<stg><name>SHA1ProcessMessageBlock</name>


<trans_list>

<trans id="2126" from="1" to="2">
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2127" from="2" to="3">
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2128" from="3" to="4">
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2129" from="4" to="5">
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2130" from="5" to="6">
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2131" from="6" to="7">
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2132" from="7" to="8">
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2133" from="8" to="9">
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2134" from="9" to="10">
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2135" from="10" to="11">
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2136" from="11" to="12">
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2137" from="12" to="13">
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2138" from="13" to="14">
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2139" from="14" to="15">
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2140" from="15" to="16">
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2141" from="16" to="17">
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2142" from="17" to="18">
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2143" from="18" to="19">
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2144" from="19" to="20">
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2145" from="20" to="21">
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2146" from="21" to="22">
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2147" from="22" to="23">
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2148" from="23" to="24">
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2149" from="24" to="25">
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2150" from="25" to="26">
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2151" from="26" to="27">
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2152" from="27" to="28">
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2153" from="28" to="29">
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2154" from="29" to="30">
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2155" from="30" to="31">
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2156" from="31" to="32">
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2157" from="32" to="33">
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2158" from="33" to="34">
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2159" from="34" to="35">
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2160" from="35" to="36">
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2161" from="36" to="37">
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2162" from="37" to="38">
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2163" from="38" to="39">
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2164" from="39" to="40">
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2165" from="40" to="41">
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2166" from="41" to="42">
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2167" from="42" to="43">
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2168" from="43" to="44">
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2169" from="44" to="45">
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2170" from="45" to="46">
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2171" from="46" to="47">
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2172" from="47" to="48">
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2173" from="48" to="49">
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2174" from="49" to="50">
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2175" from="50" to="51">
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2176" from="51" to="52">
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2177" from="52" to="53">
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2178" from="53" to="54">
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2179" from="54" to="55">
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2180" from="55" to="56">
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2181" from="56" to="57">
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2182" from="57" to="58">
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2183" from="58" to="59">
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2184" from="59" to="60">
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2185" from="60" to="61">
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2186" from="61" to="62">
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2187" from="62" to="63">
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2188" from="63" to="64">
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2189" from="64" to="65">
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2190" from="65" to="66">
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2191" from="66" to="67">
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2192" from="67" to="68">
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2193" from="68" to="69">
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2194" from="69" to="70">
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2195" from="70" to="71">
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2196" from="71" to="72">
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2197" from="72" to="73">
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2198" from="73" to="74">
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2199" from="74" to="75">
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2200" from="75" to="76">
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2201" from="76" to="77">
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2202" from="77" to="78">
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2203" from="78" to="79">
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2204" from="79" to="80">
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2205" from="80" to="81">
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2206" from="81" to="82">
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2207" from="82" to="83">
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2208" from="83" to="84">
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2209" from="84" to="85">
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2210" from="85" to="86">
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2211" from="86" to="87">
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2212" from="87" to="88">
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2213" from="88" to="89">
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2214" from="89" to="90">
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2215" from="90" to="91">
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2216" from="91" to="92">
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2217" from="92" to="93">
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2218" from="93" to="94">
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2219" from="94" to="95">
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2220" from="95" to="96">
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2221" from="96" to="97">
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2222" from="97" to="98">
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2223" from="98" to="99">
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2224" from="99" to="100">
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2225" from="100" to="101">
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2226" from="101" to="102">
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2227" from="102" to="103">
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2228" from="103" to="104">
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2229" from="104" to="105">
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2230" from="105" to="106">
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2231" from="106" to="107">
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2232" from="107" to="108">
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2233" from="108" to="109">
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2234" from="109" to="110">
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2235" from="110" to="111">
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2236" from="111" to="112">
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2237" from="112" to="113">
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2238" from="113" to="114">
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2239" from="114" to="115">
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2240" from="115" to="116">
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2241" from="116" to="117">
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2242" from="117" to="118">
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2243" from="118" to="119">
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2244" from="119" to="120">
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2245" from="120" to="121">
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2246" from="121" to="122">
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2247" from="122" to="123">
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2248" from="123" to="124">
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2249" from="124" to="125">
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2250" from="125" to="126">
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2251" from="126" to="127">
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2252" from="127" to="128">
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2253" from="128" to="129">
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2254" from="129" to="130">
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2255" from="130" to="131">
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2256" from="131" to="132">
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2257" from="132" to="133">
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2258" from="133" to="134">
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2259" from="134" to="135">
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2260" from="135" to="136">
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2261" from="136" to="137">
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2262" from="137" to="138">
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2263" from="138" to="139">
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2264" from="139" to="140">
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2265" from="140" to="141">
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2266" from="141" to="142">
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2267" from="142" to="143">
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2268" from="143" to="144">
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2269" from="144" to="145">
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2270" from="145" to="146">
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2271" from="146" to="147">
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2272" from="147" to="148">
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2273" from="148" to="149">
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2274" from="149" to="150">
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2275" from="150" to="151">
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2276" from="151" to="152">
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2277" from="152" to="153">
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2278" from="153" to="154">
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2279" from="154" to="155">
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2280" from="155" to="156">
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2281" from="156" to="157">
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2282" from="157" to="158">
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2283" from="158" to="159">
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2284" from="159" to="160">
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2285" from="160" to="161">
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2286" from="161" to="162">
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2287" from="162" to="163">
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2288" from="163" to="164">
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2289" from="164" to="165">
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2290" from="165" to="166">
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="167" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="32" op_0_bw="64">
<![CDATA[
.preheader8.preheader:4  %W = alloca [80 x i32], align 16

]]></node>
<StgValue><ssdm name="W"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:6  %context_Message_Block_addr = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 0

]]></node>
<StgValue><ssdm name="context_Message_Block_addr"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:7  %context_Message_Block_load = load i8* %context_Message_Block_addr, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:9  %context_Message_Block_addr_1 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 1

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_1"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:10  %context_Message_Block_load_1 = load i8* %context_Message_Block_addr_1, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_1"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="570" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:566  %context_Intermediate_Hash_addr = getelementptr [5 x i32]* %context_Intermediate_Hash, i64 0, i64 0

]]></node>
<StgValue><ssdm name="context_Intermediate_Hash_addr"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="571" bw="32" op_0_bw="3">
<![CDATA[
.preheader8.preheader:567  %A = load i32* %context_Intermediate_Hash_addr, align 4

]]></node>
<StgValue><ssdm name="A"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="572" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:568  %context_Intermediate_Hash_addr_1 = getelementptr [5 x i32]* %context_Intermediate_Hash, i64 0, i64 1

]]></node>
<StgValue><ssdm name="context_Intermediate_Hash_addr_1"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="573" bw="32" op_0_bw="3">
<![CDATA[
.preheader8.preheader:569  %B = load i32* %context_Intermediate_Hash_addr_1, align 4

]]></node>
<StgValue><ssdm name="B"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="176" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:7  %context_Message_Block_load = load i8* %context_Message_Block_addr, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:10  %context_Message_Block_load_1 = load i8* %context_Message_Block_addr_1, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_1"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:11  %context_Message_Block_addr_2 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 2

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_2"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:12  %context_Message_Block_load_2 = load i8* %context_Message_Block_addr_2, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_2"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:13  %context_Message_Block_addr_3 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 3

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_3"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:14  %context_Message_Block_load_3 = load i8* %context_Message_Block_addr_3, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_3"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="571" bw="32" op_0_bw="3">
<![CDATA[
.preheader8.preheader:567  %A = load i32* %context_Intermediate_Hash_addr, align 4

]]></node>
<StgValue><ssdm name="A"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="573" bw="32" op_0_bw="3">
<![CDATA[
.preheader8.preheader:569  %B = load i32* %context_Intermediate_Hash_addr_1, align 4

]]></node>
<StgValue><ssdm name="B"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="574" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:570  %context_Intermediate_Hash_addr_2 = getelementptr [5 x i32]* %context_Intermediate_Hash, i64 0, i64 2

]]></node>
<StgValue><ssdm name="context_Intermediate_Hash_addr_2"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="575" bw="32" op_0_bw="3">
<![CDATA[
.preheader8.preheader:571  %C = load i32* %context_Intermediate_Hash_addr_2, align 4

]]></node>
<StgValue><ssdm name="C"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="576" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:572  %context_Intermediate_Hash_addr_3 = getelementptr [5 x i32]* %context_Intermediate_Hash, i64 0, i64 3

]]></node>
<StgValue><ssdm name="context_Intermediate_Hash_addr_3"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="577" bw="32" op_0_bw="3">
<![CDATA[
.preheader8.preheader:573  %D = load i32* %context_Intermediate_Hash_addr_3, align 4

]]></node>
<StgValue><ssdm name="D"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="580" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:576  %tmp_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:8  %W_addr = getelementptr inbounds [80 x i32]* %W, i64 0, i64 0

]]></node>
<StgValue><ssdm name="W_addr"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:12  %context_Message_Block_load_2 = load i8* %context_Message_Block_addr_2, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_2"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:14  %context_Message_Block_load_3 = load i8* %context_Message_Block_addr_3, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_3"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader8.preheader:15  %tmp_s = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %context_Message_Block_load, i8 %context_Message_Block_load_1, i8 %context_Message_Block_load_2, i8 %context_Message_Block_load_3)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:16  store i32 %tmp_s, i32* %W_addr, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:17  %context_Message_Block_addr_16 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 4

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_16"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:18  %context_Message_Block_load_16 = load i8* %context_Message_Block_addr_16, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_16"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:20  %context_Message_Block_addr_17 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 5

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_17"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:21  %context_Message_Block_load_17 = load i8* %context_Message_Block_addr_17, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_17"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="575" bw="32" op_0_bw="3">
<![CDATA[
.preheader8.preheader:571  %C = load i32* %context_Intermediate_Hash_addr_2, align 4

]]></node>
<StgValue><ssdm name="C"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="577" bw="32" op_0_bw="3">
<![CDATA[
.preheader8.preheader:573  %D = load i32* %context_Intermediate_Hash_addr_3, align 4

]]></node>
<StgValue><ssdm name="D"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="578" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:574  %context_Intermediate_Hash_addr_4 = getelementptr [5 x i32]* %context_Intermediate_Hash, i64 0, i64 4

]]></node>
<StgValue><ssdm name="context_Intermediate_Hash_addr_4"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="579" bw="32" op_0_bw="3">
<![CDATA[
.preheader8.preheader:575  %E = load i32* %context_Intermediate_Hash_addr_4, align 4

]]></node>
<StgValue><ssdm name="E"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1703" bw="32" op_0_bw="3">
<![CDATA[
.preheader8.preheader:1699  %context_Intermediate_Hash_load = load i32* %context_Intermediate_Hash_addr, align 4

]]></node>
<StgValue><ssdm name="context_Intermediate_Hash_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="203" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:18  %context_Message_Block_load_16 = load i8* %context_Message_Block_addr_16, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_16"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:21  %context_Message_Block_load_17 = load i8* %context_Message_Block_addr_17, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_17"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:22  %context_Message_Block_addr_18 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 6

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_18"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:23  %context_Message_Block_load_18 = load i8* %context_Message_Block_addr_18, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_18"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:24  %context_Message_Block_addr_19 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 7

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_19"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:25  %context_Message_Block_load_19 = load i8* %context_Message_Block_addr_19, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_19"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="579" bw="32" op_0_bw="3">
<![CDATA[
.preheader8.preheader:575  %E = load i32* %context_Intermediate_Hash_addr_4, align 4

]]></node>
<StgValue><ssdm name="E"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:577  %tmp_5 = and i32 %C, %B

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:578  %tmp_6 = xor i32 %B, -1

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:579  %tmp_7 = and i32 %D, %tmp_6

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:580  %tmp_8 = or i32 %tmp_7, %tmp_5

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:581  %tmp_9 = add i32 %tmp_4, 1518500249

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:582  %tmp_10 = add i32 %E, %tmp_9

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:583  %tmp_11 = add i32 %tmp_8, %tmp_10

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:584  %temp_1 = add i32 %tmp_s, %tmp_11

]]></node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1703" bw="32" op_0_bw="3">
<![CDATA[
.preheader8.preheader:1699  %context_Intermediate_Hash_load = load i32* %context_Intermediate_Hash_addr, align 4

]]></node>
<StgValue><ssdm name="context_Intermediate_Hash_load"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1706" bw="32" op_0_bw="3">
<![CDATA[
.preheader8.preheader:1702  %context_Intermediate_Hash_load_1 = load i32* %context_Intermediate_Hash_addr_1, align 4

]]></node>
<StgValue><ssdm name="context_Intermediate_Hash_load_1"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1709" bw="32" op_0_bw="3">
<![CDATA[
.preheader8.preheader:1705  %context_Intermediate_Hash_load_2 = load i32* %context_Intermediate_Hash_addr_2, align 4

]]></node>
<StgValue><ssdm name="context_Intermediate_Hash_load_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:19  %W_addr_1 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 1

]]></node>
<StgValue><ssdm name="W_addr_1"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:23  %context_Message_Block_load_18 = load i8* %context_Message_Block_addr_18, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_18"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:25  %context_Message_Block_load_19 = load i8* %context_Message_Block_addr_19, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_19"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader8.preheader:26  %W_addr_157_loc_assign_1 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %context_Message_Block_load_16, i8 %context_Message_Block_load_17, i8 %context_Message_Block_load_18, i8 %context_Message_Block_load_19)

]]></node>
<StgValue><ssdm name="W_addr_157_loc_assign_1"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:27  store i32 %W_addr_157_loc_assign_1, i32* %W_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:28  %context_Message_Block_addr_20 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 8

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_20"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:29  %context_Message_Block_load_20 = load i8* %context_Message_Block_addr_20, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_20"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:31  %context_Message_Block_addr_21 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 9

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_21"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:32  %context_Message_Block_load_21 = load i8* %context_Message_Block_addr_21, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_21"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="589" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:585  %call_ret1 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A, i32 %B, i32 %C, i32 %D, i32 %temp_1)

]]></node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="590" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:586  %call_ret2 = extractvalue { i32, i32, i32, i32, i32 } %call_ret1, 0

]]></node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="591" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:587  %A_ret = extractvalue { i32, i32, i32, i32, i32 } %call_ret1, 1

]]></node>
<StgValue><ssdm name="A_ret"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="592" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:588  %B_ret = extractvalue { i32, i32, i32, i32, i32 } %call_ret1, 2

]]></node>
<StgValue><ssdm name="B_ret"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="593" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:589  %C_ret = extractvalue { i32, i32, i32, i32, i32 } %call_ret1, 3

]]></node>
<StgValue><ssdm name="C_ret"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="594" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:590  %D_ret = extractvalue { i32, i32, i32, i32, i32 } %call_ret1, 4

]]></node>
<StgValue><ssdm name="D_ret"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1706" bw="32" op_0_bw="3">
<![CDATA[
.preheader8.preheader:1702  %context_Intermediate_Hash_load_1 = load i32* %context_Intermediate_Hash_addr_1, align 4

]]></node>
<StgValue><ssdm name="context_Intermediate_Hash_load_1"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1709" bw="32" op_0_bw="3">
<![CDATA[
.preheader8.preheader:1705  %context_Intermediate_Hash_load_2 = load i32* %context_Intermediate_Hash_addr_2, align 4

]]></node>
<StgValue><ssdm name="context_Intermediate_Hash_load_2"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1712" bw="32" op_0_bw="3">
<![CDATA[
.preheader8.preheader:1708  %context_Intermediate_Hash_load_3 = load i32* %context_Intermediate_Hash_addr_3, align 4

]]></node>
<StgValue><ssdm name="context_Intermediate_Hash_load_3"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1715" bw="32" op_0_bw="3">
<![CDATA[
.preheader8.preheader:1711  %context_Intermediate_Hash_load_4 = load i32* %context_Intermediate_Hash_addr_4, align 4

]]></node>
<StgValue><ssdm name="context_Intermediate_Hash_load_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="240" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:29  %context_Message_Block_load_20 = load i8* %context_Message_Block_addr_20, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_20"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:32  %context_Message_Block_load_21 = load i8* %context_Message_Block_addr_21, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_21"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:33  %context_Message_Block_addr_22 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 10

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_22"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:34  %context_Message_Block_load_22 = load i8* %context_Message_Block_addr_22, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_22"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:35  %context_Message_Block_addr_23 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 11

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_23"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:36  %context_Message_Block_load_23 = load i8* %context_Message_Block_addr_23, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_23"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="595" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:591  %tmp_33_1 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret)

]]></node>
<StgValue><ssdm name="tmp_33_1"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:592  %tmp_34_1 = and i32 %C_ret, %B_ret

]]></node>
<StgValue><ssdm name="tmp_34_1"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:593  %tmp_35_1 = xor i32 %B_ret, -1

]]></node>
<StgValue><ssdm name="tmp_35_1"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:594  %tmp_36_1 = and i32 %D_ret, %tmp_35_1

]]></node>
<StgValue><ssdm name="tmp_36_1"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:595  %tmp_37_1 = or i32 %tmp_36_1, %tmp_34_1

]]></node>
<StgValue><ssdm name="tmp_37_1"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:596  %tmp_39_1 = add i32 %tmp_33_1, 1518500249

]]></node>
<StgValue><ssdm name="tmp_39_1"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:597  %tmp_40_1 = add i32 %call_ret2, %tmp_39_1

]]></node>
<StgValue><ssdm name="tmp_40_1"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1712" bw="32" op_0_bw="3">
<![CDATA[
.preheader8.preheader:1708  %context_Intermediate_Hash_load_3 = load i32* %context_Intermediate_Hash_addr_3, align 4

]]></node>
<StgValue><ssdm name="context_Intermediate_Hash_load_3"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1715" bw="32" op_0_bw="3">
<![CDATA[
.preheader8.preheader:1711  %context_Intermediate_Hash_load_4 = load i32* %context_Intermediate_Hash_addr_4, align 4

]]></node>
<StgValue><ssdm name="context_Intermediate_Hash_load_4"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="255" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:30  %W_addr_2 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 2

]]></node>
<StgValue><ssdm name="W_addr_2"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:34  %context_Message_Block_load_22 = load i8* %context_Message_Block_addr_22, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_22"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:36  %context_Message_Block_load_23 = load i8* %context_Message_Block_addr_23, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_23"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader8.preheader:37  %W_addr_262_loc_assign_1 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %context_Message_Block_load_20, i8 %context_Message_Block_load_21, i8 %context_Message_Block_load_22, i8 %context_Message_Block_load_23)

]]></node>
<StgValue><ssdm name="W_addr_262_loc_assign_1"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:38  store i32 %W_addr_262_loc_assign_1, i32* %W_addr_2, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="260" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:39  %context_Message_Block_addr_24 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 12

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_24"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:40  %context_Message_Block_load_24 = load i8* %context_Message_Block_addr_24, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_24"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:42  %context_Message_Block_addr_25 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 13

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_25"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:43  %context_Message_Block_load_25 = load i8* %context_Message_Block_addr_25, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_25"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:598  %tmp_41_1 = add i32 %tmp_37_1, %tmp_40_1

]]></node>
<StgValue><ssdm name="tmp_41_1"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:599  %temp_1_1 = add i32 %W_addr_157_loc_assign_1, %tmp_41_1

]]></node>
<StgValue><ssdm name="temp_1_1"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="604" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:600  %call_ret47_1 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret, i32 %B_ret, i32 %C_ret, i32 %D_ret, i32 %temp_1_1)

]]></node>
<StgValue><ssdm name="call_ret47_1"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="605" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:601  %call_ret23_1 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_1, 0

]]></node>
<StgValue><ssdm name="call_ret23_1"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="606" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:602  %A_ret_1 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_1, 1

]]></node>
<StgValue><ssdm name="A_ret_1"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="607" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:603  %B_ret_1 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_1, 2

]]></node>
<StgValue><ssdm name="B_ret_1"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="608" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:604  %C_ret_1 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_1, 3

]]></node>
<StgValue><ssdm name="C_ret_1"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="609" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:605  %D_ret_1 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_1, 4

]]></node>
<StgValue><ssdm name="D_ret_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="272" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:40  %context_Message_Block_load_24 = load i8* %context_Message_Block_addr_24, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_24"/></StgValue>
</operation>

<operation id="273" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:43  %context_Message_Block_load_25 = load i8* %context_Message_Block_addr_25, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_25"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:44  %context_Message_Block_addr_26 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 14

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_26"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:45  %context_Message_Block_load_26 = load i8* %context_Message_Block_addr_26, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_26"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:46  %context_Message_Block_addr_27 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 15

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_27"/></StgValue>
</operation>

<operation id="277" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:47  %context_Message_Block_load_27 = load i8* %context_Message_Block_addr_27, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_27"/></StgValue>
</operation>

<operation id="278" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="610" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:606  %tmp_33_2 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret_1)

]]></node>
<StgValue><ssdm name="tmp_33_2"/></StgValue>
</operation>

<operation id="279" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:607  %tmp_34_2 = and i32 %C_ret_1, %B_ret_1

]]></node>
<StgValue><ssdm name="tmp_34_2"/></StgValue>
</operation>

<operation id="280" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:608  %tmp_35_2 = xor i32 %B_ret_1, -1

]]></node>
<StgValue><ssdm name="tmp_35_2"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:609  %tmp_36_2 = and i32 %D_ret_1, %tmp_35_2

]]></node>
<StgValue><ssdm name="tmp_36_2"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:610  %tmp_37_2 = or i32 %tmp_36_2, %tmp_34_2

]]></node>
<StgValue><ssdm name="tmp_37_2"/></StgValue>
</operation>

<operation id="283" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:611  %tmp_39_2 = add i32 %tmp_33_2, 1518500249

]]></node>
<StgValue><ssdm name="tmp_39_2"/></StgValue>
</operation>

<operation id="284" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:612  %tmp_40_2 = add i32 %call_ret23_1, %tmp_39_2

]]></node>
<StgValue><ssdm name="tmp_40_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="285" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:41  %W_addr_3 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 3

]]></node>
<StgValue><ssdm name="W_addr_3"/></StgValue>
</operation>

<operation id="286" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:45  %context_Message_Block_load_26 = load i8* %context_Message_Block_addr_26, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_26"/></StgValue>
</operation>

<operation id="287" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:47  %context_Message_Block_load_27 = load i8* %context_Message_Block_addr_27, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_27"/></StgValue>
</operation>

<operation id="288" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader8.preheader:48  %W_addr_367_loc_assign_2 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %context_Message_Block_load_24, i8 %context_Message_Block_load_25, i8 %context_Message_Block_load_26, i8 %context_Message_Block_load_27)

]]></node>
<StgValue><ssdm name="W_addr_367_loc_assign_2"/></StgValue>
</operation>

<operation id="289" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:49  store i32 %W_addr_367_loc_assign_2, i32* %W_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:50  %context_Message_Block_addr_4 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 16

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_4"/></StgValue>
</operation>

<operation id="291" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:51  %context_Message_Block_load_4 = load i8* %context_Message_Block_addr_4, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_4"/></StgValue>
</operation>

<operation id="292" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:53  %context_Message_Block_addr_28 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 17

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_28"/></StgValue>
</operation>

<operation id="293" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:54  %context_Message_Block_load_28 = load i8* %context_Message_Block_addr_28, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_28"/></StgValue>
</operation>

<operation id="294" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:613  %tmp_41_2 = add i32 %tmp_37_2, %tmp_40_2

]]></node>
<StgValue><ssdm name="tmp_41_2"/></StgValue>
</operation>

<operation id="295" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:614  %temp_1_2 = add i32 %W_addr_262_loc_assign_1, %tmp_41_2

]]></node>
<StgValue><ssdm name="temp_1_2"/></StgValue>
</operation>

<operation id="296" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="619" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:615  %call_ret47_2 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret_1, i32 %B_ret_1, i32 %C_ret_1, i32 %D_ret_1, i32 %temp_1_2)

]]></node>
<StgValue><ssdm name="call_ret47_2"/></StgValue>
</operation>

<operation id="297" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="620" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:616  %call_ret23_2 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_2, 0

]]></node>
<StgValue><ssdm name="call_ret23_2"/></StgValue>
</operation>

<operation id="298" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="621" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:617  %A_ret_2 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_2, 1

]]></node>
<StgValue><ssdm name="A_ret_2"/></StgValue>
</operation>

<operation id="299" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="622" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:618  %B_ret_2 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_2, 2

]]></node>
<StgValue><ssdm name="B_ret_2"/></StgValue>
</operation>

<operation id="300" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="623" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:619  %C_ret_2 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_2, 3

]]></node>
<StgValue><ssdm name="C_ret_2"/></StgValue>
</operation>

<operation id="301" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="624" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:620  %D_ret_2 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_2, 4

]]></node>
<StgValue><ssdm name="D_ret_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="302" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:51  %context_Message_Block_load_4 = load i8* %context_Message_Block_addr_4, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_4"/></StgValue>
</operation>

<operation id="303" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:54  %context_Message_Block_load_28 = load i8* %context_Message_Block_addr_28, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_28"/></StgValue>
</operation>

<operation id="304" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:55  %context_Message_Block_addr_29 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 18

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_29"/></StgValue>
</operation>

<operation id="305" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:56  %context_Message_Block_load_29 = load i8* %context_Message_Block_addr_29, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_29"/></StgValue>
</operation>

<operation id="306" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:57  %context_Message_Block_addr_30 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 19

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_30"/></StgValue>
</operation>

<operation id="307" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:58  %context_Message_Block_load_30 = load i8* %context_Message_Block_addr_30, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_30"/></StgValue>
</operation>

<operation id="308" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="625" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:621  %tmp_33_3 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret_2)

]]></node>
<StgValue><ssdm name="tmp_33_3"/></StgValue>
</operation>

<operation id="309" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:622  %tmp_34_3 = and i32 %C_ret_2, %B_ret_2

]]></node>
<StgValue><ssdm name="tmp_34_3"/></StgValue>
</operation>

<operation id="310" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:623  %tmp_35_3 = xor i32 %B_ret_2, -1

]]></node>
<StgValue><ssdm name="tmp_35_3"/></StgValue>
</operation>

<operation id="311" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:624  %tmp_36_3 = and i32 %D_ret_2, %tmp_35_3

]]></node>
<StgValue><ssdm name="tmp_36_3"/></StgValue>
</operation>

<operation id="312" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:625  %tmp_37_3 = or i32 %tmp_36_3, %tmp_34_3

]]></node>
<StgValue><ssdm name="tmp_37_3"/></StgValue>
</operation>

<operation id="313" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:626  %tmp_39_3 = add i32 %tmp_33_3, 1518500249

]]></node>
<StgValue><ssdm name="tmp_39_3"/></StgValue>
</operation>

<operation id="314" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:627  %tmp_40_3 = add i32 %call_ret23_2, %tmp_39_3

]]></node>
<StgValue><ssdm name="tmp_40_3"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="315" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:52  %W_addr_4 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 4

]]></node>
<StgValue><ssdm name="W_addr_4"/></StgValue>
</operation>

<operation id="316" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:56  %context_Message_Block_load_29 = load i8* %context_Message_Block_addr_29, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_29"/></StgValue>
</operation>

<operation id="317" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:58  %context_Message_Block_load_30 = load i8* %context_Message_Block_addr_30, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_30"/></StgValue>
</operation>

<operation id="318" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader8.preheader:59  %W_addr_470_loc_assign_2 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %context_Message_Block_load_4, i8 %context_Message_Block_load_28, i8 %context_Message_Block_load_29, i8 %context_Message_Block_load_30)

]]></node>
<StgValue><ssdm name="W_addr_470_loc_assign_2"/></StgValue>
</operation>

<operation id="319" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:60  store i32 %W_addr_470_loc_assign_2, i32* %W_addr_4, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="320" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:61  %context_Message_Block_addr_5 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 20

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_5"/></StgValue>
</operation>

<operation id="321" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:62  %context_Message_Block_load_5 = load i8* %context_Message_Block_addr_5, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_5"/></StgValue>
</operation>

<operation id="322" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:64  %context_Message_Block_addr_31 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 21

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_31"/></StgValue>
</operation>

<operation id="323" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:65  %context_Message_Block_load_31 = load i8* %context_Message_Block_addr_31, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_31"/></StgValue>
</operation>

<operation id="324" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:628  %tmp_41_3 = add i32 %tmp_37_3, %tmp_40_3

]]></node>
<StgValue><ssdm name="tmp_41_3"/></StgValue>
</operation>

<operation id="325" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:629  %temp_1_3 = add i32 %W_addr_367_loc_assign_2, %tmp_41_3

]]></node>
<StgValue><ssdm name="temp_1_3"/></StgValue>
</operation>

<operation id="326" st_id="11" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="634" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:630  %call_ret47_3 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret_2, i32 %B_ret_2, i32 %C_ret_2, i32 %D_ret_2, i32 %temp_1_3)

]]></node>
<StgValue><ssdm name="call_ret47_3"/></StgValue>
</operation>

<operation id="327" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="635" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:631  %call_ret23_3 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_3, 0

]]></node>
<StgValue><ssdm name="call_ret23_3"/></StgValue>
</operation>

<operation id="328" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="636" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:632  %A_ret_3 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_3, 1

]]></node>
<StgValue><ssdm name="A_ret_3"/></StgValue>
</operation>

<operation id="329" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="637" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:633  %B_ret_3 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_3, 2

]]></node>
<StgValue><ssdm name="B_ret_3"/></StgValue>
</operation>

<operation id="330" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="638" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:634  %C_ret_3 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_3, 3

]]></node>
<StgValue><ssdm name="C_ret_3"/></StgValue>
</operation>

<operation id="331" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="639" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:635  %D_ret_3 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_3, 4

]]></node>
<StgValue><ssdm name="D_ret_3"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="332" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:62  %context_Message_Block_load_5 = load i8* %context_Message_Block_addr_5, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_5"/></StgValue>
</operation>

<operation id="333" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:65  %context_Message_Block_load_31 = load i8* %context_Message_Block_addr_31, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_31"/></StgValue>
</operation>

<operation id="334" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:66  %context_Message_Block_addr_32 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 22

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_32"/></StgValue>
</operation>

<operation id="335" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:67  %context_Message_Block_load_32 = load i8* %context_Message_Block_addr_32, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_32"/></StgValue>
</operation>

<operation id="336" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:68  %context_Message_Block_addr_33 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 23

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_33"/></StgValue>
</operation>

<operation id="337" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:69  %context_Message_Block_load_33 = load i8* %context_Message_Block_addr_33, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_33"/></StgValue>
</operation>

<operation id="338" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="640" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:636  %tmp_33_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret_3)

]]></node>
<StgValue><ssdm name="tmp_33_4"/></StgValue>
</operation>

<operation id="339" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:637  %tmp_34_4 = and i32 %C_ret_3, %B_ret_3

]]></node>
<StgValue><ssdm name="tmp_34_4"/></StgValue>
</operation>

<operation id="340" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:638  %tmp_35_4 = xor i32 %B_ret_3, -1

]]></node>
<StgValue><ssdm name="tmp_35_4"/></StgValue>
</operation>

<operation id="341" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:639  %tmp_36_4 = and i32 %D_ret_3, %tmp_35_4

]]></node>
<StgValue><ssdm name="tmp_36_4"/></StgValue>
</operation>

<operation id="342" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:640  %tmp_37_4 = or i32 %tmp_36_4, %tmp_34_4

]]></node>
<StgValue><ssdm name="tmp_37_4"/></StgValue>
</operation>

<operation id="343" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:641  %tmp_39_4 = add i32 %tmp_33_4, 1518500249

]]></node>
<StgValue><ssdm name="tmp_39_4"/></StgValue>
</operation>

<operation id="344" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:642  %tmp_40_4 = add i32 %call_ret23_3, %tmp_39_4

]]></node>
<StgValue><ssdm name="tmp_40_4"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="345" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:63  %W_addr_5 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 5

]]></node>
<StgValue><ssdm name="W_addr_5"/></StgValue>
</operation>

<operation id="346" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:67  %context_Message_Block_load_32 = load i8* %context_Message_Block_addr_32, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_32"/></StgValue>
</operation>

<operation id="347" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:69  %context_Message_Block_load_33 = load i8* %context_Message_Block_addr_33, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_33"/></StgValue>
</operation>

<operation id="348" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader8.preheader:70  %W_addr_573_loc_assign_2 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %context_Message_Block_load_5, i8 %context_Message_Block_load_31, i8 %context_Message_Block_load_32, i8 %context_Message_Block_load_33)

]]></node>
<StgValue><ssdm name="W_addr_573_loc_assign_2"/></StgValue>
</operation>

<operation id="349" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:71  store i32 %W_addr_573_loc_assign_2, i32* %W_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="350" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:72  %context_Message_Block_addr_6 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 24

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_6"/></StgValue>
</operation>

<operation id="351" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:73  %context_Message_Block_load_6 = load i8* %context_Message_Block_addr_6, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_6"/></StgValue>
</operation>

<operation id="352" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:75  %context_Message_Block_addr_34 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 25

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_34"/></StgValue>
</operation>

<operation id="353" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:76  %context_Message_Block_load_34 = load i8* %context_Message_Block_addr_34, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_34"/></StgValue>
</operation>

<operation id="354" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:643  %tmp_41_4 = add i32 %tmp_37_4, %tmp_40_4

]]></node>
<StgValue><ssdm name="tmp_41_4"/></StgValue>
</operation>

<operation id="355" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:644  %temp_1_4 = add i32 %W_addr_470_loc_assign_2, %tmp_41_4

]]></node>
<StgValue><ssdm name="temp_1_4"/></StgValue>
</operation>

<operation id="356" st_id="13" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="649" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:645  %call_ret47_4 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret_3, i32 %B_ret_3, i32 %C_ret_3, i32 %D_ret_3, i32 %temp_1_4)

]]></node>
<StgValue><ssdm name="call_ret47_4"/></StgValue>
</operation>

<operation id="357" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="650" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:646  %call_ret23_4 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_4, 0

]]></node>
<StgValue><ssdm name="call_ret23_4"/></StgValue>
</operation>

<operation id="358" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="651" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:647  %A_ret_4 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_4, 1

]]></node>
<StgValue><ssdm name="A_ret_4"/></StgValue>
</operation>

<operation id="359" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="652" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:648  %B_ret_4 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_4, 2

]]></node>
<StgValue><ssdm name="B_ret_4"/></StgValue>
</operation>

<operation id="360" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="653" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:649  %C_ret_4 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_4, 3

]]></node>
<StgValue><ssdm name="C_ret_4"/></StgValue>
</operation>

<operation id="361" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="654" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:650  %D_ret_4 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_4, 4

]]></node>
<StgValue><ssdm name="D_ret_4"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="362" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:73  %context_Message_Block_load_6 = load i8* %context_Message_Block_addr_6, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_6"/></StgValue>
</operation>

<operation id="363" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:76  %context_Message_Block_load_34 = load i8* %context_Message_Block_addr_34, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_34"/></StgValue>
</operation>

<operation id="364" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:77  %context_Message_Block_addr_35 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 26

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_35"/></StgValue>
</operation>

<operation id="365" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:78  %context_Message_Block_load_35 = load i8* %context_Message_Block_addr_35, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_35"/></StgValue>
</operation>

<operation id="366" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:79  %context_Message_Block_addr_36 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 27

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_36"/></StgValue>
</operation>

<operation id="367" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:80  %context_Message_Block_load_36 = load i8* %context_Message_Block_addr_36, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_36"/></StgValue>
</operation>

<operation id="368" st_id="14" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="655" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:651  %tmp_33_5 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret_4)

]]></node>
<StgValue><ssdm name="tmp_33_5"/></StgValue>
</operation>

<operation id="369" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:652  %tmp_34_5 = and i32 %C_ret_4, %B_ret_4

]]></node>
<StgValue><ssdm name="tmp_34_5"/></StgValue>
</operation>

<operation id="370" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:653  %tmp_35_5 = xor i32 %B_ret_4, -1

]]></node>
<StgValue><ssdm name="tmp_35_5"/></StgValue>
</operation>

<operation id="371" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:654  %tmp_36_5 = and i32 %D_ret_4, %tmp_35_5

]]></node>
<StgValue><ssdm name="tmp_36_5"/></StgValue>
</operation>

<operation id="372" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:655  %tmp_37_5 = or i32 %tmp_36_5, %tmp_34_5

]]></node>
<StgValue><ssdm name="tmp_37_5"/></StgValue>
</operation>

<operation id="373" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="660" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:656  %tmp_39_5 = add i32 %tmp_33_5, 1518500249

]]></node>
<StgValue><ssdm name="tmp_39_5"/></StgValue>
</operation>

<operation id="374" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:657  %tmp_40_5 = add i32 %call_ret23_4, %tmp_39_5

]]></node>
<StgValue><ssdm name="tmp_40_5"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="375" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:74  %W_addr_6 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 6

]]></node>
<StgValue><ssdm name="W_addr_6"/></StgValue>
</operation>

<operation id="376" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:78  %context_Message_Block_load_35 = load i8* %context_Message_Block_addr_35, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_35"/></StgValue>
</operation>

<operation id="377" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:80  %context_Message_Block_load_36 = load i8* %context_Message_Block_addr_36, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_36"/></StgValue>
</operation>

<operation id="378" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader8.preheader:81  %W_addr_676_loc_assign_2 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %context_Message_Block_load_6, i8 %context_Message_Block_load_34, i8 %context_Message_Block_load_35, i8 %context_Message_Block_load_36)

]]></node>
<StgValue><ssdm name="W_addr_676_loc_assign_2"/></StgValue>
</operation>

<operation id="379" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:82  store i32 %W_addr_676_loc_assign_2, i32* %W_addr_6, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="380" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:83  %context_Message_Block_addr_7 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 28

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_7"/></StgValue>
</operation>

<operation id="381" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:84  %context_Message_Block_load_7 = load i8* %context_Message_Block_addr_7, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_7"/></StgValue>
</operation>

<operation id="382" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:86  %context_Message_Block_addr_37 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 29

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_37"/></StgValue>
</operation>

<operation id="383" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:87  %context_Message_Block_load_37 = load i8* %context_Message_Block_addr_37, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_37"/></StgValue>
</operation>

<operation id="384" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:658  %tmp_41_5 = add i32 %tmp_37_5, %tmp_40_5

]]></node>
<StgValue><ssdm name="tmp_41_5"/></StgValue>
</operation>

<operation id="385" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:659  %temp_1_5 = add i32 %W_addr_573_loc_assign_2, %tmp_41_5

]]></node>
<StgValue><ssdm name="temp_1_5"/></StgValue>
</operation>

<operation id="386" st_id="15" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="664" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:660  %call_ret47_5 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret_4, i32 %B_ret_4, i32 %C_ret_4, i32 %D_ret_4, i32 %temp_1_5)

]]></node>
<StgValue><ssdm name="call_ret47_5"/></StgValue>
</operation>

<operation id="387" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="665" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:661  %call_ret23_5 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_5, 0

]]></node>
<StgValue><ssdm name="call_ret23_5"/></StgValue>
</operation>

<operation id="388" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="666" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:662  %A_ret_5 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_5, 1

]]></node>
<StgValue><ssdm name="A_ret_5"/></StgValue>
</operation>

<operation id="389" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="667" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:663  %B_ret_5 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_5, 2

]]></node>
<StgValue><ssdm name="B_ret_5"/></StgValue>
</operation>

<operation id="390" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="668" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:664  %C_ret_5 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_5, 3

]]></node>
<StgValue><ssdm name="C_ret_5"/></StgValue>
</operation>

<operation id="391" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="669" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:665  %D_ret_5 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_5, 4

]]></node>
<StgValue><ssdm name="D_ret_5"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="392" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:84  %context_Message_Block_load_7 = load i8* %context_Message_Block_addr_7, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_7"/></StgValue>
</operation>

<operation id="393" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:87  %context_Message_Block_load_37 = load i8* %context_Message_Block_addr_37, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_37"/></StgValue>
</operation>

<operation id="394" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:88  %context_Message_Block_addr_38 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 30

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_38"/></StgValue>
</operation>

<operation id="395" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:89  %context_Message_Block_load_38 = load i8* %context_Message_Block_addr_38, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_38"/></StgValue>
</operation>

<operation id="396" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:90  %context_Message_Block_addr_39 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 31

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_39"/></StgValue>
</operation>

<operation id="397" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:91  %context_Message_Block_load_39 = load i8* %context_Message_Block_addr_39, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_39"/></StgValue>
</operation>

<operation id="398" st_id="16" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="670" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:666  %tmp_33_6 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret_5)

]]></node>
<StgValue><ssdm name="tmp_33_6"/></StgValue>
</operation>

<operation id="399" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:667  %tmp_34_6 = and i32 %C_ret_5, %B_ret_5

]]></node>
<StgValue><ssdm name="tmp_34_6"/></StgValue>
</operation>

<operation id="400" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:668  %tmp_35_6 = xor i32 %B_ret_5, -1

]]></node>
<StgValue><ssdm name="tmp_35_6"/></StgValue>
</operation>

<operation id="401" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:669  %tmp_36_6 = and i32 %D_ret_5, %tmp_35_6

]]></node>
<StgValue><ssdm name="tmp_36_6"/></StgValue>
</operation>

<operation id="402" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:670  %tmp_37_6 = or i32 %tmp_36_6, %tmp_34_6

]]></node>
<StgValue><ssdm name="tmp_37_6"/></StgValue>
</operation>

<operation id="403" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:671  %tmp_39_6 = add i32 %tmp_33_6, 1518500249

]]></node>
<StgValue><ssdm name="tmp_39_6"/></StgValue>
</operation>

<operation id="404" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:672  %tmp_40_6 = add i32 %call_ret23_5, %tmp_39_6

]]></node>
<StgValue><ssdm name="tmp_40_6"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="405" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:85  %W_addr_7 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 7

]]></node>
<StgValue><ssdm name="W_addr_7"/></StgValue>
</operation>

<operation id="406" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:89  %context_Message_Block_load_38 = load i8* %context_Message_Block_addr_38, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_38"/></StgValue>
</operation>

<operation id="407" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:91  %context_Message_Block_load_39 = load i8* %context_Message_Block_addr_39, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_39"/></StgValue>
</operation>

<operation id="408" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader8.preheader:92  %W_addr_779_loc_assign_2 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %context_Message_Block_load_7, i8 %context_Message_Block_load_37, i8 %context_Message_Block_load_38, i8 %context_Message_Block_load_39)

]]></node>
<StgValue><ssdm name="W_addr_779_loc_assign_2"/></StgValue>
</operation>

<operation id="409" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:93  store i32 %W_addr_779_loc_assign_2, i32* %W_addr_7, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="410" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:94  %context_Message_Block_addr_8 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 32

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_8"/></StgValue>
</operation>

<operation id="411" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:95  %context_Message_Block_load_8 = load i8* %context_Message_Block_addr_8, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_8"/></StgValue>
</operation>

<operation id="412" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:97  %context_Message_Block_addr_40 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 33

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_40"/></StgValue>
</operation>

<operation id="413" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:98  %context_Message_Block_load_40 = load i8* %context_Message_Block_addr_40, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_40"/></StgValue>
</operation>

<operation id="414" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:673  %tmp_41_6 = add i32 %tmp_37_6, %tmp_40_6

]]></node>
<StgValue><ssdm name="tmp_41_6"/></StgValue>
</operation>

<operation id="415" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:674  %temp_1_6 = add i32 %W_addr_676_loc_assign_2, %tmp_41_6

]]></node>
<StgValue><ssdm name="temp_1_6"/></StgValue>
</operation>

<operation id="416" st_id="17" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="679" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:675  %call_ret47_6 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret_5, i32 %B_ret_5, i32 %C_ret_5, i32 %D_ret_5, i32 %temp_1_6)

]]></node>
<StgValue><ssdm name="call_ret47_6"/></StgValue>
</operation>

<operation id="417" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="680" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:676  %call_ret23_6 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_6, 0

]]></node>
<StgValue><ssdm name="call_ret23_6"/></StgValue>
</operation>

<operation id="418" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="681" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:677  %A_ret_6 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_6, 1

]]></node>
<StgValue><ssdm name="A_ret_6"/></StgValue>
</operation>

<operation id="419" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="682" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:678  %B_ret_6 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_6, 2

]]></node>
<StgValue><ssdm name="B_ret_6"/></StgValue>
</operation>

<operation id="420" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="683" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:679  %C_ret_6 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_6, 3

]]></node>
<StgValue><ssdm name="C_ret_6"/></StgValue>
</operation>

<operation id="421" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="684" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:680  %D_ret_6 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_6, 4

]]></node>
<StgValue><ssdm name="D_ret_6"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="422" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:95  %context_Message_Block_load_8 = load i8* %context_Message_Block_addr_8, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_8"/></StgValue>
</operation>

<operation id="423" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:98  %context_Message_Block_load_40 = load i8* %context_Message_Block_addr_40, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_40"/></StgValue>
</operation>

<operation id="424" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:99  %context_Message_Block_addr_41 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 34

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_41"/></StgValue>
</operation>

<operation id="425" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:100  %context_Message_Block_load_41 = load i8* %context_Message_Block_addr_41, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_41"/></StgValue>
</operation>

<operation id="426" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:101  %context_Message_Block_addr_42 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 35

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_42"/></StgValue>
</operation>

<operation id="427" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:102  %context_Message_Block_load_42 = load i8* %context_Message_Block_addr_42, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_42"/></StgValue>
</operation>

<operation id="428" st_id="18" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="685" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:681  %tmp_33_7 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret_6)

]]></node>
<StgValue><ssdm name="tmp_33_7"/></StgValue>
</operation>

<operation id="429" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:682  %tmp_34_7 = and i32 %C_ret_6, %B_ret_6

]]></node>
<StgValue><ssdm name="tmp_34_7"/></StgValue>
</operation>

<operation id="430" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:683  %tmp_35_7 = xor i32 %B_ret_6, -1

]]></node>
<StgValue><ssdm name="tmp_35_7"/></StgValue>
</operation>

<operation id="431" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:684  %tmp_36_7 = and i32 %D_ret_6, %tmp_35_7

]]></node>
<StgValue><ssdm name="tmp_36_7"/></StgValue>
</operation>

<operation id="432" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:685  %tmp_37_7 = or i32 %tmp_36_7, %tmp_34_7

]]></node>
<StgValue><ssdm name="tmp_37_7"/></StgValue>
</operation>

<operation id="433" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:686  %tmp_39_7 = add i32 %tmp_33_7, 1518500249

]]></node>
<StgValue><ssdm name="tmp_39_7"/></StgValue>
</operation>

<operation id="434" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:687  %tmp_40_7 = add i32 %call_ret23_6, %tmp_39_7

]]></node>
<StgValue><ssdm name="tmp_40_7"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="435" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:96  %W_addr_8 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 8

]]></node>
<StgValue><ssdm name="W_addr_8"/></StgValue>
</operation>

<operation id="436" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:100  %context_Message_Block_load_41 = load i8* %context_Message_Block_addr_41, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_41"/></StgValue>
</operation>

<operation id="437" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:102  %context_Message_Block_load_42 = load i8* %context_Message_Block_addr_42, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_42"/></StgValue>
</operation>

<operation id="438" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader8.preheader:103  %W_addr_882_loc_assign_2 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %context_Message_Block_load_8, i8 %context_Message_Block_load_40, i8 %context_Message_Block_load_41, i8 %context_Message_Block_load_42)

]]></node>
<StgValue><ssdm name="W_addr_882_loc_assign_2"/></StgValue>
</operation>

<operation id="439" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:104  store i32 %W_addr_882_loc_assign_2, i32* %W_addr_8, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="440" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:105  %context_Message_Block_addr_9 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 36

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_9"/></StgValue>
</operation>

<operation id="441" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:106  %context_Message_Block_load_9 = load i8* %context_Message_Block_addr_9, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_9"/></StgValue>
</operation>

<operation id="442" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:108  %context_Message_Block_addr_43 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 37

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_43"/></StgValue>
</operation>

<operation id="443" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:109  %context_Message_Block_load_43 = load i8* %context_Message_Block_addr_43, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_43"/></StgValue>
</operation>

<operation id="444" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:688  %tmp_41_7 = add i32 %tmp_37_7, %tmp_40_7

]]></node>
<StgValue><ssdm name="tmp_41_7"/></StgValue>
</operation>

<operation id="445" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:689  %temp_1_7 = add i32 %W_addr_779_loc_assign_2, %tmp_41_7

]]></node>
<StgValue><ssdm name="temp_1_7"/></StgValue>
</operation>

<operation id="446" st_id="19" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="694" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:690  %call_ret47_7 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret_6, i32 %B_ret_6, i32 %C_ret_6, i32 %D_ret_6, i32 %temp_1_7)

]]></node>
<StgValue><ssdm name="call_ret47_7"/></StgValue>
</operation>

<operation id="447" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="695" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:691  %call_ret23_7 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_7, 0

]]></node>
<StgValue><ssdm name="call_ret23_7"/></StgValue>
</operation>

<operation id="448" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="696" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:692  %A_ret_7 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_7, 1

]]></node>
<StgValue><ssdm name="A_ret_7"/></StgValue>
</operation>

<operation id="449" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="697" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:693  %B_ret_7 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_7, 2

]]></node>
<StgValue><ssdm name="B_ret_7"/></StgValue>
</operation>

<operation id="450" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="698" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:694  %C_ret_7 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_7, 3

]]></node>
<StgValue><ssdm name="C_ret_7"/></StgValue>
</operation>

<operation id="451" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="699" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:695  %D_ret_7 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_7, 4

]]></node>
<StgValue><ssdm name="D_ret_7"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="452" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:106  %context_Message_Block_load_9 = load i8* %context_Message_Block_addr_9, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_9"/></StgValue>
</operation>

<operation id="453" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:109  %context_Message_Block_load_43 = load i8* %context_Message_Block_addr_43, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_43"/></StgValue>
</operation>

<operation id="454" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:110  %context_Message_Block_addr_44 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 38

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_44"/></StgValue>
</operation>

<operation id="455" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:111  %context_Message_Block_load_44 = load i8* %context_Message_Block_addr_44, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_44"/></StgValue>
</operation>

<operation id="456" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:112  %context_Message_Block_addr_45 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 39

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_45"/></StgValue>
</operation>

<operation id="457" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:113  %context_Message_Block_load_45 = load i8* %context_Message_Block_addr_45, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_45"/></StgValue>
</operation>

<operation id="458" st_id="20" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="700" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:696  %tmp_33_8 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret_7)

]]></node>
<StgValue><ssdm name="tmp_33_8"/></StgValue>
</operation>

<operation id="459" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:697  %tmp_34_8 = and i32 %C_ret_7, %B_ret_7

]]></node>
<StgValue><ssdm name="tmp_34_8"/></StgValue>
</operation>

<operation id="460" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:698  %tmp_35_8 = xor i32 %B_ret_7, -1

]]></node>
<StgValue><ssdm name="tmp_35_8"/></StgValue>
</operation>

<operation id="461" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:699  %tmp_36_8 = and i32 %D_ret_7, %tmp_35_8

]]></node>
<StgValue><ssdm name="tmp_36_8"/></StgValue>
</operation>

<operation id="462" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:700  %tmp_37_8 = or i32 %tmp_36_8, %tmp_34_8

]]></node>
<StgValue><ssdm name="tmp_37_8"/></StgValue>
</operation>

<operation id="463" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:701  %tmp_39_8 = add i32 %tmp_33_8, 1518500249

]]></node>
<StgValue><ssdm name="tmp_39_8"/></StgValue>
</operation>

<operation id="464" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:702  %tmp_40_8 = add i32 %call_ret23_7, %tmp_39_8

]]></node>
<StgValue><ssdm name="tmp_40_8"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="465" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:107  %W_addr_9 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 9

]]></node>
<StgValue><ssdm name="W_addr_9"/></StgValue>
</operation>

<operation id="466" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:111  %context_Message_Block_load_44 = load i8* %context_Message_Block_addr_44, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_44"/></StgValue>
</operation>

<operation id="467" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:113  %context_Message_Block_load_45 = load i8* %context_Message_Block_addr_45, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_45"/></StgValue>
</operation>

<operation id="468" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader8.preheader:114  %W_addr_985_loc_assign_3 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %context_Message_Block_load_9, i8 %context_Message_Block_load_43, i8 %context_Message_Block_load_44, i8 %context_Message_Block_load_45)

]]></node>
<StgValue><ssdm name="W_addr_985_loc_assign_3"/></StgValue>
</operation>

<operation id="469" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:115  store i32 %W_addr_985_loc_assign_3, i32* %W_addr_9, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="470" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:116  %context_Message_Block_addr_10 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 40

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_10"/></StgValue>
</operation>

<operation id="471" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:117  %context_Message_Block_load_10 = load i8* %context_Message_Block_addr_10, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_10"/></StgValue>
</operation>

<operation id="472" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:119  %context_Message_Block_addr_46 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 41

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_46"/></StgValue>
</operation>

<operation id="473" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:120  %context_Message_Block_load_46 = load i8* %context_Message_Block_addr_46, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_46"/></StgValue>
</operation>

<operation id="474" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:703  %tmp_41_8 = add i32 %tmp_37_8, %tmp_40_8

]]></node>
<StgValue><ssdm name="tmp_41_8"/></StgValue>
</operation>

<operation id="475" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:704  %temp_1_8 = add i32 %W_addr_882_loc_assign_2, %tmp_41_8

]]></node>
<StgValue><ssdm name="temp_1_8"/></StgValue>
</operation>

<operation id="476" st_id="21" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="709" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:705  %call_ret47_8 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret_7, i32 %B_ret_7, i32 %C_ret_7, i32 %D_ret_7, i32 %temp_1_8)

]]></node>
<StgValue><ssdm name="call_ret47_8"/></StgValue>
</operation>

<operation id="477" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="710" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:706  %call_ret23_8 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_8, 0

]]></node>
<StgValue><ssdm name="call_ret23_8"/></StgValue>
</operation>

<operation id="478" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="711" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:707  %A_ret_8 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_8, 1

]]></node>
<StgValue><ssdm name="A_ret_8"/></StgValue>
</operation>

<operation id="479" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="712" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:708  %B_ret_8 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_8, 2

]]></node>
<StgValue><ssdm name="B_ret_8"/></StgValue>
</operation>

<operation id="480" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="713" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:709  %C_ret_8 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_8, 3

]]></node>
<StgValue><ssdm name="C_ret_8"/></StgValue>
</operation>

<operation id="481" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="714" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:710  %D_ret_8 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_8, 4

]]></node>
<StgValue><ssdm name="D_ret_8"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="482" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:117  %context_Message_Block_load_10 = load i8* %context_Message_Block_addr_10, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_10"/></StgValue>
</operation>

<operation id="483" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:120  %context_Message_Block_load_46 = load i8* %context_Message_Block_addr_46, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_46"/></StgValue>
</operation>

<operation id="484" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:121  %context_Message_Block_addr_47 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 42

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_47"/></StgValue>
</operation>

<operation id="485" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:122  %context_Message_Block_load_47 = load i8* %context_Message_Block_addr_47, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_47"/></StgValue>
</operation>

<operation id="486" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:123  %context_Message_Block_addr_48 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 43

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_48"/></StgValue>
</operation>

<operation id="487" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:124  %context_Message_Block_load_48 = load i8* %context_Message_Block_addr_48, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_48"/></StgValue>
</operation>

<operation id="488" st_id="22" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="715" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:711  %tmp_33_9 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret_8)

]]></node>
<StgValue><ssdm name="tmp_33_9"/></StgValue>
</operation>

<operation id="489" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:712  %tmp_34_9 = and i32 %C_ret_8, %B_ret_8

]]></node>
<StgValue><ssdm name="tmp_34_9"/></StgValue>
</operation>

<operation id="490" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:713  %tmp_35_9 = xor i32 %B_ret_8, -1

]]></node>
<StgValue><ssdm name="tmp_35_9"/></StgValue>
</operation>

<operation id="491" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:714  %tmp_36_9 = and i32 %D_ret_8, %tmp_35_9

]]></node>
<StgValue><ssdm name="tmp_36_9"/></StgValue>
</operation>

<operation id="492" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:715  %tmp_37_9 = or i32 %tmp_36_9, %tmp_34_9

]]></node>
<StgValue><ssdm name="tmp_37_9"/></StgValue>
</operation>

<operation id="493" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:716  %tmp_39_9 = add i32 %tmp_33_9, 1518500249

]]></node>
<StgValue><ssdm name="tmp_39_9"/></StgValue>
</operation>

<operation id="494" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="721" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:717  %tmp_40_9 = add i32 %call_ret23_8, %tmp_39_9

]]></node>
<StgValue><ssdm name="tmp_40_9"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="495" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:118  %W_addr_10 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 10

]]></node>
<StgValue><ssdm name="W_addr_10"/></StgValue>
</operation>

<operation id="496" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:122  %context_Message_Block_load_47 = load i8* %context_Message_Block_addr_47, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_47"/></StgValue>
</operation>

<operation id="497" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:124  %context_Message_Block_load_48 = load i8* %context_Message_Block_addr_48, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_48"/></StgValue>
</operation>

<operation id="498" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader8.preheader:125  %W_addr_10_loc_assign_3 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %context_Message_Block_load_10, i8 %context_Message_Block_load_46, i8 %context_Message_Block_load_47, i8 %context_Message_Block_load_48)

]]></node>
<StgValue><ssdm name="W_addr_10_loc_assign_3"/></StgValue>
</operation>

<operation id="499" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:126  store i32 %W_addr_10_loc_assign_3, i32* %W_addr_10, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="500" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:127  %context_Message_Block_addr_11 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 44

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_11"/></StgValue>
</operation>

<operation id="501" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:128  %context_Message_Block_load_11 = load i8* %context_Message_Block_addr_11, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_11"/></StgValue>
</operation>

<operation id="502" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:130  %context_Message_Block_addr_49 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 45

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_49"/></StgValue>
</operation>

<operation id="503" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:131  %context_Message_Block_load_49 = load i8* %context_Message_Block_addr_49, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_49"/></StgValue>
</operation>

<operation id="504" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:718  %tmp_41_9 = add i32 %tmp_37_9, %tmp_40_9

]]></node>
<StgValue><ssdm name="tmp_41_9"/></StgValue>
</operation>

<operation id="505" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:719  %temp_1_9 = add i32 %W_addr_985_loc_assign_3, %tmp_41_9

]]></node>
<StgValue><ssdm name="temp_1_9"/></StgValue>
</operation>

<operation id="506" st_id="23" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="724" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:720  %call_ret47_9 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret_8, i32 %B_ret_8, i32 %C_ret_8, i32 %D_ret_8, i32 %temp_1_9)

]]></node>
<StgValue><ssdm name="call_ret47_9"/></StgValue>
</operation>

<operation id="507" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="725" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:721  %call_ret23_9 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_9, 0

]]></node>
<StgValue><ssdm name="call_ret23_9"/></StgValue>
</operation>

<operation id="508" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="726" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:722  %A_ret_9 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_9, 1

]]></node>
<StgValue><ssdm name="A_ret_9"/></StgValue>
</operation>

<operation id="509" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="727" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:723  %B_ret_9 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_9, 2

]]></node>
<StgValue><ssdm name="B_ret_9"/></StgValue>
</operation>

<operation id="510" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="728" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:724  %C_ret_9 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_9, 3

]]></node>
<StgValue><ssdm name="C_ret_9"/></StgValue>
</operation>

<operation id="511" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="729" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:725  %D_ret_9 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_9, 4

]]></node>
<StgValue><ssdm name="D_ret_9"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="512" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:128  %context_Message_Block_load_11 = load i8* %context_Message_Block_addr_11, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_11"/></StgValue>
</operation>

<operation id="513" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:131  %context_Message_Block_load_49 = load i8* %context_Message_Block_addr_49, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_49"/></StgValue>
</operation>

<operation id="514" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:132  %context_Message_Block_addr_50 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 46

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_50"/></StgValue>
</operation>

<operation id="515" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:133  %context_Message_Block_load_50 = load i8* %context_Message_Block_addr_50, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_50"/></StgValue>
</operation>

<operation id="516" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:134  %context_Message_Block_addr_51 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 47

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_51"/></StgValue>
</operation>

<operation id="517" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:135  %context_Message_Block_load_51 = load i8* %context_Message_Block_addr_51, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_51"/></StgValue>
</operation>

<operation id="518" st_id="24" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="730" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:726  %tmp_33_s = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret_9)

]]></node>
<StgValue><ssdm name="tmp_33_s"/></StgValue>
</operation>

<operation id="519" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:727  %tmp_34_s = and i32 %C_ret_9, %B_ret_9

]]></node>
<StgValue><ssdm name="tmp_34_s"/></StgValue>
</operation>

<operation id="520" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:728  %tmp_35_s = xor i32 %B_ret_9, -1

]]></node>
<StgValue><ssdm name="tmp_35_s"/></StgValue>
</operation>

<operation id="521" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:729  %tmp_36_s = and i32 %D_ret_9, %tmp_35_s

]]></node>
<StgValue><ssdm name="tmp_36_s"/></StgValue>
</operation>

<operation id="522" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:730  %tmp_37_s = or i32 %tmp_36_s, %tmp_34_s

]]></node>
<StgValue><ssdm name="tmp_37_s"/></StgValue>
</operation>

<operation id="523" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:731  %tmp_39_s = add i32 %tmp_33_s, 1518500249

]]></node>
<StgValue><ssdm name="tmp_39_s"/></StgValue>
</operation>

<operation id="524" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="736" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:732  %tmp_40_s = add i32 %call_ret23_9, %tmp_39_s

]]></node>
<StgValue><ssdm name="tmp_40_s"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="525" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:129  %W_addr_11 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 11

]]></node>
<StgValue><ssdm name="W_addr_11"/></StgValue>
</operation>

<operation id="526" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:133  %context_Message_Block_load_50 = load i8* %context_Message_Block_addr_50, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_50"/></StgValue>
</operation>

<operation id="527" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:135  %context_Message_Block_load_51 = load i8* %context_Message_Block_addr_51, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_51"/></StgValue>
</operation>

<operation id="528" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader8.preheader:136  %W_addr_11_loc_assign_3 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %context_Message_Block_load_11, i8 %context_Message_Block_load_49, i8 %context_Message_Block_load_50, i8 %context_Message_Block_load_51)

]]></node>
<StgValue><ssdm name="W_addr_11_loc_assign_3"/></StgValue>
</operation>

<operation id="529" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:137  store i32 %W_addr_11_loc_assign_3, i32* %W_addr_11, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="530" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:138  %context_Message_Block_addr_12 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 48

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_12"/></StgValue>
</operation>

<operation id="531" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:139  %context_Message_Block_load_12 = load i8* %context_Message_Block_addr_12, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_12"/></StgValue>
</operation>

<operation id="532" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:141  %context_Message_Block_addr_52 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 49

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_52"/></StgValue>
</operation>

<operation id="533" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:142  %context_Message_Block_load_52 = load i8* %context_Message_Block_addr_52, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_52"/></StgValue>
</operation>

<operation id="534" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:733  %tmp_41_s = add i32 %tmp_37_s, %tmp_40_s

]]></node>
<StgValue><ssdm name="tmp_41_s"/></StgValue>
</operation>

<operation id="535" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:734  %temp_1_s = add i32 %W_addr_10_loc_assign_3, %tmp_41_s

]]></node>
<StgValue><ssdm name="temp_1_s"/></StgValue>
</operation>

<operation id="536" st_id="25" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="739" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:735  %call_ret47_s = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret_9, i32 %B_ret_9, i32 %C_ret_9, i32 %D_ret_9, i32 %temp_1_s)

]]></node>
<StgValue><ssdm name="call_ret47_s"/></StgValue>
</operation>

<operation id="537" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="740" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:736  %call_ret23_s = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_s, 0

]]></node>
<StgValue><ssdm name="call_ret23_s"/></StgValue>
</operation>

<operation id="538" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="741" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:737  %A_ret_s = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_s, 1

]]></node>
<StgValue><ssdm name="A_ret_s"/></StgValue>
</operation>

<operation id="539" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="742" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:738  %B_ret_s = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_s, 2

]]></node>
<StgValue><ssdm name="B_ret_s"/></StgValue>
</operation>

<operation id="540" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="743" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:739  %C_ret_s = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_s, 3

]]></node>
<StgValue><ssdm name="C_ret_s"/></StgValue>
</operation>

<operation id="541" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="744" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:740  %D_ret_s = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_s, 4

]]></node>
<StgValue><ssdm name="D_ret_s"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="542" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:139  %context_Message_Block_load_12 = load i8* %context_Message_Block_addr_12, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_12"/></StgValue>
</operation>

<operation id="543" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:142  %context_Message_Block_load_52 = load i8* %context_Message_Block_addr_52, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_52"/></StgValue>
</operation>

<operation id="544" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:143  %context_Message_Block_addr_53 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 50

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_53"/></StgValue>
</operation>

<operation id="545" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:144  %context_Message_Block_load_53 = load i8* %context_Message_Block_addr_53, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_53"/></StgValue>
</operation>

<operation id="546" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:145  %context_Message_Block_addr_54 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 51

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_54"/></StgValue>
</operation>

<operation id="547" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:146  %context_Message_Block_load_54 = load i8* %context_Message_Block_addr_54, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_54"/></StgValue>
</operation>

<operation id="548" st_id="26" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="745" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:741  %tmp_33_10 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret_s)

]]></node>
<StgValue><ssdm name="tmp_33_10"/></StgValue>
</operation>

<operation id="549" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:742  %tmp_34_10 = and i32 %C_ret_s, %B_ret_s

]]></node>
<StgValue><ssdm name="tmp_34_10"/></StgValue>
</operation>

<operation id="550" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:743  %tmp_35_10 = xor i32 %B_ret_s, -1

]]></node>
<StgValue><ssdm name="tmp_35_10"/></StgValue>
</operation>

<operation id="551" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:744  %tmp_36_10 = and i32 %D_ret_s, %tmp_35_10

]]></node>
<StgValue><ssdm name="tmp_36_10"/></StgValue>
</operation>

<operation id="552" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:745  %tmp_37_10 = or i32 %tmp_36_10, %tmp_34_10

]]></node>
<StgValue><ssdm name="tmp_37_10"/></StgValue>
</operation>

<operation id="553" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:746  %tmp_39_10 = add i32 %tmp_33_10, 1518500249

]]></node>
<StgValue><ssdm name="tmp_39_10"/></StgValue>
</operation>

<operation id="554" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:747  %tmp_40_10 = add i32 %call_ret23_s, %tmp_39_10

]]></node>
<StgValue><ssdm name="tmp_40_10"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="555" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:140  %W_addr_12 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 12

]]></node>
<StgValue><ssdm name="W_addr_12"/></StgValue>
</operation>

<operation id="556" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:144  %context_Message_Block_load_53 = load i8* %context_Message_Block_addr_53, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_53"/></StgValue>
</operation>

<operation id="557" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:146  %context_Message_Block_load_54 = load i8* %context_Message_Block_addr_54, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_54"/></StgValue>
</operation>

<operation id="558" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader8.preheader:147  %W_addr_12_loc_assign_3 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %context_Message_Block_load_12, i8 %context_Message_Block_load_52, i8 %context_Message_Block_load_53, i8 %context_Message_Block_load_54)

]]></node>
<StgValue><ssdm name="W_addr_12_loc_assign_3"/></StgValue>
</operation>

<operation id="559" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:148  store i32 %W_addr_12_loc_assign_3, i32* %W_addr_12, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="560" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:149  %context_Message_Block_addr_13 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 52

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_13"/></StgValue>
</operation>

<operation id="561" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:150  %context_Message_Block_load_13 = load i8* %context_Message_Block_addr_13, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_13"/></StgValue>
</operation>

<operation id="562" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:152  %context_Message_Block_addr_55 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 53

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_55"/></StgValue>
</operation>

<operation id="563" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:153  %context_Message_Block_load_55 = load i8* %context_Message_Block_addr_55, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_55"/></StgValue>
</operation>

<operation id="564" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:748  %tmp_41_10 = add i32 %tmp_37_10, %tmp_40_10

]]></node>
<StgValue><ssdm name="tmp_41_10"/></StgValue>
</operation>

<operation id="565" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:749  %temp_1_10 = add i32 %W_addr_11_loc_assign_3, %tmp_41_10

]]></node>
<StgValue><ssdm name="temp_1_10"/></StgValue>
</operation>

<operation id="566" st_id="27" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="754" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:750  %call_ret47_10 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret_s, i32 %B_ret_s, i32 %C_ret_s, i32 %D_ret_s, i32 %temp_1_10)

]]></node>
<StgValue><ssdm name="call_ret47_10"/></StgValue>
</operation>

<operation id="567" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="755" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:751  %call_ret23_10 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_10, 0

]]></node>
<StgValue><ssdm name="call_ret23_10"/></StgValue>
</operation>

<operation id="568" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="756" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:752  %A_ret_10 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_10, 1

]]></node>
<StgValue><ssdm name="A_ret_10"/></StgValue>
</operation>

<operation id="569" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="757" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:753  %B_ret_10 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_10, 2

]]></node>
<StgValue><ssdm name="B_ret_10"/></StgValue>
</operation>

<operation id="570" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="758" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:754  %C_ret_10 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_10, 3

]]></node>
<StgValue><ssdm name="C_ret_10"/></StgValue>
</operation>

<operation id="571" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="759" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:755  %D_ret_10 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_10, 4

]]></node>
<StgValue><ssdm name="D_ret_10"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="572" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:150  %context_Message_Block_load_13 = load i8* %context_Message_Block_addr_13, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_13"/></StgValue>
</operation>

<operation id="573" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:153  %context_Message_Block_load_55 = load i8* %context_Message_Block_addr_55, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_55"/></StgValue>
</operation>

<operation id="574" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:154  %context_Message_Block_addr_56 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 54

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_56"/></StgValue>
</operation>

<operation id="575" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:155  %context_Message_Block_load_56 = load i8* %context_Message_Block_addr_56, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_56"/></StgValue>
</operation>

<operation id="576" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:156  %context_Message_Block_addr_57 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 55

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_57"/></StgValue>
</operation>

<operation id="577" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:157  %context_Message_Block_load_57 = load i8* %context_Message_Block_addr_57, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_57"/></StgValue>
</operation>

<operation id="578" st_id="28" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="760" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:756  %tmp_33_11 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret_10)

]]></node>
<StgValue><ssdm name="tmp_33_11"/></StgValue>
</operation>

<operation id="579" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:757  %tmp_34_11 = and i32 %C_ret_10, %B_ret_10

]]></node>
<StgValue><ssdm name="tmp_34_11"/></StgValue>
</operation>

<operation id="580" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:758  %tmp_35_11 = xor i32 %B_ret_10, -1

]]></node>
<StgValue><ssdm name="tmp_35_11"/></StgValue>
</operation>

<operation id="581" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:759  %tmp_36_11 = and i32 %D_ret_10, %tmp_35_11

]]></node>
<StgValue><ssdm name="tmp_36_11"/></StgValue>
</operation>

<operation id="582" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:760  %tmp_37_11 = or i32 %tmp_36_11, %tmp_34_11

]]></node>
<StgValue><ssdm name="tmp_37_11"/></StgValue>
</operation>

<operation id="583" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:761  %tmp_39_11 = add i32 %tmp_33_11, 1518500249

]]></node>
<StgValue><ssdm name="tmp_39_11"/></StgValue>
</operation>

<operation id="584" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:762  %tmp_40_11 = add i32 %call_ret23_10, %tmp_39_11

]]></node>
<StgValue><ssdm name="tmp_40_11"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="585" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:151  %W_addr_13 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 13

]]></node>
<StgValue><ssdm name="W_addr_13"/></StgValue>
</operation>

<operation id="586" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:155  %context_Message_Block_load_56 = load i8* %context_Message_Block_addr_56, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_56"/></StgValue>
</operation>

<operation id="587" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:157  %context_Message_Block_load_57 = load i8* %context_Message_Block_addr_57, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_57"/></StgValue>
</operation>

<operation id="588" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader8.preheader:158  %W_addr_13_loc_assign_3 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %context_Message_Block_load_13, i8 %context_Message_Block_load_55, i8 %context_Message_Block_load_56, i8 %context_Message_Block_load_57)

]]></node>
<StgValue><ssdm name="W_addr_13_loc_assign_3"/></StgValue>
</operation>

<operation id="589" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:159  store i32 %W_addr_13_loc_assign_3, i32* %W_addr_13, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="590" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:160  %context_Message_Block_addr_14 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 56

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_14"/></StgValue>
</operation>

<operation id="591" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:161  %context_Message_Block_load_14 = load i8* %context_Message_Block_addr_14, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_14"/></StgValue>
</operation>

<operation id="592" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:163  %context_Message_Block_addr_58 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 57

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_58"/></StgValue>
</operation>

<operation id="593" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:164  %context_Message_Block_load_58 = load i8* %context_Message_Block_addr_58, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_58"/></StgValue>
</operation>

<operation id="594" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:182  %tmp_1 = xor i32 %W_addr_882_loc_assign_2, %W_addr_13_loc_assign_3

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="595" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:183  %tmp_2 = xor i32 %tmp_1, %W_addr_262_loc_assign_1

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="596" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:184  %tmp_3 = xor i32 %tmp_2, %tmp_s

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="597" st_id="29" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:185  %W_addr_5_0_loc_assign_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_3)

]]></node>
<StgValue><ssdm name="W_addr_5_0_loc_assign_4"/></StgValue>
</operation>

<operation id="598" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:763  %tmp_41_11 = add i32 %tmp_37_11, %tmp_40_11

]]></node>
<StgValue><ssdm name="tmp_41_11"/></StgValue>
</operation>

<operation id="599" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:764  %temp_1_11 = add i32 %W_addr_12_loc_assign_3, %tmp_41_11

]]></node>
<StgValue><ssdm name="temp_1_11"/></StgValue>
</operation>

<operation id="600" st_id="29" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="769" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:765  %call_ret47_11 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret_10, i32 %B_ret_10, i32 %C_ret_10, i32 %D_ret_10, i32 %temp_1_11)

]]></node>
<StgValue><ssdm name="call_ret47_11"/></StgValue>
</operation>

<operation id="601" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="770" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:766  %call_ret23_11 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_11, 0

]]></node>
<StgValue><ssdm name="call_ret23_11"/></StgValue>
</operation>

<operation id="602" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="771" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:767  %A_ret_11 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_11, 1

]]></node>
<StgValue><ssdm name="A_ret_11"/></StgValue>
</operation>

<operation id="603" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="772" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:768  %B_ret_11 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_11, 2

]]></node>
<StgValue><ssdm name="B_ret_11"/></StgValue>
</operation>

<operation id="604" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="773" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:769  %C_ret_11 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_11, 3

]]></node>
<StgValue><ssdm name="C_ret_11"/></StgValue>
</operation>

<operation id="605" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="774" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:770  %D_ret_11 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_11, 4

]]></node>
<StgValue><ssdm name="D_ret_11"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="606" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:161  %context_Message_Block_load_14 = load i8* %context_Message_Block_addr_14, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_14"/></StgValue>
</operation>

<operation id="607" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:164  %context_Message_Block_load_58 = load i8* %context_Message_Block_addr_58, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_58"/></StgValue>
</operation>

<operation id="608" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:165  %context_Message_Block_addr_59 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 58

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_59"/></StgValue>
</operation>

<operation id="609" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:166  %context_Message_Block_load_59 = load i8* %context_Message_Block_addr_59, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_59"/></StgValue>
</operation>

<operation id="610" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="171" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:167  %context_Message_Block_addr_60 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 59

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_60"/></StgValue>
</operation>

<operation id="611" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:168  %context_Message_Block_load_60 = load i8* %context_Message_Block_addr_60, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_60"/></StgValue>
</operation>

<operation id="612" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:186  %W_addr_16 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 16

]]></node>
<StgValue><ssdm name="W_addr_16"/></StgValue>
</operation>

<operation id="613" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:187  store i32 %W_addr_5_0_loc_assign_4, i32* %W_addr_16, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="614" st_id="30" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="775" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:771  %tmp_33_12 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret_11)

]]></node>
<StgValue><ssdm name="tmp_33_12"/></StgValue>
</operation>

<operation id="615" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="776" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:772  %tmp_34_12 = and i32 %C_ret_11, %B_ret_11

]]></node>
<StgValue><ssdm name="tmp_34_12"/></StgValue>
</operation>

<operation id="616" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="777" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:773  %tmp_35_12 = xor i32 %B_ret_11, -1

]]></node>
<StgValue><ssdm name="tmp_35_12"/></StgValue>
</operation>

<operation id="617" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:774  %tmp_36_12 = and i32 %D_ret_11, %tmp_35_12

]]></node>
<StgValue><ssdm name="tmp_36_12"/></StgValue>
</operation>

<operation id="618" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:775  %tmp_37_12 = or i32 %tmp_36_12, %tmp_34_12

]]></node>
<StgValue><ssdm name="tmp_37_12"/></StgValue>
</operation>

<operation id="619" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:776  %tmp_39_12 = add i32 %tmp_33_12, 1518500249

]]></node>
<StgValue><ssdm name="tmp_39_12"/></StgValue>
</operation>

<operation id="620" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="781" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:777  %tmp_40_12 = add i32 %call_ret23_11, %tmp_39_12

]]></node>
<StgValue><ssdm name="tmp_40_12"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="621" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:162  %W_addr_14 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 14

]]></node>
<StgValue><ssdm name="W_addr_14"/></StgValue>
</operation>

<operation id="622" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:166  %context_Message_Block_load_59 = load i8* %context_Message_Block_addr_59, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_59"/></StgValue>
</operation>

<operation id="623" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:168  %context_Message_Block_load_60 = load i8* %context_Message_Block_addr_60, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_60"/></StgValue>
</operation>

<operation id="624" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader8.preheader:169  %W_addr_14_loc_assign_4 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %context_Message_Block_load_14, i8 %context_Message_Block_load_58, i8 %context_Message_Block_load_59, i8 %context_Message_Block_load_60)

]]></node>
<StgValue><ssdm name="W_addr_14_loc_assign_4"/></StgValue>
</operation>

<operation id="625" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:170  store i32 %W_addr_14_loc_assign_4, i32* %W_addr_14, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="626" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:171  %context_Message_Block_addr_15 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 60

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_15"/></StgValue>
</operation>

<operation id="627" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:172  %context_Message_Block_load_15 = load i8* %context_Message_Block_addr_15, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_15"/></StgValue>
</operation>

<operation id="628" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="178" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:174  %context_Message_Block_addr_61 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 61

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_61"/></StgValue>
</operation>

<operation id="629" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:175  %context_Message_Block_load_61 = load i8* %context_Message_Block_addr_61, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_61"/></StgValue>
</operation>

<operation id="630" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:188  %tmp_28_1 = xor i32 %W_addr_985_loc_assign_3, %W_addr_14_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_28_1"/></StgValue>
</operation>

<operation id="631" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:189  %tmp_29_1 = xor i32 %tmp_28_1, %W_addr_367_loc_assign_2

]]></node>
<StgValue><ssdm name="tmp_29_1"/></StgValue>
</operation>

<operation id="632" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:190  %tmp_30_1 = xor i32 %tmp_29_1, %W_addr_157_loc_assign_1

]]></node>
<StgValue><ssdm name="tmp_30_1"/></StgValue>
</operation>

<operation id="633" st_id="31" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:191  %W_addr_5_1_loc_assign_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_1)

]]></node>
<StgValue><ssdm name="W_addr_5_1_loc_assign_4"/></StgValue>
</operation>

<operation id="634" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:778  %tmp_41_12 = add i32 %tmp_37_12, %tmp_40_12

]]></node>
<StgValue><ssdm name="tmp_41_12"/></StgValue>
</operation>

<operation id="635" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:779  %temp_1_12 = add i32 %W_addr_13_loc_assign_3, %tmp_41_12

]]></node>
<StgValue><ssdm name="temp_1_12"/></StgValue>
</operation>

<operation id="636" st_id="31" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="784" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:780  %call_ret47_12 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret_11, i32 %B_ret_11, i32 %C_ret_11, i32 %D_ret_11, i32 %temp_1_12)

]]></node>
<StgValue><ssdm name="call_ret47_12"/></StgValue>
</operation>

<operation id="637" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="785" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:781  %call_ret23_12 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_12, 0

]]></node>
<StgValue><ssdm name="call_ret23_12"/></StgValue>
</operation>

<operation id="638" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="786" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:782  %A_ret_12 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_12, 1

]]></node>
<StgValue><ssdm name="A_ret_12"/></StgValue>
</operation>

<operation id="639" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="787" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:783  %B_ret_12 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_12, 2

]]></node>
<StgValue><ssdm name="B_ret_12"/></StgValue>
</operation>

<operation id="640" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="788" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:784  %C_ret_12 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_12, 3

]]></node>
<StgValue><ssdm name="C_ret_12"/></StgValue>
</operation>

<operation id="641" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="789" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:785  %D_ret_12 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_12, 4

]]></node>
<StgValue><ssdm name="D_ret_12"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="642" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:172  %context_Message_Block_load_15 = load i8* %context_Message_Block_addr_15, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_15"/></StgValue>
</operation>

<operation id="643" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:175  %context_Message_Block_load_61 = load i8* %context_Message_Block_addr_61, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_61"/></StgValue>
</operation>

<operation id="644" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="180" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:176  %context_Message_Block_addr_62 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 62

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_62"/></StgValue>
</operation>

<operation id="645" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:177  %context_Message_Block_load_62 = load i8* %context_Message_Block_addr_62, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_62"/></StgValue>
</operation>

<operation id="646" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:178  %context_Message_Block_addr_63 = getelementptr [64 x i8]* %context_Message_Block, i64 0, i64 63

]]></node>
<StgValue><ssdm name="context_Message_Block_addr_63"/></StgValue>
</operation>

<operation id="647" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:179  %context_Message_Block_load_63 = load i8* %context_Message_Block_addr_63, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_63"/></StgValue>
</operation>

<operation id="648" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:192  %W_addr_17 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 17

]]></node>
<StgValue><ssdm name="W_addr_17"/></StgValue>
</operation>

<operation id="649" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:193  store i32 %W_addr_5_1_loc_assign_4, i32* %W_addr_17, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="650" st_id="32" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="790" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:786  %tmp_33_13 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret_12)

]]></node>
<StgValue><ssdm name="tmp_33_13"/></StgValue>
</operation>

<operation id="651" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="791" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:787  %tmp_34_13 = and i32 %C_ret_12, %B_ret_12

]]></node>
<StgValue><ssdm name="tmp_34_13"/></StgValue>
</operation>

<operation id="652" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="792" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:788  %tmp_35_13 = xor i32 %B_ret_12, -1

]]></node>
<StgValue><ssdm name="tmp_35_13"/></StgValue>
</operation>

<operation id="653" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="793" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:789  %tmp_36_13 = and i32 %D_ret_12, %tmp_35_13

]]></node>
<StgValue><ssdm name="tmp_36_13"/></StgValue>
</operation>

<operation id="654" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:790  %tmp_37_13 = or i32 %tmp_36_13, %tmp_34_13

]]></node>
<StgValue><ssdm name="tmp_37_13"/></StgValue>
</operation>

<operation id="655" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:791  %tmp_39_13 = add i32 %tmp_33_13, 1518500249

]]></node>
<StgValue><ssdm name="tmp_39_13"/></StgValue>
</operation>

<operation id="656" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="796" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:792  %tmp_40_13 = add i32 %call_ret23_12, %tmp_39_13

]]></node>
<StgValue><ssdm name="tmp_40_13"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="657" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:173  %W_addr_15 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 15

]]></node>
<StgValue><ssdm name="W_addr_15"/></StgValue>
</operation>

<operation id="658" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:177  %context_Message_Block_load_62 = load i8* %context_Message_Block_addr_62, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_62"/></StgValue>
</operation>

<operation id="659" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="8" op_0_bw="6">
<![CDATA[
.preheader8.preheader:179  %context_Message_Block_load_63 = load i8* %context_Message_Block_addr_63, align 1

]]></node>
<StgValue><ssdm name="context_Message_Block_load_63"/></StgValue>
</operation>

<operation id="660" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader8.preheader:180  %W_addr_15_loc_assign_4 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %context_Message_Block_load_15, i8 %context_Message_Block_load_61, i8 %context_Message_Block_load_62, i8 %context_Message_Block_load_63)

]]></node>
<StgValue><ssdm name="W_addr_15_loc_assign_4"/></StgValue>
</operation>

<operation id="661" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:181  store i32 %W_addr_15_loc_assign_4, i32* %W_addr_15, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="662" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:194  %tmp_28_2 = xor i32 %W_addr_10_loc_assign_3, %W_addr_15_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_28_2"/></StgValue>
</operation>

<operation id="663" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:195  %tmp_29_2 = xor i32 %tmp_28_2, %W_addr_470_loc_assign_2

]]></node>
<StgValue><ssdm name="tmp_29_2"/></StgValue>
</operation>

<operation id="664" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:196  %tmp_30_2 = xor i32 %tmp_29_2, %W_addr_262_loc_assign_1

]]></node>
<StgValue><ssdm name="tmp_30_2"/></StgValue>
</operation>

<operation id="665" st_id="33" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="201" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:197  %W_addr_5_2_loc_assign_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_2)

]]></node>
<StgValue><ssdm name="W_addr_5_2_loc_assign_4"/></StgValue>
</operation>

<operation id="666" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="797" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:793  %tmp_41_13 = add i32 %tmp_37_13, %tmp_40_13

]]></node>
<StgValue><ssdm name="tmp_41_13"/></StgValue>
</operation>

<operation id="667" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:794  %temp_1_13 = add i32 %W_addr_14_loc_assign_4, %tmp_41_13

]]></node>
<StgValue><ssdm name="temp_1_13"/></StgValue>
</operation>

<operation id="668" st_id="33" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="799" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:795  %call_ret47_13 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret_12, i32 %B_ret_12, i32 %C_ret_12, i32 %D_ret_12, i32 %temp_1_13)

]]></node>
<StgValue><ssdm name="call_ret47_13"/></StgValue>
</operation>

<operation id="669" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="800" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:796  %call_ret23_13 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_13, 0

]]></node>
<StgValue><ssdm name="call_ret23_13"/></StgValue>
</operation>

<operation id="670" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="801" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:797  %A_ret_13 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_13, 1

]]></node>
<StgValue><ssdm name="A_ret_13"/></StgValue>
</operation>

<operation id="671" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="802" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:798  %B_ret_13 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_13, 2

]]></node>
<StgValue><ssdm name="B_ret_13"/></StgValue>
</operation>

<operation id="672" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="803" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:799  %C_ret_13 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_13, 3

]]></node>
<StgValue><ssdm name="C_ret_13"/></StgValue>
</operation>

<operation id="673" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="804" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:800  %D_ret_13 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_13, 4

]]></node>
<StgValue><ssdm name="D_ret_13"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="674" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="202" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:198  %W_addr_18 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 18

]]></node>
<StgValue><ssdm name="W_addr_18"/></StgValue>
</operation>

<operation id="675" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="203" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:199  store i32 %W_addr_5_2_loc_assign_4, i32* %W_addr_18, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="676" st_id="34" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="805" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:801  %tmp_33_14 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret_13)

]]></node>
<StgValue><ssdm name="tmp_33_14"/></StgValue>
</operation>

<operation id="677" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:802  %tmp_34_14 = and i32 %C_ret_13, %B_ret_13

]]></node>
<StgValue><ssdm name="tmp_34_14"/></StgValue>
</operation>

<operation id="678" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:803  %tmp_35_14 = xor i32 %B_ret_13, -1

]]></node>
<StgValue><ssdm name="tmp_35_14"/></StgValue>
</operation>

<operation id="679" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:804  %tmp_36_14 = and i32 %D_ret_13, %tmp_35_14

]]></node>
<StgValue><ssdm name="tmp_36_14"/></StgValue>
</operation>

<operation id="680" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:805  %tmp_37_14 = or i32 %tmp_36_14, %tmp_34_14

]]></node>
<StgValue><ssdm name="tmp_37_14"/></StgValue>
</operation>

<operation id="681" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:806  %tmp_39_14 = add i32 %tmp_33_14, 1518500249

]]></node>
<StgValue><ssdm name="tmp_39_14"/></StgValue>
</operation>

<operation id="682" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:807  %tmp_40_14 = add i32 %call_ret23_13, %tmp_39_14

]]></node>
<StgValue><ssdm name="tmp_40_14"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="683" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:200  %tmp_28_3 = xor i32 %W_addr_11_loc_assign_3, %W_addr_5_0_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_28_3"/></StgValue>
</operation>

<operation id="684" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:201  %tmp_29_3 = xor i32 %tmp_28_3, %W_addr_573_loc_assign_2

]]></node>
<StgValue><ssdm name="tmp_29_3"/></StgValue>
</operation>

<operation id="685" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:202  %tmp_30_3 = xor i32 %tmp_29_3, %W_addr_367_loc_assign_2

]]></node>
<StgValue><ssdm name="tmp_30_3"/></StgValue>
</operation>

<operation id="686" st_id="35" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:203  %W_addr_5_3_loc_assign_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_3)

]]></node>
<StgValue><ssdm name="W_addr_5_3_loc_assign_4"/></StgValue>
</operation>

<operation id="687" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:204  %W_addr_19 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 19

]]></node>
<StgValue><ssdm name="W_addr_19"/></StgValue>
</operation>

<operation id="688" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:205  store i32 %W_addr_5_3_loc_assign_4, i32* %W_addr_19, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="689" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:808  %tmp_41_14 = add i32 %tmp_37_14, %tmp_40_14

]]></node>
<StgValue><ssdm name="tmp_41_14"/></StgValue>
</operation>

<operation id="690" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:809  %temp_1_14 = add i32 %W_addr_15_loc_assign_4, %tmp_41_14

]]></node>
<StgValue><ssdm name="temp_1_14"/></StgValue>
</operation>

<operation id="691" st_id="35" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="814" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:810  %call_ret47_14 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret_13, i32 %B_ret_13, i32 %C_ret_13, i32 %D_ret_13, i32 %temp_1_14)

]]></node>
<StgValue><ssdm name="call_ret47_14"/></StgValue>
</operation>

<operation id="692" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="815" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:811  %call_ret23_14 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_14, 0

]]></node>
<StgValue><ssdm name="call_ret23_14"/></StgValue>
</operation>

<operation id="693" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="816" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:812  %A_ret_14 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_14, 1

]]></node>
<StgValue><ssdm name="A_ret_14"/></StgValue>
</operation>

<operation id="694" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="817" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:813  %B_ret_14 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_14, 2

]]></node>
<StgValue><ssdm name="B_ret_14"/></StgValue>
</operation>

<operation id="695" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="818" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:814  %C_ret_14 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_14, 3

]]></node>
<StgValue><ssdm name="C_ret_14"/></StgValue>
</operation>

<operation id="696" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="819" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:815  %D_ret_14 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_14, 4

]]></node>
<StgValue><ssdm name="D_ret_14"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="697" st_id="36" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="820" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:816  %tmp_33_15 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret_14)

]]></node>
<StgValue><ssdm name="tmp_33_15"/></StgValue>
</operation>

<operation id="698" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:817  %tmp_34_15 = and i32 %C_ret_14, %B_ret_14

]]></node>
<StgValue><ssdm name="tmp_34_15"/></StgValue>
</operation>

<operation id="699" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:818  %tmp_35_15 = xor i32 %B_ret_14, -1

]]></node>
<StgValue><ssdm name="tmp_35_15"/></StgValue>
</operation>

<operation id="700" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:819  %tmp_36_15 = and i32 %D_ret_14, %tmp_35_15

]]></node>
<StgValue><ssdm name="tmp_36_15"/></StgValue>
</operation>

<operation id="701" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:820  %tmp_37_15 = or i32 %tmp_36_15, %tmp_34_15

]]></node>
<StgValue><ssdm name="tmp_37_15"/></StgValue>
</operation>

<operation id="702" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:821  %tmp_39_15 = add i32 %tmp_33_15, 1518500249

]]></node>
<StgValue><ssdm name="tmp_39_15"/></StgValue>
</operation>

<operation id="703" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:822  %tmp_40_15 = add i32 %call_ret23_14, %tmp_39_15

]]></node>
<StgValue><ssdm name="tmp_40_15"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="704" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:206  %tmp_28_4 = xor i32 %W_addr_12_loc_assign_3, %W_addr_5_1_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_28_4"/></StgValue>
</operation>

<operation id="705" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:207  %tmp_29_4 = xor i32 %tmp_28_4, %W_addr_676_loc_assign_2

]]></node>
<StgValue><ssdm name="tmp_29_4"/></StgValue>
</operation>

<operation id="706" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:208  %tmp_30_4 = xor i32 %tmp_29_4, %W_addr_470_loc_assign_2

]]></node>
<StgValue><ssdm name="tmp_30_4"/></StgValue>
</operation>

<operation id="707" st_id="37" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="213" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:209  %W_addr_5_4_loc_assign_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_4)

]]></node>
<StgValue><ssdm name="W_addr_5_4_loc_assign_4"/></StgValue>
</operation>

<operation id="708" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="214" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:210  %W_addr_20 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 20

]]></node>
<StgValue><ssdm name="W_addr_20"/></StgValue>
</operation>

<operation id="709" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="215" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:211  store i32 %W_addr_5_4_loc_assign_4, i32* %W_addr_20, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="710" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:823  %tmp_41_15 = add i32 %tmp_37_15, %tmp_40_15

]]></node>
<StgValue><ssdm name="tmp_41_15"/></StgValue>
</operation>

<operation id="711" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="828" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:824  %temp_1_15 = add i32 %W_addr_5_0_loc_assign_4, %tmp_41_15

]]></node>
<StgValue><ssdm name="temp_1_15"/></StgValue>
</operation>

<operation id="712" st_id="37" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="829" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:825  %call_ret47_15 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret_14, i32 %B_ret_14, i32 %C_ret_14, i32 %D_ret_14, i32 %temp_1_15)

]]></node>
<StgValue><ssdm name="call_ret47_15"/></StgValue>
</operation>

<operation id="713" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="830" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:826  %call_ret23_15 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_15, 0

]]></node>
<StgValue><ssdm name="call_ret23_15"/></StgValue>
</operation>

<operation id="714" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="831" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:827  %A_ret_15 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_15, 1

]]></node>
<StgValue><ssdm name="A_ret_15"/></StgValue>
</operation>

<operation id="715" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="832" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:828  %B_ret_15 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_15, 2

]]></node>
<StgValue><ssdm name="B_ret_15"/></StgValue>
</operation>

<operation id="716" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="833" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:829  %C_ret_15 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_15, 3

]]></node>
<StgValue><ssdm name="C_ret_15"/></StgValue>
</operation>

<operation id="717" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="834" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:830  %D_ret_15 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_15, 4

]]></node>
<StgValue><ssdm name="D_ret_15"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="718" st_id="38" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="835" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:831  %tmp_33_16 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret_15)

]]></node>
<StgValue><ssdm name="tmp_33_16"/></StgValue>
</operation>

<operation id="719" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="836" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:832  %tmp_34_16 = and i32 %C_ret_15, %B_ret_15

]]></node>
<StgValue><ssdm name="tmp_34_16"/></StgValue>
</operation>

<operation id="720" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="837" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:833  %tmp_35_16 = xor i32 %B_ret_15, -1

]]></node>
<StgValue><ssdm name="tmp_35_16"/></StgValue>
</operation>

<operation id="721" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="838" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:834  %tmp_36_16 = and i32 %D_ret_15, %tmp_35_16

]]></node>
<StgValue><ssdm name="tmp_36_16"/></StgValue>
</operation>

<operation id="722" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:835  %tmp_37_16 = or i32 %tmp_36_16, %tmp_34_16

]]></node>
<StgValue><ssdm name="tmp_37_16"/></StgValue>
</operation>

<operation id="723" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="840" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:836  %tmp_39_16 = add i32 %tmp_33_16, 1518500249

]]></node>
<StgValue><ssdm name="tmp_39_16"/></StgValue>
</operation>

<operation id="724" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="841" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:837  %tmp_40_16 = add i32 %call_ret23_15, %tmp_39_16

]]></node>
<StgValue><ssdm name="tmp_40_16"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="725" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:212  %tmp_28_5 = xor i32 %W_addr_13_loc_assign_3, %W_addr_5_2_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_28_5"/></StgValue>
</operation>

<operation id="726" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:213  %tmp_29_5 = xor i32 %tmp_28_5, %W_addr_779_loc_assign_2

]]></node>
<StgValue><ssdm name="tmp_29_5"/></StgValue>
</operation>

<operation id="727" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:214  %tmp_30_5 = xor i32 %tmp_29_5, %W_addr_573_loc_assign_2

]]></node>
<StgValue><ssdm name="tmp_30_5"/></StgValue>
</operation>

<operation id="728" st_id="39" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="219" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:215  %W_addr_5_5_loc_assign_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_5)

]]></node>
<StgValue><ssdm name="W_addr_5_5_loc_assign_4"/></StgValue>
</operation>

<operation id="729" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="220" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:216  %W_addr_21 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 21

]]></node>
<StgValue><ssdm name="W_addr_21"/></StgValue>
</operation>

<operation id="730" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:217  store i32 %W_addr_5_5_loc_assign_4, i32* %W_addr_21, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="731" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="842" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:838  %tmp_41_16 = add i32 %tmp_37_16, %tmp_40_16

]]></node>
<StgValue><ssdm name="tmp_41_16"/></StgValue>
</operation>

<operation id="732" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:839  %temp_1_16 = add i32 %W_addr_5_1_loc_assign_4, %tmp_41_16

]]></node>
<StgValue><ssdm name="temp_1_16"/></StgValue>
</operation>

<operation id="733" st_id="39" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="844" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:840  %call_ret47_16 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret_15, i32 %B_ret_15, i32 %C_ret_15, i32 %D_ret_15, i32 %temp_1_16)

]]></node>
<StgValue><ssdm name="call_ret47_16"/></StgValue>
</operation>

<operation id="734" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="845" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:841  %call_ret23_16 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_16, 0

]]></node>
<StgValue><ssdm name="call_ret23_16"/></StgValue>
</operation>

<operation id="735" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="846" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:842  %A_ret_16 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_16, 1

]]></node>
<StgValue><ssdm name="A_ret_16"/></StgValue>
</operation>

<operation id="736" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="847" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:843  %B_ret_16 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_16, 2

]]></node>
<StgValue><ssdm name="B_ret_16"/></StgValue>
</operation>

<operation id="737" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="848" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:844  %C_ret_16 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_16, 3

]]></node>
<StgValue><ssdm name="C_ret_16"/></StgValue>
</operation>

<operation id="738" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="849" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:845  %D_ret_16 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_16, 4

]]></node>
<StgValue><ssdm name="D_ret_16"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="739" st_id="40" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="850" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:846  %tmp_33_17 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret_16)

]]></node>
<StgValue><ssdm name="tmp_33_17"/></StgValue>
</operation>

<operation id="740" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="851" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:847  %tmp_34_17 = and i32 %C_ret_16, %B_ret_16

]]></node>
<StgValue><ssdm name="tmp_34_17"/></StgValue>
</operation>

<operation id="741" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="852" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:848  %tmp_35_17 = xor i32 %B_ret_16, -1

]]></node>
<StgValue><ssdm name="tmp_35_17"/></StgValue>
</operation>

<operation id="742" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="853" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:849  %tmp_36_17 = and i32 %D_ret_16, %tmp_35_17

]]></node>
<StgValue><ssdm name="tmp_36_17"/></StgValue>
</operation>

<operation id="743" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="854" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:850  %tmp_37_17 = or i32 %tmp_36_17, %tmp_34_17

]]></node>
<StgValue><ssdm name="tmp_37_17"/></StgValue>
</operation>

<operation id="744" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="855" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:851  %tmp_39_17 = add i32 %tmp_33_17, 1518500249

]]></node>
<StgValue><ssdm name="tmp_39_17"/></StgValue>
</operation>

<operation id="745" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="856" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:852  %tmp_40_17 = add i32 %call_ret23_16, %tmp_39_17

]]></node>
<StgValue><ssdm name="tmp_40_17"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="746" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:218  %tmp_28_6 = xor i32 %W_addr_14_loc_assign_4, %W_addr_5_3_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_28_6"/></StgValue>
</operation>

<operation id="747" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:219  %tmp_29_6 = xor i32 %tmp_28_6, %W_addr_882_loc_assign_2

]]></node>
<StgValue><ssdm name="tmp_29_6"/></StgValue>
</operation>

<operation id="748" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:220  %tmp_30_6 = xor i32 %tmp_29_6, %W_addr_676_loc_assign_2

]]></node>
<StgValue><ssdm name="tmp_30_6"/></StgValue>
</operation>

<operation id="749" st_id="41" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:221  %W_addr_5_6_loc_assign_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_6)

]]></node>
<StgValue><ssdm name="W_addr_5_6_loc_assign_4"/></StgValue>
</operation>

<operation id="750" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="226" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:222  %W_addr_22 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 22

]]></node>
<StgValue><ssdm name="W_addr_22"/></StgValue>
</operation>

<operation id="751" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:223  store i32 %W_addr_5_6_loc_assign_4, i32* %W_addr_22, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="752" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="857" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:853  %tmp_41_17 = add i32 %tmp_37_17, %tmp_40_17

]]></node>
<StgValue><ssdm name="tmp_41_17"/></StgValue>
</operation>

<operation id="753" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:854  %temp_1_17 = add i32 %W_addr_5_2_loc_assign_4, %tmp_41_17

]]></node>
<StgValue><ssdm name="temp_1_17"/></StgValue>
</operation>

<operation id="754" st_id="41" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="859" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:855  %call_ret47_17 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret_16, i32 %B_ret_16, i32 %C_ret_16, i32 %D_ret_16, i32 %temp_1_17)

]]></node>
<StgValue><ssdm name="call_ret47_17"/></StgValue>
</operation>

<operation id="755" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="860" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:856  %call_ret23_17 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_17, 0

]]></node>
<StgValue><ssdm name="call_ret23_17"/></StgValue>
</operation>

<operation id="756" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="861" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:857  %A_ret_17 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_17, 1

]]></node>
<StgValue><ssdm name="A_ret_17"/></StgValue>
</operation>

<operation id="757" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="862" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:858  %B_ret_17 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_17, 2

]]></node>
<StgValue><ssdm name="B_ret_17"/></StgValue>
</operation>

<operation id="758" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="863" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:859  %C_ret_17 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_17, 3

]]></node>
<StgValue><ssdm name="C_ret_17"/></StgValue>
</operation>

<operation id="759" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="864" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:860  %D_ret_17 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_17, 4

]]></node>
<StgValue><ssdm name="D_ret_17"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="760" st_id="42" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="865" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:861  %tmp_33_18 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret_17)

]]></node>
<StgValue><ssdm name="tmp_33_18"/></StgValue>
</operation>

<operation id="761" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="866" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:862  %tmp_34_18 = and i32 %C_ret_17, %B_ret_17

]]></node>
<StgValue><ssdm name="tmp_34_18"/></StgValue>
</operation>

<operation id="762" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:863  %tmp_35_18 = xor i32 %B_ret_17, -1

]]></node>
<StgValue><ssdm name="tmp_35_18"/></StgValue>
</operation>

<operation id="763" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:864  %tmp_36_18 = and i32 %D_ret_17, %tmp_35_18

]]></node>
<StgValue><ssdm name="tmp_36_18"/></StgValue>
</operation>

<operation id="764" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:865  %tmp_37_18 = or i32 %tmp_36_18, %tmp_34_18

]]></node>
<StgValue><ssdm name="tmp_37_18"/></StgValue>
</operation>

<operation id="765" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="870" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:866  %tmp_39_18 = add i32 %tmp_33_18, 1518500249

]]></node>
<StgValue><ssdm name="tmp_39_18"/></StgValue>
</operation>

<operation id="766" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="871" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:867  %tmp_40_18 = add i32 %call_ret23_17, %tmp_39_18

]]></node>
<StgValue><ssdm name="tmp_40_18"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="767" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:224  %tmp_28_7 = xor i32 %W_addr_15_loc_assign_4, %W_addr_5_4_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_28_7"/></StgValue>
</operation>

<operation id="768" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:225  %tmp_29_7 = xor i32 %tmp_28_7, %W_addr_985_loc_assign_3

]]></node>
<StgValue><ssdm name="tmp_29_7"/></StgValue>
</operation>

<operation id="769" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:226  %tmp_30_7 = xor i32 %tmp_29_7, %W_addr_779_loc_assign_2

]]></node>
<StgValue><ssdm name="tmp_30_7"/></StgValue>
</operation>

<operation id="770" st_id="43" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:227  %W_addr_5_7_loc_assign_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_7)

]]></node>
<StgValue><ssdm name="W_addr_5_7_loc_assign_4"/></StgValue>
</operation>

<operation id="771" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="232" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:228  %W_addr_23 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 23

]]></node>
<StgValue><ssdm name="W_addr_23"/></StgValue>
</operation>

<operation id="772" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="233" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:229  store i32 %W_addr_5_7_loc_assign_4, i32* %W_addr_23, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="773" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="872" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:868  %tmp_41_18 = add i32 %tmp_37_18, %tmp_40_18

]]></node>
<StgValue><ssdm name="tmp_41_18"/></StgValue>
</operation>

<operation id="774" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="873" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:869  %temp_1_18 = add i32 %W_addr_5_3_loc_assign_4, %tmp_41_18

]]></node>
<StgValue><ssdm name="temp_1_18"/></StgValue>
</operation>

<operation id="775" st_id="43" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="874" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:870  %call_ret47_18 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret_17, i32 %B_ret_17, i32 %C_ret_17, i32 %D_ret_17, i32 %temp_1_18)

]]></node>
<StgValue><ssdm name="call_ret47_18"/></StgValue>
</operation>

<operation id="776" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="875" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:871  %call_ret23_18 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_18, 0

]]></node>
<StgValue><ssdm name="call_ret23_18"/></StgValue>
</operation>

<operation id="777" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="876" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:872  %A_ret_18 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_18, 1

]]></node>
<StgValue><ssdm name="A_ret_18"/></StgValue>
</operation>

<operation id="778" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="877" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:873  %B_ret_18 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_18, 2

]]></node>
<StgValue><ssdm name="B_ret_18"/></StgValue>
</operation>

<operation id="779" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="878" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:874  %C_ret_18 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_18, 3

]]></node>
<StgValue><ssdm name="C_ret_18"/></StgValue>
</operation>

<operation id="780" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="879" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:875  %D_ret_18 = extractvalue { i32, i32, i32, i32, i32 } %call_ret47_18, 4

]]></node>
<StgValue><ssdm name="D_ret_18"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="781" st_id="44" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="880" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:876  %tmp_12 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret_18)

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="782" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:877  %tmp_13 = xor i32 %C_ret_18, %B_ret_18

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="783" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:878  %tmp_14 = xor i32 %tmp_13, %D_ret_18

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="784" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="883" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:879  %tmp_15 = add i32 %tmp_12, 1859775393

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="785" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="884" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:880  %tmp_16 = add i32 %tmp_14, %tmp_15

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="786" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:230  %tmp_28_8 = xor i32 %W_addr_5_0_loc_assign_4, %W_addr_5_5_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_28_8"/></StgValue>
</operation>

<operation id="787" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:231  %tmp_29_8 = xor i32 %tmp_28_8, %W_addr_10_loc_assign_3

]]></node>
<StgValue><ssdm name="tmp_29_8"/></StgValue>
</operation>

<operation id="788" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:232  %tmp_30_8 = xor i32 %tmp_29_8, %W_addr_882_loc_assign_2

]]></node>
<StgValue><ssdm name="tmp_30_8"/></StgValue>
</operation>

<operation id="789" st_id="45" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="237" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:233  %W_addr_5_8_loc_assign_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_8)

]]></node>
<StgValue><ssdm name="W_addr_5_8_loc_assign_4"/></StgValue>
</operation>

<operation id="790" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="238" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:234  %W_addr_24 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 24

]]></node>
<StgValue><ssdm name="W_addr_24"/></StgValue>
</operation>

<operation id="791" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="239" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:235  store i32 %W_addr_5_8_loc_assign_4, i32* %W_addr_24, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="792" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="885" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:881  %tmp_17 = add i32 %call_ret23_18, %tmp_16

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="793" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:882  %temp_2 = add i32 %W_addr_5_4_loc_assign_4, %tmp_17

]]></node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="794" st_id="45" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="887" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:883  %call_ret3 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret_18, i32 %B_ret_18, i32 %C_ret_18, i32 %D_ret_18, i32 %temp_2)

]]></node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="795" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="888" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:884  %call_ret4 = extractvalue { i32, i32, i32, i32, i32 } %call_ret3, 0

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="796" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="889" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:885  %A_ret1 = extractvalue { i32, i32, i32, i32, i32 } %call_ret3, 1

]]></node>
<StgValue><ssdm name="A_ret1"/></StgValue>
</operation>

<operation id="797" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="890" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:886  %B_ret1 = extractvalue { i32, i32, i32, i32, i32 } %call_ret3, 2

]]></node>
<StgValue><ssdm name="B_ret1"/></StgValue>
</operation>

<operation id="798" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="891" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:887  %C_ret1 = extractvalue { i32, i32, i32, i32, i32 } %call_ret3, 3

]]></node>
<StgValue><ssdm name="C_ret1"/></StgValue>
</operation>

<operation id="799" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="892" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:888  %D_ret1 = extractvalue { i32, i32, i32, i32, i32 } %call_ret3, 4

]]></node>
<StgValue><ssdm name="D_ret1"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="800" st_id="46" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="893" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:889  %tmp_42_1 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret1)

]]></node>
<StgValue><ssdm name="tmp_42_1"/></StgValue>
</operation>

<operation id="801" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:890  %tmp_43_1 = xor i32 %C_ret1, %B_ret1

]]></node>
<StgValue><ssdm name="tmp_43_1"/></StgValue>
</operation>

<operation id="802" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:891  %tmp_44_1 = xor i32 %tmp_43_1, %D_ret1

]]></node>
<StgValue><ssdm name="tmp_44_1"/></StgValue>
</operation>

<operation id="803" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:892  %tmp_46_1 = add i32 %tmp_42_1, 1859775393

]]></node>
<StgValue><ssdm name="tmp_46_1"/></StgValue>
</operation>

<operation id="804" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:893  %tmp_47_1 = add i32 %tmp_44_1, %tmp_46_1

]]></node>
<StgValue><ssdm name="tmp_47_1"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="805" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:236  %tmp_28_9 = xor i32 %W_addr_5_1_loc_assign_4, %W_addr_5_6_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_28_9"/></StgValue>
</operation>

<operation id="806" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:237  %tmp_29_9 = xor i32 %tmp_28_9, %W_addr_11_loc_assign_3

]]></node>
<StgValue><ssdm name="tmp_29_9"/></StgValue>
</operation>

<operation id="807" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:238  %tmp_30_9 = xor i32 %tmp_29_9, %W_addr_985_loc_assign_3

]]></node>
<StgValue><ssdm name="tmp_30_9"/></StgValue>
</operation>

<operation id="808" st_id="47" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:239  %W_addr_5_9_loc_assign_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_9)

]]></node>
<StgValue><ssdm name="W_addr_5_9_loc_assign_4"/></StgValue>
</operation>

<operation id="809" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="244" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:240  %W_addr_25 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 25

]]></node>
<StgValue><ssdm name="W_addr_25"/></StgValue>
</operation>

<operation id="810" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="245" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:241  store i32 %W_addr_5_9_loc_assign_4, i32* %W_addr_25, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="811" st_id="47" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:894  %tmp_48_1 = add i32 %call_ret4, %tmp_47_1

]]></node>
<StgValue><ssdm name="tmp_48_1"/></StgValue>
</operation>

<operation id="812" st_id="47" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="899" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:895  %temp_2_1 = add i32 %W_addr_5_5_loc_assign_4, %tmp_48_1

]]></node>
<StgValue><ssdm name="temp_2_1"/></StgValue>
</operation>

<operation id="813" st_id="47" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="900" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:896  %call_ret46_1 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret1, i32 %B_ret1, i32 %C_ret1, i32 %D_ret1, i32 %temp_2_1)

]]></node>
<StgValue><ssdm name="call_ret46_1"/></StgValue>
</operation>

<operation id="814" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="901" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:897  %call_ret17_1 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_1, 0

]]></node>
<StgValue><ssdm name="call_ret17_1"/></StgValue>
</operation>

<operation id="815" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="902" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:898  %A_ret27_1 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_1, 1

]]></node>
<StgValue><ssdm name="A_ret27_1"/></StgValue>
</operation>

<operation id="816" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="903" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:899  %B_ret28_1 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_1, 2

]]></node>
<StgValue><ssdm name="B_ret28_1"/></StgValue>
</operation>

<operation id="817" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="904" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:900  %C_ret29_1 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_1, 3

]]></node>
<StgValue><ssdm name="C_ret29_1"/></StgValue>
</operation>

<operation id="818" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="905" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:901  %D_ret30_1 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_1, 4

]]></node>
<StgValue><ssdm name="D_ret30_1"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="819" st_id="48" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="906" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:902  %tmp_42_2 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret27_1)

]]></node>
<StgValue><ssdm name="tmp_42_2"/></StgValue>
</operation>

<operation id="820" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:903  %tmp_43_2 = xor i32 %C_ret29_1, %B_ret28_1

]]></node>
<StgValue><ssdm name="tmp_43_2"/></StgValue>
</operation>

<operation id="821" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="908" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:904  %tmp_44_2 = xor i32 %tmp_43_2, %D_ret30_1

]]></node>
<StgValue><ssdm name="tmp_44_2"/></StgValue>
</operation>

<operation id="822" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:905  %tmp_46_2 = add i32 %tmp_42_2, 1859775393

]]></node>
<StgValue><ssdm name="tmp_46_2"/></StgValue>
</operation>

<operation id="823" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="910" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:906  %tmp_47_2 = add i32 %tmp_44_2, %tmp_46_2

]]></node>
<StgValue><ssdm name="tmp_47_2"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="824" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:242  %tmp_28_s = xor i32 %W_addr_5_2_loc_assign_4, %W_addr_5_7_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_28_s"/></StgValue>
</operation>

<operation id="825" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:243  %tmp_29_s = xor i32 %tmp_28_s, %W_addr_12_loc_assign_3

]]></node>
<StgValue><ssdm name="tmp_29_s"/></StgValue>
</operation>

<operation id="826" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:244  %tmp_30_s = xor i32 %tmp_29_s, %W_addr_10_loc_assign_3

]]></node>
<StgValue><ssdm name="tmp_30_s"/></StgValue>
</operation>

<operation id="827" st_id="49" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="249" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:245  %W_addr_5_10_loc_assign_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_s)

]]></node>
<StgValue><ssdm name="W_addr_5_10_loc_assign_4"/></StgValue>
</operation>

<operation id="828" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="250" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:246  %W_addr_26 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 26

]]></node>
<StgValue><ssdm name="W_addr_26"/></StgValue>
</operation>

<operation id="829" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="251" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:247  store i32 %W_addr_5_10_loc_assign_4, i32* %W_addr_26, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="830" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:907  %tmp_48_2 = add i32 %call_ret17_1, %tmp_47_2

]]></node>
<StgValue><ssdm name="tmp_48_2"/></StgValue>
</operation>

<operation id="831" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:908  %temp_2_2 = add i32 %W_addr_5_6_loc_assign_4, %tmp_48_2

]]></node>
<StgValue><ssdm name="temp_2_2"/></StgValue>
</operation>

<operation id="832" st_id="49" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="913" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:909  %call_ret46_2 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret27_1, i32 %B_ret28_1, i32 %C_ret29_1, i32 %D_ret30_1, i32 %temp_2_2)

]]></node>
<StgValue><ssdm name="call_ret46_2"/></StgValue>
</operation>

<operation id="833" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="914" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:910  %call_ret17_2 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_2, 0

]]></node>
<StgValue><ssdm name="call_ret17_2"/></StgValue>
</operation>

<operation id="834" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="915" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:911  %A_ret27_2 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_2, 1

]]></node>
<StgValue><ssdm name="A_ret27_2"/></StgValue>
</operation>

<operation id="835" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="916" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:912  %B_ret28_2 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_2, 2

]]></node>
<StgValue><ssdm name="B_ret28_2"/></StgValue>
</operation>

<operation id="836" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="917" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:913  %C_ret29_2 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_2, 3

]]></node>
<StgValue><ssdm name="C_ret29_2"/></StgValue>
</operation>

<operation id="837" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="918" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:914  %D_ret30_2 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_2, 4

]]></node>
<StgValue><ssdm name="D_ret30_2"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="838" st_id="50" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="919" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:915  %tmp_42_3 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret27_2)

]]></node>
<StgValue><ssdm name="tmp_42_3"/></StgValue>
</operation>

<operation id="839" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="920" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:916  %tmp_43_3 = xor i32 %C_ret29_2, %B_ret28_2

]]></node>
<StgValue><ssdm name="tmp_43_3"/></StgValue>
</operation>

<operation id="840" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:917  %tmp_44_3 = xor i32 %tmp_43_3, %D_ret30_2

]]></node>
<StgValue><ssdm name="tmp_44_3"/></StgValue>
</operation>

<operation id="841" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="922" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:918  %tmp_46_3 = add i32 %tmp_42_3, 1859775393

]]></node>
<StgValue><ssdm name="tmp_46_3"/></StgValue>
</operation>

<operation id="842" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:919  %tmp_47_3 = add i32 %tmp_44_3, %tmp_46_3

]]></node>
<StgValue><ssdm name="tmp_47_3"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="843" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:248  %tmp_28_10 = xor i32 %W_addr_5_3_loc_assign_4, %W_addr_5_8_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_28_10"/></StgValue>
</operation>

<operation id="844" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:249  %tmp_29_10 = xor i32 %tmp_28_10, %W_addr_13_loc_assign_3

]]></node>
<StgValue><ssdm name="tmp_29_10"/></StgValue>
</operation>

<operation id="845" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:250  %tmp_30_10 = xor i32 %tmp_29_10, %W_addr_11_loc_assign_3

]]></node>
<StgValue><ssdm name="tmp_30_10"/></StgValue>
</operation>

<operation id="846" st_id="51" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="255" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:251  %W_addr_5_11_loc_assign_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_10)

]]></node>
<StgValue><ssdm name="W_addr_5_11_loc_assign_4"/></StgValue>
</operation>

<operation id="847" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="256" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:252  %W_addr_27 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 27

]]></node>
<StgValue><ssdm name="W_addr_27"/></StgValue>
</operation>

<operation id="848" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="257" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:253  store i32 %W_addr_5_11_loc_assign_4, i32* %W_addr_27, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="849" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:920  %tmp_48_3 = add i32 %call_ret17_2, %tmp_47_3

]]></node>
<StgValue><ssdm name="tmp_48_3"/></StgValue>
</operation>

<operation id="850" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="925" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:921  %temp_2_3 = add i32 %W_addr_5_7_loc_assign_4, %tmp_48_3

]]></node>
<StgValue><ssdm name="temp_2_3"/></StgValue>
</operation>

<operation id="851" st_id="51" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="926" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:922  %call_ret46_3 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret27_2, i32 %B_ret28_2, i32 %C_ret29_2, i32 %D_ret30_2, i32 %temp_2_3)

]]></node>
<StgValue><ssdm name="call_ret46_3"/></StgValue>
</operation>

<operation id="852" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="927" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:923  %call_ret17_3 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_3, 0

]]></node>
<StgValue><ssdm name="call_ret17_3"/></StgValue>
</operation>

<operation id="853" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="928" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:924  %A_ret27_3 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_3, 1

]]></node>
<StgValue><ssdm name="A_ret27_3"/></StgValue>
</operation>

<operation id="854" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="929" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:925  %B_ret28_3 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_3, 2

]]></node>
<StgValue><ssdm name="B_ret28_3"/></StgValue>
</operation>

<operation id="855" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="930" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:926  %C_ret29_3 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_3, 3

]]></node>
<StgValue><ssdm name="C_ret29_3"/></StgValue>
</operation>

<operation id="856" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="931" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:927  %D_ret30_3 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_3, 4

]]></node>
<StgValue><ssdm name="D_ret30_3"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="857" st_id="52" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="932" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:928  %tmp_42_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret27_3)

]]></node>
<StgValue><ssdm name="tmp_42_4"/></StgValue>
</operation>

<operation id="858" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:929  %tmp_43_4 = xor i32 %C_ret29_3, %B_ret28_3

]]></node>
<StgValue><ssdm name="tmp_43_4"/></StgValue>
</operation>

<operation id="859" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="934" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:930  %tmp_44_4 = xor i32 %tmp_43_4, %D_ret30_3

]]></node>
<StgValue><ssdm name="tmp_44_4"/></StgValue>
</operation>

<operation id="860" st_id="52" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="935" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:931  %tmp_46_4 = add i32 %tmp_42_4, 1859775393

]]></node>
<StgValue><ssdm name="tmp_46_4"/></StgValue>
</operation>

<operation id="861" st_id="52" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="936" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:932  %tmp_47_4 = add i32 %tmp_44_4, %tmp_46_4

]]></node>
<StgValue><ssdm name="tmp_47_4"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="862" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:254  %tmp_28_11 = xor i32 %W_addr_5_4_loc_assign_4, %W_addr_5_9_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_28_11"/></StgValue>
</operation>

<operation id="863" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:255  %tmp_29_11 = xor i32 %tmp_28_11, %W_addr_14_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_29_11"/></StgValue>
</operation>

<operation id="864" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:256  %tmp_30_11 = xor i32 %tmp_29_11, %W_addr_12_loc_assign_3

]]></node>
<StgValue><ssdm name="tmp_30_11"/></StgValue>
</operation>

<operation id="865" st_id="53" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="261" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:257  %W_addr_5_12_loc_assign_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_11)

]]></node>
<StgValue><ssdm name="W_addr_5_12_loc_assign_4"/></StgValue>
</operation>

<operation id="866" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="262" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:258  %W_addr_28 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 28

]]></node>
<StgValue><ssdm name="W_addr_28"/></StgValue>
</operation>

<operation id="867" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="263" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:259  store i32 %W_addr_5_12_loc_assign_4, i32* %W_addr_28, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="868" st_id="53" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:933  %tmp_48_4 = add i32 %call_ret17_3, %tmp_47_4

]]></node>
<StgValue><ssdm name="tmp_48_4"/></StgValue>
</operation>

<operation id="869" st_id="53" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="938" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:934  %temp_2_4 = add i32 %W_addr_5_8_loc_assign_4, %tmp_48_4

]]></node>
<StgValue><ssdm name="temp_2_4"/></StgValue>
</operation>

<operation id="870" st_id="53" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="939" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:935  %call_ret46_4 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret27_3, i32 %B_ret28_3, i32 %C_ret29_3, i32 %D_ret30_3, i32 %temp_2_4)

]]></node>
<StgValue><ssdm name="call_ret46_4"/></StgValue>
</operation>

<operation id="871" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="940" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:936  %call_ret17_4 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_4, 0

]]></node>
<StgValue><ssdm name="call_ret17_4"/></StgValue>
</operation>

<operation id="872" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="941" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:937  %A_ret27_4 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_4, 1

]]></node>
<StgValue><ssdm name="A_ret27_4"/></StgValue>
</operation>

<operation id="873" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="942" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:938  %B_ret28_4 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_4, 2

]]></node>
<StgValue><ssdm name="B_ret28_4"/></StgValue>
</operation>

<operation id="874" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="943" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:939  %C_ret29_4 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_4, 3

]]></node>
<StgValue><ssdm name="C_ret29_4"/></StgValue>
</operation>

<operation id="875" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="944" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:940  %D_ret30_4 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_4, 4

]]></node>
<StgValue><ssdm name="D_ret30_4"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="876" st_id="54" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="945" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:941  %tmp_42_5 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret27_4)

]]></node>
<StgValue><ssdm name="tmp_42_5"/></StgValue>
</operation>

<operation id="877" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="946" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:942  %tmp_43_5 = xor i32 %C_ret29_4, %B_ret28_4

]]></node>
<StgValue><ssdm name="tmp_43_5"/></StgValue>
</operation>

<operation id="878" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:943  %tmp_44_5 = xor i32 %tmp_43_5, %D_ret30_4

]]></node>
<StgValue><ssdm name="tmp_44_5"/></StgValue>
</operation>

<operation id="879" st_id="54" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:944  %tmp_46_5 = add i32 %tmp_42_5, 1859775393

]]></node>
<StgValue><ssdm name="tmp_46_5"/></StgValue>
</operation>

<operation id="880" st_id="54" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="949" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:945  %tmp_47_5 = add i32 %tmp_44_5, %tmp_46_5

]]></node>
<StgValue><ssdm name="tmp_47_5"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="881" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:260  %tmp_28_12 = xor i32 %W_addr_5_5_loc_assign_4, %W_addr_5_10_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_28_12"/></StgValue>
</operation>

<operation id="882" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:261  %tmp_29_12 = xor i32 %tmp_28_12, %W_addr_15_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_29_12"/></StgValue>
</operation>

<operation id="883" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:262  %tmp_30_12 = xor i32 %tmp_29_12, %W_addr_13_loc_assign_3

]]></node>
<StgValue><ssdm name="tmp_30_12"/></StgValue>
</operation>

<operation id="884" st_id="55" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="267" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:263  %W_addr_5_13_loc_assign_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_12)

]]></node>
<StgValue><ssdm name="W_addr_5_13_loc_assign_4"/></StgValue>
</operation>

<operation id="885" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="268" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:264  %W_addr_29 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 29

]]></node>
<StgValue><ssdm name="W_addr_29"/></StgValue>
</operation>

<operation id="886" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="269" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:265  store i32 %W_addr_5_13_loc_assign_4, i32* %W_addr_29, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="887" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:946  %tmp_48_5 = add i32 %call_ret17_4, %tmp_47_5

]]></node>
<StgValue><ssdm name="tmp_48_5"/></StgValue>
</operation>

<operation id="888" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="951" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:947  %temp_2_5 = add i32 %W_addr_5_9_loc_assign_4, %tmp_48_5

]]></node>
<StgValue><ssdm name="temp_2_5"/></StgValue>
</operation>

<operation id="889" st_id="55" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="952" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:948  %call_ret46_5 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret27_4, i32 %B_ret28_4, i32 %C_ret29_4, i32 %D_ret30_4, i32 %temp_2_5)

]]></node>
<StgValue><ssdm name="call_ret46_5"/></StgValue>
</operation>

<operation id="890" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="953" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:949  %call_ret17_5 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_5, 0

]]></node>
<StgValue><ssdm name="call_ret17_5"/></StgValue>
</operation>

<operation id="891" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="954" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:950  %A_ret27_5 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_5, 1

]]></node>
<StgValue><ssdm name="A_ret27_5"/></StgValue>
</operation>

<operation id="892" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="955" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:951  %B_ret28_5 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_5, 2

]]></node>
<StgValue><ssdm name="B_ret28_5"/></StgValue>
</operation>

<operation id="893" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="956" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:952  %C_ret29_5 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_5, 3

]]></node>
<StgValue><ssdm name="C_ret29_5"/></StgValue>
</operation>

<operation id="894" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="957" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:953  %D_ret30_5 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_5, 4

]]></node>
<StgValue><ssdm name="D_ret30_5"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="895" st_id="56" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="958" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:954  %tmp_42_6 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret27_5)

]]></node>
<StgValue><ssdm name="tmp_42_6"/></StgValue>
</operation>

<operation id="896" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="959" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:955  %tmp_43_6 = xor i32 %C_ret29_5, %B_ret28_5

]]></node>
<StgValue><ssdm name="tmp_43_6"/></StgValue>
</operation>

<operation id="897" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="960" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:956  %tmp_44_6 = xor i32 %tmp_43_6, %D_ret30_5

]]></node>
<StgValue><ssdm name="tmp_44_6"/></StgValue>
</operation>

<operation id="898" st_id="56" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="961" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:957  %tmp_46_6 = add i32 %tmp_42_6, 1859775393

]]></node>
<StgValue><ssdm name="tmp_46_6"/></StgValue>
</operation>

<operation id="899" st_id="56" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="962" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:958  %tmp_47_6 = add i32 %tmp_44_6, %tmp_46_6

]]></node>
<StgValue><ssdm name="tmp_47_6"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="900" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:266  %tmp_28_13 = xor i32 %W_addr_5_6_loc_assign_4, %W_addr_5_11_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_28_13"/></StgValue>
</operation>

<operation id="901" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:267  %tmp_29_13 = xor i32 %tmp_28_13, %W_addr_5_0_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_29_13"/></StgValue>
</operation>

<operation id="902" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:268  %tmp_30_13 = xor i32 %tmp_29_13, %W_addr_14_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_30_13"/></StgValue>
</operation>

<operation id="903" st_id="57" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="273" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:269  %W_addr_5_14_loc_assign_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_13)

]]></node>
<StgValue><ssdm name="W_addr_5_14_loc_assign_4"/></StgValue>
</operation>

<operation id="904" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="274" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:270  %W_addr_30 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 30

]]></node>
<StgValue><ssdm name="W_addr_30"/></StgValue>
</operation>

<operation id="905" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="275" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:271  store i32 %W_addr_5_14_loc_assign_4, i32* %W_addr_30, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="906" st_id="57" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:959  %tmp_48_6 = add i32 %call_ret17_5, %tmp_47_6

]]></node>
<StgValue><ssdm name="tmp_48_6"/></StgValue>
</operation>

<operation id="907" st_id="57" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="964" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:960  %temp_2_6 = add i32 %W_addr_5_10_loc_assign_4, %tmp_48_6

]]></node>
<StgValue><ssdm name="temp_2_6"/></StgValue>
</operation>

<operation id="908" st_id="57" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="965" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:961  %call_ret46_6 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret27_5, i32 %B_ret28_5, i32 %C_ret29_5, i32 %D_ret30_5, i32 %temp_2_6)

]]></node>
<StgValue><ssdm name="call_ret46_6"/></StgValue>
</operation>

<operation id="909" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="966" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:962  %call_ret17_6 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_6, 0

]]></node>
<StgValue><ssdm name="call_ret17_6"/></StgValue>
</operation>

<operation id="910" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="967" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:963  %A_ret27_6 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_6, 1

]]></node>
<StgValue><ssdm name="A_ret27_6"/></StgValue>
</operation>

<operation id="911" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="968" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:964  %B_ret28_6 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_6, 2

]]></node>
<StgValue><ssdm name="B_ret28_6"/></StgValue>
</operation>

<operation id="912" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="969" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:965  %C_ret29_6 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_6, 3

]]></node>
<StgValue><ssdm name="C_ret29_6"/></StgValue>
</operation>

<operation id="913" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="970" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:966  %D_ret30_6 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_6, 4

]]></node>
<StgValue><ssdm name="D_ret30_6"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="914" st_id="58" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="971" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:967  %tmp_42_7 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret27_6)

]]></node>
<StgValue><ssdm name="tmp_42_7"/></StgValue>
</operation>

<operation id="915" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="972" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:968  %tmp_43_7 = xor i32 %C_ret29_6, %B_ret28_6

]]></node>
<StgValue><ssdm name="tmp_43_7"/></StgValue>
</operation>

<operation id="916" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="973" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:969  %tmp_44_7 = xor i32 %tmp_43_7, %D_ret30_6

]]></node>
<StgValue><ssdm name="tmp_44_7"/></StgValue>
</operation>

<operation id="917" st_id="58" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="974" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:970  %tmp_46_7 = add i32 %tmp_42_7, 1859775393

]]></node>
<StgValue><ssdm name="tmp_46_7"/></StgValue>
</operation>

<operation id="918" st_id="58" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="975" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:971  %tmp_47_7 = add i32 %tmp_44_7, %tmp_46_7

]]></node>
<StgValue><ssdm name="tmp_47_7"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="919" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:272  %tmp_28_14 = xor i32 %W_addr_5_7_loc_assign_4, %W_addr_5_12_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_28_14"/></StgValue>
</operation>

<operation id="920" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:273  %tmp_29_14 = xor i32 %tmp_28_14, %W_addr_5_1_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_29_14"/></StgValue>
</operation>

<operation id="921" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:274  %tmp_30_14 = xor i32 %tmp_29_14, %W_addr_15_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_30_14"/></StgValue>
</operation>

<operation id="922" st_id="59" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="279" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:275  %W_addr_5_15_loc_assign_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_14)

]]></node>
<StgValue><ssdm name="W_addr_5_15_loc_assign_4"/></StgValue>
</operation>

<operation id="923" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="280" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:276  %W_addr_31 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 31

]]></node>
<StgValue><ssdm name="W_addr_31"/></StgValue>
</operation>

<operation id="924" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="281" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:277  store i32 %W_addr_5_15_loc_assign_4, i32* %W_addr_31, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="925" st_id="59" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="976" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:972  %tmp_48_7 = add i32 %call_ret17_6, %tmp_47_7

]]></node>
<StgValue><ssdm name="tmp_48_7"/></StgValue>
</operation>

<operation id="926" st_id="59" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="977" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:973  %temp_2_7 = add i32 %W_addr_5_11_loc_assign_4, %tmp_48_7

]]></node>
<StgValue><ssdm name="temp_2_7"/></StgValue>
</operation>

<operation id="927" st_id="59" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="978" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:974  %call_ret46_7 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret27_6, i32 %B_ret28_6, i32 %C_ret29_6, i32 %D_ret30_6, i32 %temp_2_7)

]]></node>
<StgValue><ssdm name="call_ret46_7"/></StgValue>
</operation>

<operation id="928" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="979" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:975  %call_ret17_7 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_7, 0

]]></node>
<StgValue><ssdm name="call_ret17_7"/></StgValue>
</operation>

<operation id="929" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="980" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:976  %A_ret27_7 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_7, 1

]]></node>
<StgValue><ssdm name="A_ret27_7"/></StgValue>
</operation>

<operation id="930" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="981" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:977  %B_ret28_7 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_7, 2

]]></node>
<StgValue><ssdm name="B_ret28_7"/></StgValue>
</operation>

<operation id="931" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="982" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:978  %C_ret29_7 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_7, 3

]]></node>
<StgValue><ssdm name="C_ret29_7"/></StgValue>
</operation>

<operation id="932" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="983" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:979  %D_ret30_7 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_7, 4

]]></node>
<StgValue><ssdm name="D_ret30_7"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="933" st_id="60" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="984" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:980  %tmp_42_8 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret27_7)

]]></node>
<StgValue><ssdm name="tmp_42_8"/></StgValue>
</operation>

<operation id="934" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="985" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:981  %tmp_43_8 = xor i32 %C_ret29_7, %B_ret28_7

]]></node>
<StgValue><ssdm name="tmp_43_8"/></StgValue>
</operation>

<operation id="935" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="986" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:982  %tmp_44_8 = xor i32 %tmp_43_8, %D_ret30_7

]]></node>
<StgValue><ssdm name="tmp_44_8"/></StgValue>
</operation>

<operation id="936" st_id="60" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="987" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:983  %tmp_46_8 = add i32 %tmp_42_8, 1859775393

]]></node>
<StgValue><ssdm name="tmp_46_8"/></StgValue>
</operation>

<operation id="937" st_id="60" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="988" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:984  %tmp_47_8 = add i32 %tmp_44_8, %tmp_46_8

]]></node>
<StgValue><ssdm name="tmp_47_8"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="938" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:278  %tmp_28_15 = xor i32 %W_addr_5_8_loc_assign_4, %W_addr_5_13_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_28_15"/></StgValue>
</operation>

<operation id="939" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:279  %tmp_29_15 = xor i32 %tmp_28_15, %W_addr_5_2_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_29_15"/></StgValue>
</operation>

<operation id="940" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:280  %tmp_30_15 = xor i32 %tmp_29_15, %W_addr_5_0_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_30_15"/></StgValue>
</operation>

<operation id="941" st_id="61" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="285" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:281  %W_addr_5_16_loc_assign_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_15)

]]></node>
<StgValue><ssdm name="W_addr_5_16_loc_assign_4"/></StgValue>
</operation>

<operation id="942" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="286" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:282  %W_addr_32 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 32

]]></node>
<StgValue><ssdm name="W_addr_32"/></StgValue>
</operation>

<operation id="943" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="287" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:283  store i32 %W_addr_5_16_loc_assign_4, i32* %W_addr_32, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="944" st_id="61" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="989" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:985  %tmp_48_8 = add i32 %call_ret17_7, %tmp_47_8

]]></node>
<StgValue><ssdm name="tmp_48_8"/></StgValue>
</operation>

<operation id="945" st_id="61" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="990" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:986  %temp_2_8 = add i32 %W_addr_5_12_loc_assign_4, %tmp_48_8

]]></node>
<StgValue><ssdm name="temp_2_8"/></StgValue>
</operation>

<operation id="946" st_id="61" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="991" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:987  %call_ret46_8 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret27_7, i32 %B_ret28_7, i32 %C_ret29_7, i32 %D_ret30_7, i32 %temp_2_8)

]]></node>
<StgValue><ssdm name="call_ret46_8"/></StgValue>
</operation>

<operation id="947" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="992" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:988  %call_ret17_8 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_8, 0

]]></node>
<StgValue><ssdm name="call_ret17_8"/></StgValue>
</operation>

<operation id="948" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="993" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:989  %A_ret27_8 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_8, 1

]]></node>
<StgValue><ssdm name="A_ret27_8"/></StgValue>
</operation>

<operation id="949" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="994" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:990  %B_ret28_8 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_8, 2

]]></node>
<StgValue><ssdm name="B_ret28_8"/></StgValue>
</operation>

<operation id="950" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="995" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:991  %C_ret29_8 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_8, 3

]]></node>
<StgValue><ssdm name="C_ret29_8"/></StgValue>
</operation>

<operation id="951" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="996" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:992  %D_ret30_8 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_8, 4

]]></node>
<StgValue><ssdm name="D_ret30_8"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="952" st_id="62" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="997" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:993  %tmp_42_9 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret27_8)

]]></node>
<StgValue><ssdm name="tmp_42_9"/></StgValue>
</operation>

<operation id="953" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="998" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:994  %tmp_43_9 = xor i32 %C_ret29_8, %B_ret28_8

]]></node>
<StgValue><ssdm name="tmp_43_9"/></StgValue>
</operation>

<operation id="954" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="999" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:995  %tmp_44_9 = xor i32 %tmp_43_9, %D_ret30_8

]]></node>
<StgValue><ssdm name="tmp_44_9"/></StgValue>
</operation>

<operation id="955" st_id="62" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1000" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:996  %tmp_46_9 = add i32 %tmp_42_9, 1859775393

]]></node>
<StgValue><ssdm name="tmp_46_9"/></StgValue>
</operation>

<operation id="956" st_id="62" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1001" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:997  %tmp_47_9 = add i32 %tmp_44_9, %tmp_46_9

]]></node>
<StgValue><ssdm name="tmp_47_9"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="957" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:284  %tmp_28_16 = xor i32 %W_addr_5_9_loc_assign_4, %W_addr_5_14_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_28_16"/></StgValue>
</operation>

<operation id="958" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:285  %tmp_29_16 = xor i32 %tmp_28_16, %W_addr_5_3_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_29_16"/></StgValue>
</operation>

<operation id="959" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:286  %tmp_30_16 = xor i32 %tmp_29_16, %W_addr_5_1_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_30_16"/></StgValue>
</operation>

<operation id="960" st_id="63" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="291" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:287  %W_addr_5_17_loc_assign_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_16)

]]></node>
<StgValue><ssdm name="W_addr_5_17_loc_assign_4"/></StgValue>
</operation>

<operation id="961" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="292" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:288  %W_addr_33 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 33

]]></node>
<StgValue><ssdm name="W_addr_33"/></StgValue>
</operation>

<operation id="962" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="293" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:289  store i32 %W_addr_5_17_loc_assign_4, i32* %W_addr_33, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="963" st_id="63" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1002" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:998  %tmp_48_9 = add i32 %call_ret17_8, %tmp_47_9

]]></node>
<StgValue><ssdm name="tmp_48_9"/></StgValue>
</operation>

<operation id="964" st_id="63" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1003" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:999  %temp_2_9 = add i32 %W_addr_5_13_loc_assign_4, %tmp_48_9

]]></node>
<StgValue><ssdm name="temp_2_9"/></StgValue>
</operation>

<operation id="965" st_id="63" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1004" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:1000  %call_ret46_9 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret27_8, i32 %B_ret28_8, i32 %C_ret29_8, i32 %D_ret30_8, i32 %temp_2_9)

]]></node>
<StgValue><ssdm name="call_ret46_9"/></StgValue>
</operation>

<operation id="966" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1005" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1001  %call_ret17_9 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_9, 0

]]></node>
<StgValue><ssdm name="call_ret17_9"/></StgValue>
</operation>

<operation id="967" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1006" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1002  %A_ret27_9 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_9, 1

]]></node>
<StgValue><ssdm name="A_ret27_9"/></StgValue>
</operation>

<operation id="968" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1007" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1003  %B_ret28_9 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_9, 2

]]></node>
<StgValue><ssdm name="B_ret28_9"/></StgValue>
</operation>

<operation id="969" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1008" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1004  %C_ret29_9 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_9, 3

]]></node>
<StgValue><ssdm name="C_ret29_9"/></StgValue>
</operation>

<operation id="970" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1009" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1005  %D_ret30_9 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_9, 4

]]></node>
<StgValue><ssdm name="D_ret30_9"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="971" st_id="64" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1010" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1006  %tmp_42_s = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret27_9)

]]></node>
<StgValue><ssdm name="tmp_42_s"/></StgValue>
</operation>

<operation id="972" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1011" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1007  %tmp_43_s = xor i32 %C_ret29_9, %B_ret28_9

]]></node>
<StgValue><ssdm name="tmp_43_s"/></StgValue>
</operation>

<operation id="973" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1012" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1008  %tmp_44_s = xor i32 %tmp_43_s, %D_ret30_9

]]></node>
<StgValue><ssdm name="tmp_44_s"/></StgValue>
</operation>

<operation id="974" st_id="64" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1013" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1009  %tmp_46_s = add i32 %tmp_42_s, 1859775393

]]></node>
<StgValue><ssdm name="tmp_46_s"/></StgValue>
</operation>

<operation id="975" st_id="64" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1010  %tmp_47_s = add i32 %tmp_44_s, %tmp_46_s

]]></node>
<StgValue><ssdm name="tmp_47_s"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="976" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:290  %tmp_28_17 = xor i32 %W_addr_5_10_loc_assign_4, %W_addr_5_15_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_28_17"/></StgValue>
</operation>

<operation id="977" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:291  %tmp_29_17 = xor i32 %tmp_28_17, %W_addr_5_4_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_29_17"/></StgValue>
</operation>

<operation id="978" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:292  %tmp_30_17 = xor i32 %tmp_29_17, %W_addr_5_2_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_30_17"/></StgValue>
</operation>

<operation id="979" st_id="65" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="297" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:293  %W_addr_5_18_loc_assign_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_17)

]]></node>
<StgValue><ssdm name="W_addr_5_18_loc_assign_4"/></StgValue>
</operation>

<operation id="980" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="298" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:294  %W_addr_34 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 34

]]></node>
<StgValue><ssdm name="W_addr_34"/></StgValue>
</operation>

<operation id="981" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="299" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:295  store i32 %W_addr_5_18_loc_assign_4, i32* %W_addr_34, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="982" st_id="65" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1015" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1011  %tmp_48_s = add i32 %call_ret17_9, %tmp_47_s

]]></node>
<StgValue><ssdm name="tmp_48_s"/></StgValue>
</operation>

<operation id="983" st_id="65" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1016" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1012  %temp_2_s = add i32 %W_addr_5_14_loc_assign_4, %tmp_48_s

]]></node>
<StgValue><ssdm name="temp_2_s"/></StgValue>
</operation>

<operation id="984" st_id="65" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1017" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:1013  %call_ret46_s = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret27_9, i32 %B_ret28_9, i32 %C_ret29_9, i32 %D_ret30_9, i32 %temp_2_s)

]]></node>
<StgValue><ssdm name="call_ret46_s"/></StgValue>
</operation>

<operation id="985" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1018" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1014  %call_ret17_s = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_s, 0

]]></node>
<StgValue><ssdm name="call_ret17_s"/></StgValue>
</operation>

<operation id="986" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1019" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1015  %A_ret27_s = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_s, 1

]]></node>
<StgValue><ssdm name="A_ret27_s"/></StgValue>
</operation>

<operation id="987" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1020" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1016  %B_ret28_s = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_s, 2

]]></node>
<StgValue><ssdm name="B_ret28_s"/></StgValue>
</operation>

<operation id="988" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1021" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1017  %C_ret29_s = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_s, 3

]]></node>
<StgValue><ssdm name="C_ret29_s"/></StgValue>
</operation>

<operation id="989" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1022" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1018  %D_ret30_s = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_s, 4

]]></node>
<StgValue><ssdm name="D_ret30_s"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="990" st_id="66" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1023" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1019  %tmp_42_10 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret27_s)

]]></node>
<StgValue><ssdm name="tmp_42_10"/></StgValue>
</operation>

<operation id="991" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1024" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1020  %tmp_43_10 = xor i32 %C_ret29_s, %B_ret28_s

]]></node>
<StgValue><ssdm name="tmp_43_10"/></StgValue>
</operation>

<operation id="992" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1025" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1021  %tmp_44_10 = xor i32 %tmp_43_10, %D_ret30_s

]]></node>
<StgValue><ssdm name="tmp_44_10"/></StgValue>
</operation>

<operation id="993" st_id="66" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1026" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1022  %tmp_46_10 = add i32 %tmp_42_10, 1859775393

]]></node>
<StgValue><ssdm name="tmp_46_10"/></StgValue>
</operation>

<operation id="994" st_id="66" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1027" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1023  %tmp_47_10 = add i32 %tmp_44_10, %tmp_46_10

]]></node>
<StgValue><ssdm name="tmp_47_10"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="995" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:296  %tmp_28_18 = xor i32 %W_addr_5_11_loc_assign_4, %W_addr_5_16_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_28_18"/></StgValue>
</operation>

<operation id="996" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:297  %tmp_29_18 = xor i32 %tmp_28_18, %W_addr_5_5_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_29_18"/></StgValue>
</operation>

<operation id="997" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:298  %tmp_30_18 = xor i32 %tmp_29_18, %W_addr_5_3_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_30_18"/></StgValue>
</operation>

<operation id="998" st_id="67" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="303" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:299  %W_addr_5_19_loc_assign_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_18)

]]></node>
<StgValue><ssdm name="W_addr_5_19_loc_assign_4"/></StgValue>
</operation>

<operation id="999" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="304" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:300  %W_addr_35 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 35

]]></node>
<StgValue><ssdm name="W_addr_35"/></StgValue>
</operation>

<operation id="1000" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="305" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:301  store i32 %W_addr_5_19_loc_assign_4, i32* %W_addr_35, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1001" st_id="67" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1028" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1024  %tmp_48_10 = add i32 %call_ret17_s, %tmp_47_10

]]></node>
<StgValue><ssdm name="tmp_48_10"/></StgValue>
</operation>

<operation id="1002" st_id="67" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1025  %temp_2_10 = add i32 %W_addr_5_15_loc_assign_4, %tmp_48_10

]]></node>
<StgValue><ssdm name="temp_2_10"/></StgValue>
</operation>

<operation id="1003" st_id="67" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1030" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:1026  %call_ret46_10 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret27_s, i32 %B_ret28_s, i32 %C_ret29_s, i32 %D_ret30_s, i32 %temp_2_10)

]]></node>
<StgValue><ssdm name="call_ret46_10"/></StgValue>
</operation>

<operation id="1004" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1031" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1027  %call_ret17_10 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_10, 0

]]></node>
<StgValue><ssdm name="call_ret17_10"/></StgValue>
</operation>

<operation id="1005" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1032" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1028  %A_ret27_10 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_10, 1

]]></node>
<StgValue><ssdm name="A_ret27_10"/></StgValue>
</operation>

<operation id="1006" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1033" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1029  %B_ret28_10 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_10, 2

]]></node>
<StgValue><ssdm name="B_ret28_10"/></StgValue>
</operation>

<operation id="1007" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1034" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1030  %C_ret29_10 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_10, 3

]]></node>
<StgValue><ssdm name="C_ret29_10"/></StgValue>
</operation>

<operation id="1008" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1035" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1031  %D_ret30_10 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_10, 4

]]></node>
<StgValue><ssdm name="D_ret30_10"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1009" st_id="68" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1036" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1032  %tmp_42_11 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret27_10)

]]></node>
<StgValue><ssdm name="tmp_42_11"/></StgValue>
</operation>

<operation id="1010" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1037" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1033  %tmp_43_11 = xor i32 %C_ret29_10, %B_ret28_10

]]></node>
<StgValue><ssdm name="tmp_43_11"/></StgValue>
</operation>

<operation id="1011" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1038" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1034  %tmp_44_11 = xor i32 %tmp_43_11, %D_ret30_10

]]></node>
<StgValue><ssdm name="tmp_44_11"/></StgValue>
</operation>

<operation id="1012" st_id="68" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1039" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1035  %tmp_46_11 = add i32 %tmp_42_11, 1859775393

]]></node>
<StgValue><ssdm name="tmp_46_11"/></StgValue>
</operation>

<operation id="1013" st_id="68" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1040" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1036  %tmp_47_11 = add i32 %tmp_44_11, %tmp_46_11

]]></node>
<StgValue><ssdm name="tmp_47_11"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1014" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:302  %tmp_28_19 = xor i32 %W_addr_5_12_loc_assign_4, %W_addr_5_17_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_28_19"/></StgValue>
</operation>

<operation id="1015" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:303  %tmp_29_19 = xor i32 %tmp_28_19, %W_addr_5_6_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_29_19"/></StgValue>
</operation>

<operation id="1016" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:304  %tmp_30_19 = xor i32 %tmp_29_19, %W_addr_5_4_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_30_19"/></StgValue>
</operation>

<operation id="1017" st_id="69" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="309" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:305  %W_addr_5_20_loc_assign_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_19)

]]></node>
<StgValue><ssdm name="W_addr_5_20_loc_assign_4"/></StgValue>
</operation>

<operation id="1018" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="310" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:306  %W_addr_36 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 36

]]></node>
<StgValue><ssdm name="W_addr_36"/></StgValue>
</operation>

<operation id="1019" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="311" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:307  store i32 %W_addr_5_20_loc_assign_4, i32* %W_addr_36, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1020" st_id="69" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1037  %tmp_48_11 = add i32 %call_ret17_10, %tmp_47_11

]]></node>
<StgValue><ssdm name="tmp_48_11"/></StgValue>
</operation>

<operation id="1021" st_id="69" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1042" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1038  %temp_2_11 = add i32 %W_addr_5_16_loc_assign_4, %tmp_48_11

]]></node>
<StgValue><ssdm name="temp_2_11"/></StgValue>
</operation>

<operation id="1022" st_id="69" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1043" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:1039  %call_ret46_11 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret27_10, i32 %B_ret28_10, i32 %C_ret29_10, i32 %D_ret30_10, i32 %temp_2_11)

]]></node>
<StgValue><ssdm name="call_ret46_11"/></StgValue>
</operation>

<operation id="1023" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1044" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1040  %call_ret17_11 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_11, 0

]]></node>
<StgValue><ssdm name="call_ret17_11"/></StgValue>
</operation>

<operation id="1024" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1045" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1041  %A_ret27_11 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_11, 1

]]></node>
<StgValue><ssdm name="A_ret27_11"/></StgValue>
</operation>

<operation id="1025" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1046" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1042  %B_ret28_11 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_11, 2

]]></node>
<StgValue><ssdm name="B_ret28_11"/></StgValue>
</operation>

<operation id="1026" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1047" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1043  %C_ret29_11 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_11, 3

]]></node>
<StgValue><ssdm name="C_ret29_11"/></StgValue>
</operation>

<operation id="1027" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1048" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1044  %D_ret30_11 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_11, 4

]]></node>
<StgValue><ssdm name="D_ret30_11"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1028" st_id="70" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1049" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1045  %tmp_42_12 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret27_11)

]]></node>
<StgValue><ssdm name="tmp_42_12"/></StgValue>
</operation>

<operation id="1029" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1050" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1046  %tmp_43_12 = xor i32 %C_ret29_11, %B_ret28_11

]]></node>
<StgValue><ssdm name="tmp_43_12"/></StgValue>
</operation>

<operation id="1030" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1051" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1047  %tmp_44_12 = xor i32 %tmp_43_12, %D_ret30_11

]]></node>
<StgValue><ssdm name="tmp_44_12"/></StgValue>
</operation>

<operation id="1031" st_id="70" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1052" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1048  %tmp_46_12 = add i32 %tmp_42_12, 1859775393

]]></node>
<StgValue><ssdm name="tmp_46_12"/></StgValue>
</operation>

<operation id="1032" st_id="70" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1049  %tmp_47_12 = add i32 %tmp_44_12, %tmp_46_12

]]></node>
<StgValue><ssdm name="tmp_47_12"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1033" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:308  %tmp_28_20 = xor i32 %W_addr_5_13_loc_assign_4, %W_addr_5_18_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_28_20"/></StgValue>
</operation>

<operation id="1034" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:309  %tmp_29_20 = xor i32 %tmp_28_20, %W_addr_5_7_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_29_20"/></StgValue>
</operation>

<operation id="1035" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:310  %tmp_30_20 = xor i32 %tmp_29_20, %W_addr_5_5_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_30_20"/></StgValue>
</operation>

<operation id="1036" st_id="71" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="315" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:311  %W_addr_5_21_loc_assign_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_20)

]]></node>
<StgValue><ssdm name="W_addr_5_21_loc_assign_4"/></StgValue>
</operation>

<operation id="1037" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="316" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:312  %W_addr_37 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 37

]]></node>
<StgValue><ssdm name="W_addr_37"/></StgValue>
</operation>

<operation id="1038" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="317" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:313  store i32 %W_addr_5_21_loc_assign_4, i32* %W_addr_37, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1039" st_id="71" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1054" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1050  %tmp_48_12 = add i32 %call_ret17_11, %tmp_47_12

]]></node>
<StgValue><ssdm name="tmp_48_12"/></StgValue>
</operation>

<operation id="1040" st_id="71" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1055" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1051  %temp_2_12 = add i32 %W_addr_5_17_loc_assign_4, %tmp_48_12

]]></node>
<StgValue><ssdm name="temp_2_12"/></StgValue>
</operation>

<operation id="1041" st_id="71" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1056" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:1052  %call_ret46_12 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret27_11, i32 %B_ret28_11, i32 %C_ret29_11, i32 %D_ret30_11, i32 %temp_2_12)

]]></node>
<StgValue><ssdm name="call_ret46_12"/></StgValue>
</operation>

<operation id="1042" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1057" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1053  %call_ret17_12 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_12, 0

]]></node>
<StgValue><ssdm name="call_ret17_12"/></StgValue>
</operation>

<operation id="1043" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1058" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1054  %A_ret27_12 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_12, 1

]]></node>
<StgValue><ssdm name="A_ret27_12"/></StgValue>
</operation>

<operation id="1044" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1059" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1055  %B_ret28_12 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_12, 2

]]></node>
<StgValue><ssdm name="B_ret28_12"/></StgValue>
</operation>

<operation id="1045" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1060" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1056  %C_ret29_12 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_12, 3

]]></node>
<StgValue><ssdm name="C_ret29_12"/></StgValue>
</operation>

<operation id="1046" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1061" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1057  %D_ret30_12 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_12, 4

]]></node>
<StgValue><ssdm name="D_ret30_12"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1047" st_id="72" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1062" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1058  %tmp_42_13 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret27_12)

]]></node>
<StgValue><ssdm name="tmp_42_13"/></StgValue>
</operation>

<operation id="1048" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1063" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1059  %tmp_43_13 = xor i32 %C_ret29_12, %B_ret28_12

]]></node>
<StgValue><ssdm name="tmp_43_13"/></StgValue>
</operation>

<operation id="1049" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1064" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1060  %tmp_44_13 = xor i32 %tmp_43_13, %D_ret30_12

]]></node>
<StgValue><ssdm name="tmp_44_13"/></StgValue>
</operation>

<operation id="1050" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1061  %tmp_46_13 = add i32 %tmp_42_13, 1859775393

]]></node>
<StgValue><ssdm name="tmp_46_13"/></StgValue>
</operation>

<operation id="1051" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1066" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1062  %tmp_47_13 = add i32 %tmp_44_13, %tmp_46_13

]]></node>
<StgValue><ssdm name="tmp_47_13"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1052" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:314  %tmp_28_21 = xor i32 %W_addr_5_14_loc_assign_4, %W_addr_5_19_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_28_21"/></StgValue>
</operation>

<operation id="1053" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:315  %tmp_29_21 = xor i32 %tmp_28_21, %W_addr_5_8_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_29_21"/></StgValue>
</operation>

<operation id="1054" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:316  %tmp_30_21 = xor i32 %tmp_29_21, %W_addr_5_6_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_30_21"/></StgValue>
</operation>

<operation id="1055" st_id="73" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="321" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:317  %W_addr_5_22_loc_assign_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_21)

]]></node>
<StgValue><ssdm name="W_addr_5_22_loc_assign_4"/></StgValue>
</operation>

<operation id="1056" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="322" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:318  %W_addr_38 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 38

]]></node>
<StgValue><ssdm name="W_addr_38"/></StgValue>
</operation>

<operation id="1057" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="323" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:319  store i32 %W_addr_5_22_loc_assign_4, i32* %W_addr_38, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1058" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1067" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1063  %tmp_48_13 = add i32 %call_ret17_12, %tmp_47_13

]]></node>
<StgValue><ssdm name="tmp_48_13"/></StgValue>
</operation>

<operation id="1059" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1068" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1064  %temp_2_13 = add i32 %W_addr_5_18_loc_assign_4, %tmp_48_13

]]></node>
<StgValue><ssdm name="temp_2_13"/></StgValue>
</operation>

<operation id="1060" st_id="73" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1069" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:1065  %call_ret46_13 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret27_12, i32 %B_ret28_12, i32 %C_ret29_12, i32 %D_ret30_12, i32 %temp_2_13)

]]></node>
<StgValue><ssdm name="call_ret46_13"/></StgValue>
</operation>

<operation id="1061" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1070" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1066  %call_ret17_13 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_13, 0

]]></node>
<StgValue><ssdm name="call_ret17_13"/></StgValue>
</operation>

<operation id="1062" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1071" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1067  %A_ret27_13 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_13, 1

]]></node>
<StgValue><ssdm name="A_ret27_13"/></StgValue>
</operation>

<operation id="1063" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1072" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1068  %B_ret28_13 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_13, 2

]]></node>
<StgValue><ssdm name="B_ret28_13"/></StgValue>
</operation>

<operation id="1064" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1073" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1069  %C_ret29_13 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_13, 3

]]></node>
<StgValue><ssdm name="C_ret29_13"/></StgValue>
</operation>

<operation id="1065" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1074" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1070  %D_ret30_13 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_13, 4

]]></node>
<StgValue><ssdm name="D_ret30_13"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1066" st_id="74" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1075" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1071  %tmp_42_14 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret27_13)

]]></node>
<StgValue><ssdm name="tmp_42_14"/></StgValue>
</operation>

<operation id="1067" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1076" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1072  %tmp_43_14 = xor i32 %C_ret29_13, %B_ret28_13

]]></node>
<StgValue><ssdm name="tmp_43_14"/></StgValue>
</operation>

<operation id="1068" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1077" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1073  %tmp_44_14 = xor i32 %tmp_43_14, %D_ret30_13

]]></node>
<StgValue><ssdm name="tmp_44_14"/></StgValue>
</operation>

<operation id="1069" st_id="74" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1078" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1074  %tmp_46_14 = add i32 %tmp_42_14, 1859775393

]]></node>
<StgValue><ssdm name="tmp_46_14"/></StgValue>
</operation>

<operation id="1070" st_id="74" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1079" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1075  %tmp_47_14 = add i32 %tmp_44_14, %tmp_46_14

]]></node>
<StgValue><ssdm name="tmp_47_14"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1071" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:320  %tmp_28_22 = xor i32 %W_addr_5_15_loc_assign_4, %W_addr_5_20_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_28_22"/></StgValue>
</operation>

<operation id="1072" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:321  %tmp_29_22 = xor i32 %tmp_28_22, %W_addr_5_9_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_29_22"/></StgValue>
</operation>

<operation id="1073" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:322  %tmp_30_22 = xor i32 %tmp_29_22, %W_addr_5_7_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_30_22"/></StgValue>
</operation>

<operation id="1074" st_id="75" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="327" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:323  %W_addr_5_23_loc_assign_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_22)

]]></node>
<StgValue><ssdm name="W_addr_5_23_loc_assign_4"/></StgValue>
</operation>

<operation id="1075" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="328" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:324  %W_addr_39 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 39

]]></node>
<StgValue><ssdm name="W_addr_39"/></StgValue>
</operation>

<operation id="1076" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="329" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:325  store i32 %W_addr_5_23_loc_assign_4, i32* %W_addr_39, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1077" st_id="75" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1080" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1076  %tmp_48_14 = add i32 %call_ret17_13, %tmp_47_14

]]></node>
<StgValue><ssdm name="tmp_48_14"/></StgValue>
</operation>

<operation id="1078" st_id="75" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1081" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1077  %temp_2_14 = add i32 %W_addr_5_19_loc_assign_4, %tmp_48_14

]]></node>
<StgValue><ssdm name="temp_2_14"/></StgValue>
</operation>

<operation id="1079" st_id="75" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1082" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:1078  %call_ret46_14 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret27_13, i32 %B_ret28_13, i32 %C_ret29_13, i32 %D_ret30_13, i32 %temp_2_14)

]]></node>
<StgValue><ssdm name="call_ret46_14"/></StgValue>
</operation>

<operation id="1080" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1083" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1079  %call_ret17_14 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_14, 0

]]></node>
<StgValue><ssdm name="call_ret17_14"/></StgValue>
</operation>

<operation id="1081" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1084" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1080  %A_ret27_14 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_14, 1

]]></node>
<StgValue><ssdm name="A_ret27_14"/></StgValue>
</operation>

<operation id="1082" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1085" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1081  %B_ret28_14 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_14, 2

]]></node>
<StgValue><ssdm name="B_ret28_14"/></StgValue>
</operation>

<operation id="1083" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1086" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1082  %C_ret29_14 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_14, 3

]]></node>
<StgValue><ssdm name="C_ret29_14"/></StgValue>
</operation>

<operation id="1084" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1087" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1083  %D_ret30_14 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_14, 4

]]></node>
<StgValue><ssdm name="D_ret30_14"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1085" st_id="76" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1088" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1084  %tmp_42_15 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret27_14)

]]></node>
<StgValue><ssdm name="tmp_42_15"/></StgValue>
</operation>

<operation id="1086" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1085  %tmp_43_15 = xor i32 %C_ret29_14, %B_ret28_14

]]></node>
<StgValue><ssdm name="tmp_43_15"/></StgValue>
</operation>

<operation id="1087" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1090" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1086  %tmp_44_15 = xor i32 %tmp_43_15, %D_ret30_14

]]></node>
<StgValue><ssdm name="tmp_44_15"/></StgValue>
</operation>

<operation id="1088" st_id="76" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1091" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1087  %tmp_46_15 = add i32 %tmp_42_15, 1859775393

]]></node>
<StgValue><ssdm name="tmp_46_15"/></StgValue>
</operation>

<operation id="1089" st_id="76" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1092" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1088  %tmp_47_15 = add i32 %tmp_44_15, %tmp_46_15

]]></node>
<StgValue><ssdm name="tmp_47_15"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1090" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:326  %tmp_28_23 = xor i32 %W_addr_5_16_loc_assign_4, %W_addr_5_21_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_28_23"/></StgValue>
</operation>

<operation id="1091" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:327  %tmp_29_23 = xor i32 %tmp_28_23, %W_addr_5_10_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_29_23"/></StgValue>
</operation>

<operation id="1092" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:328  %tmp_30_23 = xor i32 %tmp_29_23, %W_addr_5_8_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_30_23"/></StgValue>
</operation>

<operation id="1093" st_id="77" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="333" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:329  %W_addr_5_24_loc_assign_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_23)

]]></node>
<StgValue><ssdm name="W_addr_5_24_loc_assign_4"/></StgValue>
</operation>

<operation id="1094" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="334" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:330  %W_addr_40 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 40

]]></node>
<StgValue><ssdm name="W_addr_40"/></StgValue>
</operation>

<operation id="1095" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="335" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:331  store i32 %W_addr_5_24_loc_assign_4, i32* %W_addr_40, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1096" st_id="77" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1093" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1089  %tmp_48_15 = add i32 %call_ret17_14, %tmp_47_15

]]></node>
<StgValue><ssdm name="tmp_48_15"/></StgValue>
</operation>

<operation id="1097" st_id="77" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1094" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1090  %temp_2_15 = add i32 %W_addr_5_20_loc_assign_4, %tmp_48_15

]]></node>
<StgValue><ssdm name="temp_2_15"/></StgValue>
</operation>

<operation id="1098" st_id="77" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1095" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:1091  %call_ret46_15 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret27_14, i32 %B_ret28_14, i32 %C_ret29_14, i32 %D_ret30_14, i32 %temp_2_15)

]]></node>
<StgValue><ssdm name="call_ret46_15"/></StgValue>
</operation>

<operation id="1099" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1096" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1092  %call_ret17_15 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_15, 0

]]></node>
<StgValue><ssdm name="call_ret17_15"/></StgValue>
</operation>

<operation id="1100" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1097" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1093  %A_ret27_15 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_15, 1

]]></node>
<StgValue><ssdm name="A_ret27_15"/></StgValue>
</operation>

<operation id="1101" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1098" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1094  %B_ret28_15 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_15, 2

]]></node>
<StgValue><ssdm name="B_ret28_15"/></StgValue>
</operation>

<operation id="1102" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1099" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1095  %C_ret29_15 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_15, 3

]]></node>
<StgValue><ssdm name="C_ret29_15"/></StgValue>
</operation>

<operation id="1103" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1100" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1096  %D_ret30_15 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_15, 4

]]></node>
<StgValue><ssdm name="D_ret30_15"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1104" st_id="78" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1101" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1097  %tmp_42_16 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret27_15)

]]></node>
<StgValue><ssdm name="tmp_42_16"/></StgValue>
</operation>

<operation id="1105" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1098  %tmp_43_16 = xor i32 %C_ret29_15, %B_ret28_15

]]></node>
<StgValue><ssdm name="tmp_43_16"/></StgValue>
</operation>

<operation id="1106" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1099  %tmp_44_16 = xor i32 %tmp_43_16, %D_ret30_15

]]></node>
<StgValue><ssdm name="tmp_44_16"/></StgValue>
</operation>

<operation id="1107" st_id="78" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1100  %tmp_46_16 = add i32 %tmp_42_16, 1859775393

]]></node>
<StgValue><ssdm name="tmp_46_16"/></StgValue>
</operation>

<operation id="1108" st_id="78" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1101  %tmp_47_16 = add i32 %tmp_44_16, %tmp_46_16

]]></node>
<StgValue><ssdm name="tmp_47_16"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1109" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:332  %tmp_28_24 = xor i32 %W_addr_5_17_loc_assign_4, %W_addr_5_22_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_28_24"/></StgValue>
</operation>

<operation id="1110" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:333  %tmp_29_24 = xor i32 %tmp_28_24, %W_addr_5_11_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_29_24"/></StgValue>
</operation>

<operation id="1111" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:334  %tmp_30_24 = xor i32 %tmp_29_24, %W_addr_5_9_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_30_24"/></StgValue>
</operation>

<operation id="1112" st_id="79" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="339" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:335  %W_addr_5_25_loc_assign_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_24)

]]></node>
<StgValue><ssdm name="W_addr_5_25_loc_assign_4"/></StgValue>
</operation>

<operation id="1113" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="340" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:336  %W_addr_41 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 41

]]></node>
<StgValue><ssdm name="W_addr_41"/></StgValue>
</operation>

<operation id="1114" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="341" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:337  store i32 %W_addr_5_25_loc_assign_4, i32* %W_addr_41, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1115" st_id="79" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1102  %tmp_48_16 = add i32 %call_ret17_15, %tmp_47_16

]]></node>
<StgValue><ssdm name="tmp_48_16"/></StgValue>
</operation>

<operation id="1116" st_id="79" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1103  %temp_2_16 = add i32 %W_addr_5_21_loc_assign_4, %tmp_48_16

]]></node>
<StgValue><ssdm name="temp_2_16"/></StgValue>
</operation>

<operation id="1117" st_id="79" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1108" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:1104  %call_ret46_16 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret27_15, i32 %B_ret28_15, i32 %C_ret29_15, i32 %D_ret30_15, i32 %temp_2_16)

]]></node>
<StgValue><ssdm name="call_ret46_16"/></StgValue>
</operation>

<operation id="1118" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1109" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1105  %call_ret17_16 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_16, 0

]]></node>
<StgValue><ssdm name="call_ret17_16"/></StgValue>
</operation>

<operation id="1119" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1110" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1106  %A_ret27_16 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_16, 1

]]></node>
<StgValue><ssdm name="A_ret27_16"/></StgValue>
</operation>

<operation id="1120" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1111" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1107  %B_ret28_16 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_16, 2

]]></node>
<StgValue><ssdm name="B_ret28_16"/></StgValue>
</operation>

<operation id="1121" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1112" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1108  %C_ret29_16 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_16, 3

]]></node>
<StgValue><ssdm name="C_ret29_16"/></StgValue>
</operation>

<operation id="1122" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1113" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1109  %D_ret30_16 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_16, 4

]]></node>
<StgValue><ssdm name="D_ret30_16"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1123" st_id="80" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1114" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1110  %tmp_42_17 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret27_16)

]]></node>
<StgValue><ssdm name="tmp_42_17"/></StgValue>
</operation>

<operation id="1124" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1111  %tmp_43_17 = xor i32 %C_ret29_16, %B_ret28_16

]]></node>
<StgValue><ssdm name="tmp_43_17"/></StgValue>
</operation>

<operation id="1125" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1112  %tmp_44_17 = xor i32 %tmp_43_17, %D_ret30_16

]]></node>
<StgValue><ssdm name="tmp_44_17"/></StgValue>
</operation>

<operation id="1126" st_id="80" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1113  %tmp_46_17 = add i32 %tmp_42_17, 1859775393

]]></node>
<StgValue><ssdm name="tmp_46_17"/></StgValue>
</operation>

<operation id="1127" st_id="80" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1114  %tmp_47_17 = add i32 %tmp_44_17, %tmp_46_17

]]></node>
<StgValue><ssdm name="tmp_47_17"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1128" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:338  %tmp_28_25 = xor i32 %W_addr_5_18_loc_assign_4, %W_addr_5_23_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_28_25"/></StgValue>
</operation>

<operation id="1129" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:339  %tmp_29_25 = xor i32 %tmp_28_25, %W_addr_5_12_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_29_25"/></StgValue>
</operation>

<operation id="1130" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:340  %tmp_30_25 = xor i32 %tmp_29_25, %W_addr_5_10_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_30_25"/></StgValue>
</operation>

<operation id="1131" st_id="81" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="345" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:341  %W_addr_5_26_loc_assign_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_25)

]]></node>
<StgValue><ssdm name="W_addr_5_26_loc_assign_4"/></StgValue>
</operation>

<operation id="1132" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="346" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:342  %W_addr_42 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 42

]]></node>
<StgValue><ssdm name="W_addr_42"/></StgValue>
</operation>

<operation id="1133" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="347" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:343  store i32 %W_addr_5_26_loc_assign_4, i32* %W_addr_42, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1134" st_id="81" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1115  %tmp_48_17 = add i32 %call_ret17_16, %tmp_47_17

]]></node>
<StgValue><ssdm name="tmp_48_17"/></StgValue>
</operation>

<operation id="1135" st_id="81" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1116  %temp_2_17 = add i32 %W_addr_5_22_loc_assign_4, %tmp_48_17

]]></node>
<StgValue><ssdm name="temp_2_17"/></StgValue>
</operation>

<operation id="1136" st_id="81" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1121" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:1117  %call_ret46_17 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret27_16, i32 %B_ret28_16, i32 %C_ret29_16, i32 %D_ret30_16, i32 %temp_2_17)

]]></node>
<StgValue><ssdm name="call_ret46_17"/></StgValue>
</operation>

<operation id="1137" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1122" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1118  %call_ret17_17 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_17, 0

]]></node>
<StgValue><ssdm name="call_ret17_17"/></StgValue>
</operation>

<operation id="1138" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1123" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1119  %A_ret27_17 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_17, 1

]]></node>
<StgValue><ssdm name="A_ret27_17"/></StgValue>
</operation>

<operation id="1139" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1124" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1120  %B_ret28_17 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_17, 2

]]></node>
<StgValue><ssdm name="B_ret28_17"/></StgValue>
</operation>

<operation id="1140" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1125" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1121  %C_ret29_17 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_17, 3

]]></node>
<StgValue><ssdm name="C_ret29_17"/></StgValue>
</operation>

<operation id="1141" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1126" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1122  %D_ret30_17 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_17, 4

]]></node>
<StgValue><ssdm name="D_ret30_17"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1142" st_id="82" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1127" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1123  %tmp_42_18 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret27_17)

]]></node>
<StgValue><ssdm name="tmp_42_18"/></StgValue>
</operation>

<operation id="1143" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1124  %tmp_43_18 = xor i32 %C_ret29_17, %B_ret28_17

]]></node>
<StgValue><ssdm name="tmp_43_18"/></StgValue>
</operation>

<operation id="1144" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1125  %tmp_44_18 = xor i32 %tmp_43_18, %D_ret30_17

]]></node>
<StgValue><ssdm name="tmp_44_18"/></StgValue>
</operation>

<operation id="1145" st_id="82" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1126  %tmp_46_18 = add i32 %tmp_42_18, 1859775393

]]></node>
<StgValue><ssdm name="tmp_46_18"/></StgValue>
</operation>

<operation id="1146" st_id="82" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1127  %tmp_47_18 = add i32 %tmp_44_18, %tmp_46_18

]]></node>
<StgValue><ssdm name="tmp_47_18"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1147" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:344  %tmp_28_26 = xor i32 %W_addr_5_19_loc_assign_4, %W_addr_5_24_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_28_26"/></StgValue>
</operation>

<operation id="1148" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:345  %tmp_29_26 = xor i32 %tmp_28_26, %W_addr_5_13_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_29_26"/></StgValue>
</operation>

<operation id="1149" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:346  %tmp_30_26 = xor i32 %tmp_29_26, %W_addr_5_11_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_30_26"/></StgValue>
</operation>

<operation id="1150" st_id="83" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="351" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:347  %W_addr_5_27_loc_assign_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_26)

]]></node>
<StgValue><ssdm name="W_addr_5_27_loc_assign_4"/></StgValue>
</operation>

<operation id="1151" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="352" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:348  %W_addr_43 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 43

]]></node>
<StgValue><ssdm name="W_addr_43"/></StgValue>
</operation>

<operation id="1152" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="353" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:349  store i32 %W_addr_5_27_loc_assign_4, i32* %W_addr_43, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1153" st_id="83" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1128  %tmp_48_18 = add i32 %call_ret17_17, %tmp_47_18

]]></node>
<StgValue><ssdm name="tmp_48_18"/></StgValue>
</operation>

<operation id="1154" st_id="83" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1129  %temp_2_18 = add i32 %W_addr_5_23_loc_assign_4, %tmp_48_18

]]></node>
<StgValue><ssdm name="temp_2_18"/></StgValue>
</operation>

<operation id="1155" st_id="83" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1134" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:1130  %call_ret46_18 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret27_17, i32 %B_ret28_17, i32 %C_ret29_17, i32 %D_ret30_17, i32 %temp_2_18)

]]></node>
<StgValue><ssdm name="call_ret46_18"/></StgValue>
</operation>

<operation id="1156" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1135" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1131  %call_ret17_18 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_18, 0

]]></node>
<StgValue><ssdm name="call_ret17_18"/></StgValue>
</operation>

<operation id="1157" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1136" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1132  %A_ret27_18 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_18, 1

]]></node>
<StgValue><ssdm name="A_ret27_18"/></StgValue>
</operation>

<operation id="1158" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1137" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1133  %B_ret28_18 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_18, 2

]]></node>
<StgValue><ssdm name="B_ret28_18"/></StgValue>
</operation>

<operation id="1159" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1138" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1134  %C_ret29_18 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_18, 3

]]></node>
<StgValue><ssdm name="C_ret29_18"/></StgValue>
</operation>

<operation id="1160" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1139" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1135  %D_ret30_18 = extractvalue { i32, i32, i32, i32, i32 } %call_ret46_18, 4

]]></node>
<StgValue><ssdm name="D_ret30_18"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1161" st_id="84" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1140" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1136  %tmp_18 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret27_18)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="1162" st_id="84" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1141  %tmp_23 = add i32 %tmp_18, -1894007588

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="1163" st_id="84" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1142  %tmp_24 = add i32 %call_ret17_18, %tmp_23

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1164" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:350  %tmp_28_27 = xor i32 %W_addr_5_20_loc_assign_4, %W_addr_5_25_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_28_27"/></StgValue>
</operation>

<operation id="1165" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:351  %tmp_29_27 = xor i32 %tmp_28_27, %W_addr_5_14_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_29_27"/></StgValue>
</operation>

<operation id="1166" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:352  %tmp_30_27 = xor i32 %tmp_29_27, %W_addr_5_12_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_30_27"/></StgValue>
</operation>

<operation id="1167" st_id="85" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="357" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:353  %W_addr_5_28_loc_assign_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_27)

]]></node>
<StgValue><ssdm name="W_addr_5_28_loc_assign_4"/></StgValue>
</operation>

<operation id="1168" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="358" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:354  %W_addr_44 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 44

]]></node>
<StgValue><ssdm name="W_addr_44"/></StgValue>
</operation>

<operation id="1169" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="359" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:355  store i32 %W_addr_5_28_loc_assign_4, i32* %W_addr_44, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1170" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1137  %tmp_19 = or i32 %D_ret30_18, %C_ret29_18

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="1171" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1138  %tmp_20 = and i32 %tmp_19, %B_ret28_18

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="1172" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1139  %tmp_21 = and i32 %D_ret30_18, %C_ret29_18

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="1173" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1140  %tmp_22 = or i32 %tmp_20, %tmp_21

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="1174" st_id="85" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1143  %tmp_25 = add i32 %W_addr_5_24_loc_assign_4, %tmp_24

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="1175" st_id="85" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1144  %temp_3 = add i32 %tmp_22, %tmp_25

]]></node>
<StgValue><ssdm name="temp_3"/></StgValue>
</operation>

<operation id="1176" st_id="85" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1149" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:1145  %call_ret5 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret27_18, i32 %B_ret28_18, i32 %C_ret29_18, i32 %D_ret30_18, i32 %temp_3)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="1177" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1150" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1146  %call_ret6 = extractvalue { i32, i32, i32, i32, i32 } %call_ret5, 0

]]></node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>

<operation id="1178" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1151" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1147  %A_ret2 = extractvalue { i32, i32, i32, i32, i32 } %call_ret5, 1

]]></node>
<StgValue><ssdm name="A_ret2"/></StgValue>
</operation>

<operation id="1179" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1152" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1148  %B_ret2 = extractvalue { i32, i32, i32, i32, i32 } %call_ret5, 2

]]></node>
<StgValue><ssdm name="B_ret2"/></StgValue>
</operation>

<operation id="1180" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1153" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1149  %C_ret2 = extractvalue { i32, i32, i32, i32, i32 } %call_ret5, 3

]]></node>
<StgValue><ssdm name="C_ret2"/></StgValue>
</operation>

<operation id="1181" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1154" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1150  %D_ret2 = extractvalue { i32, i32, i32, i32, i32 } %call_ret5, 4

]]></node>
<StgValue><ssdm name="D_ret2"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1182" st_id="86" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1155" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1151  %tmp_49_1 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret2)

]]></node>
<StgValue><ssdm name="tmp_49_1"/></StgValue>
</operation>

<operation id="1183" st_id="86" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1156  %tmp_55_1 = add i32 %tmp_49_1, -1894007588

]]></node>
<StgValue><ssdm name="tmp_55_1"/></StgValue>
</operation>

<operation id="1184" st_id="86" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1157  %tmp_56_1 = add i32 %call_ret6, %tmp_55_1

]]></node>
<StgValue><ssdm name="tmp_56_1"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1185" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:356  %tmp_28_28 = xor i32 %W_addr_5_21_loc_assign_4, %W_addr_5_26_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_28_28"/></StgValue>
</operation>

<operation id="1186" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:357  %tmp_29_28 = xor i32 %tmp_28_28, %W_addr_5_15_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_29_28"/></StgValue>
</operation>

<operation id="1187" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:358  %tmp_30_28 = xor i32 %tmp_29_28, %W_addr_5_13_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_30_28"/></StgValue>
</operation>

<operation id="1188" st_id="87" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="363" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:359  %W_addr_5_29_loc_assign_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_28)

]]></node>
<StgValue><ssdm name="W_addr_5_29_loc_assign_4"/></StgValue>
</operation>

<operation id="1189" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="364" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:360  %W_addr_45 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 45

]]></node>
<StgValue><ssdm name="W_addr_45"/></StgValue>
</operation>

<operation id="1190" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="365" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:361  store i32 %W_addr_5_29_loc_assign_4, i32* %W_addr_45, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1191" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1152  %tmp_50_1 = or i32 %D_ret2, %C_ret2

]]></node>
<StgValue><ssdm name="tmp_50_1"/></StgValue>
</operation>

<operation id="1192" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1153  %tmp_51_1 = and i32 %tmp_50_1, %B_ret2

]]></node>
<StgValue><ssdm name="tmp_51_1"/></StgValue>
</operation>

<operation id="1193" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1154  %tmp_52_1 = and i32 %D_ret2, %C_ret2

]]></node>
<StgValue><ssdm name="tmp_52_1"/></StgValue>
</operation>

<operation id="1194" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1155  %tmp_53_1 = or i32 %tmp_51_1, %tmp_52_1

]]></node>
<StgValue><ssdm name="tmp_53_1"/></StgValue>
</operation>

<operation id="1195" st_id="87" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1158  %tmp_57_1 = add i32 %W_addr_5_25_loc_assign_4, %tmp_56_1

]]></node>
<StgValue><ssdm name="tmp_57_1"/></StgValue>
</operation>

<operation id="1196" st_id="87" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1159  %temp_3_1 = add i32 %tmp_53_1, %tmp_57_1

]]></node>
<StgValue><ssdm name="temp_3_1"/></StgValue>
</operation>

<operation id="1197" st_id="87" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1164" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:1160  %call_ret45_1 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret2, i32 %B_ret2, i32 %C_ret2, i32 %D_ret2, i32 %temp_3_1)

]]></node>
<StgValue><ssdm name="call_ret45_1"/></StgValue>
</operation>

<operation id="1198" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1165" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1161  %call_ret11_1 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_1, 0

]]></node>
<StgValue><ssdm name="call_ret11_1"/></StgValue>
</operation>

<operation id="1199" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1166" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1162  %A_ret33_1 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_1, 1

]]></node>
<StgValue><ssdm name="A_ret33_1"/></StgValue>
</operation>

<operation id="1200" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1167" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1163  %B_ret34_1 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_1, 2

]]></node>
<StgValue><ssdm name="B_ret34_1"/></StgValue>
</operation>

<operation id="1201" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1168" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1164  %C_ret35_1 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_1, 3

]]></node>
<StgValue><ssdm name="C_ret35_1"/></StgValue>
</operation>

<operation id="1202" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1169" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1165  %D_ret36_1 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_1, 4

]]></node>
<StgValue><ssdm name="D_ret36_1"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1203" st_id="88" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1170" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1166  %tmp_49_2 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret33_1)

]]></node>
<StgValue><ssdm name="tmp_49_2"/></StgValue>
</operation>

<operation id="1204" st_id="88" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1171  %tmp_55_2 = add i32 %tmp_49_2, -1894007588

]]></node>
<StgValue><ssdm name="tmp_55_2"/></StgValue>
</operation>

<operation id="1205" st_id="88" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1172  %tmp_56_2 = add i32 %call_ret11_1, %tmp_55_2

]]></node>
<StgValue><ssdm name="tmp_56_2"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1206" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:362  %tmp_28_29 = xor i32 %W_addr_5_22_loc_assign_4, %W_addr_5_27_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_28_29"/></StgValue>
</operation>

<operation id="1207" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:363  %tmp_29_29 = xor i32 %tmp_28_29, %W_addr_5_16_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_29_29"/></StgValue>
</operation>

<operation id="1208" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:364  %tmp_30_29 = xor i32 %tmp_29_29, %W_addr_5_14_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_30_29"/></StgValue>
</operation>

<operation id="1209" st_id="89" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="369" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:365  %W_addr_5_30_loc_assign_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_29)

]]></node>
<StgValue><ssdm name="W_addr_5_30_loc_assign_4"/></StgValue>
</operation>

<operation id="1210" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="370" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:366  %W_addr_46 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 46

]]></node>
<StgValue><ssdm name="W_addr_46"/></StgValue>
</operation>

<operation id="1211" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:367  store i32 %W_addr_5_30_loc_assign_4, i32* %W_addr_46, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1212" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1167  %tmp_50_2 = or i32 %D_ret36_1, %C_ret35_1

]]></node>
<StgValue><ssdm name="tmp_50_2"/></StgValue>
</operation>

<operation id="1213" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1168  %tmp_51_2 = and i32 %tmp_50_2, %B_ret34_1

]]></node>
<StgValue><ssdm name="tmp_51_2"/></StgValue>
</operation>

<operation id="1214" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1169  %tmp_52_2 = and i32 %D_ret36_1, %C_ret35_1

]]></node>
<StgValue><ssdm name="tmp_52_2"/></StgValue>
</operation>

<operation id="1215" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1170  %tmp_53_2 = or i32 %tmp_51_2, %tmp_52_2

]]></node>
<StgValue><ssdm name="tmp_53_2"/></StgValue>
</operation>

<operation id="1216" st_id="89" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1173  %tmp_57_2 = add i32 %W_addr_5_26_loc_assign_4, %tmp_56_2

]]></node>
<StgValue><ssdm name="tmp_57_2"/></StgValue>
</operation>

<operation id="1217" st_id="89" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1174  %temp_3_2 = add i32 %tmp_53_2, %tmp_57_2

]]></node>
<StgValue><ssdm name="temp_3_2"/></StgValue>
</operation>

<operation id="1218" st_id="89" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1179" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:1175  %call_ret45_2 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret33_1, i32 %B_ret34_1, i32 %C_ret35_1, i32 %D_ret36_1, i32 %temp_3_2)

]]></node>
<StgValue><ssdm name="call_ret45_2"/></StgValue>
</operation>

<operation id="1219" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1180" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1176  %call_ret11_2 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_2, 0

]]></node>
<StgValue><ssdm name="call_ret11_2"/></StgValue>
</operation>

<operation id="1220" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1181" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1177  %A_ret33_2 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_2, 1

]]></node>
<StgValue><ssdm name="A_ret33_2"/></StgValue>
</operation>

<operation id="1221" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1182" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1178  %B_ret34_2 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_2, 2

]]></node>
<StgValue><ssdm name="B_ret34_2"/></StgValue>
</operation>

<operation id="1222" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1183" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1179  %C_ret35_2 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_2, 3

]]></node>
<StgValue><ssdm name="C_ret35_2"/></StgValue>
</operation>

<operation id="1223" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1184" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1180  %D_ret36_2 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_2, 4

]]></node>
<StgValue><ssdm name="D_ret36_2"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1224" st_id="90" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1185" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1181  %tmp_49_3 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret33_2)

]]></node>
<StgValue><ssdm name="tmp_49_3"/></StgValue>
</operation>

<operation id="1225" st_id="90" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1186  %tmp_55_3 = add i32 %tmp_49_3, -1894007588

]]></node>
<StgValue><ssdm name="tmp_55_3"/></StgValue>
</operation>

<operation id="1226" st_id="90" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1187  %tmp_56_3 = add i32 %call_ret11_2, %tmp_55_3

]]></node>
<StgValue><ssdm name="tmp_56_3"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1227" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:368  %tmp_28_30 = xor i32 %W_addr_5_23_loc_assign_4, %W_addr_5_28_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_28_30"/></StgValue>
</operation>

<operation id="1228" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:369  %tmp_29_30 = xor i32 %tmp_28_30, %W_addr_5_17_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_29_30"/></StgValue>
</operation>

<operation id="1229" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:370  %tmp_30_30 = xor i32 %tmp_29_30, %W_addr_5_15_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_30_30"/></StgValue>
</operation>

<operation id="1230" st_id="91" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="375" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:371  %W_addr_5_31_loc_assign_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_30)

]]></node>
<StgValue><ssdm name="W_addr_5_31_loc_assign_4"/></StgValue>
</operation>

<operation id="1231" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="376" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:372  %W_addr_47 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 47

]]></node>
<StgValue><ssdm name="W_addr_47"/></StgValue>
</operation>

<operation id="1232" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="377" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:373  store i32 %W_addr_5_31_loc_assign_4, i32* %W_addr_47, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1233" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1182  %tmp_50_3 = or i32 %D_ret36_2, %C_ret35_2

]]></node>
<StgValue><ssdm name="tmp_50_3"/></StgValue>
</operation>

<operation id="1234" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1183  %tmp_51_3 = and i32 %tmp_50_3, %B_ret34_2

]]></node>
<StgValue><ssdm name="tmp_51_3"/></StgValue>
</operation>

<operation id="1235" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1184  %tmp_52_3 = and i32 %D_ret36_2, %C_ret35_2

]]></node>
<StgValue><ssdm name="tmp_52_3"/></StgValue>
</operation>

<operation id="1236" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1185  %tmp_53_3 = or i32 %tmp_51_3, %tmp_52_3

]]></node>
<StgValue><ssdm name="tmp_53_3"/></StgValue>
</operation>

<operation id="1237" st_id="91" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1188  %tmp_57_3 = add i32 %W_addr_5_27_loc_assign_4, %tmp_56_3

]]></node>
<StgValue><ssdm name="tmp_57_3"/></StgValue>
</operation>

<operation id="1238" st_id="91" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1189  %temp_3_3 = add i32 %tmp_53_3, %tmp_57_3

]]></node>
<StgValue><ssdm name="temp_3_3"/></StgValue>
</operation>

<operation id="1239" st_id="91" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1194" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:1190  %call_ret45_3 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret33_2, i32 %B_ret34_2, i32 %C_ret35_2, i32 %D_ret36_2, i32 %temp_3_3)

]]></node>
<StgValue><ssdm name="call_ret45_3"/></StgValue>
</operation>

<operation id="1240" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1195" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1191  %call_ret11_3 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_3, 0

]]></node>
<StgValue><ssdm name="call_ret11_3"/></StgValue>
</operation>

<operation id="1241" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1196" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1192  %A_ret33_3 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_3, 1

]]></node>
<StgValue><ssdm name="A_ret33_3"/></StgValue>
</operation>

<operation id="1242" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1197" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1193  %B_ret34_3 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_3, 2

]]></node>
<StgValue><ssdm name="B_ret34_3"/></StgValue>
</operation>

<operation id="1243" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1198" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1194  %C_ret35_3 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_3, 3

]]></node>
<StgValue><ssdm name="C_ret35_3"/></StgValue>
</operation>

<operation id="1244" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1199" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1195  %D_ret36_3 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_3, 4

]]></node>
<StgValue><ssdm name="D_ret36_3"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1245" st_id="92" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1200" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1196  %tmp_49_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret33_3)

]]></node>
<StgValue><ssdm name="tmp_49_4"/></StgValue>
</operation>

<operation id="1246" st_id="92" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1201  %tmp_55_4 = add i32 %tmp_49_4, -1894007588

]]></node>
<StgValue><ssdm name="tmp_55_4"/></StgValue>
</operation>

<operation id="1247" st_id="92" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1202  %tmp_56_4 = add i32 %call_ret11_3, %tmp_55_4

]]></node>
<StgValue><ssdm name="tmp_56_4"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1248" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:374  %tmp_28_31 = xor i32 %W_addr_5_24_loc_assign_4, %W_addr_5_29_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_28_31"/></StgValue>
</operation>

<operation id="1249" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:375  %tmp_29_31 = xor i32 %tmp_28_31, %W_addr_5_18_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_29_31"/></StgValue>
</operation>

<operation id="1250" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:376  %tmp_30_31 = xor i32 %tmp_29_31, %W_addr_5_16_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_30_31"/></StgValue>
</operation>

<operation id="1251" st_id="93" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="381" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:377  %W_addr_5_32_loc_assign_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_31)

]]></node>
<StgValue><ssdm name="W_addr_5_32_loc_assign_4"/></StgValue>
</operation>

<operation id="1252" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="382" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:378  %W_addr_48 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 48

]]></node>
<StgValue><ssdm name="W_addr_48"/></StgValue>
</operation>

<operation id="1253" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="383" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:379  store i32 %W_addr_5_32_loc_assign_4, i32* %W_addr_48, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1254" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1197  %tmp_50_4 = or i32 %D_ret36_3, %C_ret35_3

]]></node>
<StgValue><ssdm name="tmp_50_4"/></StgValue>
</operation>

<operation id="1255" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1198  %tmp_51_4 = and i32 %tmp_50_4, %B_ret34_3

]]></node>
<StgValue><ssdm name="tmp_51_4"/></StgValue>
</operation>

<operation id="1256" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1199  %tmp_52_4 = and i32 %D_ret36_3, %C_ret35_3

]]></node>
<StgValue><ssdm name="tmp_52_4"/></StgValue>
</operation>

<operation id="1257" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1200  %tmp_53_4 = or i32 %tmp_51_4, %tmp_52_4

]]></node>
<StgValue><ssdm name="tmp_53_4"/></StgValue>
</operation>

<operation id="1258" st_id="93" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1203  %tmp_57_4 = add i32 %W_addr_5_28_loc_assign_4, %tmp_56_4

]]></node>
<StgValue><ssdm name="tmp_57_4"/></StgValue>
</operation>

<operation id="1259" st_id="93" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1204  %temp_3_4 = add i32 %tmp_53_4, %tmp_57_4

]]></node>
<StgValue><ssdm name="temp_3_4"/></StgValue>
</operation>

<operation id="1260" st_id="93" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1209" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:1205  %call_ret45_4 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret33_3, i32 %B_ret34_3, i32 %C_ret35_3, i32 %D_ret36_3, i32 %temp_3_4)

]]></node>
<StgValue><ssdm name="call_ret45_4"/></StgValue>
</operation>

<operation id="1261" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1210" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1206  %call_ret11_4 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_4, 0

]]></node>
<StgValue><ssdm name="call_ret11_4"/></StgValue>
</operation>

<operation id="1262" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1211" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1207  %A_ret33_4 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_4, 1

]]></node>
<StgValue><ssdm name="A_ret33_4"/></StgValue>
</operation>

<operation id="1263" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1212" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1208  %B_ret34_4 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_4, 2

]]></node>
<StgValue><ssdm name="B_ret34_4"/></StgValue>
</operation>

<operation id="1264" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1213" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1209  %C_ret35_4 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_4, 3

]]></node>
<StgValue><ssdm name="C_ret35_4"/></StgValue>
</operation>

<operation id="1265" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1214" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1210  %D_ret36_4 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_4, 4

]]></node>
<StgValue><ssdm name="D_ret36_4"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1266" st_id="94" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1215" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1211  %tmp_49_5 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret33_4)

]]></node>
<StgValue><ssdm name="tmp_49_5"/></StgValue>
</operation>

<operation id="1267" st_id="94" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1216  %tmp_55_5 = add i32 %tmp_49_5, -1894007588

]]></node>
<StgValue><ssdm name="tmp_55_5"/></StgValue>
</operation>

<operation id="1268" st_id="94" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1217  %tmp_56_5 = add i32 %call_ret11_4, %tmp_55_5

]]></node>
<StgValue><ssdm name="tmp_56_5"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1269" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:380  %tmp_28_32 = xor i32 %W_addr_5_25_loc_assign_4, %W_addr_5_30_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_28_32"/></StgValue>
</operation>

<operation id="1270" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:381  %tmp_29_32 = xor i32 %tmp_28_32, %W_addr_5_19_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_29_32"/></StgValue>
</operation>

<operation id="1271" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:382  %tmp_30_32 = xor i32 %tmp_29_32, %W_addr_5_17_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_30_32"/></StgValue>
</operation>

<operation id="1272" st_id="95" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="387" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:383  %W_addr_5_33_loc_assign_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_32)

]]></node>
<StgValue><ssdm name="W_addr_5_33_loc_assign_4"/></StgValue>
</operation>

<operation id="1273" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="388" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:384  %W_addr_49 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 49

]]></node>
<StgValue><ssdm name="W_addr_49"/></StgValue>
</operation>

<operation id="1274" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="389" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:385  store i32 %W_addr_5_33_loc_assign_4, i32* %W_addr_49, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1275" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1212  %tmp_50_5 = or i32 %D_ret36_4, %C_ret35_4

]]></node>
<StgValue><ssdm name="tmp_50_5"/></StgValue>
</operation>

<operation id="1276" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1213  %tmp_51_5 = and i32 %tmp_50_5, %B_ret34_4

]]></node>
<StgValue><ssdm name="tmp_51_5"/></StgValue>
</operation>

<operation id="1277" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1214  %tmp_52_5 = and i32 %D_ret36_4, %C_ret35_4

]]></node>
<StgValue><ssdm name="tmp_52_5"/></StgValue>
</operation>

<operation id="1278" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1215  %tmp_53_5 = or i32 %tmp_51_5, %tmp_52_5

]]></node>
<StgValue><ssdm name="tmp_53_5"/></StgValue>
</operation>

<operation id="1279" st_id="95" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1218  %tmp_57_5 = add i32 %W_addr_5_29_loc_assign_4, %tmp_56_5

]]></node>
<StgValue><ssdm name="tmp_57_5"/></StgValue>
</operation>

<operation id="1280" st_id="95" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1219  %temp_3_5 = add i32 %tmp_53_5, %tmp_57_5

]]></node>
<StgValue><ssdm name="temp_3_5"/></StgValue>
</operation>

<operation id="1281" st_id="95" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1224" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:1220  %call_ret45_5 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret33_4, i32 %B_ret34_4, i32 %C_ret35_4, i32 %D_ret36_4, i32 %temp_3_5)

]]></node>
<StgValue><ssdm name="call_ret45_5"/></StgValue>
</operation>

<operation id="1282" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1225" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1221  %call_ret11_5 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_5, 0

]]></node>
<StgValue><ssdm name="call_ret11_5"/></StgValue>
</operation>

<operation id="1283" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1226" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1222  %A_ret33_5 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_5, 1

]]></node>
<StgValue><ssdm name="A_ret33_5"/></StgValue>
</operation>

<operation id="1284" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1227" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1223  %B_ret34_5 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_5, 2

]]></node>
<StgValue><ssdm name="B_ret34_5"/></StgValue>
</operation>

<operation id="1285" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1228" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1224  %C_ret35_5 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_5, 3

]]></node>
<StgValue><ssdm name="C_ret35_5"/></StgValue>
</operation>

<operation id="1286" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1229" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1225  %D_ret36_5 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_5, 4

]]></node>
<StgValue><ssdm name="D_ret36_5"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1287" st_id="96" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1230" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1226  %tmp_49_6 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret33_5)

]]></node>
<StgValue><ssdm name="tmp_49_6"/></StgValue>
</operation>

<operation id="1288" st_id="96" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1231  %tmp_55_6 = add i32 %tmp_49_6, -1894007588

]]></node>
<StgValue><ssdm name="tmp_55_6"/></StgValue>
</operation>

<operation id="1289" st_id="96" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1232  %tmp_56_6 = add i32 %call_ret11_5, %tmp_55_6

]]></node>
<StgValue><ssdm name="tmp_56_6"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1290" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:386  %tmp_28_33 = xor i32 %W_addr_5_26_loc_assign_4, %W_addr_5_31_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_28_33"/></StgValue>
</operation>

<operation id="1291" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:387  %tmp_29_33 = xor i32 %tmp_28_33, %W_addr_5_20_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_29_33"/></StgValue>
</operation>

<operation id="1292" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:388  %tmp_30_33 = xor i32 %tmp_29_33, %W_addr_5_18_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_30_33"/></StgValue>
</operation>

<operation id="1293" st_id="97" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="393" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:389  %W_addr_5_34_loc_assign_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_33)

]]></node>
<StgValue><ssdm name="W_addr_5_34_loc_assign_4"/></StgValue>
</operation>

<operation id="1294" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="394" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:390  %W_addr_50 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 50

]]></node>
<StgValue><ssdm name="W_addr_50"/></StgValue>
</operation>

<operation id="1295" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="395" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:391  store i32 %W_addr_5_34_loc_assign_4, i32* %W_addr_50, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1296" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1227  %tmp_50_6 = or i32 %D_ret36_5, %C_ret35_5

]]></node>
<StgValue><ssdm name="tmp_50_6"/></StgValue>
</operation>

<operation id="1297" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1228  %tmp_51_6 = and i32 %tmp_50_6, %B_ret34_5

]]></node>
<StgValue><ssdm name="tmp_51_6"/></StgValue>
</operation>

<operation id="1298" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1229  %tmp_52_6 = and i32 %D_ret36_5, %C_ret35_5

]]></node>
<StgValue><ssdm name="tmp_52_6"/></StgValue>
</operation>

<operation id="1299" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1230  %tmp_53_6 = or i32 %tmp_51_6, %tmp_52_6

]]></node>
<StgValue><ssdm name="tmp_53_6"/></StgValue>
</operation>

<operation id="1300" st_id="97" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1233  %tmp_57_6 = add i32 %W_addr_5_30_loc_assign_4, %tmp_56_6

]]></node>
<StgValue><ssdm name="tmp_57_6"/></StgValue>
</operation>

<operation id="1301" st_id="97" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1234  %temp_3_6 = add i32 %tmp_53_6, %tmp_57_6

]]></node>
<StgValue><ssdm name="temp_3_6"/></StgValue>
</operation>

<operation id="1302" st_id="97" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1239" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:1235  %call_ret45_6 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret33_5, i32 %B_ret34_5, i32 %C_ret35_5, i32 %D_ret36_5, i32 %temp_3_6)

]]></node>
<StgValue><ssdm name="call_ret45_6"/></StgValue>
</operation>

<operation id="1303" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1240" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1236  %call_ret11_6 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_6, 0

]]></node>
<StgValue><ssdm name="call_ret11_6"/></StgValue>
</operation>

<operation id="1304" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1241" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1237  %A_ret33_6 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_6, 1

]]></node>
<StgValue><ssdm name="A_ret33_6"/></StgValue>
</operation>

<operation id="1305" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1242" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1238  %B_ret34_6 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_6, 2

]]></node>
<StgValue><ssdm name="B_ret34_6"/></StgValue>
</operation>

<operation id="1306" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1243" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1239  %C_ret35_6 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_6, 3

]]></node>
<StgValue><ssdm name="C_ret35_6"/></StgValue>
</operation>

<operation id="1307" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1244" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1240  %D_ret36_6 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_6, 4

]]></node>
<StgValue><ssdm name="D_ret36_6"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1308" st_id="98" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1245" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1241  %tmp_49_7 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret33_6)

]]></node>
<StgValue><ssdm name="tmp_49_7"/></StgValue>
</operation>

<operation id="1309" st_id="98" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1246  %tmp_55_7 = add i32 %tmp_49_7, -1894007588

]]></node>
<StgValue><ssdm name="tmp_55_7"/></StgValue>
</operation>

<operation id="1310" st_id="98" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1247  %tmp_56_7 = add i32 %call_ret11_6, %tmp_55_7

]]></node>
<StgValue><ssdm name="tmp_56_7"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1311" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:392  %tmp_28_34 = xor i32 %W_addr_5_27_loc_assign_4, %W_addr_5_32_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_28_34"/></StgValue>
</operation>

<operation id="1312" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:393  %tmp_29_34 = xor i32 %tmp_28_34, %W_addr_5_21_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_29_34"/></StgValue>
</operation>

<operation id="1313" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:394  %tmp_30_34 = xor i32 %tmp_29_34, %W_addr_5_19_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_30_34"/></StgValue>
</operation>

<operation id="1314" st_id="99" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="399" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:395  %W_addr_5_35_loc_assign_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_34)

]]></node>
<StgValue><ssdm name="W_addr_5_35_loc_assign_4"/></StgValue>
</operation>

<operation id="1315" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="400" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:396  %W_addr_51 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 51

]]></node>
<StgValue><ssdm name="W_addr_51"/></StgValue>
</operation>

<operation id="1316" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="401" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:397  store i32 %W_addr_5_35_loc_assign_4, i32* %W_addr_51, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1317" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1242  %tmp_50_7 = or i32 %D_ret36_6, %C_ret35_6

]]></node>
<StgValue><ssdm name="tmp_50_7"/></StgValue>
</operation>

<operation id="1318" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1243  %tmp_51_7 = and i32 %tmp_50_7, %B_ret34_6

]]></node>
<StgValue><ssdm name="tmp_51_7"/></StgValue>
</operation>

<operation id="1319" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1244  %tmp_52_7 = and i32 %D_ret36_6, %C_ret35_6

]]></node>
<StgValue><ssdm name="tmp_52_7"/></StgValue>
</operation>

<operation id="1320" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1245  %tmp_53_7 = or i32 %tmp_51_7, %tmp_52_7

]]></node>
<StgValue><ssdm name="tmp_53_7"/></StgValue>
</operation>

<operation id="1321" st_id="99" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1248  %tmp_57_7 = add i32 %W_addr_5_31_loc_assign_4, %tmp_56_7

]]></node>
<StgValue><ssdm name="tmp_57_7"/></StgValue>
</operation>

<operation id="1322" st_id="99" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1249  %temp_3_7 = add i32 %tmp_53_7, %tmp_57_7

]]></node>
<StgValue><ssdm name="temp_3_7"/></StgValue>
</operation>

<operation id="1323" st_id="99" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1254" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:1250  %call_ret45_7 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret33_6, i32 %B_ret34_6, i32 %C_ret35_6, i32 %D_ret36_6, i32 %temp_3_7)

]]></node>
<StgValue><ssdm name="call_ret45_7"/></StgValue>
</operation>

<operation id="1324" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1255" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1251  %call_ret11_7 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_7, 0

]]></node>
<StgValue><ssdm name="call_ret11_7"/></StgValue>
</operation>

<operation id="1325" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1256" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1252  %A_ret33_7 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_7, 1

]]></node>
<StgValue><ssdm name="A_ret33_7"/></StgValue>
</operation>

<operation id="1326" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1257" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1253  %B_ret34_7 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_7, 2

]]></node>
<StgValue><ssdm name="B_ret34_7"/></StgValue>
</operation>

<operation id="1327" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1258" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1254  %C_ret35_7 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_7, 3

]]></node>
<StgValue><ssdm name="C_ret35_7"/></StgValue>
</operation>

<operation id="1328" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1259" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1255  %D_ret36_7 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_7, 4

]]></node>
<StgValue><ssdm name="D_ret36_7"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1329" st_id="100" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1260" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1256  %tmp_49_8 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret33_7)

]]></node>
<StgValue><ssdm name="tmp_49_8"/></StgValue>
</operation>

<operation id="1330" st_id="100" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1261  %tmp_55_8 = add i32 %tmp_49_8, -1894007588

]]></node>
<StgValue><ssdm name="tmp_55_8"/></StgValue>
</operation>

<operation id="1331" st_id="100" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1262  %tmp_56_8 = add i32 %call_ret11_7, %tmp_55_8

]]></node>
<StgValue><ssdm name="tmp_56_8"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1332" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:398  %tmp_28_35 = xor i32 %W_addr_5_28_loc_assign_4, %W_addr_5_33_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_28_35"/></StgValue>
</operation>

<operation id="1333" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:399  %tmp_29_35 = xor i32 %tmp_28_35, %W_addr_5_22_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_29_35"/></StgValue>
</operation>

<operation id="1334" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:400  %tmp_30_35 = xor i32 %tmp_29_35, %W_addr_5_20_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_30_35"/></StgValue>
</operation>

<operation id="1335" st_id="101" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="405" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:401  %W_addr_5_36_loc_assign_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_35)

]]></node>
<StgValue><ssdm name="W_addr_5_36_loc_assign_4"/></StgValue>
</operation>

<operation id="1336" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="406" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:402  %W_addr_52 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 52

]]></node>
<StgValue><ssdm name="W_addr_52"/></StgValue>
</operation>

<operation id="1337" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="407" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:403  store i32 %W_addr_5_36_loc_assign_4, i32* %W_addr_52, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1338" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1257  %tmp_50_8 = or i32 %D_ret36_7, %C_ret35_7

]]></node>
<StgValue><ssdm name="tmp_50_8"/></StgValue>
</operation>

<operation id="1339" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1258  %tmp_51_8 = and i32 %tmp_50_8, %B_ret34_7

]]></node>
<StgValue><ssdm name="tmp_51_8"/></StgValue>
</operation>

<operation id="1340" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1259  %tmp_52_8 = and i32 %D_ret36_7, %C_ret35_7

]]></node>
<StgValue><ssdm name="tmp_52_8"/></StgValue>
</operation>

<operation id="1341" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1260  %tmp_53_8 = or i32 %tmp_51_8, %tmp_52_8

]]></node>
<StgValue><ssdm name="tmp_53_8"/></StgValue>
</operation>

<operation id="1342" st_id="101" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1263  %tmp_57_8 = add i32 %W_addr_5_32_loc_assign_4, %tmp_56_8

]]></node>
<StgValue><ssdm name="tmp_57_8"/></StgValue>
</operation>

<operation id="1343" st_id="101" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1264  %temp_3_8 = add i32 %tmp_53_8, %tmp_57_8

]]></node>
<StgValue><ssdm name="temp_3_8"/></StgValue>
</operation>

<operation id="1344" st_id="101" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1269" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:1265  %call_ret45_8 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret33_7, i32 %B_ret34_7, i32 %C_ret35_7, i32 %D_ret36_7, i32 %temp_3_8)

]]></node>
<StgValue><ssdm name="call_ret45_8"/></StgValue>
</operation>

<operation id="1345" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1270" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1266  %call_ret11_8 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_8, 0

]]></node>
<StgValue><ssdm name="call_ret11_8"/></StgValue>
</operation>

<operation id="1346" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1271" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1267  %A_ret33_8 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_8, 1

]]></node>
<StgValue><ssdm name="A_ret33_8"/></StgValue>
</operation>

<operation id="1347" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1272" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1268  %B_ret34_8 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_8, 2

]]></node>
<StgValue><ssdm name="B_ret34_8"/></StgValue>
</operation>

<operation id="1348" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1273" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1269  %C_ret35_8 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_8, 3

]]></node>
<StgValue><ssdm name="C_ret35_8"/></StgValue>
</operation>

<operation id="1349" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1274" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1270  %D_ret36_8 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_8, 4

]]></node>
<StgValue><ssdm name="D_ret36_8"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1350" st_id="102" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1275" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1271  %tmp_49_9 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret33_8)

]]></node>
<StgValue><ssdm name="tmp_49_9"/></StgValue>
</operation>

<operation id="1351" st_id="102" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1276  %tmp_55_9 = add i32 %tmp_49_9, -1894007588

]]></node>
<StgValue><ssdm name="tmp_55_9"/></StgValue>
</operation>

<operation id="1352" st_id="102" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1277  %tmp_56_9 = add i32 %call_ret11_8, %tmp_55_9

]]></node>
<StgValue><ssdm name="tmp_56_9"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1353" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:404  %tmp_28_36 = xor i32 %W_addr_5_29_loc_assign_4, %W_addr_5_34_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_28_36"/></StgValue>
</operation>

<operation id="1354" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:405  %tmp_29_36 = xor i32 %tmp_28_36, %W_addr_5_23_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_29_36"/></StgValue>
</operation>

<operation id="1355" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:406  %tmp_30_36 = xor i32 %tmp_29_36, %W_addr_5_21_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_30_36"/></StgValue>
</operation>

<operation id="1356" st_id="103" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="411" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:407  %W_addr_5_37_loc_assign_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_36)

]]></node>
<StgValue><ssdm name="W_addr_5_37_loc_assign_4"/></StgValue>
</operation>

<operation id="1357" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="412" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:408  %W_addr_53 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 53

]]></node>
<StgValue><ssdm name="W_addr_53"/></StgValue>
</operation>

<operation id="1358" st_id="103" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="413" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:409  store i32 %W_addr_5_37_loc_assign_4, i32* %W_addr_53, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1359" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1272  %tmp_50_9 = or i32 %D_ret36_8, %C_ret35_8

]]></node>
<StgValue><ssdm name="tmp_50_9"/></StgValue>
</operation>

<operation id="1360" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1273  %tmp_51_9 = and i32 %tmp_50_9, %B_ret34_8

]]></node>
<StgValue><ssdm name="tmp_51_9"/></StgValue>
</operation>

<operation id="1361" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1274  %tmp_52_9 = and i32 %D_ret36_8, %C_ret35_8

]]></node>
<StgValue><ssdm name="tmp_52_9"/></StgValue>
</operation>

<operation id="1362" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1275  %tmp_53_9 = or i32 %tmp_51_9, %tmp_52_9

]]></node>
<StgValue><ssdm name="tmp_53_9"/></StgValue>
</operation>

<operation id="1363" st_id="103" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1278  %tmp_57_9 = add i32 %W_addr_5_33_loc_assign_4, %tmp_56_9

]]></node>
<StgValue><ssdm name="tmp_57_9"/></StgValue>
</operation>

<operation id="1364" st_id="103" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1279  %temp_3_9 = add i32 %tmp_53_9, %tmp_57_9

]]></node>
<StgValue><ssdm name="temp_3_9"/></StgValue>
</operation>

<operation id="1365" st_id="103" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1284" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:1280  %call_ret45_9 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret33_8, i32 %B_ret34_8, i32 %C_ret35_8, i32 %D_ret36_8, i32 %temp_3_9)

]]></node>
<StgValue><ssdm name="call_ret45_9"/></StgValue>
</operation>

<operation id="1366" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1285" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1281  %call_ret11_9 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_9, 0

]]></node>
<StgValue><ssdm name="call_ret11_9"/></StgValue>
</operation>

<operation id="1367" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1286" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1282  %A_ret33_9 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_9, 1

]]></node>
<StgValue><ssdm name="A_ret33_9"/></StgValue>
</operation>

<operation id="1368" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1287" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1283  %B_ret34_9 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_9, 2

]]></node>
<StgValue><ssdm name="B_ret34_9"/></StgValue>
</operation>

<operation id="1369" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1288" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1284  %C_ret35_9 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_9, 3

]]></node>
<StgValue><ssdm name="C_ret35_9"/></StgValue>
</operation>

<operation id="1370" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1289" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1285  %D_ret36_9 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_9, 4

]]></node>
<StgValue><ssdm name="D_ret36_9"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1371" st_id="104" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1290" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1286  %tmp_49_s = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret33_9)

]]></node>
<StgValue><ssdm name="tmp_49_s"/></StgValue>
</operation>

<operation id="1372" st_id="104" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1291  %tmp_55_s = add i32 %tmp_49_s, -1894007588

]]></node>
<StgValue><ssdm name="tmp_55_s"/></StgValue>
</operation>

<operation id="1373" st_id="104" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1292  %tmp_56_s = add i32 %call_ret11_9, %tmp_55_s

]]></node>
<StgValue><ssdm name="tmp_56_s"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1374" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:410  %tmp_28_37 = xor i32 %W_addr_5_30_loc_assign_4, %W_addr_5_35_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_28_37"/></StgValue>
</operation>

<operation id="1375" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:411  %tmp_29_37 = xor i32 %tmp_28_37, %W_addr_5_24_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_29_37"/></StgValue>
</operation>

<operation id="1376" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:412  %tmp_30_37 = xor i32 %tmp_29_37, %W_addr_5_22_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_30_37"/></StgValue>
</operation>

<operation id="1377" st_id="105" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="417" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:413  %W_addr_5_38_loc_assign_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_37)

]]></node>
<StgValue><ssdm name="W_addr_5_38_loc_assign_4"/></StgValue>
</operation>

<operation id="1378" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="418" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:414  %W_addr_54 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 54

]]></node>
<StgValue><ssdm name="W_addr_54"/></StgValue>
</operation>

<operation id="1379" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="419" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:415  store i32 %W_addr_5_38_loc_assign_4, i32* %W_addr_54, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1380" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1287  %tmp_50_s = or i32 %D_ret36_9, %C_ret35_9

]]></node>
<StgValue><ssdm name="tmp_50_s"/></StgValue>
</operation>

<operation id="1381" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1288  %tmp_51_s = and i32 %tmp_50_s, %B_ret34_9

]]></node>
<StgValue><ssdm name="tmp_51_s"/></StgValue>
</operation>

<operation id="1382" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1289  %tmp_52_s = and i32 %D_ret36_9, %C_ret35_9

]]></node>
<StgValue><ssdm name="tmp_52_s"/></StgValue>
</operation>

<operation id="1383" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1290  %tmp_53_s = or i32 %tmp_51_s, %tmp_52_s

]]></node>
<StgValue><ssdm name="tmp_53_s"/></StgValue>
</operation>

<operation id="1384" st_id="105" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1293  %tmp_57_s = add i32 %W_addr_5_34_loc_assign_4, %tmp_56_s

]]></node>
<StgValue><ssdm name="tmp_57_s"/></StgValue>
</operation>

<operation id="1385" st_id="105" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1294  %temp_3_s = add i32 %tmp_53_s, %tmp_57_s

]]></node>
<StgValue><ssdm name="temp_3_s"/></StgValue>
</operation>

<operation id="1386" st_id="105" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1299" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:1295  %call_ret45_s = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret33_9, i32 %B_ret34_9, i32 %C_ret35_9, i32 %D_ret36_9, i32 %temp_3_s)

]]></node>
<StgValue><ssdm name="call_ret45_s"/></StgValue>
</operation>

<operation id="1387" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1300" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1296  %call_ret11_s = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_s, 0

]]></node>
<StgValue><ssdm name="call_ret11_s"/></StgValue>
</operation>

<operation id="1388" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1301" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1297  %A_ret33_s = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_s, 1

]]></node>
<StgValue><ssdm name="A_ret33_s"/></StgValue>
</operation>

<operation id="1389" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1302" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1298  %B_ret34_s = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_s, 2

]]></node>
<StgValue><ssdm name="B_ret34_s"/></StgValue>
</operation>

<operation id="1390" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1303" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1299  %C_ret35_s = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_s, 3

]]></node>
<StgValue><ssdm name="C_ret35_s"/></StgValue>
</operation>

<operation id="1391" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1304" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1300  %D_ret36_s = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_s, 4

]]></node>
<StgValue><ssdm name="D_ret36_s"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1392" st_id="106" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1305" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1301  %tmp_49_10 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret33_s)

]]></node>
<StgValue><ssdm name="tmp_49_10"/></StgValue>
</operation>

<operation id="1393" st_id="106" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1306  %tmp_55_10 = add i32 %tmp_49_10, -1894007588

]]></node>
<StgValue><ssdm name="tmp_55_10"/></StgValue>
</operation>

<operation id="1394" st_id="106" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1307  %tmp_56_10 = add i32 %call_ret11_s, %tmp_55_10

]]></node>
<StgValue><ssdm name="tmp_56_10"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1395" st_id="107" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:416  %tmp_28_38 = xor i32 %W_addr_5_31_loc_assign_4, %W_addr_5_36_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_28_38"/></StgValue>
</operation>

<operation id="1396" st_id="107" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:417  %tmp_29_38 = xor i32 %tmp_28_38, %W_addr_5_25_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_29_38"/></StgValue>
</operation>

<operation id="1397" st_id="107" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:418  %tmp_30_38 = xor i32 %tmp_29_38, %W_addr_5_23_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_30_38"/></StgValue>
</operation>

<operation id="1398" st_id="107" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="423" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:419  %W_addr_5_39_loc_assign_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_38)

]]></node>
<StgValue><ssdm name="W_addr_5_39_loc_assign_4"/></StgValue>
</operation>

<operation id="1399" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="424" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:420  %W_addr_55 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 55

]]></node>
<StgValue><ssdm name="W_addr_55"/></StgValue>
</operation>

<operation id="1400" st_id="107" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="425" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:421  store i32 %W_addr_5_39_loc_assign_4, i32* %W_addr_55, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1401" st_id="107" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1302  %tmp_50_10 = or i32 %D_ret36_s, %C_ret35_s

]]></node>
<StgValue><ssdm name="tmp_50_10"/></StgValue>
</operation>

<operation id="1402" st_id="107" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1303  %tmp_51_10 = and i32 %tmp_50_10, %B_ret34_s

]]></node>
<StgValue><ssdm name="tmp_51_10"/></StgValue>
</operation>

<operation id="1403" st_id="107" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1304  %tmp_52_10 = and i32 %D_ret36_s, %C_ret35_s

]]></node>
<StgValue><ssdm name="tmp_52_10"/></StgValue>
</operation>

<operation id="1404" st_id="107" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1305  %tmp_53_10 = or i32 %tmp_51_10, %tmp_52_10

]]></node>
<StgValue><ssdm name="tmp_53_10"/></StgValue>
</operation>

<operation id="1405" st_id="107" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1308  %tmp_57_10 = add i32 %W_addr_5_35_loc_assign_4, %tmp_56_10

]]></node>
<StgValue><ssdm name="tmp_57_10"/></StgValue>
</operation>

<operation id="1406" st_id="107" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1309  %temp_3_10 = add i32 %tmp_53_10, %tmp_57_10

]]></node>
<StgValue><ssdm name="temp_3_10"/></StgValue>
</operation>

<operation id="1407" st_id="107" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1314" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:1310  %call_ret45_10 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret33_s, i32 %B_ret34_s, i32 %C_ret35_s, i32 %D_ret36_s, i32 %temp_3_10)

]]></node>
<StgValue><ssdm name="call_ret45_10"/></StgValue>
</operation>

<operation id="1408" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1315" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1311  %call_ret11_10 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_10, 0

]]></node>
<StgValue><ssdm name="call_ret11_10"/></StgValue>
</operation>

<operation id="1409" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1316" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1312  %A_ret33_10 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_10, 1

]]></node>
<StgValue><ssdm name="A_ret33_10"/></StgValue>
</operation>

<operation id="1410" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1317" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1313  %B_ret34_10 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_10, 2

]]></node>
<StgValue><ssdm name="B_ret34_10"/></StgValue>
</operation>

<operation id="1411" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1318" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1314  %C_ret35_10 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_10, 3

]]></node>
<StgValue><ssdm name="C_ret35_10"/></StgValue>
</operation>

<operation id="1412" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1319" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1315  %D_ret36_10 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_10, 4

]]></node>
<StgValue><ssdm name="D_ret36_10"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1413" st_id="108" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1320" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1316  %tmp_49_11 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret33_10)

]]></node>
<StgValue><ssdm name="tmp_49_11"/></StgValue>
</operation>

<operation id="1414" st_id="108" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1321  %tmp_55_11 = add i32 %tmp_49_11, -1894007588

]]></node>
<StgValue><ssdm name="tmp_55_11"/></StgValue>
</operation>

<operation id="1415" st_id="108" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1322  %tmp_56_11 = add i32 %call_ret11_10, %tmp_55_11

]]></node>
<StgValue><ssdm name="tmp_56_11"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1416" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:422  %tmp_28_39 = xor i32 %W_addr_5_32_loc_assign_4, %W_addr_5_37_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_28_39"/></StgValue>
</operation>

<operation id="1417" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:423  %tmp_29_39 = xor i32 %tmp_28_39, %W_addr_5_26_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_29_39"/></StgValue>
</operation>

<operation id="1418" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:424  %tmp_30_39 = xor i32 %tmp_29_39, %W_addr_5_24_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_30_39"/></StgValue>
</operation>

<operation id="1419" st_id="109" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="429" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:425  %W_addr_5_40_loc_assign_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_39)

]]></node>
<StgValue><ssdm name="W_addr_5_40_loc_assign_4"/></StgValue>
</operation>

<operation id="1420" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="430" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:426  %W_addr_56 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 56

]]></node>
<StgValue><ssdm name="W_addr_56"/></StgValue>
</operation>

<operation id="1421" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="431" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:427  store i32 %W_addr_5_40_loc_assign_4, i32* %W_addr_56, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1422" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1317  %tmp_50_11 = or i32 %D_ret36_10, %C_ret35_10

]]></node>
<StgValue><ssdm name="tmp_50_11"/></StgValue>
</operation>

<operation id="1423" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1318  %tmp_51_11 = and i32 %tmp_50_11, %B_ret34_10

]]></node>
<StgValue><ssdm name="tmp_51_11"/></StgValue>
</operation>

<operation id="1424" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1319  %tmp_52_11 = and i32 %D_ret36_10, %C_ret35_10

]]></node>
<StgValue><ssdm name="tmp_52_11"/></StgValue>
</operation>

<operation id="1425" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1320  %tmp_53_11 = or i32 %tmp_51_11, %tmp_52_11

]]></node>
<StgValue><ssdm name="tmp_53_11"/></StgValue>
</operation>

<operation id="1426" st_id="109" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1323  %tmp_57_11 = add i32 %W_addr_5_36_loc_assign_4, %tmp_56_11

]]></node>
<StgValue><ssdm name="tmp_57_11"/></StgValue>
</operation>

<operation id="1427" st_id="109" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1324  %temp_3_11 = add i32 %tmp_53_11, %tmp_57_11

]]></node>
<StgValue><ssdm name="temp_3_11"/></StgValue>
</operation>

<operation id="1428" st_id="109" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1329" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:1325  %call_ret45_11 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret33_10, i32 %B_ret34_10, i32 %C_ret35_10, i32 %D_ret36_10, i32 %temp_3_11)

]]></node>
<StgValue><ssdm name="call_ret45_11"/></StgValue>
</operation>

<operation id="1429" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1330" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1326  %call_ret11_11 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_11, 0

]]></node>
<StgValue><ssdm name="call_ret11_11"/></StgValue>
</operation>

<operation id="1430" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1331" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1327  %A_ret33_11 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_11, 1

]]></node>
<StgValue><ssdm name="A_ret33_11"/></StgValue>
</operation>

<operation id="1431" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1332" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1328  %B_ret34_11 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_11, 2

]]></node>
<StgValue><ssdm name="B_ret34_11"/></StgValue>
</operation>

<operation id="1432" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1333" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1329  %C_ret35_11 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_11, 3

]]></node>
<StgValue><ssdm name="C_ret35_11"/></StgValue>
</operation>

<operation id="1433" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1334" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1330  %D_ret36_11 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_11, 4

]]></node>
<StgValue><ssdm name="D_ret36_11"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1434" st_id="110" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1335" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1331  %tmp_49_12 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret33_11)

]]></node>
<StgValue><ssdm name="tmp_49_12"/></StgValue>
</operation>

<operation id="1435" st_id="110" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1336  %tmp_55_12 = add i32 %tmp_49_12, -1894007588

]]></node>
<StgValue><ssdm name="tmp_55_12"/></StgValue>
</operation>

<operation id="1436" st_id="110" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1337  %tmp_56_12 = add i32 %call_ret11_11, %tmp_55_12

]]></node>
<StgValue><ssdm name="tmp_56_12"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1437" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:428  %tmp_28_40 = xor i32 %W_addr_5_33_loc_assign_4, %W_addr_5_38_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_28_40"/></StgValue>
</operation>

<operation id="1438" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:429  %tmp_29_40 = xor i32 %tmp_28_40, %W_addr_5_27_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_29_40"/></StgValue>
</operation>

<operation id="1439" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:430  %tmp_30_40 = xor i32 %tmp_29_40, %W_addr_5_25_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_30_40"/></StgValue>
</operation>

<operation id="1440" st_id="111" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="435" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:431  %W_addr_5_41_loc_assign_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_40)

]]></node>
<StgValue><ssdm name="W_addr_5_41_loc_assign_4"/></StgValue>
</operation>

<operation id="1441" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="436" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:432  %W_addr_57 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 57

]]></node>
<StgValue><ssdm name="W_addr_57"/></StgValue>
</operation>

<operation id="1442" st_id="111" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="437" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:433  store i32 %W_addr_5_41_loc_assign_4, i32* %W_addr_57, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1443" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1332  %tmp_50_12 = or i32 %D_ret36_11, %C_ret35_11

]]></node>
<StgValue><ssdm name="tmp_50_12"/></StgValue>
</operation>

<operation id="1444" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1333  %tmp_51_12 = and i32 %tmp_50_12, %B_ret34_11

]]></node>
<StgValue><ssdm name="tmp_51_12"/></StgValue>
</operation>

<operation id="1445" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1334  %tmp_52_12 = and i32 %D_ret36_11, %C_ret35_11

]]></node>
<StgValue><ssdm name="tmp_52_12"/></StgValue>
</operation>

<operation id="1446" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1335  %tmp_53_12 = or i32 %tmp_51_12, %tmp_52_12

]]></node>
<StgValue><ssdm name="tmp_53_12"/></StgValue>
</operation>

<operation id="1447" st_id="111" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1338  %tmp_57_12 = add i32 %W_addr_5_37_loc_assign_4, %tmp_56_12

]]></node>
<StgValue><ssdm name="tmp_57_12"/></StgValue>
</operation>

<operation id="1448" st_id="111" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1339  %temp_3_12 = add i32 %tmp_53_12, %tmp_57_12

]]></node>
<StgValue><ssdm name="temp_3_12"/></StgValue>
</operation>

<operation id="1449" st_id="111" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1344" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:1340  %call_ret45_12 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret33_11, i32 %B_ret34_11, i32 %C_ret35_11, i32 %D_ret36_11, i32 %temp_3_12)

]]></node>
<StgValue><ssdm name="call_ret45_12"/></StgValue>
</operation>

<operation id="1450" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1345" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1341  %call_ret11_12 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_12, 0

]]></node>
<StgValue><ssdm name="call_ret11_12"/></StgValue>
</operation>

<operation id="1451" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1346" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1342  %A_ret33_12 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_12, 1

]]></node>
<StgValue><ssdm name="A_ret33_12"/></StgValue>
</operation>

<operation id="1452" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1347" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1343  %B_ret34_12 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_12, 2

]]></node>
<StgValue><ssdm name="B_ret34_12"/></StgValue>
</operation>

<operation id="1453" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1348" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1344  %C_ret35_12 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_12, 3

]]></node>
<StgValue><ssdm name="C_ret35_12"/></StgValue>
</operation>

<operation id="1454" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1349" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1345  %D_ret36_12 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_12, 4

]]></node>
<StgValue><ssdm name="D_ret36_12"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1455" st_id="112" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1350" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1346  %tmp_49_13 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret33_12)

]]></node>
<StgValue><ssdm name="tmp_49_13"/></StgValue>
</operation>

<operation id="1456" st_id="112" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1351  %tmp_55_13 = add i32 %tmp_49_13, -1894007588

]]></node>
<StgValue><ssdm name="tmp_55_13"/></StgValue>
</operation>

<operation id="1457" st_id="112" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1352  %tmp_56_13 = add i32 %call_ret11_12, %tmp_55_13

]]></node>
<StgValue><ssdm name="tmp_56_13"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1458" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:434  %tmp_28_41 = xor i32 %W_addr_5_34_loc_assign_4, %W_addr_5_39_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_28_41"/></StgValue>
</operation>

<operation id="1459" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:435  %tmp_29_41 = xor i32 %tmp_28_41, %W_addr_5_28_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_29_41"/></StgValue>
</operation>

<operation id="1460" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:436  %tmp_30_41 = xor i32 %tmp_29_41, %W_addr_5_26_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_30_41"/></StgValue>
</operation>

<operation id="1461" st_id="113" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="441" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:437  %W_addr_5_42_loc_assign_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_41)

]]></node>
<StgValue><ssdm name="W_addr_5_42_loc_assign_4"/></StgValue>
</operation>

<operation id="1462" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="442" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:438  %W_addr_58 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 58

]]></node>
<StgValue><ssdm name="W_addr_58"/></StgValue>
</operation>

<operation id="1463" st_id="113" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:439  store i32 %W_addr_5_42_loc_assign_4, i32* %W_addr_58, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1464" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1347  %tmp_50_13 = or i32 %D_ret36_12, %C_ret35_12

]]></node>
<StgValue><ssdm name="tmp_50_13"/></StgValue>
</operation>

<operation id="1465" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1348  %tmp_51_13 = and i32 %tmp_50_13, %B_ret34_12

]]></node>
<StgValue><ssdm name="tmp_51_13"/></StgValue>
</operation>

<operation id="1466" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1349  %tmp_52_13 = and i32 %D_ret36_12, %C_ret35_12

]]></node>
<StgValue><ssdm name="tmp_52_13"/></StgValue>
</operation>

<operation id="1467" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1350  %tmp_53_13 = or i32 %tmp_51_13, %tmp_52_13

]]></node>
<StgValue><ssdm name="tmp_53_13"/></StgValue>
</operation>

<operation id="1468" st_id="113" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1353  %tmp_57_13 = add i32 %W_addr_5_38_loc_assign_4, %tmp_56_13

]]></node>
<StgValue><ssdm name="tmp_57_13"/></StgValue>
</operation>

<operation id="1469" st_id="113" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1354  %temp_3_13 = add i32 %tmp_53_13, %tmp_57_13

]]></node>
<StgValue><ssdm name="temp_3_13"/></StgValue>
</operation>

<operation id="1470" st_id="113" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1359" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:1355  %call_ret45_13 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret33_12, i32 %B_ret34_12, i32 %C_ret35_12, i32 %D_ret36_12, i32 %temp_3_13)

]]></node>
<StgValue><ssdm name="call_ret45_13"/></StgValue>
</operation>

<operation id="1471" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1360" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1356  %call_ret11_13 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_13, 0

]]></node>
<StgValue><ssdm name="call_ret11_13"/></StgValue>
</operation>

<operation id="1472" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1361" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1357  %A_ret33_13 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_13, 1

]]></node>
<StgValue><ssdm name="A_ret33_13"/></StgValue>
</operation>

<operation id="1473" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1362" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1358  %B_ret34_13 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_13, 2

]]></node>
<StgValue><ssdm name="B_ret34_13"/></StgValue>
</operation>

<operation id="1474" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1363" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1359  %C_ret35_13 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_13, 3

]]></node>
<StgValue><ssdm name="C_ret35_13"/></StgValue>
</operation>

<operation id="1475" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1364" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1360  %D_ret36_13 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_13, 4

]]></node>
<StgValue><ssdm name="D_ret36_13"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1476" st_id="114" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1365" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1361  %tmp_49_14 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret33_13)

]]></node>
<StgValue><ssdm name="tmp_49_14"/></StgValue>
</operation>

<operation id="1477" st_id="114" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1366  %tmp_55_14 = add i32 %tmp_49_14, -1894007588

]]></node>
<StgValue><ssdm name="tmp_55_14"/></StgValue>
</operation>

<operation id="1478" st_id="114" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1367  %tmp_56_14 = add i32 %call_ret11_13, %tmp_55_14

]]></node>
<StgValue><ssdm name="tmp_56_14"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1479" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:440  %tmp_28_42 = xor i32 %W_addr_5_35_loc_assign_4, %W_addr_5_40_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_28_42"/></StgValue>
</operation>

<operation id="1480" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:441  %tmp_29_42 = xor i32 %tmp_28_42, %W_addr_5_29_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_29_42"/></StgValue>
</operation>

<operation id="1481" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:442  %tmp_30_42 = xor i32 %tmp_29_42, %W_addr_5_27_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_30_42"/></StgValue>
</operation>

<operation id="1482" st_id="115" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="447" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:443  %W_addr_5_43_loc_assign_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_42)

]]></node>
<StgValue><ssdm name="W_addr_5_43_loc_assign_4"/></StgValue>
</operation>

<operation id="1483" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="448" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:444  %W_addr_59 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 59

]]></node>
<StgValue><ssdm name="W_addr_59"/></StgValue>
</operation>

<operation id="1484" st_id="115" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="449" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:445  store i32 %W_addr_5_43_loc_assign_4, i32* %W_addr_59, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1485" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1362  %tmp_50_14 = or i32 %D_ret36_13, %C_ret35_13

]]></node>
<StgValue><ssdm name="tmp_50_14"/></StgValue>
</operation>

<operation id="1486" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1363  %tmp_51_14 = and i32 %tmp_50_14, %B_ret34_13

]]></node>
<StgValue><ssdm name="tmp_51_14"/></StgValue>
</operation>

<operation id="1487" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1364  %tmp_52_14 = and i32 %D_ret36_13, %C_ret35_13

]]></node>
<StgValue><ssdm name="tmp_52_14"/></StgValue>
</operation>

<operation id="1488" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1365  %tmp_53_14 = or i32 %tmp_51_14, %tmp_52_14

]]></node>
<StgValue><ssdm name="tmp_53_14"/></StgValue>
</operation>

<operation id="1489" st_id="115" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1368  %tmp_57_14 = add i32 %W_addr_5_39_loc_assign_4, %tmp_56_14

]]></node>
<StgValue><ssdm name="tmp_57_14"/></StgValue>
</operation>

<operation id="1490" st_id="115" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1369  %temp_3_14 = add i32 %tmp_53_14, %tmp_57_14

]]></node>
<StgValue><ssdm name="temp_3_14"/></StgValue>
</operation>

<operation id="1491" st_id="115" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1374" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:1370  %call_ret45_14 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret33_13, i32 %B_ret34_13, i32 %C_ret35_13, i32 %D_ret36_13, i32 %temp_3_14)

]]></node>
<StgValue><ssdm name="call_ret45_14"/></StgValue>
</operation>

<operation id="1492" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1375" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1371  %call_ret11_14 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_14, 0

]]></node>
<StgValue><ssdm name="call_ret11_14"/></StgValue>
</operation>

<operation id="1493" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1376" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1372  %A_ret33_14 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_14, 1

]]></node>
<StgValue><ssdm name="A_ret33_14"/></StgValue>
</operation>

<operation id="1494" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1377" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1373  %B_ret34_14 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_14, 2

]]></node>
<StgValue><ssdm name="B_ret34_14"/></StgValue>
</operation>

<operation id="1495" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1378" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1374  %C_ret35_14 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_14, 3

]]></node>
<StgValue><ssdm name="C_ret35_14"/></StgValue>
</operation>

<operation id="1496" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1379" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1375  %D_ret36_14 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_14, 4

]]></node>
<StgValue><ssdm name="D_ret36_14"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1497" st_id="116" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1380" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1376  %tmp_49_15 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret33_14)

]]></node>
<StgValue><ssdm name="tmp_49_15"/></StgValue>
</operation>

<operation id="1498" st_id="116" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1381  %tmp_55_15 = add i32 %tmp_49_15, -1894007588

]]></node>
<StgValue><ssdm name="tmp_55_15"/></StgValue>
</operation>

<operation id="1499" st_id="116" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1382  %tmp_56_15 = add i32 %call_ret11_14, %tmp_55_15

]]></node>
<StgValue><ssdm name="tmp_56_15"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1500" st_id="117" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:446  %tmp_28_43 = xor i32 %W_addr_5_36_loc_assign_4, %W_addr_5_41_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_28_43"/></StgValue>
</operation>

<operation id="1501" st_id="117" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:447  %tmp_29_43 = xor i32 %tmp_28_43, %W_addr_5_30_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_29_43"/></StgValue>
</operation>

<operation id="1502" st_id="117" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:448  %tmp_30_43 = xor i32 %tmp_29_43, %W_addr_5_28_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_30_43"/></StgValue>
</operation>

<operation id="1503" st_id="117" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="453" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:449  %W_addr_5_44_loc_assign_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_43)

]]></node>
<StgValue><ssdm name="W_addr_5_44_loc_assign_4"/></StgValue>
</operation>

<operation id="1504" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="454" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:450  %W_addr_60 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 60

]]></node>
<StgValue><ssdm name="W_addr_60"/></StgValue>
</operation>

<operation id="1505" st_id="117" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="455" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:451  store i32 %W_addr_5_44_loc_assign_4, i32* %W_addr_60, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1506" st_id="117" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1377  %tmp_50_15 = or i32 %D_ret36_14, %C_ret35_14

]]></node>
<StgValue><ssdm name="tmp_50_15"/></StgValue>
</operation>

<operation id="1507" st_id="117" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1378  %tmp_51_15 = and i32 %tmp_50_15, %B_ret34_14

]]></node>
<StgValue><ssdm name="tmp_51_15"/></StgValue>
</operation>

<operation id="1508" st_id="117" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1379  %tmp_52_15 = and i32 %D_ret36_14, %C_ret35_14

]]></node>
<StgValue><ssdm name="tmp_52_15"/></StgValue>
</operation>

<operation id="1509" st_id="117" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1380  %tmp_53_15 = or i32 %tmp_51_15, %tmp_52_15

]]></node>
<StgValue><ssdm name="tmp_53_15"/></StgValue>
</operation>

<operation id="1510" st_id="117" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1383  %tmp_57_15 = add i32 %W_addr_5_40_loc_assign_4, %tmp_56_15

]]></node>
<StgValue><ssdm name="tmp_57_15"/></StgValue>
</operation>

<operation id="1511" st_id="117" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1384  %temp_3_15 = add i32 %tmp_53_15, %tmp_57_15

]]></node>
<StgValue><ssdm name="temp_3_15"/></StgValue>
</operation>

<operation id="1512" st_id="117" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1389" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:1385  %call_ret45_15 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret33_14, i32 %B_ret34_14, i32 %C_ret35_14, i32 %D_ret36_14, i32 %temp_3_15)

]]></node>
<StgValue><ssdm name="call_ret45_15"/></StgValue>
</operation>

<operation id="1513" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1390" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1386  %call_ret11_15 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_15, 0

]]></node>
<StgValue><ssdm name="call_ret11_15"/></StgValue>
</operation>

<operation id="1514" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1391" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1387  %A_ret33_15 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_15, 1

]]></node>
<StgValue><ssdm name="A_ret33_15"/></StgValue>
</operation>

<operation id="1515" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1392" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1388  %B_ret34_15 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_15, 2

]]></node>
<StgValue><ssdm name="B_ret34_15"/></StgValue>
</operation>

<operation id="1516" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1393" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1389  %C_ret35_15 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_15, 3

]]></node>
<StgValue><ssdm name="C_ret35_15"/></StgValue>
</operation>

<operation id="1517" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1394" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1390  %D_ret36_15 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_15, 4

]]></node>
<StgValue><ssdm name="D_ret36_15"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1518" st_id="118" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1395" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1391  %tmp_49_16 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret33_15)

]]></node>
<StgValue><ssdm name="tmp_49_16"/></StgValue>
</operation>

<operation id="1519" st_id="118" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1396  %tmp_55_16 = add i32 %tmp_49_16, -1894007588

]]></node>
<StgValue><ssdm name="tmp_55_16"/></StgValue>
</operation>

<operation id="1520" st_id="118" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1397  %tmp_56_16 = add i32 %call_ret11_15, %tmp_55_16

]]></node>
<StgValue><ssdm name="tmp_56_16"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1521" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:452  %tmp_28_44 = xor i32 %W_addr_5_37_loc_assign_4, %W_addr_5_42_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_28_44"/></StgValue>
</operation>

<operation id="1522" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:453  %tmp_29_44 = xor i32 %tmp_28_44, %W_addr_5_31_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_29_44"/></StgValue>
</operation>

<operation id="1523" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:454  %tmp_30_44 = xor i32 %tmp_29_44, %W_addr_5_29_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_30_44"/></StgValue>
</operation>

<operation id="1524" st_id="119" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="459" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:455  %W_addr_5_45_loc_assign_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_44)

]]></node>
<StgValue><ssdm name="W_addr_5_45_loc_assign_4"/></StgValue>
</operation>

<operation id="1525" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="460" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:456  %W_addr_61 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 61

]]></node>
<StgValue><ssdm name="W_addr_61"/></StgValue>
</operation>

<operation id="1526" st_id="119" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="461" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:457  store i32 %W_addr_5_45_loc_assign_4, i32* %W_addr_61, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1527" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1392  %tmp_50_16 = or i32 %D_ret36_15, %C_ret35_15

]]></node>
<StgValue><ssdm name="tmp_50_16"/></StgValue>
</operation>

<operation id="1528" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1393  %tmp_51_16 = and i32 %tmp_50_16, %B_ret34_15

]]></node>
<StgValue><ssdm name="tmp_51_16"/></StgValue>
</operation>

<operation id="1529" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1394  %tmp_52_16 = and i32 %D_ret36_15, %C_ret35_15

]]></node>
<StgValue><ssdm name="tmp_52_16"/></StgValue>
</operation>

<operation id="1530" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1395  %tmp_53_16 = or i32 %tmp_51_16, %tmp_52_16

]]></node>
<StgValue><ssdm name="tmp_53_16"/></StgValue>
</operation>

<operation id="1531" st_id="119" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1398  %tmp_57_16 = add i32 %W_addr_5_41_loc_assign_4, %tmp_56_16

]]></node>
<StgValue><ssdm name="tmp_57_16"/></StgValue>
</operation>

<operation id="1532" st_id="119" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1399  %temp_3_16 = add i32 %tmp_53_16, %tmp_57_16

]]></node>
<StgValue><ssdm name="temp_3_16"/></StgValue>
</operation>

<operation id="1533" st_id="119" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1404" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:1400  %call_ret45_16 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret33_15, i32 %B_ret34_15, i32 %C_ret35_15, i32 %D_ret36_15, i32 %temp_3_16)

]]></node>
<StgValue><ssdm name="call_ret45_16"/></StgValue>
</operation>

<operation id="1534" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1405" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1401  %call_ret11_16 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_16, 0

]]></node>
<StgValue><ssdm name="call_ret11_16"/></StgValue>
</operation>

<operation id="1535" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1406" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1402  %A_ret33_16 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_16, 1

]]></node>
<StgValue><ssdm name="A_ret33_16"/></StgValue>
</operation>

<operation id="1536" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1407" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1403  %B_ret34_16 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_16, 2

]]></node>
<StgValue><ssdm name="B_ret34_16"/></StgValue>
</operation>

<operation id="1537" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1408" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1404  %C_ret35_16 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_16, 3

]]></node>
<StgValue><ssdm name="C_ret35_16"/></StgValue>
</operation>

<operation id="1538" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1409" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1405  %D_ret36_16 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_16, 4

]]></node>
<StgValue><ssdm name="D_ret36_16"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1539" st_id="120" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1410" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1406  %tmp_49_17 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret33_16)

]]></node>
<StgValue><ssdm name="tmp_49_17"/></StgValue>
</operation>

<operation id="1540" st_id="120" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1411  %tmp_55_17 = add i32 %tmp_49_17, -1894007588

]]></node>
<StgValue><ssdm name="tmp_55_17"/></StgValue>
</operation>

<operation id="1541" st_id="120" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1412  %tmp_56_17 = add i32 %call_ret11_16, %tmp_55_17

]]></node>
<StgValue><ssdm name="tmp_56_17"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1542" st_id="121" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:458  %tmp_28_45 = xor i32 %W_addr_5_38_loc_assign_4, %W_addr_5_43_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_28_45"/></StgValue>
</operation>

<operation id="1543" st_id="121" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:459  %tmp_29_45 = xor i32 %tmp_28_45, %W_addr_5_32_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_29_45"/></StgValue>
</operation>

<operation id="1544" st_id="121" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:460  %tmp_30_45 = xor i32 %tmp_29_45, %W_addr_5_30_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_30_45"/></StgValue>
</operation>

<operation id="1545" st_id="121" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="465" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:461  %W_addr_5_46_loc_assign_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_45)

]]></node>
<StgValue><ssdm name="W_addr_5_46_loc_assign_4"/></StgValue>
</operation>

<operation id="1546" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="466" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:462  %W_addr_62 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 62

]]></node>
<StgValue><ssdm name="W_addr_62"/></StgValue>
</operation>

<operation id="1547" st_id="121" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="467" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:463  store i32 %W_addr_5_46_loc_assign_4, i32* %W_addr_62, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1548" st_id="121" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1407  %tmp_50_17 = or i32 %D_ret36_16, %C_ret35_16

]]></node>
<StgValue><ssdm name="tmp_50_17"/></StgValue>
</operation>

<operation id="1549" st_id="121" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1408  %tmp_51_17 = and i32 %tmp_50_17, %B_ret34_16

]]></node>
<StgValue><ssdm name="tmp_51_17"/></StgValue>
</operation>

<operation id="1550" st_id="121" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1409  %tmp_52_17 = and i32 %D_ret36_16, %C_ret35_16

]]></node>
<StgValue><ssdm name="tmp_52_17"/></StgValue>
</operation>

<operation id="1551" st_id="121" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1410  %tmp_53_17 = or i32 %tmp_51_17, %tmp_52_17

]]></node>
<StgValue><ssdm name="tmp_53_17"/></StgValue>
</operation>

<operation id="1552" st_id="121" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1413  %tmp_57_17 = add i32 %W_addr_5_42_loc_assign_4, %tmp_56_17

]]></node>
<StgValue><ssdm name="tmp_57_17"/></StgValue>
</operation>

<operation id="1553" st_id="121" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1414  %temp_3_17 = add i32 %tmp_53_17, %tmp_57_17

]]></node>
<StgValue><ssdm name="temp_3_17"/></StgValue>
</operation>

<operation id="1554" st_id="121" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1419" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:1415  %call_ret45_17 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret33_16, i32 %B_ret34_16, i32 %C_ret35_16, i32 %D_ret36_16, i32 %temp_3_17)

]]></node>
<StgValue><ssdm name="call_ret45_17"/></StgValue>
</operation>

<operation id="1555" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1420" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1416  %call_ret11_17 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_17, 0

]]></node>
<StgValue><ssdm name="call_ret11_17"/></StgValue>
</operation>

<operation id="1556" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1421" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1417  %A_ret33_17 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_17, 1

]]></node>
<StgValue><ssdm name="A_ret33_17"/></StgValue>
</operation>

<operation id="1557" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1422" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1418  %B_ret34_17 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_17, 2

]]></node>
<StgValue><ssdm name="B_ret34_17"/></StgValue>
</operation>

<operation id="1558" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1423" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1419  %C_ret35_17 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_17, 3

]]></node>
<StgValue><ssdm name="C_ret35_17"/></StgValue>
</operation>

<operation id="1559" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1424" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1420  %D_ret36_17 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_17, 4

]]></node>
<StgValue><ssdm name="D_ret36_17"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1560" st_id="122" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1425" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1421  %tmp_49_18 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret33_17)

]]></node>
<StgValue><ssdm name="tmp_49_18"/></StgValue>
</operation>

<operation id="1561" st_id="122" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1426  %tmp_55_18 = add i32 %tmp_49_18, -1894007588

]]></node>
<StgValue><ssdm name="tmp_55_18"/></StgValue>
</operation>

<operation id="1562" st_id="122" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1427  %tmp_56_18 = add i32 %call_ret11_17, %tmp_55_18

]]></node>
<StgValue><ssdm name="tmp_56_18"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1563" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:464  %tmp_28_46 = xor i32 %W_addr_5_39_loc_assign_4, %W_addr_5_44_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_28_46"/></StgValue>
</operation>

<operation id="1564" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:465  %tmp_29_46 = xor i32 %tmp_28_46, %W_addr_5_33_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_29_46"/></StgValue>
</operation>

<operation id="1565" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:466  %tmp_30_46 = xor i32 %tmp_29_46, %W_addr_5_31_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_30_46"/></StgValue>
</operation>

<operation id="1566" st_id="123" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="471" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:467  %W_addr_5_47_loc_assign_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_46)

]]></node>
<StgValue><ssdm name="W_addr_5_47_loc_assign_4"/></StgValue>
</operation>

<operation id="1567" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="472" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:468  %W_addr_63 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 63

]]></node>
<StgValue><ssdm name="W_addr_63"/></StgValue>
</operation>

<operation id="1568" st_id="123" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="473" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:469  store i32 %W_addr_5_47_loc_assign_4, i32* %W_addr_63, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1569" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1422  %tmp_50_18 = or i32 %D_ret36_17, %C_ret35_17

]]></node>
<StgValue><ssdm name="tmp_50_18"/></StgValue>
</operation>

<operation id="1570" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1423  %tmp_51_18 = and i32 %tmp_50_18, %B_ret34_17

]]></node>
<StgValue><ssdm name="tmp_51_18"/></StgValue>
</operation>

<operation id="1571" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1424  %tmp_52_18 = and i32 %D_ret36_17, %C_ret35_17

]]></node>
<StgValue><ssdm name="tmp_52_18"/></StgValue>
</operation>

<operation id="1572" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1425  %tmp_53_18 = or i32 %tmp_51_18, %tmp_52_18

]]></node>
<StgValue><ssdm name="tmp_53_18"/></StgValue>
</operation>

<operation id="1573" st_id="123" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1428  %tmp_57_18 = add i32 %W_addr_5_43_loc_assign_4, %tmp_56_18

]]></node>
<StgValue><ssdm name="tmp_57_18"/></StgValue>
</operation>

<operation id="1574" st_id="123" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1429  %temp_3_18 = add i32 %tmp_53_18, %tmp_57_18

]]></node>
<StgValue><ssdm name="temp_3_18"/></StgValue>
</operation>

<operation id="1575" st_id="123" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1434" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:1430  %call_ret45_18 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret33_17, i32 %B_ret34_17, i32 %C_ret35_17, i32 %D_ret36_17, i32 %temp_3_18)

]]></node>
<StgValue><ssdm name="call_ret45_18"/></StgValue>
</operation>

<operation id="1576" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1435" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1431  %call_ret11_18 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_18, 0

]]></node>
<StgValue><ssdm name="call_ret11_18"/></StgValue>
</operation>

<operation id="1577" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1436" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1432  %A_ret33_18 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_18, 1

]]></node>
<StgValue><ssdm name="A_ret33_18"/></StgValue>
</operation>

<operation id="1578" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1437" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1433  %B_ret34_18 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_18, 2

]]></node>
<StgValue><ssdm name="B_ret34_18"/></StgValue>
</operation>

<operation id="1579" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1438" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1434  %C_ret35_18 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_18, 3

]]></node>
<StgValue><ssdm name="C_ret35_18"/></StgValue>
</operation>

<operation id="1580" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1439" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1435  %D_ret36_18 = extractvalue { i32, i32, i32, i32, i32 } %call_ret45_18, 4

]]></node>
<StgValue><ssdm name="D_ret36_18"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1581" st_id="124" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1440" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1436  %tmp_26 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret33_18)

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="1582" st_id="124" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1437  %tmp_27 = xor i32 %C_ret35_18, %B_ret34_18

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="1583" st_id="124" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1438  %tmp_28 = xor i32 %tmp_27, %D_ret36_18

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1584" st_id="124" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1439  %tmp_29 = add i32 %tmp_26, -899497514

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="1585" st_id="124" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1440  %tmp_30 = add i32 %tmp_28, %tmp_29

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1586" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:470  %tmp_28_47 = xor i32 %W_addr_5_40_loc_assign_4, %W_addr_5_45_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_28_47"/></StgValue>
</operation>

<operation id="1587" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:471  %tmp_29_47 = xor i32 %tmp_28_47, %W_addr_5_34_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_29_47"/></StgValue>
</operation>

<operation id="1588" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:472  %tmp_30_47 = xor i32 %tmp_29_47, %W_addr_5_32_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_30_47"/></StgValue>
</operation>

<operation id="1589" st_id="125" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="477" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:473  %W_addr_5_48_loc_assign_3 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_47)

]]></node>
<StgValue><ssdm name="W_addr_5_48_loc_assign_3"/></StgValue>
</operation>

<operation id="1590" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="478" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:474  %W_addr_64 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 64

]]></node>
<StgValue><ssdm name="W_addr_64"/></StgValue>
</operation>

<operation id="1591" st_id="125" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="479" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:475  store i32 %W_addr_5_48_loc_assign_3, i32* %W_addr_64, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1592" st_id="125" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1441  %tmp_31 = add i32 %call_ret11_18, %tmp_30

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="1593" st_id="125" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1442  %temp_4 = add i32 %W_addr_5_44_loc_assign_4, %tmp_31

]]></node>
<StgValue><ssdm name="temp_4"/></StgValue>
</operation>

<operation id="1594" st_id="125" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1447" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:1443  %call_ret7 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret33_18, i32 %B_ret34_18, i32 %C_ret35_18, i32 %D_ret36_18, i32 %temp_4)

]]></node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="1595" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1448" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1444  %call_ret = extractvalue { i32, i32, i32, i32, i32 } %call_ret7, 0

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="1596" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1449" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1445  %A_ret3 = extractvalue { i32, i32, i32, i32, i32 } %call_ret7, 1

]]></node>
<StgValue><ssdm name="A_ret3"/></StgValue>
</operation>

<operation id="1597" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1450" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1446  %B_ret3 = extractvalue { i32, i32, i32, i32, i32 } %call_ret7, 2

]]></node>
<StgValue><ssdm name="B_ret3"/></StgValue>
</operation>

<operation id="1598" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1451" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1447  %C_ret3 = extractvalue { i32, i32, i32, i32, i32 } %call_ret7, 3

]]></node>
<StgValue><ssdm name="C_ret3"/></StgValue>
</operation>

<operation id="1599" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1452" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1448  %D_ret3 = extractvalue { i32, i32, i32, i32, i32 } %call_ret7, 4

]]></node>
<StgValue><ssdm name="D_ret3"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1600" st_id="126" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1453" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1449  %tmp_63_1 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret3)

]]></node>
<StgValue><ssdm name="tmp_63_1"/></StgValue>
</operation>

<operation id="1601" st_id="126" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1450  %tmp_64_1 = xor i32 %C_ret3, %B_ret3

]]></node>
<StgValue><ssdm name="tmp_64_1"/></StgValue>
</operation>

<operation id="1602" st_id="126" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1451  %tmp_65_1 = xor i32 %tmp_64_1, %D_ret3

]]></node>
<StgValue><ssdm name="tmp_65_1"/></StgValue>
</operation>

<operation id="1603" st_id="126" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1452  %tmp_67_1 = add i32 %tmp_63_1, -899497514

]]></node>
<StgValue><ssdm name="tmp_67_1"/></StgValue>
</operation>

<operation id="1604" st_id="126" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1453  %tmp_68_1 = add i32 %tmp_65_1, %tmp_67_1

]]></node>
<StgValue><ssdm name="tmp_68_1"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1605" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:476  %tmp_28_48 = xor i32 %W_addr_5_41_loc_assign_4, %W_addr_5_46_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_28_48"/></StgValue>
</operation>

<operation id="1606" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:477  %tmp_29_48 = xor i32 %tmp_28_48, %W_addr_5_35_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_29_48"/></StgValue>
</operation>

<operation id="1607" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:478  %tmp_30_48 = xor i32 %tmp_29_48, %W_addr_5_33_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_30_48"/></StgValue>
</operation>

<operation id="1608" st_id="127" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="483" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:479  %W_addr_5_49_loc_assign_3 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_48)

]]></node>
<StgValue><ssdm name="W_addr_5_49_loc_assign_3"/></StgValue>
</operation>

<operation id="1609" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="484" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:480  %W_addr_65 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 65

]]></node>
<StgValue><ssdm name="W_addr_65"/></StgValue>
</operation>

<operation id="1610" st_id="127" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="485" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:481  store i32 %W_addr_5_49_loc_assign_3, i32* %W_addr_65, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1611" st_id="127" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1454  %tmp_69_1 = add i32 %call_ret, %tmp_68_1

]]></node>
<StgValue><ssdm name="tmp_69_1"/></StgValue>
</operation>

<operation id="1612" st_id="127" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1455  %temp_4_1 = add i32 %W_addr_5_45_loc_assign_4, %tmp_69_1

]]></node>
<StgValue><ssdm name="temp_4_1"/></StgValue>
</operation>

<operation id="1613" st_id="127" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1460" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:1456  %call_ret44_1 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret3, i32 %B_ret3, i32 %C_ret3, i32 %D_ret3, i32 %temp_4_1)

]]></node>
<StgValue><ssdm name="call_ret44_1"/></StgValue>
</operation>

<operation id="1614" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1461" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1457  %call_ret_1 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_1, 0

]]></node>
<StgValue><ssdm name="call_ret_1"/></StgValue>
</operation>

<operation id="1615" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1462" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1458  %A_ret39_1 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_1, 1

]]></node>
<StgValue><ssdm name="A_ret39_1"/></StgValue>
</operation>

<operation id="1616" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1463" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1459  %B_ret40_1 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_1, 2

]]></node>
<StgValue><ssdm name="B_ret40_1"/></StgValue>
</operation>

<operation id="1617" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1464" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1460  %C_ret41_1 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_1, 3

]]></node>
<StgValue><ssdm name="C_ret41_1"/></StgValue>
</operation>

<operation id="1618" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1465" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1461  %D_ret42_1 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_1, 4

]]></node>
<StgValue><ssdm name="D_ret42_1"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1619" st_id="128" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1466" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1462  %tmp_63_2 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret39_1)

]]></node>
<StgValue><ssdm name="tmp_63_2"/></StgValue>
</operation>

<operation id="1620" st_id="128" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1463  %tmp_64_2 = xor i32 %C_ret41_1, %B_ret40_1

]]></node>
<StgValue><ssdm name="tmp_64_2"/></StgValue>
</operation>

<operation id="1621" st_id="128" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1464  %tmp_65_2 = xor i32 %tmp_64_2, %D_ret42_1

]]></node>
<StgValue><ssdm name="tmp_65_2"/></StgValue>
</operation>

<operation id="1622" st_id="128" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1465  %tmp_67_2 = add i32 %tmp_63_2, -899497514

]]></node>
<StgValue><ssdm name="tmp_67_2"/></StgValue>
</operation>

<operation id="1623" st_id="128" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1466  %tmp_68_2 = add i32 %tmp_65_2, %tmp_67_2

]]></node>
<StgValue><ssdm name="tmp_68_2"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1624" st_id="129" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:482  %tmp_28_49 = xor i32 %W_addr_5_42_loc_assign_4, %W_addr_5_47_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_28_49"/></StgValue>
</operation>

<operation id="1625" st_id="129" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:483  %tmp_29_49 = xor i32 %tmp_28_49, %W_addr_5_36_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_29_49"/></StgValue>
</operation>

<operation id="1626" st_id="129" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:484  %tmp_30_49 = xor i32 %tmp_29_49, %W_addr_5_34_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_30_49"/></StgValue>
</operation>

<operation id="1627" st_id="129" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="489" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:485  %W_addr_5_50_loc_assign_2 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_49)

]]></node>
<StgValue><ssdm name="W_addr_5_50_loc_assign_2"/></StgValue>
</operation>

<operation id="1628" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="490" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:486  %W_addr_66 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 66

]]></node>
<StgValue><ssdm name="W_addr_66"/></StgValue>
</operation>

<operation id="1629" st_id="129" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="491" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:487  store i32 %W_addr_5_50_loc_assign_2, i32* %W_addr_66, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1630" st_id="129" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1467  %tmp_69_2 = add i32 %call_ret_1, %tmp_68_2

]]></node>
<StgValue><ssdm name="tmp_69_2"/></StgValue>
</operation>

<operation id="1631" st_id="129" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1468  %temp_4_2 = add i32 %W_addr_5_46_loc_assign_4, %tmp_69_2

]]></node>
<StgValue><ssdm name="temp_4_2"/></StgValue>
</operation>

<operation id="1632" st_id="129" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1473" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:1469  %call_ret44_2 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret39_1, i32 %B_ret40_1, i32 %C_ret41_1, i32 %D_ret42_1, i32 %temp_4_2)

]]></node>
<StgValue><ssdm name="call_ret44_2"/></StgValue>
</operation>

<operation id="1633" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1474" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1470  %call_ret_2 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_2, 0

]]></node>
<StgValue><ssdm name="call_ret_2"/></StgValue>
</operation>

<operation id="1634" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1475" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1471  %A_ret39_2 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_2, 1

]]></node>
<StgValue><ssdm name="A_ret39_2"/></StgValue>
</operation>

<operation id="1635" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1476" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1472  %B_ret40_2 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_2, 2

]]></node>
<StgValue><ssdm name="B_ret40_2"/></StgValue>
</operation>

<operation id="1636" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1477" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1473  %C_ret41_2 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_2, 3

]]></node>
<StgValue><ssdm name="C_ret41_2"/></StgValue>
</operation>

<operation id="1637" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1478" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1474  %D_ret42_2 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_2, 4

]]></node>
<StgValue><ssdm name="D_ret42_2"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1638" st_id="130" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1479" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1475  %tmp_63_3 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret39_2)

]]></node>
<StgValue><ssdm name="tmp_63_3"/></StgValue>
</operation>

<operation id="1639" st_id="130" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1476  %tmp_64_3 = xor i32 %C_ret41_2, %B_ret40_2

]]></node>
<StgValue><ssdm name="tmp_64_3"/></StgValue>
</operation>

<operation id="1640" st_id="130" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1477  %tmp_65_3 = xor i32 %tmp_64_3, %D_ret42_2

]]></node>
<StgValue><ssdm name="tmp_65_3"/></StgValue>
</operation>

<operation id="1641" st_id="130" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1478  %tmp_67_3 = add i32 %tmp_63_3, -899497514

]]></node>
<StgValue><ssdm name="tmp_67_3"/></StgValue>
</operation>

<operation id="1642" st_id="130" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1479  %tmp_68_3 = add i32 %tmp_65_3, %tmp_67_3

]]></node>
<StgValue><ssdm name="tmp_68_3"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1643" st_id="131" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:488  %tmp_28_50 = xor i32 %W_addr_5_43_loc_assign_4, %W_addr_5_48_loc_assign_3

]]></node>
<StgValue><ssdm name="tmp_28_50"/></StgValue>
</operation>

<operation id="1644" st_id="131" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:489  %tmp_29_50 = xor i32 %tmp_28_50, %W_addr_5_37_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_29_50"/></StgValue>
</operation>

<operation id="1645" st_id="131" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:490  %tmp_30_50 = xor i32 %tmp_29_50, %W_addr_5_35_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_30_50"/></StgValue>
</operation>

<operation id="1646" st_id="131" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="495" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:491  %W_addr_5_51_loc_assign_2 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_50)

]]></node>
<StgValue><ssdm name="W_addr_5_51_loc_assign_2"/></StgValue>
</operation>

<operation id="1647" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="496" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:492  %W_addr_67 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 67

]]></node>
<StgValue><ssdm name="W_addr_67"/></StgValue>
</operation>

<operation id="1648" st_id="131" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="497" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:493  store i32 %W_addr_5_51_loc_assign_2, i32* %W_addr_67, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1649" st_id="131" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1480  %tmp_69_3 = add i32 %call_ret_2, %tmp_68_3

]]></node>
<StgValue><ssdm name="tmp_69_3"/></StgValue>
</operation>

<operation id="1650" st_id="131" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1481  %temp_4_3 = add i32 %W_addr_5_47_loc_assign_4, %tmp_69_3

]]></node>
<StgValue><ssdm name="temp_4_3"/></StgValue>
</operation>

<operation id="1651" st_id="131" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1486" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:1482  %call_ret44_3 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret39_2, i32 %B_ret40_2, i32 %C_ret41_2, i32 %D_ret42_2, i32 %temp_4_3)

]]></node>
<StgValue><ssdm name="call_ret44_3"/></StgValue>
</operation>

<operation id="1652" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1487" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1483  %call_ret_3 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_3, 0

]]></node>
<StgValue><ssdm name="call_ret_3"/></StgValue>
</operation>

<operation id="1653" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1488" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1484  %A_ret39_3 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_3, 1

]]></node>
<StgValue><ssdm name="A_ret39_3"/></StgValue>
</operation>

<operation id="1654" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1489" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1485  %B_ret40_3 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_3, 2

]]></node>
<StgValue><ssdm name="B_ret40_3"/></StgValue>
</operation>

<operation id="1655" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1490" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1486  %C_ret41_3 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_3, 3

]]></node>
<StgValue><ssdm name="C_ret41_3"/></StgValue>
</operation>

<operation id="1656" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1491" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1487  %D_ret42_3 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_3, 4

]]></node>
<StgValue><ssdm name="D_ret42_3"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1657" st_id="132" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1492" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1488  %tmp_63_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret39_3)

]]></node>
<StgValue><ssdm name="tmp_63_4"/></StgValue>
</operation>

<operation id="1658" st_id="132" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1489  %tmp_64_4 = xor i32 %C_ret41_3, %B_ret40_3

]]></node>
<StgValue><ssdm name="tmp_64_4"/></StgValue>
</operation>

<operation id="1659" st_id="132" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1490  %tmp_65_4 = xor i32 %tmp_64_4, %D_ret42_3

]]></node>
<StgValue><ssdm name="tmp_65_4"/></StgValue>
</operation>

<operation id="1660" st_id="132" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1491  %tmp_67_4 = add i32 %tmp_63_4, -899497514

]]></node>
<StgValue><ssdm name="tmp_67_4"/></StgValue>
</operation>

<operation id="1661" st_id="132" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1492  %tmp_68_4 = add i32 %tmp_65_4, %tmp_67_4

]]></node>
<StgValue><ssdm name="tmp_68_4"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1662" st_id="133" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:494  %tmp_28_51 = xor i32 %W_addr_5_44_loc_assign_4, %W_addr_5_49_loc_assign_3

]]></node>
<StgValue><ssdm name="tmp_28_51"/></StgValue>
</operation>

<operation id="1663" st_id="133" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:495  %tmp_29_51 = xor i32 %tmp_28_51, %W_addr_5_38_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_29_51"/></StgValue>
</operation>

<operation id="1664" st_id="133" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:496  %tmp_30_51 = xor i32 %tmp_29_51, %W_addr_5_36_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_30_51"/></StgValue>
</operation>

<operation id="1665" st_id="133" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="501" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:497  %W_addr_5_52_loc_assign_2 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_51)

]]></node>
<StgValue><ssdm name="W_addr_5_52_loc_assign_2"/></StgValue>
</operation>

<operation id="1666" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="502" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:498  %W_addr_68 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 68

]]></node>
<StgValue><ssdm name="W_addr_68"/></StgValue>
</operation>

<operation id="1667" st_id="133" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="503" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:499  store i32 %W_addr_5_52_loc_assign_2, i32* %W_addr_68, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1668" st_id="133" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1493  %tmp_69_4 = add i32 %call_ret_3, %tmp_68_4

]]></node>
<StgValue><ssdm name="tmp_69_4"/></StgValue>
</operation>

<operation id="1669" st_id="133" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1494  %temp_4_4 = add i32 %W_addr_5_48_loc_assign_3, %tmp_69_4

]]></node>
<StgValue><ssdm name="temp_4_4"/></StgValue>
</operation>

<operation id="1670" st_id="133" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1499" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:1495  %call_ret44_4 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret39_3, i32 %B_ret40_3, i32 %C_ret41_3, i32 %D_ret42_3, i32 %temp_4_4)

]]></node>
<StgValue><ssdm name="call_ret44_4"/></StgValue>
</operation>

<operation id="1671" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1500" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1496  %call_ret_4 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_4, 0

]]></node>
<StgValue><ssdm name="call_ret_4"/></StgValue>
</operation>

<operation id="1672" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1501" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1497  %A_ret39_4 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_4, 1

]]></node>
<StgValue><ssdm name="A_ret39_4"/></StgValue>
</operation>

<operation id="1673" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1502" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1498  %B_ret40_4 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_4, 2

]]></node>
<StgValue><ssdm name="B_ret40_4"/></StgValue>
</operation>

<operation id="1674" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1503" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1499  %C_ret41_4 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_4, 3

]]></node>
<StgValue><ssdm name="C_ret41_4"/></StgValue>
</operation>

<operation id="1675" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1504" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1500  %D_ret42_4 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_4, 4

]]></node>
<StgValue><ssdm name="D_ret42_4"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1676" st_id="134" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1505" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1501  %tmp_63_5 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret39_4)

]]></node>
<StgValue><ssdm name="tmp_63_5"/></StgValue>
</operation>

<operation id="1677" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1502  %tmp_64_5 = xor i32 %C_ret41_4, %B_ret40_4

]]></node>
<StgValue><ssdm name="tmp_64_5"/></StgValue>
</operation>

<operation id="1678" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1503  %tmp_65_5 = xor i32 %tmp_64_5, %D_ret42_4

]]></node>
<StgValue><ssdm name="tmp_65_5"/></StgValue>
</operation>

<operation id="1679" st_id="134" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1504  %tmp_67_5 = add i32 %tmp_63_5, -899497514

]]></node>
<StgValue><ssdm name="tmp_67_5"/></StgValue>
</operation>

<operation id="1680" st_id="134" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1505  %tmp_68_5 = add i32 %tmp_65_5, %tmp_67_5

]]></node>
<StgValue><ssdm name="tmp_68_5"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1681" st_id="135" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:500  %tmp_28_52 = xor i32 %W_addr_5_45_loc_assign_4, %W_addr_5_50_loc_assign_2

]]></node>
<StgValue><ssdm name="tmp_28_52"/></StgValue>
</operation>

<operation id="1682" st_id="135" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:501  %tmp_29_52 = xor i32 %tmp_28_52, %W_addr_5_39_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_29_52"/></StgValue>
</operation>

<operation id="1683" st_id="135" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:502  %tmp_30_52 = xor i32 %tmp_29_52, %W_addr_5_37_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_30_52"/></StgValue>
</operation>

<operation id="1684" st_id="135" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="507" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:503  %W_addr_5_53_loc_assign_2 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_52)

]]></node>
<StgValue><ssdm name="W_addr_5_53_loc_assign_2"/></StgValue>
</operation>

<operation id="1685" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="508" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:504  %W_addr_69 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 69

]]></node>
<StgValue><ssdm name="W_addr_69"/></StgValue>
</operation>

<operation id="1686" st_id="135" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="509" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:505  store i32 %W_addr_5_53_loc_assign_2, i32* %W_addr_69, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1687" st_id="135" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1506  %tmp_69_5 = add i32 %call_ret_4, %tmp_68_5

]]></node>
<StgValue><ssdm name="tmp_69_5"/></StgValue>
</operation>

<operation id="1688" st_id="135" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1507  %temp_4_5 = add i32 %W_addr_5_49_loc_assign_3, %tmp_69_5

]]></node>
<StgValue><ssdm name="temp_4_5"/></StgValue>
</operation>

<operation id="1689" st_id="135" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1512" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:1508  %call_ret44_5 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret39_4, i32 %B_ret40_4, i32 %C_ret41_4, i32 %D_ret42_4, i32 %temp_4_5)

]]></node>
<StgValue><ssdm name="call_ret44_5"/></StgValue>
</operation>

<operation id="1690" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1513" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1509  %call_ret_5 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_5, 0

]]></node>
<StgValue><ssdm name="call_ret_5"/></StgValue>
</operation>

<operation id="1691" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1514" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1510  %A_ret39_5 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_5, 1

]]></node>
<StgValue><ssdm name="A_ret39_5"/></StgValue>
</operation>

<operation id="1692" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1515" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1511  %B_ret40_5 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_5, 2

]]></node>
<StgValue><ssdm name="B_ret40_5"/></StgValue>
</operation>

<operation id="1693" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1516" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1512  %C_ret41_5 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_5, 3

]]></node>
<StgValue><ssdm name="C_ret41_5"/></StgValue>
</operation>

<operation id="1694" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1517" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1513  %D_ret42_5 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_5, 4

]]></node>
<StgValue><ssdm name="D_ret42_5"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1695" st_id="136" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1518" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1514  %tmp_63_6 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret39_5)

]]></node>
<StgValue><ssdm name="tmp_63_6"/></StgValue>
</operation>

<operation id="1696" st_id="136" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1515  %tmp_64_6 = xor i32 %C_ret41_5, %B_ret40_5

]]></node>
<StgValue><ssdm name="tmp_64_6"/></StgValue>
</operation>

<operation id="1697" st_id="136" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1516  %tmp_65_6 = xor i32 %tmp_64_6, %D_ret42_5

]]></node>
<StgValue><ssdm name="tmp_65_6"/></StgValue>
</operation>

<operation id="1698" st_id="136" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1517  %tmp_67_6 = add i32 %tmp_63_6, -899497514

]]></node>
<StgValue><ssdm name="tmp_67_6"/></StgValue>
</operation>

<operation id="1699" st_id="136" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1518  %tmp_68_6 = add i32 %tmp_65_6, %tmp_67_6

]]></node>
<StgValue><ssdm name="tmp_68_6"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1700" st_id="137" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:506  %tmp_28_53 = xor i32 %W_addr_5_46_loc_assign_4, %W_addr_5_51_loc_assign_2

]]></node>
<StgValue><ssdm name="tmp_28_53"/></StgValue>
</operation>

<operation id="1701" st_id="137" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:507  %tmp_29_53 = xor i32 %tmp_28_53, %W_addr_5_40_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_29_53"/></StgValue>
</operation>

<operation id="1702" st_id="137" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:508  %tmp_30_53 = xor i32 %tmp_29_53, %W_addr_5_38_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_30_53"/></StgValue>
</operation>

<operation id="1703" st_id="137" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="513" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:509  %W_addr_5_54_loc_assign_2 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_53)

]]></node>
<StgValue><ssdm name="W_addr_5_54_loc_assign_2"/></StgValue>
</operation>

<operation id="1704" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="514" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:510  %W_addr_70 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 70

]]></node>
<StgValue><ssdm name="W_addr_70"/></StgValue>
</operation>

<operation id="1705" st_id="137" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="515" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:511  store i32 %W_addr_5_54_loc_assign_2, i32* %W_addr_70, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1706" st_id="137" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1519  %tmp_69_6 = add i32 %call_ret_5, %tmp_68_6

]]></node>
<StgValue><ssdm name="tmp_69_6"/></StgValue>
</operation>

<operation id="1707" st_id="137" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1520  %temp_4_6 = add i32 %W_addr_5_50_loc_assign_2, %tmp_69_6

]]></node>
<StgValue><ssdm name="temp_4_6"/></StgValue>
</operation>

<operation id="1708" st_id="137" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1525" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:1521  %call_ret44_6 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret39_5, i32 %B_ret40_5, i32 %C_ret41_5, i32 %D_ret42_5, i32 %temp_4_6)

]]></node>
<StgValue><ssdm name="call_ret44_6"/></StgValue>
</operation>

<operation id="1709" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1526" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1522  %call_ret_6 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_6, 0

]]></node>
<StgValue><ssdm name="call_ret_6"/></StgValue>
</operation>

<operation id="1710" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1527" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1523  %A_ret39_6 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_6, 1

]]></node>
<StgValue><ssdm name="A_ret39_6"/></StgValue>
</operation>

<operation id="1711" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1528" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1524  %B_ret40_6 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_6, 2

]]></node>
<StgValue><ssdm name="B_ret40_6"/></StgValue>
</operation>

<operation id="1712" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1529" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1525  %C_ret41_6 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_6, 3

]]></node>
<StgValue><ssdm name="C_ret41_6"/></StgValue>
</operation>

<operation id="1713" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1530" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1526  %D_ret42_6 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_6, 4

]]></node>
<StgValue><ssdm name="D_ret42_6"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1714" st_id="138" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1531" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1527  %tmp_63_7 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret39_6)

]]></node>
<StgValue><ssdm name="tmp_63_7"/></StgValue>
</operation>

<operation id="1715" st_id="138" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1528  %tmp_64_7 = xor i32 %C_ret41_6, %B_ret40_6

]]></node>
<StgValue><ssdm name="tmp_64_7"/></StgValue>
</operation>

<operation id="1716" st_id="138" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1529  %tmp_65_7 = xor i32 %tmp_64_7, %D_ret42_6

]]></node>
<StgValue><ssdm name="tmp_65_7"/></StgValue>
</operation>

<operation id="1717" st_id="138" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1530  %tmp_67_7 = add i32 %tmp_63_7, -899497514

]]></node>
<StgValue><ssdm name="tmp_67_7"/></StgValue>
</operation>

<operation id="1718" st_id="138" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1531  %tmp_68_7 = add i32 %tmp_65_7, %tmp_67_7

]]></node>
<StgValue><ssdm name="tmp_68_7"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1719" st_id="139" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:512  %tmp_28_54 = xor i32 %W_addr_5_47_loc_assign_4, %W_addr_5_52_loc_assign_2

]]></node>
<StgValue><ssdm name="tmp_28_54"/></StgValue>
</operation>

<operation id="1720" st_id="139" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:513  %tmp_29_54 = xor i32 %tmp_28_54, %W_addr_5_41_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_29_54"/></StgValue>
</operation>

<operation id="1721" st_id="139" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:514  %tmp_30_54 = xor i32 %tmp_29_54, %W_addr_5_39_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_30_54"/></StgValue>
</operation>

<operation id="1722" st_id="139" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="519" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:515  %W_addr_5_55_loc_assign_2 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_54)

]]></node>
<StgValue><ssdm name="W_addr_5_55_loc_assign_2"/></StgValue>
</operation>

<operation id="1723" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="520" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:516  %W_addr_71 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 71

]]></node>
<StgValue><ssdm name="W_addr_71"/></StgValue>
</operation>

<operation id="1724" st_id="139" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="521" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:517  store i32 %W_addr_5_55_loc_assign_2, i32* %W_addr_71, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1725" st_id="139" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:518  %tmp_28_55 = xor i32 %W_addr_5_48_loc_assign_3, %W_addr_5_53_loc_assign_2

]]></node>
<StgValue><ssdm name="tmp_28_55"/></StgValue>
</operation>

<operation id="1726" st_id="139" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:519  %tmp_29_55 = xor i32 %tmp_28_55, %W_addr_5_42_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_29_55"/></StgValue>
</operation>

<operation id="1727" st_id="139" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:520  %tmp_30_55 = xor i32 %tmp_29_55, %W_addr_5_40_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_30_55"/></StgValue>
</operation>

<operation id="1728" st_id="139" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:530  %tmp_28_57 = xor i32 %W_addr_5_50_loc_assign_2, %W_addr_5_55_loc_assign_2

]]></node>
<StgValue><ssdm name="tmp_28_57"/></StgValue>
</operation>

<operation id="1729" st_id="139" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:531  %tmp_29_57 = xor i32 %tmp_28_57, %W_addr_5_44_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_29_57"/></StgValue>
</operation>

<operation id="1730" st_id="139" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:532  %tmp_30_57 = xor i32 %tmp_29_57, %W_addr_5_42_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_30_57"/></StgValue>
</operation>

<operation id="1731" st_id="139" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1532  %tmp_69_7 = add i32 %call_ret_6, %tmp_68_7

]]></node>
<StgValue><ssdm name="tmp_69_7"/></StgValue>
</operation>

<operation id="1732" st_id="139" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1533  %temp_4_7 = add i32 %W_addr_5_51_loc_assign_2, %tmp_69_7

]]></node>
<StgValue><ssdm name="temp_4_7"/></StgValue>
</operation>

<operation id="1733" st_id="139" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1538" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:1534  %call_ret44_7 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret39_6, i32 %B_ret40_6, i32 %C_ret41_6, i32 %D_ret42_6, i32 %temp_4_7)

]]></node>
<StgValue><ssdm name="call_ret44_7"/></StgValue>
</operation>

<operation id="1734" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1539" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1535  %call_ret_7 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_7, 0

]]></node>
<StgValue><ssdm name="call_ret_7"/></StgValue>
</operation>

<operation id="1735" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1540" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1536  %A_ret39_7 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_7, 1

]]></node>
<StgValue><ssdm name="A_ret39_7"/></StgValue>
</operation>

<operation id="1736" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1541" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1537  %B_ret40_7 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_7, 2

]]></node>
<StgValue><ssdm name="B_ret40_7"/></StgValue>
</operation>

<operation id="1737" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1542" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1538  %C_ret41_7 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_7, 3

]]></node>
<StgValue><ssdm name="C_ret41_7"/></StgValue>
</operation>

<operation id="1738" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1543" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1539  %D_ret42_7 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_7, 4

]]></node>
<StgValue><ssdm name="D_ret42_7"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1739" st_id="140" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1544" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1540  %tmp_63_8 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret39_7)

]]></node>
<StgValue><ssdm name="tmp_63_8"/></StgValue>
</operation>

<operation id="1740" st_id="140" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1541  %tmp_64_8 = xor i32 %C_ret41_7, %B_ret40_7

]]></node>
<StgValue><ssdm name="tmp_64_8"/></StgValue>
</operation>

<operation id="1741" st_id="140" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1542  %tmp_65_8 = xor i32 %tmp_64_8, %D_ret42_7

]]></node>
<StgValue><ssdm name="tmp_65_8"/></StgValue>
</operation>

<operation id="1742" st_id="140" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1543  %tmp_67_8 = add i32 %tmp_63_8, -899497514

]]></node>
<StgValue><ssdm name="tmp_67_8"/></StgValue>
</operation>

<operation id="1743" st_id="140" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1544  %tmp_68_8 = add i32 %tmp_65_8, %tmp_67_8

]]></node>
<StgValue><ssdm name="tmp_68_8"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1744" st_id="141" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="525" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:521  %W_addr_5_56_loc_assign_1 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_55)

]]></node>
<StgValue><ssdm name="W_addr_5_56_loc_assign_1"/></StgValue>
</operation>

<operation id="1745" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="526" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:522  %W_addr_72 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 72

]]></node>
<StgValue><ssdm name="W_addr_72"/></StgValue>
</operation>

<operation id="1746" st_id="141" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="527" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:523  store i32 %W_addr_5_56_loc_assign_1, i32* %W_addr_72, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1747" st_id="141" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:524  %tmp_28_56 = xor i32 %W_addr_5_49_loc_assign_3, %W_addr_5_54_loc_assign_2

]]></node>
<StgValue><ssdm name="tmp_28_56"/></StgValue>
</operation>

<operation id="1748" st_id="141" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:525  %tmp_29_56 = xor i32 %tmp_28_56, %W_addr_5_43_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_29_56"/></StgValue>
</operation>

<operation id="1749" st_id="141" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:526  %tmp_30_56 = xor i32 %tmp_29_56, %W_addr_5_41_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_30_56"/></StgValue>
</operation>

<operation id="1750" st_id="141" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:536  %tmp_28_58 = xor i32 %W_addr_5_51_loc_assign_2, %W_addr_5_56_loc_assign_1

]]></node>
<StgValue><ssdm name="tmp_28_58"/></StgValue>
</operation>

<operation id="1751" st_id="141" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:537  %tmp_29_58 = xor i32 %tmp_28_58, %W_addr_5_45_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_29_58"/></StgValue>
</operation>

<operation id="1752" st_id="141" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:538  %tmp_30_58 = xor i32 %tmp_29_58, %W_addr_5_43_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_30_58"/></StgValue>
</operation>

<operation id="1753" st_id="141" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1545  %tmp_69_8 = add i32 %call_ret_7, %tmp_68_8

]]></node>
<StgValue><ssdm name="tmp_69_8"/></StgValue>
</operation>

<operation id="1754" st_id="141" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1546  %temp_4_8 = add i32 %W_addr_5_52_loc_assign_2, %tmp_69_8

]]></node>
<StgValue><ssdm name="temp_4_8"/></StgValue>
</operation>

<operation id="1755" st_id="141" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1551" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:1547  %call_ret44_8 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret39_7, i32 %B_ret40_7, i32 %C_ret41_7, i32 %D_ret42_7, i32 %temp_4_8)

]]></node>
<StgValue><ssdm name="call_ret44_8"/></StgValue>
</operation>

<operation id="1756" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1552" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1548  %call_ret_8 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_8, 0

]]></node>
<StgValue><ssdm name="call_ret_8"/></StgValue>
</operation>

<operation id="1757" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1553" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1549  %A_ret39_8 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_8, 1

]]></node>
<StgValue><ssdm name="A_ret39_8"/></StgValue>
</operation>

<operation id="1758" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1554" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1550  %B_ret40_8 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_8, 2

]]></node>
<StgValue><ssdm name="B_ret40_8"/></StgValue>
</operation>

<operation id="1759" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1555" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1551  %C_ret41_8 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_8, 3

]]></node>
<StgValue><ssdm name="C_ret41_8"/></StgValue>
</operation>

<operation id="1760" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1556" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1552  %D_ret42_8 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_8, 4

]]></node>
<StgValue><ssdm name="D_ret42_8"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1761" st_id="142" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1557" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1553  %tmp_63_9 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret39_8)

]]></node>
<StgValue><ssdm name="tmp_63_9"/></StgValue>
</operation>

<operation id="1762" st_id="142" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1554  %tmp_64_9 = xor i32 %C_ret41_8, %B_ret40_8

]]></node>
<StgValue><ssdm name="tmp_64_9"/></StgValue>
</operation>

<operation id="1763" st_id="142" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1555  %tmp_65_9 = xor i32 %tmp_64_9, %D_ret42_8

]]></node>
<StgValue><ssdm name="tmp_65_9"/></StgValue>
</operation>

<operation id="1764" st_id="142" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1556  %tmp_67_9 = add i32 %tmp_63_9, -899497514

]]></node>
<StgValue><ssdm name="tmp_67_9"/></StgValue>
</operation>

<operation id="1765" st_id="142" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1557  %tmp_68_9 = add i32 %tmp_65_9, %tmp_67_9

]]></node>
<StgValue><ssdm name="tmp_68_9"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1766" st_id="143" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="531" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:527  %W_addr_5_57_loc_assign_1 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_56)

]]></node>
<StgValue><ssdm name="W_addr_5_57_loc_assign_1"/></StgValue>
</operation>

<operation id="1767" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="532" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:528  %W_addr_73 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 73

]]></node>
<StgValue><ssdm name="W_addr_73"/></StgValue>
</operation>

<operation id="1768" st_id="143" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="533" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:529  store i32 %W_addr_5_57_loc_assign_1, i32* %W_addr_73, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1769" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:542  %tmp_28_59 = xor i32 %W_addr_5_52_loc_assign_2, %W_addr_5_57_loc_assign_1

]]></node>
<StgValue><ssdm name="tmp_28_59"/></StgValue>
</operation>

<operation id="1770" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:543  %tmp_29_59 = xor i32 %tmp_28_59, %W_addr_5_46_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_29_59"/></StgValue>
</operation>

<operation id="1771" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:544  %tmp_30_59 = xor i32 %tmp_29_59, %W_addr_5_44_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_30_59"/></StgValue>
</operation>

<operation id="1772" st_id="143" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1558  %tmp_69_9 = add i32 %call_ret_8, %tmp_68_9

]]></node>
<StgValue><ssdm name="tmp_69_9"/></StgValue>
</operation>

<operation id="1773" st_id="143" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1559  %temp_4_9 = add i32 %W_addr_5_53_loc_assign_2, %tmp_69_9

]]></node>
<StgValue><ssdm name="temp_4_9"/></StgValue>
</operation>

<operation id="1774" st_id="143" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1564" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:1560  %call_ret44_9 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret39_8, i32 %B_ret40_8, i32 %C_ret41_8, i32 %D_ret42_8, i32 %temp_4_9)

]]></node>
<StgValue><ssdm name="call_ret44_9"/></StgValue>
</operation>

<operation id="1775" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1565" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1561  %call_ret_9 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_9, 0

]]></node>
<StgValue><ssdm name="call_ret_9"/></StgValue>
</operation>

<operation id="1776" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1566" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1562  %A_ret39_9 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_9, 1

]]></node>
<StgValue><ssdm name="A_ret39_9"/></StgValue>
</operation>

<operation id="1777" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1567" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1563  %B_ret40_9 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_9, 2

]]></node>
<StgValue><ssdm name="B_ret40_9"/></StgValue>
</operation>

<operation id="1778" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1568" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1564  %C_ret41_9 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_9, 3

]]></node>
<StgValue><ssdm name="C_ret41_9"/></StgValue>
</operation>

<operation id="1779" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1569" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1565  %D_ret42_9 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_9, 4

]]></node>
<StgValue><ssdm name="D_ret42_9"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1780" st_id="144" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1570" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1566  %tmp_63_s = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret39_9)

]]></node>
<StgValue><ssdm name="tmp_63_s"/></StgValue>
</operation>

<operation id="1781" st_id="144" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1567  %tmp_64_s = xor i32 %C_ret41_9, %B_ret40_9

]]></node>
<StgValue><ssdm name="tmp_64_s"/></StgValue>
</operation>

<operation id="1782" st_id="144" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1568  %tmp_65_s = xor i32 %tmp_64_s, %D_ret42_9

]]></node>
<StgValue><ssdm name="tmp_65_s"/></StgValue>
</operation>

<operation id="1783" st_id="144" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1569  %tmp_67_s = add i32 %tmp_63_s, -899497514

]]></node>
<StgValue><ssdm name="tmp_67_s"/></StgValue>
</operation>

<operation id="1784" st_id="144" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1570  %tmp_68_s = add i32 %tmp_65_s, %tmp_67_s

]]></node>
<StgValue><ssdm name="tmp_68_s"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="1785" st_id="145" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="537" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:533  %W_addr_5_58_loc_assign_1 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_57)

]]></node>
<StgValue><ssdm name="W_addr_5_58_loc_assign_1"/></StgValue>
</operation>

<operation id="1786" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="538" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:534  %W_addr_74 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 74

]]></node>
<StgValue><ssdm name="W_addr_74"/></StgValue>
</operation>

<operation id="1787" st_id="145" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="539" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:535  store i32 %W_addr_5_58_loc_assign_1, i32* %W_addr_74, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1788" st_id="145" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:548  %tmp_28_60 = xor i32 %W_addr_5_53_loc_assign_2, %W_addr_5_58_loc_assign_1

]]></node>
<StgValue><ssdm name="tmp_28_60"/></StgValue>
</operation>

<operation id="1789" st_id="145" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:549  %tmp_29_60 = xor i32 %tmp_28_60, %W_addr_5_47_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_29_60"/></StgValue>
</operation>

<operation id="1790" st_id="145" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:550  %tmp_30_60 = xor i32 %tmp_29_60, %W_addr_5_45_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_30_60"/></StgValue>
</operation>

<operation id="1791" st_id="145" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1571  %tmp_69_s = add i32 %call_ret_9, %tmp_68_s

]]></node>
<StgValue><ssdm name="tmp_69_s"/></StgValue>
</operation>

<operation id="1792" st_id="145" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1572  %temp_4_s = add i32 %W_addr_5_54_loc_assign_2, %tmp_69_s

]]></node>
<StgValue><ssdm name="temp_4_s"/></StgValue>
</operation>

<operation id="1793" st_id="145" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1577" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:1573  %call_ret44_s = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret39_9, i32 %B_ret40_9, i32 %C_ret41_9, i32 %D_ret42_9, i32 %temp_4_s)

]]></node>
<StgValue><ssdm name="call_ret44_s"/></StgValue>
</operation>

<operation id="1794" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1578" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1574  %call_ret_s = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_s, 0

]]></node>
<StgValue><ssdm name="call_ret_s"/></StgValue>
</operation>

<operation id="1795" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1579" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1575  %A_ret39_s = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_s, 1

]]></node>
<StgValue><ssdm name="A_ret39_s"/></StgValue>
</operation>

<operation id="1796" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1580" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1576  %B_ret40_s = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_s, 2

]]></node>
<StgValue><ssdm name="B_ret40_s"/></StgValue>
</operation>

<operation id="1797" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1581" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1577  %C_ret41_s = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_s, 3

]]></node>
<StgValue><ssdm name="C_ret41_s"/></StgValue>
</operation>

<operation id="1798" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1582" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1578  %D_ret42_s = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_s, 4

]]></node>
<StgValue><ssdm name="D_ret42_s"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="1799" st_id="146" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1583" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1579  %tmp_63_10 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret39_s)

]]></node>
<StgValue><ssdm name="tmp_63_10"/></StgValue>
</operation>

<operation id="1800" st_id="146" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1580  %tmp_64_10 = xor i32 %C_ret41_s, %B_ret40_s

]]></node>
<StgValue><ssdm name="tmp_64_10"/></StgValue>
</operation>

<operation id="1801" st_id="146" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1581  %tmp_65_10 = xor i32 %tmp_64_10, %D_ret42_s

]]></node>
<StgValue><ssdm name="tmp_65_10"/></StgValue>
</operation>

<operation id="1802" st_id="146" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1582  %tmp_67_10 = add i32 %tmp_63_10, -899497514

]]></node>
<StgValue><ssdm name="tmp_67_10"/></StgValue>
</operation>

<operation id="1803" st_id="146" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1583  %tmp_68_10 = add i32 %tmp_65_10, %tmp_67_10

]]></node>
<StgValue><ssdm name="tmp_68_10"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="1804" st_id="147" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="543" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:539  %W_addr_5_59_loc_assign_1 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_58)

]]></node>
<StgValue><ssdm name="W_addr_5_59_loc_assign_1"/></StgValue>
</operation>

<operation id="1805" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="544" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:540  %W_addr_75 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 75

]]></node>
<StgValue><ssdm name="W_addr_75"/></StgValue>
</operation>

<operation id="1806" st_id="147" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="545" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:541  store i32 %W_addr_5_59_loc_assign_1, i32* %W_addr_75, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1807" st_id="147" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:554  %tmp_28_61 = xor i32 %W_addr_5_54_loc_assign_2, %W_addr_5_59_loc_assign_1

]]></node>
<StgValue><ssdm name="tmp_28_61"/></StgValue>
</operation>

<operation id="1808" st_id="147" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:555  %tmp_29_61 = xor i32 %tmp_28_61, %W_addr_5_48_loc_assign_3

]]></node>
<StgValue><ssdm name="tmp_29_61"/></StgValue>
</operation>

<operation id="1809" st_id="147" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:556  %tmp_30_61 = xor i32 %tmp_29_61, %W_addr_5_46_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_30_61"/></StgValue>
</operation>

<operation id="1810" st_id="147" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1584  %tmp_69_10 = add i32 %call_ret_s, %tmp_68_10

]]></node>
<StgValue><ssdm name="tmp_69_10"/></StgValue>
</operation>

<operation id="1811" st_id="147" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1585  %temp_4_10 = add i32 %W_addr_5_55_loc_assign_2, %tmp_69_10

]]></node>
<StgValue><ssdm name="temp_4_10"/></StgValue>
</operation>

<operation id="1812" st_id="147" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1590" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:1586  %call_ret44_10 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret39_s, i32 %B_ret40_s, i32 %C_ret41_s, i32 %D_ret42_s, i32 %temp_4_10)

]]></node>
<StgValue><ssdm name="call_ret44_10"/></StgValue>
</operation>

<operation id="1813" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1591" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1587  %call_ret_10 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_10, 0

]]></node>
<StgValue><ssdm name="call_ret_10"/></StgValue>
</operation>

<operation id="1814" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1592" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1588  %A_ret39_10 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_10, 1

]]></node>
<StgValue><ssdm name="A_ret39_10"/></StgValue>
</operation>

<operation id="1815" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1593" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1589  %B_ret40_10 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_10, 2

]]></node>
<StgValue><ssdm name="B_ret40_10"/></StgValue>
</operation>

<operation id="1816" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1594" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1590  %C_ret41_10 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_10, 3

]]></node>
<StgValue><ssdm name="C_ret41_10"/></StgValue>
</operation>

<operation id="1817" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1595" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1591  %D_ret42_10 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_10, 4

]]></node>
<StgValue><ssdm name="D_ret42_10"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="1818" st_id="148" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1596" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1592  %tmp_63_11 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret39_10)

]]></node>
<StgValue><ssdm name="tmp_63_11"/></StgValue>
</operation>

<operation id="1819" st_id="148" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1593  %tmp_64_11 = xor i32 %C_ret41_10, %B_ret40_10

]]></node>
<StgValue><ssdm name="tmp_64_11"/></StgValue>
</operation>

<operation id="1820" st_id="148" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1594  %tmp_65_11 = xor i32 %tmp_64_11, %D_ret42_10

]]></node>
<StgValue><ssdm name="tmp_65_11"/></StgValue>
</operation>

<operation id="1821" st_id="148" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1595  %tmp_67_11 = add i32 %tmp_63_11, -899497514

]]></node>
<StgValue><ssdm name="tmp_67_11"/></StgValue>
</operation>

<operation id="1822" st_id="148" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1596  %tmp_68_11 = add i32 %tmp_65_11, %tmp_67_11

]]></node>
<StgValue><ssdm name="tmp_68_11"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="1823" st_id="149" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="549" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:545  %W_addr_5_60_loc_assign_1 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_59)

]]></node>
<StgValue><ssdm name="W_addr_5_60_loc_assign_1"/></StgValue>
</operation>

<operation id="1824" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="550" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:546  %W_addr_76 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 76

]]></node>
<StgValue><ssdm name="W_addr_76"/></StgValue>
</operation>

<operation id="1825" st_id="149" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="551" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:547  store i32 %W_addr_5_60_loc_assign_1, i32* %W_addr_76, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1826" st_id="149" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:560  %tmp_28_62 = xor i32 %W_addr_5_55_loc_assign_2, %W_addr_5_60_loc_assign_1

]]></node>
<StgValue><ssdm name="tmp_28_62"/></StgValue>
</operation>

<operation id="1827" st_id="149" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:561  %tmp_29_62 = xor i32 %tmp_28_62, %W_addr_5_49_loc_assign_3

]]></node>
<StgValue><ssdm name="tmp_29_62"/></StgValue>
</operation>

<operation id="1828" st_id="149" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:562  %tmp_30_62 = xor i32 %tmp_29_62, %W_addr_5_47_loc_assign_4

]]></node>
<StgValue><ssdm name="tmp_30_62"/></StgValue>
</operation>

<operation id="1829" st_id="149" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1597  %tmp_69_11 = add i32 %call_ret_10, %tmp_68_11

]]></node>
<StgValue><ssdm name="tmp_69_11"/></StgValue>
</operation>

<operation id="1830" st_id="149" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1598  %temp_4_11 = add i32 %W_addr_5_56_loc_assign_1, %tmp_69_11

]]></node>
<StgValue><ssdm name="temp_4_11"/></StgValue>
</operation>

<operation id="1831" st_id="149" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1603" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:1599  %call_ret44_11 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret39_10, i32 %B_ret40_10, i32 %C_ret41_10, i32 %D_ret42_10, i32 %temp_4_11)

]]></node>
<StgValue><ssdm name="call_ret44_11"/></StgValue>
</operation>

<operation id="1832" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1604" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1600  %call_ret_11 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_11, 0

]]></node>
<StgValue><ssdm name="call_ret_11"/></StgValue>
</operation>

<operation id="1833" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1605" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1601  %A_ret39_11 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_11, 1

]]></node>
<StgValue><ssdm name="A_ret39_11"/></StgValue>
</operation>

<operation id="1834" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1606" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1602  %B_ret40_11 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_11, 2

]]></node>
<StgValue><ssdm name="B_ret40_11"/></StgValue>
</operation>

<operation id="1835" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1607" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1603  %C_ret41_11 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_11, 3

]]></node>
<StgValue><ssdm name="C_ret41_11"/></StgValue>
</operation>

<operation id="1836" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1608" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1604  %D_ret42_11 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_11, 4

]]></node>
<StgValue><ssdm name="D_ret42_11"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="1837" st_id="150" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1609" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1605  %tmp_63_12 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret39_11)

]]></node>
<StgValue><ssdm name="tmp_63_12"/></StgValue>
</operation>

<operation id="1838" st_id="150" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1606  %tmp_64_12 = xor i32 %C_ret41_11, %B_ret40_11

]]></node>
<StgValue><ssdm name="tmp_64_12"/></StgValue>
</operation>

<operation id="1839" st_id="150" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1607  %tmp_65_12 = xor i32 %tmp_64_12, %D_ret42_11

]]></node>
<StgValue><ssdm name="tmp_65_12"/></StgValue>
</operation>

<operation id="1840" st_id="150" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1608  %tmp_67_12 = add i32 %tmp_63_12, -899497514

]]></node>
<StgValue><ssdm name="tmp_67_12"/></StgValue>
</operation>

<operation id="1841" st_id="150" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1609  %tmp_68_12 = add i32 %tmp_65_12, %tmp_67_12

]]></node>
<StgValue><ssdm name="tmp_68_12"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="1842" st_id="151" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="555" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:551  %tmp_31_s = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_60)

]]></node>
<StgValue><ssdm name="tmp_31_s"/></StgValue>
</operation>

<operation id="1843" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="556" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:552  %W_addr_77 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 77

]]></node>
<StgValue><ssdm name="W_addr_77"/></StgValue>
</operation>

<operation id="1844" st_id="151" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="557" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:553  store i32 %tmp_31_s, i32* %W_addr_77, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1845" st_id="151" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1610  %tmp_69_12 = add i32 %call_ret_11, %tmp_68_12

]]></node>
<StgValue><ssdm name="tmp_69_12"/></StgValue>
</operation>

<operation id="1846" st_id="151" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1611  %temp_4_12 = add i32 %W_addr_5_57_loc_assign_1, %tmp_69_12

]]></node>
<StgValue><ssdm name="temp_4_12"/></StgValue>
</operation>

<operation id="1847" st_id="151" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1616" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:1612  %call_ret44_12 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret39_11, i32 %B_ret40_11, i32 %C_ret41_11, i32 %D_ret42_11, i32 %temp_4_12)

]]></node>
<StgValue><ssdm name="call_ret44_12"/></StgValue>
</operation>

<operation id="1848" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1617" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1613  %call_ret_12 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_12, 0

]]></node>
<StgValue><ssdm name="call_ret_12"/></StgValue>
</operation>

<operation id="1849" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1618" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1614  %A_ret39_12 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_12, 1

]]></node>
<StgValue><ssdm name="A_ret39_12"/></StgValue>
</operation>

<operation id="1850" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1619" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1615  %B_ret40_12 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_12, 2

]]></node>
<StgValue><ssdm name="B_ret40_12"/></StgValue>
</operation>

<operation id="1851" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1620" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1616  %C_ret41_12 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_12, 3

]]></node>
<StgValue><ssdm name="C_ret41_12"/></StgValue>
</operation>

<operation id="1852" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1621" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1617  %D_ret42_12 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_12, 4

]]></node>
<StgValue><ssdm name="D_ret42_12"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="1853" st_id="152" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1622" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1618  %tmp_63_13 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret39_12)

]]></node>
<StgValue><ssdm name="tmp_63_13"/></StgValue>
</operation>

<operation id="1854" st_id="152" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1619  %tmp_64_13 = xor i32 %C_ret41_12, %B_ret40_12

]]></node>
<StgValue><ssdm name="tmp_64_13"/></StgValue>
</operation>

<operation id="1855" st_id="152" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1620  %tmp_65_13 = xor i32 %tmp_64_13, %D_ret42_12

]]></node>
<StgValue><ssdm name="tmp_65_13"/></StgValue>
</operation>

<operation id="1856" st_id="152" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1621  %tmp_67_13 = add i32 %tmp_63_13, -899497514

]]></node>
<StgValue><ssdm name="tmp_67_13"/></StgValue>
</operation>

<operation id="1857" st_id="152" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1622  %tmp_68_13 = add i32 %tmp_65_13, %tmp_67_13

]]></node>
<StgValue><ssdm name="tmp_68_13"/></StgValue>
</operation>

<operation id="1858" st_id="152" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1664" bw="32" op_0_bw="7">
<![CDATA[
.preheader8.preheader:1660  %W_load = load i32* %W_addr_77, align 4

]]></node>
<StgValue><ssdm name="W_load"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="1859" st_id="153" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="561" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:557  %tmp_31_1 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_61)

]]></node>
<StgValue><ssdm name="tmp_31_1"/></StgValue>
</operation>

<operation id="1860" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="562" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:558  %W_addr_78 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 78

]]></node>
<StgValue><ssdm name="W_addr_78"/></StgValue>
</operation>

<operation id="1861" st_id="153" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="563" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:559  store i32 %tmp_31_1, i32* %W_addr_78, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1862" st_id="153" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1623  %tmp_69_13 = add i32 %call_ret_12, %tmp_68_13

]]></node>
<StgValue><ssdm name="tmp_69_13"/></StgValue>
</operation>

<operation id="1863" st_id="153" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1624  %temp_4_13 = add i32 %W_addr_5_58_loc_assign_1, %tmp_69_13

]]></node>
<StgValue><ssdm name="temp_4_13"/></StgValue>
</operation>

<operation id="1864" st_id="153" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1629" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:1625  %call_ret44_13 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret39_12, i32 %B_ret40_12, i32 %C_ret41_12, i32 %D_ret42_12, i32 %temp_4_13)

]]></node>
<StgValue><ssdm name="call_ret44_13"/></StgValue>
</operation>

<operation id="1865" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1630" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1626  %call_ret_13 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_13, 0

]]></node>
<StgValue><ssdm name="call_ret_13"/></StgValue>
</operation>

<operation id="1866" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1631" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1627  %A_ret39_13 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_13, 1

]]></node>
<StgValue><ssdm name="A_ret39_13"/></StgValue>
</operation>

<operation id="1867" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1632" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1628  %B_ret40_13 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_13, 2

]]></node>
<StgValue><ssdm name="B_ret40_13"/></StgValue>
</operation>

<operation id="1868" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1633" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1629  %C_ret41_13 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_13, 3

]]></node>
<StgValue><ssdm name="C_ret41_13"/></StgValue>
</operation>

<operation id="1869" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1634" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1630  %D_ret42_13 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_13, 4

]]></node>
<StgValue><ssdm name="D_ret42_13"/></StgValue>
</operation>

<operation id="1870" st_id="153" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1664" bw="32" op_0_bw="7">
<![CDATA[
.preheader8.preheader:1660  %W_load = load i32* %W_addr_77, align 4

]]></node>
<StgValue><ssdm name="W_load"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="1871" st_id="154" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1635" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1631  %tmp_63_14 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret39_13)

]]></node>
<StgValue><ssdm name="tmp_63_14"/></StgValue>
</operation>

<operation id="1872" st_id="154" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1632  %tmp_64_14 = xor i32 %C_ret41_13, %B_ret40_13

]]></node>
<StgValue><ssdm name="tmp_64_14"/></StgValue>
</operation>

<operation id="1873" st_id="154" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1633  %tmp_65_14 = xor i32 %tmp_64_14, %D_ret42_13

]]></node>
<StgValue><ssdm name="tmp_65_14"/></StgValue>
</operation>

<operation id="1874" st_id="154" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1634  %tmp_67_14 = add i32 %tmp_63_14, -899497514

]]></node>
<StgValue><ssdm name="tmp_67_14"/></StgValue>
</operation>

<operation id="1875" st_id="154" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1635  %tmp_68_14 = add i32 %tmp_65_14, %tmp_67_14

]]></node>
<StgValue><ssdm name="tmp_68_14"/></StgValue>
</operation>

<operation id="1876" st_id="154" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1678" bw="32" op_0_bw="7">
<![CDATA[
.preheader8.preheader:1674  %W_load_1 = load i32* %W_addr_78, align 8

]]></node>
<StgValue><ssdm name="W_load_1"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="1877" st_id="155" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="567" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:563  %tmp_31_2 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_62)

]]></node>
<StgValue><ssdm name="tmp_31_2"/></StgValue>
</operation>

<operation id="1878" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="568" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:564  %W_addr_79 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 79

]]></node>
<StgValue><ssdm name="W_addr_79"/></StgValue>
</operation>

<operation id="1879" st_id="155" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="569" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:565  store i32 %tmp_31_2, i32* %W_addr_79, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1880" st_id="155" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1636  %tmp_69_14 = add i32 %call_ret_13, %tmp_68_14

]]></node>
<StgValue><ssdm name="tmp_69_14"/></StgValue>
</operation>

<operation id="1881" st_id="155" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1637  %temp_4_14 = add i32 %W_addr_5_59_loc_assign_1, %tmp_69_14

]]></node>
<StgValue><ssdm name="temp_4_14"/></StgValue>
</operation>

<operation id="1882" st_id="155" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1642" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:1638  %call_ret44_14 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret39_13, i32 %B_ret40_13, i32 %C_ret41_13, i32 %D_ret42_13, i32 %temp_4_14)

]]></node>
<StgValue><ssdm name="call_ret44_14"/></StgValue>
</operation>

<operation id="1883" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1643" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1639  %call_ret_14 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_14, 0

]]></node>
<StgValue><ssdm name="call_ret_14"/></StgValue>
</operation>

<operation id="1884" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1644" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1640  %A_ret39_14 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_14, 1

]]></node>
<StgValue><ssdm name="A_ret39_14"/></StgValue>
</operation>

<operation id="1885" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1645" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1641  %B_ret40_14 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_14, 2

]]></node>
<StgValue><ssdm name="B_ret40_14"/></StgValue>
</operation>

<operation id="1886" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1646" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1642  %C_ret41_14 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_14, 3

]]></node>
<StgValue><ssdm name="C_ret41_14"/></StgValue>
</operation>

<operation id="1887" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1647" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1643  %D_ret42_14 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_14, 4

]]></node>
<StgValue><ssdm name="D_ret42_14"/></StgValue>
</operation>

<operation id="1888" st_id="155" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1678" bw="32" op_0_bw="7">
<![CDATA[
.preheader8.preheader:1674  %W_load_1 = load i32* %W_addr_78, align 8

]]></node>
<StgValue><ssdm name="W_load_1"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="1889" st_id="156" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1648" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1644  %tmp_63_15 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret39_14)

]]></node>
<StgValue><ssdm name="tmp_63_15"/></StgValue>
</operation>

<operation id="1890" st_id="156" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1645  %tmp_64_15 = xor i32 %C_ret41_14, %B_ret40_14

]]></node>
<StgValue><ssdm name="tmp_64_15"/></StgValue>
</operation>

<operation id="1891" st_id="156" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1646  %tmp_65_15 = xor i32 %tmp_64_15, %D_ret42_14

]]></node>
<StgValue><ssdm name="tmp_65_15"/></StgValue>
</operation>

<operation id="1892" st_id="156" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1647  %tmp_67_15 = add i32 %tmp_63_15, -899497514

]]></node>
<StgValue><ssdm name="tmp_67_15"/></StgValue>
</operation>

<operation id="1893" st_id="156" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1648  %tmp_68_15 = add i32 %tmp_65_15, %tmp_67_15

]]></node>
<StgValue><ssdm name="tmp_68_15"/></StgValue>
</operation>

<operation id="1894" st_id="156" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1692" bw="32" op_0_bw="7">
<![CDATA[
.preheader8.preheader:1688  %W_load_2 = load i32* %W_addr_79, align 4

]]></node>
<StgValue><ssdm name="W_load_2"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="1895" st_id="157" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1649  %tmp_69_15 = add i32 %call_ret_14, %tmp_68_15

]]></node>
<StgValue><ssdm name="tmp_69_15"/></StgValue>
</operation>

<operation id="1896" st_id="157" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1650  %temp_4_15 = add i32 %W_addr_5_60_loc_assign_1, %tmp_69_15

]]></node>
<StgValue><ssdm name="temp_4_15"/></StgValue>
</operation>

<operation id="1897" st_id="157" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1655" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:1651  %call_ret44_15 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret39_14, i32 %B_ret40_14, i32 %C_ret41_14, i32 %D_ret42_14, i32 %temp_4_15)

]]></node>
<StgValue><ssdm name="call_ret44_15"/></StgValue>
</operation>

<operation id="1898" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1656" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1652  %call_ret_15 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_15, 0

]]></node>
<StgValue><ssdm name="call_ret_15"/></StgValue>
</operation>

<operation id="1899" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1657" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1653  %A_ret39_15 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_15, 1

]]></node>
<StgValue><ssdm name="A_ret39_15"/></StgValue>
</operation>

<operation id="1900" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1658" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1654  %B_ret40_15 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_15, 2

]]></node>
<StgValue><ssdm name="B_ret40_15"/></StgValue>
</operation>

<operation id="1901" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1659" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1655  %C_ret41_15 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_15, 3

]]></node>
<StgValue><ssdm name="C_ret41_15"/></StgValue>
</operation>

<operation id="1902" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1660" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1656  %D_ret42_15 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_15, 4

]]></node>
<StgValue><ssdm name="D_ret42_15"/></StgValue>
</operation>

<operation id="1903" st_id="157" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1692" bw="32" op_0_bw="7">
<![CDATA[
.preheader8.preheader:1688  %W_load_2 = load i32* %W_addr_79, align 4

]]></node>
<StgValue><ssdm name="W_load_2"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="1904" st_id="158" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1661" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1657  %tmp_63_16 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret39_15)

]]></node>
<StgValue><ssdm name="tmp_63_16"/></StgValue>
</operation>

<operation id="1905" st_id="158" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1658  %tmp_64_16 = xor i32 %C_ret41_15, %B_ret40_15

]]></node>
<StgValue><ssdm name="tmp_64_16"/></StgValue>
</operation>

<operation id="1906" st_id="158" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1659  %tmp_65_16 = xor i32 %tmp_64_16, %D_ret42_15

]]></node>
<StgValue><ssdm name="tmp_65_16"/></StgValue>
</operation>

<operation id="1907" st_id="158" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1661  %tmp_67_16 = add i32 %tmp_63_16, -899497514

]]></node>
<StgValue><ssdm name="tmp_67_16"/></StgValue>
</operation>

<operation id="1908" st_id="158" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1662  %tmp_68_16 = add i32 %tmp_65_16, %tmp_67_16

]]></node>
<StgValue><ssdm name="tmp_68_16"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="1909" st_id="159" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1663  %tmp_69_16 = add i32 %call_ret_15, %tmp_68_16

]]></node>
<StgValue><ssdm name="tmp_69_16"/></StgValue>
</operation>

<operation id="1910" st_id="159" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1664  %temp_4_16 = add i32 %W_load, %tmp_69_16

]]></node>
<StgValue><ssdm name="temp_4_16"/></StgValue>
</operation>

<operation id="1911" st_id="159" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1669" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:1665  %call_ret44_16 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret39_15, i32 %B_ret40_15, i32 %C_ret41_15, i32 %D_ret42_15, i32 %temp_4_16)

]]></node>
<StgValue><ssdm name="call_ret44_16"/></StgValue>
</operation>

<operation id="1912" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1670" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1666  %call_ret_16 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_16, 0

]]></node>
<StgValue><ssdm name="call_ret_16"/></StgValue>
</operation>

<operation id="1913" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1671" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1667  %A_ret39_16 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_16, 1

]]></node>
<StgValue><ssdm name="A_ret39_16"/></StgValue>
</operation>

<operation id="1914" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1672" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1668  %B_ret40_16 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_16, 2

]]></node>
<StgValue><ssdm name="B_ret40_16"/></StgValue>
</operation>

<operation id="1915" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1673" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1669  %C_ret41_16 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_16, 3

]]></node>
<StgValue><ssdm name="C_ret41_16"/></StgValue>
</operation>

<operation id="1916" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1674" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1670  %D_ret42_16 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_16, 4

]]></node>
<StgValue><ssdm name="D_ret42_16"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="1917" st_id="160" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1675" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1671  %tmp_63_17 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret39_16)

]]></node>
<StgValue><ssdm name="tmp_63_17"/></StgValue>
</operation>

<operation id="1918" st_id="160" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1672  %tmp_64_17 = xor i32 %C_ret41_16, %B_ret40_16

]]></node>
<StgValue><ssdm name="tmp_64_17"/></StgValue>
</operation>

<operation id="1919" st_id="160" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1673  %tmp_65_17 = xor i32 %tmp_64_17, %D_ret42_16

]]></node>
<StgValue><ssdm name="tmp_65_17"/></StgValue>
</operation>

<operation id="1920" st_id="160" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1675  %tmp_67_17 = add i32 %tmp_63_17, -899497514

]]></node>
<StgValue><ssdm name="tmp_67_17"/></StgValue>
</operation>

<operation id="1921" st_id="160" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1676  %tmp_68_17 = add i32 %tmp_65_17, %tmp_67_17

]]></node>
<StgValue><ssdm name="tmp_68_17"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="1922" st_id="161" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1677  %tmp_69_17 = add i32 %call_ret_16, %tmp_68_17

]]></node>
<StgValue><ssdm name="tmp_69_17"/></StgValue>
</operation>

<operation id="1923" st_id="161" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1678  %temp_4_17 = add i32 %W_load_1, %tmp_69_17

]]></node>
<StgValue><ssdm name="temp_4_17"/></StgValue>
</operation>

<operation id="1924" st_id="161" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1683" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:1679  %call_ret44_17 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret39_16, i32 %B_ret40_16, i32 %C_ret41_16, i32 %D_ret42_16, i32 %temp_4_17)

]]></node>
<StgValue><ssdm name="call_ret44_17"/></StgValue>
</operation>

<operation id="1925" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1684" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1680  %call_ret_17 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_17, 0

]]></node>
<StgValue><ssdm name="call_ret_17"/></StgValue>
</operation>

<operation id="1926" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1685" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1681  %A_ret39_17 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_17, 1

]]></node>
<StgValue><ssdm name="A_ret39_17"/></StgValue>
</operation>

<operation id="1927" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1686" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1682  %B_ret40_17 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_17, 2

]]></node>
<StgValue><ssdm name="B_ret40_17"/></StgValue>
</operation>

<operation id="1928" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1687" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1683  %C_ret41_17 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_17, 3

]]></node>
<StgValue><ssdm name="C_ret41_17"/></StgValue>
</operation>

<operation id="1929" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1688" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1684  %D_ret42_17 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_17, 4

]]></node>
<StgValue><ssdm name="D_ret42_17"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="1930" st_id="162" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1689" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1685  %tmp_63_18 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A_ret39_17)

]]></node>
<StgValue><ssdm name="tmp_63_18"/></StgValue>
</operation>

<operation id="1931" st_id="162" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1686  %tmp_64_18 = xor i32 %C_ret41_17, %B_ret40_17

]]></node>
<StgValue><ssdm name="tmp_64_18"/></StgValue>
</operation>

<operation id="1932" st_id="162" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1687  %tmp_65_18 = xor i32 %tmp_64_18, %D_ret42_17

]]></node>
<StgValue><ssdm name="tmp_65_18"/></StgValue>
</operation>

<operation id="1933" st_id="162" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1689  %tmp_67_18 = add i32 %tmp_63_18, -899497514

]]></node>
<StgValue><ssdm name="tmp_67_18"/></StgValue>
</operation>

<operation id="1934" st_id="162" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1690  %tmp_68_18 = add i32 %tmp_65_18, %tmp_67_18

]]></node>
<StgValue><ssdm name="tmp_68_18"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="1935" st_id="163" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1691  %tmp_69_18 = add i32 %call_ret_17, %tmp_68_18

]]></node>
<StgValue><ssdm name="tmp_69_18"/></StgValue>
</operation>

<operation id="1936" st_id="163" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1696" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1692  %temp_4_18 = add i32 %W_load_2, %tmp_69_18

]]></node>
<StgValue><ssdm name="temp_4_18"/></StgValue>
</operation>

<operation id="1937" st_id="163" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1697" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader8.preheader:1693  %call_ret44_18 = call fastcc { i32, i32, i32, i32, i32 } @SHA1ProcessMessageBlock_Swapping(i32 %A_ret39_17, i32 %B_ret40_17, i32 %C_ret41_17, i32 %D_ret42_17, i32 %temp_4_18)

]]></node>
<StgValue><ssdm name="call_ret44_18"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="1938" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1698" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1694  %call_ret_18 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_18, 0

]]></node>
<StgValue><ssdm name="call_ret_18"/></StgValue>
</operation>

<operation id="1939" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1699" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1695  %A_ret39_18 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_18, 1

]]></node>
<StgValue><ssdm name="A_ret39_18"/></StgValue>
</operation>

<operation id="1940" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1700" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1696  %B_ret40_18 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_18, 2

]]></node>
<StgValue><ssdm name="B_ret40_18"/></StgValue>
</operation>

<operation id="1941" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1701" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1697  %C_ret41_18 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_18, 3

]]></node>
<StgValue><ssdm name="C_ret41_18"/></StgValue>
</operation>

<operation id="1942" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1702" bw="32" op_0_bw="160">
<![CDATA[
.preheader8.preheader:1698  %D_ret42_18 = extractvalue { i32, i32, i32, i32, i32 } %call_ret44_18, 4

]]></node>
<StgValue><ssdm name="D_ret42_18"/></StgValue>
</operation>

<operation id="1943" st_id="164" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1700  %tmp_32 = add i32 %A_ret39_18, %context_Intermediate_Hash_load

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="1944" st_id="164" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1705" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader8.preheader:1701  store i32 %tmp_32, i32* %context_Intermediate_Hash_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1945" st_id="164" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1703  %tmp_33 = add i32 %B_ret40_18, %context_Intermediate_Hash_load_1

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="1946" st_id="164" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1708" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader8.preheader:1704  store i32 %tmp_33, i32* %context_Intermediate_Hash_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1947" st_id="164" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1706  %tmp_34 = add i32 %C_ret41_18, %context_Intermediate_Hash_load_2

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="1948" st_id="164" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1709  %tmp_35 = add i32 %D_ret42_18, %context_Intermediate_Hash_load_3

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="1949" st_id="164" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1712  %tmp_36 = add i32 %call_ret_18, %context_Intermediate_Hash_load_4

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="1950" st_id="165" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1711" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader8.preheader:1707  store i32 %tmp_34, i32* %context_Intermediate_Hash_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1951" st_id="165" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1714" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader8.preheader:1710  store i32 %tmp_35, i32* %context_Intermediate_Hash_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="1952" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader8.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap([5 x i32]* %context_Intermediate_Hash), !map !19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1953" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.preheader8.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i16* %context_Message_Block_Index), !map !25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1954" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader8.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap([64 x i8]* %context_Message_Block), !map !31

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1955" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader8.preheader:3  call void (...)* @_ssdm_op_SpecTopModule([24 x i8]* @SHA1ProcessMessageBlock_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1956" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader8.preheader:5  call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1957" st_id="166" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1717" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader8.preheader:1713  store i32 %tmp_36, i32* %context_Intermediate_Hash_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1958" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1718" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader8.preheader:1714  call void @_ssdm_op_Write.ap_auto.i16P(i16* %context_Message_Block_Index, i16 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1959" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1719" bw="0">
<![CDATA[
.preheader8.preheader:1715  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
