==============================================================
File generated on Thu May 28 02:41:17 IST 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 28 02:46:37 IST 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'L1toORAN/L1toORAN_main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from L1toORAN/L1toORAN_main.cpp:1:
In file included from L1toORAN/L1toORAN_main.cpp:4:
L1toORAN/L1toORAN.h:12:1: warning: declaration does not declare anything [-Wmissing-declarations]
typedef struct appn_header{
^~~~~~~
L1toORAN/L1toORAN.h:15:1: warning: 'static' ignored on this declaration
static enum states{
^
L1toORAN/L1toORAN.h:21:1: warning: 'static' ignored on this declaration
static enum section_states{
^
In file included from L1toORAN/L1toORAN_main.cpp:1:
L1toORAN/L1toORAN_main.cpp:42:3: error: use of undeclared identifier 'l1_temp'
  l1_temp = L1_axis.read();
  ^
L1toORAN/L1toORAN_main.cpp:43:3: error: use of undeclared identifier 'oran_input'
  oran_input = l1_temp.header_info.range(63,54);
  ^
L1toORAN/L1toORAN_main.cpp:43:16: error: use of undeclared identifier 'l1_temp'
  oran_input = l1_temp.header_info.range(63,54);
               ^
L1toORAN/L1toORAN_main.cpp:44:3: error: use of undeclared identifier 'header_type'
  header_type = l1_temp.header_info.range(53,52);
  ^
L1toORAN/L1toORAN_main.cpp:44:17: error: use of undeclared identifier 'l1_temp'
  header_type = l1_temp.header_info.range(53,52);
                ^
L1toORAN/L1toORAN_main.cpp:45:3: error: use of undeclared identifier 'section_type'
  section_type = l1_temp.header_info.range(51,44);
  ^
L1toORAN/L1toORAN_main.cpp:45:18: error: use of undeclared identifier 'l1_temp'
  section_type = l1_temp.header_info.range(51,44);
                 ^
L1toORAN/L1toORAN_main.cpp:46:3: error: use of undeclared identifier 'seq_no'
  seq_no = l1_temp.header_info.range(43,43);
  ^
L1toORAN/L1toORAN_main.cpp:46:12: error: use of undeclared identifier 'l1_temp'
  seq_no = l1_temp.header_info.range(43,43);
           ^
L1toORAN/L1toORAN_main.cpp:47:3: error: use of undeclared identifier 'payload'
  payload = l1_temp.header_info.range(42,0);
  ^
L1toORAN/L1toORAN_main.cpp:47:13: error: use of undeclared identifier 'l1_temp'
  payload = l1_temp.header_info.range(42,0);
            ^
L1toORAN/L1toORAN_main.cpp:49:5: error: use of undeclared identifier 'oran_input'
 if(oran_input == 1){
    ^
L1toORAN/L1toORAN_main.cpp:50:10: error: use of undeclared identifier 'header_type'
  switch(header_type){
         ^
3 warnings and 13 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'L1toORAN/L1toORAN_main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 882.484 ; gain = 192.207 ; free physical = 193250 ; free virtual = 1455746
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 882.484 ; gain = 192.207 ; free physical = 193250 ; free virtual = 1455746
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 882.484 ; gain = 192.207 ; free physical = 193237 ; free virtual = 1455735
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 882.484 ; gain = 192.207 ; free physical = 193231 ; free virtual = 1455730
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 882.484 ; gain = 192.207 ; free physical = 193189 ; free virtual = 1455689
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 882.484 ; gain = 192.207 ; free physical = 193184 ; free virtual = 1455684
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'L1toORAN' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L1toORAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.84 seconds; current allocated memory: 136.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 136.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L1toORAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/L1_axis_V_payload_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/L1_axis_V_dst_module_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/application_header_V_dataDirection_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/application_header_V_payloadVersion_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/application_header_V_filterIndex_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/application_header_V_frameId_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/application_header_V_subframeId_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/application_header_V_slotID_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/application_header_V_startsymbolId_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/application_header_V_numSections_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/application_header_V_sectionType_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/application_header_V_udCompHdr_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/application_header_V_reserved_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/section_header_V_sectionID_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/section_header_V_rb_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/section_header_V_symInc_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/section_header_V_startPrbu_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/section_header_V_numPrbu_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/section_header_V_reMask_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/section_header_V_numSymbol_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/section_header_V_beamID_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/section_header_V_ef_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/extension_header_V_ef_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/extension_header_V_extType_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/extension_header_V_extLen_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/extension_header_V_disablebfW_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/extension_header_V_RAD_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/extension_header_V_reserved_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/extension_header_V_numBundPRB_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/extension_header_V_bfWCompHdr_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/extension_header_V_bfWCompParam_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/extension_header_V_reserved_comp_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/extension_header_V_beamID_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'L1toORAN' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'appn_hdr_dataDirecti' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_payloadVers' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_filterIndex' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_frameId_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_subframeId_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_slotID_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_startsymbol' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_numSections' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_sectionType' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_sectionI' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_rb_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_symInc_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_startPrb' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_numPrbu_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_reMask_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_ef_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_extLen_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_disablebfW_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_RAD_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_numBundPRB_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_bfWCompHdr_s' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'L1toORAN'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 137.958 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'L1toORAN/L1toORAN_main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 882.484 ; gain = 192.207 ; free physical = 192877 ; free virtual = 1455352
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 882.484 ; gain = 192.207 ; free physical = 192877 ; free virtual = 1455351
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 882.484 ; gain = 192.207 ; free physical = 192855 ; free virtual = 1455331
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 882.484 ; gain = 192.207 ; free physical = 192846 ; free virtual = 1455324
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 882.484 ; gain = 192.207 ; free physical = 192826 ; free virtual = 1455304
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 882.484 ; gain = 192.207 ; free physical = 192824 ; free virtual = 1455303
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'L1toORAN' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L1toORAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'L1toORAN'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.66 seconds; current allocated memory: 135.448 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 136.127 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L1toORAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/L1_axis_V_payload_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/L1_axis_V_dst_module_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/application_header_V_dataDirection_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/application_header_V_payloadVersion_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/application_header_V_filterIndex_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/application_header_V_frameId_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/application_header_V_subframeId_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/application_header_V_slotID_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/application_header_V_startsymbolId_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/application_header_V_numSections_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/application_header_V_sectionType_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/application_header_V_udCompHdr_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/application_header_V_reserved_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/section_header_V_sectionID_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/section_header_V_rb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/section_header_V_symInc_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/section_header_V_startPrbu_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/section_header_V_numPrbu_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/section_header_V_reMask_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/section_header_V_numSymbol_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/section_header_V_beamID_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/section_header_V_ef_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/extension_header_V_ef_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/extension_header_V_extType_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/extension_header_V_extLen_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/extension_header_V_disablebfW_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/extension_header_V_RAD_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/extension_header_V_reserved_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/extension_header_V_numBundPRB_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/extension_header_V_bfWCompHdr_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/extension_header_V_bfWCompParam_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/extension_header_V_reserved_comp_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/extension_header_V_beamID_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'L1toORAN' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'appn_hdr_dataDirecti' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_payloadVers' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_filterIndex' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_frameId_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_subframeId_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_slotID_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_startsymbol' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_numSections' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_sectionType' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_sectionI' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_rb_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_symInc_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_startPrb' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_numPrbu_s' is power-on initialization.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.4ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'L1toORAN/L1toORAN_main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 882.480 ; gain = 192.207 ; free physical = 117847 ; free virtual = 1443826
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 882.480 ; gain = 192.207 ; free physical = 117847 ; free virtual = 1443826
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 882.480 ; gain = 192.207 ; free physical = 117853 ; free virtual = 1443834
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 882.480 ; gain = 192.207 ; free physical = 117844 ; free virtual = 1443826
INFO: [XFORM 203-1101] Packing variable 'L1_axis.V' (L1toORAN/L1toORAN_main.cpp:5) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'application_header.V' (L1toORAN/L1toORAN_main.cpp:5) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'extension_header.V' (L1toORAN/L1toORAN_main.cpp:5) into a 72-bit variable.
INFO: [XFORM 203-1101] Packing variable 'section_header.V' (L1toORAN/L1toORAN_main.cpp:5) into a 64-bit variable.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 882.941 ; gain = 192.668 ; free physical = 117815 ; free virtual = 1443798
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 882.941 ; gain = 192.668 ; free physical = 117812 ; free virtual = 1443795
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'L1toORAN' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L1toORAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'L1toORAN'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.31 seconds; current allocated memory: 139.286 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 139.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L1toORAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/L1_axis_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/application_header_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/section_header_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/extension_header_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/mux_config_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/numBeams_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'L1toORAN' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'appn_hdr_dataDirecti' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_payloadVers' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_filterIndex' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_frameId_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_subframeId_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_slotID_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_startsymbol' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_numSections' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_sectionType' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_sectionI' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_rb_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_symInc_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_startPrb' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_numPrbu_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_reMask_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_ef_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_extLen_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_disablebfW_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_RAD_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_numBundPRB_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_bfWCompHdr_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mux_configs_V' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'L1toORAN/numBeams_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'L1toORAN'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 141.341 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 882.941 ; gain = 192.668 ; free physical = 117793 ; free virtual = 1443779
INFO: [VHDL 208-304] Generating VHDL RTL for L1toORAN.
INFO: [VLOG 209-307] Generating Verilog RTL for L1toORAN.
INFO: [HLS 200-112] Total elapsed time: 19.21 seconds; peak allocated memory: 141.341 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.4ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'L1toORAN/L1toORAN_main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 882.480 ; gain = 192.207 ; free physical = 117830 ; free virtual = 1443804
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 882.480 ; gain = 192.207 ; free physical = 117829 ; free virtual = 1443804
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 882.480 ; gain = 192.207 ; free physical = 117822 ; free virtual = 1443799
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 882.480 ; gain = 192.207 ; free physical = 117813 ; free virtual = 1443790
INFO: [XFORM 203-1101] Packing variable 'L1_axis.V' (L1toORAN/L1toORAN_main.cpp:5) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'application_header.V' (L1toORAN/L1toORAN_main.cpp:5) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'extension_header.V' (L1toORAN/L1toORAN_main.cpp:5) into a 72-bit variable.
INFO: [XFORM 203-1101] Packing variable 'section_header.V' (L1toORAN/L1toORAN_main.cpp:5) into a 64-bit variable.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 882.949 ; gain = 192.676 ; free physical = 117782 ; free virtual = 1443762
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 882.949 ; gain = 192.676 ; free physical = 117780 ; free virtual = 1443760
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'L1toORAN' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L1toORAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'L1toORAN'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.37 seconds; current allocated memory: 139.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 139.807 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L1toORAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/L1_axis_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/application_header_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/section_header_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/extension_header_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/mux_config_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/numBeams_V' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'L1toORAN' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'appn_hdr_dataDirecti' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_payloadVers' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_filterIndex' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_frameId_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_subframeId_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_slotID_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_startsymbol' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_numSections' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_sectionType' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_sectionI' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_rb_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_symInc_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_startPrb' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_numPrbu_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_reMask_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_ef_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_extLen_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_disablebfW_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_RAD_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_numBundPRB_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_bfWCompHdr_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mux_configs_V' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'L1toORAN/numBeams_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'L1toORAN'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 141.205 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 882.949 ; gain = 192.676 ; free physical = 117762 ; free virtual = 1443744
INFO: [VHDL 208-304] Generating VHDL RTL for L1toORAN.
INFO: [VLOG 209-307] Generating Verilog RTL for L1toORAN.
INFO: [HLS 200-112] Total elapsed time: 18.26 seconds; peak allocated memory: 141.205 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.4ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'L1toORAN/L1toORAN_main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 882.480 ; gain = 192.207 ; free physical = 116201 ; free virtual = 1442228
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 882.480 ; gain = 192.207 ; free physical = 116201 ; free virtual = 1442227
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 882.480 ; gain = 192.207 ; free physical = 116187 ; free virtual = 1442216
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 882.480 ; gain = 192.207 ; free physical = 116178 ; free virtual = 1442207
INFO: [XFORM 203-1101] Packing variable 'L1_axis.V' (L1toORAN/L1toORAN_main.cpp:5) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'application_header.V' (L1toORAN/L1toORAN_main.cpp:5) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'extension_header.V' (L1toORAN/L1toORAN_main.cpp:5) into a 72-bit variable.
INFO: [XFORM 203-1101] Packing variable 'section_header.V' (L1toORAN/L1toORAN_main.cpp:5) into a 64-bit variable.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 882.949 ; gain = 192.676 ; free physical = 116141 ; free virtual = 1442172
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 882.949 ; gain = 192.676 ; free physical = 116126 ; free virtual = 1442157
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'L1toORAN' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L1toORAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'L1toORAN'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.22 seconds; current allocated memory: 139.275 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 139.998 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L1toORAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/L1_axis_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/application_header_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/section_header_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/extension_header_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/mux_config_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/numBeams_V' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'L1toORAN' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'section_hdr_numPrbu_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_dataDirecti' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_payloadVers' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_filterIndex' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_frameId_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_subframeId_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_slotID_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_startsymbol' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_numSections' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_sectionType' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_sectionI' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_rb_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_symInc_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_startPrb' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_reMask_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_ef_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_extLen_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_disablebfW_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_RAD_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_numBundPRB_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_bfWCompHdr_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mux_configs_V' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'L1toORAN_udiv_8ns_8ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'L1toORAN'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 141.753 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'L1toORAN_udiv_8ns_8ns_3_12_1_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 882.949 ; gain = 192.676 ; free physical = 116135 ; free virtual = 1442169
INFO: [VHDL 208-304] Generating VHDL RTL for L1toORAN.
INFO: [VLOG 209-307] Generating Verilog RTL for L1toORAN.
INFO: [HLS 200-112] Total elapsed time: 18.37 seconds; peak allocated memory: 141.753 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.4ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'L1toORAN/L1toORAN_main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 882.480 ; gain = 192.207 ; free physical = 114546 ; free virtual = 1440598
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 882.480 ; gain = 192.207 ; free physical = 114546 ; free virtual = 1440598
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 882.480 ; gain = 192.207 ; free physical = 114532 ; free virtual = 1440587
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 882.480 ; gain = 192.207 ; free physical = 114513 ; free virtual = 1440569
INFO: [XFORM 203-1101] Packing variable 'L1_axis.V' (L1toORAN/L1toORAN_main.cpp:5) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'application_header.V' (L1toORAN/L1toORAN_main.cpp:5) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'extension_header.V' (L1toORAN/L1toORAN_main.cpp:5) into a 72-bit variable.
INFO: [XFORM 203-1101] Packing variable 'section_header.V' (L1toORAN/L1toORAN_main.cpp:5) into a 64-bit variable.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 882.949 ; gain = 192.676 ; free physical = 114491 ; free virtual = 1440548
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 882.949 ; gain = 192.676 ; free physical = 114481 ; free virtual = 1440539
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'L1toORAN' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L1toORAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'L1toORAN'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.28 seconds; current allocated memory: 139.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 139.999 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L1toORAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/L1_axis_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/application_header_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/section_header_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/extension_header_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/mux_config_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/numBeams_V' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'L1toORAN' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'section_hdr_numPrbu_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_dataDirecti' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_payloadVers' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_filterIndex' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_frameId_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_subframeId_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_slotID_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_startsymbol' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_numSections' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_sectionType' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_sectionI' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_rb_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_symInc_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_startPrb' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_reMask_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_ef_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_extLen_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_disablebfW_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_RAD_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_numBundPRB_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_bfWCompHdr_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mux_configs_V' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'L1toORAN_udiv_8ns_8ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'L1toORAN'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 141.754 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'L1toORAN_udiv_8ns_8ns_3_12_1_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 882.949 ; gain = 192.676 ; free physical = 114482 ; free virtual = 1440543
INFO: [VHDL 208-304] Generating VHDL RTL for L1toORAN.
INFO: [VLOG 209-307] Generating Verilog RTL for L1toORAN.
INFO: [HLS 200-112] Total elapsed time: 18.3 seconds; peak allocated memory: 141.754 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.4ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'L1toORAN/L1toORAN_main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 882.480 ; gain = 192.207 ; free physical = 113753 ; free virtual = 1439799
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 882.480 ; gain = 192.207 ; free physical = 113753 ; free virtual = 1439799
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 882.480 ; gain = 192.207 ; free physical = 113750 ; free virtual = 1439798
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 882.480 ; gain = 192.207 ; free physical = 113740 ; free virtual = 1439789
INFO: [XFORM 203-1101] Packing variable 'L1_axis.V' (L1toORAN/L1toORAN_main.cpp:5) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'application_header.V' (L1toORAN/L1toORAN_main.cpp:5) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'extension_header.V' (L1toORAN/L1toORAN_main.cpp:5) into a 72-bit variable.
INFO: [XFORM 203-1101] Packing variable 'section_header.V' (L1toORAN/L1toORAN_main.cpp:5) into a 64-bit variable.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 882.949 ; gain = 192.676 ; free physical = 113712 ; free virtual = 1439762
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 882.949 ; gain = 192.676 ; free physical = 113710 ; free virtual = 1439761
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'L1toORAN' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L1toORAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'L1toORAN'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.35 seconds; current allocated memory: 139.269 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 139.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L1toORAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/L1_axis_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/application_header_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/section_header_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/extension_header_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/mux_config_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/numBeams_V' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'L1toORAN' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'section_hdr_numPrbu_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_dataDirecti' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_payloadVers' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_filterIndex' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_frameId_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_subframeId_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_slotID_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_startsymbol' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_numSections' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_sectionType' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_sectionI' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_rb_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_symInc_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_startPrb' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_reMask_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_ef_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_extLen_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_disablebfW_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_RAD_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_numBundPRB_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_bfWCompHdr_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mux_configs_V' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'L1toORAN_udiv_8ns_8ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'L1toORAN'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 141.745 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'L1toORAN_udiv_8ns_8ns_3_12_1_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 882.949 ; gain = 192.676 ; free physical = 113699 ; free virtual = 1439753
INFO: [VHDL 208-304] Generating VHDL RTL for L1toORAN.
INFO: [VLOG 209-307] Generating Verilog RTL for L1toORAN.
INFO: [HLS 200-112] Total elapsed time: 18.45 seconds; peak allocated memory: 141.745 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.4ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'L1toORAN/L1toORAN_main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 882.480 ; gain = 192.207 ; free physical = 115137 ; free virtual = 1441221
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 882.480 ; gain = 192.207 ; free physical = 115137 ; free virtual = 1441221
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 882.480 ; gain = 192.207 ; free physical = 115115 ; free virtual = 1441200
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 882.480 ; gain = 192.207 ; free physical = 115103 ; free virtual = 1441189
INFO: [XFORM 203-1101] Packing variable 'L1_axis.V' (L1toORAN/L1toORAN_main.cpp:5) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'application_header.V' (L1toORAN/L1toORAN_main.cpp:5) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'extension_header.V' (L1toORAN/L1toORAN_main.cpp:5) into a 72-bit variable.
INFO: [XFORM 203-1101] Packing variable 'section_header.V' (L1toORAN/L1toORAN_main.cpp:5) into a 64-bit variable.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 882.949 ; gain = 192.676 ; free physical = 115086 ; free virtual = 1441174
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 882.949 ; gain = 192.676 ; free physical = 115084 ; free virtual = 1441173
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'L1toORAN' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L1toORAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'L1toORAN'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.62 seconds; current allocated memory: 139.063 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 139.706 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L1toORAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/L1_axis_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/application_header_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/section_header_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/extension_header_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/mux_config_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/numBeams_V' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'L1toORAN' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'appn_hdr_dataDirecti' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_payloadVers' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_filterIndex' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_frameId_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_subframeId_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_slotID_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_startsymbol' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_numSections' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_sectionType' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_sectionI' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_rb_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_symInc_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_startPrb' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_numPrbu_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_reMask_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_ef_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_extLen_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_disablebfW_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_RAD_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_numBundPRB_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_bfWCompHdr_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mux_configs_V' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'L1toORAN/numBeams_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'L1toORAN'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 141.103 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 882.949 ; gain = 192.676 ; free physical = 115077 ; free virtual = 1441167
INFO: [VHDL 208-304] Generating VHDL RTL for L1toORAN.
INFO: [VLOG 209-307] Generating Verilog RTL for L1toORAN.
INFO: [HLS 200-112] Total elapsed time: 18.52 seconds; peak allocated memory: 141.103 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.4ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'L1toORAN/L1toORAN_main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 882.480 ; gain = 192.207 ; free physical = 115015 ; free virtual = 1441102
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 882.480 ; gain = 192.207 ; free physical = 115015 ; free virtual = 1441102
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 882.480 ; gain = 192.207 ; free physical = 115002 ; free virtual = 1441091
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 882.480 ; gain = 192.207 ; free physical = 114986 ; free virtual = 1441076
INFO: [XFORM 203-1101] Packing variable 'L1_axis.V' (L1toORAN/L1toORAN_main.cpp:5) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'application_header.V' (L1toORAN/L1toORAN_main.cpp:5) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'extension_header.V' (L1toORAN/L1toORAN_main.cpp:5) into a 72-bit variable.
INFO: [XFORM 203-1101] Packing variable 'section_header.V' (L1toORAN/L1toORAN_main.cpp:5) into a 64-bit variable.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 882.949 ; gain = 192.676 ; free physical = 114950 ; free virtual = 1441041
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 882.949 ; gain = 192.676 ; free physical = 114962 ; free virtual = 1441054
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'L1toORAN' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L1toORAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'L1toORAN'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.5 seconds; current allocated memory: 139.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 139.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L1toORAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/L1_axis_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/application_header_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/section_header_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/extension_header_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/mux_config_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/numBeams_V' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'L1toORAN' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'appn_hdr_dataDirecti' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_payloadVers' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_filterIndex' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_frameId_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_subframeId_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_slotID_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_startsymbol' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_numSections' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_sectionType' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_sectionI' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_rb_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_symInc_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_startPrb' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_numPrbu_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_reMask_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_ef_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_extLen_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_disablebfW_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_RAD_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_numBundPRB_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_bfWCompHdr_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mux_configs_V' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'L1toORAN/numBeams_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'L1toORAN'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 141.102 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 882.949 ; gain = 192.676 ; free physical = 114955 ; free virtual = 1441049
INFO: [VHDL 208-304] Generating VHDL RTL for L1toORAN.
INFO: [VLOG 209-307] Generating Verilog RTL for L1toORAN.
INFO: [HLS 200-112] Total elapsed time: 18.39 seconds; peak allocated memory: 141.102 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.4ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'L1toORAN/L1toORAN_main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 882.480 ; gain = 192.207 ; free physical = 114858 ; free virtual = 1440939
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 882.480 ; gain = 192.207 ; free physical = 114858 ; free virtual = 1440939
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 882.480 ; gain = 192.207 ; free physical = 114844 ; free virtual = 1440928
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 882.480 ; gain = 192.207 ; free physical = 114835 ; free virtual = 1440919
INFO: [XFORM 203-1101] Packing variable 'L1_axis.V' (L1toORAN/L1toORAN_main.cpp:5) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'application_header.V' (L1toORAN/L1toORAN_main.cpp:5) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'extension_header.V' (L1toORAN/L1toORAN_main.cpp:5) into a 72-bit variable.
INFO: [XFORM 203-1101] Packing variable 'section_header.V' (L1toORAN/L1toORAN_main.cpp:5) into a 64-bit variable.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 882.949 ; gain = 192.676 ; free physical = 114806 ; free virtual = 1440891
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 882.949 ; gain = 192.676 ; free physical = 114803 ; free virtual = 1440889
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'L1toORAN' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L1toORAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'L1toORAN'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.45 seconds; current allocated memory: 139.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 139.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L1toORAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/L1_axis_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/application_header_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/section_header_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/extension_header_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/mux_config_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/numBeams_V' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'L1toORAN' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'section_hdr_numPrbu_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_dataDirecti' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_payloadVers' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_filterIndex' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_frameId_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_subframeId_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_slotID_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_startsymbol' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_numSections' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_sectionType' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_sectionI' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_rb_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_symInc_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_startPrb' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_reMask_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_ef_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_extLen_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_disablebfW_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_RAD_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_numBundPRB_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_bfWCompHdr_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mux_configs_V' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'L1toORAN_udiv_8ns_8ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'L1toORAN'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 141.746 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'L1toORAN_udiv_8ns_8ns_3_12_1_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 882.949 ; gain = 192.676 ; free physical = 114793 ; free virtual = 1440882
INFO: [VHDL 208-304] Generating VHDL RTL for L1toORAN.
INFO: [VLOG 209-307] Generating Verilog RTL for L1toORAN.
INFO: [HLS 200-112] Total elapsed time: 18.52 seconds; peak allocated memory: 141.746 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.4ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'L1toORAN/L1toORAN_main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 882.480 ; gain = 192.207 ; free physical = 83401 ; free virtual = 1441414
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 882.480 ; gain = 192.207 ; free physical = 83401 ; free virtual = 1441414
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 882.480 ; gain = 192.207 ; free physical = 83380 ; free virtual = 1441396
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 882.480 ; gain = 192.207 ; free physical = 83373 ; free virtual = 1441388
INFO: [XFORM 203-1101] Packing variable 'L1_axis.V' (L1toORAN/L1toORAN_main.cpp:5) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'application_header.V' (L1toORAN/L1toORAN_main.cpp:5) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'extension_header.V' (L1toORAN/L1toORAN_main.cpp:5) into a 72-bit variable.
INFO: [XFORM 203-1101] Packing variable 'section_header.V' (L1toORAN/L1toORAN_main.cpp:5) into a 64-bit variable.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 882.945 ; gain = 192.672 ; free physical = 83338 ; free virtual = 1441355
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 882.945 ; gain = 192.672 ; free physical = 83336 ; free virtual = 1441354
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'L1toORAN' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L1toORAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'L1toORAN'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.75 seconds; current allocated memory: 139.476 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 140.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L1toORAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/L1_axis_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/application_header_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/section_header_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/extension_header_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/mux_config_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/numBeams_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on function 'L1toORAN' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'section_hdr_numPrbu_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_dataDirecti' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_payloadVers' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_filterIndex' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_frameId_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_subframeId_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_slotID_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_startsymbol' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_numSections' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_sectionType' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_sectionI' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_rb_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_symInc_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_startPrb' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_reMask_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_ef_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_extLen_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_disablebfW_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_RAD_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_numBundPRB_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_bfWCompHdr_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'numMatrix_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mux_configs_V' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'L1toORAN_udiv_8ns_8ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'L1toORAN'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 141.606 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'L1toORAN_udiv_8ns_8ns_3_12_1_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 882.945 ; gain = 192.672 ; free physical = 83309 ; free virtual = 1441330
INFO: [VHDL 208-304] Generating VHDL RTL for L1toORAN.
INFO: [VLOG 209-307] Generating Verilog RTL for L1toORAN.
INFO: [HLS 200-112] Total elapsed time: 18.76 seconds; peak allocated memory: 141.606 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.4ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'L1toORAN/L1toORAN_main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 882.480 ; gain = 192.207 ; free physical = 87402 ; free virtual = 1445454
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 882.480 ; gain = 192.207 ; free physical = 87403 ; free virtual = 1445454
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 882.480 ; gain = 192.207 ; free physical = 87379 ; free virtual = 1445434
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 882.480 ; gain = 192.207 ; free physical = 87366 ; free virtual = 1445421
INFO: [XFORM 203-1101] Packing variable 'L1_axis.V' (L1toORAN/L1toORAN_main.cpp:5) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'application_header.V' (L1toORAN/L1toORAN_main.cpp:5) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'extension_header.V' (L1toORAN/L1toORAN_main.cpp:5) into a 72-bit variable.
INFO: [XFORM 203-1101] Packing variable 'section_header.V' (L1toORAN/L1toORAN_main.cpp:5) into a 64-bit variable.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 882.945 ; gain = 192.672 ; free physical = 87350 ; free virtual = 1445406
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 882.945 ; gain = 192.672 ; free physical = 87348 ; free virtual = 1445405
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'L1toORAN' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L1toORAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'L1toORAN'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.87 seconds; current allocated memory: 139.545 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 140.263 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L1toORAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/L1_axis_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/application_header_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/section_header_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/extension_header_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/mux_config_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/numBeams_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on function 'L1toORAN' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'section_hdr_numPrbu_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_dataDirecti' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_payloadVers' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_filterIndex' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_frameId_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_subframeId_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_slotID_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_startsymbol' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_numSections' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_sectionType' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_sectionI' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_rb_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_symInc_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_startPrb' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_reMask_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_ef_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_extLen_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_disablebfW_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_RAD_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_numBundPRB_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_bfWCompHdr_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'numMatrix_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mux_configs_V' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'L1toORAN_udiv_8ns_8ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'L1toORAN'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 141.721 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'L1toORAN_udiv_8ns_8ns_3_12_1_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 882.945 ; gain = 192.672 ; free physical = 87339 ; free virtual = 1445399
INFO: [VHDL 208-304] Generating VHDL RTL for L1toORAN.
INFO: [VLOG 209-307] Generating Verilog RTL for L1toORAN.
INFO: [HLS 200-112]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.4ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'L1toORAN/L1toORAN_main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 882.480 ; gain = 192.207 ; free physical = 92429 ; free virtual = 1450548
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 882.480 ; gain = 192.207 ; free physical = 92429 ; free virtual = 1450548
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 882.480 ; gain = 192.207 ; free physical = 92413 ; free virtual = 1450534
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 882.480 ; gain = 192.207 ; free physical = 92405 ; free virtual = 1450527
INFO: [XFORM 203-1101] Packing variable 'L1_axis.V' (L1toORAN/L1toORAN_main.cpp:5) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'application_header.V' (L1toORAN/L1toORAN_main.cpp:5) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'extension_header.V' (L1toORAN/L1toORAN_main.cpp:5) into a 72-bit variable.
INFO: [XFORM 203-1101] Packing variable 'section_header.V' (L1toORAN/L1toORAN_main.cpp:5) into a 64-bit variable.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 882.945 ; gain = 192.672 ; free physical = 92375 ; free virtual = 1450498
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 882.945 ; gain = 192.672 ; free physical = 92373 ; free virtual = 1450497
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'L1toORAN' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L1toORAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'L1toORAN'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.86 seconds; current allocated memory: 139.540 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 140.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L1toORAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/L1_axis_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/application_header_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/section_header_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/extension_header_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/mux_config_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/numBeams_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on function 'L1toORAN' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'section_hdr_numPrbu_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_dataDirecti' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_payloadVers' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_filterIndex' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_frameId_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_subframeId_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_slotID_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_startsymbol' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_numSections' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_sectionType' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_sectionI' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_rb_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_symInc_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_startPrb' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_reMask_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_ef_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_extLen_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_disablebfW_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_RAD_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_numBundPRB_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_bfWCompHdr_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'numMatrix_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mux_configs_V' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'L1toORAN_udiv_8ns_8ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'L1toORAN'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 141.719 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'L1toORAN_udiv_8ns_8ns_3_12_1_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 882.945 ; gain = 192.672 ; free physical = 92356 ; free virtual = 1450483
INFO: [VHDL 208-304] Generating VHDL RTL for L1toORAN.
INFO: [VLOG 209-307] Generating Verilog RTL for L1toORAN.
INFO: [HLS 200-112]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.4ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'L1toORAN/L1toORAN_main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 882.480 ; gain = 192.207 ; free physical = 90227 ; free virtual = 1448373
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 882.480 ; gain = 192.207 ; free physical = 90227 ; free virtual = 1448373
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 882.480 ; gain = 192.207 ; free physical = 90205 ; free virtual = 1448352
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 882.480 ; gain = 192.207 ; free physical = 90193 ; free virtual = 1448341
INFO: [XFORM 203-1101] Packing variable 'L1_axis.V' (L1toORAN/L1toORAN_main.cpp:5) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'application_header.V' (L1toORAN/L1toORAN_main.cpp:5) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'extension_header.V' (L1toORAN/L1toORAN_main.cpp:5) into a 72-bit variable.
INFO: [XFORM 203-1101] Packing variable 'section_header.V' (L1toORAN/L1toORAN_main.cpp:5) into a 64-bit variable.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 882.945 ; gain = 192.672 ; free physical = 90158 ; free virtual = 1448308
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 882.945 ; gain = 192.672 ; free physical = 90174 ; free virtual = 1448325
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'L1toORAN' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L1toORAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'L1toORAN'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.01 seconds; current allocated memory: 139.560 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 140.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L1toORAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/L1_axis_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/application_header_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/section_header_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/extension_header_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/mux_config_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/numBeams_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on function 'L1toORAN' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'section_hdr_numPrbu_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_dataDirecti' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_payloadVers' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_filterIndex' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_frameId_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_subframeId_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_slotID_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_startsymbol' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_numSections' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_sectionType' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_sectionI' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_rb_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_symInc_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_startPrb' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_reMask_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_ef_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_extLen_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_disablebfW_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_RAD_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_numBundPRB_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_bfWCompHdr_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'numMatrix_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mux_configs_V' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'L1toORAN_udiv_8ns_8ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'L1toORAN'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 141.739 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'L1toORAN_udiv_8ns_8ns_3_12_1_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 882.945 ; gain = 192.672 ; free physical = 90165 ; free virtual = 1448318
INFO: [VHDL 208-304] Generating VHDL RTL for L1toORAN.
INFO: [VLOG 209-307] Generating Verilog RTL for L1toORAN.
INFO: [HLS 200-112]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.4ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'L1toORAN/L1toORAN_main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 882.480 ; gain = 192.207 ; free physical = 89964 ; free virtual = 1448145
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 882.480 ; gain = 192.207 ; free physical = 89964 ; free virtual = 1448145
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 882.480 ; gain = 192.207 ; free physical = 89969 ; free virtual = 1448152
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 882.480 ; gain = 192.207 ; free physical = 89961 ; free virtual = 1448144
INFO: [XFORM 203-1101] Packing variable 'L1_axis.V' (L1toORAN/L1toORAN_main.cpp:5) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'application_header.V' (L1toORAN/L1toORAN_main.cpp:5) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'extension_header.V' (L1toORAN/L1toORAN_main.cpp:5) into a 72-bit variable.
INFO: [XFORM 203-1101] Packing variable 'section_header.V' (L1toORAN/L1toORAN_main.cpp:5) into a 64-bit variable.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 882.945 ; gain = 192.672 ; free physical = 89932 ; free virtual = 1448117
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 882.945 ; gain = 192.672 ; free physical = 89930 ; free virtual = 1448115
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'L1toORAN' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L1toORAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'L1toORAN'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.16 seconds; current allocated memory: 139.542 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 140.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L1toORAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/L1_axis_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/application_header_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/section_header_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/extension_header_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/mux_config_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/numBeams_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on function 'L1toORAN' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'section_hdr_numPrbu_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_dataDirecti' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_payloadVers' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_filterIndex' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_frameId_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_subframeId_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_slotID_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_startsymbol' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_numSections' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_sectionType' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_sectionI' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_rb_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_symInc_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_startPrb' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_reMask_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_ef_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_extLen_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_disablebfW_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_RAD_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_numBundPRB_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_bfWCompHdr_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'numMatrix_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mux_configs_V' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'L1toORAN_udiv_8ns_8ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'L1toORAN'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 141.720 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'L1toORAN_udiv_8ns_8ns_3_12_1_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 882.945 ; gain = 192.672 ; free physical = 89903 ; free virtual = 1448091
INFO: [VHDL 208-304] Generating VHDL RTL for L1toORAN.
INFO: [VLOG 209-307] Generating Verilog RTL for L1toORAN.
INFO: [HLS 200-112]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.4ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'L1toORAN/L1toORAN_main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 882.480 ; gain = 192.207 ; free physical = 130533 ; free virtual = 1490318
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 882.480 ; gain = 192.207 ; free physical = 130533 ; free virtual = 1490318
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 882.480 ; gain = 192.207 ; free physical = 130509 ; free virtual = 1490297
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 882.480 ; gain = 192.207 ; free physical = 130499 ; free virtual = 1490287
INFO: [XFORM 203-1101] Packing variable 'L1_axis.V' (L1toORAN/L1toORAN_main.cpp:5) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'application_header.V' (L1toORAN/L1toORAN_main.cpp:5) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'extension_header.V' (L1toORAN/L1toORAN_main.cpp:5) into a 72-bit variable.
INFO: [XFORM 203-1101] Packing variable 'section_header.V' (L1toORAN/L1toORAN_main.cpp:5) into a 64-bit variable.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 882.953 ; gain = 192.680 ; free physical = 130481 ; free virtual = 1490270
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 882.953 ; gain = 192.680 ; free physical = 130479 ; free virtual = 1490269
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'L1toORAN' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L1toORAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'L1toORAN'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.57 seconds; current allocated memory: 139.546 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 140.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L1toORAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/L1_axis_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/application_header_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/section_header_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/extension_header_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/mux_config_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/numBeams_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on function 'L1toORAN' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'section_hdr_numPrbu_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_dataDirecti' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_payloadVers' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_filterIndex' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_frameId_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_subframeId_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_slotID_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_startsymbol' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_numSections' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_sectionType' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_sectionI' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_rb_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_symInc_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_startPrb' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_reMask_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_ef_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_extLen_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_disablebfW_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_RAD_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_numBundPRB_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_bfWCompHdr_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'numMatrix_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mux_configs_V' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'L1toORAN_udiv_8ns_8ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'L1toORAN'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 141.713 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'L1toORAN_udiv_8ns_8ns_3_12_1_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 882.953 ; gain = 192.680 ; free physical = 130465 ; free virtual = 1490258
INFO: [VHDL 208-304] Generating VHDL RTL for L1toORAN.
INFO: [VLOG 209-307] Generating Verilog RTL for L1toORAN.
INFO==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.4ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'L1toORAN/L1toORAN_main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 882.480 ; gain = 192.207 ; free physical = 129734 ; free virtual = 1489575
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 882.480 ; gain = 192.207 ; free physical = 129734 ; free virtual = 1489575
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 882.480 ; gain = 192.207 ; free physical = 129720 ; free virtual = 1489564
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 882.480 ; gain = 192.207 ; free physical = 129710 ; free virtual = 1489555
INFO: [XFORM 203-1101] Packing variable 'L1_axis.V' (L1toORAN/L1toORAN_main.cpp:5) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'application_header.V' (L1toORAN/L1toORAN_main.cpp:5) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'extension_header.V' (L1toORAN/L1toORAN_main.cpp:5) into a 72-bit variable.
INFO: [XFORM 203-1101] Packing variable 'section_header.V' (L1toORAN/L1toORAN_main.cpp:5) into a 64-bit variable.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 882.945 ; gain = 192.672 ; free physical = 129671 ; free virtual = 1489517
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 882.945 ; gain = 192.672 ; free physical = 129659 ; free virtual = 1489506
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'L1toORAN' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L1toORAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'L1toORAN'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.64 seconds; current allocated memory: 139.544 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 140.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L1toORAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/L1_axis_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/application_header_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/section_header_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/extension_header_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/mux_config_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/numBeams_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on function 'L1toORAN' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'section_hdr_numPrbu_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_dataDirecti' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_payloadVers' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_filterIndex' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_frameId_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_subframeId_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_slotID_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_startsymbol' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_numSections' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_sectionType' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_sectionI' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_rb_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_symInc_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_startPrb' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_reMask_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_ef_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_extLen_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_disablebfW_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_RAD_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_numBundPRB_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_bfWCompHdr_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'numMatrix_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mux_configs_V' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'L1toORAN_udiv_8ns_8ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'L1toORAN'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 141.693 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'L1toORAN_udiv_8ns_8ns_3_12_1_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 882.945 ; gain = 192.672 ; free physical = 129671 ; free virtual = 1489520
INFO: [VHDL 208-304] Generating VHDL RTL for L1toORAN.
INFO: [VLOG 209-307] Generating Verilog RTL for L1toORAN.
INFO==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.4ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file L1toORAN.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'L1toORAN/L1toORAN_main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 882.484 ; gain = 192.207 ; free physical = 44387 ; free virtual = 1415644
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 882.484 ; gain = 192.207 ; free physical = 44387 ; free virtual = 1415644
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 882.484 ; gain = 192.207 ; free physical = 44908 ; free virtual = 1416167
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 882.484 ; gain = 192.207 ; free physical = 44894 ; free virtual = 1416153
INFO: [XFORM 203-1101] Packing variable 'L1_axis.V' (L1toORAN/L1toORAN_main.cpp:5) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'application_header.V' (L1toORAN/L1toORAN_main.cpp:5) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'extension_header.V' (L1toORAN/L1toORAN_main.cpp:5) into a 72-bit variable.
INFO: [XFORM 203-1101] Packing variable 'section_header.V' (L1toORAN/L1toORAN_main.cpp:5) into a 64-bit variable.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 882.484 ; gain = 192.207 ; free physical = 44855 ; free virtual = 1416116
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 882.484 ; gain = 192.207 ; free physical = 44880 ; free virtual = 1416140
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'L1toORAN' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L1toORAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'L1toORAN'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.04 seconds; current allocated memory: 131.323 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 132.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L1toORAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/L1_axis_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/application_header_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/section_header_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/extension_header_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/mux_config_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/numBeams_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on function 'L1toORAN' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'section_hdr_numPrbu_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_dataDirecti' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_payloadVers' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_filterIndex' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_frameId_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_subframeId_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_slotID_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_startsymbol' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_numSections' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_sectionType' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_sectionI' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_rb_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_symInc_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_startPrb' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_reMask_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_ef_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_extLen_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_disablebfW_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_RAD_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_numBundPRB_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_bfWCompHdr_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'numMatrix_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mux_configs_V' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'L1toORAN_udiv_8ns_8ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'L1toORAN'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 133.485 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'L1toORAN_udiv_8ns_8ns_3_12_1_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 882.484 ; gain = 192.207 ; free physical = 44917 ; free virtual = 1416180
INFO: [VHDL 208-304] Generating VHDL RTL for L1toORAN.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.4ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file L1toORAN.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'L1toORAN/L1toORAN_main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 20553 ; free virtual = 88178
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 20554 ; free virtual = 88179
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 20537 ; free virtual = 88169
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 20531 ; free virtual = 88163
INFO: [XFORM 203-1101] Packing variable 'L1_axis.V' (L1toORAN/L1toORAN_main.cpp:6) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'application_header.V' (L1toORAN/L1toORAN_main.cpp:7) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'extension_header.V' (L1toORAN/L1toORAN_main.cpp:9) into a 72-bit variable.
INFO: [XFORM 203-1101] Packing variable 'section_header.V' (L1toORAN/L1toORAN_main.cpp:8) into a 64-bit variable.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 20504 ; free virtual = 88138
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 20508 ; free virtual = 88143
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'L1toORAN' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L1toORAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'L1toORAN'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.01 seconds; current allocated memory: 131.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 132.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L1toORAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/L1_axis_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/application_header_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/section_header_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/extension_header_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/mux_config_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/numBeams_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/l1toc_stateout_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'l1toc_stateout_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'L1toORAN' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'state_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_numPrbu_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_dataDirecti' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_payloadVers' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_filterIndex' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_frameId_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_subframeId_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_slotID_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_startsymbol' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_numSections' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_sectionType' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_sectionI' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_rb_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_symInc_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_startPrb' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_reMask_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_ef_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_extLen_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_disablebfW_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_RAD_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_numBundPRB_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_bfWCompHdr_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'numMatrix_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mux_configs_V' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'L1toORAN_udiv_8ns_8ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'L1toORAN'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 133.776 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.4ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file L1toORAN.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'L1toORAN/L1toORAN_main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 16888 ; free virtual = 84652
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 16888 ; free virtual = 84652
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 16873 ; free virtual = 84643
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 16867 ; free virtual = 84637
INFO: [XFORM 203-1101] Packing variable 'L1_axis.V' (L1toORAN/L1toORAN_main.cpp:6) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'application_header.V' (L1toORAN/L1toORAN_main.cpp:7) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'extension_header.V' (L1toORAN/L1toORAN_main.cpp:9) into a 72-bit variable.
INFO: [XFORM 203-1101] Packing variable 'section_header.V' (L1toORAN/L1toORAN_main.cpp:8) into a 64-bit variable.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 16841 ; free virtual = 84612
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 16844 ; free virtual = 84617
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'L1toORAN' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L1toORAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'L1toORAN'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.96 seconds; current allocated memory: 131.971 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 132.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L1toORAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/L1_axis_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/application_header_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/section_header_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/extension_header_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/mux_config_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/numBeams_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/l1toc_stateout_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'l1toc_stateout_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/CDATA_COUNTER_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'CDATA_COUNTER_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'L1toORAN' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'state_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_numPrbu_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_dataDirecti' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_payloadVers' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_filterIndex' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_frameId_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_subframeId_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_slotID_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_startsymbol' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_numSections' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_sectionType' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_sectionI' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_rb_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_symInc_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_startPrb' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_reMask_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_ef_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_extLen_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_disablebfW_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_RAD_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_numBundPRB_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_bfWCompHdr_s' is power-on initialization.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.4ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file L1toORAN.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'L1toORAN/L1toORAN_main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 16805 ; free virtual = 84531
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 16805 ; free virtual = 84531
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 16774 ; free virtual = 84521
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 16767 ; free virtual = 84515
INFO: [XFORM 203-1101] Packing variable 'L1_axis.V' (L1toORAN/L1toORAN_main.cpp:6) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'application_header.V' (L1toORAN/L1toORAN_main.cpp:7) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'extension_header.V' (L1toORAN/L1toORAN_main.cpp:9) into a 72-bit variable.
INFO: [XFORM 203-1101] Packing variable 'section_header.V' (L1toORAN/L1toORAN_main.cpp:8) into a 64-bit variable.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 16745 ; free virtual = 84490
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 16731 ; free virtual = 84495
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'L1toORAN' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L1toORAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'L1toORAN'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.15 seconds; current allocated memory: 131.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 132.753 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L1toORAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/L1_axis_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/application_header_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/section_header_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/extension_header_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/mux_config_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/numBeams_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/l1toc_stateout_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'l1toc_stateout_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/CDATA_COUNTER_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'CDATA_COUNTER_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'L1toORAN' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'state_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_numPrbu_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_dataDirecti' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_payloadVers' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_filterIndex' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_frameId_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_subframeId_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_slotID_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_startsymbol' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_numSections' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_sectionType' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_sectionI' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_rb_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_symInc_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_startPrb' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_reMask_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_ef_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_extLen_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_disablebfW_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_RAD_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_numBundPRB_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_bfWCompHdr_s' is power-on initialization.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.4ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file L1toORAN.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'L1toORAN/L1toORAN_main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 16727 ; free virtual = 84466
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 16727 ; free virtual = 84466
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 16713 ; free virtual = 84457
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 16707 ; free virtual = 84451
INFO: [XFORM 203-1101] Packing variable 'L1_axis.V' (L1toORAN/L1toORAN_main.cpp:6) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'application_header.V' (L1toORAN/L1toORAN_main.cpp:7) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'extension_header.V' (L1toORAN/L1toORAN_main.cpp:9) into a 72-bit variable.
INFO: [XFORM 203-1101] Packing variable 'section_header.V' (L1toORAN/L1toORAN_main.cpp:8) into a 64-bit variable.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 16680 ; free virtual = 84425
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 16685 ; free virtual = 84430
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'L1toORAN' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L1toORAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'L1toORAN'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.17 seconds; current allocated memory: 131.956 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 132.753 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L1toORAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/L1_axis_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/application_header_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/section_header_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/extension_header_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/mux_config_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/numBeams_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/l1toc_stateout_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'l1toc_stateout_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/CDATA_COUNTER_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'CDATA_COUNTER_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'L1toORAN' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'state_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_numPrbu_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_dataDirecti' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_payloadVers' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_filterIndex' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_frameId_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_subframeId_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_slotID_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_startsymbol' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_numSections' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_sectionType' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_sectionI' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_rb_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_symInc_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_startPrb' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_reMask_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_ef_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_extLen_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_disablebfW_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_RAD_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_numBundPRB_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_bfWCompHdr_s' is power-on initialization.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.4ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'L1toORAN/L1toORAN_main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 10027 ; free virtual = 88862
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 10027 ; free virtual = 88862
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 9997 ; free virtual = 88836
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_ceil<double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:21) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_ceil<double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:24) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'generic_ceil<double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:38) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_ceil<double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:42) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'L1toORAN' (L1toORAN/L1toORAN_main.cpp:140) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 889.520 ; gain = 196.277 ; free physical = 9976 ; free virtual = 88817
INFO: [XFORM 203-1101] Packing variable 'L1_axis.V' (L1toORAN/L1toORAN_main.cpp:6) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'application_header.V' (L1toORAN/L1toORAN_main.cpp:7) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'extension_header.V' (L1toORAN/L1toORAN_main.cpp:9) into a 72-bit variable.
INFO: [XFORM 203-1101] Packing variable 'section_header.V' (L1toORAN/L1toORAN_main.cpp:8) into a 64-bit variable.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_ceil<double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:21) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_ceil<double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:24) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'generic_ceil<double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:38) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_ceil<double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:42) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'L1toORAN' (L1toORAN/L1toORAN_main.cpp:140) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:14:18) to (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:44:1) in function 'generic_ceil<double>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (L1toORAN/L1toORAN_main.cpp:133:20) in function 'L1toORAN'... converting 9 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generic_ceil<double>' into 'L1toORAN' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/ceildouble.cpp:7->L1toORAN/L1toORAN_main.cpp:140) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 889.520 ; gain = 196.277 ; free physical = 9947 ; free virtual = 88776
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 889.520 ; gain = 196.277 ; free physical = 9940 ; free virtual = 88770
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'L1toORAN' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L1toORAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'L1toORAN'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.4ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'L1toORAN/L1toORAN_main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 9656 ; free virtual = 85025
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 9656 ; free virtual = 85025
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 9623 ; free virtual = 84998
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_ceil<double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:21) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_ceil<double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:24) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'generic_ceil<double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:38) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_ceil<double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:42) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'L1toORAN' (L1toORAN/L1toORAN_main.cpp:140) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 889.520 ; gain = 196.277 ; free physical = 9603 ; free virtual = 84980
INFO: [XFORM 203-1101] Packing variable 'L1_axis.V' (L1toORAN/L1toORAN_main.cpp:6) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'application_header.V' (L1toORAN/L1toORAN_main.cpp:7) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'extension_header.V' (L1toORAN/L1toORAN_main.cpp:9) into a 72-bit variable.
INFO: [XFORM 203-1101] Packing variable 'section_header.V' (L1toORAN/L1toORAN_main.cpp:8) into a 64-bit variable.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_ceil<double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:21) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_ceil<double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:24) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'generic_ceil<double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:38) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_ceil<double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:42) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'L1toORAN' (L1toORAN/L1toORAN_main.cpp:140) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:14:18) to (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:44:1) in function 'generic_ceil<double>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (L1toORAN/L1toORAN_main.cpp:133:20) in function 'L1toORAN'... converting 9 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generic_ceil<double>' into 'L1toORAN' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/ceildouble.cpp:7->L1toORAN/L1toORAN_main.cpp:140) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 889.520 ; gain = 196.277 ; free physical = 9559 ; free virtual = 84940
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 889.520 ; gain = 196.277 ; free physical = 9552 ; free virtual = 84934
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'L1toORAN' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L1toORAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'L1toORAN'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.4ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'L1toORAN/L1toORAN_main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 890.445 ; gain = 195.176 ; free physical = 4394 ; free virtual = 54170
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 890.445 ; gain = 195.176 ; free physical = 4394 ; free virtual = 54170
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 890.445 ; gain = 195.176 ; free physical = 4373 ; free virtual = 54161
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 890.445 ; gain = 195.176 ; free physical = 4367 ; free virtual = 54155
INFO: [XFORM 203-1101] Packing variable 'L1_axis.V' (L1toORAN/L1toORAN_main.cpp:6) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'application_header.V' (L1toORAN/L1toORAN_main.cpp:7) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'extension_header.V' (L1toORAN/L1toORAN_main.cpp:9) into a 72-bit variable.
INFO: [XFORM 203-1101] Packing variable 'section_header.V' (L1toORAN/L1toORAN_main.cpp:8) into a 64-bit variable.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (L1toORAN/L1toORAN_main.cpp:126:20) in function 'L1toORAN'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 890.445 ; gain = 195.176 ; free physical = 4340 ; free virtual = 54129
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 890.445 ; gain = 195.176 ; free physical = 4345 ; free virtual = 54135
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'L1toORAN' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L1toORAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'L1toORAN'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.14 seconds; current allocated memory: 132.638 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 133.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L1toORAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/L1_axis_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/application_header_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/section_header_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/extension_header_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/mux_config_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/numBeams_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/rtcid_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on function 'L1toORAN' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'section_hdr_numPrbu_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_dataDirecti' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_payloadVers' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_filterIndex' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_frameId_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_subframeId_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_slotID_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_startsymbol' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_numSections' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_sectionType' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_sectionI' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_rb_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_symInc_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_startPrb' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_reMask_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_ef_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_extLen_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_disablebfW_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_RAD_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_numBundPRB_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_bfWCompHdr_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'numMatrix_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mux_configs_V' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'L1toORAN_udiv_8ns_8ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'L1toORAN_urem_8ns_8ns_8_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'L1toORAN'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 135.008 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'L1toORAN_urem_8ns_8ns_8_12_1_div'
INFO: ==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.4ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'L1toORAN/L1toORAN_main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 890.445 ; gain = 195.176 ; free physical = 351 ; free virtual = 46930
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 890.445 ; gain = 195.176 ; free physical = 352 ; free virtual = 46930
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 890.445 ; gain = 195.176 ; free physical = 326 ; free virtual = 46920
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 890.445 ; gain = 195.176 ; free physical = 322 ; free virtual = 46915
INFO: [XFORM 203-1101] Packing variable 'L1_axis.V' (L1toORAN/L1toORAN_main.cpp:6) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'application_header.V' (L1toORAN/L1toORAN_main.cpp:7) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'extension_header.V' (L1toORAN/L1toORAN_main.cpp:9) into a 72-bit variable.
INFO: [XFORM 203-1101] Packing variable 'section_header.V' (L1toORAN/L1toORAN_main.cpp:8) into a 64-bit variable.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (L1toORAN/L1toORAN_main.cpp:156:14) to (L1toORAN/L1toORAN_main.cpp:162:11) in function 'L1toORAN'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 890.445 ; gain = 195.176 ; free physical = 285 ; free virtual = 46889
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 890.445 ; gain = 195.176 ; free physical = 282 ; free virtual = 46886
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'L1toORAN' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L1toORAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'L1toORAN'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.36 seconds; current allocated memory: 133.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 134.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L1toORAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/L1_axis_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/application_header_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/section_header_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/extension_header_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/mux_config_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/numBeams_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/l1toc_stateout_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'l1toc_stateout_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/rtcid_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/CDATA_COUNTER_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'CDATA_COUNTER_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'L1toORAN' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'state_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_numPrbu_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_dataDirecti' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_payloadVers' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_filterIndex' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_frameId_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_subframeId_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_slotID_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_startsymbol' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_numSections' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_sectionType' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_sectionI' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_rb_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_symInc_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_startPrb' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_reMask_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'value_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prb_bit_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_ef_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_extLen_V' is power-on initialization.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.4ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'L1toORAN/L1toORAN_main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 890.445 ; gain = 195.176 ; free physical = 5416 ; free virtual = 50724
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 890.445 ; gain = 195.176 ; free physical = 5416 ; free virtual = 50724
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 890.445 ; gain = 195.176 ; free physical = 5388 ; free virtual = 50714
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 890.445 ; gain = 195.176 ; free physical = 5381 ; free virtual = 50708
INFO: [XFORM 203-1101] Packing variable 'L1_axis.V' (L1toORAN/L1toORAN_main.cpp:6) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'application_header.V' (L1toORAN/L1toORAN_main.cpp:7) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'extension_header.V' (L1toORAN/L1toORAN_main.cpp:9) into a 72-bit variable.
INFO: [XFORM 203-1101] Packing variable 'section_header.V' (L1toORAN/L1toORAN_main.cpp:8) into a 64-bit variable.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (L1toORAN/L1toORAN_main.cpp:152:14) to (L1toORAN/L1toORAN_main.cpp:158:11) in function 'L1toORAN'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 890.445 ; gain = 195.176 ; free physical = 5354 ; free virtual = 50682
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 890.445 ; gain = 195.176 ; free physical = 5351 ; free virtual = 50679
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'L1toORAN' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L1toORAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'L1toORAN'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.04 seconds; current allocated memory: 133.298 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 134.179 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L1toORAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/L1_axis_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/application_header_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/section_header_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/extension_header_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/mux_config_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/numBeams_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/l1toc_stateout_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'l1toc_stateout_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/rtcid_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/CDATA_COUNTER_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'CDATA_COUNTER_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'L1toORAN' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'state_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_numPrbu_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_dataDirecti' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_payloadVers' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_filterIndex' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_frameId_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_subframeId_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_slotID_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_startsymbol' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_numSections' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_sectionType' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_sectionI' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_rb_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_symInc_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_startPrb' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_reMask_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'value_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prb_bit_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_ef_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_extLen_V' is power-on initialization.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.4ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'L1toORAN/L1toORAN_main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 890.445 ; gain = 195.176 ; free physical = 1874 ; free virtual = 48974
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 890.445 ; gain = 195.176 ; free physical = 1874 ; free virtual = 48974
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 890.445 ; gain = 195.176 ; free physical = 1832 ; free virtual = 48963
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 890.445 ; gain = 195.176 ; free physical = 1825 ; free virtual = 48957
INFO: [XFORM 203-1101] Packing variable 'L1_axis.V' (L1toORAN/L1toORAN_main.cpp:6) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'application_header.V' (L1toORAN/L1toORAN_main.cpp:7) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'extension_header.V' (L1toORAN/L1toORAN_main.cpp:9) into a 72-bit variable.
INFO: [XFORM 203-1101] Packing variable 'section_header.V' (L1toORAN/L1toORAN_main.cpp:8) into a 64-bit variable.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (L1toORAN/L1toORAN_main.cpp:156:14) to (L1toORAN/L1toORAN_main.cpp:162:11) in function 'L1toORAN'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 890.445 ; gain = 195.176 ; free physical = 1788 ; free virtual = 48931
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 890.445 ; gain = 195.176 ; free physical = 1779 ; free virtual = 48921
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'L1toORAN' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L1toORAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'L1toORAN'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.28 seconds; current allocated memory: 133.298 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 134.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L1toORAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/L1_axis_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/application_header_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/section_header_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/extension_header_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/mux_config_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/numBeams_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/l1toc_stateout_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'l1toc_stateout_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/rtcid_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/CDATA_COUNTER_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'CDATA_COUNTER_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'L1toORAN' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'state_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_numPrbu_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_dataDirecti' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_payloadVers' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_filterIndex' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_frameId_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_subframeId_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_slotID_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_startsymbol' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_numSections' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_sectionType' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_sectionI' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_rb_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_symInc_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_startPrb' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_reMask_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'value_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prb_bit_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_ef_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_extLen_V' is power-on initialization.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.4ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'L1toORAN/L1toORAN_main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 890.445 ; gain = 195.176 ; free physical = 1725 ; free virtual = 48820
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 890.445 ; gain = 195.176 ; free physical = 1725 ; free virtual = 48820
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 890.445 ; gain = 195.176 ; free physical = 1693 ; free virtual = 48810
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 890.445 ; gain = 195.176 ; free physical = 1688 ; free virtual = 48805
INFO: [XFORM 203-1101] Packing variable 'L1_axis.V' (L1toORAN/L1toORAN_main.cpp:6) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'application_header.V' (L1toORAN/L1toORAN_main.cpp:7) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'extension_header.V' (L1toORAN/L1toORAN_main.cpp:9) into a 72-bit variable.
INFO: [XFORM 203-1101] Packing variable 'section_header.V' (L1toORAN/L1toORAN_main.cpp:8) into a 64-bit variable.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (L1toORAN/L1toORAN_main.cpp:156:14) to (L1toORAN/L1toORAN_main.cpp:162:11) in function 'L1toORAN'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 890.445 ; gain = 195.176 ; free physical = 1660 ; free virtual = 48779
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 890.445 ; gain = 195.176 ; free physical = 1649 ; free virtual = 48776
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'L1toORAN' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L1toORAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'L1toORAN'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.05 seconds; current allocated memory: 133.291 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 134.173 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L1toORAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/L1_axis_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/application_header_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/section_header_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/extension_header_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/mux_config_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/numBeams_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/l1toc_stateout_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'l1toc_stateout_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/rtcid_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/CDATA_COUNTER_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'CDATA_COUNTER_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'L1toORAN' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'state_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_numPrbu_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_dataDirecti' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_payloadVers' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_filterIndex' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_frameId_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_subframeId_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_slotID_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_startsymbol' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_numSections' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_sectionType' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_sectionI' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_rb_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_symInc_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_startPrb' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_reMask_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'value_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prb_bit_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_ef_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_extLen_V' is power-on initialization.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.4ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'L1toORAN/L1toORAN_main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 890.445 ; gain = 195.176 ; free physical = 17877 ; free virtual = 53632
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 890.445 ; gain = 195.176 ; free physical = 17877 ; free virtual = 53633
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 890.445 ; gain = 195.176 ; free physical = 17855 ; free virtual = 53623
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 890.445 ; gain = 195.176 ; free physical = 17848 ; free virtual = 53616
INFO: [XFORM 203-1101] Packing variable 'L1_axis.V' (L1toORAN/L1toORAN_main.cpp:6) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'application_header.V' (L1toORAN/L1toORAN_main.cpp:7) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'extension_header.V' (L1toORAN/L1toORAN_main.cpp:9) into a 72-bit variable.
INFO: [XFORM 203-1101] Packing variable 'section_header.V' (L1toORAN/L1toORAN_main.cpp:8) into a 64-bit variable.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (L1toORAN/L1toORAN_main.cpp:156:10) to (L1toORAN/L1toORAN_main.cpp:162:7) in function 'L1toORAN'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 890.445 ; gain = 195.176 ; free physical = 17821 ; free virtual = 53591
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 890.445 ; gain = 195.176 ; free physical = 17801 ; free virtual = 53589
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'L1toORAN' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L1toORAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'L1toORAN'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.28 seconds; current allocated memory: 133.274 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 134.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L1toORAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/L1_axis_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/application_header_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/section_header_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/extension_header_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/mux_config_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/numBeams_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/l1toc_stateout_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'l1toc_stateout_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/rtcid_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1toORAN/CDATA_COUNTER_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'CDATA_COUNTER_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'L1toORAN' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'state_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_numPrbu_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_dataDirecti' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_payloadVers' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_filterIndex' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_frameId_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_subframeId_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_slotID_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_startsymbol' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_numSections' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'appn_hdr_sectionType' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_sectionI' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_rb_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_symInc_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_startPrb' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_hdr_reMask_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'value_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prb_bit_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_ef_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extn_hdr_extLen_V' is power-on initialization.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
