
*** Running vivado
    with args -log Nano_Processor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Nano_Processor.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Nano_Processor.tcl -notrace
Command: synth_design -top Nano_Processor -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15812 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 409.871 ; gain = 96.043
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Nano_Processor' [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Nano_Processor.vhd:51]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab5/Lab5.srcs/sources_1/new/Slow_Clk.vhd:34' bound to instance 'Slow_Clk_0' of component 'Slow_Clk' [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Nano_Processor.vhd:153]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab5/Lab5.srcs/sources_1/new/Slow_Clk.vhd:39]
WARNING: [Synth 8-614] signal 'Clk_status' is read in the process but is not in the sensitivity list [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab5/Lab5.srcs/sources_1/new/Slow_Clk.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (1#1) [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab5/Lab5.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Instruction_Decoder.vhd:34' bound to instance 'Instruction_Decoder_0' of component 'Instruction_Decoder' [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Nano_Processor.vhd:158]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Instruction_Decoder.vhd:50]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/LAB4_final/LAB4_final.srcs/sources_1/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Instruction_Decoder.vhd:62]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/LAB4_final/LAB4_final.srcs/sources_1/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (2#1) [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/LAB4_final/LAB4_final.srcs/sources_1/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (3#1) [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Instruction_Decoder.vhd:50]
INFO: [Synth 8-3491] module 'Rom' declared at 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Rom.vhd:34' bound to instance 'Rom_0' of component 'Rom' [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Nano_Processor.vhd:171]
INFO: [Synth 8-638] synthesizing module 'Rom' [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Rom.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Rom' (4#1) [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Rom.vhd:39]
INFO: [Synth 8-3491] module 'Program_Counter' declared at 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Program_Counter.vhd:34' bound to instance 'Program_Counter_0' of component 'Program_Counter' [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Nano_Processor.vhd:176]
INFO: [Synth 8-638] synthesizing module 'Program_Counter' [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Program_Counter.vhd:41]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab5/Lab5.srcs/sources_1/new/D_FF.vhd:34' bound to instance 'D_FF_0' of component 'D_FF' [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Program_Counter.vhd:53]
INFO: [Synth 8-638] synthesizing module 'D_FF' [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab5/Lab5.srcs/sources_1/new/D_FF.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'D_FF' (5#1) [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab5/Lab5.srcs/sources_1/new/D_FF.vhd:42]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab5/Lab5.srcs/sources_1/new/D_FF.vhd:34' bound to instance 'D_FF_1' of component 'D_FF' [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Program_Counter.vhd:61]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab5/Lab5.srcs/sources_1/new/D_FF.vhd:34' bound to instance 'D_FF_2' of component 'D_FF' [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Program_Counter.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'Program_Counter' (6#1) [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Program_Counter.vhd:41]
INFO: [Synth 8-3491] module 'ADD_3' declared at 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/ADD_3.vhd:34' bound to instance 'ADD_3_0' of component 'ADD_3' [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Nano_Processor.vhd:183]
INFO: [Synth 8-638] synthesizing module 'ADD_3' [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/ADD_3.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab3/Lab3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/ADD_3.vhd:58]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab3/Lab3.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab3/Lab3.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab3/Lab3.srcs/sources_1/new/FA.vhd:55]
INFO: [Synth 8-638] synthesizing module 'HA' [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab3/Lab3.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (7#1) [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab3/Lab3.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab3/Lab3.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab3/Lab3.srcs/sources_1/new/FA.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'FA' (8#1) [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab3/Lab3.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab3/Lab3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/ADD_3.vhd:67]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab3/Lab3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/ADD_3.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'ADD_3' (9#1) [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/ADD_3.vhd:42]
INFO: [Synth 8-3491] module 'Mux_2_way_3_bit' declared at 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Mux_2_way_3_bit.vhd:34' bound to instance 'Mux_2_way_3_bit_0' of component 'Mux_2_way_3_bit' [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Nano_Processor.vhd:190]
INFO: [Synth 8-638] synthesizing module 'Mux_2_way_3_bit' [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Mux_2_way_3_bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_way_3_bit' (10#1) [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Mux_2_way_3_bit.vhd:41]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Register_Bank.vhd:12' bound to instance 'Register_Bank_0' of component 'Register_Bank' [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Nano_Processor.vhd:197]
INFO: [Synth 8-638] synthesizing module 'Register_Bank' [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Register_Bank.vhd:22]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/LAB4_final/LAB4_final.srcs/sources_1/new/Decoder_3_to_8.vhd:15' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Register_Bank.vhd:42]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/LAB4_final/LAB4_final.srcs/sources_1/new/Decoder_3_to_8.vhd:21]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/LAB4_final/LAB4_final.srcs/sources_1/new/Decoder_2_to_4.vhd:34' bound to instance 'Decode_2_to_4_0' of component 'Decoder_2_to_4' [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/LAB4_final/LAB4_final.srcs/sources_1/new/Decoder_3_to_8.vhd:37]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/LAB4_final/LAB4_final.srcs/sources_1/new/Decoder_2_to_4.vhd:34' bound to instance 'Decode_2_to_4_1' of component 'Decoder_2_to_4' [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/LAB4_final/LAB4_final.srcs/sources_1/new/Decoder_3_to_8.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (11#1) [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/LAB4_final/LAB4_final.srcs/sources_1/new/Decoder_3_to_8.vhd:21]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab_06/Lab_06.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_0' of component 'Reg' [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Register_Bank.vhd:49]
INFO: [Synth 8-638] synthesizing module 'Reg' [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab_06/Lab_06.srcs/sources_1/new/Reg.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Reg' (12#1) [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab_06/Lab_06.srcs/sources_1/new/Reg.vhd:42]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab_06/Lab_06.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_1' of component 'Reg' [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Register_Bank.vhd:57]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab_06/Lab_06.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_2' of component 'Reg' [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Register_Bank.vhd:66]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab_06/Lab_06.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_3' of component 'Reg' [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Register_Bank.vhd:75]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab_06/Lab_06.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_4' of component 'Reg' [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Register_Bank.vhd:84]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab_06/Lab_06.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_5' of component 'Reg' [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Register_Bank.vhd:92]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab_06/Lab_06.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_6' of component 'Reg' [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Register_Bank.vhd:100]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab_06/Lab_06.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_7' of component 'Reg' [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Register_Bank.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'Register_Bank' (13#1) [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Register_Bank.vhd:22]
INFO: [Synth 8-3491] module 'Mux_2_way_4_bit' declared at 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Mux_2_way_4_bit.vhd:34' bound to instance 'Mux_2_way_4_bit_0' of component 'Mux_2_way_4_bit' [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Nano_Processor.vhd:205]
INFO: [Synth 8-638] synthesizing module 'Mux_2_way_4_bit' [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Mux_2_way_4_bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_way_4_bit' (14#1) [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Mux_2_way_4_bit.vhd:41]
INFO: [Synth 8-3491] module 'ADD_SUB_4' declared at 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/ADD_SUB_4.vhd:34' bound to instance 'ADD_SUB_4_0' of component 'ADD_SUB_4' [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Nano_Processor.vhd:212]
INFO: [Synth 8-638] synthesizing module 'ADD_SUB_4' [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/ADD_SUB_4.vhd:44]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab3/Lab3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/ADD_SUB_4.vhd:64]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab3/Lab3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/ADD_SUB_4.vhd:73]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab3/Lab3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/ADD_SUB_4.vhd:82]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab3/Lab3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/ADD_SUB_4.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'ADD_SUB_4' (15#1) [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/ADD_SUB_4.vhd:44]
INFO: [Synth 8-3491] module 'Mux_8_way_4_bit' declared at 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Mux_8_way_4_bit.vhd:34' bound to instance 'Mux_8_way_4_bit_A' of component 'Mux_8_way_4_bit' [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Nano_Processor.vhd:221]
INFO: [Synth 8-638] synthesizing module 'Mux_8_way_4_bit' [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Mux_8_way_4_bit.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_way_4_bit' (16#1) [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Mux_8_way_4_bit.vhd:48]
INFO: [Synth 8-3491] module 'Mux_8_way_4_bit' declared at 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Mux_8_way_4_bit.vhd:34' bound to instance 'Mux_8_way_4_bit_B' of component 'Mux_8_way_4_bit' [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Nano_Processor.vhd:234]
INFO: [Synth 8-3491] module 'Seg_7' declared at 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Seg_7.vhd:34' bound to instance 'Seg_7_0' of component 'Seg_7' [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Nano_Processor.vhd:247]
INFO: [Synth 8-638] synthesizing module 'Seg_7' [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Seg_7.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Seg_7' (17#1) [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Seg_7.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Nano_Processor' (18#1) [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Nano_Processor.vhd:51]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 465.117 ; gain = 151.289
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 465.117 ; gain = 151.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 465.117 ; gain = 151.289
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc]
Finished Parsing XDC File [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Nano_Processor_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Nano_Processor_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 792.016 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 792.016 ; gain = 478.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 792.016 ; gain = 478.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 792.016 ; gain = 478.188
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sevenSegment_ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 792.016 ; gain = 478.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 19    
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Slow_Clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Rom 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
Module D_FF 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Mux_2_way_3_bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module Reg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module Mux_2_way_4_bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module ADD_SUB_4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module Seg_7 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element Program_Counter_0/D_FF_0/Qbar_reg was removed.  [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab5/Lab5.srcs/sources_1/new/D_FF.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element Program_Counter_0/D_FF_1/Qbar_reg was removed.  [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab5/Lab5.srcs/sources_1/new/D_FF.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element Program_Counter_0/D_FF_2/Qbar_reg was removed.  [C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab5/Lab5.srcs/sources_1/new/D_FF.vhd:50]
INFO: [Synth 8-5545] ROM "Slow_Clk_0/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Slow_Clk_0/Clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'Register_Bank_0/Reg_0/Q_reg[3]' (FDR) to 'Register_Bank_0/Reg_0/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Register_Bank_0/Reg_0/Q_reg[2]' (FDR) to 'Register_Bank_0/Reg_0/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Register_Bank_0/Reg_0/Q_reg[1]' (FDR) to 'Register_Bank_0/Reg_0/Q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Register_Bank_0/Reg_0/Q_reg[0] )
WARNING: [Synth 8-3332] Sequential element (Register_Bank_0/Reg_0/Q_reg[0]) is unused and will be removed from module Nano_Processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank_0/Reg_2/Q_reg[3]) is unused and will be removed from module Nano_Processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank_0/Reg_2/Q_reg[2]) is unused and will be removed from module Nano_Processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank_0/Reg_2/Q_reg[1]) is unused and will be removed from module Nano_Processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank_0/Reg_2/Q_reg[0]) is unused and will be removed from module Nano_Processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank_0/Reg_3/Q_reg[3]) is unused and will be removed from module Nano_Processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank_0/Reg_3/Q_reg[2]) is unused and will be removed from module Nano_Processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank_0/Reg_3/Q_reg[1]) is unused and will be removed from module Nano_Processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank_0/Reg_3/Q_reg[0]) is unused and will be removed from module Nano_Processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank_0/Reg_4/Q_reg[3]) is unused and will be removed from module Nano_Processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank_0/Reg_4/Q_reg[2]) is unused and will be removed from module Nano_Processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank_0/Reg_4/Q_reg[1]) is unused and will be removed from module Nano_Processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank_0/Reg_4/Q_reg[0]) is unused and will be removed from module Nano_Processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank_0/Reg_5/Q_reg[3]) is unused and will be removed from module Nano_Processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank_0/Reg_5/Q_reg[2]) is unused and will be removed from module Nano_Processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank_0/Reg_5/Q_reg[1]) is unused and will be removed from module Nano_Processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank_0/Reg_5/Q_reg[0]) is unused and will be removed from module Nano_Processor.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 792.016 ; gain = 478.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 792.016 ; gain = 478.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 808.562 ; gain = 494.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (Register_Bank_0/Reg_6/Q_reg[3]) is unused and will be removed from module Nano_Processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank_0/Reg_6/Q_reg[2]) is unused and will be removed from module Nano_Processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank_0/Reg_6/Q_reg[1]) is unused and will be removed from module Nano_Processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank_0/Reg_6/Q_reg[0]) is unused and will be removed from module Nano_Processor.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 809.336 ; gain = 495.508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 809.336 ; gain = 495.508
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 809.336 ; gain = 495.508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 809.336 ; gain = 495.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 809.336 ; gain = 495.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 809.336 ; gain = 495.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 809.336 ; gain = 495.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT2   |     2|
|5     |LUT3   |     4|
|6     |LUT4   |    15|
|7     |LUT5   |    14|
|8     |LUT6   |     5|
|9     |FDRE   |    45|
|10    |IBUF   |     2|
|11    |OBUF   |    13|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+----------------+------+
|      |Instance            |Module          |Cells |
+------+--------------------+----------------+------+
|1     |top                 |                |   110|
|2     |  Program_Counter_0 |Program_Counter |    26|
|3     |    D_FF_0          |D_FF            |    13|
|4     |    D_FF_1          |D_FF_1          |     9|
|5     |    D_FF_2          |D_FF_2          |     4|
|6     |  Register_Bank_0   |Register_Bank   |    15|
|7     |    Reg_1           |Reg             |     4|
|8     |    Reg_7           |Reg_0           |    11|
|9     |  Slow_Clk_0        |Slow_Clk        |    53|
+------+--------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 809.336 ; gain = 495.508
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 809.336 ; gain = 168.609
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 809.336 ; gain = 495.508
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
94 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 811.543 ; gain = 510.559
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.runs/synth_1/Nano_Processor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Nano_Processor_utilization_synth.rpt -pb Nano_Processor_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 811.543 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jun 11 22:07:42 2023...
