#NR
ena
clk
rst_n
data.*
bdir
bc1
clock_select.*
channel_A_pwm_out
channel_B_pwm_out
channel_C_pwm_out

#SR
channel_C_dac_ctrl.*
channel_B_dac_ctrl.*
channel_A_dac_ctrl.*

#E

#W
