{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1585622238789 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585622238797 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 30 22:37:18 2020 " "Processing started: Mon Mar 30 22:37:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585622238797 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585622238797 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off harness -c harness " "Command: quartus_map --read_settings_files=on --write_settings_files=off harness -c harness" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585622238797 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1585622239640 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1585622239731 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1585622239731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585622251948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585622251948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/fetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585622251953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585622251953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "execute.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/execute.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585622251958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585622251958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/decode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585622251963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585622251963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585622251968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585622251968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/cpu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585622251973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585622251973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/control.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585622251978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585622251978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "access.sv 1 1 " "Found 1 design units, including 1 entities, in source file access.sv" { { "Info" "ISGN_ENTITY_NAME" "1 access " "Found entity 1: access" {  } { { "access.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/access.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585622251984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585622251984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "harness.sv 1 1 " "Found 1 design units, including 1 entities, in source file harness.sv" { { "Info" "ISGN_ENTITY_NAME" "1 harness " "Found entity 1: harness" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585622251989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585622251989 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "harness " "Elaborating entity \"harness\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1585622252091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:DUT " "Elaborating entity \"cpu\" for hierarchy \"cpu:DUT\"" {  } { { "harness.sv" "DUT" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585622252146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath cpu:DUT\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"cpu:DUT\|datapath:dp\"" {  } { { "cpu.sv" "dp" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/cpu.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585622252175 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_pc_ac datapath.sv(42) " "Verilog HDL or VHDL warning at datapath.sv(42): object \"r_pc_ac\" assigned a value but never read" {  } { { "datapath.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/datapath.sv" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1585622252176 "|harness|cpu:DUT|datapath:dp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_alu_n datapath.sv(43) " "Verilog HDL or VHDL warning at datapath.sv(43): object \"r_alu_n\" assigned a value but never read" {  } { { "datapath.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/datapath.sv" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1585622252176 "|harness|cpu:DUT|datapath:dp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_alu_z datapath.sv(43) " "Verilog HDL or VHDL warning at datapath.sv(43): object \"r_alu_z\" assigned a value but never read" {  } { { "datapath.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/datapath.sv" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1585622252176 "|harness|cpu:DUT|datapath:dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_pc_dc datapath.sv(55) " "Verilog HDL Always Construct warning at datapath.sv(55): inferring latch(es) for variable \"r_pc_dc\", which holds its previous value in one or more paths through the always construct" {  } { { "datapath.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/datapath.sv" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1585622252178 "|harness|cpu:DUT|datapath:dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_a datapath.sv(116) " "Verilog HDL Always Construct warning at datapath.sv(116): inferring latch(es) for variable \"alu_a\", which holds its previous value in one or more paths through the always construct" {  } { { "datapath.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/datapath.sv" 116 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1585622252181 "|harness|cpu:DUT|datapath:dp"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "datapath.sv(116) " "SystemVerilog RTL Coding error at datapath.sv(116): always_comb construct does not infer purely combinational logic." {  } { { "datapath.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/datapath.sv" 116 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1585622252183 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "datapath.sv(138) " "Verilog HDL Case Statement warning at datapath.sv(138): incomplete case statement has no default case item" {  } { { "datapath.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/datapath.sv" 138 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1585622252183 "|harness|cpu:DUT|datapath:dp"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "datapath.sv(138) " "Verilog HDL Case Statement information at datapath.sv(138): all case item expressions in this case statement are onehot" {  } { { "datapath.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/datapath.sv" 138 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1585622252183 "|harness|cpu:DUT|datapath:dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_in datapath.sv(138) " "Verilog HDL Always Construct warning at datapath.sv(138): inferring latch(es) for variable \"data_in\", which holds its previous value in one or more paths through the always construct" {  } { { "datapath.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/datapath.sv" 138 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1585622252183 "|harness|cpu:DUT|datapath:dp"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "datapath.sv(138) " "SystemVerilog RTL Coding error at datapath.sv(138): always_comb construct does not infer purely combinational logic." {  } { { "datapath.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/datapath.sv" 138 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1585622252184 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[0\] datapath.sv(138) " "Inferred latch for \"data_in\[0\]\" at datapath.sv(138)" {  } { { "datapath.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/datapath.sv" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585622252186 "|harness|cpu:DUT|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[1\] datapath.sv(138) " "Inferred latch for \"data_in\[1\]\" at datapath.sv(138)" {  } { { "datapath.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/datapath.sv" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585622252186 "|harness|cpu:DUT|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[2\] datapath.sv(138) " "Inferred latch for \"data_in\[2\]\" at datapath.sv(138)" {  } { { "datapath.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/datapath.sv" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585622252186 "|harness|cpu:DUT|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[3\] datapath.sv(138) " "Inferred latch for \"data_in\[3\]\" at datapath.sv(138)" {  } { { "datapath.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/datapath.sv" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585622252186 "|harness|cpu:DUT|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[4\] datapath.sv(138) " "Inferred latch for \"data_in\[4\]\" at datapath.sv(138)" {  } { { "datapath.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/datapath.sv" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585622252186 "|harness|cpu:DUT|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[5\] datapath.sv(138) " "Inferred latch for \"data_in\[5\]\" at datapath.sv(138)" {  } { { "datapath.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/datapath.sv" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585622252186 "|harness|cpu:DUT|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[6\] datapath.sv(138) " "Inferred latch for \"data_in\[6\]\" at datapath.sv(138)" {  } { { "datapath.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/datapath.sv" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585622252187 "|harness|cpu:DUT|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[7\] datapath.sv(138) " "Inferred latch for \"data_in\[7\]\" at datapath.sv(138)" {  } { { "datapath.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/datapath.sv" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585622252187 "|harness|cpu:DUT|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[8\] datapath.sv(138) " "Inferred latch for \"data_in\[8\]\" at datapath.sv(138)" {  } { { "datapath.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/datapath.sv" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585622252187 "|harness|cpu:DUT|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[9\] datapath.sv(138) " "Inferred latch for \"data_in\[9\]\" at datapath.sv(138)" {  } { { "datapath.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/datapath.sv" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585622252187 "|harness|cpu:DUT|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[10\] datapath.sv(138) " "Inferred latch for \"data_in\[10\]\" at datapath.sv(138)" {  } { { "datapath.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/datapath.sv" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585622252187 "|harness|cpu:DUT|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[11\] datapath.sv(138) " "Inferred latch for \"data_in\[11\]\" at datapath.sv(138)" {  } { { "datapath.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/datapath.sv" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585622252187 "|harness|cpu:DUT|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[12\] datapath.sv(138) " "Inferred latch for \"data_in\[12\]\" at datapath.sv(138)" {  } { { "datapath.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/datapath.sv" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585622252187 "|harness|cpu:DUT|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[13\] datapath.sv(138) " "Inferred latch for \"data_in\[13\]\" at datapath.sv(138)" {  } { { "datapath.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/datapath.sv" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585622252187 "|harness|cpu:DUT|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[14\] datapath.sv(138) " "Inferred latch for \"data_in\[14\]\" at datapath.sv(138)" {  } { { "datapath.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/datapath.sv" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585622252187 "|harness|cpu:DUT|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[15\] datapath.sv(138) " "Inferred latch for \"data_in\[15\]\" at datapath.sv(138)" {  } { { "datapath.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/datapath.sv" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585622252187 "|harness|cpu:DUT|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[0\] datapath.sv(116) " "Inferred latch for \"alu_a\[0\]\" at datapath.sv(116)" {  } { { "datapath.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/datapath.sv" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585622252187 "|harness|cpu:DUT|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[1\] datapath.sv(116) " "Inferred latch for \"alu_a\[1\]\" at datapath.sv(116)" {  } { { "datapath.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/datapath.sv" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585622252187 "|harness|cpu:DUT|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[2\] datapath.sv(116) " "Inferred latch for \"alu_a\[2\]\" at datapath.sv(116)" {  } { { "datapath.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/datapath.sv" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585622252187 "|harness|cpu:DUT|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[3\] datapath.sv(116) " "Inferred latch for \"alu_a\[3\]\" at datapath.sv(116)" {  } { { "datapath.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/datapath.sv" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585622252187 "|harness|cpu:DUT|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[4\] datapath.sv(116) " "Inferred latch for \"alu_a\[4\]\" at datapath.sv(116)" {  } { { "datapath.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/datapath.sv" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585622252187 "|harness|cpu:DUT|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[5\] datapath.sv(116) " "Inferred latch for \"alu_a\[5\]\" at datapath.sv(116)" {  } { { "datapath.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/datapath.sv" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585622252188 "|harness|cpu:DUT|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[6\] datapath.sv(116) " "Inferred latch for \"alu_a\[6\]\" at datapath.sv(116)" {  } { { "datapath.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/datapath.sv" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585622252188 "|harness|cpu:DUT|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[7\] datapath.sv(116) " "Inferred latch for \"alu_a\[7\]\" at datapath.sv(116)" {  } { { "datapath.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/datapath.sv" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585622252188 "|harness|cpu:DUT|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[8\] datapath.sv(116) " "Inferred latch for \"alu_a\[8\]\" at datapath.sv(116)" {  } { { "datapath.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/datapath.sv" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585622252188 "|harness|cpu:DUT|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[9\] datapath.sv(116) " "Inferred latch for \"alu_a\[9\]\" at datapath.sv(116)" {  } { { "datapath.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/datapath.sv" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585622252188 "|harness|cpu:DUT|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[10\] datapath.sv(116) " "Inferred latch for \"alu_a\[10\]\" at datapath.sv(116)" {  } { { "datapath.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/datapath.sv" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585622252188 "|harness|cpu:DUT|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[11\] datapath.sv(116) " "Inferred latch for \"alu_a\[11\]\" at datapath.sv(116)" {  } { { "datapath.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/datapath.sv" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585622252188 "|harness|cpu:DUT|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[12\] datapath.sv(116) " "Inferred latch for \"alu_a\[12\]\" at datapath.sv(116)" {  } { { "datapath.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/datapath.sv" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585622252188 "|harness|cpu:DUT|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[13\] datapath.sv(116) " "Inferred latch for \"alu_a\[13\]\" at datapath.sv(116)" {  } { { "datapath.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/datapath.sv" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585622252188 "|harness|cpu:DUT|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[14\] datapath.sv(116) " "Inferred latch for \"alu_a\[14\]\" at datapath.sv(116)" {  } { { "datapath.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/datapath.sv" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585622252188 "|harness|cpu:DUT|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[15\] datapath.sv(116) " "Inferred latch for \"alu_a\[15\]\" at datapath.sv(116)" {  } { { "datapath.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/datapath.sv" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585622252188 "|harness|cpu:DUT|datapath:dp"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "cpu:DUT\|datapath:dp " "Can't elaborate user hierarchy \"cpu:DUT\|datapath:dp\"" {  } { { "cpu.sv" "dp" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/cpu.sv" 35 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585622252193 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585622252313 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 30 22:37:32 2020 " "Processing ended: Mon Mar 30 22:37:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585622252313 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585622252313 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585622252313 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1585622252313 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 8 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 8 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1585622252991 ""}
