<h1 align="center">Hi there, I'm Vincenzo 👋</h1>
<p align="center">
  🧠 Final Year Student at <strong>Imperial College London</strong><br>
  🎓 Studying Electrical and Electronic Engineering<br>
  💻 Passionate about DSP, communications, and all things digital!
</p>

---

### 🚀 Languages & Tools

<p align="center">
  <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/python/python-original.svg" alt="Python" width="40" height="40"/>
  <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/cplusplus/cplusplus-original.svg" alt="C++" width="40" height="40"/>
  <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/matlab/matlab-original.svg" alt="MATLAB" width="40" height="40"/>
  <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/flutter/flutter-original.svg" alt="Flutter" width="40" height="40"/>
  <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/dart/dart-original.svg" alt="Dart" width="40" height="40"/>
  <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/git/git-original.svg" alt="Git" width="40" height="40"/>
  <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/linux/linux-original.svg" alt="Linux" width="40" height="40"/>
  <img src="https://img.shields.io/badge/VHDL-grey?style=for-the-badge&logoColor=white" alt="VHDL" height="28"/>
  <img src="https://img.shields.io/badge/SystemVerilog-grey?style=for-the-badge&logoColor=white" alt="SystemVerilog" height="28"/>
</p>

---

### 🛠️ FPGA & Digital Design

- Languages: **VHDL**, **Verilog/SystemVerilog**
- Tools: **Quartus**, **Vivado**, **MicroSemi Libero**
- Interests: Digital design, **hardware acceleration**, and **high-frequency trading (HFT)** systems

---

### 📦 Key Libraries & Frameworks

- **PyTorch**
- **NumPy**
- **Matplotlib**
- **scikit-learn**
- **ONNX** for model deployment
- **PYNQ** for Python–FPGA interfacing

---

### 🔬 Current Interests

- 📡 5G & Wireless Channel Estimation
- 🔊 Digital Signal Processing & Filter Design
- 🧠 Neural Networks on FPGAs
- 🎮 Mobile Game Dev (iOS + Android)
- ⚡ Real-time systems and ultra-low-latency design

---

### 📈 GitHub Stats

<p align="center">
  <img height="170" src="https://github-readme-stats.vercel.app/api?username=VincenzoNannetti&show_icons=true&theme=tokyonight" />
  <img height="170" src="https://github-readme-stats.vercel.app/api/top-langs/?username=VincenzoNannetti&layout=compact&theme=tokyonight" />
</p>

---


