

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_3ade2df878d06c00b7da75ebdc1e74f5.html">arm</a>      </li>
      <li class="navelem"><a class="el" href="dir_4e24aa2b91963f20d8274bc66d08b02f.html">io</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<div class="title">at91_dbgu.h File Reference</div>  </div>
</div>
<div class="contents">

<p><a href="at91__dbgu_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a636129fb1fe88fa7626fa5e839a4cd96"></a><!-- doxytag: member="at91_dbgu.h::DBGU_CR" ref="a636129fb1fe88fa7626fa5e839a4cd96" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__dbgu_8h.html#a636129fb1fe88fa7626fa5e839a4cd96">DBGU_CR</a>&#160;&#160;&#160;(*((reg32_t *)(DBGU_BASE + US_CR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">DBGU control register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a03e3ab059098a2b5966552be3dbc90a9"></a><!-- doxytag: member="at91_dbgu.h::DBGU_MR" ref="a03e3ab059098a2b5966552be3dbc90a9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__dbgu_8h.html#a03e3ab059098a2b5966552be3dbc90a9">DBGU_MR</a>&#160;&#160;&#160;(*((reg32_t *)(DBGU_BASE + US_MR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">DBGU mode register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4db133002486d95fe3dc4bc9fe329b00"></a><!-- doxytag: member="at91_dbgu.h::DBGU_IER" ref="a4db133002486d95fe3dc4bc9fe329b00" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__dbgu_8h.html#a4db133002486d95fe3dc4bc9fe329b00">DBGU_IER</a>&#160;&#160;&#160;(*((reg32_t *)(DBGU_BASE + US_IER_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">DBGU interrupt enable register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a09c8287d3dca32acd1de9c0b879f63a1"></a><!-- doxytag: member="at91_dbgu.h::DBGU_IDR" ref="a09c8287d3dca32acd1de9c0b879f63a1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__dbgu_8h.html#a09c8287d3dca32acd1de9c0b879f63a1">DBGU_IDR</a>&#160;&#160;&#160;(*((reg32_t *)(DBGU_BASE + US_IDR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">DBGU interrupt disable register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afae739a91976e5440524cf8cb8b8ff38"></a><!-- doxytag: member="at91_dbgu.h::DBGU_IMR" ref="afae739a91976e5440524cf8cb8b8ff38" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__dbgu_8h.html#afae739a91976e5440524cf8cb8b8ff38">DBGU_IMR</a>&#160;&#160;&#160;(*((reg32_t *)(DBGU_BASE + US_IMR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">DBGU interrupt mask register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8d2f2a800800ff99a395f6851d555465"></a><!-- doxytag: member="at91_dbgu.h::DBGU_SR" ref="a8d2f2a800800ff99a395f6851d555465" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__dbgu_8h.html#a8d2f2a800800ff99a395f6851d555465">DBGU_SR</a>&#160;&#160;&#160;(*((reg32_t *)(DBGU_BASE + US_CSR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">DBGU status register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5108aba8763474241e398c6f3a18e18d"></a><!-- doxytag: member="at91_dbgu.h::DBGU_RHR" ref="a5108aba8763474241e398c6f3a18e18d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__dbgu_8h.html#a5108aba8763474241e398c6f3a18e18d">DBGU_RHR</a>&#160;&#160;&#160;(*((reg32_t *)(DBGU_BASE + US_RHR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">DBGU receiver holding register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9697ac8a6a2782ed74d793df6049914f"></a><!-- doxytag: member="at91_dbgu.h::DBGU_THR" ref="a9697ac8a6a2782ed74d793df6049914f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__dbgu_8h.html#a9697ac8a6a2782ed74d793df6049914f">DBGU_THR</a>&#160;&#160;&#160;(*((reg32_t *)(DBGU_BASE + US_THR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">DBGU transmitter holding register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7294d16f4b419badc0e85065cbb35aee"></a><!-- doxytag: member="at91_dbgu.h::DBGU_BRGR" ref="a7294d16f4b419badc0e85065cbb35aee" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__dbgu_8h.html#a7294d16f4b419badc0e85065cbb35aee">DBGU_BRGR</a>&#160;&#160;&#160;(*((reg32_t *)(DBGU_BASE + US_BRGR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">DBGU baud rate register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a19ce03cb64ee3a301d8788128b8699e8"></a><!-- doxytag: member="at91_dbgu.h::DBGU_CIDR_OFF" ref="a19ce03cb64ee3a301d8788128b8699e8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__dbgu_8h.html#a19ce03cb64ee3a301d8788128b8699e8">DBGU_CIDR_OFF</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">DBGU chip ID register offset. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae1d9efb61981ad7f9bee13447f5ea9ed"></a><!-- doxytag: member="at91_dbgu.h::DBGU_CIDR" ref="ae1d9efb61981ad7f9bee13447f5ea9ed" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__dbgu_8h.html#ae1d9efb61981ad7f9bee13447f5ea9ed">DBGU_CIDR</a>&#160;&#160;&#160;(*((reg32_t *)(DBGU_BASE + DBGU_CIDR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">DBGU chip ID register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a366bf882c40bb757496a837a117f24ad"></a><!-- doxytag: member="at91_dbgu.h::DBGU_EXID_OFF" ref="a366bf882c40bb757496a837a117f24ad" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__dbgu_8h.html#a366bf882c40bb757496a837a117f24ad">DBGU_EXID_OFF</a>&#160;&#160;&#160;0x00000044</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">DBGU chip ID extension register offset. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2889903f8c0a8dd143f3044d80c5a6a2"></a><!-- doxytag: member="at91_dbgu.h::DBGU_EXID" ref="a2889903f8c0a8dd143f3044d80c5a6a2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__dbgu_8h.html#a2889903f8c0a8dd143f3044d80c5a6a2">DBGU_EXID</a>&#160;&#160;&#160;(*((reg32_t *)(DBGU_BASE + DBGU_EXID_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">DBGU chip ID extension register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9a79026750260ac5929c768bb6000ee2"></a><!-- doxytag: member="at91_dbgu.h::DBGU_FNR_OFF" ref="a9a79026750260ac5929c768bb6000ee2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__dbgu_8h.html#a9a79026750260ac5929c768bb6000ee2">DBGU_FNR_OFF</a>&#160;&#160;&#160;0x00000048</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">DBGU force NTRST register offset. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aede868af89ee753cf23b92da01a00079"></a><!-- doxytag: member="at91_dbgu.h::DBGU_FNR" ref="aede868af89ee753cf23b92da01a00079" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__dbgu_8h.html#aede868af89ee753cf23b92da01a00079">DBGU_FNR</a>&#160;&#160;&#160;(*((reg32_t *)(DBGU_BASE + DBGU_FNR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">DBGU force NTRST register. <br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><dl class="author"><dt><b>Author:</b></dt><dd>Francesco Sacchi &lt;<a href="mailto:batt@develer.com">batt@develer.com</a>&gt;</dd></dl>
<p>AT91 Debug unit. This file is based on NUT/OS implementation. See license below. </p>

<p>Definition in file <a class="el" href="at91__dbgu_8h_source.html">at91_dbgu.h</a>.</p>
</div></div>


