/dts-v1/;

#include <dt-bindings/usb/pd.h>
#include "imx93.dtsi"

&ele_mu {
    memory-region = <&ele_reserved>;
};

/ {
    model = "SK i.MX93 IFD Board";
    compatible = "sk,imx93", "fsl,imx93";

    chosen {
        stdout-path = &lpuart1;
    };
    
    reserved-memory {
        #address-cells = <2>;
        #size-cells = <2>;
        ranges;

        linux,cma {
            compatible = "shared-dma-pool";
            reusable;
            alloc-ranges = <0 0x80000000 0 0x40000000>;
            size = <0 0x10000000>;
            linux,cma-default;
        };

        ethosu_mem: ethosu_region@C0000000 {
            compatible = "shared-dma-pool";
            reusable;
            reg = <0x0 0xC0000000 0x0 0x10000000>;
        };

        vdev0vring0: vdev0vring0@a4000000 {
            reg = <0 0xa4000000 0 0x8000>;
            no-map;
        };

        vdev0vring1: vdev0vring1@a4008000 {
            reg = <0 0xa4008000 0 0x8000>;
            no-map;
        };

        vdev1vring0: vdev1vring0@a4000000 {
            reg = <0 0xa4010000 0 0x8000>;
            no-map;
        };

        vdev1vring1: vdev1vring1@a4018000 {
            reg = <0 0xa4018000 0 0x8000>;
            no-map;
        };

        rsc_table: rsc-table@2021e000 {
            reg = <0 0x2021e000 0 0x1000>;
            no-map;
        };

        vdevbuffer: vdevbuffer@a4020000 {
            compatible = "shared-dma-pool";
            reg = <0 0xa4020000 0 0x100000>;
            no-map;
        };

        ele_reserved: ele-reserved@a4120000 {
            compatible = "shared-dma-pool";
            reg = <0 0xa4120000 0 0x100000>;
            no-map;
        };
    };

    cm33: imx93-cm33 {
        compatible = "fsl,imx93-cm33";
        mbox-names = "tx", "rx", "rxdb";
        mboxes = <&mu1 0 1
              &mu1 1 1
              &mu1 3 1>;
        memory-region = <&vdevbuffer>, <&vdev0vring0>, <&vdev0vring1>,
                <&vdev1vring0>, <&vdev1vring1>, <&rsc_table>;
        fsl,startup-delay-ms = <500>;
    };

    ethosu {
        compatible = "arm,ethosu";
        fsl,cm33-proc = <&cm33>;
        memory-region = <&ethosu_mem>;
        power-domains = <&mlmix>;
    };

    reg_usbhub_rst: regulator-usbhub-rst {
        compatible = "regulator-fixed";
		regulator-name = "reg_usbhub_rst";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		gpio = <&gpio2 11 GPIO_ACTIVE_HIGH>;
    }

    reg_usbhost_en: regulator-usbhost-en {
        compatible = "regulator-fixed";
		regulator-name = "reg_usbhost_en";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		gpio = <&gpio2 10 GPIO_ACTIVE_HIGH>;
    }

    reg_usbotg_en: regulator-usbotg-en {
        compatible = "regulator-fixed";
		regulator-name = "reg_usbotg_en";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		gpio = <&gpio2 18 GPIO_ACTIVE_HIGH>;
    }

    reg_wwlan_en: regulator-wwlan-en {
        compatible = "regulator-fixed";
		regulator-name = "reg_wwlan_en";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		gpio = <&adp5585gpio_2 8 GPIO_ACTIVE_HIGH>;
    }

    reg_gps_en: regulator-gps-en {
        compatible = "regulator-fixed";
		regulator-name = "reg_gps_en";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		gpio = <&adp5585gpio_2 0 GPIO_ACTIVE_HIGH>;
    }

    reg_hdmi_en: regulator-hdmi-en {
        compatible = "regulator-fixed";
		regulator-name = "reg_hdmi_en";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		gpio = <&adp5585gpio_2 5 GPIO_ACTIVE_HIGH>;
    }

    reg_vref_1v8: regulator-adc-vref {
        compatible = "regulator-fixed";
        regulator-name = "vref_1v8";
        regulator-min-microvolt = <1800000>;
        regulator-max-microvolt = <1800000>;
    };

    reg_vcc_3v3: regulator-vcc-3v3 {
        compatible = "regulator-fixed";
		regulator-name = "reg_vcc_3v3";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		gpio = <&gpio1 10 GPIO_ACTIVE_HIGH>;
    }

    usdhc3_pwrseq: usdhc3_pwrseq {
        status = "okay";
        compatible = "mmc-pwrseq-simple";
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_wifi_reg_on>;
        reset-gpios = <&gpio3 27 GPIO_ACTIVE_LOW>;
        clocks = <&hym8563>;
        clock-names = "ext_clock";
    };

    rt5640-sound {
        compatible = "simple-audio-card";
        simple-audio-card,format = "i2s";
        simple-audio-card,name = "rt5640-codec";
        simple-audio-card,mclk-fs = <256>;
        simple-audio-card,widgets =
            "Microphone", "Mic Jack",
            "Headphone", "Headphone Jack",
            "Speaker", "Speaker";
        simple-audio-card,routing =
            "Mic Jack", "MICBIAS1",
            "IN1P", "Mic Jack",
            "Headphone Jack", "HPOL",
            "Headphone Jack", "HPOR",
            "Speaker", "SPOLP",
            "Speaker", "SPOLN",
            "Speaker", "SPORP",
            "Speaker", "SPORN";
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_rt5640_hp_det>;
        simple-audio-card,hp-det-gpio = <&gpio2 7 GPIO_ACTIVE_HIGH>;
        simple-audio-card,cpu {
            sound-dai = <&sai3>;
        };
        simple-audio-card,codec {
            sound-dai = <&rt5640>;
        };
    };

    sound-micfil {
        compatible = "fsl,imx-audio-card";
        model = "micfil-audio";
        pri-dai-link {
            link-name = "micfil hifi";
            format = "i2s";
            cpu {
                sound-dai = <&micfil>;
            };
        };
    };    

    bt_sco_codec: bt_sco_codec {
        status = "disabled";
        #sound-dai-cells = <1>;
        compatible = "linux,bt-sco";
    };

    sound-bt-sco {
        status="disabled";
        compatible = "simple-audio-card";
        simple-audio-card,name = "bt-sco-audio";
        simple-audio-card,format = "dsp_a";
        simple-audio-card,bitclock-inversion;
        simple-audio-card,frame-master = <&btcpu>;
        simple-audio-card,bitclock-master = <&btcpu>;

        btcpu: simple-audio-card,cpu {
            sound-dai = <&sai1>;
            dai-tdm-slot-num = <2>;
            dai-tdm-slot-width = <16>;
        };

        simple-audio-card,codec {
            sound-dai = <&bt_sco_codec 1>;
        };
    };

    sound-xcvr {
        compatible = "fsl,imx-audio-card";
        model = "imx-audio-xcvr";
        pri-dai-link {
            link-name = "XCVR PCM";
            cpu {
                sound-dai = <&xcvr>;
            };
        };
    };

    bluetooth: bluetooth {
        compatible = "bluetooth-platdata";
        pinctrl-names = "default", "rts_gpio";
        pinctrl-0 = <&pinctrl_uart5_rts>, <&pinctrl_rts_gpio>;
        pinctrl-1 = <&pinctrl_bt_gpios>;
        uart_rts_gpios = <&gpio3 29 GPIO_ACTIVE_HIGH>;
        BT,reset_gpio = <&adp5585gpio_2 2 GPIO_ACTIVE_HIGH>;
        BT,wake_gpio = <&gpio4 29 GPIO_ACTIVE_HIGH>;
        //BT,wake_host_irq = <&gpio2 10 GPIO_ACTIVE_HIGH>;
        status = "okay";
    };
};

//disabled default soc rtc
&bbnsm_rtc {
    status = "disabled";
};

&sai1 {
    #sound-dai-cells = <0>;
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_sai1>;
    assigned-clocks = <&clk IMX93_CLK_SAI1>;
    assigned-clock-parents = <&clk IMX93_CLK_AUDIO_PLL>;
    assigned-clock-rates = <12288000>;
    status = "disabled";
};

&sai3 {
    assigned-clocks = <&clk IMX93_CLK_SAI3>;
    assigned-clock-parents = <&clk IMX93_CLK_AUDIO_PLL>;
    assigned-clock-rates = <12288000>;
    fsl,sai-mclk-direction-output;
    status = "okay";

    #sound-dai-cells = <0>;
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_sai3>;
};

&micfil {
    #sound-dai-cells = <0>;
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_pdm>;
    assigned-clocks = <&clk IMX93_CLK_PDM>;
    assigned-clock-parents = <&clk IMX93_CLK_AUDIO_PLL>;
    assigned-clock-rates = <49152000>;
    status = "disabled";
};

&xcvr {
    #sound-dai-cells = <0>;
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_spdif>;
    clocks = <&clk IMX93_CLK_BUS_WAKEUP>,
        <&clk IMX93_CLK_SPDIF_GATE>,
        <&clk IMX93_CLK_DUMMY>,
        <&clk IMX93_CLK_AUD_XCVR_GATE>,
        <&clk IMX93_CLK_AUDIO_PLL>;
    clock-names = "ipg", "phy", "spba", "pll_ipg", "pll8k";
    assigned-clocks = <&clk IMX93_CLK_SPDIF>,
             <&clk IMX93_CLK_AUDIO_XCVR>;
    assigned-clock-parents = <&clk IMX93_CLK_AUDIO_PLL>,
             <&clk IMX93_CLK_SYS_PLL_PFD1_DIV2>;
    assigned-clock-rates = <12288000>, <200000000>;
    status = "disabled";
};

&adc1 {
    vref-supply = <&reg_vref_1v8>;
    status = "okay";
};

&dphy {
    status = "okay";
};

&dsi {
	status = "okay";

	ports {
		port@1 {
			reg = <1>;

			dsi_to_it8912: endpoint {
                compatible = "hdmi-connector";
				remote-endpoint = <&it8912_to_dsi>;
			};
		};
	};
};

&lcdif {
    status = "okay";
    assigned-clock-rates = <445333333>, <148444444>, <400000000>, <133333333>;
};

&lpm {
    soc-supply = <&buck1>;
    status = "okay";
};

&lpi2c1 {
    #address-cells = <1>;
    #size-cells = <0>;
    clock-frequency = <400000>;
    pinctrl-names = "default", "sleep";
    pinctrl-0 = <&pinctrl_lpi2c1>;
    pinctrl-1 = <&pinctrl_lpi2c1>;
    status = "okay";

    //U24
    adp5585_1: mfd1@34 {
        compatible = "adi,adp5585";
        reg = <0x34>;
        status = "okay";

        adp5585gpio_1: gpio1@34 {
            compatible = "adp5585-gpio";
            gpio-controller;
            #gpio-cells = <2>;
        };
        
        adp5585pwm_1: pwm1@34 {
            compatible = "adp5585-pwm";
            #pwm-cells = <3>;
        };
    };

    rt5640: rt5640@1c {
        #sound-dai-cells = <0>;
        compatible = "realtek,rt5640";
        reg = <0x1c>;
        clocks = <&clk IMX93_CLK_SAI3_GATE>;
        clock-names = "mclk";
        realtek,in1-differential;
        status = "okay";
    };

    it8912: hdmi@3d {
		compatible = "lontium,lt8912b";
		reg = <0x3d>;
        reset-gpio = <&gpio2 23 GPIO_ACTIVE_LOW>;
		status = "okay";

		port {
			it8912_to_dsi: endpoint {
                data-lanes = <4>;
				remote-endpoint = <&dsi_to_it8912>;
			};
		};
	};
};

&lpi2c2 {
    #address-cells = <1>;
    #size-cells = <0>;
    clock-frequency = <400000>;
    pinctrl-names = "default", "sleep";
    pinctrl-0 = <&pinctrl_lpi2c2>;
    pinctrl-1 = <&pinctrl_lpi2c2>;
    status = "okay";

    hym8563:rtc-hym8563@51 {
        status = "okay";
        compatible = "haoyu,hym8563";
        reg = <0x51>;
        #clock-cells = <0>;
        clock-output-names = "hym8563-out32k";
    };

    pmic:pmic@25 {
        compatible = "nxp,pca9451a";
        reg = <0x25>;
        
        //not need irq config
        /delete-property/ interrupt-parent;
        /delete-property/ interrupts;

        regulators {
            buck1: BUCK1 {
                regulator-name = "BUCK1";
                regulator-min-microvolt = <600000>;
                regulator-max-microvolt = <2187500>;
                regulator-boot-on;
                regulator-always-on;
                regulator-ramp-delay = <3125>;
            };

            buck2: BUCK2 {
                regulator-name = "BUCK2";
                regulator-min-microvolt = <600000>;
                regulator-max-microvolt = <2187500>;
                regulator-boot-on;
                regulator-always-on;
                regulator-ramp-delay = <3125>;
            };

            buck4: BUCK4{
                regulator-name = "BUCK4";
                regulator-min-microvolt = <600000>;
                regulator-max-microvolt = <3400000>;
                regulator-boot-on;
                regulator-always-on;
            };

            buck5: BUCK5{
                regulator-name = "BUCK5";
                regulator-min-microvolt = <1800000>;
                regulator-max-microvolt = <1800000>;
                regulator-boot-on;
                regulator-always-on;
            };

            buck6: BUCK6 {
                regulator-name = "BUCK6";
                regulator-min-microvolt = <1100000>;
                regulator-max-microvolt = <1100000>;
                regulator-boot-on;
                regulator-always-on;
            };

            ldo1: LDO1 {
                regulator-name = "LDO1";
                regulator-min-microvolt = <1800000>;
                regulator-max-microvolt = <1800000>;
                regulator-boot-on;
                regulator-always-on;
            };

            ldo2: LDO2 {
                regulator-name = "LDO2";
                regulator-min-microvolt = <800000>;
                regulator-max-microvolt = <1150000>;
                regulator-boot-on;
                regulator-always-on;
            };

            ldo3: LDO3 {
                regulator-name = "LDO3";
                regulator-min-microvolt = <1800000>;
                regulator-max-microvolt = <1800000>;
                regulator-boot-on;
                regulator-always-on;
            };

            ldo4: LDO4 {
                regulator-name = "LDO4";
                regulator-min-microvolt = <800000>;
                regulator-max-microvolt = <3300000>;
                regulator-boot-on;
                regulator-always-on;
            };

            ldo5: LDO5 {
                regulator-name = "LDO5";
                regulator-min-microvolt = <1800000>;
                regulator-max-microvolt = <3300000>;
                regulator-boot-on;
                regulator-always-on;
            };
        };
    };
};

&lpi2c3 {
    #address-cells = <1>;
    #size-cells = <0>;
    clock-frequency = <400000>;
    pinctrl-names = "default", "sleep";
    pinctrl-0 = <&pinctrl_lpi2c3>;
    pinctrl-1 = <&pinctrl_lpi2c3>;
    status = "okay";

    //U25
    adp5585_2: mfd2@34 {
        compatible = "adi,adp5585";
        reg = <0x34>;
        status = "okay";

        adp5585gpio_2: gpio2@34 {
            compatible = "adp5585-gpio";
            gpio-controller;
            #gpio-cells = <2>;
        };
        
        adp5585pwm_2: pwm2@34 {
            compatible = "adp5585-pwm";
            #pwm-cells = <3>;
        };
    };
};

//debug
&lpuart1 { /* console */
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_uart1>;
    status = "okay";
};

//ttl
&lpuart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	status = "okay";
};

//ttl
&lpuart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	status = "okay";
};

&lpuart5 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_uart5>;
    status = "okay";
};

//rs232
&lpuart6 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart6>;
	status = "okay";
};

//rs232
&lpuart7 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart7>;
	status = "okay";
};

//gps
&lpuart8 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart8>;
	status = "okay";
};

&lpspi1 {
    status = "okay";
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_lpspi1>;
    cs-gpios = <&gpio1 11 GPIO_ACTIVE_LOW>;

    spidev1_0: spidev1@0 {
        reg = <0>;
        status = "okay";
        compatible = "rohm,dh2228fv";
        spi-max-frequency = <20000000>;
    };
};

&media_blk_ctrl {
    status = "okay";
};

&tpm5 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_pwm5>;
    status = "okay";
};

&mu1 {
    status = "okay";
};

&mu2 {
    status = "okay";
};

&usbotg1 {
    // dr_mode = "host";
    dr_mode = "otg";
    hnp-disable;
    srp-disable;
    adp-disable;
    usb-role-switch;
    disable-over-current;
    samsung,picophy-pre-emp-curr-control = <3>;
    samsung,picophy-dc-vol-level-adjust = <7>;
    status = "okay";
};

&usbotg2 {
    dr_mode = "host";
    // dr_mode = "otg";
    hnp-disable;
    srp-disable;
    adp-disable;
    usb-role-switch;
    disable-over-current;
    samsung,picophy-pre-emp-curr-control = <3>;
    samsung,picophy-dc-vol-level-adjust = <7>;
    status = "okay";
};

&usdhc1 {
    pinctrl-names = "default", "state_100mhz", "state_200mhz";
    pinctrl-0 = <&pinctrl_usdhc1>;
    pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
    pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
    bus-width = <8>;
    non-removable;
    status = "okay";
};

&usdhc2 {
    pinctrl-names = "default", "state_100mhz", "state_200mhz";
    pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
    pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
    pinctrl-2 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
    cd-gpios = <&gpio3 00 GPIO_ACTIVE_LOW>;
    bus-width = <4>;
    status = "okay";
    no-sdio;
    no-mmc;
};

&usdhc3 {
    pinctrl-names = "default", "state_100mhz", "state_200mhz";
    pinctrl-0 = <&pinctrl_usdhc3>, <&pinctrl_usdhc3_wlan>;
    pinctrl-1 = <&pinctrl_usdhc3>, <&pinctrl_usdhc3_wlan>;
    pinctrl-2 = <&pinctrl_usdhc3>, <&pinctrl_usdhc3_wlan>;
    mmc-pwrseq = <&usdhc3_pwrseq>;
    bus-width = <4>;
    keep-power-in-suspend;
    non-removable;
    wakeup-source;
    fsl,sdio-async-interrupt-enabled;
    supports-sdio;
    disable-wp;
    cap-sdio-irq;
    wifi-host;
    no-1-8-v;
    pm-ignore-notify;
    sdhci,auto-cmd12;
    enable-sdio-wakeup;
    cap-sd-highspeed;
    cap-mmc-highspeed;
    status = "okay";

    wifi_wake_host {
        compatible = "nxp,wifi-wake-host";
        interrupt-parent = <&gpio3>;
        interrupts = <26 IRQ_TYPE_LEVEL_LOW>;
        interrupt-names = "host-wake";
    };
    
    bcmdhd: wifi@1 {
        reg = <1>;
        compatible = "android,bcmdhd_wlan";
    };
};

&epxp {
    status = "okay";
};

&cameradev {
    status = "okay";
};

&isi_0 {
    status = "okay";

    cap_device {
        status = "okay";
    };
};

&mipi_csi {
    #address-cells = <1>;
    #size-cells = <0>;
    status = "okay";
};

&flexcan1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan1>;
	status = "okay";
};

&flexcan2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan2>;
	status = "okay";
};

&fec {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_eth_fec>;
    phy-mode = "rgmii-id";
    phy-handle = <&ethphy2>;
    fsl,magic-packet;
    status = "okay";

    mdio {
        #address-cells = <1>;
        #size-cells = <0>;
        clock-frequency = <5000000>;

        ethphy2: ethernet-phy@2 {
            compatible = "ethernet-phy-ieee802.3-c22";
            reg = <1>;
            eee-broken-1000t;
        };
    };
};

&eqos {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_eth_qos>;
    phy-mode = "rgmii-id";
    phy-handle = <&ethphy1>;
    snps,force_thresh_dma_mode;
    snps,mtl-tx-config = <&mtl_tx_setup>;
    snps,mtl-rx-config = <&mtl_rx_setup>;
    status = "okay";

    mdio {
        compatible = "snps,dwmac-mdio";
        #address-cells = <1>;
        #size-cells = <0>;
        clock-frequency = <5000000>;

        ethphy1: ethernet-phy@1 {
            compatible = "ethernet-phy-ieee802.3-c22";
            reg = <1>;
            eee-broken-1000t;
        };
    };

    mtl_tx_setup: tx-queues-config {
        snps,tx-queues-to-use = <5>;
        snps,tx-sched-sp;
        queue0 {
            snps,dcb-algorithm;
            snps,priority = <0x1>;
        };
        queue1 {
            snps,dcb-algorithm;
            snps,priority = <0x2>;
        };
        queue2 {
            snps,dcb-algorithm;
            snps,priority = <0x4>;
        };
        queue3 {
            snps,dcb-algorithm;
            snps,priority = <0x8>;
        };
        queue4 {
            snps,dcb-algorithm;
            snps,priority = <0xf0>;
        };
    };

    mtl_rx_setup: rx-queues-config {
        snps,rx-queues-to-use = <5>;
        snps,rx-sched-sp;
        queue0 {
            snps,dcb-algorithm;
            snps,priority = <0x1>;
            snps,map-to-dma-channel = <0>;
        };
        queue1 {
            snps,dcb-algorithm;
            snps,priority = <0x2>;
            snps,map-to-dma-channel = <1>;
        };
        queue2 {
            snps,dcb-algorithm;
            snps,priority = <0x4>;
            snps,map-to-dma-channel = <2>;
        };
        queue3 {
            snps,dcb-algorithm;
            snps,priority = <0x8>;
            snps,map-to-dma-channel = <3>;
        };
        queue4 {
            snps,dcb-algorithm;
            snps,priority = <0xf0>;
            snps,map-to-dma-channel = <4>;
        };
    };
};

&iomuxc {
    pinctrl_pwm3: pinctrl-pwm3 {
        fsl,pins = <
            MX93_PAD_GPIO_IO24__TPM3_CH3            0x27e
        >;
    };
    
    pinctrl_pwm5: pinctrl-pwm5 {
        fsl,pins = <
            MX93_PAD_GPIO_IO06__TPM5_CH0            0x27e
        >;
    };
    
    pinctrl_lpi2c1: lpi2c1grp {
        fsl,pins = <
            MX93_PAD_I2C1_SCL__LPI2C1_SCL            0x40000b9e
            MX93_PAD_I2C1_SDA__LPI2C1_SDA            0x40000b9e
        >;
    };

    pinctrl_lpi2c2: lpi2c2grp {
        fsl,pins = <
            MX93_PAD_I2C2_SCL__LPI2C2_SCL            0x40000b9e
            MX93_PAD_I2C2_SDA__LPI2C2_SDA            0x40000b9e
        >;
    };

    pinctrl_lpi2c3: lpi2c3grp {
        fsl,pins = <
            MX93_PAD_GPIO_IO28__LPI2C3_SDA            0x40000b9e
            MX93_PAD_GPIO_IO29__LPI2C3_SCL            0x40000b9e
        >;
    };

    pinctrl_uart1: uart1grp {
        fsl,pins = <
            MX93_PAD_UART1_RXD__LPUART1_RX            0x31e
            MX93_PAD_UART1_TXD__LPUART1_TX            0x31e
        >;
    };

    pinctrl_uart2: uart2grp {
        fsl,pins = <
            MX93_PAD_UART2_TXD__LPUART2_TX          0x31e
            MX93_PAD_UART2_RXD__LPUART2_RX          0x31e
        >;
    };

    pinctrl_uart3: uart3grp {
        fsl,pins = <
            MX93_PAD_GPIO_IO15__LPUART3_RX          0x31e
            MX93_PAD_GPIO_IO14__LPUART3_TX          0x31e
        >;
    };

    pinctrl_uart5: uart5grp {
        fsl,pins = <
            MX93_PAD_DAP_TDO_TRACESWO__LPUART5_TX    0x31e
            MX93_PAD_DAP_TDI__LPUART5_RX        0x31e
            // MX93_PAD_DAP_TMS_SWDIO__LPUART5_RTS_B    0x31e
            MX93_PAD_DAP_TCLK_SWCLK__LPUART5_CTS_B    0x31e
        >;
    };

    pinctrl_uart6: uart6grp {
        fsl,pins = <
            MX93_PAD_GPIO_IO04__LPUART6_TX          0x31e
            MX93_PAD_GPIO_IO05__LPUART6_RX          0x31e
        >;
    };

    pinctrl_uart7: uart7grp {
        fsl,pins = <
            MX93_PAD_GPIO_IO08__LPUART7_TX          0x31e
            MX93_PAD_GPIO_IO09__LPUART7_RX          0x31e
        >;
    };

    pinctrl_uart8: uart8grp {
        fsl,pins = <
            MX93_PAD_GPIO_IO12__LPUART8_TX          0x31e
            MX93_PAD_GPIO_IO13__LPUART8_RX          0x31e
        >;
    };

    pinctrl_lpspi1: lpspi1grp {
        fsl,pins = <
            MX93_PAD_SAI1_TXFS__GPIO1_IO11          0x31e
            MX93_PAD_SAI1_TXC__LPSPI1_SIN           0x31e
            MX93_PAD_SAI1_TXD0__LPSPI1_SCK          0x31e
            MX93_PAD_SAI1_RXD0__LPSPI1_SOUT         0x31e
        >;
    };


    /* need to config the SION for data and cmd pad, refer to ERR052021 */
    pinctrl_usdhc1: usdhc1grp {
        fsl,pins = <
            MX93_PAD_SD1_CLK__USDHC1_CLK        0x1582
            MX93_PAD_SD1_CMD__USDHC1_CMD        0x40001382
            MX93_PAD_SD1_DATA0__USDHC1_DATA0    0x40001382
            MX93_PAD_SD1_DATA1__USDHC1_DATA1    0x40001382
            MX93_PAD_SD1_DATA2__USDHC1_DATA2    0x40001382
            MX93_PAD_SD1_DATA3__USDHC1_DATA3    0x40001382
            MX93_PAD_SD1_DATA4__USDHC1_DATA4    0x40001382
            MX93_PAD_SD1_DATA5__USDHC1_DATA5    0x40001382
            MX93_PAD_SD1_DATA6__USDHC1_DATA6    0x40001382
            MX93_PAD_SD1_DATA7__USDHC1_DATA7    0x40001382
            MX93_PAD_SD1_STROBE__USDHC1_STROBE    0x1582
        >;
    };

    /* need to config the SION for data and cmd pad, refer to ERR052021 */
    pinctrl_usdhc1_100mhz: usdhc1-100mhzgrp {
        fsl,pins = <
            MX93_PAD_SD1_CLK__USDHC1_CLK        0x158e
            MX93_PAD_SD1_CMD__USDHC1_CMD        0x4000138e
            MX93_PAD_SD1_DATA0__USDHC1_DATA0    0x4000138e
            MX93_PAD_SD1_DATA1__USDHC1_DATA1    0x4000138e
            MX93_PAD_SD1_DATA2__USDHC1_DATA2    0x4000138e
            MX93_PAD_SD1_DATA3__USDHC1_DATA3    0x4000138e
            MX93_PAD_SD1_DATA4__USDHC1_DATA4    0x4000138e
            MX93_PAD_SD1_DATA5__USDHC1_DATA5    0x4000138e
            MX93_PAD_SD1_DATA6__USDHC1_DATA6    0x4000138e
            MX93_PAD_SD1_DATA7__USDHC1_DATA7    0x4000138e
            MX93_PAD_SD1_STROBE__USDHC1_STROBE    0x158e
        >;
    };

    /* need to config the SION for data and cmd pad, refer to ERR052021 */
    pinctrl_usdhc1_200mhz: usdhc1-200mhzgrp {
        fsl,pins = <
            MX93_PAD_SD1_CLK__USDHC1_CLK        0x15fe
            MX93_PAD_SD1_CMD__USDHC1_CMD        0x400013fe
            MX93_PAD_SD1_DATA0__USDHC1_DATA0    0x400013fe
            MX93_PAD_SD1_DATA1__USDHC1_DATA1    0x400013fe
            MX93_PAD_SD1_DATA2__USDHC1_DATA2    0x400013fe
            MX93_PAD_SD1_DATA3__USDHC1_DATA3    0x400013fe
            MX93_PAD_SD1_DATA4__USDHC1_DATA4    0x400013fe
            MX93_PAD_SD1_DATA5__USDHC1_DATA5    0x400013fe
            MX93_PAD_SD1_DATA6__USDHC1_DATA6    0x400013fe
            MX93_PAD_SD1_DATA7__USDHC1_DATA7    0x400013fe
            MX93_PAD_SD1_STROBE__USDHC1_STROBE    0x15fe
        >;
    };

    pinctrl_usdhc2_gpio: usdhc2gpiogrp {
        fsl,pins = <
            MX93_PAD_SD2_CD_B__GPIO3_IO00        0x31e
        >;
    };

    /* need to config the SION for data and cmd pad, refer to ERR052021 */
    pinctrl_usdhc2: usdhc2grp {
        fsl,pins = <
            MX93_PAD_SD2_CLK__USDHC2_CLK        0x1582
            MX93_PAD_SD2_CMD__USDHC2_CMD        0x40001382
            MX93_PAD_SD2_DATA0__USDHC2_DATA0    0x40001382
            MX93_PAD_SD2_DATA1__USDHC2_DATA1    0x40001382
            MX93_PAD_SD2_DATA2__USDHC2_DATA2    0x40001382
            MX93_PAD_SD2_DATA3__USDHC2_DATA3    0x40001382
            MX93_PAD_SD2_VSELECT__USDHC2_VSELECT    0x51e
        >;
    };

    /* need to config the SION for data and cmd pad, refer to ERR052021 */
    pinctrl_usdhc2_100mhz: usdhc2-100mhzgrp {
        fsl,pins = <
            MX93_PAD_SD2_CLK__USDHC2_CLK        0x158e
            MX93_PAD_SD2_CMD__USDHC2_CMD        0x4000138e
            MX93_PAD_SD2_DATA0__USDHC2_DATA0    0x4000138e
            MX93_PAD_SD2_DATA1__USDHC2_DATA1    0x4000138e
            MX93_PAD_SD2_DATA2__USDHC2_DATA2    0x4000138e
            MX93_PAD_SD2_DATA3__USDHC2_DATA3    0x4000138e
            MX93_PAD_SD2_VSELECT__USDHC2_VSELECT    0x51e
        >;
    };

    /* need to config the SION for data and cmd pad, refer to ERR052021 */
    pinctrl_usdhc2_200mhz: usdhc2-200mhzgrp {
        fsl,pins = <
            MX93_PAD_SD2_CLK__USDHC2_CLK        0x15fe
            MX93_PAD_SD2_CMD__USDHC2_CMD        0x400013fe
            MX93_PAD_SD2_DATA0__USDHC2_DATA0    0x400013fe
            MX93_PAD_SD2_DATA1__USDHC2_DATA1    0x400013fe
            MX93_PAD_SD2_DATA2__USDHC2_DATA2    0x400013fe
            MX93_PAD_SD2_DATA3__USDHC2_DATA3    0x400013fe
            MX93_PAD_SD2_VSELECT__USDHC2_VSELECT    0x51e
        >;
    };

    /* need to config the SION for data and cmd pad, refer to ERR052021 */
    pinctrl_usdhc3: usdhc3grp {
        fsl,pins = <
            MX93_PAD_SD3_CLK__USDHC3_CLK        0x1582
            MX93_PAD_SD3_CMD__USDHC3_CMD        0x40001382
            MX93_PAD_SD3_DATA0__USDHC3_DATA0    0x40001382
            MX93_PAD_SD3_DATA1__USDHC3_DATA1    0x40001382
            MX93_PAD_SD3_DATA2__USDHC3_DATA2    0x40001382
            MX93_PAD_SD3_DATA3__USDHC3_DATA3    0x40001382
        >;
    };

    /* need to config the SION for data and cmd pad, refer to ERR052021 */
    pinctrl_usdhc3_100mhz: usdhc3-100mhzgrp {
        fsl,pins = <
            MX93_PAD_SD3_CLK__USDHC3_CLK        0x158e
            MX93_PAD_SD3_CMD__USDHC3_CMD        0x4000138e
            MX93_PAD_SD3_DATA0__USDHC3_DATA0    0x4000138e
            MX93_PAD_SD3_DATA1__USDHC3_DATA1    0x4000138e
            MX93_PAD_SD3_DATA2__USDHC3_DATA2    0x4000138e
            MX93_PAD_SD3_DATA3__USDHC3_DATA3    0x4000138e
        >;
    };

    /* need to config the SION for data and cmd pad, refer to ERR052021 */
    pinctrl_usdhc3_200mhz: usdhc3-200mhzgrp {
        fsl,pins = <
            MX93_PAD_SD3_CLK__USDHC3_CLK        0x15fe
            MX93_PAD_SD3_CMD__USDHC3_CMD        0x400013fe
            MX93_PAD_SD3_DATA0__USDHC3_DATA0    0x400013fe
            MX93_PAD_SD3_DATA1__USDHC3_DATA1    0x400013fe
            MX93_PAD_SD3_DATA2__USDHC3_DATA2    0x400013fe
            MX93_PAD_SD3_DATA3__USDHC3_DATA3    0x400013fe
        >;
    };

    pinctrl_sai1: sai1grp {
        fsl,pins = <
            MX93_PAD_SAI1_TXC__SAI1_TX_BCLK             0x31e
            MX93_PAD_SAI1_TXFS__SAI1_TX_SYNC            0x31e
            MX93_PAD_SAI1_TXD0__SAI1_TX_DATA00          0x31e
            MX93_PAD_SAI1_RXD0__SAI1_RX_DATA00          0x31e
        >;
    };

    pinctrl_sai3: sai3grp {
        fsl,pins = <
            MX93_PAD_GPIO_IO26__SAI3_TX_SYNC            0x31e
            MX93_PAD_GPIO_IO16__SAI3_TX_BCLK            0x31e
            MX93_PAD_GPIO_IO17__SAI3_MCLK               0x31e
            MX93_PAD_GPIO_IO19__SAI3_TX_DATA00          0x31e
            MX93_PAD_GPIO_IO20__SAI3_RX_DATA00          0x31e
        >;
    };

    pinctrl_pdm: pdmgrp {
        fsl,pins = <
            MX93_PAD_PDM_CLK__PDM_CLK            0x31e
            MX93_PAD_PDM_BIT_STREAM0__PDM_BIT_STREAM00    0x31e
            MX93_PAD_PDM_BIT_STREAM1__PDM_BIT_STREAM01    0x31e
        >;
    };

    pinctrl_spdif: spdifgrp {
        fsl,pins = <
            MX93_PAD_GPIO_IO22__SPDIF_IN        0x31e
            MX93_PAD_GPIO_IO23__SPDIF_OUT        0x31e
        >;
    };

    pinctrl_rt5640_hp_det: rt5640-hpdetgrp {
        fsl,pins = <
            MX93_PAD_GPIO_IO07__GPIO2_IO07              0x31e
        >;
    };

    pinctrl_wifi_reg_on: wifi-regongrp {
        fsl,pins = <
            MX93_PAD_CCM_CLKO2__GPIO3_IO27          0x31e
        >;
    };
    
    pinctrl_usdhc3_wlan: usdhc3wlangrp {
        fsl,pins = <
            MX93_PAD_CCM_CLKO1__GPIO3_IO26            0x31e
        >;
    };

    pinctrl_bt_gpios: bt-gpiosgrp {
        fsl,pins = <
            MX93_PAD_CCM_CLKO4__GPIO4_IO29          0x31e
        >;
    };
    
    pinctrl_rts_gpio: rts-gpiogrp {
        fsl,pins = <
            MX93_PAD_DAP_TMS_SWDIO__GPIO3_IO29      0x31e
        >;
    };
    
    pinctrl_uart5_rts: uart5_rtsgrp {
        fsl,pins = <
            MX93_PAD_DAP_TMS_SWDIO__LPUART5_RTS_B    0x31e
        >;
    };

    pinctrl_flexcan1: flexcan1grp {
        fsl,pins = <
            MX93_PAD_PDM_BIT_STREAM0__CAN1_RX       0x31e
            MX93_PAD_PDM_CLK__CAN1_TX               0x31e
        >;
    };

    pinctrl_flexcan2: flexcan2grp {
        fsl,pins = <
            MX93_PAD_GPIO_IO25__CAN2_TX    0x139e
            MX93_PAD_GPIO_IO27__CAN2_RX    0x139e
        >;
    };

    pinctrl_eth_fec: eth-fecgrp {
        fsl,pins = <
            MX93_PAD_ENET2_MDC__ENET1_MDC            0x57e
            MX93_PAD_ENET2_MDIO__ENET1_MDIO            0x57e
            MX93_PAD_ENET2_RD0__ENET1_RGMII_RD0        0x57e
            MX93_PAD_ENET2_RD1__ENET1_RGMII_RD1        0x57e
            MX93_PAD_ENET2_RD2__ENET1_RGMII_RD2        0x57e
            MX93_PAD_ENET2_RD3__ENET1_RGMII_RD3        0x57e
            MX93_PAD_ENET2_RXC__ENET1_RGMII_RXC        0x5fe
            MX93_PAD_ENET2_RX_CTL__ENET1_RGMII_RX_CTL    0x57e
            MX93_PAD_ENET2_TD0__ENET1_RGMII_TD0        0x57e
            MX93_PAD_ENET2_TD1__ENET1_RGMII_TD1        0x57e
            MX93_PAD_ENET2_TD2__ENET1_RGMII_TD2        0x57e
            MX93_PAD_ENET2_TD3__ENET1_RGMII_TD3        0x57e
            MX93_PAD_ENET2_TXC__ENET1_RGMII_TXC        0x5fe
            MX93_PAD_ENET2_TX_CTL__ENET1_RGMII_TX_CTL    0x57e
        >;
    };

    pinctrl_eth_qos: eth-qosgrp {
        fsl,pins = <
            MX93_PAD_ENET1_MDC__ENET_QOS_MDC            0x57e
            MX93_PAD_ENET1_MDIO__ENET_QOS_MDIO            0x57e
            MX93_PAD_ENET1_RD0__ENET_QOS_RGMII_RD0            0x57e
            MX93_PAD_ENET1_RD1__ENET_QOS_RGMII_RD1            0x57e
            MX93_PAD_ENET1_RD2__ENET_QOS_RGMII_RD2            0x57e
            MX93_PAD_ENET1_RD3__ENET_QOS_RGMII_RD3            0x57e
            MX93_PAD_ENET1_RXC__CCM_ENET_QOS_CLOCK_GENERATE_RX_CLK    0x5fe
            MX93_PAD_ENET1_RX_CTL__ENET_QOS_RGMII_RX_CTL        0x57e
            MX93_PAD_ENET1_TD0__ENET_QOS_RGMII_TD0            0x57e
            MX93_PAD_ENET1_TD1__ENET_QOS_RGMII_TD1            0x57e
            MX93_PAD_ENET1_TD2__ENET_QOS_RGMII_TD2            0x57e
            MX93_PAD_ENET1_TD3__ENET_QOS_RGMII_TD3            0x57e
            MX93_PAD_ENET1_TXC__CCM_ENET_QOS_CLOCK_GENERATE_TX_CLK    0x5fe
            MX93_PAD_ENET1_TX_CTL__ENET_QOS_RGMII_TX_CTL        0x57e
        >;
    };

};