{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1577290796355 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1577290796355 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 25 19:49:56 2019 " "Processing started: Wed Dec 25 19:49:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1577290796355 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1577290796355 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CA5_Quartus -c CA5_Quartus " "Command: quartus_map --read_settings_files=on --write_settings_files=off CA5_Quartus -c CA5_Quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1577290796355 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1577290796853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.v" "" { Text "C:/Users/rasou/Desktop/University/University Courses/Digital Logic Design/Computer Assignments/CA5/DataPath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577290796943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577290796943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smbs.v 1 1 " "Found 1 design units, including 1 entities, in source file smbs.v" { { "Info" "ISGN_ENTITY_NAME" "1 smbs " "Found entity 1: smbs" {  } { { "SMBS.v" "" { Text "C:/Users/rasou/Desktop/University/University Courses/Digital Logic Design/Computer Assignments/CA5/SMBS.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577290796948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577290796948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregister.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 SReg6 " "Found entity 1: SReg6" {  } { { "ShiftRegister.v" "" { Text "C:/Users/rasou/Desktop/University/University Courses/Digital Logic Design/Computer Assignments/CA5/ShiftRegister.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577290796953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577290796953 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Controller.v(4) " "Verilog HDL information at Controller.v(4): always construct contains both blocking and non-blocking assignments" {  } { { "Controller.v" "" { Text "C:/Users/rasou/Desktop/University/University Courses/Digital Logic Design/Computer Assignments/CA5/Controller.v" 4 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1577290796961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.v" "" { Text "C:/Users/rasou/Desktop/University/University Courses/Digital Logic Design/Computer Assignments/CA5/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577290796961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577290796961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ca5_quartus.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ca5_quartus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CA5_Quartus " "Found entity 1: CA5_Quartus" {  } { { "CA5_Quartus.bdf" "" { Schematic "C:/Users/rasou/Desktop/University/University Courses/Digital Logic Design/Computer Assignments/CA5/CA5_Quartus.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577290796966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577290796966 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CA5_Quartus " "Elaborating entity \"CA5_Quartus\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1577290797014 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "Output_SMBS \"smbs_output\[15..0\]\" (ID DataPath:inst3) " "Width mismatch in Output_SMBS -- source is \"\"smbs_output\[15..0\]\" (ID DataPath:inst3)\"" {  } { { "CA5_Quartus.bdf" "" { Schematic "C:/Users/rasou/Desktop/University/University Courses/Digital Logic Design/Computer Assignments/CA5/CA5_Quartus.bdf" { { 376 1016 1136 376 "" "" } { 328 776 1016 504 "inst3" "" } { 368 1136 1312 384 "Output_SMBS" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577290797014 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1577290797016 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/rasou/Desktop/University/University Courses/Digital Logic Design/Computer Assignments/CA5/output_files/CA5_Quartus.map.smsg " "Generated suppressed messages file C:/Users/rasou/Desktop/University/University Courses/Digital Logic Design/Computer Assignments/CA5/output_files/CA5_Quartus.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1577290797060 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4628 " "Peak virtual memory: 4628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1577290797120 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 25 19:49:57 2019 " "Processing ended: Wed Dec 25 19:49:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1577290797120 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1577290797120 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1577290797120 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1577290797120 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1577290797803 ""}
