# Step 2 - RTL Design - Thi·∫øt K·∫ø RTL

## üìã T·ªïng Quan

T√†i li·ªáu n√†y m√¥ t·∫£ ki·∫øn tr√∫c RTL c·ªßa AES Accelerator, bao g·ªìm c√°c module ch√≠nh v√† lu·ªìng th·ª±c thi CPU c·∫ßn thi·∫øt ƒë·ªÉ giao ti·∫øp v·ªõi AES core.

---

## üèóÔ∏è Ki·∫øn Tr√∫c T·ªïng Th·ªÉ

### **Module Hierarchy**
```
aes.v (Top-Level)
‚îú‚îÄ‚îÄ aes_core.v (Control Logic)
‚îú‚îÄ‚îÄ aes_key_mem.v (Key Management)
‚îú‚îÄ‚îÄ aes_encipher_block.v (Encryption)
‚îú‚îÄ‚îÄ aes_decipher_block.v (Decryption)
‚îú‚îÄ‚îÄ aes_sbox.v (S-box Lookup)
‚îî‚îÄ‚îÄ aes_inv_sbox.v (Inverse S-box)
```

### **Data Flow**
```mermaid
graph TD
    A[CPU] --> B[Wishbone Bus]
    B --> C[aes.v]
    C --> D[aes_core.v]
    D --> E[aes_key_mem.v]
    D --> F[aes_encipher_block.v]
    D --> G[aes_decipher_block.v]
    E --> H[Round Keys]
    F --> I[Encrypted Data]
    G --> J[Decrypted Data]
    I --> K[Result]
    J --> K
    K --> L[CPU]
```

---

## üîß C√°c Module Ch√≠nh

### **1. aes.v - Module Ch√≠nh**
- **Ch·ª©c nƒÉng**: Top-level module, Wishbone bus interface
- **Ports**: Clock, reset, Wishbone bus signals
- **Memory Map**: Control registers, key registers, data registers
- **Interface**: CPU communication th√¥ng qua Wishbone bus

### **2. aes_core.v - ƒêi·ªÅu Khi·ªÉn Trung T√¢m**
- **Ch·ª©c nƒÉng**: State machine, round control, module coordination
- **States**: IDLE, INIT, NEXT, ERROR
- **Control**: Key expansion, encryption/decryption flow
- **Timing**: Round counter, max rounds (10 cho AES-128, 14 cho AES-256)

### **3. aes_key_mem.v - Qu·∫£n L√Ω Kh√≥a**
- **Ch·ª©c nƒÉng**: Key storage, key expansion, round key generation
- **Algorithm**: AES key expansion theo NIST FIPS 197
- **Support**: AES-128 (11 round keys), AES-256 (15 round keys)
- **Features**: S-box integration, Rcon constants

### **4. aes_encipher_block.v - M√£ H√≥a**
- **Transformations**: SubBytes, ShiftRows, MixColumns, AddRoundKey
- **Galois Field**: gm2, gm3 functions cho MixColumns
- **State Array**: 4x4 byte array management
- **Timing**: 1 round per clock cycle

### **5. aes_decipher_block.v - Gi·∫£i M√£**
- **Inverse Transformations**: InvSubBytes, InvShiftRows, InvMixColumns, AddRoundKey
- **Inverse Galois Field**: gm9, gm11, gm13, gm14 functions
- **Round Order**: Reverse order so v·ªõi encryption
- **Verification**: Round-trip testing (encrypt -> decrypt -> original)

---

## üîÑ Lu·ªìng Th·ª±c Thi CPU

### **B∆∞·ªõc 1: Kh·ªüi T·∫°o Kh√≥a**
```verilog
// 1. Ghi kh√≥a v√†o key registers
CPU_Write(0x10, key[31:0]);    // Key word 0
CPU_Write(0x11, key[63:32]);   // Key word 1
CPU_Write(0x12, key[95:64]);   // Key word 2
CPU_Write(0x13, key[127:96]);  // Key word 3
// Cho AES-256: th√™m 4 words n·ªØa

// 2. C·∫•u h√¨nh key length
CPU_Write(0x0A, 0x00);         // 0=AES-128, 1=AES-256

// 3. K√≠ch ho·∫°t key expansion
CPU_Write(0x08, 0x01);         // Set INIT bit
```

### **B∆∞·ªõc 2: C·∫•u H√¨nh Mode**
```verilog
// Ch·ªçn encryption ho·∫∑c decryption
CPU_Write(0x0A, 0x00);         // 0=Encrypt, 1=Decrypt
```

### **B∆∞·ªõc 3: Ghi D·ªØ Li·ªáu Input**
```verilog
// Ghi plaintext/ciphertext v√†o data registers
CPU_Write(0x20, data[31:0]);   // Data word 0
CPU_Write(0x21, data[63:32]);  // Data word 1
CPU_Write(0x22, data[95:64]);  // Data word 2
CPU_Write(0x23, data[127:96]); // Data word 3
```

### **B∆∞·ªõc 4: B·∫Øt ƒê·∫ßu X·ª≠ L√Ω**
```verilog
// K√≠ch ho·∫°t x·ª≠ l√Ω
CPU_Write(0x08, 0x02);         // Set NEXT bit
```

### **B∆∞·ªõc 5: Ch·ªù Ho√†n Th√†nh**
```verilog
// Poll status register
do {
    status = CPU_Read(0x09);
} while (!(status & 0x02));     // Wait for VALID bit
```

### **B∆∞·ªõc 6: ƒê·ªçc K·∫øt Qu·∫£**
```verilog
// ƒê·ªçc k·∫øt qu·∫£ t·ª´ result registers
result[31:0] = CPU_Read(0x30);   // Result word 0
result[63:32] = CPU_Read(0x31);  // Result word 1
result[95:64] = CPU_Read(0x32);  // Result word 2
result[127:96] = CPU_Read(0x33); // Result word 3
```

---

## üìä Memory Map

### **Core Information (Read Only)**
| ƒê·ªãa Ch·ªâ | T√™n | M√¥ T·∫£ |
|----------|------|--------|
| `0x00` | `CORE_NAME0` | T√™n core (32 bit th·∫•p) |
| `0x01` | `CORE_NAME1` | T√™n core (32 bit cao) |
| `0x02` | `CORE_VERSION` | Phi√™n b·∫£n |

### **Control Register (0x08) - Write/Read**
| Bit | T√™n | M√¥ T·∫£ |
|-----|------|--------|
| 0 | `INIT` | 1 = Kh·ªüi t·∫°o kh√≥a |
| 1 | `NEXT` | 1 = B·∫Øt ƒë·∫ßu x·ª≠ l√Ω |

### **Status Register (0x09) - Read Only**
| Bit | T√™n | M√¥ T·∫£ |
|-----|------|--------|
| 0 | `READY` | 1 = Core s·∫µn s√†ng |
| 1 | `VALID` | 1 = K·∫øt qu·∫£ h·ª£p l·ªá |

### **Configuration Register (0x0A) - Write Only**
| Bit | T√™n | M√¥ T·∫£ |
|-----|------|--------|
| 0 | `ENCDEC` | 0 = M√£ h√≥a, 1 = Gi·∫£i m√£ |
| 1 | `KEYLEN` | 0 = 128-bit, 1 = 256-bit |

### **Key Registers (0x10-0x17) - Write Only**
| ƒê·ªãa Ch·ªâ | T√™n | M√¥ T·∫£ |
|----------|------|--------|
| `0x10-0x13` | `KEY[0:3]` | Kh√≥a 128-bit (4 words) |
| `0x14-0x17` | `KEY[4:7]` | Kh√≥a 256-bit (4 words th√™m) |

### **Data Registers (0x20-0x23) - Write Only**
| ƒê·ªãa Ch·ªâ | T√™n | M√¥ T·∫£ |
|----------|------|--------|
| `0x20-0x23` | `BLOCK[0:3]` | D·ªØ li·ªáu input (4 words) |

### **Result Registers (0x30-0x33) - Read Only**
| ƒê·ªãa Ch·ªâ | T√™n | M√¥ T·∫£ |
|----------|------|--------|
| `0x30-0x33` | `RESULT[0:3]` | K·∫øt qu·∫£ output (4 words) |

---

## ‚è±Ô∏è Timing v√† Performance

### **Clock Cycles**
- **Key Expansion**: 1-2 clock cycles
- **Single Round**: 1 clock cycle
- **AES-128**: ~10 clock cycles
- **AES-256**: ~14 clock cycles

### **Latency**
- **Setup Time**: 1 clock cycle
- **Processing Time**: 10-14 clock cycles
- **Total Latency**: 11-15 clock cycles

### **Throughput**
- **AES-128**: 1 block per ~10 clock cycles
- **AES-256**: 1 block per ~14 clock cycles

---

## üîß Wishbone Bus Interface

### **Signals**
```verilog
// Clock v√† Reset
wb_clk_i      // Wishbone clock
wb_rst_i      // Wishbone reset (active low)

// Bus Interface
wbs_stb_i     // Strobe signal
wbs_cyc_i     // Cycle signal
wbs_we_i      // Write enable
wbs_sel_i     // Byte select
wbs_adr_i     // Address bus
wbs_dat_i     // Write data
wbs_dat_o     // Read data
wbs_ack_o     // Acknowledge
```

### **Protocol**
```verilog
// Write Transaction
if (wbs_cyc_i && wbs_stb_i && wbs_we_i) begin
    // Process write
    case (wbs_adr_i)
        8'h08: control_reg <= wbs_dat_i;
        8'h0A: config_reg <= wbs_dat_i;
        8'h10: key_reg[0] <= wbs_dat_i;
        // ... more cases
    endcase
    wbs_ack_o <= 1'b1;
end

// Read Transaction
if (wbs_cyc_i && wbs_stb_i && !wbs_we_i) begin
    // Process read
    case (wbs_adr_i)
        8'h00: wbs_dat_o <= CORE_NAME0;
        8'h09: wbs_dat_o <= status_reg;
        8'h30: wbs_dat_o <= result_reg[0];
        // ... more cases
    endcase
    wbs_ack_o <= 1'b1;
end
```

---

## üéØ K·∫øt Lu·∫≠n

### **∆Øu ƒëi·ªÉm thi·∫øt k·∫ø:**
- ‚úÖ **Modular Architecture**: Ki·∫øn tr√∫c module r√µ r√†ng, d·ªÖ maintain
- ‚úÖ **Standard Compliance**: Tu√¢n th·ªß chu·∫©n NIST FIPS 197
- ‚úÖ **Efficient Interface**: Wishbone bus interface chu·∫©n
- ‚úÖ **Flexible Configuration**: H·ªó tr·ª£ c·∫£ AES-128 v√† AES-256

### **·ª®ng d·ª•ng:**
- **Embedded Systems**: T√≠ch h·ª£p v√†o SoC/FPGA
- **Security Applications**: B·∫£o m·∫≠t d·ªØ li·ªáu real-time
- **IoT Devices**: Thi·∫øt b·ªã IoT c·∫ßn m√£ h√≥a
- **Caravel Platform**: T√≠ch h·ª£p v√†o Caravel SoC

### **L∆∞u √Ω implementation:**
- T·∫•t c·∫£ logic ƒë·ªÅu synchronous v·ªõi clock
- Reset logic asynchronous ƒë·ªÉ ƒë·∫£m b·∫£o stability
- Memory map ƒë∆∞·ª£c thi·∫øt k·∫ø theo chu·∫©n industry
- Debug capabilities cho development v√† testing

---

*üìù T√†i li·ªáu ƒë∆∞·ª£c c·∫≠p nh·∫≠t l·∫ßn cu·ªëi: Th√°ng 12/2024*
*üîß D·ª± √°n: AES Accelerator tr√™n Caravel Platform*
