#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue May 19 14:29:31 2020
# Process ID: 12644
# Log file: K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/vivado.log
# Journal file: K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.xpr}
INFO: [Project 1-313] Project file moved from 'E:/trashCan/Projects/Verilog-CNN/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'J:/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 721.867 ; gain = 153.047
set_property top add_flp3_tb [current_fileset]
set_property top add_flp3_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
reset_run synth_1
launch_runs synth_1
[Tue May 19 14:30:54 2020] Launched synth_1...
Run output will be captured here: K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.runs/synth_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_flp3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj add_flp3_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: J:/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot add_flp3_tb_behav xil_defaultlib.add_flp3_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.add_flp3_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot add_flp3_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source K:/Year -notrace
invalid command name "Common"
    while executing
"Common 17-165"
    invoked from within
"ERROR: [Common 17-165] Too many positional options when parsing '2/ANN_Assignment_2/Verilog-CNN-master/project_1/project_1.hw/webtalk/labtool_webtalk...."
    (file "K:/Year" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue May 19 14:31:12 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 766.613 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_flp3_tb_behav -key {Behavioral:sim_1:Functional:add_flp3_tb} -tclbatch {add_flp3_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source add_flp3_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000ns
sign=x, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
sign=0, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
sign=0, exp_biased=10000001, sum=11101000000000000000000
sign=0, exp_biased=10000010, sum=10100000000000000000000
sign=1, exp_biased=10000010, sum=01000000000000000000000
sign=0, exp_biased=10000001, sum=00000000000000000000000
sign=1, exp_biased=10000001, sum=00000000000000000000000
sign=0, exp_biased=10000000, sum=00000000000000000000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_flp3_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 766.613 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open {K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v} w ]
add_files {{K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v}}
set_property top fp_add [current_fileset]
set_property top_lib xil_defaultlib [current_fileset]
set_property top_file {K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v} [current_fileset]
set_property top fp_add_2 [current_fileset]
reset_run synth_1
launch_runs synth_1
[Tue May 19 14:46:31 2020] Launched synth_1...
Run output will be captured here: K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Tue May 19 14:48:03 2020] Launched synth_1...
Run output will be captured here: K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Tue May 19 14:50:24 2020] Launched synth_1...
Run output will be captured here: K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Tue May 19 14:52:13 2020] Launched synth_1...
Run output will be captured here: K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Tue May 19 15:35:31 2020] Launched synth_1...
Run output will be captured here: K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Tue May 19 15:44:13 2020] Launched synth_1...
Run output will be captured here: K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Tue May 19 15:46:25 2020] Launched synth_1...
Run output will be captured here: K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Tue May 19 15:47:44 2020] Launched synth_1...
Run output will be captured here: K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Tue May 19 15:48:31 2020] Launched synth_1...
Run output will be captured here: K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Tue May 19 15:51:38 2020] Launched synth_1...
Run output will be captured here: K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Tue May 19 15:53:05 2020] Launched synth_1...
Run output will be captured here: K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Tue May 19 16:07:00 2020] Launched synth_1...
Run output will be captured here: K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Tue May 19 16:24:47 2020] Launched synth_1...
Run output will be captured here: K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.runs/synth_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_flp3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj add_flp3_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: J:/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot add_flp3_tb_behav xil_defaultlib.add_flp3_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_add_2
Compiling module xil_defaultlib.add_flp3_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot add_flp3_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source K:/Year -notrace
invalid command name "Common"
    while executing
"Common 17-165"
    invoked from within
"ERROR: [Common 17-165] Too many positional options when parsing '2/ANN_Assignment_2/Verilog-CNN-master/project_1/project_1.hw/webtalk/labtool_webtalk...."
    (file "K:/Year" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue May 19 16:25:44 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_flp3_tb_behav -key {Behavioral:sim_1:Functional:add_flp3_tb} -tclbatch {add_flp3_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source add_flp3_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000ns
sign=x, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
sign=0, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
sign=1, exp_biased=10000001, sum=00011000000000000000000
sign=0, exp_biased=10000010, sum=10100000000000000000000
sign=1, exp_biased=10000010, sum=01000000000000000000000
sign=0, exp_biased=10000001, sum=00000000000000000000000
sign=1, exp_biased=10000101, sum=11111000000000000000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_flp3_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 814.199 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_flp3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj add_flp3_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: J:/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot add_flp3_tb_behav xil_defaultlib.add_flp3_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.add_flp3_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot add_flp3_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source K:/Year -notrace
invalid command name "Common"
    while executing
"Common 17-165"
    invoked from within
"ERROR: [Common 17-165] Too many positional options when parsing '2/ANN_Assignment_2/Verilog-CNN-master/project_1/project_1.hw/webtalk/labtool_webtalk...."
    (file "K:/Year" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue May 19 16:27:59 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_flp3_tb_behav -key {Behavioral:sim_1:Functional:add_flp3_tb} -tclbatch {add_flp3_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source add_flp3_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000ns
sign=x, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
sign=0, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
sign=0, exp_biased=10000001, sum=11101000000000000000000
sign=0, exp_biased=10000010, sum=10100000000000000000000
sign=1, exp_biased=10000010, sum=01000000000000000000000
sign=0, exp_biased=10000001, sum=00000000000000000000000
sign=1, exp_biased=10000001, sum=00000000000000000000000
sign=0, exp_biased=10000000, sum=00000000000000000000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_flp3_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 814.199 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_flp3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj add_flp3_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: J:/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot add_flp3_tb_behav xil_defaultlib.add_flp3_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_add_2
Compiling module xil_defaultlib.add_flp3_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot add_flp3_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source K:/Year -notrace
invalid command name "Common"
    while executing
"Common 17-165"
    invoked from within
"ERROR: [Common 17-165] Too many positional options when parsing '2/ANN_Assignment_2/Verilog-CNN-master/project_1/project_1.hw/webtalk/labtool_webtalk...."
    (file "K:/Year" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue May 19 16:28:49 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_flp3_tb_behav -key {Behavioral:sim_1:Functional:add_flp3_tb} -tclbatch {add_flp3_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source add_flp3_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000ns
sign=x, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
sign=0, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
sign=1, exp_biased=10000001, sum=00011000000000000000000
sign=0, exp_biased=10000010, sum=10100000000000000000000
sign=1, exp_biased=10000010, sum=01000000000000000000000
sign=0, exp_biased=10000001, sum=00000000000000000000000
sign=1, exp_biased=10000101, sum=11111000000000000000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_flp3_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 814.199 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_flp3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj add_flp3_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: J:/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot add_flp3_tb_behav xil_defaultlib.add_flp3_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_add_2
Compiling module xil_defaultlib.add_flp3_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot add_flp3_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source K:/Year -notrace
invalid command name "Common"
    while executing
"Common 17-165"
    invoked from within
"ERROR: [Common 17-165] Too many positional options when parsing '2/ANN_Assignment_2/Verilog-CNN-master/project_1/project_1.hw/webtalk/labtool_webtalk...."
    (file "K:/Year" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue May 19 16:29:55 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_flp3_tb_behav -key {Behavioral:sim_1:Functional:add_flp3_tb} -tclbatch {add_flp3_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source add_flp3_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000ns
sign=x, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
sign=0, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
sign=1, exp_biased=10000001, sum=00011000000000000000000
sign=0, exp_biased=10000010, sum=10100000000000000000000
sign=1, exp_biased=10000010, sum=01000000000000000000000
sign=0, exp_biased=10000001, sum=00000000000000000000000
sign=1, exp_biased=10000101, sum=11111000000000000000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_flp3_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 814.199 ; gain = 0.000
add_bp {K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v} 24
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
sign=x, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
Stopped at time : 1 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 24
add_bp {K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v} 17
run all
sign=0, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
Stopped at time : 2 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v" Line 17
run all
Stopped at time : 3 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 24
step
Stopped at time : 3 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 25
step
Stopped at time : 3 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 26
step
Stopped at time : 3 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 27
step
Stopped at time : 3 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 28
step
Stopped at time : 3 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 29
step
Stopped at time : 3 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 31
step
Stopped at time : 3 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 47
step
Stopped at time : 3 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 49
step
Stopped at time : 3 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 50
step
Stopped at time : 3 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 51
step
Stopped at time : 3 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 55
step
Stopped at time : 3 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 65
step
Stopped at time : 3 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 67
step
Stopped at time : 3 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 69
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1
[Tue May 19 16:31:28 2020] Launched synth_1...
Run output will be captured here: K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.runs/synth_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_flp3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj add_flp3_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: J:/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot add_flp3_tb_behav xil_defaultlib.add_flp3_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_add_2
Compiling module xil_defaultlib.add_flp3_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot add_flp3_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source K:/Year -notrace
invalid command name "Common"
    while executing
"Common 17-165"
    invoked from within
"ERROR: [Common 17-165] Too many positional options when parsing '2/ANN_Assignment_2/Verilog-CNN-master/project_1/project_1.hw/webtalk/labtool_webtalk...."
    (file "K:/Year" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue May 19 16:32:23 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_flp3_tb_behav -key {Behavioral:sim_1:Functional:add_flp3_tb} -tclbatch {add_flp3_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source add_flp3_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000ns
sign=x, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
sign=0, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
sign=0, exp_biased=10000001, sum=11101000000000000000000
sign=0, exp_biased=10000010, sum=10100000000000000000000
sign=1, exp_biased=10000010, sum=01000000000000000000000
sign=0, exp_biased=10000001, sum=00000000000000000000000
sign=1, exp_biased=10000101, sum=11111000000000000000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_flp3_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 814.199 ; gain = 0.000
run 10 ns
run 10 ns
run 10 ns
add_bp {K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v} 33
add_bp {K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v} 32
remove_bps -file {K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v} -line 32
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
sign=x, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
sign=0, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
sign=0, exp_biased=10000001, sum=11101000000000000000000
sign=0, exp_biased=10000010, sum=10100000000000000000000
sign=1, exp_biased=10000010, sum=01000000000000000000000
sign=0, exp_biased=10000001, sum=00000000000000000000000
Stopped at time : 12 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v" Line 33
add_bp {K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v} 24
run all
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 24
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 25
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 26
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 27
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 28
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 29
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 31
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 47
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 49
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 50
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 51
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 55
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 58
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 58
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 59
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 58
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 58
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 59
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 58
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 58
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 59
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 58
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 58
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 59
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 58
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 58
add_bp {K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v} 61
run all
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 61
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 65
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 67
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 69
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 71
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 73
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 73
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 74
add_bp {K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v} 76
run all
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 76
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 80
restart
INFO: [Simtcl 6-17] Simulation restarted
remove_bps -file {K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v} -line 33
add_bp {K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v} 30
run all
sign=x, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
Stopped at time : 1 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 24
remove_bps -file {K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v} -line 24
run all
sign=0, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
sign=0, exp_biased=10000001, sum=11101000000000000000000
sign=0, exp_biased=10000010, sum=10100000000000000000000
sign=1, exp_biased=10000010, sum=01000000000000000000000
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 61
remove_bps -file {K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v} -line 61
remove_bps -file {K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v} -line 76
run all
sign=0, exp_biased=10000001, sum=00000000000000000000000
Stopped at time : 10 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v" Line 30
add_bp {K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v} 24
run all
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 24
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 25
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 26
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 27
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 28
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 29
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 31
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 47
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 49
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 50
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 51
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 55
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 58
add_bp {K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v} 61
run all
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 61
remove_bps -file {K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v} -line 61
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 65
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 67
restart
INFO: [Simtcl 6-17] Simulation restarted
remove_bps -file {K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v} -line 24
run all
sign=x, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
sign=0, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
sign=0, exp_biased=10000001, sum=11101000000000000000000
sign=0, exp_biased=10000010, sum=10100000000000000000000
sign=1, exp_biased=10000010, sum=01000000000000000000000
sign=0, exp_biased=10000001, sum=00000000000000000000000
Stopped at time : 10 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v" Line 30
add_bp {K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v} 24
run all
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 24
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 25
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 26
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 27
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 28
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 29
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 31
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 47
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 49
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 50
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 51
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 55
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 58
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 58
add_bp {K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v} 61
run all
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 61
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 65
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_flp3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj add_flp3_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: J:/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot add_flp3_tb_behav xil_defaultlib.add_flp3_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_add_2
Compiling module xil_defaultlib.add_flp3_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot add_flp3_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source K:/Year -notrace
invalid command name "Common"
    while executing
"Common 17-165"
    invoked from within
"ERROR: [Common 17-165] Too many positional options when parsing '2/ANN_Assignment_2/Verilog-CNN-master/project_1/project_1.hw/webtalk/labtool_webtalk...."
    (file "K:/Year" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue May 19 17:00:47 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_flp3_tb_behav -key {Behavioral:sim_1:Functional:add_flp3_tb} -tclbatch {add_flp3_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source add_flp3_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000ns
sign=x, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
sign=0, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
sign=0, exp_biased=10000001, sum=11101000000000000000000
sign=0, exp_biased=10000010, sum=10100000000000000000000
sign=1, exp_biased=10000010, sum=01000000000000000000000
sign=0, exp_biased=10000001, sum=00000000000000000000000
sign=0, exp_biased=10000101, sum=00001000000000000000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_flp3_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 836.023 ; gain = 0.000
add_bp {K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v} 30
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
sign=x, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
sign=0, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
sign=0, exp_biased=10000001, sum=11101000000000000000000
sign=0, exp_biased=10000010, sum=10100000000000000000000
sign=1, exp_biased=10000010, sum=01000000000000000000000
sign=0, exp_biased=10000001, sum=00000000000000000000000
Stopped at time : 10 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v" Line 30
add_bp {K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v} 71
run all
sign=0, exp_biased=10000101, sum=00001000000000000000000
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 836.023 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
restart
INFO: [Simtcl 6-17] Simulation restarted
remove_bps -file {K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v} -line 71
run all
sign=x, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
sign=0, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
sign=0, exp_biased=10000001, sum=11101000000000000000000
sign=0, exp_biased=10000010, sum=10100000000000000000000
sign=1, exp_biased=10000010, sum=01000000000000000000000
sign=0, exp_biased=10000001, sum=00000000000000000000000
Stopped at time : 10 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v" Line 30
add_bp {K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v} 24
run all
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 24
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 25
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 26
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 27
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 28
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 29
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 31
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_flp3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj add_flp3_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: J:/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot add_flp3_tb_behav xil_defaultlib.add_flp3_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_add_2
Compiling module xil_defaultlib.add_flp3_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot add_flp3_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source K:/Year -notrace
invalid command name "Common"
    while executing
"Common 17-165"
    invoked from within
"ERROR: [Common 17-165] Too many positional options when parsing '2/ANN_Assignment_2/Verilog-CNN-master/project_1/project_1.hw/webtalk/labtool_webtalk...."
    (file "K:/Year" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue May 19 17:04:06 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_flp3_tb_behav -key {Behavioral:sim_1:Functional:add_flp3_tb} -tclbatch {add_flp3_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source add_flp3_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000ns
sign=x, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
sign=0, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
sign=0, exp_biased=10000001, sum=11101000000000000000000
sign=0, exp_biased=10000010, sum=10100000000000000000000
sign=1, exp_biased=10000010, sum=01000000000000000000000
sign=0, exp_biased=10000001, sum=00000000000000000000000
sign=1, exp_biased=10000101, sum=11111000000000000000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_flp3_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 836.340 ; gain = 0.000
add_bp {K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v} 27
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
sign=x, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
sign=0, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
sign=0, exp_biased=10000001, sum=11101000000000000000000
sign=0, exp_biased=10000010, sum=10100000000000000000000
sign=1, exp_biased=10000010, sum=01000000000000000000000
Stopped at time : 8 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v" Line 27
add_bp {K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v} 24
run all
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 24
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 25
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 26
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 27
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 28
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 29
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 31
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 47
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 49
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 50
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 51
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 55
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 58
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 58
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 59
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 58
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 58
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 59
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 58
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 58
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 59
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 58
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 58
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 59
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 58
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 58
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 59
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 58
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 58
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 59
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 58
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 58
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 59
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 58
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 58
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 59
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 58
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 58
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 59
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 58
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 58
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 59
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 58
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 58
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 59
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 58
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 58
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 59
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 58
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 58
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 59
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 58
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 58
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 59
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 58
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 58
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 59
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 58
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 58
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 59
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 58
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 58
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 59
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 58
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 58
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 59
add_bp {K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v} 61
run all
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 61
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_flp3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj add_flp3_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: J:/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot add_flp3_tb_behav xil_defaultlib.add_flp3_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_add_2
Compiling module xil_defaultlib.add_flp3_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot add_flp3_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source K:/Year -notrace
invalid command name "Common"
    while executing
"Common 17-165"
    invoked from within
"ERROR: [Common 17-165] Too many positional options when parsing '2/ANN_Assignment_2/Verilog-CNN-master/project_1/project_1.hw/webtalk/labtool_webtalk...."
    (file "K:/Year" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue May 19 17:07:45 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_flp3_tb_behav -key {Behavioral:sim_1:Functional:add_flp3_tb} -tclbatch {add_flp3_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source add_flp3_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000ns
sign=x, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
sign=0, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
sign=0, exp_biased=10000001, sum=11101000000000000000000
sign=0, exp_biased=10000010, sum=10100000000000000000000
sign=1, exp_biased=10000010, sum=01000000000000000000000
sign=0, exp_biased=10000001, sum=00000000000000000000000
sign=0, exp_biased=10000101, sum=00001000000000000000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_flp3_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 837.016 ; gain = 0.000
add_bp {K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v} 27
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
sign=x, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
sign=0, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
sign=0, exp_biased=10000001, sum=11101000000000000000000
sign=0, exp_biased=10000010, sum=10100000000000000000000
sign=1, exp_biased=10000010, sum=01000000000000000000000
Stopped at time : 8 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v" Line 27
add_bp {K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v} 24
run all
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 24
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 25
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 26
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 27
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 28
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 29
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 31
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 47
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 49
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 50
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 51
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 55
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 58
add_bp {K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v} 61
run all
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 61
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 65
step
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 67
run all
sign=0, exp_biased=10000001, sum=00000000000000000000000
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 24
remove_bps -file {K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v} -line 24
run all
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 61
remove_bps -file {K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v} -line 61
run all
sign=0, exp_biased=10000101, sum=00001000000000000000000
remove_bps -file {K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v} -line 27
add_bp {K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v} 30
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
sign=x, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
sign=0, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
sign=0, exp_biased=10000001, sum=11101000000000000000000
sign=0, exp_biased=10000010, sum=10100000000000000000000
sign=1, exp_biased=10000010, sum=01000000000000000000000
sign=0, exp_biased=10000001, sum=00000000000000000000000
Stopped at time : 10 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v" Line 30
add_bp {K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v} 24
run all
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 24
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 25
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 26
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 27
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 28
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 29
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 31
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 47
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 49
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 50
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 51
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 55
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 58
add_bp {K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v} 61
run all
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 61
remove_bps -file {K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v} -line 61
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 65
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 67
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 69
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 80
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 86
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1
[Tue May 19 17:58:37 2020] Launched synth_1...
Run output will be captured here: K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Tue May 19 18:00:08 2020] Launched synth_1...
Run output will be captured here: K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Tue May 19 18:01:14 2020] Launched synth_1...
Run output will be captured here: K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Tue May 19 18:01:56 2020] Launched synth_1...
Run output will be captured here: K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Tue May 19 18:10:19 2020] Launched synth_1...
Run output will be captured here: K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Tue May 19 18:10:59 2020] Launched synth_1...
Run output will be captured here: K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.runs/synth_1/runme.log
close_project
open_project {K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'J:/Vivado/2015.2/data/ip'.
reset_run synth_1
launch_runs synth_1
[Tue May 19 18:22:52 2020] Launched synth_1...
Run output will be captured here: K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Tue May 19 18:23:55 2020] Launched synth_1...
Run output will be captured here: K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Tue May 19 18:25:11 2020] Launched synth_1...
Run output will be captured here: K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1 -noclean_dir 
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_flp3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj add_flp3_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v:2]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v:7]
WARNING: [VRFC 10-756] identifier MANISSA_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: J:/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot add_flp3_tb_behav xil_defaultlib.add_flp3_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_add_2
Compiling module xil_defaultlib.add_flp3_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot add_flp3_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source K:/Year -notrace
invalid command name "Common"
    while executing
"Common 17-165"
    invoked from within
"ERROR: [Common 17-165] Too many positional options when parsing '2/Final/Verilog-CNN/project_1/project_1.hw/webtalk/labtool_webtalk.log', please type ..."
    (file "K:/Year" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue May 19 18:25:37 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_flp3_tb_behav -key {Behavioral:sim_1:Functional:add_flp3_tb} -tclbatch {add_flp3_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source add_flp3_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000ns
sign=x, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
sign=0, exp_biased=10000001, sum=11101000000000000000000
sign=0, exp_biased=10000001, sum=01000000000000000000000
sign=1, exp_biased=10000000, sum=00000000000000000000000
sign=0, exp_biased=10000001, sum=00000000000000000000000
sign=1, exp_biased=10000001, sum=00000000000000000000000
sign=0, exp_biased=00000000, sum=00000000000000000010111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_flp3_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1039.348 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_flp3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj add_flp3_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v:2]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v:7]
WARNING: [VRFC 10-756] identifier MANISSA_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: J:/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot add_flp3_tb_behav xil_defaultlib.add_flp3_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_add_2
Compiling module xil_defaultlib.add_flp3_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot add_flp3_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source K:/Year -notrace
invalid command name "Common"
    while executing
"Common 17-165"
    invoked from within
"ERROR: [Common 17-165] Too many positional options when parsing '2/Final/Verilog-CNN/project_1/project_1.hw/webtalk/labtool_webtalk.log', please type ..."
    (file "K:/Year" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue May 19 18:30:45 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_flp3_tb_behav -key {Behavioral:sim_1:Functional:add_flp3_tb} -tclbatch {add_flp3_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source add_flp3_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000ns
sign=x, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
sign=0, exp_biased=10000001, sum=11101000000000000000000
sign=0, exp_biased=10000001, sum=01000000000000000000000
sign=1, exp_biased=10000000, sum=00000000000000000000000
sign=0, exp_biased=10000001, sum=00000000000000000000000
sign=1, exp_biased=10000001, sum=00000000000000000000000
sign=0, exp_biased=00000000, sum=00000000000000000010111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_flp3_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1039.348 ; gain = 0.000
add_bp {K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v} 21
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
sign=x, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
sign=0, exp_biased=10000001, sum=11101000000000000000000
Stopped at time : 4 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v" Line 21
add_bp {K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v} 27
run all
Stopped at time : 5 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 27
step
Stopped at time : 5 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 28
step
Stopped at time : 5 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 29
step
Stopped at time : 5 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 30
step
Stopped at time : 5 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 31
step
Stopped at time : 5 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 32
step
Stopped at time : 5 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 34
step
Stopped at time : 5 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 49
step
Stopped at time : 5 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 58
step
Stopped at time : 5 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 68
step
Stopped at time : 5 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 71
step
Stopped at time : 5 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 72
step
Stopped at time : 5 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 77
step
Stopped at time : 5 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 78
step
Stopped at time : 5 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 79
step
Stopped at time : 5 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 83
step
Stopped at time : 5 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 91
step
Stopped at time : 5 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 91
step
Stopped at time : 5 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 91
step
Stopped at time : 5 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 91
step
Stopped at time : 5 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 93
step
Stopped at time : 5 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 94
step
Stopped at time : 5 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 97
step
Stopped at time : 5 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 98
remove_bps -file {K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v} -line 27
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
sign=x, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
sign=0, exp_biased=10000001, sum=11101000000000000000000
Stopped at time : 4 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v" Line 21
add_bp {K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v} 27
run all
Stopped at time : 5 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 27
step
Stopped at time : 5 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 28
step
Stopped at time : 5 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 29
step
Stopped at time : 5 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 30
step
Stopped at time : 5 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 31
step
Stopped at time : 5 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 32
step
Stopped at time : 5 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 34
step
Stopped at time : 5 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 49
step
Stopped at time : 5 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 58
step
Stopped at time : 5 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 68
step
Stopped at time : 5 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 71
step
Stopped at time : 5 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 72
step
Stopped at time : 5 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 77
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_flp3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj add_flp3_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v:2]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v:7]
WARNING: [VRFC 10-756] identifier MANISSA_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: J:/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot add_flp3_tb_behav xil_defaultlib.add_flp3_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_add_2
Compiling module xil_defaultlib.add_flp3_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot add_flp3_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source K:/Year -notrace
invalid command name "Common"
    while executing
"Common 17-165"
    invoked from within
"ERROR: [Common 17-165] Too many positional options when parsing '2/Final/Verilog-CNN/project_1/project_1.hw/webtalk/labtool_webtalk.log', please type ..."
    (file "K:/Year" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue May 19 18:40:08 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_flp3_tb_behav -key {Behavioral:sim_1:Functional:add_flp3_tb} -tclbatch {add_flp3_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source add_flp3_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000ns
sign=x, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
sign=0, exp_biased=10000001, sum=11101000000000000000000
sign=0, exp_biased=10000010, sum=10100000000000000000000
sign=1, exp_biased=10000010, sum=01000000000000000000000
sign=0, exp_biased=10000001, sum=00000000000000000000000
sign=1, exp_biased=10000001, sum=00000000000000000000000
sign=0, exp_biased=00000000, sum=00000000000000000010111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_flp3_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1039.348 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs synth_1
[Tue May 19 18:41:24 2020] Launched synth_1...
Run output will be captured here: K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.runs/synth_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_flp3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj add_flp3_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v:2]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v:7]
WARNING: [VRFC 10-756] identifier MANISSA_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: J:/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot add_flp3_tb_behav xil_defaultlib.add_flp3_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_add_2
Compiling module xil_defaultlib.add_flp3_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot add_flp3_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source K:/Year -notrace
invalid command name "Common"
    while executing
"Common 17-165"
    invoked from within
"ERROR: [Common 17-165] Too many positional options when parsing '2/Final/Verilog-CNN/project_1/project_1.hw/webtalk/labtool_webtalk.log', please type ..."
    (file "K:/Year" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue May 19 20:07:09 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1039.348 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_flp3_tb_behav -key {Behavioral:sim_1:Functional:add_flp3_tb} -tclbatch {add_flp3_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source add_flp3_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000ns
sign=x, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
sign=0, exp_biased=10000001, sum=11101000000000000000000
sign=0, exp_biased=10000010, sum=10100000000000000000000
sign=1, exp_biased=10000010, sum=01000000000000000000000
sign=0, exp_biased=10000001, sum=00000000000000000000000
sign=1, exp_biased=10000001, sum=00000000000000000000000
sign=0, exp_biased=00000000, sum=00000000000000000010111
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1039.348 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_flp3_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1039.348 ; gain = 0.000
add_bp {K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v} 32
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
sign=x, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
sign=0, exp_biased=10000001, sum=11101000000000000000000
sign=0, exp_biased=10000010, sum=10100000000000000000000
sign=1, exp_biased=10000010, sum=01000000000000000000000
sign=0, exp_biased=10000001, sum=00000000000000000000000
Stopped at time : 10 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v" Line 32
add_bp {K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v} 27
run all
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 27
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 28
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 29
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 30
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 31
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 32
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 34
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 49
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 51
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 52
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 53
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 58
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 60
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 61
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 68
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 71
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 72
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 74
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 83
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 91
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 91
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 93
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 94
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 97
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 98
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 99
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 25
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs impl_1
[Tue May 19 20:13:00 2020] Launched impl_1...
Run output will be captured here: K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_flp3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj add_flp3_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v:2]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v:7]
WARNING: [VRFC 10-756] identifier MANISSA_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: J:/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot add_flp3_tb_behav xil_defaultlib.add_flp3_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_add_2
Compiling module xil_defaultlib.add_flp3_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot add_flp3_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source K:/Year -notrace
invalid command name "Common"
    while executing
"Common 17-165"
    invoked from within
"ERROR: [Common 17-165] Too many positional options when parsing '2/Final/Verilog-CNN/project_1/project_1.hw/webtalk/labtool_webtalk.log', please type ..."
    (file "K:/Year" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue May 19 20:13:26 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_flp3_tb_behav -key {Behavioral:sim_1:Functional:add_flp3_tb} -tclbatch {add_flp3_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source add_flp3_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000ns
sign=x, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
sign=0, exp_biased=10000001, sum=11101000000000000000000
sign=0, exp_biased=10000010, sum=10100000000000000000000
sign=1, exp_biased=10000010, sum=01000000000000000000000
sign=0, exp_biased=10000001, sum=00000000000000000000000
sign=1, exp_biased=10000001, sum=00000000000000000000000
sign=0, exp_biased=00000000, sum=00000000000000000010111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_flp3_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1039.348 ; gain = 0.000
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_flp3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj add_flp3_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v:2]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v:7]
WARNING: [VRFC 10-756] identifier MANISSA_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: J:/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot add_flp3_tb_behav xil_defaultlib.add_flp3_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_add_2
Compiling module xil_defaultlib.add_flp3_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot add_flp3_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source K:/Year -notrace
invalid command name "Common"
    while executing
"Common 17-165"
    invoked from within
"ERROR: [Common 17-165] Too many positional options when parsing '2/Final/Verilog-CNN/project_1/project_1.hw/webtalk/labtool_webtalk.log', please type ..."
    (file "K:/Year" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue May 19 20:23:04 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_flp3_tb_behav -key {Behavioral:sim_1:Functional:add_flp3_tb} -tclbatch {add_flp3_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source add_flp3_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000ns
sign=x, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
sign=0, exp_biased=10000001, sum=11101000000000000000000
sign=0, exp_biased=10000010, sum=10100000000000000000000
sign=1, exp_biased=10000010, sum=01000000000000000000000
sign=0, exp_biased=10000001, sum=00000000000000000000000
sign=1, exp_biased=10000001, sum=00000000000000000000000
sign=0, exp_biased=00000000, sum=00000000000000000010111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_flp3_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1039.348 ; gain = 0.000
add_bp {K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v} 32
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
sign=x, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
sign=0, exp_biased=10000001, sum=11101000000000000000000
sign=0, exp_biased=10000010, sum=10100000000000000000000
sign=1, exp_biased=10000010, sum=01000000000000000000000
sign=0, exp_biased=10000001, sum=00000000000000000000000
Stopped at time : 10 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v" Line 32
add_bp {K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v} 27
run all
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 27
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 28
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 29
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 30
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 31
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 32
step
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 34
add_bp {K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v} 33
remove_bps -file {K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v} -line 32
run all
sign=1, exp_biased=10000001, sum=00000000000000000000000
Stopped at time : 12 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v" Line 33
run all
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 27
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 28
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 29
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 30
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 31
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 32
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 34
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 49
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 51
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 52
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 53
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 58
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 60
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 61
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 68
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 71
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 72
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 74
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 83
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 84
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 85
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 86
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 87
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 91
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 91
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_flp3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj add_flp3_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v:2]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v:7]
WARNING: [VRFC 10-756] identifier MANISSA_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: J:/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot add_flp3_tb_behav xil_defaultlib.add_flp3_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_add_2
Compiling module xil_defaultlib.add_flp3_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot add_flp3_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source K:/Year -notrace
invalid command name "Common"
    while executing
"Common 17-165"
    invoked from within
"ERROR: [Common 17-165] Too many positional options when parsing '2/Final/Verilog-CNN/project_1/project_1.hw/webtalk/labtool_webtalk.log', please type ..."
    (file "K:/Year" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue May 19 20:27:38 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_flp3_tb_behav -key {Behavioral:sim_1:Functional:add_flp3_tb} -tclbatch {add_flp3_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source add_flp3_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000ns
sign=x, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
sign=0, exp_biased=10000001, sum=11101000000000000000000
sign=0, exp_biased=10000010, sum=10100000000000000000000
sign=1, exp_biased=10000010, sum=01000000000000000000000
sign=0, exp_biased=10000010, sum=10000000000000000000000
sign=1, exp_biased=10000010, sum=10000000000000000000000
sign=0, exp_biased=00000000, sum=00000000000000000010111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_flp3_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1039.348 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_flp3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj add_flp3_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v:2]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v:7]
WARNING: [VRFC 10-756] identifier MANISSA_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: J:/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot add_flp3_tb_behav xil_defaultlib.add_flp3_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_add_2
Compiling module xil_defaultlib.add_flp3_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot add_flp3_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source K:/Year -notrace
invalid command name "Common"
    while executing
"Common 17-165"
    invoked from within
"ERROR: [Common 17-165] Too many positional options when parsing '2/Final/Verilog-CNN/project_1/project_1.hw/webtalk/labtool_webtalk.log', please type ..."
    (file "K:/Year" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue May 19 20:29:17 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_flp3_tb_behav -key {Behavioral:sim_1:Functional:add_flp3_tb} -tclbatch {add_flp3_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source add_flp3_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000ns
sign=x, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
sign=0, exp_biased=10000001, sum=11101000000000000000000
sign=0, exp_biased=10000010, sum=10100000000000000000000
sign=1, exp_biased=10000010, sum=01000000000000000000000
sign=0, exp_biased=10000001, sum=00000000000000000000000
sign=1, exp_biased=10000001, sum=00000000000000000000000
sign=0, exp_biased=00000000, sum=00000000000000000010111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_flp3_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1043.457 ; gain = 0.000
add_bp {K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v} 33
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
sign=x, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
sign=0, exp_biased=10000001, sum=11101000000000000000000
sign=0, exp_biased=10000010, sum=10100000000000000000000
sign=1, exp_biased=10000010, sum=01000000000000000000000
sign=0, exp_biased=10000001, sum=00000000000000000000000
sign=1, exp_biased=10000001, sum=00000000000000000000000
Stopped at time : 12 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v" Line 33
add_bp {K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v} 27
run all
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 27
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 28
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 29
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 30
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 31
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 32
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 34
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 49
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 51
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 52
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 53
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 58
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 60
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 61
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 68
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 71
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 72
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 74
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 83
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 84
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 85
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 86
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 87
step
Stopped at time : 13 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 91
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_flp3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj add_flp3_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v:2]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v:7]
WARNING: [VRFC 10-756] identifier MANISSA_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: J:/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot add_flp3_tb_behav xil_defaultlib.add_flp3_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_add_2
Compiling module xil_defaultlib.add_flp3_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot add_flp3_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source K:/Year -notrace
invalid command name "Common"
    while executing
"Common 17-165"
    invoked from within
"ERROR: [Common 17-165] Too many positional options when parsing '2/Final/Verilog-CNN/project_1/project_1.hw/webtalk/labtool_webtalk.log', please type ..."
    (file "K:/Year" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue May 19 20:32:39 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_flp3_tb_behav -key {Behavioral:sim_1:Functional:add_flp3_tb} -tclbatch {add_flp3_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source add_flp3_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000ns
sign=x, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
sign=0, exp_biased=10000001, sum=11101000000000000000000
sign=0, exp_biased=10000010, sum=10100000000000000000000
sign=1, exp_biased=10000010, sum=01000000000000000000000
sign=0, exp_biased=10000001, sum=00000000000000000000000
sign=1, exp_biased=10000001, sum=00000000000000000000000
sign=0, exp_biased=10000000, sum=00000000000000000000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_flp3_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1059.520 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_flp3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj add_flp3_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v:2]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v:7]
WARNING: [VRFC 10-756] identifier MANISSA_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: J:/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot add_flp3_tb_behav xil_defaultlib.add_flp3_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_add_2
Compiling module xil_defaultlib.add_flp3_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot add_flp3_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source K:/Year -notrace
invalid command name "Common"
    while executing
"Common 17-165"
    invoked from within
"ERROR: [Common 17-165] Too many positional options when parsing '2/Final/Verilog-CNN/project_1/project_1.hw/webtalk/labtool_webtalk.log', please type ..."
    (file "K:/Year" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue May 19 20:37:23 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_flp3_tb_behav -key {Behavioral:sim_1:Functional:add_flp3_tb} -tclbatch {add_flp3_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source add_flp3_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000ns
sign=x, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
sign=0, exp_biased=10000001, sum=11101000000000000000000
sign=0, exp_biased=10000010, sum=10100000000000000000000
sign=1, exp_biased=10000010, sum=01000000000000000000000
sign=0, exp_biased=10000001, sum=00000000000000000000000
sign=1, exp_biased=10000001, sum=00000000000000000000000
sign=0, exp_biased=10000000, sum=00000000000000000000000
sign=0, exp_biased=00000000, sum=00000000000000000010111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_flp3_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1059.520 ; gain = 0.000
add_bp {K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v} 36
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
sign=x, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
sign=0, exp_biased=10000001, sum=11101000000000000000000
sign=0, exp_biased=10000010, sum=10100000000000000000000
sign=1, exp_biased=10000010, sum=01000000000000000000000
sign=0, exp_biased=10000001, sum=00000000000000000000000
sign=1, exp_biased=10000001, sum=00000000000000000000000
sign=0, exp_biased=10000000, sum=00000000000000000000000
Stopped at time : 14 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v" Line 36
add_bp {K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v} 27
run all
Stopped at time : 15 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 27
step
Stopped at time : 15 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 28
step
Stopped at time : 15 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 29
step
Stopped at time : 15 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 30
step
Stopped at time : 15 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 31
step
Stopped at time : 15 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 32
step
Stopped at time : 15 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 34
step
Stopped at time : 15 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 49
step
Stopped at time : 15 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 58
step
Stopped at time : 15 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 60
step
Stopped at time : 15 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 63
step
Stopped at time : 15 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 68
step
Stopped at time : 15 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 71
step
Stopped at time : 15 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 72
step
Stopped at time : 15 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 74
step
Stopped at time : 15 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 83
step
Stopped at time : 15 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 84
step
Stopped at time : 15 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 85
step
Stopped at time : 15 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 86
step
Stopped at time : 15 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 87
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_flp3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj add_flp3_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v:2]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v:7]
WARNING: [VRFC 10-756] identifier MANISSA_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: J:/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot add_flp3_tb_behav xil_defaultlib.add_flp3_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_add_2
Compiling module xil_defaultlib.add_flp3_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot add_flp3_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source K:/Year -notrace
invalid command name "Common"
    while executing
"Common 17-165"
    invoked from within
"ERROR: [Common 17-165] Too many positional options when parsing '2/Final/Verilog-CNN/project_1/project_1.hw/webtalk/labtool_webtalk.log', please type ..."
    (file "K:/Year" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue May 19 20:39:16 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_flp3_tb_behav -key {Behavioral:sim_1:Functional:add_flp3_tb} -tclbatch {add_flp3_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source add_flp3_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000ns
sign=x, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
sign=0, exp_biased=10000001, sum=11101000000000000000000
sign=0, exp_biased=10000010, sum=10100000000000000000000
sign=1, exp_biased=10000010, sum=01000000000000000000000
sign=0, exp_biased=10000001, sum=00000000000000000000000
sign=1, exp_biased=10000001, sum=00000000000000000000000
sign=0, exp_biased=10000000, sum=00000000000000000000000
sign=0, exp_biased=00000000, sum=00000000000000000010111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_flp3_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1059.520 ; gain = 0.000
add_bp {K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v} 36
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
sign=x, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
sign=0, exp_biased=10000001, sum=11101000000000000000000
sign=0, exp_biased=10000010, sum=10100000000000000000000
sign=1, exp_biased=10000010, sum=01000000000000000000000
sign=0, exp_biased=10000001, sum=00000000000000000000000
sign=1, exp_biased=10000001, sum=00000000000000000000000
sign=0, exp_biased=10000000, sum=00000000000000000000000
Stopped at time : 14 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v" Line 36
add_bp {K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v} 83
run all
Stopped at time : 15 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 83
step
Stopped at time : 15 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 84
step
Stopped at time : 15 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 85
step
Stopped at time : 15 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 86
step
Stopped at time : 15 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 87
step
Stopped at time : 15 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 91
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_flp3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj add_flp3_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
ERROR: [VRFC 10-1412] syntax error near 'b [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v:87]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v:2]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v:7]
WARNING: [VRFC 10-756] identifier MANISSA_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v:8]
ERROR: [VRFC 10-1040] module fp_add_2 ignored due to previous errors [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v:1]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_flp3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj add_flp3_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v:2]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v:7]
WARNING: [VRFC 10-756] identifier MANISSA_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: J:/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot add_flp3_tb_behav xil_defaultlib.add_flp3_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_add_2
Compiling module xil_defaultlib.add_flp3_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot add_flp3_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source K:/Year -notrace
invalid command name "Common"
    while executing
"Common 17-165"
    invoked from within
"ERROR: [Common 17-165] Too many positional options when parsing '2/Final/Verilog-CNN/project_1/project_1.hw/webtalk/labtool_webtalk.log', please type ..."
    (file "K:/Year" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue May 19 20:41:11 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_flp3_tb_behav -key {Behavioral:sim_1:Functional:add_flp3_tb} -tclbatch {add_flp3_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source add_flp3_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000ns
sign=x, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
sign=0, exp_biased=10000001, sum=11101000000000000000000
sign=0, exp_biased=10000010, sum=10100000000000000000000
sign=1, exp_biased=10000010, sum=01000000000000000000000
sign=0, exp_biased=10000001, sum=00000000000000000000000
sign=1, exp_biased=10000001, sum=00000000000000000000000
sign=0, exp_biased=10000000, sum=00000000000000000000000
sign=0, exp_biased=00000000, sum=00000000000000000000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_flp3_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1059.520 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_flp3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj add_flp3_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
ERROR: [VRFC 10-1342] root scope declaration is not allowed in verilog 95/2K mode [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v:3]
ERROR: [VRFC 10-1342] root scope declaration is not allowed in verilog 95/2K mode [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v:4]
INFO: [VRFC 10-311] analyzing module add_flp3_tb
ERROR: [VRFC 10-91] MANTISSA_WIDTH is not declared [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v:48]
ERROR: [VRFC 10-1040] module add_flp3_tb ignored due to previous errors [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v:6]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_flp3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj add_flp3_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
ERROR: [VRFC 10-1342] root scope declaration is not allowed in verilog 95/2K mode [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v:3]
ERROR: [VRFC 10-1342] root scope declaration is not allowed in verilog 95/2K mode [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v:4]
INFO: [VRFC 10-311] analyzing module add_flp3_tb
ERROR: [VRFC 10-91] MANTISSA_WIDTH is not declared [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v:48]
ERROR: [VRFC 10-1040] module add_flp3_tb ignored due to previous errors [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v:6]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_flp3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj add_flp3_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
ERROR: [VRFC 10-1342] root scope declaration is not allowed in verilog 95/2K mode [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v:3]
ERROR: [VRFC 10-1342] root scope declaration is not allowed in verilog 95/2K mode [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v:4]
INFO: [VRFC 10-311] analyzing module add_flp3_tb
ERROR: [VRFC 10-1040] module add_flp3_tb ignored due to previous errors [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v:6]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_flp3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj add_flp3_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
ERROR: [VRFC 10-1342] root scope declaration is not allowed in verilog 95/2K mode [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v:3]
ERROR: [VRFC 10-1342] root scope declaration is not allowed in verilog 95/2K mode [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v:4]
INFO: [VRFC 10-311] analyzing module add_flp3_tb
ERROR: [VRFC 10-1040] module add_flp3_tb ignored due to previous errors [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v:6]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_flp3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj add_flp3_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
ERROR: [VRFC 10-1342] root scope declaration is not allowed in verilog 95/2K mode [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v:4]
ERROR: [VRFC 10-1342] root scope declaration is not allowed in verilog 95/2K mode [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v:5]
INFO: [VRFC 10-311] analyzing module add_flp3_tb
ERROR: [VRFC 10-1040] module add_flp3_tb ignored due to previous errors [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v:7]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_flp3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj add_flp3_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v:2]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v:7]
WARNING: [VRFC 10-756] identifier MANTISSA_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: J:/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot add_flp3_tb_behav xil_defaultlib.add_flp3_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_add_2(EXPONENT_WIDTH=8,MANTIS...
Compiling module xil_defaultlib.add_flp3_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot add_flp3_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source K:/Year -notrace
invalid command name "Common"
    while executing
"Common 17-165"
    invoked from within
"ERROR: [Common 17-165] Too many positional options when parsing '2/Final/Verilog-CNN/project_1/project_1.hw/webtalk/labtool_webtalk.log', please type ..."
    (file "K:/Year" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue May 19 21:35:52 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_flp3_tb_behav -key {Behavioral:sim_1:Functional:add_flp3_tb} -tclbatch {add_flp3_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source add_flp3_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000ns
sign=x, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
sign=0, exp_biased=10000001, sum=11101000000000000000000
sign=0, exp_biased=10000010, sum=10100000000000000000000
sign=1, exp_biased=10000010, sum=01000000000000000000000
sign=0, exp_biased=10000001, sum=00000000000000000000000
sign=1, exp_biased=10000001, sum=00000000000000000000000
sign=0, exp_biased=10000000, sum=00000000000000000000000
sign=0, exp_biased=00000000, sum=00000000000000000000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_flp3_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1059.520 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project {K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.xpr}
CRITICAL WARNING: [Project 1-19] Could not find the file 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tuturu.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tb.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'J:/Vivado/2015.2/data/ip'.
add_files -norecurse {{K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v} {K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_mul.v} {K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_mul_tb.v}}
set_property top PE_FC_ANN [current_fileset]
reset_run synth_1
launch_runs synth_1
[Tue May 19 22:20:12 2020] Launched synth_1...
Run output will be captured here: K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Tue May 19 22:23:22 2020] Launched synth_1...
Run output will be captured here: K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.runs/synth_1/runme.log
remove_files {{K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tb.v} {K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tuturu.v}}
remove_files {{K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v}}
reset_run synth_1
launch_runs synth_1
[Tue May 19 22:25:05 2020] Launched synth_1...
Run output will be captured here: K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Tue May 19 22:26:39 2020] Launched synth_1...
Run output will be captured here: K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Tue May 19 22:28:30 2020] Launched synth_1...
Run output will be captured here: K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Tue May 19 22:31:11 2020] Launched synth_1...
Run output will be captured here: K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Tue May 19 22:34:35 2020] Launched synth_1...
Run output will be captured here: K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Tue May 19 22:41:56 2020] Launched synth_1...
Run output will be captured here: K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Tue May 19 22:45:25 2020] Launched synth_1...
Run output will be captured here: K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Tue May 19 22:49:41 2020] Launched synth_1...
Run output will be captured here: K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Tue May 19 22:53:29 2020] Launched synth_1...
Run output will be captured here: K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.runs/synth_1/runme.log
set_property top PE_FC_ANN_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
reset_run synth_1
launch_runs synth_1
[Tue May 19 22:55:17 2020] Launched synth_1...
Run output will be captured here: K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.runs/synth_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'PE_FC_ANN_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj PE_FC_ANN_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:2]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:7]
WARNING: [VRFC 10-756] identifier MANTISSA_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_mul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: J:/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PE_FC_ANN_tb_behav xil_defaultlib.PE_FC_ANN_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port input_fc [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v:33]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port iweight_FC [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v:34]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port output_fc [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v:37]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port test_multi [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v:38]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpMul(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.fp_add_2(EXPONENT_WIDTH=5,MANTIS...
Compiling module xil_defaultlib.PE_FC_ANN_default
Compiling module xil_defaultlib.PE_FC_ANN_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot PE_FC_ANN_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source K:/Year -notrace
invalid command name "Common"
    while executing
"Common 17-165"
    invoked from within
"ERROR: [Common 17-165] Too many positional options when parsing '2/Final/Verilog-CNN/project_1/project_1.hw/webtalk/labtool_webtalk.log', please type ..."
    (file "K:/Year" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue May 19 22:57:14 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1079.762 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "PE_FC_ANN_tb_behav -key {Behavioral:sim_1:Functional:PE_FC_ANN_tb} -tclbatch {PE_FC_ANN_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source PE_FC_ANN_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PE_FC_ANN_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1079.762 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1
[Tue May 19 22:59:26 2020] Launched synth_1...
Run output will be captured here: K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.runs/synth_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'PE_FC_ANN_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj PE_FC_ANN_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:2]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:7]
WARNING: [VRFC 10-756] identifier MANTISSA_WIDTH is used before its declaration [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_mul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: J:/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PE_FC_ANN_tb_behav xil_defaultlib.PE_FC_ANN_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpMul(EXPONENT_WIDTH=8,MANTISSA_...
Compiling module xil_defaultlib.fp_add_2(EXPONENT_WIDTH=8,MANTIS...
Compiling module xil_defaultlib.PE_FC_ANN_default
Compiling module xil_defaultlib.PE_FC_ANN_tb
Compiling module xil_defaultlib.glbl
Waiting for 3 sub-compilation(s) to finish...
Built simulation snapshot PE_FC_ANN_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source K:/Year -notrace
invalid command name "Common"
    while executing
"Common 17-165"
    invoked from within
"ERROR: [Common 17-165] Too many positional options when parsing '2/Final/Verilog-CNN/project_1/project_1.hw/webtalk/labtool_webtalk.log', please type ..."
    (file "K:/Year" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue May 19 23:01:57 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "PE_FC_ANN_tb_behav -key {Behavioral:sim_1:Functional:PE_FC_ANN_tb} -tclbatch {PE_FC_ANN_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source PE_FC_ANN_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PE_FC_ANN_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1108.734 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
