// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="parseEvents,hls_ip_2018_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z007sclg225-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=10.307000,HLS_SYN_LAT=20003,HLS_SYN_TPT=none,HLS_SYN_MEM=240,HLS_SYN_DSP=0,HLS_SYN_FF=503,HLS_SYN_LUT=3634}" *)

module parseEvents (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data_dout,
        data_empty_n,
        data_read,
        eventsArraySize,
        eventSlice_din,
        eventSlice_full_n,
        eventSlice_write
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_pp0_stage0 = 6'd2;
parameter    ap_ST_fsm_pp0_stage1 = 6'd4;
parameter    ap_ST_fsm_pp0_stage2 = 6'd8;
parameter    ap_ST_fsm_pp0_stage3 = 6'd16;
parameter    ap_ST_fsm_state8 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] data_dout;
input   data_empty_n;
output   data_read;
input  [31:0] eventsArraySize;
output  [31:0] eventSlice_din;
input   eventSlice_full_n;
output   eventSlice_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg data_read;
reg eventSlice_write;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [1:0] glPLActiveSliceIdx_V;
reg   [5:0] glPLSlice0_V_0_address0;
reg    glPLSlice0_V_0_ce0;
reg    glPLSlice0_V_0_we0;
wire   [179:0] glPLSlice0_V_0_q0;
reg   [5:0] glPLSlice0_V_1_address0;
reg    glPLSlice0_V_1_ce0;
reg    glPLSlice0_V_1_we0;
wire   [179:0] glPLSlice0_V_1_q0;
reg   [5:0] glPLSlice0_V_2_address0;
reg    glPLSlice0_V_2_ce0;
reg    glPLSlice0_V_2_we0;
wire   [179:0] glPLSlice0_V_2_q0;
reg   [5:0] glPLSlice0_V_3_address0;
reg    glPLSlice0_V_3_ce0;
reg    glPLSlice0_V_3_we0;
wire   [179:0] glPLSlice0_V_3_q0;
reg   [5:0] glPLSlice0_V_4_address0;
reg    glPLSlice0_V_4_ce0;
reg    glPLSlice0_V_4_we0;
wire   [179:0] glPLSlice0_V_4_q0;
reg   [5:0] glPLSlice0_V_5_address0;
reg    glPLSlice0_V_5_ce0;
reg    glPLSlice0_V_5_we0;
wire   [179:0] glPLSlice0_V_5_q0;
reg   [5:0] glPLSlice0_V_6_address0;
reg    glPLSlice0_V_6_ce0;
reg    glPLSlice0_V_6_we0;
wire   [179:0] glPLSlice0_V_6_q0;
reg   [5:0] glPLSlice0_V_7_address0;
reg    glPLSlice0_V_7_ce0;
reg    glPLSlice0_V_7_we0;
wire   [179:0] glPLSlice0_V_7_q0;
reg   [5:0] glPLSlice0_V_8_address0;
reg    glPLSlice0_V_8_ce0;
reg    glPLSlice0_V_8_we0;
wire   [179:0] glPLSlice0_V_8_q0;
reg   [5:0] glPLSlice0_V_9_address0;
reg    glPLSlice0_V_9_ce0;
reg    glPLSlice0_V_9_we0;
wire   [179:0] glPLSlice0_V_9_q0;
reg   [5:0] glPLSlice0_V_10_address0;
reg    glPLSlice0_V_10_ce0;
reg    glPLSlice0_V_10_we0;
wire   [179:0] glPLSlice0_V_10_q0;
reg   [5:0] glPLSlice0_V_11_address0;
reg    glPLSlice0_V_11_ce0;
reg    glPLSlice0_V_11_we0;
wire   [179:0] glPLSlice0_V_11_q0;
reg   [5:0] glPLSlice0_V_12_address0;
reg    glPLSlice0_V_12_ce0;
reg    glPLSlice0_V_12_we0;
wire   [179:0] glPLSlice0_V_12_q0;
reg   [5:0] glPLSlice0_V_13_address0;
reg    glPLSlice0_V_13_ce0;
reg    glPLSlice0_V_13_we0;
wire   [179:0] glPLSlice0_V_13_q0;
reg   [5:0] glPLSlice0_V_14_address0;
reg    glPLSlice0_V_14_ce0;
reg    glPLSlice0_V_14_we0;
wire   [179:0] glPLSlice0_V_14_q0;
reg   [5:0] glPLSlice0_V_15_address0;
reg    glPLSlice0_V_15_ce0;
reg    glPLSlice0_V_15_we0;
wire   [179:0] glPLSlice0_V_15_q0;
reg   [5:0] glPLSlice1_V_0_address0;
reg    glPLSlice1_V_0_ce0;
reg    glPLSlice1_V_0_we0;
wire   [179:0] glPLSlice1_V_0_q0;
reg   [5:0] glPLSlice1_V_1_address0;
reg    glPLSlice1_V_1_ce0;
reg    glPLSlice1_V_1_we0;
wire   [179:0] glPLSlice1_V_1_q0;
reg   [5:0] glPLSlice1_V_2_address0;
reg    glPLSlice1_V_2_ce0;
reg    glPLSlice1_V_2_we0;
wire   [179:0] glPLSlice1_V_2_q0;
reg   [5:0] glPLSlice1_V_3_address0;
reg    glPLSlice1_V_3_ce0;
reg    glPLSlice1_V_3_we0;
wire   [179:0] glPLSlice1_V_3_q0;
reg   [5:0] glPLSlice1_V_4_address0;
reg    glPLSlice1_V_4_ce0;
reg    glPLSlice1_V_4_we0;
wire   [179:0] glPLSlice1_V_4_q0;
reg   [5:0] glPLSlice1_V_5_address0;
reg    glPLSlice1_V_5_ce0;
reg    glPLSlice1_V_5_we0;
wire   [179:0] glPLSlice1_V_5_q0;
reg   [5:0] glPLSlice1_V_6_address0;
reg    glPLSlice1_V_6_ce0;
reg    glPLSlice1_V_6_we0;
wire   [179:0] glPLSlice1_V_6_q0;
reg   [5:0] glPLSlice1_V_7_address0;
reg    glPLSlice1_V_7_ce0;
reg    glPLSlice1_V_7_we0;
wire   [179:0] glPLSlice1_V_7_q0;
reg   [5:0] glPLSlice1_V_8_address0;
reg    glPLSlice1_V_8_ce0;
reg    glPLSlice1_V_8_we0;
wire   [179:0] glPLSlice1_V_8_q0;
reg   [5:0] glPLSlice1_V_9_address0;
reg    glPLSlice1_V_9_ce0;
reg    glPLSlice1_V_9_we0;
wire   [179:0] glPLSlice1_V_9_q0;
reg   [5:0] glPLSlice1_V_10_address0;
reg    glPLSlice1_V_10_ce0;
reg    glPLSlice1_V_10_we0;
wire   [179:0] glPLSlice1_V_10_q0;
reg   [5:0] glPLSlice1_V_11_address0;
reg    glPLSlice1_V_11_ce0;
reg    glPLSlice1_V_11_we0;
wire   [179:0] glPLSlice1_V_11_q0;
reg   [5:0] glPLSlice1_V_12_address0;
reg    glPLSlice1_V_12_ce0;
reg    glPLSlice1_V_12_we0;
wire   [179:0] glPLSlice1_V_12_q0;
reg   [5:0] glPLSlice1_V_13_address0;
reg    glPLSlice1_V_13_ce0;
reg    glPLSlice1_V_13_we0;
wire   [179:0] glPLSlice1_V_13_q0;
reg   [5:0] glPLSlice1_V_14_address0;
reg    glPLSlice1_V_14_ce0;
reg    glPLSlice1_V_14_we0;
wire   [179:0] glPLSlice1_V_14_q0;
reg   [5:0] glPLSlice1_V_15_address0;
reg    glPLSlice1_V_15_ce0;
reg    glPLSlice1_V_15_we0;
wire   [179:0] glPLSlice1_V_15_q0;
reg   [5:0] glPLSlice2_V_0_address0;
reg    glPLSlice2_V_0_ce0;
reg    glPLSlice2_V_0_we0;
wire   [179:0] glPLSlice2_V_0_q0;
reg   [5:0] glPLSlice2_V_1_address0;
reg    glPLSlice2_V_1_ce0;
reg    glPLSlice2_V_1_we0;
wire   [179:0] glPLSlice2_V_1_q0;
reg   [5:0] glPLSlice2_V_2_address0;
reg    glPLSlice2_V_2_ce0;
reg    glPLSlice2_V_2_we0;
wire   [179:0] glPLSlice2_V_2_q0;
reg   [5:0] glPLSlice2_V_3_address0;
reg    glPLSlice2_V_3_ce0;
reg    glPLSlice2_V_3_we0;
wire   [179:0] glPLSlice2_V_3_q0;
reg   [5:0] glPLSlice2_V_4_address0;
reg    glPLSlice2_V_4_ce0;
reg    glPLSlice2_V_4_we0;
wire   [179:0] glPLSlice2_V_4_q0;
reg   [5:0] glPLSlice2_V_5_address0;
reg    glPLSlice2_V_5_ce0;
reg    glPLSlice2_V_5_we0;
wire   [179:0] glPLSlice2_V_5_q0;
reg   [5:0] glPLSlice2_V_6_address0;
reg    glPLSlice2_V_6_ce0;
reg    glPLSlice2_V_6_we0;
wire   [179:0] glPLSlice2_V_6_q0;
reg   [5:0] glPLSlice2_V_7_address0;
reg    glPLSlice2_V_7_ce0;
reg    glPLSlice2_V_7_we0;
wire   [179:0] glPLSlice2_V_7_q0;
reg   [5:0] glPLSlice2_V_8_address0;
reg    glPLSlice2_V_8_ce0;
reg    glPLSlice2_V_8_we0;
wire   [179:0] glPLSlice2_V_8_q0;
reg   [5:0] glPLSlice2_V_9_address0;
reg    glPLSlice2_V_9_ce0;
reg    glPLSlice2_V_9_we0;
wire   [179:0] glPLSlice2_V_9_q0;
reg   [5:0] glPLSlice2_V_10_address0;
reg    glPLSlice2_V_10_ce0;
reg    glPLSlice2_V_10_we0;
wire   [179:0] glPLSlice2_V_10_q0;
reg   [5:0] glPLSlice2_V_11_address0;
reg    glPLSlice2_V_11_ce0;
reg    glPLSlice2_V_11_we0;
wire   [179:0] glPLSlice2_V_11_q0;
reg   [5:0] glPLSlice2_V_12_address0;
reg    glPLSlice2_V_12_ce0;
reg    glPLSlice2_V_12_we0;
wire   [179:0] glPLSlice2_V_12_q0;
reg   [5:0] glPLSlice2_V_13_address0;
reg    glPLSlice2_V_13_ce0;
reg    glPLSlice2_V_13_we0;
wire   [179:0] glPLSlice2_V_13_q0;
reg   [5:0] glPLSlice2_V_14_address0;
reg    glPLSlice2_V_14_ce0;
reg    glPLSlice2_V_14_we0;
wire   [179:0] glPLSlice2_V_14_q0;
reg   [5:0] glPLSlice2_V_15_address0;
reg    glPLSlice2_V_15_ce0;
reg    glPLSlice2_V_15_we0;
wire   [179:0] glPLSlice2_V_15_q0;
reg   [15:0] glCnt;
reg    data_blk_n;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage1;
reg   [0:0] tmp_3_reg_1296;
reg    eventSlice_blk_n;
reg    ap_enable_reg_pp0_iter1;
reg   [0:0] tmp_3_reg_1296_pp0_iter1_reg;
reg   [30:0] p_019_rec_reg_795;
wire   [0:0] tmp_3_fu_955_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state6_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [30:0] i_fu_960_p2;
reg   [30:0] i_reg_1300;
wire   [0:0] tmp_5_fu_966_p2;
reg   [0:0] tmp_5_reg_1305;
reg   [0:0] tmp_5_reg_1305_pp0_iter1_reg;
reg   [8:0] y_reg_1310;
reg    ap_block_state3_pp0_stage1_iter0;
reg    ap_block_state7_pp0_stage1_iter1;
reg    ap_block_pp0_stage1_11001;
reg   [3:0] arrayNo_reg_1316;
reg   [5:0] newIndex_reg_1323;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state5_pp0_stage3_iter0;
wire    ap_block_pp0_stage3_11001;
wire   [31:0] tmp_10_fu_1121_p1;
reg   [31:0] tmp_10_reg_1568;
wire   [31:0] tmp2_fu_1207_p2;
reg   [31:0] tmp2_reg_1573;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
wire    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage1_subdone;
wire    grp_accumulateHW_fu_806_ap_start;
wire    grp_accumulateHW_fu_806_ap_done;
wire    grp_accumulateHW_fu_806_ap_idle;
wire    grp_accumulateHW_fu_806_ap_ready;
wire   [8:0] grp_accumulateHW_fu_806_y;
wire    grp_accumulateHW_fu_806_pol;
wire   [5:0] grp_accumulateHW_fu_806_glPLSlice0_V_0_address0;
wire    grp_accumulateHW_fu_806_glPLSlice0_V_0_ce0;
wire    grp_accumulateHW_fu_806_glPLSlice0_V_0_we0;
wire   [179:0] grp_accumulateHW_fu_806_glPLSlice0_V_0_d0;
wire   [5:0] grp_accumulateHW_fu_806_glPLSlice0_V_1_address0;
wire    grp_accumulateHW_fu_806_glPLSlice0_V_1_ce0;
wire    grp_accumulateHW_fu_806_glPLSlice0_V_1_we0;
wire   [179:0] grp_accumulateHW_fu_806_glPLSlice0_V_1_d0;
wire   [5:0] grp_accumulateHW_fu_806_glPLSlice0_V_2_address0;
wire    grp_accumulateHW_fu_806_glPLSlice0_V_2_ce0;
wire    grp_accumulateHW_fu_806_glPLSlice0_V_2_we0;
wire   [179:0] grp_accumulateHW_fu_806_glPLSlice0_V_2_d0;
wire   [5:0] grp_accumulateHW_fu_806_glPLSlice0_V_3_address0;
wire    grp_accumulateHW_fu_806_glPLSlice0_V_3_ce0;
wire    grp_accumulateHW_fu_806_glPLSlice0_V_3_we0;
wire   [179:0] grp_accumulateHW_fu_806_glPLSlice0_V_3_d0;
wire   [5:0] grp_accumulateHW_fu_806_glPLSlice0_V_4_address0;
wire    grp_accumulateHW_fu_806_glPLSlice0_V_4_ce0;
wire    grp_accumulateHW_fu_806_glPLSlice0_V_4_we0;
wire   [179:0] grp_accumulateHW_fu_806_glPLSlice0_V_4_d0;
wire   [5:0] grp_accumulateHW_fu_806_glPLSlice0_V_5_address0;
wire    grp_accumulateHW_fu_806_glPLSlice0_V_5_ce0;
wire    grp_accumulateHW_fu_806_glPLSlice0_V_5_we0;
wire   [179:0] grp_accumulateHW_fu_806_glPLSlice0_V_5_d0;
wire   [5:0] grp_accumulateHW_fu_806_glPLSlice0_V_6_address0;
wire    grp_accumulateHW_fu_806_glPLSlice0_V_6_ce0;
wire    grp_accumulateHW_fu_806_glPLSlice0_V_6_we0;
wire   [179:0] grp_accumulateHW_fu_806_glPLSlice0_V_6_d0;
wire   [5:0] grp_accumulateHW_fu_806_glPLSlice0_V_7_address0;
wire    grp_accumulateHW_fu_806_glPLSlice0_V_7_ce0;
wire    grp_accumulateHW_fu_806_glPLSlice0_V_7_we0;
wire   [179:0] grp_accumulateHW_fu_806_glPLSlice0_V_7_d0;
wire   [5:0] grp_accumulateHW_fu_806_glPLSlice0_V_8_address0;
wire    grp_accumulateHW_fu_806_glPLSlice0_V_8_ce0;
wire    grp_accumulateHW_fu_806_glPLSlice0_V_8_we0;
wire   [179:0] grp_accumulateHW_fu_806_glPLSlice0_V_8_d0;
wire   [5:0] grp_accumulateHW_fu_806_glPLSlice0_V_9_address0;
wire    grp_accumulateHW_fu_806_glPLSlice0_V_9_ce0;
wire    grp_accumulateHW_fu_806_glPLSlice0_V_9_we0;
wire   [179:0] grp_accumulateHW_fu_806_glPLSlice0_V_9_d0;
wire   [5:0] grp_accumulateHW_fu_806_glPLSlice0_V_10_address0;
wire    grp_accumulateHW_fu_806_glPLSlice0_V_10_ce0;
wire    grp_accumulateHW_fu_806_glPLSlice0_V_10_we0;
wire   [179:0] grp_accumulateHW_fu_806_glPLSlice0_V_10_d0;
wire   [5:0] grp_accumulateHW_fu_806_glPLSlice0_V_11_address0;
wire    grp_accumulateHW_fu_806_glPLSlice0_V_11_ce0;
wire    grp_accumulateHW_fu_806_glPLSlice0_V_11_we0;
wire   [179:0] grp_accumulateHW_fu_806_glPLSlice0_V_11_d0;
wire   [5:0] grp_accumulateHW_fu_806_glPLSlice0_V_12_address0;
wire    grp_accumulateHW_fu_806_glPLSlice0_V_12_ce0;
wire    grp_accumulateHW_fu_806_glPLSlice0_V_12_we0;
wire   [179:0] grp_accumulateHW_fu_806_glPLSlice0_V_12_d0;
wire   [5:0] grp_accumulateHW_fu_806_glPLSlice0_V_13_address0;
wire    grp_accumulateHW_fu_806_glPLSlice0_V_13_ce0;
wire    grp_accumulateHW_fu_806_glPLSlice0_V_13_we0;
wire   [179:0] grp_accumulateHW_fu_806_glPLSlice0_V_13_d0;
wire   [5:0] grp_accumulateHW_fu_806_glPLSlice0_V_14_address0;
wire    grp_accumulateHW_fu_806_glPLSlice0_V_14_ce0;
wire    grp_accumulateHW_fu_806_glPLSlice0_V_14_we0;
wire   [179:0] grp_accumulateHW_fu_806_glPLSlice0_V_14_d0;
wire   [5:0] grp_accumulateHW_fu_806_glPLSlice0_V_15_address0;
wire    grp_accumulateHW_fu_806_glPLSlice0_V_15_ce0;
wire    grp_accumulateHW_fu_806_glPLSlice0_V_15_we0;
wire   [179:0] grp_accumulateHW_fu_806_glPLSlice0_V_15_d0;
wire   [5:0] grp_accumulateHW_fu_806_glPLSlice1_V_0_address0;
wire    grp_accumulateHW_fu_806_glPLSlice1_V_0_ce0;
wire    grp_accumulateHW_fu_806_glPLSlice1_V_0_we0;
wire   [179:0] grp_accumulateHW_fu_806_glPLSlice1_V_0_d0;
wire   [5:0] grp_accumulateHW_fu_806_glPLSlice1_V_1_address0;
wire    grp_accumulateHW_fu_806_glPLSlice1_V_1_ce0;
wire    grp_accumulateHW_fu_806_glPLSlice1_V_1_we0;
wire   [179:0] grp_accumulateHW_fu_806_glPLSlice1_V_1_d0;
wire   [5:0] grp_accumulateHW_fu_806_glPLSlice1_V_2_address0;
wire    grp_accumulateHW_fu_806_glPLSlice1_V_2_ce0;
wire    grp_accumulateHW_fu_806_glPLSlice1_V_2_we0;
wire   [179:0] grp_accumulateHW_fu_806_glPLSlice1_V_2_d0;
wire   [5:0] grp_accumulateHW_fu_806_glPLSlice1_V_3_address0;
wire    grp_accumulateHW_fu_806_glPLSlice1_V_3_ce0;
wire    grp_accumulateHW_fu_806_glPLSlice1_V_3_we0;
wire   [179:0] grp_accumulateHW_fu_806_glPLSlice1_V_3_d0;
wire   [5:0] grp_accumulateHW_fu_806_glPLSlice1_V_4_address0;
wire    grp_accumulateHW_fu_806_glPLSlice1_V_4_ce0;
wire    grp_accumulateHW_fu_806_glPLSlice1_V_4_we0;
wire   [179:0] grp_accumulateHW_fu_806_glPLSlice1_V_4_d0;
wire   [5:0] grp_accumulateHW_fu_806_glPLSlice1_V_5_address0;
wire    grp_accumulateHW_fu_806_glPLSlice1_V_5_ce0;
wire    grp_accumulateHW_fu_806_glPLSlice1_V_5_we0;
wire   [179:0] grp_accumulateHW_fu_806_glPLSlice1_V_5_d0;
wire   [5:0] grp_accumulateHW_fu_806_glPLSlice1_V_6_address0;
wire    grp_accumulateHW_fu_806_glPLSlice1_V_6_ce0;
wire    grp_accumulateHW_fu_806_glPLSlice1_V_6_we0;
wire   [179:0] grp_accumulateHW_fu_806_glPLSlice1_V_6_d0;
wire   [5:0] grp_accumulateHW_fu_806_glPLSlice1_V_7_address0;
wire    grp_accumulateHW_fu_806_glPLSlice1_V_7_ce0;
wire    grp_accumulateHW_fu_806_glPLSlice1_V_7_we0;
wire   [179:0] grp_accumulateHW_fu_806_glPLSlice1_V_7_d0;
wire   [5:0] grp_accumulateHW_fu_806_glPLSlice1_V_8_address0;
wire    grp_accumulateHW_fu_806_glPLSlice1_V_8_ce0;
wire    grp_accumulateHW_fu_806_glPLSlice1_V_8_we0;
wire   [179:0] grp_accumulateHW_fu_806_glPLSlice1_V_8_d0;
wire   [5:0] grp_accumulateHW_fu_806_glPLSlice1_V_9_address0;
wire    grp_accumulateHW_fu_806_glPLSlice1_V_9_ce0;
wire    grp_accumulateHW_fu_806_glPLSlice1_V_9_we0;
wire   [179:0] grp_accumulateHW_fu_806_glPLSlice1_V_9_d0;
wire   [5:0] grp_accumulateHW_fu_806_glPLSlice1_V_10_address0;
wire    grp_accumulateHW_fu_806_glPLSlice1_V_10_ce0;
wire    grp_accumulateHW_fu_806_glPLSlice1_V_10_we0;
wire   [179:0] grp_accumulateHW_fu_806_glPLSlice1_V_10_d0;
wire   [5:0] grp_accumulateHW_fu_806_glPLSlice1_V_11_address0;
wire    grp_accumulateHW_fu_806_glPLSlice1_V_11_ce0;
wire    grp_accumulateHW_fu_806_glPLSlice1_V_11_we0;
wire   [179:0] grp_accumulateHW_fu_806_glPLSlice1_V_11_d0;
wire   [5:0] grp_accumulateHW_fu_806_glPLSlice1_V_12_address0;
wire    grp_accumulateHW_fu_806_glPLSlice1_V_12_ce0;
wire    grp_accumulateHW_fu_806_glPLSlice1_V_12_we0;
wire   [179:0] grp_accumulateHW_fu_806_glPLSlice1_V_12_d0;
wire   [5:0] grp_accumulateHW_fu_806_glPLSlice1_V_13_address0;
wire    grp_accumulateHW_fu_806_glPLSlice1_V_13_ce0;
wire    grp_accumulateHW_fu_806_glPLSlice1_V_13_we0;
wire   [179:0] grp_accumulateHW_fu_806_glPLSlice1_V_13_d0;
wire   [5:0] grp_accumulateHW_fu_806_glPLSlice1_V_14_address0;
wire    grp_accumulateHW_fu_806_glPLSlice1_V_14_ce0;
wire    grp_accumulateHW_fu_806_glPLSlice1_V_14_we0;
wire   [179:0] grp_accumulateHW_fu_806_glPLSlice1_V_14_d0;
wire   [5:0] grp_accumulateHW_fu_806_glPLSlice1_V_15_address0;
wire    grp_accumulateHW_fu_806_glPLSlice1_V_15_ce0;
wire    grp_accumulateHW_fu_806_glPLSlice1_V_15_we0;
wire   [179:0] grp_accumulateHW_fu_806_glPLSlice1_V_15_d0;
wire   [5:0] grp_accumulateHW_fu_806_glPLSlice2_V_0_address0;
wire    grp_accumulateHW_fu_806_glPLSlice2_V_0_ce0;
wire    grp_accumulateHW_fu_806_glPLSlice2_V_0_we0;
wire   [179:0] grp_accumulateHW_fu_806_glPLSlice2_V_0_d0;
wire   [5:0] grp_accumulateHW_fu_806_glPLSlice2_V_1_address0;
wire    grp_accumulateHW_fu_806_glPLSlice2_V_1_ce0;
wire    grp_accumulateHW_fu_806_glPLSlice2_V_1_we0;
wire   [179:0] grp_accumulateHW_fu_806_glPLSlice2_V_1_d0;
wire   [5:0] grp_accumulateHW_fu_806_glPLSlice2_V_2_address0;
wire    grp_accumulateHW_fu_806_glPLSlice2_V_2_ce0;
wire    grp_accumulateHW_fu_806_glPLSlice2_V_2_we0;
wire   [179:0] grp_accumulateHW_fu_806_glPLSlice2_V_2_d0;
wire   [5:0] grp_accumulateHW_fu_806_glPLSlice2_V_3_address0;
wire    grp_accumulateHW_fu_806_glPLSlice2_V_3_ce0;
wire    grp_accumulateHW_fu_806_glPLSlice2_V_3_we0;
wire   [179:0] grp_accumulateHW_fu_806_glPLSlice2_V_3_d0;
wire   [5:0] grp_accumulateHW_fu_806_glPLSlice2_V_4_address0;
wire    grp_accumulateHW_fu_806_glPLSlice2_V_4_ce0;
wire    grp_accumulateHW_fu_806_glPLSlice2_V_4_we0;
wire   [179:0] grp_accumulateHW_fu_806_glPLSlice2_V_4_d0;
wire   [5:0] grp_accumulateHW_fu_806_glPLSlice2_V_5_address0;
wire    grp_accumulateHW_fu_806_glPLSlice2_V_5_ce0;
wire    grp_accumulateHW_fu_806_glPLSlice2_V_5_we0;
wire   [179:0] grp_accumulateHW_fu_806_glPLSlice2_V_5_d0;
wire   [5:0] grp_accumulateHW_fu_806_glPLSlice2_V_6_address0;
wire    grp_accumulateHW_fu_806_glPLSlice2_V_6_ce0;
wire    grp_accumulateHW_fu_806_glPLSlice2_V_6_we0;
wire   [179:0] grp_accumulateHW_fu_806_glPLSlice2_V_6_d0;
wire   [5:0] grp_accumulateHW_fu_806_glPLSlice2_V_7_address0;
wire    grp_accumulateHW_fu_806_glPLSlice2_V_7_ce0;
wire    grp_accumulateHW_fu_806_glPLSlice2_V_7_we0;
wire   [179:0] grp_accumulateHW_fu_806_glPLSlice2_V_7_d0;
wire   [5:0] grp_accumulateHW_fu_806_glPLSlice2_V_8_address0;
wire    grp_accumulateHW_fu_806_glPLSlice2_V_8_ce0;
wire    grp_accumulateHW_fu_806_glPLSlice2_V_8_we0;
wire   [179:0] grp_accumulateHW_fu_806_glPLSlice2_V_8_d0;
wire   [5:0] grp_accumulateHW_fu_806_glPLSlice2_V_9_address0;
wire    grp_accumulateHW_fu_806_glPLSlice2_V_9_ce0;
wire    grp_accumulateHW_fu_806_glPLSlice2_V_9_we0;
wire   [179:0] grp_accumulateHW_fu_806_glPLSlice2_V_9_d0;
wire   [5:0] grp_accumulateHW_fu_806_glPLSlice2_V_10_address0;
wire    grp_accumulateHW_fu_806_glPLSlice2_V_10_ce0;
wire    grp_accumulateHW_fu_806_glPLSlice2_V_10_we0;
wire   [179:0] grp_accumulateHW_fu_806_glPLSlice2_V_10_d0;
wire   [5:0] grp_accumulateHW_fu_806_glPLSlice2_V_11_address0;
wire    grp_accumulateHW_fu_806_glPLSlice2_V_11_ce0;
wire    grp_accumulateHW_fu_806_glPLSlice2_V_11_we0;
wire   [179:0] grp_accumulateHW_fu_806_glPLSlice2_V_11_d0;
wire   [5:0] grp_accumulateHW_fu_806_glPLSlice2_V_12_address0;
wire    grp_accumulateHW_fu_806_glPLSlice2_V_12_ce0;
wire    grp_accumulateHW_fu_806_glPLSlice2_V_12_we0;
wire   [179:0] grp_accumulateHW_fu_806_glPLSlice2_V_12_d0;
wire   [5:0] grp_accumulateHW_fu_806_glPLSlice2_V_13_address0;
wire    grp_accumulateHW_fu_806_glPLSlice2_V_13_ce0;
wire    grp_accumulateHW_fu_806_glPLSlice2_V_13_we0;
wire   [179:0] grp_accumulateHW_fu_806_glPLSlice2_V_13_d0;
wire   [5:0] grp_accumulateHW_fu_806_glPLSlice2_V_14_address0;
wire    grp_accumulateHW_fu_806_glPLSlice2_V_14_ce0;
wire    grp_accumulateHW_fu_806_glPLSlice2_V_14_we0;
wire   [179:0] grp_accumulateHW_fu_806_glPLSlice2_V_14_d0;
wire   [5:0] grp_accumulateHW_fu_806_glPLSlice2_V_15_address0;
wire    grp_accumulateHW_fu_806_glPLSlice2_V_15_ce0;
wire    grp_accumulateHW_fu_806_glPLSlice2_V_15_we0;
wire   [179:0] grp_accumulateHW_fu_806_glPLSlice2_V_15_d0;
reg    grp_accumulateHW_fu_806_ap_ce;
wire    ap_block_state4_pp0_stage2_iter0_ignore_call10;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage2;
reg   [30:0] ap_phi_mux_p_019_rec_phi_fu_799_p4;
wire    ap_block_pp0_stage0;
reg    grp_accumulateHW_fu_806_ap_start_reg;
wire   [9:0] x_cast_cast_fu_1002_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] newIndex1_fu_1033_p1;
wire    ap_block_pp0_stage3;
reg    ap_block_pp0_stage1_01001;
wire   [0:0] tmp_fu_915_p2;
wire   [0:0] tmp_1_fu_921_p2;
wire   [0:0] tmp_2_fu_927_p2;
wire   [15:0] tmp_11_fu_1259_p2;
reg   [15:0] i_op_assign_fu_196;
wire   [15:0] localCnt_fu_1249_p2;
wire   [31:0] i_cast_fu_951_p1;
wire   [8:0] x_fu_972_p4;
wire   [9:0] tmp_9_fu_1007_p2;
wire   [179:0] tmp_6_fu_1084_p18;
wire   [179:0] tmp_8_fu_1125_p18;
wire   [179:0] tmp_7_fu_1166_p18;
wire   [31:0] tmp_12_fu_1162_p1;
wire   [31:0] tmp_13_fu_1203_p1;
wire   [16:0] tmp_16_cast_fu_1216_p1;
wire   [16:0] i_op_assign_1_fu_1220_p3;
wire   [16:0] i_op_assign_1_pn_fu_1227_p3;
wire   [31:0] i_op_assign_1_pn_cas_fu_1234_p1;
wire   [31:0] tmp1_fu_1238_p2;
wire    ap_CS_fsm_state8;
reg   [5:0] ap_NS_fsm;
wire    ap_block_state4_pp0_stage2_iter0;
wire    ap_block_pp0_stage2_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_989;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 glPLActiveSliceIdx_V = 2'd0;
#0 glCnt = 16'd0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 grp_accumulateHW_fu_806_ap_start_reg = 1'b0;
end

parseEvents_glPLScud #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice0_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice0_V_0_address0),
    .ce0(glPLSlice0_V_0_ce0),
    .we0(glPLSlice0_V_0_we0),
    .d0(grp_accumulateHW_fu_806_glPLSlice0_V_0_d0),
    .q0(glPLSlice0_V_0_q0)
);

parseEvents_glPLScud #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice0_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice0_V_1_address0),
    .ce0(glPLSlice0_V_1_ce0),
    .we0(glPLSlice0_V_1_we0),
    .d0(grp_accumulateHW_fu_806_glPLSlice0_V_1_d0),
    .q0(glPLSlice0_V_1_q0)
);

parseEvents_glPLScud #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice0_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice0_V_2_address0),
    .ce0(glPLSlice0_V_2_ce0),
    .we0(glPLSlice0_V_2_we0),
    .d0(grp_accumulateHW_fu_806_glPLSlice0_V_2_d0),
    .q0(glPLSlice0_V_2_q0)
);

parseEvents_glPLScud #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice0_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice0_V_3_address0),
    .ce0(glPLSlice0_V_3_ce0),
    .we0(glPLSlice0_V_3_we0),
    .d0(grp_accumulateHW_fu_806_glPLSlice0_V_3_d0),
    .q0(glPLSlice0_V_3_q0)
);

parseEvents_glPLScud #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice0_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice0_V_4_address0),
    .ce0(glPLSlice0_V_4_ce0),
    .we0(glPLSlice0_V_4_we0),
    .d0(grp_accumulateHW_fu_806_glPLSlice0_V_4_d0),
    .q0(glPLSlice0_V_4_q0)
);

parseEvents_glPLScud #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice0_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice0_V_5_address0),
    .ce0(glPLSlice0_V_5_ce0),
    .we0(glPLSlice0_V_5_we0),
    .d0(grp_accumulateHW_fu_806_glPLSlice0_V_5_d0),
    .q0(glPLSlice0_V_5_q0)
);

parseEvents_glPLScud #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice0_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice0_V_6_address0),
    .ce0(glPLSlice0_V_6_ce0),
    .we0(glPLSlice0_V_6_we0),
    .d0(grp_accumulateHW_fu_806_glPLSlice0_V_6_d0),
    .q0(glPLSlice0_V_6_q0)
);

parseEvents_glPLScud #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice0_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice0_V_7_address0),
    .ce0(glPLSlice0_V_7_ce0),
    .we0(glPLSlice0_V_7_we0),
    .d0(grp_accumulateHW_fu_806_glPLSlice0_V_7_d0),
    .q0(glPLSlice0_V_7_q0)
);

parseEvents_glPLScud #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice0_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice0_V_8_address0),
    .ce0(glPLSlice0_V_8_ce0),
    .we0(glPLSlice0_V_8_we0),
    .d0(grp_accumulateHW_fu_806_glPLSlice0_V_8_d0),
    .q0(glPLSlice0_V_8_q0)
);

parseEvents_glPLScud #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice0_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice0_V_9_address0),
    .ce0(glPLSlice0_V_9_ce0),
    .we0(glPLSlice0_V_9_we0),
    .d0(grp_accumulateHW_fu_806_glPLSlice0_V_9_d0),
    .q0(glPLSlice0_V_9_q0)
);

parseEvents_glPLScud #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice0_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice0_V_10_address0),
    .ce0(glPLSlice0_V_10_ce0),
    .we0(glPLSlice0_V_10_we0),
    .d0(grp_accumulateHW_fu_806_glPLSlice0_V_10_d0),
    .q0(glPLSlice0_V_10_q0)
);

parseEvents_glPLScud #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice0_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice0_V_11_address0),
    .ce0(glPLSlice0_V_11_ce0),
    .we0(glPLSlice0_V_11_we0),
    .d0(grp_accumulateHW_fu_806_glPLSlice0_V_11_d0),
    .q0(glPLSlice0_V_11_q0)
);

parseEvents_glPLScud #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice0_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice0_V_12_address0),
    .ce0(glPLSlice0_V_12_ce0),
    .we0(glPLSlice0_V_12_we0),
    .d0(grp_accumulateHW_fu_806_glPLSlice0_V_12_d0),
    .q0(glPLSlice0_V_12_q0)
);

parseEvents_glPLScud #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice0_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice0_V_13_address0),
    .ce0(glPLSlice0_V_13_ce0),
    .we0(glPLSlice0_V_13_we0),
    .d0(grp_accumulateHW_fu_806_glPLSlice0_V_13_d0),
    .q0(glPLSlice0_V_13_q0)
);

parseEvents_glPLScud #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice0_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice0_V_14_address0),
    .ce0(glPLSlice0_V_14_ce0),
    .we0(glPLSlice0_V_14_we0),
    .d0(grp_accumulateHW_fu_806_glPLSlice0_V_14_d0),
    .q0(glPLSlice0_V_14_q0)
);

parseEvents_glPLScud #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice0_V_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice0_V_15_address0),
    .ce0(glPLSlice0_V_15_ce0),
    .we0(glPLSlice0_V_15_we0),
    .d0(grp_accumulateHW_fu_806_glPLSlice0_V_15_d0),
    .q0(glPLSlice0_V_15_q0)
);

parseEvents_glPLScud #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice1_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice1_V_0_address0),
    .ce0(glPLSlice1_V_0_ce0),
    .we0(glPLSlice1_V_0_we0),
    .d0(grp_accumulateHW_fu_806_glPLSlice1_V_0_d0),
    .q0(glPLSlice1_V_0_q0)
);

parseEvents_glPLScud #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice1_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice1_V_1_address0),
    .ce0(glPLSlice1_V_1_ce0),
    .we0(glPLSlice1_V_1_we0),
    .d0(grp_accumulateHW_fu_806_glPLSlice1_V_1_d0),
    .q0(glPLSlice1_V_1_q0)
);

parseEvents_glPLScud #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice1_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice1_V_2_address0),
    .ce0(glPLSlice1_V_2_ce0),
    .we0(glPLSlice1_V_2_we0),
    .d0(grp_accumulateHW_fu_806_glPLSlice1_V_2_d0),
    .q0(glPLSlice1_V_2_q0)
);

parseEvents_glPLScud #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice1_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice1_V_3_address0),
    .ce0(glPLSlice1_V_3_ce0),
    .we0(glPLSlice1_V_3_we0),
    .d0(grp_accumulateHW_fu_806_glPLSlice1_V_3_d0),
    .q0(glPLSlice1_V_3_q0)
);

parseEvents_glPLScud #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice1_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice1_V_4_address0),
    .ce0(glPLSlice1_V_4_ce0),
    .we0(glPLSlice1_V_4_we0),
    .d0(grp_accumulateHW_fu_806_glPLSlice1_V_4_d0),
    .q0(glPLSlice1_V_4_q0)
);

parseEvents_glPLScud #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice1_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice1_V_5_address0),
    .ce0(glPLSlice1_V_5_ce0),
    .we0(glPLSlice1_V_5_we0),
    .d0(grp_accumulateHW_fu_806_glPLSlice1_V_5_d0),
    .q0(glPLSlice1_V_5_q0)
);

parseEvents_glPLScud #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice1_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice1_V_6_address0),
    .ce0(glPLSlice1_V_6_ce0),
    .we0(glPLSlice1_V_6_we0),
    .d0(grp_accumulateHW_fu_806_glPLSlice1_V_6_d0),
    .q0(glPLSlice1_V_6_q0)
);

parseEvents_glPLScud #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice1_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice1_V_7_address0),
    .ce0(glPLSlice1_V_7_ce0),
    .we0(glPLSlice1_V_7_we0),
    .d0(grp_accumulateHW_fu_806_glPLSlice1_V_7_d0),
    .q0(glPLSlice1_V_7_q0)
);

parseEvents_glPLScud #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice1_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice1_V_8_address0),
    .ce0(glPLSlice1_V_8_ce0),
    .we0(glPLSlice1_V_8_we0),
    .d0(grp_accumulateHW_fu_806_glPLSlice1_V_8_d0),
    .q0(glPLSlice1_V_8_q0)
);

parseEvents_glPLScud #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice1_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice1_V_9_address0),
    .ce0(glPLSlice1_V_9_ce0),
    .we0(glPLSlice1_V_9_we0),
    .d0(grp_accumulateHW_fu_806_glPLSlice1_V_9_d0),
    .q0(glPLSlice1_V_9_q0)
);

parseEvents_glPLScud #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice1_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice1_V_10_address0),
    .ce0(glPLSlice1_V_10_ce0),
    .we0(glPLSlice1_V_10_we0),
    .d0(grp_accumulateHW_fu_806_glPLSlice1_V_10_d0),
    .q0(glPLSlice1_V_10_q0)
);

parseEvents_glPLScud #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice1_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice1_V_11_address0),
    .ce0(glPLSlice1_V_11_ce0),
    .we0(glPLSlice1_V_11_we0),
    .d0(grp_accumulateHW_fu_806_glPLSlice1_V_11_d0),
    .q0(glPLSlice1_V_11_q0)
);

parseEvents_glPLScud #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice1_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice1_V_12_address0),
    .ce0(glPLSlice1_V_12_ce0),
    .we0(glPLSlice1_V_12_we0),
    .d0(grp_accumulateHW_fu_806_glPLSlice1_V_12_d0),
    .q0(glPLSlice1_V_12_q0)
);

parseEvents_glPLScud #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice1_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice1_V_13_address0),
    .ce0(glPLSlice1_V_13_ce0),
    .we0(glPLSlice1_V_13_we0),
    .d0(grp_accumulateHW_fu_806_glPLSlice1_V_13_d0),
    .q0(glPLSlice1_V_13_q0)
);

parseEvents_glPLScud #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice1_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice1_V_14_address0),
    .ce0(glPLSlice1_V_14_ce0),
    .we0(glPLSlice1_V_14_we0),
    .d0(grp_accumulateHW_fu_806_glPLSlice1_V_14_d0),
    .q0(glPLSlice1_V_14_q0)
);

parseEvents_glPLScud #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice1_V_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice1_V_15_address0),
    .ce0(glPLSlice1_V_15_ce0),
    .we0(glPLSlice1_V_15_we0),
    .d0(grp_accumulateHW_fu_806_glPLSlice1_V_15_d0),
    .q0(glPLSlice1_V_15_q0)
);

parseEvents_glPLScud #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice2_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice2_V_0_address0),
    .ce0(glPLSlice2_V_0_ce0),
    .we0(glPLSlice2_V_0_we0),
    .d0(grp_accumulateHW_fu_806_glPLSlice2_V_0_d0),
    .q0(glPLSlice2_V_0_q0)
);

parseEvents_glPLScud #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice2_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice2_V_1_address0),
    .ce0(glPLSlice2_V_1_ce0),
    .we0(glPLSlice2_V_1_we0),
    .d0(grp_accumulateHW_fu_806_glPLSlice2_V_1_d0),
    .q0(glPLSlice2_V_1_q0)
);

parseEvents_glPLScud #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice2_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice2_V_2_address0),
    .ce0(glPLSlice2_V_2_ce0),
    .we0(glPLSlice2_V_2_we0),
    .d0(grp_accumulateHW_fu_806_glPLSlice2_V_2_d0),
    .q0(glPLSlice2_V_2_q0)
);

parseEvents_glPLScud #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice2_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice2_V_3_address0),
    .ce0(glPLSlice2_V_3_ce0),
    .we0(glPLSlice2_V_3_we0),
    .d0(grp_accumulateHW_fu_806_glPLSlice2_V_3_d0),
    .q0(glPLSlice2_V_3_q0)
);

parseEvents_glPLScud #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice2_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice2_V_4_address0),
    .ce0(glPLSlice2_V_4_ce0),
    .we0(glPLSlice2_V_4_we0),
    .d0(grp_accumulateHW_fu_806_glPLSlice2_V_4_d0),
    .q0(glPLSlice2_V_4_q0)
);

parseEvents_glPLScud #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice2_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice2_V_5_address0),
    .ce0(glPLSlice2_V_5_ce0),
    .we0(glPLSlice2_V_5_we0),
    .d0(grp_accumulateHW_fu_806_glPLSlice2_V_5_d0),
    .q0(glPLSlice2_V_5_q0)
);

parseEvents_glPLScud #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice2_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice2_V_6_address0),
    .ce0(glPLSlice2_V_6_ce0),
    .we0(glPLSlice2_V_6_we0),
    .d0(grp_accumulateHW_fu_806_glPLSlice2_V_6_d0),
    .q0(glPLSlice2_V_6_q0)
);

parseEvents_glPLScud #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice2_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice2_V_7_address0),
    .ce0(glPLSlice2_V_7_ce0),
    .we0(glPLSlice2_V_7_we0),
    .d0(grp_accumulateHW_fu_806_glPLSlice2_V_7_d0),
    .q0(glPLSlice2_V_7_q0)
);

parseEvents_glPLScud #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice2_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice2_V_8_address0),
    .ce0(glPLSlice2_V_8_ce0),
    .we0(glPLSlice2_V_8_we0),
    .d0(grp_accumulateHW_fu_806_glPLSlice2_V_8_d0),
    .q0(glPLSlice2_V_8_q0)
);

parseEvents_glPLScud #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice2_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice2_V_9_address0),
    .ce0(glPLSlice2_V_9_ce0),
    .we0(glPLSlice2_V_9_we0),
    .d0(grp_accumulateHW_fu_806_glPLSlice2_V_9_d0),
    .q0(glPLSlice2_V_9_q0)
);

parseEvents_glPLScud #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice2_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice2_V_10_address0),
    .ce0(glPLSlice2_V_10_ce0),
    .we0(glPLSlice2_V_10_we0),
    .d0(grp_accumulateHW_fu_806_glPLSlice2_V_10_d0),
    .q0(glPLSlice2_V_10_q0)
);

parseEvents_glPLScud #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice2_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice2_V_11_address0),
    .ce0(glPLSlice2_V_11_ce0),
    .we0(glPLSlice2_V_11_we0),
    .d0(grp_accumulateHW_fu_806_glPLSlice2_V_11_d0),
    .q0(glPLSlice2_V_11_q0)
);

parseEvents_glPLScud #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice2_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice2_V_12_address0),
    .ce0(glPLSlice2_V_12_ce0),
    .we0(glPLSlice2_V_12_we0),
    .d0(grp_accumulateHW_fu_806_glPLSlice2_V_12_d0),
    .q0(glPLSlice2_V_12_q0)
);

parseEvents_glPLScud #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice2_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice2_V_13_address0),
    .ce0(glPLSlice2_V_13_ce0),
    .we0(glPLSlice2_V_13_we0),
    .d0(grp_accumulateHW_fu_806_glPLSlice2_V_13_d0),
    .q0(glPLSlice2_V_13_q0)
);

parseEvents_glPLScud #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice2_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice2_V_14_address0),
    .ce0(glPLSlice2_V_14_ce0),
    .we0(glPLSlice2_V_14_we0),
    .d0(grp_accumulateHW_fu_806_glPLSlice2_V_14_d0),
    .q0(glPLSlice2_V_14_q0)
);

parseEvents_glPLScud #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice2_V_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice2_V_15_address0),
    .ce0(glPLSlice2_V_15_ce0),
    .we0(glPLSlice2_V_15_we0),
    .d0(grp_accumulateHW_fu_806_glPLSlice2_V_15_d0),
    .q0(glPLSlice2_V_15_q0)
);

accumulateHW grp_accumulateHW_fu_806(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_accumulateHW_fu_806_ap_start),
    .ap_done(grp_accumulateHW_fu_806_ap_done),
    .ap_idle(grp_accumulateHW_fu_806_ap_idle),
    .ap_ready(grp_accumulateHW_fu_806_ap_ready),
    .x(x_cast_cast_fu_1002_p1),
    .y(grp_accumulateHW_fu_806_y),
    .pol(grp_accumulateHW_fu_806_pol),
    .glPLActiveSliceIdx_V(glPLActiveSliceIdx_V),
    .glPLSlice0_V_0_address0(grp_accumulateHW_fu_806_glPLSlice0_V_0_address0),
    .glPLSlice0_V_0_ce0(grp_accumulateHW_fu_806_glPLSlice0_V_0_ce0),
    .glPLSlice0_V_0_we0(grp_accumulateHW_fu_806_glPLSlice0_V_0_we0),
    .glPLSlice0_V_0_d0(grp_accumulateHW_fu_806_glPLSlice0_V_0_d0),
    .glPLSlice0_V_0_q0(glPLSlice0_V_0_q0),
    .glPLSlice0_V_1_address0(grp_accumulateHW_fu_806_glPLSlice0_V_1_address0),
    .glPLSlice0_V_1_ce0(grp_accumulateHW_fu_806_glPLSlice0_V_1_ce0),
    .glPLSlice0_V_1_we0(grp_accumulateHW_fu_806_glPLSlice0_V_1_we0),
    .glPLSlice0_V_1_d0(grp_accumulateHW_fu_806_glPLSlice0_V_1_d0),
    .glPLSlice0_V_1_q0(glPLSlice0_V_1_q0),
    .glPLSlice0_V_2_address0(grp_accumulateHW_fu_806_glPLSlice0_V_2_address0),
    .glPLSlice0_V_2_ce0(grp_accumulateHW_fu_806_glPLSlice0_V_2_ce0),
    .glPLSlice0_V_2_we0(grp_accumulateHW_fu_806_glPLSlice0_V_2_we0),
    .glPLSlice0_V_2_d0(grp_accumulateHW_fu_806_glPLSlice0_V_2_d0),
    .glPLSlice0_V_2_q0(glPLSlice0_V_2_q0),
    .glPLSlice0_V_3_address0(grp_accumulateHW_fu_806_glPLSlice0_V_3_address0),
    .glPLSlice0_V_3_ce0(grp_accumulateHW_fu_806_glPLSlice0_V_3_ce0),
    .glPLSlice0_V_3_we0(grp_accumulateHW_fu_806_glPLSlice0_V_3_we0),
    .glPLSlice0_V_3_d0(grp_accumulateHW_fu_806_glPLSlice0_V_3_d0),
    .glPLSlice0_V_3_q0(glPLSlice0_V_3_q0),
    .glPLSlice0_V_4_address0(grp_accumulateHW_fu_806_glPLSlice0_V_4_address0),
    .glPLSlice0_V_4_ce0(grp_accumulateHW_fu_806_glPLSlice0_V_4_ce0),
    .glPLSlice0_V_4_we0(grp_accumulateHW_fu_806_glPLSlice0_V_4_we0),
    .glPLSlice0_V_4_d0(grp_accumulateHW_fu_806_glPLSlice0_V_4_d0),
    .glPLSlice0_V_4_q0(glPLSlice0_V_4_q0),
    .glPLSlice0_V_5_address0(grp_accumulateHW_fu_806_glPLSlice0_V_5_address0),
    .glPLSlice0_V_5_ce0(grp_accumulateHW_fu_806_glPLSlice0_V_5_ce0),
    .glPLSlice0_V_5_we0(grp_accumulateHW_fu_806_glPLSlice0_V_5_we0),
    .glPLSlice0_V_5_d0(grp_accumulateHW_fu_806_glPLSlice0_V_5_d0),
    .glPLSlice0_V_5_q0(glPLSlice0_V_5_q0),
    .glPLSlice0_V_6_address0(grp_accumulateHW_fu_806_glPLSlice0_V_6_address0),
    .glPLSlice0_V_6_ce0(grp_accumulateHW_fu_806_glPLSlice0_V_6_ce0),
    .glPLSlice0_V_6_we0(grp_accumulateHW_fu_806_glPLSlice0_V_6_we0),
    .glPLSlice0_V_6_d0(grp_accumulateHW_fu_806_glPLSlice0_V_6_d0),
    .glPLSlice0_V_6_q0(glPLSlice0_V_6_q0),
    .glPLSlice0_V_7_address0(grp_accumulateHW_fu_806_glPLSlice0_V_7_address0),
    .glPLSlice0_V_7_ce0(grp_accumulateHW_fu_806_glPLSlice0_V_7_ce0),
    .glPLSlice0_V_7_we0(grp_accumulateHW_fu_806_glPLSlice0_V_7_we0),
    .glPLSlice0_V_7_d0(grp_accumulateHW_fu_806_glPLSlice0_V_7_d0),
    .glPLSlice0_V_7_q0(glPLSlice0_V_7_q0),
    .glPLSlice0_V_8_address0(grp_accumulateHW_fu_806_glPLSlice0_V_8_address0),
    .glPLSlice0_V_8_ce0(grp_accumulateHW_fu_806_glPLSlice0_V_8_ce0),
    .glPLSlice0_V_8_we0(grp_accumulateHW_fu_806_glPLSlice0_V_8_we0),
    .glPLSlice0_V_8_d0(grp_accumulateHW_fu_806_glPLSlice0_V_8_d0),
    .glPLSlice0_V_8_q0(glPLSlice0_V_8_q0),
    .glPLSlice0_V_9_address0(grp_accumulateHW_fu_806_glPLSlice0_V_9_address0),
    .glPLSlice0_V_9_ce0(grp_accumulateHW_fu_806_glPLSlice0_V_9_ce0),
    .glPLSlice0_V_9_we0(grp_accumulateHW_fu_806_glPLSlice0_V_9_we0),
    .glPLSlice0_V_9_d0(grp_accumulateHW_fu_806_glPLSlice0_V_9_d0),
    .glPLSlice0_V_9_q0(glPLSlice0_V_9_q0),
    .glPLSlice0_V_10_address0(grp_accumulateHW_fu_806_glPLSlice0_V_10_address0),
    .glPLSlice0_V_10_ce0(grp_accumulateHW_fu_806_glPLSlice0_V_10_ce0),
    .glPLSlice0_V_10_we0(grp_accumulateHW_fu_806_glPLSlice0_V_10_we0),
    .glPLSlice0_V_10_d0(grp_accumulateHW_fu_806_glPLSlice0_V_10_d0),
    .glPLSlice0_V_10_q0(glPLSlice0_V_10_q0),
    .glPLSlice0_V_11_address0(grp_accumulateHW_fu_806_glPLSlice0_V_11_address0),
    .glPLSlice0_V_11_ce0(grp_accumulateHW_fu_806_glPLSlice0_V_11_ce0),
    .glPLSlice0_V_11_we0(grp_accumulateHW_fu_806_glPLSlice0_V_11_we0),
    .glPLSlice0_V_11_d0(grp_accumulateHW_fu_806_glPLSlice0_V_11_d0),
    .glPLSlice0_V_11_q0(glPLSlice0_V_11_q0),
    .glPLSlice0_V_12_address0(grp_accumulateHW_fu_806_glPLSlice0_V_12_address0),
    .glPLSlice0_V_12_ce0(grp_accumulateHW_fu_806_glPLSlice0_V_12_ce0),
    .glPLSlice0_V_12_we0(grp_accumulateHW_fu_806_glPLSlice0_V_12_we0),
    .glPLSlice0_V_12_d0(grp_accumulateHW_fu_806_glPLSlice0_V_12_d0),
    .glPLSlice0_V_12_q0(glPLSlice0_V_12_q0),
    .glPLSlice0_V_13_address0(grp_accumulateHW_fu_806_glPLSlice0_V_13_address0),
    .glPLSlice0_V_13_ce0(grp_accumulateHW_fu_806_glPLSlice0_V_13_ce0),
    .glPLSlice0_V_13_we0(grp_accumulateHW_fu_806_glPLSlice0_V_13_we0),
    .glPLSlice0_V_13_d0(grp_accumulateHW_fu_806_glPLSlice0_V_13_d0),
    .glPLSlice0_V_13_q0(glPLSlice0_V_13_q0),
    .glPLSlice0_V_14_address0(grp_accumulateHW_fu_806_glPLSlice0_V_14_address0),
    .glPLSlice0_V_14_ce0(grp_accumulateHW_fu_806_glPLSlice0_V_14_ce0),
    .glPLSlice0_V_14_we0(grp_accumulateHW_fu_806_glPLSlice0_V_14_we0),
    .glPLSlice0_V_14_d0(grp_accumulateHW_fu_806_glPLSlice0_V_14_d0),
    .glPLSlice0_V_14_q0(glPLSlice0_V_14_q0),
    .glPLSlice0_V_15_address0(grp_accumulateHW_fu_806_glPLSlice0_V_15_address0),
    .glPLSlice0_V_15_ce0(grp_accumulateHW_fu_806_glPLSlice0_V_15_ce0),
    .glPLSlice0_V_15_we0(grp_accumulateHW_fu_806_glPLSlice0_V_15_we0),
    .glPLSlice0_V_15_d0(grp_accumulateHW_fu_806_glPLSlice0_V_15_d0),
    .glPLSlice0_V_15_q0(glPLSlice0_V_15_q0),
    .glPLSlice1_V_0_address0(grp_accumulateHW_fu_806_glPLSlice1_V_0_address0),
    .glPLSlice1_V_0_ce0(grp_accumulateHW_fu_806_glPLSlice1_V_0_ce0),
    .glPLSlice1_V_0_we0(grp_accumulateHW_fu_806_glPLSlice1_V_0_we0),
    .glPLSlice1_V_0_d0(grp_accumulateHW_fu_806_glPLSlice1_V_0_d0),
    .glPLSlice1_V_0_q0(glPLSlice1_V_0_q0),
    .glPLSlice1_V_1_address0(grp_accumulateHW_fu_806_glPLSlice1_V_1_address0),
    .glPLSlice1_V_1_ce0(grp_accumulateHW_fu_806_glPLSlice1_V_1_ce0),
    .glPLSlice1_V_1_we0(grp_accumulateHW_fu_806_glPLSlice1_V_1_we0),
    .glPLSlice1_V_1_d0(grp_accumulateHW_fu_806_glPLSlice1_V_1_d0),
    .glPLSlice1_V_1_q0(glPLSlice1_V_1_q0),
    .glPLSlice1_V_2_address0(grp_accumulateHW_fu_806_glPLSlice1_V_2_address0),
    .glPLSlice1_V_2_ce0(grp_accumulateHW_fu_806_glPLSlice1_V_2_ce0),
    .glPLSlice1_V_2_we0(grp_accumulateHW_fu_806_glPLSlice1_V_2_we0),
    .glPLSlice1_V_2_d0(grp_accumulateHW_fu_806_glPLSlice1_V_2_d0),
    .glPLSlice1_V_2_q0(glPLSlice1_V_2_q0),
    .glPLSlice1_V_3_address0(grp_accumulateHW_fu_806_glPLSlice1_V_3_address0),
    .glPLSlice1_V_3_ce0(grp_accumulateHW_fu_806_glPLSlice1_V_3_ce0),
    .glPLSlice1_V_3_we0(grp_accumulateHW_fu_806_glPLSlice1_V_3_we0),
    .glPLSlice1_V_3_d0(grp_accumulateHW_fu_806_glPLSlice1_V_3_d0),
    .glPLSlice1_V_3_q0(glPLSlice1_V_3_q0),
    .glPLSlice1_V_4_address0(grp_accumulateHW_fu_806_glPLSlice1_V_4_address0),
    .glPLSlice1_V_4_ce0(grp_accumulateHW_fu_806_glPLSlice1_V_4_ce0),
    .glPLSlice1_V_4_we0(grp_accumulateHW_fu_806_glPLSlice1_V_4_we0),
    .glPLSlice1_V_4_d0(grp_accumulateHW_fu_806_glPLSlice1_V_4_d0),
    .glPLSlice1_V_4_q0(glPLSlice1_V_4_q0),
    .glPLSlice1_V_5_address0(grp_accumulateHW_fu_806_glPLSlice1_V_5_address0),
    .glPLSlice1_V_5_ce0(grp_accumulateHW_fu_806_glPLSlice1_V_5_ce0),
    .glPLSlice1_V_5_we0(grp_accumulateHW_fu_806_glPLSlice1_V_5_we0),
    .glPLSlice1_V_5_d0(grp_accumulateHW_fu_806_glPLSlice1_V_5_d0),
    .glPLSlice1_V_5_q0(glPLSlice1_V_5_q0),
    .glPLSlice1_V_6_address0(grp_accumulateHW_fu_806_glPLSlice1_V_6_address0),
    .glPLSlice1_V_6_ce0(grp_accumulateHW_fu_806_glPLSlice1_V_6_ce0),
    .glPLSlice1_V_6_we0(grp_accumulateHW_fu_806_glPLSlice1_V_6_we0),
    .glPLSlice1_V_6_d0(grp_accumulateHW_fu_806_glPLSlice1_V_6_d0),
    .glPLSlice1_V_6_q0(glPLSlice1_V_6_q0),
    .glPLSlice1_V_7_address0(grp_accumulateHW_fu_806_glPLSlice1_V_7_address0),
    .glPLSlice1_V_7_ce0(grp_accumulateHW_fu_806_glPLSlice1_V_7_ce0),
    .glPLSlice1_V_7_we0(grp_accumulateHW_fu_806_glPLSlice1_V_7_we0),
    .glPLSlice1_V_7_d0(grp_accumulateHW_fu_806_glPLSlice1_V_7_d0),
    .glPLSlice1_V_7_q0(glPLSlice1_V_7_q0),
    .glPLSlice1_V_8_address0(grp_accumulateHW_fu_806_glPLSlice1_V_8_address0),
    .glPLSlice1_V_8_ce0(grp_accumulateHW_fu_806_glPLSlice1_V_8_ce0),
    .glPLSlice1_V_8_we0(grp_accumulateHW_fu_806_glPLSlice1_V_8_we0),
    .glPLSlice1_V_8_d0(grp_accumulateHW_fu_806_glPLSlice1_V_8_d0),
    .glPLSlice1_V_8_q0(glPLSlice1_V_8_q0),
    .glPLSlice1_V_9_address0(grp_accumulateHW_fu_806_glPLSlice1_V_9_address0),
    .glPLSlice1_V_9_ce0(grp_accumulateHW_fu_806_glPLSlice1_V_9_ce0),
    .glPLSlice1_V_9_we0(grp_accumulateHW_fu_806_glPLSlice1_V_9_we0),
    .glPLSlice1_V_9_d0(grp_accumulateHW_fu_806_glPLSlice1_V_9_d0),
    .glPLSlice1_V_9_q0(glPLSlice1_V_9_q0),
    .glPLSlice1_V_10_address0(grp_accumulateHW_fu_806_glPLSlice1_V_10_address0),
    .glPLSlice1_V_10_ce0(grp_accumulateHW_fu_806_glPLSlice1_V_10_ce0),
    .glPLSlice1_V_10_we0(grp_accumulateHW_fu_806_glPLSlice1_V_10_we0),
    .glPLSlice1_V_10_d0(grp_accumulateHW_fu_806_glPLSlice1_V_10_d0),
    .glPLSlice1_V_10_q0(glPLSlice1_V_10_q0),
    .glPLSlice1_V_11_address0(grp_accumulateHW_fu_806_glPLSlice1_V_11_address0),
    .glPLSlice1_V_11_ce0(grp_accumulateHW_fu_806_glPLSlice1_V_11_ce0),
    .glPLSlice1_V_11_we0(grp_accumulateHW_fu_806_glPLSlice1_V_11_we0),
    .glPLSlice1_V_11_d0(grp_accumulateHW_fu_806_glPLSlice1_V_11_d0),
    .glPLSlice1_V_11_q0(glPLSlice1_V_11_q0),
    .glPLSlice1_V_12_address0(grp_accumulateHW_fu_806_glPLSlice1_V_12_address0),
    .glPLSlice1_V_12_ce0(grp_accumulateHW_fu_806_glPLSlice1_V_12_ce0),
    .glPLSlice1_V_12_we0(grp_accumulateHW_fu_806_glPLSlice1_V_12_we0),
    .glPLSlice1_V_12_d0(grp_accumulateHW_fu_806_glPLSlice1_V_12_d0),
    .glPLSlice1_V_12_q0(glPLSlice1_V_12_q0),
    .glPLSlice1_V_13_address0(grp_accumulateHW_fu_806_glPLSlice1_V_13_address0),
    .glPLSlice1_V_13_ce0(grp_accumulateHW_fu_806_glPLSlice1_V_13_ce0),
    .glPLSlice1_V_13_we0(grp_accumulateHW_fu_806_glPLSlice1_V_13_we0),
    .glPLSlice1_V_13_d0(grp_accumulateHW_fu_806_glPLSlice1_V_13_d0),
    .glPLSlice1_V_13_q0(glPLSlice1_V_13_q0),
    .glPLSlice1_V_14_address0(grp_accumulateHW_fu_806_glPLSlice1_V_14_address0),
    .glPLSlice1_V_14_ce0(grp_accumulateHW_fu_806_glPLSlice1_V_14_ce0),
    .glPLSlice1_V_14_we0(grp_accumulateHW_fu_806_glPLSlice1_V_14_we0),
    .glPLSlice1_V_14_d0(grp_accumulateHW_fu_806_glPLSlice1_V_14_d0),
    .glPLSlice1_V_14_q0(glPLSlice1_V_14_q0),
    .glPLSlice1_V_15_address0(grp_accumulateHW_fu_806_glPLSlice1_V_15_address0),
    .glPLSlice1_V_15_ce0(grp_accumulateHW_fu_806_glPLSlice1_V_15_ce0),
    .glPLSlice1_V_15_we0(grp_accumulateHW_fu_806_glPLSlice1_V_15_we0),
    .glPLSlice1_V_15_d0(grp_accumulateHW_fu_806_glPLSlice1_V_15_d0),
    .glPLSlice1_V_15_q0(glPLSlice1_V_15_q0),
    .glPLSlice2_V_0_address0(grp_accumulateHW_fu_806_glPLSlice2_V_0_address0),
    .glPLSlice2_V_0_ce0(grp_accumulateHW_fu_806_glPLSlice2_V_0_ce0),
    .glPLSlice2_V_0_we0(grp_accumulateHW_fu_806_glPLSlice2_V_0_we0),
    .glPLSlice2_V_0_d0(grp_accumulateHW_fu_806_glPLSlice2_V_0_d0),
    .glPLSlice2_V_0_q0(glPLSlice2_V_0_q0),
    .glPLSlice2_V_1_address0(grp_accumulateHW_fu_806_glPLSlice2_V_1_address0),
    .glPLSlice2_V_1_ce0(grp_accumulateHW_fu_806_glPLSlice2_V_1_ce0),
    .glPLSlice2_V_1_we0(grp_accumulateHW_fu_806_glPLSlice2_V_1_we0),
    .glPLSlice2_V_1_d0(grp_accumulateHW_fu_806_glPLSlice2_V_1_d0),
    .glPLSlice2_V_1_q0(glPLSlice2_V_1_q0),
    .glPLSlice2_V_2_address0(grp_accumulateHW_fu_806_glPLSlice2_V_2_address0),
    .glPLSlice2_V_2_ce0(grp_accumulateHW_fu_806_glPLSlice2_V_2_ce0),
    .glPLSlice2_V_2_we0(grp_accumulateHW_fu_806_glPLSlice2_V_2_we0),
    .glPLSlice2_V_2_d0(grp_accumulateHW_fu_806_glPLSlice2_V_2_d0),
    .glPLSlice2_V_2_q0(glPLSlice2_V_2_q0),
    .glPLSlice2_V_3_address0(grp_accumulateHW_fu_806_glPLSlice2_V_3_address0),
    .glPLSlice2_V_3_ce0(grp_accumulateHW_fu_806_glPLSlice2_V_3_ce0),
    .glPLSlice2_V_3_we0(grp_accumulateHW_fu_806_glPLSlice2_V_3_we0),
    .glPLSlice2_V_3_d0(grp_accumulateHW_fu_806_glPLSlice2_V_3_d0),
    .glPLSlice2_V_3_q0(glPLSlice2_V_3_q0),
    .glPLSlice2_V_4_address0(grp_accumulateHW_fu_806_glPLSlice2_V_4_address0),
    .glPLSlice2_V_4_ce0(grp_accumulateHW_fu_806_glPLSlice2_V_4_ce0),
    .glPLSlice2_V_4_we0(grp_accumulateHW_fu_806_glPLSlice2_V_4_we0),
    .glPLSlice2_V_4_d0(grp_accumulateHW_fu_806_glPLSlice2_V_4_d0),
    .glPLSlice2_V_4_q0(glPLSlice2_V_4_q0),
    .glPLSlice2_V_5_address0(grp_accumulateHW_fu_806_glPLSlice2_V_5_address0),
    .glPLSlice2_V_5_ce0(grp_accumulateHW_fu_806_glPLSlice2_V_5_ce0),
    .glPLSlice2_V_5_we0(grp_accumulateHW_fu_806_glPLSlice2_V_5_we0),
    .glPLSlice2_V_5_d0(grp_accumulateHW_fu_806_glPLSlice2_V_5_d0),
    .glPLSlice2_V_5_q0(glPLSlice2_V_5_q0),
    .glPLSlice2_V_6_address0(grp_accumulateHW_fu_806_glPLSlice2_V_6_address0),
    .glPLSlice2_V_6_ce0(grp_accumulateHW_fu_806_glPLSlice2_V_6_ce0),
    .glPLSlice2_V_6_we0(grp_accumulateHW_fu_806_glPLSlice2_V_6_we0),
    .glPLSlice2_V_6_d0(grp_accumulateHW_fu_806_glPLSlice2_V_6_d0),
    .glPLSlice2_V_6_q0(glPLSlice2_V_6_q0),
    .glPLSlice2_V_7_address0(grp_accumulateHW_fu_806_glPLSlice2_V_7_address0),
    .glPLSlice2_V_7_ce0(grp_accumulateHW_fu_806_glPLSlice2_V_7_ce0),
    .glPLSlice2_V_7_we0(grp_accumulateHW_fu_806_glPLSlice2_V_7_we0),
    .glPLSlice2_V_7_d0(grp_accumulateHW_fu_806_glPLSlice2_V_7_d0),
    .glPLSlice2_V_7_q0(glPLSlice2_V_7_q0),
    .glPLSlice2_V_8_address0(grp_accumulateHW_fu_806_glPLSlice2_V_8_address0),
    .glPLSlice2_V_8_ce0(grp_accumulateHW_fu_806_glPLSlice2_V_8_ce0),
    .glPLSlice2_V_8_we0(grp_accumulateHW_fu_806_glPLSlice2_V_8_we0),
    .glPLSlice2_V_8_d0(grp_accumulateHW_fu_806_glPLSlice2_V_8_d0),
    .glPLSlice2_V_8_q0(glPLSlice2_V_8_q0),
    .glPLSlice2_V_9_address0(grp_accumulateHW_fu_806_glPLSlice2_V_9_address0),
    .glPLSlice2_V_9_ce0(grp_accumulateHW_fu_806_glPLSlice2_V_9_ce0),
    .glPLSlice2_V_9_we0(grp_accumulateHW_fu_806_glPLSlice2_V_9_we0),
    .glPLSlice2_V_9_d0(grp_accumulateHW_fu_806_glPLSlice2_V_9_d0),
    .glPLSlice2_V_9_q0(glPLSlice2_V_9_q0),
    .glPLSlice2_V_10_address0(grp_accumulateHW_fu_806_glPLSlice2_V_10_address0),
    .glPLSlice2_V_10_ce0(grp_accumulateHW_fu_806_glPLSlice2_V_10_ce0),
    .glPLSlice2_V_10_we0(grp_accumulateHW_fu_806_glPLSlice2_V_10_we0),
    .glPLSlice2_V_10_d0(grp_accumulateHW_fu_806_glPLSlice2_V_10_d0),
    .glPLSlice2_V_10_q0(glPLSlice2_V_10_q0),
    .glPLSlice2_V_11_address0(grp_accumulateHW_fu_806_glPLSlice2_V_11_address0),
    .glPLSlice2_V_11_ce0(grp_accumulateHW_fu_806_glPLSlice2_V_11_ce0),
    .glPLSlice2_V_11_we0(grp_accumulateHW_fu_806_glPLSlice2_V_11_we0),
    .glPLSlice2_V_11_d0(grp_accumulateHW_fu_806_glPLSlice2_V_11_d0),
    .glPLSlice2_V_11_q0(glPLSlice2_V_11_q0),
    .glPLSlice2_V_12_address0(grp_accumulateHW_fu_806_glPLSlice2_V_12_address0),
    .glPLSlice2_V_12_ce0(grp_accumulateHW_fu_806_glPLSlice2_V_12_ce0),
    .glPLSlice2_V_12_we0(grp_accumulateHW_fu_806_glPLSlice2_V_12_we0),
    .glPLSlice2_V_12_d0(grp_accumulateHW_fu_806_glPLSlice2_V_12_d0),
    .glPLSlice2_V_12_q0(glPLSlice2_V_12_q0),
    .glPLSlice2_V_13_address0(grp_accumulateHW_fu_806_glPLSlice2_V_13_address0),
    .glPLSlice2_V_13_ce0(grp_accumulateHW_fu_806_glPLSlice2_V_13_ce0),
    .glPLSlice2_V_13_we0(grp_accumulateHW_fu_806_glPLSlice2_V_13_we0),
    .glPLSlice2_V_13_d0(grp_accumulateHW_fu_806_glPLSlice2_V_13_d0),
    .glPLSlice2_V_13_q0(glPLSlice2_V_13_q0),
    .glPLSlice2_V_14_address0(grp_accumulateHW_fu_806_glPLSlice2_V_14_address0),
    .glPLSlice2_V_14_ce0(grp_accumulateHW_fu_806_glPLSlice2_V_14_ce0),
    .glPLSlice2_V_14_we0(grp_accumulateHW_fu_806_glPLSlice2_V_14_we0),
    .glPLSlice2_V_14_d0(grp_accumulateHW_fu_806_glPLSlice2_V_14_d0),
    .glPLSlice2_V_14_q0(glPLSlice2_V_14_q0),
    .glPLSlice2_V_15_address0(grp_accumulateHW_fu_806_glPLSlice2_V_15_address0),
    .glPLSlice2_V_15_ce0(grp_accumulateHW_fu_806_glPLSlice2_V_15_ce0),
    .glPLSlice2_V_15_we0(grp_accumulateHW_fu_806_glPLSlice2_V_15_we0),
    .glPLSlice2_V_15_d0(grp_accumulateHW_fu_806_glPLSlice2_V_15_d0),
    .glPLSlice2_V_15_q0(glPLSlice2_V_15_q0),
    .ap_ce(grp_accumulateHW_fu_806_ap_ce)
);

parseEvents_mux_1bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 180 ),
    .din1_WIDTH( 180 ),
    .din2_WIDTH( 180 ),
    .din3_WIDTH( 180 ),
    .din4_WIDTH( 180 ),
    .din5_WIDTH( 180 ),
    .din6_WIDTH( 180 ),
    .din7_WIDTH( 180 ),
    .din8_WIDTH( 180 ),
    .din9_WIDTH( 180 ),
    .din10_WIDTH( 180 ),
    .din11_WIDTH( 180 ),
    .din12_WIDTH( 180 ),
    .din13_WIDTH( 180 ),
    .din14_WIDTH( 180 ),
    .din15_WIDTH( 180 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 180 ))
parseEvents_mux_1bkb_U57(
    .din0(glPLSlice0_V_1_q0),
    .din1(glPLSlice0_V_2_q0),
    .din2(glPLSlice0_V_3_q0),
    .din3(glPLSlice0_V_4_q0),
    .din4(glPLSlice0_V_5_q0),
    .din5(glPLSlice0_V_6_q0),
    .din6(glPLSlice0_V_7_q0),
    .din7(glPLSlice0_V_8_q0),
    .din8(glPLSlice0_V_9_q0),
    .din9(glPLSlice0_V_10_q0),
    .din10(glPLSlice0_V_11_q0),
    .din11(glPLSlice0_V_12_q0),
    .din12(glPLSlice0_V_13_q0),
    .din13(glPLSlice0_V_14_q0),
    .din14(glPLSlice0_V_15_q0),
    .din15(glPLSlice0_V_0_q0),
    .din16(arrayNo_reg_1316),
    .dout(tmp_6_fu_1084_p18)
);

parseEvents_mux_1bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 180 ),
    .din1_WIDTH( 180 ),
    .din2_WIDTH( 180 ),
    .din3_WIDTH( 180 ),
    .din4_WIDTH( 180 ),
    .din5_WIDTH( 180 ),
    .din6_WIDTH( 180 ),
    .din7_WIDTH( 180 ),
    .din8_WIDTH( 180 ),
    .din9_WIDTH( 180 ),
    .din10_WIDTH( 180 ),
    .din11_WIDTH( 180 ),
    .din12_WIDTH( 180 ),
    .din13_WIDTH( 180 ),
    .din14_WIDTH( 180 ),
    .din15_WIDTH( 180 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 180 ))
parseEvents_mux_1bkb_U58(
    .din0(glPLSlice1_V_1_q0),
    .din1(glPLSlice1_V_2_q0),
    .din2(glPLSlice1_V_3_q0),
    .din3(glPLSlice1_V_4_q0),
    .din4(glPLSlice1_V_5_q0),
    .din5(glPLSlice1_V_6_q0),
    .din6(glPLSlice1_V_7_q0),
    .din7(glPLSlice1_V_8_q0),
    .din8(glPLSlice1_V_9_q0),
    .din9(glPLSlice1_V_10_q0),
    .din10(glPLSlice1_V_11_q0),
    .din11(glPLSlice1_V_12_q0),
    .din12(glPLSlice1_V_13_q0),
    .din13(glPLSlice1_V_14_q0),
    .din14(glPLSlice1_V_15_q0),
    .din15(glPLSlice1_V_0_q0),
    .din16(arrayNo_reg_1316),
    .dout(tmp_8_fu_1125_p18)
);

parseEvents_mux_1bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 180 ),
    .din1_WIDTH( 180 ),
    .din2_WIDTH( 180 ),
    .din3_WIDTH( 180 ),
    .din4_WIDTH( 180 ),
    .din5_WIDTH( 180 ),
    .din6_WIDTH( 180 ),
    .din7_WIDTH( 180 ),
    .din8_WIDTH( 180 ),
    .din9_WIDTH( 180 ),
    .din10_WIDTH( 180 ),
    .din11_WIDTH( 180 ),
    .din12_WIDTH( 180 ),
    .din13_WIDTH( 180 ),
    .din14_WIDTH( 180 ),
    .din15_WIDTH( 180 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 180 ))
parseEvents_mux_1bkb_U59(
    .din0(glPLSlice2_V_1_q0),
    .din1(glPLSlice2_V_2_q0),
    .din2(glPLSlice2_V_3_q0),
    .din3(glPLSlice2_V_4_q0),
    .din4(glPLSlice2_V_5_q0),
    .din5(glPLSlice2_V_6_q0),
    .din6(glPLSlice2_V_7_q0),
    .din7(glPLSlice2_V_8_q0),
    .din8(glPLSlice2_V_9_q0),
    .din9(glPLSlice2_V_10_q0),
    .din10(glPLSlice2_V_11_q0),
    .din11(glPLSlice2_V_12_q0),
    .din12(glPLSlice2_V_13_q0),
    .din13(glPLSlice2_V_14_q0),
    .din14(glPLSlice2_V_15_q0),
    .din15(glPLSlice2_V_0_q0),
    .din16(arrayNo_reg_1316),
    .dout(tmp_7_fu_1166_p18)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state2) & (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
        end else if ((((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_accumulateHW_fu_806_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_3_fu_955_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            grp_accumulateHW_fu_806_ap_start_reg <= 1'b1;
        end else if ((grp_accumulateHW_fu_806_ap_ready == 1'b1)) begin
            grp_accumulateHW_fu_806_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        if ((tmp_fu_915_p2 == 1'd1)) begin
            glPLActiveSliceIdx_V <= 2'd1;
        end else if (((tmp_fu_915_p2 == 1'd0) & (tmp_1_fu_921_p2 == 1'd1))) begin
            glPLActiveSliceIdx_V <= 2'd2;
        end else if ((1'b1 == ap_condition_989)) begin
            glPLActiveSliceIdx_V <= 2'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        p_019_rec_reg_795 <= i_reg_1300;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        p_019_rec_reg_795 <= 31'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        arrayNo_reg_1316 <= {{data_dout[20:17]}};
        newIndex_reg_1323 <= {{tmp_9_fu_1007_p2[9:4]}};
        y_reg_1310 <= {{data_dout[10:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_3_reg_1296_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        glCnt <= tmp_11_fu_1259_p2;
        i_op_assign_fu_196 <= localCnt_fu_1249_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        i_reg_1300 <= i_fu_960_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp2_reg_1573 <= tmp2_fu_1207_p2;
        tmp_10_reg_1568 <= tmp_10_fu_1121_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_3_reg_1296 <= tmp_3_fu_955_p2;
        tmp_3_reg_1296_pp0_iter1_reg <= tmp_3_reg_1296;
        tmp_5_reg_1305_pp0_iter1_reg <= tmp_5_reg_1305;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_3_fu_955_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_5_reg_1305 <= tmp_5_fu_966_p2;
    end
end

always @ (*) begin
    if ((tmp_3_fu_955_p2 == 1'd0)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_p_019_rec_phi_fu_799_p4 = i_reg_1300;
    end else begin
        ap_phi_mux_p_019_rec_phi_fu_799_p4 = p_019_rec_reg_795;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_blk_n = data_empty_n;
    end else begin
        data_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_3_reg_1296 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_read = 1'b1;
    end else begin
        data_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_3_reg_1296_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        eventSlice_blk_n = eventSlice_full_n;
    end else begin
        eventSlice_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_3_reg_1296_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        eventSlice_write = 1'b1;
    end else begin
        eventSlice_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice0_V_0_address0 = newIndex1_fu_1033_p1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_0_address0 = grp_accumulateHW_fu_806_glPLSlice0_V_0_address0;
    end else begin
        glPLSlice0_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice0_V_0_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_0_ce0 = grp_accumulateHW_fu_806_glPLSlice0_V_0_ce0;
    end else begin
        glPLSlice0_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_0_we0 = grp_accumulateHW_fu_806_glPLSlice0_V_0_we0;
    end else begin
        glPLSlice0_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice0_V_10_address0 = newIndex1_fu_1033_p1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_10_address0 = grp_accumulateHW_fu_806_glPLSlice0_V_10_address0;
    end else begin
        glPLSlice0_V_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice0_V_10_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_10_ce0 = grp_accumulateHW_fu_806_glPLSlice0_V_10_ce0;
    end else begin
        glPLSlice0_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_10_we0 = grp_accumulateHW_fu_806_glPLSlice0_V_10_we0;
    end else begin
        glPLSlice0_V_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice0_V_11_address0 = newIndex1_fu_1033_p1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_11_address0 = grp_accumulateHW_fu_806_glPLSlice0_V_11_address0;
    end else begin
        glPLSlice0_V_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice0_V_11_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_11_ce0 = grp_accumulateHW_fu_806_glPLSlice0_V_11_ce0;
    end else begin
        glPLSlice0_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_11_we0 = grp_accumulateHW_fu_806_glPLSlice0_V_11_we0;
    end else begin
        glPLSlice0_V_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice0_V_12_address0 = newIndex1_fu_1033_p1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_12_address0 = grp_accumulateHW_fu_806_glPLSlice0_V_12_address0;
    end else begin
        glPLSlice0_V_12_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice0_V_12_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_12_ce0 = grp_accumulateHW_fu_806_glPLSlice0_V_12_ce0;
    end else begin
        glPLSlice0_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_12_we0 = grp_accumulateHW_fu_806_glPLSlice0_V_12_we0;
    end else begin
        glPLSlice0_V_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice0_V_13_address0 = newIndex1_fu_1033_p1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_13_address0 = grp_accumulateHW_fu_806_glPLSlice0_V_13_address0;
    end else begin
        glPLSlice0_V_13_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice0_V_13_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_13_ce0 = grp_accumulateHW_fu_806_glPLSlice0_V_13_ce0;
    end else begin
        glPLSlice0_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_13_we0 = grp_accumulateHW_fu_806_glPLSlice0_V_13_we0;
    end else begin
        glPLSlice0_V_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice0_V_14_address0 = newIndex1_fu_1033_p1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_14_address0 = grp_accumulateHW_fu_806_glPLSlice0_V_14_address0;
    end else begin
        glPLSlice0_V_14_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice0_V_14_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_14_ce0 = grp_accumulateHW_fu_806_glPLSlice0_V_14_ce0;
    end else begin
        glPLSlice0_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_14_we0 = grp_accumulateHW_fu_806_glPLSlice0_V_14_we0;
    end else begin
        glPLSlice0_V_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice0_V_15_address0 = newIndex1_fu_1033_p1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_15_address0 = grp_accumulateHW_fu_806_glPLSlice0_V_15_address0;
    end else begin
        glPLSlice0_V_15_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice0_V_15_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_15_ce0 = grp_accumulateHW_fu_806_glPLSlice0_V_15_ce0;
    end else begin
        glPLSlice0_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_15_we0 = grp_accumulateHW_fu_806_glPLSlice0_V_15_we0;
    end else begin
        glPLSlice0_V_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice0_V_1_address0 = newIndex1_fu_1033_p1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_1_address0 = grp_accumulateHW_fu_806_glPLSlice0_V_1_address0;
    end else begin
        glPLSlice0_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice0_V_1_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_1_ce0 = grp_accumulateHW_fu_806_glPLSlice0_V_1_ce0;
    end else begin
        glPLSlice0_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_1_we0 = grp_accumulateHW_fu_806_glPLSlice0_V_1_we0;
    end else begin
        glPLSlice0_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice0_V_2_address0 = newIndex1_fu_1033_p1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_2_address0 = grp_accumulateHW_fu_806_glPLSlice0_V_2_address0;
    end else begin
        glPLSlice0_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice0_V_2_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_2_ce0 = grp_accumulateHW_fu_806_glPLSlice0_V_2_ce0;
    end else begin
        glPLSlice0_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_2_we0 = grp_accumulateHW_fu_806_glPLSlice0_V_2_we0;
    end else begin
        glPLSlice0_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice0_V_3_address0 = newIndex1_fu_1033_p1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_3_address0 = grp_accumulateHW_fu_806_glPLSlice0_V_3_address0;
    end else begin
        glPLSlice0_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice0_V_3_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_3_ce0 = grp_accumulateHW_fu_806_glPLSlice0_V_3_ce0;
    end else begin
        glPLSlice0_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_3_we0 = grp_accumulateHW_fu_806_glPLSlice0_V_3_we0;
    end else begin
        glPLSlice0_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice0_V_4_address0 = newIndex1_fu_1033_p1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_4_address0 = grp_accumulateHW_fu_806_glPLSlice0_V_4_address0;
    end else begin
        glPLSlice0_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice0_V_4_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_4_ce0 = grp_accumulateHW_fu_806_glPLSlice0_V_4_ce0;
    end else begin
        glPLSlice0_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_4_we0 = grp_accumulateHW_fu_806_glPLSlice0_V_4_we0;
    end else begin
        glPLSlice0_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice0_V_5_address0 = newIndex1_fu_1033_p1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_5_address0 = grp_accumulateHW_fu_806_glPLSlice0_V_5_address0;
    end else begin
        glPLSlice0_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice0_V_5_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_5_ce0 = grp_accumulateHW_fu_806_glPLSlice0_V_5_ce0;
    end else begin
        glPLSlice0_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_5_we0 = grp_accumulateHW_fu_806_glPLSlice0_V_5_we0;
    end else begin
        glPLSlice0_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice0_V_6_address0 = newIndex1_fu_1033_p1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_6_address0 = grp_accumulateHW_fu_806_glPLSlice0_V_6_address0;
    end else begin
        glPLSlice0_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice0_V_6_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_6_ce0 = grp_accumulateHW_fu_806_glPLSlice0_V_6_ce0;
    end else begin
        glPLSlice0_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_6_we0 = grp_accumulateHW_fu_806_glPLSlice0_V_6_we0;
    end else begin
        glPLSlice0_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice0_V_7_address0 = newIndex1_fu_1033_p1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_7_address0 = grp_accumulateHW_fu_806_glPLSlice0_V_7_address0;
    end else begin
        glPLSlice0_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice0_V_7_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_7_ce0 = grp_accumulateHW_fu_806_glPLSlice0_V_7_ce0;
    end else begin
        glPLSlice0_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_7_we0 = grp_accumulateHW_fu_806_glPLSlice0_V_7_we0;
    end else begin
        glPLSlice0_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice0_V_8_address0 = newIndex1_fu_1033_p1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_8_address0 = grp_accumulateHW_fu_806_glPLSlice0_V_8_address0;
    end else begin
        glPLSlice0_V_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice0_V_8_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_8_ce0 = grp_accumulateHW_fu_806_glPLSlice0_V_8_ce0;
    end else begin
        glPLSlice0_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_8_we0 = grp_accumulateHW_fu_806_glPLSlice0_V_8_we0;
    end else begin
        glPLSlice0_V_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice0_V_9_address0 = newIndex1_fu_1033_p1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_9_address0 = grp_accumulateHW_fu_806_glPLSlice0_V_9_address0;
    end else begin
        glPLSlice0_V_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice0_V_9_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_9_ce0 = grp_accumulateHW_fu_806_glPLSlice0_V_9_ce0;
    end else begin
        glPLSlice0_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_9_we0 = grp_accumulateHW_fu_806_glPLSlice0_V_9_we0;
    end else begin
        glPLSlice0_V_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice1_V_0_address0 = newIndex1_fu_1033_p1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_0_address0 = grp_accumulateHW_fu_806_glPLSlice1_V_0_address0;
    end else begin
        glPLSlice1_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice1_V_0_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_0_ce0 = grp_accumulateHW_fu_806_glPLSlice1_V_0_ce0;
    end else begin
        glPLSlice1_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_0_we0 = grp_accumulateHW_fu_806_glPLSlice1_V_0_we0;
    end else begin
        glPLSlice1_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice1_V_10_address0 = newIndex1_fu_1033_p1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_10_address0 = grp_accumulateHW_fu_806_glPLSlice1_V_10_address0;
    end else begin
        glPLSlice1_V_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice1_V_10_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_10_ce0 = grp_accumulateHW_fu_806_glPLSlice1_V_10_ce0;
    end else begin
        glPLSlice1_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_10_we0 = grp_accumulateHW_fu_806_glPLSlice1_V_10_we0;
    end else begin
        glPLSlice1_V_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice1_V_11_address0 = newIndex1_fu_1033_p1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_11_address0 = grp_accumulateHW_fu_806_glPLSlice1_V_11_address0;
    end else begin
        glPLSlice1_V_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice1_V_11_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_11_ce0 = grp_accumulateHW_fu_806_glPLSlice1_V_11_ce0;
    end else begin
        glPLSlice1_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_11_we0 = grp_accumulateHW_fu_806_glPLSlice1_V_11_we0;
    end else begin
        glPLSlice1_V_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice1_V_12_address0 = newIndex1_fu_1033_p1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_12_address0 = grp_accumulateHW_fu_806_glPLSlice1_V_12_address0;
    end else begin
        glPLSlice1_V_12_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice1_V_12_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_12_ce0 = grp_accumulateHW_fu_806_glPLSlice1_V_12_ce0;
    end else begin
        glPLSlice1_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_12_we0 = grp_accumulateHW_fu_806_glPLSlice1_V_12_we0;
    end else begin
        glPLSlice1_V_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice1_V_13_address0 = newIndex1_fu_1033_p1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_13_address0 = grp_accumulateHW_fu_806_glPLSlice1_V_13_address0;
    end else begin
        glPLSlice1_V_13_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice1_V_13_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_13_ce0 = grp_accumulateHW_fu_806_glPLSlice1_V_13_ce0;
    end else begin
        glPLSlice1_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_13_we0 = grp_accumulateHW_fu_806_glPLSlice1_V_13_we0;
    end else begin
        glPLSlice1_V_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice1_V_14_address0 = newIndex1_fu_1033_p1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_14_address0 = grp_accumulateHW_fu_806_glPLSlice1_V_14_address0;
    end else begin
        glPLSlice1_V_14_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice1_V_14_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_14_ce0 = grp_accumulateHW_fu_806_glPLSlice1_V_14_ce0;
    end else begin
        glPLSlice1_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_14_we0 = grp_accumulateHW_fu_806_glPLSlice1_V_14_we0;
    end else begin
        glPLSlice1_V_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice1_V_15_address0 = newIndex1_fu_1033_p1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_15_address0 = grp_accumulateHW_fu_806_glPLSlice1_V_15_address0;
    end else begin
        glPLSlice1_V_15_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice1_V_15_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_15_ce0 = grp_accumulateHW_fu_806_glPLSlice1_V_15_ce0;
    end else begin
        glPLSlice1_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_15_we0 = grp_accumulateHW_fu_806_glPLSlice1_V_15_we0;
    end else begin
        glPLSlice1_V_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice1_V_1_address0 = newIndex1_fu_1033_p1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_1_address0 = grp_accumulateHW_fu_806_glPLSlice1_V_1_address0;
    end else begin
        glPLSlice1_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice1_V_1_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_1_ce0 = grp_accumulateHW_fu_806_glPLSlice1_V_1_ce0;
    end else begin
        glPLSlice1_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_1_we0 = grp_accumulateHW_fu_806_glPLSlice1_V_1_we0;
    end else begin
        glPLSlice1_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice1_V_2_address0 = newIndex1_fu_1033_p1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_2_address0 = grp_accumulateHW_fu_806_glPLSlice1_V_2_address0;
    end else begin
        glPLSlice1_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice1_V_2_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_2_ce0 = grp_accumulateHW_fu_806_glPLSlice1_V_2_ce0;
    end else begin
        glPLSlice1_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_2_we0 = grp_accumulateHW_fu_806_glPLSlice1_V_2_we0;
    end else begin
        glPLSlice1_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice1_V_3_address0 = newIndex1_fu_1033_p1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_3_address0 = grp_accumulateHW_fu_806_glPLSlice1_V_3_address0;
    end else begin
        glPLSlice1_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice1_V_3_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_3_ce0 = grp_accumulateHW_fu_806_glPLSlice1_V_3_ce0;
    end else begin
        glPLSlice1_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_3_we0 = grp_accumulateHW_fu_806_glPLSlice1_V_3_we0;
    end else begin
        glPLSlice1_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice1_V_4_address0 = newIndex1_fu_1033_p1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_4_address0 = grp_accumulateHW_fu_806_glPLSlice1_V_4_address0;
    end else begin
        glPLSlice1_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice1_V_4_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_4_ce0 = grp_accumulateHW_fu_806_glPLSlice1_V_4_ce0;
    end else begin
        glPLSlice1_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_4_we0 = grp_accumulateHW_fu_806_glPLSlice1_V_4_we0;
    end else begin
        glPLSlice1_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice1_V_5_address0 = newIndex1_fu_1033_p1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_5_address0 = grp_accumulateHW_fu_806_glPLSlice1_V_5_address0;
    end else begin
        glPLSlice1_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice1_V_5_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_5_ce0 = grp_accumulateHW_fu_806_glPLSlice1_V_5_ce0;
    end else begin
        glPLSlice1_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_5_we0 = grp_accumulateHW_fu_806_glPLSlice1_V_5_we0;
    end else begin
        glPLSlice1_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice1_V_6_address0 = newIndex1_fu_1033_p1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_6_address0 = grp_accumulateHW_fu_806_glPLSlice1_V_6_address0;
    end else begin
        glPLSlice1_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice1_V_6_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_6_ce0 = grp_accumulateHW_fu_806_glPLSlice1_V_6_ce0;
    end else begin
        glPLSlice1_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_6_we0 = grp_accumulateHW_fu_806_glPLSlice1_V_6_we0;
    end else begin
        glPLSlice1_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice1_V_7_address0 = newIndex1_fu_1033_p1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_7_address0 = grp_accumulateHW_fu_806_glPLSlice1_V_7_address0;
    end else begin
        glPLSlice1_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice1_V_7_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_7_ce0 = grp_accumulateHW_fu_806_glPLSlice1_V_7_ce0;
    end else begin
        glPLSlice1_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_7_we0 = grp_accumulateHW_fu_806_glPLSlice1_V_7_we0;
    end else begin
        glPLSlice1_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice1_V_8_address0 = newIndex1_fu_1033_p1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_8_address0 = grp_accumulateHW_fu_806_glPLSlice1_V_8_address0;
    end else begin
        glPLSlice1_V_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice1_V_8_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_8_ce0 = grp_accumulateHW_fu_806_glPLSlice1_V_8_ce0;
    end else begin
        glPLSlice1_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_8_we0 = grp_accumulateHW_fu_806_glPLSlice1_V_8_we0;
    end else begin
        glPLSlice1_V_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice1_V_9_address0 = newIndex1_fu_1033_p1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_9_address0 = grp_accumulateHW_fu_806_glPLSlice1_V_9_address0;
    end else begin
        glPLSlice1_V_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice1_V_9_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_9_ce0 = grp_accumulateHW_fu_806_glPLSlice1_V_9_ce0;
    end else begin
        glPLSlice1_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_9_we0 = grp_accumulateHW_fu_806_glPLSlice1_V_9_we0;
    end else begin
        glPLSlice1_V_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice2_V_0_address0 = newIndex1_fu_1033_p1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_0_address0 = grp_accumulateHW_fu_806_glPLSlice2_V_0_address0;
    end else begin
        glPLSlice2_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice2_V_0_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_0_ce0 = grp_accumulateHW_fu_806_glPLSlice2_V_0_ce0;
    end else begin
        glPLSlice2_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_0_we0 = grp_accumulateHW_fu_806_glPLSlice2_V_0_we0;
    end else begin
        glPLSlice2_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice2_V_10_address0 = newIndex1_fu_1033_p1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_10_address0 = grp_accumulateHW_fu_806_glPLSlice2_V_10_address0;
    end else begin
        glPLSlice2_V_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice2_V_10_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_10_ce0 = grp_accumulateHW_fu_806_glPLSlice2_V_10_ce0;
    end else begin
        glPLSlice2_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_10_we0 = grp_accumulateHW_fu_806_glPLSlice2_V_10_we0;
    end else begin
        glPLSlice2_V_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice2_V_11_address0 = newIndex1_fu_1033_p1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_11_address0 = grp_accumulateHW_fu_806_glPLSlice2_V_11_address0;
    end else begin
        glPLSlice2_V_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice2_V_11_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_11_ce0 = grp_accumulateHW_fu_806_glPLSlice2_V_11_ce0;
    end else begin
        glPLSlice2_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_11_we0 = grp_accumulateHW_fu_806_glPLSlice2_V_11_we0;
    end else begin
        glPLSlice2_V_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice2_V_12_address0 = newIndex1_fu_1033_p1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_12_address0 = grp_accumulateHW_fu_806_glPLSlice2_V_12_address0;
    end else begin
        glPLSlice2_V_12_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice2_V_12_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_12_ce0 = grp_accumulateHW_fu_806_glPLSlice2_V_12_ce0;
    end else begin
        glPLSlice2_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_12_we0 = grp_accumulateHW_fu_806_glPLSlice2_V_12_we0;
    end else begin
        glPLSlice2_V_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice2_V_13_address0 = newIndex1_fu_1033_p1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_13_address0 = grp_accumulateHW_fu_806_glPLSlice2_V_13_address0;
    end else begin
        glPLSlice2_V_13_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice2_V_13_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_13_ce0 = grp_accumulateHW_fu_806_glPLSlice2_V_13_ce0;
    end else begin
        glPLSlice2_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_13_we0 = grp_accumulateHW_fu_806_glPLSlice2_V_13_we0;
    end else begin
        glPLSlice2_V_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice2_V_14_address0 = newIndex1_fu_1033_p1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_14_address0 = grp_accumulateHW_fu_806_glPLSlice2_V_14_address0;
    end else begin
        glPLSlice2_V_14_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice2_V_14_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_14_ce0 = grp_accumulateHW_fu_806_glPLSlice2_V_14_ce0;
    end else begin
        glPLSlice2_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_14_we0 = grp_accumulateHW_fu_806_glPLSlice2_V_14_we0;
    end else begin
        glPLSlice2_V_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice2_V_15_address0 = newIndex1_fu_1033_p1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_15_address0 = grp_accumulateHW_fu_806_glPLSlice2_V_15_address0;
    end else begin
        glPLSlice2_V_15_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice2_V_15_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_15_ce0 = grp_accumulateHW_fu_806_glPLSlice2_V_15_ce0;
    end else begin
        glPLSlice2_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_15_we0 = grp_accumulateHW_fu_806_glPLSlice2_V_15_we0;
    end else begin
        glPLSlice2_V_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice2_V_1_address0 = newIndex1_fu_1033_p1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_1_address0 = grp_accumulateHW_fu_806_glPLSlice2_V_1_address0;
    end else begin
        glPLSlice2_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice2_V_1_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_1_ce0 = grp_accumulateHW_fu_806_glPLSlice2_V_1_ce0;
    end else begin
        glPLSlice2_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_1_we0 = grp_accumulateHW_fu_806_glPLSlice2_V_1_we0;
    end else begin
        glPLSlice2_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice2_V_2_address0 = newIndex1_fu_1033_p1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_2_address0 = grp_accumulateHW_fu_806_glPLSlice2_V_2_address0;
    end else begin
        glPLSlice2_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice2_V_2_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_2_ce0 = grp_accumulateHW_fu_806_glPLSlice2_V_2_ce0;
    end else begin
        glPLSlice2_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_2_we0 = grp_accumulateHW_fu_806_glPLSlice2_V_2_we0;
    end else begin
        glPLSlice2_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice2_V_3_address0 = newIndex1_fu_1033_p1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_3_address0 = grp_accumulateHW_fu_806_glPLSlice2_V_3_address0;
    end else begin
        glPLSlice2_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice2_V_3_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_3_ce0 = grp_accumulateHW_fu_806_glPLSlice2_V_3_ce0;
    end else begin
        glPLSlice2_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_3_we0 = grp_accumulateHW_fu_806_glPLSlice2_V_3_we0;
    end else begin
        glPLSlice2_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice2_V_4_address0 = newIndex1_fu_1033_p1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_4_address0 = grp_accumulateHW_fu_806_glPLSlice2_V_4_address0;
    end else begin
        glPLSlice2_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice2_V_4_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_4_ce0 = grp_accumulateHW_fu_806_glPLSlice2_V_4_ce0;
    end else begin
        glPLSlice2_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_4_we0 = grp_accumulateHW_fu_806_glPLSlice2_V_4_we0;
    end else begin
        glPLSlice2_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice2_V_5_address0 = newIndex1_fu_1033_p1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_5_address0 = grp_accumulateHW_fu_806_glPLSlice2_V_5_address0;
    end else begin
        glPLSlice2_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice2_V_5_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_5_ce0 = grp_accumulateHW_fu_806_glPLSlice2_V_5_ce0;
    end else begin
        glPLSlice2_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_5_we0 = grp_accumulateHW_fu_806_glPLSlice2_V_5_we0;
    end else begin
        glPLSlice2_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice2_V_6_address0 = newIndex1_fu_1033_p1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_6_address0 = grp_accumulateHW_fu_806_glPLSlice2_V_6_address0;
    end else begin
        glPLSlice2_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice2_V_6_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_6_ce0 = grp_accumulateHW_fu_806_glPLSlice2_V_6_ce0;
    end else begin
        glPLSlice2_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_6_we0 = grp_accumulateHW_fu_806_glPLSlice2_V_6_we0;
    end else begin
        glPLSlice2_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice2_V_7_address0 = newIndex1_fu_1033_p1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_7_address0 = grp_accumulateHW_fu_806_glPLSlice2_V_7_address0;
    end else begin
        glPLSlice2_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice2_V_7_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_7_ce0 = grp_accumulateHW_fu_806_glPLSlice2_V_7_ce0;
    end else begin
        glPLSlice2_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_7_we0 = grp_accumulateHW_fu_806_glPLSlice2_V_7_we0;
    end else begin
        glPLSlice2_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice2_V_8_address0 = newIndex1_fu_1033_p1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_8_address0 = grp_accumulateHW_fu_806_glPLSlice2_V_8_address0;
    end else begin
        glPLSlice2_V_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice2_V_8_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_8_ce0 = grp_accumulateHW_fu_806_glPLSlice2_V_8_ce0;
    end else begin
        glPLSlice2_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_8_we0 = grp_accumulateHW_fu_806_glPLSlice2_V_8_we0;
    end else begin
        glPLSlice2_V_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice2_V_9_address0 = newIndex1_fu_1033_p1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_9_address0 = grp_accumulateHW_fu_806_glPLSlice2_V_9_address0;
    end else begin
        glPLSlice2_V_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlice2_V_9_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_9_ce0 = grp_accumulateHW_fu_806_glPLSlice2_V_9_ce0;
    end else begin
        glPLSlice2_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_9_we0 = grp_accumulateHW_fu_806_glPLSlice2_V_9_we0;
    end else begin
        glPLSlice2_V_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (tmp_3_reg_1296 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_accumulateHW_fu_806_ap_ce = 1'b1;
    end else begin
        grp_accumulateHW_fu_806_ap_ce = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (tmp_3_fu_955_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (tmp_3_fu_955_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((~((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd5];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_01001 = (((tmp_3_reg_1296_pp0_iter1_reg == 1'd1) & (eventSlice_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (data_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((tmp_3_reg_1296_pp0_iter1_reg == 1'd1) & (eventSlice_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (data_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((tmp_3_reg_1296_pp0_iter1_reg == 1'd1) & (eventSlice_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_3_reg_1296 == 1'd1) & (data_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage1_iter0 = ((tmp_3_reg_1296 == 1'd1) & (data_empty_n == 1'b0));
end

assign ap_block_state4_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0_ignore_call10 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state7_pp0_stage1_iter1 = ((tmp_3_reg_1296_pp0_iter1_reg == 1'd1) & (eventSlice_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_989 = ((tmp_1_fu_921_p2 == 1'd0) & (tmp_fu_915_p2 == 1'd0) & (tmp_2_fu_927_p2 == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign eventSlice_din = (tmp2_reg_1573 + tmp1_fu_1238_p2);

assign grp_accumulateHW_fu_806_ap_start = grp_accumulateHW_fu_806_ap_start_reg;

assign grp_accumulateHW_fu_806_pol = data_dout[32'd1];

assign grp_accumulateHW_fu_806_y = {{data_dout[10:2]}};

assign i_cast_fu_951_p1 = ap_phi_mux_p_019_rec_phi_fu_799_p4;

assign i_fu_960_p2 = (ap_phi_mux_p_019_rec_phi_fu_799_p4 + 31'd1);

assign i_op_assign_1_fu_1220_p3 = {{y_reg_1310}, {8'd0}};

assign i_op_assign_1_pn_cas_fu_1234_p1 = i_op_assign_1_pn_fu_1227_p3;

assign i_op_assign_1_pn_fu_1227_p3 = ((tmp_5_reg_1305_pp0_iter1_reg[0:0] === 1'b1) ? tmp_16_cast_fu_1216_p1 : i_op_assign_1_fu_1220_p3);

assign localCnt_fu_1249_p2 = (16'd1 + i_op_assign_fu_196);

assign newIndex1_fu_1033_p1 = newIndex_reg_1323;

assign tmp1_fu_1238_p2 = (tmp_10_reg_1568 + i_op_assign_1_pn_cas_fu_1234_p1);

assign tmp2_fu_1207_p2 = (tmp_12_fu_1162_p1 + tmp_13_fu_1203_p1);

assign tmp_10_fu_1121_p1 = tmp_6_fu_1084_p18[31:0];

assign tmp_11_fu_1259_p2 = (16'd1 + glCnt);

assign tmp_12_fu_1162_p1 = tmp_8_fu_1125_p18[31:0];

assign tmp_13_fu_1203_p1 = tmp_7_fu_1166_p18[31:0];

assign tmp_16_cast_fu_1216_p1 = i_op_assign_fu_196;

assign tmp_1_fu_921_p2 = ((glPLActiveSliceIdx_V == 2'd1) ? 1'b1 : 1'b0);

assign tmp_2_fu_927_p2 = ((glPLActiveSliceIdx_V == 2'd2) ? 1'b1 : 1'b0);

assign tmp_3_fu_955_p2 = (($signed(i_cast_fu_951_p1) < $signed(eventsArraySize)) ? 1'b1 : 1'b0);

assign tmp_5_fu_966_p2 = ((ap_phi_mux_p_019_rec_phi_fu_799_p4 == 31'd0) ? 1'b1 : 1'b0);

assign tmp_9_fu_1007_p2 = (10'd1 + x_cast_cast_fu_1002_p1);

assign tmp_fu_915_p2 = ((glPLActiveSliceIdx_V == 2'd0) ? 1'b1 : 1'b0);

assign x_cast_cast_fu_1002_p1 = x_fu_972_p4;

assign x_fu_972_p4 = {{data_dout[25:17]}};

endmodule //parseEvents
