<stg><name>lab7_z4</name>


<trans_list>

<trans id="38" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="39" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="42" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="43" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="8" op_0_bw="32">
<![CDATA[
:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %a, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %a

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %b, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %b

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %c, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %c

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8 %store_ln8 = store i8 0, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln8"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
:9 %br_ln8 = br void

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0 %i_1 = load i8 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="8">
<![CDATA[
:1 %zext_ln8 = zext i8 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln8"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2 %icmp_ln8 = icmp_eq  i8 %i_1, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln8"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %add_ln8 = add i8 %i_1, i8 1

]]></Node>
<StgValue><ssdm name="add_ln8"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln8 = br i1 %icmp_ln8, void %fpga_resource_hint..0, void

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..0:2 %b_addr = getelementptr i256 %b, i64 0, i64 %zext_ln8

]]></Node>
<StgValue><ssdm name="b_addr"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="256" op_0_bw="7">
<![CDATA[
fpga_resource_hint..0:3 %lhs = load i7 %b_addr

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..0:4 %c_addr = getelementptr i256 %c, i64 0, i64 %zext_ln8

]]></Node>
<StgValue><ssdm name="c_addr"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="256" op_0_bw="7">
<![CDATA[
fpga_resource_hint..0:5 %rhs = load i7 %c_addr

]]></Node>
<StgValue><ssdm name="rhs"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint..0:11 %store_ln8 = store i8 %add_ln8, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln8"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0">
<![CDATA[
:0 %ret_ln13 = ret

]]></Node>
<StgValue><ssdm name="ret_ln13"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="256" op_0_bw="7">
<![CDATA[
fpga_resource_hint..0:3 %lhs = load i7 %b_addr

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="256" op_0_bw="7">
<![CDATA[
fpga_resource_hint..0:5 %rhs = load i7 %c_addr

]]></Node>
<StgValue><ssdm name="rhs"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="30" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
fpga_resource_hint..0:6 %ret = mul i256 %rhs, i256 %lhs

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..0:7 %specfucore_ln1539 = specfucore void @_ssdm_op_SpecFUCore, i256 %ret, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1539"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="32" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint..0:0 %specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln8"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..0:1 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..0:8 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..0:9 %a_addr = getelementptr i256 %a, i64 0, i64 %zext_ln8

]]></Node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="256" op_1_bw="7">
<![CDATA[
fpga_resource_hint..0:10 %store_ln11 = store i256 %ret, i7 %a_addr

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_hint..0:12 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="44" name="a" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="a"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="45" name="b" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="46" name="c" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="c"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="48" from="StgValue_47" to="i" fromId="47" toId="6">
</dataflow>
<dataflow id="50" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="49" toId="7">
</dataflow>
<dataflow id="52" from="empty_2" to="spectopmodule_ln0" fromId="51" toId="7">
</dataflow>
<dataflow id="54" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="53" toId="8">
</dataflow>
<dataflow id="55" from="a" to="specinterface_ln0" fromId="44" toId="8">
</dataflow>
<dataflow id="57" from="empty_0" to="specinterface_ln0" fromId="56" toId="8">
</dataflow>
<dataflow id="59" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="8">
</dataflow>
<dataflow id="60" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="8">
</dataflow>
<dataflow id="62" from="empty_1" to="specinterface_ln0" fromId="61" toId="8">
</dataflow>
<dataflow id="64" from="StgValue_63" to="specinterface_ln0" fromId="63" toId="8">
</dataflow>
<dataflow id="65" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="8">
</dataflow>
<dataflow id="66" from="empty_1" to="specinterface_ln0" fromId="61" toId="8">
</dataflow>
<dataflow id="67" from="empty_1" to="specinterface_ln0" fromId="61" toId="8">
</dataflow>
<dataflow id="68" from="empty_1" to="specinterface_ln0" fromId="61" toId="8">
</dataflow>
<dataflow id="69" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="8">
</dataflow>
<dataflow id="70" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="8">
</dataflow>
<dataflow id="71" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="8">
</dataflow>
<dataflow id="72" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="8">
</dataflow>
<dataflow id="73" from="empty_1" to="specinterface_ln0" fromId="61" toId="8">
</dataflow>
<dataflow id="74" from="empty_1" to="specinterface_ln0" fromId="61" toId="8">
</dataflow>
<dataflow id="76" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="75" toId="9">
</dataflow>
<dataflow id="77" from="a" to="specbitsmap_ln0" fromId="44" toId="9">
</dataflow>
<dataflow id="78" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="53" toId="10">
</dataflow>
<dataflow id="79" from="b" to="specinterface_ln0" fromId="45" toId="10">
</dataflow>
<dataflow id="80" from="empty_0" to="specinterface_ln0" fromId="56" toId="10">
</dataflow>
<dataflow id="81" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="82" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="83" from="empty_1" to="specinterface_ln0" fromId="61" toId="10">
</dataflow>
<dataflow id="84" from="StgValue_63" to="specinterface_ln0" fromId="63" toId="10">
</dataflow>
<dataflow id="85" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="86" from="empty_1" to="specinterface_ln0" fromId="61" toId="10">
</dataflow>
<dataflow id="87" from="empty_1" to="specinterface_ln0" fromId="61" toId="10">
</dataflow>
<dataflow id="88" from="empty_1" to="specinterface_ln0" fromId="61" toId="10">
</dataflow>
<dataflow id="89" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="90" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="91" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="92" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="93" from="empty_1" to="specinterface_ln0" fromId="61" toId="10">
</dataflow>
<dataflow id="94" from="empty_1" to="specinterface_ln0" fromId="61" toId="10">
</dataflow>
<dataflow id="95" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="75" toId="11">
</dataflow>
<dataflow id="96" from="b" to="specbitsmap_ln0" fromId="45" toId="11">
</dataflow>
<dataflow id="97" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="53" toId="12">
</dataflow>
<dataflow id="98" from="c" to="specinterface_ln0" fromId="46" toId="12">
</dataflow>
<dataflow id="99" from="empty_0" to="specinterface_ln0" fromId="56" toId="12">
</dataflow>
<dataflow id="100" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="12">
</dataflow>
<dataflow id="101" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="12">
</dataflow>
<dataflow id="102" from="empty_1" to="specinterface_ln0" fromId="61" toId="12">
</dataflow>
<dataflow id="103" from="StgValue_63" to="specinterface_ln0" fromId="63" toId="12">
</dataflow>
<dataflow id="104" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="12">
</dataflow>
<dataflow id="105" from="empty_1" to="specinterface_ln0" fromId="61" toId="12">
</dataflow>
<dataflow id="106" from="empty_1" to="specinterface_ln0" fromId="61" toId="12">
</dataflow>
<dataflow id="107" from="empty_1" to="specinterface_ln0" fromId="61" toId="12">
</dataflow>
<dataflow id="108" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="12">
</dataflow>
<dataflow id="109" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="12">
</dataflow>
<dataflow id="110" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="12">
</dataflow>
<dataflow id="111" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="12">
</dataflow>
<dataflow id="112" from="empty_1" to="specinterface_ln0" fromId="61" toId="12">
</dataflow>
<dataflow id="113" from="empty_1" to="specinterface_ln0" fromId="61" toId="12">
</dataflow>
<dataflow id="114" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="75" toId="13">
</dataflow>
<dataflow id="115" from="c" to="specbitsmap_ln0" fromId="46" toId="13">
</dataflow>
<dataflow id="117" from="StgValue_116" to="store_ln8" fromId="116" toId="14">
</dataflow>
<dataflow id="118" from="i" to="store_ln8" fromId="6" toId="14">
</dataflow>
<dataflow id="119" from="i" to="i_1" fromId="6" toId="16">
</dataflow>
<dataflow id="120" from="i_1" to="zext_ln8" fromId="16" toId="17">
</dataflow>
<dataflow id="121" from="i_1" to="icmp_ln8" fromId="16" toId="18">
</dataflow>
<dataflow id="123" from="StgValue_122" to="icmp_ln8" fromId="122" toId="18">
</dataflow>
<dataflow id="125" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="124" toId="19">
</dataflow>
<dataflow id="127" from="StgValue_126" to="empty" fromId="126" toId="19">
</dataflow>
<dataflow id="128" from="StgValue_126" to="empty" fromId="126" toId="19">
</dataflow>
<dataflow id="129" from="StgValue_126" to="empty" fromId="126" toId="19">
</dataflow>
<dataflow id="130" from="i_1" to="add_ln8" fromId="16" toId="20">
</dataflow>
<dataflow id="132" from="StgValue_131" to="add_ln8" fromId="131" toId="20">
</dataflow>
<dataflow id="133" from="icmp_ln8" to="br_ln8" fromId="18" toId="21">
</dataflow>
<dataflow id="134" from="b" to="b_addr" fromId="45" toId="22">
</dataflow>
<dataflow id="136" from="StgValue_135" to="b_addr" fromId="135" toId="22">
</dataflow>
<dataflow id="137" from="zext_ln8" to="b_addr" fromId="17" toId="22">
</dataflow>
<dataflow id="138" from="b_addr" to="lhs" fromId="22" toId="23">
</dataflow>
<dataflow id="139" from="c" to="c_addr" fromId="46" toId="24">
</dataflow>
<dataflow id="140" from="StgValue_135" to="c_addr" fromId="135" toId="24">
</dataflow>
<dataflow id="141" from="zext_ln8" to="c_addr" fromId="17" toId="24">
</dataflow>
<dataflow id="142" from="c_addr" to="rhs" fromId="24" toId="25">
</dataflow>
<dataflow id="143" from="add_ln8" to="store_ln8" fromId="20" toId="26">
</dataflow>
<dataflow id="144" from="i" to="store_ln8" fromId="6" toId="26">
</dataflow>
<dataflow id="145" from="b_addr" to="lhs" fromId="22" toId="28">
</dataflow>
<dataflow id="146" from="c_addr" to="rhs" fromId="24" toId="29">
</dataflow>
<dataflow id="147" from="rhs" to="ret" fromId="29" toId="30">
</dataflow>
<dataflow id="148" from="lhs" to="ret" fromId="28" toId="30">
</dataflow>
<dataflow id="150" from="_ssdm_op_SpecFUCore" to="specfucore_ln1539" fromId="149" toId="31">
</dataflow>
<dataflow id="151" from="ret" to="specfucore_ln1539" fromId="30" toId="31">
</dataflow>
<dataflow id="153" from="StgValue_152" to="specfucore_ln1539" fromId="152" toId="31">
</dataflow>
<dataflow id="155" from="StgValue_154" to="specfucore_ln1539" fromId="154" toId="31">
</dataflow>
<dataflow id="157" from="StgValue_156" to="specfucore_ln1539" fromId="156" toId="31">
</dataflow>
<dataflow id="159" from="_ssdm_op_SpecLoopName" to="specloopname_ln8" fromId="158" toId="32">
</dataflow>
<dataflow id="161" from="empty_3" to="specloopname_ln8" fromId="160" toId="32">
</dataflow>
<dataflow id="163" from="_ssdm_op_SpecRegionBegin" to="rbegin" fromId="162" toId="33">
</dataflow>
<dataflow id="165" from="empty" to="rbegin" fromId="164" toId="33">
</dataflow>
<dataflow id="167" from="_ssdm_op_SpecRegionEnd" to="rend" fromId="166" toId="34">
</dataflow>
<dataflow id="168" from="empty" to="rend" fromId="164" toId="34">
</dataflow>
<dataflow id="169" from="rbegin" to="rend" fromId="33" toId="34">
</dataflow>
<dataflow id="170" from="a" to="a_addr" fromId="44" toId="35">
</dataflow>
<dataflow id="171" from="StgValue_135" to="a_addr" fromId="135" toId="35">
</dataflow>
<dataflow id="172" from="zext_ln8" to="a_addr" fromId="17" toId="35">
</dataflow>
<dataflow id="173" from="ret" to="store_ln11" fromId="30" toId="36">
</dataflow>
<dataflow id="174" from="a_addr" to="store_ln11" fromId="35" toId="36">
</dataflow>
<dataflow id="175" from="icmp_ln8" to="StgValue_2" fromId="18" toId="2">
</dataflow>
</dataflows>


</stg>
