// Seed: 2978705044
module module_0 (
    output tri0 id_0,
    input supply0 id_1,
    input tri0 id_2,
    output supply0 id_3,
    input tri0 id_4,
    input supply1 id_5,
    input supply1 id_6,
    output wire id_7,
    input wand id_8,
    output tri id_9,
    input supply0 id_10,
    output tri id_11,
    input wand id_12,
    input tri1 id_13,
    input tri0 id_14,
    output supply0 id_15,
    output wire id_16,
    output supply0 id_17,
    output tri1 id_18
);
endmodule
module module_1 (
    output tri id_0,
    input uwire id_1,
    output wand id_2,
    input tri1 id_3,
    input supply1 id_4,
    input wire id_5,
    output tri1 id_6,
    inout tri0 id_7,
    output logic id_8,
    output supply0 id_9,
    input tri1 id_10,
    output tri0 id_11,
    input tri0 id_12,
    output uwire id_13
);
  always @(id_10 or posedge -1) id_8 = 1 - -1'b0;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_12,
      id_9,
      id_5,
      id_10,
      id_4,
      id_13,
      id_4,
      id_2,
      id_10,
      id_2,
      id_4,
      id_3,
      id_12,
      id_2,
      id_6,
      id_0,
      id_13
  );
endmodule
