// Seed: 389012883
`define pp_0 0
module module_0;
  wire  id_0;
  logic id_1;
  assign id_0[1] = ~id_1;
  logic id_2;
  logic id_3;
endmodule
