/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [10:0] _00_;
  wire [16:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [10:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [14:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [14:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire [7:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [6:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [4:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [9:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [16:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [5:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [18:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_44z;
  wire [11:0] celloutsig_0_46z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [7:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire [14:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [14:0] celloutsig_1_3z;
  wire [16:0] celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_44z = celloutsig_0_21z[3] ? celloutsig_0_5z : celloutsig_0_35z;
  assign celloutsig_1_12z = celloutsig_1_4z[10] ? celloutsig_1_8z : celloutsig_1_3z[0];
  assign celloutsig_1_8z = !(celloutsig_1_5z[4] ? celloutsig_1_5z[2] : celloutsig_1_0z);
  assign celloutsig_0_9z = !(celloutsig_0_0z[14] ? celloutsig_0_2z[9] : celloutsig_0_0z[9]);
  assign celloutsig_0_31z = !(celloutsig_0_14z[13] ? celloutsig_0_21z[3] : celloutsig_0_2z[15]);
  assign celloutsig_0_32z = ~(celloutsig_0_14z[7] | celloutsig_0_29z);
  assign celloutsig_1_0z = ~in_data[172];
  assign celloutsig_0_16z = ~celloutsig_0_15z;
  assign celloutsig_0_24z = ~celloutsig_0_2z[10];
  assign celloutsig_0_5z = celloutsig_0_3z[18] ^ in_data[69];
  assign celloutsig_0_50z = celloutsig_0_16z ^ celloutsig_0_13z;
  assign celloutsig_0_15z = celloutsig_0_8z[3] ^ celloutsig_0_1z;
  reg [8:0] _13_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _13_ <= 9'h000;
    else _13_ <= { celloutsig_0_46z[5:4], celloutsig_0_23z };
  assign out_data[40:32] = _13_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 11'h000;
    else _00_ <= { celloutsig_1_3z[10:1], celloutsig_1_8z };
  assign celloutsig_0_46z = { in_data[67:62], celloutsig_0_41z, celloutsig_0_44z, celloutsig_0_5z, celloutsig_0_29z, celloutsig_0_22z, celloutsig_0_24z } & { celloutsig_0_28z[6:1], celloutsig_0_34z };
  assign celloutsig_0_8z = { celloutsig_0_2z[7:1], celloutsig_0_6z } & in_data[13:6];
  assign celloutsig_0_21z = { celloutsig_0_12z[2], celloutsig_0_20z, celloutsig_0_11z } & celloutsig_0_3z[12:5];
  assign celloutsig_0_0z = in_data[30:14] / { 1'h1, in_data[37:22] };
  assign celloutsig_0_4z = celloutsig_0_3z[9:3] / { 1'h1, celloutsig_0_0z[8:3] };
  assign celloutsig_0_2z = { celloutsig_0_0z[16:1], celloutsig_0_1z } / { 1'h1, in_data[28:15], celloutsig_0_1z, in_data[0] };
  assign celloutsig_0_35z = celloutsig_0_17z[10:2] >= { celloutsig_0_17z[8:2], celloutsig_0_31z, celloutsig_0_6z };
  assign celloutsig_0_26z = celloutsig_0_3z[10:3] >= { celloutsig_0_17z[12:11], celloutsig_0_19z, celloutsig_0_25z };
  assign celloutsig_1_17z = ! { _00_[8:2], _00_, celloutsig_1_8z };
  assign celloutsig_0_1z = ! in_data[69:61];
  assign celloutsig_0_19z = ! { celloutsig_0_11z[2:1], celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_16z };
  assign celloutsig_0_41z = celloutsig_0_5z & ~(celloutsig_0_15z);
  assign celloutsig_0_6z = celloutsig_0_0z[12] & ~(celloutsig_0_5z);
  assign celloutsig_0_22z = celloutsig_0_3z[5] & ~(celloutsig_0_13z);
  assign celloutsig_0_25z = celloutsig_0_14z[13:9] * celloutsig_0_17z[14:10];
  assign celloutsig_1_4z = in_data[110] ? { in_data[115:111], 1'h1, in_data[109:99] } : { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_12z = celloutsig_0_4z[4] ? { celloutsig_0_8z[4:2], celloutsig_0_1z, celloutsig_0_4z[6:5], 1'h1, celloutsig_0_4z[3:0] } : { celloutsig_0_0z[15:6], celloutsig_0_6z };
  assign celloutsig_0_17z = celloutsig_0_3z[6] ? { celloutsig_0_10z[4], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_16z } : celloutsig_0_14z;
  assign celloutsig_1_3z = { celloutsig_1_1z[13:0], celloutsig_1_2z } | in_data[146:132];
  assign celloutsig_0_28z = { celloutsig_0_12z[4:3], celloutsig_0_5z, celloutsig_0_4z } | celloutsig_0_3z[10:1];
  assign celloutsig_0_29z = | celloutsig_0_20z[2:0];
  assign celloutsig_0_10z = { celloutsig_0_3z[14:10], celloutsig_0_6z } << { celloutsig_0_4z[6:2], celloutsig_0_6z };
  assign celloutsig_0_11z = { in_data[37:36], celloutsig_0_9z } << celloutsig_0_10z[4:2];
  assign celloutsig_0_14z = { in_data[70:59], celloutsig_0_11z } << celloutsig_0_3z[15:1];
  assign celloutsig_0_20z = { celloutsig_0_2z[14:13], celloutsig_0_16z, celloutsig_0_1z } << celloutsig_0_14z[11:8];
  assign celloutsig_0_23z = { celloutsig_0_8z[7:2], celloutsig_0_1z } << celloutsig_0_12z[7:1];
  assign celloutsig_0_3z = { celloutsig_0_2z[2:1], celloutsig_0_0z } << { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_34z = { celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_32z, celloutsig_0_29z, celloutsig_0_19z, celloutsig_0_24z } - { celloutsig_0_26z, celloutsig_0_25z };
  assign celloutsig_1_1z = { in_data[161:148], celloutsig_1_0z } - { in_data[141:128], celloutsig_1_0z };
  assign celloutsig_1_5z = { celloutsig_1_3z[10:5], celloutsig_1_2z } - celloutsig_1_1z[12:6];
  assign celloutsig_1_19z = _00_[10:3] ~^ in_data[153:146];
  assign celloutsig_1_2z = ~((in_data[177] & in_data[165]) | (celloutsig_1_0z & celloutsig_1_1z[2]));
  assign celloutsig_1_18z = ~((celloutsig_1_8z & celloutsig_1_12z) | (celloutsig_1_17z & celloutsig_1_17z));
  assign celloutsig_0_13z = ~((celloutsig_0_9z & celloutsig_0_3z[11]) | (celloutsig_0_0z[3] & celloutsig_0_6z));
  assign { out_data[128], out_data[103:96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_50z };
endmodule
