###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       176554   # Number of WRITE/WRITEP commands
num_reads_done                 =       610090   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       451256   # Number of read row buffer hits
num_read_cmds                  =       610094   # Number of READ/READP commands
num_writes_done                =       176568   # Number of read requests issued
num_write_row_hits             =       144789   # Number of write row buffer hits
num_act_cmds                   =       191231   # Number of ACT commands
num_pre_cmds                   =       191201   # Number of PRE commands
num_ondemand_pres              =       167647   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9432913   # Cyles of rank active rank.0
rank_active_cycles.1           =      9176425   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       567087   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       823575   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       732191   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7956   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2602   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3290   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3478   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         5591   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         9488   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1480   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          564   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1014   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19021   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            5   # Write cmd latency (cycles)
write_latency[20-39]           =          317   # Write cmd latency (cycles)
write_latency[40-59]           =          630   # Write cmd latency (cycles)
write_latency[60-79]           =         1195   # Write cmd latency (cycles)
write_latency[80-99]           =         2627   # Write cmd latency (cycles)
write_latency[100-119]         =         3749   # Write cmd latency (cycles)
write_latency[120-139]         =         5353   # Write cmd latency (cycles)
write_latency[140-159]         =         7365   # Write cmd latency (cycles)
write_latency[160-179]         =         8851   # Write cmd latency (cycles)
write_latency[180-199]         =         9333   # Write cmd latency (cycles)
write_latency[200-]            =       137129   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       257774   # Read request latency (cycles)
read_latency[40-59]            =        73531   # Read request latency (cycles)
read_latency[60-79]            =       100535   # Read request latency (cycles)
read_latency[80-99]            =        31889   # Read request latency (cycles)
read_latency[100-119]          =        25503   # Read request latency (cycles)
read_latency[120-139]          =        23135   # Read request latency (cycles)
read_latency[140-159]          =        12210   # Read request latency (cycles)
read_latency[160-179]          =         9179   # Read request latency (cycles)
read_latency[180-199]          =         7191   # Read request latency (cycles)
read_latency[200-]             =        69142   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.81358e+08   # Write energy
read_energy                    =   2.4599e+09   # Read energy
act_energy                     =  5.23208e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.72202e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.95316e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.88614e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.72609e+09   # Active standby energy rank.1
average_read_latency           =      104.316   # Average read request latency (cycles)
average_interarrival           =      12.7117   # Average request interarrival latency (cycles)
total_energy                   =  1.68489e+10   # Total energy (pJ)
average_power                  =      1684.89   # Average power (mW)
average_bandwidth              =      6.71281   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       200464   # Number of WRITE/WRITEP commands
num_reads_done                 =       633013   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       452342   # Number of read row buffer hits
num_read_cmds                  =       633015   # Number of READ/READP commands
num_writes_done                =       200485   # Number of read requests issued
num_write_row_hits             =       153822   # Number of write row buffer hits
num_act_cmds                   =       228179   # Number of ACT commands
num_pre_cmds                   =       228152   # Number of PRE commands
num_ondemand_pres              =       205287   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9309154   # Cyles of rank active rank.0
rank_active_cycles.1           =      9254852   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       690846   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       745148   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       780589   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         6599   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2522   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3237   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3451   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         5681   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         9534   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1340   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          568   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1012   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18980   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           17   # Write cmd latency (cycles)
write_latency[20-39]           =          378   # Write cmd latency (cycles)
write_latency[40-59]           =          581   # Write cmd latency (cycles)
write_latency[60-79]           =         1271   # Write cmd latency (cycles)
write_latency[80-99]           =         2680   # Write cmd latency (cycles)
write_latency[100-119]         =         3735   # Write cmd latency (cycles)
write_latency[120-139]         =         5721   # Write cmd latency (cycles)
write_latency[140-159]         =         7980   # Write cmd latency (cycles)
write_latency[160-179]         =         9880   # Write cmd latency (cycles)
write_latency[180-199]         =        10918   # Write cmd latency (cycles)
write_latency[200-]            =       157303   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       247828   # Read request latency (cycles)
read_latency[40-59]            =        72469   # Read request latency (cycles)
read_latency[60-79]            =       111699   # Read request latency (cycles)
read_latency[80-99]            =        35283   # Read request latency (cycles)
read_latency[100-119]          =        28511   # Read request latency (cycles)
read_latency[120-139]          =        25113   # Read request latency (cycles)
read_latency[140-159]          =        13478   # Read request latency (cycles)
read_latency[160-179]          =        10162   # Read request latency (cycles)
read_latency[180-199]          =         7805   # Read request latency (cycles)
read_latency[200-]             =        80662   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.00072e+09   # Write energy
read_energy                    =  2.55232e+09   # Read energy
act_energy                     =  6.24298e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.31606e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.57671e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.80891e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.77503e+09   # Active standby energy rank.1
average_read_latency           =      111.023   # Average read request latency (cycles)
average_interarrival           =      11.9974   # Average request interarrival latency (cycles)
total_energy                   =  1.71552e+10   # Total energy (pJ)
average_power                  =      1715.52   # Average power (mW)
average_bandwidth              =      7.11252   # Average bandwidth
