<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p42" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_42{left:646px;bottom:1140px;letter-spacing:-0.12px;}
#t2_42{left:672px;bottom:1140px;letter-spacing:-0.14px;word-spacing:-0.01px;}
#t3_42{left:83px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_42{left:837px;bottom:81px;letter-spacing:-0.16px;}
#t5_42{left:165px;bottom:1083px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t6_42{left:302px;bottom:1083px;letter-spacing:0.14px;}
#t7_42{left:331px;bottom:1083px;letter-spacing:0.09px;word-spacing:-0.02px;}
#t8_42{left:165px;bottom:1065px;letter-spacing:0.1px;}
#t9_42{left:165px;bottom:1028px;}
#ta_42{left:193px;bottom:1028px;letter-spacing:0.13px;word-spacing:0.04px;}
#tb_42{left:192px;bottom:991px;letter-spacing:0.09px;}
#tc_42{left:165px;bottom:955px;}
#td_42{left:192px;bottom:955px;letter-spacing:0.11px;word-spacing:0.01px;}
#te_42{left:192px;bottom:918px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tf_42{left:192px;bottom:881px;letter-spacing:0.12px;}
#tg_42{left:165px;bottom:845px;}
#th_42{left:193px;bottom:845px;letter-spacing:0.08px;word-spacing:0.04px;}
#ti_42{left:192px;bottom:808px;letter-spacing:0.12px;word-spacing:-0.04px;}
#tj_42{left:192px;bottom:771px;letter-spacing:0.1px;}
#tk_42{left:192px;bottom:753px;letter-spacing:0.1px;}
#tl_42{left:192px;bottom:716px;letter-spacing:0.11px;word-spacing:-0.02px;}
#tm_42{left:192px;bottom:698px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tn_42{left:192px;bottom:661px;letter-spacing:0.1px;}
#to_42{left:192px;bottom:643px;letter-spacing:0.12px;word-spacing:-0.02px;}
#tp_42{left:165px;bottom:606px;}
#tq_42{left:192px;bottom:606px;letter-spacing:0.09px;word-spacing:0.02px;}
#tr_42{left:192px;bottom:570px;letter-spacing:0.12px;word-spacing:0.02px;}
#ts_42{left:192px;bottom:533px;letter-spacing:0.11px;word-spacing:-0.02px;}
#tt_42{left:165px;bottom:496px;}
#tu_42{left:192px;bottom:496px;letter-spacing:0.11px;word-spacing:-0.16px;}
#tv_42{left:192px;bottom:478px;letter-spacing:0.1px;word-spacing:0.01px;}
#tw_42{left:192px;bottom:460px;letter-spacing:0.11px;}
#tx_42{left:137px;bottom:423px;}
#ty_42{left:165px;bottom:423px;letter-spacing:0.11px;word-spacing:-0.02px;}
#tz_42{left:165px;bottom:405px;letter-spacing:0.1px;word-spacing:-0.24px;}
#t10_42{left:395px;bottom:405px;letter-spacing:0.12px;}
#t11_42{left:451px;bottom:405px;letter-spacing:0.09px;word-spacing:-0.21px;}
#t12_42{left:165px;bottom:386px;letter-spacing:0.11px;word-spacing:0.02px;}
#t13_42{left:165px;bottom:368px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t14_42{left:138px;bottom:331px;}
#t15_42{left:165px;bottom:331px;letter-spacing:0.11px;}
#t16_42{left:165px;bottom:313px;letter-spacing:0.1px;word-spacing:-0.33px;}
#t17_42{left:165px;bottom:295px;letter-spacing:0.08px;word-spacing:-0.04px;}
#t18_42{left:165px;bottom:276px;letter-spacing:0.13px;}
#t19_42{left:213px;bottom:276px;word-spacing:0.13px;}
#t1a_42{left:138px;bottom:240px;}
#t1b_42{left:165px;bottom:240px;letter-spacing:0.11px;word-spacing:-0.41px;}
#t1c_42{left:343px;bottom:240px;letter-spacing:0.12px;}
#t1d_42{left:395px;bottom:237px;letter-spacing:0.08px;}
#t1e_42{left:414px;bottom:240px;letter-spacing:0.11px;}
#t1f_42{left:440px;bottom:240px;letter-spacing:0.14px;}
#t1g_42{left:492px;bottom:237px;letter-spacing:0.13px;}
#t1h_42{left:507px;bottom:240px;letter-spacing:0.08px;word-spacing:-0.4px;}
#t1i_42{left:165px;bottom:218px;letter-spacing:0.11px;}
#t1j_42{left:138px;bottom:182px;}
#t1k_42{left:165px;bottom:182px;letter-spacing:0.09px;word-spacing:0.02px;}
#t1l_42{left:165px;bottom:163px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1m_42{left:165px;bottom:145px;letter-spacing:0.1px;}

.s1_42{font-size:14px;font-family:Helvetica-Bold_ykj;color:#000;}
.s2_42{font-size:14px;font-family:Helvetica_vg;color:#000;}
.s3_42{font-size:15px;font-family:sub_Times-Roman_lfr;color:#000;}
.s4_42{font-size:15px;font-family:sub_Arial-ItalicMT_lsi;color:#030;}
.s5_42{font-size:12px;font-family:sub_Times-Roman_lfr;color:#030;}
.s6_42{font-size:15px;font-family:sub_Times-Roman_lfr;color:#030;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts42" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_ykj;
	src: url("fonts/Helvetica-Bold_ykj.woff") format("woff");
}

@font-face {
	font-family: Helvetica_vg;
	src: url("fonts/Helvetica_vg.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-ItalicMT_lsi;
	src: url("fonts/sub_Arial-ItalicMT_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_Times-Roman_lfr;
	src: url("fonts/sub_Times-Roman_lfr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg42Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg42" style="-webkit-user-select: none;"><object width="935" height="1210" data="42/42.svg" type="image/svg+xml" id="pdf42" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_42" class="t s1_42">3.1 </span><span id="t2_42" class="t s1_42">Compliance and Subsetting </span>
<span id="t3_42" class="t s2_42">The MIPS64® Instruction Set Reference Manual, Revision 6.06 </span><span id="t4_42" class="t s2_42">48 </span>
<span id="t5_42" class="t s3_42">appropriate bits in the </span><span id="t6_42" class="t s4_42">FIR </span><span id="t7_42" class="t s3_42">CP1 register. The following allowable FPU subsets are compliant with the MIPS64 </span>
<span id="t8_42" class="t s3_42">architecture: </span>
<span id="t9_42" class="t s3_42">• </span><span id="ta_42" class="t s3_42">No FPU </span>
<span id="tb_42" class="t s3_42">Config1.FP=0 </span>
<span id="tc_42" class="t s3_42">• </span><span id="td_42" class="t s3_42">FPU with S, and W formats and all supporting instructions. </span>
<span id="te_42" class="t s3_42">This 32-bit subset is permitted by Release 6, but prohibited by pre-Release 6 releases. </span>
<span id="tf_42" class="t s3_42">Config1.FP=1, Status.FR=0, FIR.S=FIR.L=1, FIR.D=FIR.L=FIR.PS=0. </span>
<span id="tg_42" class="t s3_42">• </span><span id="th_42" class="t s3_42">FPU with S, D, W, and L formats and all supporting instructions </span>
<span id="ti_42" class="t s3_42">Config1.FP=1, Status.FR=(see below), FIR.S=FIR.L=FIR.D=FIR.L=1, FIR.PS=0. </span>
<span id="tj_42" class="t s3_42">pre-MIPSr5 permits this 64-bit configuration, and allows both FPU register modes. Status.FR=0 support is </span>
<span id="tk_42" class="t s3_42">required but Status.FR=1 support is optional. </span>
<span id="tl_42" class="t s3_42">MIPSr5 permits this 64-bit configuration, and requires both FPU register modes, i.e. both Status.FR=0 and </span>
<span id="tm_42" class="t s3_42">Status.FR=1 support are required. </span>
<span id="tn_42" class="t s3_42">Release 6 permits this 64-bit configuration, but requires Status.FR=1 and FIR.F64=1. Release 6 prohibits </span>
<span id="to_42" class="t s3_42">Status.FR=0 if FIR.D=1 or FIR.L=1. </span>
<span id="tp_42" class="t s3_42">• </span><span id="tq_42" class="t s3_42">FPU with S, D, PS, W, and L formats and all supporting instructions </span>
<span id="tr_42" class="t s3_42">Config1.FP=1, Status.FR=0/1, FIR.S=FIR.L=FIR.D=FIR.L=FIR.PS=1. </span>
<span id="ts_42" class="t s3_42">Release 6 prohibits this mode, and any mode with FIR.PS=1 paired single support. </span>
<span id="tt_42" class="t s3_42">• </span><span id="tu_42" class="t s3_42">In Release 5 of the Architecture, if floating point is implemented then FR=1 is required. I.e. the 64-bit FPU, </span>
<span id="tv_42" class="t s3_42">with the FR=1 64-bit FPU register model, is required. The FR=0 32-bit FPU register model continues to be </span>
<span id="tw_42" class="t s3_42">required. </span>
<span id="tx_42" class="t s3_42">• </span><span id="ty_42" class="t s3_42">Coprocessor 2 is optional and may be omitted. Software may determine if Coprocessor 2 is implemented by </span>
<span id="tz_42" class="t s3_42">checking the state of the C2 bit in the </span><span id="t10_42" class="t s4_42">Config1 </span><span id="t11_42" class="t s3_42">CP0 register. If Coprocessor 2 is implemented, the Coprocessor 2 </span>
<span id="t12_42" class="t s3_42">interface instructions (BC2, CFC2, COP2, CTC2, DMFC2, DMTC2, LDC2, LWC2, MFC2, MTC2, SDC2, and </span>
<span id="t13_42" class="t s3_42">SWC2) may be omitted on an instruction-by-instruction basis. </span>
<span id="t14_42" class="t s3_42">• </span><span id="t15_42" class="t s3_42">Implementation of the full 64-bit address space is optional. The processor may implement 64-bit data and opera- </span>
<span id="t16_42" class="t s3_42">tions with a 32-bit only address space. In this case, the MMU acts as if 64-bit addressing is always disabled. Soft- </span>
<span id="t17_42" class="t s3_42">ware may determine if the processor implements a 32-bit or 64-bit address space by checking the AT field in the </span>
<span id="t18_42" class="t s4_42">Config </span><span id="t19_42" class="t s3_42">CP0 register. </span>
<span id="t1a_42" class="t s3_42">• </span><span id="t1b_42" class="t s3_42">The caches are optional. The </span><span id="t1c_42" class="t s4_42">Config1 </span>
<span id="t1d_42" class="t s5_42">DL </span>
<span id="t1e_42" class="t s3_42">and </span><span id="t1f_42" class="t s4_42">Config1 </span>
<span id="t1g_42" class="t s5_42">IL </span>
<span id="t1h_42" class="t s6_42">fields denote whether the first level caches are present or </span>
<span id="t1i_42" class="t s6_42">not. </span>
<span id="t1j_42" class="t s3_42">• </span><span id="t1k_42" class="t s3_42">Instruction, CP0 Register, and CP1 Control Register fields that are marked “Reserved” or shown as “0” in the </span>
<span id="t1l_42" class="t s3_42">description of that field are reserved for future use by the architecture and are not available to implementations. </span>
<span id="t1m_42" class="t s3_42">Implementations may only use those fields that are explicitly reserved for implementation dependent use. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
