%YAML 1.2
---
version: 1

id: fsl-imx-owire

title: Freescale i.MX One wire bus master controller

maintainer:
    -   name: Martin Fuzzey <mfuzzey@parkeon.com>

description: >
    TODO

inherits:
    -   id: %ids%

properties:
    -   name: "compatible"
        constraint: |
            "fsl,imx53-owire" && "fsl,imx21-owire"
            "fsl,imx51-owire" && "fsl,imx21-owire"
            "fsl,imx50-owire" && "fsl,imx21-owire"
            "fsl,imx27-owire" && "fsl,imx21-owire"

    clocks:
    pinctrl-0:
    pinctrl-names:
    reg:
    status:

...

# * Freescale i.MX One wire bus master controller
#
# Required properties:
# - compatible : should be "fsl,imx21-owire"
# - reg : Address and length of the register set for the device
#
# Optional properties:
# - clocks : phandle of clock that supplies the module (required if platform
# 		clock bindings use device tree)
#
# Example:
#
# - From imx53.dtsi:
# owire: owire@63fa4000 {
# 	compatible = "fsl,imx53-owire", "fsl,imx21-owire";
# 	reg = <0x63fa4000 0x4000>;
# 	clocks = <&clks 159>;
# 	status = "disabled";
# };
