# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../sim_DDR.srcs/sources_1/new/DDR.vhd" \
"../../../../sim_DDR.srcs/sim_1/new/DDR_TB.vhd" \

# Do not sort compile order
nosort
