# ILP---Winter-2020
I2C Interface

	• Specifications
		○ Document Learnings from Meeting
	• Timing Diagram
	• FSM
	• Implement the FSM in Verilog
		○ Draw a flow diagram showing all the register transfers
	
Design Daisy Chain Register Bank
	• Features / Specifications
	• Design Plan
		○ How to make Registers 
		○ Connect them in Series
	• Instructions for i2c slave - rigorously written
		○ Clock Issues
		○ Address lines can be branched
	• Interface with External World
		○ Design uses a De-MUX
		○ Implement design in verilog

