Vivado Simulator v2025.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/2025.1.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_convolution_top_alt_behav xil_defaultlib.tb_convolution_top_alt xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter(BITWIDTH=8)
Compiling module xil_defaultlib.counter(BITWIDTH=7)
Compiling module xil_defaultlib.counter(BITWIDTH=14)
Compiling module xil_defaultlib.convolution_top_CU
Compiling module xil_defaultlib.true_dual_port_bram(RAM_WIDTH=16...
Compiling module xil_defaultlib.window_reg_3x3
Compiling module xil_defaultlib.multiplier_adder
Compiling module xil_defaultlib.true_dual_port_bram(RAM_WIDTH=48...
Compiling module xil_defaultlib.pe_with_buffers
Compiling module xil_defaultlib.convolution_top
Compiling module xil_defaultlib.tb_convolution_top_alt
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_convolution_top_alt_behav
