
*** Running vivado
    with args -log rhd_axi_tb_rhd_headstage_slave_0_6.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rhd_axi_tb_rhd_headstage_slave_0_6.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source rhd_axi_tb_rhd_headstage_slave_0_6.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: rhd_axi_tb_rhd_headstage_slave_0_6
Command: synth_design -top rhd_axi_tb_rhd_headstage_slave_0_6 -part xck26-sfvc784-2LVI-i -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LVI-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27740
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1840.574 ; gain = 337.648
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rhd_axi_tb_rhd_headstage_slave_0_6' [c:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/rhd.gen/sources_1/bd/rhd_axi_tb/ip/rhd_axi_tb_rhd_headstage_slave_0_6/synth/rhd_axi_tb_rhd_headstage_slave_0_6.v:53]
INFO: [Synth 8-6157] synthesizing module 'rhd_headstage_slave_full' [C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave_full.v:1]
INFO: [Synth 8-6157] synthesizing module 'rhd_headstage_slave' [C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhd_headstage_slave' (0#1) [C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6157] synthesizing module 'rhd_headstage_slave__parameterized0' [C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhd_headstage_slave__parameterized0' (0#1) [C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6157] synthesizing module 'rhd_headstage_slave__parameterized1' [C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhd_headstage_slave__parameterized1' (0#1) [C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6157] synthesizing module 'rhd_headstage_slave__parameterized2' [C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhd_headstage_slave__parameterized2' (0#1) [C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6157] synthesizing module 'rhd_headstage_slave__parameterized3' [C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhd_headstage_slave__parameterized3' (0#1) [C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6157] synthesizing module 'rhd_headstage_slave__parameterized4' [C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhd_headstage_slave__parameterized4' (0#1) [C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6157] synthesizing module 'rhd_headstage_slave__parameterized5' [C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhd_headstage_slave__parameterized5' (0#1) [C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6157] synthesizing module 'rhd_headstage_slave__parameterized6' [C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhd_headstage_slave__parameterized6' (0#1) [C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhd_headstage_slave_full' (0#1) [C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave_full.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhd_axi_tb_rhd_headstage_slave_0_6' (0#1) [c:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/rhd.gen/sources_1/bd/rhd_axi_tb/ip/rhd_axi_tb_rhd_headstage_slave_0_6/synth/rhd_axi_tb_rhd_headstage_slave_0_6.v:53]
WARNING: [Synth 8-7129] Port MOSI in module rhd_headstage_slave__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhd_headstage_slave__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_headstage_slave__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhd_headstage_slave__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_headstage_slave__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhd_headstage_slave__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_headstage_slave__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhd_headstage_slave__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_headstage_slave__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhd_headstage_slave__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_headstage_slave__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhd_headstage_slave__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_headstage_slave__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhd_headstage_slave__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_headstage_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhd_headstage_slave is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1935.859 ; gain = 432.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1935.859 ; gain = 432.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1935.859 ; gain = 432.934
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1935.859 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2013.945 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2032.023 ; gain = 18.078
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2032.023 ; gain = 529.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LVI-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2032.023 ; gain = 529.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2032.023 ; gain = 529.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2032.023 ; gain = 529.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    7 Bit       Adders := 16    
	   2 Input    5 Bit       Adders := 16    
+---Registers : 
	                7 Bit    Registers := 8     
	                5 Bit    Registers := 8     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port MOSI in module rhd_axi_tb_rhd_headstage_slave_0_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhd_axi_tb_rhd_headstage_slave_0_6 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 2032.023 ; gain = 529.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:28 . Memory (MB): peak = 2508.988 ; gain = 1006.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:28 . Memory (MB): peak = 2509.203 ; gain = 1006.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:28 . Memory (MB): peak = 2519.277 ; gain = 1016.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:31 . Memory (MB): peak = 2535.098 ; gain = 1032.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:31 . Memory (MB): peak = 2535.098 ; gain = 1032.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:31 . Memory (MB): peak = 2535.098 ; gain = 1032.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:31 . Memory (MB): peak = 2535.098 ; gain = 1032.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:31 . Memory (MB): peak = 2535.098 ; gain = 1032.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:31 . Memory (MB): peak = 2535.098 ; gain = 1032.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |    24|
|2     |LUT1   |    25|
|3     |LUT2   |     9|
|4     |LUT3   |     9|
|5     |LUT4   |     8|
|6     |LUT5   |    16|
|7     |LUT6   |    40|
|8     |MUXF7  |    16|
|9     |FDRE   |   177|
|10    |FDSE   |     9|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:31 . Memory (MB): peak = 2535.098 ; gain = 1032.172
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:30 . Memory (MB): peak = 2535.098 ; gain = 936.008
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:32 . Memory (MB): peak = 2535.098 ; gain = 1032.172
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2547.113 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2570.906 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 34ee270f
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:38 . Memory (MB): peak = 2570.906 ; gain = 2043.484
INFO: [Common 17-1381] The checkpoint 'C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/rhd.runs/rhd_axi_tb_rhd_headstage_slave_0_6_synth_1/rhd_axi_tb_rhd_headstage_slave_0_6.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP rhd_axi_tb_rhd_headstage_slave_0_6, cache-ID = bbc07ff8af9d6a58
INFO: [Coretcl 2-1174] Renamed 9 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/rhd.runs/rhd_axi_tb_rhd_headstage_slave_0_6_synth_1/rhd_axi_tb_rhd_headstage_slave_0_6.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rhd_axi_tb_rhd_headstage_slave_0_6_utilization_synth.rpt -pb rhd_axi_tb_rhd_headstage_slave_0_6_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 29 11:31:57 2023...
