<?xml version="1.0" encoding="UTF-8" standalone="no" ?><TCML xmlns="tcml"><Scenario Id="Primary"/><Scenario Id="place_and_route"><clock Id="2"><name>LedBlinkingDSpeed|clk</name><period>20</period><waveform>0 10</waveform><source><type>CLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_ports { clk }]</orig_string><macro><type>PORT</type><pattern>clk</pattern></macro></source><comment/><origin><file>C:/Future/FPGA/Microsemi/CreativeBoard/IGLOO2/Lab2_VHDL/designer/LedBlinkingDSpeed/place_route.sdc</file><line>8</line></origin></clock></Scenario></TCML>