{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1546877842587 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1546877842588 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 08 00:17:22 2019 " "Processing started: Tue Jan 08 00:17:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1546877842588 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1546877842588 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU8 -c CPU8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU8 -c CPU8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1546877842588 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1546877842922 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "E:/CMPUT_EXPMT/CH7/EX3_CPU8/CPU8.bdf " "Can't analyze file -- file E:/CMPUT_EXPMT/CH7/EX3_CPU8/CPU8.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1546877842981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU8 " "Found entity 1: CPU8" {  } { { "CPU8.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546877842985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546877842985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldr0_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ldr0_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LDR0_2 " "Found entity 1: LDR0_2" {  } { { "ldr0_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/ldr0_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546877842987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546877842987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_md_g.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu_md_g.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_MD_G " "Found entity 1: ALU_MD_G" {  } { { "ALU_MD_G.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/ALU_MD_G.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546877842991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546877842991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block2_temp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block2_temp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block2_temp " "Found entity 1: Block2_temp" {  } { { "Block2_temp.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/Block2_temp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546877842993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546877842993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_all.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder_all.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_ALL " "Found entity 1: decoder_ALL" {  } { { "decoder_ALL.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/decoder_ALL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546877842996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546877842996 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ALU_MD.bdf " "Can't analyze file -- file ALU_MD.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1546877843000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_md2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu_md2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_MD2 " "Found entity 1: ALU_MD2" {  } { { "ALU_MD2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/ALU_MD2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546877843002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546877843002 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "CPU8 - copy.bdf " "Can't analyze file -- file CPU8 - copy.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1546877843005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu8_copy.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu8_copy.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU8_copy " "Found entity 1: CPU8_copy" {  } { { "CPU8_copy.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_copy.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546877843008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546877843008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu8_test_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu8_test_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU8_TEST_1 " "Found entity 1: CPU8_TEST_1" {  } { { "CPU8_TEST_1.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546877843011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546877843011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file upc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uPC " "Found entity 1: uPC" {  } { { "uPC.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/uPC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546877843014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546877843014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regs_md.bdf 1 1 " "Found 1 design units, including 1 entities, in source file regs_md.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGS_MD " "Found entity 1: REGS_MD" {  } { { "REGS_MD.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/REGS_MD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546877843017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546877843017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546877843019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546877843019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_TOP " "Found entity 1: CPU_TOP" {  } { { "CPU_TOP.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU_TOP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546877843022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546877843022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_test_0.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu_test_0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_TEST_0 " "Found entity 1: CPU_TEST_0" {  } { { "CPU_TEST_0.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU_TEST_0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546877843025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546877843025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu8_test_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu8_test_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU8_TEST_2 " "Found entity 1: CPU8_TEST_2" {  } { { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546877843028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546877843028 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU8_TEST_2 " "Elaborating entity \"CPU8_TEST_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1546877843170 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "ALU\[7..0\] " "Pin \"ALU\[7..0\]\" is missing source" {  } { { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 632 -328 -152 648 "ALU\[7..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1546877843175 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SFT\[7..0\] " "Pin \"SFT\[7..0\]\" is missing source" {  } { { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 832 -16 160 848 "SFT\[7..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1546877843175 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst36 " "Primitive \"GND\" of instance \"inst36\" not used" {  } { { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 848 -568 -536 880 "inst36" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1546877843175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_MD_G ALU_MD_G:inst3 " "Elaborating entity \"ALU_MD_G\" for hierarchy \"ALU_MD_G:inst3\"" {  } { { "CPU8_TEST_2.bdf" "inst3" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 56 -208 -48 376 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877843218 ""}
{ "Warning" "WSGN_SEARCH_FILE" "shift_1.bdf 1 1 " "Using design file shift_1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFT_1 " "Found entity 1: SHIFT_1" {  } { { "shift_1.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/shift_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546877843261 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1546877843261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT_1 ALU_MD_G:inst3\|SHIFT_1:inst38 " "Elaborating entity \"SHIFT_1\" for hierarchy \"ALU_MD_G:inst3\|SHIFT_1:inst38\"" {  } { { "ALU_MD_G.bdf" "inst38" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/ALU_MD_G.bdf" { { 264 1216 1360 424 "inst38" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877843262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux ALU_MD_G:inst3\|SHIFT_1:inst38\|21mux:268 " "Elaborating entity \"21mux\" for hierarchy \"ALU_MD_G:inst3\|SHIFT_1:inst38\|21mux:268\"" {  } { { "shift_1.bdf" "268" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/shift_1.bdf" { { 200 272 392 280 "268" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877843275 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_MD_G:inst3\|SHIFT_1:inst38\|21mux:268 " "Elaborated megafunction instantiation \"ALU_MD_G:inst3\|SHIFT_1:inst38\|21mux:268\"" {  } { { "shift_1.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/shift_1.bdf" { { 200 272 392 280 "268" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546877843276 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sheft.vhd 2 1 " "Using design file sheft.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SHEFT-BEHAV " "Found design unit 1: SHEFT-BEHAV" {  } { { "sheft.vhd" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/sheft.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546877843750 ""} { "Info" "ISGN_ENTITY_NAME" "1 SHEFT " "Found entity 1: SHEFT" {  } { { "sheft.vhd" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/sheft.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546877843750 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1546877843750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHEFT ALU_MD_G:inst3\|SHIFT_1:inst38\|SHEFT:inst " "Elaborating entity \"SHEFT\" for hierarchy \"ALU_MD_G:inst3\|SHIFT_1:inst38\|SHEFT:inst\"" {  } { { "shift_1.bdf" "inst" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/shift_1.bdf" { { 168 72 240 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877843755 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu181.vhd 2 1 " "Using design file alu181.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU181-behav " "Found design unit 1: ALU181-behav" {  } { { "alu181.vhd" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/alu181.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546877843767 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU181 " "Found entity 1: ALU181" {  } { { "alu181.vhd" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/alu181.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546877843767 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1546877843767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU181 ALU_MD_G:inst3\|ALU181:inst1 " "Elaborating entity \"ALU181\" for hierarchy \"ALU_MD_G:inst3\|ALU181:inst1\"" {  } { { "ALU_MD_G.bdf" "inst1" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/ALU_MD_G.bdf" { { 184 904 1048 312 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877843770 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S alu181.vhd(26) " "VHDL Process Statement warning at alu181.vhd(26): signal \"S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu181.vhd" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/alu181.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1546877843772 "|CPU8|ALU181:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FZ alu181.vhd(24) " "VHDL Process Statement warning at alu181.vhd(24): inferring latch(es) for signal or variable \"FZ\", which holds its previous value in one or more paths through the process" {  } { { "alu181.vhd" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/alu181.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1546877843772 "|CPU8|ALU181:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FZ alu181.vhd(24) " "Inferred latch for \"FZ\" at alu181.vhd(24)" {  } { { "alu181.vhd" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/alu181.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1546877843772 "|CPU8|ALU181:inst1"}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_latch0.vhd 2 1 " "Using design file lpm_latch0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_latch0-SYN " "Found design unit 1: lpm_latch0-SYN" {  } { { "lpm_latch0.vhd" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/lpm_latch0.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546877843783 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_latch0 " "Found entity 1: lpm_latch0" {  } { { "lpm_latch0.vhd" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/lpm_latch0.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546877843783 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1546877843783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_latch0 ALU_MD_G:inst3\|lpm_latch0:inst8 " "Elaborating entity \"lpm_latch0\" for hierarchy \"ALU_MD_G:inst3\|lpm_latch0:inst8\"" {  } { { "ALU_MD_G.bdf" "inst8" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/ALU_MD_G.bdf" { { 184 680 840 264 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877843786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_latch ALU_MD_G:inst3\|lpm_latch0:inst8\|lpm_latch:lpm_latch_component " "Elaborating entity \"lpm_latch\" for hierarchy \"ALU_MD_G:inst3\|lpm_latch0:inst8\|lpm_latch:lpm_latch_component\"" {  } { { "lpm_latch0.vhd" "lpm_latch_component" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/lpm_latch0.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877843803 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_MD_G:inst3\|lpm_latch0:inst8\|lpm_latch:lpm_latch_component " "Elaborated megafunction instantiation \"ALU_MD_G:inst3\|lpm_latch0:inst8\|lpm_latch:lpm_latch_component\"" {  } { { "lpm_latch0.vhd" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/lpm_latch0.vhd" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546877843804 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_MD_G:inst3\|lpm_latch0:inst8\|lpm_latch:lpm_latch_component " "Instantiated megafunction \"ALU_MD_G:inst3\|lpm_latch0:inst8\|lpm_latch:lpm_latch_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_LATCH " "Parameter \"lpm_type\" = \"LPM_LATCH\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877843805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877843805 ""}  } { { "lpm_latch0.vhd" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/lpm_latch0.vhd" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1546877843805 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_bustri0.vhd 2 1 " "Using design file lpm_bustri0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_bustri0-SYN " "Found design unit 1: lpm_bustri0-SYN" {  } { { "lpm_bustri0.vhd" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/lpm_bustri0.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546877843820 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri0 " "Found entity 1: lpm_bustri0" {  } { { "lpm_bustri0.vhd" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/lpm_bustri0.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546877843820 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1546877843820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri0 ALU_MD_G:inst3\|lpm_bustri0:inst7 " "Elaborating entity \"lpm_bustri0\" for hierarchy \"ALU_MD_G:inst3\|lpm_bustri0:inst7\"" {  } { { "ALU_MD_G.bdf" "inst7" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/ALU_MD_G.bdf" { { 192 1096 1176 232 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877843823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri ALU_MD_G:inst3\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component " "Elaborating entity \"lpm_bustri\" for hierarchy \"ALU_MD_G:inst3\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri0.vhd" "lpm_bustri_component" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/lpm_bustri0.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877843837 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_MD_G:inst3\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component " "Elaborated megafunction instantiation \"ALU_MD_G:inst3\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri0.vhd" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/lpm_bustri0.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546877843838 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_MD_G:inst3\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component " "Instantiated megafunction \"ALU_MD_G:inst3\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877843838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_BUSTRI " "Parameter \"lpm_type\" = \"LPM_BUSTRI\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877843838 ""}  } { { "lpm_bustri0.vhd" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/lpm_bustri0.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1546877843838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDR0_2 ALU_MD_G:inst3\|LDR0_2:inst2 " "Elaborating entity \"LDR0_2\" for hierarchy \"ALU_MD_G:inst3\|LDR0_2:inst2\"" {  } { { "ALU_MD_G.bdf" "inst2" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/ALU_MD_G.bdf" { { 152 184 296 344 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877843843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74139M ALU_MD_G:inst3\|LDR0_2:inst2\|74139M:inst " "Elaborating entity \"74139M\" for hierarchy \"ALU_MD_G:inst3\|LDR0_2:inst2\|74139M:inst\"" {  } { { "ldr0_2.bdf" "inst" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/ldr0_2.bdf" { { 96 376 480 192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877843857 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_MD_G:inst3\|LDR0_2:inst2\|74139M:inst " "Elaborated megafunction instantiation \"ALU_MD_G:inst3\|LDR0_2:inst2\|74139M:inst\"" {  } { { "ldr0_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/ldr0_2.bdf" { { 96 376 480 192 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546877843858 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg0_2.bdf 1 1 " "Using design file reg0_2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 REG0_2 " "Found entity 1: REG0_2" {  } { { "reg0_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/reg0_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546877843871 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1546877843871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG0_2 ALU_MD_G:inst3\|REG0_2:inst10 " "Elaborating entity \"REG0_2\" for hierarchy \"ALU_MD_G:inst3\|REG0_2:inst10\"" {  } { { "ALU_MD_G.bdf" "inst10" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/ALU_MD_G.bdf" { { 120 352 488 248 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877843872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uPC uPC:inst6 " "Elaborating entity \"uPC\" for hierarchy \"uPC:inst6\"" {  } { { "CPU8_TEST_2.bdf" "inst6" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 592 568 704 944 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877843902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_ALL uPC:inst6\|decoder_ALL:inst40 " "Elaborating entity \"decoder_ALL\" for hierarchy \"uPC:inst6\|decoder_ALL:inst40\"" {  } { { "uPC.bdf" "inst40" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/uPC.bdf" { { -152 744 888 200 "inst40" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877843905 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder_a.bdf 1 1 " "Using design file decoder_a.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_A " "Found entity 1: decoder_A" {  } { { "decoder_a.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/decoder_a.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546877843917 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1546877843917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_A uPC:inst6\|decoder_ALL:inst40\|decoder_A:inst4 " "Elaborating entity \"decoder_A\" for hierarchy \"uPC:inst6\|decoder_ALL:inst40\|decoder_A:inst4\"" {  } { { "decoder_ALL.bdf" "inst4" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/decoder_ALL.bdf" { { 384 304 400 544 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877843918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 uPC:inst6\|decoder_ALL:inst40\|decoder_A:inst4\|74138:inst " "Elaborating entity \"74138\" for hierarchy \"uPC:inst6\|decoder_ALL:inst40\|decoder_A:inst4\|74138:inst\"" {  } { { "decoder_a.bdf" "inst" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/decoder_a.bdf" { { 104 256 376 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877843932 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uPC:inst6\|decoder_ALL:inst40\|decoder_A:inst4\|74138:inst " "Elaborated megafunction instantiation \"uPC:inst6\|decoder_ALL:inst40\|decoder_A:inst4\|74138:inst\"" {  } { { "decoder_a.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/decoder_a.bdf" { { 104 256 376 264 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546877843933 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder_b.bdf 1 1 " "Using design file decoder_b.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_B " "Found entity 1: decoder_B" {  } { { "decoder_b.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/decoder_b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546877843943 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1546877843943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_B uPC:inst6\|decoder_ALL:inst40\|decoder_B:inst5 " "Elaborating entity \"decoder_B\" for hierarchy \"uPC:inst6\|decoder_ALL:inst40\|decoder_B:inst5\"" {  } { { "decoder_ALL.bdf" "inst5" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/decoder_ALL.bdf" { { 392 504 600 552 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877843945 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst2 " "Block or symbol \"NOT\" of instance \"inst2\" overlaps another block or symbol" {  } { { "decoder_b.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/decoder_b.bdf" { { 224 432 480 256 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1546877843946 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder_c.bdf 1 1 " "Using design file decoder_c.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_C " "Found entity 1: decoder_C" {  } { { "decoder_c.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/decoder_c.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546877843957 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1546877843957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_C uPC:inst6\|decoder_ALL:inst40\|decoder_C:inst6 " "Elaborating entity \"decoder_C\" for hierarchy \"uPC:inst6\|decoder_ALL:inst40\|decoder_C:inst6\"" {  } { { "decoder_ALL.bdf" "inst6" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/decoder_ALL.bdf" { { 392 688 784 552 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877843959 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder2_4.bdf 1 1 " "Using design file decoder2_4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2_4 " "Found entity 1: decoder2_4" {  } { { "decoder2_4.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/decoder2_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546877843971 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1546877843971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2_4 uPC:inst6\|decoder_ALL:inst40\|decoder2_4:inst24 " "Elaborating entity \"decoder2_4\" for hierarchy \"uPC:inst6\|decoder_ALL:inst40\|decoder2_4:inst24\"" {  } { { "decoder_ALL.bdf" "inst24" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/decoder_ALL.bdf" { { 400 944 1040 528 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877843972 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_rom0.vhd 2 1 " "Using design file lpm_rom0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_rom0-SYN " "Found design unit 1: lpm_rom0-SYN" {  } { { "lpm_rom0.vhd" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/lpm_rom0.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546877843985 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom0 " "Found entity 1: lpm_rom0" {  } { { "lpm_rom0.vhd" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/lpm_rom0.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546877843985 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1546877843985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom0 uPC:inst6\|lpm_rom0:inst1 " "Elaborating entity \"lpm_rom0\" for hierarchy \"uPC:inst6\|lpm_rom0:inst1\"" {  } { { "uPC.bdf" "inst1" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/uPC.bdf" { { -168 344 504 -88 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877843988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom0.vhd" "altsyncram_component" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/lpm_rom0.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844025 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom0.vhd" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/lpm_rom0.vhd" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546877844028 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom_8.mif " "Parameter \"init_file\" = \"rom_8.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=rom8 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=rom8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844029 ""}  } { { "lpm_rom0.vhd" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/lpm_rom0.vhd" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1546877844029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hu51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hu51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hu51 " "Found entity 1: altsyncram_hu51" {  } { { "db/altsyncram_hu51.tdf" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/db/altsyncram_hu51.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546877844099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546877844099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hu51 uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_hu51:auto_generated " "Elaborating entity \"altsyncram_hu51\" for hierarchy \"uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_hu51:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gc72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gc72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gc72 " "Found entity 1: altsyncram_gc72" {  } { { "db/altsyncram_gc72.tdf" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/db/altsyncram_gc72.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546877844176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546877844176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gc72 uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_hu51:auto_generated\|altsyncram_gc72:altsyncram1 " "Elaborating entity \"altsyncram_gc72\" for hierarchy \"uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_hu51:auto_generated\|altsyncram_gc72:altsyncram1\"" {  } { { "db/altsyncram_hu51.tdf" "altsyncram1" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/db/altsyncram_hu51.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_hu51:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_hu51:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_hu51.tdf" "mgl_prim2" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/db/altsyncram_hu51.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844253 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_hu51:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_hu51:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_hu51.tdf" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/db/altsyncram_hu51.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546877844255 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_hu51:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_hu51:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 000000000000000000000000 " "Parameter \"CVALUE\" = \"000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1919905080 " "Parameter \"NODE_NAME\" = \"1919905080\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 64 " "Parameter \"NUMWORDS\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 24 " "Parameter \"WIDTH_WORD\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 6 " "Parameter \"WIDTHAD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844255 ""}  } { { "db/altsyncram_hu51.tdf" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/db/altsyncram_hu51.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1546877844255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_hu51:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_hu51:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "d:/quartus/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844286 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ua_reg.bdf 1 1 " "Using design file ua_reg.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 uA_reg " "Found entity 1: uA_reg" {  } { { "ua_reg.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/ua_reg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546877844302 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1546877844302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uA_reg uPC:inst6\|uA_reg:inst18 " "Elaborating entity \"uA_reg\" for hierarchy \"uPC:inst6\|uA_reg:inst18\"" {  } { { "uPC.bdf" "inst18" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/uPC.bdf" { { -168 160 288 -40 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844304 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ui_c.bdf 1 1 " "Using design file ui_c.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 uI_C " "Found entity 1: uI_C" {  } { { "ui_c.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/ui_c.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546877844314 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1546877844314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uI_C uPC:inst6\|uI_C:inst12 " "Elaborating entity \"uI_C\" for hierarchy \"uPC:inst6\|uI_C:inst12\"" {  } { { "uPC.bdf" "inst12" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/uPC.bdf" { { -176 -40 96 -16 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844316 ""}
{ "Warning" "WSGN_SEARCH_FILE" "step3.bdf 1 1 " "Using design file step3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 step3 " "Found entity 1: step3" {  } { { "step3.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/step3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546877844327 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1546877844327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "step3 step3:inst11 " "Elaborating entity \"step3\" for hierarchy \"step3:inst11\"" {  } { { "CPU8_TEST_2.bdf" "inst11" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 616 72 168 744 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844328 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fc_z.bdf 1 1 " "Using design file fc_z.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Fc_z " "Found entity 1: Fc_z" {  } { { "fc_z.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/fc_z.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546877844339 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1546877844339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fc_z fc_z:inst44 " "Elaborating entity \"fc_z\" for hierarchy \"fc_z:inst44\"" {  } { { "CPU8_TEST_2.bdf" "inst44" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 608 328 424 768 "inst44" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844341 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_ram_dq0.vhd 2 1 " "Using design file lpm_ram_dq0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ram_dq0-SYN " "Found design unit 1: lpm_ram_dq0-SYN" {  } { { "lpm_ram_dq0.vhd" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/lpm_ram_dq0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546877844357 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq0 " "Found entity 1: lpm_ram_dq0" {  } { { "lpm_ram_dq0.vhd" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/lpm_ram_dq0.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546877844357 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1546877844357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq0 lpm_ram_dq0:inst9 " "Elaborating entity \"lpm_ram_dq0\" for hierarchy \"lpm_ram_dq0:inst9\"" {  } { { "CPU8_TEST_2.bdf" "inst9" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 408 96 256 520 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lpm_ram_dq0:inst9\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"lpm_ram_dq0:inst9\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq0.vhd" "altsyncram_component" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/lpm_ram_dq0.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844368 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ram_dq0:inst9\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"lpm_ram_dq0:inst9\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq0.vhd" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/lpm_ram_dq0.vhd" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546877844371 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ram_dq0:inst9\|altsyncram:altsyncram_component " "Instantiated megafunction \"lpm_ram_dq0:inst9\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram_8.mif " "Parameter \"init_file\" = \"ram_8.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=ram8 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=ram8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844371 ""}  } { { "lpm_ram_dq0.vhd" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/lpm_ram_dq0.vhd" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1546877844371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aog1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aog1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aog1 " "Found entity 1: altsyncram_aog1" {  } { { "db/altsyncram_aog1.tdf" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/db/altsyncram_aog1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546877844439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546877844439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aog1 lpm_ram_dq0:inst9\|altsyncram:altsyncram_component\|altsyncram_aog1:auto_generated " "Elaborating entity \"altsyncram_aog1\" for hierarchy \"lpm_ram_dq0:inst9\|altsyncram:altsyncram_component\|altsyncram_aog1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l4c2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l4c2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l4c2 " "Found entity 1: altsyncram_l4c2" {  } { { "db/altsyncram_l4c2.tdf" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/db/altsyncram_l4c2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546877844510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546877844510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l4c2 lpm_ram_dq0:inst9\|altsyncram:altsyncram_component\|altsyncram_aog1:auto_generated\|altsyncram_l4c2:altsyncram1 " "Elaborating entity \"altsyncram_l4c2\" for hierarchy \"lpm_ram_dq0:inst9\|altsyncram:altsyncram_component\|altsyncram_aog1:auto_generated\|altsyncram_l4c2:altsyncram1\"" {  } { { "db/altsyncram_aog1.tdf" "altsyncram1" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/db/altsyncram_aog1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom lpm_ram_dq0:inst9\|altsyncram:altsyncram_component\|altsyncram_aog1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"lpm_ram_dq0:inst9\|altsyncram:altsyncram_component\|altsyncram_aog1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_aog1.tdf" "mgl_prim2" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/db/altsyncram_aog1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844515 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ram_dq0:inst9\|altsyncram:altsyncram_component\|altsyncram_aog1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"lpm_ram_dq0:inst9\|altsyncram:altsyncram_component\|altsyncram_aog1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_aog1.tdf" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/db/altsyncram_aog1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546877844516 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ram_dq0:inst9\|altsyncram:altsyncram_component\|altsyncram_aog1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"lpm_ram_dq0:inst9\|altsyncram:altsyncram_component\|altsyncram_aog1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1918987576 " "Parameter \"NODE_NAME\" = \"1918987576\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844517 ""}  } { { "db/altsyncram_aog1.tdf" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/db/altsyncram_aog1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1546877844517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGS_MD REGS_MD:inst12 " "Elaborating entity \"REGS_MD\" for hierarchy \"REGS_MD:inst12\"" {  } { { "CPU8_TEST_2.bdf" "inst12" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 352 -512 -360 544 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844520 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter.bdf 1 1 " "Using design file counter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546877844540 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1546877844540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter REGS_MD:inst12\|counter:inst2 " "Elaborating entity \"counter\" for hierarchy \"REGS_MD:inst12\|counter:inst2\"" {  } { { "REGS_MD.bdf" "inst2" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/REGS_MD.bdf" { { 24 -56 72 152 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844542 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_counter1.vhd 2 1 " "Using design file lpm_counter1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter1-SYN " "Found design unit 1: lpm_counter1-SYN" {  } { { "lpm_counter1.vhd" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/lpm_counter1.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546877844553 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter1 " "Found entity 1: lpm_counter1" {  } { { "lpm_counter1.vhd" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/lpm_counter1.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546877844553 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1546877844553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter1 REGS_MD:inst12\|counter:inst2\|lpm_counter1:inst " "Elaborating entity \"lpm_counter1\" for hierarchy \"REGS_MD:inst12\|counter:inst2\|lpm_counter1:inst\"" {  } { { "counter.bdf" "inst" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/counter.bdf" { { 64 152 296 176 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter REGS_MD:inst12\|counter:inst2\|lpm_counter1:inst\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"REGS_MD:inst12\|counter:inst2\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter1.vhd" "lpm_counter_component" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/lpm_counter1.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844588 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "REGS_MD:inst12\|counter:inst2\|lpm_counter1:inst\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"REGS_MD:inst12\|counter:inst2\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter1.vhd" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/lpm_counter1.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546877844589 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "REGS_MD:inst12\|counter:inst2\|lpm_counter1:inst\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"REGS_MD:inst12\|counter:inst2\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844589 ""}  } { { "lpm_counter1.vhd" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/lpm_counter1.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1546877844589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_k5j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_k5j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_k5j " "Found entity 1: cntr_k5j" {  } { { "db/cntr_k5j.tdf" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/db/cntr_k5j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546877844658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546877844658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_k5j REGS_MD:inst12\|counter:inst2\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_k5j:auto_generated " "Elaborating entity \"cntr_k5j\" for hierarchy \"REGS_MD:inst12\|counter:inst2\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_k5j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546877844659 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri0:inst15\|lpm_bustri:lpm_bustri_component\|dout\[7\] ALU_MD_G:inst3\|lpm_latch0:inst8\|lpm_latch:lpm_latch_component\|latches\[7\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri0:inst15\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" to the node \"ALU_MD_G:inst3\|lpm_latch0:inst8\|lpm_latch:lpm_latch_component\|latches\[7\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546877846574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri0:inst15\|lpm_bustri:lpm_bustri_component\|dout\[6\] ALU_MD_G:inst3\|lpm_latch0:inst8\|lpm_latch:lpm_latch_component\|latches\[6\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri0:inst15\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" to the node \"ALU_MD_G:inst3\|lpm_latch0:inst8\|lpm_latch:lpm_latch_component\|latches\[6\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546877846574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri0:inst15\|lpm_bustri:lpm_bustri_component\|dout\[5\] ALU_MD_G:inst3\|lpm_latch0:inst8\|lpm_latch:lpm_latch_component\|latches\[5\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri0:inst15\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" to the node \"ALU_MD_G:inst3\|lpm_latch0:inst8\|lpm_latch:lpm_latch_component\|latches\[5\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546877846574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri0:inst15\|lpm_bustri:lpm_bustri_component\|dout\[4\] ALU_MD_G:inst3\|lpm_latch0:inst8\|lpm_latch:lpm_latch_component\|latches\[4\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri0:inst15\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" to the node \"ALU_MD_G:inst3\|lpm_latch0:inst8\|lpm_latch:lpm_latch_component\|latches\[4\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546877846574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri0:inst15\|lpm_bustri:lpm_bustri_component\|dout\[3\] ALU_MD_G:inst3\|lpm_latch0:inst8\|lpm_latch:lpm_latch_component\|latches\[3\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri0:inst15\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"ALU_MD_G:inst3\|lpm_latch0:inst8\|lpm_latch:lpm_latch_component\|latches\[3\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546877846574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri0:inst15\|lpm_bustri:lpm_bustri_component\|dout\[2\] ALU_MD_G:inst3\|lpm_latch0:inst8\|lpm_latch:lpm_latch_component\|latches\[2\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri0:inst15\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"ALU_MD_G:inst3\|lpm_latch0:inst8\|lpm_latch:lpm_latch_component\|latches\[2\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546877846574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri0:inst15\|lpm_bustri:lpm_bustri_component\|dout\[1\] ALU_MD_G:inst3\|lpm_latch0:inst8\|lpm_latch:lpm_latch_component\|latches\[1\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri0:inst15\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"ALU_MD_G:inst3\|lpm_latch0:inst8\|lpm_latch:lpm_latch_component\|latches\[1\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546877846574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri0:inst15\|lpm_bustri:lpm_bustri_component\|dout\[0\] ALU_MD_G:inst3\|lpm_latch0:inst8\|lpm_latch:lpm_latch_component\|latches\[0\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri0:inst15\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"ALU_MD_G:inst3\|lpm_latch0:inst8\|lpm_latch:lpm_latch_component\|latches\[0\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546877846574 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1546877846574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGS_MD:inst12\|lpm_latch0:inst\|lpm_latch:lpm_latch_component\|latches\[7\] " "Latch REGS_MD:inst12\|lpm_latch0:inst\|lpm_latch:lpm_latch_component\|latches\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_hu51:auto_generated\|altsyncram_gc72:altsyncram1\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_hu51:auto_generated\|altsyncram_gc72:altsyncram1\|q_a\[15\]" {  } { { "db/altsyncram_gc72.tdf" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/db/altsyncram_gc72.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546877846581 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546877846581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGS_MD:inst12\|lpm_latch0:inst\|lpm_latch:lpm_latch_component\|latches\[6\] " "Latch REGS_MD:inst12\|lpm_latch0:inst\|lpm_latch:lpm_latch_component\|latches\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_hu51:auto_generated\|altsyncram_gc72:altsyncram1\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_hu51:auto_generated\|altsyncram_gc72:altsyncram1\|q_a\[15\]" {  } { { "db/altsyncram_gc72.tdf" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/db/altsyncram_gc72.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546877846581 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546877846581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGS_MD:inst12\|lpm_latch0:inst\|lpm_latch:lpm_latch_component\|latches\[5\] " "Latch REGS_MD:inst12\|lpm_latch0:inst\|lpm_latch:lpm_latch_component\|latches\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_hu51:auto_generated\|altsyncram_gc72:altsyncram1\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_hu51:auto_generated\|altsyncram_gc72:altsyncram1\|q_a\[15\]" {  } { { "db/altsyncram_gc72.tdf" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/db/altsyncram_gc72.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546877846582 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546877846582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGS_MD:inst12\|lpm_latch0:inst\|lpm_latch:lpm_latch_component\|latches\[4\] " "Latch REGS_MD:inst12\|lpm_latch0:inst\|lpm_latch:lpm_latch_component\|latches\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_hu51:auto_generated\|altsyncram_gc72:altsyncram1\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_hu51:auto_generated\|altsyncram_gc72:altsyncram1\|q_a\[15\]" {  } { { "db/altsyncram_gc72.tdf" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/db/altsyncram_gc72.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546877846582 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546877846582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGS_MD:inst12\|lpm_latch0:inst\|lpm_latch:lpm_latch_component\|latches\[3\] " "Latch REGS_MD:inst12\|lpm_latch0:inst\|lpm_latch:lpm_latch_component\|latches\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_hu51:auto_generated\|altsyncram_gc72:altsyncram1\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_hu51:auto_generated\|altsyncram_gc72:altsyncram1\|q_a\[15\]" {  } { { "db/altsyncram_gc72.tdf" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/db/altsyncram_gc72.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546877846582 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546877846582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGS_MD:inst12\|lpm_latch0:inst\|lpm_latch:lpm_latch_component\|latches\[2\] " "Latch REGS_MD:inst12\|lpm_latch0:inst\|lpm_latch:lpm_latch_component\|latches\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_hu51:auto_generated\|altsyncram_gc72:altsyncram1\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_hu51:auto_generated\|altsyncram_gc72:altsyncram1\|q_a\[15\]" {  } { { "db/altsyncram_gc72.tdf" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/db/altsyncram_gc72.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546877846582 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546877846582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGS_MD:inst12\|lpm_latch0:inst\|lpm_latch:lpm_latch_component\|latches\[1\] " "Latch REGS_MD:inst12\|lpm_latch0:inst\|lpm_latch:lpm_latch_component\|latches\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_hu51:auto_generated\|altsyncram_gc72:altsyncram1\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_hu51:auto_generated\|altsyncram_gc72:altsyncram1\|q_a\[15\]" {  } { { "db/altsyncram_gc72.tdf" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/db/altsyncram_gc72.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546877846582 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546877846582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGS_MD:inst12\|lpm_latch0:inst\|lpm_latch:lpm_latch_component\|latches\[0\] " "Latch REGS_MD:inst12\|lpm_latch0:inst\|lpm_latch:lpm_latch_component\|latches\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_hu51:auto_generated\|altsyncram_gc72:altsyncram1\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_hu51:auto_generated\|altsyncram_gc72:altsyncram1\|q_a\[15\]" {  } { { "db/altsyncram_gc72.tdf" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/db/altsyncram_gc72.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546877846582 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546877846582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst9\|lpm_latch:lpm_latch_component\|latches\[7\] " "Latch ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst9\|lpm_latch:lpm_latch_component\|latches\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546877846582 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546877846582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst9\|lpm_latch:lpm_latch_component\|latches\[6\] " "Latch ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst9\|lpm_latch:lpm_latch_component\|latches\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546877846583 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546877846583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst9\|lpm_latch:lpm_latch_component\|latches\[5\] " "Latch ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst9\|lpm_latch:lpm_latch_component\|latches\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546877846583 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546877846583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst9\|lpm_latch:lpm_latch_component\|latches\[4\] " "Latch ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst9\|lpm_latch:lpm_latch_component\|latches\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546877846583 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546877846583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst9\|lpm_latch:lpm_latch_component\|latches\[3\] " "Latch ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst9\|lpm_latch:lpm_latch_component\|latches\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546877846583 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546877846583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst9\|lpm_latch:lpm_latch_component\|latches\[2\] " "Latch ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst9\|lpm_latch:lpm_latch_component\|latches\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546877846583 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546877846583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst9\|lpm_latch:lpm_latch_component\|latches\[1\] " "Latch ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst9\|lpm_latch:lpm_latch_component\|latches\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546877846583 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546877846583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst9\|lpm_latch:lpm_latch_component\|latches\[0\] " "Latch ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst9\|lpm_latch:lpm_latch_component\|latches\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546877846583 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546877846583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst10\|lpm_latch:lpm_latch_component\|latches\[7\] " "Latch ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst10\|lpm_latch:lpm_latch_component\|latches\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546877846584 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546877846584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst10\|lpm_latch:lpm_latch_component\|latches\[6\] " "Latch ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst10\|lpm_latch:lpm_latch_component\|latches\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546877846584 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546877846584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst10\|lpm_latch:lpm_latch_component\|latches\[5\] " "Latch ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst10\|lpm_latch:lpm_latch_component\|latches\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546877846584 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546877846584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst10\|lpm_latch:lpm_latch_component\|latches\[4\] " "Latch ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst10\|lpm_latch:lpm_latch_component\|latches\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546877846584 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546877846584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst10\|lpm_latch:lpm_latch_component\|latches\[3\] " "Latch ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst10\|lpm_latch:lpm_latch_component\|latches\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546877846584 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546877846584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst10\|lpm_latch:lpm_latch_component\|latches\[2\] " "Latch ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst10\|lpm_latch:lpm_latch_component\|latches\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546877846584 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546877846584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst10\|lpm_latch:lpm_latch_component\|latches\[1\] " "Latch ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst10\|lpm_latch:lpm_latch_component\|latches\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546877846584 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546877846584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst10\|lpm_latch:lpm_latch_component\|latches\[0\] " "Latch ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst10\|lpm_latch:lpm_latch_component\|latches\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546877846584 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546877846584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst11\|lpm_latch:lpm_latch_component\|latches\[7\] " "Latch ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst11\|lpm_latch:lpm_latch_component\|latches\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546877846585 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546877846585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst11\|lpm_latch:lpm_latch_component\|latches\[6\] " "Latch ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst11\|lpm_latch:lpm_latch_component\|latches\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546877846585 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546877846585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst11\|lpm_latch:lpm_latch_component\|latches\[5\] " "Latch ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst11\|lpm_latch:lpm_latch_component\|latches\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546877846585 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546877846585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst11\|lpm_latch:lpm_latch_component\|latches\[4\] " "Latch ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst11\|lpm_latch:lpm_latch_component\|latches\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546877846585 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546877846585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst11\|lpm_latch:lpm_latch_component\|latches\[3\] " "Latch ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst11\|lpm_latch:lpm_latch_component\|latches\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546877846585 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546877846585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst11\|lpm_latch:lpm_latch_component\|latches\[2\] " "Latch ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst11\|lpm_latch:lpm_latch_component\|latches\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546877846585 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546877846585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst11\|lpm_latch:lpm_latch_component\|latches\[1\] " "Latch ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst11\|lpm_latch:lpm_latch_component\|latches\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546877846586 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546877846586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst11\|lpm_latch:lpm_latch_component\|latches\[0\] " "Latch ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst11\|lpm_latch:lpm_latch_component\|latches\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546877846586 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546877846586 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uPC:inst6\|uA_reg:inst18\|inst5 uPC:inst6\|uA_reg:inst18\|inst5~_emulated uPC:inst6\|uA_reg:inst18\|inst5~1 " "Register \"uPC:inst6\|uA_reg:inst18\|inst5\" is converted into an equivalent circuit using register \"uPC:inst6\|uA_reg:inst18\|inst5~_emulated\" and latch \"uPC:inst6\|uA_reg:inst18\|inst5~1\"" {  } { { "ua_reg.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/ua_reg.bdf" { { 168 408 472 248 "inst5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1546877846589 "|CPU8_TEST_2|uPC:inst6|uA_reg:inst18|inst5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uPC:inst6\|uA_reg:inst18\|inst4 uPC:inst6\|uA_reg:inst18\|inst4~_emulated uPC:inst6\|uA_reg:inst18\|inst4~1 " "Register \"uPC:inst6\|uA_reg:inst18\|inst4\" is converted into an equivalent circuit using register \"uPC:inst6\|uA_reg:inst18\|inst4~_emulated\" and latch \"uPC:inst6\|uA_reg:inst18\|inst4~1\"" {  } { { "ua_reg.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/ua_reg.bdf" { { 56 408 472 136 "inst4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1546877846589 "|CPU8_TEST_2|uPC:inst6|uA_reg:inst18|inst4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uPC:inst6\|uA_reg:inst18\|inst8 uPC:inst6\|uA_reg:inst18\|inst8~_emulated uPC:inst6\|uA_reg:inst18\|inst8~1 " "Register \"uPC:inst6\|uA_reg:inst18\|inst8\" is converted into an equivalent circuit using register \"uPC:inst6\|uA_reg:inst18\|inst8~_emulated\" and latch \"uPC:inst6\|uA_reg:inst18\|inst8~1\"" {  } { { "ua_reg.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/ua_reg.bdf" { { 288 232 296 368 "inst8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1546877846589 "|CPU8_TEST_2|uPC:inst6|uA_reg:inst18|inst8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uPC:inst6\|uA_reg:inst18\|inst7 uPC:inst6\|uA_reg:inst18\|inst7~_emulated uPC:inst6\|uA_reg:inst18\|inst7~1 " "Register \"uPC:inst6\|uA_reg:inst18\|inst7\" is converted into an equivalent circuit using register \"uPC:inst6\|uA_reg:inst18\|inst7~_emulated\" and latch \"uPC:inst6\|uA_reg:inst18\|inst7~1\"" {  } { { "ua_reg.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/ua_reg.bdf" { { 168 232 296 248 "inst7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1546877846589 "|CPU8_TEST_2|uPC:inst6|uA_reg:inst18|inst7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uPC:inst6\|uA_reg:inst18\|inst2 uPC:inst6\|uA_reg:inst18\|inst2~_emulated uPC:inst6\|uA_reg:inst18\|inst2~1 " "Register \"uPC:inst6\|uA_reg:inst18\|inst2\" is converted into an equivalent circuit using register \"uPC:inst6\|uA_reg:inst18\|inst2~_emulated\" and latch \"uPC:inst6\|uA_reg:inst18\|inst2~1\"" {  } { { "ua_reg.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/ua_reg.bdf" { { 56 232 296 136 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1546877846589 "|CPU8_TEST_2|uPC:inst6|uA_reg:inst18|inst2"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1546877846589 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ALU\[7\] GND " "Pin \"ALU\[7\]\" is stuck at GND" {  } { { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 632 -328 -152 648 "ALU\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546877846864 "|CPU8_TEST_2|ALU[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU\[6\] GND " "Pin \"ALU\[6\]\" is stuck at GND" {  } { { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 632 -328 -152 648 "ALU\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546877846864 "|CPU8_TEST_2|ALU[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU\[5\] GND " "Pin \"ALU\[5\]\" is stuck at GND" {  } { { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 632 -328 -152 648 "ALU\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546877846864 "|CPU8_TEST_2|ALU[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU\[4\] GND " "Pin \"ALU\[4\]\" is stuck at GND" {  } { { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 632 -328 -152 648 "ALU\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546877846864 "|CPU8_TEST_2|ALU[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU\[3\] GND " "Pin \"ALU\[3\]\" is stuck at GND" {  } { { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 632 -328 -152 648 "ALU\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546877846864 "|CPU8_TEST_2|ALU[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU\[2\] GND " "Pin \"ALU\[2\]\" is stuck at GND" {  } { { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 632 -328 -152 648 "ALU\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546877846864 "|CPU8_TEST_2|ALU[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU\[1\] GND " "Pin \"ALU\[1\]\" is stuck at GND" {  } { { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 632 -328 -152 648 "ALU\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546877846864 "|CPU8_TEST_2|ALU[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU\[0\] GND " "Pin \"ALU\[0\]\" is stuck at GND" {  } { { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 632 -328 -152 648 "ALU\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546877846864 "|CPU8_TEST_2|ALU[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SFT\[7\] GND " "Pin \"SFT\[7\]\" is stuck at GND" {  } { { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 832 -16 160 848 "SFT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546877846864 "|CPU8_TEST_2|SFT[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SFT\[6\] GND " "Pin \"SFT\[6\]\" is stuck at GND" {  } { { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 832 -16 160 848 "SFT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546877846864 "|CPU8_TEST_2|SFT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SFT\[5\] GND " "Pin \"SFT\[5\]\" is stuck at GND" {  } { { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 832 -16 160 848 "SFT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546877846864 "|CPU8_TEST_2|SFT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SFT\[4\] GND " "Pin \"SFT\[4\]\" is stuck at GND" {  } { { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 832 -16 160 848 "SFT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546877846864 "|CPU8_TEST_2|SFT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SFT\[3\] GND " "Pin \"SFT\[3\]\" is stuck at GND" {  } { { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 832 -16 160 848 "SFT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546877846864 "|CPU8_TEST_2|SFT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SFT\[2\] GND " "Pin \"SFT\[2\]\" is stuck at GND" {  } { { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 832 -16 160 848 "SFT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546877846864 "|CPU8_TEST_2|SFT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SFT\[1\] GND " "Pin \"SFT\[1\]\" is stuck at GND" {  } { { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 832 -16 160 848 "SFT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546877846864 "|CPU8_TEST_2|SFT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SFT\[0\] GND " "Pin \"SFT\[0\]\" is stuck at GND" {  } { { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 832 -16 160 848 "SFT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546877846864 "|CPU8_TEST_2|SFT[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1546877846864 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1546877848049 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1546877848049 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546877848137 "|CPU8_TEST_2|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1546877848137 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1546877848897 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546877848897 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1103 " "Implemented 1103 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1546877849102 ""} { "Info" "ICUT_CUT_TM_OPINS" "139 " "Implemented 139 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1546877849102 ""} { "Info" "ICUT_CUT_TM_LCELLS" "917 " "Implemented 917 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1546877849102 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1546877849102 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1546877849102 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 125 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 125 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4681 " "Peak virtual memory: 4681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1546877849184 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 08 00:17:29 2019 " "Processing ended: Tue Jan 08 00:17:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1546877849184 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1546877849184 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1546877849184 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1546877849184 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1546877850364 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1546877850364 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 08 00:17:29 2019 " "Processing started: Tue Jan 08 00:17:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1546877850364 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1546877850364 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU8 -c CPU8 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU8 -c CPU8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1546877850365 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1546877850445 ""}
{ "Info" "0" "" "Project  = CPU8" {  } {  } 0 0 "Project  = CPU8" 0 0 "Fitter" 0 0 1546877850445 ""}
{ "Info" "0" "" "Revision = CPU8" {  } {  } 0 0 "Revision = CPU8" 0 0 "Fitter" 0 0 1546877850445 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1546877850547 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU8 EP3C55F484C8 " "Selected device EP3C55F484C8 for design \"CPU8\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1546877850573 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1546877850665 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1546877850665 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1546877850665 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1546877850834 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16F484C8 " "Device EP3C16F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1546877851245 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C8 " "Device EP3C40F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1546877851245 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C8 " "Device EP3C80F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1546877851245 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C120F484C8 " "Device EP3C120F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1546877851245 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1546877851245 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 2748 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1546877851250 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 2750 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1546877851250 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 2752 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1546877851250 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 2754 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1546877851250 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 2756 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1546877851250 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1546877851250 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1546877851251 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1546877851259 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "149 149 " "No exact pin location assignment(s) for 149 pins of 149 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FC " "Pin FC not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { FC } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 792 -16 160 808 "FC" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[7\] " "Pin BUS\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { BUS[7] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 864 -296 -120 880 "BUS" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[6\] " "Pin BUS\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { BUS[6] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 864 -296 -120 880 "BUS" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[5\] " "Pin BUS\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { BUS[5] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 864 -296 -120 880 "BUS" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[4\] " "Pin BUS\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { BUS[4] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 864 -296 -120 880 "BUS" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[3\] " "Pin BUS\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { BUS[3] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 864 -296 -120 880 "BUS" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[2\] " "Pin BUS\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { BUS[2] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 864 -296 -120 880 "BUS" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[1\] " "Pin BUS\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { BUS[1] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 864 -296 -120 880 "BUS" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[0\] " "Pin BUS\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { BUS[0] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 864 -296 -120 880 "BUS" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_B " "Pin RAM_B not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { RAM_B } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 792 -592 -416 808 "RAM_B" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 238 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM\[7\] " "Pin RAM\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { RAM[7] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 680 -328 -152 696 "RAM" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM\[6\] " "Pin RAM\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { RAM[6] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 680 -328 -152 696 "RAM" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM\[5\] " "Pin RAM\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { RAM[5] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 680 -328 -152 696 "RAM" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM\[4\] " "Pin RAM\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { RAM[4] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 680 -328 -152 696 "RAM" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM\[3\] " "Pin RAM\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { RAM[3] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 680 -328 -152 696 "RAM" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM\[2\] " "Pin RAM\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { RAM[2] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 680 -328 -152 696 "RAM" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM\[1\] " "Pin RAM\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { RAM[1] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 680 -328 -152 696 "RAM" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM\[0\] " "Pin RAM\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { RAM[0] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 680 -328 -152 696 "RAM" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[24\] " "Pin M\[24\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { M[24] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 616 -328 -152 632 "M" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[23\] " "Pin M\[23\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { M[23] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 616 -328 -152 632 "M" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[22\] " "Pin M\[22\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { M[22] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 616 -328 -152 632 "M" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[21\] " "Pin M\[21\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { M[21] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 616 -328 -152 632 "M" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[20\] " "Pin M\[20\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { M[20] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 616 -328 -152 632 "M" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[19\] " "Pin M\[19\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { M[19] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 616 -328 -152 632 "M" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[18\] " "Pin M\[18\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { M[18] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 616 -328 -152 632 "M" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[17\] " "Pin M\[17\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { M[17] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 616 -328 -152 632 "M" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[16\] " "Pin M\[16\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { M[16] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 616 -328 -152 632 "M" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[15\] " "Pin M\[15\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { M[15] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 616 -328 -152 632 "M" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[14\] " "Pin M\[14\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { M[14] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 616 -328 -152 632 "M" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[13\] " "Pin M\[13\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { M[13] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 616 -328 -152 632 "M" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[12\] " "Pin M\[12\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { M[12] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 616 -328 -152 632 "M" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[11\] " "Pin M\[11\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { M[11] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 616 -328 -152 632 "M" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[10\] " "Pin M\[10\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { M[10] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 616 -328 -152 632 "M" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[9\] " "Pin M\[9\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { M[9] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 616 -328 -152 632 "M" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[8\] " "Pin M\[8\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { M[8] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 616 -328 -152 632 "M" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[7\] " "Pin M\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { M[7] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 616 -328 -152 632 "M" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[6\] " "Pin M\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { M[6] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 616 -328 -152 632 "M" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[5\] " "Pin M\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { M[5] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 616 -328 -152 632 "M" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[4\] " "Pin M\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { M[4] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 616 -328 -152 632 "M" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[3\] " "Pin M\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { M[3] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 616 -328 -152 632 "M" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[2\] " "Pin M\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { M[2] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 616 -328 -152 632 "M" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[1\] " "Pin M\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { M[1] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 616 -328 -152 632 "M" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[7\] " "Pin ADDR\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ADDR[7] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 696 -328 -152 712 "ADDR" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[6\] " "Pin ADDR\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ADDR[6] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 696 -328 -152 712 "ADDR" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[5\] " "Pin ADDR\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ADDR[5] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 696 -328 -152 712 "ADDR" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[4\] " "Pin ADDR\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ADDR[4] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 696 -328 -152 712 "ADDR" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[3\] " "Pin ADDR\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ADDR[3] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 696 -328 -152 712 "ADDR" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[2\] " "Pin ADDR\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ADDR[2] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 696 -328 -152 712 "ADDR" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[1\] " "Pin ADDR\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ADDR[1] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 696 -328 -152 712 "ADDR" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[0\] " "Pin ADDR\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ADDR[0] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 696 -328 -152 712 "ADDR" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_B " "Pin LED_B not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { LED_B } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 808 -592 -416 824 "LED_B" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[7\] " "Pin IR\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { IR[7] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 728 -320 -144 744 "IR" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[6\] " "Pin IR\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { IR[6] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 728 -320 -144 744 "IR" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[5\] " "Pin IR\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { IR[5] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 728 -320 -144 744 "IR" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[4\] " "Pin IR\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { IR[4] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 728 -320 -144 744 "IR" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[3\] " "Pin IR\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { IR[3] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 728 -320 -144 744 "IR" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[2\] " "Pin IR\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { IR[2] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 728 -320 -144 744 "IR" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[1\] " "Pin IR\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { IR[1] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 728 -320 -144 744 "IR" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[0\] " "Pin IR\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { IR[0] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 728 -320 -144 744 "IR" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW_B " "Pin SW_B not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { SW_B } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 776 -592 -416 792 "SW_B" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[7\] " "Pin ALU\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ALU[7] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 632 -328 -152 648 "ALU" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[6\] " "Pin ALU\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ALU[6] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 632 -328 -152 648 "ALU" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[5\] " "Pin ALU\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ALU[5] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 632 -328 -152 648 "ALU" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[4\] " "Pin ALU\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ALU[4] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 632 -328 -152 648 "ALU" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[3\] " "Pin ALU\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ALU[3] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 632 -328 -152 648 "ALU" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[2\] " "Pin ALU\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ALU[2] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 632 -328 -152 648 "ALU" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[1\] " "Pin ALU\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ALU[1] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 632 -328 -152 648 "ALU" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[0\] " "Pin ALU\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ALU[0] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 632 -328 -152 648 "ALU" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[7\] " "Pin DOUT\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { DOUT[7] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 832 -320 -144 848 "DOUT" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DOUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[6\] " "Pin DOUT\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { DOUT[6] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 832 -320 -144 848 "DOUT" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DOUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[5\] " "Pin DOUT\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { DOUT[5] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 832 -320 -144 848 "DOUT" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DOUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[4\] " "Pin DOUT\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { DOUT[4] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 832 -320 -144 848 "DOUT" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DOUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[3\] " "Pin DOUT\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { DOUT[3] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 832 -320 -144 848 "DOUT" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DOUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[2\] " "Pin DOUT\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { DOUT[2] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 832 -320 -144 848 "DOUT" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DOUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[1\] " "Pin DOUT\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { DOUT[1] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 832 -320 -144 848 "DOUT" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DOUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[0\] " "Pin DOUT\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { DOUT[0] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 832 -320 -144 848 "DOUT" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DOUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR1\[7\] " "Pin DR1\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { DR1[7] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 648 -328 -152 664 "DR1" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DR1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR1\[6\] " "Pin DR1\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { DR1[6] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 648 -328 -152 664 "DR1" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DR1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR1\[5\] " "Pin DR1\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { DR1[5] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 648 -328 -152 664 "DR1" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DR1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR1\[4\] " "Pin DR1\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { DR1[4] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 648 -328 -152 664 "DR1" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DR1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR1\[3\] " "Pin DR1\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { DR1[3] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 648 -328 -152 664 "DR1" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DR1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR1\[2\] " "Pin DR1\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { DR1[2] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 648 -328 -152 664 "DR1" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DR1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR1\[1\] " "Pin DR1\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { DR1[1] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 648 -328 -152 664 "DR1" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DR1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR1\[0\] " "Pin DR1\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { DR1[0] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 648 -328 -152 664 "DR1" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DR1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR2\[7\] " "Pin DR2\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { DR2[7] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 664 -328 -152 680 "DR2" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DR2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR2\[6\] " "Pin DR2\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { DR2[6] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 664 -328 -152 680 "DR2" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DR2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR2\[5\] " "Pin DR2\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { DR2[5] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 664 -328 -152 680 "DR2" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DR2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR2\[4\] " "Pin DR2\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { DR2[4] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 664 -328 -152 680 "DR2" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DR2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR2\[3\] " "Pin DR2\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { DR2[3] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 664 -328 -152 680 "DR2" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DR2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR2\[2\] " "Pin DR2\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { DR2[2] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 664 -328 -152 680 "DR2" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DR2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR2\[1\] " "Pin DR2\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { DR2[1] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 664 -328 -152 680 "DR2" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DR2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR2\[0\] " "Pin DR2\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { DR2[0] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 664 -328 -152 680 "DR2" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DR2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[7\] " "Pin PC\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { PC[7] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 808 -320 -144 824 "PC" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[6\] " "Pin PC\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { PC[6] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 808 -320 -144 824 "PC" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[5\] " "Pin PC\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { PC[5] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 808 -320 -144 824 "PC" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[4\] " "Pin PC\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { PC[4] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 808 -320 -144 824 "PC" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[3\] " "Pin PC\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { PC[3] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 808 -320 -144 824 "PC" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[2\] " "Pin PC\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { PC[2] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 808 -320 -144 824 "PC" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[1\] " "Pin PC\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { PC[1] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 808 -320 -144 824 "PC" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[0\] " "Pin PC\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { PC[0] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 808 -320 -144 824 "PC" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[7\] " "Pin R0\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { R0[7] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 752 -320 -144 768 "R0" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[6\] " "Pin R0\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { R0[6] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 752 -320 -144 768 "R0" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[5\] " "Pin R0\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { R0[5] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 752 -320 -144 768 "R0" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[4\] " "Pin R0\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { R0[4] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 752 -320 -144 768 "R0" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[3\] " "Pin R0\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { R0[3] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 752 -320 -144 768 "R0" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[2\] " "Pin R0\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { R0[2] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 752 -320 -144 768 "R0" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[1\] " "Pin R0\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { R0[1] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 752 -320 -144 768 "R0" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[0\] " "Pin R0\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { R0[0] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 752 -320 -144 768 "R0" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[7\] " "Pin R1\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { R1[7] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 776 -320 -144 792 "R1" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[6\] " "Pin R1\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { R1[6] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 776 -320 -144 792 "R1" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[5\] " "Pin R1\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { R1[5] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 776 -320 -144 792 "R1" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[4\] " "Pin R1\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { R1[4] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 776 -320 -144 792 "R1" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[3\] " "Pin R1\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { R1[3] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 776 -320 -144 792 "R1" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[2\] " "Pin R1\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { R1[2] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 776 -320 -144 792 "R1" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[1\] " "Pin R1\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { R1[1] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 776 -320 -144 792 "R1" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[0\] " "Pin R1\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { R1[0] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 776 -320 -144 792 "R1" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[7\] " "Pin R2\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { R2[7] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 792 -320 -144 808 "R2" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[6\] " "Pin R2\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { R2[6] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 792 -320 -144 808 "R2" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[5\] " "Pin R2\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { R2[5] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 792 -320 -144 808 "R2" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[4\] " "Pin R2\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { R2[4] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 792 -320 -144 808 "R2" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[3\] " "Pin R2\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { R2[3] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 792 -320 -144 808 "R2" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[2\] " "Pin R2\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { R2[2] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 792 -320 -144 808 "R2" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[1\] " "Pin R2\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { R2[1] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 792 -320 -144 808 "R2" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[0\] " "Pin R2\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { R2[0] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 792 -320 -144 808 "R2" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 219 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SFT\[7\] " "Pin SFT\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { SFT[7] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 832 -16 160 848 "SFT" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SFT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SFT\[6\] " "Pin SFT\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { SFT[6] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 832 -16 160 848 "SFT" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SFT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 221 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SFT\[5\] " "Pin SFT\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { SFT[5] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 832 -16 160 848 "SFT" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SFT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 222 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SFT\[4\] " "Pin SFT\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { SFT[4] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 832 -16 160 848 "SFT" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SFT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 223 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SFT\[3\] " "Pin SFT\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { SFT[3] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 832 -16 160 848 "SFT" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SFT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 224 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SFT\[2\] " "Pin SFT\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { SFT[2] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 832 -16 160 848 "SFT" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SFT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SFT\[1\] " "Pin SFT\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { SFT[1] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 832 -16 160 848 "SFT" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SFT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 226 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SFT\[0\] " "Pin SFT\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { SFT[0] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 832 -16 160 848 "SFT" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SFT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uA2\[5\] " "Pin uA2\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { uA2[5] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 632 760 936 648 "uA2" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uA2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uA2\[4\] " "Pin uA2\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { uA2[4] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 632 760 936 648 "uA2" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uA2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uA2\[3\] " "Pin uA2\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { uA2[3] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 632 760 936 648 "uA2" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uA2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uA2\[2\] " "Pin uA2\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { uA2[2] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 632 760 936 648 "uA2" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uA2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uA2\[1\] " "Pin uA2\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { uA2[1] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 632 760 936 648 "uA2" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uA2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uA2\[0\] " "Pin uA2\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { uA2[0] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 632 760 936 648 "uA2" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uA2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RST " "Pin RST not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { RST } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 656 -600 -432 672 "RST" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[7\] " "Pin IN\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { IN[7] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 624 -600 -432 640 "IN" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[6\] " "Pin IN\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { IN[6] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 624 -600 -432 640 "IN" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[5\] " "Pin IN\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { IN[5] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 624 -600 -432 640 "IN" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[4\] " "Pin IN\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { IN[4] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 624 -600 -432 640 "IN" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[3\] " "Pin IN\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { IN[3] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 624 -600 -432 640 "IN" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[2\] " "Pin IN\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { IN[2] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 624 -600 -432 640 "IN" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[1\] " "Pin IN\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { IN[1] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 624 -600 -432 640 "IN" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[0\] " "Pin IN\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { IN[0] } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 624 -600 -432 640 "IN" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STEP " "Pin STEP not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { STEP } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 696 -600 -432 712 "STEP" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STEP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Pin CLK not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { CLK } } } { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 736 -600 -432 752 "CLK" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546877852242 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1546877852242 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "69 " "TimeQuest Timing Analyzer is analyzing 69 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1546877852722 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1546877852724 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1546877852724 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1546877852724 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1546877852724 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU8.sdc " "Synopsys Design Constraints File file not found: 'CPU8.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1546877852728 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "step3:inst11\|inst2 " "Node: step3:inst11\|inst2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1546877852731 "|CPU8_TEST_2|step3:inst11|inst2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "step3:inst11\|inst " "Node: step3:inst11\|inst was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1546877852731 "|CPU8_TEST_2|step3:inst11|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1546877852731 "|CPU8_TEST_2|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "step3:inst11\|inst1 " "Node: step3:inst11\|inst1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1546877852731 "|CPU8_TEST_2|step3:inst11|inst1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[0\] " "Node: REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1546877852732 "|CPU8_TEST_2|REGS_MD:inst12|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "step3:inst11\|inst3 " "Node: step3:inst11\|inst3 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1546877852732 "|CPU8_TEST_2|step3:inst11|inst3"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1546877852739 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1546877852739 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1546877852739 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1546877852739 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1546877852739 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1546877852739 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1546877852739 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1546877852739 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1546877852823 ""}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 721 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1546877852823 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "step3:inst11\|inst  " "Automatically promoted node step3:inst11\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1546877852823 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "step3:inst11\|inst1 " "Destination node step3:inst11\|inst1" {  } { { "step3.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/step3.bdf" { { 96 208 272 176 "inst1" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { step3:inst11|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 379 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546877852823 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "step3:inst11\|inst6~1 " "Destination node step3:inst11\|inst6~1" {  } { { "step3.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/step3.bdf" { { 16 112 176 96 "inst6" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { step3:inst11|inst6~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 1383 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546877852823 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1546877852823 ""}  } { { "step3.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/step3.bdf" { { 96 112 176 176 "inst" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { step3:inst11|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 380 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1546877852823 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "step3:inst11\|inst1  " "Automatically promoted node step3:inst11\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1546877852823 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU_MD_G:inst3\|inst33 " "Destination node ALU_MD_G:inst3\|inst33" {  } { { "ALU_MD_G.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/ALU_MD_G.bdf" { { 240 616 680 288 "inst33" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_MD_G:inst3|inst33 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 600 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546877852823 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU_MD_G:inst3\|inst32 " "Destination node ALU_MD_G:inst3\|inst32" {  } { { "ALU_MD_G.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/ALU_MD_G.bdf" { { 288 616 680 336 "inst32" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_MD_G:inst3|inst32 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 601 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546877852823 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGS_MD:inst12\|inst28 " "Destination node REGS_MD:inst12\|inst28" {  } { { "REGS_MD.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/REGS_MD.bdf" { { 64 120 184 112 "inst28" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGS_MD:inst12|inst28 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 306 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546877852823 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGS_MD:inst12\|inst31 " "Destination node REGS_MD:inst12\|inst31" {  } { { "REGS_MD.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/REGS_MD.bdf" { { 120 120 184 168 "inst31" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGS_MD:inst12|inst31 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 309 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546877852823 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "step3:inst11\|inst2 " "Destination node step3:inst11\|inst2" {  } { { "step3.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/step3.bdf" { { 96 304 368 176 "inst2" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { step3:inst11|inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 378 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546877852823 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst6\|uI_C:inst12\|inst3~0 " "Destination node uPC:inst6\|uI_C:inst12\|inst3~0" {  } { { "ui_c.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/ui_c.bdf" { { 168 328 376 232 "inst3" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uPC:inst6|uI_C:inst12|inst3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 1325 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546877852823 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "step3:inst11\|inst6~0 " "Destination node step3:inst11\|inst6~0" {  } { { "step3.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/step3.bdf" { { 16 112 176 96 "inst6" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { step3:inst11|inst6~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 1331 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546877852823 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "step3:inst11\|inst6~1 " "Destination node step3:inst11\|inst6~1" {  } { { "step3.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/step3.bdf" { { 16 112 176 96 "inst6" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { step3:inst11|inst6~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 1383 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546877852823 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1546877852823 ""}  } { { "step3.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/step3.bdf" { { 96 208 272 176 "inst1" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { step3:inst11|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 379 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1546877852823 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU_MD_G:inst3\|inst32  " "Automatically promoted node ALU_MD_G:inst3\|inst32 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1546877852826 ""}  } { { "ALU_MD_G.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/ALU_MD_G.bdf" { { 288 616 680 336 "inst32" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_MD_G:inst3|inst32 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 601 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1546877852826 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU_MD_G:inst3\|inst33  " "Automatically promoted node ALU_MD_G:inst3\|inst33 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1546877852826 ""}  } { { "ALU_MD_G.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/ALU_MD_G.bdf" { { 240 616 680 288 "inst33" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_MD_G:inst3|inst33 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 600 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1546877852826 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU_MD_G:inst3\|REG0_2:inst10\|inst3~0  " "Automatically promoted node ALU_MD_G:inst3\|REG0_2:inst10\|inst3~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1546877852826 ""}  } { { "reg0_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/reg0_2.bdf" { { 48 104 168 96 "inst3" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_MD_G:inst3|REG0_2:inst10|inst3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 1322 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1546877852826 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU_MD_G:inst3\|REG0_2:inst10\|inst4~0  " "Automatically promoted node ALU_MD_G:inst3\|REG0_2:inst10\|inst4~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1546877852826 ""}  } { { "reg0_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/reg0_2.bdf" { { 128 104 168 176 "inst4" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_MD_G:inst3|REG0_2:inst10|inst4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 1323 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1546877852826 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU_MD_G:inst3\|REG0_2:inst10\|inst5~1  " "Automatically promoted node ALU_MD_G:inst3\|REG0_2:inst10\|inst5~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1546877852826 ""}  } { { "reg0_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/reg0_2.bdf" { { 208 104 168 256 "inst5" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_MD_G:inst3|REG0_2:inst10|inst5~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 1324 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1546877852826 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "REGS_MD:inst12\|inst17  " "Automatically promoted node REGS_MD:inst12\|inst17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1546877852826 ""}  } { { "REGS_MD.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/REGS_MD.bdf" { { 64 -184 -120 112 "inst17" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGS_MD:inst12|inst17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 307 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1546877852826 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "REGS_MD:inst12\|inst28  " "Automatically promoted node REGS_MD:inst12\|inst28 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1546877852826 ""}  } { { "REGS_MD.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/REGS_MD.bdf" { { 64 120 184 112 "inst28" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGS_MD:inst12|inst28 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 306 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1546877852826 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "REGS_MD:inst12\|inst31  " "Automatically promoted node REGS_MD:inst12\|inst31 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1546877852826 ""}  } { { "REGS_MD.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/REGS_MD.bdf" { { 120 120 184 168 "inst31" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGS_MD:inst12|inst31 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 309 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1546877852826 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "REGS_MD:inst12\|inst34  " "Automatically promoted node REGS_MD:inst12\|inst34 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1546877852827 ""}  } { { "REGS_MD.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/REGS_MD.bdf" { { 104 488 552 152 "inst34" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGS_MD:inst12|inst34 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 308 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1546877852827 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "step3:inst11\|inst2  " "Automatically promoted node step3:inst11\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1546877852827 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "step3:inst11\|inst3 " "Destination node step3:inst11\|inst3" {  } { { "step3.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/step3.bdf" { { 96 400 464 176 "inst3" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { step3:inst11|inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 375 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546877852827 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst6\|uI_C:inst12\|inst3~0 " "Destination node uPC:inst6\|uI_C:inst12\|inst3~0" {  } { { "ui_c.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/ui_c.bdf" { { 168 328 376 232 "inst3" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uPC:inst6|uI_C:inst12|inst3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 1325 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546877852827 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "step3:inst11\|inst6~0 " "Destination node step3:inst11\|inst6~0" {  } { { "step3.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/step3.bdf" { { 16 112 176 96 "inst6" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { step3:inst11|inst6~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 1331 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546877852827 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU_MD_G:inst3\|SHIFT_1:inst38\|253 " "Destination node ALU_MD_G:inst3\|SHIFT_1:inst38\|253" {  } { { "shift_1.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/shift_1.bdf" { { 112 360 424 152 "253" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_MD_G:inst3|SHIFT_1:inst38|253 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 599 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546877852827 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "step3:inst11\|inst6~1 " "Destination node step3:inst11\|inst6~1" {  } { { "step3.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/step3.bdf" { { 16 112 176 96 "inst6" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { step3:inst11|inst6~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 1383 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546877852827 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Fc_z:inst44\|10 " "Destination node Fc_z:inst44\|10" {  } { { "fc_z.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/fc_z.bdf" { { 168 504 568 208 "10" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Fc_z:inst44|10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 371 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546877852827 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1546877852827 ""}  } { { "step3.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/step3.bdf" { { 96 304 368 176 "inst2" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { step3:inst11|inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 378 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1546877852827 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "step3:inst11\|inst5  " "Automatically promoted node step3:inst11\|inst5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1546877852828 ""}  } { { "step3.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/step3.bdf" { { 112 32 96 160 "inst5" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { step3:inst11|inst5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 376 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1546877852828 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Fc_z:inst44\|10  " "Automatically promoted node Fc_z:inst44\|10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1546877852828 ""}  } { { "fc_z.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/fc_z.bdf" { { 168 504 568 208 "10" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Fc_z:inst44|10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 371 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1546877852828 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RST~input (placed in PIN T21 (CLK6, DIFFCLK_3p)) " "Automatically promoted node RST~input (placed in PIN T21 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1546877852828 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst6\|uA_reg:inst18\|inst5~2 " "Destination node uPC:inst6\|uA_reg:inst18\|inst5~2" {  } { { "ua_reg.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/ua_reg.bdf" { { 168 408 472 248 "inst5" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uPC:inst6|uA_reg:inst18|inst5~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 733 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546877852828 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst6\|uA_reg:inst18\|inst4~2 " "Destination node uPC:inst6\|uA_reg:inst18\|inst4~2" {  } { { "ua_reg.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/ua_reg.bdf" { { 56 408 472 136 "inst4" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uPC:inst6|uA_reg:inst18|inst4~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 738 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546877852828 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst6\|uA_reg:inst18\|inst8~2 " "Destination node uPC:inst6\|uA_reg:inst18\|inst8~2" {  } { { "ua_reg.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/ua_reg.bdf" { { 288 232 296 368 "inst8" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uPC:inst6|uA_reg:inst18|inst8~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 743 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546877852828 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst6\|uA_reg:inst18\|inst7~2 " "Destination node uPC:inst6\|uA_reg:inst18\|inst7~2" {  } { { "ua_reg.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/ua_reg.bdf" { { 168 232 296 248 "inst7" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uPC:inst6|uA_reg:inst18|inst7~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 748 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546877852828 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst6\|uA_reg:inst18\|inst2~2 " "Destination node uPC:inst6\|uA_reg:inst18\|inst2~2" {  } { { "ua_reg.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/ua_reg.bdf" { { 56 232 296 136 "inst2" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uPC:inst6|uA_reg:inst18|inst2~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 753 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546877852828 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst6\|uA_reg:inst18\|inst5~0 " "Destination node uPC:inst6\|uA_reg:inst18\|inst5~0" {  } { { "ua_reg.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/ua_reg.bdf" { { 168 408 472 248 "inst5" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uPC:inst6|uA_reg:inst18|inst5~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 731 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546877852828 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst6\|uA_reg:inst18\|inst4~0 " "Destination node uPC:inst6\|uA_reg:inst18\|inst4~0" {  } { { "ua_reg.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/ua_reg.bdf" { { 56 408 472 136 "inst4" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uPC:inst6|uA_reg:inst18|inst4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 736 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546877852828 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst6\|uA_reg:inst18\|inst8~0 " "Destination node uPC:inst6\|uA_reg:inst18\|inst8~0" {  } { { "ua_reg.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/ua_reg.bdf" { { 288 232 296 368 "inst8" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uPC:inst6|uA_reg:inst18|inst8~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 741 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546877852828 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst6\|uA_reg:inst18\|inst7~0 " "Destination node uPC:inst6\|uA_reg:inst18\|inst7~0" {  } { { "ua_reg.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/ua_reg.bdf" { { 168 232 296 248 "inst7" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uPC:inst6|uA_reg:inst18|inst7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 746 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546877852828 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst6\|uA_reg:inst18\|inst2~0 " "Destination node uPC:inst6\|uA_reg:inst18\|inst2~0" {  } { { "ua_reg.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/ua_reg.bdf" { { 56 232 296 136 "inst2" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uPC:inst6|uA_reg:inst18|inst2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 751 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546877852828 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1546877852828 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1546877852828 ""}  } { { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 656 -600 -432 672 "RST" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RST~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 2726 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1546877852828 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "STEP~input (placed in PIN T22 (CLK7, DIFFCLK_3n)) " "Automatically promoted node STEP~input (placed in PIN T22 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1546877852829 ""}  } { { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { { 696 -600 -432 712 "STEP" "" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STEP~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 0 { 0 ""} 0 2735 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1546877852829 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1546877853346 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1546877853348 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1546877853348 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1546877853350 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1546877853352 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1546877853354 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1546877853354 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1546877853355 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1546877853392 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1546877853394 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1546877853394 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "147 unused 2.5V 9 138 0 " "Number of I/O pins in group: 147 (unused VREF, 2.5V VCCIO, 9 input, 138 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1546877853400 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1546877853400 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1546877853400 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 8 30 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1546877853401 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 42 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1546877853401 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 42 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1546877853401 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 43 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1546877853401 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1546877853401 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 38 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1546877853401 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 43 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1546877853401 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1546877853401 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1546877853401 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1546877853401 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546877853540 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1546877855469 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546877855862 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1546877855884 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1546877857995 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546877857995 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1546877858613 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X44_Y32 X54_Y42 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X44_Y32 to location X54_Y42" {  } { { "loc" "" { Generic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X44_Y32 to location X54_Y42"} { { 11 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X44_Y32 to location X54_Y42"} 44 32 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1546877860303 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1546877860303 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546877860678 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1546877860680 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1546877860680 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1546877860680 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.58 " "Total time spent on timing analysis during the Fitter is 0.58 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1546877860721 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1546877860772 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1546877861340 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1546877861385 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1546877862171 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546877862886 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8.fit.smsg " "Generated suppressed messages file G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1546877863922 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5427 " "Peak virtual memory: 5427 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1546877864704 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 08 00:17:44 2019 " "Processing ended: Tue Jan 08 00:17:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1546877864704 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1546877864704 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1546877864704 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1546877864704 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1546877865816 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1546877865816 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 08 00:17:45 2019 " "Processing started: Tue Jan 08 00:17:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1546877865816 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1546877865816 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPU8 -c CPU8 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CPU8 -c CPU8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1546877865816 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1546877868112 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1546877868181 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4592 " "Peak virtual memory: 4592 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1546877869229 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 08 00:17:49 2019 " "Processing ended: Tue Jan 08 00:17:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1546877869229 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1546877869229 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1546877869229 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1546877869229 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1546877869918 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1546877870446 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1546877870446 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 08 00:17:50 2019 " "Processing started: Tue Jan 08 00:17:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1546877870446 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1546877870446 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPU8 -c CPU8 " "Command: quartus_sta CPU8 -c CPU8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1546877870447 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1546877870532 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1546877870698 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1546877870699 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1546877870792 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1546877870792 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "69 " "TimeQuest Timing Analyzer is analyzing 69 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1546877871128 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1546877871200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1546877871200 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1546877871200 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1546877871200 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU8.sdc " "Synopsys Design Constraints File file not found: 'CPU8.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1546877871205 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "step3:inst11\|inst2 " "Node: step3:inst11\|inst2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1546877871208 "|CPU8_TEST_2|step3:inst11|inst2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "step3:inst11\|inst " "Node: step3:inst11\|inst was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1546877871208 "|CPU8_TEST_2|step3:inst11|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1546877871208 "|CPU8_TEST_2|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[0\] " "Node: REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1546877871208 "|CPU8_TEST_2|REGS_MD:inst12|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "step3:inst11\|inst1 " "Node: step3:inst11\|inst1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1546877871208 "|CPU8_TEST_2|step3:inst11|inst1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "step3:inst11\|inst3 " "Node: step3:inst11\|inst3 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1546877871208 "|CPU8_TEST_2|step3:inst11|inst3"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1546877871498 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1546877871498 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1546877871498 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1546877871499 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1546877871511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.966 " "Worst-case setup slack is 44.966" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546877871542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546877871542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.966         0.000 altera_reserved_tck  " "   44.966         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546877871542 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1546877871542 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.448 " "Worst-case hold slack is 0.448" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546877871553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546877871553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448         0.000 altera_reserved_tck  " "    0.448         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546877871553 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1546877871553 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.091 " "Worst-case recovery slack is 48.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546877871568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546877871568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.091         0.000 altera_reserved_tck  " "   48.091         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546877871568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1546877871568 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.429 " "Worst-case removal slack is 1.429" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546877871577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546877871577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.429         0.000 altera_reserved_tck  " "    1.429         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546877871577 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1546877871577 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.475 " "Worst-case minimum pulse width slack is 49.475" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546877871588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546877871588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.475         0.000 altera_reserved_tck  " "   49.475         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546877871588 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1546877871588 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1546877871716 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1546877871745 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1546877872659 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "step3:inst11\|inst2 " "Node: step3:inst11\|inst2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1546877872841 "|CPU8_TEST_2|step3:inst11|inst2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "step3:inst11\|inst " "Node: step3:inst11\|inst was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1546877872841 "|CPU8_TEST_2|step3:inst11|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1546877872841 "|CPU8_TEST_2|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[0\] " "Node: REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1546877872841 "|CPU8_TEST_2|REGS_MD:inst12|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "step3:inst11\|inst1 " "Node: step3:inst11\|inst1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1546877872841 "|CPU8_TEST_2|step3:inst11|inst1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "step3:inst11\|inst3 " "Node: step3:inst11\|inst3 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1546877872841 "|CPU8_TEST_2|step3:inst11|inst3"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1546877872843 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1546877872843 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1546877872843 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.354 " "Worst-case setup slack is 45.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546877872870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546877872870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.354         0.000 altera_reserved_tck  " "   45.354         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546877872870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1546877872870 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.398 " "Worst-case hold slack is 0.398" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546877872882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546877872882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398         0.000 altera_reserved_tck  " "    0.398         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546877872882 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1546877872882 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.382 " "Worst-case recovery slack is 48.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546877872892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546877872892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.382         0.000 altera_reserved_tck  " "   48.382         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546877872892 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1546877872892 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.282 " "Worst-case removal slack is 1.282" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546877872904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546877872904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.282         0.000 altera_reserved_tck  " "    1.282         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546877872904 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1546877872904 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.332 " "Worst-case minimum pulse width slack is 49.332" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546877872915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546877872915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.332         0.000 altera_reserved_tck  " "   49.332         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546877872915 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1546877872915 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1546877873168 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "step3:inst11\|inst2 " "Node: step3:inst11\|inst2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1546877873447 "|CPU8_TEST_2|step3:inst11|inst2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "step3:inst11\|inst " "Node: step3:inst11\|inst was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1546877873447 "|CPU8_TEST_2|step3:inst11|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1546877873447 "|CPU8_TEST_2|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[0\] " "Node: REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1546877873447 "|CPU8_TEST_2|REGS_MD:inst12|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "step3:inst11\|inst1 " "Node: step3:inst11\|inst1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1546877873448 "|CPU8_TEST_2|step3:inst11|inst1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "step3:inst11\|inst3 " "Node: step3:inst11\|inst3 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1546877873448 "|CPU8_TEST_2|step3:inst11|inst3"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1546877873450 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1546877873450 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1546877873450 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.011 " "Worst-case setup slack is 48.011" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546877873465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546877873465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.011         0.000 altera_reserved_tck  " "   48.011         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546877873465 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1546877873465 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.170 " "Worst-case hold slack is 0.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546877873479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546877873479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170         0.000 altera_reserved_tck  " "    0.170         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546877873479 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1546877873479 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.331 " "Worst-case recovery slack is 49.331" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546877873493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546877873493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.331         0.000 altera_reserved_tck  " "   49.331         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546877873493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1546877873493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.583 " "Worst-case removal slack is 0.583" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546877873510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546877873510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.583         0.000 altera_reserved_tck  " "    0.583         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546877873510 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1546877873510 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.463 " "Worst-case minimum pulse width slack is 49.463" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546877873523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546877873523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.463         0.000 altera_reserved_tck  " "   49.463         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546877873523 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1546877873523 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1546877874106 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1546877874106 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1546877874290 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 08 00:17:54 2019 " "Processing ended: Tue Jan 08 00:17:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1546877874290 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1546877874290 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1546877874290 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1546877874290 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1546877875403 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1546877875404 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 08 00:17:55 2019 " "Processing started: Tue Jan 08 00:17:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1546877875404 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1546877875404 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CPU8 -c CPU8 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CPU8 -c CPU8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1546877875404 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU8.vo G:/EXPT_5_B4_CPU8B_CPLEX_INS/simulation/modelsim/ simulation " "Generated file CPU8.vo in folder \"G:/EXPT_5_B4_CPU8B_CPLEX_INS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1546877876060 ""}
{ "Warning" "WQNETO_BSDL_UNSUPPORTED_FAMILY" "" "Device family does not support board-level Boundary-Scan Description Language file generation" {  } {  } 0 199064 "Device family does not support board-level Boundary-Scan Description Language file generation" 0 0 "Quartus II" 0 -1 1546877876109 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4560 " "Peak virtual memory: 4560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1546877876188 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 08 00:17:56 2019 " "Processing ended: Tue Jan 08 00:17:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1546877876188 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1546877876188 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1546877876188 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1546877876188 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 168 s " "Quartus II Full Compilation was successful. 0 errors, 168 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1546877876864 ""}
