RISC-V Simulator

A full-stack RISC-V Instruction Set Simulator built using Node.js (backend) and React (frontend).
This tool allows users to write RISC-V assembly instructions, execute them, and visualize the internal workings of the processor â€” including registers, memory, and execution flow.

â­ Features


ğŸ§® Core Functionality

    Parse and validate RISC-V assembly instructions
    Simulate instruction execution cycle-by-cycle
    Support for arithmetic, logical, load/store, and control-flow instructions
    Register file and memory emulation
    Real-time output and error reporting

ğŸ’» Frontend (React)

    Clean UI for writing and running code
    Visual display of:
    Register states
    Memory changes
    Execution log
    Interactive editor with responsive layout

âš™ï¸ Backend (Node.js / Express)

    Instruction parser
    Execution engine
    Decoder and utilities
    REST API for sending instructions & receiving results
    Safe isolated execution environment


ğŸš€ How to Run the Project

    1ï¸âƒ£ Clone the repository
    git clone https://github.com/SiddhantPrakash485/RISC-V_SIMULATOR
    cd RISC-V_SIMULATOR

    2ï¸âƒ£ Setup Backend
    cd backend
    npm install
    npm start

    3ï¸âƒ£ Setup Frontend
    cd frontend
    npm install
    npm start



ğŸ§ª Technologies Used
    Frontend
        React.js
        JavaScript
        CSS
                
    Backend
        Node.js
        Express.js
        JavaScript



ğŸ“Œ Future Enhancements

    Support additional RISC-V extensions
    Pipeline visualization
    Assembly code highlighting & autocomplete
    Step-by-step execution mode
    Memory dump export


ğŸ™Œ Contributions

    Contributions, issues, and feature requests are welcome!
    Feel free to open a Pull Request.