{:input (genetic.crossover/dumb-crossover 865239650 (genetic.mutation/change-constant-value 73873442 (genetic.mutation/change-constant-value 716607339 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))) (genetic.mutation/change-names-remove-clause 74664796 (genetic.mutation/change-names-remove-clause 111509057 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing , \\wire:missing_edge , wire3_18, \\wire25_33_34_:missing , wire26_45, wire27_10);\n  wire \\:missing_edge ;\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  wire wire12_13_14_15;\n  wire wire12_13_14_47;\n  wire wire12_18;\n  wire wire19;\n  wire wire19_15;\n  wire \\wire19_17_21_24_:missing ;\n  wire wire19_39;\n  wire wire19_40;\n  wire wire19_42_47_50_51;\n  wire wire19_52;\n  wire \\wire19_:missing ;\n  wire \\wire19_:missing_34 ;\n  wire wire20;\n  wire wire22_10;\n  wire wire23;\n  wire wire24;\n  input \\wire25_33_34_:missing ;\n  wire \\wire25_33_34_:missing ;\n  output wire26_45;\n  wire wire26_45;\n  output wire27_10;\n  wire wire27_10;\n  wire wire29_41_46_49;\n  wire wire30;\n  wire wire32_43;\n  wire wire32_48;\n  wire \\wire33_:missing ;\n  wire \\wire37_:missing_38_39 ;\n  wire \\wire37_:missing_38_47 ;\n  output wire3_18;\n  wire wire3_18;\n  wire wire40;\n  wire wire42;\n  wire wire46;\n  wire \\wire4_:missing_20_23 ;\n  wire wire5;\n  wire wire51;\n  wire wire52;\n  wire wire6_10;\n  wire wire6_11;\n  wire \\wire7_11_:missing ;\n  wire wire7_16;\n  wire wire8_13;\n  wire \\wire9_10_:missing ;\n  wire \\wire9_:missing ;\n  wire \\wire:missing_10 ;\n  wire \\wire:missing_10_53 ;\n  wire \\wire:missing_21 ;\n  wire \\wire:missing_22 ;\n  wire \\wire:missing_34 ;\n  wire \\wire:missing_43 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire6_11 = 2'h1 >> wire6_10;\n  assign wire24 = 2'hx >> \\wire19_17_21_24_:missing ;\n  assign wire7_16 = 2'h1 >> \\wire7_11_:missing ;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire:missing_edge ;\n  assign wire32_43 = 2'h1 >> wire32_48;\n  assign \\wire33_:missing  = 4'h6 >> { \\wire25_33_34_:missing , \\wire:missing_edge  };\n  assign \\wire:missing_34  = 4'h8 >> { \\wire25_33_34_:missing , \\wire19_:missing_34  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire37_:missing_38_39 , \\wire37_:missing_38_47  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire37_:missing_38_39 , \\wire37_:missing_38_47  };\n  assign \\wire:missing_edge  = 2'h1 >> wire8_13;\n  assign \\wire9_:missing  = 2'h1 >> \\wire9_10_:missing ;\n  assign wire51 = 2'hx >> wire19_42_47_50_51;\n  assign \\wire:missing_10  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign \\wire7_11_:missing  = 4'h8 >> { wire6_11, \\wire:missing_edge  };\n  assign wire12_18 = 4'h2 >> { wire12_13_14_47, wire12_13_14_15 };\n  assign wire8_13 = 4'h8 >> { wire12_13_14_47, wire12_13_14_15 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire12_13_14_47, wire12_13_14_15 };\n  assign \\wire4_:missing_20_23  = 1'h0;\n  assign wire5 = 1'h0;\n  assign wire29_41_46_49 = 1'h0;\n  assign wire30 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_10_53 ;\n  assign wire52 = wire19_52;\n  assign \\wire:missing_edge  = wire19_42_47_50_51;\n  assign \\wire:missing_edge  = wire29_41_46_49;\n  assign wire32_48 = \\wire:missing_edge ;\n  assign wire12_13_14_47 = wire19_42_47_50_51;\n  assign wire46 = wire29_41_46_49;\n  assign wire26_45 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_43  = wire32_43;\n  assign wire42 = wire19_42_47_50_51;\n  assign \\wire:missing_edge  = wire29_41_46_49;\n  assign wire40 = wire19_40;\n  assign \\wire37_:missing_38_39  = wire19_39;\n  assign wire23 = \\wire4_:missing_20_23 ;\n  assign \\wire:missing_22  = wire22_10;\n  assign \\wire:missing_21  = \\wire19_17_21_24_:missing ;\n  assign wire20 = \\wire4_:missing_20_23 ;\n  assign \\wire19_:missing  = wire19;\n  assign wire3_18 = wire12_18;\n  assign \\wire:missing_edge  = \\wire19_17_21_24_:missing ;\n  assign \\wire:missing_edge  = wire7_16;\n  assign wire12_13_14_15 = wire19_15;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/D7B8DD96.v:3.1-108.10\" *)\nmodule postsynth(\\wire0_:missing , \\wire:missing_edge , wire3_18, \\wire25_33_34_:missing , wire26_45, wire27_10);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D7B8DD96.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D7B8DD96.v:5.9-5.24\" *)\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D7B8DD96.v:7.8-7.23\" *)\n  wire wire12_13_14_15;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D7B8DD96.v:8.8-8.23\" *)\n  wire wire12_13_14_47;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D7B8DD96.v:9.8-9.17\" *)\n  wire wire12_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D7B8DD96.v:11.8-11.17\" *)\n  wire wire19_15;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D7B8DD96.v:12.8-12.33\" *)\n  wire \\wire19_17_21_24_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D7B8DD96.v:15.8-15.26\" *)\n  wire wire19_42_47_50_51;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D7B8DD96.v:19.8-19.14\" *)\n  wire wire20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D7B8DD96.v:21.8-21.14\" *)\n  wire wire23;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D7B8DD96.v:22.8-22.14\" *)\n  wire wire24;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D7B8DD96.v:23.9-23.31\" *)\n  input \\wire25_33_34_:missing ;\n  wire \\wire25_33_34_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D7B8DD96.v:25.10-25.19\" *)\n  output wire26_45;\n  wire wire26_45;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D7B8DD96.v:27.10-27.19\" *)\n  output wire27_10;\n  wire wire27_10;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D7B8DD96.v:29.8-29.23\" *)\n  wire wire29_41_46_49;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D7B8DD96.v:30.8-30.14\" *)\n  wire wire30;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D7B8DD96.v:31.8-31.17\" *)\n  wire wire32_43;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D7B8DD96.v:32.8-32.17\" *)\n  wire wire32_48;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D7B8DD96.v:36.10-36.18\" *)\n  output wire3_18;\n  wire wire3_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D7B8DD96.v:39.8-39.14\" *)\n  wire wire42;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D7B8DD96.v:40.8-40.14\" *)\n  wire wire46;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D7B8DD96.v:41.8-41.29\" *)\n  wire \\wire4_:missing_20_23 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D7B8DD96.v:42.8-42.13\" *)\n  wire wire5;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D7B8DD96.v:43.8-43.14\" *)\n  wire wire51;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D7B8DD96.v:48.8-48.16\" *)\n  wire wire7_16;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D7B8DD96.v:52.8-52.24\" *)\n  wire \\wire:missing_10 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D7B8DD96.v:53.8-53.27\" *)\n  wire \\wire:missing_10_53 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D7B8DD96.v:54.8-54.24\" *)\n  wire \\wire:missing_21 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D7B8DD96.v:57.8-57.24\" *)\n  wire \\wire:missing_43 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D7B8DD96.v:58.9-58.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire12_13_14_15 = 1'hx;\n  assign wire12_13_14_47 = 1'h0;\n  assign wire12_18 = 1'hx;\n  assign wire19_15 = 1'hx;\n  assign \\wire19_17_21_24_:missing  = 1'h0;\n  assign wire19_42_47_50_51 = 1'h0;\n  assign wire20 = 1'h0;\n  assign wire23 = 1'h0;\n  assign wire24 = 1'hx;\n  assign wire26_45 = 1'h0;\n  assign wire27_10 = 1'hx;\n  assign wire29_41_46_49 = 1'h0;\n  assign wire30 = 1'h0;\n  assign wire32_43 = 1'h1;\n  assign wire32_48 = 1'h0;\n  assign wire3_18 = 1'hx;\n  assign wire42 = 1'h0;\n  assign wire46 = 1'h0;\n  assign \\wire4_:missing_20_23  = 1'h0;\n  assign wire5 = 1'h0;\n  assign wire51 = 1'hx;\n  assign wire7_16 = 1'h0;\n  assign \\wire:missing_10  = 1'h0;\n  assign \\wire:missing_10_53  = 1'h0;\n  assign \\wire:missing_21  = 1'h0;\n  assign \\wire:missing_43  = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  2:24:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpiuwgc7ko] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpiuwgc7ko/src/top.v'.\nSBY  2:24:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpiuwgc7ko] Copy '/tmp/fuzzmount2DDF5D8C/D7B8DD96.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpiuwgc7ko/src/D7B8DD96.v'.\nSBY  2:24:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpiuwgc7ko] Copy '/tmp/fuzzmount2DDF5D8C/D7B8DD96.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpiuwgc7ko/src/D7B8DD96.post.v'.\nSBY  2:24:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpiuwgc7ko] engine_0: abc pdr\nSBY  2:24:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpiuwgc7ko] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpiuwgc7ko/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  2:24:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpiuwgc7ko] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/D7B8DD96.v:71$48_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/D7B8DD96.v:71$48.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:24:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpiuwgc7ko] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/D7B8DD96.v:70$47_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/D7B8DD96.v:70$47.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:24:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpiuwgc7ko] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/D7B8DD96.v:69$46_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/D7B8DD96.v:69$46.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:24:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpiuwgc7ko] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/D7B8DD96.v:62$39_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/D7B8DD96.v:62$39.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:24:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpiuwgc7ko] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/D7B8DD96.v:78$55_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/D7B8DD96.v:78$55.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:24:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpiuwgc7ko] base: Warning: Wire presynth.\\wire27_10 is used but has no driver.\nSBY  2:24:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpiuwgc7ko] base: Warning: Wire presynth.\\wire12_13_14_15 is used but has no driver.\nSBY  2:24:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpiuwgc7ko] base: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY  2:24:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpiuwgc7ko] base: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY  2:24:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpiuwgc7ko] base: finished (returncode=0)\nSBY  2:24:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpiuwgc7ko] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpiuwgc7ko/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  2:24:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpiuwgc7ko] aig: Warning: Wire presynth.\\wire27_10 is used but has no driver.\nSBY  2:24:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpiuwgc7ko] aig: Warning: Wire presynth.\\wire12_13_14_15 is used but has no driver.\nSBY  2:24:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpiuwgc7ko] aig: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY  2:24:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpiuwgc7ko] aig: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY  2:24:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpiuwgc7ko] aig: finished (returncode=0)\nSBY  2:24:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpiuwgc7ko] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpiuwgc7ko; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  2:24:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpiuwgc7ko] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  2:24:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpiuwgc7ko] engine_0: Warning: The network has no constraints.\nSBY  2:24:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpiuwgc7ko] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  2:24:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpiuwgc7ko] engine_0: finished (returncode=0)\nSBY  2:24:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpiuwgc7ko] engine_0: Status returned by engine: FAIL\nSBY  2:24:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpiuwgc7ko] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:04 (4)\nSBY  2:24:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpiuwgc7ko] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  2:24:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpiuwgc7ko] summary: engine_0 (abc pdr) returned FAIL\nSBY  2:24:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpiuwgc7ko] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpiuwgc7ko'.\nSBY  2:24:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpiuwgc7ko] DONE (FAIL, rc=2)\n", :err ""}}}