{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1592393328021 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1592393328021 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 17 19:28:47 2020 " "Processing started: Wed Jun 17 19:28:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1592393328021 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1592393328021 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sequence_Detector -c Sequence_Detector " "Command: quartus_map --read_settings_files=on --write_settings_files=off Sequence_Detector -c Sequence_Detector" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1592393328021 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1592393328449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequence_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file sequence_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sequence_Detector " "Found entity 1: Sequence_Detector" {  } { { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592393328506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592393328506 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "MODE packed Sequence_Detector.v(31) " "Verilog HDL Port Declaration warning at Sequence_Detector.v(31): data type declaration for \"MODE\" declares packed dimensions but the port declaration declaration does not" {  } { { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 31 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1592393328507 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "MODE Sequence_Detector.v(25) " "HDL info at Sequence_Detector.v(25): see declaration for object \"MODE\"" {  } { { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 25 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592393328507 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "DATA_IN packed Sequence_Detector.v(32) " "Verilog HDL Port Declaration warning at Sequence_Detector.v(32): data type declaration for \"DATA_IN\" declares packed dimensions but the port declaration declaration does not" {  } { { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 32 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1592393328507 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "DATA_IN Sequence_Detector.v(26) " "HDL info at Sequence_Detector.v(26): see declaration for object \"DATA_IN\"" {  } { { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 26 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592393328507 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "DATA_OUT packed Sequence_Detector.v(34) " "Verilog HDL Port Declaration warning at Sequence_Detector.v(34): data type declaration for \"DATA_OUT\" declares packed dimensions but the port declaration declaration does not" {  } { { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 34 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1592393328507 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "DATA_OUT Sequence_Detector.v(28) " "HDL info at Sequence_Detector.v(28): see declaration for object \"DATA_OUT\"" {  } { { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 28 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592393328508 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Sequence_Detector " "Elaborating entity \"Sequence_Detector\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1592393328546 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Sequence_Detector.v(112) " "Verilog HDL assignment warning at Sequence_Detector.v(112): truncated value with size 32 to match size of target (3)" {  } { { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1592393328548 "|Sequence_Detector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Sequence_Detector.v(121) " "Verilog HDL assignment warning at Sequence_Detector.v(121): truncated value with size 32 to match size of target (3)" {  } { { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1592393328549 "|Sequence_Detector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Sequence_Detector.v(130) " "Verilog HDL assignment warning at Sequence_Detector.v(130): truncated value with size 32 to match size of target (3)" {  } { { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1592393328549 "|Sequence_Detector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Sequence_Detector.v(186) " "Verilog HDL assignment warning at Sequence_Detector.v(186): truncated value with size 32 to match size of target (3)" {  } { { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1592393328550 "|Sequence_Detector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Sequence_Detector.v(204) " "Verilog HDL assignment warning at Sequence_Detector.v(204): truncated value with size 32 to match size of target (3)" {  } { { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1592393328551 "|Sequence_Detector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Sequence_Detector.v(221) " "Verilog HDL assignment warning at Sequence_Detector.v(221): truncated value with size 32 to match size of target (3)" {  } { { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1592393328551 "|Sequence_Detector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Sequence_Detector.v(235) " "Verilog HDL assignment warning at Sequence_Detector.v(235): truncated value with size 32 to match size of target (3)" {  } { { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1592393328552 "|Sequence_Detector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Sequence_Detector.v(237) " "Verilog HDL assignment warning at Sequence_Detector.v(237): truncated value with size 32 to match size of target (3)" {  } { { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1592393328552 "|Sequence_Detector"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fsm_ns Sequence_Detector.v(155) " "Verilog HDL Always Construct warning at Sequence_Detector.v(155): inferring latch(es) for variable \"fsm_ns\", which holds its previous value in one or more paths through the always construct" {  } { { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 155 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1592393328553 "|Sequence_Detector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fsm_ns\[0\] Sequence_Detector.v(155) " "Inferred latch for \"fsm_ns\[0\]\" at Sequence_Detector.v(155)" {  } { { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1592393328555 "|Sequence_Detector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fsm_ns\[1\] Sequence_Detector.v(155) " "Inferred latch for \"fsm_ns\[1\]\" at Sequence_Detector.v(155)" {  } { { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1592393328555 "|Sequence_Detector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fsm_ns\[2\] Sequence_Detector.v(155) " "Inferred latch for \"fsm_ns\[2\]\" at Sequence_Detector.v(155)" {  } { { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1592393328555 "|Sequence_Detector"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fsm_ns\[1\]\$latch " "LATCH primitive \"fsm_ns\[1\]\$latch\" is permanently enabled" {  } { { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 155 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1592393328793 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fsm_ns\[0\]\$latch " "LATCH primitive \"fsm_ns\[0\]\$latch\" is permanently enabled" {  } { { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 155 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1592393328794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fsm_ns\[2\]\$latch " "LATCH primitive \"fsm_ns\[2\]\$latch\" is permanently enabled" {  } { { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 155 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1592393328794 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1592393329203 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1592393329585 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592393329585 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "105 " "Implemented 105 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1592393329632 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1592393329632 ""} { "Info" "ICUT_CUT_TM_LCELLS" "67 " "Implemented 67 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1592393329632 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1592393329632 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4628 " "Peak virtual memory: 4628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1592393329653 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 17 19:28:49 2020 " "Processing ended: Wed Jun 17 19:28:49 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1592393329653 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1592393329653 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1592393329653 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1592393329653 ""}
