# RISCV
This is a repo containing all code and documentation for a RISC-V (RV32I 32 bit instruction set) implementation in Verilog. I am implementing 5 primary modules: Instruction fetch, Instruction decode, Execute, Memory Access, and Writeback. 


Module Descriptions: