

================================================================
== Vitis HLS Report for 'dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj'
================================================================
* Date:           Mon Nov  4 21:47:47 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        systolic_modulate
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.291 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_store_C_tile_sj  |        8|        8|         1|          1|          1|     8|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       39|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|       43|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       27|    -|
|Register             |        -|     -|        6|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        6|      109|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |sparsemux_17_3_32_1_1_U156  |sparsemux_17_3_32_1_1  |        0|   0|  0|  43|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                       |                       |        0|   0|  0|  43|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln674_fu_159_p2   |         +|   0|  0|  12|           4|           1|
    |empty_fu_173_p2       |         +|   0|  0|  15|           8|           8|
    |icmp_ln674_fu_153_p2  |      icmp|   0|  0|  12|           4|           5|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  39|          16|          14|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_done_int            |   9|          2|    1|          2|
    |ap_sig_allocacmp_sj_1  |   9|          2|    4|          8|
    |sj_fu_74               |   9|          2|    4|          8|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  27|          6|    9|         18|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |sj_fu_74     |  4|   0|    4|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  6|   0|    6|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                                  Source Object                                 |    C Type    |
+------------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj|  return value|
|tmp               |   in|    8|     ap_none|                                                                             tmp|        scalar|
|local_C_0_7_load  |   in|   32|     ap_none|                                                                local_C_0_7_load|        scalar|
|local_C_0_6_load  |   in|   32|     ap_none|                                                                local_C_0_6_load|        scalar|
|local_C_0_5_load  |   in|   32|     ap_none|                                                                local_C_0_5_load|        scalar|
|local_C_0_4_load  |   in|   32|     ap_none|                                                                local_C_0_4_load|        scalar|
|local_C_0_3_load  |   in|   32|     ap_none|                                                                local_C_0_3_load|        scalar|
|local_C_0_2_load  |   in|   32|     ap_none|                                                                local_C_0_2_load|        scalar|
|local_C_0_1_load  |   in|   32|     ap_none|                                                                local_C_0_1_load|        scalar|
|local_C_0_load    |   in|   32|     ap_none|                                                                  local_C_0_load|        scalar|
|v219_address0     |  out|    8|   ap_memory|                                                                            v219|         array|
|v219_ce0          |  out|    1|   ap_memory|                                                                            v219|         array|
|v219_we0          |  out|    1|   ap_memory|                                                                            v219|         array|
|v219_d0           |  out|   32|   ap_memory|                                                                            v219|         array|
+------------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+

