INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17727/Desktop/VivadoArea/full_adder/full_adder.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17727/Desktop/VivadoArea/full_adder/full_adder.srcs/sim_1/new/full_adder_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_sim
