
PedestrianCrossing_Mod.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000000a  00800100  000004a4  00000538  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000004a4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000004  0080010a  0080010a  00000542  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000542  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000574  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000070  00000000  00000000  000005b4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000097c  00000000  00000000  00000624  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000728  00000000  00000000  00000fa0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000551  00000000  00000000  000016c8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000012c  00000000  00000000  00001c1c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000455  00000000  00000000  00001d48  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000028c  00000000  00000000  0000219d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000060  00000000  00000000  00002429  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   c:	0c 94 8e 00 	jmp	0x11c	; 0x11c <__vector_3>
  10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  38:	0c 94 cc 00 	jmp	0x198	; 0x198 <__vector_14>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	e4 ea       	ldi	r30, 0xA4	; 164
  7c:	f4 e0       	ldi	r31, 0x04	; 4
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	aa 30       	cpi	r26, 0x0A	; 10
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	21 e0       	ldi	r18, 0x01	; 1
  8c:	aa e0       	ldi	r26, 0x0A	; 10
  8e:	b1 e0       	ldi	r27, 0x01	; 1
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	ae 30       	cpi	r26, 0x0E	; 14
  96:	b2 07       	cpc	r27, r18
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 26 01 	call	0x24c	; 0x24c <main>
  9e:	0c 94 50 02 	jmp	0x4a0	; 0x4a0 <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <configure>:
		}	
    }
}

void configure() {
	DDRD |= 1<<DDD0 | 1<<DDD1 | 1<<DDD2 | 1<<DDD3; //assign PD0, PD1, PD2, PD3 as output
  a6:	8a b1       	in	r24, 0x0a	; 10
  a8:	8f 60       	ori	r24, 0x0F	; 15
  aa:	8a b9       	out	0x0a, r24	; 10
	DDRB = (DDRB & ~(1<<DDB0)) | 1<<DDB1 | 1<<DDB2; //assign PB0 as input and PB1, PB2 as output
  ac:	84 b1       	in	r24, 0x04	; 4
  ae:	88 7f       	andi	r24, 0xF8	; 248
  b0:	86 60       	ori	r24, 0x06	; 6
  b2:	84 b9       	out	0x04, r24	; 4
	PORTD &= ~(1<<PORTD0 | 1<<PORTD1 | 1<<PORTD2 | 1<<PORTD3); //reset PD0, PD1, PD2, PD3
  b4:	8b b1       	in	r24, 0x0b	; 11
  b6:	80 7f       	andi	r24, 0xF0	; 240
  b8:	8b b9       	out	0x0b, r24	; 11
	PORTB = (PORTB & ~(1<<PORTB1 | 1<<PORTB2)) | 1<<PORTB0; //reset PB1, PB2; internally pull up PB0
  ba:	85 b1       	in	r24, 0x05	; 5
  bc:	88 7f       	andi	r24, 0xF8	; 248
  be:	81 60       	ori	r24, 0x01	; 1
  c0:	85 b9       	out	0x05, r24	; 5
	DDRC |= 1<<SDI | 1<<SCLK | 1<<LOAD; //assign SDI, SCLK, LOAD pins as output
  c2:	87 b1       	in	r24, 0x07	; 7
  c4:	88 63       	ori	r24, 0x38	; 56
  c6:	87 b9       	out	0x07, r24	; 7
	
	OCR0A = 155; //(OCR0A + 1)
  c8:	8b e9       	ldi	r24, 0x9B	; 155
  ca:	87 bd       	out	0x27, r24	; 39
	TCCR0A &= ~(1<<COM0A1 | 1<<COM0A0 | 1<<COM0B1 | 1<<COM0B0); //normal port operation; OC0A and OC0B are disconnected
  cc:	84 b5       	in	r24, 0x24	; 36
  ce:	8f 70       	andi	r24, 0x0F	; 15
  d0:	84 bd       	out	0x24, r24	; 36
	TCCR0A = (TCCR0A & ~(1<<WGM00)) | 1<<WGM01; //CTC mode; mode2
  d2:	84 b5       	in	r24, 0x24	; 36
  d4:	8c 7f       	andi	r24, 0xFC	; 252
  d6:	82 60       	ori	r24, 0x02	; 2
  d8:	84 bd       	out	0x24, r24	; 36
	TCCR0B &= ~(1<<WGM02); //CTC mode; mode2
  da:	85 b5       	in	r24, 0x25	; 37
  dc:	87 7f       	andi	r24, 0xF7	; 247
  de:	85 bd       	out	0x25, r24	; 37
	TCCR0B &= ~(1<<FOC0A | 1<<FOC0B); //normal operation mode
  e0:	85 b5       	in	r24, 0x25	; 37
  e2:	8f 73       	andi	r24, 0x3F	; 63
  e4:	85 bd       	out	0x25, r24	; 37
	TIMSK0 = (TIMSK0 & ~(1<<OCIE0B | 1<<TOIE0)) | 1<<OCIE0A; //set output compare match A interrupt enable;
  e6:	ee e6       	ldi	r30, 0x6E	; 110
  e8:	f0 e0       	ldi	r31, 0x00	; 0
  ea:	80 81       	ld	r24, Z
  ec:	88 7f       	andi	r24, 0xF8	; 248
  ee:	82 60       	ori	r24, 0x02	; 2
  f0:	80 83       	st	Z, r24
	//sei(); //set global interrupt enable bit in SREG
	//TCCR0B = (TCCR0B & ~(1<<CS01)) | 1<<CS02 | 1<<CS00; //1 0 1; 1024 prescaler; clock start
	
	//EICRA &= ~(1<<ISC11 | 1<<ISC10); //00; low level of INT1 generates interrupt request; EICRA (ext interrupt control register A)
	//EIMSK |= 1<<INT1; //enable external interrupt request 1 bit in EIMSK (external interrupt mask register)
	PCICR |= 1<<PCIE0; //set pin change interrupt enable 0 bit
  f2:	e8 e6       	ldi	r30, 0x68	; 104
  f4:	f0 e0       	ldi	r31, 0x00	; 0
  f6:	80 81       	ld	r24, Z
  f8:	81 60       	ori	r24, 0x01	; 1
  fa:	80 83       	st	Z, r24
	PCMSK0 |= 1<<PCINT0; //enable PCINT0 pin change enable mask pin
  fc:	eb e6       	ldi	r30, 0x6B	; 107
  fe:	f0 e0       	ldi	r31, 0x00	; 0
 100:	80 81       	ld	r24, Z
 102:	81 60       	ori	r24, 0x01	; 1
 104:	80 83       	st	Z, r24
	sei();  //enable global interrupt bit in SREG (status register)	
 106:	78 94       	sei
 108:	08 95       	ret

0000010a <stop_timer>:
}

void stop_timer() {
	TCCR0B &= ~(1<<CS01 | 1<<CS02 | 1<<CS00); //0 0 0; reset CS00, CS01, CS02; clock stop
 10a:	85 b5       	in	r24, 0x25	; 37
 10c:	88 7f       	andi	r24, 0xF8	; 248
 10e:	85 bd       	out	0x25, r24	; 37
 110:	08 95       	ret

00000112 <start_timer>:
}

void start_timer() {
	TCCR0B = (TCCR0B & ~(1<<CS01)) | 1<<CS02 | 1<<CS00; //1 0 1; 1024 prescaler; clock start
 112:	85 b5       	in	r24, 0x25	; 37
 114:	88 7f       	andi	r24, 0xF8	; 248
 116:	85 60       	ori	r24, 0x05	; 5
 118:	85 bd       	out	0x25, r24	; 37
 11a:	08 95       	ret

0000011c <__vector_3>:
}

ISR(PCINT0_vect) {
 11c:	1f 92       	push	r1
 11e:	0f 92       	push	r0
 120:	0f b6       	in	r0, 0x3f	; 63
 122:	0f 92       	push	r0
 124:	11 24       	eor	r1, r1
 126:	2f 93       	push	r18
 128:	3f 93       	push	r19
 12a:	4f 93       	push	r20
 12c:	5f 93       	push	r21
 12e:	6f 93       	push	r22
 130:	7f 93       	push	r23
 132:	8f 93       	push	r24
 134:	9f 93       	push	r25
 136:	af 93       	push	r26
 138:	bf 93       	push	r27
 13a:	cf 93       	push	r28
 13c:	ef 93       	push	r30
 13e:	ff 93       	push	r31
	uint8_t curr_state_pcint0 = (PINB & (1<<PINB0))? 1 : 0;
 140:	93 b1       	in	r25, 0x03	; 3
 142:	81 e0       	ldi	r24, 0x01	; 1
 144:	29 2f       	mov	r18, r25
 146:	21 70       	andi	r18, 0x01	; 1
 148:	90 ff       	sbrs	r25, 0
 14a:	80 e0       	ldi	r24, 0x00	; 0
 14c:	c8 2f       	mov	r28, r24
	
	if(prev_state_pcint0 == 1 && curr_state_pcint0 == 0 && s == GO) {
 14e:	80 91 0d 01 	lds	r24, 0x010D	; 0x80010d <prev_state_pcint0>
 152:	81 30       	cpi	r24, 0x01	; 1
 154:	69 f4       	brne	.+26     	; 0x170 <__vector_3+0x54>
 156:	21 11       	cpse	r18, r1
 158:	0b c0       	rjmp	.+22     	; 0x170 <__vector_3+0x54>
 15a:	80 91 0a 01 	lds	r24, 0x010A	; 0x80010a <__data_end>
 15e:	81 11       	cpse	r24, r1
 160:	07 c0       	rjmp	.+14     	; 0x170 <__vector_3+0x54>
		stop_timer();
 162:	0e 94 85 00 	call	0x10a	; 0x10a <stop_timer>
		s = COUNTDOWN;
 166:	82 e0       	ldi	r24, 0x02	; 2
 168:	80 93 0a 01 	sts	0x010A, r24	; 0x80010a <__data_end>
		start_timer();
 16c:	0e 94 89 00 	call	0x112	; 0x112 <start_timer>
	}
	
	prev_state_pcint0 = curr_state_pcint0;
 170:	c0 93 0d 01 	sts	0x010D, r28	; 0x80010d <prev_state_pcint0>
}
 174:	ff 91       	pop	r31
 176:	ef 91       	pop	r30
 178:	cf 91       	pop	r28
 17a:	bf 91       	pop	r27
 17c:	af 91       	pop	r26
 17e:	9f 91       	pop	r25
 180:	8f 91       	pop	r24
 182:	7f 91       	pop	r23
 184:	6f 91       	pop	r22
 186:	5f 91       	pop	r21
 188:	4f 91       	pop	r20
 18a:	3f 91       	pop	r19
 18c:	2f 91       	pop	r18
 18e:	0f 90       	pop	r0
 190:	0f be       	out	0x3f, r0	; 63
 192:	0f 90       	pop	r0
 194:	1f 90       	pop	r1
 196:	18 95       	reti

00000198 <__vector_14>:

ISR(TIMER0_COMPA_vect) {
 198:	1f 92       	push	r1
 19a:	0f 92       	push	r0
 19c:	0f b6       	in	r0, 0x3f	; 63
 19e:	0f 92       	push	r0
 1a0:	11 24       	eor	r1, r1
 1a2:	8f 93       	push	r24
 1a4:	9f 93       	push	r25
	count0++;
 1a6:	80 91 0b 01 	lds	r24, 0x010B	; 0x80010b <count0>
 1aa:	90 91 0c 01 	lds	r25, 0x010C	; 0x80010c <count0+0x1>
 1ae:	01 96       	adiw	r24, 0x01	; 1
 1b0:	90 93 0c 01 	sts	0x010C, r25	; 0x80010c <count0+0x1>
 1b4:	80 93 0b 01 	sts	0x010B, r24	; 0x80010b <count0>
}
 1b8:	9f 91       	pop	r25
 1ba:	8f 91       	pop	r24
 1bc:	0f 90       	pop	r0
 1be:	0f be       	out	0x3f, r0	; 63
 1c0:	0f 90       	pop	r0
 1c2:	1f 90       	pop	r1
 1c4:	18 95       	reti

000001c6 <cw>:

void cw() {
	PORTB |= 1<<PORTB2; //set PORTB2
 1c6:	85 b1       	in	r24, 0x05	; 5
 1c8:	84 60       	ori	r24, 0x04	; 4
 1ca:	85 b9       	out	0x05, r24	; 5
	PORTB &= ~(1<<PORTB1); //reset PORTB1
 1cc:	85 b1       	in	r24, 0x05	; 5
 1ce:	8d 7f       	andi	r24, 0xFD	; 253
 1d0:	85 b9       	out	0x05, r24	; 5
 1d2:	08 95       	ret

000001d4 <ccw>:
}

void ccw() {
	PORTB |= 1<<PORTB1; //set PORTB1
 1d4:	85 b1       	in	r24, 0x05	; 5
 1d6:	82 60       	ori	r24, 0x02	; 2
 1d8:	85 b9       	out	0x05, r24	; 5
	PORTB &= ~(1<<PORTB2); //reset PORTB2
 1da:	85 b1       	in	r24, 0x05	; 5
 1dc:	8b 7f       	andi	r24, 0xFB	; 251
 1de:	85 b9       	out	0x05, r24	; 5
 1e0:	08 95       	ret

000001e2 <stp>:
}

void stp() {
	PORTB &= ~(1<<PORTB1); //reset PORTB1
 1e2:	85 b1       	in	r24, 0x05	; 5
 1e4:	8d 7f       	andi	r24, 0xFD	; 253
 1e6:	85 b9       	out	0x05, r24	; 5
	PORTB &= ~(1<<PORTB2); //reset PORTB2
 1e8:	85 b1       	in	r24, 0x05	; 5
 1ea:	8b 7f       	andi	r24, 0xFB	; 251
 1ec:	85 b9       	out	0x05, r24	; 5
 1ee:	08 95       	ret

000001f0 <shift_out>:
}

void shift_out(uint8_t data)
{
	for(uint8_t i=0; i<8; i++)
 1f0:	20 e0       	ldi	r18, 0x00	; 0
 1f2:	11 c0       	rjmp	.+34     	; 0x216 <shift_out+0x26>
	{
		//isolate MSB and write bit to SDI
		if(data & 0x80)
 1f4:	88 23       	and	r24, r24
 1f6:	24 f4       	brge	.+8      	; 0x200 <shift_out+0x10>
			PORTC |=  (1<<SDI);
 1f8:	98 b1       	in	r25, 0x08	; 8
 1fa:	90 62       	ori	r25, 0x20	; 32
 1fc:	98 b9       	out	0x08, r25	; 8
 1fe:	03 c0       	rjmp	.+6      	; 0x206 <shift_out+0x16>
		else
			PORTC &= ~(1<<SDI);
 200:	98 b1       	in	r25, 0x08	; 8
 202:	9f 7d       	andi	r25, 0xDF	; 223
 204:	98 b9       	out	0x08, r25	; 8

		//shift clock (SCLK) pulse
		PORTC |=  (1<<SCLK);
 206:	98 b1       	in	r25, 0x08	; 8
 208:	90 61       	ori	r25, 0x10	; 16
 20a:	98 b9       	out	0x08, r25	; 8
		PORTC &= ~(1<<SCLK);
 20c:	98 b1       	in	r25, 0x08	; 8
 20e:	9f 7e       	andi	r25, 0xEF	; 239
 210:	98 b9       	out	0x08, r25	; 8

		data <<= 1; //left shift data variable
 212:	88 0f       	add	r24, r24
	PORTB &= ~(1<<PORTB2); //reset PORTB2
}

void shift_out(uint8_t data)
{
	for(uint8_t i=0; i<8; i++)
 214:	2f 5f       	subi	r18, 0xFF	; 255
 216:	28 30       	cpi	r18, 0x08	; 8
 218:	68 f3       	brcs	.-38     	; 0x1f4 <shift_out+0x4>
		PORTC |=  (1<<SCLK);
		PORTC &= ~(1<<SCLK);

		data <<= 1; //left shift data variable
	}
}
 21a:	08 95       	ret

0000021c <display_number>:

void display_number(uint8_t digit1, uint8_t digit2)
{
 21c:	cf 93       	push	r28
 21e:	c6 2f       	mov	r28, r22
	PORTC &= ~(1<<LOAD);      //latch low
 220:	98 b1       	in	r25, 0x08	; 8
 222:	97 7f       	andi	r25, 0xF7	; 247
 224:	98 b9       	out	0x08, r25	; 8

	shift_out(digits[digit1]);
 226:	e8 2f       	mov	r30, r24
 228:	f0 e0       	ldi	r31, 0x00	; 0
 22a:	e0 50       	subi	r30, 0x00	; 0
 22c:	ff 4f       	sbci	r31, 0xFF	; 255
 22e:	80 81       	ld	r24, Z
 230:	0e 94 f8 00 	call	0x1f0	; 0x1f0 <shift_out>
	shift_out(digits[digit2]);
 234:	ec 2f       	mov	r30, r28
 236:	f0 e0       	ldi	r31, 0x00	; 0
 238:	e0 50       	subi	r30, 0x00	; 0
 23a:	ff 4f       	sbci	r31, 0xFF	; 255
 23c:	80 81       	ld	r24, Z
 23e:	0e 94 f8 00 	call	0x1f0	; 0x1f0 <shift_out>

	PORTC |=  (1<<LOAD);      //latch high (update)
 242:	88 b1       	in	r24, 0x08	; 8
 244:	88 60       	ori	r24, 0x08	; 8
 246:	88 b9       	out	0x08, r24	; 8
 248:	cf 91       	pop	r28
 24a:	08 95       	ret

0000024c <main>:
void shift_out(uint8_t data);

int main(void)
{
	uint8_t seconds = 0;
	configure();
 24c:	0e 94 53 00 	call	0xa6	; 0xa6 <configure>
	prev_state_pcint0 = (PINB & (1<<PINB0))? 1 : 0;
 250:	83 b1       	in	r24, 0x03	; 3
 252:	81 70       	andi	r24, 0x01	; 1
 254:	80 93 0d 01 	sts	0x010D, r24	; 0x80010d <prev_state_pcint0>
void display_number(uint8_t digit1, uint8_t digit2);
void shift_out(uint8_t data);

int main(void)
{
	uint8_t seconds = 0;
 258:	c0 e0       	ldi	r28, 0x00	; 0
	configure();
	prev_state_pcint0 = (PINB & (1<<PINB0))? 1 : 0;
	
    while (1) 
    {
		switch(s) {
 25a:	80 91 0a 01 	lds	r24, 0x010A	; 0x80010a <__data_end>
 25e:	82 30       	cpi	r24, 0x02	; 2
 260:	29 f1       	breq	.+74     	; 0x2ac <main+0x60>
 262:	30 f4       	brcc	.+12     	; 0x270 <main+0x24>
 264:	88 23       	and	r24, r24
 266:	69 f0       	breq	.+26     	; 0x282 <main+0x36>
 268:	81 30       	cpi	r24, 0x01	; 1
 26a:	09 f4       	brne	.+2      	; 0x26e <main+0x22>
 26c:	49 c0       	rjmp	.+146    	; 0x300 <main+0xb4>
 26e:	f5 cf       	rjmp	.-22     	; 0x25a <main+0xe>
 270:	84 30       	cpi	r24, 0x04	; 4
 272:	09 f4       	brne	.+2      	; 0x276 <main+0x2a>
 274:	9b c0       	rjmp	.+310    	; 0x3ac <main+0x160>
 276:	08 f4       	brcc	.+2      	; 0x27a <main+0x2e>
 278:	6d c0       	rjmp	.+218    	; 0x354 <main+0x108>
 27a:	85 30       	cpi	r24, 0x05	; 5
 27c:	09 f4       	brne	.+2      	; 0x280 <main+0x34>
 27e:	c0 c0       	rjmp	.+384    	; 0x400 <__EEPROM_REGION_LENGTH__>
 280:	ec cf       	rjmp	.-40     	; 0x25a <main+0xe>
			case GO:
				PORTD |= 1<<PORTD2; //set PD2
 282:	8b b1       	in	r24, 0x0b	; 11
 284:	84 60       	ori	r24, 0x04	; 4
 286:	8b b9       	out	0x0b, r24	; 11
				display_number(seconds/10,seconds%10);
 288:	8d ec       	ldi	r24, 0xCD	; 205
 28a:	c8 9f       	mul	r28, r24
 28c:	81 2d       	mov	r24, r1
 28e:	11 24       	eor	r1, r1
 290:	86 95       	lsr	r24
 292:	86 95       	lsr	r24
 294:	86 95       	lsr	r24
 296:	28 2f       	mov	r18, r24
 298:	22 0f       	add	r18, r18
 29a:	92 2f       	mov	r25, r18
 29c:	99 0f       	add	r25, r25
 29e:	99 0f       	add	r25, r25
 2a0:	92 0f       	add	r25, r18
 2a2:	6c 2f       	mov	r22, r28
 2a4:	69 1b       	sub	r22, r25
 2a6:	0e 94 0e 01 	call	0x21c	; 0x21c <display_number>
				break;
 2aa:	d7 cf       	rjmp	.-82     	; 0x25a <main+0xe>
			case COUNTDOWN:
				if(count0 == 100) {
 2ac:	80 91 0b 01 	lds	r24, 0x010B	; 0x80010b <count0>
 2b0:	90 91 0c 01 	lds	r25, 0x010C	; 0x80010c <count0+0x1>
 2b4:	84 36       	cpi	r24, 0x64	; 100
 2b6:	91 05       	cpc	r25, r1
 2b8:	29 f4       	brne	.+10     	; 0x2c4 <main+0x78>
					count0 = 0;
 2ba:	10 92 0c 01 	sts	0x010C, r1	; 0x80010c <count0+0x1>
 2be:	10 92 0b 01 	sts	0x010B, r1	; 0x80010b <count0>
					seconds++;
 2c2:	cf 5f       	subi	r28, 0xFF	; 255
				}
				if(seconds == 15) {
 2c4:	cf 30       	cpi	r28, 0x0F	; 15
 2c6:	71 f4       	brne	.+28     	; 0x2e4 <main+0x98>
					seconds = 0;
					stop_timer();
 2c8:	0e 94 85 00 	call	0x10a	; 0x10a <stop_timer>
					s = STOP;
 2cc:	81 e0       	ldi	r24, 0x01	; 1
 2ce:	80 93 0a 01 	sts	0x010A, r24	; 0x80010a <__data_end>
					
					start_timer();
 2d2:	0e 94 89 00 	call	0x112	; 0x112 <start_timer>
					PORTD &= ~(1<<PORTD2); //reset PD2
 2d6:	8b b1       	in	r24, 0x0b	; 11
 2d8:	8b 7f       	andi	r24, 0xFB	; 251
 2da:	8b b9       	out	0x0b, r24	; 11
					PORTD |= (1<<PORTD1); //set PD1
 2dc:	8b b1       	in	r24, 0x0b	; 11
 2de:	82 60       	ori	r24, 0x02	; 2
 2e0:	8b b9       	out	0x0b, r24	; 11
				if(count0 == 100) {
					count0 = 0;
					seconds++;
				}
				if(seconds == 15) {
					seconds = 0;
 2e2:	c0 e0       	ldi	r28, 0x00	; 0
					
					start_timer();
					PORTD &= ~(1<<PORTD2); //reset PD2
					PORTD |= (1<<PORTD1); //set PD1
				}
				display_number((15-seconds)/10,(15-seconds)%10);
 2e4:	8f e0       	ldi	r24, 0x0F	; 15
 2e6:	90 e0       	ldi	r25, 0x00	; 0
 2e8:	8c 1b       	sub	r24, r28
 2ea:	91 09       	sbc	r25, r1
 2ec:	6a e0       	ldi	r22, 0x0A	; 10
 2ee:	70 e0       	ldi	r23, 0x00	; 0
 2f0:	0e 94 28 02 	call	0x450	; 0x450 <__divmodhi4>
 2f4:	96 2f       	mov	r25, r22
 2f6:	68 2f       	mov	r22, r24
 2f8:	89 2f       	mov	r24, r25
 2fa:	0e 94 0e 01 	call	0x21c	; 0x21c <display_number>
				break;
 2fe:	ad cf       	rjmp	.-166    	; 0x25a <main+0xe>
			case STOP:
				if(count0 == 100) {
 300:	80 91 0b 01 	lds	r24, 0x010B	; 0x80010b <count0>
 304:	90 91 0c 01 	lds	r25, 0x010C	; 0x80010c <count0+0x1>
 308:	84 36       	cpi	r24, 0x64	; 100
 30a:	91 05       	cpc	r25, r1
 30c:	29 f4       	brne	.+10     	; 0x318 <main+0xcc>
					count0 = 0;
 30e:	10 92 0c 01 	sts	0x010C, r1	; 0x80010c <count0+0x1>
 312:	10 92 0b 01 	sts	0x010B, r1	; 0x80010b <count0>
					seconds++;
 316:	cf 5f       	subi	r28, 0xFF	; 255
				}
				if(seconds == 3) {
 318:	c3 30       	cpi	r28, 0x03	; 3
 31a:	71 f4       	brne	.+28     	; 0x338 <main+0xec>
					seconds = 0;
					stop_timer();
 31c:	0e 94 85 00 	call	0x10a	; 0x10a <stop_timer>
					s = GATE_CLOSE;
 320:	83 e0       	ldi	r24, 0x03	; 3
 322:	80 93 0a 01 	sts	0x010A, r24	; 0x80010a <__data_end>
					
					start_timer();
 326:	0e 94 89 00 	call	0x112	; 0x112 <start_timer>
					PORTD &= ~(1<<PORTD1); //reset PD1
 32a:	8b b1       	in	r24, 0x0b	; 11
 32c:	8d 7f       	andi	r24, 0xFD	; 253
 32e:	8b b9       	out	0x0b, r24	; 11
					PORTD |= (1<<PORTD0); //set PD0
 330:	8b b1       	in	r24, 0x0b	; 11
 332:	81 60       	ori	r24, 0x01	; 1
 334:	8b b9       	out	0x0b, r24	; 11
				if(count0 == 100) {
					count0 = 0;
					seconds++;
				}
				if(seconds == 3) {
					seconds = 0;
 336:	c0 e0       	ldi	r28, 0x00	; 0
					start_timer();
					PORTD &= ~(1<<PORTD1); //reset PD1
					PORTD |= (1<<PORTD0); //set PD0
					
				}
				display_number((3-seconds)/10,(3-seconds)%10);
 338:	83 e0       	ldi	r24, 0x03	; 3
 33a:	90 e0       	ldi	r25, 0x00	; 0
 33c:	8c 1b       	sub	r24, r28
 33e:	91 09       	sbc	r25, r1
 340:	6a e0       	ldi	r22, 0x0A	; 10
 342:	70 e0       	ldi	r23, 0x00	; 0
 344:	0e 94 28 02 	call	0x450	; 0x450 <__divmodhi4>
 348:	96 2f       	mov	r25, r22
 34a:	68 2f       	mov	r22, r24
 34c:	89 2f       	mov	r24, r25
 34e:	0e 94 0e 01 	call	0x21c	; 0x21c <display_number>
				break;
 352:	83 cf       	rjmp	.-250    	; 0x25a <main+0xe>
			case GATE_CLOSE:
				cw();
 354:	0e 94 e3 00 	call	0x1c6	; 0x1c6 <cw>
				if(count0 == 100) {
 358:	80 91 0b 01 	lds	r24, 0x010B	; 0x80010b <count0>
 35c:	90 91 0c 01 	lds	r25, 0x010C	; 0x80010c <count0+0x1>
 360:	84 36       	cpi	r24, 0x64	; 100
 362:	91 05       	cpc	r25, r1
 364:	29 f4       	brne	.+10     	; 0x370 <main+0x124>
					count0 = 0;
 366:	10 92 0c 01 	sts	0x010C, r1	; 0x80010c <count0+0x1>
 36a:	10 92 0b 01 	sts	0x010B, r1	; 0x80010b <count0>
					seconds++;
 36e:	cf 5f       	subi	r28, 0xFF	; 255
				}
				if(seconds == 5) {
 370:	c5 30       	cpi	r28, 0x05	; 5
 372:	71 f4       	brne	.+28     	; 0x390 <main+0x144>
					seconds = 0;
					count0 = 0;
 374:	10 92 0c 01 	sts	0x010C, r1	; 0x80010c <count0+0x1>
 378:	10 92 0b 01 	sts	0x010B, r1	; 0x80010b <count0>
					stp();
 37c:	0e 94 f1 00 	call	0x1e2	; 0x1e2 <stp>
					stop_timer();
 380:	0e 94 85 00 	call	0x10a	; 0x10a <stop_timer>
					s = PEDESTRIAN_CROSS;
 384:	84 e0       	ldi	r24, 0x04	; 4
 386:	80 93 0a 01 	sts	0x010A, r24	; 0x80010a <__data_end>
					start_timer();
 38a:	0e 94 89 00 	call	0x112	; 0x112 <start_timer>
				if(count0 == 100) {
					count0 = 0;
					seconds++;
				}
				if(seconds == 5) {
					seconds = 0;
 38e:	c0 e0       	ldi	r28, 0x00	; 0
					stp();
					stop_timer();
					s = PEDESTRIAN_CROSS;
					start_timer();
				}
				display_number((5-seconds)/10,(5-seconds)%10);
 390:	85 e0       	ldi	r24, 0x05	; 5
 392:	90 e0       	ldi	r25, 0x00	; 0
 394:	8c 1b       	sub	r24, r28
 396:	91 09       	sbc	r25, r1
 398:	6a e0       	ldi	r22, 0x0A	; 10
 39a:	70 e0       	ldi	r23, 0x00	; 0
 39c:	0e 94 28 02 	call	0x450	; 0x450 <__divmodhi4>
 3a0:	96 2f       	mov	r25, r22
 3a2:	68 2f       	mov	r22, r24
 3a4:	89 2f       	mov	r24, r25
 3a6:	0e 94 0e 01 	call	0x21c	; 0x21c <display_number>
				break;
 3aa:	57 cf       	rjmp	.-338    	; 0x25a <main+0xe>
			case PEDESTRIAN_CROSS:
				//if((count0 == 50) && (seconds >= 5)) {
					//PORTD ^= 1<<PORTD3; //toggle PD3
				//}
				if(count0 == 100) {
 3ac:	80 91 0b 01 	lds	r24, 0x010B	; 0x80010b <count0>
 3b0:	90 91 0c 01 	lds	r25, 0x010C	; 0x80010c <count0+0x1>
 3b4:	84 36       	cpi	r24, 0x64	; 100
 3b6:	91 05       	cpc	r25, r1
 3b8:	49 f4       	brne	.+18     	; 0x3cc <main+0x180>
					count0 = 0;
 3ba:	10 92 0c 01 	sts	0x010C, r1	; 0x80010c <count0+0x1>
 3be:	10 92 0b 01 	sts	0x010B, r1	; 0x80010b <count0>
					PORTD ^= 1<<PORTD3; //toggle PD3
 3c2:	9b b1       	in	r25, 0x0b	; 11
 3c4:	88 e0       	ldi	r24, 0x08	; 8
 3c6:	89 27       	eor	r24, r25
 3c8:	8b b9       	out	0x0b, r24	; 11
					seconds++;
 3ca:	cf 5f       	subi	r28, 0xFF	; 255
				}
				if(seconds == 10) {
 3cc:	ca 30       	cpi	r28, 0x0A	; 10
 3ce:	59 f4       	brne	.+22     	; 0x3e6 <main+0x19a>
					PORTD &= ~(1<<PORTD3); //reset PD3
 3d0:	8b b1       	in	r24, 0x0b	; 11
 3d2:	87 7f       	andi	r24, 0xF7	; 247
 3d4:	8b b9       	out	0x0b, r24	; 11
					seconds = 0;
					stop_timer();
 3d6:	0e 94 85 00 	call	0x10a	; 0x10a <stop_timer>
					s = GATE_OPEN;
 3da:	85 e0       	ldi	r24, 0x05	; 5
 3dc:	80 93 0a 01 	sts	0x010A, r24	; 0x80010a <__data_end>
					start_timer();
 3e0:	0e 94 89 00 	call	0x112	; 0x112 <start_timer>
					PORTD ^= 1<<PORTD3; //toggle PD3
					seconds++;
				}
				if(seconds == 10) {
					PORTD &= ~(1<<PORTD3); //reset PD3
					seconds = 0;
 3e4:	c0 e0       	ldi	r28, 0x00	; 0
					stop_timer();
					s = GATE_OPEN;
					start_timer();
				}
				display_number((10-seconds)/10,(10-seconds)%10);
 3e6:	6a e0       	ldi	r22, 0x0A	; 10
 3e8:	70 e0       	ldi	r23, 0x00	; 0
 3ea:	cb 01       	movw	r24, r22
 3ec:	8c 1b       	sub	r24, r28
 3ee:	91 09       	sbc	r25, r1
 3f0:	0e 94 28 02 	call	0x450	; 0x450 <__divmodhi4>
 3f4:	96 2f       	mov	r25, r22
 3f6:	68 2f       	mov	r22, r24
 3f8:	89 2f       	mov	r24, r25
 3fa:	0e 94 0e 01 	call	0x21c	; 0x21c <display_number>
				break;
 3fe:	2d cf       	rjmp	.-422    	; 0x25a <main+0xe>
			case GATE_OPEN:
				ccw();
 400:	0e 94 ea 00 	call	0x1d4	; 0x1d4 <ccw>
				if(count0 == 100) {
 404:	80 91 0b 01 	lds	r24, 0x010B	; 0x80010b <count0>
 408:	90 91 0c 01 	lds	r25, 0x010C	; 0x80010c <count0+0x1>
 40c:	84 36       	cpi	r24, 0x64	; 100
 40e:	91 05       	cpc	r25, r1
 410:	29 f4       	brne	.+10     	; 0x41c <__EEPROM_REGION_LENGTH__+0x1c>
					count0 = 0;
 412:	10 92 0c 01 	sts	0x010C, r1	; 0x80010c <count0+0x1>
 416:	10 92 0b 01 	sts	0x010B, r1	; 0x80010b <count0>
					seconds++;
 41a:	cf 5f       	subi	r28, 0xFF	; 255
				}
				if(seconds == 5) {
 41c:	c5 30       	cpi	r28, 0x05	; 5
 41e:	51 f4       	brne	.+20     	; 0x434 <__EEPROM_REGION_LENGTH__+0x34>
					seconds = 0;
					stp();
 420:	0e 94 f1 00 	call	0x1e2	; 0x1e2 <stp>
					stop_timer();
 424:	0e 94 85 00 	call	0x10a	; 0x10a <stop_timer>
					s = GO;
 428:	10 92 0a 01 	sts	0x010A, r1	; 0x80010a <__data_end>
					PORTD &= ~(1<<PORTD0); //reset PD0
 42c:	8b b1       	in	r24, 0x0b	; 11
 42e:	8e 7f       	andi	r24, 0xFE	; 254
 430:	8b b9       	out	0x0b, r24	; 11
				if(count0 == 100) {
					count0 = 0;
					seconds++;
				}
				if(seconds == 5) {
					seconds = 0;
 432:	c0 e0       	ldi	r28, 0x00	; 0
					stp();
					stop_timer();
					s = GO;
					PORTD &= ~(1<<PORTD0); //reset PD0
				}
				display_number((5-seconds)/10,(5-seconds)%10);
 434:	85 e0       	ldi	r24, 0x05	; 5
 436:	90 e0       	ldi	r25, 0x00	; 0
 438:	8c 1b       	sub	r24, r28
 43a:	91 09       	sbc	r25, r1
 43c:	6a e0       	ldi	r22, 0x0A	; 10
 43e:	70 e0       	ldi	r23, 0x00	; 0
 440:	0e 94 28 02 	call	0x450	; 0x450 <__divmodhi4>
 444:	96 2f       	mov	r25, r22
 446:	68 2f       	mov	r22, r24
 448:	89 2f       	mov	r24, r25
 44a:	0e 94 0e 01 	call	0x21c	; 0x21c <display_number>
				break;				
 44e:	05 cf       	rjmp	.-502    	; 0x25a <main+0xe>

00000450 <__divmodhi4>:
 450:	97 fb       	bst	r25, 7
 452:	07 2e       	mov	r0, r23
 454:	16 f4       	brtc	.+4      	; 0x45a <__divmodhi4+0xa>
 456:	00 94       	com	r0
 458:	07 d0       	rcall	.+14     	; 0x468 <__divmodhi4_neg1>
 45a:	77 fd       	sbrc	r23, 7
 45c:	09 d0       	rcall	.+18     	; 0x470 <__divmodhi4_neg2>
 45e:	0e 94 3c 02 	call	0x478	; 0x478 <__udivmodhi4>
 462:	07 fc       	sbrc	r0, 7
 464:	05 d0       	rcall	.+10     	; 0x470 <__divmodhi4_neg2>
 466:	3e f4       	brtc	.+14     	; 0x476 <__divmodhi4_exit>

00000468 <__divmodhi4_neg1>:
 468:	90 95       	com	r25
 46a:	81 95       	neg	r24
 46c:	9f 4f       	sbci	r25, 0xFF	; 255
 46e:	08 95       	ret

00000470 <__divmodhi4_neg2>:
 470:	70 95       	com	r23
 472:	61 95       	neg	r22
 474:	7f 4f       	sbci	r23, 0xFF	; 255

00000476 <__divmodhi4_exit>:
 476:	08 95       	ret

00000478 <__udivmodhi4>:
 478:	aa 1b       	sub	r26, r26
 47a:	bb 1b       	sub	r27, r27
 47c:	51 e1       	ldi	r21, 0x11	; 17
 47e:	07 c0       	rjmp	.+14     	; 0x48e <__udivmodhi4_ep>

00000480 <__udivmodhi4_loop>:
 480:	aa 1f       	adc	r26, r26
 482:	bb 1f       	adc	r27, r27
 484:	a6 17       	cp	r26, r22
 486:	b7 07       	cpc	r27, r23
 488:	10 f0       	brcs	.+4      	; 0x48e <__udivmodhi4_ep>
 48a:	a6 1b       	sub	r26, r22
 48c:	b7 0b       	sbc	r27, r23

0000048e <__udivmodhi4_ep>:
 48e:	88 1f       	adc	r24, r24
 490:	99 1f       	adc	r25, r25
 492:	5a 95       	dec	r21
 494:	a9 f7       	brne	.-22     	; 0x480 <__udivmodhi4_loop>
 496:	80 95       	com	r24
 498:	90 95       	com	r25
 49a:	bc 01       	movw	r22, r24
 49c:	cd 01       	movw	r24, r26
 49e:	08 95       	ret

000004a0 <_exit>:
 4a0:	f8 94       	cli

000004a2 <__stop_program>:
 4a2:	ff cf       	rjmp	.-2      	; 0x4a2 <__stop_program>
