#ifndef _IOMUX_REGISTER_H_
#define _IOMUX_REGISTER_H_

#define IOMUXC_GPR1 (GPR_BASE_ADDR + 0x0) // 0x0

#define IOMUXC_OBSERVE_INT_MUX (OBSRV_BASE_ADDR + 0x0) // 0x4

#define IOMUXC_SW_MUX_CTL_PAD_A10 (SW_MUX_BASE_ADDR + 0x0) // 0x8
#define IOMUXC_SW_MUX_CTL_PAD_A13 (SW_MUX_BASE_ADDR + 0x4) // 0xc
#define IOMUXC_SW_MUX_CTL_PAD_A14 (SW_MUX_BASE_ADDR + 0x8) // 0x10
#define IOMUXC_SW_MUX_CTL_PAD_A15 (SW_MUX_BASE_ADDR + 0xc) // 0x14
#define IOMUXC_SW_MUX_CTL_PAD_A16 (SW_MUX_BASE_ADDR + 0x10) // 0x18
#define IOMUXC_SW_MUX_CTL_PAD_A17 (SW_MUX_BASE_ADDR + 0x14) // 0x1c
#define IOMUXC_SW_MUX_CTL_PAD_A18 (SW_MUX_BASE_ADDR + 0x18) // 0x20
#define IOMUXC_SW_MUX_CTL_PAD_A19 (SW_MUX_BASE_ADDR + 0x1c) // 0x24
#define IOMUXC_SW_MUX_CTL_PAD_A20 (SW_MUX_BASE_ADDR + 0x20) // 0x28
#define IOMUXC_SW_MUX_CTL_PAD_A21 (SW_MUX_BASE_ADDR + 0x24) // 0x2c
#define IOMUXC_SW_MUX_CTL_PAD_A22 (SW_MUX_BASE_ADDR + 0x28) // 0x30
#define IOMUXC_SW_MUX_CTL_PAD_A23 (SW_MUX_BASE_ADDR + 0x2c) // 0x34
#define IOMUXC_SW_MUX_CTL_PAD_A24 (SW_MUX_BASE_ADDR + 0x30) // 0x38
#define IOMUXC_SW_MUX_CTL_PAD_A25 (SW_MUX_BASE_ADDR + 0x34) // 0x3c
#define IOMUXC_SW_MUX_CTL_PAD_EB0 (SW_MUX_BASE_ADDR + 0x38) // 0x40
#define IOMUXC_SW_MUX_CTL_PAD_EB1 (SW_MUX_BASE_ADDR + 0x3c) // 0x44
#define IOMUXC_SW_MUX_CTL_PAD_OE (SW_MUX_BASE_ADDR + 0x40) // 0x48
#define IOMUXC_SW_MUX_CTL_PAD_CS0 (SW_MUX_BASE_ADDR + 0x44) // 0x4c
#define IOMUXC_SW_MUX_CTL_PAD_CS1 (SW_MUX_BASE_ADDR + 0x48) // 0x50
#define IOMUXC_SW_MUX_CTL_PAD_CS4 (SW_MUX_BASE_ADDR + 0x4c) // 0x54
#define IOMUXC_SW_MUX_CTL_PAD_CS5 (SW_MUX_BASE_ADDR + 0x50) // 0x58
#define IOMUXC_SW_MUX_CTL_PAD_NF_CE0 (SW_MUX_BASE_ADDR + 0x54) // 0x5c
#define IOMUXC_SW_MUX_CTL_PAD_ECB (SW_MUX_BASE_ADDR + 0x58) // 0x60
#define IOMUXC_SW_MUX_CTL_PAD_LBA (SW_MUX_BASE_ADDR + 0x5c) // 0x64
#define IOMUXC_SW_MUX_CTL_PAD_BCLK (SW_MUX_BASE_ADDR + 0x60) // 0x68
#define IOMUXC_SW_MUX_CTL_PAD_RW (SW_MUX_BASE_ADDR + 0x64) // 0x6c
#define IOMUXC_SW_MUX_CTL_PAD_NFWE_B (SW_MUX_BASE_ADDR + 0x68) // 0x70
#define IOMUXC_SW_MUX_CTL_PAD_NFRE_B (SW_MUX_BASE_ADDR + 0x6c) // 0x74
#define IOMUXC_SW_MUX_CTL_PAD_NFALE (SW_MUX_BASE_ADDR + 0x70) // 0x78
#define IOMUXC_SW_MUX_CTL_PAD_NFCLE (SW_MUX_BASE_ADDR + 0x74) // 0x7c
#define IOMUXC_SW_MUX_CTL_PAD_NFWP_B (SW_MUX_BASE_ADDR + 0x78) // 0x80
#define IOMUXC_SW_MUX_CTL_PAD_NFRB (SW_MUX_BASE_ADDR + 0x7c) // 0x84
#define IOMUXC_SW_MUX_CTL_PAD_D15 (SW_MUX_BASE_ADDR + 0x80) // 0x88
#define IOMUXC_SW_MUX_CTL_PAD_D14 (SW_MUX_BASE_ADDR + 0x84) // 0x8c
#define IOMUXC_SW_MUX_CTL_PAD_D13 (SW_MUX_BASE_ADDR + 0x88) // 0x90
#define IOMUXC_SW_MUX_CTL_PAD_D12 (SW_MUX_BASE_ADDR + 0x8c) // 0x94
#define IOMUXC_SW_MUX_CTL_PAD_D11 (SW_MUX_BASE_ADDR + 0x90) // 0x98
#define IOMUXC_SW_MUX_CTL_PAD_D10 (SW_MUX_BASE_ADDR + 0x94) // 0x9c
#define IOMUXC_SW_MUX_CTL_PAD_D9 (SW_MUX_BASE_ADDR + 0x98) // 0xa0
#define IOMUXC_SW_MUX_CTL_PAD_D8 (SW_MUX_BASE_ADDR + 0x9c) // 0xa4
#define IOMUXC_SW_MUX_CTL_PAD_D7 (SW_MUX_BASE_ADDR + 0xa0) // 0xa8
#define IOMUXC_SW_MUX_CTL_PAD_D6 (SW_MUX_BASE_ADDR + 0xa4) // 0xac
#define IOMUXC_SW_MUX_CTL_PAD_D5 (SW_MUX_BASE_ADDR + 0xa8) // 0xb0
#define IOMUXC_SW_MUX_CTL_PAD_D4 (SW_MUX_BASE_ADDR + 0xac) // 0xb4
#define IOMUXC_SW_MUX_CTL_PAD_D3 (SW_MUX_BASE_ADDR + 0xb0) // 0xb8
#define IOMUXC_SW_MUX_CTL_PAD_D2 (SW_MUX_BASE_ADDR + 0xb4) // 0xbc
#define IOMUXC_SW_MUX_CTL_PAD_D1 (SW_MUX_BASE_ADDR + 0xb8) // 0xc0
#define IOMUXC_SW_MUX_CTL_PAD_D0 (SW_MUX_BASE_ADDR + 0xbc) // 0xc4
#define IOMUXC_SW_MUX_CTL_PAD_LD0 (SW_MUX_BASE_ADDR + 0xc0) // 0xc8
#define IOMUXC_SW_MUX_CTL_PAD_LD1 (SW_MUX_BASE_ADDR + 0xc4) // 0xcc
#define IOMUXC_SW_MUX_CTL_PAD_LD2 (SW_MUX_BASE_ADDR + 0xc8) // 0xd0
#define IOMUXC_SW_MUX_CTL_PAD_LD3 (SW_MUX_BASE_ADDR + 0xcc) // 0xd4
#define IOMUXC_SW_MUX_CTL_PAD_LD4 (SW_MUX_BASE_ADDR + 0xd0) // 0xd8
#define IOMUXC_SW_MUX_CTL_PAD_LD5 (SW_MUX_BASE_ADDR + 0xd4) // 0xdc
#define IOMUXC_SW_MUX_CTL_PAD_LD6 (SW_MUX_BASE_ADDR + 0xd8) // 0xe0
#define IOMUXC_SW_MUX_CTL_PAD_LD7 (SW_MUX_BASE_ADDR + 0xdc) // 0xe4
#define IOMUXC_SW_MUX_CTL_PAD_LD8 (SW_MUX_BASE_ADDR + 0xe0) // 0xe8
#define IOMUXC_SW_MUX_CTL_PAD_LD9 (SW_MUX_BASE_ADDR + 0xe4) // 0xec
#define IOMUXC_SW_MUX_CTL_PAD_LD10 (SW_MUX_BASE_ADDR + 0xe8) // 0xf0
#define IOMUXC_SW_MUX_CTL_PAD_LD11 (SW_MUX_BASE_ADDR + 0xec) // 0xf4
#define IOMUXC_SW_MUX_CTL_PAD_LD12 (SW_MUX_BASE_ADDR + 0xf0) // 0xf8
#define IOMUXC_SW_MUX_CTL_PAD_LD13 (SW_MUX_BASE_ADDR + 0xf4) // 0xfc
#define IOMUXC_SW_MUX_CTL_PAD_LD14 (SW_MUX_BASE_ADDR + 0xf8) // 0x100
#define IOMUXC_SW_MUX_CTL_PAD_LD15 (SW_MUX_BASE_ADDR + 0xfc) // 0x104
#define IOMUXC_SW_MUX_CTL_PAD_HSYNC (SW_MUX_BASE_ADDR + 0x100) // 0x108
#define IOMUXC_SW_MUX_CTL_PAD_VSYNC (SW_MUX_BASE_ADDR + 0x104) // 0x10c
#define IOMUXC_SW_MUX_CTL_PAD_LSCLK (SW_MUX_BASE_ADDR + 0x108) // 0x110
#define IOMUXC_SW_MUX_CTL_PAD_OE_ACD (SW_MUX_BASE_ADDR + 0x10c) // 0x114
#define IOMUXC_SW_MUX_CTL_PAD_CONTRAST (SW_MUX_BASE_ADDR + 0x110) // 0x118
#define IOMUXC_SW_MUX_CTL_PAD_PWM (SW_MUX_BASE_ADDR + 0x114) // 0x11c
#define IOMUXC_SW_MUX_CTL_PAD_CSI_D2 (SW_MUX_BASE_ADDR + 0x118) // 0x120
#define IOMUXC_SW_MUX_CTL_PAD_CSI_D3 (SW_MUX_BASE_ADDR + 0x11c) // 0x124
#define IOMUXC_SW_MUX_CTL_PAD_CSI_D4 (SW_MUX_BASE_ADDR + 0x120) // 0x128
#define IOMUXC_SW_MUX_CTL_PAD_CSI_D5 (SW_MUX_BASE_ADDR + 0x124) // 0x12c
#define IOMUXC_SW_MUX_CTL_PAD_CSI_D6 (SW_MUX_BASE_ADDR + 0x128) // 0x130
#define IOMUXC_SW_MUX_CTL_PAD_CSI_D7 (SW_MUX_BASE_ADDR + 0x12c) // 0x134
#define IOMUXC_SW_MUX_CTL_PAD_CSI_D8 (SW_MUX_BASE_ADDR + 0x130) // 0x138
#define IOMUXC_SW_MUX_CTL_PAD_CSI_D9 (SW_MUX_BASE_ADDR + 0x134) // 0x13c
#define IOMUXC_SW_MUX_CTL_PAD_CSI_MCLK (SW_MUX_BASE_ADDR + 0x138) // 0x140
#define IOMUXC_SW_MUX_CTL_PAD_CSI_VSYNC (SW_MUX_BASE_ADDR + 0x13c) // 0x144
#define IOMUXC_SW_MUX_CTL_PAD_CSI_HSYNC (SW_MUX_BASE_ADDR + 0x140) // 0x148
#define IOMUXC_SW_MUX_CTL_PAD_CSI_PIXCLK (SW_MUX_BASE_ADDR + 0x144) // 0x14c
#define IOMUXC_SW_MUX_CTL_PAD_I2C1_CLK (SW_MUX_BASE_ADDR + 0x148) // 0x150
#define IOMUXC_SW_MUX_CTL_PAD_I2C1_DAT (SW_MUX_BASE_ADDR + 0x14c) // 0x154
#define IOMUXC_SW_MUX_CTL_PAD_CSPI1_MOSI (SW_MUX_BASE_ADDR + 0x150) // 0x158
#define IOMUXC_SW_MUX_CTL_PAD_CSPI1_MISO (SW_MUX_BASE_ADDR + 0x154) // 0x15c
#define IOMUXC_SW_MUX_CTL_PAD_CSPI1_SS0 (SW_MUX_BASE_ADDR + 0x158) // 0x160
#define IOMUXC_SW_MUX_CTL_PAD_CSPI1_SS1 (SW_MUX_BASE_ADDR + 0x15c) // 0x164
#define IOMUXC_SW_MUX_CTL_PAD_CSPI1_SCLK (SW_MUX_BASE_ADDR + 0x160) // 0x168
#define IOMUXC_SW_MUX_CTL_PAD_CSPI1_RDY (SW_MUX_BASE_ADDR + 0x164) // 0x16c
#define IOMUXC_SW_MUX_CTL_PAD_UART1_RXD (SW_MUX_BASE_ADDR + 0x168) // 0x170
#define IOMUXC_SW_MUX_CTL_PAD_UART1_TXD (SW_MUX_BASE_ADDR + 0x16c) // 0x174
#define IOMUXC_SW_MUX_CTL_PAD_UART1_RTS (SW_MUX_BASE_ADDR + 0x170) // 0x178
#define IOMUXC_SW_MUX_CTL_PAD_UART1_CTS (SW_MUX_BASE_ADDR + 0x174) // 0x17c
#define IOMUXC_SW_MUX_CTL_PAD_UART2_RXD (SW_MUX_BASE_ADDR + 0x178) // 0x180
#define IOMUXC_SW_MUX_CTL_PAD_UART2_TXD (SW_MUX_BASE_ADDR + 0x17c) // 0x184
#define IOMUXC_SW_MUX_CTL_PAD_UART2_RTS (SW_MUX_BASE_ADDR + 0x180) // 0x188
#define IOMUXC_SW_MUX_CTL_PAD_UART2_CTS (SW_MUX_BASE_ADDR + 0x184) // 0x18c
#define IOMUXC_SW_MUX_CTL_PAD_SD1_CMD (SW_MUX_BASE_ADDR + 0x188) // 0x190
#define IOMUXC_SW_MUX_CTL_PAD_SD1_CLK (SW_MUX_BASE_ADDR + 0x18c) // 0x194
#define IOMUXC_SW_MUX_CTL_PAD_SD1_DATA0 (SW_MUX_BASE_ADDR + 0x190) // 0x198
#define IOMUXC_SW_MUX_CTL_PAD_SD1_DATA1 (SW_MUX_BASE_ADDR + 0x194) // 0x19c
#define IOMUXC_SW_MUX_CTL_PAD_SD1_DATA2 (SW_MUX_BASE_ADDR + 0x198) // 0x1a0
#define IOMUXC_SW_MUX_CTL_PAD_SD1_DATA3 (SW_MUX_BASE_ADDR + 0x19c) // 0x1a4
#define IOMUXC_SW_MUX_CTL_PAD_KPP_ROW0 (SW_MUX_BASE_ADDR + 0x1a0) // 0x1a8
#define IOMUXC_SW_MUX_CTL_PAD_KPP_ROW1 (SW_MUX_BASE_ADDR + 0x1a4) // 0x1ac
#define IOMUXC_SW_MUX_CTL_PAD_KPP_ROW2 (SW_MUX_BASE_ADDR + 0x1a8) // 0x1b0
#define IOMUXC_SW_MUX_CTL_PAD_KPP_ROW3 (SW_MUX_BASE_ADDR + 0x1ac) // 0x1b4
#define IOMUXC_SW_MUX_CTL_PAD_KPP_COL0 (SW_MUX_BASE_ADDR + 0x1b0) // 0x1b8
#define IOMUXC_SW_MUX_CTL_PAD_KPP_COL1 (SW_MUX_BASE_ADDR + 0x1b4) // 0x1bc
#define IOMUXC_SW_MUX_CTL_PAD_KPP_COL2 (SW_MUX_BASE_ADDR + 0x1b8) // 0x1c0
#define IOMUXC_SW_MUX_CTL_PAD_KPP_COL3 (SW_MUX_BASE_ADDR + 0x1bc) // 0x1c4
#define IOMUXC_SW_MUX_CTL_PAD_FEC_MDC (SW_MUX_BASE_ADDR + 0x1c0) // 0x1c8
#define IOMUXC_SW_MUX_CTL_PAD_FEC_MDIO (SW_MUX_BASE_ADDR + 0x1c4) // 0x1cc
#define IOMUXC_SW_MUX_CTL_PAD_FEC_TDATA0 (SW_MUX_BASE_ADDR + 0x1c8) // 0x1d0
#define IOMUXC_SW_MUX_CTL_PAD_FEC_TDATA1 (SW_MUX_BASE_ADDR + 0x1cc) // 0x1d4
#define IOMUXC_SW_MUX_CTL_PAD_FEC_TX_EN (SW_MUX_BASE_ADDR + 0x1d0) // 0x1d8
#define IOMUXC_SW_MUX_CTL_PAD_FEC_RDATA0 (SW_MUX_BASE_ADDR + 0x1d4) // 0x1dc
#define IOMUXC_SW_MUX_CTL_PAD_FEC_RDATA1 (SW_MUX_BASE_ADDR + 0x1d8) // 0x1e0
#define IOMUXC_SW_MUX_CTL_PAD_FEC_RX_DV (SW_MUX_BASE_ADDR + 0x1dc) // 0x1e4
#define IOMUXC_SW_MUX_CTL_PAD_FEC_TX_CLK (SW_MUX_BASE_ADDR + 0x1e0) // 0x1e8
#define IOMUXC_SW_MUX_CTL_PAD_RTCK (SW_MUX_BASE_ADDR + 0x1e4) // 0x1ec
#define IOMUXC_SW_MUX_CTL_PAD_DE_B (SW_MUX_BASE_ADDR + 0x1e8) // 0x1f0
#define IOMUXC_SW_MUX_CTL_PAD_GPIO_A (SW_MUX_BASE_ADDR + 0x1ec) // 0x1f4
#define IOMUXC_SW_MUX_CTL_PAD_GPIO_B (SW_MUX_BASE_ADDR + 0x1f0) // 0x1f8
#define IOMUXC_SW_MUX_CTL_PAD_GPIO_C (SW_MUX_BASE_ADDR + 0x1f4) // 0x1fc
#define IOMUXC_SW_MUX_CTL_PAD_GPIO_D (SW_MUX_BASE_ADDR + 0x1f8) // 0x200
#define IOMUXC_SW_MUX_CTL_PAD_GPIO_E (SW_MUX_BASE_ADDR + 0x1fc) // 0x204
#define IOMUXC_SW_MUX_CTL_PAD_GPIO_F (SW_MUX_BASE_ADDR + 0x200) // 0x208
#define IOMUXC_SW_MUX_CTL_PAD_EXT_ARMCLK (SW_MUX_BASE_ADDR + 0x204) // 0x20c
#define IOMUXC_SW_MUX_CTL_PAD_UPLL_BYPCLK (SW_MUX_BASE_ADDR + 0x208) // 0x210
#define IOMUXC_SW_MUX_CTL_PAD_VSTBY_REQ (SW_MUX_BASE_ADDR + 0x20c) // 0x214
#define IOMUXC_SW_MUX_CTL_PAD_VSTBY_ACK (SW_MUX_BASE_ADDR + 0x210) // 0x218
#define IOMUXC_SW_MUX_CTL_PAD_POWER_FAIL (SW_MUX_BASE_ADDR + 0x214) // 0x21c
#define IOMUXC_SW_MUX_CTL_PAD_CLKO (SW_MUX_BASE_ADDR + 0x218) // 0x220
#define IOMUXC_SW_MUX_CTL_PAD_BOOT_MODE0 (SW_MUX_BASE_ADDR + 0x21c) // 0x224
#define IOMUXC_SW_MUX_CTL_PAD_BOOT_MODE1 (SW_MUX_BASE_ADDR + 0x220) // 0x228

#define IOMUXC_SW_PAD_CTL_PAD_A13 (SW_PAD_BASE_ADDR + 0x0) // 0x22c
#define IOMUXC_SW_PAD_CTL_PAD_A14 (SW_PAD_BASE_ADDR + 0x4) // 0x230
#define IOMUXC_SW_PAD_CTL_PAD_A15 (SW_PAD_BASE_ADDR + 0x8) // 0x234
#define IOMUXC_SW_PAD_CTL_PAD_A17 (SW_PAD_BASE_ADDR + 0xc) // 0x238
#define IOMUXC_SW_PAD_CTL_PAD_A18 (SW_PAD_BASE_ADDR + 0x10) // 0x23c
#define IOMUXC_SW_PAD_CTL_PAD_A19 (SW_PAD_BASE_ADDR + 0x14) // 0x240
#define IOMUXC_SW_PAD_CTL_PAD_A20 (SW_PAD_BASE_ADDR + 0x18) // 0x244
#define IOMUXC_SW_PAD_CTL_PAD_A21 (SW_PAD_BASE_ADDR + 0x1c) // 0x248
#define IOMUXC_SW_PAD_CTL_PAD_A23 (SW_PAD_BASE_ADDR + 0x20) // 0x24c
#define IOMUXC_SW_PAD_CTL_PAD_A24 (SW_PAD_BASE_ADDR + 0x24) // 0x250
#define IOMUXC_SW_PAD_CTL_PAD_A25 (SW_PAD_BASE_ADDR + 0x28) // 0x254
#define IOMUXC_SW_PAD_CTL_PAD_EB0 (SW_PAD_BASE_ADDR + 0x2c) // 0x258
#define IOMUXC_SW_PAD_CTL_PAD_EB1 (SW_PAD_BASE_ADDR + 0x30) // 0x25c
#define IOMUXC_SW_PAD_CTL_PAD_OE (SW_PAD_BASE_ADDR + 0x34) // 0x260
#define IOMUXC_SW_PAD_CTL_PAD_CS4 (SW_PAD_BASE_ADDR + 0x38) // 0x264
#define IOMUXC_SW_PAD_CTL_PAD_CS5 (SW_PAD_BASE_ADDR + 0x3c) // 0x268
#define IOMUXC_SW_PAD_CTL_PAD_NF_CE0 (SW_PAD_BASE_ADDR + 0x40) // 0x26c
#define IOMUXC_SW_PAD_CTL_PAD_ECB (SW_PAD_BASE_ADDR + 0x44) // 0x270
#define IOMUXC_SW_PAD_CTL_PAD_LBA (SW_PAD_BASE_ADDR + 0x48) // 0x274
#define IOMUXC_SW_PAD_CTL_PAD_RW (SW_PAD_BASE_ADDR + 0x4c) // 0x278
#define IOMUXC_SW_PAD_CTL_PAD_NFRB (SW_PAD_BASE_ADDR + 0x50) // 0x27c
#define IOMUXC_SW_PAD_CTL_PAD_D15 (SW_PAD_BASE_ADDR + 0x54) // 0x280
#define IOMUXC_SW_PAD_CTL_PAD_D14 (SW_PAD_BASE_ADDR + 0x58) // 0x284
#define IOMUXC_SW_PAD_CTL_PAD_D13 (SW_PAD_BASE_ADDR + 0x5c) // 0x288
#define IOMUXC_SW_PAD_CTL_PAD_D12 (SW_PAD_BASE_ADDR + 0x60) // 0x28c
#define IOMUXC_SW_PAD_CTL_PAD_D11 (SW_PAD_BASE_ADDR + 0x64) // 0x290
#define IOMUXC_SW_PAD_CTL_PAD_D10 (SW_PAD_BASE_ADDR + 0x68) // 0x294
#define IOMUXC_SW_PAD_CTL_PAD_D9 (SW_PAD_BASE_ADDR + 0x6c) // 0x298
#define IOMUXC_SW_PAD_CTL_PAD_D8 (SW_PAD_BASE_ADDR + 0x70) // 0x29c
#define IOMUXC_SW_PAD_CTL_PAD_D7 (SW_PAD_BASE_ADDR + 0x74) // 0x2a0
#define IOMUXC_SW_PAD_CTL_PAD_D6 (SW_PAD_BASE_ADDR + 0x78) // 0x2a4
#define IOMUXC_SW_PAD_CTL_PAD_D5 (SW_PAD_BASE_ADDR + 0x7c) // 0x2a8
#define IOMUXC_SW_PAD_CTL_PAD_D4 (SW_PAD_BASE_ADDR + 0x80) // 0x2ac
#define IOMUXC_SW_PAD_CTL_PAD_D3 (SW_PAD_BASE_ADDR + 0x84) // 0x2b0
#define IOMUXC_SW_PAD_CTL_PAD_D2 (SW_PAD_BASE_ADDR + 0x88) // 0x2b4
#define IOMUXC_SW_PAD_CTL_PAD_D1 (SW_PAD_BASE_ADDR + 0x8c) // 0x2b8
#define IOMUXC_SW_PAD_CTL_PAD_D0 (SW_PAD_BASE_ADDR + 0x90) // 0x2bc
#define IOMUXC_SW_PAD_CTL_PAD_LD0 (SW_PAD_BASE_ADDR + 0x94) // 0x2c0
#define IOMUXC_SW_PAD_CTL_PAD_LD1 (SW_PAD_BASE_ADDR + 0x98) // 0x2c4
#define IOMUXC_SW_PAD_CTL_PAD_LD2 (SW_PAD_BASE_ADDR + 0x9c) // 0x2c8
#define IOMUXC_SW_PAD_CTL_PAD_LD3 (SW_PAD_BASE_ADDR + 0xa0) // 0x2cc
#define IOMUXC_SW_PAD_CTL_PAD_LD4 (SW_PAD_BASE_ADDR + 0xa4) // 0x2d0
#define IOMUXC_SW_PAD_CTL_PAD_LD5 (SW_PAD_BASE_ADDR + 0xa8) // 0x2d4
#define IOMUXC_SW_PAD_CTL_PAD_LD6 (SW_PAD_BASE_ADDR + 0xac) // 0x2d8
#define IOMUXC_SW_PAD_CTL_PAD_LD7 (SW_PAD_BASE_ADDR + 0xb0) // 0x2dc
#define IOMUXC_SW_PAD_CTL_PAD_LD8 (SW_PAD_BASE_ADDR + 0xb4) // 0x2e0
#define IOMUXC_SW_PAD_CTL_PAD_LD9 (SW_PAD_BASE_ADDR + 0xb8) // 0x2e4
#define IOMUXC_SW_PAD_CTL_PAD_LD10 (SW_PAD_BASE_ADDR + 0xbc) // 0x2e8
#define IOMUXC_SW_PAD_CTL_PAD_LD11 (SW_PAD_BASE_ADDR + 0xc0) // 0x2ec
#define IOMUXC_SW_PAD_CTL_PAD_LD12 (SW_PAD_BASE_ADDR + 0xc4) // 0x2f0
#define IOMUXC_SW_PAD_CTL_PAD_LD13 (SW_PAD_BASE_ADDR + 0xc8) // 0x2f4
#define IOMUXC_SW_PAD_CTL_PAD_LD14 (SW_PAD_BASE_ADDR + 0xcc) // 0x2f8
#define IOMUXC_SW_PAD_CTL_PAD_LD15 (SW_PAD_BASE_ADDR + 0xd0) // 0x2fc
#define IOMUXC_SW_PAD_CTL_PAD_HSYNC (SW_PAD_BASE_ADDR + 0xd4) // 0x300
#define IOMUXC_SW_PAD_CTL_PAD_VSYNC (SW_PAD_BASE_ADDR + 0xd8) // 0x304
#define IOMUXC_SW_PAD_CTL_PAD_LSCLK (SW_PAD_BASE_ADDR + 0xdc) // 0x308
#define IOMUXC_SW_PAD_CTL_PAD_OE_ACD (SW_PAD_BASE_ADDR + 0xe0) // 0x30c
#define IOMUXC_SW_PAD_CTL_PAD_CONTRAST (SW_PAD_BASE_ADDR + 0xe4) // 0x310
#define IOMUXC_SW_PAD_CTL_PAD_PWM (SW_PAD_BASE_ADDR + 0xe8) // 0x314
#define IOMUXC_SW_PAD_CTL_PAD_CSI_D2 (SW_PAD_BASE_ADDR + 0xec) // 0x318
#define IOMUXC_SW_PAD_CTL_PAD_CSI_D3 (SW_PAD_BASE_ADDR + 0xf0) // 0x31c
#define IOMUXC_SW_PAD_CTL_PAD_CSI_D4 (SW_PAD_BASE_ADDR + 0xf4) // 0x320
#define IOMUXC_SW_PAD_CTL_PAD_CSI_D5 (SW_PAD_BASE_ADDR + 0xf8) // 0x324
#define IOMUXC_SW_PAD_CTL_PAD_CSI_D6 (SW_PAD_BASE_ADDR + 0xfc) // 0x328
#define IOMUXC_SW_PAD_CTL_PAD_CSI_D7 (SW_PAD_BASE_ADDR + 0x100) // 0x32c
#define IOMUXC_SW_PAD_CTL_PAD_CSI_D8 (SW_PAD_BASE_ADDR + 0x104) // 0x330
#define IOMUXC_SW_PAD_CTL_PAD_CSI_D9 (SW_PAD_BASE_ADDR + 0x108) // 0x334
#define IOMUXC_SW_PAD_CTL_PAD_CSI_MCLK (SW_PAD_BASE_ADDR + 0x10c) // 0x338
#define IOMUXC_SW_PAD_CTL_PAD_CSI_VSYNC (SW_PAD_BASE_ADDR + 0x110) // 0x33c
#define IOMUXC_SW_PAD_CTL_PAD_CSI_HSYNC (SW_PAD_BASE_ADDR + 0x114) // 0x340
#define IOMUXC_SW_PAD_CTL_PAD_CSI_PIXCLK (SW_PAD_BASE_ADDR + 0x118) // 0x344
#define IOMUXC_SW_PAD_CTL_PAD_I2C1_CLK (SW_PAD_BASE_ADDR + 0x11c) // 0x348
#define IOMUXC_SW_PAD_CTL_PAD_I2C1_DAT (SW_PAD_BASE_ADDR + 0x120) // 0x34c
#define IOMUXC_SW_PAD_CTL_PAD_CSPI1_MOSI (SW_PAD_BASE_ADDR + 0x124) // 0x350
#define IOMUXC_SW_PAD_CTL_PAD_CSPI1_MISO (SW_PAD_BASE_ADDR + 0x128) // 0x354
#define IOMUXC_SW_PAD_CTL_PAD_CSPI1_SS0 (SW_PAD_BASE_ADDR + 0x12c) // 0x358
#define IOMUXC_SW_PAD_CTL_PAD_CSPI1_SS1 (SW_PAD_BASE_ADDR + 0x130) // 0x35c
#define IOMUXC_SW_PAD_CTL_PAD_CSPI1_SCLK (SW_PAD_BASE_ADDR + 0x134) // 0x360
#define IOMUXC_SW_PAD_CTL_PAD_CSPI1_RDY (SW_PAD_BASE_ADDR + 0x138) // 0x364
#define IOMUXC_SW_PAD_CTL_PAD_UART1_RXD (SW_PAD_BASE_ADDR + 0x13c) // 0x368
#define IOMUXC_SW_PAD_CTL_PAD_UART1_TXD (SW_PAD_BASE_ADDR + 0x140) // 0x36c
#define IOMUXC_SW_PAD_CTL_PAD_UART1_RTS (SW_PAD_BASE_ADDR + 0x144) // 0x370
#define IOMUXC_SW_PAD_CTL_PAD_UART1_CTS (SW_PAD_BASE_ADDR + 0x148) // 0x374
#define IOMUXC_SW_PAD_CTL_PAD_UART2_RXD (SW_PAD_BASE_ADDR + 0x14c) // 0x378
#define IOMUXC_SW_PAD_CTL_PAD_UART2_TXD (SW_PAD_BASE_ADDR + 0x150) // 0x37c
#define IOMUXC_SW_PAD_CTL_PAD_UART2_RTS (SW_PAD_BASE_ADDR + 0x154) // 0x380
#define IOMUXC_SW_PAD_CTL_PAD_UART2_CTS (SW_PAD_BASE_ADDR + 0x158) // 0x384
#define IOMUXC_SW_PAD_CTL_PAD_SD1_CMD (SW_PAD_BASE_ADDR + 0x15c) // 0x388
#define IOMUXC_SW_PAD_CTL_PAD_SD1_CLK (SW_PAD_BASE_ADDR + 0x160) // 0x38c
#define IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0 (SW_PAD_BASE_ADDR + 0x164) // 0x390
#define IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1 (SW_PAD_BASE_ADDR + 0x168) // 0x394
#define IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2 (SW_PAD_BASE_ADDR + 0x16c) // 0x398
#define IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3 (SW_PAD_BASE_ADDR + 0x170) // 0x39c
#define IOMUXC_SW_PAD_CTL_PAD_KPP_ROW0 (SW_PAD_BASE_ADDR + 0x174) // 0x3a0
#define IOMUXC_SW_PAD_CTL_PAD_KPP_ROW1 (SW_PAD_BASE_ADDR + 0x178) // 0x3a4
#define IOMUXC_SW_PAD_CTL_PAD_KPP_ROW2 (SW_PAD_BASE_ADDR + 0x17c) // 0x3a8
#define IOMUXC_SW_PAD_CTL_PAD_KPP_ROW3 (SW_PAD_BASE_ADDR + 0x180) // 0x3ac
#define IOMUXC_SW_PAD_CTL_PAD_KPP_COL0 (SW_PAD_BASE_ADDR + 0x184) // 0x3b0
#define IOMUXC_SW_PAD_CTL_PAD_KPP_COL1 (SW_PAD_BASE_ADDR + 0x188) // 0x3b4
#define IOMUXC_SW_PAD_CTL_PAD_KPP_COL2 (SW_PAD_BASE_ADDR + 0x18c) // 0x3b8
#define IOMUXC_SW_PAD_CTL_PAD_KPP_COL3 (SW_PAD_BASE_ADDR + 0x190) // 0x3bc
#define IOMUXC_SW_PAD_CTL_PAD_FEC_MDC (SW_PAD_BASE_ADDR + 0x194) // 0x3c0
#define IOMUXC_SW_PAD_CTL_PAD_FEC_MDIO (SW_PAD_BASE_ADDR + 0x198) // 0x3c4
#define IOMUXC_SW_PAD_CTL_PAD_FEC_TDATA0 (SW_PAD_BASE_ADDR + 0x19c) // 0x3c8
#define IOMUXC_SW_PAD_CTL_PAD_FEC_TDATA1 (SW_PAD_BASE_ADDR + 0x1a0) // 0x3cc
#define IOMUXC_SW_PAD_CTL_PAD_FEC_TX_EN (SW_PAD_BASE_ADDR + 0x1a4) // 0x3d0
#define IOMUXC_SW_PAD_CTL_PAD_FEC_RDATA0 (SW_PAD_BASE_ADDR + 0x1a8) // 0x3d4
#define IOMUXC_SW_PAD_CTL_PAD_FEC_RDATA1 (SW_PAD_BASE_ADDR + 0x1ac) // 0x3d8
#define IOMUXC_SW_PAD_CTL_PAD_FEC_RX_DV (SW_PAD_BASE_ADDR + 0x1b0) // 0x3dc
#define IOMUXC_SW_PAD_CTL_PAD_FEC_TX_CLK (SW_PAD_BASE_ADDR + 0x1b4) // 0x3e0
#define IOMUXC_SW_PAD_CTL_PAD_RTCK (SW_PAD_BASE_ADDR + 0x1b8) // 0x3e4
#define IOMUXC_SW_PAD_CTL_PAD_TDO (SW_PAD_BASE_ADDR + 0x1bc) // 0x3e8
#define IOMUXC_SW_PAD_CTL_PAD_DE_B (SW_PAD_BASE_ADDR + 0x1c0) // 0x3ec
#define IOMUXC_SW_PAD_CTL_PAD_GPIO_A (SW_PAD_BASE_ADDR + 0x1c4) // 0x3f0
#define IOMUXC_SW_PAD_CTL_PAD_GPIO_B (SW_PAD_BASE_ADDR + 0x1c8) // 0x3f4
#define IOMUXC_SW_PAD_CTL_PAD_GPIO_C (SW_PAD_BASE_ADDR + 0x1cc) // 0x3f8
#define IOMUXC_SW_PAD_CTL_PAD_GPIO_D (SW_PAD_BASE_ADDR + 0x1d0) // 0x3fc
#define IOMUXC_SW_PAD_CTL_PAD_GPIO_E (SW_PAD_BASE_ADDR + 0x1d4) // 0x400
#define IOMUXC_SW_PAD_CTL_PAD_GPIO_F (SW_PAD_BASE_ADDR + 0x1d8) // 0x404
#define IOMUXC_SW_PAD_CTL_PAD_VSTBY_REQ (SW_PAD_BASE_ADDR + 0x1dc) // 0x408
#define IOMUXC_SW_PAD_CTL_PAD_VSTBY_ACK (SW_PAD_BASE_ADDR + 0x1e0) // 0x40c
#define IOMUXC_SW_PAD_CTL_PAD_POWER_FAIL (SW_PAD_BASE_ADDR + 0x1e4) // 0x410
#define IOMUXC_SW_PAD_CTL_PAD_CLKO (SW_PAD_BASE_ADDR + 0x1e8) // 0x414

#define IOMUXC_SW_PAD_CTL_GRP_DVS_MISC (SW_GRP_BASE_ADDR + 0x0) // 0x418
#define IOMUXC_SW_PAD_CTL_GRP_DSE_FEC (SW_GRP_BASE_ADDR + 0x4) // 0x41c
#define IOMUXC_SW_PAD_CTL_GRP_DVS_JTAG (SW_GRP_BASE_ADDR + 0x8) // 0x420
#define IOMUXC_SW_PAD_CTL_GRP_DSE_NFC (SW_GRP_BASE_ADDR + 0xc) // 0x424
#define IOMUXC_SW_PAD_CTL_GRP_DSE_CSI (SW_GRP_BASE_ADDR + 0x10) // 0x428
#define IOMUXC_SW_PAD_CTL_GRP_DSE_WEIM (SW_GRP_BASE_ADDR + 0x14) // 0x42c
#define IOMUXC_SW_PAD_CTL_GRP_DSE_DDR (SW_GRP_BASE_ADDR + 0x18) // 0x430
#define IOMUXC_SW_PAD_CTL_GRP_DVS_CRM (SW_GRP_BASE_ADDR + 0x1c) // 0x434
#define IOMUXC_SW_PAD_CTL_GRP_DSE_KPP (SW_GRP_BASE_ADDR + 0x20) // 0x438
#define IOMUXC_SW_PAD_CTL_GRP_DSE_SDHC1 (SW_GRP_BASE_ADDR + 0x24) // 0x43c
#define IOMUXC_SW_PAD_CTL_GRP_DSE_LCD (SW_GRP_BASE_ADDR + 0x28) // 0x440
#define IOMUXC_SW_PAD_CTL_GRP_DSE_UART (SW_GRP_BASE_ADDR + 0x2c) // 0x444
#define IOMUXC_SW_PAD_CTL_GRP_DVS_NFC (SW_GRP_BASE_ADDR + 0x30) // 0x448
#define IOMUXC_SW_PAD_CTL_GRP_DVS_CSI (SW_GRP_BASE_ADDR + 0x34) // 0x44c
#define IOMUXC_SW_PAD_CTL_GRP_DSE_CSPI1 (SW_GRP_BASE_ADDR + 0x38) // 0x450
#define IOMUXC_SW_PAD_CTL_GRP_DDRTYPE (SW_GRP_BASE_ADDR + 0x3c) // 0x454
#define IOMUXC_SW_PAD_CTL_GRP_DVS_SDHC1 (SW_GRP_BASE_ADDR + 0x40) // 0x458
#define IOMUXC_SW_PAD_CTL_GRP_DVS_LCD (SW_GRP_BASE_ADDR + 0x44) // 0x45c

#define IOMUXC_AUDMUX_P4_INPUT_DA_AMX_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x0) // 0x460
#define IOMUXC_AUDMUX_P4_INPUT_DB_AMX_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x4) // 0x464
#define IOMUXC_AUDMUX_P4_INPUT_RXCLK_AMX_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x8) // 0x468
#define IOMUXC_AUDMUX_P4_INPUT_RXFS_AMX_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0xc) // 0x46c
#define IOMUXC_AUDMUX_P4_INPUT_TXCLK_AMX_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x10) // 0x470
#define IOMUXC_AUDMUX_P4_INPUT_TXFS_AMX_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x14) // 0x474
#define IOMUXC_AUDMUX_P7_INPUT_DA_AMX_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x18) // 0x478
#define IOMUXC_AUDMUX_P7_INPUT_TXFS_AMX_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x1c) // 0x47c
#define IOMUXC_CAN1_IPP_IND_CANRX_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x20) // 0x480
#define IOMUXC_CAN2_IPP_IND_CANRX_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x24) // 0x484
#define IOMUXC_CSI_IPP_CSI_D_0_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x28) // 0x488
#define IOMUXC_CSI_IPP_CSI_D_1_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x2c) // 0x48c
#define IOMUXC_CSPI1_IPP_IND_SS3_B_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x30) // 0x490
#define IOMUXC_CSPI2_IPP_CSPI_CLK_IN_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x34) // 0x494
#define IOMUXC_CSPI2_IPP_IND_DATAREADY_B_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x38) // 0x498
#define IOMUXC_CSPI2_IPP_IND_MISO_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x3c) // 0x49c
#define IOMUXC_CSPI2_IPP_IND_MOSI_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x40) // 0x4a0
#define IOMUXC_CSPI2_IPP_IND_SS0_B_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x44) // 0x4a4
#define IOMUXC_CSPI2_IPP_IND_SS1_B_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x48) // 0x4a8
#define IOMUXC_CSPI3_IPP_CSPI_CLK_IN_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x4c) // 0x4ac
#define IOMUXC_CSPI3_IPP_IND_DATAREADY_B_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x50) // 0x4b0
#define IOMUXC_CSPI3_IPP_IND_MISO_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x54) // 0x4b4
#define IOMUXC_CSPI3_IPP_IND_MOSI_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x58) // 0x4b8
#define IOMUXC_CSPI3_IPP_IND_SS0_B_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x5c) // 0x4bc
#define IOMUXC_CSPI3_IPP_IND_SS1_B_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x60) // 0x4c0
#define IOMUXC_CSPI3_IPP_IND_SS2_B_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x64) // 0x4c4
#define IOMUXC_CSPI3_IPP_IND_SS3_B_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x68) // 0x4c8
#define IOMUXC_ESDHC1_IPP_DAT4_IN_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x6c) // 0x4cc
#define IOMUXC_ESDHC1_IPP_DAT5_IN_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x70) // 0x4d0
#define IOMUXC_ESDHC1_IPP_DAT6_IN_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x74) // 0x4d4
#define IOMUXC_ESDHC1_IPP_DAT7_IN_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x78) // 0x4d8
#define IOMUXC_ESDHC2_IPP_CARD_CLK_IN_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x7c) // 0x4dc
#define IOMUXC_ESDHC2_IPP_CMD_IN_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x80) // 0x4e0
#define IOMUXC_ESDHC2_IPP_DAT0_IN_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x84) // 0x4e4
#define IOMUXC_ESDHC2_IPP_DAT1_IN_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x88) // 0x4e8
#define IOMUXC_ESDHC2_IPP_DAT2_IN_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x8c) // 0x4ec
#define IOMUXC_ESDHC2_IPP_DAT3_IN_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x90) // 0x4f0
#define IOMUXC_ESDHC2_IPP_DAT4_IN_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x94) // 0x4f4
#define IOMUXC_ESDHC2_IPP_DAT5_IN_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x98) // 0x4f8
#define IOMUXC_ESDHC2_IPP_DAT6_IN_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x9c) // 0x4fc
#define IOMUXC_ESDHC2_IPP_DAT7_IN_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0xa0) // 0x500
#define IOMUXC_FEC_FEC_COL_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0xa4) // 0x504
#define IOMUXC_FEC_FEC_CRS_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0xa8) // 0x508
#define IOMUXC_FEC_FEC_RDATA_2_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0xac) // 0x50c
#define IOMUXC_FEC_FEC_RDATA_3_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0xb0) // 0x510
#define IOMUXC_FEC_FEC_RX_CLK_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0xb4) // 0x514
#define IOMUXC_FEC_FEC_RX_ER_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0xb8) // 0x518
#define IOMUXC_I2C2_IPP_SCL_IN_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0xbc) // 0x51c
#define IOMUXC_I2C2_IPP_SDA_IN_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0xc0) // 0x520
#define IOMUXC_I2C3_IPP_SCL_IN_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0xc4) // 0x524
#define IOMUXC_I2C3_IPP_SDA_IN_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0xc8) // 0x528
#define IOMUXC_KPP_IPP_IND_COL_4_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0xcc) // 0x52c
#define IOMUXC_KPP_IPP_IND_COL_5_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0xd0) // 0x530
#define IOMUXC_KPP_IPP_IND_COL_6_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0xd4) // 0x534
#define IOMUXC_KPP_IPP_IND_COL_7_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0xd8) // 0x538
#define IOMUXC_KPP_IPP_IND_ROW_4_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0xdc) // 0x53c
#define IOMUXC_KPP_IPP_IND_ROW_5_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0xe0) // 0x540
#define IOMUXC_KPP_IPP_IND_ROW_6_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0xe4) // 0x544
#define IOMUXC_KPP_IPP_IND_ROW_7_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0xe8) // 0x548
#define IOMUXC_SIM1_PIN_SIM_RCVD1_IN_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0xec) // 0x54c
#define IOMUXC_SIM1_PIN_SIM_SIMPD1_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0xf0) // 0x550
#define IOMUXC_SIM1_SIM_RCVD1_IO_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0xf4) // 0x554
#define IOMUXC_SIM2_PIN_SIM_RCVD1_IN_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0xf8) // 0x558
#define IOMUXC_SIM2_PIN_SIM_SIMPD1_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0xfc) // 0x55c
#define IOMUXC_SIM2_SIM_RCVD1_IO_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x100) // 0x560
#define IOMUXC_UART3_IPP_UART_RTS_B_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x104) // 0x564
#define IOMUXC_UART3_IPP_UART_RXD_MUX_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x108) // 0x568
#define IOMUXC_UART4_IPP_UART_RTS_B_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x10c) // 0x56c
#define IOMUXC_UART4_IPP_UART_RXD_MUX_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x110) // 0x570
#define IOMUXC_UART5_IPP_UART_RTS_B_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x114) // 0x574
#define IOMUXC_UART5_IPP_UART_RXD_MUX_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x118) // 0x578
#define IOMUXC_USB_TOP_IPP_IND_OTG_USB_OC_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x11c) // 0x57c
#define IOMUXC_USB_TOP_IPP_IND_UH2_USB_OC_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x120) // 0x580
#endif

