* Felix Salfelder 2019
* GPLv3+

attach public c_python.so
loadpy c_nodeset.py

options numdgt=10

options nobypass

verilog

resistor #(.r(1)) r1(0,1);
capacitor #(.c(1)) c2(1,0);
nodesetter #(.ic1(1.7)) ns(1,0);

print dc v(nodes) iter(0) df(ns.vs0) f(ns.vs0)
print tran v(nodes) iter(0) df(ns.vs0) f(ns.vs0)

* does not work, see s_tr_swp.cc+83 ?
* transient 1 uic

* but this does
dc
transient 1

* dc
* transient 1 uic
