

================================================================
== Vitis HLS Report for 'Filter2DKernel'
================================================================
* Date:           Thu Dec  9 17:00:21 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        Filter2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------------+-----------------------+---------+----------+----------+-----------+-----+----------+---------+
        |                          |                       |  Latency (cycles)  |  Latency (absolute)  |    Interval    | Pipeline|
        |         Instance         |         Module        |   min   |    max   |    min   |    max    | min |    max   |   Type  |
        +--------------------------+-----------------------+---------+----------+----------+-----------+-----+----------+---------+
        |AXIBursts2PixelStream_U0  |AXIBursts2PixelStream  |        1|  71974441|  4.000 ns|  0.288 sec|    1|  71974441|       no|
        |entry_proc_U0             |entry_proc             |        0|         0|      0 ns|       0 ns|    0|         0|       no|
        |Filter2D_U0               |Filter2D               |        ?|         ?|         ?|          ?|    ?|         ?|       no|
        |PixelStream2AXIBursts_U0  |PixelStream2AXIBursts  |        2|  71972282|  8.000 ns|  0.288 sec|    2|  71972282|       no|
        +--------------------------+-----------------------+---------+----------+----------+-----------+-----+----------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       26|    -|
|FIFO                 |        -|     -|      433|      371|    -|
|Instance             |       74|   231|    29033|    19599|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|        8|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       74|   231|    29474|    20041|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        5|    10|        3|        5|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        1|     3|        1|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+-----------------------+---------+-----+-------+------+-----+
    |         Instance         |         Module        | BRAM_18K| DSP |   FF  |  LUT | URAM|
    +--------------------------+-----------------------+---------+-----+-------+------+-----+
    |AXIBursts2PixelStream_U0  |AXIBursts2PixelStream  |        0|    1|   1750|  2926|    0|
    |Filter2D_U0               |Filter2D               |       14|  229|  21697|  9471|    0|
    |PixelStream2AXIBursts_U0  |PixelStream2AXIBursts  |        0|    1|   2266|  3387|    0|
    |control_s_axi_U           |control_s_axi          |        0|    0|    360|   616|    0|
    |entry_proc_U0             |entry_proc             |        0|    0|    130|    29|    0|
    |port0_m_axi_U             |port0_m_axi            |       30|    0|   1415|  1585|    0|
    |port1_m_axi_U             |port1_m_axi            |       30|    0|   1415|  1585|    0|
    +--------------------------+-----------------------+---------+-----+-------+------+-----+
    |Total                     |                       |       74|  231|  29033| 19599|    0|
    +--------------------------+-----------------------+---------+-----+-------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------------+---------+-----+----+-----+------+-----+---------+
    |        Name        | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------------+---------+-----+----+-----+------+-----+---------+
    |coeffs_c_channel_U  |        0|  133|   0|    -|     2|   64|      128|
    |dst_c_channel_U     |        0|    5|   0|    -|     3|   64|      192|
    |dst_pixels_U        |        0|    9|   0|    -|    64|    8|      512|
    |height_c10_U        |        0|   68|   0|    -|     2|   32|       64|
    |height_c_U          |        0|   68|   0|    -|     2|   32|       64|
    |src_pixels_U        |        0|    9|   0|    -|    64|    8|      512|
    |stride_c_U          |        0|    5|   0|    -|     3|   32|       96|
    |width_c9_U          |        0|   68|   0|    -|     2|   32|       64|
    |width_c_U           |        0|   68|   0|    -|     2|   32|       64|
    +--------------------+---------+-----+----+-----+------+-----+---------+
    |Total               |        0|  433|   0|    0|   144|  304|     1696|
    +--------------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +-------------------------------------------+----------+----+---+----+------------+------------+
    |               Variable Name               | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------+----------+----+---+----+------------+------------+
    |AXIBursts2PixelStream_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |Filter2D_U0_ap_start                       |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_coeffs_c_channel           |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_dst_c_channel              |       and|   0|  0|   2|           1|           1|
    |ap_idle                                    |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                              |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_continue                  |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start                     |       and|   0|  0|   2|           1|           1|
    |ap_sync_AXIBursts2PixelStream_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_Filter2D_U0_ap_ready               |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_coeffs_c_channel     |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_dst_c_channel        |        or|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready             |        or|   0|  0|   2|           1|           1|
    +-------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                      |          |   0|  0|  26|          13|          13|
    +-------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+----+-----------+-----+-----------+
    |                      Name                     | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_AXIBursts2PixelStream_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_Filter2D_U0_ap_ready               |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_coeffs_c_channel     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_dst_c_channel        |   9|          2|    1|          2|
    |ap_sync_reg_entry_proc_U0_ap_ready             |   9|          2|    1|          2|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Total                                          |  45|         10|    5|         10|
    +-----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+---+----+-----+-----------+
    |                      Name                     | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------+---+----+-----+-----------+
    |ap_rst_n_inv                                   |  1|   0|    1|          0|
    |ap_rst_reg_1                                   |  1|   0|    1|          0|
    |ap_rst_reg_2                                   |  1|   0|    1|          0|
    |ap_sync_reg_AXIBursts2PixelStream_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Filter2D_U0_ap_ready               |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_coeffs_c_channel     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_dst_c_channel        |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc_U0_ap_ready             |  1|   0|    1|          0|
    +-----------------------------------------------+---+----+-----+-----------+
    |Total                                          |  8|   0|    8|          0|
    +-----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   |  Source Object |    C Type    |
+-----------------------+-----+-----+---------------+----------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|         control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|         control|        scalar|
|s_axi_control_AWADDR   |   in|    7|          s_axi|         control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|         control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|         control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|         control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|         control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|         control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|         control|        scalar|
|s_axi_control_ARADDR   |   in|    7|          s_axi|         control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|         control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|         control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|         control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|         control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|         control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|         control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|         control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|  Filter2DKernel|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|  Filter2DKernel|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|  Filter2DKernel|  return value|
|m_axi_port1_AWVALID    |  out|    1|          m_axi|           port1|       pointer|
|m_axi_port1_AWREADY    |   in|    1|          m_axi|           port1|       pointer|
|m_axi_port1_AWADDR     |  out|   64|          m_axi|           port1|       pointer|
|m_axi_port1_AWID       |  out|    1|          m_axi|           port1|       pointer|
|m_axi_port1_AWLEN      |  out|    8|          m_axi|           port1|       pointer|
|m_axi_port1_AWSIZE     |  out|    3|          m_axi|           port1|       pointer|
|m_axi_port1_AWBURST    |  out|    2|          m_axi|           port1|       pointer|
|m_axi_port1_AWLOCK     |  out|    2|          m_axi|           port1|       pointer|
|m_axi_port1_AWCACHE    |  out|    4|          m_axi|           port1|       pointer|
|m_axi_port1_AWPROT     |  out|    3|          m_axi|           port1|       pointer|
|m_axi_port1_AWQOS      |  out|    4|          m_axi|           port1|       pointer|
|m_axi_port1_AWREGION   |  out|    4|          m_axi|           port1|       pointer|
|m_axi_port1_AWUSER     |  out|    1|          m_axi|           port1|       pointer|
|m_axi_port1_WVALID     |  out|    1|          m_axi|           port1|       pointer|
|m_axi_port1_WREADY     |   in|    1|          m_axi|           port1|       pointer|
|m_axi_port1_WDATA      |  out|  512|          m_axi|           port1|       pointer|
|m_axi_port1_WSTRB      |  out|   64|          m_axi|           port1|       pointer|
|m_axi_port1_WLAST      |  out|    1|          m_axi|           port1|       pointer|
|m_axi_port1_WID        |  out|    1|          m_axi|           port1|       pointer|
|m_axi_port1_WUSER      |  out|    1|          m_axi|           port1|       pointer|
|m_axi_port1_ARVALID    |  out|    1|          m_axi|           port1|       pointer|
|m_axi_port1_ARREADY    |   in|    1|          m_axi|           port1|       pointer|
|m_axi_port1_ARADDR     |  out|   64|          m_axi|           port1|       pointer|
|m_axi_port1_ARID       |  out|    1|          m_axi|           port1|       pointer|
|m_axi_port1_ARLEN      |  out|    8|          m_axi|           port1|       pointer|
|m_axi_port1_ARSIZE     |  out|    3|          m_axi|           port1|       pointer|
|m_axi_port1_ARBURST    |  out|    2|          m_axi|           port1|       pointer|
|m_axi_port1_ARLOCK     |  out|    2|          m_axi|           port1|       pointer|
|m_axi_port1_ARCACHE    |  out|    4|          m_axi|           port1|       pointer|
|m_axi_port1_ARPROT     |  out|    3|          m_axi|           port1|       pointer|
|m_axi_port1_ARQOS      |  out|    4|          m_axi|           port1|       pointer|
|m_axi_port1_ARREGION   |  out|    4|          m_axi|           port1|       pointer|
|m_axi_port1_ARUSER     |  out|    1|          m_axi|           port1|       pointer|
|m_axi_port1_RVALID     |   in|    1|          m_axi|           port1|       pointer|
|m_axi_port1_RREADY     |  out|    1|          m_axi|           port1|       pointer|
|m_axi_port1_RDATA      |   in|  512|          m_axi|           port1|       pointer|
|m_axi_port1_RLAST      |   in|    1|          m_axi|           port1|       pointer|
|m_axi_port1_RID        |   in|    1|          m_axi|           port1|       pointer|
|m_axi_port1_RUSER      |   in|    1|          m_axi|           port1|       pointer|
|m_axi_port1_RRESP      |   in|    2|          m_axi|           port1|       pointer|
|m_axi_port1_BVALID     |   in|    1|          m_axi|           port1|       pointer|
|m_axi_port1_BREADY     |  out|    1|          m_axi|           port1|       pointer|
|m_axi_port1_BRESP      |   in|    2|          m_axi|           port1|       pointer|
|m_axi_port1_BID        |   in|    1|          m_axi|           port1|       pointer|
|m_axi_port1_BUSER      |   in|    1|          m_axi|           port1|       pointer|
|m_axi_port0_AWVALID    |  out|    1|          m_axi|           port0|       pointer|
|m_axi_port0_AWREADY    |   in|    1|          m_axi|           port0|       pointer|
|m_axi_port0_AWADDR     |  out|   64|          m_axi|           port0|       pointer|
|m_axi_port0_AWID       |  out|    1|          m_axi|           port0|       pointer|
|m_axi_port0_AWLEN      |  out|    8|          m_axi|           port0|       pointer|
|m_axi_port0_AWSIZE     |  out|    3|          m_axi|           port0|       pointer|
|m_axi_port0_AWBURST    |  out|    2|          m_axi|           port0|       pointer|
|m_axi_port0_AWLOCK     |  out|    2|          m_axi|           port0|       pointer|
|m_axi_port0_AWCACHE    |  out|    4|          m_axi|           port0|       pointer|
|m_axi_port0_AWPROT     |  out|    3|          m_axi|           port0|       pointer|
|m_axi_port0_AWQOS      |  out|    4|          m_axi|           port0|       pointer|
|m_axi_port0_AWREGION   |  out|    4|          m_axi|           port0|       pointer|
|m_axi_port0_AWUSER     |  out|    1|          m_axi|           port0|       pointer|
|m_axi_port0_WVALID     |  out|    1|          m_axi|           port0|       pointer|
|m_axi_port0_WREADY     |   in|    1|          m_axi|           port0|       pointer|
|m_axi_port0_WDATA      |  out|  512|          m_axi|           port0|       pointer|
|m_axi_port0_WSTRB      |  out|   64|          m_axi|           port0|       pointer|
|m_axi_port0_WLAST      |  out|    1|          m_axi|           port0|       pointer|
|m_axi_port0_WID        |  out|    1|          m_axi|           port0|       pointer|
|m_axi_port0_WUSER      |  out|    1|          m_axi|           port0|       pointer|
|m_axi_port0_ARVALID    |  out|    1|          m_axi|           port0|       pointer|
|m_axi_port0_ARREADY    |   in|    1|          m_axi|           port0|       pointer|
|m_axi_port0_ARADDR     |  out|   64|          m_axi|           port0|       pointer|
|m_axi_port0_ARID       |  out|    1|          m_axi|           port0|       pointer|
|m_axi_port0_ARLEN      |  out|    8|          m_axi|           port0|       pointer|
|m_axi_port0_ARSIZE     |  out|    3|          m_axi|           port0|       pointer|
|m_axi_port0_ARBURST    |  out|    2|          m_axi|           port0|       pointer|
|m_axi_port0_ARLOCK     |  out|    2|          m_axi|           port0|       pointer|
|m_axi_port0_ARCACHE    |  out|    4|          m_axi|           port0|       pointer|
|m_axi_port0_ARPROT     |  out|    3|          m_axi|           port0|       pointer|
|m_axi_port0_ARQOS      |  out|    4|          m_axi|           port0|       pointer|
|m_axi_port0_ARREGION   |  out|    4|          m_axi|           port0|       pointer|
|m_axi_port0_ARUSER     |  out|    1|          m_axi|           port0|       pointer|
|m_axi_port0_RVALID     |   in|    1|          m_axi|           port0|       pointer|
|m_axi_port0_RREADY     |  out|    1|          m_axi|           port0|       pointer|
|m_axi_port0_RDATA      |   in|  512|          m_axi|           port0|       pointer|
|m_axi_port0_RLAST      |   in|    1|          m_axi|           port0|       pointer|
|m_axi_port0_RID        |   in|    1|          m_axi|           port0|       pointer|
|m_axi_port0_RUSER      |   in|    1|          m_axi|           port0|       pointer|
|m_axi_port0_RRESP      |   in|    2|          m_axi|           port0|       pointer|
|m_axi_port0_BVALID     |   in|    1|          m_axi|           port0|       pointer|
|m_axi_port0_BREADY     |  out|    1|          m_axi|           port0|       pointer|
|m_axi_port0_BRESP      |   in|    2|          m_axi|           port0|       pointer|
|m_axi_port0_BID        |   in|    1|          m_axi|           port0|       pointer|
|m_axi_port0_BUSER      |   in|    1|          m_axi|           port0|       pointer|
+-----------------------+-----+-----+---------------+----------------+--------------+

