Source Block: oh/emesh/hdl/ememory.v@212:235@HdlStmIf
   endgenerate
`endif
    
   //Random wait generator   //TODO: make this a module
   generate
      if(WAIT)
	begin	   
	   reg [8:0] wait_counter;  
	   always @ (posedge clk or negedge nreset)
	     if(!nreset)
	       wait_counter[8:0] <= 'b0;   
	     else
	       wait_counter[8:0] <= wait_counter+1'b1;         
	   assign wait_random      = (|wait_counter[5:0]);//(|wait_counter[3:0]);//1'b0;
	end
      else
	begin
	   assign wait_random = 1'b0;
	end // else: !if(WAIT)
   endgenerate
  
   
endmodule // emesh_memory
// Local Variables:

Diff Content:
- 219 	   reg [8:0] wait_counter;  
- 222 	       wait_counter[8:0] <= 'b0;   
- 224 	       wait_counter[8:0] <= wait_counter+1'b1;         
- 225 	   assign wait_random      = (|wait_counter[5:0]);//(|wait_counter[3:0]);//1'b0;
- 229 	   assign wait_random = 1'b0;
+ 219 	   reg [8:0] ready_counter;  
+ 222 	       ready_counter[8:0] <= 'b0;   
+ 225 	       ready_counter[8:0] <= ready_counter+1'b1;         
+ 225 	   assign ready_random      = (|ready_counter[5:0]);//(|ready_counter[3:0]);//1'b0;
+ 229 	   assign ready_random = 1'b0;

Clone Blocks:
