// Copyright (C) 1991-2009 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II"
// VERSION "Version 9.1 Build 222 10/21/2009 SJ Web Edition"

// DATE "10/26/2017 05:06:14"

// 
// Device: Altera EP2S15F484C3 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module multiplier_4bit (
	clk,
	St,
	Mtp,
	Mtc,
	Done,
	Product);
input 	clk;
input 	St;
input 	[15:0] Mtp;
input 	[15:0] Mtc;
output 	Done;
output 	[31:0] Product;

// Design Ports Information
// Done	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// Product[0]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[1]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[2]	=>  Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// Product[3]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[4]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[5]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[6]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// Product[7]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// Product[8]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[9]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// Product[10]	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[11]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[12]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[13]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// Product[14]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[15]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[16]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[17]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[18]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[19]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[20]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// Product[21]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[22]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[23]	=>  Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[24]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[25]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// Product[26]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[27]	=>  Location: PIN_Y8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[28]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[29]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[30]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[31]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clk	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mtp[0]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mtp[15]	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// St	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mtp[1]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mtp[2]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mtp[3]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mtp[4]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mtp[5]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mtp[6]	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mtp[7]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mtp[8]	=>  Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mtp[9]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mtp[10]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mtp[11]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mtp[12]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mtp[13]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mtp[14]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mtc[15]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mtc[0]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mtc[1]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mtc[2]	=>  Location: PIN_T1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mtc[3]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mtc[4]	=>  Location: PIN_P8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mtc[5]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mtc[6]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mtc[7]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mtc[8]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mtc[9]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mtc[10]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mtc[11]	=>  Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mtc[12]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mtc[13]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mtc[14]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("multiplier_4bit_v.sdo");
// synopsys translate_on

wire \Add2~1_sumout ;
wire \Add2~9_sumout ;
wire \Add2~29_sumout ;
wire \Add2~58 ;
wire \Add2~61_sumout ;
wire \Add1~62 ;
wire \Add1~65_sumout ;
wire \RegACC~13_combout ;
wire \St~combout ;
wire \clk~combout ;
wire \clk~clkctrl_outclk ;
wire \Selector0~0_combout ;
wire \state.00~regout ;
wire \Selector1~0_combout ;
wire \state.S1~regout ;
wire \counter|Count[0]~3_combout ;
wire \counter|Count[2]~1_combout ;
wire \counter|Count[3]~0_combout ;
wire \counter|Count[1]~2_combout ;
wire \counter|Equal1~0_combout ;
wire \counter|K~regout ;
wire \nxt_state.S2~0_combout ;
wire \state.S2~regout ;
wire \state.S3~regout ;
wire \Load~0_combout ;
wire \RegACC[7]~0_combout ;
wire \Add2~2 ;
wire \Add2~6 ;
wire \Add2~10 ;
wire \Add2~13_sumout ;
wire \Add3~1_sumout ;
wire \RegACC~1_combout ;
wire \RegACC~2_combout ;
wire \RegACC[7]~3_combout ;
wire \Add3~2 ;
wire \Add3~6 ;
wire \Add3~10 ;
wire \Add3~13_sumout ;
wire \RegACC~6_combout ;
wire \Add3~9_sumout ;
wire \RegACC~5_combout ;
wire \Add2~5_sumout ;
wire \Add3~5_sumout ;
wire \RegACC~4_combout ;
wire \RegACC~2DUPLICATE_combout ;
wire \RegACC[0]~DUPLICATE_regout ;
wire \Add2~14 ;
wire \Add2~18 ;
wire \Add2~22 ;
wire \Add2~26 ;
wire \Add2~30 ;
wire \Add2~34 ;
wire \Add2~37_sumout ;
wire \RegACC~12DUPLICATE_combout ;
wire \RegACC[9]~DUPLICATE_regout ;
wire \Add3~14 ;
wire \Add3~18 ;
wire \Add3~22 ;
wire \Add3~26 ;
wire \Add3~29_sumout ;
wire \RegACC~10_combout ;
wire \Add3~30 ;
wire \Add3~34 ;
wire \Add3~37_sumout ;
wire \RegACC~12_combout ;
wire \Add2~33_sumout ;
wire \Add3~33_sumout ;
wire \RegACC~11_combout ;
wire \RegACC~10DUPLICATE_combout ;
wire \RegACC[7]~DUPLICATE_regout ;
wire \Add2~25_sumout ;
wire \Add3~25_sumout ;
wire \RegACC~9_combout ;
wire \Add2~21_sumout ;
wire \Add3~21_sumout ;
wire \RegACC~8_combout ;
wire \Add2~17_sumout ;
wire \Add3~17_sumout ;
wire \RegACC~7_combout ;
wire \Add2~38 ;
wire \Add2~41_sumout ;
wire \Add3~38 ;
wire \Add3~41_sumout ;
wire \RegACC~13DUPLICATE_combout ;
wire \RegACC[10]~DUPLICATE_regout ;
wire \Add2~42 ;
wire \Add2~45_sumout ;
wire \Add3~42 ;
wire \Add3~45_sumout ;
wire \RegACC~14_combout ;
wire \Add2~46 ;
wire \Add2~49_sumout ;
wire \Add2~50 ;
wire \Add2~54 ;
wire \Add2~57_sumout ;
wire \CP~0_combout ;
wire \AddSh~0_combout ;
wire \Add3~46 ;
wire \Add3~50 ;
wire \Add3~54 ;
wire \Add3~58 ;
wire \Add3~62 ;
wire \Add3~66 ;
wire \Add3~69_sumout ;
wire \Add3~70 ;
wire \Add3~73_sumout ;
wire \Add3~74 ;
wire \Add3~78 ;
wire \Add3~82 ;
wire \Add3~85_sumout ;
wire \Add3~86 ;
wire \Add3~89_sumout ;
wire \Add3~90 ;
wire \Add3~93_sumout ;
wire \Add3~94 ;
wire \Add3~98 ;
wire \Add3~101_sumout ;
wire \Add3~102 ;
wire \Add3~106 ;
wire \Add3~110 ;
wire \Add3~114 ;
wire \Add3~118 ;
wire \Add3~122 ;
wire \Add3~125_sumout ;
wire \RegACC~35_combout ;
wire \Add0~2 ;
wire \Add0~6 ;
wire \Add0~10 ;
wire \Add0~14 ;
wire \Add0~18 ;
wire \Add0~22 ;
wire \Add0~26 ;
wire \Add0~30 ;
wire \Add0~34 ;
wire \Add0~38 ;
wire \Add0~42 ;
wire \Add0~46 ;
wire \Add0~50 ;
wire \Add0~54 ;
wire \Add0~58 ;
wire \Add0~61_sumout ;
wire \Add0~57_sumout ;
wire \Add0~53_sumout ;
wire \Add0~49_sumout ;
wire \Add0~45_sumout ;
wire \Add0~41_sumout ;
wire \Add0~37_sumout ;
wire \Add0~33_sumout ;
wire \Add0~29_sumout ;
wire \Add0~25_sumout ;
wire \Add0~21_sumout ;
wire \Add0~17_sumout ;
wire \Add0~13_sumout ;
wire \Add0~9_sumout ;
wire \Add0~5_sumout ;
wire \Add0~1_sumout ;
wire \Add1~2 ;
wire \Add1~6 ;
wire \Add1~10 ;
wire \Add1~14 ;
wire \Add1~18 ;
wire \Add1~22 ;
wire \Add1~26 ;
wire \Add1~30 ;
wire \Add1~34 ;
wire \Add1~38 ;
wire \Add1~42 ;
wire \Add1~46 ;
wire \Add1~50 ;
wire \Add1~54 ;
wire \Add1~58 ;
wire \Add1~61_sumout ;
wire \Add3~121_sumout ;
wire \RegACC~34_combout ;
wire \Add1~57_sumout ;
wire \Add3~117_sumout ;
wire \RegACC~33_combout ;
wire \Add3~113_sumout ;
wire \Add1~53_sumout ;
wire \RegACC~32_combout ;
wire \Add3~109_sumout ;
wire \Add1~49_sumout ;
wire \RegACC~31_combout ;
wire \Add1~45_sumout ;
wire \Add3~105_sumout ;
wire \RegACC~30_combout ;
wire \Add1~41_sumout ;
wire \RegACC~29_combout ;
wire \Add1~37_sumout ;
wire \Add3~97_sumout ;
wire \RegACC~28_combout ;
wire \Add1~33_sumout ;
wire \RegACC~27_combout ;
wire \Add1~29_sumout ;
wire \RegACC~26_combout ;
wire \Add1~25_sumout ;
wire \RegACC~25_combout ;
wire \Add3~81_sumout ;
wire \Add1~21_sumout ;
wire \RegACC~24_combout ;
wire \Add3~77_sumout ;
wire \Add1~17_sumout ;
wire \RegACC~23_combout ;
wire \Add1~13_sumout ;
wire \RegACC~22_combout ;
wire \Add1~9_sumout ;
wire \RegACC~21_combout ;
wire \Add3~65_sumout ;
wire \Add1~5_sumout ;
wire \RegACC~20_combout ;
wire \Add1~1_sumout ;
wire \RegACC~18_combout ;
wire \Add3~61_sumout ;
wire \RegACC~19_combout ;
wire \Add3~57_sumout ;
wire \RegACC~17_combout ;
wire \Add2~53_sumout ;
wire \Add3~53_sumout ;
wire \RegACC~16_combout ;
wire \Add3~49_sumout ;
wire \RegACC~15_combout ;
wire [3:0] \counter|Count ;
wire [15:0] \Mtc~combout ;
wire [15:0] \Mtp~combout ;
wire [31:0] RegACC;
wire [15:0] RegMtc;


// Location: LCCOMB_X22_Y16_N0
stratixii_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_sumout  = SUM(( VCC ) + ( !\Mtp~combout [0] ) + ( !VCC ))
// \Add2~2  = CARRY(( VCC ) + ( !\Mtp~combout [0] ) + ( !VCC ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(!\Mtp~combout [0]),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~1_sumout ),
	.cout(\Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h000000FF0000FFFF;
defparam \Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N4
stratixii_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_sumout  = SUM(( !\Mtp~combout [2] ) + ( GND ) + ( \Add2~6  ))
// \Add2~10  = CARRY(( !\Mtp~combout [2] ) + ( GND ) + ( \Add2~6  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(!\Mtp~combout [2]),
	.datad(vcc),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~9_sumout ),
	.cout(\Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \Add2~9 .extended_lut = "off";
defparam \Add2~9 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N14
stratixii_lcell_comb \Add2~29 (
// Equation(s):
// \Add2~29_sumout  = SUM(( !\Mtp~combout [7] ) + ( GND ) + ( \Add2~26  ))
// \Add2~30  = CARRY(( !\Mtp~combout [7] ) + ( GND ) + ( \Add2~26  ))

	.dataa(!\Mtp~combout [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~29_sumout ),
	.cout(\Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \Add2~29 .extended_lut = "off";
defparam \Add2~29 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N28
stratixii_lcell_comb \Add2~57 (
// Equation(s):
// \Add2~57_sumout  = SUM(( !\Mtp~combout [14] ) + ( GND ) + ( \Add2~54  ))
// \Add2~58  = CARRY(( !\Mtp~combout [14] ) + ( GND ) + ( \Add2~54  ))

	.dataa(vcc),
	.datab(!\Mtp~combout [14]),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~57_sumout ),
	.cout(\Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \Add2~57 .extended_lut = "off";
defparam \Add2~57 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N30
stratixii_lcell_comb \Add2~61 (
// Equation(s):
// \Add2~61_sumout  = SUM(( GND ) + ( !\Mtp~combout [15] ) + ( \Add2~58  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(!\Mtp~combout [15]),
	.datag(vcc),
	.cin(\Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~61 .extended_lut = "off";
defparam \Add2~61 .lut_mask = 64'h000000FF00000000;
defparam \Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N14
stratixii_lcell_comb \Add1~61 (
// Equation(s):
// \Add1~61_sumout  = SUM(( RegACC[31] ) + ( (RegMtc[15] & \Add0~61_sumout ) ) + ( \Add1~58  ))
// \Add1~62  = CARRY(( RegACC[31] ) + ( (RegMtc[15] & \Add0~61_sumout ) ) + ( \Add1~58  ))

	.dataa(vcc),
	.datab(!RegMtc[15]),
	.datac(!RegACC[31]),
	.datad(vcc),
	.datae(vcc),
	.dataf(!\Add0~61_sumout ),
	.datag(vcc),
	.cin(\Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~61_sumout ),
	.cout(\Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \Add1~61 .extended_lut = "off";
defparam \Add1~61 .lut_mask = 64'h0000FFCC00000F0F;
defparam \Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N16
stratixii_lcell_comb \Add1~65 (
// Equation(s):
// \Add1~65_sumout  = SUM(( GND ) + ( GND ) + ( \Add1~62  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~65_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~65 .extended_lut = "off";
defparam \Add1~65 .lut_mask = 64'h0000FFFF00000000;
defparam \Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X26_Y8_N13
stratixii_lcell_ff \RegACC[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RegACC~13_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegACC[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegACC[10]));

// Location: LCCOMB_X26_Y8_N12
stratixii_lcell_comb \RegACC~13 (
// Equation(s):
// \RegACC~13_combout  = ( \Mtp~combout [10] & ( \Add3~41_sumout  & ( ((!\RegACC~1_combout  & (RegACC[11])) # (\RegACC~1_combout  & ((\Add2~41_sumout )))) # (\RegACC[7]~0_combout ) ) ) ) # ( !\Mtp~combout [10] & ( \Add3~41_sumout  & ( (!\RegACC~1_combout  & 
// (((\RegACC[7]~0_combout )) # (RegACC[11]))) # (\RegACC~1_combout  & (((\Add2~41_sumout  & !\RegACC[7]~0_combout )))) ) ) ) # ( \Mtp~combout [10] & ( !\Add3~41_sumout  & ( (!\RegACC~1_combout  & (RegACC[11] & ((!\RegACC[7]~0_combout )))) # 
// (\RegACC~1_combout  & (((\RegACC[7]~0_combout ) # (\Add2~41_sumout )))) ) ) ) # ( !\Mtp~combout [10] & ( !\Add3~41_sumout  & ( (!\RegACC[7]~0_combout  & ((!\RegACC~1_combout  & (RegACC[11])) # (\RegACC~1_combout  & ((\Add2~41_sumout ))))) ) ) )

	.dataa(!RegACC[11]),
	.datab(!\RegACC~1_combout ),
	.datac(!\Add2~41_sumout ),
	.datad(!\RegACC[7]~0_combout ),
	.datae(!\Mtp~combout [10]),
	.dataf(!\Add3~41_sumout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegACC~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegACC~13 .extended_lut = "off";
defparam \RegACC~13 .lut_mask = 64'h4700473347CC47FF;
defparam \RegACC~13 .shared_arith = "off";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \St~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\St~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(St));
// synopsys translate_off
defparam \St~I .ddio_mode = "none";
defparam \St~I .ddioinclk_input = "negated_inclk";
defparam \St~I .dqs_delay_buffer_mode = "none";
defparam \St~I .dqs_out_mode = "none";
defparam \St~I .inclk_input = "normal";
defparam \St~I .input_async_reset = "none";
defparam \St~I .input_power_up = "low";
defparam \St~I .input_register_mode = "none";
defparam \St~I .input_sync_reset = "none";
defparam \St~I .oe_async_reset = "none";
defparam \St~I .oe_power_up = "low";
defparam \St~I .oe_register_mode = "none";
defparam \St~I .oe_sync_reset = "none";
defparam \St~I .operation_mode = "input";
defparam \St~I .output_async_reset = "none";
defparam \St~I .output_power_up = "low";
defparam \St~I .output_register_mode = "none";
defparam \St~I .output_sync_reset = "none";
defparam \St~I .sim_dqs_delay_increment = 0;
defparam \St~I .sim_dqs_intrinsic_delay = 0;
defparam \St~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \clk~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .ddio_mode = "none";
defparam \clk~I .ddioinclk_input = "negated_inclk";
defparam \clk~I .dqs_delay_buffer_mode = "none";
defparam \clk~I .dqs_out_mode = "none";
defparam \clk~I .inclk_input = "normal";
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
defparam \clk~I .sim_dqs_delay_increment = 0;
defparam \clk~I .sim_dqs_intrinsic_delay = 0;
defparam \clk~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: CLKCTRL_G3
stratixii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N6
stratixii_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = ( !\state.S3~regout  & ( (\state.00~regout ) # (\St~combout ) ) )

	.dataa(!\St~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(!\state.00~regout ),
	.datae(vcc),
	.dataf(!\state.S3~regout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~0 .extended_lut = "off";
defparam \Selector0~0 .lut_mask = 64'h55FF55FF00000000;
defparam \Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X25_Y6_N7
stratixii_lcell_ff \state.00 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Selector0~0_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state.00~regout ));

// Location: LCCOMB_X25_Y6_N0
stratixii_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = ( \counter|K~regout  & ( (\St~combout  & !\state.00~regout ) ) ) # ( !\counter|K~regout  & ( ((\St~combout  & !\state.00~regout )) # (\state.S1~regout ) ) )

	.dataa(!\St~combout ),
	.datab(vcc),
	.datac(!\state.00~regout ),
	.datad(!\state.S1~regout ),
	.datae(vcc),
	.dataf(!\counter|K~regout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~0 .extended_lut = "off";
defparam \Selector1~0 .lut_mask = 64'h50FF50FF50505050;
defparam \Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X25_Y6_N1
stratixii_lcell_ff \state.S1 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Selector1~0_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state.S1~regout ));

// Location: LCCOMB_X26_Y7_N16
stratixii_lcell_comb \counter|Count[0]~3 (
// Equation(s):
// \counter|Count[0]~3_combout  = !\state.S1~regout  $ (!\counter|Count [0])

	.dataa(vcc),
	.datab(!\state.S1~regout ),
	.datac(vcc),
	.datad(!\counter|Count [0]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter|Count[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter|Count[0]~3 .extended_lut = "off";
defparam \counter|Count[0]~3 .lut_mask = 64'h33CC33CC33CC33CC;
defparam \counter|Count[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X26_Y7_N17
stratixii_lcell_ff \counter|Count[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\counter|Count[0]~3_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counter|Count [0]));

// Location: LCCOMB_X25_Y6_N28
stratixii_lcell_comb \counter|Count[2]~1 (
// Equation(s):
// \counter|Count[2]~1_combout  = ( \state.S1~regout  & ( !\counter|Count [2] $ (((!\counter|Count [1]) # (!\counter|Count [0]))) ) ) # ( !\state.S1~regout  & ( \counter|Count [2] ) )

	.dataa(!\counter|Count [1]),
	.datab(!\counter|Count [0]),
	.datac(vcc),
	.datad(!\counter|Count [2]),
	.datae(vcc),
	.dataf(!\state.S1~regout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter|Count[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter|Count[2]~1 .extended_lut = "off";
defparam \counter|Count[2]~1 .lut_mask = 64'h00FF00FF11EE11EE;
defparam \counter|Count[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X25_Y6_N29
stratixii_lcell_ff \counter|Count[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\counter|Count[2]~1_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counter|Count [2]));

// Location: LCCOMB_X25_Y6_N30
stratixii_lcell_comb \counter|Count[3]~0 (
// Equation(s):
// \counter|Count[3]~0_combout  = ( \state.S1~regout  & ( !\counter|Count [3] $ (((!\counter|Count [1]) # ((!\counter|Count [0]) # (!\counter|Count [2])))) ) ) # ( !\state.S1~regout  & ( \counter|Count [3] ) )

	.dataa(!\counter|Count [1]),
	.datab(!\counter|Count [0]),
	.datac(!\counter|Count [2]),
	.datad(!\counter|Count [3]),
	.datae(vcc),
	.dataf(!\state.S1~regout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter|Count[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter|Count[3]~0 .extended_lut = "off";
defparam \counter|Count[3]~0 .lut_mask = 64'h00FF00FF01FE01FE;
defparam \counter|Count[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X25_Y6_N31
stratixii_lcell_ff \counter|Count[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\counter|Count[3]~0_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counter|Count [3]));

// Location: LCCOMB_X26_Y7_N18
stratixii_lcell_comb \counter|Count[1]~2 (
// Equation(s):
// \counter|Count[1]~2_combout  = ( \counter|Count [0] & ( !\state.S1~regout  $ (!\counter|Count [1]) ) ) # ( !\counter|Count [0] & ( \counter|Count [1] ) )

	.dataa(vcc),
	.datab(!\state.S1~regout ),
	.datac(vcc),
	.datad(!\counter|Count [1]),
	.datae(vcc),
	.dataf(!\counter|Count [0]),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter|Count[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter|Count[1]~2 .extended_lut = "off";
defparam \counter|Count[1]~2 .lut_mask = 64'h00FF00FF33CC33CC;
defparam \counter|Count[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X26_Y7_N19
stratixii_lcell_ff \counter|Count[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\counter|Count[1]~2_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counter|Count [1]));

// Location: LCCOMB_X25_Y6_N4
stratixii_lcell_comb \counter|Equal1~0 (
// Equation(s):
// \counter|Equal1~0_combout  = ( \counter|Count [1] & ( (\counter|Count [2] & (\counter|Count [3] & !\counter|Count [0])) ) )

	.dataa(vcc),
	.datab(!\counter|Count [2]),
	.datac(!\counter|Count [3]),
	.datad(!\counter|Count [0]),
	.datae(vcc),
	.dataf(!\counter|Count [1]),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter|Equal1~0 .extended_lut = "off";
defparam \counter|Equal1~0 .lut_mask = 64'h0000000003000300;
defparam \counter|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X25_Y6_N5
stratixii_lcell_ff \counter|K (
	.clk(\clk~clkctrl_outclk ),
	.datain(\counter|Equal1~0_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counter|K~regout ));

// Location: LCCOMB_X27_Y6_N20
stratixii_lcell_comb \nxt_state.S2~0 (
// Equation(s):
// \nxt_state.S2~0_combout  = ( \state.S1~regout  & ( \counter|K~regout  ) )

	.dataa(vcc),
	.datab(vcc),
	.datac(!\counter|K~regout ),
	.datad(vcc),
	.datae(vcc),
	.dataf(!\state.S1~regout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nxt_state.S2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nxt_state.S2~0 .extended_lut = "off";
defparam \nxt_state.S2~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \nxt_state.S2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X27_Y6_N21
stratixii_lcell_ff \state.S2 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\nxt_state.S2~0_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state.S2~regout ));

// Location: LCFF_X27_Y6_N1
stratixii_lcell_ff \state.S3 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\state.S2~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state.S3~regout ));

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mtp[0]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mtp~combout [0]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mtp[0]));
// synopsys translate_off
defparam \Mtp[0]~I .ddio_mode = "none";
defparam \Mtp[0]~I .ddioinclk_input = "negated_inclk";
defparam \Mtp[0]~I .dqs_delay_buffer_mode = "none";
defparam \Mtp[0]~I .dqs_out_mode = "none";
defparam \Mtp[0]~I .inclk_input = "normal";
defparam \Mtp[0]~I .input_async_reset = "none";
defparam \Mtp[0]~I .input_power_up = "low";
defparam \Mtp[0]~I .input_register_mode = "none";
defparam \Mtp[0]~I .input_sync_reset = "none";
defparam \Mtp[0]~I .oe_async_reset = "none";
defparam \Mtp[0]~I .oe_power_up = "low";
defparam \Mtp[0]~I .oe_register_mode = "none";
defparam \Mtp[0]~I .oe_sync_reset = "none";
defparam \Mtp[0]~I .operation_mode = "input";
defparam \Mtp[0]~I .output_async_reset = "none";
defparam \Mtp[0]~I .output_power_up = "low";
defparam \Mtp[0]~I .output_register_mode = "none";
defparam \Mtp[0]~I .output_sync_reset = "none";
defparam \Mtp[0]~I .sim_dqs_delay_increment = 0;
defparam \Mtp[0]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mtp[0]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mtc[15]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mtc~combout [15]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mtc[15]));
// synopsys translate_off
defparam \Mtc[15]~I .ddio_mode = "none";
defparam \Mtc[15]~I .ddioinclk_input = "negated_inclk";
defparam \Mtc[15]~I .dqs_delay_buffer_mode = "none";
defparam \Mtc[15]~I .dqs_out_mode = "none";
defparam \Mtc[15]~I .inclk_input = "normal";
defparam \Mtc[15]~I .input_async_reset = "none";
defparam \Mtc[15]~I .input_power_up = "low";
defparam \Mtc[15]~I .input_register_mode = "none";
defparam \Mtc[15]~I .input_sync_reset = "none";
defparam \Mtc[15]~I .oe_async_reset = "none";
defparam \Mtc[15]~I .oe_power_up = "low";
defparam \Mtc[15]~I .oe_register_mode = "none";
defparam \Mtc[15]~I .oe_sync_reset = "none";
defparam \Mtc[15]~I .operation_mode = "input";
defparam \Mtc[15]~I .output_async_reset = "none";
defparam \Mtc[15]~I .output_power_up = "low";
defparam \Mtc[15]~I .output_register_mode = "none";
defparam \Mtc[15]~I .output_sync_reset = "none";
defparam \Mtc[15]~I .sim_dqs_delay_increment = 0;
defparam \Mtc[15]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mtc[15]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N2
stratixii_lcell_comb \Load~0 (
// Equation(s):
// \Load~0_combout  = (\St~combout  & !\state.00~regout )

	.dataa(!\St~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(!\state.00~regout ),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Load~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Load~0 .extended_lut = "off";
defparam \Load~0 .lut_mask = 64'h5500550055005500;
defparam \Load~0 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X27_Y6_N19
stratixii_lcell_ff \RegMtc[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\Mtc~combout [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Load~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegMtc[15]));

// Location: LCCOMB_X27_Y6_N26
stratixii_lcell_comb \RegACC[7]~0 (
// Equation(s):
// \RegACC[7]~0_combout  = ( \state.S2~regout  & ( (!\Mtp~combout [15] & ((!\state.S1~regout ))) # (\Mtp~combout [15] & (!RegMtc[15])) ) ) # ( !\state.S2~regout  & ( (!\Mtp~combout [15] & !\state.S1~regout ) ) )

	.dataa(!\Mtp~combout [15]),
	.datab(vcc),
	.datac(!RegMtc[15]),
	.datad(!\state.S1~regout ),
	.datae(vcc),
	.dataf(!\state.S2~regout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegACC[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegACC[7]~0 .extended_lut = "off";
defparam \RegACC[7]~0 .lut_mask = 64'hAA00AA00FA50FA50;
defparam \RegACC[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mtp[2]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mtp~combout [2]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mtp[2]));
// synopsys translate_off
defparam \Mtp[2]~I .ddio_mode = "none";
defparam \Mtp[2]~I .ddioinclk_input = "negated_inclk";
defparam \Mtp[2]~I .dqs_delay_buffer_mode = "none";
defparam \Mtp[2]~I .dqs_out_mode = "none";
defparam \Mtp[2]~I .inclk_input = "normal";
defparam \Mtp[2]~I .input_async_reset = "none";
defparam \Mtp[2]~I .input_power_up = "low";
defparam \Mtp[2]~I .input_register_mode = "none";
defparam \Mtp[2]~I .input_sync_reset = "none";
defparam \Mtp[2]~I .oe_async_reset = "none";
defparam \Mtp[2]~I .oe_power_up = "low";
defparam \Mtp[2]~I .oe_register_mode = "none";
defparam \Mtp[2]~I .oe_sync_reset = "none";
defparam \Mtp[2]~I .operation_mode = "input";
defparam \Mtp[2]~I .output_async_reset = "none";
defparam \Mtp[2]~I .output_power_up = "low";
defparam \Mtp[2]~I .output_register_mode = "none";
defparam \Mtp[2]~I .output_sync_reset = "none";
defparam \Mtp[2]~I .sim_dqs_delay_increment = 0;
defparam \Mtp[2]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mtp[2]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N2
stratixii_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_sumout  = SUM(( !\Mtp~combout [1] ) + ( GND ) + ( \Add2~2  ))
// \Add2~6  = CARRY(( !\Mtp~combout [1] ) + ( GND ) + ( \Add2~2  ))

	.dataa(!\Mtp~combout [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~5_sumout ),
	.cout(\Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \Add2~5 .extended_lut = "off";
defparam \Add2~5 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N6
stratixii_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_sumout  = SUM(( !\Mtp~combout [3] ) + ( GND ) + ( \Add2~10  ))
// \Add2~14  = CARRY(( !\Mtp~combout [3] ) + ( GND ) + ( \Add2~10  ))

	.dataa(!\Mtp~combout [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~13_sumout ),
	.cout(\Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \Add2~13 .extended_lut = "off";
defparam \Add2~13 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N0
stratixii_lcell_comb \Add3~1 (
// Equation(s):
// \Add3~1_sumout  = SUM(( VCC ) + ( !RegACC[0] ) + ( !VCC ))
// \Add3~2  = CARRY(( VCC ) + ( !RegACC[0] ) + ( !VCC ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(!RegACC[0]),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~1_sumout ),
	.cout(\Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \Add3~1 .extended_lut = "off";
defparam \Add3~1 .lut_mask = 64'h000000FF0000FFFF;
defparam \Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mtp[15]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mtp~combout [15]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mtp[15]));
// synopsys translate_off
defparam \Mtp[15]~I .ddio_mode = "none";
defparam \Mtp[15]~I .ddioinclk_input = "negated_inclk";
defparam \Mtp[15]~I .dqs_delay_buffer_mode = "none";
defparam \Mtp[15]~I .dqs_out_mode = "none";
defparam \Mtp[15]~I .inclk_input = "normal";
defparam \Mtp[15]~I .input_async_reset = "none";
defparam \Mtp[15]~I .input_power_up = "low";
defparam \Mtp[15]~I .input_register_mode = "none";
defparam \Mtp[15]~I .input_sync_reset = "none";
defparam \Mtp[15]~I .oe_async_reset = "none";
defparam \Mtp[15]~I .oe_power_up = "low";
defparam \Mtp[15]~I .oe_register_mode = "none";
defparam \Mtp[15]~I .oe_sync_reset = "none";
defparam \Mtp[15]~I .operation_mode = "input";
defparam \Mtp[15]~I .output_async_reset = "none";
defparam \Mtp[15]~I .output_power_up = "low";
defparam \Mtp[15]~I .output_register_mode = "none";
defparam \Mtp[15]~I .output_sync_reset = "none";
defparam \Mtp[15]~I .sim_dqs_delay_increment = 0;
defparam \Mtp[15]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mtp[15]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N30
stratixii_lcell_comb \RegACC~1 (
// Equation(s):
// \RegACC~1_combout  = ( \state.S2~regout  & ( (!\state.S1~regout  & (!RegMtc[15] $ (\Mtp~combout [15]))) ) ) # ( !\state.S2~regout  & ( !\state.S1~regout  ) )

	.dataa(!\state.S1~regout ),
	.datab(vcc),
	.datac(!RegMtc[15]),
	.datad(!\Mtp~combout [15]),
	.datae(vcc),
	.dataf(!\state.S2~regout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegACC~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegACC~1 .extended_lut = "off";
defparam \RegACC~1 .lut_mask = 64'hAAAAAAAAA00AA00A;
defparam \RegACC~1 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N4
stratixii_lcell_comb \RegACC~2 (
// Equation(s):
// \RegACC~2_combout  = ( \Add3~1_sumout  & ( \RegACC~1_combout  & ( (!\RegACC[7]~0_combout  & (\Add2~1_sumout )) # (\RegACC[7]~0_combout  & ((\Mtp~combout [0]))) ) ) ) # ( !\Add3~1_sumout  & ( \RegACC~1_combout  & ( (!\RegACC[7]~0_combout  & (\Add2~1_sumout 
// )) # (\RegACC[7]~0_combout  & ((\Mtp~combout [0]))) ) ) ) # ( \Add3~1_sumout  & ( !\RegACC~1_combout  & ( (\RegACC[7]~0_combout ) # (RegACC[1]) ) ) ) # ( !\Add3~1_sumout  & ( !\RegACC~1_combout  & ( (RegACC[1] & !\RegACC[7]~0_combout ) ) ) )

	.dataa(!\Add2~1_sumout ),
	.datab(!\Mtp~combout [0]),
	.datac(!RegACC[1]),
	.datad(!\RegACC[7]~0_combout ),
	.datae(!\Add3~1_sumout ),
	.dataf(!\RegACC~1_combout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegACC~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegACC~2 .extended_lut = "off";
defparam \RegACC~2 .lut_mask = 64'h0F000FFF55335533;
defparam \RegACC~2 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N24
stratixii_lcell_comb \RegACC[7]~3 (
// Equation(s):
// \RegACC[7]~3_combout  = ( \state.00~regout  & ( \state.S2~regout  & ( (!\Mtp~combout [15] $ (!RegMtc[15])) # (\state.S1~regout ) ) ) ) # ( !\state.00~regout  & ( \state.S2~regout  & ( ((!\Mtp~combout [15] $ (!RegMtc[15])) # (\state.S1~regout )) # 
// (\St~combout ) ) ) ) # ( \state.00~regout  & ( !\state.S2~regout  & ( \state.S1~regout  ) ) ) # ( !\state.00~regout  & ( !\state.S2~regout  & ( (\state.S1~regout ) # (\St~combout ) ) ) )

	.dataa(!\St~combout ),
	.datab(!\state.S1~regout ),
	.datac(!\Mtp~combout [15]),
	.datad(!RegMtc[15]),
	.datae(!\state.00~regout ),
	.dataf(!\state.S2~regout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegACC[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegACC[7]~3 .extended_lut = "off";
defparam \RegACC[7]~3 .lut_mask = 64'h777733337FF73FF3;
defparam \RegACC[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X25_Y5_N5
stratixii_lcell_ff \RegACC[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RegACC~2_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegACC[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegACC[0]));

// Location: LCCOMB_X26_Y6_N2
stratixii_lcell_comb \Add3~5 (
// Equation(s):
// \Add3~5_sumout  = SUM(( GND ) + ( !RegACC[1] ) + ( \Add3~2  ))
// \Add3~6  = CARRY(( GND ) + ( !RegACC[1] ) + ( \Add3~2  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(!RegACC[1]),
	.datag(vcc),
	.cin(\Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~5_sumout ),
	.cout(\Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \Add3~5 .extended_lut = "off";
defparam \Add3~5 .lut_mask = 64'h000000FF00000000;
defparam \Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N4
stratixii_lcell_comb \Add3~9 (
// Equation(s):
// \Add3~9_sumout  = SUM(( !RegACC[2] ) + ( GND ) + ( \Add3~6  ))
// \Add3~10  = CARRY(( !RegACC[2] ) + ( GND ) + ( \Add3~6  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!RegACC[2]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~9_sumout ),
	.cout(\Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \Add3~9 .extended_lut = "off";
defparam \Add3~9 .lut_mask = 64'h0000FFFF0000FF00;
defparam \Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N6
stratixii_lcell_comb \Add3~13 (
// Equation(s):
// \Add3~13_sumout  = SUM(( GND ) + ( !RegACC[3] ) + ( \Add3~10  ))
// \Add3~14  = CARRY(( GND ) + ( !RegACC[3] ) + ( \Add3~10  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(!RegACC[3]),
	.datag(vcc),
	.cin(\Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~13_sumout ),
	.cout(\Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \Add3~13 .extended_lut = "off";
defparam \Add3~13 .lut_mask = 64'h000000FF00000000;
defparam \Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mtp[3]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mtp~combout [3]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mtp[3]));
// synopsys translate_off
defparam \Mtp[3]~I .ddio_mode = "none";
defparam \Mtp[3]~I .ddioinclk_input = "negated_inclk";
defparam \Mtp[3]~I .dqs_delay_buffer_mode = "none";
defparam \Mtp[3]~I .dqs_out_mode = "none";
defparam \Mtp[3]~I .inclk_input = "normal";
defparam \Mtp[3]~I .input_async_reset = "none";
defparam \Mtp[3]~I .input_power_up = "low";
defparam \Mtp[3]~I .input_register_mode = "none";
defparam \Mtp[3]~I .input_sync_reset = "none";
defparam \Mtp[3]~I .oe_async_reset = "none";
defparam \Mtp[3]~I .oe_power_up = "low";
defparam \Mtp[3]~I .oe_register_mode = "none";
defparam \Mtp[3]~I .oe_sync_reset = "none";
defparam \Mtp[3]~I .operation_mode = "input";
defparam \Mtp[3]~I .output_async_reset = "none";
defparam \Mtp[3]~I .output_power_up = "low";
defparam \Mtp[3]~I .output_register_mode = "none";
defparam \Mtp[3]~I .output_sync_reset = "none";
defparam \Mtp[3]~I .sim_dqs_delay_increment = 0;
defparam \Mtp[3]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mtp[3]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N16
stratixii_lcell_comb \RegACC~6 (
// Equation(s):
// \RegACC~6_combout  = ( \Mtp~combout [3] & ( \RegACC[7]~0_combout  & ( (\RegACC~1_combout ) # (\Add3~13_sumout ) ) ) ) # ( !\Mtp~combout [3] & ( \RegACC[7]~0_combout  & ( (\Add3~13_sumout  & !\RegACC~1_combout ) ) ) ) # ( \Mtp~combout [3] & ( 
// !\RegACC[7]~0_combout  & ( (!\RegACC~1_combout  & (RegACC[4])) # (\RegACC~1_combout  & ((\Add2~13_sumout ))) ) ) ) # ( !\Mtp~combout [3] & ( !\RegACC[7]~0_combout  & ( (!\RegACC~1_combout  & (RegACC[4])) # (\RegACC~1_combout  & ((\Add2~13_sumout ))) ) ) )

	.dataa(!RegACC[4]),
	.datab(!\Add2~13_sumout ),
	.datac(!\Add3~13_sumout ),
	.datad(!\RegACC~1_combout ),
	.datae(!\Mtp~combout [3]),
	.dataf(!\RegACC[7]~0_combout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegACC~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegACC~6 .extended_lut = "off";
defparam \RegACC~6 .lut_mask = 64'h553355330F000FFF;
defparam \RegACC~6 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X25_Y6_N17
stratixii_lcell_ff \RegACC[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RegACC~6_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegACC[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegACC[3]));

// Location: LCCOMB_X25_Y5_N14
stratixii_lcell_comb \RegACC~5 (
// Equation(s):
// \RegACC~5_combout  = ( \Add3~9_sumout  & ( \RegACC~1_combout  & ( (!\RegACC[7]~0_combout  & (\Add2~9_sumout )) # (\RegACC[7]~0_combout  & ((\Mtp~combout [2]))) ) ) ) # ( !\Add3~9_sumout  & ( \RegACC~1_combout  & ( (!\RegACC[7]~0_combout  & (\Add2~9_sumout 
// )) # (\RegACC[7]~0_combout  & ((\Mtp~combout [2]))) ) ) ) # ( \Add3~9_sumout  & ( !\RegACC~1_combout  & ( (RegACC[3]) # (\RegACC[7]~0_combout ) ) ) ) # ( !\Add3~9_sumout  & ( !\RegACC~1_combout  & ( (!\RegACC[7]~0_combout  & RegACC[3]) ) ) )

	.dataa(!\Add2~9_sumout ),
	.datab(!\Mtp~combout [2]),
	.datac(!\RegACC[7]~0_combout ),
	.datad(!RegACC[3]),
	.datae(!\Add3~9_sumout ),
	.dataf(!\RegACC~1_combout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegACC~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegACC~5 .extended_lut = "off";
defparam \RegACC~5 .lut_mask = 64'h00F00FFF53535353;
defparam \RegACC~5 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X25_Y5_N15
stratixii_lcell_ff \RegACC[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RegACC~5_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegACC[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegACC[2]));

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mtp[1]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mtp~combout [1]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mtp[1]));
// synopsys translate_off
defparam \Mtp[1]~I .ddio_mode = "none";
defparam \Mtp[1]~I .ddioinclk_input = "negated_inclk";
defparam \Mtp[1]~I .dqs_delay_buffer_mode = "none";
defparam \Mtp[1]~I .dqs_out_mode = "none";
defparam \Mtp[1]~I .inclk_input = "normal";
defparam \Mtp[1]~I .input_async_reset = "none";
defparam \Mtp[1]~I .input_power_up = "low";
defparam \Mtp[1]~I .input_register_mode = "none";
defparam \Mtp[1]~I .input_sync_reset = "none";
defparam \Mtp[1]~I .oe_async_reset = "none";
defparam \Mtp[1]~I .oe_power_up = "low";
defparam \Mtp[1]~I .oe_register_mode = "none";
defparam \Mtp[1]~I .oe_sync_reset = "none";
defparam \Mtp[1]~I .operation_mode = "input";
defparam \Mtp[1]~I .output_async_reset = "none";
defparam \Mtp[1]~I .output_power_up = "low";
defparam \Mtp[1]~I .output_register_mode = "none";
defparam \Mtp[1]~I .output_sync_reset = "none";
defparam \Mtp[1]~I .sim_dqs_delay_increment = 0;
defparam \Mtp[1]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mtp[1]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N26
stratixii_lcell_comb \RegACC~4 (
// Equation(s):
// \RegACC~4_combout  = ( \Add3~5_sumout  & ( \RegACC[7]~0_combout  & ( (!\RegACC~1_combout ) # (\Mtp~combout [1]) ) ) ) # ( !\Add3~5_sumout  & ( \RegACC[7]~0_combout  & ( (\RegACC~1_combout  & \Mtp~combout [1]) ) ) ) # ( \Add3~5_sumout  & ( 
// !\RegACC[7]~0_combout  & ( (!\RegACC~1_combout  & (RegACC[2])) # (\RegACC~1_combout  & ((\Add2~5_sumout ))) ) ) ) # ( !\Add3~5_sumout  & ( !\RegACC[7]~0_combout  & ( (!\RegACC~1_combout  & (RegACC[2])) # (\RegACC~1_combout  & ((\Add2~5_sumout ))) ) ) )

	.dataa(!\RegACC~1_combout ),
	.datab(!RegACC[2]),
	.datac(!\Add2~5_sumout ),
	.datad(!\Mtp~combout [1]),
	.datae(!\Add3~5_sumout ),
	.dataf(!\RegACC[7]~0_combout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegACC~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegACC~4 .extended_lut = "off";
defparam \RegACC~4 .lut_mask = 64'h272727270055AAFF;
defparam \RegACC~4 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X25_Y5_N27
stratixii_lcell_ff \RegACC[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RegACC~4_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegACC[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegACC[1]));

// Location: LCCOMB_X25_Y5_N6
stratixii_lcell_comb \RegACC~2DUPLICATE (
// Equation(s):
// \RegACC~2DUPLICATE_combout  = ( \Add3~1_sumout  & ( \RegACC~1_combout  & ( (!\RegACC[7]~0_combout  & (\Add2~1_sumout )) # (\RegACC[7]~0_combout  & ((\Mtp~combout [0]))) ) ) ) # ( !\Add3~1_sumout  & ( \RegACC~1_combout  & ( (!\RegACC[7]~0_combout  & 
// (\Add2~1_sumout )) # (\RegACC[7]~0_combout  & ((\Mtp~combout [0]))) ) ) ) # ( \Add3~1_sumout  & ( !\RegACC~1_combout  & ( (RegACC[1]) # (\RegACC[7]~0_combout ) ) ) ) # ( !\Add3~1_sumout  & ( !\RegACC~1_combout  & ( (!\RegACC[7]~0_combout  & RegACC[1]) ) ) 
// )

	.dataa(!\Add2~1_sumout ),
	.datab(!\Mtp~combout [0]),
	.datac(!\RegACC[7]~0_combout ),
	.datad(!RegACC[1]),
	.datae(!\Add3~1_sumout ),
	.dataf(!\RegACC~1_combout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegACC~2DUPLICATE_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegACC~2DUPLICATE .extended_lut = "off";
defparam \RegACC~2DUPLICATE .lut_mask = 64'h00F00FFF53535353;
defparam \RegACC~2DUPLICATE .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X25_Y5_N7
stratixii_lcell_ff \RegACC[0]~DUPLICATE (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RegACC~2DUPLICATE_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegACC[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegACC[0]~DUPLICATE_regout ));

// Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mtp[7]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mtp~combout [7]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mtp[7]));
// synopsys translate_off
defparam \Mtp[7]~I .ddio_mode = "none";
defparam \Mtp[7]~I .ddioinclk_input = "negated_inclk";
defparam \Mtp[7]~I .dqs_delay_buffer_mode = "none";
defparam \Mtp[7]~I .dqs_out_mode = "none";
defparam \Mtp[7]~I .inclk_input = "normal";
defparam \Mtp[7]~I .input_async_reset = "none";
defparam \Mtp[7]~I .input_power_up = "low";
defparam \Mtp[7]~I .input_register_mode = "none";
defparam \Mtp[7]~I .input_sync_reset = "none";
defparam \Mtp[7]~I .oe_async_reset = "none";
defparam \Mtp[7]~I .oe_power_up = "low";
defparam \Mtp[7]~I .oe_register_mode = "none";
defparam \Mtp[7]~I .oe_sync_reset = "none";
defparam \Mtp[7]~I .operation_mode = "input";
defparam \Mtp[7]~I .output_async_reset = "none";
defparam \Mtp[7]~I .output_power_up = "low";
defparam \Mtp[7]~I .output_register_mode = "none";
defparam \Mtp[7]~I .output_sync_reset = "none";
defparam \Mtp[7]~I .sim_dqs_delay_increment = 0;
defparam \Mtp[7]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mtp[7]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mtp[9]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mtp~combout [9]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mtp[9]));
// synopsys translate_off
defparam \Mtp[9]~I .ddio_mode = "none";
defparam \Mtp[9]~I .ddioinclk_input = "negated_inclk";
defparam \Mtp[9]~I .dqs_delay_buffer_mode = "none";
defparam \Mtp[9]~I .dqs_out_mode = "none";
defparam \Mtp[9]~I .inclk_input = "normal";
defparam \Mtp[9]~I .input_async_reset = "none";
defparam \Mtp[9]~I .input_power_up = "low";
defparam \Mtp[9]~I .input_register_mode = "none";
defparam \Mtp[9]~I .input_sync_reset = "none";
defparam \Mtp[9]~I .oe_async_reset = "none";
defparam \Mtp[9]~I .oe_power_up = "low";
defparam \Mtp[9]~I .oe_register_mode = "none";
defparam \Mtp[9]~I .oe_sync_reset = "none";
defparam \Mtp[9]~I .operation_mode = "input";
defparam \Mtp[9]~I .output_async_reset = "none";
defparam \Mtp[9]~I .output_power_up = "low";
defparam \Mtp[9]~I .output_register_mode = "none";
defparam \Mtp[9]~I .output_sync_reset = "none";
defparam \Mtp[9]~I .sim_dqs_delay_increment = 0;
defparam \Mtp[9]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mtp[9]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mtp[8]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mtp~combout [8]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mtp[8]));
// synopsys translate_off
defparam \Mtp[8]~I .ddio_mode = "none";
defparam \Mtp[8]~I .ddioinclk_input = "negated_inclk";
defparam \Mtp[8]~I .dqs_delay_buffer_mode = "none";
defparam \Mtp[8]~I .dqs_out_mode = "none";
defparam \Mtp[8]~I .inclk_input = "normal";
defparam \Mtp[8]~I .input_async_reset = "none";
defparam \Mtp[8]~I .input_power_up = "low";
defparam \Mtp[8]~I .input_register_mode = "none";
defparam \Mtp[8]~I .input_sync_reset = "none";
defparam \Mtp[8]~I .oe_async_reset = "none";
defparam \Mtp[8]~I .oe_power_up = "low";
defparam \Mtp[8]~I .oe_register_mode = "none";
defparam \Mtp[8]~I .oe_sync_reset = "none";
defparam \Mtp[8]~I .operation_mode = "input";
defparam \Mtp[8]~I .output_async_reset = "none";
defparam \Mtp[8]~I .output_power_up = "low";
defparam \Mtp[8]~I .output_register_mode = "none";
defparam \Mtp[8]~I .output_sync_reset = "none";
defparam \Mtp[8]~I .sim_dqs_delay_increment = 0;
defparam \Mtp[8]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mtp[8]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mtp[6]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mtp~combout [6]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mtp[6]));
// synopsys translate_off
defparam \Mtp[6]~I .ddio_mode = "none";
defparam \Mtp[6]~I .ddioinclk_input = "negated_inclk";
defparam \Mtp[6]~I .dqs_delay_buffer_mode = "none";
defparam \Mtp[6]~I .dqs_out_mode = "none";
defparam \Mtp[6]~I .inclk_input = "normal";
defparam \Mtp[6]~I .input_async_reset = "none";
defparam \Mtp[6]~I .input_power_up = "low";
defparam \Mtp[6]~I .input_register_mode = "none";
defparam \Mtp[6]~I .input_sync_reset = "none";
defparam \Mtp[6]~I .oe_async_reset = "none";
defparam \Mtp[6]~I .oe_power_up = "low";
defparam \Mtp[6]~I .oe_register_mode = "none";
defparam \Mtp[6]~I .oe_sync_reset = "none";
defparam \Mtp[6]~I .operation_mode = "input";
defparam \Mtp[6]~I .output_async_reset = "none";
defparam \Mtp[6]~I .output_power_up = "low";
defparam \Mtp[6]~I .output_register_mode = "none";
defparam \Mtp[6]~I .output_sync_reset = "none";
defparam \Mtp[6]~I .sim_dqs_delay_increment = 0;
defparam \Mtp[6]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mtp[6]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mtp[5]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mtp~combout [5]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mtp[5]));
// synopsys translate_off
defparam \Mtp[5]~I .ddio_mode = "none";
defparam \Mtp[5]~I .ddioinclk_input = "negated_inclk";
defparam \Mtp[5]~I .dqs_delay_buffer_mode = "none";
defparam \Mtp[5]~I .dqs_out_mode = "none";
defparam \Mtp[5]~I .inclk_input = "normal";
defparam \Mtp[5]~I .input_async_reset = "none";
defparam \Mtp[5]~I .input_power_up = "low";
defparam \Mtp[5]~I .input_register_mode = "none";
defparam \Mtp[5]~I .input_sync_reset = "none";
defparam \Mtp[5]~I .oe_async_reset = "none";
defparam \Mtp[5]~I .oe_power_up = "low";
defparam \Mtp[5]~I .oe_register_mode = "none";
defparam \Mtp[5]~I .oe_sync_reset = "none";
defparam \Mtp[5]~I .operation_mode = "input";
defparam \Mtp[5]~I .output_async_reset = "none";
defparam \Mtp[5]~I .output_power_up = "low";
defparam \Mtp[5]~I .output_register_mode = "none";
defparam \Mtp[5]~I .output_sync_reset = "none";
defparam \Mtp[5]~I .sim_dqs_delay_increment = 0;
defparam \Mtp[5]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mtp[5]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mtp[4]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mtp~combout [4]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mtp[4]));
// synopsys translate_off
defparam \Mtp[4]~I .ddio_mode = "none";
defparam \Mtp[4]~I .ddioinclk_input = "negated_inclk";
defparam \Mtp[4]~I .dqs_delay_buffer_mode = "none";
defparam \Mtp[4]~I .dqs_out_mode = "none";
defparam \Mtp[4]~I .inclk_input = "normal";
defparam \Mtp[4]~I .input_async_reset = "none";
defparam \Mtp[4]~I .input_power_up = "low";
defparam \Mtp[4]~I .input_register_mode = "none";
defparam \Mtp[4]~I .input_sync_reset = "none";
defparam \Mtp[4]~I .oe_async_reset = "none";
defparam \Mtp[4]~I .oe_power_up = "low";
defparam \Mtp[4]~I .oe_register_mode = "none";
defparam \Mtp[4]~I .oe_sync_reset = "none";
defparam \Mtp[4]~I .operation_mode = "input";
defparam \Mtp[4]~I .output_async_reset = "none";
defparam \Mtp[4]~I .output_power_up = "low";
defparam \Mtp[4]~I .output_register_mode = "none";
defparam \Mtp[4]~I .output_sync_reset = "none";
defparam \Mtp[4]~I .sim_dqs_delay_increment = 0;
defparam \Mtp[4]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mtp[4]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N8
stratixii_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_sumout  = SUM(( !\Mtp~combout [4] ) + ( GND ) + ( \Add2~14  ))
// \Add2~18  = CARRY(( !\Mtp~combout [4] ) + ( GND ) + ( \Add2~14  ))

	.dataa(vcc),
	.datab(!\Mtp~combout [4]),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~17_sumout ),
	.cout(\Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \Add2~17 .extended_lut = "off";
defparam \Add2~17 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N10
stratixii_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_sumout  = SUM(( GND ) + ( !\Mtp~combout [5] ) + ( \Add2~18  ))
// \Add2~22  = CARRY(( GND ) + ( !\Mtp~combout [5] ) + ( \Add2~18  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(!\Mtp~combout [5]),
	.datag(vcc),
	.cin(\Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~21_sumout ),
	.cout(\Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \Add2~21 .extended_lut = "off";
defparam \Add2~21 .lut_mask = 64'h000000FF00000000;
defparam \Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N12
stratixii_lcell_comb \Add2~25 (
// Equation(s):
// \Add2~25_sumout  = SUM(( GND ) + ( !\Mtp~combout [6] ) + ( \Add2~22  ))
// \Add2~26  = CARRY(( GND ) + ( !\Mtp~combout [6] ) + ( \Add2~22  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(!\Mtp~combout [6]),
	.datag(vcc),
	.cin(\Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~25_sumout ),
	.cout(\Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \Add2~25 .extended_lut = "off";
defparam \Add2~25 .lut_mask = 64'h000000FF00000000;
defparam \Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N16
stratixii_lcell_comb \Add2~33 (
// Equation(s):
// \Add2~33_sumout  = SUM(( GND ) + ( !\Mtp~combout [8] ) + ( \Add2~30  ))
// \Add2~34  = CARRY(( GND ) + ( !\Mtp~combout [8] ) + ( \Add2~30  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(!\Mtp~combout [8]),
	.datag(vcc),
	.cin(\Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~33_sumout ),
	.cout(\Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \Add2~33 .extended_lut = "off";
defparam \Add2~33 .lut_mask = 64'h000000FF00000000;
defparam \Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N18
stratixii_lcell_comb \Add2~37 (
// Equation(s):
// \Add2~37_sumout  = SUM(( !\Mtp~combout [9] ) + ( GND ) + ( \Add2~34  ))
// \Add2~38  = CARRY(( !\Mtp~combout [9] ) + ( GND ) + ( \Add2~34  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(!\Mtp~combout [9]),
	.datad(vcc),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~37_sumout ),
	.cout(\Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \Add2~37 .extended_lut = "off";
defparam \Add2~37 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N10
stratixii_lcell_comb \RegACC~12DUPLICATE (
// Equation(s):
// \RegACC~12DUPLICATE_combout  = ( \Add2~37_sumout  & ( \Add3~37_sumout  & ( (!\RegACC~1_combout  & (((\RegACC[7]~0_combout )) # (RegACC[10]))) # (\RegACC~1_combout  & (((!\RegACC[7]~0_combout ) # (\Mtp~combout [9])))) ) ) ) # ( !\Add2~37_sumout  & ( 
// \Add3~37_sumout  & ( (!\RegACC~1_combout  & (((\RegACC[7]~0_combout )) # (RegACC[10]))) # (\RegACC~1_combout  & (((\RegACC[7]~0_combout  & \Mtp~combout [9])))) ) ) ) # ( \Add2~37_sumout  & ( !\Add3~37_sumout  & ( (!\RegACC~1_combout  & (RegACC[10] & 
// (!\RegACC[7]~0_combout ))) # (\RegACC~1_combout  & (((!\RegACC[7]~0_combout ) # (\Mtp~combout [9])))) ) ) ) # ( !\Add2~37_sumout  & ( !\Add3~37_sumout  & ( (!\RegACC~1_combout  & (RegACC[10] & (!\RegACC[7]~0_combout ))) # (\RegACC~1_combout  & 
// (((\RegACC[7]~0_combout  & \Mtp~combout [9])))) ) ) )

	.dataa(!RegACC[10]),
	.datab(!\RegACC~1_combout ),
	.datac(!\RegACC[7]~0_combout ),
	.datad(!\Mtp~combout [9]),
	.datae(!\Add2~37_sumout ),
	.dataf(!\Add3~37_sumout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegACC~12DUPLICATE_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegACC~12DUPLICATE .extended_lut = "off";
defparam \RegACC~12DUPLICATE .lut_mask = 64'h404370734C4F7C7F;
defparam \RegACC~12DUPLICATE .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X26_Y8_N11
stratixii_lcell_ff \RegACC[9]~DUPLICATE (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RegACC~12DUPLICATE_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegACC[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegACC[9]~DUPLICATE_regout ));

// Location: LCCOMB_X26_Y6_N8
stratixii_lcell_comb \Add3~17 (
// Equation(s):
// \Add3~17_sumout  = SUM(( GND ) + ( !RegACC[4] ) + ( \Add3~14  ))
// \Add3~18  = CARRY(( GND ) + ( !RegACC[4] ) + ( \Add3~14  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(!RegACC[4]),
	.datag(vcc),
	.cin(\Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~17_sumout ),
	.cout(\Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \Add3~17 .extended_lut = "off";
defparam \Add3~17 .lut_mask = 64'h000000FF00000000;
defparam \Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N10
stratixii_lcell_comb \Add3~21 (
// Equation(s):
// \Add3~21_sumout  = SUM(( !RegACC[5] ) + ( GND ) + ( \Add3~18  ))
// \Add3~22  = CARRY(( !RegACC[5] ) + ( GND ) + ( \Add3~18  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!RegACC[5]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~21_sumout ),
	.cout(\Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \Add3~21 .extended_lut = "off";
defparam \Add3~21 .lut_mask = 64'h0000FFFF0000FF00;
defparam \Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N12
stratixii_lcell_comb \Add3~25 (
// Equation(s):
// \Add3~25_sumout  = SUM(( GND ) + ( !RegACC[6] ) + ( \Add3~22  ))
// \Add3~26  = CARRY(( GND ) + ( !RegACC[6] ) + ( \Add3~22  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(!RegACC[6]),
	.datag(vcc),
	.cin(\Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~25_sumout ),
	.cout(\Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \Add3~25 .extended_lut = "off";
defparam \Add3~25 .lut_mask = 64'h000000FF00000000;
defparam \Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N14
stratixii_lcell_comb \Add3~29 (
// Equation(s):
// \Add3~29_sumout  = SUM(( !RegACC[7] ) + ( GND ) + ( \Add3~26  ))
// \Add3~30  = CARRY(( !RegACC[7] ) + ( GND ) + ( \Add3~26  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!RegACC[7]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~29_sumout ),
	.cout(\Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \Add3~29 .extended_lut = "off";
defparam \Add3~29 .lut_mask = 64'h0000FFFF0000FF00;
defparam \Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N16
stratixii_lcell_comb \RegACC~10 (
// Equation(s):
// \RegACC~10_combout  = ( \Add3~29_sumout  & ( \RegACC~1_combout  & ( (!\RegACC[7]~0_combout  & (\Add2~29_sumout )) # (\RegACC[7]~0_combout  & ((\Mtp~combout [7]))) ) ) ) # ( !\Add3~29_sumout  & ( \RegACC~1_combout  & ( (!\RegACC[7]~0_combout  & 
// (\Add2~29_sumout )) # (\RegACC[7]~0_combout  & ((\Mtp~combout [7]))) ) ) ) # ( \Add3~29_sumout  & ( !\RegACC~1_combout  & ( (\RegACC[7]~0_combout ) # (RegACC[8]) ) ) ) # ( !\Add3~29_sumout  & ( !\RegACC~1_combout  & ( (RegACC[8] & !\RegACC[7]~0_combout ) 
// ) ) )

	.dataa(!\Add2~29_sumout ),
	.datab(!\Mtp~combout [7]),
	.datac(!RegACC[8]),
	.datad(!\RegACC[7]~0_combout ),
	.datae(!\Add3~29_sumout ),
	.dataf(!\RegACC~1_combout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegACC~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegACC~10 .extended_lut = "off";
defparam \RegACC~10 .lut_mask = 64'h0F000FFF55335533;
defparam \RegACC~10 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X26_Y8_N17
stratixii_lcell_ff \RegACC[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RegACC~10_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegACC[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegACC[7]));

// Location: LCCOMB_X26_Y6_N16
stratixii_lcell_comb \Add3~33 (
// Equation(s):
// \Add3~33_sumout  = SUM(( !RegACC[8] ) + ( GND ) + ( \Add3~30  ))
// \Add3~34  = CARRY(( !RegACC[8] ) + ( GND ) + ( \Add3~30  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!RegACC[8]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~33_sumout ),
	.cout(\Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \Add3~33 .extended_lut = "off";
defparam \Add3~33 .lut_mask = 64'h0000FFFF0000FF00;
defparam \Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N18
stratixii_lcell_comb \Add3~37 (
// Equation(s):
// \Add3~37_sumout  = SUM(( GND ) + ( !\RegACC[9]~DUPLICATE_regout  ) + ( \Add3~34  ))
// \Add3~38  = CARRY(( GND ) + ( !\RegACC[9]~DUPLICATE_regout  ) + ( \Add3~34  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(!\RegACC[9]~DUPLICATE_regout ),
	.datag(vcc),
	.cin(\Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~37_sumout ),
	.cout(\Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \Add3~37 .extended_lut = "off";
defparam \Add3~37 .lut_mask = 64'h000000FF00000000;
defparam \Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N8
stratixii_lcell_comb \RegACC~12 (
// Equation(s):
// \RegACC~12_combout  = ( \Add2~37_sumout  & ( \Add3~37_sumout  & ( (!\RegACC~1_combout  & (((\RegACC[7]~0_combout )) # (RegACC[10]))) # (\RegACC~1_combout  & (((!\RegACC[7]~0_combout ) # (\Mtp~combout [9])))) ) ) ) # ( !\Add2~37_sumout  & ( \Add3~37_sumout 
//  & ( (!\RegACC~1_combout  & (((\RegACC[7]~0_combout )) # (RegACC[10]))) # (\RegACC~1_combout  & (((\Mtp~combout [9] & \RegACC[7]~0_combout )))) ) ) ) # ( \Add2~37_sumout  & ( !\Add3~37_sumout  & ( (!\RegACC~1_combout  & (RegACC[10] & 
// ((!\RegACC[7]~0_combout )))) # (\RegACC~1_combout  & (((!\RegACC[7]~0_combout ) # (\Mtp~combout [9])))) ) ) ) # ( !\Add2~37_sumout  & ( !\Add3~37_sumout  & ( (!\RegACC~1_combout  & (RegACC[10] & ((!\RegACC[7]~0_combout )))) # (\RegACC~1_combout  & 
// (((\Mtp~combout [9] & \RegACC[7]~0_combout )))) ) ) )

	.dataa(!RegACC[10]),
	.datab(!\RegACC~1_combout ),
	.datac(!\Mtp~combout [9]),
	.datad(!\RegACC[7]~0_combout ),
	.datae(!\Add2~37_sumout ),
	.dataf(!\Add3~37_sumout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegACC~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegACC~12 .extended_lut = "off";
defparam \RegACC~12 .lut_mask = 64'h4403770344CF77CF;
defparam \RegACC~12 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X26_Y8_N9
stratixii_lcell_ff \RegACC[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RegACC~12_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegACC[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegACC[9]));

// Location: LCCOMB_X26_Y8_N20
stratixii_lcell_comb \RegACC~11 (
// Equation(s):
// \RegACC~11_combout  = ( \Add2~33_sumout  & ( \Add3~33_sumout  & ( (!\RegACC~1_combout  & (((\RegACC[7]~0_combout ) # (RegACC[9])))) # (\RegACC~1_combout  & (((!\RegACC[7]~0_combout )) # (\Mtp~combout [8]))) ) ) ) # ( !\Add2~33_sumout  & ( \Add3~33_sumout  
// & ( (!\RegACC~1_combout  & (((\RegACC[7]~0_combout ) # (RegACC[9])))) # (\RegACC~1_combout  & (\Mtp~combout [8] & ((\RegACC[7]~0_combout )))) ) ) ) # ( \Add2~33_sumout  & ( !\Add3~33_sumout  & ( (!\RegACC~1_combout  & (((RegACC[9] & !\RegACC[7]~0_combout 
// )))) # (\RegACC~1_combout  & (((!\RegACC[7]~0_combout )) # (\Mtp~combout [8]))) ) ) ) # ( !\Add2~33_sumout  & ( !\Add3~33_sumout  & ( (!\RegACC~1_combout  & (((RegACC[9] & !\RegACC[7]~0_combout )))) # (\RegACC~1_combout  & (\Mtp~combout [8] & 
// ((\RegACC[7]~0_combout )))) ) ) )

	.dataa(!\Mtp~combout [8]),
	.datab(!\RegACC~1_combout ),
	.datac(!RegACC[9]),
	.datad(!\RegACC[7]~0_combout ),
	.datae(!\Add2~33_sumout ),
	.dataf(!\Add3~33_sumout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegACC~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegACC~11 .extended_lut = "off";
defparam \RegACC~11 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \RegACC~11 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X26_Y8_N21
stratixii_lcell_ff \RegACC[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RegACC~11_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegACC[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegACC[8]));

// Location: LCCOMB_X26_Y8_N18
stratixii_lcell_comb \RegACC~10DUPLICATE (
// Equation(s):
// \RegACC~10DUPLICATE_combout  = ( \Add3~29_sumout  & ( \RegACC~1_combout  & ( (!\RegACC[7]~0_combout  & (\Add2~29_sumout )) # (\RegACC[7]~0_combout  & ((\Mtp~combout [7]))) ) ) ) # ( !\Add3~29_sumout  & ( \RegACC~1_combout  & ( (!\RegACC[7]~0_combout  & 
// (\Add2~29_sumout )) # (\RegACC[7]~0_combout  & ((\Mtp~combout [7]))) ) ) ) # ( \Add3~29_sumout  & ( !\RegACC~1_combout  & ( (RegACC[8]) # (\RegACC[7]~0_combout ) ) ) ) # ( !\Add3~29_sumout  & ( !\RegACC~1_combout  & ( (!\RegACC[7]~0_combout  & RegACC[8]) 
// ) ) )

	.dataa(!\Add2~29_sumout ),
	.datab(!\Mtp~combout [7]),
	.datac(!\RegACC[7]~0_combout ),
	.datad(!RegACC[8]),
	.datae(!\Add3~29_sumout ),
	.dataf(!\RegACC~1_combout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegACC~10DUPLICATE_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegACC~10DUPLICATE .extended_lut = "off";
defparam \RegACC~10DUPLICATE .lut_mask = 64'h00F00FFF53535353;
defparam \RegACC~10DUPLICATE .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X26_Y8_N19
stratixii_lcell_ff \RegACC[7]~DUPLICATE (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RegACC~10DUPLICATE_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegACC[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegACC[7]~DUPLICATE_regout ));

// Location: LCCOMB_X25_Y6_N14
stratixii_lcell_comb \RegACC~9 (
// Equation(s):
// \RegACC~9_combout  = ( \Add3~25_sumout  & ( \RegACC[7]~0_combout  & ( (!\RegACC~1_combout ) # (\Mtp~combout [6]) ) ) ) # ( !\Add3~25_sumout  & ( \RegACC[7]~0_combout  & ( (\Mtp~combout [6] & \RegACC~1_combout ) ) ) ) # ( \Add3~25_sumout  & ( 
// !\RegACC[7]~0_combout  & ( (!\RegACC~1_combout  & (\RegACC[7]~DUPLICATE_regout )) # (\RegACC~1_combout  & ((\Add2~25_sumout ))) ) ) ) # ( !\Add3~25_sumout  & ( !\RegACC[7]~0_combout  & ( (!\RegACC~1_combout  & (\RegACC[7]~DUPLICATE_regout )) # 
// (\RegACC~1_combout  & ((\Add2~25_sumout ))) ) ) )

	.dataa(!\Mtp~combout [6]),
	.datab(!\RegACC[7]~DUPLICATE_regout ),
	.datac(!\RegACC~1_combout ),
	.datad(!\Add2~25_sumout ),
	.datae(!\Add3~25_sumout ),
	.dataf(!\RegACC[7]~0_combout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegACC~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegACC~9 .extended_lut = "off";
defparam \RegACC~9 .lut_mask = 64'h303F303F0505F5F5;
defparam \RegACC~9 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X25_Y6_N15
stratixii_lcell_ff \RegACC[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RegACC~9_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegACC[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegACC[6]));

// Location: LCCOMB_X25_Y6_N10
stratixii_lcell_comb \RegACC~8 (
// Equation(s):
// \RegACC~8_combout  = ( \Add2~21_sumout  & ( \Add3~21_sumout  & ( (!\RegACC[7]~0_combout  & (((\RegACC~1_combout )) # (RegACC[6]))) # (\RegACC[7]~0_combout  & (((!\RegACC~1_combout ) # (\Mtp~combout [5])))) ) ) ) # ( !\Add2~21_sumout  & ( \Add3~21_sumout  
// & ( (!\RegACC[7]~0_combout  & (RegACC[6] & (!\RegACC~1_combout ))) # (\RegACC[7]~0_combout  & (((!\RegACC~1_combout ) # (\Mtp~combout [5])))) ) ) ) # ( \Add2~21_sumout  & ( !\Add3~21_sumout  & ( (!\RegACC[7]~0_combout  & (((\RegACC~1_combout )) # 
// (RegACC[6]))) # (\RegACC[7]~0_combout  & (((\RegACC~1_combout  & \Mtp~combout [5])))) ) ) ) # ( !\Add2~21_sumout  & ( !\Add3~21_sumout  & ( (!\RegACC[7]~0_combout  & (RegACC[6] & (!\RegACC~1_combout ))) # (\RegACC[7]~0_combout  & (((\RegACC~1_combout  & 
// \Mtp~combout [5])))) ) ) )

	.dataa(!\RegACC[7]~0_combout ),
	.datab(!RegACC[6]),
	.datac(!\RegACC~1_combout ),
	.datad(!\Mtp~combout [5]),
	.datae(!\Add2~21_sumout ),
	.dataf(!\Add3~21_sumout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegACC~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegACC~8 .extended_lut = "off";
defparam \RegACC~8 .lut_mask = 64'h20252A2F70757A7F;
defparam \RegACC~8 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X25_Y6_N11
stratixii_lcell_ff \RegACC[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RegACC~8_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegACC[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegACC[5]));

// Location: LCCOMB_X25_Y6_N20
stratixii_lcell_comb \RegACC~7 (
// Equation(s):
// \RegACC~7_combout  = ( \RegACC~1_combout  & ( \Add3~17_sumout  & ( (!\RegACC[7]~0_combout  & ((\Add2~17_sumout ))) # (\RegACC[7]~0_combout  & (\Mtp~combout [4])) ) ) ) # ( !\RegACC~1_combout  & ( \Add3~17_sumout  & ( (RegACC[5]) # (\RegACC[7]~0_combout ) 
// ) ) ) # ( \RegACC~1_combout  & ( !\Add3~17_sumout  & ( (!\RegACC[7]~0_combout  & ((\Add2~17_sumout ))) # (\RegACC[7]~0_combout  & (\Mtp~combout [4])) ) ) ) # ( !\RegACC~1_combout  & ( !\Add3~17_sumout  & ( (!\RegACC[7]~0_combout  & RegACC[5]) ) ) )

	.dataa(!\RegACC[7]~0_combout ),
	.datab(!RegACC[5]),
	.datac(!\Mtp~combout [4]),
	.datad(!\Add2~17_sumout ),
	.datae(!\RegACC~1_combout ),
	.dataf(!\Add3~17_sumout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegACC~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegACC~7 .extended_lut = "off";
defparam \RegACC~7 .lut_mask = 64'h222205AF777705AF;
defparam \RegACC~7 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X25_Y6_N21
stratixii_lcell_ff \RegACC[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RegACC~7_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegACC[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegACC[4]));

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mtp[10]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mtp~combout [10]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mtp[10]));
// synopsys translate_off
defparam \Mtp[10]~I .ddio_mode = "none";
defparam \Mtp[10]~I .ddioinclk_input = "negated_inclk";
defparam \Mtp[10]~I .dqs_delay_buffer_mode = "none";
defparam \Mtp[10]~I .dqs_out_mode = "none";
defparam \Mtp[10]~I .inclk_input = "normal";
defparam \Mtp[10]~I .input_async_reset = "none";
defparam \Mtp[10]~I .input_power_up = "low";
defparam \Mtp[10]~I .input_register_mode = "none";
defparam \Mtp[10]~I .input_sync_reset = "none";
defparam \Mtp[10]~I .oe_async_reset = "none";
defparam \Mtp[10]~I .oe_power_up = "low";
defparam \Mtp[10]~I .oe_register_mode = "none";
defparam \Mtp[10]~I .oe_sync_reset = "none";
defparam \Mtp[10]~I .operation_mode = "input";
defparam \Mtp[10]~I .output_async_reset = "none";
defparam \Mtp[10]~I .output_power_up = "low";
defparam \Mtp[10]~I .output_register_mode = "none";
defparam \Mtp[10]~I .output_sync_reset = "none";
defparam \Mtp[10]~I .sim_dqs_delay_increment = 0;
defparam \Mtp[10]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mtp[10]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N20
stratixii_lcell_comb \Add2~41 (
// Equation(s):
// \Add2~41_sumout  = SUM(( GND ) + ( !\Mtp~combout [10] ) + ( \Add2~38  ))
// \Add2~42  = CARRY(( GND ) + ( !\Mtp~combout [10] ) + ( \Add2~38  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(!\Mtp~combout [10]),
	.datag(vcc),
	.cin(\Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~41_sumout ),
	.cout(\Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \Add2~41 .extended_lut = "off";
defparam \Add2~41 .lut_mask = 64'h000000FF00000000;
defparam \Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N20
stratixii_lcell_comb \Add3~41 (
// Equation(s):
// \Add3~41_sumout  = SUM(( !\RegACC[10]~DUPLICATE_regout  ) + ( GND ) + ( \Add3~38  ))
// \Add3~42  = CARRY(( !\RegACC[10]~DUPLICATE_regout  ) + ( GND ) + ( \Add3~38  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!\RegACC[10]~DUPLICATE_regout ),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~41_sumout ),
	.cout(\Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \Add3~41 .extended_lut = "off";
defparam \Add3~41 .lut_mask = 64'h0000FFFF0000FF00;
defparam \Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N14
stratixii_lcell_comb \RegACC~13DUPLICATE (
// Equation(s):
// \RegACC~13DUPLICATE_combout  = ( \Mtp~combout [10] & ( \Add3~41_sumout  & ( ((!\RegACC~1_combout  & (RegACC[11])) # (\RegACC~1_combout  & ((\Add2~41_sumout )))) # (\RegACC[7]~0_combout ) ) ) ) # ( !\Mtp~combout [10] & ( \Add3~41_sumout  & ( 
// (!\RegACC~1_combout  & (((\RegACC[7]~0_combout )) # (RegACC[11]))) # (\RegACC~1_combout  & (((!\RegACC[7]~0_combout  & \Add2~41_sumout )))) ) ) ) # ( \Mtp~combout [10] & ( !\Add3~41_sumout  & ( (!\RegACC~1_combout  & (RegACC[11] & (!\RegACC[7]~0_combout 
// ))) # (\RegACC~1_combout  & (((\Add2~41_sumout ) # (\RegACC[7]~0_combout )))) ) ) ) # ( !\Mtp~combout [10] & ( !\Add3~41_sumout  & ( (!\RegACC[7]~0_combout  & ((!\RegACC~1_combout  & (RegACC[11])) # (\RegACC~1_combout  & ((\Add2~41_sumout ))))) ) ) )

	.dataa(!RegACC[11]),
	.datab(!\RegACC~1_combout ),
	.datac(!\RegACC[7]~0_combout ),
	.datad(!\Add2~41_sumout ),
	.datae(!\Mtp~combout [10]),
	.dataf(!\Add3~41_sumout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegACC~13DUPLICATE_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegACC~13DUPLICATE .extended_lut = "off";
defparam \RegACC~13DUPLICATE .lut_mask = 64'h407043734C7C4F7F;
defparam \RegACC~13DUPLICATE .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X26_Y8_N15
stratixii_lcell_ff \RegACC[10]~DUPLICATE (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RegACC~13DUPLICATE_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegACC[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegACC[10]~DUPLICATE_regout ));

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mtp[11]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mtp~combout [11]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mtp[11]));
// synopsys translate_off
defparam \Mtp[11]~I .ddio_mode = "none";
defparam \Mtp[11]~I .ddioinclk_input = "negated_inclk";
defparam \Mtp[11]~I .dqs_delay_buffer_mode = "none";
defparam \Mtp[11]~I .dqs_out_mode = "none";
defparam \Mtp[11]~I .inclk_input = "normal";
defparam \Mtp[11]~I .input_async_reset = "none";
defparam \Mtp[11]~I .input_power_up = "low";
defparam \Mtp[11]~I .input_register_mode = "none";
defparam \Mtp[11]~I .input_sync_reset = "none";
defparam \Mtp[11]~I .oe_async_reset = "none";
defparam \Mtp[11]~I .oe_power_up = "low";
defparam \Mtp[11]~I .oe_register_mode = "none";
defparam \Mtp[11]~I .oe_sync_reset = "none";
defparam \Mtp[11]~I .operation_mode = "input";
defparam \Mtp[11]~I .output_async_reset = "none";
defparam \Mtp[11]~I .output_power_up = "low";
defparam \Mtp[11]~I .output_register_mode = "none";
defparam \Mtp[11]~I .output_sync_reset = "none";
defparam \Mtp[11]~I .sim_dqs_delay_increment = 0;
defparam \Mtp[11]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mtp[11]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N22
stratixii_lcell_comb \Add2~45 (
// Equation(s):
// \Add2~45_sumout  = SUM(( GND ) + ( !\Mtp~combout [11] ) + ( \Add2~42  ))
// \Add2~46  = CARRY(( GND ) + ( !\Mtp~combout [11] ) + ( \Add2~42  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(!\Mtp~combout [11]),
	.datag(vcc),
	.cin(\Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~45_sumout ),
	.cout(\Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \Add2~45 .extended_lut = "off";
defparam \Add2~45 .lut_mask = 64'h000000FF00000000;
defparam \Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N22
stratixii_lcell_comb \Add3~45 (
// Equation(s):
// \Add3~45_sumout  = SUM(( GND ) + ( !RegACC[11] ) + ( \Add3~42  ))
// \Add3~46  = CARRY(( GND ) + ( !RegACC[11] ) + ( \Add3~42  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(!RegACC[11]),
	.datag(vcc),
	.cin(\Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~45_sumout ),
	.cout(\Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \Add3~45 .extended_lut = "off";
defparam \Add3~45 .lut_mask = 64'h000000FF00000000;
defparam \Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N0
stratixii_lcell_comb \RegACC~14 (
// Equation(s):
// \RegACC~14_combout  = ( \Add3~45_sumout  & ( \RegACC~1_combout  & ( (!\RegACC[7]~0_combout  & (\Add2~45_sumout )) # (\RegACC[7]~0_combout  & ((\Mtp~combout [11]))) ) ) ) # ( !\Add3~45_sumout  & ( \RegACC~1_combout  & ( (!\RegACC[7]~0_combout  & 
// (\Add2~45_sumout )) # (\RegACC[7]~0_combout  & ((\Mtp~combout [11]))) ) ) ) # ( \Add3~45_sumout  & ( !\RegACC~1_combout  & ( (\RegACC[7]~0_combout ) # (RegACC[12]) ) ) ) # ( !\Add3~45_sumout  & ( !\RegACC~1_combout  & ( (RegACC[12] & !\RegACC[7]~0_combout 
// ) ) ) )

	.dataa(!RegACC[12]),
	.datab(!\RegACC[7]~0_combout ),
	.datac(!\Add2~45_sumout ),
	.datad(!\Mtp~combout [11]),
	.datae(!\Add3~45_sumout ),
	.dataf(!\RegACC~1_combout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegACC~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegACC~14 .extended_lut = "off";
defparam \RegACC~14 .lut_mask = 64'h444477770C3F0C3F;
defparam \RegACC~14 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X26_Y8_N1
stratixii_lcell_ff \RegACC[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RegACC~14_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegACC[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegACC[11]));

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mtp[12]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mtp~combout [12]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mtp[12]));
// synopsys translate_off
defparam \Mtp[12]~I .ddio_mode = "none";
defparam \Mtp[12]~I .ddioinclk_input = "negated_inclk";
defparam \Mtp[12]~I .dqs_delay_buffer_mode = "none";
defparam \Mtp[12]~I .dqs_out_mode = "none";
defparam \Mtp[12]~I .inclk_input = "normal";
defparam \Mtp[12]~I .input_async_reset = "none";
defparam \Mtp[12]~I .input_power_up = "low";
defparam \Mtp[12]~I .input_register_mode = "none";
defparam \Mtp[12]~I .input_sync_reset = "none";
defparam \Mtp[12]~I .oe_async_reset = "none";
defparam \Mtp[12]~I .oe_power_up = "low";
defparam \Mtp[12]~I .oe_register_mode = "none";
defparam \Mtp[12]~I .oe_sync_reset = "none";
defparam \Mtp[12]~I .operation_mode = "input";
defparam \Mtp[12]~I .output_async_reset = "none";
defparam \Mtp[12]~I .output_power_up = "low";
defparam \Mtp[12]~I .output_register_mode = "none";
defparam \Mtp[12]~I .output_sync_reset = "none";
defparam \Mtp[12]~I .sim_dqs_delay_increment = 0;
defparam \Mtp[12]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mtp[12]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N24
stratixii_lcell_comb \Add2~49 (
// Equation(s):
// \Add2~49_sumout  = SUM(( GND ) + ( !\Mtp~combout [12] ) + ( \Add2~46  ))
// \Add2~50  = CARRY(( GND ) + ( !\Mtp~combout [12] ) + ( \Add2~46  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(!\Mtp~combout [12]),
	.datag(vcc),
	.cin(\Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~49_sumout ),
	.cout(\Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \Add2~49 .extended_lut = "off";
defparam \Add2~49 .lut_mask = 64'h000000FF00000000;
defparam \Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mtp[14]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mtp~combout [14]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mtp[14]));
// synopsys translate_off
defparam \Mtp[14]~I .ddio_mode = "none";
defparam \Mtp[14]~I .ddioinclk_input = "negated_inclk";
defparam \Mtp[14]~I .dqs_delay_buffer_mode = "none";
defparam \Mtp[14]~I .dqs_out_mode = "none";
defparam \Mtp[14]~I .inclk_input = "normal";
defparam \Mtp[14]~I .input_async_reset = "none";
defparam \Mtp[14]~I .input_power_up = "low";
defparam \Mtp[14]~I .input_register_mode = "none";
defparam \Mtp[14]~I .input_sync_reset = "none";
defparam \Mtp[14]~I .oe_async_reset = "none";
defparam \Mtp[14]~I .oe_power_up = "low";
defparam \Mtp[14]~I .oe_register_mode = "none";
defparam \Mtp[14]~I .oe_sync_reset = "none";
defparam \Mtp[14]~I .operation_mode = "input";
defparam \Mtp[14]~I .output_async_reset = "none";
defparam \Mtp[14]~I .output_power_up = "low";
defparam \Mtp[14]~I .output_register_mode = "none";
defparam \Mtp[14]~I .output_sync_reset = "none";
defparam \Mtp[14]~I .sim_dqs_delay_increment = 0;
defparam \Mtp[14]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mtp[14]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mtp[13]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mtp~combout [13]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mtp[13]));
// synopsys translate_off
defparam \Mtp[13]~I .ddio_mode = "none";
defparam \Mtp[13]~I .ddioinclk_input = "negated_inclk";
defparam \Mtp[13]~I .dqs_delay_buffer_mode = "none";
defparam \Mtp[13]~I .dqs_out_mode = "none";
defparam \Mtp[13]~I .inclk_input = "normal";
defparam \Mtp[13]~I .input_async_reset = "none";
defparam \Mtp[13]~I .input_power_up = "low";
defparam \Mtp[13]~I .input_register_mode = "none";
defparam \Mtp[13]~I .input_sync_reset = "none";
defparam \Mtp[13]~I .oe_async_reset = "none";
defparam \Mtp[13]~I .oe_power_up = "low";
defparam \Mtp[13]~I .oe_register_mode = "none";
defparam \Mtp[13]~I .oe_sync_reset = "none";
defparam \Mtp[13]~I .operation_mode = "input";
defparam \Mtp[13]~I .output_async_reset = "none";
defparam \Mtp[13]~I .output_power_up = "low";
defparam \Mtp[13]~I .output_register_mode = "none";
defparam \Mtp[13]~I .output_sync_reset = "none";
defparam \Mtp[13]~I .sim_dqs_delay_increment = 0;
defparam \Mtp[13]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mtp[13]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N26
stratixii_lcell_comb \Add2~53 (
// Equation(s):
// \Add2~53_sumout  = SUM(( GND ) + ( !\Mtp~combout [13] ) + ( \Add2~50  ))
// \Add2~54  = CARRY(( GND ) + ( !\Mtp~combout [13] ) + ( \Add2~50  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(!\Mtp~combout [13]),
	.datag(vcc),
	.cin(\Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~53_sumout ),
	.cout(\Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \Add2~53 .extended_lut = "off";
defparam \Add2~53 .lut_mask = 64'h000000FF00000000;
defparam \Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N22
stratixii_lcell_comb \CP~0 (
// Equation(s):
// \CP~0_combout  = ( \state.S2~regout  & ( !\Mtp~combout [15] $ (!RegMtc[15]) ) )

	.dataa(!\Mtp~combout [15]),
	.datab(vcc),
	.datac(!RegMtc[15]),
	.datad(vcc),
	.datae(vcc),
	.dataf(!\state.S2~regout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CP~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CP~0 .extended_lut = "off";
defparam \CP~0 .lut_mask = 64'h000000005A5A5A5A;
defparam \CP~0 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N28
stratixii_lcell_comb \AddSh~0 (
// Equation(s):
// \AddSh~0_combout  = ( \state.S1~regout  & ( \RegACC[0]~DUPLICATE_regout  ) )

	.dataa(vcc),
	.datab(vcc),
	.datac(!\RegACC[0]~DUPLICATE_regout ),
	.datad(vcc),
	.datae(vcc),
	.dataf(!\state.S1~regout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AddSh~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AddSh~0 .extended_lut = "off";
defparam \AddSh~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \AddSh~0 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N24
stratixii_lcell_comb \Add3~49 (
// Equation(s):
// \Add3~49_sumout  = SUM(( !RegACC[12] ) + ( GND ) + ( \Add3~46  ))
// \Add3~50  = CARRY(( !RegACC[12] ) + ( GND ) + ( \Add3~46  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!RegACC[12]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~49_sumout ),
	.cout(\Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \Add3~49 .extended_lut = "off";
defparam \Add3~49 .lut_mask = 64'h0000FFFF0000FF00;
defparam \Add3~49 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N26
stratixii_lcell_comb \Add3~53 (
// Equation(s):
// \Add3~53_sumout  = SUM(( GND ) + ( !RegACC[13] ) + ( \Add3~50  ))
// \Add3~54  = CARRY(( GND ) + ( !RegACC[13] ) + ( \Add3~50  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(!RegACC[13]),
	.datag(vcc),
	.cin(\Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~53_sumout ),
	.cout(\Add3~54 ),
	.shareout());
// synopsys translate_off
defparam \Add3~53 .extended_lut = "off";
defparam \Add3~53 .lut_mask = 64'h000000FF00000000;
defparam \Add3~53 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N28
stratixii_lcell_comb \Add3~57 (
// Equation(s):
// \Add3~57_sumout  = SUM(( GND ) + ( !RegACC[14] ) + ( \Add3~54  ))
// \Add3~58  = CARRY(( GND ) + ( !RegACC[14] ) + ( \Add3~54  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(!RegACC[14]),
	.datag(vcc),
	.cin(\Add3~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~57_sumout ),
	.cout(\Add3~58 ),
	.shareout());
// synopsys translate_off
defparam \Add3~57 .extended_lut = "off";
defparam \Add3~57 .lut_mask = 64'h000000FF00000000;
defparam \Add3~57 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N30
stratixii_lcell_comb \Add3~61 (
// Equation(s):
// \Add3~61_sumout  = SUM(( GND ) + ( !RegACC[15] ) + ( \Add3~58  ))
// \Add3~62  = CARRY(( GND ) + ( !RegACC[15] ) + ( \Add3~58  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(!RegACC[15]),
	.datag(vcc),
	.cin(\Add3~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~61_sumout ),
	.cout(\Add3~62 ),
	.shareout());
// synopsys translate_off
defparam \Add3~61 .extended_lut = "off";
defparam \Add3~61 .lut_mask = 64'h000000FF00000000;
defparam \Add3~61 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N0
stratixii_lcell_comb \Add3~65 (
// Equation(s):
// \Add3~65_sumout  = SUM(( GND ) + ( !RegACC[16] ) + ( \Add3~62  ))
// \Add3~66  = CARRY(( GND ) + ( !RegACC[16] ) + ( \Add3~62  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(!RegACC[16]),
	.datag(vcc),
	.cin(\Add3~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~65_sumout ),
	.cout(\Add3~66 ),
	.shareout());
// synopsys translate_off
defparam \Add3~65 .extended_lut = "off";
defparam \Add3~65 .lut_mask = 64'h000000FF00000000;
defparam \Add3~65 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N2
stratixii_lcell_comb \Add3~69 (
// Equation(s):
// \Add3~69_sumout  = SUM(( GND ) + ( !RegACC[17] ) + ( \Add3~66  ))
// \Add3~70  = CARRY(( GND ) + ( !RegACC[17] ) + ( \Add3~66  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(!RegACC[17]),
	.datag(vcc),
	.cin(\Add3~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~69_sumout ),
	.cout(\Add3~70 ),
	.shareout());
// synopsys translate_off
defparam \Add3~69 .extended_lut = "off";
defparam \Add3~69 .lut_mask = 64'h000000FF00000000;
defparam \Add3~69 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N4
stratixii_lcell_comb \Add3~73 (
// Equation(s):
// \Add3~73_sumout  = SUM(( !RegACC[18] ) + ( GND ) + ( \Add3~70  ))
// \Add3~74  = CARRY(( !RegACC[18] ) + ( GND ) + ( \Add3~70  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!RegACC[18]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add3~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~73_sumout ),
	.cout(\Add3~74 ),
	.shareout());
// synopsys translate_off
defparam \Add3~73 .extended_lut = "off";
defparam \Add3~73 .lut_mask = 64'h0000FFFF0000FF00;
defparam \Add3~73 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N6
stratixii_lcell_comb \Add3~77 (
// Equation(s):
// \Add3~77_sumout  = SUM(( GND ) + ( !RegACC[19] ) + ( \Add3~74  ))
// \Add3~78  = CARRY(( GND ) + ( !RegACC[19] ) + ( \Add3~74  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(!RegACC[19]),
	.datag(vcc),
	.cin(\Add3~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~77_sumout ),
	.cout(\Add3~78 ),
	.shareout());
// synopsys translate_off
defparam \Add3~77 .extended_lut = "off";
defparam \Add3~77 .lut_mask = 64'h000000FF00000000;
defparam \Add3~77 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N8
stratixii_lcell_comb \Add3~81 (
// Equation(s):
// \Add3~81_sumout  = SUM(( !RegACC[20] ) + ( GND ) + ( \Add3~78  ))
// \Add3~82  = CARRY(( !RegACC[20] ) + ( GND ) + ( \Add3~78  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!RegACC[20]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add3~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~81_sumout ),
	.cout(\Add3~82 ),
	.shareout());
// synopsys translate_off
defparam \Add3~81 .extended_lut = "off";
defparam \Add3~81 .lut_mask = 64'h0000FFFF0000FF00;
defparam \Add3~81 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N10
stratixii_lcell_comb \Add3~85 (
// Equation(s):
// \Add3~85_sumout  = SUM(( GND ) + ( !RegACC[21] ) + ( \Add3~82  ))
// \Add3~86  = CARRY(( GND ) + ( !RegACC[21] ) + ( \Add3~82  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(!RegACC[21]),
	.datag(vcc),
	.cin(\Add3~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~85_sumout ),
	.cout(\Add3~86 ),
	.shareout());
// synopsys translate_off
defparam \Add3~85 .extended_lut = "off";
defparam \Add3~85 .lut_mask = 64'h000000FF00000000;
defparam \Add3~85 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N12
stratixii_lcell_comb \Add3~89 (
// Equation(s):
// \Add3~89_sumout  = SUM(( GND ) + ( !RegACC[22] ) + ( \Add3~86  ))
// \Add3~90  = CARRY(( GND ) + ( !RegACC[22] ) + ( \Add3~86  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(!RegACC[22]),
	.datag(vcc),
	.cin(\Add3~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~89_sumout ),
	.cout(\Add3~90 ),
	.shareout());
// synopsys translate_off
defparam \Add3~89 .extended_lut = "off";
defparam \Add3~89 .lut_mask = 64'h000000FF00000000;
defparam \Add3~89 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N14
stratixii_lcell_comb \Add3~93 (
// Equation(s):
// \Add3~93_sumout  = SUM(( !RegACC[23] ) + ( GND ) + ( \Add3~90  ))
// \Add3~94  = CARRY(( !RegACC[23] ) + ( GND ) + ( \Add3~90  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!RegACC[23]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add3~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~93_sumout ),
	.cout(\Add3~94 ),
	.shareout());
// synopsys translate_off
defparam \Add3~93 .extended_lut = "off";
defparam \Add3~93 .lut_mask = 64'h0000FFFF0000FF00;
defparam \Add3~93 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N16
stratixii_lcell_comb \Add3~97 (
// Equation(s):
// \Add3~97_sumout  = SUM(( !RegACC[24] ) + ( GND ) + ( \Add3~94  ))
// \Add3~98  = CARRY(( !RegACC[24] ) + ( GND ) + ( \Add3~94  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!RegACC[24]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add3~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~97_sumout ),
	.cout(\Add3~98 ),
	.shareout());
// synopsys translate_off
defparam \Add3~97 .extended_lut = "off";
defparam \Add3~97 .lut_mask = 64'h0000FFFF0000FF00;
defparam \Add3~97 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N18
stratixii_lcell_comb \Add3~101 (
// Equation(s):
// \Add3~101_sumout  = SUM(( GND ) + ( !RegACC[25] ) + ( \Add3~98  ))
// \Add3~102  = CARRY(( GND ) + ( !RegACC[25] ) + ( \Add3~98  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(!RegACC[25]),
	.datag(vcc),
	.cin(\Add3~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~101_sumout ),
	.cout(\Add3~102 ),
	.shareout());
// synopsys translate_off
defparam \Add3~101 .extended_lut = "off";
defparam \Add3~101 .lut_mask = 64'h000000FF00000000;
defparam \Add3~101 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N20
stratixii_lcell_comb \Add3~105 (
// Equation(s):
// \Add3~105_sumout  = SUM(( !RegACC[26] ) + ( GND ) + ( \Add3~102  ))
// \Add3~106  = CARRY(( !RegACC[26] ) + ( GND ) + ( \Add3~102  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!RegACC[26]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add3~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~105_sumout ),
	.cout(\Add3~106 ),
	.shareout());
// synopsys translate_off
defparam \Add3~105 .extended_lut = "off";
defparam \Add3~105 .lut_mask = 64'h0000FFFF0000FF00;
defparam \Add3~105 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N22
stratixii_lcell_comb \Add3~109 (
// Equation(s):
// \Add3~109_sumout  = SUM(( GND ) + ( !RegACC[27] ) + ( \Add3~106  ))
// \Add3~110  = CARRY(( GND ) + ( !RegACC[27] ) + ( \Add3~106  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(!RegACC[27]),
	.datag(vcc),
	.cin(\Add3~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~109_sumout ),
	.cout(\Add3~110 ),
	.shareout());
// synopsys translate_off
defparam \Add3~109 .extended_lut = "off";
defparam \Add3~109 .lut_mask = 64'h000000FF00000000;
defparam \Add3~109 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N24
stratixii_lcell_comb \Add3~113 (
// Equation(s):
// \Add3~113_sumout  = SUM(( !RegACC[28] ) + ( GND ) + ( \Add3~110  ))
// \Add3~114  = CARRY(( !RegACC[28] ) + ( GND ) + ( \Add3~110  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(!RegACC[28]),
	.datad(vcc),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add3~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~113_sumout ),
	.cout(\Add3~114 ),
	.shareout());
// synopsys translate_off
defparam \Add3~113 .extended_lut = "off";
defparam \Add3~113 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \Add3~113 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N26
stratixii_lcell_comb \Add3~117 (
// Equation(s):
// \Add3~117_sumout  = SUM(( !RegACC[29] ) + ( GND ) + ( \Add3~114  ))
// \Add3~118  = CARRY(( !RegACC[29] ) + ( GND ) + ( \Add3~114  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(!RegACC[29]),
	.datad(vcc),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add3~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~117_sumout ),
	.cout(\Add3~118 ),
	.shareout());
// synopsys translate_off
defparam \Add3~117 .extended_lut = "off";
defparam \Add3~117 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \Add3~117 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N28
stratixii_lcell_comb \Add3~121 (
// Equation(s):
// \Add3~121_sumout  = SUM(( GND ) + ( !RegACC[30] ) + ( \Add3~118  ))
// \Add3~122  = CARRY(( GND ) + ( !RegACC[30] ) + ( \Add3~118  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(!RegACC[30]),
	.datag(vcc),
	.cin(\Add3~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~121_sumout ),
	.cout(\Add3~122 ),
	.shareout());
// synopsys translate_off
defparam \Add3~121 .extended_lut = "off";
defparam \Add3~121 .lut_mask = 64'h000000FF00000000;
defparam \Add3~121 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N30
stratixii_lcell_comb \Add3~125 (
// Equation(s):
// \Add3~125_sumout  = SUM(( GND ) + ( !RegACC[31] ) + ( \Add3~122  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(!RegACC[31]),
	.datag(vcc),
	.cin(\Add3~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add3~125 .extended_lut = "off";
defparam \Add3~125 .lut_mask = 64'h000000FF00000000;
defparam \Add3~125 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N18
stratixii_lcell_comb \RegACC~35 (
// Equation(s):
// \RegACC~35_combout  = ( \Add3~125_sumout  & ( ((\Add1~65_sumout  & \AddSh~0_combout )) # (\CP~0_combout ) ) ) # ( !\Add3~125_sumout  & ( (\Add1~65_sumout  & \AddSh~0_combout ) ) )

	.dataa(!\Add1~65_sumout ),
	.datab(vcc),
	.datac(!\AddSh~0_combout ),
	.datad(!\CP~0_combout ),
	.datae(vcc),
	.dataf(!\Add3~125_sumout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegACC~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegACC~35 .extended_lut = "off";
defparam \RegACC~35 .lut_mask = 64'h0505050505FF05FF;
defparam \RegACC~35 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X27_Y5_N19
stratixii_lcell_ff \RegACC[31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RegACC~35_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegACC[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegACC[31]));

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mtc[14]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mtc~combout [14]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mtc[14]));
// synopsys translate_off
defparam \Mtc[14]~I .ddio_mode = "none";
defparam \Mtc[14]~I .ddioinclk_input = "negated_inclk";
defparam \Mtc[14]~I .dqs_delay_buffer_mode = "none";
defparam \Mtc[14]~I .dqs_out_mode = "none";
defparam \Mtc[14]~I .inclk_input = "normal";
defparam \Mtc[14]~I .input_async_reset = "none";
defparam \Mtc[14]~I .input_power_up = "low";
defparam \Mtc[14]~I .input_register_mode = "none";
defparam \Mtc[14]~I .input_sync_reset = "none";
defparam \Mtc[14]~I .oe_async_reset = "none";
defparam \Mtc[14]~I .oe_power_up = "low";
defparam \Mtc[14]~I .oe_register_mode = "none";
defparam \Mtc[14]~I .oe_sync_reset = "none";
defparam \Mtc[14]~I .operation_mode = "input";
defparam \Mtc[14]~I .output_async_reset = "none";
defparam \Mtc[14]~I .output_power_up = "low";
defparam \Mtc[14]~I .output_register_mode = "none";
defparam \Mtc[14]~I .output_sync_reset = "none";
defparam \Mtc[14]~I .sim_dqs_delay_increment = 0;
defparam \Mtc[14]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mtc[14]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X27_Y7_N29
stratixii_lcell_ff \RegMtc[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\Mtc~combout [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Load~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegMtc[14]));

// Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mtc[13]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mtc~combout [13]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mtc[13]));
// synopsys translate_off
defparam \Mtc[13]~I .ddio_mode = "none";
defparam \Mtc[13]~I .ddioinclk_input = "negated_inclk";
defparam \Mtc[13]~I .dqs_delay_buffer_mode = "none";
defparam \Mtc[13]~I .dqs_out_mode = "none";
defparam \Mtc[13]~I .inclk_input = "normal";
defparam \Mtc[13]~I .input_async_reset = "none";
defparam \Mtc[13]~I .input_power_up = "low";
defparam \Mtc[13]~I .input_register_mode = "none";
defparam \Mtc[13]~I .input_sync_reset = "none";
defparam \Mtc[13]~I .oe_async_reset = "none";
defparam \Mtc[13]~I .oe_power_up = "low";
defparam \Mtc[13]~I .oe_register_mode = "none";
defparam \Mtc[13]~I .oe_sync_reset = "none";
defparam \Mtc[13]~I .operation_mode = "input";
defparam \Mtc[13]~I .output_async_reset = "none";
defparam \Mtc[13]~I .output_power_up = "low";
defparam \Mtc[13]~I .output_register_mode = "none";
defparam \Mtc[13]~I .output_sync_reset = "none";
defparam \Mtc[13]~I .sim_dqs_delay_increment = 0;
defparam \Mtc[13]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mtc[13]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X27_Y7_N27
stratixii_lcell_ff \RegMtc[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\Mtc~combout [13]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Load~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegMtc[13]));

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mtc[12]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mtc~combout [12]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mtc[12]));
// synopsys translate_off
defparam \Mtc[12]~I .ddio_mode = "none";
defparam \Mtc[12]~I .ddioinclk_input = "negated_inclk";
defparam \Mtc[12]~I .dqs_delay_buffer_mode = "none";
defparam \Mtc[12]~I .dqs_out_mode = "none";
defparam \Mtc[12]~I .inclk_input = "normal";
defparam \Mtc[12]~I .input_async_reset = "none";
defparam \Mtc[12]~I .input_power_up = "low";
defparam \Mtc[12]~I .input_register_mode = "none";
defparam \Mtc[12]~I .input_sync_reset = "none";
defparam \Mtc[12]~I .oe_async_reset = "none";
defparam \Mtc[12]~I .oe_power_up = "low";
defparam \Mtc[12]~I .oe_register_mode = "none";
defparam \Mtc[12]~I .oe_sync_reset = "none";
defparam \Mtc[12]~I .operation_mode = "input";
defparam \Mtc[12]~I .output_async_reset = "none";
defparam \Mtc[12]~I .output_power_up = "low";
defparam \Mtc[12]~I .output_register_mode = "none";
defparam \Mtc[12]~I .output_sync_reset = "none";
defparam \Mtc[12]~I .sim_dqs_delay_increment = 0;
defparam \Mtc[12]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mtc[12]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X27_Y7_N25
stratixii_lcell_ff \RegMtc[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\Mtc~combout [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Load~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegMtc[12]));

// Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mtc[11]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mtc~combout [11]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mtc[11]));
// synopsys translate_off
defparam \Mtc[11]~I .ddio_mode = "none";
defparam \Mtc[11]~I .ddioinclk_input = "negated_inclk";
defparam \Mtc[11]~I .dqs_delay_buffer_mode = "none";
defparam \Mtc[11]~I .dqs_out_mode = "none";
defparam \Mtc[11]~I .inclk_input = "normal";
defparam \Mtc[11]~I .input_async_reset = "none";
defparam \Mtc[11]~I .input_power_up = "low";
defparam \Mtc[11]~I .input_register_mode = "none";
defparam \Mtc[11]~I .input_sync_reset = "none";
defparam \Mtc[11]~I .oe_async_reset = "none";
defparam \Mtc[11]~I .oe_power_up = "low";
defparam \Mtc[11]~I .oe_register_mode = "none";
defparam \Mtc[11]~I .oe_sync_reset = "none";
defparam \Mtc[11]~I .operation_mode = "input";
defparam \Mtc[11]~I .output_async_reset = "none";
defparam \Mtc[11]~I .output_power_up = "low";
defparam \Mtc[11]~I .output_register_mode = "none";
defparam \Mtc[11]~I .output_sync_reset = "none";
defparam \Mtc[11]~I .sim_dqs_delay_increment = 0;
defparam \Mtc[11]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mtc[11]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X27_Y7_N23
stratixii_lcell_ff \RegMtc[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\Mtc~combout [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Load~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegMtc[11]));

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mtc[10]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mtc~combout [10]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mtc[10]));
// synopsys translate_off
defparam \Mtc[10]~I .ddio_mode = "none";
defparam \Mtc[10]~I .ddioinclk_input = "negated_inclk";
defparam \Mtc[10]~I .dqs_delay_buffer_mode = "none";
defparam \Mtc[10]~I .dqs_out_mode = "none";
defparam \Mtc[10]~I .inclk_input = "normal";
defparam \Mtc[10]~I .input_async_reset = "none";
defparam \Mtc[10]~I .input_power_up = "low";
defparam \Mtc[10]~I .input_register_mode = "none";
defparam \Mtc[10]~I .input_sync_reset = "none";
defparam \Mtc[10]~I .oe_async_reset = "none";
defparam \Mtc[10]~I .oe_power_up = "low";
defparam \Mtc[10]~I .oe_register_mode = "none";
defparam \Mtc[10]~I .oe_sync_reset = "none";
defparam \Mtc[10]~I .operation_mode = "input";
defparam \Mtc[10]~I .output_async_reset = "none";
defparam \Mtc[10]~I .output_power_up = "low";
defparam \Mtc[10]~I .output_register_mode = "none";
defparam \Mtc[10]~I .output_sync_reset = "none";
defparam \Mtc[10]~I .sim_dqs_delay_increment = 0;
defparam \Mtc[10]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mtc[10]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X27_Y7_N21
stratixii_lcell_ff \RegMtc[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\Mtc~combout [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Load~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegMtc[10]));

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mtc[9]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mtc~combout [9]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mtc[9]));
// synopsys translate_off
defparam \Mtc[9]~I .ddio_mode = "none";
defparam \Mtc[9]~I .ddioinclk_input = "negated_inclk";
defparam \Mtc[9]~I .dqs_delay_buffer_mode = "none";
defparam \Mtc[9]~I .dqs_out_mode = "none";
defparam \Mtc[9]~I .inclk_input = "normal";
defparam \Mtc[9]~I .input_async_reset = "none";
defparam \Mtc[9]~I .input_power_up = "low";
defparam \Mtc[9]~I .input_register_mode = "none";
defparam \Mtc[9]~I .input_sync_reset = "none";
defparam \Mtc[9]~I .oe_async_reset = "none";
defparam \Mtc[9]~I .oe_power_up = "low";
defparam \Mtc[9]~I .oe_register_mode = "none";
defparam \Mtc[9]~I .oe_sync_reset = "none";
defparam \Mtc[9]~I .operation_mode = "input";
defparam \Mtc[9]~I .output_async_reset = "none";
defparam \Mtc[9]~I .output_power_up = "low";
defparam \Mtc[9]~I .output_register_mode = "none";
defparam \Mtc[9]~I .output_sync_reset = "none";
defparam \Mtc[9]~I .sim_dqs_delay_increment = 0;
defparam \Mtc[9]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mtc[9]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X27_Y7_N19
stratixii_lcell_ff \RegMtc[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\Mtc~combout [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Load~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegMtc[9]));

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mtc[8]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mtc~combout [8]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mtc[8]));
// synopsys translate_off
defparam \Mtc[8]~I .ddio_mode = "none";
defparam \Mtc[8]~I .ddioinclk_input = "negated_inclk";
defparam \Mtc[8]~I .dqs_delay_buffer_mode = "none";
defparam \Mtc[8]~I .dqs_out_mode = "none";
defparam \Mtc[8]~I .inclk_input = "normal";
defparam \Mtc[8]~I .input_async_reset = "none";
defparam \Mtc[8]~I .input_power_up = "low";
defparam \Mtc[8]~I .input_register_mode = "none";
defparam \Mtc[8]~I .input_sync_reset = "none";
defparam \Mtc[8]~I .oe_async_reset = "none";
defparam \Mtc[8]~I .oe_power_up = "low";
defparam \Mtc[8]~I .oe_register_mode = "none";
defparam \Mtc[8]~I .oe_sync_reset = "none";
defparam \Mtc[8]~I .operation_mode = "input";
defparam \Mtc[8]~I .output_async_reset = "none";
defparam \Mtc[8]~I .output_power_up = "low";
defparam \Mtc[8]~I .output_register_mode = "none";
defparam \Mtc[8]~I .output_sync_reset = "none";
defparam \Mtc[8]~I .sim_dqs_delay_increment = 0;
defparam \Mtc[8]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mtc[8]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X27_Y7_N17
stratixii_lcell_ff \RegMtc[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\Mtc~combout [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Load~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegMtc[8]));

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mtc[7]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mtc~combout [7]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mtc[7]));
// synopsys translate_off
defparam \Mtc[7]~I .ddio_mode = "none";
defparam \Mtc[7]~I .ddioinclk_input = "negated_inclk";
defparam \Mtc[7]~I .dqs_delay_buffer_mode = "none";
defparam \Mtc[7]~I .dqs_out_mode = "none";
defparam \Mtc[7]~I .inclk_input = "normal";
defparam \Mtc[7]~I .input_async_reset = "none";
defparam \Mtc[7]~I .input_power_up = "low";
defparam \Mtc[7]~I .input_register_mode = "none";
defparam \Mtc[7]~I .input_sync_reset = "none";
defparam \Mtc[7]~I .oe_async_reset = "none";
defparam \Mtc[7]~I .oe_power_up = "low";
defparam \Mtc[7]~I .oe_register_mode = "none";
defparam \Mtc[7]~I .oe_sync_reset = "none";
defparam \Mtc[7]~I .operation_mode = "input";
defparam \Mtc[7]~I .output_async_reset = "none";
defparam \Mtc[7]~I .output_power_up = "low";
defparam \Mtc[7]~I .output_register_mode = "none";
defparam \Mtc[7]~I .output_sync_reset = "none";
defparam \Mtc[7]~I .sim_dqs_delay_increment = 0;
defparam \Mtc[7]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mtc[7]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X27_Y7_N15
stratixii_lcell_ff \RegMtc[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\Mtc~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Load~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegMtc[7]));

// Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mtc[6]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mtc~combout [6]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mtc[6]));
// synopsys translate_off
defparam \Mtc[6]~I .ddio_mode = "none";
defparam \Mtc[6]~I .ddioinclk_input = "negated_inclk";
defparam \Mtc[6]~I .dqs_delay_buffer_mode = "none";
defparam \Mtc[6]~I .dqs_out_mode = "none";
defparam \Mtc[6]~I .inclk_input = "normal";
defparam \Mtc[6]~I .input_async_reset = "none";
defparam \Mtc[6]~I .input_power_up = "low";
defparam \Mtc[6]~I .input_register_mode = "none";
defparam \Mtc[6]~I .input_sync_reset = "none";
defparam \Mtc[6]~I .oe_async_reset = "none";
defparam \Mtc[6]~I .oe_power_up = "low";
defparam \Mtc[6]~I .oe_register_mode = "none";
defparam \Mtc[6]~I .oe_sync_reset = "none";
defparam \Mtc[6]~I .operation_mode = "input";
defparam \Mtc[6]~I .output_async_reset = "none";
defparam \Mtc[6]~I .output_power_up = "low";
defparam \Mtc[6]~I .output_register_mode = "none";
defparam \Mtc[6]~I .output_sync_reset = "none";
defparam \Mtc[6]~I .sim_dqs_delay_increment = 0;
defparam \Mtc[6]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mtc[6]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X27_Y7_N13
stratixii_lcell_ff \RegMtc[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\Mtc~combout [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Load~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegMtc[6]));

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mtc[5]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mtc~combout [5]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mtc[5]));
// synopsys translate_off
defparam \Mtc[5]~I .ddio_mode = "none";
defparam \Mtc[5]~I .ddioinclk_input = "negated_inclk";
defparam \Mtc[5]~I .dqs_delay_buffer_mode = "none";
defparam \Mtc[5]~I .dqs_out_mode = "none";
defparam \Mtc[5]~I .inclk_input = "normal";
defparam \Mtc[5]~I .input_async_reset = "none";
defparam \Mtc[5]~I .input_power_up = "low";
defparam \Mtc[5]~I .input_register_mode = "none";
defparam \Mtc[5]~I .input_sync_reset = "none";
defparam \Mtc[5]~I .oe_async_reset = "none";
defparam \Mtc[5]~I .oe_power_up = "low";
defparam \Mtc[5]~I .oe_register_mode = "none";
defparam \Mtc[5]~I .oe_sync_reset = "none";
defparam \Mtc[5]~I .operation_mode = "input";
defparam \Mtc[5]~I .output_async_reset = "none";
defparam \Mtc[5]~I .output_power_up = "low";
defparam \Mtc[5]~I .output_register_mode = "none";
defparam \Mtc[5]~I .output_sync_reset = "none";
defparam \Mtc[5]~I .sim_dqs_delay_increment = 0;
defparam \Mtc[5]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mtc[5]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X27_Y7_N11
stratixii_lcell_ff \RegMtc[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\Mtc~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Load~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegMtc[5]));

// Location: PIN_P8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mtc[4]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mtc~combout [4]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mtc[4]));
// synopsys translate_off
defparam \Mtc[4]~I .ddio_mode = "none";
defparam \Mtc[4]~I .ddioinclk_input = "negated_inclk";
defparam \Mtc[4]~I .dqs_delay_buffer_mode = "none";
defparam \Mtc[4]~I .dqs_out_mode = "none";
defparam \Mtc[4]~I .inclk_input = "normal";
defparam \Mtc[4]~I .input_async_reset = "none";
defparam \Mtc[4]~I .input_power_up = "low";
defparam \Mtc[4]~I .input_register_mode = "none";
defparam \Mtc[4]~I .input_sync_reset = "none";
defparam \Mtc[4]~I .oe_async_reset = "none";
defparam \Mtc[4]~I .oe_power_up = "low";
defparam \Mtc[4]~I .oe_register_mode = "none";
defparam \Mtc[4]~I .oe_sync_reset = "none";
defparam \Mtc[4]~I .operation_mode = "input";
defparam \Mtc[4]~I .output_async_reset = "none";
defparam \Mtc[4]~I .output_power_up = "low";
defparam \Mtc[4]~I .output_register_mode = "none";
defparam \Mtc[4]~I .output_sync_reset = "none";
defparam \Mtc[4]~I .sim_dqs_delay_increment = 0;
defparam \Mtc[4]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mtc[4]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X27_Y7_N9
stratixii_lcell_ff \RegMtc[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\Mtc~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Load~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegMtc[4]));

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mtc[3]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mtc~combout [3]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mtc[3]));
// synopsys translate_off
defparam \Mtc[3]~I .ddio_mode = "none";
defparam \Mtc[3]~I .ddioinclk_input = "negated_inclk";
defparam \Mtc[3]~I .dqs_delay_buffer_mode = "none";
defparam \Mtc[3]~I .dqs_out_mode = "none";
defparam \Mtc[3]~I .inclk_input = "normal";
defparam \Mtc[3]~I .input_async_reset = "none";
defparam \Mtc[3]~I .input_power_up = "low";
defparam \Mtc[3]~I .input_register_mode = "none";
defparam \Mtc[3]~I .input_sync_reset = "none";
defparam \Mtc[3]~I .oe_async_reset = "none";
defparam \Mtc[3]~I .oe_power_up = "low";
defparam \Mtc[3]~I .oe_register_mode = "none";
defparam \Mtc[3]~I .oe_sync_reset = "none";
defparam \Mtc[3]~I .operation_mode = "input";
defparam \Mtc[3]~I .output_async_reset = "none";
defparam \Mtc[3]~I .output_power_up = "low";
defparam \Mtc[3]~I .output_register_mode = "none";
defparam \Mtc[3]~I .output_sync_reset = "none";
defparam \Mtc[3]~I .sim_dqs_delay_increment = 0;
defparam \Mtc[3]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mtc[3]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X27_Y7_N7
stratixii_lcell_ff \RegMtc[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\Mtc~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Load~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegMtc[3]));

// Location: PIN_T1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mtc[2]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mtc~combout [2]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mtc[2]));
// synopsys translate_off
defparam \Mtc[2]~I .ddio_mode = "none";
defparam \Mtc[2]~I .ddioinclk_input = "negated_inclk";
defparam \Mtc[2]~I .dqs_delay_buffer_mode = "none";
defparam \Mtc[2]~I .dqs_out_mode = "none";
defparam \Mtc[2]~I .inclk_input = "normal";
defparam \Mtc[2]~I .input_async_reset = "none";
defparam \Mtc[2]~I .input_power_up = "low";
defparam \Mtc[2]~I .input_register_mode = "none";
defparam \Mtc[2]~I .input_sync_reset = "none";
defparam \Mtc[2]~I .oe_async_reset = "none";
defparam \Mtc[2]~I .oe_power_up = "low";
defparam \Mtc[2]~I .oe_register_mode = "none";
defparam \Mtc[2]~I .oe_sync_reset = "none";
defparam \Mtc[2]~I .operation_mode = "input";
defparam \Mtc[2]~I .output_async_reset = "none";
defparam \Mtc[2]~I .output_power_up = "low";
defparam \Mtc[2]~I .output_register_mode = "none";
defparam \Mtc[2]~I .output_sync_reset = "none";
defparam \Mtc[2]~I .sim_dqs_delay_increment = 0;
defparam \Mtc[2]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mtc[2]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X27_Y7_N5
stratixii_lcell_ff \RegMtc[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\Mtc~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Load~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegMtc[2]));

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mtc[1]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mtc~combout [1]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mtc[1]));
// synopsys translate_off
defparam \Mtc[1]~I .ddio_mode = "none";
defparam \Mtc[1]~I .ddioinclk_input = "negated_inclk";
defparam \Mtc[1]~I .dqs_delay_buffer_mode = "none";
defparam \Mtc[1]~I .dqs_out_mode = "none";
defparam \Mtc[1]~I .inclk_input = "normal";
defparam \Mtc[1]~I .input_async_reset = "none";
defparam \Mtc[1]~I .input_power_up = "low";
defparam \Mtc[1]~I .input_register_mode = "none";
defparam \Mtc[1]~I .input_sync_reset = "none";
defparam \Mtc[1]~I .oe_async_reset = "none";
defparam \Mtc[1]~I .oe_power_up = "low";
defparam \Mtc[1]~I .oe_register_mode = "none";
defparam \Mtc[1]~I .oe_sync_reset = "none";
defparam \Mtc[1]~I .operation_mode = "input";
defparam \Mtc[1]~I .output_async_reset = "none";
defparam \Mtc[1]~I .output_power_up = "low";
defparam \Mtc[1]~I .output_register_mode = "none";
defparam \Mtc[1]~I .output_sync_reset = "none";
defparam \Mtc[1]~I .sim_dqs_delay_increment = 0;
defparam \Mtc[1]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mtc[1]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X27_Y7_N3
stratixii_lcell_ff \RegMtc[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\Mtc~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Load~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegMtc[1]));

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mtc[0]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mtc~combout [0]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mtc[0]));
// synopsys translate_off
defparam \Mtc[0]~I .ddio_mode = "none";
defparam \Mtc[0]~I .ddioinclk_input = "negated_inclk";
defparam \Mtc[0]~I .dqs_delay_buffer_mode = "none";
defparam \Mtc[0]~I .dqs_out_mode = "none";
defparam \Mtc[0]~I .inclk_input = "normal";
defparam \Mtc[0]~I .input_async_reset = "none";
defparam \Mtc[0]~I .input_power_up = "low";
defparam \Mtc[0]~I .input_register_mode = "none";
defparam \Mtc[0]~I .input_sync_reset = "none";
defparam \Mtc[0]~I .oe_async_reset = "none";
defparam \Mtc[0]~I .oe_power_up = "low";
defparam \Mtc[0]~I .oe_register_mode = "none";
defparam \Mtc[0]~I .oe_sync_reset = "none";
defparam \Mtc[0]~I .operation_mode = "input";
defparam \Mtc[0]~I .output_async_reset = "none";
defparam \Mtc[0]~I .output_power_up = "low";
defparam \Mtc[0]~I .output_register_mode = "none";
defparam \Mtc[0]~I .output_sync_reset = "none";
defparam \Mtc[0]~I .sim_dqs_delay_increment = 0;
defparam \Mtc[0]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mtc[0]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X27_Y7_N1
stratixii_lcell_ff \RegMtc[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\Mtc~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Load~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegMtc[0]));

// Location: LCCOMB_X27_Y7_N0
stratixii_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( !RegMtc[0] ) + ( VCC ) + ( !VCC ))
// \Add0~2  = CARRY(( !RegMtc[0] ) + ( VCC ) + ( !VCC ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!RegMtc[0]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h000000000000FF00;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N2
stratixii_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( !RegMtc[1] ) + ( GND ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( !RegMtc[1] ) + ( GND ) + ( \Add0~2  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!RegMtc[1]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF0000FF00;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N4
stratixii_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( !RegMtc[2] ) + ( GND ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( !RegMtc[2] ) + ( GND ) + ( \Add0~6  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!RegMtc[2]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF0000FF00;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N6
stratixii_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( !RegMtc[3] ) + ( GND ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( !RegMtc[3] ) + ( GND ) + ( \Add0~10  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!RegMtc[3]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF0000FF00;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N8
stratixii_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( !RegMtc[4] ) + ( GND ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( !RegMtc[4] ) + ( GND ) + ( \Add0~14  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!RegMtc[4]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF0000FF00;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N10
stratixii_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( !RegMtc[5] ) + ( GND ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( !RegMtc[5] ) + ( GND ) + ( \Add0~18  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!RegMtc[5]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF0000FF00;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N12
stratixii_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( !RegMtc[6] ) + ( GND ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( !RegMtc[6] ) + ( GND ) + ( \Add0~22  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!RegMtc[6]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF0000FF00;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N14
stratixii_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( !RegMtc[7] ) + ( GND ) + ( \Add0~26  ))
// \Add0~30  = CARRY(( !RegMtc[7] ) + ( GND ) + ( \Add0~26  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!RegMtc[7]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF0000FF00;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N16
stratixii_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( !RegMtc[8] ) + ( GND ) + ( \Add0~30  ))
// \Add0~34  = CARRY(( !RegMtc[8] ) + ( GND ) + ( \Add0~30  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!RegMtc[8]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FFFF0000FF00;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N18
stratixii_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( !RegMtc[9] ) + ( GND ) + ( \Add0~34  ))
// \Add0~38  = CARRY(( !RegMtc[9] ) + ( GND ) + ( \Add0~34  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!RegMtc[9]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FFFF0000FF00;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N20
stratixii_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( !RegMtc[10] ) + ( GND ) + ( \Add0~38  ))
// \Add0~42  = CARRY(( !RegMtc[10] ) + ( GND ) + ( \Add0~38  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!RegMtc[10]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000FFFF0000FF00;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N22
stratixii_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( !RegMtc[11] ) + ( GND ) + ( \Add0~42  ))
// \Add0~46  = CARRY(( !RegMtc[11] ) + ( GND ) + ( \Add0~42  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!RegMtc[11]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000FFFF0000FF00;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N24
stratixii_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( !RegMtc[12] ) + ( GND ) + ( \Add0~46  ))
// \Add0~50  = CARRY(( !RegMtc[12] ) + ( GND ) + ( \Add0~46  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!RegMtc[12]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000FFFF0000FF00;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N26
stratixii_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( !RegMtc[13] ) + ( GND ) + ( \Add0~50  ))
// \Add0~54  = CARRY(( !RegMtc[13] ) + ( GND ) + ( \Add0~50  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!RegMtc[13]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000FFFF0000FF00;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N28
stratixii_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( !RegMtc[14] ) + ( GND ) + ( \Add0~54  ))
// \Add0~58  = CARRY(( !RegMtc[14] ) + ( GND ) + ( \Add0~54  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!RegMtc[14]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000FFFF0000FF00;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N30
stratixii_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( !RegMtc[15] ) + ( GND ) + ( \Add0~58  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!RegMtc[15]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h0000FFFF0000FF00;
defparam \Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N0
stratixii_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( RegACC[16] ) + ( (!RegMtc[15] & (RegMtc[0])) # (RegMtc[15] & ((\Add0~1_sumout ))) ) + ( !VCC ))
// \Add1~2  = CARRY(( RegACC[16] ) + ( (!RegMtc[15] & (RegMtc[0])) # (RegMtc[15] & ((\Add0~1_sumout ))) ) + ( !VCC ))

	.dataa(!RegACC[16]),
	.datab(!RegMtc[15]),
	.datac(!RegMtc[0]),
	.datad(vcc),
	.datae(vcc),
	.dataf(!\Add0~1_sumout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000F3C000005555;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N2
stratixii_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( RegACC[17] ) + ( (!RegMtc[15] & (RegMtc[1])) # (RegMtc[15] & ((\Add0~5_sumout ))) ) + ( \Add1~2  ))
// \Add1~6  = CARRY(( RegACC[17] ) + ( (!RegMtc[15] & (RegMtc[1])) # (RegMtc[15] & ((\Add0~5_sumout ))) ) + ( \Add1~2  ))

	.dataa(vcc),
	.datab(!RegMtc[15]),
	.datac(!RegMtc[1]),
	.datad(!RegACC[17]),
	.datae(vcc),
	.dataf(!\Add0~5_sumout ),
	.datag(vcc),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000F3C0000000FF;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N4
stratixii_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( RegACC[18] ) + ( (!RegMtc[15] & (RegMtc[2])) # (RegMtc[15] & ((\Add0~9_sumout ))) ) + ( \Add1~6  ))
// \Add1~10  = CARRY(( RegACC[18] ) + ( (!RegMtc[15] & (RegMtc[2])) # (RegMtc[15] & ((\Add0~9_sumout ))) ) + ( \Add1~6  ))

	.dataa(vcc),
	.datab(!RegMtc[15]),
	.datac(!RegMtc[2]),
	.datad(!RegACC[18]),
	.datae(vcc),
	.dataf(!\Add0~9_sumout ),
	.datag(vcc),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000F3C0000000FF;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N6
stratixii_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( (!RegMtc[15] & (RegMtc[3])) # (RegMtc[15] & ((\Add0~13_sumout ))) ) + ( RegACC[19] ) + ( \Add1~10  ))
// \Add1~14  = CARRY(( (!RegMtc[15] & (RegMtc[3])) # (RegMtc[15] & ((\Add0~13_sumout ))) ) + ( RegACC[19] ) + ( \Add1~10  ))

	.dataa(!RegMtc[3]),
	.datab(!RegMtc[15]),
	.datac(vcc),
	.datad(!\Add0~13_sumout ),
	.datae(vcc),
	.dataf(!RegACC[19]),
	.datag(vcc),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000FF0000004477;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N8
stratixii_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( RegACC[20] ) + ( (!RegMtc[15] & (RegMtc[4])) # (RegMtc[15] & ((\Add0~17_sumout ))) ) + ( \Add1~14  ))
// \Add1~18  = CARRY(( RegACC[20] ) + ( (!RegMtc[15] & (RegMtc[4])) # (RegMtc[15] & ((\Add0~17_sumout ))) ) + ( \Add1~14  ))

	.dataa(vcc),
	.datab(!RegMtc[15]),
	.datac(!RegMtc[4]),
	.datad(!RegACC[20]),
	.datae(vcc),
	.dataf(!\Add0~17_sumout ),
	.datag(vcc),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000F3C0000000FF;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N10
stratixii_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( RegACC[21] ) + ( (!RegMtc[15] & (RegMtc[5])) # (RegMtc[15] & ((\Add0~21_sumout ))) ) + ( \Add1~18  ))
// \Add1~22  = CARRY(( RegACC[21] ) + ( (!RegMtc[15] & (RegMtc[5])) # (RegMtc[15] & ((\Add0~21_sumout ))) ) + ( \Add1~18  ))

	.dataa(vcc),
	.datab(!RegMtc[15]),
	.datac(!RegMtc[5]),
	.datad(!RegACC[21]),
	.datae(vcc),
	.dataf(!\Add0~21_sumout ),
	.datag(vcc),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000F3C0000000FF;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N12
stratixii_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( RegACC[22] ) + ( (!RegMtc[15] & (RegMtc[6])) # (RegMtc[15] & ((\Add0~25_sumout ))) ) + ( \Add1~22  ))
// \Add1~26  = CARRY(( RegACC[22] ) + ( (!RegMtc[15] & (RegMtc[6])) # (RegMtc[15] & ((\Add0~25_sumout ))) ) + ( \Add1~22  ))

	.dataa(vcc),
	.datab(!RegMtc[15]),
	.datac(!RegMtc[6]),
	.datad(!RegACC[22]),
	.datae(vcc),
	.dataf(!\Add0~25_sumout ),
	.datag(vcc),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000F3C0000000FF;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N14
stratixii_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( (!RegMtc[15] & (RegMtc[7])) # (RegMtc[15] & ((\Add0~29_sumout ))) ) + ( RegACC[23] ) + ( \Add1~26  ))
// \Add1~30  = CARRY(( (!RegMtc[15] & (RegMtc[7])) # (RegMtc[15] & ((\Add0~29_sumout ))) ) + ( RegACC[23] ) + ( \Add1~26  ))

	.dataa(vcc),
	.datab(!RegMtc[15]),
	.datac(!RegMtc[7]),
	.datad(!\Add0~29_sumout ),
	.datae(vcc),
	.dataf(!RegACC[23]),
	.datag(vcc),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000FF0000000C3F;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N0
stratixii_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_sumout  = SUM(( (!RegMtc[15] & (RegMtc[8])) # (RegMtc[15] & ((\Add0~33_sumout ))) ) + ( RegACC[24] ) + ( \Add1~30  ))
// \Add1~34  = CARRY(( (!RegMtc[15] & (RegMtc[8])) # (RegMtc[15] & ((\Add0~33_sumout ))) ) + ( RegACC[24] ) + ( \Add1~30  ))

	.dataa(vcc),
	.datab(!RegMtc[15]),
	.datac(!RegMtc[8]),
	.datad(!\Add0~33_sumout ),
	.datae(vcc),
	.dataf(!RegACC[24]),
	.datag(vcc),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~33_sumout ),
	.cout(\Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h0000FF0000000C3F;
defparam \Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N2
stratixii_lcell_comb \Add1~37 (
// Equation(s):
// \Add1~37_sumout  = SUM(( (!RegMtc[15] & (RegMtc[9])) # (RegMtc[15] & ((\Add0~37_sumout ))) ) + ( RegACC[25] ) + ( \Add1~34  ))
// \Add1~38  = CARRY(( (!RegMtc[15] & (RegMtc[9])) # (RegMtc[15] & ((\Add0~37_sumout ))) ) + ( RegACC[25] ) + ( \Add1~34  ))

	.dataa(!RegMtc[9]),
	.datab(!RegMtc[15]),
	.datac(vcc),
	.datad(!\Add0~37_sumout ),
	.datae(vcc),
	.dataf(!RegACC[25]),
	.datag(vcc),
	.cin(\Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~37_sumout ),
	.cout(\Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \Add1~37 .extended_lut = "off";
defparam \Add1~37 .lut_mask = 64'h0000FF0000004477;
defparam \Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N4
stratixii_lcell_comb \Add1~41 (
// Equation(s):
// \Add1~41_sumout  = SUM(( RegACC[26] ) + ( (!RegMtc[15] & (RegMtc[10])) # (RegMtc[15] & ((\Add0~41_sumout ))) ) + ( \Add1~38  ))
// \Add1~42  = CARRY(( RegACC[26] ) + ( (!RegMtc[15] & (RegMtc[10])) # (RegMtc[15] & ((\Add0~41_sumout ))) ) + ( \Add1~38  ))

	.dataa(vcc),
	.datab(!RegMtc[15]),
	.datac(!RegMtc[10]),
	.datad(!RegACC[26]),
	.datae(vcc),
	.dataf(!\Add0~41_sumout ),
	.datag(vcc),
	.cin(\Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~41_sumout ),
	.cout(\Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \Add1~41 .extended_lut = "off";
defparam \Add1~41 .lut_mask = 64'h0000F3C0000000FF;
defparam \Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N6
stratixii_lcell_comb \Add1~45 (
// Equation(s):
// \Add1~45_sumout  = SUM(( RegACC[27] ) + ( (!RegMtc[15] & (RegMtc[11])) # (RegMtc[15] & ((\Add0~45_sumout ))) ) + ( \Add1~42  ))
// \Add1~46  = CARRY(( RegACC[27] ) + ( (!RegMtc[15] & (RegMtc[11])) # (RegMtc[15] & ((\Add0~45_sumout ))) ) + ( \Add1~42  ))

	.dataa(!RegACC[27]),
	.datab(!RegMtc[15]),
	.datac(!RegMtc[11]),
	.datad(vcc),
	.datae(vcc),
	.dataf(!\Add0~45_sumout ),
	.datag(vcc),
	.cin(\Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~45_sumout ),
	.cout(\Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \Add1~45 .extended_lut = "off";
defparam \Add1~45 .lut_mask = 64'h0000F3C000005555;
defparam \Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N8
stratixii_lcell_comb \Add1~49 (
// Equation(s):
// \Add1~49_sumout  = SUM(( RegACC[28] ) + ( (!RegMtc[15] & (RegMtc[12])) # (RegMtc[15] & ((\Add0~49_sumout ))) ) + ( \Add1~46  ))
// \Add1~50  = CARRY(( RegACC[28] ) + ( (!RegMtc[15] & (RegMtc[12])) # (RegMtc[15] & ((\Add0~49_sumout ))) ) + ( \Add1~46  ))

	.dataa(vcc),
	.datab(!RegMtc[15]),
	.datac(!RegMtc[12]),
	.datad(!RegACC[28]),
	.datae(vcc),
	.dataf(!\Add0~49_sumout ),
	.datag(vcc),
	.cin(\Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~49_sumout ),
	.cout(\Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \Add1~49 .extended_lut = "off";
defparam \Add1~49 .lut_mask = 64'h0000F3C0000000FF;
defparam \Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N10
stratixii_lcell_comb \Add1~53 (
// Equation(s):
// \Add1~53_sumout  = SUM(( (!RegMtc[15] & (RegMtc[13])) # (RegMtc[15] & ((\Add0~53_sumout ))) ) + ( RegACC[29] ) + ( \Add1~50  ))
// \Add1~54  = CARRY(( (!RegMtc[15] & (RegMtc[13])) # (RegMtc[15] & ((\Add0~53_sumout ))) ) + ( RegACC[29] ) + ( \Add1~50  ))

	.dataa(vcc),
	.datab(!RegMtc[15]),
	.datac(!RegMtc[13]),
	.datad(!\Add0~53_sumout ),
	.datae(vcc),
	.dataf(!RegACC[29]),
	.datag(vcc),
	.cin(\Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~53_sumout ),
	.cout(\Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \Add1~53 .extended_lut = "off";
defparam \Add1~53 .lut_mask = 64'h0000FF0000000C3F;
defparam \Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N12
stratixii_lcell_comb \Add1~57 (
// Equation(s):
// \Add1~57_sumout  = SUM(( RegACC[30] ) + ( (!RegMtc[15] & (RegMtc[14])) # (RegMtc[15] & ((\Add0~57_sumout ))) ) + ( \Add1~54  ))
// \Add1~58  = CARRY(( RegACC[30] ) + ( (!RegMtc[15] & (RegMtc[14])) # (RegMtc[15] & ((\Add0~57_sumout ))) ) + ( \Add1~54  ))

	.dataa(!RegACC[30]),
	.datab(!RegMtc[15]),
	.datac(!RegMtc[14]),
	.datad(vcc),
	.datae(vcc),
	.dataf(!\Add0~57_sumout ),
	.datag(vcc),
	.cin(\Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~57_sumout ),
	.cout(\Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \Add1~57 .extended_lut = "off";
defparam \Add1~57 .lut_mask = 64'h0000F3C000005555;
defparam \Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N30
stratixii_lcell_comb \RegACC~34 (
// Equation(s):
// \RegACC~34_combout  = ( \Add3~121_sumout  & ( ((!\AddSh~0_combout  & ((RegACC[31]))) # (\AddSh~0_combout  & (\Add1~61_sumout ))) # (\CP~0_combout ) ) ) # ( !\Add3~121_sumout  & ( (!\CP~0_combout  & ((!\AddSh~0_combout  & ((RegACC[31]))) # 
// (\AddSh~0_combout  & (\Add1~61_sumout )))) ) )

	.dataa(!\CP~0_combout ),
	.datab(!\AddSh~0_combout ),
	.datac(!\Add1~61_sumout ),
	.datad(!RegACC[31]),
	.datae(vcc),
	.dataf(!\Add3~121_sumout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegACC~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegACC~34 .extended_lut = "off";
defparam \RegACC~34 .lut_mask = 64'h028A028A57DF57DF;
defparam \RegACC~34 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X27_Y5_N31
stratixii_lcell_ff \RegACC[30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RegACC~34_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\RegACC~1_combout ),
	.sload(gnd),
	.ena(\RegACC[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegACC[30]));

// Location: LCCOMB_X27_Y5_N28
stratixii_lcell_comb \RegACC~33 (
// Equation(s):
// \RegACC~33_combout  = ( \Add3~117_sumout  & ( ((!\AddSh~0_combout  & (RegACC[30])) # (\AddSh~0_combout  & ((\Add1~57_sumout )))) # (\CP~0_combout ) ) ) # ( !\Add3~117_sumout  & ( (!\CP~0_combout  & ((!\AddSh~0_combout  & (RegACC[30])) # (\AddSh~0_combout  
// & ((\Add1~57_sumout ))))) ) )

	.dataa(!\CP~0_combout ),
	.datab(!\AddSh~0_combout ),
	.datac(!RegACC[30]),
	.datad(!\Add1~57_sumout ),
	.datae(vcc),
	.dataf(!\Add3~117_sumout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegACC~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegACC~33 .extended_lut = "off";
defparam \RegACC~33 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \RegACC~33 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X27_Y5_N29
stratixii_lcell_ff \RegACC[29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RegACC~33_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\RegACC~1_combout ),
	.sload(gnd),
	.ena(\RegACC[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegACC[29]));

// Location: LCCOMB_X27_Y5_N24
stratixii_lcell_comb \RegACC~32 (
// Equation(s):
// \RegACC~32_combout  = ( \Add1~53_sumout  & ( (!\CP~0_combout  & (((RegACC[29])) # (\AddSh~0_combout ))) # (\CP~0_combout  & (((\Add3~113_sumout )))) ) ) # ( !\Add1~53_sumout  & ( (!\CP~0_combout  & (!\AddSh~0_combout  & (RegACC[29]))) # (\CP~0_combout  & 
// (((\Add3~113_sumout )))) ) )

	.dataa(!\CP~0_combout ),
	.datab(!\AddSh~0_combout ),
	.datac(!RegACC[29]),
	.datad(!\Add3~113_sumout ),
	.datae(vcc),
	.dataf(!\Add1~53_sumout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegACC~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegACC~32 .extended_lut = "off";
defparam \RegACC~32 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \RegACC~32 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X27_Y5_N25
stratixii_lcell_ff \RegACC[28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RegACC~32_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\RegACC~1_combout ),
	.sload(gnd),
	.ena(\RegACC[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegACC[28]));

// Location: LCCOMB_X27_Y5_N26
stratixii_lcell_comb \RegACC~31 (
// Equation(s):
// \RegACC~31_combout  = ( \Add1~49_sumout  & ( (!\CP~0_combout  & (((RegACC[28])) # (\AddSh~0_combout ))) # (\CP~0_combout  & (((\Add3~109_sumout )))) ) ) # ( !\Add1~49_sumout  & ( (!\CP~0_combout  & (!\AddSh~0_combout  & (RegACC[28]))) # (\CP~0_combout  & 
// (((\Add3~109_sumout )))) ) )

	.dataa(!\CP~0_combout ),
	.datab(!\AddSh~0_combout ),
	.datac(!RegACC[28]),
	.datad(!\Add3~109_sumout ),
	.datae(vcc),
	.dataf(!\Add1~49_sumout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegACC~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegACC~31 .extended_lut = "off";
defparam \RegACC~31 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \RegACC~31 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X27_Y5_N27
stratixii_lcell_ff \RegACC[27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RegACC~31_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\RegACC~1_combout ),
	.sload(gnd),
	.ena(\RegACC[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegACC[27]));

// Location: LCCOMB_X27_Y5_N22
stratixii_lcell_comb \RegACC~30 (
// Equation(s):
// \RegACC~30_combout  = ( \Add3~105_sumout  & ( ((!\AddSh~0_combout  & (RegACC[27])) # (\AddSh~0_combout  & ((\Add1~45_sumout )))) # (\CP~0_combout ) ) ) # ( !\Add3~105_sumout  & ( (!\CP~0_combout  & ((!\AddSh~0_combout  & (RegACC[27])) # (\AddSh~0_combout  
// & ((\Add1~45_sumout ))))) ) )

	.dataa(!\CP~0_combout ),
	.datab(!\AddSh~0_combout ),
	.datac(!RegACC[27]),
	.datad(!\Add1~45_sumout ),
	.datae(vcc),
	.dataf(!\Add3~105_sumout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegACC~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegACC~30 .extended_lut = "off";
defparam \RegACC~30 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \RegACC~30 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X27_Y5_N23
stratixii_lcell_ff \RegACC[26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RegACC~30_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\RegACC~1_combout ),
	.sload(gnd),
	.ena(\RegACC[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegACC[26]));

// Location: LCCOMB_X27_Y5_N20
stratixii_lcell_comb \RegACC~29 (
// Equation(s):
// \RegACC~29_combout  = ( \Add1~41_sumout  & ( (!\CP~0_combout  & (((RegACC[26])) # (\AddSh~0_combout ))) # (\CP~0_combout  & (((\Add3~101_sumout )))) ) ) # ( !\Add1~41_sumout  & ( (!\CP~0_combout  & (!\AddSh~0_combout  & ((RegACC[26])))) # (\CP~0_combout  
// & (((\Add3~101_sumout )))) ) )

	.dataa(!\CP~0_combout ),
	.datab(!\AddSh~0_combout ),
	.datac(!\Add3~101_sumout ),
	.datad(!RegACC[26]),
	.datae(vcc),
	.dataf(!\Add1~41_sumout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegACC~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegACC~29 .extended_lut = "off";
defparam \RegACC~29 .lut_mask = 64'h058D058D27AF27AF;
defparam \RegACC~29 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X27_Y5_N21
stratixii_lcell_ff \RegACC[25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RegACC~29_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\RegACC~1_combout ),
	.sload(gnd),
	.ena(\RegACC[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegACC[25]));

// Location: LCCOMB_X25_Y5_N22
stratixii_lcell_comb \RegACC~28 (
// Equation(s):
// \RegACC~28_combout  = ( \Add3~97_sumout  & ( ((!\AddSh~0_combout  & (RegACC[25])) # (\AddSh~0_combout  & ((\Add1~37_sumout )))) # (\CP~0_combout ) ) ) # ( !\Add3~97_sumout  & ( (!\CP~0_combout  & ((!\AddSh~0_combout  & (RegACC[25])) # (\AddSh~0_combout  & 
// ((\Add1~37_sumout ))))) ) )

	.dataa(!\CP~0_combout ),
	.datab(!\AddSh~0_combout ),
	.datac(!RegACC[25]),
	.datad(!\Add1~37_sumout ),
	.datae(vcc),
	.dataf(!\Add3~97_sumout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegACC~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegACC~28 .extended_lut = "off";
defparam \RegACC~28 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \RegACC~28 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X25_Y5_N23
stratixii_lcell_ff \RegACC[24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RegACC~28_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\RegACC~1_combout ),
	.sload(gnd),
	.ena(\RegACC[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegACC[24]));

// Location: LCCOMB_X25_Y5_N8
stratixii_lcell_comb \RegACC~27 (
// Equation(s):
// \RegACC~27_combout  = ( \Add1~33_sumout  & ( (!\CP~0_combout  & (((RegACC[24])) # (\AddSh~0_combout ))) # (\CP~0_combout  & (((\Add3~93_sumout )))) ) ) # ( !\Add1~33_sumout  & ( (!\CP~0_combout  & (!\AddSh~0_combout  & ((RegACC[24])))) # (\CP~0_combout  & 
// (((\Add3~93_sumout )))) ) )

	.dataa(!\CP~0_combout ),
	.datab(!\AddSh~0_combout ),
	.datac(!\Add3~93_sumout ),
	.datad(!RegACC[24]),
	.datae(vcc),
	.dataf(!\Add1~33_sumout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegACC~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegACC~27 .extended_lut = "off";
defparam \RegACC~27 .lut_mask = 64'h058D058D27AF27AF;
defparam \RegACC~27 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X25_Y5_N9
stratixii_lcell_ff \RegACC[23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RegACC~27_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\RegACC~1_combout ),
	.sload(gnd),
	.ena(\RegACC[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegACC[23]));

// Location: LCCOMB_X25_Y5_N28
stratixii_lcell_comb \RegACC~26 (
// Equation(s):
// \RegACC~26_combout  = ( \Add1~29_sumout  & ( (!\CP~0_combout  & (((RegACC[23])) # (\AddSh~0_combout ))) # (\CP~0_combout  & (((\Add3~89_sumout )))) ) ) # ( !\Add1~29_sumout  & ( (!\CP~0_combout  & (!\AddSh~0_combout  & ((RegACC[23])))) # (\CP~0_combout  & 
// (((\Add3~89_sumout )))) ) )

	.dataa(!\CP~0_combout ),
	.datab(!\AddSh~0_combout ),
	.datac(!\Add3~89_sumout ),
	.datad(!RegACC[23]),
	.datae(vcc),
	.dataf(!\Add1~29_sumout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegACC~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegACC~26 .extended_lut = "off";
defparam \RegACC~26 .lut_mask = 64'h058D058D27AF27AF;
defparam \RegACC~26 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X25_Y5_N29
stratixii_lcell_ff \RegACC[22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RegACC~26_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\RegACC~1_combout ),
	.sload(gnd),
	.ena(\RegACC[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegACC[22]));

// Location: LCCOMB_X25_Y5_N16
stratixii_lcell_comb \RegACC~25 (
// Equation(s):
// \RegACC~25_combout  = ( \Add1~25_sumout  & ( (!\CP~0_combout  & (((RegACC[22])) # (\AddSh~0_combout ))) # (\CP~0_combout  & (((\Add3~85_sumout )))) ) ) # ( !\Add1~25_sumout  & ( (!\CP~0_combout  & (!\AddSh~0_combout  & ((RegACC[22])))) # (\CP~0_combout  & 
// (((\Add3~85_sumout )))) ) )

	.dataa(!\CP~0_combout ),
	.datab(!\AddSh~0_combout ),
	.datac(!\Add3~85_sumout ),
	.datad(!RegACC[22]),
	.datae(vcc),
	.dataf(!\Add1~25_sumout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegACC~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegACC~25 .extended_lut = "off";
defparam \RegACC~25 .lut_mask = 64'h058D058D27AF27AF;
defparam \RegACC~25 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X25_Y5_N17
stratixii_lcell_ff \RegACC[21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RegACC~25_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\RegACC~1_combout ),
	.sload(gnd),
	.ena(\RegACC[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegACC[21]));

// Location: LCCOMB_X25_Y5_N18
stratixii_lcell_comb \RegACC~24 (
// Equation(s):
// \RegACC~24_combout  = ( \Add1~21_sumout  & ( (!\CP~0_combout  & (((RegACC[21])) # (\AddSh~0_combout ))) # (\CP~0_combout  & (((\Add3~81_sumout )))) ) ) # ( !\Add1~21_sumout  & ( (!\CP~0_combout  & (!\AddSh~0_combout  & (RegACC[21]))) # (\CP~0_combout  & 
// (((\Add3~81_sumout )))) ) )

	.dataa(!\CP~0_combout ),
	.datab(!\AddSh~0_combout ),
	.datac(!RegACC[21]),
	.datad(!\Add3~81_sumout ),
	.datae(vcc),
	.dataf(!\Add1~21_sumout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegACC~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegACC~24 .extended_lut = "off";
defparam \RegACC~24 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \RegACC~24 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X25_Y5_N19
stratixii_lcell_ff \RegACC[20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RegACC~24_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\RegACC~1_combout ),
	.sload(gnd),
	.ena(\RegACC[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegACC[20]));

// Location: LCCOMB_X25_Y5_N30
stratixii_lcell_comb \RegACC~23 (
// Equation(s):
// \RegACC~23_combout  = ( \Add1~17_sumout  & ( (!\CP~0_combout  & (((RegACC[20])) # (\AddSh~0_combout ))) # (\CP~0_combout  & (((\Add3~77_sumout )))) ) ) # ( !\Add1~17_sumout  & ( (!\CP~0_combout  & (!\AddSh~0_combout  & (RegACC[20]))) # (\CP~0_combout  & 
// (((\Add3~77_sumout )))) ) )

	.dataa(!\CP~0_combout ),
	.datab(!\AddSh~0_combout ),
	.datac(!RegACC[20]),
	.datad(!\Add3~77_sumout ),
	.datae(vcc),
	.dataf(!\Add1~17_sumout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegACC~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegACC~23 .extended_lut = "off";
defparam \RegACC~23 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \RegACC~23 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X25_Y5_N31
stratixii_lcell_ff \RegACC[19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RegACC~23_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\RegACC~1_combout ),
	.sload(gnd),
	.ena(\RegACC[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegACC[19]));

// Location: LCCOMB_X25_Y5_N10
stratixii_lcell_comb \RegACC~22 (
// Equation(s):
// \RegACC~22_combout  = ( \Add1~13_sumout  & ( (!\CP~0_combout  & (((RegACC[19])) # (\AddSh~0_combout ))) # (\CP~0_combout  & (((\Add3~73_sumout )))) ) ) # ( !\Add1~13_sumout  & ( (!\CP~0_combout  & (!\AddSh~0_combout  & ((RegACC[19])))) # (\CP~0_combout  & 
// (((\Add3~73_sumout )))) ) )

	.dataa(!\CP~0_combout ),
	.datab(!\AddSh~0_combout ),
	.datac(!\Add3~73_sumout ),
	.datad(!RegACC[19]),
	.datae(vcc),
	.dataf(!\Add1~13_sumout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegACC~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegACC~22 .extended_lut = "off";
defparam \RegACC~22 .lut_mask = 64'h058D058D27AF27AF;
defparam \RegACC~22 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X25_Y5_N11
stratixii_lcell_ff \RegACC[18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RegACC~22_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\RegACC~1_combout ),
	.sload(gnd),
	.ena(\RegACC[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegACC[18]));

// Location: LCCOMB_X25_Y5_N20
stratixii_lcell_comb \RegACC~21 (
// Equation(s):
// \RegACC~21_combout  = ( \Add1~9_sumout  & ( (!\CP~0_combout  & (((RegACC[18])) # (\AddSh~0_combout ))) # (\CP~0_combout  & (((\Add3~69_sumout )))) ) ) # ( !\Add1~9_sumout  & ( (!\CP~0_combout  & (!\AddSh~0_combout  & ((RegACC[18])))) # (\CP~0_combout  & 
// (((\Add3~69_sumout )))) ) )

	.dataa(!\CP~0_combout ),
	.datab(!\AddSh~0_combout ),
	.datac(!\Add3~69_sumout ),
	.datad(!RegACC[18]),
	.datae(vcc),
	.dataf(!\Add1~9_sumout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegACC~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegACC~21 .extended_lut = "off";
defparam \RegACC~21 .lut_mask = 64'h058D058D27AF27AF;
defparam \RegACC~21 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X25_Y5_N21
stratixii_lcell_ff \RegACC[17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RegACC~21_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\RegACC~1_combout ),
	.sload(gnd),
	.ena(\RegACC[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegACC[17]));

// Location: LCCOMB_X25_Y5_N2
stratixii_lcell_comb \RegACC~20 (
// Equation(s):
// \RegACC~20_combout  = ( \Add3~65_sumout  & ( \Add1~5_sumout  & ( ((RegACC[17]) # (\AddSh~0_combout )) # (\CP~0_combout ) ) ) ) # ( !\Add3~65_sumout  & ( \Add1~5_sumout  & ( (!\CP~0_combout  & ((RegACC[17]) # (\AddSh~0_combout ))) ) ) ) # ( \Add3~65_sumout 
//  & ( !\Add1~5_sumout  & ( ((!\AddSh~0_combout  & RegACC[17])) # (\CP~0_combout ) ) ) ) # ( !\Add3~65_sumout  & ( !\Add1~5_sumout  & ( (!\CP~0_combout  & (!\AddSh~0_combout  & RegACC[17])) ) ) )

	.dataa(!\CP~0_combout ),
	.datab(vcc),
	.datac(!\AddSh~0_combout ),
	.datad(!RegACC[17]),
	.datae(!\Add3~65_sumout ),
	.dataf(!\Add1~5_sumout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegACC~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegACC~20 .extended_lut = "off";
defparam \RegACC~20 .lut_mask = 64'h00A055F50AAA5FFF;
defparam \RegACC~20 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X25_Y5_N3
stratixii_lcell_ff \RegACC[16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RegACC~20_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\RegACC~1_combout ),
	.sload(gnd),
	.ena(\RegACC[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegACC[16]));

// Location: LCCOMB_X27_Y6_N24
stratixii_lcell_comb \RegACC~18 (
// Equation(s):
// \RegACC~18_combout  = ( \Add1~1_sumout  & ( (\RegACC[0]~DUPLICATE_regout ) # (RegACC[16]) ) ) # ( !\Add1~1_sumout  & ( (RegACC[16] & !\RegACC[0]~DUPLICATE_regout ) ) )

	.dataa(vcc),
	.datab(!RegACC[16]),
	.datac(!\RegACC[0]~DUPLICATE_regout ),
	.datad(vcc),
	.datae(vcc),
	.dataf(!\Add1~1_sumout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegACC~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegACC~18 .extended_lut = "off";
defparam \RegACC~18 .lut_mask = 64'h303030303F3F3F3F;
defparam \RegACC~18 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N16
stratixii_lcell_comb \RegACC~19 (
// Equation(s):
// \RegACC~19_combout  = ( \RegACC~18_combout  & ( \Add3~61_sumout  & ( (((\Add2~61_sumout  & \Mtp~combout [15])) # (\CP~0_combout )) # (\state.S1~regout ) ) ) ) # ( !\RegACC~18_combout  & ( \Add3~61_sumout  & ( ((\Add2~61_sumout  & (!\state.S1~regout  & 
// \Mtp~combout [15]))) # (\CP~0_combout ) ) ) ) # ( \RegACC~18_combout  & ( !\Add3~61_sumout  & ( (!\CP~0_combout  & (((\Add2~61_sumout  & \Mtp~combout [15])) # (\state.S1~regout ))) ) ) ) # ( !\RegACC~18_combout  & ( !\Add3~61_sumout  & ( (\Add2~61_sumout  
// & (!\state.S1~regout  & (\Mtp~combout [15] & !\CP~0_combout ))) ) ) )

	.dataa(!\Add2~61_sumout ),
	.datab(!\state.S1~regout ),
	.datac(!\Mtp~combout [15]),
	.datad(!\CP~0_combout ),
	.datae(!\RegACC~18_combout ),
	.dataf(!\Add3~61_sumout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegACC~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegACC~19 .extended_lut = "off";
defparam \RegACC~19 .lut_mask = 64'h0400370004FF37FF;
defparam \RegACC~19 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X27_Y6_N17
stratixii_lcell_ff \RegACC[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RegACC~19_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegACC[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegACC[15]));

// Location: LCCOMB_X26_Y8_N28
stratixii_lcell_comb \RegACC~17 (
// Equation(s):
// \RegACC~17_combout  = ( RegACC[15] & ( \Add3~57_sumout  & ( (!\RegACC~1_combout ) # ((!\RegACC[7]~0_combout  & ((\Add2~57_sumout ))) # (\RegACC[7]~0_combout  & (\Mtp~combout [14]))) ) ) ) # ( !RegACC[15] & ( \Add3~57_sumout  & ( (!\RegACC[7]~0_combout  & 
// (((\Add2~57_sumout  & \RegACC~1_combout )))) # (\RegACC[7]~0_combout  & (((!\RegACC~1_combout )) # (\Mtp~combout [14]))) ) ) ) # ( RegACC[15] & ( !\Add3~57_sumout  & ( (!\RegACC[7]~0_combout  & (((!\RegACC~1_combout ) # (\Add2~57_sumout )))) # 
// (\RegACC[7]~0_combout  & (\Mtp~combout [14] & ((\RegACC~1_combout )))) ) ) ) # ( !RegACC[15] & ( !\Add3~57_sumout  & ( (\RegACC~1_combout  & ((!\RegACC[7]~0_combout  & ((\Add2~57_sumout ))) # (\RegACC[7]~0_combout  & (\Mtp~combout [14])))) ) ) )

	.dataa(!\Mtp~combout [14]),
	.datab(!\RegACC[7]~0_combout ),
	.datac(!\Add2~57_sumout ),
	.datad(!\RegACC~1_combout ),
	.datae(!RegACC[15]),
	.dataf(!\Add3~57_sumout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegACC~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegACC~17 .extended_lut = "off";
defparam \RegACC~17 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \RegACC~17 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X26_Y8_N29
stratixii_lcell_ff \RegACC[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RegACC~17_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegACC[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegACC[14]));

// Location: LCCOMB_X26_Y8_N24
stratixii_lcell_comb \RegACC~16 (
// Equation(s):
// \RegACC~16_combout  = ( \Add3~53_sumout  & ( \RegACC~1_combout  & ( (!\RegACC[7]~0_combout  & ((\Add2~53_sumout ))) # (\RegACC[7]~0_combout  & (\Mtp~combout [13])) ) ) ) # ( !\Add3~53_sumout  & ( \RegACC~1_combout  & ( (!\RegACC[7]~0_combout  & 
// ((\Add2~53_sumout ))) # (\RegACC[7]~0_combout  & (\Mtp~combout [13])) ) ) ) # ( \Add3~53_sumout  & ( !\RegACC~1_combout  & ( (\RegACC[7]~0_combout ) # (RegACC[14]) ) ) ) # ( !\Add3~53_sumout  & ( !\RegACC~1_combout  & ( (RegACC[14] & !\RegACC[7]~0_combout 
// ) ) ) )

	.dataa(!\Mtp~combout [13]),
	.datab(!RegACC[14]),
	.datac(!\Add2~53_sumout ),
	.datad(!\RegACC[7]~0_combout ),
	.datae(!\Add3~53_sumout ),
	.dataf(!\RegACC~1_combout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegACC~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegACC~16 .extended_lut = "off";
defparam \RegACC~16 .lut_mask = 64'h330033FF0F550F55;
defparam \RegACC~16 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X26_Y8_N25
stratixii_lcell_ff \RegACC[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RegACC~16_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegACC[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegACC[13]));

// Location: LCCOMB_X26_Y8_N4
stratixii_lcell_comb \RegACC~15 (
// Equation(s):
// \RegACC~15_combout  = ( RegACC[13] & ( \Add3~49_sumout  & ( (!\RegACC~1_combout ) # ((!\RegACC[7]~0_combout  & ((\Add2~49_sumout ))) # (\RegACC[7]~0_combout  & (\Mtp~combout [12]))) ) ) ) # ( !RegACC[13] & ( \Add3~49_sumout  & ( (!\RegACC[7]~0_combout  & 
// (((\Add2~49_sumout  & \RegACC~1_combout )))) # (\RegACC[7]~0_combout  & (((!\RegACC~1_combout )) # (\Mtp~combout [12]))) ) ) ) # ( RegACC[13] & ( !\Add3~49_sumout  & ( (!\RegACC[7]~0_combout  & (((!\RegACC~1_combout ) # (\Add2~49_sumout )))) # 
// (\RegACC[7]~0_combout  & (\Mtp~combout [12] & ((\RegACC~1_combout )))) ) ) ) # ( !RegACC[13] & ( !\Add3~49_sumout  & ( (\RegACC~1_combout  & ((!\RegACC[7]~0_combout  & ((\Add2~49_sumout ))) # (\RegACC[7]~0_combout  & (\Mtp~combout [12])))) ) ) )

	.dataa(!\Mtp~combout [12]),
	.datab(!\RegACC[7]~0_combout ),
	.datac(!\Add2~49_sumout ),
	.datad(!\RegACC~1_combout ),
	.datae(!RegACC[13]),
	.dataf(!\Add3~49_sumout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegACC~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegACC~15 .extended_lut = "off";
defparam \RegACC~15 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \RegACC~15 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X26_Y8_N5
stratixii_lcell_ff \RegACC[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RegACC~15_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegACC[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegACC[12]));

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \Done~I (
	.datain(\state.S3~regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Done));
// synopsys translate_off
defparam \Done~I .ddio_mode = "none";
defparam \Done~I .ddioinclk_input = "negated_inclk";
defparam \Done~I .dqs_delay_buffer_mode = "none";
defparam \Done~I .dqs_out_mode = "none";
defparam \Done~I .inclk_input = "normal";
defparam \Done~I .input_async_reset = "none";
defparam \Done~I .input_power_up = "low";
defparam \Done~I .input_register_mode = "none";
defparam \Done~I .input_sync_reset = "none";
defparam \Done~I .oe_async_reset = "none";
defparam \Done~I .oe_power_up = "low";
defparam \Done~I .oe_register_mode = "none";
defparam \Done~I .oe_sync_reset = "none";
defparam \Done~I .operation_mode = "output";
defparam \Done~I .output_async_reset = "none";
defparam \Done~I .output_power_up = "low";
defparam \Done~I .output_register_mode = "none";
defparam \Done~I .output_sync_reset = "none";
defparam \Done~I .sim_dqs_delay_increment = 0;
defparam \Done~I .sim_dqs_intrinsic_delay = 0;
defparam \Done~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \Product[0]~I (
	.datain(\RegACC[0]~DUPLICATE_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[0]));
// synopsys translate_off
defparam \Product[0]~I .ddio_mode = "none";
defparam \Product[0]~I .ddioinclk_input = "negated_inclk";
defparam \Product[0]~I .dqs_delay_buffer_mode = "none";
defparam \Product[0]~I .dqs_out_mode = "none";
defparam \Product[0]~I .inclk_input = "normal";
defparam \Product[0]~I .input_async_reset = "none";
defparam \Product[0]~I .input_power_up = "low";
defparam \Product[0]~I .input_register_mode = "none";
defparam \Product[0]~I .input_sync_reset = "none";
defparam \Product[0]~I .oe_async_reset = "none";
defparam \Product[0]~I .oe_power_up = "low";
defparam \Product[0]~I .oe_register_mode = "none";
defparam \Product[0]~I .oe_sync_reset = "none";
defparam \Product[0]~I .operation_mode = "output";
defparam \Product[0]~I .output_async_reset = "none";
defparam \Product[0]~I .output_power_up = "low";
defparam \Product[0]~I .output_register_mode = "none";
defparam \Product[0]~I .output_sync_reset = "none";
defparam \Product[0]~I .sim_dqs_delay_increment = 0;
defparam \Product[0]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[0]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \Product[1]~I (
	.datain(RegACC[1]),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[1]));
// synopsys translate_off
defparam \Product[1]~I .ddio_mode = "none";
defparam \Product[1]~I .ddioinclk_input = "negated_inclk";
defparam \Product[1]~I .dqs_delay_buffer_mode = "none";
defparam \Product[1]~I .dqs_out_mode = "none";
defparam \Product[1]~I .inclk_input = "normal";
defparam \Product[1]~I .input_async_reset = "none";
defparam \Product[1]~I .input_power_up = "low";
defparam \Product[1]~I .input_register_mode = "none";
defparam \Product[1]~I .input_sync_reset = "none";
defparam \Product[1]~I .oe_async_reset = "none";
defparam \Product[1]~I .oe_power_up = "low";
defparam \Product[1]~I .oe_register_mode = "none";
defparam \Product[1]~I .oe_sync_reset = "none";
defparam \Product[1]~I .operation_mode = "output";
defparam \Product[1]~I .output_async_reset = "none";
defparam \Product[1]~I .output_power_up = "low";
defparam \Product[1]~I .output_register_mode = "none";
defparam \Product[1]~I .output_sync_reset = "none";
defparam \Product[1]~I .sim_dqs_delay_increment = 0;
defparam \Product[1]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[1]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \Product[2]~I (
	.datain(RegACC[2]),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[2]));
// synopsys translate_off
defparam \Product[2]~I .ddio_mode = "none";
defparam \Product[2]~I .ddioinclk_input = "negated_inclk";
defparam \Product[2]~I .dqs_delay_buffer_mode = "none";
defparam \Product[2]~I .dqs_out_mode = "none";
defparam \Product[2]~I .inclk_input = "normal";
defparam \Product[2]~I .input_async_reset = "none";
defparam \Product[2]~I .input_power_up = "low";
defparam \Product[2]~I .input_register_mode = "none";
defparam \Product[2]~I .input_sync_reset = "none";
defparam \Product[2]~I .oe_async_reset = "none";
defparam \Product[2]~I .oe_power_up = "low";
defparam \Product[2]~I .oe_register_mode = "none";
defparam \Product[2]~I .oe_sync_reset = "none";
defparam \Product[2]~I .operation_mode = "output";
defparam \Product[2]~I .output_async_reset = "none";
defparam \Product[2]~I .output_power_up = "low";
defparam \Product[2]~I .output_register_mode = "none";
defparam \Product[2]~I .output_sync_reset = "none";
defparam \Product[2]~I .sim_dqs_delay_increment = 0;
defparam \Product[2]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[2]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \Product[3]~I (
	.datain(RegACC[3]),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[3]));
// synopsys translate_off
defparam \Product[3]~I .ddio_mode = "none";
defparam \Product[3]~I .ddioinclk_input = "negated_inclk";
defparam \Product[3]~I .dqs_delay_buffer_mode = "none";
defparam \Product[3]~I .dqs_out_mode = "none";
defparam \Product[3]~I .inclk_input = "normal";
defparam \Product[3]~I .input_async_reset = "none";
defparam \Product[3]~I .input_power_up = "low";
defparam \Product[3]~I .input_register_mode = "none";
defparam \Product[3]~I .input_sync_reset = "none";
defparam \Product[3]~I .oe_async_reset = "none";
defparam \Product[3]~I .oe_power_up = "low";
defparam \Product[3]~I .oe_register_mode = "none";
defparam \Product[3]~I .oe_sync_reset = "none";
defparam \Product[3]~I .operation_mode = "output";
defparam \Product[3]~I .output_async_reset = "none";
defparam \Product[3]~I .output_power_up = "low";
defparam \Product[3]~I .output_register_mode = "none";
defparam \Product[3]~I .output_sync_reset = "none";
defparam \Product[3]~I .sim_dqs_delay_increment = 0;
defparam \Product[3]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[3]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \Product[4]~I (
	.datain(RegACC[4]),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[4]));
// synopsys translate_off
defparam \Product[4]~I .ddio_mode = "none";
defparam \Product[4]~I .ddioinclk_input = "negated_inclk";
defparam \Product[4]~I .dqs_delay_buffer_mode = "none";
defparam \Product[4]~I .dqs_out_mode = "none";
defparam \Product[4]~I .inclk_input = "normal";
defparam \Product[4]~I .input_async_reset = "none";
defparam \Product[4]~I .input_power_up = "low";
defparam \Product[4]~I .input_register_mode = "none";
defparam \Product[4]~I .input_sync_reset = "none";
defparam \Product[4]~I .oe_async_reset = "none";
defparam \Product[4]~I .oe_power_up = "low";
defparam \Product[4]~I .oe_register_mode = "none";
defparam \Product[4]~I .oe_sync_reset = "none";
defparam \Product[4]~I .operation_mode = "output";
defparam \Product[4]~I .output_async_reset = "none";
defparam \Product[4]~I .output_power_up = "low";
defparam \Product[4]~I .output_register_mode = "none";
defparam \Product[4]~I .output_sync_reset = "none";
defparam \Product[4]~I .sim_dqs_delay_increment = 0;
defparam \Product[4]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[4]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \Product[5]~I (
	.datain(RegACC[5]),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[5]));
// synopsys translate_off
defparam \Product[5]~I .ddio_mode = "none";
defparam \Product[5]~I .ddioinclk_input = "negated_inclk";
defparam \Product[5]~I .dqs_delay_buffer_mode = "none";
defparam \Product[5]~I .dqs_out_mode = "none";
defparam \Product[5]~I .inclk_input = "normal";
defparam \Product[5]~I .input_async_reset = "none";
defparam \Product[5]~I .input_power_up = "low";
defparam \Product[5]~I .input_register_mode = "none";
defparam \Product[5]~I .input_sync_reset = "none";
defparam \Product[5]~I .oe_async_reset = "none";
defparam \Product[5]~I .oe_power_up = "low";
defparam \Product[5]~I .oe_register_mode = "none";
defparam \Product[5]~I .oe_sync_reset = "none";
defparam \Product[5]~I .operation_mode = "output";
defparam \Product[5]~I .output_async_reset = "none";
defparam \Product[5]~I .output_power_up = "low";
defparam \Product[5]~I .output_register_mode = "none";
defparam \Product[5]~I .output_sync_reset = "none";
defparam \Product[5]~I .sim_dqs_delay_increment = 0;
defparam \Product[5]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[5]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \Product[6]~I (
	.datain(RegACC[6]),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[6]));
// synopsys translate_off
defparam \Product[6]~I .ddio_mode = "none";
defparam \Product[6]~I .ddioinclk_input = "negated_inclk";
defparam \Product[6]~I .dqs_delay_buffer_mode = "none";
defparam \Product[6]~I .dqs_out_mode = "none";
defparam \Product[6]~I .inclk_input = "normal";
defparam \Product[6]~I .input_async_reset = "none";
defparam \Product[6]~I .input_power_up = "low";
defparam \Product[6]~I .input_register_mode = "none";
defparam \Product[6]~I .input_sync_reset = "none";
defparam \Product[6]~I .oe_async_reset = "none";
defparam \Product[6]~I .oe_power_up = "low";
defparam \Product[6]~I .oe_register_mode = "none";
defparam \Product[6]~I .oe_sync_reset = "none";
defparam \Product[6]~I .operation_mode = "output";
defparam \Product[6]~I .output_async_reset = "none";
defparam \Product[6]~I .output_power_up = "low";
defparam \Product[6]~I .output_register_mode = "none";
defparam \Product[6]~I .output_sync_reset = "none";
defparam \Product[6]~I .sim_dqs_delay_increment = 0;
defparam \Product[6]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[6]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \Product[7]~I (
	.datain(\RegACC[7]~DUPLICATE_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[7]));
// synopsys translate_off
defparam \Product[7]~I .ddio_mode = "none";
defparam \Product[7]~I .ddioinclk_input = "negated_inclk";
defparam \Product[7]~I .dqs_delay_buffer_mode = "none";
defparam \Product[7]~I .dqs_out_mode = "none";
defparam \Product[7]~I .inclk_input = "normal";
defparam \Product[7]~I .input_async_reset = "none";
defparam \Product[7]~I .input_power_up = "low";
defparam \Product[7]~I .input_register_mode = "none";
defparam \Product[7]~I .input_sync_reset = "none";
defparam \Product[7]~I .oe_async_reset = "none";
defparam \Product[7]~I .oe_power_up = "low";
defparam \Product[7]~I .oe_register_mode = "none";
defparam \Product[7]~I .oe_sync_reset = "none";
defparam \Product[7]~I .operation_mode = "output";
defparam \Product[7]~I .output_async_reset = "none";
defparam \Product[7]~I .output_power_up = "low";
defparam \Product[7]~I .output_register_mode = "none";
defparam \Product[7]~I .output_sync_reset = "none";
defparam \Product[7]~I .sim_dqs_delay_increment = 0;
defparam \Product[7]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[7]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \Product[8]~I (
	.datain(RegACC[8]),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[8]));
// synopsys translate_off
defparam \Product[8]~I .ddio_mode = "none";
defparam \Product[8]~I .ddioinclk_input = "negated_inclk";
defparam \Product[8]~I .dqs_delay_buffer_mode = "none";
defparam \Product[8]~I .dqs_out_mode = "none";
defparam \Product[8]~I .inclk_input = "normal";
defparam \Product[8]~I .input_async_reset = "none";
defparam \Product[8]~I .input_power_up = "low";
defparam \Product[8]~I .input_register_mode = "none";
defparam \Product[8]~I .input_sync_reset = "none";
defparam \Product[8]~I .oe_async_reset = "none";
defparam \Product[8]~I .oe_power_up = "low";
defparam \Product[8]~I .oe_register_mode = "none";
defparam \Product[8]~I .oe_sync_reset = "none";
defparam \Product[8]~I .operation_mode = "output";
defparam \Product[8]~I .output_async_reset = "none";
defparam \Product[8]~I .output_power_up = "low";
defparam \Product[8]~I .output_register_mode = "none";
defparam \Product[8]~I .output_sync_reset = "none";
defparam \Product[8]~I .sim_dqs_delay_increment = 0;
defparam \Product[8]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[8]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \Product[9]~I (
	.datain(\RegACC[9]~DUPLICATE_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[9]));
// synopsys translate_off
defparam \Product[9]~I .ddio_mode = "none";
defparam \Product[9]~I .ddioinclk_input = "negated_inclk";
defparam \Product[9]~I .dqs_delay_buffer_mode = "none";
defparam \Product[9]~I .dqs_out_mode = "none";
defparam \Product[9]~I .inclk_input = "normal";
defparam \Product[9]~I .input_async_reset = "none";
defparam \Product[9]~I .input_power_up = "low";
defparam \Product[9]~I .input_register_mode = "none";
defparam \Product[9]~I .input_sync_reset = "none";
defparam \Product[9]~I .oe_async_reset = "none";
defparam \Product[9]~I .oe_power_up = "low";
defparam \Product[9]~I .oe_register_mode = "none";
defparam \Product[9]~I .oe_sync_reset = "none";
defparam \Product[9]~I .operation_mode = "output";
defparam \Product[9]~I .output_async_reset = "none";
defparam \Product[9]~I .output_power_up = "low";
defparam \Product[9]~I .output_register_mode = "none";
defparam \Product[9]~I .output_sync_reset = "none";
defparam \Product[9]~I .sim_dqs_delay_increment = 0;
defparam \Product[9]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[9]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \Product[10]~I (
	.datain(\RegACC[10]~DUPLICATE_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[10]));
// synopsys translate_off
defparam \Product[10]~I .ddio_mode = "none";
defparam \Product[10]~I .ddioinclk_input = "negated_inclk";
defparam \Product[10]~I .dqs_delay_buffer_mode = "none";
defparam \Product[10]~I .dqs_out_mode = "none";
defparam \Product[10]~I .inclk_input = "normal";
defparam \Product[10]~I .input_async_reset = "none";
defparam \Product[10]~I .input_power_up = "low";
defparam \Product[10]~I .input_register_mode = "none";
defparam \Product[10]~I .input_sync_reset = "none";
defparam \Product[10]~I .oe_async_reset = "none";
defparam \Product[10]~I .oe_power_up = "low";
defparam \Product[10]~I .oe_register_mode = "none";
defparam \Product[10]~I .oe_sync_reset = "none";
defparam \Product[10]~I .operation_mode = "output";
defparam \Product[10]~I .output_async_reset = "none";
defparam \Product[10]~I .output_power_up = "low";
defparam \Product[10]~I .output_register_mode = "none";
defparam \Product[10]~I .output_sync_reset = "none";
defparam \Product[10]~I .sim_dqs_delay_increment = 0;
defparam \Product[10]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[10]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \Product[11]~I (
	.datain(RegACC[11]),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[11]));
// synopsys translate_off
defparam \Product[11]~I .ddio_mode = "none";
defparam \Product[11]~I .ddioinclk_input = "negated_inclk";
defparam \Product[11]~I .dqs_delay_buffer_mode = "none";
defparam \Product[11]~I .dqs_out_mode = "none";
defparam \Product[11]~I .inclk_input = "normal";
defparam \Product[11]~I .input_async_reset = "none";
defparam \Product[11]~I .input_power_up = "low";
defparam \Product[11]~I .input_register_mode = "none";
defparam \Product[11]~I .input_sync_reset = "none";
defparam \Product[11]~I .oe_async_reset = "none";
defparam \Product[11]~I .oe_power_up = "low";
defparam \Product[11]~I .oe_register_mode = "none";
defparam \Product[11]~I .oe_sync_reset = "none";
defparam \Product[11]~I .operation_mode = "output";
defparam \Product[11]~I .output_async_reset = "none";
defparam \Product[11]~I .output_power_up = "low";
defparam \Product[11]~I .output_register_mode = "none";
defparam \Product[11]~I .output_sync_reset = "none";
defparam \Product[11]~I .sim_dqs_delay_increment = 0;
defparam \Product[11]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[11]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \Product[12]~I (
	.datain(RegACC[12]),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[12]));
// synopsys translate_off
defparam \Product[12]~I .ddio_mode = "none";
defparam \Product[12]~I .ddioinclk_input = "negated_inclk";
defparam \Product[12]~I .dqs_delay_buffer_mode = "none";
defparam \Product[12]~I .dqs_out_mode = "none";
defparam \Product[12]~I .inclk_input = "normal";
defparam \Product[12]~I .input_async_reset = "none";
defparam \Product[12]~I .input_power_up = "low";
defparam \Product[12]~I .input_register_mode = "none";
defparam \Product[12]~I .input_sync_reset = "none";
defparam \Product[12]~I .oe_async_reset = "none";
defparam \Product[12]~I .oe_power_up = "low";
defparam \Product[12]~I .oe_register_mode = "none";
defparam \Product[12]~I .oe_sync_reset = "none";
defparam \Product[12]~I .operation_mode = "output";
defparam \Product[12]~I .output_async_reset = "none";
defparam \Product[12]~I .output_power_up = "low";
defparam \Product[12]~I .output_register_mode = "none";
defparam \Product[12]~I .output_sync_reset = "none";
defparam \Product[12]~I .sim_dqs_delay_increment = 0;
defparam \Product[12]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[12]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \Product[13]~I (
	.datain(RegACC[13]),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[13]));
// synopsys translate_off
defparam \Product[13]~I .ddio_mode = "none";
defparam \Product[13]~I .ddioinclk_input = "negated_inclk";
defparam \Product[13]~I .dqs_delay_buffer_mode = "none";
defparam \Product[13]~I .dqs_out_mode = "none";
defparam \Product[13]~I .inclk_input = "normal";
defparam \Product[13]~I .input_async_reset = "none";
defparam \Product[13]~I .input_power_up = "low";
defparam \Product[13]~I .input_register_mode = "none";
defparam \Product[13]~I .input_sync_reset = "none";
defparam \Product[13]~I .oe_async_reset = "none";
defparam \Product[13]~I .oe_power_up = "low";
defparam \Product[13]~I .oe_register_mode = "none";
defparam \Product[13]~I .oe_sync_reset = "none";
defparam \Product[13]~I .operation_mode = "output";
defparam \Product[13]~I .output_async_reset = "none";
defparam \Product[13]~I .output_power_up = "low";
defparam \Product[13]~I .output_register_mode = "none";
defparam \Product[13]~I .output_sync_reset = "none";
defparam \Product[13]~I .sim_dqs_delay_increment = 0;
defparam \Product[13]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[13]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \Product[14]~I (
	.datain(RegACC[14]),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[14]));
// synopsys translate_off
defparam \Product[14]~I .ddio_mode = "none";
defparam \Product[14]~I .ddioinclk_input = "negated_inclk";
defparam \Product[14]~I .dqs_delay_buffer_mode = "none";
defparam \Product[14]~I .dqs_out_mode = "none";
defparam \Product[14]~I .inclk_input = "normal";
defparam \Product[14]~I .input_async_reset = "none";
defparam \Product[14]~I .input_power_up = "low";
defparam \Product[14]~I .input_register_mode = "none";
defparam \Product[14]~I .input_sync_reset = "none";
defparam \Product[14]~I .oe_async_reset = "none";
defparam \Product[14]~I .oe_power_up = "low";
defparam \Product[14]~I .oe_register_mode = "none";
defparam \Product[14]~I .oe_sync_reset = "none";
defparam \Product[14]~I .operation_mode = "output";
defparam \Product[14]~I .output_async_reset = "none";
defparam \Product[14]~I .output_power_up = "low";
defparam \Product[14]~I .output_register_mode = "none";
defparam \Product[14]~I .output_sync_reset = "none";
defparam \Product[14]~I .sim_dqs_delay_increment = 0;
defparam \Product[14]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[14]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \Product[15]~I (
	.datain(RegACC[15]),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[15]));
// synopsys translate_off
defparam \Product[15]~I .ddio_mode = "none";
defparam \Product[15]~I .ddioinclk_input = "negated_inclk";
defparam \Product[15]~I .dqs_delay_buffer_mode = "none";
defparam \Product[15]~I .dqs_out_mode = "none";
defparam \Product[15]~I .inclk_input = "normal";
defparam \Product[15]~I .input_async_reset = "none";
defparam \Product[15]~I .input_power_up = "low";
defparam \Product[15]~I .input_register_mode = "none";
defparam \Product[15]~I .input_sync_reset = "none";
defparam \Product[15]~I .oe_async_reset = "none";
defparam \Product[15]~I .oe_power_up = "low";
defparam \Product[15]~I .oe_register_mode = "none";
defparam \Product[15]~I .oe_sync_reset = "none";
defparam \Product[15]~I .operation_mode = "output";
defparam \Product[15]~I .output_async_reset = "none";
defparam \Product[15]~I .output_power_up = "low";
defparam \Product[15]~I .output_register_mode = "none";
defparam \Product[15]~I .output_sync_reset = "none";
defparam \Product[15]~I .sim_dqs_delay_increment = 0;
defparam \Product[15]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[15]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \Product[16]~I (
	.datain(RegACC[16]),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[16]));
// synopsys translate_off
defparam \Product[16]~I .ddio_mode = "none";
defparam \Product[16]~I .ddioinclk_input = "negated_inclk";
defparam \Product[16]~I .dqs_delay_buffer_mode = "none";
defparam \Product[16]~I .dqs_out_mode = "none";
defparam \Product[16]~I .inclk_input = "normal";
defparam \Product[16]~I .input_async_reset = "none";
defparam \Product[16]~I .input_power_up = "low";
defparam \Product[16]~I .input_register_mode = "none";
defparam \Product[16]~I .input_sync_reset = "none";
defparam \Product[16]~I .oe_async_reset = "none";
defparam \Product[16]~I .oe_power_up = "low";
defparam \Product[16]~I .oe_register_mode = "none";
defparam \Product[16]~I .oe_sync_reset = "none";
defparam \Product[16]~I .operation_mode = "output";
defparam \Product[16]~I .output_async_reset = "none";
defparam \Product[16]~I .output_power_up = "low";
defparam \Product[16]~I .output_register_mode = "none";
defparam \Product[16]~I .output_sync_reset = "none";
defparam \Product[16]~I .sim_dqs_delay_increment = 0;
defparam \Product[16]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[16]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \Product[17]~I (
	.datain(RegACC[17]),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[17]));
// synopsys translate_off
defparam \Product[17]~I .ddio_mode = "none";
defparam \Product[17]~I .ddioinclk_input = "negated_inclk";
defparam \Product[17]~I .dqs_delay_buffer_mode = "none";
defparam \Product[17]~I .dqs_out_mode = "none";
defparam \Product[17]~I .inclk_input = "normal";
defparam \Product[17]~I .input_async_reset = "none";
defparam \Product[17]~I .input_power_up = "low";
defparam \Product[17]~I .input_register_mode = "none";
defparam \Product[17]~I .input_sync_reset = "none";
defparam \Product[17]~I .oe_async_reset = "none";
defparam \Product[17]~I .oe_power_up = "low";
defparam \Product[17]~I .oe_register_mode = "none";
defparam \Product[17]~I .oe_sync_reset = "none";
defparam \Product[17]~I .operation_mode = "output";
defparam \Product[17]~I .output_async_reset = "none";
defparam \Product[17]~I .output_power_up = "low";
defparam \Product[17]~I .output_register_mode = "none";
defparam \Product[17]~I .output_sync_reset = "none";
defparam \Product[17]~I .sim_dqs_delay_increment = 0;
defparam \Product[17]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[17]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \Product[18]~I (
	.datain(RegACC[18]),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[18]));
// synopsys translate_off
defparam \Product[18]~I .ddio_mode = "none";
defparam \Product[18]~I .ddioinclk_input = "negated_inclk";
defparam \Product[18]~I .dqs_delay_buffer_mode = "none";
defparam \Product[18]~I .dqs_out_mode = "none";
defparam \Product[18]~I .inclk_input = "normal";
defparam \Product[18]~I .input_async_reset = "none";
defparam \Product[18]~I .input_power_up = "low";
defparam \Product[18]~I .input_register_mode = "none";
defparam \Product[18]~I .input_sync_reset = "none";
defparam \Product[18]~I .oe_async_reset = "none";
defparam \Product[18]~I .oe_power_up = "low";
defparam \Product[18]~I .oe_register_mode = "none";
defparam \Product[18]~I .oe_sync_reset = "none";
defparam \Product[18]~I .operation_mode = "output";
defparam \Product[18]~I .output_async_reset = "none";
defparam \Product[18]~I .output_power_up = "low";
defparam \Product[18]~I .output_register_mode = "none";
defparam \Product[18]~I .output_sync_reset = "none";
defparam \Product[18]~I .sim_dqs_delay_increment = 0;
defparam \Product[18]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[18]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \Product[19]~I (
	.datain(RegACC[19]),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[19]));
// synopsys translate_off
defparam \Product[19]~I .ddio_mode = "none";
defparam \Product[19]~I .ddioinclk_input = "negated_inclk";
defparam \Product[19]~I .dqs_delay_buffer_mode = "none";
defparam \Product[19]~I .dqs_out_mode = "none";
defparam \Product[19]~I .inclk_input = "normal";
defparam \Product[19]~I .input_async_reset = "none";
defparam \Product[19]~I .input_power_up = "low";
defparam \Product[19]~I .input_register_mode = "none";
defparam \Product[19]~I .input_sync_reset = "none";
defparam \Product[19]~I .oe_async_reset = "none";
defparam \Product[19]~I .oe_power_up = "low";
defparam \Product[19]~I .oe_register_mode = "none";
defparam \Product[19]~I .oe_sync_reset = "none";
defparam \Product[19]~I .operation_mode = "output";
defparam \Product[19]~I .output_async_reset = "none";
defparam \Product[19]~I .output_power_up = "low";
defparam \Product[19]~I .output_register_mode = "none";
defparam \Product[19]~I .output_sync_reset = "none";
defparam \Product[19]~I .sim_dqs_delay_increment = 0;
defparam \Product[19]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[19]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \Product[20]~I (
	.datain(RegACC[20]),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[20]));
// synopsys translate_off
defparam \Product[20]~I .ddio_mode = "none";
defparam \Product[20]~I .ddioinclk_input = "negated_inclk";
defparam \Product[20]~I .dqs_delay_buffer_mode = "none";
defparam \Product[20]~I .dqs_out_mode = "none";
defparam \Product[20]~I .inclk_input = "normal";
defparam \Product[20]~I .input_async_reset = "none";
defparam \Product[20]~I .input_power_up = "low";
defparam \Product[20]~I .input_register_mode = "none";
defparam \Product[20]~I .input_sync_reset = "none";
defparam \Product[20]~I .oe_async_reset = "none";
defparam \Product[20]~I .oe_power_up = "low";
defparam \Product[20]~I .oe_register_mode = "none";
defparam \Product[20]~I .oe_sync_reset = "none";
defparam \Product[20]~I .operation_mode = "output";
defparam \Product[20]~I .output_async_reset = "none";
defparam \Product[20]~I .output_power_up = "low";
defparam \Product[20]~I .output_register_mode = "none";
defparam \Product[20]~I .output_sync_reset = "none";
defparam \Product[20]~I .sim_dqs_delay_increment = 0;
defparam \Product[20]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[20]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \Product[21]~I (
	.datain(RegACC[21]),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[21]));
// synopsys translate_off
defparam \Product[21]~I .ddio_mode = "none";
defparam \Product[21]~I .ddioinclk_input = "negated_inclk";
defparam \Product[21]~I .dqs_delay_buffer_mode = "none";
defparam \Product[21]~I .dqs_out_mode = "none";
defparam \Product[21]~I .inclk_input = "normal";
defparam \Product[21]~I .input_async_reset = "none";
defparam \Product[21]~I .input_power_up = "low";
defparam \Product[21]~I .input_register_mode = "none";
defparam \Product[21]~I .input_sync_reset = "none";
defparam \Product[21]~I .oe_async_reset = "none";
defparam \Product[21]~I .oe_power_up = "low";
defparam \Product[21]~I .oe_register_mode = "none";
defparam \Product[21]~I .oe_sync_reset = "none";
defparam \Product[21]~I .operation_mode = "output";
defparam \Product[21]~I .output_async_reset = "none";
defparam \Product[21]~I .output_power_up = "low";
defparam \Product[21]~I .output_register_mode = "none";
defparam \Product[21]~I .output_sync_reset = "none";
defparam \Product[21]~I .sim_dqs_delay_increment = 0;
defparam \Product[21]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[21]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \Product[22]~I (
	.datain(RegACC[22]),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[22]));
// synopsys translate_off
defparam \Product[22]~I .ddio_mode = "none";
defparam \Product[22]~I .ddioinclk_input = "negated_inclk";
defparam \Product[22]~I .dqs_delay_buffer_mode = "none";
defparam \Product[22]~I .dqs_out_mode = "none";
defparam \Product[22]~I .inclk_input = "normal";
defparam \Product[22]~I .input_async_reset = "none";
defparam \Product[22]~I .input_power_up = "low";
defparam \Product[22]~I .input_register_mode = "none";
defparam \Product[22]~I .input_sync_reset = "none";
defparam \Product[22]~I .oe_async_reset = "none";
defparam \Product[22]~I .oe_power_up = "low";
defparam \Product[22]~I .oe_register_mode = "none";
defparam \Product[22]~I .oe_sync_reset = "none";
defparam \Product[22]~I .operation_mode = "output";
defparam \Product[22]~I .output_async_reset = "none";
defparam \Product[22]~I .output_power_up = "low";
defparam \Product[22]~I .output_register_mode = "none";
defparam \Product[22]~I .output_sync_reset = "none";
defparam \Product[22]~I .sim_dqs_delay_increment = 0;
defparam \Product[22]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[22]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \Product[23]~I (
	.datain(RegACC[23]),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[23]));
// synopsys translate_off
defparam \Product[23]~I .ddio_mode = "none";
defparam \Product[23]~I .ddioinclk_input = "negated_inclk";
defparam \Product[23]~I .dqs_delay_buffer_mode = "none";
defparam \Product[23]~I .dqs_out_mode = "none";
defparam \Product[23]~I .inclk_input = "normal";
defparam \Product[23]~I .input_async_reset = "none";
defparam \Product[23]~I .input_power_up = "low";
defparam \Product[23]~I .input_register_mode = "none";
defparam \Product[23]~I .input_sync_reset = "none";
defparam \Product[23]~I .oe_async_reset = "none";
defparam \Product[23]~I .oe_power_up = "low";
defparam \Product[23]~I .oe_register_mode = "none";
defparam \Product[23]~I .oe_sync_reset = "none";
defparam \Product[23]~I .operation_mode = "output";
defparam \Product[23]~I .output_async_reset = "none";
defparam \Product[23]~I .output_power_up = "low";
defparam \Product[23]~I .output_register_mode = "none";
defparam \Product[23]~I .output_sync_reset = "none";
defparam \Product[23]~I .sim_dqs_delay_increment = 0;
defparam \Product[23]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[23]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \Product[24]~I (
	.datain(RegACC[24]),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[24]));
// synopsys translate_off
defparam \Product[24]~I .ddio_mode = "none";
defparam \Product[24]~I .ddioinclk_input = "negated_inclk";
defparam \Product[24]~I .dqs_delay_buffer_mode = "none";
defparam \Product[24]~I .dqs_out_mode = "none";
defparam \Product[24]~I .inclk_input = "normal";
defparam \Product[24]~I .input_async_reset = "none";
defparam \Product[24]~I .input_power_up = "low";
defparam \Product[24]~I .input_register_mode = "none";
defparam \Product[24]~I .input_sync_reset = "none";
defparam \Product[24]~I .oe_async_reset = "none";
defparam \Product[24]~I .oe_power_up = "low";
defparam \Product[24]~I .oe_register_mode = "none";
defparam \Product[24]~I .oe_sync_reset = "none";
defparam \Product[24]~I .operation_mode = "output";
defparam \Product[24]~I .output_async_reset = "none";
defparam \Product[24]~I .output_power_up = "low";
defparam \Product[24]~I .output_register_mode = "none";
defparam \Product[24]~I .output_sync_reset = "none";
defparam \Product[24]~I .sim_dqs_delay_increment = 0;
defparam \Product[24]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[24]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \Product[25]~I (
	.datain(RegACC[25]),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[25]));
// synopsys translate_off
defparam \Product[25]~I .ddio_mode = "none";
defparam \Product[25]~I .ddioinclk_input = "negated_inclk";
defparam \Product[25]~I .dqs_delay_buffer_mode = "none";
defparam \Product[25]~I .dqs_out_mode = "none";
defparam \Product[25]~I .inclk_input = "normal";
defparam \Product[25]~I .input_async_reset = "none";
defparam \Product[25]~I .input_power_up = "low";
defparam \Product[25]~I .input_register_mode = "none";
defparam \Product[25]~I .input_sync_reset = "none";
defparam \Product[25]~I .oe_async_reset = "none";
defparam \Product[25]~I .oe_power_up = "low";
defparam \Product[25]~I .oe_register_mode = "none";
defparam \Product[25]~I .oe_sync_reset = "none";
defparam \Product[25]~I .operation_mode = "output";
defparam \Product[25]~I .output_async_reset = "none";
defparam \Product[25]~I .output_power_up = "low";
defparam \Product[25]~I .output_register_mode = "none";
defparam \Product[25]~I .output_sync_reset = "none";
defparam \Product[25]~I .sim_dqs_delay_increment = 0;
defparam \Product[25]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[25]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \Product[26]~I (
	.datain(RegACC[26]),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[26]));
// synopsys translate_off
defparam \Product[26]~I .ddio_mode = "none";
defparam \Product[26]~I .ddioinclk_input = "negated_inclk";
defparam \Product[26]~I .dqs_delay_buffer_mode = "none";
defparam \Product[26]~I .dqs_out_mode = "none";
defparam \Product[26]~I .inclk_input = "normal";
defparam \Product[26]~I .input_async_reset = "none";
defparam \Product[26]~I .input_power_up = "low";
defparam \Product[26]~I .input_register_mode = "none";
defparam \Product[26]~I .input_sync_reset = "none";
defparam \Product[26]~I .oe_async_reset = "none";
defparam \Product[26]~I .oe_power_up = "low";
defparam \Product[26]~I .oe_register_mode = "none";
defparam \Product[26]~I .oe_sync_reset = "none";
defparam \Product[26]~I .operation_mode = "output";
defparam \Product[26]~I .output_async_reset = "none";
defparam \Product[26]~I .output_power_up = "low";
defparam \Product[26]~I .output_register_mode = "none";
defparam \Product[26]~I .output_sync_reset = "none";
defparam \Product[26]~I .sim_dqs_delay_increment = 0;
defparam \Product[26]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[26]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_Y8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \Product[27]~I (
	.datain(RegACC[27]),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[27]));
// synopsys translate_off
defparam \Product[27]~I .ddio_mode = "none";
defparam \Product[27]~I .ddioinclk_input = "negated_inclk";
defparam \Product[27]~I .dqs_delay_buffer_mode = "none";
defparam \Product[27]~I .dqs_out_mode = "none";
defparam \Product[27]~I .inclk_input = "normal";
defparam \Product[27]~I .input_async_reset = "none";
defparam \Product[27]~I .input_power_up = "low";
defparam \Product[27]~I .input_register_mode = "none";
defparam \Product[27]~I .input_sync_reset = "none";
defparam \Product[27]~I .oe_async_reset = "none";
defparam \Product[27]~I .oe_power_up = "low";
defparam \Product[27]~I .oe_register_mode = "none";
defparam \Product[27]~I .oe_sync_reset = "none";
defparam \Product[27]~I .operation_mode = "output";
defparam \Product[27]~I .output_async_reset = "none";
defparam \Product[27]~I .output_power_up = "low";
defparam \Product[27]~I .output_register_mode = "none";
defparam \Product[27]~I .output_sync_reset = "none";
defparam \Product[27]~I .sim_dqs_delay_increment = 0;
defparam \Product[27]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[27]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \Product[28]~I (
	.datain(RegACC[28]),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[28]));
// synopsys translate_off
defparam \Product[28]~I .ddio_mode = "none";
defparam \Product[28]~I .ddioinclk_input = "negated_inclk";
defparam \Product[28]~I .dqs_delay_buffer_mode = "none";
defparam \Product[28]~I .dqs_out_mode = "none";
defparam \Product[28]~I .inclk_input = "normal";
defparam \Product[28]~I .input_async_reset = "none";
defparam \Product[28]~I .input_power_up = "low";
defparam \Product[28]~I .input_register_mode = "none";
defparam \Product[28]~I .input_sync_reset = "none";
defparam \Product[28]~I .oe_async_reset = "none";
defparam \Product[28]~I .oe_power_up = "low";
defparam \Product[28]~I .oe_register_mode = "none";
defparam \Product[28]~I .oe_sync_reset = "none";
defparam \Product[28]~I .operation_mode = "output";
defparam \Product[28]~I .output_async_reset = "none";
defparam \Product[28]~I .output_power_up = "low";
defparam \Product[28]~I .output_register_mode = "none";
defparam \Product[28]~I .output_sync_reset = "none";
defparam \Product[28]~I .sim_dqs_delay_increment = 0;
defparam \Product[28]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[28]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \Product[29]~I (
	.datain(RegACC[29]),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[29]));
// synopsys translate_off
defparam \Product[29]~I .ddio_mode = "none";
defparam \Product[29]~I .ddioinclk_input = "negated_inclk";
defparam \Product[29]~I .dqs_delay_buffer_mode = "none";
defparam \Product[29]~I .dqs_out_mode = "none";
defparam \Product[29]~I .inclk_input = "normal";
defparam \Product[29]~I .input_async_reset = "none";
defparam \Product[29]~I .input_power_up = "low";
defparam \Product[29]~I .input_register_mode = "none";
defparam \Product[29]~I .input_sync_reset = "none";
defparam \Product[29]~I .oe_async_reset = "none";
defparam \Product[29]~I .oe_power_up = "low";
defparam \Product[29]~I .oe_register_mode = "none";
defparam \Product[29]~I .oe_sync_reset = "none";
defparam \Product[29]~I .operation_mode = "output";
defparam \Product[29]~I .output_async_reset = "none";
defparam \Product[29]~I .output_power_up = "low";
defparam \Product[29]~I .output_register_mode = "none";
defparam \Product[29]~I .output_sync_reset = "none";
defparam \Product[29]~I .sim_dqs_delay_increment = 0;
defparam \Product[29]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[29]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \Product[30]~I (
	.datain(RegACC[30]),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[30]));
// synopsys translate_off
defparam \Product[30]~I .ddio_mode = "none";
defparam \Product[30]~I .ddioinclk_input = "negated_inclk";
defparam \Product[30]~I .dqs_delay_buffer_mode = "none";
defparam \Product[30]~I .dqs_out_mode = "none";
defparam \Product[30]~I .inclk_input = "normal";
defparam \Product[30]~I .input_async_reset = "none";
defparam \Product[30]~I .input_power_up = "low";
defparam \Product[30]~I .input_register_mode = "none";
defparam \Product[30]~I .input_sync_reset = "none";
defparam \Product[30]~I .oe_async_reset = "none";
defparam \Product[30]~I .oe_power_up = "low";
defparam \Product[30]~I .oe_register_mode = "none";
defparam \Product[30]~I .oe_sync_reset = "none";
defparam \Product[30]~I .operation_mode = "output";
defparam \Product[30]~I .output_async_reset = "none";
defparam \Product[30]~I .output_power_up = "low";
defparam \Product[30]~I .output_register_mode = "none";
defparam \Product[30]~I .output_sync_reset = "none";
defparam \Product[30]~I .sim_dqs_delay_increment = 0;
defparam \Product[30]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[30]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \Product[31]~I (
	.datain(RegACC[31]),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[31]));
// synopsys translate_off
defparam \Product[31]~I .ddio_mode = "none";
defparam \Product[31]~I .ddioinclk_input = "negated_inclk";
defparam \Product[31]~I .dqs_delay_buffer_mode = "none";
defparam \Product[31]~I .dqs_out_mode = "none";
defparam \Product[31]~I .inclk_input = "normal";
defparam \Product[31]~I .input_async_reset = "none";
defparam \Product[31]~I .input_power_up = "low";
defparam \Product[31]~I .input_register_mode = "none";
defparam \Product[31]~I .input_sync_reset = "none";
defparam \Product[31]~I .oe_async_reset = "none";
defparam \Product[31]~I .oe_power_up = "low";
defparam \Product[31]~I .oe_register_mode = "none";
defparam \Product[31]~I .oe_sync_reset = "none";
defparam \Product[31]~I .operation_mode = "output";
defparam \Product[31]~I .output_async_reset = "none";
defparam \Product[31]~I .output_power_up = "low";
defparam \Product[31]~I .output_register_mode = "none";
defparam \Product[31]~I .output_sync_reset = "none";
defparam \Product[31]~I .sim_dqs_delay_increment = 0;
defparam \Product[31]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[31]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

endmodule
