{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635548603230 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635548603230 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 29 18:03:23 2021 " "Processing started: Fri Oct 29 18:03:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635548603230 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635548603230 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HardwareAccelerator -c HardwareAccelerator " "Command: quartus_map --read_settings_files=on --write_settings_files=off HardwareAccelerator -c HardwareAccelerator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635548603230 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1635548603637 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1635548603638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/CONFI_REGS.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/CONFI_REGS.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONFI_REGS " "Found entity 1: CONFI_REGS" {  } { { "../rtl/CONFI_REGS.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/CONFI_REGS.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635548612571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635548612571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/ACCELERATOR_AVALON_INTERFACE.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/ACCELERATOR_AVALON_INTERFACE.v" { { "Info" "ISGN_ENTITY_NAME" "1 ACCELERATOR_AVALON_INTERFACE " "Found entity 1: ACCELERATOR_AVALON_INTERFACE" {  } { { "../rtl/ACCELERATOR_AVALON_INTERFACE.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/ACCELERATOR_AVALON_INTERFACE.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635548612572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635548612572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/FCLOCK.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/FCLOCK.v" { { "Info" "ISGN_ENTITY_NAME" "1 FCLOCK " "Found entity 1: FCLOCK" {  } { { "../rtl/FCLOCK.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/FCLOCK.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635548612573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635548612573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/WREG.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/WREG.v" { { "Info" "ISGN_ENTITY_NAME" "1 WREG " "Found entity 1: WREG" {  } { { "../rtl/WREG.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/WREG.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635548612573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635548612573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/STRIDE_CLEAR.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/STRIDE_CLEAR.v" { { "Info" "ISGN_ENTITY_NAME" "1 STRIDE_CLEAR " "Found entity 1: STRIDE_CLEAR" {  } { { "../rtl/STRIDE_CLEAR.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/STRIDE_CLEAR.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635548612574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635548612574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/SIMPLE_COUNTER.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/SIMPLE_COUNTER.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIMPLE_COUNTER " "Found entity 1: SIMPLE_COUNTER" {  } { { "../rtl/SIMPLE_COUNTER.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/SIMPLE_COUNTER.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635548612575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635548612575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/RBUS_STATEMACHINE.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/RBUS_STATEMACHINE.v" { { "Info" "ISGN_ENTITY_NAME" "1 RBUS_STATEMACHINE " "Found entity 1: RBUS_STATEMACHINE" {  } { { "../rtl/RBUS_STATEMACHINE.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/RBUS_STATEMACHINE.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635548612575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635548612575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/RBUS.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/RBUS.v" { { "Info" "ISGN_ENTITY_NAME" "1 RBUS " "Found entity 1: RBUS" {  } { { "../rtl/RBUS.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/RBUS.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635548612576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635548612576 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "RAM_SIM.v(84) " "Verilog HDL warning at RAM_SIM.v(84): extended using \"x\" or \"z\"" {  } { { "../rtl/RAM_SIM.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/RAM_SIM.v" 84 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1635548612577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/RAM_SIM.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/RAM_SIM.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_SIM " "Found entity 1: RAM_SIM" {  } { { "../rtl/RAM_SIM.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/RAM_SIM.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635548612577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635548612577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/RAM.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../rtl/RAM.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/RAM.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635548612578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635548612578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/PEDC_STATEMACHINE.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/PEDC_STATEMACHINE.v" { { "Info" "ISGN_ENTITY_NAME" "1 PEDC_STATEMACHINE " "Found entity 1: PEDC_STATEMACHINE" {  } { { "../rtl/PEDC_STATEMACHINE.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/PEDC_STATEMACHINE.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635548612579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635548612579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/PEDC.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/PEDC.v" { { "Info" "ISGN_ENTITY_NAME" "1 PEDC " "Found entity 1: PEDC" {  } { { "../rtl/PEDC.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/PEDC.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635548612579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635548612579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/PE.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/PE.v" { { "Info" "ISGN_ENTITY_NAME" "1 PE " "Found entity 1: PE" {  } { { "../rtl/PE.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/PE.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635548612580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635548612580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/OWMC_STATEMACHINE.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/OWMC_STATEMACHINE.v" { { "Info" "ISGN_ENTITY_NAME" "1 OWMC_STATEMACHINE " "Found entity 1: OWMC_STATEMACHINE" {  } { { "../rtl/OWMC_STATEMACHINE.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/OWMC_STATEMACHINE.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635548612581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635548612581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/OWMC.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/OWMC.v" { { "Info" "ISGN_ENTITY_NAME" "1 OWMC " "Found entity 1: OWMC" {  } { { "../rtl/OWMC.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/OWMC.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635548612581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635548612581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/OUT_REG.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/OUT_REG.v" { { "Info" "ISGN_ENTITY_NAME" "1 OUT_REG " "Found entity 1: OUT_REG" {  } { { "../rtl/OUT_REG.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/OUT_REG.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635548612582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635548612582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/ONEDCONV_STATEMACHINE.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/ONEDCONV_STATEMACHINE.v" { { "Info" "ISGN_ENTITY_NAME" "1 ONEDCONV_STATEMACHINE " "Found entity 1: ONEDCONV_STATEMACHINE" {  } { { "../rtl/ONEDCONV_STATEMACHINE.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/ONEDCONV_STATEMACHINE.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635548612583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635548612583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/ONEDCONV_SET_EN.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/ONEDCONV_SET_EN.v" { { "Info" "ISGN_ENTITY_NAME" "1 ONEDCONV_SET_EN " "Found entity 1: ONEDCONV_SET_EN" {  } { { "../rtl/ONEDCONV_SET_EN.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/ONEDCONV_SET_EN.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635548612583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635548612583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/ONEDCONV_OEN.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/ONEDCONV_OEN.v" { { "Info" "ISGN_ENTITY_NAME" "1 ONEDCONV_OEN " "Found entity 1: ONEDCONV_OEN" {  } { { "../rtl/ONEDCONV_OEN.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/ONEDCONV_OEN.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635548612584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635548612584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/ONEDCONV.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/ONEDCONV.v" { { "Info" "ISGN_ENTITY_NAME" "1 ONEDCONV " "Found entity 1: ONEDCONV" {  } { { "../rtl/ONEDCONV.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/ONEDCONV.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635548612585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635548612585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/OMDC_STATEMACHINE.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/OMDC_STATEMACHINE.v" { { "Info" "ISGN_ENTITY_NAME" "1 OMDC_STATEMACHINE " "Found entity 1: OMDC_STATEMACHINE" {  } { { "../rtl/OMDC_STATEMACHINE.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/OMDC_STATEMACHINE.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635548612586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635548612586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/OMDC.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/OMDC.v" { { "Info" "ISGN_ENTITY_NAME" "1 OMDC " "Found entity 1: OMDC" {  } { { "../rtl/OMDC.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/OMDC.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635548612587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635548612587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/OFMI_STATEMACHINE.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/OFMI_STATEMACHINE.v" { { "Info" "ISGN_ENTITY_NAME" "1 OFMI_STATEMACHINE " "Found entity 1: OFMI_STATEMACHINE" {  } { { "../rtl/OFMI_STATEMACHINE.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/OFMI_STATEMACHINE.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635548612588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635548612588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/OFMI.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/OFMI.v" { { "Info" "ISGN_ENTITY_NAME" "1 OFMI " "Found entity 1: OFMI" {  } { { "../rtl/OFMI.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/OFMI.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635548612589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635548612589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/OFFSET_ADDER.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/OFFSET_ADDER.v" { { "Info" "ISGN_ENTITY_NAME" "1 OFFSET_ADDER " "Found entity 1: OFFSET_ADDER" {  } { { "../rtl/OFFSET_ADDER.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/OFFSET_ADDER.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635548612589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635548612589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/MUXDC_STATEMACHINE.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/MUXDC_STATEMACHINE.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUXDC_STATEMACHINE " "Found entity 1: MUXDC_STATEMACHINE" {  } { { "../rtl/MUXDC_STATEMACHINE.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/MUXDC_STATEMACHINE.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635548612590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635548612590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/MUXDC.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/MUXDC.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUXDC " "Found entity 1: MUXDC" {  } { { "../rtl/MUXDC.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/MUXDC.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635548612591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635548612591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/MUX_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/MUX_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_2_1 " "Found entity 1: MUX_2_1" {  } { { "../rtl/MUX_2_1.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/MUX_2_1.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635548612591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635548612591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/MUX169.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/MUX169.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_169 " "Found entity 1: MUX_169" {  } { { "../rtl/MUX169.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/MUX169.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635548612592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635548612592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/MEMORIES_CHANNEL.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/MEMORIES_CHANNEL.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEMORIES_CHANNEL " "Found entity 1: MEMORIES_CHANNEL" {  } { { "../rtl/MEMORIES_CHANNEL.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/MEMORIES_CHANNEL.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635548612593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635548612593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/MEMCH_STATEMACHINE.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/MEMCH_STATEMACHINE.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEMCH_STATEMACHINE " "Found entity 1: MEMCH_STATEMACHINE" {  } { { "../rtl/MEMCH_STATEMACHINE.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/MEMCH_STATEMACHINE.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635548612593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635548612593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/MAIN_STM.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/MAIN_STM.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAIN_STM " "Found entity 1: MAIN_STM" {  } { { "../rtl/MAIN_STM.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/MAIN_STM.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635548612595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635548612595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/FIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "../rtl/FIFO.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/FIFO.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635548612595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635548612595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/DEMUX_169.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/DEMUX_169.v" { { "Info" "ISGN_ENTITY_NAME" "1 DEMUX_169 " "Found entity 1: DEMUX_169" {  } { { "../rtl/DEMUX_169.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/DEMUX_169.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635548612597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635548612597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/DEMUX_1_3.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/DEMUX_1_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 DEMUX_1_3 " "Found entity 1: DEMUX_1_3" {  } { { "../rtl/DEMUX_1_3.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/DEMUX_1_3.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635548612597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635548612597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/DEMUX_1_2.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/DEMUX_1_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DEMUX_1_2 " "Found entity 1: DEMUX_1_2" {  } { { "../rtl/DEMUX_1_2.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/DEMUX_1_2.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635548612598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635548612598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/COUNTER_POS.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/COUNTER_POS.v" { { "Info" "ISGN_ENTITY_NAME" "1 COUNTER_POS " "Found entity 1: COUNTER_POS" {  } { { "../rtl/COUNTER_POS.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/COUNTER_POS.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635548612598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635548612598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/COUNTER_OFFSET_POS.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/COUNTER_OFFSET_POS.v" { { "Info" "ISGN_ENTITY_NAME" "1 COUNTER_OFFSET_POS " "Found entity 1: COUNTER_OFFSET_POS" {  } { { "../rtl/COUNTER_OFFSET_POS.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/COUNTER_OFFSET_POS.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635548612599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635548612599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/COUNTER_OFFSET_NEG.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/COUNTER_OFFSET_NEG.v" { { "Info" "ISGN_ENTITY_NAME" "1 COUNTER_OFFSET_NEG " "Found entity 1: COUNTER_OFFSET_NEG" {  } { { "../rtl/COUNTER_OFFSET_NEG.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/COUNTER_OFFSET_NEG.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635548612600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635548612600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/COUNTER_NEXT_ROW.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/COUNTER_NEXT_ROW.v" { { "Info" "ISGN_ENTITY_NAME" "1 COUNTER_NEXT_ROW " "Found entity 1: COUNTER_NEXT_ROW" {  } { { "../rtl/COUNTER_NEXT_ROW.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/COUNTER_NEXT_ROW.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635548612600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635548612600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/COUNTER_NEG.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/COUNTER_NEG.v" { { "Info" "ISGN_ENTITY_NAME" "1 COUNTER_NEG " "Found entity 1: COUNTER_NEG" {  } { { "../rtl/COUNTER_NEG.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/COUNTER_NEG.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635548612601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635548612601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/COUNTER_LOAD_NEG.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/COUNTER_LOAD_NEG.v" { { "Info" "ISGN_ENTITY_NAME" "1 COUNTER_LOAD_NEG " "Found entity 1: COUNTER_LOAD_NEG" {  } { { "../rtl/COUNTER_LOAD_NEG.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/COUNTER_LOAD_NEG.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635548612602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635548612602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/COUNTER_CH.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/COUNTER_CH.v" { { "Info" "ISGN_ENTITY_NAME" "1 COUNTER_CH " "Found entity 1: COUNTER_CH" {  } { { "../rtl/COUNTER_CH.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/COUNTER_CH.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635548612602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635548612602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/CONV_SELECTOR.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/CONV_SELECTOR.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONV_SELECTOR " "Found entity 1: CONV_SELECTOR" {  } { { "../rtl/CONV_SELECTOR.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/CONV_SELECTOR.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635548612603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635548612603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/CHANNEL_MEM.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/CHANNEL_MEM.v" { { "Info" "ISGN_ENTITY_NAME" "1 CHANNEL_MEM " "Found entity 1: CHANNEL_MEM" {  } { { "../rtl/CHANNEL_MEM.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/CHANNEL_MEM.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635548612604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635548612604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/CALC_UNIT.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/CALC_UNIT.v" { { "Info" "ISGN_ENTITY_NAME" "1 CALC_UNIT " "Found entity 1: CALC_UNIT" {  } { { "../rtl/CALC_UNIT.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/CALC_UNIT.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635548612604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635548612604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/ADDER_STATEMACHINE.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/ADDER_STATEMACHINE.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER_STATEMACHINE " "Found entity 1: ADDER_STATEMACHINE" {  } { { "../rtl/ADDER_STATEMACHINE.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/ADDER_STATEMACHINE.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635548612605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635548612605 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADDER_Out Adder_out ADDER.v(54) " "Verilog HDL Declaration information at ADDER.v(54): object \"ADDER_Out\" differs only in case from object \"Adder_out\" in the same scope" {  } { { "../rtl/ADDER.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/ADDER.v" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1635548612606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/ADDER.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/ADDER.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER " "Found entity 1: ADDER" {  } { { "../rtl/ADDER.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/ADDER.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635548612606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635548612606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/ACCELERATOR.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/ACCELERATOR.v" { { "Info" "ISGN_ENTITY_NAME" "1 ACCELERATOR " "Found entity 1: ACCELERATOR" {  } { { "../rtl/ACCELERATOR.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/ACCELERATOR.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635548612610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635548612610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/testbench/ACC_AVALON_INTERFACE_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/testbench/ACC_AVALON_INTERFACE_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ACC_AVALON_INTERFACE_tb " "Found entity 1: ACC_AVALON_INTERFACE_tb" {  } { { "../testbench/ACC_AVALON_INTERFACE_tb.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/testbench/ACC_AVALON_INTERFACE_tb.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635548612611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635548612611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/SET_CLR.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/SET_CLR.v" { { "Info" "ISGN_ENTITY_NAME" "1 SET_CLR " "Found entity 1: SET_CLR" {  } { { "../rtl/SET_CLR.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/SET_CLR.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635548612612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635548612612 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Reg_Addr_Offset CONFI_REGS.v(123) " "Verilog HDL error at CONFI_REGS.v(123): object \"Reg_Addr_Offset\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../rtl/CONFI_REGS.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/CONFI_REGS.v" 123 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1635548612612 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Reg_If_Rows CONFI_REGS.v(124) " "Verilog HDL error at CONFI_REGS.v(124): object \"Reg_If_Rows\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../rtl/CONFI_REGS.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/CONFI_REGS.v" 124 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1635548612612 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Reg_If_Colums CONFI_REGS.v(125) " "Verilog HDL error at CONFI_REGS.v(125): object \"Reg_If_Colums\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../rtl/CONFI_REGS.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/CONFI_REGS.v" 125 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1635548612613 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Reg_If_Channels CONFI_REGS.v(126) " "Verilog HDL error at CONFI_REGS.v(126): object \"Reg_If_Channels\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../rtl/CONFI_REGS.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/CONFI_REGS.v" 126 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1635548612613 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Reg_W_Rows CONFI_REGS.v(127) " "Verilog HDL error at CONFI_REGS.v(127): object \"Reg_W_Rows\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../rtl/CONFI_REGS.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/CONFI_REGS.v" 127 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1635548612613 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Reg_W_Colums CONFI_REGS.v(128) " "Verilog HDL error at CONFI_REGS.v(128): object \"Reg_W_Colums\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../rtl/CONFI_REGS.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/CONFI_REGS.v" 128 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1635548612613 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Reg_W_Channels CONFI_REGS.v(129) " "Verilog HDL error at CONFI_REGS.v(129): object \"Reg_W_Channels\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../rtl/CONFI_REGS.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/CONFI_REGS.v" 129 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1635548612613 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Reg_Of_Rows CONFI_REGS.v(130) " "Verilog HDL error at CONFI_REGS.v(130): object \"Reg_Of_Rows\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../rtl/CONFI_REGS.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/CONFI_REGS.v" 130 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1635548612613 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Reg_Of_Colums CONFI_REGS.v(131) " "Verilog HDL error at CONFI_REGS.v(131): object \"Reg_Of_Colums\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../rtl/CONFI_REGS.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/CONFI_REGS.v" 131 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1635548612613 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Reg_Stride CONFI_REGS.v(132) " "Verilog HDL error at CONFI_REGS.v(132): object \"Reg_Stride\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../rtl/CONFI_REGS.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/CONFI_REGS.v" 132 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1635548612613 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/synthesis/output_files/HardwareAccelerator.map.smsg " "Generated suppressed messages file /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/synthesis/output_files/HardwareAccelerator.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635548612628 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "441 " "Peak virtual memory: 441 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635548612665 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 29 18:03:32 2021 " "Processing ended: Fri Oct 29 18:03:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635548612665 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635548612665 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635548612665 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635548612665 ""}
