
===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 124 unannotated drivers.
 cbx_1__1_.mux_top_ipin_0.mux_l2_in_3__405/LO
 cbx_1__1_.mux_top_ipin_1.mux_l2_in_3__406/LO
 cbx_1__1_.mux_top_ipin_10.mux_l2_in_3__407/LO
 cbx_1__1_.mux_top_ipin_11.mux_l2_in_3__408/LO
 cbx_1__1_.mux_top_ipin_12.mux_l2_in_3__409/LO
 cbx_1__1_.mux_top_ipin_13.mux_l2_in_3__410/LO
 cbx_1__1_.mux_top_ipin_14.mux_l2_in_3__411/LO
 cbx_1__1_.mux_top_ipin_15.mux_l2_in_3__412/LO
 cbx_1__1_.mux_top_ipin_2.mux_l2_in_3__413/LO
 cbx_1__1_.mux_top_ipin_3.mux_l2_in_3__290/LO
 cbx_1__1_.mux_top_ipin_4.mux_l2_in_3__291/LO
 cbx_1__1_.mux_top_ipin_5.mux_l2_in_3__292/LO
 cbx_1__1_.mux_top_ipin_6.mux_l2_in_3__293/LO
 cbx_1__1_.mux_top_ipin_7.mux_l2_in_3__294/LO
 cbx_1__1_.mux_top_ipin_8.mux_l2_in_3__295/LO
 cbx_1__1_.mux_top_ipin_9.mux_l2_in_3__296/LO
 cby_1__1_.mux_right_ipin_0.mux_l2_in_3__297/LO
 cby_1__1_.mux_right_ipin_1.mux_l2_in_3__298/LO
 cby_1__1_.mux_right_ipin_10.mux_l2_in_3__299/LO
 cby_1__1_.mux_right_ipin_11.mux_l2_in_3__300/LO
 cby_1__1_.mux_right_ipin_12.mux_l2_in_3__301/LO
 cby_1__1_.mux_right_ipin_13.mux_l2_in_3__302/LO
 cby_1__1_.mux_right_ipin_14.mux_l2_in_3__303/LO
 cby_1__1_.mux_right_ipin_15.mux_l2_in_3__304/LO
 cby_1__1_.mux_right_ipin_2.mux_l2_in_3__305/LO
 cby_1__1_.mux_right_ipin_3.mux_l2_in_3__306/LO
 cby_1__1_.mux_right_ipin_4.mux_l2_in_3__307/LO
 cby_1__1_.mux_right_ipin_5.mux_l2_in_3__308/LO
 cby_1__1_.mux_right_ipin_6.mux_l2_in_3__309/LO
 cby_1__1_.mux_right_ipin_7.mux_l2_in_3__310/LO
 cby_1__1_.mux_right_ipin_8.mux_l2_in_3__311/LO
 cby_1__1_.mux_right_ipin_9.mux_l2_in_3__312/LO
 grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.mux_l2_in_0__313/LO
 grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_lut4_0_in_2.mux_l2_in_0__314/LO
 grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.mux_l2_in_0__315/LO
 grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.mux_l2_in_0__316/LO
 grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_0_D_0.mux_l2_in_0__317/LO
 grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_1_D_0.mux_l2_in_0__318/LO
 grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.mux_l2_in_0__319/LO
 grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_lut4_0_in_2.mux_l2_in_0__320/LO
 grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.mux_l2_in_0__321/LO
 grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.mux_l2_in_0__322/LO
 grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_0_D_0.mux_l2_in_0__323/LO
 grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_1_D_0.mux_l2_in_0__324/LO
 grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.mux_l2_in_0__325/LO
 grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_lut4_0_in_2.mux_l2_in_0__326/LO
 grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.mux_l2_in_0__327/LO
 grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.mux_l2_in_0__328/LO
 grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_0_D_0.mux_l2_in_0__329/LO
 grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_1_D_0.mux_l2_in_0__330/LO
 grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.mux_l2_in_0__331/LO
 grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_lut4_0_in_2.mux_l2_in_0__332/LO
 grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.mux_l2_in_0__333/LO
 grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.mux_l2_in_0__334/LO
 grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_0_D_0.mux_l2_in_0__335/LO
 grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_1_D_0.mux_l2_in_0__336/LO
 grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.mux_l2_in_0__337/LO
 grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_lut4_0_in_2.mux_l2_in_0__338/LO
 grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.mux_l2_in_0__339/LO
 grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.mux_l2_in_0__340/LO
 grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_0_D_0.mux_l2_in_0__341/LO
 grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_1_D_0.mux_l2_in_0__342/LO
 grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.mux_l2_in_0__343/LO
 grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_lut4_0_in_2.mux_l2_in_0__344/LO
 grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.mux_l2_in_0__345/LO
 grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.mux_l2_in_0__346/LO
 grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_0_D_0.mux_l2_in_0__347/LO
 grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_1_D_0.mux_l2_in_0__348/LO
 grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.mux_l2_in_0__349/LO
 grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_lut4_0_in_2.mux_l2_in_0__350/LO
 grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.mux_l2_in_0__351/LO
 grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.mux_l2_in_0__352/LO
 grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_0_D_0.mux_l2_in_0__353/LO
 grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_1_D_0.mux_l2_in_0__354/LO
 grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.mux_l2_in_0__355/LO
 grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_lut4_0_in_2.mux_l2_in_0__356/LO
 grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.mux_l2_in_0__357/LO
 grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.mux_l2_in_0__358/LO
 grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_0_D_0.mux_l2_in_0__359/LO
 grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_1_D_0.mux_l2_in_0__360/LO
 sb_1__1_.mux_bottom_track_1.mux_l2_in_3__361/LO
 sb_1__1_.mux_bottom_track_11.mux_l2_in_3__362/LO
 sb_1__1_.mux_bottom_track_13.mux_l2_in_3__363/LO
 sb_1__1_.mux_bottom_track_21.mux_l2_in_3__364/LO
 sb_1__1_.mux_bottom_track_29.mux_l2_in_3__365/LO
 sb_1__1_.mux_bottom_track_3.mux_l2_in_3__366/LO
 sb_1__1_.mux_bottom_track_37.mux_l2_in_1__367/LO
 sb_1__1_.mux_bottom_track_45.mux_l2_in_1__368/LO
 sb_1__1_.mux_bottom_track_5.mux_l2_in_3__369/LO
 sb_1__1_.mux_bottom_track_53.mux_l2_in_1__370/LO
 sb_1__1_.mux_bottom_track_7.mux_l2_in_3__371/LO
 sb_1__1_.mux_left_track_1.mux_l2_in_3__372/LO
 sb_1__1_.mux_left_track_11.mux_l2_in_3__373/LO
 sb_1__1_.mux_left_track_13.mux_l2_in_3__374/LO
 sb_1__1_.mux_left_track_21.mux_l2_in_3__375/LO
 sb_1__1_.mux_left_track_29.mux_l2_in_3__376/LO
 sb_1__1_.mux_left_track_3.mux_l2_in_3__377/LO
 sb_1__1_.mux_left_track_37.mux_l2_in_1__378/LO
 sb_1__1_.mux_left_track_45.mux_l2_in_1__379/LO
 sb_1__1_.mux_left_track_5.mux_l2_in_3__380/LO
 sb_1__1_.mux_left_track_53.mux_l2_in_1__381/LO
 sb_1__1_.mux_left_track_7.mux_l2_in_3__382/LO
 sb_1__1_.mux_right_track_0.mux_l2_in_3__383/LO
 sb_1__1_.mux_right_track_10.mux_l2_in_3__384/LO
 sb_1__1_.mux_right_track_12.mux_l2_in_3__385/LO
 sb_1__1_.mux_right_track_2.mux_l2_in_3__386/LO
 sb_1__1_.mux_right_track_20.mux_l2_in_3__387/LO
 sb_1__1_.mux_right_track_28.mux_l2_in_3__388/LO
 sb_1__1_.mux_right_track_36.mux_l2_in_1__389/LO
 sb_1__1_.mux_right_track_4.mux_l2_in_3__390/LO
 sb_1__1_.mux_right_track_44.mux_l2_in_1__391/LO
 sb_1__1_.mux_right_track_52.mux_l2_in_1__392/LO
 sb_1__1_.mux_right_track_6.mux_l2_in_3__393/LO
 sb_1__1_.mux_top_track_0.mux_l2_in_3__394/LO
 sb_1__1_.mux_top_track_10.mux_l2_in_3__395/LO
 sb_1__1_.mux_top_track_12.mux_l2_in_3__396/LO
 sb_1__1_.mux_top_track_2.mux_l2_in_3__397/LO
 sb_1__1_.mux_top_track_20.mux_l2_in_3__398/LO
 sb_1__1_.mux_top_track_28.mux_l2_in_3__399/LO
 sb_1__1_.mux_top_track_36.mux_l2_in_1__400/LO
 sb_1__1_.mux_top_track_4.mux_l2_in_3__401/LO
 sb_1__1_.mux_top_track_44.mux_l2_in_1__402/LO
 sb_1__1_.mux_top_track_52.mux_l2_in_1__403/LO
 sb_1__1_.mux_top_track_6.mux_l2_in_3__404/LO
Found 0 partially unannotated drivers.
parastic_annotation_check
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 16.20

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack -0.23
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock clk0
Latency      CRPR       Skew
cby_1__1_.mem_right_ipin_12.sky130_fd_sc_hd__dfrtp_1_0_/CLK ^
   0.82
grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_/CLK ^
   0.42      0.00       0.40

Clock prog_clk
Latency      CRPR       Skew
cby_1__1_.mem_right_ipin_12.sky130_fd_sc_hd__dfrtp_1_3_/CLK ^
   0.82
cby_1__1_.mem_right_ipin_13.sky130_fd_sc_hd__dfrtp_1_0_/CLK ^
   0.68     -0.03       0.11

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.29e-04   1.54e-05   6.21e-09   2.44e-04  39.3%
Combinational          1.82e-04   1.96e-04   1.60e-08   3.78e-04  60.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.11e-04   2.11e-04   2.22e-08   6.22e-04 100.0%
                          66.0%      34.0%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 39005 u^2 61% utilization.
area_report_end
Setting global connections for newly added cells...
[WARNING] Did not save OpenROAD database!
Writing SDF to /home/hosni/OpenFPGA/erc-fixes/clear/openlane/tile/runs/23_04_07_14_04/results/routing/mca/process_corner_nom/tile.sdf...
Writing timing model to /home/hosni/OpenFPGA/erc-fixes/clear/openlane/tile/runs/23_04_07_14_04/results/routing/mca/process_corner_nom/tile.lib...

