// Seed: 1589082068
module module_0 (
    input tri1 id_0,
    output wor id_1,
    input tri0 id_2,
    output supply1 id_3
);
  assign id_3 = (id_0 == id_0);
  wire id_5;
endmodule
module module_1 (
    input wor id_0,
    output tri0 id_1,
    input wire id_2,
    input tri0 id_3,
    output logic id_4,
    input logic id_5,
    input supply1 id_6,
    input logic id_7,
    input logic id_8,
    input wire id_9,
    input wire id_10,
    output logic id_11,
    output wire id_12
);
  reg id_14;
  initial begin : LABEL_0
    id_14 <= id_5;
    id_4  <= id_7;
    id_14 <= id_7;
  end
  module_0 modCall_1 (
      id_3,
      id_12,
      id_6,
      id_12
  );
  assign modCall_1.type_0 = 0;
  always @(1'b0) begin : LABEL_0
    repeat (id_9) id_11 <= id_8;
  end
endmodule
