{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II " "Info: Running Quartus II Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 07 18:17:28 2012 " "Info: Processing started: Fri Sep 07 18:17:28 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --read_settings_files=on --write_settings_files=off CPU -c CPU " "Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/CPU.vwf " "Info: Using vector source file \"F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/CPU.vwf\"" {  } {  } 0 0 "Using vector source file \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISDB_OVERWRITE_WAVEFORM_INPUTS_WITH_SIMULATION_OUTPUTS" "" "Info: Overwriting simulation input file with simulation results" { { "Info" "ISDB_SOURCE_VECTOR_FILE_BACKUP" "CPU.vwf CPU.sim_ori.vwf " "Info: A backup of CPU.vwf called CPU.sim_ori.vwf has been created in the db folder" {  } {  } 0 0 "A backup of %1!s! called %2!s! has been created in the db folder" 0 0 "" 0}  } {  } 0 0 "Overwriting simulation input file with simulation results" 0 0 "" 0}
{ "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_FOUND" "" "Info: Inverted registers were found during simulation" { { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|MIPS-C:inst\|Controler:inst1\|IRWrite " "Info: Register: \|CPU\|MIPS-C:inst\|Controler:inst1\|IRWrite" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|MIPS-C:inst\|MIPS:inst\|PC:inst_PC\|PC_out\[31\] " "Info: Register: \|CPU\|MIPS-C:inst\|MIPS:inst\|PC:inst_PC\|PC_out\[31\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|MIPS-C:inst\|MIPS:inst\|PC:inst_PC\|PC_out\[29\] " "Info: Register: \|CPU\|MIPS-C:inst\|MIPS:inst\|PC:inst_PC\|PC_out\[29\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|MIPS-C:inst\|MIPS:inst\|PC:inst_PC\|PC_out\[28\] " "Info: Register: \|CPU\|MIPS-C:inst\|MIPS:inst\|PC:inst_PC\|PC_out\[28\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|MIPS-C:inst\|MIPS:inst\|PC:inst_PC\|PC_out\[27\] " "Info: Register: \|CPU\|MIPS-C:inst\|MIPS:inst\|PC:inst_PC\|PC_out\[27\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|MIPS-C:inst\|MIPS:inst\|PC:inst_PC\|PC_out\[26\] " "Info: Register: \|CPU\|MIPS-C:inst\|MIPS:inst\|PC:inst_PC\|PC_out\[26\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|MIPS-C:inst\|MIPS:inst\|PC:inst_PC\|PC_out\[25\] " "Info: Register: \|CPU\|MIPS-C:inst\|MIPS:inst\|PC:inst_PC\|PC_out\[25\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|MIPS-C:inst\|MIPS:inst\|PC:inst_PC\|PC_out\[24\] " "Info: Register: \|CPU\|MIPS-C:inst\|MIPS:inst\|PC:inst_PC\|PC_out\[24\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|MIPS-C:inst\|MIPS:inst\|PC:inst_PC\|PC_out\[23\] " "Info: Register: \|CPU\|MIPS-C:inst\|MIPS:inst\|PC:inst_PC\|PC_out\[23\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|MIPS-C:inst\|MIPS:inst\|PC:inst_PC\|PC_out\[22\] " "Info: Register: \|CPU\|MIPS-C:inst\|MIPS:inst\|PC:inst_PC\|PC_out\[22\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|Mem:inst1\|memory\[6\]\[31\] " "Info: Register: \|CPU\|Mem:inst1\|memory\[6\]\[31\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|Mem:inst1\|memory\[4\]\[31\] " "Info: Register: \|CPU\|Mem:inst1\|memory\[4\]\[31\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|Mem:inst1\|memory\[8\]\[31\] " "Info: Register: \|CPU\|Mem:inst1\|memory\[8\]\[31\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|Mem:inst1\|memory\[9\]\[31\] " "Info: Register: \|CPU\|Mem:inst1\|memory\[9\]\[31\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|Mem:inst1\|memory\[3\]\[31\] " "Info: Register: \|CPU\|Mem:inst1\|memory\[3\]\[31\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|Mem:inst1\|memory\[2\]\[7\] " "Info: Register: \|CPU\|Mem:inst1\|memory\[2\]\[7\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|Mem:inst1\|memory\[6\]\[30\] " "Info: Register: \|CPU\|Mem:inst1\|memory\[6\]\[30\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|Mem:inst1\|memory\[2\]\[29\] " "Info: Register: \|CPU\|Mem:inst1\|memory\[2\]\[29\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|Mem:inst1\|memory\[9\]\[29\] " "Info: Register: \|CPU\|Mem:inst1\|memory\[9\]\[29\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|Mem:inst1\|memory\[8\]\[28\] " "Info: Register: \|CPU\|Mem:inst1\|memory\[8\]\[28\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|Mem:inst1\|memory\[4\]\[28\] " "Info: Register: \|CPU\|Mem:inst1\|memory\[4\]\[28\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|Mem:inst1\|memory\[3\]\[28\] " "Info: Register: \|CPU\|Mem:inst1\|memory\[3\]\[28\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|Mem:inst1\|memory\[8\]\[27\] " "Info: Register: \|CPU\|Mem:inst1\|memory\[8\]\[27\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|Mem:inst1\|memory\[6\]\[27\] " "Info: Register: \|CPU\|Mem:inst1\|memory\[6\]\[27\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|Mem:inst1\|memory\[8\]\[26\] " "Info: Register: \|CPU\|Mem:inst1\|memory\[8\]\[26\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|Mem:inst1\|memory\[7\]\[25\] " "Info: Register: \|CPU\|Mem:inst1\|memory\[7\]\[25\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|Mem:inst1\|memory\[5\]\[25\] " "Info: Register: \|CPU\|Mem:inst1\|memory\[5\]\[25\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|Mem:inst1\|memory\[9\]\[25\] " "Info: Register: \|CPU\|Mem:inst1\|memory\[9\]\[25\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|Mem:inst1\|memory\[6\]\[24\] " "Info: Register: \|CPU\|Mem:inst1\|memory\[6\]\[24\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|Mem:inst1\|memory\[4\]\[24\] " "Info: Register: \|CPU\|Mem:inst1\|memory\[4\]\[24\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|Mem:inst1\|memory\[3\]\[24\] " "Info: Register: \|CPU\|Mem:inst1\|memory\[3\]\[24\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|Mem:inst1\|memory\[9\]\[24\] " "Info: Register: \|CPU\|Mem:inst1\|memory\[9\]\[24\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|Mem:inst1\|memory\[9\]\[23\] " "Info: Register: \|CPU\|Mem:inst1\|memory\[9\]\[23\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|Mem:inst1\|memory\[9\]\[22\] " "Info: Register: \|CPU\|Mem:inst1\|memory\[9\]\[22\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|Mem:inst1\|memory\[6\]\[21\] " "Info: Register: \|CPU\|Mem:inst1\|memory\[6\]\[21\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|Mem:inst1\|memory\[7\]\[21\] " "Info: Register: \|CPU\|Mem:inst1\|memory\[7\]\[21\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|Mem:inst1\|memory\[9\]\[21\] " "Info: Register: \|CPU\|Mem:inst1\|memory\[9\]\[21\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|Mem:inst1\|memory\[8\]\[20\] " "Info: Register: \|CPU\|Mem:inst1\|memory\[8\]\[20\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|Mem:inst1\|memory\[4\]\[20\] " "Info: Register: \|CPU\|Mem:inst1\|memory\[4\]\[20\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|Mem:inst1\|memory\[3\]\[20\] " "Info: Register: \|CPU\|Mem:inst1\|memory\[3\]\[20\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|Mem:inst1\|memory\[5\]\[20\] " "Info: Register: \|CPU\|Mem:inst1\|memory\[5\]\[20\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|Mem:inst1\|memory\[9\]\[20\] " "Info: Register: \|CPU\|Mem:inst1\|memory\[9\]\[20\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|Mem:inst1\|memory\[2\]\[19\] " "Info: Register: \|CPU\|Mem:inst1\|memory\[2\]\[19\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|Mem:inst1\|memory\[4\]\[16\] " "Info: Register: \|CPU\|Mem:inst1\|memory\[4\]\[16\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|Mem:inst1\|memory\[5\]\[16\] " "Info: Register: \|CPU\|Mem:inst1\|memory\[5\]\[16\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|Mem:inst1\|memory\[7\]\[15\] " "Info: Register: \|CPU\|Mem:inst1\|memory\[7\]\[15\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|Mem:inst1\|memory\[2\]\[15\] " "Info: Register: \|CPU\|Mem:inst1\|memory\[2\]\[15\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|Mem:inst1\|memory\[5\]\[14\] " "Info: Register: \|CPU\|Mem:inst1\|memory\[5\]\[14\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|Mem:inst1\|memory\[2\]\[13\] " "Info: Register: \|CPU\|Mem:inst1\|memory\[2\]\[13\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|Mem:inst1\|memory\[2\]\[12\] " "Info: Register: \|CPU\|Mem:inst1\|memory\[2\]\[12\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|Mem:inst1\|memory\[5\]\[11\] " "Info: Register: \|CPU\|Mem:inst1\|memory\[5\]\[11\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|Mem:inst1\|memory\[2\]\[11\] " "Info: Register: \|CPU\|Mem:inst1\|memory\[2\]\[11\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|Mem:inst1\|memory\[2\]\[10\] " "Info: Register: \|CPU\|Mem:inst1\|memory\[2\]\[10\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|Mem:inst1\|memory\[2\]\[9\] " "Info: Register: \|CPU\|Mem:inst1\|memory\[2\]\[9\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|Mem:inst1\|memory\[2\]\[8\] " "Info: Register: \|CPU\|Mem:inst1\|memory\[2\]\[8\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|Mem:inst1\|memory\[2\]\[6\] " "Info: Register: \|CPU\|Mem:inst1\|memory\[2\]\[6\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|Mem:inst1\|memory\[9\]\[3\] " "Info: Register: \|CPU\|Mem:inst1\|memory\[9\]\[3\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|Mem:inst1\|memory\[4\]\[2\] " "Info: Register: \|CPU\|Mem:inst1\|memory\[4\]\[2\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|Mem:inst1\|memory\[0\]\[2\] " "Info: Register: \|CPU\|Mem:inst1\|memory\[0\]\[2\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|Mem:inst1\|memory\[5\]\[1\] " "Info: Register: \|CPU\|Mem:inst1\|memory\[5\]\[1\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|Mem:inst1\|memory\[1\]\[1\] " "Info: Register: \|CPU\|Mem:inst1\|memory\[1\]\[1\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|Mem:inst1\|memory\[6\]\[1\] " "Info: Register: \|CPU\|Mem:inst1\|memory\[6\]\[1\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|Mem:inst1\|memory\[7\]\[0\] " "Info: Register: \|CPU\|Mem:inst1\|memory\[7\]\[0\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|Mem:inst1\|memory\[5\]\[0\] " "Info: Register: \|CPU\|Mem:inst1\|memory\[5\]\[0\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|CPU\|Mem:inst1\|memory\[0\]\[0\] " "Info: Register: \|CPU\|Mem:inst1\|memory\[0\]\[0\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0}  } {  } 0 0 "Inverted registers were found during simulation" 0 0 "" 0}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 0 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "" 0}  } {  } 0 0 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "" 0}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Info: Simulation partitioned into 1 sub-simulations" {  } {  } 0 0 "Simulation partitioned into %1!d! sub-simulations" 0 0 "" 0}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "     47.60 % " "Info: Simulation coverage is      47.60 %" {  } {  } 0 0 "Simulation coverage is %1!s!" 0 0 "" 0}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "709449 " "Info: Number of transitions in simulation is 709449" {  } {  } 0 0 "Number of transitions in simulation is %1!s!" 0 0 "" 0}
{ "Info" "ISDB_SDB_PROMOTE_WRITE_BINARY_VECTOR" "CPU.vwf " "Info: Vector file CPU.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." {  } {  } 0 0 "Vector file %1!s! is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 0 s Quartus II " "Info: Quartus II Simulator was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "153 " "Info: Allocated 153 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 07 18:17:37 2012 " "Info: Processing ended: Fri Sep 07 18:17:37 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
