|tippytop
clk => clk.IN3
reset => reset.IN3
hSync << vga_wrapper:vga_wrapper.hSync
vSync << vga_wrapper:vga_wrapper.vSync
slow_clock << vga_wrapper:vga_wrapper.slow_clock
red[0] << vga_wrapper:vga_wrapper.red
red[1] << vga_wrapper:vga_wrapper.red
red[2] << vga_wrapper:vga_wrapper.red
red[3] << vga_wrapper:vga_wrapper.red
red[4] << vga_wrapper:vga_wrapper.red
red[5] << vga_wrapper:vga_wrapper.red
red[6] << vga_wrapper:vga_wrapper.red
red[7] << vga_wrapper:vga_wrapper.red
green[0] << vga_wrapper:vga_wrapper.green
green[1] << vga_wrapper:vga_wrapper.green
green[2] << vga_wrapper:vga_wrapper.green
green[3] << vga_wrapper:vga_wrapper.green
green[4] << vga_wrapper:vga_wrapper.green
green[5] << vga_wrapper:vga_wrapper.green
green[6] << vga_wrapper:vga_wrapper.green
green[7] << vga_wrapper:vga_wrapper.green
blue[0] << vga_wrapper:vga_wrapper.blue
blue[1] << vga_wrapper:vga_wrapper.blue
blue[2] << vga_wrapper:vga_wrapper.blue
blue[3] << vga_wrapper:vga_wrapper.blue
blue[4] << vga_wrapper:vga_wrapper.blue
blue[5] << vga_wrapper:vga_wrapper.blue
blue[6] << vga_wrapper:vga_wrapper.blue
blue[7] << vga_wrapper:vga_wrapper.blue
bright <> vga_wrapper:vga_wrapper.bright
SDAT <> audio_gen_top:audio_gen_top.SDAT
BCLK => BCLK.IN1
DACLRCK => DACLRCK.IN1
DACDAT << audio_gen_top:audio_gen_top.DACDAT
SCLK << audio_gen_top:audio_gen_top.SCLK
AUD_XCK << audio_gen_top:audio_gen_top.AUD_XCK
data => data.IN1
ps2clk => ps2clk.IN1


|tippytop|vga_wrapper:vga_wrapper
clk => clk.IN1
reset => reset.IN1
hSync <= vga_640by480:vga_ctrl.hsync
vSync <= vga_640by480:vga_ctrl.vsync
red[0] <= bitgen_piano:vga_bitgen.red
red[1] <= bitgen_piano:vga_bitgen.red
red[2] <= bitgen_piano:vga_bitgen.red
red[3] <= bitgen_piano:vga_bitgen.red
red[4] <= bitgen_piano:vga_bitgen.red
red[5] <= bitgen_piano:vga_bitgen.red
red[6] <= bitgen_piano:vga_bitgen.red
red[7] <= bitgen_piano:vga_bitgen.red
blue[0] <= bitgen_piano:vga_bitgen.blue
blue[1] <= bitgen_piano:vga_bitgen.blue
blue[2] <= bitgen_piano:vga_bitgen.blue
blue[3] <= bitgen_piano:vga_bitgen.blue
blue[4] <= bitgen_piano:vga_bitgen.blue
blue[5] <= bitgen_piano:vga_bitgen.blue
blue[6] <= bitgen_piano:vga_bitgen.blue
blue[7] <= bitgen_piano:vga_bitgen.blue
green[0] <= bitgen_piano:vga_bitgen.green
green[1] <= bitgen_piano:vga_bitgen.green
green[2] <= bitgen_piano:vga_bitgen.green
green[3] <= bitgen_piano:vga_bitgen.green
green[4] <= bitgen_piano:vga_bitgen.green
green[5] <= bitgen_piano:vga_bitgen.green
green[6] <= bitgen_piano:vga_bitgen.green
green[7] <= bitgen_piano:vga_bitgen.green
slow_clock <= vga_640by480:vga_ctrl.slw_clk
bright <> vga_640by480:vga_ctrl.vidon
bright <> bitgen_piano:vga_bitgen.bright
addie[0] <= <GND>
addie[1] <= <VCC>
addie[2] <= <GND>
addie[3] <= <VCC>
addie[4] <= <GND>
addie[5] <= <GND>
addie[6] <= <GND>
addie[7] <= <GND>
addie[8] <= <GND>
addie[9] <= <GND>
addie[10] <= <GND>
addie[11] <= <GND>
addie[12] <= <GND>
addie[13] <= <GND>
addie[14] <= <GND>
addie[15] <= <GND>
indata[0] => key[0].IN1
indata[1] => key[1].IN1
indata[2] => key[2].IN1
indata[3] => key[3].IN1
indata[4] => key[4].IN1
indata[5] => key[5].IN1
indata[6] => key[6].IN1
indata[7] => key[7].IN1


|tippytop|vga_wrapper:vga_wrapper|vga_640by480:vga_ctrl
CLK => slw_clk~reg0.CLK
CLK => q.CLK
clr => HorizontalCounter.OUTPUTSELECT
clr => HorizontalCounter.OUTPUTSELECT
clr => HorizontalCounter.OUTPUTSELECT
clr => HorizontalCounter.OUTPUTSELECT
clr => HorizontalCounter.OUTPUTSELECT
clr => HorizontalCounter.OUTPUTSELECT
clr => HorizontalCounter.OUTPUTSELECT
clr => HorizontalCounter.OUTPUTSELECT
clr => HorizontalCounter.OUTPUTSELECT
clr => HorizontalCounter.OUTPUTSELECT
clr => HorizontalCounter.OUTPUTSELECT
clr => q.OUTPUTSELECT
clr => slw_clk~reg0.ENA
clr => VerticalSyncEnable.ENA
hsync <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
vsync <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
PixelX[0] <= PixelX[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PixelX[1] <= PixelX[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PixelX[2] <= PixelX[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PixelX[3] <= PixelX[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PixelX[4] <= PixelX[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PixelX[5] <= PixelX[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PixelX[6] <= PixelX[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PixelX[7] <= PixelX[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PixelX[8] <= PixelX[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PixelX[9] <= PixelX[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PixelX[10] <= PixelX[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PixelY[0] <= PixelY[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PixelY[1] <= PixelY[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PixelY[2] <= PixelY[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PixelY[3] <= PixelY[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PixelY[4] <= PixelY[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PixelY[5] <= PixelY[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PixelY[6] <= PixelY[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PixelY[7] <= PixelY[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PixelY[8] <= PixelY[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PixelY[9] <= PixelY[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PixelY[10] <= PixelY[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vidon <= vidon~reg0.DB_MAX_OUTPUT_PORT_TYPE
slw_clk <= slw_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tippytop|vga_wrapper:vga_wrapper|bitgen_piano:vga_bitgen
key[0] => Equal0.IN3
key[0] => Equal1.IN7
key[0] => Equal2.IN7
key[0] => Equal3.IN3
key[0] => Equal4.IN7
key[0] => Equal5.IN7
key[0] => Equal6.IN3
key[0] => Equal7.IN2
key[0] => Equal8.IN3
key[0] => Equal9.IN7
key[0] => Equal10.IN3
key[0] => Equal11.IN4
key[0] => Equal12.IN7
key[1] => Equal0.IN7
key[1] => Equal1.IN6
key[1] => Equal2.IN6
key[1] => Equal3.IN7
key[1] => Equal4.IN6
key[1] => Equal5.IN6
key[1] => Equal6.IN2
key[1] => Equal7.IN1
key[1] => Equal8.IN2
key[1] => Equal9.IN6
key[1] => Equal10.IN2
key[1] => Equal11.IN3
key[1] => Equal12.IN1
key[2] => Equal0.IN2
key[2] => Equal1.IN1
key[2] => Equal2.IN2
key[2] => Equal3.IN2
key[2] => Equal4.IN3
key[2] => Equal5.IN2
key[2] => Equal6.IN7
key[2] => Equal7.IN7
key[2] => Equal8.IN7
key[2] => Equal9.IN2
key[2] => Equal10.IN7
key[2] => Equal11.IN7
key[2] => Equal12.IN6
key[3] => Equal0.IN1
key[3] => Equal1.IN5
key[3] => Equal2.IN1
key[3] => Equal3.IN6
key[3] => Equal4.IN2
key[3] => Equal5.IN1
key[3] => Equal6.IN1
key[3] => Equal7.IN6
key[3] => Equal8.IN1
key[3] => Equal9.IN5
key[3] => Equal10.IN6
key[3] => Equal11.IN2
key[3] => Equal12.IN5
key[4] => Equal0.IN0
key[4] => Equal1.IN4
key[4] => Equal2.IN5
key[4] => Equal3.IN1
key[4] => Equal4.IN1
key[4] => Equal5.IN0
key[4] => Equal6.IN0
key[4] => Equal7.IN5
key[4] => Equal8.IN6
key[4] => Equal9.IN1
key[4] => Equal10.IN1
key[4] => Equal11.IN1
key[4] => Equal12.IN4
key[5] => Equal0.IN6
key[5] => Equal1.IN0
key[5] => Equal2.IN0
key[5] => Equal3.IN0
key[5] => Equal4.IN0
key[5] => Equal5.IN5
key[5] => Equal6.IN6
key[5] => Equal7.IN0
key[5] => Equal8.IN0
key[5] => Equal9.IN0
key[5] => Equal10.IN0
key[5] => Equal11.IN0
key[5] => Equal12.IN3
key[6] => Equal0.IN5
key[6] => Equal1.IN3
key[6] => Equal2.IN4
key[6] => Equal3.IN5
key[6] => Equal4.IN5
key[6] => Equal5.IN4
key[6] => Equal6.IN5
key[6] => Equal7.IN4
key[6] => Equal8.IN5
key[6] => Equal9.IN4
key[6] => Equal10.IN5
key[6] => Equal11.IN6
key[6] => Equal12.IN0
key[7] => Equal0.IN4
key[7] => Equal1.IN2
key[7] => Equal2.IN3
key[7] => Equal3.IN4
key[7] => Equal4.IN4
key[7] => Equal5.IN3
key[7] => Equal6.IN4
key[7] => Equal7.IN3
key[7] => Equal8.IN4
key[7] => Equal9.IN3
key[7] => Equal10.IN4
key[7] => Equal11.IN5
key[7] => Equal12.IN2
hCount[0] => LessThan1.IN20
hCount[0] => LessThan2.IN20
hCount[0] => LessThan3.IN20
hCount[0] => LessThan4.IN20
hCount[0] => LessThan5.IN20
hCount[0] => LessThan6.IN20
hCount[0] => LessThan7.IN20
hCount[0] => LessThan8.IN20
hCount[0] => LessThan9.IN20
hCount[0] => LessThan10.IN20
hCount[0] => LessThan11.IN20
hCount[0] => LessThan12.IN20
hCount[0] => LessThan13.IN20
hCount[0] => LessThan14.IN20
hCount[0] => LessThan15.IN20
hCount[0] => LessThan16.IN20
hCount[0] => LessThan17.IN20
hCount[0] => LessThan18.IN20
hCount[0] => LessThan19.IN20
hCount[0] => LessThan20.IN20
hCount[0] => LessThan21.IN20
hCount[0] => LessThan22.IN20
hCount[0] => LessThan23.IN20
hCount[0] => LessThan24.IN20
hCount[0] => LessThan25.IN20
hCount[0] => LessThan27.IN20
hCount[0] => LessThan28.IN20
hCount[0] => LessThan29.IN20
hCount[0] => LessThan30.IN20
hCount[0] => LessThan31.IN20
hCount[0] => LessThan32.IN20
hCount[0] => LessThan33.IN20
hCount[0] => LessThan34.IN20
hCount[0] => LessThan35.IN20
hCount[1] => LessThan1.IN19
hCount[1] => LessThan2.IN19
hCount[1] => LessThan3.IN19
hCount[1] => LessThan4.IN19
hCount[1] => LessThan5.IN19
hCount[1] => LessThan6.IN19
hCount[1] => LessThan7.IN19
hCount[1] => LessThan8.IN19
hCount[1] => LessThan9.IN19
hCount[1] => LessThan10.IN19
hCount[1] => LessThan11.IN19
hCount[1] => LessThan12.IN19
hCount[1] => LessThan13.IN19
hCount[1] => LessThan14.IN19
hCount[1] => LessThan15.IN19
hCount[1] => LessThan16.IN19
hCount[1] => LessThan17.IN19
hCount[1] => LessThan18.IN19
hCount[1] => LessThan19.IN19
hCount[1] => LessThan20.IN19
hCount[1] => LessThan21.IN19
hCount[1] => LessThan22.IN19
hCount[1] => LessThan23.IN19
hCount[1] => LessThan24.IN19
hCount[1] => LessThan25.IN19
hCount[1] => LessThan27.IN19
hCount[1] => LessThan28.IN19
hCount[1] => LessThan29.IN19
hCount[1] => LessThan30.IN19
hCount[1] => LessThan31.IN19
hCount[1] => LessThan32.IN19
hCount[1] => LessThan33.IN19
hCount[1] => LessThan34.IN19
hCount[1] => LessThan35.IN19
hCount[2] => LessThan1.IN18
hCount[2] => LessThan2.IN18
hCount[2] => LessThan3.IN18
hCount[2] => LessThan4.IN18
hCount[2] => LessThan5.IN18
hCount[2] => LessThan6.IN18
hCount[2] => LessThan7.IN18
hCount[2] => LessThan8.IN18
hCount[2] => LessThan9.IN18
hCount[2] => LessThan10.IN18
hCount[2] => LessThan11.IN18
hCount[2] => LessThan12.IN18
hCount[2] => LessThan13.IN18
hCount[2] => LessThan14.IN18
hCount[2] => LessThan15.IN18
hCount[2] => LessThan16.IN18
hCount[2] => LessThan17.IN18
hCount[2] => LessThan18.IN18
hCount[2] => LessThan19.IN18
hCount[2] => LessThan20.IN18
hCount[2] => LessThan21.IN18
hCount[2] => LessThan22.IN18
hCount[2] => LessThan23.IN18
hCount[2] => LessThan24.IN18
hCount[2] => LessThan25.IN18
hCount[2] => LessThan27.IN18
hCount[2] => LessThan28.IN18
hCount[2] => LessThan29.IN18
hCount[2] => LessThan30.IN18
hCount[2] => LessThan31.IN18
hCount[2] => LessThan32.IN18
hCount[2] => LessThan33.IN18
hCount[2] => LessThan34.IN18
hCount[2] => LessThan35.IN18
hCount[3] => LessThan1.IN17
hCount[3] => LessThan2.IN17
hCount[3] => LessThan3.IN17
hCount[3] => LessThan4.IN17
hCount[3] => LessThan5.IN17
hCount[3] => LessThan6.IN17
hCount[3] => LessThan7.IN17
hCount[3] => LessThan8.IN17
hCount[3] => LessThan9.IN17
hCount[3] => LessThan10.IN17
hCount[3] => LessThan11.IN17
hCount[3] => LessThan12.IN17
hCount[3] => LessThan13.IN17
hCount[3] => LessThan14.IN17
hCount[3] => LessThan15.IN17
hCount[3] => LessThan16.IN17
hCount[3] => LessThan17.IN17
hCount[3] => LessThan18.IN17
hCount[3] => LessThan19.IN17
hCount[3] => LessThan20.IN17
hCount[3] => LessThan21.IN17
hCount[3] => LessThan22.IN17
hCount[3] => LessThan23.IN17
hCount[3] => LessThan24.IN17
hCount[3] => LessThan25.IN17
hCount[3] => LessThan27.IN17
hCount[3] => LessThan28.IN17
hCount[3] => LessThan29.IN17
hCount[3] => LessThan30.IN17
hCount[3] => LessThan31.IN17
hCount[3] => LessThan32.IN17
hCount[3] => LessThan33.IN17
hCount[3] => LessThan34.IN17
hCount[3] => LessThan35.IN17
hCount[4] => LessThan1.IN16
hCount[4] => LessThan2.IN16
hCount[4] => LessThan3.IN16
hCount[4] => LessThan4.IN16
hCount[4] => LessThan5.IN16
hCount[4] => LessThan6.IN16
hCount[4] => LessThan7.IN16
hCount[4] => LessThan8.IN16
hCount[4] => LessThan9.IN16
hCount[4] => LessThan10.IN16
hCount[4] => LessThan11.IN16
hCount[4] => LessThan12.IN16
hCount[4] => LessThan13.IN16
hCount[4] => LessThan14.IN16
hCount[4] => LessThan15.IN16
hCount[4] => LessThan16.IN16
hCount[4] => LessThan17.IN16
hCount[4] => LessThan18.IN16
hCount[4] => LessThan19.IN16
hCount[4] => LessThan20.IN16
hCount[4] => LessThan21.IN16
hCount[4] => LessThan22.IN16
hCount[4] => LessThan23.IN16
hCount[4] => LessThan24.IN16
hCount[4] => LessThan25.IN16
hCount[4] => LessThan27.IN16
hCount[4] => LessThan28.IN16
hCount[4] => LessThan29.IN16
hCount[4] => LessThan30.IN16
hCount[4] => LessThan31.IN16
hCount[4] => LessThan32.IN16
hCount[4] => LessThan33.IN16
hCount[4] => LessThan34.IN16
hCount[4] => LessThan35.IN16
hCount[5] => LessThan1.IN15
hCount[5] => LessThan2.IN15
hCount[5] => LessThan3.IN15
hCount[5] => LessThan4.IN15
hCount[5] => LessThan5.IN15
hCount[5] => LessThan6.IN15
hCount[5] => LessThan7.IN15
hCount[5] => LessThan8.IN15
hCount[5] => LessThan9.IN15
hCount[5] => LessThan10.IN15
hCount[5] => LessThan11.IN15
hCount[5] => LessThan12.IN15
hCount[5] => LessThan13.IN15
hCount[5] => LessThan14.IN15
hCount[5] => LessThan15.IN15
hCount[5] => LessThan16.IN15
hCount[5] => LessThan17.IN15
hCount[5] => LessThan18.IN15
hCount[5] => LessThan19.IN15
hCount[5] => LessThan20.IN15
hCount[5] => LessThan21.IN15
hCount[5] => LessThan22.IN15
hCount[5] => LessThan23.IN15
hCount[5] => LessThan24.IN15
hCount[5] => LessThan25.IN15
hCount[5] => LessThan27.IN15
hCount[5] => LessThan28.IN15
hCount[5] => LessThan29.IN15
hCount[5] => LessThan30.IN15
hCount[5] => LessThan31.IN15
hCount[5] => LessThan32.IN15
hCount[5] => LessThan33.IN15
hCount[5] => LessThan34.IN15
hCount[5] => LessThan35.IN15
hCount[6] => LessThan1.IN14
hCount[6] => LessThan2.IN14
hCount[6] => LessThan3.IN14
hCount[6] => LessThan4.IN14
hCount[6] => LessThan5.IN14
hCount[6] => LessThan6.IN14
hCount[6] => LessThan7.IN14
hCount[6] => LessThan8.IN14
hCount[6] => LessThan9.IN14
hCount[6] => LessThan10.IN14
hCount[6] => LessThan11.IN14
hCount[6] => LessThan12.IN14
hCount[6] => LessThan13.IN14
hCount[6] => LessThan14.IN14
hCount[6] => LessThan15.IN14
hCount[6] => LessThan16.IN14
hCount[6] => LessThan17.IN14
hCount[6] => LessThan18.IN14
hCount[6] => LessThan19.IN14
hCount[6] => LessThan20.IN14
hCount[6] => LessThan21.IN14
hCount[6] => LessThan22.IN14
hCount[6] => LessThan23.IN14
hCount[6] => LessThan24.IN14
hCount[6] => LessThan25.IN14
hCount[6] => LessThan27.IN14
hCount[6] => LessThan28.IN14
hCount[6] => LessThan29.IN14
hCount[6] => LessThan30.IN14
hCount[6] => LessThan31.IN14
hCount[6] => LessThan32.IN14
hCount[6] => LessThan33.IN14
hCount[6] => LessThan34.IN14
hCount[6] => LessThan35.IN14
hCount[7] => LessThan1.IN13
hCount[7] => LessThan2.IN13
hCount[7] => LessThan3.IN13
hCount[7] => LessThan4.IN13
hCount[7] => LessThan5.IN13
hCount[7] => LessThan6.IN13
hCount[7] => LessThan7.IN13
hCount[7] => LessThan8.IN13
hCount[7] => LessThan9.IN13
hCount[7] => LessThan10.IN13
hCount[7] => LessThan11.IN13
hCount[7] => LessThan12.IN13
hCount[7] => LessThan13.IN13
hCount[7] => LessThan14.IN13
hCount[7] => LessThan15.IN13
hCount[7] => LessThan16.IN13
hCount[7] => LessThan17.IN13
hCount[7] => LessThan18.IN13
hCount[7] => LessThan19.IN13
hCount[7] => LessThan20.IN13
hCount[7] => LessThan21.IN13
hCount[7] => LessThan22.IN13
hCount[7] => LessThan23.IN13
hCount[7] => LessThan24.IN13
hCount[7] => LessThan25.IN13
hCount[7] => LessThan27.IN13
hCount[7] => LessThan28.IN13
hCount[7] => LessThan29.IN13
hCount[7] => LessThan30.IN13
hCount[7] => LessThan31.IN13
hCount[7] => LessThan32.IN13
hCount[7] => LessThan33.IN13
hCount[7] => LessThan34.IN13
hCount[7] => LessThan35.IN13
hCount[8] => LessThan1.IN12
hCount[8] => LessThan2.IN12
hCount[8] => LessThan3.IN12
hCount[8] => LessThan4.IN12
hCount[8] => LessThan5.IN12
hCount[8] => LessThan6.IN12
hCount[8] => LessThan7.IN12
hCount[8] => LessThan8.IN12
hCount[8] => LessThan9.IN12
hCount[8] => LessThan10.IN12
hCount[8] => LessThan11.IN12
hCount[8] => LessThan12.IN12
hCount[8] => LessThan13.IN12
hCount[8] => LessThan14.IN12
hCount[8] => LessThan15.IN12
hCount[8] => LessThan16.IN12
hCount[8] => LessThan17.IN12
hCount[8] => LessThan18.IN12
hCount[8] => LessThan19.IN12
hCount[8] => LessThan20.IN12
hCount[8] => LessThan21.IN12
hCount[8] => LessThan22.IN12
hCount[8] => LessThan23.IN12
hCount[8] => LessThan24.IN12
hCount[8] => LessThan25.IN12
hCount[8] => LessThan27.IN12
hCount[8] => LessThan28.IN12
hCount[8] => LessThan29.IN12
hCount[8] => LessThan30.IN12
hCount[8] => LessThan31.IN12
hCount[8] => LessThan32.IN12
hCount[8] => LessThan33.IN12
hCount[8] => LessThan34.IN12
hCount[8] => LessThan35.IN12
hCount[9] => LessThan1.IN11
hCount[9] => LessThan2.IN11
hCount[9] => LessThan3.IN11
hCount[9] => LessThan4.IN11
hCount[9] => LessThan5.IN11
hCount[9] => LessThan6.IN11
hCount[9] => LessThan7.IN11
hCount[9] => LessThan8.IN11
hCount[9] => LessThan9.IN11
hCount[9] => LessThan10.IN11
hCount[9] => LessThan11.IN11
hCount[9] => LessThan12.IN11
hCount[9] => LessThan13.IN11
hCount[9] => LessThan14.IN11
hCount[9] => LessThan15.IN11
hCount[9] => LessThan16.IN11
hCount[9] => LessThan17.IN11
hCount[9] => LessThan18.IN11
hCount[9] => LessThan19.IN11
hCount[9] => LessThan20.IN11
hCount[9] => LessThan21.IN11
hCount[9] => LessThan22.IN11
hCount[9] => LessThan23.IN11
hCount[9] => LessThan24.IN11
hCount[9] => LessThan25.IN11
hCount[9] => LessThan27.IN11
hCount[9] => LessThan28.IN11
hCount[9] => LessThan29.IN11
hCount[9] => LessThan30.IN11
hCount[9] => LessThan31.IN11
hCount[9] => LessThan32.IN11
hCount[9] => LessThan33.IN11
hCount[9] => LessThan34.IN11
hCount[9] => LessThan35.IN11
vCount[0] => LessThan0.IN20
vCount[0] => LessThan26.IN20
vCount[1] => LessThan0.IN19
vCount[1] => LessThan26.IN19
vCount[2] => LessThan0.IN18
vCount[2] => LessThan26.IN18
vCount[3] => LessThan0.IN17
vCount[3] => LessThan26.IN17
vCount[4] => LessThan0.IN16
vCount[4] => LessThan26.IN16
vCount[5] => LessThan0.IN15
vCount[5] => LessThan26.IN15
vCount[6] => LessThan0.IN14
vCount[6] => LessThan26.IN14
vCount[7] => LessThan0.IN13
vCount[7] => LessThan26.IN13
vCount[8] => LessThan0.IN12
vCount[8] => LessThan26.IN12
vCount[9] => LessThan0.IN11
vCount[9] => LessThan26.IN11
red[0] <= red.DB_MAX_OUTPUT_PORT_TYPE
red[1] <= red.DB_MAX_OUTPUT_PORT_TYPE
red[2] <= red.DB_MAX_OUTPUT_PORT_TYPE
red[3] <= red.DB_MAX_OUTPUT_PORT_TYPE
red[4] <= red.DB_MAX_OUTPUT_PORT_TYPE
red[5] <= red.DB_MAX_OUTPUT_PORT_TYPE
red[6] <= red.DB_MAX_OUTPUT_PORT_TYPE
red[7] <= red.DB_MAX_OUTPUT_PORT_TYPE
blue[0] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue[1] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue[2] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue[3] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue[4] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue[5] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue[6] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue[7] <= blue.DB_MAX_OUTPUT_PORT_TYPE
green[0] <= green.DB_MAX_OUTPUT_PORT_TYPE
green[1] <= green.DB_MAX_OUTPUT_PORT_TYPE
green[2] <= green.DB_MAX_OUTPUT_PORT_TYPE
green[3] <= green.DB_MAX_OUTPUT_PORT_TYPE
green[4] <= green.DB_MAX_OUTPUT_PORT_TYPE
green[5] <= green.DB_MAX_OUTPUT_PORT_TYPE
green[6] <= green.DB_MAX_OUTPUT_PORT_TYPE
green[7] <= green.DB_MAX_OUTPUT_PORT_TYPE


|tippytop|audio_gen_top:audio_gen_top
clk => clk.IN2
reset => reset.IN2
BCLK => BCLK.IN1
DACDAT <= audio_sample:aud_sample.audio_0_external_interface_DACDAT
DACLRCK => DACLRCK.IN1
SDAT <> audio_sample:aud_sample.audio_and_video_config_0_external_interface_SDAT
SCLK <= audio_sample:aud_sample.audio_and_video_config_0_external_interface_SCLK
AUD_XCK <= audio_sample:aud_sample.audio_pll_0_audio_clk_clk
indata[0] => key[0].IN1
indata[1] => key[1].IN1
indata[2] => key[2].IN1
indata[3] => key[3].IN1
indata[4] => key[4].IN1
indata[5] => key[5].IN1
indata[6] => key[6].IN1
indata[7] => key[7].IN1


|tippytop|audio_gen_top:audio_gen_top|tonegen:tg1
clk => freq[0].CLK
clk => freq[1].CLK
clk => freq[2].CLK
clk => freq[3].CLK
clk => freq[4].CLK
clk => freq[5].CLK
clk => freq[6].CLK
clk => freq[7].CLK
clk => freq[8].CLK
clk => freq[9].CLK
clk => freq[10].CLK
clk => freq[11].CLK
clk => freq[12].CLK
clk => freq[13].CLK
clk => freq[14].CLK
clk => freq[15].CLK
clk => freq[16].CLK
clk => freq[17].CLK
clk => freq[18].CLK
clk => freq[19].CLK
clk => freq[20].CLK
clk => freq[21].CLK
clk => freq[22].CLK
clk => freq[23].CLK
clk => freq[24].CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => slwclk.CLK
reset => always2.IN1
left_chan_ready => always2.IN0
right_chan_ready => always2.IN1
key[0] => Decoder0.IN7
key[0] => Equal1.IN7
key[1] => Decoder0.IN6
key[1] => Equal1.IN6
key[2] => Decoder0.IN5
key[2] => Equal1.IN1
key[3] => Decoder0.IN4
key[3] => Equal1.IN5
key[4] => Decoder0.IN3
key[4] => Equal1.IN0
key[5] => Decoder0.IN2
key[5] => Equal1.IN4
key[6] => Decoder0.IN1
key[6] => Equal1.IN3
key[7] => Decoder0.IN0
key[7] => Equal1.IN2
sample_valid <= sample_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample
audio_0_avalon_left_channel_sink_data[0] => audio_0_avalon_left_channel_sink_data[0].IN1
audio_0_avalon_left_channel_sink_data[1] => audio_0_avalon_left_channel_sink_data[1].IN1
audio_0_avalon_left_channel_sink_data[2] => audio_0_avalon_left_channel_sink_data[2].IN1
audio_0_avalon_left_channel_sink_data[3] => audio_0_avalon_left_channel_sink_data[3].IN1
audio_0_avalon_left_channel_sink_data[4] => audio_0_avalon_left_channel_sink_data[4].IN1
audio_0_avalon_left_channel_sink_data[5] => audio_0_avalon_left_channel_sink_data[5].IN1
audio_0_avalon_left_channel_sink_data[6] => audio_0_avalon_left_channel_sink_data[6].IN1
audio_0_avalon_left_channel_sink_data[7] => audio_0_avalon_left_channel_sink_data[7].IN1
audio_0_avalon_left_channel_sink_data[8] => audio_0_avalon_left_channel_sink_data[8].IN1
audio_0_avalon_left_channel_sink_data[9] => audio_0_avalon_left_channel_sink_data[9].IN1
audio_0_avalon_left_channel_sink_data[10] => audio_0_avalon_left_channel_sink_data[10].IN1
audio_0_avalon_left_channel_sink_data[11] => audio_0_avalon_left_channel_sink_data[11].IN1
audio_0_avalon_left_channel_sink_data[12] => audio_0_avalon_left_channel_sink_data[12].IN1
audio_0_avalon_left_channel_sink_data[13] => audio_0_avalon_left_channel_sink_data[13].IN1
audio_0_avalon_left_channel_sink_data[14] => audio_0_avalon_left_channel_sink_data[14].IN1
audio_0_avalon_left_channel_sink_data[15] => audio_0_avalon_left_channel_sink_data[15].IN1
audio_0_avalon_left_channel_sink_valid => audio_0_avalon_left_channel_sink_valid.IN1
audio_0_avalon_left_channel_sink_ready <= audio_sample_audio_0:audio_0.to_dac_left_channel_ready
audio_0_avalon_right_channel_sink_data[0] => audio_0_avalon_right_channel_sink_data[0].IN1
audio_0_avalon_right_channel_sink_data[1] => audio_0_avalon_right_channel_sink_data[1].IN1
audio_0_avalon_right_channel_sink_data[2] => audio_0_avalon_right_channel_sink_data[2].IN1
audio_0_avalon_right_channel_sink_data[3] => audio_0_avalon_right_channel_sink_data[3].IN1
audio_0_avalon_right_channel_sink_data[4] => audio_0_avalon_right_channel_sink_data[4].IN1
audio_0_avalon_right_channel_sink_data[5] => audio_0_avalon_right_channel_sink_data[5].IN1
audio_0_avalon_right_channel_sink_data[6] => audio_0_avalon_right_channel_sink_data[6].IN1
audio_0_avalon_right_channel_sink_data[7] => audio_0_avalon_right_channel_sink_data[7].IN1
audio_0_avalon_right_channel_sink_data[8] => audio_0_avalon_right_channel_sink_data[8].IN1
audio_0_avalon_right_channel_sink_data[9] => audio_0_avalon_right_channel_sink_data[9].IN1
audio_0_avalon_right_channel_sink_data[10] => audio_0_avalon_right_channel_sink_data[10].IN1
audio_0_avalon_right_channel_sink_data[11] => audio_0_avalon_right_channel_sink_data[11].IN1
audio_0_avalon_right_channel_sink_data[12] => audio_0_avalon_right_channel_sink_data[12].IN1
audio_0_avalon_right_channel_sink_data[13] => audio_0_avalon_right_channel_sink_data[13].IN1
audio_0_avalon_right_channel_sink_data[14] => audio_0_avalon_right_channel_sink_data[14].IN1
audio_0_avalon_right_channel_sink_data[15] => audio_0_avalon_right_channel_sink_data[15].IN1
audio_0_avalon_right_channel_sink_valid => audio_0_avalon_right_channel_sink_valid.IN1
audio_0_avalon_right_channel_sink_ready <= audio_sample_audio_0:audio_0.to_dac_right_channel_ready
audio_0_external_interface_BCLK => audio_0_external_interface_BCLK.IN1
audio_0_external_interface_DACDAT <= audio_sample_audio_0:audio_0.AUD_DACDAT
audio_0_external_interface_DACLRCK => audio_0_external_interface_DACLRCK.IN1
audio_and_video_config_0_external_interface_SDAT <> audio_sample_audio_and_video_config_0:audio_and_video_config_0.I2C_SDAT
audio_and_video_config_0_external_interface_SCLK <= audio_sample_audio_and_video_config_0:audio_and_video_config_0.I2C_SCLK
audio_pll_0_audio_clk_clk <= audio_sample_audio_pll_0:audio_pll_0.audio_clk_clk
clk_clk => clk_clk.IN4
reset_reset_n => _.IN1
reset_reset_n => _.IN1


|tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0
clk => clk.IN3
reset => reset.IN3
to_dac_left_channel_data[0] => to_dac_left_channel_data[0].IN1
to_dac_left_channel_data[1] => to_dac_left_channel_data[1].IN1
to_dac_left_channel_data[2] => to_dac_left_channel_data[2].IN1
to_dac_left_channel_data[3] => to_dac_left_channel_data[3].IN1
to_dac_left_channel_data[4] => to_dac_left_channel_data[4].IN1
to_dac_left_channel_data[5] => to_dac_left_channel_data[5].IN1
to_dac_left_channel_data[6] => to_dac_left_channel_data[6].IN1
to_dac_left_channel_data[7] => to_dac_left_channel_data[7].IN1
to_dac_left_channel_data[8] => to_dac_left_channel_data[8].IN1
to_dac_left_channel_data[9] => to_dac_left_channel_data[9].IN1
to_dac_left_channel_data[10] => to_dac_left_channel_data[10].IN1
to_dac_left_channel_data[11] => to_dac_left_channel_data[11].IN1
to_dac_left_channel_data[12] => to_dac_left_channel_data[12].IN1
to_dac_left_channel_data[13] => to_dac_left_channel_data[13].IN1
to_dac_left_channel_data[14] => to_dac_left_channel_data[14].IN1
to_dac_left_channel_data[15] => to_dac_left_channel_data[15].IN1
to_dac_left_channel_valid => comb.IN1
to_dac_right_channel_data[0] => to_dac_right_channel_data[0].IN1
to_dac_right_channel_data[1] => to_dac_right_channel_data[1].IN1
to_dac_right_channel_data[2] => to_dac_right_channel_data[2].IN1
to_dac_right_channel_data[3] => to_dac_right_channel_data[3].IN1
to_dac_right_channel_data[4] => to_dac_right_channel_data[4].IN1
to_dac_right_channel_data[5] => to_dac_right_channel_data[5].IN1
to_dac_right_channel_data[6] => to_dac_right_channel_data[6].IN1
to_dac_right_channel_data[7] => to_dac_right_channel_data[7].IN1
to_dac_right_channel_data[8] => to_dac_right_channel_data[8].IN1
to_dac_right_channel_data[9] => to_dac_right_channel_data[9].IN1
to_dac_right_channel_data[10] => to_dac_right_channel_data[10].IN1
to_dac_right_channel_data[11] => to_dac_right_channel_data[11].IN1
to_dac_right_channel_data[12] => to_dac_right_channel_data[12].IN1
to_dac_right_channel_data[13] => to_dac_right_channel_data[13].IN1
to_dac_right_channel_data[14] => to_dac_right_channel_data[14].IN1
to_dac_right_channel_data[15] => to_dac_right_channel_data[15].IN1
to_dac_right_channel_valid => comb.IN1
AUD_BCLK => AUD_BCLK.IN1
AUD_DACLRCK => AUD_DACLRCK.IN1
to_dac_left_channel_ready <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
to_dac_right_channel_ready <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
AUD_DACDAT <= altera_up_audio_out_serializer:Audio_Out_Serializer.serial_audio_out_data


|tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_clock_edge:Bit_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_clock_edge:DAC_Left_Right_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer
clk => clk.IN2
reset => reset.IN2
bit_clk_rising_edge => ~NO_FANOUT~
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
left_right_clk_rising_edge => always4.IN0
left_right_clk_rising_edge => read_left_channel.IN1
left_right_clk_falling_edge => always4.IN1
left_right_clk_falling_edge => read_right_channel.IN1
left_channel_data[0] => left_channel_data[0].IN1
left_channel_data[1] => left_channel_data[1].IN1
left_channel_data[2] => left_channel_data[2].IN1
left_channel_data[3] => left_channel_data[3].IN1
left_channel_data[4] => left_channel_data[4].IN1
left_channel_data[5] => left_channel_data[5].IN1
left_channel_data[6] => left_channel_data[6].IN1
left_channel_data[7] => left_channel_data[7].IN1
left_channel_data[8] => left_channel_data[8].IN1
left_channel_data[9] => left_channel_data[9].IN1
left_channel_data[10] => left_channel_data[10].IN1
left_channel_data[11] => left_channel_data[11].IN1
left_channel_data[12] => left_channel_data[12].IN1
left_channel_data[13] => left_channel_data[13].IN1
left_channel_data[14] => left_channel_data[14].IN1
left_channel_data[15] => left_channel_data[15].IN1
left_channel_data_en => comb.IN1
right_channel_data[0] => right_channel_data[0].IN1
right_channel_data[1] => right_channel_data[1].IN1
right_channel_data[2] => right_channel_data[2].IN1
right_channel_data[3] => right_channel_data[3].IN1
right_channel_data[4] => right_channel_data[4].IN1
right_channel_data[5] => right_channel_data[5].IN1
right_channel_data[6] => right_channel_data[6].IN1
right_channel_data[7] => right_channel_data[7].IN1
right_channel_data[8] => right_channel_data[8].IN1
right_channel_data[9] => right_channel_data[9].IN1
right_channel_data[10] => right_channel_data[10].IN1
right_channel_data[11] => right_channel_data[11].IN1
right_channel_data[12] => right_channel_data[12].IN1
right_channel_data[13] => right_channel_data[13].IN1
right_channel_data[14] => right_channel_data[14].IN1
right_channel_data[15] => right_channel_data[15].IN1
right_channel_data_en => comb.IN1
left_channel_fifo_write_space[0] <= left_channel_fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[1] <= left_channel_fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[2] <= left_channel_fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[3] <= left_channel_fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[4] <= left_channel_fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[5] <= left_channel_fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[6] <= left_channel_fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[7] <= left_channel_fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[0] <= right_channel_fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[1] <= right_channel_fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[2] <= right_channel_fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[3] <= right_channel_fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[4] <= right_channel_fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[5] <= right_channel_fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[6] <= right_channel_fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[7] <= right_channel_fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_audio_out_data <= serial_audio_out_data~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[0] => write_data[0].IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[0] <= scfifo:Sync_FIFO.usedw
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
read_data[0] <= scfifo:Sync_FIFO.q
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q


|tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_9ba1:auto_generated.data[0]
data[1] => scfifo_9ba1:auto_generated.data[1]
data[2] => scfifo_9ba1:auto_generated.data[2]
data[3] => scfifo_9ba1:auto_generated.data[3]
data[4] => scfifo_9ba1:auto_generated.data[4]
data[5] => scfifo_9ba1:auto_generated.data[5]
data[6] => scfifo_9ba1:auto_generated.data[6]
data[7] => scfifo_9ba1:auto_generated.data[7]
data[8] => scfifo_9ba1:auto_generated.data[8]
data[9] => scfifo_9ba1:auto_generated.data[9]
data[10] => scfifo_9ba1:auto_generated.data[10]
data[11] => scfifo_9ba1:auto_generated.data[11]
data[12] => scfifo_9ba1:auto_generated.data[12]
data[13] => scfifo_9ba1:auto_generated.data[13]
data[14] => scfifo_9ba1:auto_generated.data[14]
data[15] => scfifo_9ba1:auto_generated.data[15]
q[0] <= scfifo_9ba1:auto_generated.q[0]
q[1] <= scfifo_9ba1:auto_generated.q[1]
q[2] <= scfifo_9ba1:auto_generated.q[2]
q[3] <= scfifo_9ba1:auto_generated.q[3]
q[4] <= scfifo_9ba1:auto_generated.q[4]
q[5] <= scfifo_9ba1:auto_generated.q[5]
q[6] <= scfifo_9ba1:auto_generated.q[6]
q[7] <= scfifo_9ba1:auto_generated.q[7]
q[8] <= scfifo_9ba1:auto_generated.q[8]
q[9] <= scfifo_9ba1:auto_generated.q[9]
q[10] <= scfifo_9ba1:auto_generated.q[10]
q[11] <= scfifo_9ba1:auto_generated.q[11]
q[12] <= scfifo_9ba1:auto_generated.q[12]
q[13] <= scfifo_9ba1:auto_generated.q[13]
q[14] <= scfifo_9ba1:auto_generated.q[14]
q[15] <= scfifo_9ba1:auto_generated.q[15]
wrreq => scfifo_9ba1:auto_generated.wrreq
rdreq => scfifo_9ba1:auto_generated.rdreq
clock => scfifo_9ba1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_9ba1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_9ba1:auto_generated.empty
full <= scfifo_9ba1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_9ba1:auto_generated.usedw[0]
usedw[1] <= scfifo_9ba1:auto_generated.usedw[1]
usedw[2] <= scfifo_9ba1:auto_generated.usedw[2]
usedw[3] <= scfifo_9ba1:auto_generated.usedw[3]
usedw[4] <= scfifo_9ba1:auto_generated.usedw[4]
usedw[5] <= scfifo_9ba1:auto_generated.usedw[5]
usedw[6] <= scfifo_9ba1:auto_generated.usedw[6]


|tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated
clock => a_dpfifo_s2a1:dpfifo.clock
data[0] => a_dpfifo_s2a1:dpfifo.data[0]
data[1] => a_dpfifo_s2a1:dpfifo.data[1]
data[2] => a_dpfifo_s2a1:dpfifo.data[2]
data[3] => a_dpfifo_s2a1:dpfifo.data[3]
data[4] => a_dpfifo_s2a1:dpfifo.data[4]
data[5] => a_dpfifo_s2a1:dpfifo.data[5]
data[6] => a_dpfifo_s2a1:dpfifo.data[6]
data[7] => a_dpfifo_s2a1:dpfifo.data[7]
data[8] => a_dpfifo_s2a1:dpfifo.data[8]
data[9] => a_dpfifo_s2a1:dpfifo.data[9]
data[10] => a_dpfifo_s2a1:dpfifo.data[10]
data[11] => a_dpfifo_s2a1:dpfifo.data[11]
data[12] => a_dpfifo_s2a1:dpfifo.data[12]
data[13] => a_dpfifo_s2a1:dpfifo.data[13]
data[14] => a_dpfifo_s2a1:dpfifo.data[14]
data[15] => a_dpfifo_s2a1:dpfifo.data[15]
empty <= a_dpfifo_s2a1:dpfifo.empty
full <= a_dpfifo_s2a1:dpfifo.full
q[0] <= a_dpfifo_s2a1:dpfifo.q[0]
q[1] <= a_dpfifo_s2a1:dpfifo.q[1]
q[2] <= a_dpfifo_s2a1:dpfifo.q[2]
q[3] <= a_dpfifo_s2a1:dpfifo.q[3]
q[4] <= a_dpfifo_s2a1:dpfifo.q[4]
q[5] <= a_dpfifo_s2a1:dpfifo.q[5]
q[6] <= a_dpfifo_s2a1:dpfifo.q[6]
q[7] <= a_dpfifo_s2a1:dpfifo.q[7]
q[8] <= a_dpfifo_s2a1:dpfifo.q[8]
q[9] <= a_dpfifo_s2a1:dpfifo.q[9]
q[10] <= a_dpfifo_s2a1:dpfifo.q[10]
q[11] <= a_dpfifo_s2a1:dpfifo.q[11]
q[12] <= a_dpfifo_s2a1:dpfifo.q[12]
q[13] <= a_dpfifo_s2a1:dpfifo.q[13]
q[14] <= a_dpfifo_s2a1:dpfifo.q[14]
q[15] <= a_dpfifo_s2a1:dpfifo.q[15]
rdreq => a_dpfifo_s2a1:dpfifo.rreq
sclr => a_dpfifo_s2a1:dpfifo.sclr
usedw[0] <= a_dpfifo_s2a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_s2a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_s2a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_s2a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_s2a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_s2a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_s2a1:dpfifo.usedw[6]
wrreq => a_dpfifo_s2a1:dpfifo.wreq


|tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo
clock => altsyncram_r3i1:FIFOram.clock0
clock => cntr_h2b:rd_ptr_msb.clock
clock => cntr_u27:usedw_counter.clock
clock => cntr_i2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_r3i1:FIFOram.data_a[0]
data[1] => altsyncram_r3i1:FIFOram.data_a[1]
data[2] => altsyncram_r3i1:FIFOram.data_a[2]
data[3] => altsyncram_r3i1:FIFOram.data_a[3]
data[4] => altsyncram_r3i1:FIFOram.data_a[4]
data[5] => altsyncram_r3i1:FIFOram.data_a[5]
data[6] => altsyncram_r3i1:FIFOram.data_a[6]
data[7] => altsyncram_r3i1:FIFOram.data_a[7]
data[8] => altsyncram_r3i1:FIFOram.data_a[8]
data[9] => altsyncram_r3i1:FIFOram.data_a[9]
data[10] => altsyncram_r3i1:FIFOram.data_a[10]
data[11] => altsyncram_r3i1:FIFOram.data_a[11]
data[12] => altsyncram_r3i1:FIFOram.data_a[12]
data[13] => altsyncram_r3i1:FIFOram.data_a[13]
data[14] => altsyncram_r3i1:FIFOram.data_a[14]
data[15] => altsyncram_r3i1:FIFOram.data_a[15]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_r3i1:FIFOram.q_b[0]
q[1] <= altsyncram_r3i1:FIFOram.q_b[1]
q[2] <= altsyncram_r3i1:FIFOram.q_b[2]
q[3] <= altsyncram_r3i1:FIFOram.q_b[3]
q[4] <= altsyncram_r3i1:FIFOram.q_b[4]
q[5] <= altsyncram_r3i1:FIFOram.q_b[5]
q[6] <= altsyncram_r3i1:FIFOram.q_b[6]
q[7] <= altsyncram_r3i1:FIFOram.q_b[7]
q[8] <= altsyncram_r3i1:FIFOram.q_b[8]
q[9] <= altsyncram_r3i1:FIFOram.q_b[9]
q[10] <= altsyncram_r3i1:FIFOram.q_b[10]
q[11] <= altsyncram_r3i1:FIFOram.q_b[11]
q[12] <= altsyncram_r3i1:FIFOram.q_b[12]
q[13] <= altsyncram_r3i1:FIFOram.q_b[13]
q[14] <= altsyncram_r3i1:FIFOram.q_b[14]
q[15] <= altsyncram_r3i1:FIFOram.q_b[15]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_h2b:rd_ptr_msb.sclr
sclr => cntr_u27:usedw_counter.sclr
sclr => cntr_i2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_u27:usedw_counter.q[0]
usedw[1] <= cntr_u27:usedw_counter.q[1]
usedw[2] <= cntr_u27:usedw_counter.q[2]
usedw[3] <= cntr_u27:usedw_counter.q[3]
usedw[4] <= cntr_u27:usedw_counter.q[4]
usedw[5] <= cntr_u27:usedw_counter.q[5]
usedw[6] <= cntr_u27:usedw_counter.q[6]
wreq => altsyncram_r3i1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_u27:usedw_counter.updown
wreq => cntr_i2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cmpr_6l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cmpr_6l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[0] => write_data[0].IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[0] <= scfifo:Sync_FIFO.usedw
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
read_data[0] <= scfifo:Sync_FIFO.q
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q


|tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_9ba1:auto_generated.data[0]
data[1] => scfifo_9ba1:auto_generated.data[1]
data[2] => scfifo_9ba1:auto_generated.data[2]
data[3] => scfifo_9ba1:auto_generated.data[3]
data[4] => scfifo_9ba1:auto_generated.data[4]
data[5] => scfifo_9ba1:auto_generated.data[5]
data[6] => scfifo_9ba1:auto_generated.data[6]
data[7] => scfifo_9ba1:auto_generated.data[7]
data[8] => scfifo_9ba1:auto_generated.data[8]
data[9] => scfifo_9ba1:auto_generated.data[9]
data[10] => scfifo_9ba1:auto_generated.data[10]
data[11] => scfifo_9ba1:auto_generated.data[11]
data[12] => scfifo_9ba1:auto_generated.data[12]
data[13] => scfifo_9ba1:auto_generated.data[13]
data[14] => scfifo_9ba1:auto_generated.data[14]
data[15] => scfifo_9ba1:auto_generated.data[15]
q[0] <= scfifo_9ba1:auto_generated.q[0]
q[1] <= scfifo_9ba1:auto_generated.q[1]
q[2] <= scfifo_9ba1:auto_generated.q[2]
q[3] <= scfifo_9ba1:auto_generated.q[3]
q[4] <= scfifo_9ba1:auto_generated.q[4]
q[5] <= scfifo_9ba1:auto_generated.q[5]
q[6] <= scfifo_9ba1:auto_generated.q[6]
q[7] <= scfifo_9ba1:auto_generated.q[7]
q[8] <= scfifo_9ba1:auto_generated.q[8]
q[9] <= scfifo_9ba1:auto_generated.q[9]
q[10] <= scfifo_9ba1:auto_generated.q[10]
q[11] <= scfifo_9ba1:auto_generated.q[11]
q[12] <= scfifo_9ba1:auto_generated.q[12]
q[13] <= scfifo_9ba1:auto_generated.q[13]
q[14] <= scfifo_9ba1:auto_generated.q[14]
q[15] <= scfifo_9ba1:auto_generated.q[15]
wrreq => scfifo_9ba1:auto_generated.wrreq
rdreq => scfifo_9ba1:auto_generated.rdreq
clock => scfifo_9ba1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_9ba1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_9ba1:auto_generated.empty
full <= scfifo_9ba1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_9ba1:auto_generated.usedw[0]
usedw[1] <= scfifo_9ba1:auto_generated.usedw[1]
usedw[2] <= scfifo_9ba1:auto_generated.usedw[2]
usedw[3] <= scfifo_9ba1:auto_generated.usedw[3]
usedw[4] <= scfifo_9ba1:auto_generated.usedw[4]
usedw[5] <= scfifo_9ba1:auto_generated.usedw[5]
usedw[6] <= scfifo_9ba1:auto_generated.usedw[6]


|tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated
clock => a_dpfifo_s2a1:dpfifo.clock
data[0] => a_dpfifo_s2a1:dpfifo.data[0]
data[1] => a_dpfifo_s2a1:dpfifo.data[1]
data[2] => a_dpfifo_s2a1:dpfifo.data[2]
data[3] => a_dpfifo_s2a1:dpfifo.data[3]
data[4] => a_dpfifo_s2a1:dpfifo.data[4]
data[5] => a_dpfifo_s2a1:dpfifo.data[5]
data[6] => a_dpfifo_s2a1:dpfifo.data[6]
data[7] => a_dpfifo_s2a1:dpfifo.data[7]
data[8] => a_dpfifo_s2a1:dpfifo.data[8]
data[9] => a_dpfifo_s2a1:dpfifo.data[9]
data[10] => a_dpfifo_s2a1:dpfifo.data[10]
data[11] => a_dpfifo_s2a1:dpfifo.data[11]
data[12] => a_dpfifo_s2a1:dpfifo.data[12]
data[13] => a_dpfifo_s2a1:dpfifo.data[13]
data[14] => a_dpfifo_s2a1:dpfifo.data[14]
data[15] => a_dpfifo_s2a1:dpfifo.data[15]
empty <= a_dpfifo_s2a1:dpfifo.empty
full <= a_dpfifo_s2a1:dpfifo.full
q[0] <= a_dpfifo_s2a1:dpfifo.q[0]
q[1] <= a_dpfifo_s2a1:dpfifo.q[1]
q[2] <= a_dpfifo_s2a1:dpfifo.q[2]
q[3] <= a_dpfifo_s2a1:dpfifo.q[3]
q[4] <= a_dpfifo_s2a1:dpfifo.q[4]
q[5] <= a_dpfifo_s2a1:dpfifo.q[5]
q[6] <= a_dpfifo_s2a1:dpfifo.q[6]
q[7] <= a_dpfifo_s2a1:dpfifo.q[7]
q[8] <= a_dpfifo_s2a1:dpfifo.q[8]
q[9] <= a_dpfifo_s2a1:dpfifo.q[9]
q[10] <= a_dpfifo_s2a1:dpfifo.q[10]
q[11] <= a_dpfifo_s2a1:dpfifo.q[11]
q[12] <= a_dpfifo_s2a1:dpfifo.q[12]
q[13] <= a_dpfifo_s2a1:dpfifo.q[13]
q[14] <= a_dpfifo_s2a1:dpfifo.q[14]
q[15] <= a_dpfifo_s2a1:dpfifo.q[15]
rdreq => a_dpfifo_s2a1:dpfifo.rreq
sclr => a_dpfifo_s2a1:dpfifo.sclr
usedw[0] <= a_dpfifo_s2a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_s2a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_s2a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_s2a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_s2a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_s2a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_s2a1:dpfifo.usedw[6]
wrreq => a_dpfifo_s2a1:dpfifo.wreq


|tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo
clock => altsyncram_r3i1:FIFOram.clock0
clock => cntr_h2b:rd_ptr_msb.clock
clock => cntr_u27:usedw_counter.clock
clock => cntr_i2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_r3i1:FIFOram.data_a[0]
data[1] => altsyncram_r3i1:FIFOram.data_a[1]
data[2] => altsyncram_r3i1:FIFOram.data_a[2]
data[3] => altsyncram_r3i1:FIFOram.data_a[3]
data[4] => altsyncram_r3i1:FIFOram.data_a[4]
data[5] => altsyncram_r3i1:FIFOram.data_a[5]
data[6] => altsyncram_r3i1:FIFOram.data_a[6]
data[7] => altsyncram_r3i1:FIFOram.data_a[7]
data[8] => altsyncram_r3i1:FIFOram.data_a[8]
data[9] => altsyncram_r3i1:FIFOram.data_a[9]
data[10] => altsyncram_r3i1:FIFOram.data_a[10]
data[11] => altsyncram_r3i1:FIFOram.data_a[11]
data[12] => altsyncram_r3i1:FIFOram.data_a[12]
data[13] => altsyncram_r3i1:FIFOram.data_a[13]
data[14] => altsyncram_r3i1:FIFOram.data_a[14]
data[15] => altsyncram_r3i1:FIFOram.data_a[15]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_r3i1:FIFOram.q_b[0]
q[1] <= altsyncram_r3i1:FIFOram.q_b[1]
q[2] <= altsyncram_r3i1:FIFOram.q_b[2]
q[3] <= altsyncram_r3i1:FIFOram.q_b[3]
q[4] <= altsyncram_r3i1:FIFOram.q_b[4]
q[5] <= altsyncram_r3i1:FIFOram.q_b[5]
q[6] <= altsyncram_r3i1:FIFOram.q_b[6]
q[7] <= altsyncram_r3i1:FIFOram.q_b[7]
q[8] <= altsyncram_r3i1:FIFOram.q_b[8]
q[9] <= altsyncram_r3i1:FIFOram.q_b[9]
q[10] <= altsyncram_r3i1:FIFOram.q_b[10]
q[11] <= altsyncram_r3i1:FIFOram.q_b[11]
q[12] <= altsyncram_r3i1:FIFOram.q_b[12]
q[13] <= altsyncram_r3i1:FIFOram.q_b[13]
q[14] <= altsyncram_r3i1:FIFOram.q_b[14]
q[15] <= altsyncram_r3i1:FIFOram.q_b[15]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_h2b:rd_ptr_msb.sclr
sclr => cntr_u27:usedw_counter.sclr
sclr => cntr_i2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_u27:usedw_counter.q[0]
usedw[1] <= cntr_u27:usedw_counter.q[1]
usedw[2] <= cntr_u27:usedw_counter.q[2]
usedw[3] <= cntr_u27:usedw_counter.q[3]
usedw[4] <= cntr_u27:usedw_counter.q[4]
usedw[5] <= cntr_u27:usedw_counter.q[5]
usedw[6] <= cntr_u27:usedw_counter.q[6]
wreq => altsyncram_r3i1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_u27:usedw_counter.updown
wreq => cntr_i2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cmpr_6l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cmpr_6l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0
clk => clk.IN2
reset => internal_reset.IN1
address[0] => Equal0.IN1
address[0] => Equal1.IN0
address[0] => Equal2.IN1
address[0] => Equal4.IN1
address[1] => Equal0.IN0
address[1] => Equal1.IN1
address[1] => Equal2.IN0
address[1] => Equal4.IN0
byteenable[0] => always3.IN1
byteenable[0] => always3.IN1
byteenable[0] => always3.IN1
byteenable[0] => internal_reset.IN1
byteenable[1] => always3.IN1
byteenable[2] => always3.IN1
byteenable[3] => ~NO_FANOUT~
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => waitrequest.IN1
write => always3.IN1
write => waitrequest.IN1
write => internal_reset.IN1
writedata[0] => address_reg.DATAB
writedata[0] => data_reg.DATAB
writedata[0] => internal_reset.IN1
writedata[1] => control_reg.DATAB
writedata[1] => address_reg.DATAB
writedata[1] => data_reg.DATAB
writedata[2] => control_reg.DATAB
writedata[2] => address_reg.DATAB
writedata[2] => data_reg.DATAB
writedata[3] => address_reg.DATAB
writedata[3] => data_reg.DATAB
writedata[4] => address_reg.DATAB
writedata[4] => data_reg.DATAB
writedata[5] => address_reg.DATAB
writedata[5] => data_reg.DATAB
writedata[6] => address_reg.DATAB
writedata[6] => data_reg.DATAB
writedata[7] => address_reg.DATAB
writedata[7] => data_reg.DATAB
writedata[8] => data_reg.DATAB
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => control_reg.DATAB
writedata[17] => control_reg.DATAB
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
I2C_SDAT <> altera_up_av_config_serial_bus_controller:Serial_Bus_Controller.serial_data
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
waitrequest <= waitrequest.DB_MAX_OUTPUT_PORT_TYPE
irq <= irq.DB_MAX_OUTPUT_PORT_TYPE
I2C_SCEN <= altera_up_av_config_serial_bus_controller:Serial_Bus_Controller.serial_en
I2C_SCLK <= altera_up_av_config_serial_bus_controller:Serial_Bus_Controller.serial_clk


|tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init
clk => auto_init_error~reg0.CLK
clk => auto_init_complete~reg0.CLK
clk => rom_address[0]~reg0.CLK
clk => rom_address[1]~reg0.CLK
clk => rom_address[2]~reg0.CLK
clk => rom_address[3]~reg0.CLK
clk => rom_address[4]~reg0.CLK
clk => rom_address[5]~reg0.CLK
clk => transfer_data~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => transfer_data.OUTPUTSELECT
reset => rom_address.OUTPUTSELECT
reset => rom_address.OUTPUTSELECT
reset => rom_address.OUTPUTSELECT
reset => rom_address.OUTPUTSELECT
reset => rom_address.OUTPUTSELECT
reset => rom_address.OUTPUTSELECT
reset => auto_init_complete.OUTPUTSELECT
reset => auto_init_error.OUTPUTSELECT
clear_error => auto_init_error.OUTPUTSELECT
ack => always4.IN1
transfer_complete => always1.IN1
transfer_complete => toggle_next_transfer.IN1
rom_data[0] => data_out.DATAA
rom_data[1] => data_out.DATAA
rom_data[2] => data_out.DATAA
rom_data[3] => data_out.DATAA
rom_data[4] => data_out.DATAA
rom_data[5] => data_out.DATAA
rom_data[6] => data_out.DATAA
rom_data[7] => data_out.DATAA
rom_data[8] => data_out.DATAA
rom_data[9] => data_out.DATAA
rom_data[10] => data_out.DATAA
rom_data[11] => data_out.DATAA
rom_data[12] => data_out.DATAA
rom_data[13] => data_out.DATAA
rom_data[14] => data_out.DATAA
rom_data[15] => data_out.DATAA
rom_data[16] => data_out.DATAA
rom_data[17] => data_out.DATAA
rom_data[18] => data_out.DATAA
rom_data[19] => data_out.DATAA
rom_data[20] => data_out.DATAA
rom_data[21] => data_out.DATAA
rom_data[22] => data_out.DATAA
rom_data[23] => data_out.DATAA
rom_data[24] => data_out.DATAA
rom_data[25] => data_out.DATAA
rom_data[26] => data_out.DATAA
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
transfer_data <= transfer_data~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_address[0] <= rom_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_address[1] <= rom_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_address[2] <= rom_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_address[3] <= rom_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_address[4] <= rom_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_address[5] <= rom_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
auto_init_complete <= auto_init_complete~reg0.DB_MAX_OUTPUT_PORT_TYPE
auto_init_error <= auto_init_error~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM
rom_address[0] => rom_address[0].IN2
rom_address[1] => rom_address[1].IN2
rom_address[2] => rom_address[2].IN2
rom_address[3] => rom_address[3].IN2
rom_address[4] => rom_address[4].IN2
rom_address[5] => rom_address[5].IN2
rom_data[0] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[1] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[2] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[3] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[4] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[5] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[6] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[7] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[8] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[9] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[10] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[11] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[12] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[13] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[14] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[15] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[16] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[17] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[18] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[19] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[20] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[21] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[22] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[23] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[24] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[25] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[26] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE


|tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM
rom_address[0] => Decoder0.IN5
rom_address[1] => Decoder0.IN4
rom_address[2] => Decoder0.IN3
rom_address[3] => Decoder0.IN2
rom_address[4] => Decoder0.IN1
rom_address[5] => Decoder0.IN0
rom_data[0] <= <GND>
rom_data[1] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
rom_data[2] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
rom_data[3] <= data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[4] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
rom_data[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
rom_data[6] <= data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[7] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
rom_data[8] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[9] <= <GND>
rom_data[10] <= <GND>
rom_data[11] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
rom_data[12] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
rom_data[13] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
rom_data[14] <= data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[15] <= <GND>
rom_data[16] <= <GND>
rom_data[17] <= <GND>
rom_data[18] <= <GND>
rom_data[19] <= <GND>
rom_data[20] <= <GND>
rom_data[21] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[22] <= <GND>
rom_data[23] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[24] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[25] <= <GND>
rom_data[26] <= <GND>


|tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM
rom_address[0] => Ram0.RADDR
rom_address[1] => Ram0.RADDR1
rom_address[2] => Ram0.RADDR2
rom_address[3] => Ram0.RADDR3
rom_address[4] => Ram0.RADDR4
rom_address[5] => Ram0.RADDR5
rom_data[0] <= <GND>
rom_data[1] <= Ram0.DATAOUT
rom_data[2] <= Ram0.DATAOUT1
rom_data[3] <= Ram0.DATAOUT2
rom_data[4] <= Ram0.DATAOUT3
rom_data[5] <= Ram0.DATAOUT4
rom_data[6] <= Ram0.DATAOUT5
rom_data[7] <= Ram0.DATAOUT6
rom_data[8] <= Ram0.DATAOUT7
rom_data[9] <= <GND>
rom_data[10] <= Ram0.DATAOUT8
rom_data[11] <= Ram0.DATAOUT9
rom_data[12] <= Ram0.DATAOUT10
rom_data[13] <= Ram0.DATAOUT11
rom_data[14] <= Ram0.DATAOUT12
rom_data[15] <= Ram0.DATAOUT13
rom_data[16] <= Ram0.DATAOUT14
rom_data[17] <= Ram0.DATAOUT15
rom_data[18] <= <GND>
rom_data[19] <= Ram0.DATAOUT16
rom_data[20] <= Ram0.DATAOUT17
rom_data[21] <= Ram0.DATAOUT18
rom_data[22] <= Ram0.DATAOUT19
rom_data[23] <= Ram0.DATAOUT20
rom_data[24] <= Ram0.DATAOUT21
rom_data[25] <= Ram0.DATAOUT22
rom_data[26] <= Ram0.DATAOUT23


|tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller
clk => clk.IN1
reset => reset.IN1
start_transfer => always1.IN1
start_transfer => transfer_complete.OUTPUTSELECT
data_in[0] => shiftreg_data.DATAB
data_in[1] => shiftreg_data.DATAB
data_in[2] => shiftreg_data.DATAB
data_in[3] => shiftreg_data.DATAB
data_in[4] => shiftreg_data.DATAB
data_in[5] => shiftreg_data.DATAB
data_in[6] => shiftreg_data.DATAB
data_in[7] => shiftreg_data.DATAB
data_in[8] => shiftreg_data.DATAB
data_in[9] => shiftreg_data.DATAB
data_in[10] => shiftreg_data.DATAB
data_in[11] => shiftreg_data.DATAB
data_in[12] => shiftreg_data.DATAB
data_in[13] => shiftreg_data.DATAB
data_in[14] => shiftreg_data.DATAB
data_in[15] => shiftreg_data.DATAB
data_in[16] => shiftreg_data.DATAB
data_in[17] => shiftreg_data.DATAB
data_in[18] => shiftreg_data.DATAB
data_in[19] => shiftreg_data.DATAB
data_in[20] => shiftreg_data.DATAB
data_in[21] => shiftreg_data.DATAB
data_in[22] => shiftreg_data.DATAB
data_in[23] => shiftreg_data.DATAB
data_in[24] => shiftreg_data.DATAB
data_in[25] => shiftreg_data.DATAB
data_in[26] => shiftreg_data.DATAB
transfer_mask[0] => shiftreg_mask.DATAB
transfer_mask[1] => shiftreg_mask.DATAB
transfer_mask[2] => shiftreg_mask.DATAB
transfer_mask[3] => shiftreg_mask.DATAB
transfer_mask[4] => shiftreg_mask.DATAB
transfer_mask[5] => shiftreg_mask.DATAB
transfer_mask[6] => shiftreg_mask.DATAB
transfer_mask[7] => shiftreg_mask.DATAB
transfer_mask[8] => shiftreg_mask.DATAB
transfer_mask[9] => shiftreg_mask.DATAB
transfer_mask[10] => shiftreg_mask.DATAB
transfer_mask[11] => shiftreg_mask.DATAB
transfer_mask[12] => shiftreg_mask.DATAB
transfer_mask[13] => shiftreg_mask.DATAB
transfer_mask[14] => shiftreg_mask.DATAB
transfer_mask[15] => shiftreg_mask.DATAB
transfer_mask[16] => shiftreg_mask.DATAB
transfer_mask[17] => shiftreg_mask.DATAB
transfer_mask[18] => shiftreg_mask.DATAB
transfer_mask[19] => shiftreg_mask.DATAB
transfer_mask[20] => shiftreg_mask.DATAB
transfer_mask[21] => shiftreg_mask.DATAB
transfer_mask[22] => shiftreg_mask.DATAB
transfer_mask[23] => shiftreg_mask.DATAB
transfer_mask[24] => shiftreg_mask.DATAB
transfer_mask[25] => shiftreg_mask.DATAB
transfer_mask[26] => shiftreg_mask.DATAB
restart_counter[0] => counter.DATAB
restart_counter[1] => counter.DATAB
restart_counter[2] => counter.DATAB
restart_counter[3] => counter.DATAB
restart_counter[4] => counter.DATAB
restart_data_in[0] => shiftreg_data.DATAB
restart_data_in[1] => shiftreg_data.DATAB
restart_data_in[2] => shiftreg_data.DATAB
restart_data_in[3] => shiftreg_data.DATAB
restart_data_in[4] => shiftreg_data.DATAB
restart_data_in[5] => shiftreg_data.DATAB
restart_data_in[6] => shiftreg_data.DATAB
restart_data_in[7] => shiftreg_data.DATAB
restart_data_in[8] => shiftreg_data.DATAB
restart_data_in[9] => shiftreg_data.DATAB
restart_data_in[10] => shiftreg_data.DATAB
restart_data_in[11] => shiftreg_data.DATAB
restart_data_in[12] => shiftreg_data.DATAB
restart_data_in[13] => shiftreg_data.DATAB
restart_data_in[14] => shiftreg_data.DATAB
restart_data_in[15] => shiftreg_data.DATAB
restart_data_in[16] => shiftreg_data.DATAB
restart_data_in[17] => shiftreg_data.DATAB
restart_data_in[18] => shiftreg_data.DATAB
restart_data_in[19] => shiftreg_data.DATAB
restart_data_in[20] => shiftreg_data.DATAB
restart_data_in[21] => shiftreg_data.DATAB
restart_data_in[22] => shiftreg_data.DATAB
restart_data_in[23] => shiftreg_data.DATAB
restart_data_in[24] => shiftreg_data.DATAB
restart_data_in[25] => shiftreg_data.DATAB
restart_data_in[26] => shiftreg_data.DATAB
restart_transfer_mask[0] => shiftreg_mask.DATAB
restart_transfer_mask[1] => shiftreg_mask.DATAB
restart_transfer_mask[2] => shiftreg_mask.DATAB
restart_transfer_mask[3] => shiftreg_mask.DATAB
restart_transfer_mask[4] => shiftreg_mask.DATAB
restart_transfer_mask[5] => shiftreg_mask.DATAB
restart_transfer_mask[6] => shiftreg_mask.DATAB
restart_transfer_mask[7] => shiftreg_mask.DATAB
restart_transfer_mask[8] => shiftreg_mask.DATAB
restart_transfer_mask[9] => shiftreg_mask.DATAB
restart_transfer_mask[10] => shiftreg_mask.DATAB
restart_transfer_mask[11] => shiftreg_mask.DATAB
restart_transfer_mask[12] => shiftreg_mask.DATAB
restart_transfer_mask[13] => shiftreg_mask.DATAB
restart_transfer_mask[14] => shiftreg_mask.DATAB
restart_transfer_mask[15] => shiftreg_mask.DATAB
restart_transfer_mask[16] => shiftreg_mask.DATAB
restart_transfer_mask[17] => shiftreg_mask.DATAB
restart_transfer_mask[18] => shiftreg_mask.DATAB
restart_transfer_mask[19] => shiftreg_mask.DATAB
restart_transfer_mask[20] => shiftreg_mask.DATAB
restart_transfer_mask[21] => shiftreg_mask.DATAB
restart_transfer_mask[22] => shiftreg_mask.DATAB
restart_transfer_mask[23] => shiftreg_mask.DATAB
restart_transfer_mask[24] => shiftreg_mask.DATAB
restart_transfer_mask[25] => shiftreg_mask.DATAB
restart_transfer_mask[26] => shiftreg_mask.DATAB
serial_data <> serial_data
serial_clk <= serial_clk.DB_MAX_OUTPUT_PORT_TYPE
serial_en <= serial_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= shiftreg_data[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= shiftreg_data[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= shiftreg_data[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= shiftreg_data[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= shiftreg_data[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= shiftreg_data[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= shiftreg_data[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= shiftreg_data[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= shiftreg_data[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= shiftreg_data[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= shiftreg_data[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= shiftreg_data[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= shiftreg_data[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= shiftreg_data[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= shiftreg_data[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= shiftreg_data[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= shiftreg_data[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= shiftreg_data[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= shiftreg_data[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= shiftreg_data[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= shiftreg_data[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= shiftreg_data[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= shiftreg_data[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= shiftreg_data[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= shiftreg_data[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= shiftreg_data[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= shiftreg_data[26].DB_MAX_OUTPUT_PORT_TYPE
transfer_complete <= transfer_complete~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator
clk => middle_of_low_level~reg0.CLK
clk => middle_of_high_level~reg0.CLK
clk => falling_edge~reg0.CLK
clk => rising_edge~reg0.CLK
clk => new_clk~reg0.CLK
clk => clk_counter[1].CLK
clk => clk_counter[2].CLK
clk => clk_counter[3].CLK
clk => clk_counter[4].CLK
clk => clk_counter[5].CLK
clk => clk_counter[6].CLK
clk => clk_counter[7].CLK
clk => clk_counter[8].CLK
clk => clk_counter[9].CLK
clk => clk_counter[10].CLK
clk => clk_counter[11].CLK
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => new_clk.OUTPUTSELECT
reset => rising_edge.OUTPUTSELECT
reset => falling_edge.OUTPUTSELECT
reset => middle_of_high_level.OUTPUTSELECT
reset => middle_of_low_level.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
new_clk <= new_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE
rising_edge <= rising_edge~reg0.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge~reg0.DB_MAX_OUTPUT_PORT_TYPE
middle_of_high_level <= middle_of_high_level~reg0.DB_MAX_OUTPUT_PORT_TYPE
middle_of_low_level <= middle_of_low_level~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_pll_0:audio_pll_0
ref_clk_clk => ref_clk_clk.IN1
ref_reset_reset => ref_reset_reset.IN1
audio_clk_clk <= audio_sample_audio_pll_0_audio_pll:audio_pll.outclk_0
reset_source_reset <= altera_up_avalon_reset_from_locked_signal:reset_from_locked.reset


|tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_pll_0:audio_pll_0|audio_sample_audio_pll_0_audio_pll:audio_pll
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_pll_0:audio_pll_0|audio_sample_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
zdbfbclk <> <GND>


|tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_pll_0:audio_pll_0|altera_up_avalon_reset_from_locked_signal:reset_from_locked
locked => reset.DATAIN
reset <= locked.DB_MAX_OUTPUT_PORT_TYPE


|tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|altera_reset_controller:rst_controller
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|tippytop|cpuDatapath:cpuDatapath
clk => clk.IN5
reset => reset.IN3
q_b[0] <= memory:cpuDataMem.q_b
q_b[1] <= memory:cpuDataMem.q_b
q_b[2] <= memory:cpuDataMem.q_b
q_b[3] <= memory:cpuDataMem.q_b
q_b[4] <= memory:cpuDataMem.q_b
q_b[5] <= memory:cpuDataMem.q_b
q_b[6] <= memory:cpuDataMem.q_b
q_b[7] <= memory:cpuDataMem.q_b
q_b[8] <= memory:cpuDataMem.q_b
q_b[9] <= memory:cpuDataMem.q_b
q_b[10] <= memory:cpuDataMem.q_b
q_b[11] <= memory:cpuDataMem.q_b
q_b[12] <= memory:cpuDataMem.q_b
q_b[13] <= memory:cpuDataMem.q_b
q_b[14] <= memory:cpuDataMem.q_b
q_b[15] <= memory:cpuDataMem.q_b
addr_b[0] => addr_b[0].IN1
addr_b[1] => addr_b[1].IN1
addr_b[2] => addr_b[2].IN1
addr_b[3] => addr_b[3].IN1
addr_b[4] => addr_b[4].IN1
addr_b[5] => addr_b[5].IN1
addr_b[6] => addr_b[6].IN1
addr_b[7] => addr_b[7].IN1
addr_b[8] => addr_b[8].IN1
addr_b[9] => addr_b[9].IN1
addr_b[10] => addr_b[10].IN1
addr_b[11] => addr_b[11].IN1
addr_b[12] => addr_b[12].IN1
addr_b[13] => addr_b[13].IN1
addr_b[14] => addr_b[14].IN1
addr_b[15] => addr_b[15].IN1
uart[0] => trueUart[0].IN1
uart[1] => trueUart[1].IN1
uart[2] => trueUart[2].IN1
uart[3] => trueUart[3].IN1
uart[4] => trueUart[4].IN1
uart[5] => trueUart[5].IN1
uart[6] => trueUart[6].IN1
uart[7] => trueUart[7].IN1


|tippytop|cpuDatapath:cpuDatapath|mux:ld_mux
a[0] => out.DATAB
a[1] => out.DATAB
a[2] => out.DATAB
a[3] => out.DATAB
a[4] => out.DATAB
a[5] => out.DATAB
a[6] => out.DATAB
a[7] => out.DATAB
a[8] => out.DATAB
a[9] => out.DATAB
a[10] => out.DATAB
a[11] => out.DATAB
a[12] => out.DATAB
a[13] => out.DATAB
a[14] => out.DATAB
a[15] => out.DATAB
b[0] => out.DATAA
b[1] => out.DATAA
b[2] => out.DATAA
b[3] => out.DATAA
b[4] => out.DATAA
b[5] => out.DATAA
b[6] => out.DATAA
b[7] => out.DATAA
b[8] => out.DATAA
b[9] => out.DATAA
b[10] => out.DATAA
b[11] => out.DATAA
b[12] => out.DATAA
b[13] => out.DATAA
b[14] => out.DATAA
b[15] => out.DATAA
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|tippytop|cpuDatapath:cpuDatapath|mux:pc_mux
a[0] => out.DATAB
a[1] => out.DATAB
a[2] => out.DATAB
a[3] => out.DATAB
a[4] => out.DATAB
a[5] => out.DATAB
a[6] => out.DATAB
a[7] => out.DATAB
a[8] => out.DATAB
a[9] => out.DATAB
a[10] => out.DATAB
a[11] => out.DATAB
a[12] => out.DATAB
a[13] => out.DATAB
a[14] => out.DATAB
a[15] => out.DATAB
b[0] => out.DATAA
b[1] => out.DATAA
b[2] => out.DATAA
b[3] => out.DATAA
b[4] => out.DATAA
b[5] => out.DATAA
b[6] => out.DATAA
b[7] => out.DATAA
b[8] => out.DATAA
b[9] => out.DATAA
b[10] => out.DATAA
b[11] => out.DATAA
b[12] => out.DATAA
b[13] => out.DATAA
b[14] => out.DATAA
b[15] => out.DATAA
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|tippytop|cpuDatapath:cpuDatapath|mux:ld_pc_mux
a[0] => out.DATAB
a[1] => out.DATAB
a[2] => out.DATAB
a[3] => out.DATAB
a[4] => out.DATAB
a[5] => out.DATAB
a[6] => out.DATAB
a[7] => out.DATAB
a[8] => out.DATAB
a[9] => out.DATAB
a[10] => out.DATAB
a[11] => out.DATAB
a[12] => out.DATAB
a[13] => out.DATAB
a[14] => out.DATAB
a[15] => out.DATAB
b[0] => out.DATAA
b[1] => out.DATAA
b[2] => out.DATAA
b[3] => out.DATAA
b[4] => out.DATAA
b[5] => out.DATAA
b[6] => out.DATAA
b[7] => out.DATAA
b[8] => out.DATAA
b[9] => out.DATAA
b[10] => out.DATAA
b[11] => out.DATAA
b[12] => out.DATAA
b[13] => out.DATAA
b[14] => out.DATAA
b[15] => out.DATAA
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|tippytop|cpuDatapath:cpuDatapath|pc:programcounter
clk => PC_out[0]~reg0.CLK
clk => PC_out[1]~reg0.CLK
clk => PC_out[2]~reg0.CLK
clk => PC_out[3]~reg0.CLK
clk => PC_out[4]~reg0.CLK
clk => PC_out[5]~reg0.CLK
clk => PC_out[6]~reg0.CLK
clk => PC_out[7]~reg0.CLK
clk => PC_out[8]~reg0.CLK
clk => PC_out[9]~reg0.CLK
clk => PC_out[10]~reg0.CLK
clk => PC_out[11]~reg0.CLK
clk => PC_out[12]~reg0.CLK
clk => PC_out[13]~reg0.CLK
clk => PC_out[14]~reg0.CLK
clk => PC_out[15]~reg0.CLK
reset => PC_out.OUTPUTSELECT
reset => PC_out.OUTPUTSELECT
reset => PC_out.OUTPUTSELECT
reset => PC_out.OUTPUTSELECT
reset => PC_out.OUTPUTSELECT
reset => PC_out.OUTPUTSELECT
reset => PC_out.OUTPUTSELECT
reset => PC_out.OUTPUTSELECT
reset => PC_out.OUTPUTSELECT
reset => PC_out.OUTPUTSELECT
reset => PC_out.OUTPUTSELECT
reset => PC_out.OUTPUTSELECT
reset => PC_out.OUTPUTSELECT
reset => PC_out.OUTPUTSELECT
reset => PC_out.OUTPUTSELECT
reset => PC_out.OUTPUTSELECT
PC_en => PC_out.OUTPUTSELECT
PC_en => PC_out.OUTPUTSELECT
PC_en => PC_out.OUTPUTSELECT
PC_en => PC_out.OUTPUTSELECT
PC_en => PC_out.OUTPUTSELECT
PC_en => PC_out.OUTPUTSELECT
PC_en => PC_out.OUTPUTSELECT
PC_en => PC_out.OUTPUTSELECT
PC_en => PC_out.OUTPUTSELECT
PC_en => PC_out.OUTPUTSELECT
PC_en => PC_out.OUTPUTSELECT
PC_en => PC_out.OUTPUTSELECT
PC_en => PC_out.OUTPUTSELECT
PC_en => PC_out.OUTPUTSELECT
PC_en => PC_out.OUTPUTSELECT
PC_en => PC_out.OUTPUTSELECT
LD_pc_out[0] => PC_out.DATAB
LD_pc_out[1] => PC_out.DATAB
LD_pc_out[2] => PC_out.DATAB
LD_pc_out[3] => PC_out.DATAB
LD_pc_out[4] => PC_out.DATAB
LD_pc_out[5] => PC_out.DATAB
LD_pc_out[6] => PC_out.DATAB
LD_pc_out[7] => PC_out.DATAB
LD_pc_out[8] => PC_out.DATAB
LD_pc_out[9] => PC_out.DATAB
LD_pc_out[10] => PC_out.DATAB
LD_pc_out[11] => PC_out.DATAB
LD_pc_out[12] => PC_out.DATAB
LD_pc_out[13] => PC_out.DATAB
LD_pc_out[14] => PC_out.DATAB
LD_pc_out[15] => PC_out.DATAB
PC_out[0] <= PC_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[1] <= PC_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[2] <= PC_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[3] <= PC_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[4] <= PC_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[5] <= PC_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[6] <= PC_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[7] <= PC_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[8] <= PC_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[9] <= PC_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[10] <= PC_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[11] <= PC_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[12] <= PC_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[13] <= PC_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[14] <= PC_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[15] <= PC_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LD_PC => PC_out.OUTPUTSELECT
LD_PC => PC_out.OUTPUTSELECT
LD_PC => PC_out.OUTPUTSELECT
LD_PC => PC_out.OUTPUTSELECT
LD_PC => PC_out.OUTPUTSELECT
LD_PC => PC_out.OUTPUTSELECT
LD_PC => PC_out.OUTPUTSELECT
LD_PC => PC_out.OUTPUTSELECT
LD_PC => PC_out.OUTPUTSELECT
LD_PC => PC_out.OUTPUTSELECT
LD_PC => PC_out.OUTPUTSELECT
LD_PC => PC_out.OUTPUTSELECT
LD_PC => PC_out.OUTPUTSELECT
LD_PC => PC_out.OUTPUTSELECT
LD_PC => PC_out.OUTPUTSELECT
LD_PC => PC_out.OUTPUTSELECT


|tippytop|cpuDatapath:cpuDatapath|FSM:mainFsm
DOUT[0] => Selector29.IN4
DOUT[0] => Selector33.IN5
DOUT[1] => Selector28.IN4
DOUT[1] => Selector32.IN5
DOUT[2] => Selector27.IN4
DOUT[2] => Selector31.IN5
DOUT[3] => Selector26.IN4
DOUT[3] => Selector30.IN5
DOUT[4] => opcode_out.DATAB
DOUT[4] => Equal1.IN3
DOUT[4] => Equal2.IN3
DOUT[4] => Equal3.IN3
DOUT[4] => Equal4.IN3
DOUT[5] => opcode_out.DATAB
DOUT[5] => Equal1.IN2
DOUT[5] => Equal2.IN2
DOUT[5] => Equal3.IN2
DOUT[5] => Equal4.IN2
DOUT[6] => opcode_out.DATAB
DOUT[6] => Equal1.IN1
DOUT[6] => Equal2.IN0
DOUT[6] => Equal3.IN1
DOUT[6] => Equal4.IN1
DOUT[7] => opcode_out.DATAB
DOUT[7] => Equal1.IN0
DOUT[7] => Equal2.IN1
DOUT[7] => Equal3.IN0
DOUT[7] => Equal4.IN0
DOUT[8] => Decoder0.IN3
DOUT[8] => Selector29.IN3
DOUT[8] => Selector33.IN4
DOUT[8] => DOUT1[0].DATAIN
DOUT[9] => Decoder0.IN2
DOUT[9] => Selector28.IN3
DOUT[9] => Selector32.IN4
DOUT[9] => DOUT1[1].DATAIN
DOUT[10] => Decoder0.IN1
DOUT[10] => Selector27.IN3
DOUT[10] => Selector31.IN4
DOUT[10] => DOUT1[2].DATAIN
DOUT[11] => Decoder0.IN0
DOUT[11] => Selector26.IN3
DOUT[11] => Selector30.IN4
DOUT[11] => DOUT1[3].DATAIN
DOUT[12] => opcode_out.DATAB
DOUT[12] => Equal0.IN3
DOUT[13] => opcode_out.DATAB
DOUT[13] => Equal0.IN2
DOUT[14] => opcode_out.DATAB
DOUT[14] => Equal0.IN0
DOUT[15] => opcode_out.DATAB
DOUT[15] => Equal0.IN1
clk => state~15.DATAIN
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => Selector9.IN3
reset => Selector9.IN4
reset => Selector9.IN5
reset => Selector9.IN6
reset => Selector9.IN7
reset => Selector9.IN8
reset => Selector9.IN9
reset => Selector9.IN10
reset => Selector9.IN11
reset => Selector9.IN12
reset => Selector9.IN13
reset => Selector9.IN14
reset => Selector6.IN2
reset => Selector7.IN2
reset => Selector8.IN2
reset => Selector5.IN2
reset => Selector5.IN3
reset => Selector4.IN2
reset => Selector3.IN2
reset => Selector2.IN2
reset => Selector1.IN2
reset => Selector0.IN2
reset => Selector0.IN3
reset => Selector0.IN4
LD_mux <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
LD_PC <= LD_PC.DB_MAX_OUTPUT_PORT_TYPE
PC_mux <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
opcode_out[0] <= opcode_out.DB_MAX_OUTPUT_PORT_TYPE
opcode_out[1] <= opcode_out.DB_MAX_OUTPUT_PORT_TYPE
opcode_out[2] <= opcode_out.DB_MAX_OUTPUT_PORT_TYPE
opcode_out[3] <= opcode_out.DB_MAX_OUTPUT_PORT_TYPE
opcode_out[4] <= opcode_out.DB_MAX_OUTPUT_PORT_TYPE
opcode_out[5] <= opcode_out.DB_MAX_OUTPUT_PORT_TYPE
opcode_out[6] <= opcode_out.DB_MAX_OUTPUT_PORT_TYPE
opcode_out[7] <= opcode_out.DB_MAX_OUTPUT_PORT_TYPE
Reg_en[0] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
Reg_en[1] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
Reg_en[2] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
Reg_en[3] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
Reg_en[4] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
Reg_en[5] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
Reg_en[6] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
Reg_en[7] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
Reg_en[8] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
Reg_en[9] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
Reg_en[10] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
Reg_en[11] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
Reg_en[12] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
Reg_en[13] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
Reg_en[14] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
Reg_en[15] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
Mux_A[0] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
Mux_A[1] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
Mux_A[2] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
Mux_A[3] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
Mux_B[0] <= Selector33.DB_MAX_OUTPUT_PORT_TYPE
Mux_B[1] <= Selector32.DB_MAX_OUTPUT_PORT_TYPE
Mux_B[2] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
Mux_B[3] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
Flag_en[0] <= <GND>
Flag_en[1] <= <GND>
Flag_en[2] <= <GND>
Flag_en[3] <= <GND>
Flag_en[4] <= <GND>
PC_en <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
wen <= Mux_B.DB_MAX_OUTPUT_PORT_TYPE
uartSel <= Mux_B.DB_MAX_OUTPUT_PORT_TYPE


|tippytop|cpuDatapath:cpuDatapath|RegBank:reg_bank
ALUBus[0] => ALUBus[0].IN16
ALUBus[1] => ALUBus[1].IN16
ALUBus[2] => ALUBus[2].IN16
ALUBus[3] => ALUBus[3].IN16
ALUBus[4] => ALUBus[4].IN16
ALUBus[5] => ALUBus[5].IN16
ALUBus[6] => ALUBus[6].IN16
ALUBus[7] => ALUBus[7].IN16
ALUBus[8] => ALUBus[8].IN16
ALUBus[9] => ALUBus[9].IN16
ALUBus[10] => ALUBus[10].IN16
ALUBus[11] => ALUBus[11].IN16
ALUBus[12] => ALUBus[12].IN16
ALUBus[13] => ALUBus[13].IN16
ALUBus[14] => ALUBus[14].IN16
ALUBus[15] => ALUBus[15].IN16
r0[0] <= regfile:Inst0.r
r0[1] <= regfile:Inst0.r
r0[2] <= regfile:Inst0.r
r0[3] <= regfile:Inst0.r
r0[4] <= regfile:Inst0.r
r0[5] <= regfile:Inst0.r
r0[6] <= regfile:Inst0.r
r0[7] <= regfile:Inst0.r
r0[8] <= regfile:Inst0.r
r0[9] <= regfile:Inst0.r
r0[10] <= regfile:Inst0.r
r0[11] <= regfile:Inst0.r
r0[12] <= regfile:Inst0.r
r0[13] <= regfile:Inst0.r
r0[14] <= regfile:Inst0.r
r0[15] <= regfile:Inst0.r
r1[0] <= regfile:Inst1.r
r1[1] <= regfile:Inst1.r
r1[2] <= regfile:Inst1.r
r1[3] <= regfile:Inst1.r
r1[4] <= regfile:Inst1.r
r1[5] <= regfile:Inst1.r
r1[6] <= regfile:Inst1.r
r1[7] <= regfile:Inst1.r
r1[8] <= regfile:Inst1.r
r1[9] <= regfile:Inst1.r
r1[10] <= regfile:Inst1.r
r1[11] <= regfile:Inst1.r
r1[12] <= regfile:Inst1.r
r1[13] <= regfile:Inst1.r
r1[14] <= regfile:Inst1.r
r1[15] <= regfile:Inst1.r
r2[0] <= regfile:Inst2.r
r2[1] <= regfile:Inst2.r
r2[2] <= regfile:Inst2.r
r2[3] <= regfile:Inst2.r
r2[4] <= regfile:Inst2.r
r2[5] <= regfile:Inst2.r
r2[6] <= regfile:Inst2.r
r2[7] <= regfile:Inst2.r
r2[8] <= regfile:Inst2.r
r2[9] <= regfile:Inst2.r
r2[10] <= regfile:Inst2.r
r2[11] <= regfile:Inst2.r
r2[12] <= regfile:Inst2.r
r2[13] <= regfile:Inst2.r
r2[14] <= regfile:Inst2.r
r2[15] <= regfile:Inst2.r
r3[0] <= regfile:Inst3.r
r3[1] <= regfile:Inst3.r
r3[2] <= regfile:Inst3.r
r3[3] <= regfile:Inst3.r
r3[4] <= regfile:Inst3.r
r3[5] <= regfile:Inst3.r
r3[6] <= regfile:Inst3.r
r3[7] <= regfile:Inst3.r
r3[8] <= regfile:Inst3.r
r3[9] <= regfile:Inst3.r
r3[10] <= regfile:Inst3.r
r3[11] <= regfile:Inst3.r
r3[12] <= regfile:Inst3.r
r3[13] <= regfile:Inst3.r
r3[14] <= regfile:Inst3.r
r3[15] <= regfile:Inst3.r
r4[0] <= regfile:Inst4.r
r4[1] <= regfile:Inst4.r
r4[2] <= regfile:Inst4.r
r4[3] <= regfile:Inst4.r
r4[4] <= regfile:Inst4.r
r4[5] <= regfile:Inst4.r
r4[6] <= regfile:Inst4.r
r4[7] <= regfile:Inst4.r
r4[8] <= regfile:Inst4.r
r4[9] <= regfile:Inst4.r
r4[10] <= regfile:Inst4.r
r4[11] <= regfile:Inst4.r
r4[12] <= regfile:Inst4.r
r4[13] <= regfile:Inst4.r
r4[14] <= regfile:Inst4.r
r4[15] <= regfile:Inst4.r
r5[0] <= regfile:Inst5.r
r5[1] <= regfile:Inst5.r
r5[2] <= regfile:Inst5.r
r5[3] <= regfile:Inst5.r
r5[4] <= regfile:Inst5.r
r5[5] <= regfile:Inst5.r
r5[6] <= regfile:Inst5.r
r5[7] <= regfile:Inst5.r
r5[8] <= regfile:Inst5.r
r5[9] <= regfile:Inst5.r
r5[10] <= regfile:Inst5.r
r5[11] <= regfile:Inst5.r
r5[12] <= regfile:Inst5.r
r5[13] <= regfile:Inst5.r
r5[14] <= regfile:Inst5.r
r5[15] <= regfile:Inst5.r
r6[0] <= regfile:Inst6.r
r6[1] <= regfile:Inst6.r
r6[2] <= regfile:Inst6.r
r6[3] <= regfile:Inst6.r
r6[4] <= regfile:Inst6.r
r6[5] <= regfile:Inst6.r
r6[6] <= regfile:Inst6.r
r6[7] <= regfile:Inst6.r
r6[8] <= regfile:Inst6.r
r6[9] <= regfile:Inst6.r
r6[10] <= regfile:Inst6.r
r6[11] <= regfile:Inst6.r
r6[12] <= regfile:Inst6.r
r6[13] <= regfile:Inst6.r
r6[14] <= regfile:Inst6.r
r6[15] <= regfile:Inst6.r
r7[0] <= regfile:Inst7.r
r7[1] <= regfile:Inst7.r
r7[2] <= regfile:Inst7.r
r7[3] <= regfile:Inst7.r
r7[4] <= regfile:Inst7.r
r7[5] <= regfile:Inst7.r
r7[6] <= regfile:Inst7.r
r7[7] <= regfile:Inst7.r
r7[8] <= regfile:Inst7.r
r7[9] <= regfile:Inst7.r
r7[10] <= regfile:Inst7.r
r7[11] <= regfile:Inst7.r
r7[12] <= regfile:Inst7.r
r7[13] <= regfile:Inst7.r
r7[14] <= regfile:Inst7.r
r7[15] <= regfile:Inst7.r
r8[0] <= regfile:Inst8.r
r8[1] <= regfile:Inst8.r
r8[2] <= regfile:Inst8.r
r8[3] <= regfile:Inst8.r
r8[4] <= regfile:Inst8.r
r8[5] <= regfile:Inst8.r
r8[6] <= regfile:Inst8.r
r8[7] <= regfile:Inst8.r
r8[8] <= regfile:Inst8.r
r8[9] <= regfile:Inst8.r
r8[10] <= regfile:Inst8.r
r8[11] <= regfile:Inst8.r
r8[12] <= regfile:Inst8.r
r8[13] <= regfile:Inst8.r
r8[14] <= regfile:Inst8.r
r8[15] <= regfile:Inst8.r
r9[0] <= regfile:Inst9.r
r9[1] <= regfile:Inst9.r
r9[2] <= regfile:Inst9.r
r9[3] <= regfile:Inst9.r
r9[4] <= regfile:Inst9.r
r9[5] <= regfile:Inst9.r
r9[6] <= regfile:Inst9.r
r9[7] <= regfile:Inst9.r
r9[8] <= regfile:Inst9.r
r9[9] <= regfile:Inst9.r
r9[10] <= regfile:Inst9.r
r9[11] <= regfile:Inst9.r
r9[12] <= regfile:Inst9.r
r9[13] <= regfile:Inst9.r
r9[14] <= regfile:Inst9.r
r9[15] <= regfile:Inst9.r
r10[0] <= regfile:Inst10.r
r10[1] <= regfile:Inst10.r
r10[2] <= regfile:Inst10.r
r10[3] <= regfile:Inst10.r
r10[4] <= regfile:Inst10.r
r10[5] <= regfile:Inst10.r
r10[6] <= regfile:Inst10.r
r10[7] <= regfile:Inst10.r
r10[8] <= regfile:Inst10.r
r10[9] <= regfile:Inst10.r
r10[10] <= regfile:Inst10.r
r10[11] <= regfile:Inst10.r
r10[12] <= regfile:Inst10.r
r10[13] <= regfile:Inst10.r
r10[14] <= regfile:Inst10.r
r10[15] <= regfile:Inst10.r
r11[0] <= regfile:Inst11.r
r11[1] <= regfile:Inst11.r
r11[2] <= regfile:Inst11.r
r11[3] <= regfile:Inst11.r
r11[4] <= regfile:Inst11.r
r11[5] <= regfile:Inst11.r
r11[6] <= regfile:Inst11.r
r11[7] <= regfile:Inst11.r
r11[8] <= regfile:Inst11.r
r11[9] <= regfile:Inst11.r
r11[10] <= regfile:Inst11.r
r11[11] <= regfile:Inst11.r
r11[12] <= regfile:Inst11.r
r11[13] <= regfile:Inst11.r
r11[14] <= regfile:Inst11.r
r11[15] <= regfile:Inst11.r
r12[0] <= regfile:Inst12.r
r12[1] <= regfile:Inst12.r
r12[2] <= regfile:Inst12.r
r12[3] <= regfile:Inst12.r
r12[4] <= regfile:Inst12.r
r12[5] <= regfile:Inst12.r
r12[6] <= regfile:Inst12.r
r12[7] <= regfile:Inst12.r
r12[8] <= regfile:Inst12.r
r12[9] <= regfile:Inst12.r
r12[10] <= regfile:Inst12.r
r12[11] <= regfile:Inst12.r
r12[12] <= regfile:Inst12.r
r12[13] <= regfile:Inst12.r
r12[14] <= regfile:Inst12.r
r12[15] <= regfile:Inst12.r
r13[0] <= regfile:Inst13.r
r13[1] <= regfile:Inst13.r
r13[2] <= regfile:Inst13.r
r13[3] <= regfile:Inst13.r
r13[4] <= regfile:Inst13.r
r13[5] <= regfile:Inst13.r
r13[6] <= regfile:Inst13.r
r13[7] <= regfile:Inst13.r
r13[8] <= regfile:Inst13.r
r13[9] <= regfile:Inst13.r
r13[10] <= regfile:Inst13.r
r13[11] <= regfile:Inst13.r
r13[12] <= regfile:Inst13.r
r13[13] <= regfile:Inst13.r
r13[14] <= regfile:Inst13.r
r13[15] <= regfile:Inst13.r
r14[0] <= regfile:Inst14.r
r14[1] <= regfile:Inst14.r
r14[2] <= regfile:Inst14.r
r14[3] <= regfile:Inst14.r
r14[4] <= regfile:Inst14.r
r14[5] <= regfile:Inst14.r
r14[6] <= regfile:Inst14.r
r14[7] <= regfile:Inst14.r
r14[8] <= regfile:Inst14.r
r14[9] <= regfile:Inst14.r
r14[10] <= regfile:Inst14.r
r14[11] <= regfile:Inst14.r
r14[12] <= regfile:Inst14.r
r14[13] <= regfile:Inst14.r
r14[14] <= regfile:Inst14.r
r14[15] <= regfile:Inst14.r
r15[0] <= regfile:Inst15.r
r15[1] <= regfile:Inst15.r
r15[2] <= regfile:Inst15.r
r15[3] <= regfile:Inst15.r
r15[4] <= regfile:Inst15.r
r15[5] <= regfile:Inst15.r
r15[6] <= regfile:Inst15.r
r15[7] <= regfile:Inst15.r
r15[8] <= regfile:Inst15.r
r15[9] <= regfile:Inst15.r
r15[10] <= regfile:Inst15.r
r15[11] <= regfile:Inst15.r
r15[12] <= regfile:Inst15.r
r15[13] <= regfile:Inst15.r
r15[14] <= regfile:Inst15.r
r15[15] <= regfile:Inst15.r
regEnable[0] => regEnable[0].IN1
regEnable[1] => regEnable[1].IN1
regEnable[2] => regEnable[2].IN1
regEnable[3] => regEnable[3].IN1
regEnable[4] => regEnable[4].IN1
regEnable[5] => regEnable[5].IN1
regEnable[6] => regEnable[6].IN1
regEnable[7] => regEnable[7].IN1
regEnable[8] => regEnable[8].IN1
regEnable[9] => regEnable[9].IN1
regEnable[10] => regEnable[10].IN1
regEnable[11] => regEnable[11].IN1
regEnable[12] => regEnable[12].IN1
regEnable[13] => regEnable[13].IN1
regEnable[14] => regEnable[14].IN1
regEnable[15] => regEnable[15].IN1
clk => clk.IN16
reset => reset.IN16


|tippytop|cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst0
D_in[0] => r.DATAB
D_in[1] => r.DATAB
D_in[2] => r.DATAB
D_in[3] => r.DATAB
D_in[4] => r.DATAB
D_in[5] => r.DATAB
D_in[6] => r.DATAB
D_in[7] => r.DATAB
D_in[8] => r.DATAB
D_in[9] => r.DATAB
D_in[10] => r.DATAB
D_in[11] => r.DATAB
D_in[12] => r.DATAB
D_in[13] => r.DATAB
D_in[14] => r.DATAB
D_in[15] => r.DATAB
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
clk => r[0]~reg0.CLK
clk => r[1]~reg0.CLK
clk => r[2]~reg0.CLK
clk => r[3]~reg0.CLK
clk => r[4]~reg0.CLK
clk => r[5]~reg0.CLK
clk => r[6]~reg0.CLK
clk => r[7]~reg0.CLK
clk => r[8]~reg0.CLK
clk => r[9]~reg0.CLK
clk => r[10]~reg0.CLK
clk => r[11]~reg0.CLK
clk => r[12]~reg0.CLK
clk => r[13]~reg0.CLK
clk => r[14]~reg0.CLK
clk => r[15]~reg0.CLK
r[0] <= r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= r[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= r[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= r[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= r[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= r[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= r[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= r[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tippytop|cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst1
D_in[0] => r.DATAB
D_in[1] => r.DATAB
D_in[2] => r.DATAB
D_in[3] => r.DATAB
D_in[4] => r.DATAB
D_in[5] => r.DATAB
D_in[6] => r.DATAB
D_in[7] => r.DATAB
D_in[8] => r.DATAB
D_in[9] => r.DATAB
D_in[10] => r.DATAB
D_in[11] => r.DATAB
D_in[12] => r.DATAB
D_in[13] => r.DATAB
D_in[14] => r.DATAB
D_in[15] => r.DATAB
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
clk => r[0]~reg0.CLK
clk => r[1]~reg0.CLK
clk => r[2]~reg0.CLK
clk => r[3]~reg0.CLK
clk => r[4]~reg0.CLK
clk => r[5]~reg0.CLK
clk => r[6]~reg0.CLK
clk => r[7]~reg0.CLK
clk => r[8]~reg0.CLK
clk => r[9]~reg0.CLK
clk => r[10]~reg0.CLK
clk => r[11]~reg0.CLK
clk => r[12]~reg0.CLK
clk => r[13]~reg0.CLK
clk => r[14]~reg0.CLK
clk => r[15]~reg0.CLK
r[0] <= r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= r[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= r[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= r[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= r[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= r[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= r[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= r[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tippytop|cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst2
D_in[0] => r.DATAB
D_in[1] => r.DATAB
D_in[2] => r.DATAB
D_in[3] => r.DATAB
D_in[4] => r.DATAB
D_in[5] => r.DATAB
D_in[6] => r.DATAB
D_in[7] => r.DATAB
D_in[8] => r.DATAB
D_in[9] => r.DATAB
D_in[10] => r.DATAB
D_in[11] => r.DATAB
D_in[12] => r.DATAB
D_in[13] => r.DATAB
D_in[14] => r.DATAB
D_in[15] => r.DATAB
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
clk => r[0]~reg0.CLK
clk => r[1]~reg0.CLK
clk => r[2]~reg0.CLK
clk => r[3]~reg0.CLK
clk => r[4]~reg0.CLK
clk => r[5]~reg0.CLK
clk => r[6]~reg0.CLK
clk => r[7]~reg0.CLK
clk => r[8]~reg0.CLK
clk => r[9]~reg0.CLK
clk => r[10]~reg0.CLK
clk => r[11]~reg0.CLK
clk => r[12]~reg0.CLK
clk => r[13]~reg0.CLK
clk => r[14]~reg0.CLK
clk => r[15]~reg0.CLK
r[0] <= r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= r[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= r[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= r[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= r[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= r[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= r[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= r[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tippytop|cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst3
D_in[0] => r.DATAB
D_in[1] => r.DATAB
D_in[2] => r.DATAB
D_in[3] => r.DATAB
D_in[4] => r.DATAB
D_in[5] => r.DATAB
D_in[6] => r.DATAB
D_in[7] => r.DATAB
D_in[8] => r.DATAB
D_in[9] => r.DATAB
D_in[10] => r.DATAB
D_in[11] => r.DATAB
D_in[12] => r.DATAB
D_in[13] => r.DATAB
D_in[14] => r.DATAB
D_in[15] => r.DATAB
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
clk => r[0]~reg0.CLK
clk => r[1]~reg0.CLK
clk => r[2]~reg0.CLK
clk => r[3]~reg0.CLK
clk => r[4]~reg0.CLK
clk => r[5]~reg0.CLK
clk => r[6]~reg0.CLK
clk => r[7]~reg0.CLK
clk => r[8]~reg0.CLK
clk => r[9]~reg0.CLK
clk => r[10]~reg0.CLK
clk => r[11]~reg0.CLK
clk => r[12]~reg0.CLK
clk => r[13]~reg0.CLK
clk => r[14]~reg0.CLK
clk => r[15]~reg0.CLK
r[0] <= r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= r[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= r[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= r[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= r[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= r[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= r[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= r[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tippytop|cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst4
D_in[0] => r.DATAB
D_in[1] => r.DATAB
D_in[2] => r.DATAB
D_in[3] => r.DATAB
D_in[4] => r.DATAB
D_in[5] => r.DATAB
D_in[6] => r.DATAB
D_in[7] => r.DATAB
D_in[8] => r.DATAB
D_in[9] => r.DATAB
D_in[10] => r.DATAB
D_in[11] => r.DATAB
D_in[12] => r.DATAB
D_in[13] => r.DATAB
D_in[14] => r.DATAB
D_in[15] => r.DATAB
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
clk => r[0]~reg0.CLK
clk => r[1]~reg0.CLK
clk => r[2]~reg0.CLK
clk => r[3]~reg0.CLK
clk => r[4]~reg0.CLK
clk => r[5]~reg0.CLK
clk => r[6]~reg0.CLK
clk => r[7]~reg0.CLK
clk => r[8]~reg0.CLK
clk => r[9]~reg0.CLK
clk => r[10]~reg0.CLK
clk => r[11]~reg0.CLK
clk => r[12]~reg0.CLK
clk => r[13]~reg0.CLK
clk => r[14]~reg0.CLK
clk => r[15]~reg0.CLK
r[0] <= r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= r[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= r[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= r[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= r[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= r[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= r[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= r[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tippytop|cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst5
D_in[0] => r.DATAB
D_in[1] => r.DATAB
D_in[2] => r.DATAB
D_in[3] => r.DATAB
D_in[4] => r.DATAB
D_in[5] => r.DATAB
D_in[6] => r.DATAB
D_in[7] => r.DATAB
D_in[8] => r.DATAB
D_in[9] => r.DATAB
D_in[10] => r.DATAB
D_in[11] => r.DATAB
D_in[12] => r.DATAB
D_in[13] => r.DATAB
D_in[14] => r.DATAB
D_in[15] => r.DATAB
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
clk => r[0]~reg0.CLK
clk => r[1]~reg0.CLK
clk => r[2]~reg0.CLK
clk => r[3]~reg0.CLK
clk => r[4]~reg0.CLK
clk => r[5]~reg0.CLK
clk => r[6]~reg0.CLK
clk => r[7]~reg0.CLK
clk => r[8]~reg0.CLK
clk => r[9]~reg0.CLK
clk => r[10]~reg0.CLK
clk => r[11]~reg0.CLK
clk => r[12]~reg0.CLK
clk => r[13]~reg0.CLK
clk => r[14]~reg0.CLK
clk => r[15]~reg0.CLK
r[0] <= r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= r[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= r[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= r[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= r[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= r[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= r[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= r[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tippytop|cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst6
D_in[0] => r.DATAB
D_in[1] => r.DATAB
D_in[2] => r.DATAB
D_in[3] => r.DATAB
D_in[4] => r.DATAB
D_in[5] => r.DATAB
D_in[6] => r.DATAB
D_in[7] => r.DATAB
D_in[8] => r.DATAB
D_in[9] => r.DATAB
D_in[10] => r.DATAB
D_in[11] => r.DATAB
D_in[12] => r.DATAB
D_in[13] => r.DATAB
D_in[14] => r.DATAB
D_in[15] => r.DATAB
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
clk => r[0]~reg0.CLK
clk => r[1]~reg0.CLK
clk => r[2]~reg0.CLK
clk => r[3]~reg0.CLK
clk => r[4]~reg0.CLK
clk => r[5]~reg0.CLK
clk => r[6]~reg0.CLK
clk => r[7]~reg0.CLK
clk => r[8]~reg0.CLK
clk => r[9]~reg0.CLK
clk => r[10]~reg0.CLK
clk => r[11]~reg0.CLK
clk => r[12]~reg0.CLK
clk => r[13]~reg0.CLK
clk => r[14]~reg0.CLK
clk => r[15]~reg0.CLK
r[0] <= r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= r[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= r[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= r[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= r[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= r[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= r[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= r[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tippytop|cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst7
D_in[0] => r.DATAB
D_in[1] => r.DATAB
D_in[2] => r.DATAB
D_in[3] => r.DATAB
D_in[4] => r.DATAB
D_in[5] => r.DATAB
D_in[6] => r.DATAB
D_in[7] => r.DATAB
D_in[8] => r.DATAB
D_in[9] => r.DATAB
D_in[10] => r.DATAB
D_in[11] => r.DATAB
D_in[12] => r.DATAB
D_in[13] => r.DATAB
D_in[14] => r.DATAB
D_in[15] => r.DATAB
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
clk => r[0]~reg0.CLK
clk => r[1]~reg0.CLK
clk => r[2]~reg0.CLK
clk => r[3]~reg0.CLK
clk => r[4]~reg0.CLK
clk => r[5]~reg0.CLK
clk => r[6]~reg0.CLK
clk => r[7]~reg0.CLK
clk => r[8]~reg0.CLK
clk => r[9]~reg0.CLK
clk => r[10]~reg0.CLK
clk => r[11]~reg0.CLK
clk => r[12]~reg0.CLK
clk => r[13]~reg0.CLK
clk => r[14]~reg0.CLK
clk => r[15]~reg0.CLK
r[0] <= r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= r[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= r[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= r[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= r[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= r[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= r[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= r[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tippytop|cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst8
D_in[0] => r.DATAB
D_in[1] => r.DATAB
D_in[2] => r.DATAB
D_in[3] => r.DATAB
D_in[4] => r.DATAB
D_in[5] => r.DATAB
D_in[6] => r.DATAB
D_in[7] => r.DATAB
D_in[8] => r.DATAB
D_in[9] => r.DATAB
D_in[10] => r.DATAB
D_in[11] => r.DATAB
D_in[12] => r.DATAB
D_in[13] => r.DATAB
D_in[14] => r.DATAB
D_in[15] => r.DATAB
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
clk => r[0]~reg0.CLK
clk => r[1]~reg0.CLK
clk => r[2]~reg0.CLK
clk => r[3]~reg0.CLK
clk => r[4]~reg0.CLK
clk => r[5]~reg0.CLK
clk => r[6]~reg0.CLK
clk => r[7]~reg0.CLK
clk => r[8]~reg0.CLK
clk => r[9]~reg0.CLK
clk => r[10]~reg0.CLK
clk => r[11]~reg0.CLK
clk => r[12]~reg0.CLK
clk => r[13]~reg0.CLK
clk => r[14]~reg0.CLK
clk => r[15]~reg0.CLK
r[0] <= r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= r[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= r[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= r[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= r[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= r[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= r[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= r[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tippytop|cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst9
D_in[0] => r.DATAB
D_in[1] => r.DATAB
D_in[2] => r.DATAB
D_in[3] => r.DATAB
D_in[4] => r.DATAB
D_in[5] => r.DATAB
D_in[6] => r.DATAB
D_in[7] => r.DATAB
D_in[8] => r.DATAB
D_in[9] => r.DATAB
D_in[10] => r.DATAB
D_in[11] => r.DATAB
D_in[12] => r.DATAB
D_in[13] => r.DATAB
D_in[14] => r.DATAB
D_in[15] => r.DATAB
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
clk => r[0]~reg0.CLK
clk => r[1]~reg0.CLK
clk => r[2]~reg0.CLK
clk => r[3]~reg0.CLK
clk => r[4]~reg0.CLK
clk => r[5]~reg0.CLK
clk => r[6]~reg0.CLK
clk => r[7]~reg0.CLK
clk => r[8]~reg0.CLK
clk => r[9]~reg0.CLK
clk => r[10]~reg0.CLK
clk => r[11]~reg0.CLK
clk => r[12]~reg0.CLK
clk => r[13]~reg0.CLK
clk => r[14]~reg0.CLK
clk => r[15]~reg0.CLK
r[0] <= r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= r[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= r[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= r[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= r[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= r[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= r[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= r[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tippytop|cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst10
D_in[0] => r.DATAB
D_in[1] => r.DATAB
D_in[2] => r.DATAB
D_in[3] => r.DATAB
D_in[4] => r.DATAB
D_in[5] => r.DATAB
D_in[6] => r.DATAB
D_in[7] => r.DATAB
D_in[8] => r.DATAB
D_in[9] => r.DATAB
D_in[10] => r.DATAB
D_in[11] => r.DATAB
D_in[12] => r.DATAB
D_in[13] => r.DATAB
D_in[14] => r.DATAB
D_in[15] => r.DATAB
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
clk => r[0]~reg0.CLK
clk => r[1]~reg0.CLK
clk => r[2]~reg0.CLK
clk => r[3]~reg0.CLK
clk => r[4]~reg0.CLK
clk => r[5]~reg0.CLK
clk => r[6]~reg0.CLK
clk => r[7]~reg0.CLK
clk => r[8]~reg0.CLK
clk => r[9]~reg0.CLK
clk => r[10]~reg0.CLK
clk => r[11]~reg0.CLK
clk => r[12]~reg0.CLK
clk => r[13]~reg0.CLK
clk => r[14]~reg0.CLK
clk => r[15]~reg0.CLK
r[0] <= r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= r[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= r[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= r[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= r[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= r[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= r[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= r[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tippytop|cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst11
D_in[0] => r.DATAB
D_in[1] => r.DATAB
D_in[2] => r.DATAB
D_in[3] => r.DATAB
D_in[4] => r.DATAB
D_in[5] => r.DATAB
D_in[6] => r.DATAB
D_in[7] => r.DATAB
D_in[8] => r.DATAB
D_in[9] => r.DATAB
D_in[10] => r.DATAB
D_in[11] => r.DATAB
D_in[12] => r.DATAB
D_in[13] => r.DATAB
D_in[14] => r.DATAB
D_in[15] => r.DATAB
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
clk => r[0]~reg0.CLK
clk => r[1]~reg0.CLK
clk => r[2]~reg0.CLK
clk => r[3]~reg0.CLK
clk => r[4]~reg0.CLK
clk => r[5]~reg0.CLK
clk => r[6]~reg0.CLK
clk => r[7]~reg0.CLK
clk => r[8]~reg0.CLK
clk => r[9]~reg0.CLK
clk => r[10]~reg0.CLK
clk => r[11]~reg0.CLK
clk => r[12]~reg0.CLK
clk => r[13]~reg0.CLK
clk => r[14]~reg0.CLK
clk => r[15]~reg0.CLK
r[0] <= r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= r[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= r[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= r[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= r[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= r[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= r[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= r[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tippytop|cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst12
D_in[0] => r.DATAB
D_in[1] => r.DATAB
D_in[2] => r.DATAB
D_in[3] => r.DATAB
D_in[4] => r.DATAB
D_in[5] => r.DATAB
D_in[6] => r.DATAB
D_in[7] => r.DATAB
D_in[8] => r.DATAB
D_in[9] => r.DATAB
D_in[10] => r.DATAB
D_in[11] => r.DATAB
D_in[12] => r.DATAB
D_in[13] => r.DATAB
D_in[14] => r.DATAB
D_in[15] => r.DATAB
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
clk => r[0]~reg0.CLK
clk => r[1]~reg0.CLK
clk => r[2]~reg0.CLK
clk => r[3]~reg0.CLK
clk => r[4]~reg0.CLK
clk => r[5]~reg0.CLK
clk => r[6]~reg0.CLK
clk => r[7]~reg0.CLK
clk => r[8]~reg0.CLK
clk => r[9]~reg0.CLK
clk => r[10]~reg0.CLK
clk => r[11]~reg0.CLK
clk => r[12]~reg0.CLK
clk => r[13]~reg0.CLK
clk => r[14]~reg0.CLK
clk => r[15]~reg0.CLK
r[0] <= r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= r[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= r[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= r[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= r[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= r[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= r[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= r[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tippytop|cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst13
D_in[0] => r.DATAB
D_in[1] => r.DATAB
D_in[2] => r.DATAB
D_in[3] => r.DATAB
D_in[4] => r.DATAB
D_in[5] => r.DATAB
D_in[6] => r.DATAB
D_in[7] => r.DATAB
D_in[8] => r.DATAB
D_in[9] => r.DATAB
D_in[10] => r.DATAB
D_in[11] => r.DATAB
D_in[12] => r.DATAB
D_in[13] => r.DATAB
D_in[14] => r.DATAB
D_in[15] => r.DATAB
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
clk => r[0]~reg0.CLK
clk => r[1]~reg0.CLK
clk => r[2]~reg0.CLK
clk => r[3]~reg0.CLK
clk => r[4]~reg0.CLK
clk => r[5]~reg0.CLK
clk => r[6]~reg0.CLK
clk => r[7]~reg0.CLK
clk => r[8]~reg0.CLK
clk => r[9]~reg0.CLK
clk => r[10]~reg0.CLK
clk => r[11]~reg0.CLK
clk => r[12]~reg0.CLK
clk => r[13]~reg0.CLK
clk => r[14]~reg0.CLK
clk => r[15]~reg0.CLK
r[0] <= r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= r[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= r[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= r[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= r[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= r[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= r[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= r[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tippytop|cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst14
D_in[0] => r.DATAB
D_in[1] => r.DATAB
D_in[2] => r.DATAB
D_in[3] => r.DATAB
D_in[4] => r.DATAB
D_in[5] => r.DATAB
D_in[6] => r.DATAB
D_in[7] => r.DATAB
D_in[8] => r.DATAB
D_in[9] => r.DATAB
D_in[10] => r.DATAB
D_in[11] => r.DATAB
D_in[12] => r.DATAB
D_in[13] => r.DATAB
D_in[14] => r.DATAB
D_in[15] => r.DATAB
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
clk => r[0]~reg0.CLK
clk => r[1]~reg0.CLK
clk => r[2]~reg0.CLK
clk => r[3]~reg0.CLK
clk => r[4]~reg0.CLK
clk => r[5]~reg0.CLK
clk => r[6]~reg0.CLK
clk => r[7]~reg0.CLK
clk => r[8]~reg0.CLK
clk => r[9]~reg0.CLK
clk => r[10]~reg0.CLK
clk => r[11]~reg0.CLK
clk => r[12]~reg0.CLK
clk => r[13]~reg0.CLK
clk => r[14]~reg0.CLK
clk => r[15]~reg0.CLK
r[0] <= r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= r[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= r[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= r[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= r[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= r[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= r[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= r[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tippytop|cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst15
D_in[0] => r.DATAB
D_in[1] => r.DATAB
D_in[2] => r.DATAB
D_in[3] => r.DATAB
D_in[4] => r.DATAB
D_in[5] => r.DATAB
D_in[6] => r.DATAB
D_in[7] => r.DATAB
D_in[8] => r.DATAB
D_in[9] => r.DATAB
D_in[10] => r.DATAB
D_in[11] => r.DATAB
D_in[12] => r.DATAB
D_in[13] => r.DATAB
D_in[14] => r.DATAB
D_in[15] => r.DATAB
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
wEnable => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
clk => r[0]~reg0.CLK
clk => r[1]~reg0.CLK
clk => r[2]~reg0.CLK
clk => r[3]~reg0.CLK
clk => r[4]~reg0.CLK
clk => r[5]~reg0.CLK
clk => r[6]~reg0.CLK
clk => r[7]~reg0.CLK
clk => r[8]~reg0.CLK
clk => r[9]~reg0.CLK
clk => r[10]~reg0.CLK
clk => r[11]~reg0.CLK
clk => r[12]~reg0.CLK
clk => r[13]~reg0.CLK
clk => r[14]~reg0.CLK
clk => r[15]~reg0.CLK
r[0] <= r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= r[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= r[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= r[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= r[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= r[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= r[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= r[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tippytop|cpuDatapath:cpuDatapath|Mux16to1:muxA
r0[0] => Mux15.IN0
r0[1] => Mux14.IN0
r0[2] => Mux13.IN0
r0[3] => Mux12.IN0
r0[4] => Mux11.IN0
r0[5] => Mux10.IN0
r0[6] => Mux9.IN0
r0[7] => Mux8.IN0
r0[8] => Mux7.IN0
r0[9] => Mux6.IN0
r0[10] => Mux5.IN0
r0[11] => Mux4.IN0
r0[12] => Mux3.IN0
r0[13] => Mux2.IN0
r0[14] => Mux1.IN0
r0[15] => Mux0.IN0
r1[0] => Mux15.IN1
r1[1] => Mux14.IN1
r1[2] => Mux13.IN1
r1[3] => Mux12.IN1
r1[4] => Mux11.IN1
r1[5] => Mux10.IN1
r1[6] => Mux9.IN1
r1[7] => Mux8.IN1
r1[8] => Mux7.IN1
r1[9] => Mux6.IN1
r1[10] => Mux5.IN1
r1[11] => Mux4.IN1
r1[12] => Mux3.IN1
r1[13] => Mux2.IN1
r1[14] => Mux1.IN1
r1[15] => Mux0.IN1
r2[0] => Mux15.IN2
r2[1] => Mux14.IN2
r2[2] => Mux13.IN2
r2[3] => Mux12.IN2
r2[4] => Mux11.IN2
r2[5] => Mux10.IN2
r2[6] => Mux9.IN2
r2[7] => Mux8.IN2
r2[8] => Mux7.IN2
r2[9] => Mux6.IN2
r2[10] => Mux5.IN2
r2[11] => Mux4.IN2
r2[12] => Mux3.IN2
r2[13] => Mux2.IN2
r2[14] => Mux1.IN2
r2[15] => Mux0.IN2
r3[0] => Mux15.IN3
r3[1] => Mux14.IN3
r3[2] => Mux13.IN3
r3[3] => Mux12.IN3
r3[4] => Mux11.IN3
r3[5] => Mux10.IN3
r3[6] => Mux9.IN3
r3[7] => Mux8.IN3
r3[8] => Mux7.IN3
r3[9] => Mux6.IN3
r3[10] => Mux5.IN3
r3[11] => Mux4.IN3
r3[12] => Mux3.IN3
r3[13] => Mux2.IN3
r3[14] => Mux1.IN3
r3[15] => Mux0.IN3
r4[0] => Mux15.IN4
r4[1] => Mux14.IN4
r4[2] => Mux13.IN4
r4[3] => Mux12.IN4
r4[4] => Mux11.IN4
r4[5] => Mux10.IN4
r4[6] => Mux9.IN4
r4[7] => Mux8.IN4
r4[8] => Mux7.IN4
r4[9] => Mux6.IN4
r4[10] => Mux5.IN4
r4[11] => Mux4.IN4
r4[12] => Mux3.IN4
r4[13] => Mux2.IN4
r4[14] => Mux1.IN4
r4[15] => Mux0.IN4
r5[0] => Mux15.IN5
r5[1] => Mux14.IN5
r5[2] => Mux13.IN5
r5[3] => Mux12.IN5
r5[4] => Mux11.IN5
r5[5] => Mux10.IN5
r5[6] => Mux9.IN5
r5[7] => Mux8.IN5
r5[8] => Mux7.IN5
r5[9] => Mux6.IN5
r5[10] => Mux5.IN5
r5[11] => Mux4.IN5
r5[12] => Mux3.IN5
r5[13] => Mux2.IN5
r5[14] => Mux1.IN5
r5[15] => Mux0.IN5
r6[0] => Mux15.IN6
r6[1] => Mux14.IN6
r6[2] => Mux13.IN6
r6[3] => Mux12.IN6
r6[4] => Mux11.IN6
r6[5] => Mux10.IN6
r6[6] => Mux9.IN6
r6[7] => Mux8.IN6
r6[8] => Mux7.IN6
r6[9] => Mux6.IN6
r6[10] => Mux5.IN6
r6[11] => Mux4.IN6
r6[12] => Mux3.IN6
r6[13] => Mux2.IN6
r6[14] => Mux1.IN6
r6[15] => Mux0.IN6
r7[0] => Mux15.IN7
r7[1] => Mux14.IN7
r7[2] => Mux13.IN7
r7[3] => Mux12.IN7
r7[4] => Mux11.IN7
r7[5] => Mux10.IN7
r7[6] => Mux9.IN7
r7[7] => Mux8.IN7
r7[8] => Mux7.IN7
r7[9] => Mux6.IN7
r7[10] => Mux5.IN7
r7[11] => Mux4.IN7
r7[12] => Mux3.IN7
r7[13] => Mux2.IN7
r7[14] => Mux1.IN7
r7[15] => Mux0.IN7
r8[0] => Mux15.IN8
r8[1] => Mux14.IN8
r8[2] => Mux13.IN8
r8[3] => Mux12.IN8
r8[4] => Mux11.IN8
r8[5] => Mux10.IN8
r8[6] => Mux9.IN8
r8[7] => Mux8.IN8
r8[8] => Mux7.IN8
r8[9] => Mux6.IN8
r8[10] => Mux5.IN8
r8[11] => Mux4.IN8
r8[12] => Mux3.IN8
r8[13] => Mux2.IN8
r8[14] => Mux1.IN8
r8[15] => Mux0.IN8
r9[0] => Mux15.IN9
r9[1] => Mux14.IN9
r9[2] => Mux13.IN9
r9[3] => Mux12.IN9
r9[4] => Mux11.IN9
r9[5] => Mux10.IN9
r9[6] => Mux9.IN9
r9[7] => Mux8.IN9
r9[8] => Mux7.IN9
r9[9] => Mux6.IN9
r9[10] => Mux5.IN9
r9[11] => Mux4.IN9
r9[12] => Mux3.IN9
r9[13] => Mux2.IN9
r9[14] => Mux1.IN9
r9[15] => Mux0.IN9
r10[0] => Mux15.IN10
r10[1] => Mux14.IN10
r10[2] => Mux13.IN10
r10[3] => Mux12.IN10
r10[4] => Mux11.IN10
r10[5] => Mux10.IN10
r10[6] => Mux9.IN10
r10[7] => Mux8.IN10
r10[8] => Mux7.IN10
r10[9] => Mux6.IN10
r10[10] => Mux5.IN10
r10[11] => Mux4.IN10
r10[12] => Mux3.IN10
r10[13] => Mux2.IN10
r10[14] => Mux1.IN10
r10[15] => Mux0.IN10
r11[0] => Mux15.IN11
r11[1] => Mux14.IN11
r11[2] => Mux13.IN11
r11[3] => Mux12.IN11
r11[4] => Mux11.IN11
r11[5] => Mux10.IN11
r11[6] => Mux9.IN11
r11[7] => Mux8.IN11
r11[8] => Mux7.IN11
r11[9] => Mux6.IN11
r11[10] => Mux5.IN11
r11[11] => Mux4.IN11
r11[12] => Mux3.IN11
r11[13] => Mux2.IN11
r11[14] => Mux1.IN11
r11[15] => Mux0.IN11
r12[0] => Mux15.IN12
r12[1] => Mux14.IN12
r12[2] => Mux13.IN12
r12[3] => Mux12.IN12
r12[4] => Mux11.IN12
r12[5] => Mux10.IN12
r12[6] => Mux9.IN12
r12[7] => Mux8.IN12
r12[8] => Mux7.IN12
r12[9] => Mux6.IN12
r12[10] => Mux5.IN12
r12[11] => Mux4.IN12
r12[12] => Mux3.IN12
r12[13] => Mux2.IN12
r12[14] => Mux1.IN12
r12[15] => Mux0.IN12
r13[0] => Mux15.IN13
r13[1] => Mux14.IN13
r13[2] => Mux13.IN13
r13[3] => Mux12.IN13
r13[4] => Mux11.IN13
r13[5] => Mux10.IN13
r13[6] => Mux9.IN13
r13[7] => Mux8.IN13
r13[8] => Mux7.IN13
r13[9] => Mux6.IN13
r13[10] => Mux5.IN13
r13[11] => Mux4.IN13
r13[12] => Mux3.IN13
r13[13] => Mux2.IN13
r13[14] => Mux1.IN13
r13[15] => Mux0.IN13
r14[0] => Mux15.IN14
r14[1] => Mux14.IN14
r14[2] => Mux13.IN14
r14[3] => Mux12.IN14
r14[4] => Mux11.IN14
r14[5] => Mux10.IN14
r14[6] => Mux9.IN14
r14[7] => Mux8.IN14
r14[8] => Mux7.IN14
r14[9] => Mux6.IN14
r14[10] => Mux5.IN14
r14[11] => Mux4.IN14
r14[12] => Mux3.IN14
r14[13] => Mux2.IN14
r14[14] => Mux1.IN14
r14[15] => Mux0.IN14
r15[0] => Mux15.IN15
r15[1] => Mux14.IN15
r15[2] => Mux13.IN15
r15[3] => Mux12.IN15
r15[4] => Mux11.IN15
r15[5] => Mux10.IN15
r15[6] => Mux9.IN15
r15[7] => Mux8.IN15
r15[8] => Mux7.IN15
r15[9] => Mux6.IN15
r15[10] => Mux5.IN15
r15[11] => Mux4.IN15
r15[12] => Mux3.IN15
r15[13] => Mux2.IN15
r15[14] => Mux1.IN15
r15[15] => Mux0.IN15
ctrl[0] => Mux0.IN19
ctrl[0] => Mux1.IN19
ctrl[0] => Mux2.IN19
ctrl[0] => Mux3.IN19
ctrl[0] => Mux4.IN19
ctrl[0] => Mux5.IN19
ctrl[0] => Mux6.IN19
ctrl[0] => Mux7.IN19
ctrl[0] => Mux8.IN19
ctrl[0] => Mux9.IN19
ctrl[0] => Mux10.IN19
ctrl[0] => Mux11.IN19
ctrl[0] => Mux12.IN19
ctrl[0] => Mux13.IN19
ctrl[0] => Mux14.IN19
ctrl[0] => Mux15.IN19
ctrl[1] => Mux0.IN18
ctrl[1] => Mux1.IN18
ctrl[1] => Mux2.IN18
ctrl[1] => Mux3.IN18
ctrl[1] => Mux4.IN18
ctrl[1] => Mux5.IN18
ctrl[1] => Mux6.IN18
ctrl[1] => Mux7.IN18
ctrl[1] => Mux8.IN18
ctrl[1] => Mux9.IN18
ctrl[1] => Mux10.IN18
ctrl[1] => Mux11.IN18
ctrl[1] => Mux12.IN18
ctrl[1] => Mux13.IN18
ctrl[1] => Mux14.IN18
ctrl[1] => Mux15.IN18
ctrl[2] => Mux0.IN17
ctrl[2] => Mux1.IN17
ctrl[2] => Mux2.IN17
ctrl[2] => Mux3.IN17
ctrl[2] => Mux4.IN17
ctrl[2] => Mux5.IN17
ctrl[2] => Mux6.IN17
ctrl[2] => Mux7.IN17
ctrl[2] => Mux8.IN17
ctrl[2] => Mux9.IN17
ctrl[2] => Mux10.IN17
ctrl[2] => Mux11.IN17
ctrl[2] => Mux12.IN17
ctrl[2] => Mux13.IN17
ctrl[2] => Mux14.IN17
ctrl[2] => Mux15.IN17
ctrl[3] => Mux0.IN16
ctrl[3] => Mux1.IN16
ctrl[3] => Mux2.IN16
ctrl[3] => Mux3.IN16
ctrl[3] => Mux4.IN16
ctrl[3] => Mux5.IN16
ctrl[3] => Mux6.IN16
ctrl[3] => Mux7.IN16
ctrl[3] => Mux8.IN16
ctrl[3] => Mux9.IN16
ctrl[3] => Mux10.IN16
ctrl[3] => Mux11.IN16
ctrl[3] => Mux12.IN16
ctrl[3] => Mux13.IN16
ctrl[3] => Mux14.IN16
ctrl[3] => Mux15.IN16
Bus_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Bus_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Bus_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Bus_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Bus_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Bus_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Bus_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Bus_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Bus_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Bus_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Bus_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Bus_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Bus_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Bus_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Bus_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Bus_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|tippytop|cpuDatapath:cpuDatapath|Mux16to1:muxB
r0[0] => Mux15.IN0
r0[1] => Mux14.IN0
r0[2] => Mux13.IN0
r0[3] => Mux12.IN0
r0[4] => Mux11.IN0
r0[5] => Mux10.IN0
r0[6] => Mux9.IN0
r0[7] => Mux8.IN0
r0[8] => Mux7.IN0
r0[9] => Mux6.IN0
r0[10] => Mux5.IN0
r0[11] => Mux4.IN0
r0[12] => Mux3.IN0
r0[13] => Mux2.IN0
r0[14] => Mux1.IN0
r0[15] => Mux0.IN0
r1[0] => Mux15.IN1
r1[1] => Mux14.IN1
r1[2] => Mux13.IN1
r1[3] => Mux12.IN1
r1[4] => Mux11.IN1
r1[5] => Mux10.IN1
r1[6] => Mux9.IN1
r1[7] => Mux8.IN1
r1[8] => Mux7.IN1
r1[9] => Mux6.IN1
r1[10] => Mux5.IN1
r1[11] => Mux4.IN1
r1[12] => Mux3.IN1
r1[13] => Mux2.IN1
r1[14] => Mux1.IN1
r1[15] => Mux0.IN1
r2[0] => Mux15.IN2
r2[1] => Mux14.IN2
r2[2] => Mux13.IN2
r2[3] => Mux12.IN2
r2[4] => Mux11.IN2
r2[5] => Mux10.IN2
r2[6] => Mux9.IN2
r2[7] => Mux8.IN2
r2[8] => Mux7.IN2
r2[9] => Mux6.IN2
r2[10] => Mux5.IN2
r2[11] => Mux4.IN2
r2[12] => Mux3.IN2
r2[13] => Mux2.IN2
r2[14] => Mux1.IN2
r2[15] => Mux0.IN2
r3[0] => Mux15.IN3
r3[1] => Mux14.IN3
r3[2] => Mux13.IN3
r3[3] => Mux12.IN3
r3[4] => Mux11.IN3
r3[5] => Mux10.IN3
r3[6] => Mux9.IN3
r3[7] => Mux8.IN3
r3[8] => Mux7.IN3
r3[9] => Mux6.IN3
r3[10] => Mux5.IN3
r3[11] => Mux4.IN3
r3[12] => Mux3.IN3
r3[13] => Mux2.IN3
r3[14] => Mux1.IN3
r3[15] => Mux0.IN3
r4[0] => Mux15.IN4
r4[1] => Mux14.IN4
r4[2] => Mux13.IN4
r4[3] => Mux12.IN4
r4[4] => Mux11.IN4
r4[5] => Mux10.IN4
r4[6] => Mux9.IN4
r4[7] => Mux8.IN4
r4[8] => Mux7.IN4
r4[9] => Mux6.IN4
r4[10] => Mux5.IN4
r4[11] => Mux4.IN4
r4[12] => Mux3.IN4
r4[13] => Mux2.IN4
r4[14] => Mux1.IN4
r4[15] => Mux0.IN4
r5[0] => Mux15.IN5
r5[1] => Mux14.IN5
r5[2] => Mux13.IN5
r5[3] => Mux12.IN5
r5[4] => Mux11.IN5
r5[5] => Mux10.IN5
r5[6] => Mux9.IN5
r5[7] => Mux8.IN5
r5[8] => Mux7.IN5
r5[9] => Mux6.IN5
r5[10] => Mux5.IN5
r5[11] => Mux4.IN5
r5[12] => Mux3.IN5
r5[13] => Mux2.IN5
r5[14] => Mux1.IN5
r5[15] => Mux0.IN5
r6[0] => Mux15.IN6
r6[1] => Mux14.IN6
r6[2] => Mux13.IN6
r6[3] => Mux12.IN6
r6[4] => Mux11.IN6
r6[5] => Mux10.IN6
r6[6] => Mux9.IN6
r6[7] => Mux8.IN6
r6[8] => Mux7.IN6
r6[9] => Mux6.IN6
r6[10] => Mux5.IN6
r6[11] => Mux4.IN6
r6[12] => Mux3.IN6
r6[13] => Mux2.IN6
r6[14] => Mux1.IN6
r6[15] => Mux0.IN6
r7[0] => Mux15.IN7
r7[1] => Mux14.IN7
r7[2] => Mux13.IN7
r7[3] => Mux12.IN7
r7[4] => Mux11.IN7
r7[5] => Mux10.IN7
r7[6] => Mux9.IN7
r7[7] => Mux8.IN7
r7[8] => Mux7.IN7
r7[9] => Mux6.IN7
r7[10] => Mux5.IN7
r7[11] => Mux4.IN7
r7[12] => Mux3.IN7
r7[13] => Mux2.IN7
r7[14] => Mux1.IN7
r7[15] => Mux0.IN7
r8[0] => Mux15.IN8
r8[1] => Mux14.IN8
r8[2] => Mux13.IN8
r8[3] => Mux12.IN8
r8[4] => Mux11.IN8
r8[5] => Mux10.IN8
r8[6] => Mux9.IN8
r8[7] => Mux8.IN8
r8[8] => Mux7.IN8
r8[9] => Mux6.IN8
r8[10] => Mux5.IN8
r8[11] => Mux4.IN8
r8[12] => Mux3.IN8
r8[13] => Mux2.IN8
r8[14] => Mux1.IN8
r8[15] => Mux0.IN8
r9[0] => Mux15.IN9
r9[1] => Mux14.IN9
r9[2] => Mux13.IN9
r9[3] => Mux12.IN9
r9[4] => Mux11.IN9
r9[5] => Mux10.IN9
r9[6] => Mux9.IN9
r9[7] => Mux8.IN9
r9[8] => Mux7.IN9
r9[9] => Mux6.IN9
r9[10] => Mux5.IN9
r9[11] => Mux4.IN9
r9[12] => Mux3.IN9
r9[13] => Mux2.IN9
r9[14] => Mux1.IN9
r9[15] => Mux0.IN9
r10[0] => Mux15.IN10
r10[1] => Mux14.IN10
r10[2] => Mux13.IN10
r10[3] => Mux12.IN10
r10[4] => Mux11.IN10
r10[5] => Mux10.IN10
r10[6] => Mux9.IN10
r10[7] => Mux8.IN10
r10[8] => Mux7.IN10
r10[9] => Mux6.IN10
r10[10] => Mux5.IN10
r10[11] => Mux4.IN10
r10[12] => Mux3.IN10
r10[13] => Mux2.IN10
r10[14] => Mux1.IN10
r10[15] => Mux0.IN10
r11[0] => Mux15.IN11
r11[1] => Mux14.IN11
r11[2] => Mux13.IN11
r11[3] => Mux12.IN11
r11[4] => Mux11.IN11
r11[5] => Mux10.IN11
r11[6] => Mux9.IN11
r11[7] => Mux8.IN11
r11[8] => Mux7.IN11
r11[9] => Mux6.IN11
r11[10] => Mux5.IN11
r11[11] => Mux4.IN11
r11[12] => Mux3.IN11
r11[13] => Mux2.IN11
r11[14] => Mux1.IN11
r11[15] => Mux0.IN11
r12[0] => Mux15.IN12
r12[1] => Mux14.IN12
r12[2] => Mux13.IN12
r12[3] => Mux12.IN12
r12[4] => Mux11.IN12
r12[5] => Mux10.IN12
r12[6] => Mux9.IN12
r12[7] => Mux8.IN12
r12[8] => Mux7.IN12
r12[9] => Mux6.IN12
r12[10] => Mux5.IN12
r12[11] => Mux4.IN12
r12[12] => Mux3.IN12
r12[13] => Mux2.IN12
r12[14] => Mux1.IN12
r12[15] => Mux0.IN12
r13[0] => Mux15.IN13
r13[1] => Mux14.IN13
r13[2] => Mux13.IN13
r13[3] => Mux12.IN13
r13[4] => Mux11.IN13
r13[5] => Mux10.IN13
r13[6] => Mux9.IN13
r13[7] => Mux8.IN13
r13[8] => Mux7.IN13
r13[9] => Mux6.IN13
r13[10] => Mux5.IN13
r13[11] => Mux4.IN13
r13[12] => Mux3.IN13
r13[13] => Mux2.IN13
r13[14] => Mux1.IN13
r13[15] => Mux0.IN13
r14[0] => Mux15.IN14
r14[1] => Mux14.IN14
r14[2] => Mux13.IN14
r14[3] => Mux12.IN14
r14[4] => Mux11.IN14
r14[5] => Mux10.IN14
r14[6] => Mux9.IN14
r14[7] => Mux8.IN14
r14[8] => Mux7.IN14
r14[9] => Mux6.IN14
r14[10] => Mux5.IN14
r14[11] => Mux4.IN14
r14[12] => Mux3.IN14
r14[13] => Mux2.IN14
r14[14] => Mux1.IN14
r14[15] => Mux0.IN14
r15[0] => Mux15.IN15
r15[1] => Mux14.IN15
r15[2] => Mux13.IN15
r15[3] => Mux12.IN15
r15[4] => Mux11.IN15
r15[5] => Mux10.IN15
r15[6] => Mux9.IN15
r15[7] => Mux8.IN15
r15[8] => Mux7.IN15
r15[9] => Mux6.IN15
r15[10] => Mux5.IN15
r15[11] => Mux4.IN15
r15[12] => Mux3.IN15
r15[13] => Mux2.IN15
r15[14] => Mux1.IN15
r15[15] => Mux0.IN15
ctrl[0] => Mux0.IN19
ctrl[0] => Mux1.IN19
ctrl[0] => Mux2.IN19
ctrl[0] => Mux3.IN19
ctrl[0] => Mux4.IN19
ctrl[0] => Mux5.IN19
ctrl[0] => Mux6.IN19
ctrl[0] => Mux7.IN19
ctrl[0] => Mux8.IN19
ctrl[0] => Mux9.IN19
ctrl[0] => Mux10.IN19
ctrl[0] => Mux11.IN19
ctrl[0] => Mux12.IN19
ctrl[0] => Mux13.IN19
ctrl[0] => Mux14.IN19
ctrl[0] => Mux15.IN19
ctrl[1] => Mux0.IN18
ctrl[1] => Mux1.IN18
ctrl[1] => Mux2.IN18
ctrl[1] => Mux3.IN18
ctrl[1] => Mux4.IN18
ctrl[1] => Mux5.IN18
ctrl[1] => Mux6.IN18
ctrl[1] => Mux7.IN18
ctrl[1] => Mux8.IN18
ctrl[1] => Mux9.IN18
ctrl[1] => Mux10.IN18
ctrl[1] => Mux11.IN18
ctrl[1] => Mux12.IN18
ctrl[1] => Mux13.IN18
ctrl[1] => Mux14.IN18
ctrl[1] => Mux15.IN18
ctrl[2] => Mux0.IN17
ctrl[2] => Mux1.IN17
ctrl[2] => Mux2.IN17
ctrl[2] => Mux3.IN17
ctrl[2] => Mux4.IN17
ctrl[2] => Mux5.IN17
ctrl[2] => Mux6.IN17
ctrl[2] => Mux7.IN17
ctrl[2] => Mux8.IN17
ctrl[2] => Mux9.IN17
ctrl[2] => Mux10.IN17
ctrl[2] => Mux11.IN17
ctrl[2] => Mux12.IN17
ctrl[2] => Mux13.IN17
ctrl[2] => Mux14.IN17
ctrl[2] => Mux15.IN17
ctrl[3] => Mux0.IN16
ctrl[3] => Mux1.IN16
ctrl[3] => Mux2.IN16
ctrl[3] => Mux3.IN16
ctrl[3] => Mux4.IN16
ctrl[3] => Mux5.IN16
ctrl[3] => Mux6.IN16
ctrl[3] => Mux7.IN16
ctrl[3] => Mux8.IN16
ctrl[3] => Mux9.IN16
ctrl[3] => Mux10.IN16
ctrl[3] => Mux11.IN16
ctrl[3] => Mux12.IN16
ctrl[3] => Mux13.IN16
ctrl[3] => Mux14.IN16
ctrl[3] => Mux15.IN16
Bus_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Bus_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Bus_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Bus_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Bus_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Bus_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Bus_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Bus_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Bus_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Bus_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Bus_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Bus_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Bus_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Bus_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Bus_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Bus_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|tippytop|cpuDatapath:cpuDatapath|mux:uartMux
a[0] => out.DATAB
a[1] => out.DATAB
a[2] => out.DATAB
a[3] => out.DATAB
a[4] => out.DATAB
a[5] => out.DATAB
a[6] => out.DATAB
a[7] => out.DATAB
a[8] => out.DATAB
a[9] => out.DATAB
a[10] => out.DATAB
a[11] => out.DATAB
a[12] => out.DATAB
a[13] => out.DATAB
a[14] => out.DATAB
a[15] => out.DATAB
b[0] => out.DATAA
b[1] => out.DATAA
b[2] => out.DATAA
b[3] => out.DATAA
b[4] => out.DATAA
b[5] => out.DATAA
b[6] => out.DATAA
b[7] => out.DATAA
b[8] => out.DATAA
b[9] => out.DATAA
b[10] => out.DATAA
b[11] => out.DATAA
b[12] => out.DATAA
b[13] => out.DATAA
b[14] => out.DATAA
b[15] => out.DATAA
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|tippytop|cpuDatapath:cpuDatapath|_3710alu:alu
A[0] => Add0.IN16
A[0] => Add3.IN23
A[0] => Add5.IN32
A[0] => LessThan0.IN16
A[0] => C.IN0
A[0] => C.IN0
A[0] => C.IN0
A[0] => ShiftLeft0.IN16
A[0] => ShiftRight0.IN16
A[0] => Add6.IN24
A[0] => Add8.IN31
A[0] => always0.IN0
A[0] => Selector15.IN11
A[1] => Add0.IN15
A[1] => Add3.IN22
A[1] => Add5.IN31
A[1] => LessThan0.IN15
A[1] => C.IN0
A[1] => C.IN0
A[1] => C.IN0
A[1] => ShiftLeft0.IN15
A[1] => ShiftRight0.IN15
A[1] => Add6.IN23
A[1] => Add8.IN30
A[1] => always0.IN0
A[1] => Selector14.IN11
A[2] => Add0.IN14
A[2] => Add3.IN21
A[2] => Add5.IN30
A[2] => LessThan0.IN14
A[2] => C.IN0
A[2] => C.IN0
A[2] => C.IN0
A[2] => ShiftLeft0.IN14
A[2] => ShiftRight0.IN14
A[2] => Add6.IN22
A[2] => Add8.IN29
A[2] => always0.IN0
A[2] => Selector13.IN11
A[3] => Add0.IN13
A[3] => Add3.IN20
A[3] => Add5.IN29
A[3] => LessThan0.IN13
A[3] => C.IN0
A[3] => C.IN0
A[3] => C.IN0
A[3] => ShiftLeft0.IN13
A[3] => ShiftRight0.IN13
A[3] => Add6.IN21
A[3] => Add8.IN28
A[3] => always0.IN0
A[3] => Selector12.IN11
A[4] => Add0.IN12
A[4] => Add3.IN19
A[4] => Add5.IN28
A[4] => LessThan0.IN12
A[4] => C.IN0
A[4] => C.IN0
A[4] => C.IN0
A[4] => ShiftLeft0.IN12
A[4] => ShiftRight0.IN12
A[4] => Add6.IN20
A[4] => Add8.IN27
A[4] => always0.IN0
A[4] => Selector11.IN11
A[5] => Add0.IN11
A[5] => Add3.IN18
A[5] => Add5.IN27
A[5] => LessThan0.IN11
A[5] => C.IN0
A[5] => C.IN0
A[5] => C.IN0
A[5] => ShiftLeft0.IN11
A[5] => ShiftRight0.IN11
A[5] => Add6.IN19
A[5] => Add8.IN26
A[5] => always0.IN0
A[5] => Selector10.IN11
A[6] => Add0.IN10
A[6] => Add3.IN17
A[6] => Add5.IN26
A[6] => LessThan0.IN10
A[6] => C.IN0
A[6] => C.IN0
A[6] => C.IN0
A[6] => ShiftLeft0.IN10
A[6] => ShiftRight0.IN10
A[6] => Add6.IN18
A[6] => Add8.IN25
A[6] => always0.IN0
A[6] => Selector9.IN11
A[7] => Add0.IN9
A[7] => Add3.IN16
A[7] => Add5.IN25
A[7] => LessThan0.IN9
A[7] => C.IN0
A[7] => C.IN0
A[7] => C.IN0
A[7] => ShiftLeft0.IN9
A[7] => ShiftRight0.IN9
A[7] => Add6.IN17
A[7] => Add8.IN24
A[7] => always0.IN0
A[7] => Selector8.IN11
A[8] => Add0.IN8
A[8] => Add3.IN15
A[8] => Add5.IN24
A[8] => LessThan0.IN8
A[8] => C.IN0
A[8] => C.IN0
A[8] => C.IN0
A[8] => ShiftLeft0.IN8
A[8] => ShiftRight0.IN8
A[8] => Add6.IN16
A[8] => always0.IN0
A[8] => Add8.IN23
A[8] => always0.IN0
A[8] => Selector7.IN11
A[9] => Add0.IN7
A[9] => Add3.IN14
A[9] => Add5.IN23
A[9] => LessThan0.IN7
A[9] => C.IN0
A[9] => C.IN0
A[9] => C.IN0
A[9] => ShiftLeft0.IN7
A[9] => ShiftRight0.IN7
A[9] => Add6.IN15
A[9] => Add8.IN22
A[9] => Selector6.IN11
A[10] => Add0.IN6
A[10] => Add3.IN13
A[10] => Add5.IN22
A[10] => LessThan0.IN6
A[10] => C.IN0
A[10] => C.IN0
A[10] => C.IN0
A[10] => ShiftLeft0.IN6
A[10] => ShiftRight0.IN6
A[10] => Add6.IN14
A[10] => Add8.IN21
A[10] => Selector5.IN11
A[11] => Add0.IN5
A[11] => Add3.IN12
A[11] => Add5.IN21
A[11] => LessThan0.IN5
A[11] => C.IN0
A[11] => C.IN0
A[11] => C.IN0
A[11] => ShiftLeft0.IN5
A[11] => ShiftRight0.IN5
A[11] => Add6.IN13
A[11] => Add8.IN20
A[11] => Selector4.IN11
A[12] => Add0.IN4
A[12] => Add3.IN11
A[12] => Add5.IN20
A[12] => LessThan0.IN4
A[12] => C.IN0
A[12] => C.IN0
A[12] => C.IN0
A[12] => ShiftLeft0.IN4
A[12] => ShiftRight0.IN4
A[12] => Add6.IN12
A[12] => Add8.IN19
A[12] => Selector3.IN11
A[13] => Add0.IN3
A[13] => Add3.IN10
A[13] => Add5.IN19
A[13] => LessThan0.IN3
A[13] => C.IN0
A[13] => C.IN0
A[13] => C.IN0
A[13] => ShiftLeft0.IN3
A[13] => ShiftRight0.IN3
A[13] => Add6.IN11
A[13] => Add8.IN18
A[13] => Selector2.IN11
A[14] => Add0.IN2
A[14] => Add3.IN9
A[14] => Add5.IN18
A[14] => LessThan0.IN2
A[14] => C.IN0
A[14] => C.IN0
A[14] => C.IN0
A[14] => ShiftLeft0.IN2
A[14] => ShiftRight0.IN2
A[14] => Add6.IN10
A[14] => Add8.IN17
A[14] => Selector1.IN11
A[15] => Add0.IN1
A[15] => Add3.IN8
A[15] => Add5.IN17
A[15] => LessThan0.IN1
A[15] => C.IN0
A[15] => C.IN0
A[15] => C.IN0
A[15] => ShiftLeft0.IN1
A[15] => ShiftRight0.IN1
A[15] => Add6.IN9
A[15] => Add8.IN16
A[15] => Selector0.IN11
B[0] => Add0.IN32
B[0] => LessThan0.IN32
B[0] => C.IN1
B[0] => C.IN1
B[0] => C.IN1
B[0] => ShiftLeft0.IN32
B[0] => ShiftRight0.IN32
B[0] => Add5.IN16
B[1] => Add0.IN31
B[1] => LessThan0.IN31
B[1] => C.IN1
B[1] => C.IN1
B[1] => C.IN1
B[1] => ShiftLeft0.IN31
B[1] => ShiftRight0.IN31
B[1] => Add5.IN15
B[2] => Add0.IN30
B[2] => LessThan0.IN30
B[2] => C.IN1
B[2] => C.IN1
B[2] => C.IN1
B[2] => ShiftLeft0.IN30
B[2] => ShiftRight0.IN30
B[2] => Add5.IN14
B[3] => Add0.IN29
B[3] => LessThan0.IN29
B[3] => C.IN1
B[3] => C.IN1
B[3] => C.IN1
B[3] => ShiftLeft0.IN29
B[3] => ShiftRight0.IN29
B[3] => Add5.IN13
B[4] => Add0.IN28
B[4] => LessThan0.IN28
B[4] => C.IN1
B[4] => C.IN1
B[4] => C.IN1
B[4] => ShiftLeft0.IN28
B[4] => ShiftRight0.IN28
B[4] => Add5.IN12
B[5] => Add0.IN27
B[5] => LessThan0.IN27
B[5] => C.IN1
B[5] => C.IN1
B[5] => C.IN1
B[5] => ShiftLeft0.IN27
B[5] => ShiftRight0.IN27
B[5] => Add5.IN11
B[6] => Add0.IN26
B[6] => LessThan0.IN26
B[6] => C.IN1
B[6] => C.IN1
B[6] => C.IN1
B[6] => ShiftLeft0.IN26
B[6] => ShiftRight0.IN26
B[6] => Add5.IN10
B[7] => Add0.IN25
B[7] => LessThan0.IN25
B[7] => C.IN1
B[7] => C.IN1
B[7] => C.IN1
B[7] => ShiftLeft0.IN25
B[7] => ShiftRight0.IN25
B[7] => Add5.IN9
B[8] => Add0.IN24
B[8] => LessThan0.IN24
B[8] => C.IN1
B[8] => C.IN1
B[8] => C.IN1
B[8] => ShiftLeft0.IN24
B[8] => ShiftRight0.IN24
B[8] => Add5.IN8
B[9] => Add0.IN23
B[9] => LessThan0.IN23
B[9] => C.IN1
B[9] => C.IN1
B[9] => C.IN1
B[9] => ShiftLeft0.IN23
B[9] => ShiftRight0.IN23
B[9] => Add5.IN7
B[10] => Add0.IN22
B[10] => LessThan0.IN22
B[10] => C.IN1
B[10] => C.IN1
B[10] => C.IN1
B[10] => ShiftLeft0.IN22
B[10] => ShiftRight0.IN22
B[10] => Add5.IN6
B[11] => Add0.IN21
B[11] => LessThan0.IN21
B[11] => C.IN1
B[11] => C.IN1
B[11] => C.IN1
B[11] => ShiftLeft0.IN21
B[11] => ShiftRight0.IN21
B[11] => Add5.IN5
B[12] => Add0.IN20
B[12] => LessThan0.IN20
B[12] => C.IN1
B[12] => C.IN1
B[12] => C.IN1
B[12] => ShiftLeft0.IN20
B[12] => ShiftRight0.IN20
B[12] => Add5.IN4
B[13] => Add0.IN19
B[13] => LessThan0.IN19
B[13] => C.IN1
B[13] => C.IN1
B[13] => C.IN1
B[13] => ShiftLeft0.IN19
B[13] => ShiftRight0.IN19
B[13] => Add5.IN3
B[14] => Add0.IN18
B[14] => LessThan0.IN18
B[14] => C.IN1
B[14] => C.IN1
B[14] => C.IN1
B[14] => ShiftLeft0.IN18
B[14] => ShiftRight0.IN18
B[14] => Add5.IN2
B[15] => Add0.IN17
B[15] => LessThan0.IN17
B[15] => C.IN1
B[15] => C.IN1
B[15] => C.IN1
B[15] => ShiftLeft0.IN17
B[15] => ShiftRight0.IN17
B[15] => Add5.IN1
C[0] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
C[1] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
C[2] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
C[3] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
C[4] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
C[5] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
C[6] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
C[7] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
C[8] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
C[9] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
C[10] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
C[11] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
C[12] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
C[13] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
C[14] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
C[15] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
Cin => Add1.IN32
Cin => Add2.IN34
Cin => Add4.IN34
Cin => Add7.IN32
inst[0] => Add3.IN32
inst[0] => Add6.IN32
inst[0] => always0.IN1
inst[0] => Add8.IN15
inst[1] => Add3.IN31
inst[1] => Add6.IN31
inst[1] => always0.IN1
inst[1] => Add8.IN14
inst[2] => Add3.IN30
inst[2] => Add6.IN30
inst[2] => always0.IN1
inst[2] => Add8.IN13
inst[3] => Add3.IN29
inst[3] => Add6.IN29
inst[3] => always0.IN1
inst[3] => Add8.IN12
inst[4] => Add3.IN28
inst[4] => Add6.IN28
inst[4] => always0.IN1
inst[4] => Decoder0.IN7
inst[4] => Add8.IN11
inst[5] => Add3.IN27
inst[5] => Add6.IN27
inst[5] => always0.IN1
inst[5] => Decoder0.IN6
inst[5] => Add8.IN10
inst[6] => Add3.IN26
inst[6] => Add6.IN26
inst[6] => always0.IN1
inst[6] => Decoder0.IN5
inst[6] => Add8.IN9
inst[7] => Add3.IN24
inst[7] => Add6.IN25
inst[7] => always0.IN1
inst[7] => Decoder0.IN4
inst[7] => Add3.IN25
inst[7] => always0.IN1
inst[7] => Add8.IN32
inst[7] => Add8.IN8
inst[7] => always0.IN1
inst[8] => ~NO_FANOUT~
inst[9] => ~NO_FANOUT~
inst[10] => ~NO_FANOUT~
inst[11] => ~NO_FANOUT~
inst[12] => Decoder0.IN3
inst[13] => Decoder0.IN2
inst[14] => Decoder0.IN1
inst[15] => Decoder0.IN0
Flags[0] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
Flags[1] <= Flags.DB_MAX_OUTPUT_PORT_TYPE
Flags[2] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
Flags[3] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
Flags[4] <= Flags.DB_MAX_OUTPUT_PORT_TYPE


|tippytop|cpuDatapath:cpuDatapath|flagsUpdate:flags
clk => flagsOut[0]~reg0.CLK
clk => flagsOut[1]~reg0.CLK
clk => flagsOut[2]~reg0.CLK
clk => flagsOut[3]~reg0.CLK
clk => flagsOut[4]~reg0.CLK
flagsOut[0] <= flagsOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flagsOut[1] <= flagsOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flagsOut[2] <= flagsOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flagsOut[3] <= flagsOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flagsOut[4] <= flagsOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flagsIn[0] => flagsOut[0]~reg0.DATAIN
flagsIn[1] => flagsOut[1]~reg0.DATAIN
flagsIn[2] => flagsOut[2]~reg0.DATAIN
flagsIn[3] => flagsOut[3]~reg0.DATAIN
flagsIn[4] => flagsOut[4]~reg0.DATAIN


|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem
data_a[0] => ram.data_a[0].DATAIN
data_a[0] => ram.DATAIN
data_a[1] => ram.data_a[1].DATAIN
data_a[1] => ram.DATAIN1
data_a[2] => ram.data_a[2].DATAIN
data_a[2] => ram.DATAIN2
data_a[3] => ram.data_a[3].DATAIN
data_a[3] => ram.DATAIN3
data_a[4] => ram.data_a[4].DATAIN
data_a[4] => ram.DATAIN4
data_a[5] => ram.data_a[5].DATAIN
data_a[5] => ram.DATAIN5
data_a[6] => ram.data_a[6].DATAIN
data_a[6] => ram.DATAIN6
data_a[7] => ram.data_a[7].DATAIN
data_a[7] => ram.DATAIN7
data_a[8] => ram.data_a[8].DATAIN
data_a[8] => ram.DATAIN8
data_a[9] => ram.data_a[9].DATAIN
data_a[9] => ram.DATAIN9
data_a[10] => ram.data_a[10].DATAIN
data_a[10] => ram.DATAIN10
data_a[11] => ram.data_a[11].DATAIN
data_a[11] => ram.DATAIN11
data_a[12] => ram.data_a[12].DATAIN
data_a[12] => ram.DATAIN12
data_a[13] => ram.data_a[13].DATAIN
data_a[13] => ram.DATAIN13
data_a[14] => ram.data_a[14].DATAIN
data_a[14] => ram.DATAIN14
data_a[15] => ram.data_a[15].DATAIN
data_a[15] => ram.DATAIN15
data_b[0] => ram.data_b[0].DATAIN
data_b[0] => ram.PORTBDATAIN
data_b[1] => ram.data_b[1].DATAIN
data_b[1] => ram.PORTBDATAIN1
data_b[2] => ram.data_b[2].DATAIN
data_b[2] => ram.PORTBDATAIN2
data_b[3] => ram.data_b[3].DATAIN
data_b[3] => ram.PORTBDATAIN3
data_b[4] => ram.data_b[4].DATAIN
data_b[4] => ram.PORTBDATAIN4
data_b[5] => ram.data_b[5].DATAIN
data_b[5] => ram.PORTBDATAIN5
data_b[6] => ram.data_b[6].DATAIN
data_b[6] => ram.PORTBDATAIN6
data_b[7] => ram.data_b[7].DATAIN
data_b[7] => ram.PORTBDATAIN7
data_b[8] => ram.data_b[8].DATAIN
data_b[8] => ram.PORTBDATAIN8
data_b[9] => ram.data_b[9].DATAIN
data_b[9] => ram.PORTBDATAIN9
data_b[10] => ram.data_b[10].DATAIN
data_b[10] => ram.PORTBDATAIN10
data_b[11] => ram.data_b[11].DATAIN
data_b[11] => ram.PORTBDATAIN11
data_b[12] => ram.data_b[12].DATAIN
data_b[12] => ram.PORTBDATAIN12
data_b[13] => ram.data_b[13].DATAIN
data_b[13] => ram.PORTBDATAIN13
data_b[14] => ram.data_b[14].DATAIN
data_b[14] => ram.PORTBDATAIN14
data_b[15] => ram.data_b[15].DATAIN
data_b[15] => ram.PORTBDATAIN15
addr_a[0] => ram.waddr_a[0].DATAIN
addr_a[0] => ram.WADDR
addr_a[0] => ram.RADDR
addr_a[1] => ram.waddr_a[1].DATAIN
addr_a[1] => ram.WADDR1
addr_a[1] => ram.RADDR1
addr_a[2] => ram.waddr_a[2].DATAIN
addr_a[2] => ram.WADDR2
addr_a[2] => ram.RADDR2
addr_a[3] => ram.waddr_a[3].DATAIN
addr_a[3] => ram.WADDR3
addr_a[3] => ram.RADDR3
addr_a[4] => ram.waddr_a[4].DATAIN
addr_a[4] => ram.WADDR4
addr_a[4] => ram.RADDR4
addr_a[5] => ram.waddr_a[5].DATAIN
addr_a[5] => ram.WADDR5
addr_a[5] => ram.RADDR5
addr_a[6] => ram.waddr_a[6].DATAIN
addr_a[6] => ram.WADDR6
addr_a[6] => ram.RADDR6
addr_a[7] => ram.waddr_a[7].DATAIN
addr_a[7] => ram.WADDR7
addr_a[7] => ram.RADDR7
addr_a[8] => ram.waddr_a[8].DATAIN
addr_a[8] => ram.WADDR8
addr_a[8] => ram.RADDR8
addr_a[9] => ram.waddr_a[9].DATAIN
addr_a[9] => ram.WADDR9
addr_a[9] => ram.RADDR9
addr_a[10] => ram.waddr_a[10].DATAIN
addr_a[10] => ram.WADDR10
addr_a[10] => ram.RADDR10
addr_a[11] => ram.waddr_a[11].DATAIN
addr_a[11] => ram.WADDR11
addr_a[11] => ram.RADDR11
addr_a[12] => ram.waddr_a[12].DATAIN
addr_a[12] => ram.WADDR12
addr_a[12] => ram.RADDR12
addr_a[13] => ram.waddr_a[13].DATAIN
addr_a[13] => ram.WADDR13
addr_a[13] => ram.RADDR13
addr_a[14] => ram.waddr_a[14].DATAIN
addr_a[14] => ram.WADDR14
addr_a[14] => ram.RADDR14
addr_a[15] => ram.waddr_a[15].DATAIN
addr_a[15] => ram.WADDR15
addr_a[15] => ram.RADDR15
addr_b[0] => ram.waddr_b[0].DATAIN
addr_b[0] => ram.PORTBWADDR
addr_b[0] => ram.PORTBRADDR
addr_b[1] => ram.waddr_b[1].DATAIN
addr_b[1] => ram.PORTBWADDR1
addr_b[1] => ram.PORTBRADDR1
addr_b[2] => ram.waddr_b[2].DATAIN
addr_b[2] => ram.PORTBWADDR2
addr_b[2] => ram.PORTBRADDR2
addr_b[3] => ram.waddr_b[3].DATAIN
addr_b[3] => ram.PORTBWADDR3
addr_b[3] => ram.PORTBRADDR3
addr_b[4] => ram.waddr_b[4].DATAIN
addr_b[4] => ram.PORTBWADDR4
addr_b[4] => ram.PORTBRADDR4
addr_b[5] => ram.waddr_b[5].DATAIN
addr_b[5] => ram.PORTBWADDR5
addr_b[5] => ram.PORTBRADDR5
addr_b[6] => ram.waddr_b[6].DATAIN
addr_b[6] => ram.PORTBWADDR6
addr_b[6] => ram.PORTBRADDR6
addr_b[7] => ram.waddr_b[7].DATAIN
addr_b[7] => ram.PORTBWADDR7
addr_b[7] => ram.PORTBRADDR7
addr_b[8] => ram.waddr_b[8].DATAIN
addr_b[8] => ram.PORTBWADDR8
addr_b[8] => ram.PORTBRADDR8
addr_b[9] => ram.waddr_b[9].DATAIN
addr_b[9] => ram.PORTBWADDR9
addr_b[9] => ram.PORTBRADDR9
addr_b[10] => ram.waddr_b[10].DATAIN
addr_b[10] => ram.PORTBWADDR10
addr_b[10] => ram.PORTBRADDR10
addr_b[11] => ram.waddr_b[11].DATAIN
addr_b[11] => ram.PORTBWADDR11
addr_b[11] => ram.PORTBRADDR11
addr_b[12] => ram.waddr_b[12].DATAIN
addr_b[12] => ram.PORTBWADDR12
addr_b[12] => ram.PORTBRADDR12
addr_b[13] => ram.waddr_b[13].DATAIN
addr_b[13] => ram.PORTBWADDR13
addr_b[13] => ram.PORTBRADDR13
addr_b[14] => ram.waddr_b[14].DATAIN
addr_b[14] => ram.PORTBWADDR14
addr_b[14] => ram.PORTBRADDR14
addr_b[15] => ram.waddr_b[15].DATAIN
addr_b[15] => ram.PORTBWADDR15
addr_b[15] => ram.PORTBRADDR15
we_a => ram.we_a.DATAIN
we_a => ram.WE
we_b => ram.we_b.DATAIN
we_b => ram.PORTBWE
clk => ram.we_a.CLK
clk => ram.waddr_a[15].CLK
clk => ram.waddr_a[14].CLK
clk => ram.waddr_a[13].CLK
clk => ram.waddr_a[12].CLK
clk => ram.waddr_a[11].CLK
clk => ram.waddr_a[10].CLK
clk => ram.waddr_a[9].CLK
clk => ram.waddr_a[8].CLK
clk => ram.waddr_a[7].CLK
clk => ram.waddr_a[6].CLK
clk => ram.waddr_a[5].CLK
clk => ram.waddr_a[4].CLK
clk => ram.waddr_a[3].CLK
clk => ram.waddr_a[2].CLK
clk => ram.waddr_a[1].CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[15].CLK
clk => ram.data_a[14].CLK
clk => ram.data_a[13].CLK
clk => ram.data_a[12].CLK
clk => ram.data_a[11].CLK
clk => ram.data_a[10].CLK
clk => ram.data_a[9].CLK
clk => ram.data_a[8].CLK
clk => ram.data_a[7].CLK
clk => ram.data_a[6].CLK
clk => ram.data_a[5].CLK
clk => ram.data_a[4].CLK
clk => ram.data_a[3].CLK
clk => ram.data_a[2].CLK
clk => ram.data_a[1].CLK
clk => ram.data_a[0].CLK
clk => ram.we_b.CLK
clk => ram.waddr_b[15].CLK
clk => ram.waddr_b[14].CLK
clk => ram.waddr_b[13].CLK
clk => ram.waddr_b[12].CLK
clk => ram.waddr_b[11].CLK
clk => ram.waddr_b[10].CLK
clk => ram.waddr_b[9].CLK
clk => ram.waddr_b[8].CLK
clk => ram.waddr_b[7].CLK
clk => ram.waddr_b[6].CLK
clk => ram.waddr_b[5].CLK
clk => ram.waddr_b[4].CLK
clk => ram.waddr_b[3].CLK
clk => ram.waddr_b[2].CLK
clk => ram.waddr_b[1].CLK
clk => ram.waddr_b[0].CLK
clk => ram.data_b[15].CLK
clk => ram.data_b[14].CLK
clk => ram.data_b[13].CLK
clk => ram.data_b[12].CLK
clk => ram.data_b[11].CLK
clk => ram.data_b[10].CLK
clk => ram.data_b[9].CLK
clk => ram.data_b[8].CLK
clk => ram.data_b[7].CLK
clk => ram.data_b[6].CLK
clk => ram.data_b[5].CLK
clk => ram.data_b[4].CLK
clk => ram.data_b[3].CLK
clk => ram.data_b[2].CLK
clk => ram.data_b[1].CLK
clk => ram.data_b[0].CLK
clk => q_b[0]~reg0.CLK
clk => q_b[1]~reg0.CLK
clk => q_b[2]~reg0.CLK
clk => q_b[3]~reg0.CLK
clk => q_b[4]~reg0.CLK
clk => q_b[5]~reg0.CLK
clk => q_b[6]~reg0.CLK
clk => q_b[7]~reg0.CLK
clk => q_b[8]~reg0.CLK
clk => q_b[9]~reg0.CLK
clk => q_b[10]~reg0.CLK
clk => q_b[11]~reg0.CLK
clk => q_b[12]~reg0.CLK
clk => q_b[13]~reg0.CLK
clk => q_b[14]~reg0.CLK
clk => q_b[15]~reg0.CLK
clk => q_a[0]~reg0.CLK
clk => q_a[1]~reg0.CLK
clk => q_a[2]~reg0.CLK
clk => q_a[3]~reg0.CLK
clk => q_a[4]~reg0.CLK
clk => q_a[5]~reg0.CLK
clk => q_a[6]~reg0.CLK
clk => q_a[7]~reg0.CLK
clk => q_a[8]~reg0.CLK
clk => q_a[9]~reg0.CLK
clk => q_a[10]~reg0.CLK
clk => q_a[11]~reg0.CLK
clk => q_a[12]~reg0.CLK
clk => q_a[13]~reg0.CLK
clk => q_a[14]~reg0.CLK
clk => q_a[15]~reg0.CLK
clk => ram.CLK0
clk => ram.PORTBCLK0
q_a[0] <= q_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[8] <= q_a[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[9] <= q_a[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[10] <= q_a[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[11] <= q_a[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[12] <= q_a[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[13] <= q_a[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[14] <= q_a[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[15] <= q_a[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[0] <= q_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= q_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[8] <= q_b[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[9] <= q_b[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[10] <= q_b[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[11] <= q_b[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[12] <= q_b[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[13] <= q_b[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[14] <= q_b[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[15] <= q_b[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tippytop|Keyboard:Keyboard
clk => b[0].CLK
clk => b[1].CLK
clk => b[2].CLK
clk => b[3].CLK
clk => data_curr[0].CLK
clk => data_curr[1].CLK
clk => data_curr[2].CLK
clk => data_curr[3].CLK
clk => data_curr[4].CLK
clk => data_curr[5].CLK
clk => data_curr[6].CLK
clk => data_curr[7].CLK
clk => flag.CLK
data => data_curr[0].DATAIN
data => data_curr[1].DATAIN
data => data_curr[2].DATAIN
data => data_curr[3].DATAIN
data => data_curr[4].DATAIN
data => data_curr[5].DATAIN
data => data_curr[6].DATAIN
data => data_curr[7].DATAIN
note[0] <= note[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
note[1] <= note[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
note[2] <= note[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
note[3] <= note[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
note[4] <= note[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
note[5] <= note[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
note[6] <= note[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
note[7] <= note[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


