<?xml version='1.0' encoding='utf-8'?>
<!DOCTYPE register_page SYSTEM "registers.dtd">
<!-- Copyright (c) 2010-2018 Arm Limited or its affiliates. All rights reserved. -->
<!-- This document is Non-Confidential. This document may only be used and distributed in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to. -->
<?xml-stylesheet href="one_register.xsl" type="text/xsl" ?>






<register_page>
  <registers>
    <register is_register="True" is_internal="False" is_banked="False" is_optional="False" is_stub_entry="False">
      <reg_short_name>AMEVCNTR0&lt;n&gt;</reg_short_name>
      <reg_long_name>Activity Monitors Event Counter Registers 0</reg_long_name>
        <reg_condition otherwise="RES0">when AMUv1 is implemented</reg_condition>
          <reg_array>
              <reg_array_start>0</reg_array_start>
              <reg_array_end>15</reg_array_end>
         </reg_array>
      
  <reg_address
      external_access="False"
    mem_map_access="True"
      power_domain="Any"
      register_startbit="31"
      register_endbit="0"
  >
    <reg_component>AMU</reg_component>
    <reg_offset><hexnumber>0x000</hexnumber> + 8n</reg_offset>
    <reg_instance>AMEVCNTR0&lt;n&gt;</reg_instance>
    <reg_access>
        
        <reg_access_state>
            <reg_access_type>RO</reg_access_type>
        </reg_access_state>
    </reg_access>
</reg_address>
  <reg_address
      external_access="False"
    mem_map_access="True"
      power_domain="Any"
      register_startbit="63"
      register_endbit="32"
  >
    <reg_component>AMU</reg_component>
    <reg_offset><hexnumber>0x004</hexnumber> + 8n</reg_offset>
    <reg_instance>AMEVCNTR0&lt;n&gt;</reg_instance>
    <reg_access>
        
        <reg_access_state>
            <reg_access_type>RO</reg_access_type>
        </reg_access_state>
    </reg_access>
</reg_address>

          <reg_reset_value>

      </reg_reset_value>
      <reg_mappings>
          <reg_mapping>
              
            <mapped_name filename="AArch64-amevcntr0n_el0.xml">AMEVCNTR0&lt;n&gt;_EL0</mapped_name>
            <mapped_type>Architectural</mapped_type>
              <mapped_execution_state>AArch64</mapped_execution_state>
              <mapped_from_startbit>63</mapped_from_startbit>
              <mapped_from_endbit>0</mapped_from_endbit>

              <mapped_to_startbit>63</mapped_to_startbit>
              <mapped_to_endbit>0</mapped_to_endbit>

          </reg_mapping>
          <reg_mapping>
              
            <mapped_name filename="AArch32-amevcntr0n.xml">AMEVCNTR0&lt;n&gt;</mapped_name>
            <mapped_type>Architectural</mapped_type>
              <mapped_execution_state>AArch32</mapped_execution_state>
              <mapped_from_startbit>63</mapped_from_startbit>
              <mapped_from_endbit>0</mapped_from_endbit>

              <mapped_to_startbit>63</mapped_to_startbit>
              <mapped_to_endbit>0</mapped_to_endbit>

          </reg_mapping>
      </reg_mappings>
      <reg_purpose>
        
    
      <purpose_text>
        <para>Provides access to the architected activity monitor event counters.</para>
      </purpose_text>

      </reg_purpose>
      <reg_groups>
          <reg_group>Activity Monitors registers</reg_group>
      </reg_groups>
      <reg_configuration>
        

      </reg_configuration>
      <reg_attributes>
          <attributes_text>
            <para>AMEVCNTR0&lt;n&gt; is a 64-bit register.</para>
          </attributes_text>
      </reg_attributes>
      <reg_fieldsets>
        





  <fields length="64">
    <text_before_fields>
      
  

    </text_before_fields>
    
        <field
           id="ACNT_63_0"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
        >
          <field_name>ACNT</field_name>
          <field_msb>63</field_msb>
          <field_lsb>0</field_lsb>
          <field_description order="before">
          
  <para>Architected activity monitor event counter n.</para>
<para>Value of architected activity monitor event counter n, where n is the number of this register and is a number from 0 to 15.</para>

          </field_description>
            <field_values>
            </field_values>
          <field_description order="after">
            
  <para>If the counter is enabled, writes to this register have <arm-defined-word>UNPREDICTABLE</arm-defined-word> results.</para>

          </field_description>
          <field_resets>
  
  
        
    
      <field_reset reset_type="Cold">
        
      <field_reset_number>0</field_reset_number>
  
      </field_reset>
  
</field_resets>
      </field>
    <text_after_fields>
    
  

    </text_after_fields>
  </fields>
  <reg_fieldset length="64">
      
        <fieldat id="ACNT_63_0" msb="63" lsb="0"/>
    </reg_fieldset>

      </reg_fieldsets>
        <reg_variables>
              <reg_variable variable="n" max="15"/>
        </reg_variables>
      


<access_mechanisms>
  
    
      <access_permission_text>
        <para>If &lt;n&gt; is greater than or equal to the number of architected activity monitor event counters, reads and writes of AMEVCNTR0&lt;n&gt; are <arm-defined-word>CONSTRAINED UNPREDICTABLE</arm-defined-word>, and accesses to the register behave as RAZ/WI.</para>

      </access_permission_text>
      <access_permission_text>
        <note><para><register_link state="ext" id="ext-amcgcr.xml">AMCGCR</register_link>.CG0NC identifies the number of architected activity monitor event counters.</para></note>
      </access_permission_text>


</access_mechanisms>

      <arch_variants>
      </arch_variants>
  </register>
</registers>

    <timestamp>13/12/2019 15:13; 391b5248b29fb2f001ef74792eaacbd6fc72f211</timestamp>
</register_page>