

================================================================
== Vitis HLS Report for 'Crypto_Pipeline_POLY_SUB_LOOP'
================================================================
* Date:           Tue Mar  4 14:33:21 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.802 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4100|     4100|  32.800 us|  32.800 us|  4100|  4100|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- POLY_SUB_LOOP  |     4098|     4098|         7|          4|          1|  1024|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 4, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.26>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j_5 = alloca i32 1"   --->   Operation 10 'alloca' 'j_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%RAMSel1_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %RAMSel1_cast"   --->   Operation 11 'read' 'RAMSel1_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%RAMSel_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %RAMSel_cast"   --->   Operation 12 'read' 'RAMSel_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %j_5"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc219"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%j = load i13 %j_5"   --->   Operation 15 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %j, i32 12" [Crypto.cpp:132]   --->   Operation 17 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln132 = br i1 %tmp, void %for.inc219.split, void %for.inc219.1.preheader.exitStub" [Crypto.cpp:132]   --->   Operation 18 'br' 'br_ln132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%j_5_cast72 = zext i13 %j"   --->   Operation 19 'zext' 'j_5_cast72' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = trunc i13 %j"   --->   Operation 20 'trunc' 'empty' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%DataRAM_addr = getelementptr i32 %DataRAM, i64 0, i64 %j_5_cast72" [Crypto.cpp:135]   --->   Operation 21 'getelementptr' 'DataRAM_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%DataRAM_3_addr = getelementptr i32 %DataRAM_3, i64 0, i64 %j_5_cast72" [Crypto.cpp:135]   --->   Operation 22 'getelementptr' 'DataRAM_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%DataRAM_6_addr = getelementptr i32 %DataRAM_6, i64 0, i64 %j_5_cast72" [Crypto.cpp:135]   --->   Operation 23 'getelementptr' 'DataRAM_6_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%DataRAM_9_addr = getelementptr i32 %DataRAM_9, i64 0, i64 %j_5_cast72" [Crypto.cpp:135]   --->   Operation 24 'getelementptr' 'DataRAM_9_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (3.25ns)   --->   "%DataRAM_load = load i12 %DataRAM_addr" [Crypto.cpp:135]   --->   Operation 25 'load' 'DataRAM_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 26 [2/2] (3.25ns)   --->   "%DataRAM_3_load = load i12 %DataRAM_3_addr" [Crypto.cpp:135]   --->   Operation 26 'load' 'DataRAM_3_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 27 [2/2] (3.25ns)   --->   "%DataRAM_6_load = load i12 %DataRAM_6_addr" [Crypto.cpp:135]   --->   Operation 27 'load' 'DataRAM_6_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 28 [2/2] (3.25ns)   --->   "%DataRAM_9_load = load i12 %DataRAM_9_addr" [Crypto.cpp:135]   --->   Operation 28 'load' 'DataRAM_9_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%or_ln132 = or i12 %empty, i12 1" [Crypto.cpp:132]   --->   Operation 29 'or' 'or_ln132' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i12 %or_ln132" [Crypto.cpp:135]   --->   Operation 30 'zext' 'zext_ln135' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%DataRAM_addr_1 = getelementptr i32 %DataRAM, i64 0, i64 %zext_ln135" [Crypto.cpp:135]   --->   Operation 31 'getelementptr' 'DataRAM_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%DataRAM_3_addr_1 = getelementptr i32 %DataRAM_3, i64 0, i64 %zext_ln135" [Crypto.cpp:135]   --->   Operation 32 'getelementptr' 'DataRAM_3_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%DataRAM_6_addr_1 = getelementptr i32 %DataRAM_6, i64 0, i64 %zext_ln135" [Crypto.cpp:135]   --->   Operation 33 'getelementptr' 'DataRAM_6_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%DataRAM_9_addr_1 = getelementptr i32 %DataRAM_9, i64 0, i64 %zext_ln135" [Crypto.cpp:135]   --->   Operation 34 'getelementptr' 'DataRAM_9_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (3.25ns)   --->   "%DataRAM_load_1 = load i12 %DataRAM_addr_1" [Crypto.cpp:135]   --->   Operation 35 'load' 'DataRAM_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 36 [2/2] (3.25ns)   --->   "%DataRAM_3_load_1 = load i12 %DataRAM_3_addr_1" [Crypto.cpp:135]   --->   Operation 36 'load' 'DataRAM_3_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 37 [2/2] (3.25ns)   --->   "%DataRAM_6_load_1 = load i12 %DataRAM_6_addr_1" [Crypto.cpp:135]   --->   Operation 37 'load' 'DataRAM_6_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 38 [2/2] (3.25ns)   --->   "%DataRAM_9_load_1 = load i12 %DataRAM_9_addr_1" [Crypto.cpp:135]   --->   Operation 38 'load' 'DataRAM_9_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 39 [1/1] (1.86ns)   --->   "%switch_ln138 = switch i2 %RAMSel_cast_read, void %arrayidx20643.3.case.3, i2 0, void %arrayidx20643.3.case.0, i2 1, void %arrayidx20643.3.case.1, i2 2, void %arrayidx20643.3.case.2" [Crypto.cpp:138]   --->   Operation 39 'switch' 'switch_ln138' <Predicate = (!tmp)> <Delay = 1.86>
ST_1 : Operation 40 [1/1] (1.67ns)   --->   "%add_ln132 = add i13 %j, i13 4" [Crypto.cpp:132]   --->   Operation 40 'add' 'add_ln132' <Predicate = (!tmp)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln132 = store i13 %add_ln132, i13 %j_5" [Crypto.cpp:132]   --->   Operation 41 'store' 'store_ln132' <Predicate = (!tmp)> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln132 = br void %for.inc219" [Crypto.cpp:132]   --->   Operation 42 'br' 'br_ln132' <Predicate = (!tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.08>
ST_2 : Operation 43 [1/2] (3.25ns)   --->   "%DataRAM_load = load i12 %DataRAM_addr" [Crypto.cpp:135]   --->   Operation 43 'load' 'DataRAM_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 44 [1/2] (3.25ns)   --->   "%DataRAM_3_load = load i12 %DataRAM_3_addr" [Crypto.cpp:135]   --->   Operation 44 'load' 'DataRAM_3_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 45 [1/2] (3.25ns)   --->   "%DataRAM_6_load = load i12 %DataRAM_6_addr" [Crypto.cpp:135]   --->   Operation 45 'load' 'DataRAM_6_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 46 [1/2] (3.25ns)   --->   "%DataRAM_9_load = load i12 %DataRAM_9_addr" [Crypto.cpp:135]   --->   Operation 46 'load' 'DataRAM_9_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 47 [1/1] (1.82ns)   --->   "%SubInput1 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_load, i32 %DataRAM_3_load, i32 %DataRAM_6_load, i32 %DataRAM_9_load, i2 %RAMSel_cast_read" [Crypto.cpp:135]   --->   Operation 47 'mux' 'SubInput1' <Predicate = (!tmp)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.82ns)   --->   "%SubInput2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_load, i32 %DataRAM_3_load, i32 %DataRAM_6_load, i32 %DataRAM_9_load, i2 %RAMSel1_cast_read" [Crypto.cpp:136]   --->   Operation 48 'mux' 'SubInput2' <Predicate = (!tmp)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%or_ln132_1 = or i12 %empty, i12 2" [Crypto.cpp:132]   --->   Operation 49 'or' 'or_ln132_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln135_1 = zext i12 %or_ln132_1" [Crypto.cpp:135]   --->   Operation 50 'zext' 'zext_ln135_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%DataRAM_addr_2 = getelementptr i32 %DataRAM, i64 0, i64 %zext_ln135_1" [Crypto.cpp:135]   --->   Operation 51 'getelementptr' 'DataRAM_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%DataRAM_3_addr_2 = getelementptr i32 %DataRAM_3, i64 0, i64 %zext_ln135_1" [Crypto.cpp:135]   --->   Operation 52 'getelementptr' 'DataRAM_3_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%DataRAM_6_addr_2 = getelementptr i32 %DataRAM_6, i64 0, i64 %zext_ln135_1" [Crypto.cpp:135]   --->   Operation 53 'getelementptr' 'DataRAM_6_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%DataRAM_9_addr_2 = getelementptr i32 %DataRAM_9, i64 0, i64 %zext_ln135_1" [Crypto.cpp:135]   --->   Operation 54 'getelementptr' 'DataRAM_9_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%or_ln132_2 = or i12 %empty, i12 3" [Crypto.cpp:132]   --->   Operation 55 'or' 'or_ln132_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln135_2 = zext i12 %or_ln132_2" [Crypto.cpp:135]   --->   Operation 56 'zext' 'zext_ln135_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%DataRAM_addr_3 = getelementptr i32 %DataRAM, i64 0, i64 %zext_ln135_2" [Crypto.cpp:135]   --->   Operation 57 'getelementptr' 'DataRAM_addr_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%DataRAM_3_addr_3 = getelementptr i32 %DataRAM_3, i64 0, i64 %zext_ln135_2" [Crypto.cpp:135]   --->   Operation 58 'getelementptr' 'DataRAM_3_addr_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%DataRAM_6_addr_3 = getelementptr i32 %DataRAM_6, i64 0, i64 %zext_ln135_2" [Crypto.cpp:135]   --->   Operation 59 'getelementptr' 'DataRAM_6_addr_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%DataRAM_9_addr_3 = getelementptr i32 %DataRAM_9, i64 0, i64 %zext_ln135_2" [Crypto.cpp:135]   --->   Operation 60 'getelementptr' 'DataRAM_9_addr_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 61 [1/2] (3.25ns)   --->   "%DataRAM_load_1 = load i12 %DataRAM_addr_1" [Crypto.cpp:135]   --->   Operation 61 'load' 'DataRAM_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 62 [1/2] (3.25ns)   --->   "%DataRAM_3_load_1 = load i12 %DataRAM_3_addr_1" [Crypto.cpp:135]   --->   Operation 62 'load' 'DataRAM_3_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 63 [1/2] (3.25ns)   --->   "%DataRAM_6_load_1 = load i12 %DataRAM_6_addr_1" [Crypto.cpp:135]   --->   Operation 63 'load' 'DataRAM_6_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 64 [1/2] (3.25ns)   --->   "%DataRAM_9_load_1 = load i12 %DataRAM_9_addr_1" [Crypto.cpp:135]   --->   Operation 64 'load' 'DataRAM_9_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 65 [1/1] (1.82ns)   --->   "%SubInput1_1 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_load_1, i32 %DataRAM_3_load_1, i32 %DataRAM_6_load_1, i32 %DataRAM_9_load_1, i2 %RAMSel_cast_read" [Crypto.cpp:135]   --->   Operation 65 'mux' 'SubInput1_1' <Predicate = (!tmp)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.82ns)   --->   "%SubInput2_1 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_load_1, i32 %DataRAM_3_load_1, i32 %DataRAM_6_load_1, i32 %DataRAM_9_load_1, i2 %RAMSel1_cast_read" [Crypto.cpp:136]   --->   Operation 66 'mux' 'SubInput2_1' <Predicate = (!tmp)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [2/2] (3.25ns)   --->   "%DataRAM_load_2 = load i12 %DataRAM_addr_2" [Crypto.cpp:135]   --->   Operation 67 'load' 'DataRAM_load_2' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 68 [2/2] (3.25ns)   --->   "%DataRAM_3_load_2 = load i12 %DataRAM_3_addr_2" [Crypto.cpp:135]   --->   Operation 68 'load' 'DataRAM_3_load_2' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 69 [2/2] (3.25ns)   --->   "%DataRAM_6_load_2 = load i12 %DataRAM_6_addr_2" [Crypto.cpp:135]   --->   Operation 69 'load' 'DataRAM_6_load_2' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 70 [2/2] (3.25ns)   --->   "%DataRAM_9_load_2 = load i12 %DataRAM_9_addr_2" [Crypto.cpp:135]   --->   Operation 70 'load' 'DataRAM_9_load_2' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 71 [2/2] (3.25ns)   --->   "%DataRAM_load_3 = load i12 %DataRAM_addr_3" [Crypto.cpp:135]   --->   Operation 71 'load' 'DataRAM_load_3' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 72 [2/2] (3.25ns)   --->   "%DataRAM_3_load_3 = load i12 %DataRAM_3_addr_3" [Crypto.cpp:135]   --->   Operation 72 'load' 'DataRAM_3_load_3' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 73 [2/2] (3.25ns)   --->   "%DataRAM_6_load_3 = load i12 %DataRAM_6_addr_3" [Crypto.cpp:135]   --->   Operation 73 'load' 'DataRAM_6_load_3' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 74 [2/2] (3.25ns)   --->   "%DataRAM_9_load_3 = load i12 %DataRAM_9_addr_3" [Crypto.cpp:135]   --->   Operation 74 'load' 'DataRAM_9_load_3' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 3 <SV = 2> <Delay = 5.80>
ST_3 : Operation 75 [1/1] (2.55ns)   --->   "%sub_ln53 = sub i32 %SubInput1, i32 %SubInput2" [Arithmetic.cpp:53->Crypto.cpp:137]   --->   Operation 75 'sub' 'sub_ln53' <Predicate = (!tmp)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln53, i32 31" [Arithmetic.cpp:55->Crypto.cpp:137]   --->   Operation 76 'bitselect' 'tmp_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (2.55ns)   --->   "%add_ln56 = add i32 %sub_ln53, i32 1073750017" [Arithmetic.cpp:56->Crypto.cpp:137]   --->   Operation 77 'add' 'add_ln56' <Predicate = (!tmp)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.69ns)   --->   "%SubRes = select i1 %tmp_14, i32 %add_ln56, i32 %sub_ln53" [Arithmetic.cpp:55->Crypto.cpp:137]   --->   Operation 78 'select' 'SubRes' <Predicate = (!tmp)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (2.55ns)   --->   "%sub_ln53_1 = sub i32 %SubInput1_1, i32 %SubInput2_1" [Arithmetic.cpp:53->Crypto.cpp:137]   --->   Operation 79 'sub' 'sub_ln53_1' <Predicate = (!tmp)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln53_1, i32 31" [Arithmetic.cpp:55->Crypto.cpp:137]   --->   Operation 80 'bitselect' 'tmp_15' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (2.55ns)   --->   "%add_ln56_1 = add i32 %sub_ln53_1, i32 1073750017" [Arithmetic.cpp:56->Crypto.cpp:137]   --->   Operation 81 'add' 'add_ln56_1' <Predicate = (!tmp)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.69ns)   --->   "%SubRes_7 = select i1 %tmp_15, i32 %add_ln56_1, i32 %sub_ln53_1" [Arithmetic.cpp:55->Crypto.cpp:137]   --->   Operation 82 'select' 'SubRes_7' <Predicate = (!tmp)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 83 [1/2] (3.25ns)   --->   "%DataRAM_load_2 = load i12 %DataRAM_addr_2" [Crypto.cpp:135]   --->   Operation 83 'load' 'DataRAM_load_2' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 84 [1/2] (3.25ns)   --->   "%DataRAM_3_load_2 = load i12 %DataRAM_3_addr_2" [Crypto.cpp:135]   --->   Operation 84 'load' 'DataRAM_3_load_2' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 85 [1/2] (3.25ns)   --->   "%DataRAM_6_load_2 = load i12 %DataRAM_6_addr_2" [Crypto.cpp:135]   --->   Operation 85 'load' 'DataRAM_6_load_2' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 86 [1/2] (3.25ns)   --->   "%DataRAM_9_load_2 = load i12 %DataRAM_9_addr_2" [Crypto.cpp:135]   --->   Operation 86 'load' 'DataRAM_9_load_2' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 87 [1/1] (1.82ns)   --->   "%SubInput1_2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_load_2, i32 %DataRAM_3_load_2, i32 %DataRAM_6_load_2, i32 %DataRAM_9_load_2, i2 %RAMSel_cast_read" [Crypto.cpp:135]   --->   Operation 87 'mux' 'SubInput1_2' <Predicate = (!tmp)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (1.82ns)   --->   "%SubInput2_2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_load_2, i32 %DataRAM_3_load_2, i32 %DataRAM_6_load_2, i32 %DataRAM_9_load_2, i2 %RAMSel1_cast_read" [Crypto.cpp:136]   --->   Operation 88 'mux' 'SubInput2_2' <Predicate = (!tmp)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/2] (3.25ns)   --->   "%DataRAM_load_3 = load i12 %DataRAM_addr_3" [Crypto.cpp:135]   --->   Operation 89 'load' 'DataRAM_load_3' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 90 [1/2] (3.25ns)   --->   "%DataRAM_3_load_3 = load i12 %DataRAM_3_addr_3" [Crypto.cpp:135]   --->   Operation 90 'load' 'DataRAM_3_load_3' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 91 [1/2] (3.25ns)   --->   "%DataRAM_6_load_3 = load i12 %DataRAM_6_addr_3" [Crypto.cpp:135]   --->   Operation 91 'load' 'DataRAM_6_load_3' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 92 [1/2] (3.25ns)   --->   "%DataRAM_9_load_3 = load i12 %DataRAM_9_addr_3" [Crypto.cpp:135]   --->   Operation 92 'load' 'DataRAM_9_load_3' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 93 [1/1] (1.82ns)   --->   "%SubInput1_3 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_load_3, i32 %DataRAM_3_load_3, i32 %DataRAM_6_load_3, i32 %DataRAM_9_load_3, i2 %RAMSel_cast_read" [Crypto.cpp:135]   --->   Operation 93 'mux' 'SubInput1_3' <Predicate = (!tmp)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (1.82ns)   --->   "%SubInput2_3 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_load_3, i32 %DataRAM_3_load_3, i32 %DataRAM_6_load_3, i32 %DataRAM_9_load_3, i2 %RAMSel1_cast_read" [Crypto.cpp:136]   --->   Operation 94 'mux' 'SubInput2_3' <Predicate = (!tmp)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 125 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.80>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%speclooptripcount_ln134 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [Crypto.cpp:134]   --->   Operation 95 'speclooptripcount' 'speclooptripcount_ln134' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [Crypto.cpp:132]   --->   Operation 96 'specloopname' 'specloopname_ln132' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (2.55ns)   --->   "%sub_ln53_2 = sub i32 %SubInput1_2, i32 %SubInput2_2" [Arithmetic.cpp:53->Crypto.cpp:137]   --->   Operation 97 'sub' 'sub_ln53_2' <Predicate = (!tmp)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln53_2, i32 31" [Arithmetic.cpp:55->Crypto.cpp:137]   --->   Operation 98 'bitselect' 'tmp_16' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (2.55ns)   --->   "%add_ln56_2 = add i32 %sub_ln53_2, i32 1073750017" [Arithmetic.cpp:56->Crypto.cpp:137]   --->   Operation 99 'add' 'add_ln56_2' <Predicate = (!tmp)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.69ns)   --->   "%SubRes_8 = select i1 %tmp_16, i32 %add_ln56_2, i32 %sub_ln53_2" [Arithmetic.cpp:55->Crypto.cpp:137]   --->   Operation 100 'select' 'SubRes_8' <Predicate = (!tmp)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (2.55ns)   --->   "%sub_ln53_3 = sub i32 %SubInput1_3, i32 %SubInput2_3" [Arithmetic.cpp:53->Crypto.cpp:137]   --->   Operation 101 'sub' 'sub_ln53_3' <Predicate = (!tmp)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln53_3, i32 31" [Arithmetic.cpp:55->Crypto.cpp:137]   --->   Operation 102 'bitselect' 'tmp_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (2.55ns)   --->   "%add_ln56_3 = add i32 %sub_ln53_3, i32 1073750017" [Arithmetic.cpp:56->Crypto.cpp:137]   --->   Operation 103 'add' 'add_ln56_3' <Predicate = (!tmp)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.69ns)   --->   "%SubRes_9 = select i1 %tmp_17, i32 %add_ln56_3, i32 %sub_ln53_3" [Arithmetic.cpp:55->Crypto.cpp:137]   --->   Operation 104 'select' 'SubRes_9' <Predicate = (!tmp)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (3.25ns)   --->   "%store_ln138 = store i32 %SubRes, i12 %DataRAM_6_addr" [Crypto.cpp:138]   --->   Operation 105 'store' 'store_ln138' <Predicate = (!tmp & RAMSel_cast_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 106 [1/1] (3.25ns)   --->   "%store_ln138 = store i32 %SubRes_7, i12 %DataRAM_6_addr_1" [Crypto.cpp:138]   --->   Operation 106 'store' 'store_ln138' <Predicate = (!tmp & RAMSel_cast_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 107 [1/1] (3.25ns)   --->   "%store_ln138 = store i32 %SubRes, i12 %DataRAM_3_addr" [Crypto.cpp:138]   --->   Operation 107 'store' 'store_ln138' <Predicate = (!tmp & RAMSel_cast_read == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 108 [1/1] (3.25ns)   --->   "%store_ln138 = store i32 %SubRes_7, i12 %DataRAM_3_addr_1" [Crypto.cpp:138]   --->   Operation 108 'store' 'store_ln138' <Predicate = (!tmp & RAMSel_cast_read == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 109 [1/1] (3.25ns)   --->   "%store_ln138 = store i32 %SubRes, i12 %DataRAM_addr" [Crypto.cpp:138]   --->   Operation 109 'store' 'store_ln138' <Predicate = (!tmp & RAMSel_cast_read == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 110 [1/1] (3.25ns)   --->   "%store_ln138 = store i32 %SubRes_7, i12 %DataRAM_addr_1" [Crypto.cpp:138]   --->   Operation 110 'store' 'store_ln138' <Predicate = (!tmp & RAMSel_cast_read == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 111 [1/1] (3.25ns)   --->   "%store_ln138 = store i32 %SubRes, i12 %DataRAM_9_addr" [Crypto.cpp:138]   --->   Operation 111 'store' 'store_ln138' <Predicate = (!tmp & RAMSel_cast_read == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 112 [1/1] (3.25ns)   --->   "%store_ln138 = store i32 %SubRes_7, i12 %DataRAM_9_addr_1" [Crypto.cpp:138]   --->   Operation 112 'store' 'store_ln138' <Predicate = (!tmp & RAMSel_cast_read == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 5 <SV = 4> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 113 [1/1] (3.25ns)   --->   "%store_ln138 = store i32 %SubRes_8, i12 %DataRAM_6_addr_2" [Crypto.cpp:138]   --->   Operation 113 'store' 'store_ln138' <Predicate = (RAMSel_cast_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 114 [1/1] (3.25ns)   --->   "%store_ln138 = store i32 %SubRes_9, i12 %DataRAM_6_addr_3" [Crypto.cpp:138]   --->   Operation 114 'store' 'store_ln138' <Predicate = (RAMSel_cast_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln138 = br void %arrayidx20643.3.exit" [Crypto.cpp:138]   --->   Operation 115 'br' 'br_ln138' <Predicate = (RAMSel_cast_read == 2)> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (3.25ns)   --->   "%store_ln138 = store i32 %SubRes_8, i12 %DataRAM_3_addr_2" [Crypto.cpp:138]   --->   Operation 116 'store' 'store_ln138' <Predicate = (RAMSel_cast_read == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 117 [1/1] (3.25ns)   --->   "%store_ln138 = store i32 %SubRes_9, i12 %DataRAM_3_addr_3" [Crypto.cpp:138]   --->   Operation 117 'store' 'store_ln138' <Predicate = (RAMSel_cast_read == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln138 = br void %arrayidx20643.3.exit" [Crypto.cpp:138]   --->   Operation 118 'br' 'br_ln138' <Predicate = (RAMSel_cast_read == 1)> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (3.25ns)   --->   "%store_ln138 = store i32 %SubRes_8, i12 %DataRAM_addr_2" [Crypto.cpp:138]   --->   Operation 119 'store' 'store_ln138' <Predicate = (RAMSel_cast_read == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 120 [1/1] (3.25ns)   --->   "%store_ln138 = store i32 %SubRes_9, i12 %DataRAM_addr_3" [Crypto.cpp:138]   --->   Operation 120 'store' 'store_ln138' <Predicate = (RAMSel_cast_read == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln138 = br void %arrayidx20643.3.exit" [Crypto.cpp:138]   --->   Operation 121 'br' 'br_ln138' <Predicate = (RAMSel_cast_read == 0)> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (3.25ns)   --->   "%store_ln138 = store i32 %SubRes_8, i12 %DataRAM_9_addr_2" [Crypto.cpp:138]   --->   Operation 122 'store' 'store_ln138' <Predicate = (RAMSel_cast_read == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 123 [1/1] (3.25ns)   --->   "%store_ln138 = store i32 %SubRes_9, i12 %DataRAM_9_addr_3" [Crypto.cpp:138]   --->   Operation 123 'store' 'store_ln138' <Predicate = (RAMSel_cast_read == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln138 = br void %arrayidx20643.3.exit" [Crypto.cpp:138]   --->   Operation 124 'br' 'br_ln138' <Predicate = (RAMSel_cast_read == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 3.268ns
The critical path consists of the following:
	'alloca' operation ('j') [7]  (0.000 ns)
	'load' operation ('j') on local variable 'j' [13]  (0.000 ns)
	'add' operation ('add_ln132', Crypto.cpp:132) [110]  (1.679 ns)
	'store' operation ('store_ln132', Crypto.cpp:132) of variable 'add_ln132', Crypto.cpp:132 on local variable 'j' [111]  (1.588 ns)

 <State 2>: 5.081ns
The critical path consists of the following:
	'load' operation ('DataRAM_load', Crypto.cpp:135) on array 'DataRAM' [26]  (3.254 ns)
	'mux' operation ('SubInput1', Crypto.cpp:135) [30]  (1.827 ns)

 <State 3>: 5.802ns
The critical path consists of the following:
	'sub' operation ('sub_ln53', Arithmetic.cpp:53->Crypto.cpp:137) [32]  (2.552 ns)
	'add' operation ('add_ln56', Arithmetic.cpp:56->Crypto.cpp:137) [34]  (2.552 ns)
	'select' operation ('SubRes', Arithmetic.cpp:55->Crypto.cpp:137) [35]  (0.698 ns)

 <State 4>: 5.802ns
The critical path consists of the following:
	'sub' operation ('sub_ln53_2', Arithmetic.cpp:53->Crypto.cpp:137) [70]  (2.552 ns)
	'add' operation ('add_ln56_2', Arithmetic.cpp:56->Crypto.cpp:137) [72]  (2.552 ns)
	'select' operation ('SubRes', Arithmetic.cpp:55->Crypto.cpp:137) [73]  (0.698 ns)

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 3.254ns
The critical path consists of the following:
	'store' operation ('store_ln138', Crypto.cpp:138) of variable 'SubRes', Arithmetic.cpp:55->Crypto.cpp:137 on array 'DataRAM_6' [88]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
