 Timing Path to inst2/my_reg_reg[31]/D 
  
 Path Start Point : A_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000  0.0000 0.0000 2.48867  1.23817  3.72684           1       60.7392  c    K        | 
|    inst1/clk_CTS_1_PP_1               Rise  0.0000  0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2 Rise  0.0000  0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2 Rise  0.0410  0.0410 0.0230 1.50854  15.6464  17.1549           3       75.0223  F    K        | 
|    inst1/clk_CTS_1_PP_0               Rise  0.0410  0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2 Rise  0.0410  0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2 Rise  0.0920  0.0510 0.0240 3.24858  15.1074  18.356            3       75.0223  F    K        | 
|    CTS_L3_c_tid1_113/A      CLKBUF_X1 Rise  0.0920  0.0000 0.0240          0.77983                                     F             | 
|    CTS_L3_c_tid1_113/Z      CLKBUF_X1 Rise  0.1380  0.0460 0.0170 3.49828  2.56932  6.0676            3       75.0223  F    K        | 
| Data Path:                                                                                                                           | 
|    A_reg[31]/CK             DFF_X1    Rise  0.1360 -0.0020 0.0170          0.949653                                    F             | 
|    A_reg[31]/Q              DFF_X1    Rise  0.2460  0.1100 0.0260 1.72497  8.19876  9.92373           5       75.0223  F             | 
|    inst2/write_data[31]               Rise  0.2460  0.0000                                                                           | 
|    inst2/my_reg_reg[31]/D   DFF_X1    Rise  0.2460  0.0000 0.0260          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg_reg[31]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       60.7392  c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       75.0223  F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0430 0.0000                                                                           | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0430 0.0000 0.0250          7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0710 0.0280 0.0060 2.69956  1.42116  4.12072           1       75.0223  FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0710 0.0000 0.0060          1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1870 0.1160 0.0930 52.7227  60.7778  113.5             64      51.8192  F    K        | 
|    inst2/my_reg_reg[31]/CK       DFF_X1        Rise  0.1890 0.0020 0.0930          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1890 0.1890 | 
| library hold check                       |  0.0250 0.2140 | 
| data required time                       |  0.2140        | 
|                                          |                | 
| data arrival time                        |  0.2460        | 
| data required time                       | -0.2140        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0340        | 
-------------------------------------------------------------


 Timing Path to f8_reg[0]/D 
  
 Path Start Point : inst1/my_reg_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : f8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       60.7392  c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       75.0223  F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       80.0446  FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      59.029   F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg_reg[0]/CK         DFF_X1        Rise  0.1700 0.0010 0.0850          0.949653                                    F             | 
|    inst1/my_reg_reg[0]/Q          DFF_X1        Rise  0.2730 0.1030 0.0080 0.325373 1.06234  1.38772           1       72.6897  F             | 
|    inst1/read_data[0]                           Rise  0.2730 0.0000                                                                           | 
|    f8_reg[0]/D                    DFF_X1        Rise  0.2730 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to f8_reg[0]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       60.7392  c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       75.0223  F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       75.0223  F    K        | 
|    clk_gate_f8_reg/CK       CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK      CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       80.0446  FA   K        | 
|    CTS_L4_c_tid1_8/A        CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z        CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      68.0022  F    K        | 
|    f8_reg[0]/CK             DFF_X1        Rise  0.2040 0.0020 0.0520          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2040 0.2040 | 
| library hold check                       |  0.0180 0.2220 | 
| data required time                       |  0.2220        | 
|                                          |                | 
| data arrival time                        |  0.2730        | 
| data required time                       | -0.2220        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0530        | 
-------------------------------------------------------------


 Timing Path to f8_reg[1]/D 
  
 Path Start Point : inst1/my_reg_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : f8_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       60.7392  c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       75.0223  F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       80.0446  FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      59.029   F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg_reg[1]/CK         DFF_X1        Rise  0.1710 0.0020 0.0850          0.949653                                    F             | 
|    inst1/my_reg_reg[1]/Q          DFF_X1        Rise  0.2740 0.1030 0.0080 0.153325 1.06234  1.21567           1       59.029   F             | 
|    inst1/read_data[1]                           Rise  0.2740 0.0000                                                                           | 
|    f8_reg[1]/D                    DFF_X1        Rise  0.2740 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to f8_reg[1]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       60.7392  c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       75.0223  F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       75.0223  F    K        | 
|    clk_gate_f8_reg/CK       CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK      CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       80.0446  FA   K        | 
|    CTS_L4_c_tid1_8/A        CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z        CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      68.0022  F    K        | 
|    f8_reg[1]/CK             DFF_X1        Rise  0.2040 0.0020 0.0520          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2040 0.2040 | 
| library hold check                       |  0.0180 0.2220 | 
| data required time                       |  0.2220        | 
|                                          |                | 
| data arrival time                        |  0.2740        | 
| data required time                       | -0.2220        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0540        | 
-------------------------------------------------------------


 Timing Path to f8_reg[2]/D 
  
 Path Start Point : inst1/my_reg_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : f8_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       60.7392  c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       75.0223  F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       80.0446  FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      59.029   F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg_reg[2]/CK         DFF_X1        Rise  0.1710 0.0020 0.0850          0.949653                                    F             | 
|    inst1/my_reg_reg[2]/Q          DFF_X1        Rise  0.2740 0.1030 0.0080 0.152655 1.06234  1.215             1       59.029   F             | 
|    inst1/read_data[2]                           Rise  0.2740 0.0000                                                                           | 
|    f8_reg[2]/D                    DFF_X1        Rise  0.2740 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to f8_reg[2]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       60.7392  c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       75.0223  F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       75.0223  F    K        | 
|    clk_gate_f8_reg/CK       CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK      CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       80.0446  FA   K        | 
|    CTS_L4_c_tid1_8/A        CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z        CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      68.0022  F    K        | 
|    f8_reg[2]/CK             DFF_X1        Rise  0.2040 0.0020 0.0520          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2040 0.2040 | 
| library hold check                       |  0.0180 0.2220 | 
| data required time                       |  0.2220        | 
|                                          |                | 
| data arrival time                        |  0.2740        | 
| data required time                       | -0.2220        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0540        | 
-------------------------------------------------------------


 Timing Path to f8_reg[3]/D 
  
 Path Start Point : inst1/my_reg_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : f8_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       60.7392  c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       75.0223  F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       80.0446  FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      59.029   F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg_reg[3]/CK         DFF_X1        Rise  0.1740 0.0050 0.0850          0.949653                                    F             | 
|    inst1/my_reg_reg[3]/Q          DFF_X1        Rise  0.2770 0.1030 0.0080 0.460882 1.06234  1.52322           1       68.4375  F             | 
|    inst1/read_data[3]                           Rise  0.2770 0.0000                                                                           | 
|    f8_reg[3]/D                    DFF_X1        Rise  0.2770 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to f8_reg[3]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       60.7392  c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       75.0223  F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       75.0223  F    K        | 
|    clk_gate_f8_reg/CK       CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK      CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       80.0446  FA   K        | 
|    CTS_L4_c_tid1_8/A        CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z        CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      68.0022  F    K        | 
|    f8_reg[3]/CK             DFF_X1        Rise  0.2040 0.0020 0.0520          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2040 0.2040 | 
| library hold check                       |  0.0180 0.2220 | 
| data required time                       |  0.2220        | 
|                                          |                | 
| data arrival time                        |  0.2770        | 
| data required time                       | -0.2220        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0570        | 
-------------------------------------------------------------


 Timing Path to f8_reg[4]/D 
  
 Path Start Point : inst1/my_reg_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : f8_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       60.7392  c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       75.0223  F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       80.0446  FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      59.029   F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg_reg[4]/CK         DFF_X1        Rise  0.1740 0.0050 0.0850          0.949653                                    F             | 
|    inst1/my_reg_reg[4]/Q          DFF_X1        Rise  0.2770 0.1030 0.0080 0.152703 1.06234  1.21504           1       68.4375  F             | 
|    inst1/read_data[4]                           Rise  0.2770 0.0000                                                                           | 
|    f8_reg[4]/D                    DFF_X1        Rise  0.2770 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to f8_reg[4]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       60.7392  c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       75.0223  F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       75.0223  F    K        | 
|    clk_gate_f8_reg/CK       CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK      CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       80.0446  FA   K        | 
|    CTS_L4_c_tid1_8/A        CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z        CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      68.0022  F    K        | 
|    f8_reg[4]/CK             DFF_X1        Rise  0.2040 0.0020 0.0520          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2040 0.2040 | 
| library hold check                       |  0.0180 0.2220 | 
| data required time                       |  0.2220        | 
|                                          |                | 
| data arrival time                        |  0.2770        | 
| data required time                       | -0.2220        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0570        | 
-------------------------------------------------------------


 Timing Path to f8_reg[5]/D 
  
 Path Start Point : inst1/my_reg_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : f8_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       60.7392  c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       75.0223  F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       80.0446  FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      59.029   F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg_reg[5]/CK         DFF_X1        Rise  0.1740 0.0050 0.0850          0.949653                                    F             | 
|    inst1/my_reg_reg[5]/Q          DFF_X1        Rise  0.2770 0.1030 0.0080 0.343111 1.06234  1.40545           1       68.4375  F             | 
|    inst1/read_data[5]                           Rise  0.2770 0.0000                                                                           | 
|    f8_reg[5]/D                    DFF_X1        Rise  0.2770 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to f8_reg[5]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       60.7392  c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       75.0223  F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       75.0223  F    K        | 
|    clk_gate_f8_reg/CK       CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK      CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       80.0446  FA   K        | 
|    CTS_L4_c_tid1_8/A        CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z        CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      68.0022  F    K        | 
|    f8_reg[5]/CK             DFF_X1        Rise  0.2040 0.0020 0.0520          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2040 0.2040 | 
| library hold check                       |  0.0180 0.2220 | 
| data required time                       |  0.2220        | 
|                                          |                | 
| data arrival time                        |  0.2770        | 
| data required time                       | -0.2220        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0570        | 
-------------------------------------------------------------


 Timing Path to f8_reg[6]/D 
  
 Path Start Point : inst1/my_reg_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : f8_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       60.7392  c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       75.0223  F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       80.0446  FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      59.029   F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg_reg[6]/CK         DFF_X1        Rise  0.1740 0.0050 0.0850          0.949653                                    F             | 
|    inst1/my_reg_reg[6]/Q          DFF_X1        Rise  0.2770 0.1030 0.0080 0.15752  1.06234  1.21986           1       64.4196  F             | 
|    inst1/read_data[6]                           Rise  0.2770 0.0000                                                                           | 
|    f8_reg[6]/D                    DFF_X1        Rise  0.2770 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to f8_reg[6]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       60.7392  c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       75.0223  F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       75.0223  F    K        | 
|    clk_gate_f8_reg/CK       CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK      CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       80.0446  FA   K        | 
|    CTS_L4_c_tid1_8/A        CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z        CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      68.0022  F    K        | 
|    f8_reg[6]/CK             DFF_X1        Rise  0.2040 0.0020 0.0520          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2040 0.2040 | 
| library hold check                       |  0.0180 0.2220 | 
| data required time                       |  0.2220        | 
|                                          |                | 
| data arrival time                        |  0.2770        | 
| data required time                       | -0.2220        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0570        | 
-------------------------------------------------------------


 Timing Path to f8_reg[7]/D 
  
 Path Start Point : inst1/my_reg_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : f8_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       60.7392  c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       75.0223  F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       80.0446  FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      59.029   F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg_reg[7]/CK         DFF_X1        Rise  0.1740 0.0050 0.0850          0.949653                                    F             | 
|    inst1/my_reg_reg[7]/Q          DFF_X1        Rise  0.2770 0.1030 0.0080 0.369223 1.06234  1.43157           1       64.4196  F             | 
|    inst1/read_data[7]                           Rise  0.2770 0.0000                                                                           | 
|    f8_reg[7]/D                    DFF_X1        Rise  0.2770 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to f8_reg[7]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       60.7392  c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       75.0223  F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       75.0223  F    K        | 
|    clk_gate_f8_reg/CK       CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK      CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       80.0446  FA   K        | 
|    CTS_L4_c_tid1_8/A        CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z        CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      68.0022  F    K        | 
|    f8_reg[7]/CK             DFF_X1        Rise  0.2040 0.0020 0.0520          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2040 0.2040 | 
| library hold check                       |  0.0180 0.2220 | 
| data required time                       |  0.2220        | 
|                                          |                | 
| data arrival time                        |  0.2770        | 
| data required time                       | -0.2220        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0570        | 
-------------------------------------------------------------


 Timing Path to f8_reg[8]/D 
  
 Path Start Point : inst1/my_reg_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : f8_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       60.7392  c    K        | 
|    inst1/clk_CTS_1_PP_1                         Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A       CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z       CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       75.0223  F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                     FA            | 
|    inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060 2.55133  1.24879  3.80012           1       80.0446  FA   K        | 
|    inst1/CTS_L3_c_tid0_3/A        CLKBUF_X3     Rise  0.0690 0.0000 0.0060          1.42116                                     F             | 
|    inst1/CTS_L3_c_tid0_3/Z        CLKBUF_X3     Rise  0.1690 0.1000 0.0850 43.9912  54.8122  98.8034           64      59.029   F    K        | 
| Data Path:                                                                                                                                    | 
|    inst1/my_reg_reg[8]/CK         DFF_X1        Rise  0.1740 0.0050 0.0850          0.949653                                    F             | 
|    inst1/my_reg_reg[8]/Q          DFF_X1        Rise  0.2770 0.1030 0.0080 0.152698 1.06234  1.21504           1       64.4196  F             | 
|    inst1/read_data[8]                           Rise  0.2770 0.0000                                                                           | 
|    f8_reg[8]/D                    DFF_X1        Rise  0.2770 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to f8_reg[8]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       60.7392  c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       75.0223  F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       75.0223  F    K        | 
|    clk_gate_f8_reg/CK       CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK      CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       80.0446  FA   K        | 
|    CTS_L4_c_tid1_8/A        CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z        CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      68.0022  F    K        | 
|    f8_reg[8]/CK             DFF_X1        Rise  0.2040 0.0020 0.0520          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2040 0.2040 | 
| library hold check                       |  0.0180 0.2220 | 
| data required time                       |  0.2220        | 
|                                          |                | 
| data arrival time                        |  0.2770        | 
| data required time                       | -0.2220        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0570        | 
-------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 423M, CVMEM - 1774M, PVMEM - 2639M)
