Time resolution is 1 ps
$finish called at time : 40 ns : File "E:/Codes/verilog-vivado/full_adder_using_3x8_decoder/full_adder_using_3x8_decoder.srcs/sim_1/new/tb_full_adder_using_3x8_decoder.v" Line 39
