Loading plugins phase: Elapsed time ==> 0s.212ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\OneDrive\Documentos\GitHub\Projects\CHEMNODE\Firmware\FreeRTOS_CY8CKIT_059\FreeRTOS_Demo.cydsn\FreeRTOS_Demo.cyprj -d CY8C5868AXI-LP035 -s D:\OneDrive\Documentos\GitHub\Projects\CHEMNODE\Firmware\FreeRTOS_CY8CKIT_059\FreeRTOS_Demo.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.421ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.055ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  FreeRTOS_Demo.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\OneDrive\Documentos\GitHub\Projects\CHEMNODE\Firmware\FreeRTOS_CY8CKIT_059\FreeRTOS_Demo.cydsn\FreeRTOS_Demo.cyprj -dcpsoc3 FreeRTOS_Demo.v -verilog
======================================================================

======================================================================
Compiling:  FreeRTOS_Demo.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\OneDrive\Documentos\GitHub\Projects\CHEMNODE\Firmware\FreeRTOS_CY8CKIT_059\FreeRTOS_Demo.cydsn\FreeRTOS_Demo.cyprj -dcpsoc3 FreeRTOS_Demo.v -verilog
======================================================================

======================================================================
Compiling:  FreeRTOS_Demo.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\OneDrive\Documentos\GitHub\Projects\CHEMNODE\Firmware\FreeRTOS_CY8CKIT_059\FreeRTOS_Demo.cydsn\FreeRTOS_Demo.cyprj -dcpsoc3 -verilog FreeRTOS_Demo.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sat Jan 22 13:43:41 2022


======================================================================
Compiling:  FreeRTOS_Demo.v
Program  :   vpp
Options  :    -yv2 -q10 FreeRTOS_Demo.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sat Jan 22 13:43:41 2022

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'FreeRTOS_Demo.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  FreeRTOS_Demo.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\OneDrive\Documentos\GitHub\Projects\CHEMNODE\Firmware\FreeRTOS_CY8CKIT_059\FreeRTOS_Demo.cydsn\FreeRTOS_Demo.cyprj -dcpsoc3 -verilog FreeRTOS_Demo.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sat Jan 22 13:43:41 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\OneDrive\Documentos\GitHub\Projects\CHEMNODE\Firmware\FreeRTOS_CY8CKIT_059\FreeRTOS_Demo.cydsn\codegentemp\FreeRTOS_Demo.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\OneDrive\Documentos\GitHub\Projects\CHEMNODE\Firmware\FreeRTOS_CY8CKIT_059\FreeRTOS_Demo.cydsn\codegentemp\FreeRTOS_Demo.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  FreeRTOS_Demo.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\OneDrive\Documentos\GitHub\Projects\CHEMNODE\Firmware\FreeRTOS_CY8CKIT_059\FreeRTOS_Demo.cydsn\FreeRTOS_Demo.cyprj -dcpsoc3 -verilog FreeRTOS_Demo.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sat Jan 22 13:43:42 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\OneDrive\Documentos\GitHub\Projects\CHEMNODE\Firmware\FreeRTOS_CY8CKIT_059\FreeRTOS_Demo.cydsn\codegentemp\FreeRTOS_Demo.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\OneDrive\Documentos\GitHub\Projects\CHEMNODE\Firmware\FreeRTOS_CY8CKIT_059\FreeRTOS_Demo.cydsn\codegentemp\FreeRTOS_Demo.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART_1:BUART:reset_sr\
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_214
	\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_1:BUART:sRX:MODULE_5:lt\
	\UART_1:BUART:sRX:MODULE_5:eq\
	\UART_1:BUART:sRX:MODULE_5:gt\
	\UART_1:BUART:sRX:MODULE_5:gte\
	\UART_1:BUART:sRX:MODULE_5:lte\
	\High_Frequency_PWM_0:PWMUDB:km_run\
	\High_Frequency_PWM_0:PWMUDB:ctrl_cmpmode2_2\
	\High_Frequency_PWM_0:PWMUDB:ctrl_cmpmode2_1\
	\High_Frequency_PWM_0:PWMUDB:ctrl_cmpmode2_0\
	\High_Frequency_PWM_0:PWMUDB:ctrl_cmpmode1_2\
	\High_Frequency_PWM_0:PWMUDB:ctrl_cmpmode1_1\
	\High_Frequency_PWM_0:PWMUDB:ctrl_cmpmode1_0\
	\High_Frequency_PWM_0:PWMUDB:capt_rising\
	\High_Frequency_PWM_0:PWMUDB:capt_falling\
	\High_Frequency_PWM_0:PWMUDB:trig_rise\
	\High_Frequency_PWM_0:PWMUDB:trig_fall\
	\High_Frequency_PWM_0:PWMUDB:sc_kill\
	\High_Frequency_PWM_0:PWMUDB:min_kill\
	\High_Frequency_PWM_0:PWMUDB:km_tc\
	\High_Frequency_PWM_0:PWMUDB:db_tc\
	\High_Frequency_PWM_0:PWMUDB:dith_sel\
	\High_Frequency_PWM_0:PWMUDB:compare2\
	\High_Frequency_PWM_0:Net_96\
	Net_223
	Net_224
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:b_31\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:b_30\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:b_29\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:b_28\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:b_27\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:b_26\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:b_25\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:b_24\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:b_23\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:b_22\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:b_21\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:b_20\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:b_19\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:b_18\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:b_17\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:b_16\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:b_15\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:b_14\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:b_13\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:b_12\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:b_11\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:b_10\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:b_9\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:b_8\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:b_7\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:b_6\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:b_5\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:b_4\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:b_3\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:b_2\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:b_1\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:b_0\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:a_31\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:a_30\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:a_29\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:a_28\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:a_27\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:a_26\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:a_25\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:a_24\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:b_31\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:b_30\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:b_29\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:b_28\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:b_27\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:b_26\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:b_25\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:b_24\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:b_23\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:b_22\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:b_21\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:b_20\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:b_19\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:b_18\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:b_17\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:b_16\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:b_15\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:b_14\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:b_13\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:b_12\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:b_11\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:b_10\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:b_9\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:b_8\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:b_7\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:b_6\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:b_5\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:b_4\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:b_3\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:b_2\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:b_1\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:b_0\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:s_31\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:s_30\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:s_29\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:s_28\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:s_27\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:s_26\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:s_25\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:s_24\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:s_23\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:s_22\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:s_21\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:s_20\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:s_19\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:s_18\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:s_17\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:s_16\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:s_15\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:s_14\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:s_13\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:s_12\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:s_11\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:s_10\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:s_9\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:s_8\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:s_7\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:s_6\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:s_5\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:s_4\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:s_3\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:s_2\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_231
	Net_225
	\High_Frequency_PWM_0:Net_113\
	\High_Frequency_PWM_0:Net_107\
	\High_Frequency_PWM_0:Net_114\
	\USBUART:dma_complete_0\
	\USBUART:Net_1922\
	\USBUART:dma_complete_1\
	\USBUART:Net_1921\
	\USBUART:dma_complete_2\
	\USBUART:Net_1920\
	\USBUART:dma_complete_3\
	\USBUART:Net_1919\
	\USBUART:dma_complete_4\
	\USBUART:Net_1918\
	\USBUART:dma_complete_5\
	\USBUART:Net_1917\
	\USBUART:dma_complete_6\
	\USBUART:Net_1916\
	\USBUART:dma_complete_7\
	\USBUART:Net_1915\
	\High_Frequency_PWM_1:PWMUDB:km_run\
	\High_Frequency_PWM_1:PWMUDB:ctrl_cmpmode2_2\
	\High_Frequency_PWM_1:PWMUDB:ctrl_cmpmode2_1\
	\High_Frequency_PWM_1:PWMUDB:ctrl_cmpmode2_0\
	\High_Frequency_PWM_1:PWMUDB:ctrl_cmpmode1_2\
	\High_Frequency_PWM_1:PWMUDB:ctrl_cmpmode1_1\
	\High_Frequency_PWM_1:PWMUDB:ctrl_cmpmode1_0\
	\High_Frequency_PWM_1:PWMUDB:capt_rising\
	\High_Frequency_PWM_1:PWMUDB:capt_falling\
	\High_Frequency_PWM_1:PWMUDB:trig_rise\
	\High_Frequency_PWM_1:PWMUDB:trig_fall\
	\High_Frequency_PWM_1:PWMUDB:sc_kill\
	\High_Frequency_PWM_1:PWMUDB:min_kill\
	\High_Frequency_PWM_1:PWMUDB:km_tc\
	\High_Frequency_PWM_1:PWMUDB:db_tc\
	\High_Frequency_PWM_1:PWMUDB:dith_sel\
	\High_Frequency_PWM_1:PWMUDB:compare2\
	\High_Frequency_PWM_1:Net_96\
	Net_236
	Net_237
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:b_31\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:b_30\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:b_29\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:b_28\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:b_27\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:b_26\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:b_25\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:b_24\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:b_23\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:b_22\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:b_21\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:b_20\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:b_19\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:b_18\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:b_17\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:b_16\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:b_15\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:b_14\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:b_13\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:b_12\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:b_11\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:b_10\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:b_9\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:b_8\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:b_7\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:b_6\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:b_5\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:b_4\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:b_3\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:b_2\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:b_1\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:b_0\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:a_31\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:a_30\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:a_29\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:a_28\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:a_27\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:a_26\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:a_25\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:a_24\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:b_31\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:b_30\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:b_29\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:b_28\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:b_27\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:b_26\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:b_25\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:b_24\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:b_23\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:b_22\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:b_21\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:b_20\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:b_19\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:b_18\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:b_17\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:b_16\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:b_15\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:b_14\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:b_13\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:b_12\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:b_11\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:b_10\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:b_9\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:b_8\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:b_7\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:b_6\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:b_5\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:b_4\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:b_3\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:b_2\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:b_1\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:b_0\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:s_31\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:s_30\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:s_29\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:s_28\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:s_27\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:s_26\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:s_25\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:s_24\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:s_23\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:s_22\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:s_21\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:s_20\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:s_19\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:s_18\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:s_17\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:s_16\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:s_15\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:s_14\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:s_13\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:s_12\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:s_11\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:s_10\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:s_9\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:s_8\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:s_7\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:s_6\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:s_5\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:s_4\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:s_3\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:s_2\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_244
	Net_238
	\High_Frequency_PWM_1:Net_113\
	\High_Frequency_PWM_1:Net_107\
	\High_Frequency_PWM_1:Net_114\
	Net_247
	Net_255
	Net_260

    Synthesized names
	\High_Frequency_PWM_0:PWMUDB:add_vi_vv_MODGEN_6_31\
	\High_Frequency_PWM_0:PWMUDB:add_vi_vv_MODGEN_6_30\
	\High_Frequency_PWM_0:PWMUDB:add_vi_vv_MODGEN_6_29\
	\High_Frequency_PWM_0:PWMUDB:add_vi_vv_MODGEN_6_28\
	\High_Frequency_PWM_0:PWMUDB:add_vi_vv_MODGEN_6_27\
	\High_Frequency_PWM_0:PWMUDB:add_vi_vv_MODGEN_6_26\
	\High_Frequency_PWM_0:PWMUDB:add_vi_vv_MODGEN_6_25\
	\High_Frequency_PWM_0:PWMUDB:add_vi_vv_MODGEN_6_24\
	\High_Frequency_PWM_0:PWMUDB:add_vi_vv_MODGEN_6_23\
	\High_Frequency_PWM_0:PWMUDB:add_vi_vv_MODGEN_6_22\
	\High_Frequency_PWM_0:PWMUDB:add_vi_vv_MODGEN_6_21\
	\High_Frequency_PWM_0:PWMUDB:add_vi_vv_MODGEN_6_20\
	\High_Frequency_PWM_0:PWMUDB:add_vi_vv_MODGEN_6_19\
	\High_Frequency_PWM_0:PWMUDB:add_vi_vv_MODGEN_6_18\
	\High_Frequency_PWM_0:PWMUDB:add_vi_vv_MODGEN_6_17\
	\High_Frequency_PWM_0:PWMUDB:add_vi_vv_MODGEN_6_16\
	\High_Frequency_PWM_0:PWMUDB:add_vi_vv_MODGEN_6_15\
	\High_Frequency_PWM_0:PWMUDB:add_vi_vv_MODGEN_6_14\
	\High_Frequency_PWM_0:PWMUDB:add_vi_vv_MODGEN_6_13\
	\High_Frequency_PWM_0:PWMUDB:add_vi_vv_MODGEN_6_12\
	\High_Frequency_PWM_0:PWMUDB:add_vi_vv_MODGEN_6_11\
	\High_Frequency_PWM_0:PWMUDB:add_vi_vv_MODGEN_6_10\
	\High_Frequency_PWM_0:PWMUDB:add_vi_vv_MODGEN_6_9\
	\High_Frequency_PWM_0:PWMUDB:add_vi_vv_MODGEN_6_8\
	\High_Frequency_PWM_0:PWMUDB:add_vi_vv_MODGEN_6_7\
	\High_Frequency_PWM_0:PWMUDB:add_vi_vv_MODGEN_6_6\
	\High_Frequency_PWM_0:PWMUDB:add_vi_vv_MODGEN_6_5\
	\High_Frequency_PWM_0:PWMUDB:add_vi_vv_MODGEN_6_4\
	\High_Frequency_PWM_0:PWMUDB:add_vi_vv_MODGEN_6_3\
	\High_Frequency_PWM_0:PWMUDB:add_vi_vv_MODGEN_6_2\
	\High_Frequency_PWM_1:PWMUDB:add_vi_vv_MODGEN_7_31\
	\High_Frequency_PWM_1:PWMUDB:add_vi_vv_MODGEN_7_30\
	\High_Frequency_PWM_1:PWMUDB:add_vi_vv_MODGEN_7_29\
	\High_Frequency_PWM_1:PWMUDB:add_vi_vv_MODGEN_7_28\
	\High_Frequency_PWM_1:PWMUDB:add_vi_vv_MODGEN_7_27\
	\High_Frequency_PWM_1:PWMUDB:add_vi_vv_MODGEN_7_26\
	\High_Frequency_PWM_1:PWMUDB:add_vi_vv_MODGEN_7_25\
	\High_Frequency_PWM_1:PWMUDB:add_vi_vv_MODGEN_7_24\
	\High_Frequency_PWM_1:PWMUDB:add_vi_vv_MODGEN_7_23\
	\High_Frequency_PWM_1:PWMUDB:add_vi_vv_MODGEN_7_22\
	\High_Frequency_PWM_1:PWMUDB:add_vi_vv_MODGEN_7_21\
	\High_Frequency_PWM_1:PWMUDB:add_vi_vv_MODGEN_7_20\
	\High_Frequency_PWM_1:PWMUDB:add_vi_vv_MODGEN_7_19\
	\High_Frequency_PWM_1:PWMUDB:add_vi_vv_MODGEN_7_18\
	\High_Frequency_PWM_1:PWMUDB:add_vi_vv_MODGEN_7_17\
	\High_Frequency_PWM_1:PWMUDB:add_vi_vv_MODGEN_7_16\
	\High_Frequency_PWM_1:PWMUDB:add_vi_vv_MODGEN_7_15\
	\High_Frequency_PWM_1:PWMUDB:add_vi_vv_MODGEN_7_14\
	\High_Frequency_PWM_1:PWMUDB:add_vi_vv_MODGEN_7_13\
	\High_Frequency_PWM_1:PWMUDB:add_vi_vv_MODGEN_7_12\
	\High_Frequency_PWM_1:PWMUDB:add_vi_vv_MODGEN_7_11\
	\High_Frequency_PWM_1:PWMUDB:add_vi_vv_MODGEN_7_10\
	\High_Frequency_PWM_1:PWMUDB:add_vi_vv_MODGEN_7_9\
	\High_Frequency_PWM_1:PWMUDB:add_vi_vv_MODGEN_7_8\
	\High_Frequency_PWM_1:PWMUDB:add_vi_vv_MODGEN_7_7\
	\High_Frequency_PWM_1:PWMUDB:add_vi_vv_MODGEN_7_6\
	\High_Frequency_PWM_1:PWMUDB:add_vi_vv_MODGEN_7_5\
	\High_Frequency_PWM_1:PWMUDB:add_vi_vv_MODGEN_7_4\
	\High_Frequency_PWM_1:PWMUDB:add_vi_vv_MODGEN_7_3\
	\High_Frequency_PWM_1:PWMUDB:add_vi_vv_MODGEN_7_2\

Deleted 312 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_1:BUART:tx_hd_send_break\ to Net_170
Aliasing \UART_1:BUART:HalfDuplexSend\ to Net_170
Aliasing \UART_1:BUART:FinalParityType_1\ to Net_170
Aliasing \UART_1:BUART:FinalParityType_0\ to Net_170
Aliasing \UART_1:BUART:FinalAddrMode_2\ to Net_170
Aliasing \UART_1:BUART:FinalAddrMode_1\ to Net_170
Aliasing \UART_1:BUART:FinalAddrMode_0\ to Net_170
Aliasing \UART_1:BUART:tx_ctrl_mark\ to Net_170
Aliasing zero to Net_170
Aliasing \UART_1:BUART:tx_status_6\ to Net_170
Aliasing \UART_1:BUART:tx_status_5\ to Net_170
Aliasing \UART_1:BUART:tx_status_4\ to Net_170
Aliasing \UART_1:BUART:rx_count7_bit8_wire\ to Net_170
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to Net_170
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to Net_170
Aliasing \UART_1:BUART:rx_status_1\ to Net_170
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\ to Net_170
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\ to Net_170
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\ to Net_170
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\ to Net_170
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\ to Net_170
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\ to Net_170
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\ to Net_170
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\ to one
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\ to one
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\ to Net_170
Aliasing \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_1_net_0 to one
Aliasing tmpOE__Tx_1_net_0 to one
Aliasing tmpOE__Pin_LED_0_net_0 to one
Aliasing \High_Frequency_PWM_0:PWMUDB:hwCapture\ to Net_170
Aliasing \High_Frequency_PWM_0:PWMUDB:trig_out\ to one
Aliasing Net_67 to Net_170
Aliasing \High_Frequency_PWM_0:PWMUDB:runmode_enable\\S\ to Net_170
Aliasing \High_Frequency_PWM_0:PWMUDB:ltch_kill_reg\\R\ to \High_Frequency_PWM_0:PWMUDB:runmode_enable\\R\
Aliasing \High_Frequency_PWM_0:PWMUDB:ltch_kill_reg\\S\ to Net_170
Aliasing \High_Frequency_PWM_0:PWMUDB:min_kill_reg\\R\ to \High_Frequency_PWM_0:PWMUDB:runmode_enable\\R\
Aliasing \High_Frequency_PWM_0:PWMUDB:min_kill_reg\\S\ to Net_170
Aliasing \High_Frequency_PWM_0:PWMUDB:final_kill\ to one
Aliasing \High_Frequency_PWM_0:PWMUDB:dith_count_1\\R\ to \High_Frequency_PWM_0:PWMUDB:runmode_enable\\R\
Aliasing \High_Frequency_PWM_0:PWMUDB:dith_count_1\\S\ to Net_170
Aliasing \High_Frequency_PWM_0:PWMUDB:dith_count_0\\R\ to \High_Frequency_PWM_0:PWMUDB:runmode_enable\\R\
Aliasing \High_Frequency_PWM_0:PWMUDB:dith_count_0\\S\ to Net_170
Aliasing \High_Frequency_PWM_0:PWMUDB:status_6\ to Net_170
Aliasing \High_Frequency_PWM_0:PWMUDB:status_4\ to Net_170
Aliasing \High_Frequency_PWM_0:PWMUDB:cmp2\ to Net_170
Aliasing \High_Frequency_PWM_0:PWMUDB:cmp1_status_reg\\R\ to \High_Frequency_PWM_0:PWMUDB:runmode_enable\\R\
Aliasing \High_Frequency_PWM_0:PWMUDB:cmp1_status_reg\\S\ to Net_170
Aliasing \High_Frequency_PWM_0:PWMUDB:cmp2_status_reg\\R\ to \High_Frequency_PWM_0:PWMUDB:runmode_enable\\R\
Aliasing \High_Frequency_PWM_0:PWMUDB:cmp2_status_reg\\S\ to Net_170
Aliasing \High_Frequency_PWM_0:PWMUDB:final_kill_reg\\R\ to \High_Frequency_PWM_0:PWMUDB:runmode_enable\\R\
Aliasing \High_Frequency_PWM_0:PWMUDB:final_kill_reg\\S\ to Net_170
Aliasing \High_Frequency_PWM_0:PWMUDB:cs_addr_0\ to \High_Frequency_PWM_0:PWMUDB:runmode_enable\\R\
Aliasing \High_Frequency_PWM_0:PWMUDB:pwm1_i\ to Net_170
Aliasing \High_Frequency_PWM_0:PWMUDB:pwm2_i\ to Net_170
Aliasing \High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:a_23\ to Net_170
Aliasing \High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:a_22\ to Net_170
Aliasing \High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:a_21\ to Net_170
Aliasing \High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:a_20\ to Net_170
Aliasing \High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:a_19\ to Net_170
Aliasing \High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:a_18\ to Net_170
Aliasing \High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:a_17\ to Net_170
Aliasing \High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:a_16\ to Net_170
Aliasing \High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:a_15\ to Net_170
Aliasing \High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:a_14\ to Net_170
Aliasing \High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:a_13\ to Net_170
Aliasing \High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:a_12\ to Net_170
Aliasing \High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:a_11\ to Net_170
Aliasing \High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:a_10\ to Net_170
Aliasing \High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:a_9\ to Net_170
Aliasing \High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:a_8\ to Net_170
Aliasing \High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:a_7\ to Net_170
Aliasing \High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:a_6\ to Net_170
Aliasing \High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:a_5\ to Net_170
Aliasing \High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:a_4\ to Net_170
Aliasing \High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:a_3\ to Net_170
Aliasing \High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:a_2\ to Net_170
Aliasing \High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \USBUART:tmpOE__Dm_net_0\ to one
Aliasing \USBUART:tmpOE__Dp_net_0\ to one
Aliasing \High_Frequency_PWM_1:PWMUDB:hwCapture\ to Net_170
Aliasing \High_Frequency_PWM_1:PWMUDB:trig_out\ to one
Aliasing Net_80 to Net_170
Aliasing \High_Frequency_PWM_1:PWMUDB:runmode_enable\\S\ to Net_170
Aliasing \High_Frequency_PWM_1:PWMUDB:ltch_kill_reg\\R\ to \High_Frequency_PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \High_Frequency_PWM_1:PWMUDB:ltch_kill_reg\\S\ to Net_170
Aliasing \High_Frequency_PWM_1:PWMUDB:min_kill_reg\\R\ to \High_Frequency_PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \High_Frequency_PWM_1:PWMUDB:min_kill_reg\\S\ to Net_170
Aliasing \High_Frequency_PWM_1:PWMUDB:final_kill\ to one
Aliasing \High_Frequency_PWM_1:PWMUDB:dith_count_1\\R\ to \High_Frequency_PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \High_Frequency_PWM_1:PWMUDB:dith_count_1\\S\ to Net_170
Aliasing \High_Frequency_PWM_1:PWMUDB:dith_count_0\\R\ to \High_Frequency_PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \High_Frequency_PWM_1:PWMUDB:dith_count_0\\S\ to Net_170
Aliasing \High_Frequency_PWM_1:PWMUDB:status_6\ to Net_170
Aliasing \High_Frequency_PWM_1:PWMUDB:status_4\ to Net_170
Aliasing \High_Frequency_PWM_1:PWMUDB:cmp2\ to Net_170
Aliasing \High_Frequency_PWM_1:PWMUDB:cmp1_status_reg\\R\ to \High_Frequency_PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \High_Frequency_PWM_1:PWMUDB:cmp1_status_reg\\S\ to Net_170
Aliasing \High_Frequency_PWM_1:PWMUDB:cmp2_status_reg\\R\ to \High_Frequency_PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \High_Frequency_PWM_1:PWMUDB:cmp2_status_reg\\S\ to Net_170
Aliasing \High_Frequency_PWM_1:PWMUDB:final_kill_reg\\R\ to \High_Frequency_PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \High_Frequency_PWM_1:PWMUDB:final_kill_reg\\S\ to Net_170
Aliasing \High_Frequency_PWM_1:PWMUDB:cs_addr_0\ to \High_Frequency_PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \High_Frequency_PWM_1:PWMUDB:pwm1_i\ to Net_170
Aliasing \High_Frequency_PWM_1:PWMUDB:pwm2_i\ to Net_170
Aliasing \High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:a_23\ to Net_170
Aliasing \High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:a_22\ to Net_170
Aliasing \High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:a_21\ to Net_170
Aliasing \High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:a_20\ to Net_170
Aliasing \High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:a_19\ to Net_170
Aliasing \High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:a_18\ to Net_170
Aliasing \High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:a_17\ to Net_170
Aliasing \High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:a_16\ to Net_170
Aliasing \High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:a_15\ to Net_170
Aliasing \High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:a_14\ to Net_170
Aliasing \High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:a_13\ to Net_170
Aliasing \High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:a_12\ to Net_170
Aliasing \High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:a_11\ to Net_170
Aliasing \High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:a_10\ to Net_170
Aliasing \High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:a_9\ to Net_170
Aliasing \High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:a_8\ to Net_170
Aliasing \High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:a_7\ to Net_170
Aliasing \High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:a_6\ to Net_170
Aliasing \High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:a_5\ to Net_170
Aliasing \High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:a_4\ to Net_170
Aliasing \High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:a_3\ to Net_170
Aliasing \High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:a_2\ to Net_170
Aliasing \High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing Net_197 to Net_170
Aliasing \Timer_20KHz:Net_260\ to Net_170
Aliasing \Timer_20KHz:Net_102\ to one
Aliasing \Timer_48MHz:Net_260\ to Net_170
Aliasing Net_204 to Net_170
Aliasing \Timer_48MHz:Net_102\ to one
Aliasing \UART_1:BUART:rx_break_status\\D\ to Net_170
Aliasing \High_Frequency_PWM_0:PWMUDB:min_kill_reg\\D\ to one
Aliasing \High_Frequency_PWM_0:PWMUDB:prevCapture\\D\ to Net_170
Aliasing \High_Frequency_PWM_0:PWMUDB:trig_last\\D\ to Net_170
Aliasing \High_Frequency_PWM_0:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \High_Frequency_PWM_0:PWMUDB:prevCompare1\\D\ to \High_Frequency_PWM_0:PWMUDB:pwm_temp\
Aliasing \High_Frequency_PWM_0:PWMUDB:tc_i_reg\\D\ to \High_Frequency_PWM_0:PWMUDB:status_2\
Aliasing \High_Frequency_PWM_1:PWMUDB:min_kill_reg\\D\ to one
Aliasing \High_Frequency_PWM_1:PWMUDB:prevCapture\\D\ to Net_170
Aliasing \High_Frequency_PWM_1:PWMUDB:trig_last\\D\ to Net_170
Aliasing \High_Frequency_PWM_1:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \High_Frequency_PWM_1:PWMUDB:prevCompare1\\D\ to \High_Frequency_PWM_1:PWMUDB:pwm_temp\
Aliasing \High_Frequency_PWM_1:PWMUDB:tc_i_reg\\D\ to \High_Frequency_PWM_1:PWMUDB:status_2\
Removing Lhs of wire \UART_1:Net_61\[2] = \UART_1:Net_9\[1]
Removing Lhs of wire \UART_1:BUART:tx_hd_send_break\[8] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend\[9] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[10] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[11] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_2\[12] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_1\[13] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_0\[14] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[15] = Net_170[7]
Removing Rhs of wire Net_29[20] = \UART_1:BUART:tx_interrupt_out\[21]
Removing Rhs of wire Net_30[22] = \UART_1:BUART:rx_interrupt_out\[23]
Removing Rhs of wire \UART_1:BUART:tx_bitclk_enable_pre\[27] = \UART_1:BUART:tx_bitclk_dp\[64]
Removing Lhs of wire zero[28] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:tx_counter_tc\[74] = \UART_1:BUART:tx_counter_dp\[65]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[75] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[76] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[77] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[79] = \UART_1:BUART:tx_fifo_empty\[42]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[81] = \UART_1:BUART:tx_fifo_notfull\[41]
Removing Lhs of wire \UART_1:BUART:rx_count7_bit8_wire\[141] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[149] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[160]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[151] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[161]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[152] = \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[177]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[153] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[191]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[154] = \UART_1:BUART:sRX:s23Poll:MODIN1_1\[155]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_1\[155] = \UART_1:BUART:pollcount_1\[147]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[156] = \UART_1:BUART:sRX:s23Poll:MODIN1_0\[157]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_0\[157] = \UART_1:BUART:pollcount_0\[150]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[163] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[164] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[165] = \UART_1:BUART:pollcount_1\[147]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_1\[166] = \UART_1:BUART:pollcount_1\[147]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[167] = \UART_1:BUART:pollcount_0\[150]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_0\[168] = \UART_1:BUART:pollcount_0\[150]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[169] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[170] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[171] = \UART_1:BUART:pollcount_1\[147]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[172] = \UART_1:BUART:pollcount_0\[150]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[173] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[174] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[179] = \UART_1:BUART:pollcount_1\[147]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_1\[180] = \UART_1:BUART:pollcount_1\[147]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[181] = \UART_1:BUART:pollcount_0\[150]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_0\[182] = \UART_1:BUART:pollcount_0\[150]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[183] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[184] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[185] = \UART_1:BUART:pollcount_1\[147]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[186] = \UART_1:BUART:pollcount_0\[150]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[187] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[188] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:rx_status_1\[195] = Net_170[7]
Removing Rhs of wire \UART_1:BUART:rx_status_2\[196] = \UART_1:BUART:rx_parity_error_status\[197]
Removing Rhs of wire \UART_1:BUART:rx_status_3\[198] = \UART_1:BUART:rx_stop_bit_error\[199]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_4\[209] = \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\[258]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_5\[213] = \UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\[280]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\[214] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\[215] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\[216] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_3\[217] = \UART_1:BUART:sRX:MODIN4_6\[218]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_6\[218] = \UART_1:BUART:rx_count_6\[136]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_2\[219] = \UART_1:BUART:sRX:MODIN4_5\[220]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_5\[220] = \UART_1:BUART:rx_count_5\[137]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_1\[221] = \UART_1:BUART:sRX:MODIN4_4\[222]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_4\[222] = \UART_1:BUART:rx_count_4\[138]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_0\[223] = \UART_1:BUART:sRX:MODIN4_3\[224]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_3\[224] = \UART_1:BUART:rx_count_3\[139]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\[225] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\[226] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\[227] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\[228] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\[229] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\[230] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\[231] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_6\[232] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_5\[233] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_4\[234] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_3\[235] = \UART_1:BUART:rx_count_6\[136]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_2\[236] = \UART_1:BUART:rx_count_5\[137]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_1\[237] = \UART_1:BUART:rx_count_4\[138]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_0\[238] = \UART_1:BUART:rx_count_3\[139]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_6\[239] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_5\[240] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_4\[241] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_3\[242] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_2\[243] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_1\[244] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_0\[245] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newa_0\[260] = \UART_1:BUART:rx_postpoll\[95]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newb_0\[261] = \UART_1:BUART:rx_parity_bit\[212]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:dataa_0\[262] = \UART_1:BUART:rx_postpoll\[95]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:datab_0\[263] = \UART_1:BUART:rx_parity_bit\[212]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[264] = \UART_1:BUART:rx_postpoll\[95]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[265] = \UART_1:BUART:rx_parity_bit\[212]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[267] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[268] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[266]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[269] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[266]
Removing Lhs of wire tmpOE__Rx_1_net_0[291] = one[4]
Removing Lhs of wire tmpOE__Tx_1_net_0[296] = one[4]
Removing Lhs of wire tmpOE__Pin_LED_0_net_0[302] = one[4]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:ctrl_enable\[323] = \High_Frequency_PWM_0:PWMUDB:control_7\[315]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:hwCapture\[333] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:hwEnable\[334] = \High_Frequency_PWM_0:PWMUDB:control_7\[315]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:trig_out\[338] = one[4]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:runmode_enable\\R\[340] = Net_170[7]
Removing Lhs of wire Net_67[341] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:runmode_enable\\S\[342] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:final_enable\[343] = \High_Frequency_PWM_0:PWMUDB:runmode_enable\[339]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:ltch_kill_reg\\R\[347] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:ltch_kill_reg\\S\[348] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:min_kill_reg\\R\[349] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:min_kill_reg\\S\[350] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:final_kill\[353] = one[4]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:add_vi_vv_MODGEN_6_1\[357] = \High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:s_1\[644]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:add_vi_vv_MODGEN_6_0\[359] = \High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:s_0\[645]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:dith_count_1\\R\[360] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:dith_count_1\\S\[361] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:dith_count_0\\R\[362] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:dith_count_0\\S\[363] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:status_6\[366] = Net_170[7]
Removing Rhs of wire \High_Frequency_PWM_0:PWMUDB:status_5\[367] = \High_Frequency_PWM_0:PWMUDB:final_kill_reg\[381]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:status_4\[368] = Net_170[7]
Removing Rhs of wire \High_Frequency_PWM_0:PWMUDB:status_3\[369] = \High_Frequency_PWM_0:PWMUDB:fifo_full\[388]
Removing Rhs of wire \High_Frequency_PWM_0:PWMUDB:status_1\[371] = \High_Frequency_PWM_0:PWMUDB:cmp2_status_reg\[380]
Removing Rhs of wire \High_Frequency_PWM_0:PWMUDB:status_0\[372] = \High_Frequency_PWM_0:PWMUDB:cmp1_status_reg\[379]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:cmp2_status\[377] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:cmp2\[378] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:cmp1_status_reg\\R\[382] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:cmp1_status_reg\\S\[383] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:cmp2_status_reg\\R\[384] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:cmp2_status_reg\\S\[385] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:final_kill_reg\\R\[386] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:final_kill_reg\\S\[387] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:cs_addr_2\[389] = \High_Frequency_PWM_0:PWMUDB:tc_i\[345]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:cs_addr_1\[390] = \High_Frequency_PWM_0:PWMUDB:runmode_enable\[339]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:cs_addr_0\[391] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:compare1\[472] = \High_Frequency_PWM_0:PWMUDB:cmp1_less\[443]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:pwm1_i\[477] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:pwm2_i\[479] = Net_170[7]
Removing Rhs of wire \High_Frequency_PWM_0:Net_101\[481] = \High_Frequency_PWM_0:PWMUDB:tc_i_reg\[480]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:pwm_temp\[485] = \High_Frequency_PWM_0:PWMUDB:cmp1\[375]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:a_23\[526] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:a_22\[527] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:a_21\[528] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:a_20\[529] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:a_19\[530] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:a_18\[531] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:a_17\[532] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:a_16\[533] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:a_15\[534] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:a_14\[535] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:a_13\[536] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:a_12\[537] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:a_11\[538] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:a_10\[539] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:a_9\[540] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:a_8\[541] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:a_7\[542] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:a_6\[543] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:a_5\[544] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:a_4\[545] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:a_3\[546] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:a_2\[547] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:a_1\[548] = \High_Frequency_PWM_0:PWMUDB:MODIN5_1\[549]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:MODIN5_1\[549] = \High_Frequency_PWM_0:PWMUDB:dith_count_1\[356]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:a_0\[550] = \High_Frequency_PWM_0:PWMUDB:MODIN5_0\[551]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:MODIN5_0\[551] = \High_Frequency_PWM_0:PWMUDB:dith_count_0\[358]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[683] = one[4]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[684] = one[4]
Removing Rhs of wire Net_222[687] = \High_Frequency_PWM_0:Net_101\[481]
Removing Lhs of wire \USBUART:tmpOE__Dm_net_0\[696] = one[4]
Removing Lhs of wire \USBUART:tmpOE__Dp_net_0\[703] = one[4]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:ctrl_enable\[767] = \High_Frequency_PWM_1:PWMUDB:control_7\[759]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:hwCapture\[777] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:hwEnable\[778] = \High_Frequency_PWM_1:PWMUDB:control_7\[759]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:trig_out\[782] = one[4]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:runmode_enable\\R\[784] = Net_170[7]
Removing Lhs of wire Net_80[785] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:runmode_enable\\S\[786] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:final_enable\[787] = \High_Frequency_PWM_1:PWMUDB:runmode_enable\[783]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:ltch_kill_reg\\R\[791] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:ltch_kill_reg\\S\[792] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:min_kill_reg\\R\[793] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:min_kill_reg\\S\[794] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:final_kill\[797] = one[4]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:add_vi_vv_MODGEN_7_1\[801] = \High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:s_1\[1088]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:add_vi_vv_MODGEN_7_0\[803] = \High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:s_0\[1089]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:dith_count_1\\R\[804] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:dith_count_1\\S\[805] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:dith_count_0\\R\[806] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:dith_count_0\\S\[807] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:status_6\[810] = Net_170[7]
Removing Rhs of wire \High_Frequency_PWM_1:PWMUDB:status_5\[811] = \High_Frequency_PWM_1:PWMUDB:final_kill_reg\[825]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:status_4\[812] = Net_170[7]
Removing Rhs of wire \High_Frequency_PWM_1:PWMUDB:status_3\[813] = \High_Frequency_PWM_1:PWMUDB:fifo_full\[832]
Removing Rhs of wire \High_Frequency_PWM_1:PWMUDB:status_1\[815] = \High_Frequency_PWM_1:PWMUDB:cmp2_status_reg\[824]
Removing Rhs of wire \High_Frequency_PWM_1:PWMUDB:status_0\[816] = \High_Frequency_PWM_1:PWMUDB:cmp1_status_reg\[823]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:cmp2_status\[821] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:cmp2\[822] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:cmp1_status_reg\\R\[826] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:cmp1_status_reg\\S\[827] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:cmp2_status_reg\\R\[828] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:cmp2_status_reg\\S\[829] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:final_kill_reg\\R\[830] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:final_kill_reg\\S\[831] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:cs_addr_2\[833] = \High_Frequency_PWM_1:PWMUDB:tc_i\[789]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:cs_addr_1\[834] = \High_Frequency_PWM_1:PWMUDB:runmode_enable\[783]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:cs_addr_0\[835] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:compare1\[916] = \High_Frequency_PWM_1:PWMUDB:cmp1_less\[887]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:pwm1_i\[921] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:pwm2_i\[923] = Net_170[7]
Removing Rhs of wire \High_Frequency_PWM_1:Net_101\[925] = \High_Frequency_PWM_1:PWMUDB:tc_i_reg\[924]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:pwm_temp\[929] = \High_Frequency_PWM_1:PWMUDB:cmp1\[819]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:a_23\[970] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:a_22\[971] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:a_21\[972] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:a_20\[973] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:a_19\[974] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:a_18\[975] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:a_17\[976] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:a_16\[977] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:a_15\[978] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:a_14\[979] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:a_13\[980] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:a_12\[981] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:a_11\[982] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:a_10\[983] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:a_9\[984] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:a_8\[985] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:a_7\[986] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:a_6\[987] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:a_5\[988] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:a_4\[989] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:a_3\[990] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:a_2\[991] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:a_1\[992] = \High_Frequency_PWM_1:PWMUDB:MODIN6_1\[993]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:MODIN6_1\[993] = \High_Frequency_PWM_1:PWMUDB:dith_count_1\[800]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:a_0\[994] = \High_Frequency_PWM_1:PWMUDB:MODIN6_0\[995]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:MODIN6_0\[995] = \High_Frequency_PWM_1:PWMUDB:dith_count_0\[802]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[1127] = one[4]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[1128] = one[4]
Removing Rhs of wire Net_235[1131] = \High_Frequency_PWM_1:Net_101\[925]
Removing Lhs of wire Net_197[1136] = Net_170[7]
Removing Lhs of wire \Timer_20KHz:Net_260\[1139] = Net_170[7]
Removing Lhs of wire \Timer_20KHz:Net_266\[1140] = one[4]
Removing Rhs of wire Net_252[1145] = \Timer_20KHz:Net_51\[1141]
Removing Lhs of wire \Timer_20KHz:Net_102\[1146] = one[4]
Removing Lhs of wire \Timer_48MHz:Net_260\[1151] = Net_170[7]
Removing Lhs of wire \Timer_48MHz:Net_266\[1152] = one[4]
Removing Lhs of wire Net_204[1153] = Net_170[7]
Removing Lhs of wire \Timer_48MHz:Net_102\[1159] = one[4]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[1161] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:rx_bitclk\\D\[1176] = \UART_1:BUART:rx_bitclk_pre\[130]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_pre\\D\[1185] = \UART_1:BUART:rx_parity_error_pre\[207]
Removing Lhs of wire \UART_1:BUART:rx_break_status\\D\[1186] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:min_kill_reg\\D\[1190] = one[4]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:prevCapture\\D\[1191] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:trig_last\\D\[1192] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:ltch_kill_reg\\D\[1195] = one[4]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:prevCompare1\\D\[1198] = \High_Frequency_PWM_0:PWMUDB:cmp1\[375]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:cmp1_status_reg\\D\[1199] = \High_Frequency_PWM_0:PWMUDB:cmp1_status\[376]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:cmp2_status_reg\\D\[1200] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:pwm_i_reg\\D\[1202] = \High_Frequency_PWM_0:PWMUDB:pwm_i\[475]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:pwm1_i_reg\\D\[1203] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:pwm2_i_reg\\D\[1204] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:tc_i_reg\\D\[1205] = \High_Frequency_PWM_0:PWMUDB:status_2\[370]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:min_kill_reg\\D\[1206] = one[4]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:prevCapture\\D\[1207] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:trig_last\\D\[1208] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:ltch_kill_reg\\D\[1211] = one[4]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:prevCompare1\\D\[1214] = \High_Frequency_PWM_1:PWMUDB:cmp1\[819]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:cmp1_status_reg\\D\[1215] = \High_Frequency_PWM_1:PWMUDB:cmp1_status\[820]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:cmp2_status_reg\\D\[1216] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:pwm_i_reg\\D\[1218] = \High_Frequency_PWM_1:PWMUDB:pwm_i\[919]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:pwm1_i_reg\\D\[1219] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:pwm2_i_reg\\D\[1220] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:tc_i_reg\\D\[1221] = \High_Frequency_PWM_1:PWMUDB:status_2\[814]

------------------------------------------------------
Aliased 0 equations, 276 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'Net_170' (cost = 0):
Net_170 <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:rx_addressmatch\' (cost = 0):
\UART_1:BUART:rx_addressmatch\ <= (\UART_1:BUART:rx_addressmatch2\
	OR \UART_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_1:BUART:rx_count_2\ and \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_1:BUART:rx_poll_bit1\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_1:BUART:rx_poll_bit2\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:pollingrange\' (cost = 4):
\UART_1:BUART:pollingrange\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\High_Frequency_PWM_0:PWMUDB:cmp1\' (cost = 0):
\High_Frequency_PWM_0:PWMUDB:cmp1\ <= (\High_Frequency_PWM_0:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\High_Frequency_PWM_0:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:s_0\' (cost = 0):
\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:s_0\ <= (not \High_Frequency_PWM_0:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\High_Frequency_PWM_0:PWMUDB:dith_count_1\ and \High_Frequency_PWM_0:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\High_Frequency_PWM_1:PWMUDB:cmp1\' (cost = 0):
\High_Frequency_PWM_1:PWMUDB:cmp1\ <= (\High_Frequency_PWM_1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\High_Frequency_PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \High_Frequency_PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\High_Frequency_PWM_1:PWMUDB:dith_count_1\ and \High_Frequency_PWM_1:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:s_1\' (cost = 2):
\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:s_1\ <= ((not \High_Frequency_PWM_0:PWMUDB:dith_count_0\ and \High_Frequency_PWM_0:PWMUDB:dith_count_1\)
	OR (not \High_Frequency_PWM_0:PWMUDB:dith_count_1\ and \High_Frequency_PWM_0:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \High_Frequency_PWM_1:PWMUDB:dith_count_0\ and \High_Frequency_PWM_1:PWMUDB:dith_count_1\)
	OR (not \High_Frequency_PWM_1:PWMUDB:dith_count_1\ and \High_Frequency_PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_1:BUART:rx_postpoll\' (cost = 72):
\UART_1:BUART:rx_postpoll\ <= (\UART_1:BUART:pollcount_1\
	OR (Net_217 and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_217 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_217 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_217 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_217 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 81 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_1:BUART:rx_status_0\ to Net_170
Aliasing \UART_1:BUART:rx_status_6\ to Net_170
Aliasing \High_Frequency_PWM_0:PWMUDB:final_capture\ to Net_170
Aliasing \High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to Net_170
Aliasing \High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to Net_170
Aliasing \High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to Net_170
Aliasing \High_Frequency_PWM_1:PWMUDB:final_capture\ to Net_170
Aliasing \High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to Net_170
Aliasing \High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to Net_170
Aliasing \High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to Net_170
Aliasing \UART_1:BUART:rx_markspace_status\\D\ to Net_170
Aliasing \UART_1:BUART:rx_parity_error_status\\D\ to Net_170
Aliasing \UART_1:BUART:rx_addr_match_status\\D\ to Net_170
Aliasing \High_Frequency_PWM_0:PWMUDB:final_kill_reg\\D\ to Net_170
Aliasing \High_Frequency_PWM_1:PWMUDB:final_kill_reg\\D\ to Net_170
Removing Rhs of wire \UART_1:BUART:rx_bitclk_enable\[94] = \UART_1:BUART:rx_bitclk\[142]
Removing Lhs of wire \UART_1:BUART:rx_status_0\[193] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:rx_status_6\[202] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:final_capture\[393] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[654] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[664] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[674] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:final_capture\[837] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[1098] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[1108] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[1118] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[1168] = \UART_1:BUART:tx_ctrl_mark_last\[85]
Removing Lhs of wire \UART_1:BUART:rx_markspace_status\\D\[1180] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_status\\D\[1181] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:rx_addr_match_status\\D\[1183] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:rx_markspace_pre\\D\[1184] = \UART_1:BUART:rx_markspace_pre\[206]
Removing Lhs of wire \UART_1:BUART:rx_parity_bit\\D\[1189] = \UART_1:BUART:rx_parity_bit\[212]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:runmode_enable\\D\[1193] = \High_Frequency_PWM_0:PWMUDB:control_7\[315]
Removing Lhs of wire \High_Frequency_PWM_0:PWMUDB:final_kill_reg\\D\[1201] = Net_170[7]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:runmode_enable\\D\[1209] = \High_Frequency_PWM_1:PWMUDB:control_7\[759]
Removing Lhs of wire \High_Frequency_PWM_1:PWMUDB:final_kill_reg\\D\[1217] = Net_170[7]

------------------------------------------------------
Aliased 0 equations, 21 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_1:BUART:rx_parity_bit\ and Net_217 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not Net_217 and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:rx_parity_bit\ and \UART_1:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\OneDrive\Documentos\GitHub\Projects\CHEMNODE\Firmware\FreeRTOS_CY8CKIT_059\FreeRTOS_Demo.cydsn\FreeRTOS_Demo.cyprj -dcpsoc3 FreeRTOS_Demo.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.000ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Saturday, 22 January 2022 13:43:43
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\OneDrive\Documentos\GitHub\Projects\CHEMNODE\Firmware\FreeRTOS_CY8CKIT_059\FreeRTOS_Demo.cydsn\FreeRTOS_Demo.cyprj -d CY8C5868AXI-LP035 FreeRTOS_Demo.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.021ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept Net_170
    Removed wire end \High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept Net_170
    Removed wire end \High_Frequency_PWM_0:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept Net_170
    Removed wire end \High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept Net_170
    Removed wire end \High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept Net_170
    Removed wire end \High_Frequency_PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept Net_170
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \High_Frequency_PWM_0:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \High_Frequency_PWM_0:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \High_Frequency_PWM_0:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \High_Frequency_PWM_0:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \High_Frequency_PWM_0:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \High_Frequency_PWM_0:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \High_Frequency_PWM_1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \High_Frequency_PWM_1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \High_Frequency_PWM_1:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \High_Frequency_PWM_1:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \High_Frequency_PWM_1:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \High_Frequency_PWM_1:PWMUDB:pwm2_i_reg\ from registered to combinatorial
Assigning clock timer_clock to clock BUS_CLK because it is a pass-through
Assigning clock timer_clock_1 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Analog  Clock 0: Automatic-assigning  clock 'ScBoostClk'. Fanout=0, Signal=ClockBlock_ScBoostClk
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=2, Signal=Net_46
    Digital Clock 1: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \High_Frequency_PWM_0:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \High_Frequency_PWM_1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_1:BUART:rx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:rx_address_detected\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_error_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_markspace_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_state_1\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=8)

    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_217 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_213 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_LED_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_LED_0(0)__PA ,
            pad => Pin_LED_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dm(0)\__PA ,
            analog_term => \USBUART:Net_597\ ,
            pad => \USBUART:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dp(0)\__PA ,
            analog_term => \USBUART:Net_1000\ ,
            pad => \USBUART:Dp(0)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_213, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_213 (fanout=1)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + \UART_1:BUART:pollcount_0\ * Net_217_SYNCOUT
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\High_Frequency_PWM_0:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \High_Frequency_PWM_0:PWMUDB:runmode_enable\ * 
              \High_Frequency_PWM_0:PWMUDB:tc_i\
        );
        Output = \High_Frequency_PWM_0:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\High_Frequency_PWM_1:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \High_Frequency_PWM_1:PWMUDB:runmode_enable\ * 
              \High_Frequency_PWM_1:PWMUDB:tc_i\
        );
        Output = \High_Frequency_PWM_1:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_217_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_last\ * !Net_217_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * \UART_1:BUART:pollcount_0\ * 
              Net_217_SYNCOUT
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_217_SYNCOUT
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_0\ * Net_217_SYNCOUT
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_0\ * !Net_217_SYNCOUT
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_217_SYNCOUT
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_217_SYNCOUT
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\High_Frequency_PWM_0:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_46) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \High_Frequency_PWM_0:PWMUDB:control_7\
        );
        Output = \High_Frequency_PWM_0:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\High_Frequency_PWM_0:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_46) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \High_Frequency_PWM_0:PWMUDB:cmp1_less\
        );
        Output = \High_Frequency_PWM_0:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\High_Frequency_PWM_0:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_46) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\High_Frequency_PWM_0:PWMUDB:prevCompare1\ * 
              \High_Frequency_PWM_0:PWMUDB:cmp1_less\
        );
        Output = \High_Frequency_PWM_0:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_222, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_46) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \High_Frequency_PWM_0:PWMUDB:runmode_enable\ * 
              \High_Frequency_PWM_0:PWMUDB:tc_i\
        );
        Output = Net_222 (fanout=1)

    MacroCell: Name=\High_Frequency_PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_46) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \High_Frequency_PWM_1:PWMUDB:control_7\
        );
        Output = \High_Frequency_PWM_1:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\High_Frequency_PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_46) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \High_Frequency_PWM_1:PWMUDB:cmp1_less\
        );
        Output = \High_Frequency_PWM_1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\High_Frequency_PWM_1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_46) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\High_Frequency_PWM_1:PWMUDB:prevCompare1\ * 
              \High_Frequency_PWM_1:PWMUDB:cmp1_less\
        );
        Output = \High_Frequency_PWM_1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_235, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_46) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \High_Frequency_PWM_1:PWMUDB:runmode_enable\ * 
              \High_Frequency_PWM_1:PWMUDB:tc_i\
        );
        Output = Net_235 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_1:BUART:rx_postpoll\ ,
            f0_load => \UART_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_46 ,
            cs_addr_2 => \High_Frequency_PWM_0:PWMUDB:tc_i\ ,
            cs_addr_1 => \High_Frequency_PWM_0:PWMUDB:runmode_enable\ ,
            chain_out => \High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_46 ,
            cs_addr_2 => \High_Frequency_PWM_0:PWMUDB:tc_i\ ,
            cs_addr_1 => \High_Frequency_PWM_0:PWMUDB:runmode_enable\ ,
            cl0_comb => \High_Frequency_PWM_0:PWMUDB:cmp1_less\ ,
            z0_comb => \High_Frequency_PWM_0:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \High_Frequency_PWM_0:PWMUDB:status_3\ ,
            chain_in => \High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_46 ,
            cs_addr_2 => \High_Frequency_PWM_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \High_Frequency_PWM_1:PWMUDB:runmode_enable\ ,
            chain_out => \High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_46 ,
            cs_addr_2 => \High_Frequency_PWM_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \High_Frequency_PWM_1:PWMUDB:runmode_enable\ ,
            cl0_comb => \High_Frequency_PWM_1:PWMUDB:cmp1_less\ ,
            z0_comb => \High_Frequency_PWM_1:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \High_Frequency_PWM_1:PWMUDB:status_3\ ,
            chain_in => \High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ ,
            interrupt => Net_29 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_5 => \UART_1:BUART:rx_status_5\ ,
            status_4 => \UART_1:BUART:rx_status_4\ ,
            status_3 => \UART_1:BUART:rx_status_3\ ,
            interrupt => Net_30 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\High_Frequency_PWM_0:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_46 ,
            status_3 => \High_Frequency_PWM_0:PWMUDB:status_3\ ,
            status_2 => \High_Frequency_PWM_0:PWMUDB:status_2\ ,
            status_0 => \High_Frequency_PWM_0:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\High_Frequency_PWM_1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_46 ,
            status_3 => \High_Frequency_PWM_1:PWMUDB:status_3\ ,
            status_2 => \High_Frequency_PWM_1:PWMUDB:status_2\ ,
            status_0 => \High_Frequency_PWM_1:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =Rx_1(0)_SYNC
        PORT MAP (
            in => Net_217 ,
            out => Net_217_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\High_Frequency_PWM_0:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_46 ,
            control_7 => \High_Frequency_PWM_0:PWMUDB:control_7\ ,
            control_6 => \High_Frequency_PWM_0:PWMUDB:control_6\ ,
            control_5 => \High_Frequency_PWM_0:PWMUDB:control_5\ ,
            control_4 => \High_Frequency_PWM_0:PWMUDB:control_4\ ,
            control_3 => \High_Frequency_PWM_0:PWMUDB:control_3\ ,
            control_2 => \High_Frequency_PWM_0:PWMUDB:control_2\ ,
            control_1 => \High_Frequency_PWM_0:PWMUDB:control_1\ ,
            control_0 => \High_Frequency_PWM_0:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\High_Frequency_PWM_1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_46 ,
            control_7 => \High_Frequency_PWM_1:PWMUDB:control_7\ ,
            control_6 => \High_Frequency_PWM_1:PWMUDB:control_6\ ,
            control_5 => \High_Frequency_PWM_1:PWMUDB:control_5\ ,
            control_4 => \High_Frequency_PWM_1:PWMUDB:control_4\ ,
            control_3 => \High_Frequency_PWM_1:PWMUDB:control_3\ ,
            control_2 => \High_Frequency_PWM_1:PWMUDB:control_2\ ,
            control_1 => \High_Frequency_PWM_1:PWMUDB:control_1\ ,
            control_0 => \High_Frequency_PWM_1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            load => \UART_1:BUART:rx_counter_load\ ,
            count_6 => \UART_1:BUART:rx_count_6\ ,
            count_5 => \UART_1:BUART:rx_count_5\ ,
            count_4 => \UART_1:BUART:rx_count_4\ ,
            count_3 => \UART_1:BUART:rx_count_3\ ,
            count_2 => \UART_1:BUART:rx_count_2\ ,
            count_1 => \UART_1:BUART:rx_count_1\ ,
            count_0 => \UART_1:BUART:rx_count_0\ ,
            tc => \UART_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_UART1_TX_BYTE_COMPLETE
        PORT MAP (
            interrupt => Net_29 );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }

    interrupt: Name =isr_UART1_RX_BYTE_RECEIVED
        PORT MAP (
            interrupt => Net_30 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_High_Frequency_2000Hz
        PORT MAP (
            interrupt => Net_222 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_263 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_High_Frequency_2001Hz
        PORT MAP (
            interrupt => Net_235 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isrTimer_20KHz_TC
        PORT MAP (
            interrupt => Net_252 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   13 :   19 :   32 : 40.63 %
IO                            :    9 :   63 :   72 : 12.50 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    2 :    2 :    4 : 50.00 %
UDB                           :      :      :      :        
  Macrocells                  :   35 :  157 :  192 : 18.23 %
  Unique P-terms              :   52 :  332 :  384 : 13.54 %
  Total P-terms               :   63 :      :      :        
  Datapath Cells              :    7 :   17 :   24 : 29.17 %
  Status Cells                :    6 :   18 :   24 : 25.00 %
    StatusI Registers         :    4 :      :      :        
    Sync Cells (x1)           :    1 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    3 :   21 :   24 : 12.50 %
    Control Registers         :    2 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.208ms
Tech Mapping phase: Elapsed time ==> 0s.298ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_1@[IOP=(15)][IoId=(1)] : Pin_LED_0(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)] : Rx_1(0) (fixed)
IO_2@[IOP=(6)][IoId=(2)] : Tx_1(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \USBUART:USB\
Analog Placement phase: Elapsed time ==> 0s.020ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.354ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   16 :   32 :   48 :  33.33%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.75
                   Pterms :            3.69
               Macrocells :            2.19
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.057ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          8 :       9.00 :       4.38
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_235, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_46) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \High_Frequency_PWM_1:PWMUDB:runmode_enable\ * 
              \High_Frequency_PWM_1:PWMUDB:tc_i\
        );
        Output = Net_235 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Rx_1(0)_SYNC
    PORT MAP (
        in => Net_217 ,
        out => Net_217_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\High_Frequency_PWM_0:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_46) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \High_Frequency_PWM_0:PWMUDB:cmp1_less\
        );
        Output = \High_Frequency_PWM_0:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\High_Frequency_PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_46) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \High_Frequency_PWM_1:PWMUDB:control_7\
        );
        Output = \High_Frequency_PWM_1:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_213, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_213 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\High_Frequency_PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_46) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \High_Frequency_PWM_1:PWMUDB:cmp1_less\
        );
        Output = \High_Frequency_PWM_1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\High_Frequency_PWM_1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_46) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\High_Frequency_PWM_1:PWMUDB:prevCompare1\ * 
              \High_Frequency_PWM_1:PWMUDB:cmp1_less\
        );
        Output = \High_Frequency_PWM_1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\High_Frequency_PWM_1:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \High_Frequency_PWM_1:PWMUDB:runmode_enable\ * 
              \High_Frequency_PWM_1:PWMUDB:tc_i\
        );
        Output = \High_Frequency_PWM_1:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_46 ,
        cs_addr_2 => \High_Frequency_PWM_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \High_Frequency_PWM_1:PWMUDB:runmode_enable\ ,
        cl0_comb => \High_Frequency_PWM_1:PWMUDB:cmp1_less\ ,
        z0_comb => \High_Frequency_PWM_1:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \High_Frequency_PWM_1:PWMUDB:status_3\ ,
        chain_in => \High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\High_Frequency_PWM_1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_46 ,
        status_3 => \High_Frequency_PWM_1:PWMUDB:status_3\ ,
        status_2 => \High_Frequency_PWM_1:PWMUDB:status_2\ ,
        status_0 => \High_Frequency_PWM_1:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\High_Frequency_PWM_1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_46 ,
        control_7 => \High_Frequency_PWM_1:PWMUDB:control_7\ ,
        control_6 => \High_Frequency_PWM_1:PWMUDB:control_6\ ,
        control_5 => \High_Frequency_PWM_1:PWMUDB:control_5\ ,
        control_4 => \High_Frequency_PWM_1:PWMUDB:control_4\ ,
        control_3 => \High_Frequency_PWM_1:PWMUDB:control_3\ ,
        control_2 => \High_Frequency_PWM_1:PWMUDB:control_2\ ,
        control_1 => \High_Frequency_PWM_1:PWMUDB:control_1\ ,
        control_0 => \High_Frequency_PWM_1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * \UART_1:BUART:pollcount_0\ * 
              Net_217_SYNCOUT
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_217_SYNCOUT
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + \UART_1:BUART:pollcount_0\ * Net_217_SYNCOUT
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_217_SYNCOUT
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_217_SYNCOUT
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_1:BUART:rx_postpoll\ ,
        f0_load => \UART_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_5 => \UART_1:BUART:rx_status_5\ ,
        status_4 => \UART_1:BUART:rx_status_4\ ,
        status_3 => \UART_1:BUART:rx_status_3\ ,
        interrupt => Net_30 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_217_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_last\ * !Net_217_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=8, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        load => \UART_1:BUART:rx_counter_load\ ,
        count_6 => \UART_1:BUART:rx_count_6\ ,
        count_5 => \UART_1:BUART:rx_count_5\ ,
        count_4 => \UART_1:BUART:rx_count_4\ ,
        count_3 => \UART_1:BUART:rx_count_3\ ,
        count_2 => \UART_1:BUART:rx_count_2\ ,
        count_1 => \UART_1:BUART:rx_count_1\ ,
        count_0 => \UART_1:BUART:rx_count_0\ ,
        tc => \UART_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_0\ * Net_217_SYNCOUT
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_0\ * !Net_217_SYNCOUT
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=3, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_46 ,
        cs_addr_2 => \High_Frequency_PWM_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \High_Frequency_PWM_1:PWMUDB:runmode_enable\ ,
        chain_out => \High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=8, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\High_Frequency_PWM_0:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_46) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\High_Frequency_PWM_0:PWMUDB:prevCompare1\ * 
              \High_Frequency_PWM_0:PWMUDB:cmp1_less\
        );
        Output = \High_Frequency_PWM_0:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_222, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_46) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \High_Frequency_PWM_0:PWMUDB:runmode_enable\ * 
              \High_Frequency_PWM_0:PWMUDB:tc_i\
        );
        Output = Net_222 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_46 ,
        cs_addr_2 => \High_Frequency_PWM_0:PWMUDB:tc_i\ ,
        cs_addr_1 => \High_Frequency_PWM_0:PWMUDB:runmode_enable\ ,
        cl0_comb => \High_Frequency_PWM_0:PWMUDB:cmp1_less\ ,
        z0_comb => \High_Frequency_PWM_0:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \High_Frequency_PWM_0:PWMUDB:status_3\ ,
        chain_in => \High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ ,
        interrupt => Net_29 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\High_Frequency_PWM_0:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_46) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \High_Frequency_PWM_0:PWMUDB:control_7\
        );
        Output = \High_Frequency_PWM_0:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\High_Frequency_PWM_0:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \High_Frequency_PWM_0:PWMUDB:runmode_enable\ * 
              \High_Frequency_PWM_0:PWMUDB:tc_i\
        );
        Output = \High_Frequency_PWM_0:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_46 ,
        cs_addr_2 => \High_Frequency_PWM_0:PWMUDB:tc_i\ ,
        cs_addr_1 => \High_Frequency_PWM_0:PWMUDB:runmode_enable\ ,
        chain_out => \High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\High_Frequency_PWM_0:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_46 ,
        status_3 => \High_Frequency_PWM_0:PWMUDB:status_3\ ,
        status_2 => \High_Frequency_PWM_0:PWMUDB:status_2\ ,
        status_0 => \High_Frequency_PWM_0:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\High_Frequency_PWM_0:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_46 ,
        control_7 => \High_Frequency_PWM_0:PWMUDB:control_7\ ,
        control_6 => \High_Frequency_PWM_0:PWMUDB:control_6\ ,
        control_5 => \High_Frequency_PWM_0:PWMUDB:control_5\ ,
        control_4 => \High_Frequency_PWM_0:PWMUDB:control_4\ ,
        control_3 => \High_Frequency_PWM_0:PWMUDB:control_3\ ,
        control_2 => \High_Frequency_PWM_0:PWMUDB:control_2\ ,
        control_1 => \High_Frequency_PWM_0:PWMUDB:control_1\ ,
        control_0 => \High_Frequency_PWM_0:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =isrTimer_20KHz_TC
        PORT MAP (
            interrupt => Net_252 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =isr_High_Frequency_2000Hz
        PORT MAP (
            interrupt => Net_222 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =isr_High_Frequency_2001Hz
        PORT MAP (
            interrupt => Net_235 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =isr_UART1_RX_BYTE_RECEIVED
        PORT MAP (
            interrupt => Net_30 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =isr_UART1_TX_BYTE_COMPLETE
        PORT MAP (
            interrupt => Net_29 );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_263 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
Port 3 contains the following IO cells:
Port 4 contains the following IO cells:
Port 5 contains the following IO cells:
Port 6 contains the following IO cells:
[IoId=2]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_213 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_217 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART:Dp\
        PORT MAP (
            in_clock_en => one ,
            in_reset => Net_170 ,
            out_clock_en => one ,
            out_reset => Net_170 ,
            interrupt => \USBUART:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=1]: 
Pin : Name = Pin_LED_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_LED_0(0)__PA ,
        pad => Pin_LED_0(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USBUART:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dp(0)\__PA ,
        analog_term => \USBUART:Net_1000\ ,
        pad => \USBUART:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dm(0)\__PA ,
        analog_term => \USBUART:Net_597\ ,
        pad => \USBUART:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            aclk_glb_0 => ClockBlock_ScBoostClk ,
            aclk_0 => ClockBlock_ScBoostClk_local ,
            clk_a_dig_glb_0 => ClockBlock_ScBoostClk_adig ,
            clk_a_dig_0 => ClockBlock_ScBoostClk_adig_local ,
            dclk_glb_0 => Net_46 ,
            dclk_0 => Net_46_local ,
            dclk_glb_1 => \UART_1:Net_9\ ,
            dclk_1 => \UART_1:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Timer_20KHz:TimerHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ONE__ ,
            tc => Net_252 ,
            cmp => \Timer_20KHz:Net_261\ ,
            irq => \Timer_20KHz:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\Timer_48MHz:TimerHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ONE__ ,
            tc => \Timer_48MHz:Net_51\ ,
            cmp => \Timer_48MHz:Net_261\ ,
            irq => \Timer_48MHz:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBUART:USB\
        PORT MAP (
            dp => \USBUART:Net_1000\ ,
            dm => \USBUART:Net_597\ ,
            sof_int => Net_263 ,
            arb_int => \USBUART:Net_1889\ ,
            usb_int => \USBUART:Net_1876\ ,
            ept_int_8 => \USBUART:ep_int_8\ ,
            ept_int_7 => \USBUART:ep_int_7\ ,
            ept_int_6 => \USBUART:ep_int_6\ ,
            ept_int_5 => \USBUART:ep_int_5\ ,
            ept_int_4 => \USBUART:ep_int_4\ ,
            ept_int_3 => \USBUART:ep_int_3\ ,
            ept_int_2 => \USBUART:ep_int_2\ ,
            ept_int_1 => \USBUART:ep_int_1\ ,
            ept_int_0 => \USBUART:ep_int_0\ ,
            ord_int => \USBUART:Net_95\ ,
            dma_req_7 => \USBUART:dma_request_7\ ,
            dma_req_6 => \USBUART:dma_request_6\ ,
            dma_req_5 => \USBUART:dma_request_5\ ,
            dma_req_4 => \USBUART:dma_request_4\ ,
            dma_req_3 => \USBUART:dma_request_3\ ,
            dma_req_2 => \USBUART:dma_request_2\ ,
            dma_req_1 => \USBUART:dma_request_1\ ,
            dma_req_0 => \USBUART:dma_request_0\ ,
            dma_termin => \USBUART:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+---------------------------
   6 |   2 |     * |      NONE |         CMOS_OUT |         Tx_1(0) | In(Net_213)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |         Rx_1(0) | FB(Net_217)
-----+-----+-------+-----------+------------------+-----------------+---------------------------
  15 |   1 |     * |      NONE |         CMOS_OUT |    Pin_LED_0(0) | 
     |   6 |     * |   FALLING |      HI_Z_ANALOG | \USBUART:Dp(0)\ | Analog(\USBUART:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG | \USBUART:Dm(0)\ | Analog(\USBUART:Net_597\)
------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.069ms
Digital Placement phase: Elapsed time ==> 1s.853ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "FreeRTOS_Demo_r.vh2" --pcf-path "FreeRTOS_Demo.pco" --des-name "FreeRTOS_Demo" --dsf-path "FreeRTOS_Demo.dsf" --sdc-path "FreeRTOS_Demo.sdc" --lib-path "FreeRTOS_Demo_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.183ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.200ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.038ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in FreeRTOS_Demo_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.441ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.267ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 5s.758ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 5s.759ms
API generation phase: Elapsed time ==> 2s.222ms
Dependency generation phase: Elapsed time ==> 0s.016ms
Cleanup phase: Elapsed time ==> 0s.000ms
