Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (lin64) Build 6299465 Fri Nov 14 12:34:56 MST 2025
| Date         : Fri Dec 26 17:03:04 2025
| Host         : dan-alencar running 64-bit Linux Mint 22.2
| Command      : report_methodology -file fpga_unified_top_methodology_drc_routed.rpt -pb fpga_unified_top_methodology_drc_routed.pb -rpx fpga_unified_top_methodology_drc_routed.rpx
| Design       : fpga_unified_top
| Device       : xcau15p-ffvb676-1-i
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 6
+-----------+----------+--------------------------------------------+--------+
| Rule      | Severity | Description                                | Checks |
+-----------+----------+--------------------------------------------+--------+
| LUTAR-1   | Warning  | LUT drives async reset alert               | 1      |
| TIMING-18 | Warning  | Missing input or output delay              | 4      |
| CLKC-56   | Advisory | MMCME4 with global clock driver has no LOC | 1      |
+-----------+----------+--------------------------------------------+--------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell u_mon/sysmon_inst_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) sweep_timer_reg[20]/CLR, sweep_timer_reg[21]/CLR, sweep_timer_reg[22]/CLR,
sweep_timer_reg[23]/CLR, sweep_timer_reg[24]/CLR, sweep_timer_reg[25]/CLR,
sweep_timer_reg[26]/CLR, sweep_timer_reg[2]/CLR, sweep_timer_reg[3]/CLR,
sweep_timer_reg[4]/CLR, sweep_timer_reg[5]/CLR, sweep_timer_reg[6]/CLR,
sweep_timer_reg[7]/CLR, sweep_timer_reg[8]/CLR, sweep_timer_reg[9]/CLR
 (the first 15 of 135 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on fpga_button relative to the rising and/or falling clock edge(s) of sys_clk_p.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on mcu_usart1_tx relative to the rising and/or falling clock edge(s) of sys_clk_p.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on fpga_uart_tx relative to the rising and/or falling clock edge(s) of sys_clk_p.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on status_o relative to the rising and/or falling clock edge(s) of sys_clk_p.
Related violations: <none>

CLKC-56#1 Advisory
MMCME4 with global clock driver has no LOC  
The MMCME4_ADV cell clock_gen/inst/mmcme4_adv_inst CLKIN1 or CLKIN2 pin is driven by global Clock buffer(s) clock_gen/inst/clkin1_bufg1 and does not have a LOC constraint. It is recommended to LOC the MMCM and use the CLOCK_DEDICATED_ROUTE constraint on the net(s) driven by the global Clock buffer(s).
Related violations: <none>


