=====
SETUP
-24.344
45.276
20.932
clk_ibuf
0.000
4.230
imem/sp_inst_2
4.474
7.934
riscv/n3564_s64
16.098
16.600
riscv/n3564_s62
16.600
16.763
riscv/n3564_s61
16.763
16.926
riscv/dmem_125_s
18.883
19.705
riscv/riscv_317_s
21.665
22.764
riscv/alu_Result_2_2_s
25.209
25.912
riscv/dmem_93_s
29.165
29.987
dmem/dmem_ReadData_11_s0
33.295
33.797
dmem/dmem_ReadData_11_s
33.797
33.960
riscv/Result_11_s6
36.387
37.486
riscv/Result_11_s5
38.956
40.055
riscv/rf[4]_11_s0
45.276
=====
SETUP
-24.344
45.276
20.932
clk_ibuf
0.000
4.230
imem/sp_inst_2
4.474
7.934
riscv/n3564_s64
16.098
16.600
riscv/n3564_s62
16.600
16.763
riscv/n3564_s61
16.763
16.926
riscv/dmem_125_s
18.883
19.705
riscv/riscv_317_s
21.665
22.764
riscv/alu_Result_2_2_s
25.209
25.912
riscv/dmem_93_s
29.165
29.987
dmem/dmem_ReadData_11_s0
33.295
33.797
dmem/dmem_ReadData_11_s
33.797
33.960
riscv/Result_11_s6
36.387
37.486
riscv/Result_11_s5
38.956
40.055
riscv/rf[7]_11_s0
45.276
=====
SETUP
-24.344
45.276
20.932
clk_ibuf
0.000
4.230
imem/sp_inst_2
4.474
7.934
riscv/n3564_s64
16.098
16.600
riscv/n3564_s62
16.600
16.763
riscv/n3564_s61
16.763
16.926
riscv/dmem_125_s
18.883
19.705
riscv/riscv_317_s
21.665
22.764
riscv/alu_Result_2_2_s
25.209
25.912
riscv/dmem_93_s
29.165
29.987
dmem/dmem_ReadData_11_s0
33.295
33.797
dmem/dmem_ReadData_11_s
33.797
33.960
riscv/Result_11_s6
36.387
37.486
riscv/Result_11_s5
38.956
40.055
riscv/rf[13]_11_s0
45.276
=====
SETUP
-24.344
45.276
20.932
clk_ibuf
0.000
4.230
imem/sp_inst_2
4.474
7.934
riscv/n3564_s64
16.098
16.600
riscv/n3564_s62
16.600
16.763
riscv/n3564_s61
16.763
16.926
riscv/dmem_125_s
18.883
19.705
riscv/riscv_317_s
21.665
22.764
riscv/alu_Result_2_2_s
25.209
25.912
riscv/dmem_93_s
29.165
29.987
dmem/dmem_ReadData_11_s0
33.295
33.797
dmem/dmem_ReadData_11_s
33.797
33.960
riscv/Result_11_s6
36.387
37.486
riscv/Result_11_s5
38.956
40.055
riscv/rf[15]_11_s0
45.276
=====
SETUP
-24.334
45.266
20.932
clk_ibuf
0.000
4.230
imem/sp_inst_2
4.474
7.934
riscv/n3564_s64
16.098
16.600
riscv/n3564_s62
16.600
16.763
riscv/n3564_s61
16.763
16.926
riscv/dmem_125_s
18.883
19.705
riscv/riscv_317_s
21.665
22.764
riscv/alu_Result_2_2_s
25.209
25.912
riscv/dmem_93_s
29.165
29.987
dmem/dmem_ReadData_11_s0
33.295
33.797
dmem/dmem_ReadData_11_s
33.797
33.960
riscv/Result_11_s6
36.387
37.486
riscv/Result_11_s5
38.956
40.055
riscv/rf[2]_11_s0
45.266
=====
SETUP
-24.334
45.266
20.932
clk_ibuf
0.000
4.230
imem/sp_inst_2
4.474
7.934
riscv/n3564_s64
16.098
16.600
riscv/n3564_s62
16.600
16.763
riscv/n3564_s61
16.763
16.926
riscv/dmem_125_s
18.883
19.705
riscv/riscv_317_s
21.665
22.764
riscv/alu_Result_2_2_s
25.209
25.912
riscv/dmem_93_s
29.165
29.987
dmem/dmem_ReadData_11_s0
33.295
33.797
dmem/dmem_ReadData_11_s
33.797
33.960
riscv/Result_11_s6
36.387
37.486
riscv/Result_11_s5
38.956
40.055
riscv/rf[5]_11_s0
45.266
=====
SETUP
-23.855
44.787
20.932
clk_ibuf
0.000
4.230
imem/sp_inst_2
4.474
7.934
riscv/n3564_s64
16.098
16.600
riscv/n3564_s62
16.600
16.763
riscv/n3564_s61
16.763
16.926
riscv/dmem_125_s
18.883
19.705
riscv/riscv_317_s
21.665
22.764
riscv/alu_Result_2_2_s
25.209
25.912
riscv/dmem_93_s
29.165
29.987
dmem/dmem_ReadData_11_s0
33.295
33.797
dmem/dmem_ReadData_11_s
33.797
33.960
riscv/Result_11_s6
36.387
37.486
riscv/Result_11_s5
38.956
40.055
riscv/rf[1]_11_s0
44.787
=====
SETUP
-23.855
44.787
20.932
clk_ibuf
0.000
4.230
imem/sp_inst_2
4.474
7.934
riscv/n3564_s64
16.098
16.600
riscv/n3564_s62
16.600
16.763
riscv/n3564_s61
16.763
16.926
riscv/dmem_125_s
18.883
19.705
riscv/riscv_317_s
21.665
22.764
riscv/alu_Result_2_2_s
25.209
25.912
riscv/dmem_93_s
29.165
29.987
dmem/dmem_ReadData_11_s0
33.295
33.797
dmem/dmem_ReadData_11_s
33.797
33.960
riscv/Result_11_s6
36.387
37.486
riscv/Result_11_s5
38.956
40.055
riscv/rf[16]_11_s0
44.787
=====
SETUP
-23.669
44.602
20.932
clk_ibuf
0.000
4.230
imem/sp_inst_2
4.474
7.934
riscv/n3564_s64
16.098
16.600
riscv/n3564_s62
16.600
16.763
riscv/n3564_s61
16.763
16.926
riscv/dmem_125_s
18.883
19.705
riscv/riscv_317_s
21.665
22.764
riscv/alu_Result_2_2_s
25.209
25.912
riscv/dmem_93_s
29.165
29.987
dmem/dmem_ReadData_11_s0
33.295
33.797
dmem/dmem_ReadData_11_s
33.797
33.960
riscv/Result_11_s6
36.387
37.486
riscv/Result_11_s5
38.956
40.055
riscv/rf[11]_11_s0
44.602
=====
SETUP
-23.669
44.602
20.932
clk_ibuf
0.000
4.230
imem/sp_inst_2
4.474
7.934
riscv/n3564_s64
16.098
16.600
riscv/n3564_s62
16.600
16.763
riscv/n3564_s61
16.763
16.926
riscv/dmem_125_s
18.883
19.705
riscv/riscv_317_s
21.665
22.764
riscv/alu_Result_2_2_s
25.209
25.912
riscv/dmem_93_s
29.165
29.987
dmem/dmem_ReadData_11_s0
33.295
33.797
dmem/dmem_ReadData_11_s
33.797
33.960
riscv/Result_11_s6
36.387
37.486
riscv/Result_11_s5
38.956
40.055
riscv/rf[12]_11_s0
44.602
=====
SETUP
-23.659
44.592
20.932
clk_ibuf
0.000
4.230
imem/sp_inst_2
4.474
7.934
riscv/n3564_s64
16.098
16.600
riscv/n3564_s62
16.600
16.763
riscv/n3564_s61
16.763
16.926
riscv/dmem_125_s
18.883
19.705
riscv/riscv_317_s
21.665
22.764
riscv/alu_Result_2_2_s
25.209
25.912
riscv/dmem_93_s
29.165
29.987
dmem/dmem_ReadData_11_s0
33.295
33.797
dmem/dmem_ReadData_11_s
33.797
33.960
riscv/Result_11_s6
36.387
37.486
riscv/Result_11_s5
38.956
40.055
riscv/rf[3]_11_s0
44.592
=====
SETUP
-23.360
44.293
20.932
clk_ibuf
0.000
4.230
imem/sp_inst_2
4.474
7.934
riscv/n3564_s64
16.098
16.600
riscv/n3564_s62
16.600
16.763
riscv/n3564_s61
16.763
16.926
riscv/dmem_125_s
18.883
19.705
riscv/riscv_317_s
21.665
22.764
riscv/alu_Result_2_2_s
25.209
25.912
riscv/dmem_93_s
29.165
29.987
dmem/dmem_ReadData_11_s0
33.295
33.797
dmem/dmem_ReadData_11_s
33.797
33.960
riscv/Result_11_s6
36.387
37.486
riscv/Result_11_s5
38.956
40.055
riscv/rf[0]_11_s0
44.293
=====
SETUP
-23.360
44.293
20.932
clk_ibuf
0.000
4.230
imem/sp_inst_2
4.474
7.934
riscv/n3564_s64
16.098
16.600
riscv/n3564_s62
16.600
16.763
riscv/n3564_s61
16.763
16.926
riscv/dmem_125_s
18.883
19.705
riscv/riscv_317_s
21.665
22.764
riscv/alu_Result_2_2_s
25.209
25.912
riscv/dmem_93_s
29.165
29.987
dmem/dmem_ReadData_11_s0
33.295
33.797
dmem/dmem_ReadData_11_s
33.797
33.960
riscv/Result_11_s6
36.387
37.486
riscv/Result_11_s5
38.956
40.055
riscv/rf[18]_11_s0
44.293
=====
SETUP
-23.360
44.293
20.932
clk_ibuf
0.000
4.230
imem/sp_inst_2
4.474
7.934
riscv/n3564_s64
16.098
16.600
riscv/n3564_s62
16.600
16.763
riscv/n3564_s61
16.763
16.926
riscv/dmem_125_s
18.883
19.705
riscv/riscv_317_s
21.665
22.764
riscv/alu_Result_2_2_s
25.209
25.912
riscv/dmem_93_s
29.165
29.987
dmem/dmem_ReadData_11_s0
33.295
33.797
dmem/dmem_ReadData_11_s
33.797
33.960
riscv/Result_11_s6
36.387
37.486
riscv/Result_11_s5
38.956
40.055
riscv/rf[26]_11_s0
44.293
=====
SETUP
-23.360
44.293
20.932
clk_ibuf
0.000
4.230
imem/sp_inst_2
4.474
7.934
riscv/n3564_s64
16.098
16.600
riscv/n3564_s62
16.600
16.763
riscv/n3564_s61
16.763
16.926
riscv/dmem_125_s
18.883
19.705
riscv/riscv_317_s
21.665
22.764
riscv/alu_Result_2_2_s
25.209
25.912
riscv/dmem_93_s
29.165
29.987
dmem/dmem_ReadData_11_s0
33.295
33.797
dmem/dmem_ReadData_11_s
33.797
33.960
riscv/Result_11_s6
36.387
37.486
riscv/Result_11_s5
38.956
40.055
riscv/rf[27]_11_s0
44.293
=====
SETUP
-23.351
44.284
20.932
clk_ibuf
0.000
4.230
imem/sp_inst_2
4.474
7.934
riscv/n3564_s64
16.098
16.600
riscv/n3564_s62
16.600
16.763
riscv/n3564_s61
16.763
16.926
riscv/dmem_125_s
18.883
19.705
riscv/riscv_317_s
21.665
22.764
riscv/alu_Result_2_2_s
25.209
25.912
riscv/dmem_93_s
29.165
29.987
dmem/dmem_ReadData_11_s0
33.295
33.797
dmem/dmem_ReadData_11_s
33.797
33.960
riscv/Result_11_s6
36.387
37.486
riscv/Result_11_s5
38.956
40.055
riscv/rf[6]_11_s0
44.284
=====
SETUP
-23.351
44.284
20.932
clk_ibuf
0.000
4.230
imem/sp_inst_2
4.474
7.934
riscv/n3564_s64
16.098
16.600
riscv/n3564_s62
16.600
16.763
riscv/n3564_s61
16.763
16.926
riscv/dmem_125_s
18.883
19.705
riscv/riscv_317_s
21.665
22.764
riscv/alu_Result_2_2_s
25.209
25.912
riscv/dmem_93_s
29.165
29.987
dmem/dmem_ReadData_11_s0
33.295
33.797
dmem/dmem_ReadData_11_s
33.797
33.960
riscv/Result_11_s6
36.387
37.486
riscv/Result_11_s5
38.956
40.055
riscv/rf[14]_11_s0
44.284
=====
SETUP
-23.324
44.256
20.932
clk_ibuf
0.000
4.230
imem/sp_inst_2
4.474
7.934
riscv/n3564_s64
16.098
16.600
riscv/n3564_s62
16.600
16.763
riscv/n3564_s61
16.763
16.926
riscv/dmem_125_s
18.883
19.705
riscv/riscv_317_s
21.665
22.764
riscv/alu_Result_2_2_s
25.209
25.912
riscv/dmem_93_s
29.165
29.987
dmem/dmem_ReadData_11_s0
33.295
33.797
dmem/dmem_ReadData_11_s
33.797
33.960
riscv/Result_11_s6
36.387
37.486
riscv/Result_11_s5
38.956
40.055
riscv/rf[10]_11_s0
44.256
=====
SETUP
-23.180
44.112
20.932
clk_ibuf
0.000
4.230
imem/sp_inst_2
4.474
7.934
riscv/n3564_s64
16.098
16.600
riscv/n3564_s62
16.600
16.763
riscv/n3564_s61
16.763
16.926
riscv/dmem_125_s
18.883
19.705
riscv/riscv_317_s
21.665
22.764
riscv/alu_Result_2_2_s
25.209
25.912
riscv/dmem_93_s
29.165
29.987
dmem/dmem_ReadData_11_s0
33.295
33.797
dmem/dmem_ReadData_11_s
33.797
33.960
riscv/Result_11_s6
36.387
37.486
riscv/Result_11_s5
38.956
40.055
riscv/rf[8]_11_s0
44.112
=====
SETUP
-23.180
44.112
20.932
clk_ibuf
0.000
4.230
imem/sp_inst_2
4.474
7.934
riscv/n3564_s64
16.098
16.600
riscv/n3564_s62
16.600
16.763
riscv/n3564_s61
16.763
16.926
riscv/dmem_125_s
18.883
19.705
riscv/riscv_317_s
21.665
22.764
riscv/alu_Result_2_2_s
25.209
25.912
riscv/dmem_93_s
29.165
29.987
dmem/dmem_ReadData_11_s0
33.295
33.797
dmem/dmem_ReadData_11_s
33.797
33.960
riscv/Result_11_s6
36.387
37.486
riscv/Result_11_s5
38.956
40.055
riscv/rf[9]_11_s0
44.112
=====
SETUP
-23.180
44.112
20.932
clk_ibuf
0.000
4.230
imem/sp_inst_2
4.474
7.934
riscv/n3564_s64
16.098
16.600
riscv/n3564_s62
16.600
16.763
riscv/n3564_s61
16.763
16.926
riscv/dmem_125_s
18.883
19.705
riscv/riscv_317_s
21.665
22.764
riscv/alu_Result_2_2_s
25.209
25.912
riscv/dmem_93_s
29.165
29.987
dmem/dmem_ReadData_11_s0
33.295
33.797
dmem/dmem_ReadData_11_s
33.797
33.960
riscv/Result_11_s6
36.387
37.486
riscv/Result_11_s5
38.956
40.055
riscv/rf[19]_11_s0
44.112
=====
SETUP
-23.180
44.112
20.932
clk_ibuf
0.000
4.230
imem/sp_inst_2
4.474
7.934
riscv/n3564_s64
16.098
16.600
riscv/n3564_s62
16.600
16.763
riscv/n3564_s61
16.763
16.926
riscv/dmem_125_s
18.883
19.705
riscv/riscv_317_s
21.665
22.764
riscv/alu_Result_2_2_s
25.209
25.912
riscv/dmem_93_s
29.165
29.987
dmem/dmem_ReadData_11_s0
33.295
33.797
dmem/dmem_ReadData_11_s
33.797
33.960
riscv/Result_11_s6
36.387
37.486
riscv/Result_11_s5
38.956
40.055
riscv/rf[20]_11_s0
44.112
=====
SETUP
-23.170
44.103
20.932
clk_ibuf
0.000
4.230
imem/sp_inst_2
4.474
7.934
riscv/n3564_s64
16.098
16.600
riscv/n3564_s62
16.600
16.763
riscv/n3564_s61
16.763
16.926
riscv/dmem_125_s
18.883
19.705
riscv/riscv_317_s
21.665
22.764
riscv/alu_Result_2_2_s
25.209
25.912
riscv/dmem_93_s
29.165
29.987
dmem/dmem_ReadData_11_s0
33.295
33.797
dmem/dmem_ReadData_11_s
33.797
33.960
riscv/Result_11_s6
36.387
37.486
riscv/Result_11_s5
38.956
40.055
riscv/rf[21]_11_s0
44.103
=====
SETUP
-23.056
43.988
20.932
clk_ibuf
0.000
4.230
imem/sp_inst_2
4.474
7.934
riscv/n3564_s64
16.098
16.600
riscv/n3564_s62
16.600
16.763
riscv/n3564_s61
16.763
16.926
riscv/dmem_125_s
18.883
19.705
riscv/riscv_317_s
21.665
22.764
riscv/alu_Result_2_2_s
25.209
25.912
riscv/dmem_93_s
29.165
29.987
dmem/dmem_ReadData_13_s0
33.295
33.797
dmem/dmem_ReadData_13_s
33.797
33.960
riscv/Result_13_s6
36.727
37.353
riscv/Result_13_s5
37.359
38.458
riscv/rf[7]_13_s0
43.988
=====
SETUP
-23.056
43.988
20.932
clk_ibuf
0.000
4.230
imem/sp_inst_2
4.474
7.934
riscv/n3564_s64
16.098
16.600
riscv/n3564_s62
16.600
16.763
riscv/n3564_s61
16.763
16.926
riscv/dmem_125_s
18.883
19.705
riscv/riscv_317_s
21.665
22.764
riscv/alu_Result_2_2_s
25.209
25.912
riscv/dmem_93_s
29.165
29.987
dmem/dmem_ReadData_13_s0
33.295
33.797
dmem/dmem_ReadData_13_s
33.797
33.960
riscv/Result_13_s6
36.727
37.353
riscv/Result_13_s5
37.359
38.458
riscv/rf[11]_13_s0
43.988
=====
HOLD
-2.538
2.429
4.967
gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1
0.967
1.300
gw_gao_inst_0/u_la0_top/n15072_s1
1.873
2.429
gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0
2.429
=====
HOLD
-1.373
2.122
3.495
riscv/PC_6_s0
0.967
1.300
imem/sp_inst_2
2.122
=====
HOLD
-1.371
2.124
3.495
riscv/PC_8_s0
0.967
1.300
imem/sp_inst_1
2.124
=====
HOLD
-1.358
2.137
3.495
riscv/PC_10_s0
0.967
1.300
imem/sp_inst_2
2.137
=====
HOLD
-1.355
2.140
3.495
riscv/PC_6_s0
0.967
1.300
imem/sp_inst_1
2.140
=====
HOLD
-1.355
2.140
3.495
riscv/PC_11_s0
0.967
1.300
imem/sp_inst_0
2.140
=====
HOLD
-1.308
2.033
3.341
clk_p_s0
2.033
=====
HOLD
-1.124
2.371
3.495
riscv/PC_7_s0
0.967
1.300
imem/sp_inst_1
2.371
=====
HOLD
-1.121
2.374
3.495
riscv/PC_12_s0
0.967
1.300
imem/sp_inst_2
2.374
=====
HOLD
-1.121
2.374
3.495
riscv/PC_12_s0
0.967
1.300
imem/sp_inst_1
2.374
=====
HOLD
-1.120
2.375
3.495
riscv/PC_11_s0
0.967
1.300
imem/sp_inst_3
2.375
=====
HOLD
-1.120
2.375
3.495
riscv/PC_10_s0
0.967
1.300
imem/sp_inst_3
2.375
=====
HOLD
-1.120
2.375
3.495
riscv/PC_3_s0
0.967
1.300
imem/sp_inst_2
2.375
=====
HOLD
-1.120
2.375
3.495
riscv/PC_3_s0
0.967
1.300
imem/sp_inst_1
2.375
=====
HOLD
-1.120
2.375
3.495
riscv/PC_10_s0
0.967
1.300
imem/sp_inst_0
2.375
=====
HOLD
-1.091
2.404
3.495
riscv/PC_6_s0
0.967
1.300
imem/sp_inst_0
2.404
=====
HOLD
-1.089
2.406
3.495
riscv/PC_10_s0
0.967
1.300
imem/sp_inst_1
2.406
=====
HOLD
-1.087
2.408
3.495
riscv/PC_2_s0
0.967
1.300
imem/sp_inst_2
2.408
=====
HOLD
-1.067
2.428
3.495
riscv/PC_2_s0
0.967
1.300
imem/sp_inst_1
2.428
=====
HOLD
-1.051
2.444
3.495
riscv/PC_11_s0
0.967
1.300
imem/sp_inst_2
2.444
=====
HOLD
-1.050
2.445
3.495
riscv/PC_4_s0
0.967
1.300
imem/sp_inst_1
2.445
=====
HOLD
-1.049
2.446
3.495
riscv/PC_9_s0
0.967
1.300
imem/sp_inst_1
2.446
=====
HOLD
-1.029
2.466
3.495
riscv/PC_5_s0
0.967
1.300
imem/sp_inst_3
2.466
=====
HOLD
-1.011
2.484
3.495
riscv/PC_5_s0
0.967
1.300
imem/sp_inst_1
2.484
=====
HOLD
-0.897
2.598
3.495
riscv/PC_11_s0
0.967
1.300
imem/sp_inst_1
2.598
