// Seed: 489262795
module module_0 (
    input logic id_0,
    output tri0 id_1,
    output wor id_2,
    output supply1 id_3,
    output wire id_4,
    output wor id_5
);
  always @(1 or id_0) force id_1 = id_0.id_0;
endmodule
module module_1 (
    inout  logic id_0,
    input  uwire id_1,
    input  tri   id_2,
    output tri   id_3
);
  always @(posedge 1, posedge 1)
    if (id_2) $display(id_2, 1);
    else id_0 <= 1;
  module_0(
      id_0, id_3, id_3, id_3, id_3, id_3
  );
  wire id_5;
  wire id_6;
endmodule
