--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml I2C_E2PROM_Test.twx I2C_E2PROM_Test.ncd -o
I2C_E2PROM_Test.twr I2C_E2PROM_Test.pcf -ucf I2C_E2PROM_Test.ucf

Design file:              I2C_E2PROM_Test.ncd
Physical constraint file: I2C_E2PROM_Test.pcf
Device,package,speed:     xc6slx9,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7829 paths analyzed, 967 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.984ns.
--------------------------------------------------------------------------------

Paths for end point timer_2 (SLICE_X9Y36.CE), 36 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_13 (FF)
  Destination:          timer_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.940ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.190 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_13 to timer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y37.DMUX     Tshcko                0.518   timer<12>
                                                       timer_13
    SLICE_X10Y37.C3      net (fanout=3)        1.485   timer<13>
    SLICE_X10Y37.COUT    Topcyc                0.325   Mcompar_n0002_cy<3>
                                                       Mcompar_n0002_lut<2>
                                                       Mcompar_n0002_cy<3>
    SLICE_X10Y38.CIN     net (fanout=1)        0.003   Mcompar_n0002_cy<3>
    SLICE_X10Y38.CMUX    Tcinc                 0.296   Mcompar_n0002_cy<6>
                                                       Mcompar_n0002_cy<6>
    SLICE_X9Y40.B4       net (fanout=2)        0.868   Mcompar_n0002_cy<6>
    SLICE_X9Y40.B        Tilo                  0.259   timer<22>
                                                       _n0138_inv1_cepot_INV_0
    SLICE_X9Y36.CE       net (fanout=4)        0.778   _n0138_inv1_cepot
    SLICE_X9Y36.CLK      Tceck                 0.408   timer<4>
                                                       timer_2
    -------------------------------------------------  ---------------------------
    Total                                      4.940ns (1.806ns logic, 3.134ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_3 (FF)
  Destination:          timer_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.637ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_3 to timer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y36.CMUX     Tshcko                0.518   timer<4>
                                                       timer_3
    SLICE_X10Y37.A3      net (fanout=3)        1.035   timer<3>
    SLICE_X10Y37.COUT    Topcya                0.472   Mcompar_n0002_cy<3>
                                                       Mcompar_n0002_lut<0>
                                                       Mcompar_n0002_cy<3>
    SLICE_X10Y38.CIN     net (fanout=1)        0.003   Mcompar_n0002_cy<3>
    SLICE_X10Y38.CMUX    Tcinc                 0.296   Mcompar_n0002_cy<6>
                                                       Mcompar_n0002_cy<6>
    SLICE_X9Y40.B4       net (fanout=2)        0.868   Mcompar_n0002_cy<6>
    SLICE_X9Y40.B        Tilo                  0.259   timer<22>
                                                       _n0138_inv1_cepot_INV_0
    SLICE_X9Y36.CE       net (fanout=4)        0.778   _n0138_inv1_cepot
    SLICE_X9Y36.CLK      Tceck                 0.408   timer<4>
                                                       timer_2
    -------------------------------------------------  ---------------------------
    Total                                      4.637ns (1.953ns logic, 2.684ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_11 (FF)
  Destination:          timer_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.464ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.190 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_11 to timer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y37.CMUX     Tshcko                0.518   timer<12>
                                                       timer_11
    SLICE_X10Y37.C1      net (fanout=3)        1.009   timer<11>
    SLICE_X10Y37.COUT    Topcyc                0.325   Mcompar_n0002_cy<3>
                                                       Mcompar_n0002_lut<2>
                                                       Mcompar_n0002_cy<3>
    SLICE_X10Y38.CIN     net (fanout=1)        0.003   Mcompar_n0002_cy<3>
    SLICE_X10Y38.CMUX    Tcinc                 0.296   Mcompar_n0002_cy<6>
                                                       Mcompar_n0002_cy<6>
    SLICE_X9Y40.B4       net (fanout=2)        0.868   Mcompar_n0002_cy<6>
    SLICE_X9Y40.B        Tilo                  0.259   timer<22>
                                                       _n0138_inv1_cepot_INV_0
    SLICE_X9Y36.CE       net (fanout=4)        0.778   _n0138_inv1_cepot
    SLICE_X9Y36.CLK      Tceck                 0.408   timer<4>
                                                       timer_2
    -------------------------------------------------  ---------------------------
    Total                                      4.464ns (1.806ns logic, 2.658ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Paths for end point timer_5 (SLICE_X9Y36.CE), 36 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_13 (FF)
  Destination:          timer_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.939ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.190 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_13 to timer_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y37.DMUX     Tshcko                0.518   timer<12>
                                                       timer_13
    SLICE_X10Y37.C3      net (fanout=3)        1.485   timer<13>
    SLICE_X10Y37.COUT    Topcyc                0.325   Mcompar_n0002_cy<3>
                                                       Mcompar_n0002_lut<2>
                                                       Mcompar_n0002_cy<3>
    SLICE_X10Y38.CIN     net (fanout=1)        0.003   Mcompar_n0002_cy<3>
    SLICE_X10Y38.CMUX    Tcinc                 0.296   Mcompar_n0002_cy<6>
                                                       Mcompar_n0002_cy<6>
    SLICE_X9Y40.B4       net (fanout=2)        0.868   Mcompar_n0002_cy<6>
    SLICE_X9Y40.B        Tilo                  0.259   timer<22>
                                                       _n0138_inv1_cepot_INV_0
    SLICE_X9Y36.CE       net (fanout=4)        0.778   _n0138_inv1_cepot
    SLICE_X9Y36.CLK      Tceck                 0.407   timer<4>
                                                       timer_5
    -------------------------------------------------  ---------------------------
    Total                                      4.939ns (1.805ns logic, 3.134ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_3 (FF)
  Destination:          timer_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.636ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_3 to timer_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y36.CMUX     Tshcko                0.518   timer<4>
                                                       timer_3
    SLICE_X10Y37.A3      net (fanout=3)        1.035   timer<3>
    SLICE_X10Y37.COUT    Topcya                0.472   Mcompar_n0002_cy<3>
                                                       Mcompar_n0002_lut<0>
                                                       Mcompar_n0002_cy<3>
    SLICE_X10Y38.CIN     net (fanout=1)        0.003   Mcompar_n0002_cy<3>
    SLICE_X10Y38.CMUX    Tcinc                 0.296   Mcompar_n0002_cy<6>
                                                       Mcompar_n0002_cy<6>
    SLICE_X9Y40.B4       net (fanout=2)        0.868   Mcompar_n0002_cy<6>
    SLICE_X9Y40.B        Tilo                  0.259   timer<22>
                                                       _n0138_inv1_cepot_INV_0
    SLICE_X9Y36.CE       net (fanout=4)        0.778   _n0138_inv1_cepot
    SLICE_X9Y36.CLK      Tceck                 0.407   timer<4>
                                                       timer_5
    -------------------------------------------------  ---------------------------
    Total                                      4.636ns (1.952ns logic, 2.684ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_11 (FF)
  Destination:          timer_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.463ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.190 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_11 to timer_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y37.CMUX     Tshcko                0.518   timer<12>
                                                       timer_11
    SLICE_X10Y37.C1      net (fanout=3)        1.009   timer<11>
    SLICE_X10Y37.COUT    Topcyc                0.325   Mcompar_n0002_cy<3>
                                                       Mcompar_n0002_lut<2>
                                                       Mcompar_n0002_cy<3>
    SLICE_X10Y38.CIN     net (fanout=1)        0.003   Mcompar_n0002_cy<3>
    SLICE_X10Y38.CMUX    Tcinc                 0.296   Mcompar_n0002_cy<6>
                                                       Mcompar_n0002_cy<6>
    SLICE_X9Y40.B4       net (fanout=2)        0.868   Mcompar_n0002_cy<6>
    SLICE_X9Y40.B        Tilo                  0.259   timer<22>
                                                       _n0138_inv1_cepot_INV_0
    SLICE_X9Y36.CE       net (fanout=4)        0.778   _n0138_inv1_cepot
    SLICE_X9Y36.CLK      Tceck                 0.407   timer<4>
                                                       timer_5
    -------------------------------------------------  ---------------------------
    Total                                      4.463ns (1.805ns logic, 2.658ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------

Paths for end point timer_1 (SLICE_X9Y36.CE), 36 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_13 (FF)
  Destination:          timer_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.937ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.190 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_13 to timer_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y37.DMUX     Tshcko                0.518   timer<12>
                                                       timer_13
    SLICE_X10Y37.C3      net (fanout=3)        1.485   timer<13>
    SLICE_X10Y37.COUT    Topcyc                0.325   Mcompar_n0002_cy<3>
                                                       Mcompar_n0002_lut<2>
                                                       Mcompar_n0002_cy<3>
    SLICE_X10Y38.CIN     net (fanout=1)        0.003   Mcompar_n0002_cy<3>
    SLICE_X10Y38.CMUX    Tcinc                 0.296   Mcompar_n0002_cy<6>
                                                       Mcompar_n0002_cy<6>
    SLICE_X9Y40.B4       net (fanout=2)        0.868   Mcompar_n0002_cy<6>
    SLICE_X9Y40.B        Tilo                  0.259   timer<22>
                                                       _n0138_inv1_cepot_INV_0
    SLICE_X9Y36.CE       net (fanout=4)        0.778   _n0138_inv1_cepot
    SLICE_X9Y36.CLK      Tceck                 0.405   timer<4>
                                                       timer_1
    -------------------------------------------------  ---------------------------
    Total                                      4.937ns (1.803ns logic, 3.134ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_3 (FF)
  Destination:          timer_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.634ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_3 to timer_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y36.CMUX     Tshcko                0.518   timer<4>
                                                       timer_3
    SLICE_X10Y37.A3      net (fanout=3)        1.035   timer<3>
    SLICE_X10Y37.COUT    Topcya                0.472   Mcompar_n0002_cy<3>
                                                       Mcompar_n0002_lut<0>
                                                       Mcompar_n0002_cy<3>
    SLICE_X10Y38.CIN     net (fanout=1)        0.003   Mcompar_n0002_cy<3>
    SLICE_X10Y38.CMUX    Tcinc                 0.296   Mcompar_n0002_cy<6>
                                                       Mcompar_n0002_cy<6>
    SLICE_X9Y40.B4       net (fanout=2)        0.868   Mcompar_n0002_cy<6>
    SLICE_X9Y40.B        Tilo                  0.259   timer<22>
                                                       _n0138_inv1_cepot_INV_0
    SLICE_X9Y36.CE       net (fanout=4)        0.778   _n0138_inv1_cepot
    SLICE_X9Y36.CLK      Tceck                 0.405   timer<4>
                                                       timer_1
    -------------------------------------------------  ---------------------------
    Total                                      4.634ns (1.950ns logic, 2.684ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_11 (FF)
  Destination:          timer_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.461ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.190 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_11 to timer_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y37.CMUX     Tshcko                0.518   timer<12>
                                                       timer_11
    SLICE_X10Y37.C1      net (fanout=3)        1.009   timer<11>
    SLICE_X10Y37.COUT    Topcyc                0.325   Mcompar_n0002_cy<3>
                                                       Mcompar_n0002_lut<2>
                                                       Mcompar_n0002_cy<3>
    SLICE_X10Y38.CIN     net (fanout=1)        0.003   Mcompar_n0002_cy<3>
    SLICE_X10Y38.CMUX    Tcinc                 0.296   Mcompar_n0002_cy<6>
                                                       Mcompar_n0002_cy<6>
    SLICE_X9Y40.B4       net (fanout=2)        0.868   Mcompar_n0002_cy<6>
    SLICE_X9Y40.B        Tilo                  0.259   timer<22>
                                                       _n0138_inv1_cepot_INV_0
    SLICE_X9Y36.CE       net (fanout=4)        0.778   _n0138_inv1_cepot
    SLICE_X9Y36.CLK      Tceck                 0.405   timer<4>
                                                       timer_1
    -------------------------------------------------  ---------------------------
    Total                                      4.461ns (1.803ns logic, 2.658ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point i2c_master_top_m0/byte_controller/bit_controller/sda_oen (SLICE_X16Y25.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.383ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i2c_master_top_m0/byte_controller/bit_controller/clk_en (FF)
  Destination:          i2c_master_top_m0/byte_controller/bit_controller/sda_oen (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.387ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.067 - 0.063)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: i2c_master_top_m0/byte_controller/bit_controller/clk_en to i2c_master_top_m0/byte_controller/bit_controller/sda_oen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y25.AQ      Tcko                  0.198   i2c_master_top_m0/byte_controller/bit_controller/clk_en
                                                       i2c_master_top_m0/byte_controller/bit_controller/clk_en
    SLICE_X16Y25.CE      net (fanout=16)       0.281   i2c_master_top_m0/byte_controller/bit_controller/clk_en
    SLICE_X16Y25.CLK     Tckce       (-Th)     0.092   i2c_master_top_m0/byte_controller/bit_controller/sda_oen
                                                       i2c_master_top_m0/byte_controller/bit_controller/sda_oen
    -------------------------------------------------  ---------------------------
    Total                                      0.387ns (0.106ns logic, 0.281ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point SEG_Scan_U0/scan_sel_1 (SLICE_X14Y52.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.400ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SEG_Scan_U0/scan_sel_2 (FF)
  Destination:          SEG_Scan_U0/scan_sel_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.400ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SEG_Scan_U0/scan_sel_2 to SEG_Scan_U0/scan_sel_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y52.BQ      Tcko                  0.200   SEG_Scan_U0/scan_sel<2>
                                                       SEG_Scan_U0/scan_sel_2
    SLICE_X14Y52.B5      net (fanout=18)       0.079   SEG_Scan_U0/scan_sel<2>
    SLICE_X14Y52.CLK     Tah         (-Th)    -0.121   SEG_Scan_U0/scan_sel<2>
                                                       SEG_Scan_U0/Mcount_scan_sel_xor<1>11
                                                       SEG_Scan_U0/scan_sel_1
    -------------------------------------------------  ---------------------------
    Total                                      0.400ns (0.321ns logic, 0.079ns route)
                                                       (80.3% logic, 19.8% route)

--------------------------------------------------------------------------------

Paths for end point i2c_master_top_m0/byte_controller/bit_controller/cmd_stop (SLICE_X14Y27.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i2c_master_top_m0/byte_controller/bit_controller/cmd_stop (FF)
  Destination:          i2c_master_top_m0/byte_controller/bit_controller/cmd_stop (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: i2c_master_top_m0/byte_controller/bit_controller/cmd_stop to i2c_master_top_m0/byte_controller/bit_controller/cmd_stop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.AQ      Tcko                  0.200   i2c_master_top_m0/byte_controller/bit_controller/cmd_stop
                                                       i2c_master_top_m0/byte_controller/bit_controller/cmd_stop
    SLICE_X14Y27.A6      net (fanout=3)        0.025   i2c_master_top_m0/byte_controller/bit_controller/cmd_stop
    SLICE_X14Y27.CLK     Tah         (-Th)    -0.190   i2c_master_top_m0/byte_controller/bit_controller/cmd_stop
                                                       i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_rstpot
                                                       i2c_master_top_m0/byte_controller/bit_controller/cmd_stop
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: KEY_Debounce_U0/q_reg<7>/CLK
  Logical resource: KEY_Debounce_U0/q_reg_4/CK
  Location pin: SLICE_X0Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: KEY_Debounce_U0/q_reg<7>/SR
  Logical resource: KEY_Debounce_U0/q_reg_4/SR
  Location pin: SLICE_X0Y31.SR
  Clock network: SEG_Scan_U0/rst_n_inv
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.984|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7829 paths, 0 nets, and 1022 connections

Design statistics:
   Minimum period:   4.984ns{1}   (Maximum frequency: 200.642MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jul 19 19:43:18 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4574 MB



