<?xml version="1.0" encoding="UTF-8"?>
<register_list name="System" xmlns="http://www.arm.com/core_reg" xmlns:tcf="http://com.arm.targetconfigurationeditor" xmlns:xi="http://www.w3.org/2001/XInclude" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.arm.com/core_reg ../../../Schemas/core_register_definition.xsd">
  <!--PLEASE DO NOT EDIT THIS FILE - Generated from sysreg XML-->
  <register_group name="Memory">
    <gui_name language="en">Memory</gui_name>
    <description language="en">Memory</description>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-amair0.html" name="AMAIR0" size="4">
      <gui_name language="en">Auxiliary Memory Attribute Indirection Register 0</gui_name>
      <description language="en">When using the Long-descriptor format translation tables for stage 1 translations, provides IMPLEMENTATION DEFINED memory attributes for the memory regions specified by MAIR0.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-amair1.html" name="AMAIR1" size="4">
      <gui_name language="en">Auxiliary Memory Attribute Indirection Register 1</gui_name>
      <description language="en">When using the Long-descriptor format translation tables for stage 1 translations, provides IMPLEMENTATION DEFINED memory attributes for the memory regions specified by MAIR1.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-contextidr.html" name="CONTEXTIDR" size="4">
      <gui_name language="en">Context ID Register</gui_name>
      <description language="en">Identifies the current Process Identifier and, when using the Short-descriptor translation table format, the Address Space Identifier.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-dacr.html" name="DACR" size="4">
      <gui_name language="en">Domain Access Control Register</gui_name>
      <description language="en">Defines the access permission for each of the sixteen memory domains.</description>
      <bitField conditional="false" enumerationId="DACR_D_n" name="D15">
        <gui_name language="en">D15</gui_name>
        <description language="en">Domain n access permission, where n = 0 to 15.</description>
        <definition>[31:30]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="DACR_D_n" name="D14">
        <gui_name language="en">D14</gui_name>
        <description language="en">Domain n access permission, where n = 0 to 15.</description>
        <definition>[29:28]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="DACR_D_n" name="D13">
        <gui_name language="en">D13</gui_name>
        <description language="en">Domain n access permission, where n = 0 to 15.</description>
        <definition>[27:26]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="DACR_D_n" name="D12">
        <gui_name language="en">D12</gui_name>
        <description language="en">Domain n access permission, where n = 0 to 15.</description>
        <definition>[25:24]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="DACR_D_n" name="D11">
        <gui_name language="en">D11</gui_name>
        <description language="en">Domain n access permission, where n = 0 to 15.</description>
        <definition>[23:22]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="DACR_D_n" name="D10">
        <gui_name language="en">D10</gui_name>
        <description language="en">Domain n access permission, where n = 0 to 15.</description>
        <definition>[21:20]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="DACR_D_n" name="D9">
        <gui_name language="en">D9</gui_name>
        <description language="en">Domain n access permission, where n = 0 to 15.</description>
        <definition>[19:18]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="DACR_D_n" name="D8">
        <gui_name language="en">D8</gui_name>
        <description language="en">Domain n access permission, where n = 0 to 15.</description>
        <definition>[17:16]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="DACR_D_n" name="D7">
        <gui_name language="en">D7</gui_name>
        <description language="en">Domain n access permission, where n = 0 to 15.</description>
        <definition>[15:14]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="DACR_D_n" name="D6">
        <gui_name language="en">D6</gui_name>
        <description language="en">Domain n access permission, where n = 0 to 15.</description>
        <definition>[13:12]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="DACR_D_n" name="D5">
        <gui_name language="en">D5</gui_name>
        <description language="en">Domain n access permission, where n = 0 to 15.</description>
        <definition>[11:10]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="DACR_D_n" name="D4">
        <gui_name language="en">D4</gui_name>
        <description language="en">Domain n access permission, where n = 0 to 15.</description>
        <definition>[9:8]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="DACR_D_n" name="D3">
        <gui_name language="en">D3</gui_name>
        <description language="en">Domain n access permission, where n = 0 to 15.</description>
        <definition>[7:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="DACR_D_n" name="D2">
        <gui_name language="en">D2</gui_name>
        <description language="en">Domain n access permission, where n = 0 to 15.</description>
        <definition>[5:4]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="DACR_D_n" name="D1">
        <gui_name language="en">D1</gui_name>
        <description language="en">Domain n access permission, where n = 0 to 15.</description>
        <definition>[3:2]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="DACR_D_n" name="D0">
        <gui_name language="en">D0</gui_name>
        <description language="en">Domain n access permission, where n = 0 to 15.</description>
        <definition>[1:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-hamair0.html" name="HAMAIR0" size="4">
      <gui_name language="en">Hyp Auxiliary Memory Attribute Indirection Register 0</gui_name>
      <description language="en">Provides IMPLEMENTATION DEFINED memory attributes for the memory attribute encodings defined by HMAIR0. These IMPLEMENTATION DEFINED attributes can only provide additional qualifiers for the memory attribute encodings, and cannot change the memory attributes defined in HMAIR0.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-hamair1.html" name="HAMAIR1" size="4">
      <gui_name language="en">Hyp Auxiliary Memory Attribute Indirection Register 1</gui_name>
      <description language="en">Provides IMPLEMENTATION DEFINED memory attributes for the memory attribute encodings defined by HMAIR1. These IMPLEMENTATION DEFINED attributes can only provide additional qualifiers for the memory attribute encodings, and cannot change the memory attributes defined in HMAIR1.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-hmair0.html" name="HMAIR0" size="4">
      <gui_name language="en">Hyp Memory Attribute Indirection Register 0</gui_name>
      <description language="en">Along with HMAIR1, provides the memory attribute encodings corresponding to the possible AttrIndx values in a Long-descriptor format translation table entry for stage 1 translations for memory accesses from Hyp mode.</description>
      <bitField conditional="false" name="Attr3">
        <gui_name language="en">Attr3</gui_name>
        <description language="en">The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where:</description>
        <definition>[31:24]</definition>
      </bitField>
      <bitField conditional="false" name="Attr2">
        <gui_name language="en">Attr2</gui_name>
        <description language="en">The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where:</description>
        <definition>[23:16]</definition>
      </bitField>
      <bitField conditional="false" name="Attr1">
        <gui_name language="en">Attr1</gui_name>
        <description language="en">The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where:</description>
        <definition>[15:8]</definition>
      </bitField>
      <bitField conditional="false" name="Attr0">
        <gui_name language="en">Attr0</gui_name>
        <description language="en">The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where:</description>
        <definition>[7:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-hmair1.html" name="HMAIR1" size="4">
      <gui_name language="en">Hyp Memory Attribute Indirection Register 1</gui_name>
      <description language="en">Along with HMAIR0, provides the memory attribute encodings corresponding to the possible AttrIndx values in a Long-descriptor format translation table entry for stage 1 translations for memory accesses from Hyp mode.</description>
      <bitField conditional="false" name="Attr7">
        <gui_name language="en">Attr7</gui_name>
        <description language="en">The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where:</description>
        <definition>[31:24]</definition>
      </bitField>
      <bitField conditional="false" name="Attr6">
        <gui_name language="en">Attr6</gui_name>
        <description language="en">The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where:</description>
        <definition>[23:16]</definition>
      </bitField>
      <bitField conditional="false" name="Attr5">
        <gui_name language="en">Attr5</gui_name>
        <description language="en">The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where:</description>
        <definition>[15:8]</definition>
      </bitField>
      <bitField conditional="false" name="Attr4">
        <gui_name language="en">Attr4</gui_name>
        <description language="en">The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where:</description>
        <definition>[7:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-mair0.html" name="MAIR0" size="4">
      <gui_name language="en">Memory Attribute Indirection Register 0</gui_name>
      <description language="en">Along with MAIR1, provides the memory attribute encodings corresponding to the possible AttrIndx values in a Long-descriptor format translation table entry for stage 1 translations.</description>
      <bitField conditional="false" name="Attr3">
        <gui_name language="en">Attr3</gui_name>
        <description language="en">The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where:</description>
        <definition>[31:24]</definition>
      </bitField>
      <bitField conditional="false" name="Attr2">
        <gui_name language="en">Attr2</gui_name>
        <description language="en">The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where:</description>
        <definition>[23:16]</definition>
      </bitField>
      <bitField conditional="false" name="Attr1">
        <gui_name language="en">Attr1</gui_name>
        <description language="en">The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where:</description>
        <definition>[15:8]</definition>
      </bitField>
      <bitField conditional="false" name="Attr0">
        <gui_name language="en">Attr0</gui_name>
        <description language="en">The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where:</description>
        <definition>[7:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-mair1.html" name="MAIR1" size="4">
      <gui_name language="en">Memory Attribute Indirection Register 1</gui_name>
      <description language="en">Along with MAIR0, provides the memory attribute encodings corresponding to the possible AttrIndx values in a Long-descriptor format translation table entry for stage 1 translations.</description>
      <bitField conditional="false" name="Attr7">
        <gui_name language="en">Attr7</gui_name>
        <description language="en">The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where:</description>
        <definition>[31:24]</definition>
      </bitField>
      <bitField conditional="false" name="Attr6">
        <gui_name language="en">Attr6</gui_name>
        <description language="en">The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where:</description>
        <definition>[23:16]</definition>
      </bitField>
      <bitField conditional="false" name="Attr5">
        <gui_name language="en">Attr5</gui_name>
        <description language="en">The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where:</description>
        <definition>[15:8]</definition>
      </bitField>
      <bitField conditional="false" name="Attr4">
        <gui_name language="en">Attr4</gui_name>
        <description language="en">The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where:</description>
        <definition>[7:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-nmrr.html" name="NMRR" size="4">
      <gui_name language="en">Normal Memory Remap Register</gui_name>
      <description language="en">Provides additional mapping controls for memory regions that are mapped as Normal memory by their entry in the PRRR.</description>
      <bitField conditional="false" enumerationId="NMRR_OR_n" name="OR7">
        <gui_name language="en">OR7</gui_name>
        <description language="en">Outer Cacheable property mapping for memory attributes n, if the region is mapped as Normal memory by the PRRR.TR&lt;n&gt; entry. n is the value of the TEX[0], C, and B bits concatenated.</description>
        <definition>[31:30]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="NMRR_OR_n" name="OR6">
        <gui_name language="en">OR6</gui_name>
        <description language="en">Outer Cacheable property mapping for memory attributes n, if the region is mapped as Normal memory by the PRRR.TR&lt;n&gt; entry. n is the value of the TEX[0], C, and B bits concatenated.</description>
        <definition>[29:28]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="NMRR_OR_n" name="OR5">
        <gui_name language="en">OR5</gui_name>
        <description language="en">Outer Cacheable property mapping for memory attributes n, if the region is mapped as Normal memory by the PRRR.TR&lt;n&gt; entry. n is the value of the TEX[0], C, and B bits concatenated.</description>
        <definition>[27:26]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="NMRR_OR_n" name="OR4">
        <gui_name language="en">OR4</gui_name>
        <description language="en">Outer Cacheable property mapping for memory attributes n, if the region is mapped as Normal memory by the PRRR.TR&lt;n&gt; entry. n is the value of the TEX[0], C, and B bits concatenated.</description>
        <definition>[25:24]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="NMRR_OR_n" name="OR3">
        <gui_name language="en">OR3</gui_name>
        <description language="en">Outer Cacheable property mapping for memory attributes n, if the region is mapped as Normal memory by the PRRR.TR&lt;n&gt; entry. n is the value of the TEX[0], C, and B bits concatenated.</description>
        <definition>[23:22]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="NMRR_OR_n" name="OR2">
        <gui_name language="en">OR2</gui_name>
        <description language="en">Outer Cacheable property mapping for memory attributes n, if the region is mapped as Normal memory by the PRRR.TR&lt;n&gt; entry. n is the value of the TEX[0], C, and B bits concatenated.</description>
        <definition>[21:20]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="NMRR_OR_n" name="OR1">
        <gui_name language="en">OR1</gui_name>
        <description language="en">Outer Cacheable property mapping for memory attributes n, if the region is mapped as Normal memory by the PRRR.TR&lt;n&gt; entry. n is the value of the TEX[0], C, and B bits concatenated.</description>
        <definition>[19:18]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="NMRR_OR_n" name="OR0">
        <gui_name language="en">OR0</gui_name>
        <description language="en">Outer Cacheable property mapping for memory attributes n, if the region is mapped as Normal memory by the PRRR.TR&lt;n&gt; entry. n is the value of the TEX[0], C, and B bits concatenated.</description>
        <definition>[17:16]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="NMRR_IR_n" name="IR7">
        <gui_name language="en">IR7</gui_name>
        <description language="en">Inner Cacheable property mapping for memory attributes n, if the region is mapped as Normal memory by the PRRR.TR&lt;n&gt; entry. n is the value of the TEX[0], C, and B bits concatenated.</description>
        <definition>[15:14]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="NMRR_IR_n" name="IR6">
        <gui_name language="en">IR6</gui_name>
        <description language="en">Inner Cacheable property mapping for memory attributes n, if the region is mapped as Normal memory by the PRRR.TR&lt;n&gt; entry. n is the value of the TEX[0], C, and B bits concatenated.</description>
        <definition>[13:12]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="NMRR_IR_n" name="IR5">
        <gui_name language="en">IR5</gui_name>
        <description language="en">Inner Cacheable property mapping for memory attributes n, if the region is mapped as Normal memory by the PRRR.TR&lt;n&gt; entry. n is the value of the TEX[0], C, and B bits concatenated.</description>
        <definition>[11:10]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="NMRR_IR_n" name="IR4">
        <gui_name language="en">IR4</gui_name>
        <description language="en">Inner Cacheable property mapping for memory attributes n, if the region is mapped as Normal memory by the PRRR.TR&lt;n&gt; entry. n is the value of the TEX[0], C, and B bits concatenated.</description>
        <definition>[9:8]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="NMRR_IR_n" name="IR3">
        <gui_name language="en">IR3</gui_name>
        <description language="en">Inner Cacheable property mapping for memory attributes n, if the region is mapped as Normal memory by the PRRR.TR&lt;n&gt; entry. n is the value of the TEX[0], C, and B bits concatenated.</description>
        <definition>[7:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="NMRR_IR_n" name="IR2">
        <gui_name language="en">IR2</gui_name>
        <description language="en">Inner Cacheable property mapping for memory attributes n, if the region is mapped as Normal memory by the PRRR.TR&lt;n&gt; entry. n is the value of the TEX[0], C, and B bits concatenated.</description>
        <definition>[5:4]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="NMRR_IR_n" name="IR1">
        <gui_name language="en">IR1</gui_name>
        <description language="en">Inner Cacheable property mapping for memory attributes n, if the region is mapped as Normal memory by the PRRR.TR&lt;n&gt; entry. n is the value of the TEX[0], C, and B bits concatenated.</description>
        <definition>[3:2]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="NMRR_IR_n" name="IR0">
        <gui_name language="en">IR0</gui_name>
        <description language="en">Inner Cacheable property mapping for memory attributes n, if the region is mapped as Normal memory by the PRRR.TR&lt;n&gt; entry. n is the value of the TEX[0], C, and B bits concatenated.</description>
        <definition>[1:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-prrr.html" name="PRRR" size="4">
      <gui_name language="en">Primary Region Remap Register</gui_name>
      <description language="en">Controls the top level mapping of the TEX[0], C, and B memory region attributes.</description>
      <bitField conditional="false" enumerationId="PRRR_NOS_n" name="NOS7">
        <gui_name language="en">NOS7</gui_name>
        <description language="en">NOS&lt;n&gt; is the Outer Shareable property mapping for memory attributes n, if the region is mapped as Normal or Device memory that is Shareable. n is the value of the TEX[0], C, and B bits concatenated.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRRR_NOS_n" name="NOS6">
        <gui_name language="en">NOS6</gui_name>
        <description language="en">NOS&lt;n&gt; is the Outer Shareable property mapping for memory attributes n, if the region is mapped as Normal or Device memory that is Shareable. n is the value of the TEX[0], C, and B bits concatenated.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRRR_NOS_n" name="NOS5">
        <gui_name language="en">NOS5</gui_name>
        <description language="en">NOS&lt;n&gt; is the Outer Shareable property mapping for memory attributes n, if the region is mapped as Normal or Device memory that is Shareable. n is the value of the TEX[0], C, and B bits concatenated.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRRR_NOS_n" name="NOS4">
        <gui_name language="en">NOS4</gui_name>
        <description language="en">NOS&lt;n&gt; is the Outer Shareable property mapping for memory attributes n, if the region is mapped as Normal or Device memory that is Shareable. n is the value of the TEX[0], C, and B bits concatenated.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRRR_NOS_n" name="NOS3">
        <gui_name language="en">NOS3</gui_name>
        <description language="en">NOS&lt;n&gt; is the Outer Shareable property mapping for memory attributes n, if the region is mapped as Normal or Device memory that is Shareable. n is the value of the TEX[0], C, and B bits concatenated.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRRR_NOS_n" name="NOS2">
        <gui_name language="en">NOS2</gui_name>
        <description language="en">NOS&lt;n&gt; is the Outer Shareable property mapping for memory attributes n, if the region is mapped as Normal or Device memory that is Shareable. n is the value of the TEX[0], C, and B bits concatenated.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRRR_NOS_n" name="NOS1">
        <gui_name language="en">NOS1</gui_name>
        <description language="en">NOS&lt;n&gt; is the Outer Shareable property mapping for memory attributes n, if the region is mapped as Normal or Device memory that is Shareable. n is the value of the TEX[0], C, and B bits concatenated.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRRR_NOS_n" name="NOS0">
        <gui_name language="en">NOS0</gui_name>
        <description language="en">NOS&lt;n&gt; is the Outer Shareable property mapping for memory attributes n, if the region is mapped as Normal or Device memory that is Shareable. n is the value of the TEX[0], C, and B bits concatenated.</description>
        <definition>[24]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRRR_NS1" name="NS1">
        <gui_name language="en">NS1</gui_name>
        <description language="en">Mapping of S = 1 attribute for Normal memory.</description>
        <definition>[19]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRRR_NS0" name="NS0">
        <gui_name language="en">NS0</gui_name>
        <description language="en">Mapping of S = 0 attribute for Normal memory.</description>
        <definition>[18]</definition>
      </bitField>
      <bitField conditional="false" name="DS1">
        <gui_name language="en">DS1</gui_name>
        <description language="en">Mapping of S = 1 attribute for Device memory. This bit gives the mapped Shareability attribute for a region of memory that is mapped to Device memory and has the S bit set to 1. In ARMv8, all types of Device memory are Outer Shareable, and therefore this bit is RES1.</description>
        <definition>[17]</definition>
      </bitField>
      <bitField conditional="false" name="DS0">
        <gui_name language="en">DS0</gui_name>
        <description language="en">Mapping of S = 0 attribute for Device memory. This bit gives the mapped Shareability attribute for a region of memory that is mapped to Device memory and has the S bit set to 0. In ARMv8, all types of Device memory are Outer Shareable, and therefore this bit is RES1.</description>
        <definition>[16]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRRR_TR_n" name="TR7">
        <gui_name language="en">TR7</gui_name>
        <description language="en">TR&lt;n&gt; is the primary TEX mapping for memory attributes n, and defines the mapped memory type for a region with attributes n. n is the value of the TEX[0], C, and B bits concatenated.</description>
        <definition>[15:14]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRRR_TR_n" name="TR6">
        <gui_name language="en">TR6</gui_name>
        <description language="en">TR&lt;n&gt; is the primary TEX mapping for memory attributes n, and defines the mapped memory type for a region with attributes n. n is the value of the TEX[0], C, and B bits concatenated.</description>
        <definition>[13:12]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRRR_TR_n" name="TR5">
        <gui_name language="en">TR5</gui_name>
        <description language="en">TR&lt;n&gt; is the primary TEX mapping for memory attributes n, and defines the mapped memory type for a region with attributes n. n is the value of the TEX[0], C, and B bits concatenated.</description>
        <definition>[11:10]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRRR_TR_n" name="TR4">
        <gui_name language="en">TR4</gui_name>
        <description language="en">TR&lt;n&gt; is the primary TEX mapping for memory attributes n, and defines the mapped memory type for a region with attributes n. n is the value of the TEX[0], C, and B bits concatenated.</description>
        <definition>[9:8]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRRR_TR_n" name="TR3">
        <gui_name language="en">TR3</gui_name>
        <description language="en">TR&lt;n&gt; is the primary TEX mapping for memory attributes n, and defines the mapped memory type for a region with attributes n. n is the value of the TEX[0], C, and B bits concatenated.</description>
        <definition>[7:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRRR_TR_n" name="TR2">
        <gui_name language="en">TR2</gui_name>
        <description language="en">TR&lt;n&gt; is the primary TEX mapping for memory attributes n, and defines the mapped memory type for a region with attributes n. n is the value of the TEX[0], C, and B bits concatenated.</description>
        <definition>[5:4]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRRR_TR_n" name="TR1">
        <gui_name language="en">TR1</gui_name>
        <description language="en">TR&lt;n&gt; is the primary TEX mapping for memory attributes n, and defines the mapped memory type for a region with attributes n. n is the value of the TEX[0], C, and B bits concatenated.</description>
        <definition>[3:2]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRRR_TR_n" name="TR0">
        <gui_name language="en">TR0</gui_name>
        <description language="en">TR&lt;n&gt; is the primary TEX mapping for memory attributes n, and defines the mapped memory type for a region with attributes n. n is the value of the TEX[0], C, and B bits concatenated.</description>
        <definition>[1:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-ttbcr.html" name="TTBCR" size="4">
      <gui_name language="en">Translation Table Base Control Register</gui_name>
      <description language="en">Determines which of the Translation Table Base Registers defined the base address for a translation table walk required for the stage 1 translation of a memory access from any mode other than Hyp mode. Also controls the translation table format and, when using the Long-descriptor translation table format, holds cacheability and shareability information.</description>
      <bitField conditional="false" enumerationId="TTBCR_EAE" name="EAE">
        <gui_name language="en">EAE</gui_name>
        <description language="en">Extended Address Enable.</description>
        <definition>[31]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-ttbr0.html" name="TTBR0" size="4">
      <gui_name language="en">Translation Table Base Register 0</gui_name>
      <description language="en">Holds the base address of translation table 0, and information about the memory it occupies. This is one of the translation tables for the stage 1 translation of memory accesses from modes other than Hyp mode.</description>
      <bitField conditional="false" name="TTB0">
        <gui_name language="en">TTB0</gui_name>
        <description language="en">Translation table base address, bits[31:x], where x is 14-(TTBCR.N).</description>
        <definition>[31:7]</definition>
      </bitField>
      <bitField conditional="false" name="IRGN_0">
        <gui_name language="en">IRGN_0</gui_name>
        <description language="en">See IRGN[1] below for description of the IRGN field.</description>
        <definition>[6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="TTBR0_NOS" name="NOS">
        <gui_name language="en">NOS</gui_name>
        <description language="en">Not Outer Shareable bit. Indicates the Outer Shareable attribute for the memory associated with a translation table walk that has the Shareable attribute, indicated by TTBR0.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="TTBR0_RGN" name="RGN">
        <gui_name language="en">RGN</gui_name>
        <description language="en">Region bits.</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" name="IMP">
        <gui_name language="en">IMP</gui_name>
        <description language="en">The effect of this bit is IMPLEMENTATION DEFINED. If the translation table implementation does not include any IMPLEMENTATION DEFINED features this bit is UNK/SBZP.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="TTBR0_S" name="S">
        <gui_name language="en">S</gui_name>
        <description language="en">Shareable bit.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="TTBR0_IRGN_1" name="IRGN_1">
        <gui_name language="en">IRGN_1</gui_name>
        <description language="en">Inner region bits. Indicates the Inner Cacheability attributes for the memory associated with the translation table walks.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-ttbr0.html" name="TTBR0_64" size="8">
      <gui_name language="en">Translation Table Base Register 0</gui_name>
      <description language="en">Holds the base address of translation table 0, and information about the memory it occupies. This is one of the translation tables for the stage 1 translation of memory accesses from modes other than Hyp mode.</description>
      <bitField conditional="false" name="ASID">
        <gui_name language="en">ASID</gui_name>
        <description language="en">An ASID for the translation table base address. The TTBCR.A1 field selects either TTBR0.ASID or TTBR1.ASID.</description>
        <definition>[55:48]</definition>
      </bitField>
      <bitField conditional="false" name="BADDR">
        <gui_name language="en">BADDR</gui_name>
        <description language="en">Translation table base address, bits[47:x], Bits [x-1:0] are RES0, with the additional requirement that if bits[x-1:3] are not all zero, this is a misaligned Translation Table Base Address, with effects that are CONSTRAINED UNPREDICTABLE, and must be one of the following:</description>
        <definition>[47:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-ttbr1.html" name="TTBR1" size="4">
      <gui_name language="en">Translation Table Base Register 1</gui_name>
      <description language="en">Holds the base address of translation table 1, and information about the memory it occupies. This is one of the translation tables for the stage 1 translation of memory accesses from modes other than Hyp mode.</description>
      <bitField conditional="false" name="TTB1">
        <gui_name language="en">TTB1</gui_name>
        <description language="en">Translation table base address, bits[31:14].</description>
        <definition>[31:7]</definition>
      </bitField>
      <bitField conditional="false" name="IRGN_0">
        <gui_name language="en">IRGN_0</gui_name>
        <description language="en">See IRGN[1] below for description of the IRGN field.</description>
        <definition>[6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="TTBR1_NOS" name="NOS">
        <gui_name language="en">NOS</gui_name>
        <description language="en">Not Outer Shareable bit. Indicates the Outer Shareable attribute for the memory associated with a translation table walk that has the Shareable attribute, indicated by TTBR0.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="TTBR1_RGN" name="RGN">
        <gui_name language="en">RGN</gui_name>
        <description language="en">Region bits.</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" name="IMP">
        <gui_name language="en">IMP</gui_name>
        <description language="en">The effect of this bit is IMPLEMENTATION DEFINED. If the translation table implementation does not include any IMPLEMENTATION DEFINED features this bit is UNK/SBZP.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="TTBR1_S" name="S">
        <gui_name language="en">S</gui_name>
        <description language="en">Shareable bit.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="TTBR1_IRGN_1" name="IRGN_1">
        <gui_name language="en">IRGN_1</gui_name>
        <description language="en">Inner region bits. Indicates the Inner Cacheability attributes for the memory associated with the translation table walks.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-ttbr1.html" name="TTBR1_64" size="8">
      <gui_name language="en">Translation Table Base Register 1</gui_name>
      <description language="en">Holds the base address of translation table 1, and information about the memory it occupies. This is one of the translation tables for the stage 1 translation of memory accesses from modes other than Hyp mode.</description>
      <bitField conditional="false" name="ASID">
        <gui_name language="en">ASID</gui_name>
        <description language="en">An ASID for the translation table base address. The TTBCR.A1 field selects either TTBR0.ASID or TTBR1.ASID.</description>
        <definition>[55:48]</definition>
      </bitField>
      <bitField conditional="false" name="BADDR">
        <gui_name language="en">BADDR</gui_name>
        <description language="en">Translation table base address, bits[47:x], Bits [x-1:0] are RES0, with the additional requirement that if bits[x-1:3] are not all zero, this is a misaligned Translation Table Base Address, with effects that are CONSTRAINED UNPREDICTABLE, and must be one of the following:</description>
        <definition>[47:0]</definition>
      </bitField>
    </register>
  </register_group>
  <tcf:enumeration name="DACR_D_n">
    <tcf:enumItem description="No access. Any access to the domain generates a Domain fault." name="No_access" number="0"/>
    <tcf:enumItem description="Client. Accesses are checked against the permission bits in the translation tables." name="Client" number="1"/>
    <tcf:enumItem description="Manager. Accesses are not checked against the permission bits in the translation tables." name="Manager" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="HTCR_SH0">
    <tcf:enumItem description="Non-shareable" name="Non_shareable" number="0"/>
    <tcf:enumItem description="Outer Shareable" name="Outer_Shareable" number="2"/>
    <tcf:enumItem description="Inner Shareable" name="Inner_Shareable" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="HTCR_ORGN0">
    <tcf:enumItem description="Normal memory, Outer Non-cacheable" name="Normal_memory_Outer_Non_cacheable" number="0"/>
    <tcf:enumItem description="Normal memory, Outer Write-Back Write-Allocate Cacheable" name="Normal_memory_Outer_Write_Back_Write_Allocate_Cacheable" number="1"/>
    <tcf:enumItem description="Normal memory, Outer Write-Through Cacheable" name="Normal_memory_Outer_Write_Through_Cacheable" number="2"/>
    <tcf:enumItem description="Normal memory, Outer Write-Back no Write-Allocate Cacheable" name="Normal_memory_Outer_Write_Back_no_Write_Allocate_Cacheable" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="HTCR_IRGN0">
    <tcf:enumItem description="Normal memory, Inner Non-cacheable" name="Normal_memory_Inner_Non_cacheable" number="0"/>
    <tcf:enumItem description="Normal memory, Inner Write-Back Write-Allocate Cacheable" name="Normal_memory_Inner_Write_Back_Write_Allocate_Cacheable" number="1"/>
    <tcf:enumItem description="Normal memory, Inner Write-Through Cacheable" name="Normal_memory_Inner_Write_Through_Cacheable" number="2"/>
    <tcf:enumItem description="Normal memory, Inner Write-Back no Write-Allocate Cacheable" name="Normal_memory_Inner_Write_Back_no_Write_Allocate_Cacheable" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="NMRR_OR_n">
    <tcf:enumItem description="Region is Non-cacheable." name="Region_is_Non_cacheable" number="0"/>
    <tcf:enumItem description="Region is Write-Back, Write-Allocate." name="Region_is_Write_Back_Write_Allocate" number="1"/>
    <tcf:enumItem description="Region is Write-Through, no Write-Allocate." name="Region_is_Write_Through_no_Write_Allocate" number="2"/>
    <tcf:enumItem description="Region is Write-Back, no Write-Allocate." name="Region_is_Write_Back_no_Write_Allocate" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="NMRR_IR_n">
    <tcf:enumItem description="Region is Non-cacheable." name="Region_is_Non_cacheable" number="0"/>
    <tcf:enumItem description="Region is Write-Back, Write-Allocate." name="Region_is_Write_Back_Write_Allocate" number="1"/>
    <tcf:enumItem description="Region is Write-Through, no Write-Allocate." name="Region_is_Write_Through_no_Write_Allocate" number="2"/>
    <tcf:enumItem description="Region is Write-Back, no Write-Allocate." name="Region_is_Write_Back_no_Write_Allocate" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="PRRR_NOS_n">
    <tcf:enumItem description="Memory region is Outer Shareable." name="Memory_region_is_Outer_Shareable" number="0"/>
    <tcf:enumItem description="Memory region is Inner Shareable." name="Memory_region_is_Inner_Shareable" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PRRR_NS1">
    <tcf:enumItem description="Region is Non-shareable." name="Region_is_Non_shareable" number="0"/>
    <tcf:enumItem description="Region is Shareable." name="Region_is_Shareable" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PRRR_NS0">
    <tcf:enumItem description="Region is Non-shareable." name="Region_is_Non_shareable" number="0"/>
    <tcf:enumItem description="Region is Shareable." name="Region_is_Shareable" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PRRR_TR_n">
    <tcf:enumItem description="Device-nGnRnE memory" name="Device_nGnRnE_memory" number="0"/>
    <tcf:enumItem description="Device-nGnRE memory" name="Device_nGnRE_memory" number="1"/>
    <tcf:enumItem description="Normal memory" name="Normal_memory" number="2"/>
  </tcf:enumeration>
  <tcf:enumeration name="TTBCR_EAE">
    <tcf:enumItem description="Use the VMSAv8-32 translation system with the Short-descriptor translation table format." name="Use_the_VMSAv8_32_translation_system_with_the_Short_descriptor_translation_table_format" number="0"/>
    <tcf:enumItem description="Use the VMSAv8-32 translation system with the Long-descriptor translation table format." name="Use_the_VMSAv8_32_translation_system_with_the_Long_descriptor_translation_table_format" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="TTBR0_NOS">
    <tcf:enumItem description="Outer Shareable." name="Outer_Shareable" number="0"/>
    <tcf:enumItem description="Inner Shareable." name="Inner_Shareable" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="TTBR0_RGN">
    <tcf:enumItem description="Normal memory, Outer Non-cacheable." name="Normal_memory_Outer_Non_cacheable" number="0"/>
    <tcf:enumItem description="Normal memory, Outer Write-Back Write-Allocate Cacheable." name="Normal_memory_Outer_Write_Back_Write_Allocate_Cacheable" number="1"/>
    <tcf:enumItem description="Normal memory, Outer Write-Through Cacheable." name="Normal_memory_Outer_Write_Through_Cacheable" number="2"/>
    <tcf:enumItem description="Normal memory, Outer Write-Back no Write-Allocate Cacheable." name="Normal_memory_Outer_Write_Back_no_Write_Allocate_Cacheable" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="TTBR0_S">
    <tcf:enumItem description="Non-shareable" name="Non_shareable" number="0"/>
    <tcf:enumItem description="Shareable." name="Shareable" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="TTBR0_IRGN_1">
    <tcf:enumItem description="Normal memory, Inner Non-cacheable." name="Normal_memory_Inner_Non_cacheable" number="0"/>
    <tcf:enumItem description="Normal memory, Inner Write-Back Write-Allocate Cacheable." name="Normal_memory_Inner_Write_Back_Write_Allocate_Cacheable" number="1"/>
    <tcf:enumItem description="Normal memory, Inner Write-Through Cacheable." name="Normal_memory_Inner_Write_Through_Cacheable" number="2"/>
    <tcf:enumItem description="Normal memory, Inner Write-Back no Write-Allocate Cacheable." name="Normal_memory_Inner_Write_Back_no_Write_Allocate_Cacheable" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="TTBR1_NOS">
    <tcf:enumItem description="Outer Shareable." name="Outer_Shareable" number="0"/>
    <tcf:enumItem description="Inner Shareable." name="Inner_Shareable" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="TTBR1_RGN">
    <tcf:enumItem description="Normal memory, Outer Non-cacheable." name="Normal_memory_Outer_Non_cacheable" number="0"/>
    <tcf:enumItem description="Normal memory, Outer Write-Back Write-Allocate Cacheable." name="Normal_memory_Outer_Write_Back_Write_Allocate_Cacheable" number="1"/>
    <tcf:enumItem description="Normal memory, Outer Write-Through Cacheable." name="Normal_memory_Outer_Write_Through_Cacheable" number="2"/>
    <tcf:enumItem description="Normal memory, Outer Write-Back no Write-Allocate Cacheable." name="Normal_memory_Outer_Write_Back_no_Write_Allocate_Cacheable" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="TTBR1_S">
    <tcf:enumItem description="Non-shareable" name="Non_shareable" number="0"/>
    <tcf:enumItem description="Shareable." name="Shareable" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="TTBR1_IRGN_1">
    <tcf:enumItem description="Normal memory, Inner Non-cacheable." name="Normal_memory_Inner_Non_cacheable" number="0"/>
    <tcf:enumItem description="Normal memory, Inner Write-Back Write-Allocate Cacheable." name="Normal_memory_Inner_Write_Back_Write_Allocate_Cacheable" number="1"/>
    <tcf:enumItem description="Normal memory, Inner Write-Through Cacheable." name="Normal_memory_Inner_Write_Through_Cacheable" number="2"/>
    <tcf:enumItem description="Normal memory, Inner Write-Back no Write-Allocate Cacheable." name="Normal_memory_Inner_Write_Back_no_Write_Allocate_Cacheable" number="3"/>
  </tcf:enumeration>
</register_list>
