$date
	Fri Jan 16 00:09:33 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_top $end
$scope module dut $end
$var wire 1 ! clk $end
$var wire 1 " id_en $end
$var wire 1 # ifid_fire $end
$var wire 1 $ load_use_stall $end
$var wire 1 % pc_en $end
$var wire 1 & pf_can_accept $end
$var wire 1 ' rst $end
$var wire 32 ( wb_data [31:0] $end
$var wire 32 ) rs2_fwd_w [31:0] $end
$var wire 5 * rs2 [4:0] $end
$var wire 5 + rs1 [4:0] $end
$var wire 5 , rd [4:0] $end
$var wire 1 - pf_valid $end
$var wire 32 . pf_instr [31:0] $end
$var wire 32 / pc_next [31:0] $end
$var wire 32 0 pc_cur [31:0] $end
$var wire 7 1 opcode [6:0] $end
$var wire 1 2 memwb_reg_write $end
$var wire 5 3 memwb_rd [4:0] $end
$var wire 1 4 memwb_mem_to_reg $end
$var wire 32 5 memwb_mem_data [31:0] $end
$var wire 32 6 memwb_alu_out [31:0] $end
$var wire 32 7 ifid_instr [31:0] $end
$var wire 32 8 idex_rs2_val [31:0] $end
$var wire 5 9 idex_rs2 [4:0] $end
$var wire 32 : idex_rs1_val [31:0] $end
$var wire 5 ; idex_rs1 [4:0] $end
$var wire 1 < idex_reg_write $end
$var wire 5 = idex_rd [4:0] $end
$var wire 1 > idex_mem_we $end
$var wire 1 ? idex_mem_to_reg $end
$var wire 1 @ idex_mem_re $end
$var wire 32 A idex_imm [31:0] $end
$var wire 1 B idex_alu_src_imm $end
$var wire 4 C idex_alu_op [3:0] $end
$var wire 7 D funct7 [6:0] $end
$var wire 3 E funct3 [2:0] $end
$var wire 32 F exmem_rs2_val [31:0] $end
$var wire 1 G exmem_reg_write $end
$var wire 5 H exmem_rd [4:0] $end
$var wire 32 I exmem_r_data [31:0] $end
$var wire 1 J exmem_mem_we $end
$var wire 1 K exmem_mem_to_reg $end
$var wire 1 L exmem_mem_re $end
$var wire 32 M exmem_alu_out [31:0] $end
$var wire 32 N cur_isu [31:0] $end
$var wire 1 O alu_zero $end
$var wire 32 P alu_out [31:0] $end
$var wire 32 Q alu_b_w [31:0] $end
$var wire 32 R alu_a_w [31:0] $end
$scope module alu_u $end
$var wire 32 S a [31:0] $end
$var wire 32 T b [31:0] $end
$var wire 4 U alu_op [3:0] $end
$var reg 32 V y [31:0] $end
$var reg 1 O zero $end
$upscope $end
$scope module data_mem_u $end
$var wire 1 ! clk $end
$var wire 1 ' rst $end
$var wire 1 J we $end
$var wire 32 W w_data [31:0] $end
$var wire 32 X w_addr [31:0] $end
$var wire 1 L re $end
$var wire 32 Y r_data [31:0] $end
$var wire 32 Z r_addr [31:0] $end
$var wire 8 [ mem_w_index [7:0] $end
$var wire 8 \ mem_r_index [7:0] $end
$upscope $end
$scope module ex_mem_u $end
$var wire 32 ] alu_out_ex [31:0] $end
$var wire 1 ! clk $end
$var wire 32 ^ rs2_val_ex [31:0] $end
$var wire 1 ' rst $end
$var wire 1 < reg_write_ex $end
$var wire 5 _ rd_ex [4:0] $end
$var wire 1 > mem_we_ex $end
$var wire 1 ? mem_to_reg_ex $end
$var wire 1 @ mem_re_ex $end
$var reg 32 ` alu_out_mem [31:0] $end
$var reg 1 L mem_re_mem $end
$var reg 1 K mem_to_reg_mem $end
$var reg 1 J mem_we_mem $end
$var reg 5 a rd_mem [4:0] $end
$var reg 1 G reg_write_mem $end
$var reg 32 b rs2_val_mem [31:0] $end
$upscope $end
$scope module id_stage_u $end
$var wire 1 $ bubble $end
$var wire 1 ! clk $end
$var wire 1 " en $end
$var wire 3 c funct3 [2:0] $end
$var wire 7 d funct7 [6:0] $end
$var wire 7 e opcode [6:0] $end
$var wire 5 f rd [4:0] $end
$var wire 5 g rs1 [4:0] $end
$var wire 5 h rs2 [4:0] $end
$var wire 1 ' rst $end
$var wire 32 i wb_data [31:0] $end
$var wire 1 j wb_we $end
$var wire 5 k wb_rd [4:0] $end
$var wire 32 l rs2_val_in [31:0] $end
$var wire 32 m rs1_val_in [31:0] $end
$var wire 32 n instr [31:0] $end
$var wire 32 o imm_i_ext [31:0] $end
$var reg 4 p alu_op_d [3:0] $end
$var reg 4 q alu_op_ex [3:0] $end
$var reg 1 r alu_src_imm_d $end
$var reg 1 B alu_src_imm_ex $end
$var reg 32 s imm_d [31:0] $end
$var reg 32 t imm_ex [31:0] $end
$var reg 1 u mem_re_d $end
$var reg 1 @ mem_re_ex $end
$var reg 1 v mem_to_reg_d $end
$var reg 1 ? mem_to_reg_ex $end
$var reg 1 w mem_we_d $end
$var reg 1 > mem_we_ex $end
$var reg 5 x rd_ex [4:0] $end
$var reg 1 y reg_write_d $end
$var reg 1 < reg_write_ex $end
$var reg 5 z rs1_ex [4:0] $end
$var reg 32 { rs1_val_ex [31:0] $end
$var reg 5 | rs2_ex [4:0] $end
$var reg 32 } rs2_val_ex [31:0] $end
$scope module rf_u $end
$var wire 1 ! clk $end
$var wire 5 ~ rs1 [4:0] $end
$var wire 5 !" rs2 [4:0] $end
$var wire 1 ' rst $end
$var wire 32 "" w_data [31:0] $end
$var wire 1 j we $end
$var wire 5 #" w_addr [4:0] $end
$var reg 32 $" rs1_d [31:0] $end
$var reg 32 %" rs2_d [31:0] $end
$scope begin $ivl_for_loop0 $end
$var integer 32 &" i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module if_id_u $end
$var wire 1 ! clk $end
$var wire 1 '" en $end
$var wire 1 ' rst $end
$var wire 32 (" pc_in [31:0] $end
$var wire 32 )" instr_in [31:0] $end
$var reg 32 *" instr_out [31:0] $end
$var reg 32 +" pc_out [31:0] $end
$upscope $end
$scope module isu_mem_u $end
$var wire 1 ! clk $end
$var wire 1 ," en $end
$var wire 1 ' rst $end
$var wire 8 -" mem_index [7:0] $end
$var wire 32 ." addr [31:0] $end
$var reg 32 /" dout [31:0] $end
$upscope $end
$scope module mem_wb_u $end
$var wire 32 0" alu_out_mem [31:0] $end
$var wire 1 ! clk $end
$var wire 1 K mem_to_reg_mem $end
$var wire 32 1" r_data_mem [31:0] $end
$var wire 5 2" rd_mem [4:0] $end
$var wire 1 G reg_write_mem $end
$var wire 1 ' rst $end
$var reg 32 3" alu_out_wb [31:0] $end
$var reg 32 4" mem_data_wb [31:0] $end
$var reg 1 4 mem_to_reg_wb $end
$var reg 5 5" rd_wb [4:0] $end
$var reg 1 2 reg_write_wb $end
$upscope $end
$scope module pc_u $end
$var wire 1 ! clk $end
$var wire 1 % en $end
$var wire 32 6" next_pc [31:0] $end
$var wire 1 ' rst $end
$var reg 32 7" pc [31:0] $end
$upscope $end
$scope module pf_u $end
$var wire 1 ! clk $end
$var wire 32 8" in_instr [31:0] $end
$var wire 1 % in_valid $end
$var wire 1 # out_ready $end
$var wire 1 ' rst $end
$var reg 32 9" out_instr [31:0] $end
$var reg 1 - out_valid $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 9"
b0 8"
bx 7"
bx 6"
b0 5"
b0 4"
b0 3"
b0 2"
b0 1"
b0 0"
b0 /"
bx ."
bx -"
1,"
bx +"
bx *"
bx )"
bx ("
x'"
b100000 &"
bx %"
bx $"
b0 #"
b0 ""
bx !"
bx ~
b0 }
b0 |
b0 {
b0 z
xy
b0 x
xw
xv
xu
b0 t
bx s
xr
b0 q
bx p
bx o
bx n
bx m
bx l
b0 k
0j
b0 i
bx h
bx g
bx f
bx e
bx d
bx c
b0 b
b0 a
b0 `
b0 _
b0 ^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
1O
b0 N
b0 M
0L
0K
0J
b0 I
b0 H
0G
b0 F
bx E
bx D
b0 C
0B
b0 A
0@
0?
0>
b0 =
0<
b0 ;
b0 :
b0 9
b0 8
bx 7
b0 6
b0 5
04
b0 3
02
bx 1
bx 0
bx /
bx .
x-
bx ,
bx +
bx *
b0 )
b0 (
1'
x&
x%
0$
x#
1"
0!
$end
#3
1%
1&
b0 l
b0 %"
b0 m
b0 $"
b0 -"
0'"
0#
b0 o
b0 D
b0 d
b0 *
b0 h
b0 !"
b0 +
b0 g
b0 ~
b0 E
b0 c
b0 ,
b0 f
b0 1
b0 e
0v
b0 s
0u
0w
b0 p
0r
0y
b100 /
b100 6"
b0 0
b0 ("
b0 ."
b0 7"
b0 .
b0 )"
b0 9"
0-
b0 +"
b0 7
b0 n
b0 *"
b100000 &"
1!
#6
0!
#9
b100000 &"
1!
#10
0'
#12
0!
#15
b1 -"
1'"
1#
b10100000000000100010011 N
b10100000000000100010011 /"
b10100000000000100010011 8"
b1000 /
b1000 6"
b100 0
b100 ("
b100 ."
b100 7"
1-
1!
#18
0!
#21
b10 -"
b1000000010001000100011 N
b1000000010001000100011 /"
b1000000010001000100011 8"
b100 +"
b10100000000000100010011 .
b10100000000000100010011 )"
b10100000000000100010011 9"
b1100 /
b1100 6"
b1000 0
b1000 ("
b1000 ."
b1000 7"
1!
#24
0!
#27
b101 s
1r
1y
b11 -"
b101 o
b101 *
b101 h
b101 !"
b10 ,
b10 f
b10011 1
b10011 e
b10000000010000110000011 N
b10000000010000110000011 /"
b10000000010000110000011 8"
b10000 /
b10000 6"
b1100 0
b1100 ("
b1100 ."
b1100 7"
b1000000010001000100011 .
b1000000010001000100011 )"
b1000000010001000100011 9"
b1000 +"
b10100000000000100010011 7
b10100000000000100010011 n
b10100000000000100010011 *"
1!
#30
0!
#33
0O
b101 P
b101 V
b101 ]
1w
b101 Q
b101 T
b10 o
b10 *
b10 h
b10 !"
b10 E
b10 c
b100 ,
b100 f
b100011 1
b100011 e
b100 s
1r
0y
b100 -"
b10100011000000110010011 N
b10100011000000110010011 /"
b10100011000000110010011 8"
b101 9
b101 |
1B
1<
b10 =
b10 _
b10 x
b101 A
b101 t
b1100 +"
b1000000010001000100011 7
b1000000010001000100011 n
b1000000010001000100011 *"
b10000000010000110000011 .
b10000000010000110000011 )"
b10000000010000110000011 9"
b10100 /
b10100 6"
b10000 0
b10000 ("
b10000 ."
b10000 7"
1!
#36
0!
#39
b101 )
b101 ^
b100 P
b100 V
b100 ]
1u
1v
1y
b1 \
b1 [
b100 Q
b100 T
b101 -"
b100 o
b100 *
b100 h
b100 !"
b11 ,
b11 f
b11 1
b11 e
b100 s
0w
1r
1G
b10 H
b10 a
b10 2"
b101 M
b101 X
b101 Z
b101 `
b101 0"
b10 9
b10 |
1>
0<
b100 =
b100 _
b100 x
b100 A
b100 t
b110000111000000100010011 N
b110000111000000100010011 /"
b110000111000000100010011 8"
b11000 /
b11000 6"
b10100 0
b10100 ("
b10100 ."
b10100 7"
b10100011000000110010011 .
b10100011000000110010011 )"
b10100011000000110010011 9"
b10000 +"
b10000000010000110000011 7
b10000000010000110000011 n
b10000000010000110000011 *"
1!
#42
0!
#45
0%
0&
0#
0'"
0,"
1$
b0 )
b0 ^
1j
b101 (
b101 i
b101 ""
b101 o
b101 *
b101 h
b101 !"
b11 +
b11 g
b11 ~
b0 E
b0 c
b10011 1
b10011 e
0v
b101 s
0u
1r
1y
b110 -"
b11101010000000110010011 N
b11101010000000110010011 /"
b11101010000000110010011 8"
b100 9
b100 |
1?
1@
0>
1<
b11 =
b11 _
b11 x
1J
0G
b100 H
b100 a
b100 2"
b101 F
b101 W
b101 b
b100 M
b100 X
b100 Z
b100 `
b100 0"
12
b10 3
b10 k
b10 #"
b10 5"
b101 6
b101 3"
b10100 +"
b10100011000000110010011 7
b10100011000000110010011 n
b10100011000000110010011 *"
b110000111000000100010011 .
b110000111000000100010011 )"
b110000111000000100010011 9"
b11100 /
b11100 6"
b11000 0
b11000 ("
b11000 ."
b11000 7"
1!
#48
0!
#51
1%
1&
b0 R
b0 S
1#
1'"
b101 I
b101 Y
b101 1"
1,"
0$
b101 P
b101 V
b101 ]
0j
b100 (
b100 i
b100 ""
b101 Q
b101 T
02
b100 3
b100 k
b100 #"
b100 5"
b100 6
b100 3"
1K
1L
0J
1G
b11 H
b11 a
b11 2"
b0 F
b0 W
b0 b
b101 9
b101 |
b11 ;
b11 z
0?
0@
b101 A
b101 t
1!
#54
0!
#57
b1010 P
b1010 V
b1010 ]
b101 R
b101 S
b0 I
b0 Y
b0 1"
b101 (
b101 i
b101 ""
1j
b1100 o
b1100 *
b1100 h
b1100 !"
b111 +
b111 g
b111 ~
b10 ,
b10 f
b1100 s
1r
1y
b111 -"
b1100010000001000110011 N
b1100010000001000110011 /"
b1100010000001000110011 8"
0K
0L
b101 M
b101 X
b101 Z
b101 `
b101 0"
14
12
b11 3
b11 k
b11 #"
b11 5"
b101 5
b101 4"
b11000 +"
b110000111000000100010011 7
b110000111000000100010011 n
b110000111000000100010011 *"
b11101010000000110010011 .
b11101010000000110010011 )"
b11101010000000110010011 9"
b100000 /
b100000 6"
b11100 0
b11100 ("
b11100 ."
b11100 7"
1!
#60
0!
#63
b0 R
b0 S
b1100 P
b1100 V
b1100 ]
b10 \
b10 [
b1100 Q
b1100 T
b1000 -"
b111 o
b111 *
b111 h
b111 !"
b1010 +
b1010 g
b1010 ~
b11 ,
b11 f
b111 s
1r
1y
04
b0 5
b0 4"
b101 6
b101 3"
b1010 M
b1010 X
b1010 Z
b1010 `
b1010 0"
b1100 9
b1100 |
b111 ;
b111 z
b10 =
b10 _
b10 x
b1100 A
b1100 t
b0 N
b0 /"
b0 8"
b100100 /
b100100 6"
b100000 0
b100000 ("
b100000 ."
b100000 7"
b1100010000001000110011 .
b1100010000001000110011 )"
b1100010000001000110011 9"
b11100 +"
b11101010000000110010011 7
b11101010000000110010011 n
b11101010000000110010011 *"
1!
#66
0!
#69
b111 P
b111 V
b111 ]
b1010 l
b1010 %"
b101 m
b101 $"
b111 Q
b111 T
b11 \
b11 [
b1010 (
b1010 i
b1010 ""
b11 o
b11 *
b11 h
b11 !"
b10 +
b10 g
b10 ~
b100 ,
b100 f
b110011 1
b110011 e
b0 s
0r
1y
b1001 -"
b111 9
b111 |
b1010 ;
b1010 z
b11 =
b11 _
b11 x
b111 A
b111 t
b10 H
b10 a
b10 2"
b1100 M
b1100 X
b1100 Z
b1100 `
b1100 0"
b1010 6
b1010 3"
b100000 +"
b1100010000001000110011 7
b1100010000001000110011 n
b1100010000001000110011 *"
b0 .
b0 )"
b0 9"
b101000 /
b101000 6"
b100100 0
b100100 ("
b100100 ."
b100100 7"
1!
#72
0!
#75
b10011 P
b10011 V
b10011 ]
b111 )
b111 ^
b1100 R
b1100 S
b1100 (
b1100 i
b1100 ""
b1 \
b1 [
b111 Q
b111 T
b0 l
b0 %"
b0 m
b0 $"
b1010 -"
b0 o
b0 *
b0 h
b0 !"
b0 +
b0 g
b0 ~
b0 ,
b0 f
b0 1
b0 e
0y
b10 3
b10 k
b10 #"
b10 5"
b1100 6
b1100 3"
b11 H
b11 a
b11 2"
b111 M
b111 X
b111 Z
b111 `
b111 0"
b11 9
b11 |
b10 ;
b10 z
0B
b100 =
b100 _
b100 x
b0 A
b0 t
b1010 8
b1010 }
b101 :
b101 {
b101100 /
b101100 6"
b101000 0
b101000 ("
b101000 ."
b101000 7"
b100100 +"
b0 7
b0 n
b0 *"
1!
#78
0!
#81
1O
b0 P
b0 V
b0 ]
b0 R
b0 S
b0 Q
b0 T
b100 \
b100 [
b0 )
b0 ^
b111 (
b111 i
b111 ""
b1011 -"
b0 9
b0 |
b0 ;
b0 z
0<
b0 =
b0 _
b0 x
b0 8
b0 }
b0 :
b0 {
b100 H
b100 a
b100 2"
b111 F
b111 W
b111 b
b10011 M
b10011 X
b10011 Z
b10011 `
b10011 0"
b11 3
b11 k
b11 #"
b11 5"
b111 6
b111 3"
b101000 +"
b110000 /
b110000 6"
b101100 0
b101100 ("
b101100 ."
b101100 7"
1!
#84
0!
#87
b10011 (
b10011 i
b10011 ""
b0 \
b0 [
b1100 -"
b100 3
b100 k
b100 #"
b100 5"
b10011 6
b10011 3"
0G
b0 H
b0 a
b0 2"
b0 F
b0 W
b0 b
b0 M
b0 X
b0 Z
b0 `
b0 0"
b110100 /
b110100 6"
b110000 0
b110000 ("
b110000 ."
b110000 7"
b101100 +"
1!
#90
0!
#93
0j
b0 (
b0 i
b0 ""
b1101 -"
02
b0 3
b0 k
b0 #"
b0 5"
b0 6
b0 3"
b110000 +"
b111000 /
b111000 6"
b110100 0
b110100 ("
b110100 ."
b110100 7"
1!
#96
0!
#99
b1110 -"
b111100 /
b111100 6"
b111000 0
b111000 ("
b111000 ."
b111000 7"
b110100 +"
1!
#102
0!
#105
b1111 -"
b111000 +"
b1000000 /
b1000000 6"
b111100 0
b111100 ("
b111100 ."
b111100 7"
1!
#108
0!
#111
b10000 -"
b1000100 /
b1000100 6"
b1000000 0
b1000000 ("
b1000000 ."
b1000000 7"
b111100 +"
1!
#114
0!
#117
b10001 -"
b1000000 +"
b1001000 /
b1001000 6"
b1000100 0
b1000100 ("
b1000100 ."
b1000100 7"
1!
#120
0!
#123
b10010 -"
b1001100 /
b1001100 6"
b1001000 0
b1001000 ("
b1001000 ."
b1001000 7"
b1000100 +"
1!
#126
0!
#129
b10011 -"
b1001000 +"
b1010000 /
b1010000 6"
b1001100 0
b1001100 ("
b1001100 ."
b1001100 7"
1!
#132
0!
#135
b10100 -"
b1010100 /
b1010100 6"
b1010000 0
b1010000 ("
b1010000 ."
b1010000 7"
b1001100 +"
1!
#138
0!
#141
b10101 -"
b1010000 +"
b1011000 /
b1011000 6"
b1010100 0
b1010100 ("
b1010100 ."
b1010100 7"
1!
#144
0!
#147
b10110 -"
b1011100 /
b1011100 6"
b1011000 0
b1011000 ("
b1011000 ."
b1011000 7"
b1010100 +"
1!
#150
0!
#153
b10111 -"
b1011000 +"
b1100000 /
b1100000 6"
b1011100 0
b1011100 ("
b1011100 ."
b1011100 7"
1!
#156
0!
#159
b11000 -"
b1100100 /
b1100100 6"
b1100000 0
b1100000 ("
b1100000 ."
b1100000 7"
b1011100 +"
1!
#162
0!
#165
b11001 -"
b1100000 +"
b1101000 /
b1101000 6"
b1100100 0
b1100100 ("
b1100100 ."
b1100100 7"
1!
#168
0!
#171
b11010 -"
b1101100 /
b1101100 6"
b1101000 0
b1101000 ("
b1101000 ."
b1101000 7"
b1100100 +"
1!
#174
0!
#177
b11011 -"
b1101000 +"
b1110000 /
b1110000 6"
b1101100 0
b1101100 ("
b1101100 ."
b1101100 7"
1!
#180
0!
#183
b11100 -"
b1110100 /
b1110100 6"
b1110000 0
b1110000 ("
b1110000 ."
b1110000 7"
b1101100 +"
1!
#186
0!
#189
b11101 -"
b1110000 +"
b1111000 /
b1111000 6"
b1110100 0
b1110100 ("
b1110100 ."
b1110100 7"
1!
#192
0!
#195
b11110 -"
b1111100 /
b1111100 6"
b1111000 0
b1111000 ("
b1111000 ."
b1111000 7"
b1110100 +"
1!
#198
0!
#200
