In archive /home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//libLLVMCFGuard.a_gcc_-O0:

CFGuard.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN12_GLOBAL__N_17CFGuardC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x2, [sp, #24]
  10:	adrp	x0, 0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
  14:	add	x1, x0, #0x0
  18:	mov	x0, x2
  1c:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
  20:	adrp	x0, 0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
  24:	add	x1, x0, #0x0
  28:	ldr	x0, [sp, #24]
  2c:	str	x1, [x0]
  30:	ldr	x0, [sp, #24]
  34:	str	wzr, [x0, #28]
  38:	ldr	x0, [sp, #24]
  3c:	str	wzr, [x0, #32]
  40:	ldr	x0, [sp, #24]
  44:	str	xzr, [x0, #40]
  48:	ldr	x0, [sp, #24]
  4c:	str	xzr, [x0, #48]
  50:	ldr	x0, [sp, #24]
  54:	str	xzr, [x0, #56]
  58:	bl	0 <_ZN4llvm12PassRegistry15getPassRegistryEv>
  5c:	bl	a34 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
  60:	ldr	x0, [sp, #24]
  64:	str	wzr, [x0, #32]
  68:	nop
  6c:	ldp	x29, x30, [sp], #32
  70:	ret

0000000000000074 <_ZN12_GLOBAL__N_17CFGuardC1ENS0_9MechanismE>:
  74:	stp	x29, x30, [sp, #-32]!
  78:	mov	x29, sp
  7c:	str	x0, [sp, #24]
  80:	str	w1, [sp, #20]
  84:	ldr	x2, [sp, #24]
  88:	adrp	x0, 0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
  8c:	add	x1, x0, #0x0
  90:	mov	x0, x2
  94:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
  98:	adrp	x0, 0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
  9c:	add	x1, x0, #0x0
  a0:	ldr	x0, [sp, #24]
  a4:	str	x1, [x0]
  a8:	ldr	x0, [sp, #24]
  ac:	str	wzr, [x0, #28]
  b0:	ldr	x0, [sp, #24]
  b4:	str	wzr, [x0, #32]
  b8:	ldr	x0, [sp, #24]
  bc:	str	xzr, [x0, #40]
  c0:	ldr	x0, [sp, #24]
  c4:	str	xzr, [x0, #48]
  c8:	ldr	x0, [sp, #24]
  cc:	str	xzr, [x0, #56]
  d0:	bl	0 <_ZN4llvm12PassRegistry15getPassRegistryEv>
  d4:	bl	a34 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
  d8:	ldr	x0, [sp, #24]
  dc:	ldr	w1, [sp, #20]
  e0:	str	w1, [x0, #32]
  e4:	nop
  e8:	ldp	x29, x30, [sp], #32
  ec:	ret

00000000000000f0 <_ZN12_GLOBAL__N_17CFGuard18insertCFGuardCheckEPN4llvm8CallBaseE>:
  f0:	stp	x29, x30, [sp, #-352]!
  f4:	mov	x29, sp
  f8:	stp	x19, x20, [sp, #16]
  fc:	str	x0, [sp, #40]
 100:	str	x1, [sp, #32]
 104:	ldr	x0, [sp, #32]
 108:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 10c:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 110:	mov	x1, x0
 114:	add	x0, sp, #0xb0
 118:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 11c:	add	x1, sp, #0xb0
 120:	add	x0, sp, #0x78
 124:	bl	0 <_ZN4llvm6TripleC1ERKNS_5TwineE>
 128:	mov	w19, #0x1                   	// #1
 12c:	add	x0, sp, #0x78
 130:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 134:	and	w0, w0, #0xff
 138:	cmp	w0, #0x0
 13c:	b.ne	160 <_ZN12_GLOBAL__N_17CFGuard18insertCFGuardCheckEPN4llvm8CallBaseE+0x70>  // b.any
 140:	adrp	x0, 0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 144:	add	x3, x0, #0x0
 148:	mov	w2, #0xa0                  	// #160
 14c:	adrp	x0, 0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 150:	add	x1, x0, #0x0
 154:	adrp	x0, 0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 158:	add	x0, x0, #0x0
 15c:	bl	0 <__assert_fail>
 160:	nop
 164:	cmp	w19, #0x0
 168:	b.eq	174 <_ZN12_GLOBAL__N_17CFGuard18insertCFGuardCheckEPN4llvm8CallBaseE+0x84>  // b.none
 16c:	add	x0, sp, #0x78
 170:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 174:	ldr	x0, [sp, #32]
 178:	bl	0 <_ZNK4llvm8CallBase14isIndirectCallEv>
 17c:	and	w0, w0, #0xff
 180:	cmp	w0, #0x0
 184:	b.ne	1a8 <_ZN12_GLOBAL__N_17CFGuard18insertCFGuardCheckEPN4llvm8CallBaseE+0xb8>  // b.any
 188:	adrp	x0, 0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 18c:	add	x3, x0, #0x0
 190:	mov	w2, #0xa2                  	// #162
 194:	adrp	x0, 0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 198:	add	x1, x0, #0x0
 19c:	adrp	x0, 0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 1a0:	add	x0, x0, #0x0
 1a4:	bl	0 <__assert_fail>
 1a8:	nop
 1ac:	add	x0, sp, #0xc8
 1b0:	mov	w1, #0x1                   	// #1
 1b4:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 1b8:	add	x0, sp, #0x30
 1bc:	ldp	x3, x4, [sp, #200]
 1c0:	mov	x2, #0x0                   	// #0
 1c4:	ldr	x1, [sp, #32]
 1c8:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 1cc:	ldr	x0, [sp, #32]
 1d0:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 1d4:	str	x0, [sp, #344]
 1d8:	ldr	x0, [sp, #40]
 1dc:	ldr	x19, [x0, #48]
 1e0:	ldr	x0, [sp, #40]
 1e4:	ldr	x20, [x0, #56]
 1e8:	add	x2, sp, #0xd8
 1ec:	adrp	x0, 0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 1f0:	add	x1, x0, #0x0
 1f4:	mov	x0, x2
 1f8:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 1fc:	add	x1, sp, #0xd8
 200:	add	x0, sp, #0x30
 204:	mov	x3, x1
 208:	mov	x2, x20
 20c:	mov	x1, x19
 210:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 214:	str	x0, [sp, #336]
 218:	ldr	x0, [sp, #40]
 21c:	ldr	x19, [x0, #40]
 220:	add	x0, sp, #0x30
 224:	mov	w1, #0x0                   	// #0
 228:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 22c:	mov	x20, x0
 230:	add	x2, sp, #0x118
 234:	adrp	x0, 0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 238:	add	x1, x0, #0x0
 23c:	mov	x0, x2
 240:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 244:	add	x1, sp, #0x118
 248:	add	x0, sp, #0x30
 24c:	mov	x3, x1
 250:	mov	x2, x20
 254:	ldr	x1, [sp, #344]
 258:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 25c:	str	x0, [sp, #272]
 260:	add	x0, sp, #0x110
 264:	str	x0, [sp, #256]
 268:	mov	x0, #0x1                   	// #1
 26c:	str	x0, [sp, #264]
 270:	add	x1, sp, #0x100
 274:	add	x0, sp, #0xf0
 278:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 27c:	add	x2, sp, #0x130
 280:	adrp	x0, 0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 284:	add	x1, x0, #0x0
 288:	mov	x0, x2
 28c:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 290:	add	x1, sp, #0x130
 294:	add	x0, sp, #0x30
 298:	mov	x6, #0x0                   	// #0
 29c:	mov	x5, x1
 2a0:	ldp	x3, x4, [sp, #240]
 2a4:	ldr	x2, [sp, #336]
 2a8:	mov	x1, x19
 2ac:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 2b0:	str	x0, [sp, #328]
 2b4:	ldr	x0, [sp, #328]
 2b8:	mov	w1, #0x13                  	// #19
 2bc:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 2c0:	add	x0, sp, #0x30
 2c4:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 2c8:	nop
 2cc:	ldp	x19, x20, [sp, #16]
 2d0:	ldp	x29, x30, [sp], #352
 2d4:	ret

00000000000002d8 <_ZN12_GLOBAL__N_17CFGuard21insertCFGuardDispatchEPN4llvm8CallBaseE>:
 2d8:	stp	x29, x30, [sp, #-400]!
 2dc:	mov	x29, sp
 2e0:	str	x19, [sp, #16]
 2e4:	str	x0, [sp, #40]
 2e8:	str	x1, [sp, #32]
 2ec:	ldr	x0, [sp, #32]
 2f0:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 2f4:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 2f8:	mov	x1, x0
 2fc:	add	x0, sp, #0x100
 300:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 304:	add	x1, sp, #0x100
 308:	add	x0, sp, #0xc8
 30c:	bl	0 <_ZN4llvm6TripleC1ERKNS_5TwineE>
 310:	mov	w19, #0x1                   	// #1
 314:	add	x0, sp, #0xc8
 318:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 31c:	and	w0, w0, #0xff
 320:	cmp	w0, #0x0
 324:	b.ne	348 <_ZN12_GLOBAL__N_17CFGuard21insertCFGuardDispatchEPN4llvm8CallBaseE+0x70>  // b.any
 328:	adrp	x0, 0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 32c:	add	x3, x0, #0x0
 330:	mov	w2, #0xb8                  	// #184
 334:	adrp	x0, 0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 338:	add	x1, x0, #0x0
 33c:	adrp	x0, 0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 340:	add	x0, x0, #0x0
 344:	bl	0 <__assert_fail>
 348:	nop
 34c:	cmp	w19, #0x0
 350:	b.eq	35c <_ZN12_GLOBAL__N_17CFGuard21insertCFGuardDispatchEPN4llvm8CallBaseE+0x84>  // b.none
 354:	add	x0, sp, #0xc8
 358:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 35c:	ldr	x0, [sp, #32]
 360:	bl	0 <_ZNK4llvm8CallBase14isIndirectCallEv>
 364:	and	w0, w0, #0xff
 368:	cmp	w0, #0x0
 36c:	b.ne	390 <_ZN12_GLOBAL__N_17CFGuard21insertCFGuardDispatchEPN4llvm8CallBaseE+0xb8>  // b.any
 370:	adrp	x0, 0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 374:	add	x3, x0, #0x0
 378:	mov	w2, #0xba                  	// #186
 37c:	adrp	x0, 0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 380:	add	x1, x0, #0x0
 384:	adrp	x0, 0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 388:	add	x0, x0, #0x0
 38c:	bl	0 <__assert_fail>
 390:	nop
 394:	ldr	x19, [sp, #32]
 398:	add	x0, sp, #0x118
 39c:	mov	w1, #0x1                   	// #1
 3a0:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 3a4:	add	x0, sp, #0x80
 3a8:	add	x1, sp, #0x200
 3ac:	ldp	x3, x4, [x1, #-232]
 3b0:	mov	x2, #0x0                   	// #0
 3b4:	mov	x1, x19
 3b8:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 3bc:	ldr	x0, [sp, #32]
 3c0:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 3c4:	str	x0, [sp, #120]
 3c8:	ldr	x0, [sp, #120]
 3cc:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 3d0:	str	x0, [sp, #384]
 3d4:	mov	w1, #0x0                   	// #0
 3d8:	ldr	x0, [sp, #384]
 3dc:	bl	0 <_ZN4llvm11PointerType3getEPNS_4TypeEj>
 3e0:	str	x0, [sp, #376]
 3e4:	ldr	x0, [sp, #40]
 3e8:	ldr	x0, [x0, #56]
 3ec:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 3f0:	mov	x1, x0
 3f4:	ldr	x0, [sp, #376]
 3f8:	cmp	x0, x1
 3fc:	cset	w0, ne  // ne = any
 400:	and	w0, w0, #0xff
 404:	cmp	w0, #0x0
 408:	b.eq	42c <_ZN12_GLOBAL__N_17CFGuard21insertCFGuardDispatchEPN4llvm8CallBaseE+0x154>  // b.none
 40c:	ldr	x0, [sp, #40]
 410:	ldr	x0, [x0, #56]
 414:	mov	w2, #0x0                   	// #0
 418:	ldr	x1, [sp, #376]
 41c:	bl	0 <_ZN4llvm12ConstantExpr10getBitCastEPNS_8ConstantEPNS_4TypeEb>
 420:	mov	x1, x0
 424:	ldr	x0, [sp, #40]
 428:	str	x1, [x0, #56]
 42c:	ldr	x0, [sp, #40]
 430:	ldr	x19, [x0, #56]
 434:	add	x2, sp, #0x128
 438:	adrp	x0, 0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 43c:	add	x1, x0, #0x0
 440:	mov	x0, x2
 444:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 448:	add	x1, sp, #0x128
 44c:	add	x0, sp, #0x80
 450:	mov	x3, x1
 454:	mov	x2, x19
 458:	ldr	x1, [sp, #384]
 45c:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 460:	str	x0, [sp, #368]
 464:	add	x0, sp, #0x30
 468:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 46c:	ldr	x0, [sp, #32]
 470:	add	x1, sp, #0x30
 474:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 478:	add	x0, sp, #0x78
 47c:	add	x3, sp, #0x30
 480:	mov	x2, x0
 484:	adrp	x0, 0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 488:	add	x1, x0, #0x0
 48c:	mov	x0, x3
 490:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 494:	ldr	x0, [sp, #32]
 498:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 49c:	str	x0, [sp, #360]
 4a0:	ldr	x0, [sp, #360]
 4a4:	cmp	x0, #0x0
 4a8:	b.eq	4d4 <_ZN12_GLOBAL__N_17CFGuard21insertCFGuardDispatchEPN4llvm8CallBaseE+0x1fc>  // b.none
 4ac:	add	x1, sp, #0x30
 4b0:	add	x0, sp, #0x140
 4b4:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 4b8:	ldr	x0, [sp, #32]
 4bc:	mov	x3, x0
 4c0:	ldp	x1, x2, [sp, #320]
 4c4:	ldr	x0, [sp, #360]
 4c8:	bl	0 <_ZN4llvm8CallInst6CreateEPS0_NS_8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEEPNS_11InstructionE>
 4cc:	str	x0, [sp, #392]
 4d0:	b	53c <_ZN12_GLOBAL__N_17CFGuard21insertCFGuardDispatchEPN4llvm8CallBaseE+0x264>
 4d4:	add	x0, sp, #0x20
 4d8:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 4dc:	and	w0, w0, #0xff
 4e0:	cmp	w0, #0x0
 4e4:	b.ne	508 <_ZN12_GLOBAL__N_17CFGuard21insertCFGuardDispatchEPN4llvm8CallBaseE+0x230>  // b.any
 4e8:	adrp	x0, 0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 4ec:	add	x3, x0, #0x0
 4f0:	mov	w2, #0xd3                  	// #211
 4f4:	adrp	x0, 0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 4f8:	add	x1, x0, #0x0
 4fc:	adrp	x0, 0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 500:	add	x0, x0, #0x0
 504:	bl	0 <__assert_fail>
 508:	nop
 50c:	ldr	x0, [sp, #32]
 510:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 514:	str	x0, [sp, #352]
 518:	add	x1, sp, #0x30
 51c:	add	x0, sp, #0x150
 520:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 524:	ldr	x0, [sp, #32]
 528:	mov	x3, x0
 52c:	ldp	x1, x2, [sp, #336]
 530:	ldr	x0, [sp, #352]
 534:	bl	0 <_ZN4llvm10InvokeInst6CreateEPS0_NS_8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEEPNS_11InstructionE>
 538:	str	x0, [sp, #392]
 53c:	ldr	x1, [sp, #368]
 540:	ldr	x0, [sp, #392]
 544:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 548:	ldr	x0, [sp, #32]
 54c:	ldr	x1, [sp, #392]
 550:	bl	0 <_ZN4llvm5Value18replaceAllUsesWithEPS0_>
 554:	ldr	x0, [sp, #32]
 558:	bl	0 <_ZN4llvm11Instruction15eraseFromParentEv>
 55c:	add	x0, sp, #0x30
 560:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 564:	add	x0, sp, #0x80
 568:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 56c:	nop
 570:	ldr	x19, [sp, #16]
 574:	ldp	x29, x30, [sp], #400
 578:	ret

000000000000057c <_ZN12_GLOBAL__N_17CFGuard16doInitializationERN4llvm6ModuleE>:
 57c:	stp	x29, x30, [sp, #-160]!
 580:	mov	x29, sp
 584:	str	x19, [sp, #16]
 588:	str	x0, [sp, #40]
 58c:	str	x1, [sp, #32]
 590:	add	x2, sp, #0x40
 594:	adrp	x0, 0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 598:	add	x1, x0, #0x0
 59c:	mov	x0, x2
 5a0:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 5a4:	ldp	x1, x2, [sp, #64]
 5a8:	ldr	x0, [sp, #32]
 5ac:	bl	0 <_ZNK4llvm6Module13getModuleFlagENS_9StringRefE>
 5b0:	str	x0, [sp, #56]
 5b4:	add	x0, sp, #0x38
 5b8:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 5bc:	str	x0, [sp, #152]
 5c0:	ldr	x0, [sp, #152]
 5c4:	cmp	x0, #0x0
 5c8:	b.eq	5e0 <_ZN12_GLOBAL__N_17CFGuard16doInitializationERN4llvm6ModuleE+0x64>  // b.none
 5cc:	ldr	x0, [sp, #152]
 5d0:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 5d4:	mov	w1, w0
 5d8:	ldr	x0, [sp, #40]
 5dc:	str	w1, [x0, #28]
 5e0:	ldr	x0, [sp, #40]
 5e4:	ldr	w0, [x0, #28]
 5e8:	cmp	w0, #0x2
 5ec:	b.eq	5f8 <_ZN12_GLOBAL__N_17CFGuard16doInitializationERN4llvm6ModuleE+0x7c>  // b.none
 5f0:	mov	w0, #0x0                   	// #0
 5f4:	b	728 <_ZN12_GLOBAL__N_17CFGuard16doInitializationERN4llvm6ModuleE+0x1ac>
 5f8:	ldr	x0, [sp, #32]
 5fc:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 600:	bl	0 <_ZN4llvm4Type9getVoidTyERNS_11LLVMContextE>
 604:	mov	x19, x0
 608:	ldr	x0, [sp, #32]
 60c:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 610:	mov	w1, #0x0                   	// #0
 614:	bl	0 <_ZN4llvm4Type12getInt8PtrTyERNS_11LLVMContextEj>
 618:	str	x0, [sp, #112]
 61c:	add	x0, sp, #0x70
 620:	str	x0, [sp, #96]
 624:	mov	x0, #0x1                   	// #1
 628:	str	x0, [sp, #104]
 62c:	add	x1, sp, #0x60
 630:	add	x0, sp, #0x50
 634:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 638:	mov	w3, #0x0                   	// #0
 63c:	ldp	x1, x2, [sp, #80]
 640:	mov	x0, x19
 644:	bl	0 <_ZN4llvm12FunctionType3getEPNS_4TypeENS_8ArrayRefIS2_EEb>
 648:	mov	x1, x0
 64c:	ldr	x0, [sp, #40]
 650:	str	x1, [x0, #40]
 654:	ldr	x0, [sp, #40]
 658:	ldr	x0, [x0, #40]
 65c:	mov	w1, #0x0                   	// #0
 660:	bl	0 <_ZN4llvm11PointerType3getEPNS_4TypeEj>
 664:	mov	x1, x0
 668:	ldr	x0, [sp, #40]
 66c:	str	x1, [x0, #48]
 670:	ldr	x0, [sp, #40]
 674:	ldr	w0, [x0, #32]
 678:	cmp	w0, #0x0
 67c:	b.ne	6bc <_ZN12_GLOBAL__N_17CFGuard16doInitializationERN4llvm6ModuleE+0x140>  // b.any
 680:	add	x2, sp, #0x78
 684:	adrp	x0, 0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 688:	add	x1, x0, #0x0
 68c:	mov	x0, x2
 690:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 694:	ldr	x0, [sp, #40]
 698:	ldr	x0, [x0, #48]
 69c:	mov	x3, x0
 6a0:	ldp	x1, x2, [sp, #120]
 6a4:	ldr	x0, [sp, #32]
 6a8:	bl	0 <_ZN4llvm6Module17getOrInsertGlobalENS_9StringRefEPNS_4TypeE>
 6ac:	mov	x1, x0
 6b0:	ldr	x0, [sp, #40]
 6b4:	str	x1, [x0, #56]
 6b8:	b	724 <_ZN12_GLOBAL__N_17CFGuard16doInitializationERN4llvm6ModuleE+0x1a8>
 6bc:	ldr	x0, [sp, #40]
 6c0:	ldr	w0, [x0, #32]
 6c4:	cmp	w0, #0x1
 6c8:	b.eq	6ec <_ZN12_GLOBAL__N_17CFGuard16doInitializationERN4llvm6ModuleE+0x170>  // b.none
 6cc:	adrp	x0, 0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 6d0:	add	x3, x0, #0x0
 6d4:	mov	w2, #0xf7                  	// #247
 6d8:	adrp	x0, 0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 6dc:	add	x1, x0, #0x0
 6e0:	adrp	x0, 0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 6e4:	add	x0, x0, #0x0
 6e8:	bl	0 <__assert_fail>
 6ec:	add	x2, sp, #0x88
 6f0:	adrp	x0, 0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 6f4:	add	x1, x0, #0x0
 6f8:	mov	x0, x2
 6fc:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 700:	ldr	x0, [sp, #40]
 704:	ldr	x0, [x0, #48]
 708:	mov	x3, x0
 70c:	ldp	x1, x2, [sp, #136]
 710:	ldr	x0, [sp, #32]
 714:	bl	0 <_ZN4llvm6Module17getOrInsertGlobalENS_9StringRefEPNS_4TypeE>
 718:	mov	x1, x0
 71c:	ldr	x0, [sp, #40]
 720:	str	x1, [x0, #56]
 724:	mov	w0, #0x1                   	// #1
 728:	ldr	x19, [sp, #16]
 72c:	ldp	x29, x30, [sp], #160
 730:	ret

0000000000000734 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE>:
 734:	stp	x29, x30, [sp, #-288]!
 738:	mov	x29, sp
 73c:	str	x19, [sp, #16]
 740:	str	x0, [sp, #40]
 744:	str	x1, [sp, #32]
 748:	ldr	x0, [sp, #40]
 74c:	ldr	w0, [x0, #28]
 750:	cmp	w0, #0x2
 754:	b.eq	760 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x2c>  // b.none
 758:	mov	w19, #0x0                   	// #0
 75c:	b	98c <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x258>
 760:	add	x0, sp, #0x60
 764:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 768:	ldr	x0, [sp, #32]
 76c:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 770:	str	x0, [sp, #264]
 774:	ldr	x0, [sp, #264]
 778:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 77c:	str	x0, [sp, #88]
 780:	ldr	x0, [sp, #264]
 784:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 788:	str	x0, [sp, #80]
 78c:	add	x1, sp, #0x50
 790:	add	x0, sp, #0x58
 794:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 798:	and	w0, w0, #0xff
 79c:	cmp	w0, #0x0
 7a0:	b.eq	8a4 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x170>  // b.none
 7a4:	add	x0, sp, #0x58
 7a8:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 7ac:	str	x0, [sp, #208]
 7b0:	ldr	x0, [sp, #208]
 7b4:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 7b8:	str	x0, [sp, #200]
 7bc:	ldr	x0, [sp, #200]
 7c0:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 7c4:	str	x0, [sp, #72]
 7c8:	ldr	x0, [sp, #200]
 7cc:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 7d0:	str	x0, [sp, #64]
 7d4:	add	x1, sp, #0x40
 7d8:	add	x0, sp, #0x48
 7dc:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 7e0:	and	w0, w0, #0xff
 7e4:	cmp	w0, #0x0
 7e8:	b.eq	898 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x164>  // b.none
 7ec:	add	x0, sp, #0x48
 7f0:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 7f4:	str	x0, [sp, #192]
 7f8:	ldr	x0, [sp, #192]
 7fc:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 800:	str	x0, [sp, #56]
 804:	ldr	x0, [sp, #56]
 808:	cmp	x0, #0x0
 80c:	b.eq	864 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x130>  // b.none
 810:	ldr	x0, [sp, #56]
 814:	bl	0 <_ZNK4llvm8CallBase14isIndirectCallEv>
 818:	and	w0, w0, #0xff
 81c:	cmp	w0, #0x0
 820:	b.eq	864 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x130>  // b.none
 824:	ldr	x19, [sp, #56]
 828:	add	x2, sp, #0xb0
 82c:	adrp	x0, 0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 830:	add	x1, x0, #0x0
 834:	mov	x0, x2
 838:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 83c:	ldp	x1, x2, [sp, #176]
 840:	mov	x0, x19
 844:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 848:	and	w0, w0, #0xff
 84c:	eor	w0, w0, #0x1
 850:	and	w0, w0, #0xff
 854:	cmp	w0, #0x0
 858:	b.eq	864 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x130>  // b.none
 85c:	mov	w0, #0x1                   	// #1
 860:	b	868 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x134>
 864:	mov	w0, #0x0                   	// #0
 868:	cmp	w0, #0x0
 86c:	b.eq	88c <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x158>  // b.none
 870:	add	x1, sp, #0x38
 874:	add	x0, sp, #0x60
 878:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 87c:	mov	w1, #0x0                   	// #0
 880:	adrp	x0, 0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 884:	add	x0, x0, #0x0
 888:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 88c:	add	x0, sp, #0x48
 890:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 894:	b	7d4 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0xa0>
 898:	add	x0, sp, #0x58
 89c:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 8a0:	b	78c <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x58>
 8a4:	add	x0, sp, #0x60
 8a8:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 8ac:	and	w0, w0, #0xff
 8b0:	cmp	w0, #0x0
 8b4:	b.eq	8c0 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x18c>  // b.none
 8b8:	mov	w19, #0x0                   	// #0
 8bc:	b	984 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x250>
 8c0:	ldr	x0, [sp, #40]
 8c4:	ldr	w0, [x0, #32]
 8c8:	cmp	w0, #0x1
 8cc:	b.ne	928 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x1f4>  // b.any
 8d0:	add	x0, sp, #0x60
 8d4:	str	x0, [sp, #232]
 8d8:	ldr	x0, [sp, #232]
 8dc:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 8e0:	str	x0, [sp, #280]
 8e4:	ldr	x0, [sp, #232]
 8e8:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 8ec:	str	x0, [sp, #224]
 8f0:	ldr	x1, [sp, #280]
 8f4:	ldr	x0, [sp, #224]
 8f8:	cmp	x1, x0
 8fc:	b.eq	980 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x24c>  // b.none
 900:	ldr	x0, [sp, #280]
 904:	ldr	x0, [x0]
 908:	str	x0, [sp, #216]
 90c:	ldr	x1, [sp, #216]
 910:	ldr	x0, [sp, #40]
 914:	bl	2d8 <_ZN12_GLOBAL__N_17CFGuard21insertCFGuardDispatchEPN4llvm8CallBaseE>
 918:	ldr	x0, [sp, #280]
 91c:	add	x0, x0, #0x8
 920:	str	x0, [sp, #280]
 924:	b	8f0 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x1bc>
 928:	add	x0, sp, #0x60
 92c:	str	x0, [sp, #256]
 930:	ldr	x0, [sp, #256]
 934:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 938:	str	x0, [sp, #272]
 93c:	ldr	x0, [sp, #256]
 940:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 944:	str	x0, [sp, #248]
 948:	ldr	x1, [sp, #272]
 94c:	ldr	x0, [sp, #248]
 950:	cmp	x1, x0
 954:	b.eq	980 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x24c>  // b.none
 958:	ldr	x0, [sp, #272]
 95c:	ldr	x0, [x0]
 960:	str	x0, [sp, #240]
 964:	ldr	x1, [sp, #240]
 968:	ldr	x0, [sp, #40]
 96c:	bl	f0 <_ZN12_GLOBAL__N_17CFGuard18insertCFGuardCheckEPN4llvm8CallBaseE>
 970:	ldr	x0, [sp, #272]
 974:	add	x0, x0, #0x8
 978:	str	x0, [sp, #272]
 97c:	b	948 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x214>
 980:	mov	w19, #0x1                   	// #1
 984:	add	x0, sp, #0x60
 988:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 98c:	mov	w0, w19
 990:	ldr	x19, [sp, #16]
 994:	ldp	x29, x30, [sp], #288
 998:	ret

000000000000099c <_ZL25initializeCFGuardPassOnceRN4llvm12PassRegistryE>:
 99c:	sub	sp, sp, #0x70
 9a0:	stp	x29, x30, [sp, #16]
 9a4:	add	x29, sp, #0x10
 9a8:	str	x19, [sp, #32]
 9ac:	str	x0, [sp, #56]
 9b0:	add	x2, sp, #0x48
 9b4:	adrp	x0, 0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 9b8:	add	x1, x0, #0x0
 9bc:	mov	x0, x2
 9c0:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 9c4:	add	x2, sp, #0x58
 9c8:	adrp	x0, 0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 9cc:	add	x1, x0, #0x0
 9d0:	mov	x0, x2
 9d4:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 9d8:	mov	x0, #0x50                  	// #80
 9dc:	bl	0 <_Znwm>
 9e0:	mov	x19, x0
 9e4:	strb	wzr, [sp]
 9e8:	mov	w7, #0x0                   	// #0
 9ec:	adrp	x0, 0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 9f0:	add	x6, x0, #0x0
 9f4:	adrp	x0, 0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 9f8:	add	x5, x0, #0x0
 9fc:	ldp	x3, x4, [sp, #88]
 a00:	ldp	x1, x2, [sp, #72]
 a04:	mov	x0, x19
 a08:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 a0c:	str	x19, [sp, #104]
 a10:	mov	w2, #0x1                   	// #1
 a14:	ldr	x1, [sp, #104]
 a18:	ldr	x0, [sp, #56]
 a1c:	bl	0 <_ZN4llvm12PassRegistry12registerPassERKNS_8PassInfoEb>
 a20:	ldr	x0, [sp, #104]
 a24:	ldr	x19, [sp, #32]
 a28:	ldp	x29, x30, [sp, #16]
 a2c:	add	sp, sp, #0x70
 a30:	ret

0000000000000a34 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>:
 a34:	stp	x29, x30, [sp, #-48]!
 a38:	mov	x29, sp
 a3c:	str	x0, [sp, #24]
 a40:	ldr	x0, [sp, #24]
 a44:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 a48:	str	x0, [sp, #40]
 a4c:	add	x0, sp, #0x28
 a50:	mov	x2, x0
 a54:	adrp	x0, 0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 a58:	add	x1, x0, #0x0
 a5c:	adrp	x0, 0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 a60:	add	x0, x0, #0x0
 a64:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 a68:	nop
 a6c:	ldp	x29, x30, [sp], #48
 a70:	ret

0000000000000a74 <_ZN4llvm22createCFGuardCheckPassEv>:
 a74:	stp	x29, x30, [sp, #-32]!
 a78:	mov	x29, sp
 a7c:	str	x19, [sp, #16]
 a80:	mov	x0, #0x40                  	// #64
 a84:	bl	0 <_Znwm>
 a88:	mov	x19, x0
 a8c:	mov	w1, #0x0                   	// #0
 a90:	mov	x0, x19
 a94:	bl	74 <_ZN12_GLOBAL__N_17CFGuardC1ENS0_9MechanismE>
 a98:	mov	x0, x19
 a9c:	ldr	x19, [sp, #16]
 aa0:	ldp	x29, x30, [sp], #32
 aa4:	ret

0000000000000aa8 <_ZN4llvm25createCFGuardDispatchPassEv>:
 aa8:	stp	x29, x30, [sp, #-32]!
 aac:	mov	x29, sp
 ab0:	str	x19, [sp, #16]
 ab4:	mov	x0, #0x40                  	// #64
 ab8:	bl	0 <_Znwm>
 abc:	mov	x19, x0
 ac0:	mov	w1, #0x1                   	// #1
 ac4:	mov	x0, x19
 ac8:	bl	74 <_ZN12_GLOBAL__N_17CFGuardC1ENS0_9MechanismE>
 acc:	mov	x0, x19
 ad0:	ldr	x19, [sp, #16]
 ad4:	ldp	x29, x30, [sp], #32
 ad8:	ret

0000000000000adc <_ZN4llvm15callDefaultCtorIN12_GLOBAL__N_17CFGuardEEEPNS_4PassEv>:
 adc:	stp	x29, x30, [sp, #-32]!
 ae0:	mov	x29, sp
 ae4:	str	x19, [sp, #16]
 ae8:	mov	x0, #0x40                  	// #64
 aec:	bl	0 <_Znwm>
 af0:	mov	x19, x0
 af4:	mov	x0, x19
 af8:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 afc:	mov	x0, x19
 b00:	ldr	x19, [sp, #16]
 b04:	ldp	x29, x30, [sp], #32
 b08:	ret

0000000000000b0c <_ZN12_GLOBAL__N_17CFGuardD1Ev>:
 b0c:	stp	x29, x30, [sp, #-32]!
 b10:	mov	x29, sp
 b14:	str	x0, [sp, #24]
 b18:	adrp	x0, 0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 b1c:	add	x1, x0, #0x0
 b20:	ldr	x0, [sp, #24]
 b24:	str	x1, [x0]
 b28:	ldr	x0, [sp, #24]
 b2c:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 b30:	nop
 b34:	ldp	x29, x30, [sp], #32
 b38:	ret

0000000000000b3c <_ZN12_GLOBAL__N_17CFGuardD0Ev>:
 b3c:	stp	x29, x30, [sp, #-32]!
 b40:	mov	x29, sp
 b44:	str	x0, [sp, #24]
 b48:	ldr	x0, [sp, #24]
 b4c:	bl	b0c <_ZN12_GLOBAL__N_17CFGuardD1Ev>
 b50:	mov	x1, #0x40                  	// #64
 b54:	ldr	x0, [sp, #24]
 b58:	bl	0 <_ZdlPvm>
 b5c:	ldp	x29, x30, [sp], #32
 b60:	ret

0000000000000b64 <_Z41__static_initialization_and_destruction_0ii>:
 b64:	stp	x29, x30, [sp, #-32]!
 b68:	mov	x29, sp
 b6c:	str	w0, [sp, #28]
 b70:	str	w1, [sp, #24]
 b74:	ldr	w0, [sp, #28]
 b78:	cmp	w0, #0x1
 b7c:	b.ne	bb4 <_Z41__static_initialization_and_destruction_0ii+0x50>  // b.any
 b80:	ldr	w1, [sp, #24]
 b84:	mov	w0, #0xffff                	// #65535
 b88:	cmp	w1, w0
 b8c:	b.ne	bb4 <_Z41__static_initialization_and_destruction_0ii+0x50>  // b.any
 b90:	adrp	x0, 0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 b94:	add	x3, x0, #0x0
 b98:	adrp	x0, 0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 b9c:	add	x2, x0, #0x0
 ba0:	adrp	x0, 0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 ba4:	add	x1, x0, #0x0
 ba8:	adrp	x0, 0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 bac:	add	x0, x0, #0x0
 bb0:	bl	0 <_ZN12_GLOBAL__N_17CFGuardC1Ev>
 bb4:	nop
 bb8:	ldp	x29, x30, [sp], #32
 bbc:	ret

0000000000000bc0 <_GLOBAL__sub_I_CFGuard.cpp>:
 bc0:	stp	x29, x30, [sp, #-16]!
 bc4:	mov	x29, sp
 bc8:	mov	w1, #0xffff                	// #65535
 bcc:	mov	w0, #0x1                   	// #1
 bd0:	bl	b64 <_Z41__static_initialization_and_destruction_0ii>
 bd4:	ldp	x29, x30, [sp], #16
 bd8:	ret

Disassembly of section .text._ZnwmPv:

0000000000000000 <_ZnwmPv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZL18__gthread_active_pv:

0000000000000000 <_ZL18__gthread_active_pv>:
   0:	mov	w1, #0x1                   	// #1
   4:	adrp	x0, 0 <__pthread_key_create>
   8:	ldr	x0, [x0]
   c:	cmp	x0, #0x0
  10:	b.ne	18 <_ZL18__gthread_active_pv+0x18>  // b.any
  14:	mov	w1, #0x0                   	// #0
  18:	and	w0, w1, #0xff
  1c:	ret

Disassembly of section .text._ZL14__gthread_oncePiPFvvE:

0000000000000000 <_ZL14__gthread_oncePiPFvvE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	bl	0 <_ZL14__gthread_oncePiPFvvE>
  14:	cmp	w0, #0x0
  18:	cset	w0, ne  // ne = any
  1c:	and	w0, w0, #0xff
  20:	cmp	w0, #0x0
  24:	b.eq	38 <_ZL14__gthread_oncePiPFvvE+0x38>  // b.none
  28:	ldr	x1, [sp, #16]
  2c:	ldr	x0, [sp, #24]
  30:	bl	0 <pthread_once>
  34:	b	3c <_ZL14__gthread_oncePiPFvvE+0x3c>
  38:	mov	w0, #0xffffffff            	// #-1
  3c:	ldp	x29, x30, [sp], #32
  40:	ret

Disassembly of section .text._ZN4llvm12NextPowerOf2Em:

0000000000000000 <_ZN4llvm12NextPowerOf2Em>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	lsr	x0, x0, #1
  10:	ldr	x1, [sp, #8]
  14:	orr	x0, x1, x0
  18:	str	x0, [sp, #8]
  1c:	ldr	x0, [sp, #8]
  20:	lsr	x0, x0, #2
  24:	ldr	x1, [sp, #8]
  28:	orr	x0, x1, x0
  2c:	str	x0, [sp, #8]
  30:	ldr	x0, [sp, #8]
  34:	lsr	x0, x0, #4
  38:	ldr	x1, [sp, #8]
  3c:	orr	x0, x1, x0
  40:	str	x0, [sp, #8]
  44:	ldr	x0, [sp, #8]
  48:	lsr	x0, x0, #8
  4c:	ldr	x1, [sp, #8]
  50:	orr	x0, x1, x0
  54:	str	x0, [sp, #8]
  58:	ldr	x0, [sp, #8]
  5c:	lsr	x0, x0, #16
  60:	ldr	x1, [sp, #8]
  64:	orr	x0, x1, x0
  68:	str	x0, [sp, #8]
  6c:	ldr	x0, [sp, #8]
  70:	lsr	x0, x0, #32
  74:	ldr	x1, [sp, #8]
  78:	orr	x0, x1, x0
  7c:	str	x0, [sp, #8]
  80:	ldr	x0, [sp, #8]
  84:	add	x0, x0, #0x1
  88:	add	sp, sp, #0x10
  8c:	ret

Disassembly of section .text._ZN4llvm11safe_mallocEm:

0000000000000000 <_ZN4llvm11safe_mallocEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <malloc>
  14:	str	x0, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	cmp	x0, #0x0
  20:	b.ne	4c <_ZN4llvm11safe_mallocEm+0x4c>  // b.any
  24:	ldr	x0, [sp, #24]
  28:	cmp	x0, #0x0
  2c:	b.ne	3c <_ZN4llvm11safe_mallocEm+0x3c>  // b.any
  30:	mov	x0, #0x1                   	// #1
  34:	bl	0 <_ZN4llvm11safe_mallocEm>
  38:	b	50 <_ZN4llvm11safe_mallocEm+0x50>
  3c:	mov	w1, #0x1                   	// #1
  40:	adrp	x0, 0 <_ZN4llvm11safe_mallocEm>
  44:	add	x0, x0, #0x0
  48:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  4c:	ldr	x0, [sp, #40]
  50:	ldp	x29, x30, [sp], #48
  54:	ret

Disassembly of section .text._ZStanSt12memory_orderSt23__memory_order_modifier:

0000000000000000 <_ZStanSt12memory_orderSt23__memory_order_modifier>:
   0:	sub	sp, sp, #0x10
   4:	str	w0, [sp, #12]
   8:	str	w1, [sp, #8]
   c:	ldr	w1, [sp, #12]
  10:	ldr	w0, [sp, #8]
  14:	and	w0, w1, w0
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm15SmallVectorBaseC2EPvm:

0000000000000000 <_ZN4llvm15SmallVectorBaseC1EPvm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	str	wzr, [x0, #8]
  24:	ldr	x0, [sp, #8]
  28:	mov	w1, w0
  2c:	ldr	x0, [sp, #24]
  30:	str	w1, [x0, #12]
  34:	nop
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase4sizeEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #8]
  10:	mov	w0, w0
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase8capacityEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase8capacityEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #12]
  10:	mov	w0, w0
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase5emptyEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase5emptyEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #8]
  10:	cmp	w0, #0x0
  14:	cset	w0, eq  // eq = none
  18:	and	w0, w0, #0xff
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm15SmallVectorBase8set_sizeEm:

0000000000000000 <_ZN4llvm15SmallVectorBase8set_sizeEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #16]
  20:	cmp	x0, x1
  24:	b.ls	48 <_ZN4llvm15SmallVectorBase8set_sizeEm+0x48>  // b.plast
  28:	adrp	x0, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  2c:	add	x3, x0, #0x0
  30:	mov	w2, #0x43                  	// #67
  34:	adrp	x0, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  38:	add	x1, x0, #0x0
  3c:	adrp	x0, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  40:	add	x0, x0, #0x0
  44:	bl	0 <__assert_fail>
  48:	ldr	x0, [sp, #16]
  4c:	mov	w1, w0
  50:	ldr	x0, [sp, #24]
  54:	str	w1, [x0, #8]
  58:	nop
  5c:	ldp	x29, x30, [sp], #32
  60:	ret

Disassembly of section .text._ZNSt13__atomic_baseIbEC1Eb:

0000000000000000 <_ZNSt13__atomic_baseIbEC1Eb>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	strb	w1, [sp, #7]
   c:	ldr	x0, [sp, #8]
  10:	ldrb	w1, [sp, #7]
  14:	strb	w1, [x0]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNSt6atomicIbEC2Eb:

0000000000000000 <_ZNSt6atomicIbEC1Eb>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	strb	w1, [sp, #23]
  10:	ldr	x0, [sp, #24]
  14:	ldrb	w1, [sp, #23]
  18:	bl	0 <_ZNSt6atomicIbEC1Eb>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNKSt6atomicIbE4loadESt12memory_order:

0000000000000000 <_ZNKSt6atomicIbE4loadESt12memory_order>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	str	x0, [sp, #40]
  18:	ldr	w0, [sp, #20]
  1c:	str	w0, [sp, #36]
  20:	mov	w1, #0xffff                	// #65535
  24:	ldr	w0, [sp, #36]
  28:	bl	0 <_ZNKSt6atomicIbE4loadESt12memory_order>
  2c:	str	w0, [sp, #32]
  30:	ldr	x0, [sp, #40]
  34:	ldarb	w0, [x0]
  38:	and	w0, w0, #0xff
  3c:	cmp	w0, #0x0
  40:	cset	w0, ne  // ne = any
  44:	and	w0, w0, #0xff
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZNSt6atomicIjEC2Ej:

0000000000000000 <_ZNSt6atomicIjEC1Ej>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	ldr	w1, [sp, #20]
  18:	bl	0 <_ZNSt6atomicIjEC1Ej>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm13StatisticBaseC2EPKcS2_S2_:

0000000000000000 <_ZN4llvm13StatisticBaseC1EPKcS2_S2_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	str	x3, [sp]
  14:	ldr	x0, [sp, #24]
  18:	ldr	x1, [sp, #16]
  1c:	str	x1, [x0]
  20:	ldr	x0, [sp, #24]
  24:	ldr	x1, [sp, #8]
  28:	str	x1, [x0, #8]
  2c:	ldr	x0, [sp, #24]
  30:	ldr	x1, [sp]
  34:	str	x1, [x0, #16]
  38:	nop
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZN4llvm17TrackingStatisticC2EPKcS2_S2_:

0000000000000000 <_ZN4llvm17TrackingStatisticC1EPKcS2_S2_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	x0, [sp, #40]
  1c:	ldr	x3, [sp, #16]
  20:	ldr	x2, [sp, #24]
  24:	ldr	x1, [sp, #32]
  28:	bl	0 <_ZN4llvm17TrackingStatisticC1EPKcS2_S2_>
  2c:	ldr	x0, [sp, #40]
  30:	add	x0, x0, #0x18
  34:	mov	w1, #0x0                   	// #0
  38:	bl	0 <_ZN4llvm17TrackingStatisticC1EPKcS2_S2_>
  3c:	ldr	x0, [sp, #40]
  40:	add	x0, x0, #0x1c
  44:	mov	w1, #0x0                   	// #0
  48:	bl	0 <_ZN4llvm17TrackingStatisticC1EPKcS2_S2_>
  4c:	nop
  50:	ldp	x29, x30, [sp], #48
  54:	ret

Disassembly of section .text._ZN4llvm17TrackingStatisticppEi:

0000000000000000 <_ZN4llvm17TrackingStatisticppEi>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZN4llvm17TrackingStatisticppEi>
  18:	ldr	x0, [sp, #24]
  1c:	add	x0, x0, #0x18
  20:	str	x0, [sp, #40]
  24:	mov	w0, #0x1                   	// #1
  28:	str	w0, [sp, #36]
  2c:	str	wzr, [sp, #32]
  30:	ldr	x0, [sp, #40]
  34:	ldr	w1, [sp, #36]
  38:	ldaxr	w2, [x0]
  3c:	add	w3, w2, w1
  40:	stlxr	w4, w3, [x0]
  44:	cbnz	w4, 38 <_ZN4llvm17TrackingStatisticppEi+0x38>
  48:	nop
  4c:	mov	w0, w2
  50:	ldp	x29, x30, [sp], #48
  54:	ret

Disassembly of section .text._ZN4llvm17TrackingStatistic4initEv:

0000000000000000 <_ZN4llvm17TrackingStatistic4initEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x0, x0, #0x1c
  14:	mov	w1, #0x2                   	// #2
  18:	bl	0 <_ZN4llvm17TrackingStatistic4initEv>
  1c:	and	w0, w0, #0xff
  20:	eor	w0, w0, #0x1
  24:	and	w0, w0, #0xff
  28:	cmp	w0, #0x0
  2c:	b.eq	38 <_ZN4llvm17TrackingStatistic4initEv+0x38>  // b.none
  30:	ldr	x0, [sp, #24]
  34:	bl	0 <_ZN4llvm17TrackingStatistic17RegisterStatisticEv>
  38:	ldr	x0, [sp, #24]
  3c:	ldp	x29, x30, [sp], #32
  40:	ret

Disassembly of section .text._ZN4llvm9StringRef6strLenEPKc:

0000000000000000 <_ZN4llvm9StringRef6strLenEPKc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <strlen>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKc:

0000000000000000 <_ZN4llvm9StringRefC1EPKc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #16]
  20:	cmp	x0, #0x0
  24:	b.eq	38 <_ZN4llvm9StringRefC1EPKc+0x38>  // b.none
  28:	ldr	x0, [sp, #16]
  2c:	bl	0 <_ZN4llvm9StringRefC1EPKc>
  30:	mov	x1, x0
  34:	b	3c <_ZN4llvm9StringRefC1EPKc+0x3c>
  38:	mov	x1, #0x0                   	// #0
  3c:	ldr	x0, [sp, #24]
  40:	str	x1, [x0, #8]
  44:	nop
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKcm:

0000000000000000 <_ZN4llvm9StringRefC1EPKcm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x1, [sp, #8]
  24:	str	x1, [x0, #8]
  28:	nop
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNK4llvm9StringRef3strB5cxx11Ev:

0000000000000000 <_ZNK4llvm9StringRef3strB5cxx11Ev>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x19, x8
  14:	str	x0, [sp, #56]
  18:	ldr	x0, [sp, #56]
  1c:	ldr	x0, [x0]
  20:	cmp	x0, #0x0
  24:	b.ne	34 <_ZNK4llvm9StringRef3strB5cxx11Ev+0x34>  // b.any
  28:	mov	x0, x19
  2c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
  30:	b	6c <_ZNK4llvm9StringRef3strB5cxx11Ev+0x6c>
  34:	ldr	x0, [sp, #56]
  38:	ldr	x20, [x0]
  3c:	ldr	x0, [sp, #56]
  40:	ldr	x21, [x0, #8]
  44:	add	x0, sp, #0x48
  48:	bl	0 <_ZNSaIcEC1Ev>
  4c:	add	x0, sp, #0x48
  50:	mov	x3, x0
  54:	mov	x2, x21
  58:	mov	x1, x20
  5c:	mov	x0, x19
  60:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcmRKS3_>
  64:	add	x0, sp, #0x48
  68:	bl	0 <_ZNSaIcED1Ev>
  6c:	mov	x0, x19
  70:	ldp	x19, x20, [sp, #16]
  74:	ldr	x21, [sp, #32]
  78:	ldp	x29, x30, [sp], #80
  7c:	ret

Disassembly of section .text._ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv:

0000000000000000 <_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #40]
  14:	mov	x8, x19
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv>
  20:	mov	x0, x19
  24:	ldr	x19, [sp, #16]
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZNK4llvm5Twine6isNullEv:

0000000000000000 <_ZNK4llvm5Twine6isNullEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine6isNullEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	cset	w0, eq  // eq = none
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZNK4llvm5Twine7isEmptyEv:

0000000000000000 <_ZNK4llvm5Twine7isEmptyEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine7isEmptyEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x1
  1c:	cset	w0, eq  // eq = none
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZNK4llvm5Twine9isNullaryEv:

0000000000000000 <_ZNK4llvm5Twine9isNullaryEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine9isNullaryEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.ne	34 <_ZNK4llvm5Twine9isNullaryEv+0x34>  // b.any
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNK4llvm5Twine9isNullaryEv>
  28:	and	w0, w0, #0xff
  2c:	cmp	w0, #0x0
  30:	b.eq	3c <_ZNK4llvm5Twine9isNullaryEv+0x3c>  // b.none
  34:	mov	w0, #0x1                   	// #1
  38:	b	40 <_ZNK4llvm5Twine9isNullaryEv+0x40>
  3c:	mov	w0, #0x0                   	// #0
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZNK4llvm5Twine8isBinaryEv:

0000000000000000 <_ZNK4llvm5Twine8isBinaryEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine8isBinaryEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.eq	3c <_ZNK4llvm5Twine8isBinaryEv+0x3c>  // b.none
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNK4llvm5Twine8isBinaryEv>
  28:	and	w0, w0, #0xff
  2c:	cmp	w0, #0x1
  30:	b.eq	3c <_ZNK4llvm5Twine8isBinaryEv+0x3c>  // b.none
  34:	mov	w0, #0x1                   	// #1
  38:	b	40 <_ZNK4llvm5Twine8isBinaryEv+0x40>
  3c:	mov	w0, #0x0                   	// #0
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZNK4llvm5Twine7isValidEv:

0000000000000000 <_ZNK4llvm5Twine7isValidEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.eq	3c <_ZNK4llvm5Twine7isValidEv+0x3c>  // b.none
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  28:	and	w0, w0, #0xff
  2c:	cmp	w0, #0x1
  30:	b.eq	3c <_ZNK4llvm5Twine7isValidEv+0x3c>  // b.none
  34:	mov	w0, #0x1                   	// #1
  38:	b	40 <_ZNK4llvm5Twine7isValidEv+0x40>
  3c:	mov	w0, #0x0                   	// #0
  40:	cmp	w0, #0x0
  44:	b.eq	50 <_ZNK4llvm5Twine7isValidEv+0x50>  // b.none
  48:	mov	w0, #0x0                   	// #0
  4c:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
  50:	ldr	x0, [sp, #24]
  54:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  58:	and	w0, w0, #0xff
  5c:	cmp	w0, #0x0
  60:	cset	w0, eq  // eq = none
  64:	and	w0, w0, #0xff
  68:	cmp	w0, #0x0
  6c:	b.eq	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.none
  70:	mov	w0, #0x0                   	// #0
  74:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
  78:	ldr	x0, [sp, #24]
  7c:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  80:	and	w0, w0, #0xff
  84:	cmp	w0, #0x1
  88:	b.eq	a8 <_ZNK4llvm5Twine7isValidEv+0xa8>  // b.none
  8c:	ldr	x0, [sp, #24]
  90:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  94:	and	w0, w0, #0xff
  98:	cmp	w0, #0x1
  9c:	b.ne	a8 <_ZNK4llvm5Twine7isValidEv+0xa8>  // b.any
  a0:	mov	w0, #0x1                   	// #1
  a4:	b	ac <_ZNK4llvm5Twine7isValidEv+0xac>
  a8:	mov	w0, #0x0                   	// #0
  ac:	cmp	w0, #0x0
  b0:	b.eq	bc <_ZNK4llvm5Twine7isValidEv+0xbc>  // b.none
  b4:	mov	w0, #0x0                   	// #0
  b8:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
  bc:	ldr	x0, [sp, #24]
  c0:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  c4:	and	w0, w0, #0xff
  c8:	cmp	w0, #0x2
  cc:	b.ne	f8 <_ZNK4llvm5Twine7isValidEv+0xf8>  // b.any
  d0:	ldr	x0, [sp, #24]
  d4:	ldr	x0, [x0]
  d8:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  dc:	and	w0, w0, #0xff
  e0:	eor	w0, w0, #0x1
  e4:	and	w0, w0, #0xff
  e8:	cmp	w0, #0x0
  ec:	b.eq	f8 <_ZNK4llvm5Twine7isValidEv+0xf8>  // b.none
  f0:	mov	w0, #0x1                   	// #1
  f4:	b	fc <_ZNK4llvm5Twine7isValidEv+0xfc>
  f8:	mov	w0, #0x0                   	// #0
  fc:	cmp	w0, #0x0
 100:	b.eq	10c <_ZNK4llvm5Twine7isValidEv+0x10c>  // b.none
 104:	mov	w0, #0x0                   	// #0
 108:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
 10c:	ldr	x0, [sp, #24]
 110:	bl	0 <_ZNK4llvm5Twine7isValidEv>
 114:	and	w0, w0, #0xff
 118:	cmp	w0, #0x2
 11c:	b.ne	148 <_ZNK4llvm5Twine7isValidEv+0x148>  // b.any
 120:	ldr	x0, [sp, #24]
 124:	ldr	x0, [x0, #8]
 128:	bl	0 <_ZNK4llvm5Twine7isValidEv>
 12c:	and	w0, w0, #0xff
 130:	eor	w0, w0, #0x1
 134:	and	w0, w0, #0xff
 138:	cmp	w0, #0x0
 13c:	b.eq	148 <_ZNK4llvm5Twine7isValidEv+0x148>  // b.none
 140:	mov	w0, #0x1                   	// #1
 144:	b	14c <_ZNK4llvm5Twine7isValidEv+0x14c>
 148:	mov	w0, #0x0                   	// #0
 14c:	cmp	w0, #0x0
 150:	b.eq	15c <_ZNK4llvm5Twine7isValidEv+0x15c>  // b.none
 154:	mov	w0, #0x0                   	// #0
 158:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
 15c:	mov	w0, #0x1                   	// #1
 160:	ldp	x29, x30, [sp], #32
 164:	ret

Disassembly of section .text._ZNK4llvm5Twine10getLHSKindEv:

0000000000000000 <_ZNK4llvm5Twine10getLHSKindEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm5Twine10getRHSKindEv:

0000000000000000 <_ZNK4llvm5Twine10getRHSKindEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #17]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm5TwineC2EPKc:

0000000000000000 <_ZN4llvm5TwineC1EPKc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	str	xzr, [x0]
  18:	ldr	x0, [sp, #24]
  1c:	str	xzr, [x0, #8]
  20:	ldr	x0, [sp, #24]
  24:	mov	w1, #0x1                   	// #1
  28:	strb	w1, [x0, #16]
  2c:	ldr	x0, [sp, #24]
  30:	mov	w1, #0x1                   	// #1
  34:	strb	w1, [x0, #17]
  38:	ldr	x0, [sp, #16]
  3c:	ldrb	w0, [x0]
  40:	cmp	w0, #0x0
  44:	b.eq	64 <_ZN4llvm5TwineC1EPKc+0x64>  // b.none
  48:	ldr	x0, [sp, #24]
  4c:	ldr	x1, [sp, #16]
  50:	str	x1, [x0]
  54:	ldr	x0, [sp, #24]
  58:	mov	w1, #0x3                   	// #3
  5c:	strb	w1, [x0, #16]
  60:	b	70 <_ZN4llvm5TwineC1EPKc+0x70>
  64:	ldr	x0, [sp, #24]
  68:	mov	w1, #0x1                   	// #1
  6c:	strb	w1, [x0, #16]
  70:	ldr	x0, [sp, #24]
  74:	bl	0 <_ZN4llvm5TwineC1EPKc>
  78:	and	w0, w0, #0xff
  7c:	cmp	w0, #0x0
  80:	b.ne	a4 <_ZN4llvm5TwineC1EPKc+0xa4>  // b.any
  84:	adrp	x0, 0 <_ZN4llvm5TwineC1EPKc>
  88:	add	x3, x0, #0x0
  8c:	mov	w2, #0x112                 	// #274
  90:	adrp	x0, 0 <_ZN4llvm5TwineC1EPKc>
  94:	add	x1, x0, #0x0
  98:	adrp	x0, 0 <_ZN4llvm5TwineC1EPKc>
  9c:	add	x0, x0, #0x0
  a0:	bl	0 <__assert_fail>
  a4:	nop
  a8:	nop
  ac:	ldp	x29, x30, [sp], #32
  b0:	ret

Disassembly of section .text._ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	str	xzr, [x0]
  18:	ldr	x0, [sp, #24]
  1c:	str	xzr, [x0, #8]
  20:	ldr	x0, [sp, #24]
  24:	mov	w1, #0x4                   	// #4
  28:	strb	w1, [x0, #16]
  2c:	ldr	x0, [sp, #24]
  30:	mov	w1, #0x1                   	// #1
  34:	strb	w1, [x0, #17]
  38:	ldr	x0, [sp, #24]
  3c:	ldr	x1, [sp, #16]
  40:	str	x1, [x0]
  44:	ldr	x0, [sp, #24]
  48:	bl	0 <_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  4c:	and	w0, w0, #0xff
  50:	cmp	w0, #0x0
  54:	b.ne	78 <_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x78>  // b.any
  58:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  5c:	add	x3, x0, #0x0
  60:	mov	w2, #0x11b                 	// #283
  64:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  68:	add	x1, x0, #0x0
  6c:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  70:	add	x0, x0, #0x0
  74:	bl	0 <__assert_fail>
  78:	nop
  7c:	nop
  80:	ldp	x29, x30, [sp], #32
  84:	ret

Disassembly of section .text._ZNK4llvm6Triple5getOSEv:

0000000000000000 <_ZNK4llvm6Triple5getOSEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #44]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm6Triple11isOSWindowsEv:

0000000000000000 <_ZNK4llvm6Triple11isOSWindowsEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm6Triple11isOSWindowsEv>
  14:	cmp	w0, #0xf
  18:	cset	w0, eq  // eq = none
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm15ilist_node_baseILb1EE7setPrevEPS1_:

0000000000000000 <_ZN4llvm15ilist_node_baseILb1EE7setPrevEPS1_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN4llvm15ilist_node_baseILb1EE7setPrevEPS1_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm15ilist_node_baseILb1EE7setNextEPS1_:

0000000000000000 <_ZN4llvm15ilist_node_baseILb1EE7setNextEPS1_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [sp]
  14:	str	x1, [x0, #8]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm15ilist_node_baseILb1EE7getPrevEv:

0000000000000000 <_ZNK4llvm15ilist_node_baseILb1EE7getPrevEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm15ilist_node_baseILb1EE7getPrevEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNK4llvm15ilist_node_baseILb1EE7getNextEv:

0000000000000000 <_ZNK4llvm15ilist_node_baseILb1EE7getNextEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm15ilist_node_baseILb1EE10isSentinelEv:

0000000000000000 <_ZNK4llvm15ilist_node_baseILb1EE10isSentinelEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm15ilist_node_baseILb1EE10isSentinelEv>
  14:	cmp	w0, #0x0
  18:	cset	w0, ne  // ne = any
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm15ilist_node_baseILb1EE15isKnownSentinelEv:

0000000000000000 <_ZNK4llvm15ilist_node_baseILb1EE15isKnownSentinelEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm15ilist_node_baseILb1EE15isKnownSentinelEv>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNK4llvm18StringMapEntryBase12getKeyLengthEv:

0000000000000000 <_ZNK4llvm18StringMapEntryBase12getKeyLengthEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm3Use17PrevPointerTraits16getAsVoidPointerEPPS0_:

0000000000000000 <_ZN4llvm3Use17PrevPointerTraits16getAsVoidPointerEPPS0_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm3Use17PrevPointerTraits18getFromVoidPointerEPv:

0000000000000000 <_ZN4llvm3Use17PrevPointerTraits18getFromVoidPointerEPv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm3UsecvPNS_5ValueEEv:

0000000000000000 <_ZNK4llvm3UsecvPNS_5ValueEEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm3Use7setPrevEPPS0_:

0000000000000000 <_ZN4llvm3Use7setPrevEPPS0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	add	x0, x0, #0x10
  18:	ldr	x1, [sp, #16]
  1c:	bl	0 <_ZN4llvm3Use7setPrevEPPS0_>
  20:	nop
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZN4llvm3Use9addToListEPPS0_:

0000000000000000 <_ZN4llvm3Use9addToListEPPS0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	ldr	x1, [x0]
  18:	ldr	x0, [sp, #24]
  1c:	str	x1, [x0, #8]
  20:	ldr	x0, [sp, #24]
  24:	ldr	x0, [x0, #8]
  28:	cmp	x0, #0x0
  2c:	b.eq	4c <_ZN4llvm3Use9addToListEPPS0_+0x4c>  // b.none
  30:	ldr	x0, [sp, #24]
  34:	ldr	x2, [x0, #8]
  38:	ldr	x0, [sp, #24]
  3c:	add	x0, x0, #0x8
  40:	mov	x1, x0
  44:	mov	x0, x2
  48:	bl	0 <_ZN4llvm3Use9addToListEPPS0_>
  4c:	ldr	x1, [sp, #16]
  50:	ldr	x0, [sp, #24]
  54:	bl	0 <_ZN4llvm3Use9addToListEPPS0_>
  58:	ldr	x0, [sp, #16]
  5c:	ldr	x1, [sp, #24]
  60:	str	x1, [x0]
  64:	nop
  68:	ldp	x29, x30, [sp], #32
  6c:	ret

Disassembly of section .text._ZN4llvm3Use14removeFromListEv:

0000000000000000 <_ZN4llvm3Use14removeFromListEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x0, x0, #0x10
  14:	bl	0 <_ZN4llvm3Use14removeFromListEv>
  18:	str	x0, [sp, #40]
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x1, [x0, #8]
  24:	ldr	x0, [sp, #40]
  28:	str	x1, [x0]
  2c:	ldr	x0, [sp, #24]
  30:	ldr	x0, [x0, #8]
  34:	cmp	x0, #0x0
  38:	b.eq	4c <_ZN4llvm3Use14removeFromListEv+0x4c>  // b.none
  3c:	ldr	x0, [sp, #24]
  40:	ldr	x0, [x0, #8]
  44:	ldr	x1, [sp, #40]
  48:	bl	0 <_ZN4llvm3Use14removeFromListEv>
  4c:	nop
  50:	ldp	x29, x30, [sp], #48
  54:	ret

Disassembly of section .text._ZNK4llvm5Value7getTypeEv:

0000000000000000 <_ZNK4llvm5Value7getTypeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm5Value6addUseERNS_3UseE:

0000000000000000 <_ZN4llvm5Value6addUseERNS_3UseE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	add	x0, x0, #0x8
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #16]
  20:	bl	0 <_ZN4llvm5Value6addUseERNS_3UseE>
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNK4llvm5Value10getValueIDEv:

0000000000000000 <_ZNK4llvm5Value10getValueIDEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm5Value24getSubclassDataFromValueEv:

0000000000000000 <_ZNK4llvm5Value24getSubclassDataFromValueEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrh	w0, [x0, #18]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm5Value20setValueSubclassDataEt:

0000000000000000 <_ZN4llvm5Value20setValueSubclassDataEt>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	strh	w1, [sp, #6]
   c:	ldr	x0, [sp, #8]
  10:	ldrh	w1, [sp, #6]
  14:	strh	w1, [x0, #18]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm3Use3setEPNS_5ValueE:

0000000000000000 <_ZN4llvm3Use3setEPNS_5ValueE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x0, [x0]
  18:	cmp	x0, #0x0
  1c:	b.eq	28 <_ZN4llvm3Use3setEPNS_5ValueE+0x28>  // b.none
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZN4llvm3Use3setEPNS_5ValueE>
  28:	ldr	x0, [sp, #24]
  2c:	ldr	x1, [sp, #16]
  30:	str	x1, [x0]
  34:	ldr	x0, [sp, #16]
  38:	cmp	x0, #0x0
  3c:	b.eq	4c <_ZN4llvm3Use3setEPNS_5ValueE+0x4c>  // b.none
  40:	ldr	x1, [sp, #24]
  44:	ldr	x0, [sp, #16]
  48:	bl	0 <_ZN4llvm3Use3setEPNS_5ValueE>
  4c:	nop
  50:	ldp	x29, x30, [sp], #32
  54:	ret

Disassembly of section .text._ZN4llvm3UseaSEPNS_5ValueE:

0000000000000000 <_ZN4llvm3UseaSEPNS_5ValueE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZN4llvm3UseaSEPNS_5ValueE>
  1c:	ldr	x0, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_8ConstantENS_5ValueEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_8ConstantENS_5ValueEvE4doitERKS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8isa_implINS_8ConstantENS_5ValueEvE4doitERKS2_>
  14:	cmp	w0, #0x10
  18:	cset	w0, ls  // ls = plast
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_11InstructionENS_5ValueEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_11InstructionENS_5ValueEvE4doitERKS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8isa_implINS_11InstructionENS_5ValueEvE4doitERKS2_>
  14:	cmp	w0, #0x17
  18:	cset	w0, hi  // hi = pmore
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm4User14getNumOperandsEv:

0000000000000000 <_ZNK4llvm4User14getNumOperandsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #20]
  10:	ubfx	x0, x0, #0, #28
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNK4llvm8Metadata13getMetadataIDEv:

0000000000000000 <_ZNK4llvm8Metadata13getMetadataIDEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_18ConstantAsMetadataENS_8MetadataEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_18ConstantAsMetadataENS_8MetadataEvE4doitERKS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8isa_implINS_18ConstantAsMetadataENS_8MetadataEvE4doitERKS2_>
  14:	cmp	w0, #0x1
  18:	cset	w0, eq  // eq = none
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm20pointer_union_detail19PointerUnionMembersINS_12PointerUnionIJPNS_15MetadataAsValueEPNS_8MetadataEEEENS_14PointerIntPairIPvLj1EiNS0_22PointerUnionUIntTraitsIJS4_S6_EEENS_18PointerIntPairInfoIS9_Lj1ESB_EEEELi0EJS4_S6_EECI2NS1_IS7_SE_Li1EJS6_EEEES6_:

0000000000000000 <_ZN4llvm20pointer_union_detail19PointerUnionMembersINS_12PointerUnionIJPNS_15MetadataAsValueEPNS_8MetadataEEEENS_14PointerIntPairIPvLj1EiNS0_22PointerUnionUIntTraitsIJS4_S6_EEENS_18PointerIntPairInfoIS9_Lj1ESB_EEEELi0EJS4_S6_EECI1NS1_IS7_SE_Li1EJS6_EEEES6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN4llvm20pointer_union_detail19PointerUnionMembersINS_12PointerUnionIJPNS_15MetadataAsValueEPNS_8MetadataEEEENS_14PointerIntPairIPvLj1EiNS0_22PointerUnionUIntTraitsIJS4_S6_EEENS_18PointerIntPairInfoIS9_Lj1ESB_EEEELi0EJS4_S6_EECI1NS1_IS7_SE_Li1EJS6_EEEES6_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm12PointerUnionIJPNS_15MetadataAsValueEPNS_8MetadataEEECI2NS_20pointer_union_detail19PointerUnionMembersIS5_NS_14PointerIntPairIPvLj1EiNS6_22PointerUnionUIntTraitsIJS2_S4_EEENS_18PointerIntPairInfoIS9_Lj1ESB_EEEELi1EJS4_EEEES4_:

0000000000000000 <_ZN4llvm12PointerUnionIJPNS_15MetadataAsValueEPNS_8MetadataEEECI1NS_20pointer_union_detail19PointerUnionMembersIS5_NS_14PointerIntPairIPvLj1EiNS6_22PointerUnionUIntTraitsIJS2_S4_EEENS_18PointerIntPairInfoIS9_Lj1ESB_EEEELi1EJS4_EEEES4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN4llvm12PointerUnionIJPNS_15MetadataAsValueEPNS_8MetadataEEECI1NS_20pointer_union_detail19PointerUnionMembersIS5_NS_14PointerIntPairIPvLj1EiNS6_22PointerUnionUIntTraitsIJS2_S4_EEENS_18PointerIntPairInfoIS9_Lj1ESB_EEEELi1EJS4_EEEES4_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm16MetadataTracking5trackERPNS_8MetadataE:

0000000000000000 <_ZN4llvm16MetadataTracking5trackERPNS_8MetadataE>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x19, [x0]
  18:	add	x0, sp, #0x38
  1c:	mov	x1, #0x0                   	// #0
  20:	bl	0 <_ZN4llvm16MetadataTracking5trackERPNS_8MetadataE>
  24:	ldr	x2, [sp, #56]
  28:	mov	x1, x19
  2c:	ldr	x0, [sp, #40]
  30:	bl	0 <_ZN4llvm16MetadataTracking5trackEPvRNS_8MetadataENS_12PointerUnionIJPNS_15MetadataAsValueEPS2_EEE>
  34:	and	w0, w0, #0xff
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #64
  40:	ret

Disassembly of section .text._ZN4llvm16MetadataTracking7untrackERPNS_8MetadataE:

0000000000000000 <_ZN4llvm16MetadataTracking7untrackERPNS_8MetadataE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	mov	x1, x0
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
  20:	nop
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZN4llvm16MetadataTracking7retrackERPNS_8MetadataES3_:

0000000000000000 <_ZN4llvm16MetadataTracking7retrackERPNS_8MetadataES3_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x0, [x0]
  18:	ldr	x2, [sp, #16]
  1c:	mov	x1, x0
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZN4llvm16MetadataTracking7retrackEPvRNS_8MetadataES1_>
  28:	and	w0, w0, #0xff
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZNK4llvm15ValueAsMetadata8getValueEv:

0000000000000000 <_ZNK4llvm15ValueAsMetadata8getValueEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #136]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm18ConstantAsMetadata8getValueEv:

0000000000000000 <_ZNK4llvm18ConstantAsMetadata8getValueEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm18ConstantAsMetadata8getValueEv>
  14:	bl	0 <_ZNK4llvm18ConstantAsMetadata8getValueEv>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm13TrackingMDRefC2ERKS0_:

0000000000000000 <_ZN4llvm13TrackingMDRefC1ERKS0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	ldr	x1, [x0]
  18:	ldr	x0, [sp, #24]
  1c:	str	x1, [x0]
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZN4llvm13TrackingMDRefC1ERKS0_>
  28:	nop
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZN4llvm13TrackingMDRefaSEOS0_:

0000000000000000 <_ZN4llvm13TrackingMDRefaSEOS0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	cmp	x1, x0
  1c:	b.ne	28 <_ZN4llvm13TrackingMDRefaSEOS0_+0x28>  // b.any
  20:	ldr	x0, [sp, #24]
  24:	b	50 <_ZN4llvm13TrackingMDRefaSEOS0_+0x50>
  28:	ldr	x0, [sp, #24]
  2c:	bl	0 <_ZN4llvm13TrackingMDRefaSEOS0_>
  30:	ldr	x0, [sp, #16]
  34:	ldr	x1, [x0]
  38:	ldr	x0, [sp, #24]
  3c:	str	x1, [x0]
  40:	ldr	x1, [sp, #16]
  44:	ldr	x0, [sp, #24]
  48:	bl	0 <_ZN4llvm13TrackingMDRefaSEOS0_>
  4c:	ldr	x0, [sp, #24]
  50:	ldp	x29, x30, [sp], #32
  54:	ret

Disassembly of section .text._ZN4llvm13TrackingMDRefD2Ev:

0000000000000000 <_ZN4llvm13TrackingMDRefD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm13TrackingMDRefD1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNK4llvm13TrackingMDRef3getEv:

0000000000000000 <_ZNK4llvm13TrackingMDRef3getEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm13TrackingMDRef5trackEv:

0000000000000000 <_ZN4llvm13TrackingMDRef5trackEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	cmp	x0, #0x0
  18:	b.eq	24 <_ZN4llvm13TrackingMDRef5trackEv+0x24>  // b.none
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZN4llvm13TrackingMDRef5trackEv>
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZN4llvm13TrackingMDRef7untrackEv:

0000000000000000 <_ZN4llvm13TrackingMDRef7untrackEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	cmp	x0, #0x0
  18:	b.eq	24 <_ZN4llvm13TrackingMDRef7untrackEv+0x24>  // b.none
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZN4llvm13TrackingMDRef7untrackEv>
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZN4llvm13TrackingMDRef7retrackERS0_:

0000000000000000 <_ZN4llvm13TrackingMDRef7retrackERS0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [x0]
  18:	ldr	x0, [sp, #16]
  1c:	ldr	x0, [x0]
  20:	cmp	x1, x0
  24:	b.eq	48 <_ZN4llvm13TrackingMDRef7retrackERS0_+0x48>  // b.none
  28:	adrp	x0, 0 <_ZN4llvm13TrackingMDRef7retrackERS0_>
  2c:	add	x3, x0, #0x0
  30:	mov	w2, #0x5e                  	// #94
  34:	adrp	x0, 0 <_ZN4llvm13TrackingMDRef7retrackERS0_>
  38:	add	x1, x0, #0x0
  3c:	adrp	x0, 0 <_ZN4llvm13TrackingMDRef7retrackERS0_>
  40:	add	x0, x0, #0x0
  44:	bl	0 <__assert_fail>
  48:	ldr	x0, [sp, #16]
  4c:	ldr	x0, [x0]
  50:	cmp	x0, #0x0
  54:	b.eq	6c <_ZN4llvm13TrackingMDRef7retrackERS0_+0x6c>  // b.none
  58:	ldr	x0, [sp, #16]
  5c:	ldr	x1, [sp, #24]
  60:	bl	0 <_ZN4llvm13TrackingMDRef7retrackERS0_>
  64:	ldr	x0, [sp, #16]
  68:	str	xzr, [x0]
  6c:	nop
  70:	ldp	x29, x30, [sp], #32
  74:	ret

Disassembly of section .text._ZNK4llvm8DebugLoccvbEv:

0000000000000000 <_ZNK4llvm8DebugLoccvbEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm8DebugLoccvbEv>
  14:	cmp	x0, #0x0
  18:	cset	w0, ne  // ne = any
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm11Instruction9getParentEv:

0000000000000000 <_ZN4llvm11Instruction9getParentEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #40]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm11Instruction9getModuleEv:

0000000000000000 <_ZN4llvm11Instruction9getModuleEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm11Instruction9getModuleEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNK4llvm11Instruction9getOpcodeEv:

0000000000000000 <_ZNK4llvm11Instruction9getOpcodeEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm11Instruction9getOpcodeEv>
  14:	sub	w0, w0, #0x18
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm8DebugLocaSEOS0_:

0000000000000000 <_ZN4llvm8DebugLocaSEOS0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN4llvm8DebugLocaSEOS0_>
  1c:	ldr	x0, [sp, #24]
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm11Instruction11setDebugLocENS_8DebugLocE:

0000000000000000 <_ZN4llvm11Instruction11setDebugLocENS_8DebugLocE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	add	x19, x0, #0x30
  1c:	ldr	x0, [sp, #32]
  20:	bl	0 <_ZN4llvm11Instruction11setDebugLocENS_8DebugLocE>
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm11Instruction11setDebugLocENS_8DebugLocE>
  30:	nop
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZNK4llvm11Instruction11getDebugLocEv:

0000000000000000 <_ZNK4llvm11Instruction11getDebugLocEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x30
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm11Instruction20setValueSubclassDataEt:

0000000000000000 <_ZN4llvm11Instruction20setValueSubclassDataEt>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	strh	w1, [sp, #22]
  10:	ldr	x0, [sp, #24]
  14:	ldrh	w1, [sp, #22]
  18:	bl	0 <_ZN4llvm11Instruction20setValueSubclassDataEt>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm11Instruction24getSubclassDataFromValueEv:

0000000000000000 <_ZNK4llvm11Instruction24getSubclassDataFromValueEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm11Instruction24getSubclassDataFromValueEv>
  14:	and	w0, w0, #0xffff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm11Instruction26setInstructionSubclassDataEt:

0000000000000000 <_ZN4llvm11Instruction26setInstructionSubclassDataEt>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	strh	w1, [sp, #22]
  10:	ldrsh	w0, [sp, #22]
  14:	cmp	w0, #0x0
  18:	b.ge	3c <_ZN4llvm11Instruction26setInstructionSubclassDataEt+0x3c>  // b.tcont
  1c:	adrp	x0, 0 <_ZN4llvm11Instruction26setInstructionSubclassDataEt>
  20:	add	x3, x0, #0x0
  24:	mov	w2, #0x2fd                 	// #765
  28:	adrp	x0, 0 <_ZN4llvm11Instruction26setInstructionSubclassDataEt>
  2c:	add	x1, x0, #0x0
  30:	adrp	x0, 0 <_ZN4llvm11Instruction26setInstructionSubclassDataEt>
  34:	add	x0, x0, #0x0
  38:	bl	0 <__assert_fail>
  3c:	ldr	x0, [sp, #24]
  40:	bl	0 <_ZN4llvm11Instruction26setInstructionSubclassDataEt>
  44:	and	w0, w0, #0xffff
  48:	sxth	w0, w0
  4c:	and	w0, w0, #0xffff8000
  50:	sxth	w1, w0
  54:	ldrsh	w0, [sp, #22]
  58:	orr	w0, w1, w0
  5c:	sxth	w0, w0
  60:	and	w0, w0, #0xffff
  64:	mov	w1, w0
  68:	ldr	x0, [sp, #24]
  6c:	bl	0 <_ZN4llvm11Instruction26setInstructionSubclassDataEt>
  70:	nop
  74:	ldp	x29, x30, [sp], #32
  78:	ret

Disassembly of section .text._ZNK4llvm11Instruction30getSubclassDataFromInstructionEv:

0000000000000000 <_ZNK4llvm11Instruction30getSubclassDataFromInstructionEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm11Instruction30getSubclassDataFromInstructionEv>
  14:	and	w0, w0, #0xffff
  18:	and	w0, w0, #0xffff7fff
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm10BasicBlock3endEv:

0000000000000000 <_ZN4llvm10BasicBlock3endEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x0, x0, #0x28
  14:	bl	0 <_ZN4llvm10BasicBlock3endEv>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm10BasicBlock11getInstListEv:

0000000000000000 <_ZN4llvm10BasicBlock11getInstListEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x28
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm5APInt12isSingleWordEv:

0000000000000000 <_ZNK4llvm5APInt12isSingleWordEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #8]
  10:	cmp	w0, #0x40
  14:	cset	w0, ls  // ls = plast
  18:	and	w0, w0, #0xff
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm5APInt13getActiveBitsEv:

0000000000000000 <_ZNK4llvm5APInt13getActiveBitsEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	ldr	w19, [x0, #8]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZNK4llvm5APInt13getActiveBitsEv>
  20:	sub	w0, w19, w0
  24:	ldr	x19, [sp, #16]
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZNK4llvm5APInt12getZExtValueEv:

0000000000000000 <_ZNK4llvm5APInt12getZExtValueEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5APInt12getZExtValueEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.eq	2c <_ZNK4llvm5APInt12getZExtValueEv+0x2c>  // b.none
  20:	ldr	x0, [sp, #24]
  24:	ldr	x0, [x0]
  28:	b	6c <_ZNK4llvm5APInt12getZExtValueEv+0x6c>
  2c:	ldr	x0, [sp, #24]
  30:	bl	0 <_ZNK4llvm5APInt12getZExtValueEv>
  34:	cmp	w0, #0x40
  38:	b.ls	5c <_ZNK4llvm5APInt12getZExtValueEv+0x5c>  // b.plast
  3c:	adrp	x0, 0 <_ZNK4llvm5APInt12getZExtValueEv>
  40:	add	x3, x0, #0x0
  44:	mov	w2, #0x657                 	// #1623
  48:	adrp	x0, 0 <_ZNK4llvm5APInt12getZExtValueEv>
  4c:	add	x1, x0, #0x0
  50:	adrp	x0, 0 <_ZNK4llvm5APInt12getZExtValueEv>
  54:	add	x0, x0, #0x0
  58:	bl	0 <__assert_fail>
  5c:	nop
  60:	ldr	x0, [sp, #24]
  64:	ldr	x0, [x0]
  68:	ldr	x0, [x0]
  6c:	ldp	x29, x30, [sp], #32
  70:	ret

Disassembly of section .text._ZNK4llvm5APInt17countLeadingZerosEv:

0000000000000000 <_ZNK4llvm5APInt17countLeadingZerosEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5APInt17countLeadingZerosEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.eq	54 <_ZNK4llvm5APInt17countLeadingZerosEv+0x54>  // b.none
  20:	ldr	x0, [sp, #24]
  24:	ldr	w0, [x0, #8]
  28:	mov	w1, #0x40                  	// #64
  2c:	sub	w0, w1, w0
  30:	str	w0, [sp, #44]
  34:	ldr	x0, [sp, #24]
  38:	ldr	x0, [x0]
  3c:	mov	w1, #0x2                   	// #2
  40:	bl	0 <_ZNK4llvm5APInt17countLeadingZerosEv>
  44:	mov	w1, w0
  48:	ldr	w0, [sp, #44]
  4c:	sub	w0, w1, w0
  50:	b	60 <_ZNK4llvm5APInt17countLeadingZerosEv+0x60>
  54:	ldr	x0, [sp, #24]
  58:	bl	0 <_ZNK4llvm5APInt25countLeadingZerosSlowCaseEv>
  5c:	nop
  60:	ldp	x29, x30, [sp], #48
  64:	ret

Disassembly of section .text._ZNK4llvm4Type9getTypeIDEv:

0000000000000000 <_ZNK4llvm4Type9getTypeIDEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm4Type17isFloatingPointTyEv:

0000000000000000 <_ZNK4llvm4Type17isFloatingPointTyEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm4Type17isFloatingPointTyEv>
  14:	cmp	w0, #0x1
  18:	b.eq	6c <_ZNK4llvm4Type17isFloatingPointTyEv+0x6c>  // b.none
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZNK4llvm4Type17isFloatingPointTyEv>
  24:	cmp	w0, #0x2
  28:	b.eq	6c <_ZNK4llvm4Type17isFloatingPointTyEv+0x6c>  // b.none
  2c:	ldr	x0, [sp, #24]
  30:	bl	0 <_ZNK4llvm4Type17isFloatingPointTyEv>
  34:	cmp	w0, #0x3
  38:	b.eq	6c <_ZNK4llvm4Type17isFloatingPointTyEv+0x6c>  // b.none
  3c:	ldr	x0, [sp, #24]
  40:	bl	0 <_ZNK4llvm4Type17isFloatingPointTyEv>
  44:	cmp	w0, #0x4
  48:	b.eq	6c <_ZNK4llvm4Type17isFloatingPointTyEv+0x6c>  // b.none
  4c:	ldr	x0, [sp, #24]
  50:	bl	0 <_ZNK4llvm4Type17isFloatingPointTyEv>
  54:	cmp	w0, #0x5
  58:	b.eq	6c <_ZNK4llvm4Type17isFloatingPointTyEv+0x6c>  // b.none
  5c:	ldr	x0, [sp, #24]
  60:	bl	0 <_ZNK4llvm4Type17isFloatingPointTyEv>
  64:	cmp	w0, #0x6
  68:	b.ne	74 <_ZNK4llvm4Type17isFloatingPointTyEv+0x74>  // b.any
  6c:	mov	w0, #0x1                   	// #1
  70:	b	78 <_ZNK4llvm4Type17isFloatingPointTyEv+0x78>
  74:	mov	w0, #0x0                   	// #0
  78:	ldp	x29, x30, [sp], #32
  7c:	ret

Disassembly of section .text._ZNK4llvm4Type16isFPOrFPVectorTyEv:

0000000000000000 <_ZNK4llvm4Type16isFPOrFPVectorTyEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm4Type16isFPOrFPVectorTyEv>
  14:	bl	0 <_ZNK4llvm4Type16isFPOrFPVectorTyEv>
  18:	and	w0, w0, #0xff
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZNK4llvm4Type10isVectorTyEv:

0000000000000000 <_ZNK4llvm4Type10isVectorTyEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm4Type10isVectorTyEv>
  14:	cmp	w0, #0x10
  18:	cset	w0, eq  // eq = none
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm4Type13getScalarTypeEv:

0000000000000000 <_ZNK4llvm4Type13getScalarTypeEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm4Type13getScalarTypeEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.eq	2c <_ZNK4llvm4Type13getScalarTypeEv+0x2c>  // b.none
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNK4llvm4Type13getScalarTypeEv>
  28:	b	30 <_ZNK4llvm4Type13getScalarTypeEv+0x30>
  2c:	ldr	x0, [sp, #24]
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZNK4llvm4Type20getVectorElementTypeEv:

0000000000000000 <_ZNK4llvm4Type20getVectorElementTypeEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm4Type20getVectorElementTypeEv>
  14:	cmp	w0, #0x10
  18:	b.eq	3c <_ZNK4llvm4Type20getVectorElementTypeEv+0x3c>  // b.none
  1c:	adrp	x0, 0 <_ZNK4llvm4Type20getVectorElementTypeEv>
  20:	add	x3, x0, #0x0
  24:	mov	w2, #0x179                 	// #377
  28:	adrp	x0, 0 <_ZNK4llvm4Type20getVectorElementTypeEv>
  2c:	add	x1, x0, #0x0
  30:	adrp	x0, 0 <_ZNK4llvm4Type20getVectorElementTypeEv>
  34:	add	x0, x0, #0x0
  38:	bl	0 <__assert_fail>
  3c:	ldr	x0, [sp, #24]
  40:	ldr	x0, [x0, #16]
  44:	ldr	x0, [x0]
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZNK4llvm12FunctionType13getReturnTypeEv:

0000000000000000 <_ZNK4llvm12FunctionType13getReturnTypeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #16]
  10:	ldr	x0, [x0]
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNK4llvm14SequentialType14getElementTypeEv:

0000000000000000 <_ZNK4llvm14SequentialType14getElementTypeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #24]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm9ArrayType7classofEPKNS_4TypeE:

0000000000000000 <_ZN4llvm9ArrayType7classofEPKNS_4TypeE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm9ArrayType7classofEPKNS_4TypeE>
  14:	cmp	w0, #0xe
  18:	cset	w0, eq  // eq = none
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm11ConstantInt12getZExtValueEv:

0000000000000000 <_ZNK4llvm11ConstantInt12getZExtValueEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x0, x0, #0x18
  14:	bl	0 <_ZNK4llvm11ConstantInt12getZExtValueEv>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm11ConstantInt7classofEPKNS_5ValueE:

0000000000000000 <_ZN4llvm11ConstantInt7classofEPKNS_5ValueE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm11ConstantInt7classofEPKNS_5ValueE>
  14:	cmp	w0, #0xd
  18:	cset	w0, eq  // eq = none
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm12ConstantExpr9getOpcodeEv:

0000000000000000 <_ZNK4llvm12ConstantExpr9getOpcodeEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm12ConstantExpr9getOpcodeEv>
  14:	and	w0, w0, #0xffff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm12ConstantExpr7classofEPKNS_5ValueE:

0000000000000000 <_ZN4llvm12ConstantExpr7classofEPKNS_5ValueE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm12ConstantExpr7classofEPKNS_5ValueE>
  14:	cmp	w0, #0x5
  18:	cset	w0, eq  // eq = none
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm8Function17getBasicBlockListEv:

0000000000000000 <_ZN4llvm8Function17getBasicBlockListEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x48
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm16UnaryInstructionnwEm:

0000000000000000 <_ZN4llvm16UnaryInstructionnwEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	mov	w1, #0x1                   	// #1
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZN4llvm4UsernwEmj>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm16OperandBundleUseC2EPNS_14StringMapEntryIjEENS_8ArrayRefINS_3UseEEE:

0000000000000000 <_ZN4llvm16OperandBundleUseC1EPNS_14StringMapEntryIjEENS_8ArrayRefINS_3UseEEE>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	stp	x2, x3, [sp]
  10:	ldr	x2, [sp, #24]
  14:	ldp	x0, x1, [sp]
  18:	stp	x0, x1, [x2]
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x1, [sp, #16]
  24:	str	x1, [x0, #16]
  28:	nop
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNK4llvm16OperandBundleUse10getTagNameEv:

0000000000000000 <_ZNK4llvm16OperandBundleUse10getTagNameEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0, #16]
  14:	bl	0 <_ZNK4llvm16OperandBundleUse10getTagNameEv>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNK4llvm8CallBase13hasDescriptorEv:

0000000000000000 <_ZNK4llvm8CallBase13hasDescriptorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #23]
  10:	and	w0, w0, #0xffffff80
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	cset	w0, ne  // ne = any
  20:	and	w0, w0, #0xff
  24:	add	sp, sp, #0x10
  28:	ret

Disassembly of section .text._ZN4llvm8CallBase7classofEPKNS_11InstructionE:

0000000000000000 <_ZN4llvm8CallBase7classofEPKNS_11InstructionE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8CallBase7classofEPKNS_11InstructionE>
  14:	cmp	w0, #0x38
  18:	b.eq	3c <_ZN4llvm8CallBase7classofEPKNS_11InstructionE+0x3c>  // b.none
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZN4llvm8CallBase7classofEPKNS_11InstructionE>
  24:	cmp	w0, #0x5
  28:	b.eq	3c <_ZN4llvm8CallBase7classofEPKNS_11InstructionE+0x3c>  // b.none
  2c:	ldr	x0, [sp, #24]
  30:	bl	0 <_ZN4llvm8CallBase7classofEPKNS_11InstructionE>
  34:	cmp	w0, #0xb
  38:	b.ne	44 <_ZN4llvm8CallBase7classofEPKNS_11InstructionE+0x44>  // b.any
  3c:	mov	w0, #0x1                   	// #1
  40:	b	48 <_ZN4llvm8CallBase7classofEPKNS_11InstructionE+0x48>
  44:	mov	w0, #0x0                   	// #0
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZNK4llvm8CallBase16getCalledOperandEv:

0000000000000000 <_ZNK4llvm8CallBase16getCalledOperandEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm8CallBase16getCalledOperandEv>
  14:	bl	0 <_ZNK4llvm8CallBase16getCalledOperandEv>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm8CallBase16setCalledOperandEPNS_5ValueE:

0000000000000000 <_ZN4llvm8CallBase16setCalledOperandEPNS_5ValueE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZN4llvm8CallBase16setCalledOperandEPNS_5ValueE>
  18:	ldr	x1, [sp, #16]
  1c:	bl	0 <_ZN4llvm8CallBase16setCalledOperandEPNS_5ValueE>
  20:	nop
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZN4llvm8CallBase14setCallingConvEj:

0000000000000000 <_ZN4llvm8CallBase14setCallingConvEj>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	w1, [sp, #36]
  14:	ldr	w0, [sp, #36]
  18:	str	w0, [sp, #60]
  1c:	ldr	w0, [sp, #60]
  20:	and	w0, w0, #0xfffffc00
  24:	cmp	w0, #0x0
  28:	b.eq	4c <_ZN4llvm8CallBase14setCallingConvEj+0x4c>  // b.none
  2c:	adrp	x0, 0 <_ZN4llvm8CallBase14setCallingConvEj>
  30:	add	x3, x0, #0x0
  34:	mov	w2, #0x558                 	// #1368
  38:	adrp	x0, 0 <_ZN4llvm8CallBase14setCallingConvEj>
  3c:	add	x1, x0, #0x0
  40:	adrp	x0, 0 <_ZN4llvm8CallBase14setCallingConvEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>
  4c:	ldr	x19, [sp, #40]
  50:	ldr	x0, [sp, #40]
  54:	bl	0 <_ZN4llvm8CallBase14setCallingConvEj>
  58:	and	w0, w0, #0xffff
  5c:	and	w0, w0, #0x3
  60:	and	w1, w0, #0xffff
  64:	ldr	w0, [sp, #60]
  68:	and	w0, w0, #0xffff
  6c:	ubfiz	w0, w0, #2, #14
  70:	and	w0, w0, #0xffff
  74:	orr	w0, w1, w0
  78:	and	w0, w0, #0xffff
  7c:	mov	w1, w0
  80:	mov	x0, x19
  84:	bl	0 <_ZN4llvm8CallBase14setCallingConvEj>
  88:	nop
  8c:	ldr	x19, [sp, #16]
  90:	ldp	x29, x30, [sp], #64
  94:	ret

Disassembly of section .text._ZNK4llvm8CallBase13getAttributesEv:

0000000000000000 <_ZNK4llvm8CallBase13getAttributesEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #56]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8CallBase13setAttributesENS_13AttributeListE:

0000000000000000 <_ZN4llvm8CallBase13setAttributesENS_13AttributeListE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [sp]
  14:	str	x1, [x0, #56]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm8CallBase9hasFnAttrENS_9Attribute8AttrKindE:

0000000000000000 <_ZNK4llvm8CallBase9hasFnAttrENS_9Attribute8AttrKindE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	w0, [sp, #20]
  14:	cmp	w0, #0x16
  18:	b.ne	3c <_ZNK4llvm8CallBase9hasFnAttrENS_9Attribute8AttrKindE+0x3c>  // b.any
  1c:	adrp	x0, 0 <_ZNK4llvm8CallBase9hasFnAttrENS_9Attribute8AttrKindE>
  20:	add	x3, x0, #0x0
  24:	mov	w2, #0x570                 	// #1392
  28:	adrp	x0, 0 <_ZNK4llvm8CallBase9hasFnAttrENS_9Attribute8AttrKindE>
  2c:	add	x1, x0, #0x0
  30:	adrp	x0, 0 <_ZNK4llvm8CallBase9hasFnAttrENS_9Attribute8AttrKindE>
  34:	add	x0, x0, #0x0
  38:	bl	0 <__assert_fail>
  3c:	ldr	w1, [sp, #20]
  40:	ldr	x0, [sp, #24]
  44:	bl	0 <_ZNK4llvm8CallBase9hasFnAttrENS_9Attribute8AttrKindE>
  48:	and	w0, w0, #0xff
  4c:	ldp	x29, x30, [sp], #32
  50:	ret

Disassembly of section .text._ZNK4llvm8CallBase9hasFnAttrENS_9StringRefE:

0000000000000000 <_ZNK4llvm8CallBase9hasFnAttrENS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	stp	x1, x2, [sp, #24]
  10:	ldp	x1, x2, [sp, #24]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZNK4llvm8CallBase9hasFnAttrENS_9StringRefE>
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #48
  24:	ret

Disassembly of section .text._ZN4llvm8CallBase12addAttributeEjNS_9Attribute8AttrKindE:

0000000000000000 <_ZN4llvm8CallBase12addAttributeEjNS_9Attribute8AttrKindE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	str	w2, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZN4llvm8CallBase12addAttributeEjNS_9Attribute8AttrKindE>
  1c:	str	x0, [sp, #40]
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNK4llvm5Value10getContextEv>
  28:	mov	x1, x0
  2c:	add	x0, sp, #0x28
  30:	ldr	w3, [sp, #16]
  34:	ldr	w2, [sp, #20]
  38:	bl	0 <_ZNK4llvm13AttributeList12addAttributeERNS_11LLVMContextEjNS_9Attribute8AttrKindE>
  3c:	str	x0, [sp, #40]
  40:	ldr	x1, [sp, #40]
  44:	ldr	x0, [sp, #24]
  48:	bl	0 <_ZN4llvm8CallBase12addAttributeEjNS_9Attribute8AttrKindE>
  4c:	nop
  50:	ldp	x29, x30, [sp], #48
  54:	ret

Disassembly of section .text._ZNK4llvm8CallBase20getNumOperandBundlesEv:

0000000000000000 <_ZNK4llvm8CallBase20getNumOperandBundlesEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZNK4llvm8CallBase20getNumOperandBundlesEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNK4llvm8CallBase20getNumOperandBundlesEv>
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZNK4llvm8CallBase20getNumOperandBundlesEv>
  30:	ldr	x19, [sp, #16]
  34:	ldp	x29, x30, [sp], #48
  38:	ret

Disassembly of section .text._ZNK4llvm8CallBase17hasOperandBundlesEv:

0000000000000000 <_ZNK4llvm8CallBase17hasOperandBundlesEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm8CallBase17hasOperandBundlesEv>
  14:	cmp	w0, #0x0
  18:	cset	w0, ne  // ne = any
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm8CallBase18getOperandBundleAtEj:

0000000000000000 <_ZNK4llvm8CallBase18getOperandBundleAtEj>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #40]
  14:	str	w1, [sp, #36]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZNK4llvm8CallBase18getOperandBundleAtEj>
  20:	mov	w1, w0
  24:	ldr	w0, [sp, #36]
  28:	cmp	w0, w1
  2c:	b.cc	50 <_ZNK4llvm8CallBase18getOperandBundleAtEj+0x50>  // b.lo, b.ul, b.last
  30:	adrp	x0, 0 <_ZNK4llvm8CallBase18getOperandBundleAtEj>
  34:	add	x3, x0, #0x0
  38:	mov	w2, #0x716                 	// #1814
  3c:	adrp	x0, 0 <_ZNK4llvm8CallBase18getOperandBundleAtEj>
  40:	add	x1, x0, #0x0
  44:	adrp	x0, 0 <_ZNK4llvm8CallBase18getOperandBundleAtEj>
  48:	add	x0, x0, #0x0
  4c:	bl	0 <__assert_fail>
  50:	nop
  54:	ldr	x0, [sp, #40]
  58:	bl	0 <_ZNK4llvm8CallBase18getOperandBundleAtEj>
  5c:	mov	x1, x0
  60:	ldr	w0, [sp, #36]
  64:	lsl	x0, x0, #4
  68:	add	x0, x1, x0
  6c:	mov	x8, x19
  70:	mov	x1, x0
  74:	ldr	x0, [sp, #40]
  78:	bl	0 <_ZNK4llvm8CallBase18getOperandBundleAtEj>
  7c:	ldr	x19, [sp, #16]
  80:	ldp	x29, x30, [sp], #48
  84:	ret

Disassembly of section .text._ZNK4llvm8CallBase23getOperandBundlesAsDefsERNS_15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEEE:

0000000000000000 <_ZNK4llvm8CallBase23getOperandBundlesAsDefsERNS_15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEEE>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	str	wzr, [sp, #60]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNK4llvm8CallBase23getOperandBundlesAsDefsERNS_15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEEE>
  1c:	str	w0, [sp, #56]
  20:	ldr	w1, [sp, #60]
  24:	ldr	w0, [sp, #56]
  28:	cmp	w1, w0
  2c:	b.eq	64 <_ZNK4llvm8CallBase23getOperandBundlesAsDefsERNS_15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEEE+0x64>  // b.none
  30:	add	x0, sp, #0x20
  34:	mov	x8, x0
  38:	ldr	w1, [sp, #60]
  3c:	ldr	x0, [sp, #24]
  40:	bl	0 <_ZNK4llvm8CallBase23getOperandBundlesAsDefsERNS_15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEEE>
  44:	add	x0, sp, #0x20
  48:	mov	x1, x0
  4c:	ldr	x0, [sp, #16]
  50:	bl	0 <_ZNK4llvm8CallBase23getOperandBundlesAsDefsERNS_15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEEE>
  54:	ldr	w0, [sp, #60]
  58:	add	w0, w0, #0x1
  5c:	str	w0, [sp, #60]
  60:	b	20 <_ZNK4llvm8CallBase23getOperandBundlesAsDefsERNS_15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEEE+0x20>
  64:	nop
  68:	ldp	x29, x30, [sp], #64
  6c:	ret

Disassembly of section .text._ZNK4llvm8CallBase24hasReadingOperandBundlesEv:

0000000000000000 <_ZNK4llvm8CallBase24hasReadingOperandBundlesEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm8CallBase24hasReadingOperandBundlesEv>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNK4llvm8CallBase27hasClobberingOperandBundlesEv:

0000000000000000 <_ZNK4llvm8CallBase27hasClobberingOperandBundlesEv>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm8CallBase27hasClobberingOperandBundlesEv>
  14:	stp	x0, x1, [sp, #32]
  18:	add	x0, sp, #0x20
  1c:	str	x0, [sp, #64]
  20:	ldr	x0, [sp, #64]
  24:	bl	0 <_ZNK4llvm8CallBase27hasClobberingOperandBundlesEv>
  28:	str	x0, [sp, #72]
  2c:	ldr	x0, [sp, #64]
  30:	bl	0 <_ZNK4llvm8CallBase27hasClobberingOperandBundlesEv>
  34:	str	x0, [sp, #56]
  38:	ldr	x1, [sp, #72]
  3c:	ldr	x0, [sp, #56]
  40:	cmp	x1, x0
  44:	b.eq	94 <_ZNK4llvm8CallBase27hasClobberingOperandBundlesEv+0x94>  // b.none
  48:	ldr	x0, [sp, #72]
  4c:	str	x0, [sp, #48]
  50:	ldr	x0, [sp, #48]
  54:	ldr	x0, [x0]
  58:	ldr	w0, [x0, #8]
  5c:	cmp	w0, #0x0
  60:	b.eq	80 <_ZNK4llvm8CallBase27hasClobberingOperandBundlesEv+0x80>  // b.none
  64:	ldr	x0, [sp, #48]
  68:	ldr	x0, [x0]
  6c:	ldr	w0, [x0, #8]
  70:	cmp	w0, #0x1
  74:	b.eq	80 <_ZNK4llvm8CallBase27hasClobberingOperandBundlesEv+0x80>  // b.none
  78:	mov	w0, #0x1                   	// #1
  7c:	b	98 <_ZNK4llvm8CallBase27hasClobberingOperandBundlesEv+0x98>
  80:	nop
  84:	ldr	x0, [sp, #72]
  88:	add	x0, x0, #0x10
  8c:	str	x0, [sp, #72]
  90:	b	38 <_ZNK4llvm8CallBase27hasClobberingOperandBundlesEv+0x38>
  94:	mov	w0, #0x0                   	// #0
  98:	ldp	x29, x30, [sp], #80
  9c:	ret

Disassembly of section .text._ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9StringRefE:

0000000000000000 <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9StringRefE>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	stp	x1, x2, [sp, #8]
   c:	mov	w0, #0x0                   	// #0
  10:	add	sp, sp, #0x20
  14:	ret

Disassembly of section .text._ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE:

0000000000000000 <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	w0, [sp, #20]
  14:	cmp	w0, #0x28
  18:	b.eq	9c <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE+0x9c>  // b.none
  1c:	cmp	w0, #0x28
  20:	b.gt	54 <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE+0x54>
  24:	cmp	w0, #0x27
  28:	b.eq	8c <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE+0x8c>  // b.none
  2c:	cmp	w0, #0x27
  30:	b.gt	54 <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE+0x54>
  34:	cmp	w0, #0xf
  38:	b.eq	5c <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE+0x5c>  // b.none
  3c:	cmp	w0, #0xf
  40:	b.gt	54 <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE+0x54>
  44:	cmp	w0, #0x4
  48:	b.eq	7c <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE+0x7c>  // b.none
  4c:	cmp	w0, #0xe
  50:	b.eq	6c <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE+0x6c>  // b.none
  54:	mov	w0, #0x0                   	// #0
  58:	b	ac <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE+0xac>
  5c:	ldr	x0, [sp, #24]
  60:	bl	0 <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE>
  64:	and	w0, w0, #0xff
  68:	b	ac <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE+0xac>
  6c:	ldr	x0, [sp, #24]
  70:	bl	0 <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE>
  74:	and	w0, w0, #0xff
  78:	b	ac <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE+0xac>
  7c:	ldr	x0, [sp, #24]
  80:	bl	0 <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE>
  84:	and	w0, w0, #0xff
  88:	b	ac <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE+0xac>
  8c:	ldr	x0, [sp, #24]
  90:	bl	0 <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE>
  94:	and	w0, w0, #0xff
  98:	b	ac <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE+0xac>
  9c:	ldr	x0, [sp, #24]
  a0:	bl	0 <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE>
  a4:	and	w0, w0, #0xff
  a8:	nop
  ac:	ldp	x29, x30, [sp], #32
  b0:	ret

Disassembly of section .text._ZNK4llvm8CallBase29operandBundleFromBundleOpInfoERKNS0_12BundleOpInfoE:

0000000000000000 <_ZNK4llvm8CallBase29operandBundleFromBundleOpInfoERKNS0_12BundleOpInfoE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #40]
  14:	str	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZNK4llvm8CallBase29operandBundleFromBundleOpInfoERKNS0_12BundleOpInfoE>
  20:	str	x0, [sp, #72]
  24:	ldr	x0, [sp, #32]
  28:	ldr	w0, [x0, #8]
  2c:	mov	w1, w0
  30:	mov	x0, x1
  34:	lsl	x0, x0, #1
  38:	add	x0, x0, x1
  3c:	lsl	x0, x0, #3
  40:	mov	x1, x0
  44:	ldr	x0, [sp, #72]
  48:	add	x3, x0, x1
  4c:	ldr	x0, [sp, #32]
  50:	ldr	w0, [x0, #12]
  54:	mov	w1, w0
  58:	mov	x0, x1
  5c:	lsl	x0, x0, #1
  60:	add	x0, x0, x1
  64:	lsl	x0, x0, #3
  68:	mov	x1, x0
  6c:	ldr	x0, [sp, #72]
  70:	add	x1, x0, x1
  74:	add	x0, sp, #0x38
  78:	mov	x2, x1
  7c:	mov	x1, x3
  80:	bl	0 <_ZNK4llvm8CallBase29operandBundleFromBundleOpInfoERKNS0_12BundleOpInfoE>
  84:	ldr	x0, [sp, #32]
  88:	ldr	x0, [x0]
  8c:	ldp	x2, x3, [sp, #56]
  90:	mov	x1, x0
  94:	mov	x0, x19
  98:	bl	0 <_ZNK4llvm8CallBase29operandBundleFromBundleOpInfoERKNS0_12BundleOpInfoE>
  9c:	ldr	x19, [sp, #16]
  a0:	ldp	x29, x30, [sp], #80
  a4:	ret

Disassembly of section .text._ZN4llvm8CallBase20bundle_op_info_beginEv:

0000000000000000 <_ZN4llvm8CallBase20bundle_op_info_beginEv>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8CallBase20bundle_op_info_beginEv>
  14:	and	w0, w0, #0xff
  18:	eor	w0, w0, #0x1
  1c:	and	w0, w0, #0xff
  20:	cmp	w0, #0x0
  24:	b.eq	30 <_ZN4llvm8CallBase20bundle_op_info_beginEv+0x30>  // b.none
  28:	mov	x0, #0x0                   	// #0
  2c:	b	4c <_ZN4llvm8CallBase20bundle_op_info_beginEv+0x4c>
  30:	ldr	x0, [sp, #24]
  34:	bl	0 <_ZN4llvm4User13getDescriptorEv>
  38:	stp	x0, x1, [sp, #40]
  3c:	add	x0, sp, #0x28
  40:	bl	0 <_ZN4llvm8CallBase20bundle_op_info_beginEv>
  44:	str	x0, [sp, #56]
  48:	ldr	x0, [sp, #56]
  4c:	ldp	x29, x30, [sp], #64
  50:	ret

Disassembly of section .text._ZNK4llvm8CallBase20bundle_op_info_beginEv:

0000000000000000 <_ZNK4llvm8CallBase20bundle_op_info_beginEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	str	x0, [sp, #40]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZNK4llvm8CallBase20bundle_op_info_beginEv>
  1c:	ldp	x29, x30, [sp], #48
  20:	ret

Disassembly of section .text._ZN4llvm8CallBase18bundle_op_info_endEv:

0000000000000000 <_ZN4llvm8CallBase18bundle_op_info_endEv>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8CallBase18bundle_op_info_endEv>
  14:	and	w0, w0, #0xff
  18:	eor	w0, w0, #0x1
  1c:	and	w0, w0, #0xff
  20:	cmp	w0, #0x0
  24:	b.eq	30 <_ZN4llvm8CallBase18bundle_op_info_endEv+0x30>  // b.none
  28:	mov	x0, #0x0                   	// #0
  2c:	b	4c <_ZN4llvm8CallBase18bundle_op_info_endEv+0x4c>
  30:	ldr	x0, [sp, #24]
  34:	bl	0 <_ZN4llvm4User13getDescriptorEv>
  38:	stp	x0, x1, [sp, #40]
  3c:	add	x0, sp, #0x28
  40:	bl	0 <_ZN4llvm8CallBase18bundle_op_info_endEv>
  44:	str	x0, [sp, #56]
  48:	ldr	x0, [sp, #56]
  4c:	ldp	x29, x30, [sp], #64
  50:	ret

Disassembly of section .text._ZNK4llvm8CallBase18bundle_op_info_endEv:

0000000000000000 <_ZNK4llvm8CallBase18bundle_op_info_endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	str	x0, [sp, #40]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZNK4llvm8CallBase18bundle_op_info_endEv>
  1c:	ldp	x29, x30, [sp], #48
  20:	ret

Disassembly of section .text._ZNK4llvm8CallBase15bundle_op_infosEv:

0000000000000000 <_ZNK4llvm8CallBase15bundle_op_infosEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZNK4llvm8CallBase15bundle_op_infosEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNK4llvm8CallBase15bundle_op_infosEv>
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZNK4llvm8CallBase15bundle_op_infosEv>
  30:	ldr	x19, [sp, #16]
  34:	ldp	x29, x30, [sp], #48
  38:	ret

Disassembly of section .text._ZN4llvm8CallBase17CountBundleInputsENS_8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEE:

0000000000000000 <_ZN4llvm8CallBase17CountBundleInputsENS_8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x0, x1, [sp, #16]
   c:	str	wzr, [sp, #76]
  10:	add	x0, sp, #0x10
  14:	str	x0, [sp, #56]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZN4llvm8CallBase17CountBundleInputsENS_8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEE>
  20:	str	x0, [sp, #64]
  24:	ldr	x0, [sp, #56]
  28:	bl	0 <_ZN4llvm8CallBase17CountBundleInputsENS_8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEE>
  2c:	str	x0, [sp, #48]
  30:	ldr	x1, [sp, #64]
  34:	ldr	x0, [sp, #48]
  38:	cmp	x1, x0
  3c:	b.eq	70 <_ZN4llvm8CallBase17CountBundleInputsENS_8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEE+0x70>  // b.none
  40:	ldr	x0, [sp, #64]
  44:	str	x0, [sp, #40]
  48:	ldr	x0, [sp, #40]
  4c:	bl	0 <_ZN4llvm8CallBase17CountBundleInputsENS_8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEE>
  50:	mov	w1, w0
  54:	ldr	w0, [sp, #76]
  58:	add	w0, w0, w1
  5c:	str	w0, [sp, #76]
  60:	ldr	x0, [sp, #64]
  64:	add	x0, x0, #0x38
  68:	str	x0, [sp, #64]
  6c:	b	30 <_ZN4llvm8CallBase17CountBundleInputsENS_8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEE+0x30>
  70:	ldr	w0, [sp, #76]
  74:	ldp	x29, x30, [sp], #80
  78:	ret

Disassembly of section .text._ZNK4llvm8CallBase8op_beginEv:

0000000000000000 <_ZNK4llvm8CallBase8op_beginEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm8CallBase8op_beginEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNK4llvm14ConstantFolder10CreateCastENS_11Instruction7CastOpsEPNS_8ConstantEPNS_4TypeE:

0000000000000000 <_ZNK4llvm14ConstantFolder10CreateCastENS_11Instruction7CastOpsEPNS_8ConstantEPNS_4TypeE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	w1, [sp, #36]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	mov	w3, #0x0                   	// #0
  1c:	ldr	x2, [sp, #16]
  20:	ldr	x1, [sp, #24]
  24:	ldr	w0, [sp, #36]
  28:	bl	0 <_ZN4llvm12ConstantExpr7getCastEjPNS_8ConstantEPNS_4TypeEb>
  2c:	ldp	x29, x30, [sp], #48
  30:	ret

Disassembly of section .text._ZN4llvm13AttributeListC2Ev:

0000000000000000 <_ZN4llvm13AttributeListC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	str	xzr, [x0]
  10:	nop
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm8CallInst18ComputeNumOperandsEii:

0000000000000000 <_ZN4llvm8CallInst18ComputeNumOperandsEii>:
   0:	sub	sp, sp, #0x10
   4:	str	w0, [sp, #12]
   8:	str	w1, [sp, #8]
   c:	ldr	w0, [sp, #12]
  10:	add	w1, w0, #0x1
  14:	ldr	w0, [sp, #8]
  18:	add	w0, w1, w0
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE:

0000000000000000 <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE>:
   0:	sub	sp, sp, #0xa0
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x19, [sp, #32]
  10:	str	x0, [sp, #104]
  14:	str	x1, [sp, #96]
  18:	stp	x2, x3, [sp, #80]
  1c:	stp	x4, x5, [sp, #64]
  20:	str	x6, [sp, #56]
  24:	str	x7, [sp, #48]
  28:	add	x0, sp, #0x50
  2c:	bl	0 <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE>
  30:	mov	w19, w0
  34:	ldp	x0, x1, [sp, #64]
  38:	bl	0 <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE>
  3c:	mov	w1, w0
  40:	mov	w0, w19
  44:	bl	0 <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE>
  48:	str	w0, [sp, #156]
  4c:	add	x0, sp, #0x40
  50:	bl	0 <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE>
  54:	lsl	w0, w0, #4
  58:	str	w0, [sp, #152]
  5c:	ldp	x0, x1, [sp, #80]
  60:	stp	x0, x1, [sp, #120]
  64:	ldp	x0, x1, [sp, #64]
  68:	stp	x0, x1, [sp, #136]
  6c:	ldr	w0, [sp, #156]
  70:	ldr	w2, [sp, #152]
  74:	mov	w1, w0
  78:	mov	x0, #0x48                  	// #72
  7c:	bl	0 <_ZN4llvm4UsernwEmjj>
  80:	mov	x19, x0
  84:	ldr	x0, [sp, #48]
  88:	str	x0, [sp]
  8c:	ldr	x7, [sp, #56]
  90:	ldp	x5, x6, [sp, #136]
  94:	ldp	x3, x4, [sp, #120]
  98:	ldr	x2, [sp, #96]
  9c:	ldr	x1, [sp, #104]
  a0:	mov	x0, x19
  a4:	bl	0 <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE>
  a8:	mov	x0, x19
  ac:	ldr	x19, [sp, #32]
  b0:	ldp	x29, x30, [sp, #16]
  b4:	add	sp, sp, #0xa0
  b8:	ret

Disassembly of section .text._ZN4llvm8CallInst7classofEPKNS_11InstructionE:

0000000000000000 <_ZN4llvm8CallInst7classofEPKNS_11InstructionE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8CallInst7classofEPKNS_11InstructionE>
  14:	cmp	w0, #0x38
  18:	cset	w0, eq  // eq = none
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm8CallBaseCI2NS_11InstructionEEPNS_4TypeEjPNS_3UseEjPS1_:

0000000000000000 <_ZN4llvm8CallBaseCI1NS_11InstructionEEPNS_4TypeEjPNS_3UseEjPS1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #56]
   c:	str	x1, [sp, #48]
  10:	str	w2, [sp, #44]
  14:	str	x3, [sp, #32]
  18:	str	w4, [sp, #40]
  1c:	str	x5, [sp, #24]
  20:	ldr	x0, [sp, #56]
  24:	ldr	x1, [sp, #48]
  28:	ldr	w2, [sp, #44]
  2c:	ldr	x3, [sp, #32]
  30:	ldr	w4, [sp, #40]
  34:	ldr	x5, [sp, #24]
  38:	bl	0 <_ZN4llvm11InstructionC2EPNS_4TypeEjPNS_3UseEjPS0_>
  3c:	ldr	x0, [sp, #56]
  40:	add	x0, x0, #0x38
  44:	bl	0 <_ZN4llvm8CallBaseCI1NS_11InstructionEEPNS_4TypeEjPNS_3UseEjPS1_>
  48:	nop
  4c:	ldp	x29, x30, [sp], #64
  50:	ret

Disassembly of section .text._ZN4llvm8CallInstC2EPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE:

0000000000000000 <_ZN4llvm8CallInstC1EPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE>:
   0:	stp	x29, x30, [sp, #-112]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	str	x0, [sp, #104]
  14:	str	x1, [sp, #96]
  18:	str	x2, [sp, #88]
  1c:	stp	x3, x4, [sp, #72]
  20:	stp	x5, x6, [sp, #56]
  24:	str	x7, [sp, #48]
  28:	ldr	x19, [sp, #104]
  2c:	ldr	x0, [sp, #96]
  30:	bl	0 <_ZN4llvm8CallInstC1EPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE>
  34:	mov	x22, x0
  38:	ldr	x0, [sp, #104]
  3c:	bl	0 <_ZN4llvm8CallInstC1EPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE>
  40:	mov	x20, x0
  44:	add	x0, sp, #0x48
  48:	bl	0 <_ZN4llvm8CallInstC1EPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE>
  4c:	mov	x21, x0
  50:	ldp	x0, x1, [sp, #56]
  54:	bl	0 <_ZN4llvm8CallInstC1EPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE>
  58:	mov	w0, w0
  5c:	add	x1, x21, x0
  60:	mov	x0, x1
  64:	lsl	x0, x0, #1
  68:	add	x0, x0, x1
  6c:	lsl	x0, x0, #3
  70:	mov	x1, x0
  74:	mov	x0, #0xffffffffffffffe8    	// #-24
  78:	sub	x0, x0, x1
  7c:	add	x20, x20, x0
  80:	add	x0, sp, #0x48
  84:	bl	0 <_ZN4llvm8CallInstC1EPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE>
  88:	mov	w21, w0
  8c:	ldp	x0, x1, [sp, #56]
  90:	bl	0 <_ZN4llvm8CallInstC1EPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE>
  94:	add	w0, w21, w0
  98:	add	w0, w0, #0x1
  9c:	ldr	x5, [sp, #112]
  a0:	mov	w4, w0
  a4:	mov	x3, x20
  a8:	mov	w2, #0x38                  	// #56
  ac:	mov	x1, x22
  b0:	mov	x0, x19
  b4:	bl	0 <_ZN4llvm8CallInstC1EPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE>
  b8:	ldr	x7, [sp, #48]
  bc:	ldp	x5, x6, [sp, #56]
  c0:	ldp	x3, x4, [sp, #72]
  c4:	ldr	x2, [sp, #88]
  c8:	ldr	x1, [sp, #96]
  cc:	ldr	x0, [sp, #104]
  d0:	bl	0 <_ZN4llvm8CallInst4initEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineE>
  d4:	nop
  d8:	ldp	x19, x20, [sp, #16]
  dc:	ldp	x21, x22, [sp, #32]
  e0:	ldp	x29, x30, [sp], #112
  e4:	ret

Disassembly of section .text._ZN4llvm10InvokeInst7classofEPKNS_11InstructionE:

0000000000000000 <_ZN4llvm10InvokeInst7classofEPKNS_11InstructionE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm10InvokeInst7classofEPKNS_11InstructionE>
  14:	cmp	w0, #0x5
  18:	cset	w0, eq  // eq = none
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm6Module15getTargetTripleB5cxx11Ev:

0000000000000000 <_ZNK4llvm6Module15getTargetTripleB5cxx11Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0xf0
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm6Module10getContextEv:

0000000000000000 <_ZNK4llvm6Module10getContextEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm13FastMathFlagsC2Ev:

0000000000000000 <_ZN4llvm13FastMathFlagsC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	str	wzr, [x0]
  10:	nop
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm14FPMathOperator7classofEPKNS_5ValueE:

0000000000000000 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE>
  14:	str	x0, [sp, #56]
  18:	ldr	x0, [sp, #56]
  1c:	cmp	x0, #0x0
  20:	b.eq	34 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x34>  // b.none
  24:	ldr	x0, [sp, #56]
  28:	bl	0 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE>
  2c:	str	w0, [sp, #76]
  30:	b	64 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x64>
  34:	ldr	x0, [sp, #24]
  38:	bl	0 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE>
  3c:	str	x0, [sp, #48]
  40:	ldr	x0, [sp, #48]
  44:	cmp	x0, #0x0
  48:	b.eq	5c <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x5c>  // b.none
  4c:	ldr	x0, [sp, #48]
  50:	bl	0 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE>
  54:	str	w0, [sp, #76]
  58:	b	64 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x64>
  5c:	mov	w0, #0x0                   	// #0
  60:	b	118 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x118>
  64:	ldr	w0, [sp, #76]
  68:	cmp	w0, #0x39
  6c:	cset	w0, hi  // hi = pmore
  70:	and	w0, w0, #0xff
  74:	cmp	w0, #0x0
  78:	b.ne	114 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x114>  // b.any
  7c:	ldr	w0, [sp, #76]
  80:	mov	x1, #0x1                   	// #1
  84:	lsl	x0, x1, x0
  88:	mov	x1, #0x5000                	// #20480
  8c:	movk	x1, #0x125, lsl #16
  90:	movk	x1, #0x40, lsl #48
  94:	and	x1, x0, x1
  98:	cmp	x1, #0x0
  9c:	cset	w1, ne  // ne = any
  a0:	and	w1, w1, #0xff
  a4:	cmp	w1, #0x0
  a8:	b.ne	c8 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0xc8>  // b.any
  ac:	and	x0, x0, #0x380000000000000
  b0:	cmp	x0, #0x0
  b4:	cset	w0, ne  // ne = any
  b8:	and	w0, w0, #0xff
  bc:	cmp	w0, #0x0
  c0:	b.ne	d0 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0xd0>  // b.any
  c4:	b	114 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x114>
  c8:	mov	w0, #0x1                   	// #1
  cc:	b	118 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x118>
  d0:	ldr	x0, [sp, #24]
  d4:	bl	0 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE>
  d8:	str	x0, [sp, #64]
  dc:	ldr	x0, [sp, #64]
  e0:	bl	0 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE>
  e4:	str	x0, [sp, #40]
  e8:	ldr	x0, [sp, #40]
  ec:	cmp	x0, #0x0
  f0:	b.eq	104 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x104>  // b.none
  f4:	ldr	x0, [sp, #40]
  f8:	bl	0 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE>
  fc:	str	x0, [sp, #64]
 100:	b	dc <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0xdc>
 104:	ldr	x0, [sp, #64]
 108:	bl	0 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE>
 10c:	and	w0, w0, #0xff
 110:	b	118 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x118>
 114:	mov	w0, #0x0                   	// #0
 118:	ldp	x29, x30, [sp], #80
 11c:	ret

Disassembly of section .text._ZNK4llvm24IRBuilderDefaultInserter12InsertHelperEPNS_11InstructionERKNS_5TwineEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEE:

0000000000000000 <_ZNK4llvm24IRBuilderDefaultInserter12InsertHelperEPNS_11InstructionERKNS_5TwineEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEE>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #56]
   c:	str	x1, [sp, #48]
  10:	str	x2, [sp, #40]
  14:	str	x3, [sp, #32]
  18:	str	x4, [sp, #24]
  1c:	ldr	x0, [sp, #32]
  20:	cmp	x0, #0x0
  24:	b.eq	3c <_ZNK4llvm24IRBuilderDefaultInserter12InsertHelperEPNS_11InstructionERKNS_5TwineEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEE+0x3c>  // b.none
  28:	ldr	x0, [sp, #32]
  2c:	bl	0 <_ZNK4llvm24IRBuilderDefaultInserter12InsertHelperEPNS_11InstructionERKNS_5TwineEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEE>
  30:	ldr	x2, [sp, #48]
  34:	ldr	x1, [sp, #24]
  38:	bl	0 <_ZNK4llvm24IRBuilderDefaultInserter12InsertHelperEPNS_11InstructionERKNS_5TwineEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEE>
  3c:	ldr	x0, [sp, #48]
  40:	ldr	x1, [sp, #40]
  44:	bl	0 <_ZN4llvm5Value7setNameERKNS_5TwineE>
  48:	nop
  4c:	ldp	x29, x30, [sp], #64
  50:	ret

Disassembly of section .text._ZN4llvm13TrackingMDRefC2Ev:

0000000000000000 <_ZN4llvm13TrackingMDRefC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	str	xzr, [x0]
  10:	nop
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm18TypedTrackingMDRefINS_6MDNodeEEC2Ev:

0000000000000000 <_ZN4llvm18TypedTrackingMDRefINS_6MDNodeEEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm18TypedTrackingMDRefINS_6MDNodeEEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm18TypedTrackingMDRefINS_6MDNodeEED2Ev:

0000000000000000 <_ZN4llvm18TypedTrackingMDRefINS_6MDNodeEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm18TypedTrackingMDRefINS_6MDNodeEED1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm8DebugLocC2Ev:

0000000000000000 <_ZN4llvm8DebugLocC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8DebugLocC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm8DebugLocD2Ev:

0000000000000000 <_ZN4llvm8DebugLocD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8DebugLocD1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEC2Ev:

0000000000000000 <_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	str	xzr, [x0]
  10:	nop
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm13IRBuilderBaseC2ERNS_11LLVMContextEPNS_6MDNodeENS_8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEE:

0000000000000000 <_ZN4llvm13IRBuilderBaseC1ERNS_11LLVMContextEPNS_6MDNodeENS_8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEE>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #56]
   c:	str	x1, [sp, #48]
  10:	str	x2, [sp, #40]
  14:	stp	x3, x4, [sp, #24]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZN4llvm13IRBuilderBaseC1ERNS_11LLVMContextEPNS_6MDNodeENS_8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEE>
  20:	ldr	x0, [sp, #56]
  24:	add	x0, x0, #0x10
  28:	bl	0 <_ZN4llvm13IRBuilderBaseC1ERNS_11LLVMContextEPNS_6MDNodeENS_8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEE>
  2c:	ldr	x0, [sp, #56]
  30:	ldr	x1, [sp, #48]
  34:	str	x1, [x0, #24]
  38:	ldr	x0, [sp, #56]
  3c:	ldr	x1, [sp, #40]
  40:	str	x1, [x0, #32]
  44:	ldr	x0, [sp, #56]
  48:	add	x0, x0, #0x28
  4c:	bl	0 <_ZN4llvm13IRBuilderBaseC1ERNS_11LLVMContextEPNS_6MDNodeENS_8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEE>
  50:	ldr	x0, [sp, #56]
  54:	strb	wzr, [x0, #44]
  58:	ldr	x0, [sp, #56]
  5c:	mov	w1, #0x2                   	// #2
  60:	strb	w1, [x0, #45]
  64:	ldr	x0, [sp, #56]
  68:	strb	wzr, [x0, #46]
  6c:	ldr	x2, [sp, #56]
  70:	ldp	x0, x1, [sp, #24]
  74:	stp	x0, x1, [x2, #48]
  78:	ldr	x0, [sp, #56]
  7c:	bl	0 <_ZN4llvm13IRBuilderBaseC1ERNS_11LLVMContextEPNS_6MDNodeENS_8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEE>
  80:	nop
  84:	ldp	x29, x30, [sp], #64
  88:	ret

Disassembly of section .text._ZN4llvm13IRBuilderBase19ClearInsertionPointEv:

0000000000000000 <_ZN4llvm13IRBuilderBase19ClearInsertionPointEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	str	xzr, [x0, #8]
  14:	str	xzr, [sp, #40]
  18:	add	x0, sp, #0x28
  1c:	bl	0 <_ZN4llvm13IRBuilderBase19ClearInsertionPointEv>
  20:	ldr	x0, [sp, #24]
  24:	ldr	x1, [sp, #40]
  28:	str	x1, [x0, #16]
  2c:	nop
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZN4llvm8DebugLocC2ERKS0_:

0000000000000000 <_ZN4llvm8DebugLocC1ERKS0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN4llvm8DebugLocC1ERKS0_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE:

0000000000000000 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>
  1c:	mov	x1, x0
  20:	ldr	x0, [sp, #40]
  24:	str	x1, [x0, #8]
  28:	ldr	x0, [sp, #32]
  2c:	add	x0, x0, #0x18
  30:	ldr	x19, [sp, #40]
  34:	bl	0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>
  38:	str	x0, [x19, #16]
  3c:	ldr	x0, [sp, #40]
  40:	add	x19, x0, #0x10
  44:	ldr	x0, [sp, #40]
  48:	ldr	x0, [x0, #8]
  4c:	bl	0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>
  50:	str	x0, [sp, #48]
  54:	add	x0, sp, #0x30
  58:	mov	x1, x0
  5c:	mov	x0, x19
  60:	bl	0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>
  64:	and	w0, w0, #0xff
  68:	cmp	w0, #0x0
  6c:	b.ne	90 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE+0x90>  // b.any
  70:	adrp	x0, 0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>
  74:	add	x3, x0, #0x0
  78:	mov	w2, #0x8e                  	// #142
  7c:	adrp	x0, 0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>
  80:	add	x1, x0, #0x0
  84:	adrp	x0, 0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>
  88:	add	x0, x0, #0x0
  8c:	bl	0 <__assert_fail>
  90:	nop
  94:	ldr	x0, [sp, #32]
  98:	bl	0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>
  9c:	mov	x1, x0
  a0:	add	x0, sp, #0x38
  a4:	bl	0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>
  a8:	add	x0, sp, #0x38
  ac:	mov	x1, x0
  b0:	ldr	x0, [sp, #40]
  b4:	bl	0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>
  b8:	add	x0, sp, #0x38
  bc:	bl	0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>
  c0:	nop
  c4:	ldr	x19, [sp, #16]
  c8:	ldp	x29, x30, [sp], #64
  cc:	ret

Disassembly of section .text._ZN4llvm13IRBuilderBase23SetCurrentDebugLocationENS_8DebugLocE:

0000000000000000 <_ZN4llvm13IRBuilderBase23SetCurrentDebugLocationENS_8DebugLocE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #32]
  1c:	bl	0 <_ZN4llvm13IRBuilderBase23SetCurrentDebugLocationENS_8DebugLocE>
  20:	mov	x1, x0
  24:	mov	x0, x19
  28:	bl	0 <_ZN4llvm13IRBuilderBase23SetCurrentDebugLocationENS_8DebugLocE>
  2c:	nop
  30:	ldr	x19, [sp, #16]
  34:	ldp	x29, x30, [sp], #48
  38:	ret

Disassembly of section .text._ZNK4llvm13IRBuilderBase20SetInstDebugLocationEPNS_11InstructionE:

0000000000000000 <_ZNK4llvm13IRBuilderBase20SetInstDebugLocationEPNS_11InstructionE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZNK4llvm13IRBuilderBase20SetInstDebugLocationEPNS_11InstructionE>
  18:	and	w0, w0, #0xff
  1c:	cmp	w0, #0x0
  20:	b.eq	48 <_ZNK4llvm13IRBuilderBase20SetInstDebugLocationEPNS_11InstructionE+0x48>  // b.none
  24:	ldr	x1, [sp, #24]
  28:	add	x0, sp, #0x28
  2c:	bl	0 <_ZNK4llvm13IRBuilderBase20SetInstDebugLocationEPNS_11InstructionE>
  30:	add	x0, sp, #0x28
  34:	mov	x1, x0
  38:	ldr	x0, [sp, #16]
  3c:	bl	0 <_ZNK4llvm13IRBuilderBase20SetInstDebugLocationEPNS_11InstructionE>
  40:	add	x0, sp, #0x28
  44:	bl	0 <_ZNK4llvm13IRBuilderBase20SetInstDebugLocationEPNS_11InstructionE>
  48:	nop
  4c:	ldp	x29, x30, [sp], #48
  50:	ret

Disassembly of section .text._ZN4llvm13IRBuilderBase24setConstrainedFPCallAttrEPNS_8CallInstE:

0000000000000000 <_ZN4llvm13IRBuilderBase24setConstrainedFPCallAttrEPNS_8CallInstE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	mov	w1, #0x39                  	// #57
  18:	bl	0 <_ZN4llvm13IRBuilderBase24setConstrainedFPCallAttrEPNS_8CallInstE>
  1c:	and	w0, w0, #0xff
  20:	eor	w0, w0, #0x1
  24:	and	w0, w0, #0xff
  28:	cmp	w0, #0x0
  2c:	b.eq	40 <_ZN4llvm13IRBuilderBase24setConstrainedFPCallAttrEPNS_8CallInstE+0x40>  // b.none
  30:	ldr	x0, [sp, #16]
  34:	mov	w2, #0x39                  	// #57
  38:	mov	w1, #0xffffffff            	// #-1
  3c:	bl	0 <_ZN4llvm13IRBuilderBase24setConstrainedFPCallAttrEPNS_8CallInstE>
  40:	nop
  44:	ldp	x29, x30, [sp], #32
  48:	ret

Disassembly of section .text._ZN4llvm13IRBuilderBase12getInt8PtrTyEj:

0000000000000000 <_ZN4llvm13IRBuilderBase12getInt8PtrTyEj>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x0, [x0, #24]
  18:	ldr	w1, [sp, #20]
  1c:	bl	0 <_ZN4llvm4Type12getInt8PtrTyERNS_11LLVMContextEj>
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm4PassC2ENS_8PassKindERc:

0000000000000000 <_ZN4llvm4PassC1ENS_8PassKindERc>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	w1, [sp, #20]
   c:	str	x2, [sp, #8]
  10:	adrp	x0, 0 <_ZTVN4llvm4PassE>
  14:	ldr	x0, [x0]
  18:	add	x1, x0, #0x10
  1c:	ldr	x0, [sp, #24]
  20:	str	x1, [x0]
  24:	ldr	x0, [sp, #24]
  28:	str	xzr, [x0, #8]
  2c:	ldr	x0, [sp, #24]
  30:	ldr	x1, [sp, #8]
  34:	str	x1, [x0, #16]
  38:	ldr	x0, [sp, #24]
  3c:	ldr	w1, [sp, #20]
  40:	str	w1, [x0, #24]
  44:	nop
  48:	add	sp, sp, #0x20
  4c:	ret

Disassembly of section .text._ZN4llvm4Pass14doFinalizationERNS_6ModuleE:

0000000000000000 <_ZN4llvm4Pass14doFinalizationERNS_6ModuleE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	mov	w0, #0x0                   	// #0
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm12FunctionPassC2ERc:

0000000000000000 <_ZN4llvm12FunctionPassC1ERc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x2, [sp, #16]
  18:	mov	w1, #0x2                   	// #2
  1c:	bl	0 <_ZN4llvm12FunctionPassC1ERc>
  20:	adrp	x0, 0 <_ZTVN4llvm12FunctionPassE>
  24:	ldr	x0, [x0]
  28:	add	x1, x0, #0x10
  2c:	ldr	x0, [sp, #24]
  30:	str	x1, [x0]
  34:	nop
  38:	ldp	x29, x30, [sp], #32
  3c:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPKN4llvm8PassInfoESaIS3_EEC2Ev:

0000000000000000 <_ZNSt12_Vector_baseIPKN4llvm8PassInfoESaIS3_EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt12_Vector_baseIPKN4llvm8PassInfoESaIS3_EEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt6vectorIPKN4llvm8PassInfoESaIS3_EEC2Ev:

0000000000000000 <_ZNSt6vectorIPKN4llvm8PassInfoESaIS3_EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt6vectorIPKN4llvm8PassInfoESaIS3_EEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm8PassInfoC2ENS_9StringRefES1_PKvPFPNS_4PassEvEbb:

0000000000000000 <_ZN4llvm8PassInfoC1ENS_9StringRefES1_PKvPFPNS_4PassEvEbb>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #72]
   c:	stp	x1, x2, [sp, #56]
  10:	stp	x3, x4, [sp, #40]
  14:	str	x5, [sp, #32]
  18:	str	x6, [sp, #24]
  1c:	strb	w7, [sp, #23]
  20:	ldr	x2, [sp, #72]
  24:	ldp	x0, x1, [sp, #56]
  28:	stp	x0, x1, [x2]
  2c:	ldr	x2, [sp, #72]
  30:	ldp	x0, x1, [sp, #40]
  34:	stp	x0, x1, [x2, #16]
  38:	ldr	x0, [sp, #72]
  3c:	ldr	x1, [sp, #32]
  40:	str	x1, [x0, #32]
  44:	ldr	x0, [sp, #72]
  48:	ldrb	w1, [sp, #23]
  4c:	strb	w1, [x0, #40]
  50:	ldr	x0, [sp, #72]
  54:	ldrb	w1, [sp, #80]
  58:	strb	w1, [x0, #41]
  5c:	ldr	x0, [sp, #72]
  60:	strb	wzr, [x0, #42]
  64:	ldr	x0, [sp, #72]
  68:	add	x0, x0, #0x30
  6c:	bl	0 <_ZN4llvm8PassInfoC1ENS_9StringRefES1_PKvPFPNS_4PassEvEbb>
  70:	ldr	x0, [sp, #72]
  74:	ldr	x1, [sp, #24]
  78:	str	x1, [x0, #72]
  7c:	nop
  80:	ldp	x29, x30, [sp], #80
  84:	ret

Disassembly of section .text._ZN4llvm12FunctionPassD2Ev:

0000000000000000 <_ZN4llvm12FunctionPassD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	adrp	x0, 0 <_ZTVN4llvm12FunctionPassE>
  10:	ldr	x0, [x0]
  14:	add	x1, x0, #0x10
  18:	ldr	x0, [sp, #24]
  1c:	str	x1, [x0]
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZN4llvm4PassD2Ev>
  28:	nop
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZN4llvm12FunctionPassD0Ev:

0000000000000000 <_ZN4llvm12FunctionPassD0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm12FunctionPassD0Ev>
  14:	mov	x1, #0x20                  	// #32
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZdlPvm>
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm6TripleD2Ev:

0000000000000000 <_ZN4llvm6TripleD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm13IRBuilderBaseD2Ev:

0000000000000000 <_ZN4llvm13IRBuilderBaseD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm13IRBuilderBaseD1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEED2Ev:

0000000000000000 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEED1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm17countLeadingZerosImEEjT_NS_12ZeroBehaviorE:

0000000000000000 <_ZN4llvm17countLeadingZerosImEEjT_NS_12ZeroBehaviorE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	w1, [sp, #20]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZN4llvm17countLeadingZerosImEEjT_NS_12ZeroBehaviorE>
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZNSt13__atomic_baseIjEC2Ej:

0000000000000000 <_ZNSt13__atomic_baseIjEC1Ej>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	x0, [sp, #8]
  10:	ldr	w1, [sp, #4]
  14:	str	w1, [x0]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZSt3minImERKT_S2_S2_:

0000000000000000 <_ZSt3minImERKT_S2_S2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x0, [x0]
  1c:	cmp	x1, x0
  20:	b.cs	2c <_ZSt3minImERKT_S2_S2_+0x2c>  // b.hs, b.nlast
  24:	ldr	x0, [sp]
  28:	b	30 <_ZSt3minImERKT_S2_S2_+0x30>
  2c:	ldr	x0, [sp, #8]
  30:	add	sp, sp, #0x10
  34:	ret

Disassembly of section .text._ZSt3maxImERKT_S2_S2_:

0000000000000000 <_ZSt3maxImERKT_S2_S2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp]
  18:	ldr	x0, [x0]
  1c:	cmp	x1, x0
  20:	b.cs	2c <_ZSt3maxImERKT_S2_S2_+0x2c>  // b.hs, b.nlast
  24:	ldr	x0, [sp]
  28:	b	30 <_ZSt3maxImERKT_S2_S2_+0x30>
  2c:	ldr	x0, [sp, #8]
  30:	add	sp, sp, #0x10
  34:	ret

Disassembly of section .text._ZNR4llvm14PointerIntPairIPNS_15ilist_node_baseILb1EEELj1EjNS_21PointerLikeTypeTraitsIS3_EENS_18PointerIntPairInfoIS3_Lj1ES5_EEE10setPointerES3_:

0000000000000000 <_ZNR4llvm14PointerIntPairIPNS_15ilist_node_baseILb1EEELj1EjNS_21PointerLikeTypeTraitsIS3_EENS_18PointerIntPairInfoIS3_Lj1ES5_EEE10setPointerES3_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x0, [x0]
  18:	ldr	x1, [sp, #16]
  1c:	bl	0 <_ZNR4llvm14PointerIntPairIPNS_15ilist_node_baseILb1EEELj1EjNS_21PointerLikeTypeTraitsIS3_EENS_18PointerIntPairInfoIS3_Lj1ES5_EEE10setPointerES3_>
  20:	mov	x1, x0
  24:	ldr	x0, [sp, #24]
  28:	str	x1, [x0]
  2c:	nop
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZNK4llvm14PointerIntPairIPNS_15ilist_node_baseILb1EEELj1EjNS_21PointerLikeTypeTraitsIS3_EENS_18PointerIntPairInfoIS3_Lj1ES5_EEE10getPointerEv:

0000000000000000 <_ZNK4llvm14PointerIntPairIPNS_15ilist_node_baseILb1EEELj1EjNS_21PointerLikeTypeTraitsIS3_EENS_18PointerIntPairInfoIS3_Lj1ES5_EEE10getPointerEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	bl	0 <_ZNK4llvm14PointerIntPairIPNS_15ilist_node_baseILb1EEELj1EjNS_21PointerLikeTypeTraitsIS3_EENS_18PointerIntPairInfoIS3_Lj1ES5_EEE10getPointerEv>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNK4llvm14PointerIntPairIPNS_15ilist_node_baseILb1EEELj1EjNS_21PointerLikeTypeTraitsIS3_EENS_18PointerIntPairInfoIS3_Lj1ES5_EEE6getIntEv:

0000000000000000 <_ZNK4llvm14PointerIntPairIPNS_15ilist_node_baseILb1EEELj1EjNS_21PointerLikeTypeTraitsIS3_EENS_18PointerIntPairInfoIS3_Lj1ES5_EEE6getIntEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	bl	0 <_ZNK4llvm14PointerIntPairIPNS_15ilist_node_baseILb1EEELj1EjNS_21PointerLikeTypeTraitsIS3_EENS_18PointerIntPairInfoIS3_Lj1ES5_EEE6getIntEv>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNR4llvm14PointerIntPairIPPNS_3UseELj2ENS1_10PrevPtrTagENS1_17PrevPointerTraitsENS_18PointerIntPairInfoIS3_Lj2ES5_EEE10setPointerES3_:

0000000000000000 <_ZNR4llvm14PointerIntPairIPPNS_3UseELj2ENS1_10PrevPtrTagENS1_17PrevPointerTraitsENS_18PointerIntPairInfoIS3_Lj2ES5_EEE10setPointerES3_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x0, [x0]
  18:	ldr	x1, [sp, #16]
  1c:	bl	0 <_ZNR4llvm14PointerIntPairIPPNS_3UseELj2ENS1_10PrevPtrTagENS1_17PrevPointerTraitsENS_18PointerIntPairInfoIS3_Lj2ES5_EEE10setPointerES3_>
  20:	mov	x1, x0
  24:	ldr	x0, [sp, #24]
  28:	str	x1, [x0]
  2c:	nop
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZNK4llvm14PointerIntPairIPPNS_3UseELj2ENS1_10PrevPtrTagENS1_17PrevPointerTraitsENS_18PointerIntPairInfoIS3_Lj2ES5_EEE10getPointerEv:

0000000000000000 <_ZNK4llvm14PointerIntPairIPPNS_3UseELj2ENS1_10PrevPtrTagENS1_17PrevPointerTraitsENS_18PointerIntPairInfoIS3_Lj2ES5_EEE10getPointerEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	bl	0 <_ZNK4llvm14PointerIntPairIPPNS_3UseELj2ENS1_10PrevPtrTagENS1_17PrevPointerTraitsENS_18PointerIntPairInfoIS3_Lj2ES5_EEE10getPointerEv>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm3isaINS_11InstructionEPKNS_5ValueEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_11InstructionEPKNS_5ValueEEEbRKT0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm3isaINS_11InstructionEPKNS_5ValueEEEbRKT0_>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm20pointer_union_detail19PointerUnionMembersINS_12PointerUnionIJPNS_15MetadataAsValueEPNS_8MetadataEEEENS_14PointerIntPairIPvLj1EiNS0_22PointerUnionUIntTraitsIJS4_S6_EEENS_18PointerIntPairInfoIS9_Lj1ESB_EEEELi1EJS6_EEC2ES6_:

0000000000000000 <_ZN4llvm20pointer_union_detail19PointerUnionMembersINS_12PointerUnionIJPNS_15MetadataAsValueEPNS_8MetadataEEEENS_14PointerIntPairIPvLj1EiNS0_22PointerUnionUIntTraitsIJS4_S6_EEENS_18PointerIntPairInfoIS9_Lj1ESB_EEEELi1EJS6_EEC1ES6_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #32]
  1c:	bl	0 <_ZN4llvm20pointer_union_detail19PointerUnionMembersINS_12PointerUnionIJPNS_15MetadataAsValueEPNS_8MetadataEEEENS_14PointerIntPairIPvLj1EiNS0_22PointerUnionUIntTraitsIJS4_S6_EEENS_18PointerIntPairInfoIS9_Lj1ESB_EEEELi1EJS6_EEC1ES6_>
  20:	mov	x1, x0
  24:	add	x0, sp, #0x38
  28:	mov	w2, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm20pointer_union_detail19PointerUnionMembersINS_12PointerUnionIJPNS_15MetadataAsValueEPNS_8MetadataEEEENS_14PointerIntPairIPvLj1EiNS0_22PointerUnionUIntTraitsIJS4_S6_EEENS_18PointerIntPairInfoIS9_Lj1ESB_EEEELi1EJS6_EEC1ES6_>
  30:	ldr	x1, [sp, #56]
  34:	mov	x0, x19
  38:	bl	0 <_ZN4llvm20pointer_union_detail19PointerUnionMembersINS_12PointerUnionIJPNS_15MetadataAsValueEPNS_8MetadataEEEENS_14PointerIntPairIPvLj1EiNS0_22PointerUnionUIntTraitsIJS4_S6_EEENS_18PointerIntPairInfoIS9_Lj1ESB_EEEELi1EJS6_EEC1ES6_>
  3c:	nop
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #64
  48:	ret

Disassembly of section .text._ZN4llvm4castINS_8ConstantENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm4castINS_8ConstantENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x18
  10:	bl	0 <_ZN4llvm4castINS_8ConstantENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.ne	40 <_ZN4llvm4castINS_8ConstantENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x40>  // b.any
  20:	adrp	x0, 0 <_ZN4llvm4castINS_8ConstantENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  24:	add	x3, x0, #0x0
  28:	mov	w2, #0x108                 	// #264
  2c:	adrp	x0, 0 <_ZN4llvm4castINS_8ConstantENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  30:	add	x1, x0, #0x0
  34:	adrp	x0, 0 <_ZN4llvm4castINS_8ConstantENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  38:	add	x0, x0, #0x0
  3c:	bl	0 <__assert_fail>
  40:	nop
  44:	add	x0, sp, #0x18
  48:	bl	0 <_ZN4llvm4castINS_8ConstantENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  4c:	ldp	x29, x30, [sp], #32
  50:	ret

Disassembly of section .text._ZN4llvm3isaINS_8ConstantEPNS_5ValueEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_8ConstantEPNS_5ValueEEEbRKT0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm3isaINS_8ConstantEPNS_5ValueEEEbRKT0_>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNK4llvm18TypedTrackingMDRefINS_6MDNodeEEcvPS1_Ev:

0000000000000000 <_ZNK4llvm18TypedTrackingMDRefINS_6MDNodeEEcvPS1_Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm18TypedTrackingMDRefINS_6MDNodeEEcvPS1_Ev>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt4moveIRN4llvm8DebugLocEEONSt16remove_referenceIT_E4typeEOS4_:

0000000000000000 <_ZSt4moveIRN4llvm8DebugLocEEONSt16remove_referenceIT_E4typeEOS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm18TypedTrackingMDRefINS_6MDNodeEEaSEOS2_:

0000000000000000 <_ZN4llvm18TypedTrackingMDRefINS_6MDNodeEEaSEOS2_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #32]
  1c:	bl	0 <_ZN4llvm18TypedTrackingMDRefINS_6MDNodeEEaSEOS2_>
  20:	mov	x1, x0
  24:	mov	x0, x19
  28:	bl	0 <_ZN4llvm18TypedTrackingMDRefINS_6MDNodeEEaSEOS2_>
  2c:	ldr	x0, [sp, #40]
  30:	ldr	x19, [sp, #16]
  34:	ldp	x29, x30, [sp], #48
  38:	ret

Disassembly of section .text._ZN4llvm12simple_ilistINS_11InstructionEJEE5beginEv:

0000000000000000 <_ZN4llvm12simple_ilistINS_11InstructionEJEE5beginEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x1, [sp, #24]
  10:	add	x0, sp, #0x28
  14:	bl	0 <_ZN4llvm12simple_ilistINS_11InstructionEJEE5beginEv>
  18:	add	x0, sp, #0x28
  1c:	bl	0 <_ZN4llvm12simple_ilistINS_11InstructionEJEE5beginEv>
  20:	ldr	x0, [x0]
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZN4llvm12simple_ilistINS_11InstructionEJEE3endEv:

0000000000000000 <_ZN4llvm12simple_ilistINS_11InstructionEJEE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x1, [sp, #24]
  10:	add	x0, sp, #0x28
  14:	bl	0 <_ZN4llvm12simple_ilistINS_11InstructionEJEE3endEv>
  18:	ldr	x0, [sp, #40]
  1c:	ldp	x29, x30, [sp], #48
  20:	ret

Disassembly of section .text._ZN4llvm15ilist_node_implINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEEE11getIteratorEv:

0000000000000000 <_ZN4llvm15ilist_node_implINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEEE11getIteratorEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x28
  10:	ldr	x1, [sp, #24]
  14:	bl	0 <_ZN4llvm15ilist_node_implINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEEE11getIteratorEv>
  18:	ldr	x0, [sp, #40]
  1c:	ldp	x29, x30, [sp], #48
  20:	ret

Disassembly of section .text._ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x18
  10:	bl	0 <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.ne	40 <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x40>  // b.any
  20:	adrp	x0, 0 <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  24:	add	x3, x0, #0x0
  28:	mov	w2, #0x108                 	// #264
  2c:	adrp	x0, 0 <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  30:	add	x1, x0, #0x0
  34:	adrp	x0, 0 <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  38:	add	x0, x0, #0x0
  3c:	bl	0 <__assert_fail>
  40:	nop
  44:	add	x0, sp, #0x18
  48:	bl	0 <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  4c:	ldp	x29, x30, [sp], #32
  50:	ret

Disassembly of section .text._ZN4llvm8ArrayRefIPNS_5ValueEEC2ERKS2_:

0000000000000000 <_ZN4llvm8ArrayRefIPNS_5ValueEEC1ERKS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [sp]
  14:	str	x1, [x0]
  18:	ldr	x0, [sp, #8]
  1c:	mov	x1, #0x1                   	// #1
  20:	str	x1, [x0, #8]
  24:	nop
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZN4llvm12simple_ilistINS_10BasicBlockEJEE5beginEv:

0000000000000000 <_ZN4llvm12simple_ilistINS_10BasicBlockEJEE5beginEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x1, [sp, #24]
  10:	add	x0, sp, #0x28
  14:	bl	0 <_ZN4llvm12simple_ilistINS_10BasicBlockEJEE5beginEv>
  18:	add	x0, sp, #0x28
  1c:	bl	0 <_ZN4llvm12simple_ilistINS_10BasicBlockEJEE5beginEv>
  20:	ldr	x0, [x0]
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZN4llvm12simple_ilistINS_10BasicBlockEJEE3endEv:

0000000000000000 <_ZN4llvm12simple_ilistINS_10BasicBlockEJEE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x1, [sp, #24]
  10:	add	x0, sp, #0x28
  14:	bl	0 <_ZN4llvm12simple_ilistINS_10BasicBlockEJEE3endEv>
  18:	ldr	x0, [sp, #40]
  1c:	ldp	x29, x30, [sp], #48
  20:	ret

Disassembly of section .text._ZN4llvm4castINS_11InstructionEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_:

0000000000000000 <_ZN4llvm4castINS_11InstructionEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x18
  10:	bl	0 <_ZN4llvm4castINS_11InstructionEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.ne	40 <_ZN4llvm4castINS_11InstructionEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x40>  // b.any
  20:	adrp	x0, 0 <_ZN4llvm4castINS_11InstructionEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  24:	add	x3, x0, #0x0
  28:	mov	w2, #0x108                 	// #264
  2c:	adrp	x0, 0 <_ZN4llvm4castINS_11InstructionEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  30:	add	x1, x0, #0x0
  34:	adrp	x0, 0 <_ZN4llvm4castINS_11InstructionEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  38:	add	x0, x0, #0x0
  3c:	bl	0 <__assert_fail>
  40:	nop
  44:	add	x0, sp, #0x18
  48:	bl	0 <_ZN4llvm4castINS_11InstructionEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  4c:	ldp	x29, x30, [sp], #32
  50:	ret

Disassembly of section .text._ZNK4llvm14StringMapEntryIjE6getKeyEv:

0000000000000000 <_ZNK4llvm14StringMapEntryIjE6getKeyEv>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZNK4llvm14StringMapEntryIjE6getKeyEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNK4llvm14StringMapEntryIjE6getKeyEv>
  24:	mov	x1, x0
  28:	add	x0, sp, #0x30
  2c:	mov	x2, x1
  30:	mov	x1, x19
  34:	bl	0 <_ZNK4llvm14StringMapEntryIjE6getKeyEv>
  38:	ldp	x0, x1, [sp, #48]
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #64
  44:	ret

Disassembly of section .text._ZSt8distanceIPKN4llvm3UseEENSt15iterator_traitsIT_E15difference_typeES5_S5_:

0000000000000000 <_ZSt8distanceIPKN4llvm3UseEENSt15iterator_traitsIT_E15difference_typeES5_S5_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	add	x0, sp, #0x28
  1c:	bl	0 <_ZSt8distanceIPKN4llvm3UseEENSt15iterator_traitsIT_E15difference_typeES5_S5_>
  20:	mov	w2, w20
  24:	ldr	x1, [sp, #32]
  28:	mov	x0, x19
  2c:	bl	0 <_ZSt8distanceIPKN4llvm3UseEENSt15iterator_traitsIT_E15difference_typeES5_S5_>
  30:	ldp	x19, x20, [sp, #16]
  34:	ldp	x29, x30, [sp], #64
  38:	ret

Disassembly of section .text._ZNK4llvm8CallBase2OpILin1EEERKNS_3UseEv:

0000000000000000 <_ZNK4llvm8CallBase2OpILin1EEERKNS_3UseEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm8CallBase2OpILin1EEERKNS_3UseEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm8CallBase2OpILin1EEERNS_3UseEv:

0000000000000000 <_ZN4llvm8CallBase2OpILin1EEERNS_3UseEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8CallBase2OpILin1EEERNS_3UseEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNK4llvm8CallBase13hasFnAttrImplINS_9Attribute8AttrKindEEEbT_:

0000000000000000 <_ZNK4llvm8CallBase13hasFnAttrImplINS_9Attribute8AttrKindEEEbT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	add	x0, x0, #0x38
  18:	ldr	w2, [sp, #20]
  1c:	mov	w1, #0xffffffff            	// #-1
  20:	bl	0 <_ZNK4llvm13AttributeList12hasAttributeEjNS_9Attribute8AttrKindE>
  24:	and	w0, w0, #0xff
  28:	cmp	w0, #0x0
  2c:	b.eq	38 <_ZNK4llvm8CallBase13hasFnAttrImplINS_9Attribute8AttrKindEEEbT_+0x38>  // b.none
  30:	mov	w0, #0x1                   	// #1
  34:	b	68 <_ZNK4llvm8CallBase13hasFnAttrImplINS_9Attribute8AttrKindEEEbT_+0x68>
  38:	ldr	w1, [sp, #20]
  3c:	ldr	x0, [sp, #24]
  40:	bl	0 <_ZNK4llvm8CallBase13hasFnAttrImplINS_9Attribute8AttrKindEEEbT_>
  44:	and	w0, w0, #0xff
  48:	cmp	w0, #0x0
  4c:	b.eq	58 <_ZNK4llvm8CallBase13hasFnAttrImplINS_9Attribute8AttrKindEEEbT_+0x58>  // b.none
  50:	mov	w0, #0x0                   	// #0
  54:	b	68 <_ZNK4llvm8CallBase13hasFnAttrImplINS_9Attribute8AttrKindEEEbT_+0x68>
  58:	ldr	w1, [sp, #20]
  5c:	ldr	x0, [sp, #24]
  60:	bl	0 <_ZNK4llvm8CallBase25hasFnAttrOnCalledFunctionENS_9Attribute8AttrKindE>
  64:	and	w0, w0, #0xff
  68:	ldp	x29, x30, [sp], #32
  6c:	ret

Disassembly of section .text._ZNK4llvm8CallBase13hasFnAttrImplINS_9StringRefEEEbT_:

0000000000000000 <_ZNK4llvm8CallBase13hasFnAttrImplINS_9StringRefEEEbT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	stp	x1, x2, [sp, #24]
  10:	ldr	x0, [sp, #40]
  14:	add	x0, x0, #0x38
  18:	ldp	x2, x3, [sp, #24]
  1c:	mov	w1, #0xffffffff            	// #-1
  20:	bl	0 <_ZNK4llvm13AttributeList12hasAttributeEjNS_9StringRefE>
  24:	and	w0, w0, #0xff
  28:	cmp	w0, #0x0
  2c:	b.eq	38 <_ZNK4llvm8CallBase13hasFnAttrImplINS_9StringRefEEEbT_+0x38>  // b.none
  30:	mov	w0, #0x1                   	// #1
  34:	b	68 <_ZNK4llvm8CallBase13hasFnAttrImplINS_9StringRefEEEbT_+0x68>
  38:	ldp	x1, x2, [sp, #24]
  3c:	ldr	x0, [sp, #40]
  40:	bl	0 <_ZNK4llvm8CallBase13hasFnAttrImplINS_9StringRefEEEbT_>
  44:	and	w0, w0, #0xff
  48:	cmp	w0, #0x0
  4c:	b.eq	58 <_ZNK4llvm8CallBase13hasFnAttrImplINS_9StringRefEEEbT_+0x58>  // b.none
  50:	mov	w0, #0x0                   	// #0
  54:	b	68 <_ZNK4llvm8CallBase13hasFnAttrImplINS_9StringRefEEEbT_+0x68>
  58:	ldp	x1, x2, [sp, #24]
  5c:	ldr	x0, [sp, #40]
  60:	bl	0 <_ZNK4llvm8CallBase25hasFnAttrOnCalledFunctionENS_9StringRefE>
  64:	and	w0, w0, #0xff
  68:	ldp	x29, x30, [sp], #48
  6c:	ret

Disassembly of section .text._ZSt8distanceIPKN4llvm8CallBase12BundleOpInfoEENSt15iterator_traitsIT_E15difference_typeES6_S6_:

0000000000000000 <_ZSt8distanceIPKN4llvm8CallBase12BundleOpInfoEENSt15iterator_traitsIT_E15difference_typeES6_S6_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	add	x0, sp, #0x28
  1c:	bl	0 <_ZSt8distanceIPKN4llvm8CallBase12BundleOpInfoEENSt15iterator_traitsIT_E15difference_typeES6_S6_>
  20:	mov	w2, w20
  24:	ldr	x1, [sp, #32]
  28:	mov	x0, x19
  2c:	bl	0 <_ZSt8distanceIPKN4llvm8CallBase12BundleOpInfoEENSt15iterator_traitsIT_E15difference_typeES6_S6_>
  30:	ldp	x19, x20, [sp, #16]
  34:	ldp	x29, x30, [sp], #64
  38:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJNS_16OperandBundleUseEEEERS4_DpOT_:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJNS_16OperandBundleUseEEEERS4_DpOT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJNS_16OperandBundleUseEEEERS4_DpOT_>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJNS_16OperandBundleUseEEEERS4_DpOT_>
  28:	cmp	x19, x0
  2c:	cset	w0, cs  // cs = hs, nlast
  30:	and	w0, w0, #0xff
  34:	and	x0, x0, #0xff
  38:	cmp	x0, #0x0
  3c:	cset	w0, ne  // ne = any
  40:	and	w0, w0, #0xff
  44:	cmp	w0, #0x0
  48:	b.eq	58 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJNS_16OperandBundleUseEEEERS4_DpOT_+0x58>  // b.none
  4c:	ldr	x0, [sp, #40]
  50:	mov	x1, #0x0                   	// #0
  54:	bl	0 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJNS_16OperandBundleUseEEEERS4_DpOT_>
  58:	ldr	x0, [sp, #32]
  5c:	bl	0 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJNS_16OperandBundleUseEEEERS4_DpOT_>
  60:	mov	x19, x0
  64:	ldr	x0, [sp, #40]
  68:	bl	0 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJNS_16OperandBundleUseEEEERS4_DpOT_>
  6c:	mov	x1, x0
  70:	mov	x0, #0x38                  	// #56
  74:	bl	0 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJNS_16OperandBundleUseEEEERS4_DpOT_>
  78:	mov	x1, x19
  7c:	bl	0 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJNS_16OperandBundleUseEEEERS4_DpOT_>
  80:	ldr	x19, [sp, #40]
  84:	ldr	x0, [sp, #40]
  88:	bl	0 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJNS_16OperandBundleUseEEEERS4_DpOT_>
  8c:	add	x0, x0, #0x1
  90:	mov	x1, x0
  94:	mov	x0, x19
  98:	bl	0 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJNS_16OperandBundleUseEEEERS4_DpOT_>
  9c:	ldr	x0, [sp, #40]
  a0:	bl	0 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJNS_16OperandBundleUseEEEERS4_DpOT_>
  a4:	ldr	x19, [sp, #16]
  a8:	ldp	x29, x30, [sp], #48
  ac:	ret

Disassembly of section .text._ZNK4llvm14iterator_rangeIPKNS_8CallBase12BundleOpInfoEE5beginEv:

0000000000000000 <_ZNK4llvm14iterator_rangeIPKNS_8CallBase12BundleOpInfoEE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm14iterator_rangeIPKNS_8CallBase12BundleOpInfoEE3endEv:

0000000000000000 <_ZNK4llvm14iterator_rangeIPKNS_8CallBase12BundleOpInfoEE3endEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8ArrayRefINS_3UseEEC2EPKS1_S4_:

0000000000000000 <_ZN4llvm8ArrayRefINS_3UseEEC1EPKS1_S4_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	str	x1, [x0]
  1c:	ldr	x1, [sp, #8]
  20:	ldr	x0, [sp, #16]
  24:	sub	x0, x1, x0
  28:	asr	x1, x0, #3
  2c:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  30:	movk	x0, #0xaaab
  34:	mul	x0, x1, x0
  38:	mov	x1, x0
  3c:	ldr	x0, [sp, #24]
  40:	str	x1, [x0, #8]
  44:	nop
  48:	add	sp, sp, #0x20
  4c:	ret

Disassembly of section .text._ZNK4llvm15MutableArrayRefIhE5beginEv:

0000000000000000 <_ZNK4llvm15MutableArrayRefIhE5beginEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm15MutableArrayRefIhE5beginEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNK4llvm15MutableArrayRefIhE3endEv:

0000000000000000 <_ZNK4llvm15MutableArrayRefIhE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZNK4llvm15MutableArrayRefIhE3endEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNK4llvm15MutableArrayRefIhE3endEv>
  24:	add	x0, x19, x0
  28:	ldr	x19, [sp, #16]
  2c:	ldp	x29, x30, [sp], #48
  30:	ret

Disassembly of section .text._ZN4llvm10make_rangeIPKNS_8CallBase12BundleOpInfoEEENS_14iterator_rangeIT_EES6_S6_:

0000000000000000 <_ZN4llvm10make_rangeIPKNS_8CallBase12BundleOpInfoEEENS_14iterator_rangeIT_EES6_S6_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	add	x0, sp, #0x28
  18:	bl	0 <_ZN4llvm10make_rangeIPKNS_8CallBase12BundleOpInfoEEENS_14iterator_rangeIT_EES6_S6_>
  1c:	ldr	x19, [x0]
  20:	add	x0, sp, #0x20
  24:	bl	0 <_ZN4llvm10make_rangeIPKNS_8CallBase12BundleOpInfoEEENS_14iterator_rangeIT_EES6_S6_>
  28:	ldr	x1, [x0]
  2c:	add	x0, sp, #0x30
  30:	mov	x2, x1
  34:	mov	x1, x19
  38:	bl	0 <_ZN4llvm10make_rangeIPKNS_8CallBase12BundleOpInfoEEENS_14iterator_rangeIT_EES6_S6_>
  3c:	ldp	x0, x1, [sp, #48]
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #64
  48:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEE5beginEv:

0000000000000000 <_ZNK4llvm8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEE3endEv:

0000000000000000 <_ZNK4llvm8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEE3endEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x2, [x0]
  10:	ldr	x0, [sp, #8]
  14:	ldr	x1, [x0, #8]
  18:	mov	x0, x1
  1c:	lsl	x0, x0, #3
  20:	sub	x0, x0, x1
  24:	lsl	x0, x0, #3
  28:	add	x0, x2, x0
  2c:	add	sp, sp, #0x10
  30:	ret

Disassembly of section .text._ZNK4llvm17OperandBundleDefTIPNS_5ValueEE10input_sizeEv:

0000000000000000 <_ZNK4llvm17OperandBundleDefTIPNS_5ValueEE10input_sizeEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x0, x0, #0x20
  14:	bl	0 <_ZNK4llvm17OperandBundleDefTIPNS_5ValueEE10input_sizeEv>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm21VariadicOperandTraitsINS_8CallBaseELj1EE8op_beginEPS1_:

0000000000000000 <_ZN4llvm21VariadicOperandTraitsINS_8CallBaseELj1EE8op_beginEPS1_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm21VariadicOperandTraitsINS_8CallBaseELj1EE8op_beginEPS1_>
  14:	mov	w1, w0
  18:	mov	x0, x1
  1c:	lsl	x0, x0, #1
  20:	add	x0, x0, x1
  24:	lsl	x0, x0, #3
  28:	neg	x0, x0
  2c:	ldr	x1, [sp, #24]
  30:	add	x0, x1, x0
  34:	ldp	x29, x30, [sp], #32
  38:	ret

Disassembly of section .text._ZN4llvm21VariadicOperandTraitsINS_8CallBaseELj1EE6op_endEPS1_:

0000000000000000 <_ZN4llvm21VariadicOperandTraitsINS_8CallBaseELj1EE6op_endEPS1_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefIPNS_5ValueEE4sizeEv:

0000000000000000 <_ZNK4llvm8ArrayRefIPNS_5ValueEE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEC2ENS_8NoneTypeE:

0000000000000000 <_ZN4llvm8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEC1ENS_8NoneTypeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	x0, [sp, #8]
  10:	str	xzr, [x0]
  14:	ldr	x0, [sp, #8]
  18:	str	xzr, [x0, #8]
  1c:	nop
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEE4sizeEv:

0000000000000000 <_ZNK4llvm8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm3isaINS_9ArrayTypeEPNS_4TypeEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_9ArrayTypeEPNS_4TypeEEEbRKT0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm3isaINS_9ArrayTypeEPNS_4TypeEEEbRKT0_>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm8dyn_castINS_11InstructionEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_:

0000000000000000 <_ZN4llvm8dyn_castINS_11InstructionEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x18
  10:	bl	0 <_ZN4llvm8dyn_castINS_11InstructionEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.eq	2c <_ZN4llvm8dyn_castINS_11InstructionEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x2c>  // b.none
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZN4llvm8dyn_castINS_11InstructionEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  28:	b	30 <_ZN4llvm8dyn_castINS_11InstructionEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x30>
  2c:	mov	x0, #0x0                   	// #0
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZN4llvm8dyn_castINS_12ConstantExprEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_:

0000000000000000 <_ZN4llvm8dyn_castINS_12ConstantExprEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x18
  10:	bl	0 <_ZN4llvm8dyn_castINS_12ConstantExprEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.eq	2c <_ZN4llvm8dyn_castINS_12ConstantExprEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x2c>  // b.none
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZN4llvm8dyn_castINS_12ConstantExprEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  28:	b	30 <_ZN4llvm8dyn_castINS_12ConstantExprEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x30>
  2c:	mov	x0, #0x0                   	// #0
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZN4llvm3isaINS_12ConstantExprEPKNS_5ValueEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_12ConstantExprEPKNS_5ValueEEEbRKT0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm3isaINS_12ConstantExprEPKNS_5ValueEEEbRKT0_>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm4castINS_12ConstantExprEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_:

0000000000000000 <_ZN4llvm4castINS_12ConstantExprEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x18
  10:	bl	0 <_ZN4llvm4castINS_12ConstantExprEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.ne	40 <_ZN4llvm4castINS_12ConstantExprEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x40>  // b.any
  20:	adrp	x0, 0 <_ZN4llvm4castINS_12ConstantExprEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  24:	add	x3, x0, #0x0
  28:	mov	w2, #0x108                 	// #264
  2c:	adrp	x0, 0 <_ZN4llvm4castINS_12ConstantExprEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  30:	add	x1, x0, #0x0
  34:	adrp	x0, 0 <_ZN4llvm4castINS_12ConstantExprEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  38:	add	x0, x0, #0x0
  3c:	bl	0 <__assert_fail>
  40:	nop
  44:	add	x0, sp, #0x18
  48:	bl	0 <_ZN4llvm4castINS_12ConstantExprEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  4c:	ldp	x29, x30, [sp], #32
  50:	ret

Disassembly of section .text._ZN4llvm8dyn_castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm8dyn_castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x18
  10:	bl	0 <_ZN4llvm8dyn_castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.eq	2c <_ZN4llvm8dyn_castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x2c>  // b.none
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZN4llvm8dyn_castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  28:	b	30 <_ZN4llvm8dyn_castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x30>
  2c:	mov	x0, #0x0                   	// #0
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZN4llvm11iplist_implINS_12simple_ilistINS_11InstructionEJEEENS_21SymbolTableListTraitsIS2_EEE6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS2_Lb1ELb0EvEELb0ELb0EEEPS2_:

0000000000000000 <_ZN4llvm11iplist_implINS_12simple_ilistINS_11InstructionEJEEENS_21SymbolTableListTraitsIS2_EEE6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS2_Lb1ELb0EvEELb0ELb0EEEPS2_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x1, [sp, #24]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZN4llvm21SymbolTableListTraitsINS_11InstructionEE13addNodeToListEPS1_>
  20:	ldr	x0, [sp, #40]
  24:	ldr	x2, [sp, #24]
  28:	ldr	x1, [sp, #32]
  2c:	bl	0 <_ZN4llvm11iplist_implINS_12simple_ilistINS_11InstructionEJEEENS_21SymbolTableListTraitsIS2_EEE6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS2_Lb1ELb0EvEELb0ELb0EEEPS2_>
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZN4llvmneERKNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEES7_:

0000000000000000 <_ZN4llvmneERKNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEES7_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp]
  18:	ldr	x0, [x0]
  1c:	cmp	x1, x0
  20:	cset	w0, ne  // ne = any
  24:	and	w0, w0, #0xff
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZN4llvm18TypedTrackingMDRefINS_6MDNodeEEC2ERKS2_:

0000000000000000 <_ZN4llvm18TypedTrackingMDRefINS_6MDNodeEEC1ERKS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN4llvm18TypedTrackingMDRefINS_6MDNodeEEC1ERKS2_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPKN4llvm8PassInfoESaIS3_EE12_Vector_implC2Ev:

0000000000000000 <_ZNSt12_Vector_baseIPKN4llvm8PassInfoESaIS3_EE12_Vector_implC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt12_Vector_baseIPKN4llvm8PassInfoESaIS3_EE12_Vector_implC1Ev>
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt12_Vector_baseIPKN4llvm8PassInfoESaIS3_EE12_Vector_implC1Ev>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEC2EPNS_11InstructionEPNS_6MDNodeENS_8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEE:

0000000000000000 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEC1EPNS_11InstructionEPNS_6MDNodeENS_8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #72]
  10:	str	x1, [sp, #64]
  14:	str	x2, [sp, #56]
  18:	stp	x3, x4, [sp, #40]
  1c:	ldr	x19, [sp, #72]
  20:	ldr	x0, [sp, #64]
  24:	bl	0 <_ZNK4llvm5Value10getContextEv>
  28:	ldp	x3, x4, [sp, #40]
  2c:	ldr	x2, [sp, #56]
  30:	mov	x1, x0
  34:	mov	x0, x19
  38:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEC1EPNS_11InstructionEPNS_6MDNodeENS_8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEE>
  3c:	ldr	x0, [sp, #72]
  40:	ldr	x1, [sp, #64]
  44:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEC1EPNS_11InstructionEPNS_6MDNodeENS_8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEE>
  48:	nop
  4c:	ldr	x19, [sp, #16]
  50:	ldp	x29, x30, [sp], #80
  54:	ret

Disassembly of section .text._ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateLoadEPNS_4TypeEPNS_5ValueERKNS_5TwineE:

0000000000000000 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateLoadEPNS_4TypeEPNS_5ValueERKNS_5TwineE>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	str	x3, [sp, #32]
  1c:	add	x2, sp, #0x48
  20:	adrp	x0, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateLoadEPNS_4TypeEPNS_5ValueERKNS_5TwineE>
  24:	add	x1, x0, #0x0
  28:	mov	x0, x2
  2c:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateLoadEPNS_4TypeEPNS_5ValueERKNS_5TwineE>
  30:	add	x20, sp, #0x48
  34:	mov	x0, #0x40                  	// #64
  38:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateLoadEPNS_4TypeEPNS_5ValueERKNS_5TwineE>
  3c:	mov	x19, x0
  40:	mov	x4, #0x0                   	// #0
  44:	mov	x3, x20
  48:	ldr	x2, [sp, #40]
  4c:	ldr	x1, [sp, #48]
  50:	mov	x0, x19
  54:	bl	0 <_ZN4llvm8LoadInstC1EPNS_4TypeEPNS_5ValueERKNS_5TwineEPNS_11InstructionE>
  58:	ldr	x2, [sp, #32]
  5c:	mov	x1, x19
  60:	ldr	x0, [sp, #56]
  64:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateLoadEPNS_4TypeEPNS_5ValueERKNS_5TwineE>
  68:	ldp	x19, x20, [sp, #16]
  6c:	ldp	x29, x30, [sp], #96
  70:	ret

Disassembly of section .text._ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE13CreateBitCastEPNS_5ValueEPNS_4TypeERKNS_5TwineE:

0000000000000000 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE13CreateBitCastEPNS_5ValueEPNS_4TypeERKNS_5TwineE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	x4, [sp, #16]
  1c:	ldr	x3, [sp, #24]
  20:	ldr	x2, [sp, #32]
  24:	mov	w1, #0x31                  	// #49
  28:	ldr	x0, [sp, #40]
  2c:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE13CreateBitCastEPNS_5ValueEPNS_4TypeERKNS_5TwineE>
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZNKSt16initializer_listIPN4llvm5ValueEE5beginEv:

0000000000000000 <_ZNKSt16initializer_listIPN4llvm5ValueEE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNKSt16initializer_listIPN4llvm5ValueEE3endEv:

0000000000000000 <_ZNKSt16initializer_listIPN4llvm5ValueEE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZNKSt16initializer_listIPN4llvm5ValueEE3endEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNKSt16initializer_listIPN4llvm5ValueEE3endEv>
  24:	lsl	x0, x0, #3
  28:	add	x0, x19, x0
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZN4llvm8ArrayRefIPNS_5ValueEEC2ERKSt16initializer_listIS2_E:

0000000000000000 <_ZN4llvm8ArrayRefIPNS_5ValueEEC1ERKSt16initializer_listIS2_E>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZN4llvm8ArrayRefIPNS_5ValueEEC1ERKSt16initializer_listIS2_E>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #32]
  24:	bl	0 <_ZN4llvm8ArrayRefIPNS_5ValueEEC1ERKSt16initializer_listIS2_E>
  28:	cmp	x19, x0
  2c:	b.eq	40 <_ZN4llvm8ArrayRefIPNS_5ValueEEC1ERKSt16initializer_listIS2_E+0x40>  // b.none
  30:	ldr	x0, [sp, #32]
  34:	bl	0 <_ZN4llvm8ArrayRefIPNS_5ValueEEC1ERKSt16initializer_listIS2_E>
  38:	mov	x1, x0
  3c:	b	44 <_ZN4llvm8ArrayRefIPNS_5ValueEEC1ERKSt16initializer_listIS2_E+0x44>
  40:	mov	x1, #0x0                   	// #0
  44:	ldr	x0, [sp, #40]
  48:	str	x1, [x0]
  4c:	ldr	x0, [sp, #32]
  50:	bl	0 <_ZN4llvm8ArrayRefIPNS_5ValueEEC1ERKSt16initializer_listIS2_E>
  54:	mov	x1, x0
  58:	ldr	x0, [sp, #40]
  5c:	str	x1, [x0, #8]
  60:	nop
  64:	ldr	x19, [sp, #16]
  68:	ldp	x29, x30, [sp], #48
  6c:	ret

Disassembly of section .text._ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE:

0000000000000000 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE>:
   0:	stp	x29, x30, [sp, #-112]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #72]
   c:	str	x1, [sp, #64]
  10:	str	x2, [sp, #56]
  14:	stp	x3, x4, [sp, #40]
  18:	str	x5, [sp, #32]
  1c:	str	x6, [sp, #24]
  20:	add	x2, sp, #0x58
  24:	adrp	x0, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE>
  28:	add	x1, x0, #0x0
  2c:	mov	x0, x2
  30:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE>
  34:	add	x1, sp, #0x58
  38:	ldr	x0, [sp, #72]
  3c:	mov	x7, #0x0                   	// #0
  40:	mov	x6, x1
  44:	ldp	x4, x5, [x0, #48]
  48:	ldp	x2, x3, [sp, #40]
  4c:	ldr	x1, [sp, #56]
  50:	ldr	x0, [sp, #64]
  54:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE>
  58:	str	x0, [sp, #80]
  5c:	ldr	x0, [sp, #72]
  60:	ldrb	w0, [x0, #44]
  64:	cmp	w0, #0x0
  68:	b.eq	78 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE+0x78>  // b.none
  6c:	ldr	x0, [sp, #72]
  70:	ldr	x1, [sp, #80]
  74:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE>
  78:	add	x0, sp, #0x50
  7c:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE>
  80:	and	w0, w0, #0xff
  84:	cmp	w0, #0x0
  88:	b.eq	a4 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE+0xa4>  // b.none
  8c:	ldr	x1, [sp, #80]
  90:	ldr	x0, [sp, #72]
  94:	ldr	w3, [x0, #40]
  98:	ldr	x2, [sp, #24]
  9c:	ldr	x0, [sp, #72]
  a0:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE>
  a4:	ldr	x0, [sp, #80]
  a8:	ldr	x2, [sp, #32]
  ac:	mov	x1, x0
  b0:	ldr	x0, [sp, #72]
  b4:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE>
  b8:	ldp	x29, x30, [sp], #112
  bc:	ret

Disassembly of section .text._ZN4llvm11SmallVectorINS_17OperandBundleDefTIPNS_5ValueEEELj1EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorINS_17OperandBundleDefTIPNS_5ValueEEELj1EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	mov	w1, #0x1                   	// #1
  14:	bl	0 <_ZN4llvm11SmallVectorINS_17OperandBundleDefTIPNS_5ValueEEELj1EEC1Ev>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm11SmallVectorINS_17OperandBundleDefTIPNS_5ValueEEELj1EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorINS_17OperandBundleDefTIPNS_5ValueEEELj1EED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm11SmallVectorINS_17OperandBundleDefTIPNS_5ValueEEELj1EED1Ev>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm11SmallVectorINS_17OperandBundleDefTIPNS_5ValueEEELj1EED1Ev>
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm11SmallVectorINS_17OperandBundleDefTIPNS_5ValueEEELj1EED1Ev>
  30:	ldr	x0, [sp, #40]
  34:	bl	0 <_ZN4llvm11SmallVectorINS_17OperandBundleDefTIPNS_5ValueEEELj1EED1Ev>
  38:	nop
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJRA14_KcRS3_EEERS4_DpOT_:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJRA14_KcRS3_EEERS4_DpOT_>:
   0:	stp	x29, x30, [sp, #-128]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJRA14_KcRS3_EEERS4_DpOT_>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #56]
  28:	bl	0 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJRA14_KcRS3_EEERS4_DpOT_>
  2c:	cmp	x19, x0
  30:	cset	w0, cs  // cs = hs, nlast
  34:	and	w0, w0, #0xff
  38:	and	x0, x0, #0xff
  3c:	cmp	x0, #0x0
  40:	cset	w0, ne  // ne = any
  44:	and	w0, w0, #0xff
  48:	cmp	w0, #0x0
  4c:	b.eq	5c <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJRA14_KcRS3_EEERS4_DpOT_+0x5c>  // b.none
  50:	ldr	x0, [sp, #56]
  54:	mov	x1, #0x0                   	// #0
  58:	bl	0 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJRA14_KcRS3_EEERS4_DpOT_>
  5c:	ldr	x0, [sp, #48]
  60:	bl	0 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJRA14_KcRS3_EEERS4_DpOT_>
  64:	mov	x19, x0
  68:	add	x0, sp, #0x68
  6c:	bl	0 <_ZNSaIcEC1Ev>
  70:	add	x1, sp, #0x68
  74:	add	x0, sp, #0x48
  78:	mov	x2, x1
  7c:	mov	x1, x19
  80:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
  84:	add	x19, sp, #0x48
  88:	ldr	x0, [sp, #40]
  8c:	bl	0 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJRA14_KcRS3_EEERS4_DpOT_>
  90:	mov	x1, x0
  94:	add	x0, sp, #0x70
  98:	bl	0 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJRA14_KcRS3_EEERS4_DpOT_>
  9c:	ldr	x0, [sp, #56]
  a0:	bl	0 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJRA14_KcRS3_EEERS4_DpOT_>
  a4:	mov	x1, x0
  a8:	mov	x0, #0x38                  	// #56
  ac:	bl	0 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJRA14_KcRS3_EEERS4_DpOT_>
  b0:	ldp	x2, x3, [sp, #112]
  b4:	mov	x1, x19
  b8:	bl	0 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJRA14_KcRS3_EEERS4_DpOT_>
  bc:	add	x0, sp, #0x48
  c0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  c4:	add	x0, sp, #0x68
  c8:	bl	0 <_ZNSaIcED1Ev>
  cc:	ldr	x19, [sp, #56]
  d0:	ldr	x0, [sp, #56]
  d4:	bl	0 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJRA14_KcRS3_EEERS4_DpOT_>
  d8:	add	x0, x0, #0x1
  dc:	mov	x1, x0
  e0:	mov	x0, x19
  e4:	bl	0 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJRA14_KcRS3_EEERS4_DpOT_>
  e8:	ldr	x0, [sp, #56]
  ec:	bl	0 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJRA14_KcRS3_EEERS4_DpOT_>
  f0:	ldr	x19, [sp, #16]
  f4:	ldp	x29, x30, [sp], #128
  f8:	ret

Disassembly of section .text._ZN4llvm8dyn_castINS_8CallInstENS_8CallBaseEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm8dyn_castINS_8CallInstENS_8CallBaseEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x18
  10:	bl	0 <_ZN4llvm8dyn_castINS_8CallInstENS_8CallBaseEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.eq	2c <_ZN4llvm8dyn_castINS_8CallInstENS_8CallBaseEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x2c>  // b.none
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZN4llvm8dyn_castINS_8CallInstENS_8CallBaseEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  28:	b	30 <_ZN4llvm8dyn_castINS_8CallInstENS_8CallBaseEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x30>
  2c:	mov	x0, #0x0                   	// #0
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZN4llvm8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEC2IvEERKNS_25SmallVectorTemplateCommonIS4_T_EE:

0000000000000000 <_ZN4llvm8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEC1IvEERKNS_25SmallVectorTemplateCommonIS4_T_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZN4llvm8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEC1IvEERKNS_25SmallVectorTemplateCommonIS4_T_EE>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #24]
  20:	str	x1, [x0]
  24:	ldr	x0, [sp, #16]
  28:	bl	0 <_ZN4llvm8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEC1IvEERKNS_25SmallVectorTemplateCommonIS4_T_EE>
  2c:	mov	x1, x0
  30:	ldr	x0, [sp, #24]
  34:	str	x1, [x0, #8]
  38:	nop
  3c:	ldp	x29, x30, [sp], #32
  40:	ret

Disassembly of section .text._ZN4llvm3isaINS_10InvokeInstEPNS_8CallBaseEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_10InvokeInstEPNS_8CallBaseEEEbRKT0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm3isaINS_10InvokeInstEPNS_8CallBaseEEEbRKT0_>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm4castINS_10InvokeInstENS_8CallBaseEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm4castINS_10InvokeInstENS_8CallBaseEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x18
  10:	bl	0 <_ZN4llvm4castINS_10InvokeInstENS_8CallBaseEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.ne	40 <_ZN4llvm4castINS_10InvokeInstENS_8CallBaseEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x40>  // b.any
  20:	adrp	x0, 0 <_ZN4llvm4castINS_10InvokeInstENS_8CallBaseEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  24:	add	x3, x0, #0x0
  28:	mov	w2, #0x108                 	// #264
  2c:	adrp	x0, 0 <_ZN4llvm4castINS_10InvokeInstENS_8CallBaseEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  30:	add	x1, x0, #0x0
  34:	adrp	x0, 0 <_ZN4llvm4castINS_10InvokeInstENS_8CallBaseEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  38:	add	x0, x0, #0x0
  3c:	bl	0 <__assert_fail>
  40:	nop
  44:	add	x0, sp, #0x18
  48:	bl	0 <_ZN4llvm4castINS_10InvokeInstENS_8CallBaseEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  4c:	ldp	x29, x30, [sp], #32
  50:	ret

Disassembly of section .text._ZN4llvm7mdconst15extract_or_nullINS_11ConstantIntEPNS_8MetadataEEENSt9enable_ifIXsrNS0_6detail14IsValidPointerIT_T0_EE5valueEPS8_E4typeEOS9_:

0000000000000000 <_ZN4llvm7mdconst15extract_or_nullINS_11ConstantIntEPNS_8MetadataEEENSt9enable_ifIXsrNS0_6detail14IsValidPointerIT_T0_EE5valueEPS8_E4typeEOS9_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	bl	0 <_ZN4llvm7mdconst15extract_or_nullINS_11ConstantIntEPNS_8MetadataEEENSt9enable_ifIXsrNS0_6detail14IsValidPointerIT_T0_EE5valueEPS8_E4typeEOS9_>
  18:	str	x0, [sp, #40]
  1c:	ldr	x0, [sp, #40]
  20:	cmp	x0, #0x0
  24:	b.eq	38 <_ZN4llvm7mdconst15extract_or_nullINS_11ConstantIntEPNS_8MetadataEEENSt9enable_ifIXsrNS0_6detail14IsValidPointerIT_T0_EE5valueEPS8_E4typeEOS9_+0x38>  // b.none
  28:	ldr	x0, [sp, #40]
  2c:	bl	0 <_ZN4llvm7mdconst15extract_or_nullINS_11ConstantIntEPNS_8MetadataEEENSt9enable_ifIXsrNS0_6detail14IsValidPointerIT_T0_EE5valueEPS8_E4typeEOS9_>
  30:	bl	0 <_ZN4llvm7mdconst15extract_or_nullINS_11ConstantIntEPNS_8MetadataEEENSt9enable_ifIXsrNS0_6detail14IsValidPointerIT_T0_EE5valueEPS8_E4typeEOS9_>
  34:	b	3c <_ZN4llvm7mdconst15extract_or_nullINS_11ConstantIntEPNS_8MetadataEEENSt9enable_ifIXsrNS0_6detail14IsValidPointerIT_T0_EE5valueEPS8_E4typeEOS9_+0x3c>
  38:	mov	x0, #0x0                   	// #0
  3c:	ldp	x29, x30, [sp], #48
  40:	ret

Disassembly of section .text._ZNKSt16initializer_listIPN4llvm4TypeEE5beginEv:

0000000000000000 <_ZNKSt16initializer_listIPN4llvm4TypeEE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNKSt16initializer_listIPN4llvm4TypeEE3endEv:

0000000000000000 <_ZNKSt16initializer_listIPN4llvm4TypeEE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZNKSt16initializer_listIPN4llvm4TypeEE3endEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNKSt16initializer_listIPN4llvm4TypeEE3endEv>
  24:	lsl	x0, x0, #3
  28:	add	x0, x19, x0
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZN4llvm8ArrayRefIPNS_4TypeEEC2ERKSt16initializer_listIS2_E:

0000000000000000 <_ZN4llvm8ArrayRefIPNS_4TypeEEC1ERKSt16initializer_listIS2_E>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZN4llvm8ArrayRefIPNS_4TypeEEC1ERKSt16initializer_listIS2_E>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #32]
  24:	bl	0 <_ZN4llvm8ArrayRefIPNS_4TypeEEC1ERKSt16initializer_listIS2_E>
  28:	cmp	x19, x0
  2c:	b.eq	40 <_ZN4llvm8ArrayRefIPNS_4TypeEEC1ERKSt16initializer_listIS2_E+0x40>  // b.none
  30:	ldr	x0, [sp, #32]
  34:	bl	0 <_ZN4llvm8ArrayRefIPNS_4TypeEEC1ERKSt16initializer_listIS2_E>
  38:	mov	x1, x0
  3c:	b	44 <_ZN4llvm8ArrayRefIPNS_4TypeEEC1ERKSt16initializer_listIS2_E+0x44>
  40:	mov	x1, #0x0                   	// #0
  44:	ldr	x0, [sp, #40]
  48:	str	x1, [x0]
  4c:	ldr	x0, [sp, #32]
  50:	bl	0 <_ZN4llvm8ArrayRefIPNS_4TypeEEC1ERKSt16initializer_listIS2_E>
  54:	mov	x1, x0
  58:	ldr	x0, [sp, #40]
  5c:	str	x1, [x0, #8]
  60:	nop
  64:	ldr	x19, [sp, #16]
  68:	ldp	x29, x30, [sp], #48
  6c:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIPNS_8CallBaseELj8EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIPNS_8CallBaseELj8EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	mov	w1, #0x8                   	// #8
  14:	bl	0 <_ZN4llvm11SmallVectorIPNS_8CallBaseELj8EEC1Ev>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIPNS_8CallBaseELj8EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIPNS_8CallBaseELj8EED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm11SmallVectorIPNS_8CallBaseELj8EED1Ev>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm11SmallVectorIPNS_8CallBaseELj8EED1Ev>
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm11SmallVectorIPNS_8CallBaseELj8EED1Ev>
  30:	ldr	x0, [sp, #40]
  34:	bl	0 <_ZN4llvm11SmallVectorIPNS_8CallBaseELj8EED1Ev>
  38:	nop
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZN4llvmneERKNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEELb0ELb0EEES7_:

0000000000000000 <_ZN4llvmneERKNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEELb0ELb0EEES7_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp]
  18:	ldr	x0, [x0]
  1c:	cmp	x1, x0
  20:	cset	w0, ne  // ne = any
  24:	and	w0, w0, #0xff
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEELb0ELb0EEppEv:

0000000000000000 <_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEELb0ELb0EEppEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	bl	0 <_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEELb0ELb0EEppEv>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #24]
  20:	str	x1, [x0]
  24:	ldr	x0, [sp, #24]
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEELb0ELb0EEdeEv:

0000000000000000 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEELb0ELb0EEdeEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	bl	0 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEELb0ELb0EEdeEv>
  18:	and	w0, w0, #0xff
  1c:	eor	w0, w0, #0x1
  20:	and	w0, w0, #0xff
  24:	cmp	w0, #0x0
  28:	b.ne	4c <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEELb0ELb0EEdeEv+0x4c>  // b.any
  2c:	adrp	x0, 0 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEELb0ELb0EEdeEv>
  30:	add	x3, x0, #0x0
  34:	mov	w2, #0x8b                  	// #139
  38:	adrp	x0, 0 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEELb0ELb0EEdeEv>
  3c:	add	x1, x0, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEELb0ELb0EEdeEv>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>
  4c:	ldr	x0, [sp, #24]
  50:	ldr	x0, [x0]
  54:	bl	0 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEELb0ELb0EEdeEv>
  58:	ldp	x29, x30, [sp], #32
  5c:	ret

Disassembly of section .text._ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEppEv:

0000000000000000 <_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEppEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	bl	0 <_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEppEv>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #24]
  20:	str	x1, [x0]
  24:	ldr	x0, [sp, #24]
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEdeEv:

0000000000000000 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEdeEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	bl	0 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEdeEv>
  18:	and	w0, w0, #0xff
  1c:	eor	w0, w0, #0x1
  20:	and	w0, w0, #0xff
  24:	cmp	w0, #0x0
  28:	b.ne	4c <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEdeEv+0x4c>  // b.any
  2c:	adrp	x0, 0 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEdeEv>
  30:	add	x3, x0, #0x0
  34:	mov	w2, #0x8b                  	// #139
  38:	adrp	x0, 0 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEdeEv>
  3c:	add	x1, x0, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEdeEv>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>
  4c:	ldr	x0, [sp, #24]
  50:	ldr	x0, [x0]
  54:	bl	0 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEdeEv>
  58:	ldp	x29, x30, [sp], #32
  5c:	ret

Disassembly of section .text._ZN4llvm8dyn_castINS_8CallBaseENS_11InstructionEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm8dyn_castINS_8CallBaseENS_11InstructionEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x18
  10:	bl	0 <_ZN4llvm8dyn_castINS_8CallBaseENS_11InstructionEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.eq	2c <_ZN4llvm8dyn_castINS_8CallBaseENS_11InstructionEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x2c>  // b.none
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZN4llvm8dyn_castINS_8CallBaseENS_11InstructionEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  28:	b	30 <_ZN4llvm8dyn_castINS_8CallBaseENS_11InstructionEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x30>
  2c:	mov	x0, #0x0                   	// #0
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPNS_8CallBaseELb1EE9push_backERKS2_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPNS_8CallBaseELb1EE9push_backERKS2_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_8CallBaseELb1EE9push_backERKS2_>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_8CallBaseELb1EE9push_backERKS2_>
  28:	cmp	x19, x0
  2c:	cset	w0, cs  // cs = hs, nlast
  30:	and	w0, w0, #0xff
  34:	and	x0, x0, #0xff
  38:	cmp	x0, #0x0
  3c:	cset	w0, ne  // ne = any
  40:	and	w0, w0, #0xff
  44:	cmp	w0, #0x0
  48:	b.eq	58 <_ZN4llvm23SmallVectorTemplateBaseIPNS_8CallBaseELb1EE9push_backERKS2_+0x58>  // b.none
  4c:	mov	x1, #0x0                   	// #0
  50:	ldr	x0, [sp, #40]
  54:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_8CallBaseELb1EE9push_backERKS2_>
  58:	ldr	x0, [sp, #40]
  5c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_8CallBaseELb1EE9push_backERKS2_>
  60:	mov	x1, x0
  64:	ldr	x0, [sp, #32]
  68:	ldr	x0, [x0]
  6c:	str	x0, [x1]
  70:	ldr	x19, [sp, #40]
  74:	ldr	x0, [sp, #40]
  78:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_8CallBaseELb1EE9push_backERKS2_>
  7c:	add	x0, x0, #0x1
  80:	mov	x1, x0
  84:	mov	x0, x19
  88:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_8CallBaseELb1EE9push_backERKS2_>
  8c:	nop
  90:	ldr	x19, [sp, #16]
  94:	ldp	x29, x30, [sp], #48
  98:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPNS_8CallBaseEvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPNS_8CallBaseEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPNS_8CallBaseEvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPNS_8CallBaseEvE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPNS_8CallBaseEvE3endEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPNS_8CallBaseEvE3endEv>
  24:	lsl	x0, x0, #3
  28:	add	x0, x19, x0
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZSt3refIN4llvm12PassRegistryEESt17reference_wrapperIT_ERS3_:

0000000000000000 <_ZSt3refIN4llvm12PassRegistryEESt17reference_wrapperIT_ERS3_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x28
  10:	ldr	x1, [sp, #24]
  14:	bl	0 <_ZSt3refIN4llvm12PassRegistryEESt17reference_wrapperIT_ERS3_>
  18:	ldr	x0, [sp, #40]
  1c:	ldp	x29, x30, [sp], #48
  20:	ret

Disassembly of section .text._ZN4llvm9call_onceIRFPvRNS_12PassRegistryEEJSt17reference_wrapperIS2_EEEEvRSt9once_flagOT_DpOT0_:

0000000000000000 <_ZN4llvm9call_onceIRFPvRNS_12PassRegistryEEJSt17reference_wrapperIS2_EEEEvRSt9once_flagOT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #48]
  1c:	bl	0 <_ZN4llvm9call_onceIRFPvRNS_12PassRegistryEEJSt17reference_wrapperIS2_EEEEvRSt9once_flagOT_DpOT0_>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZN4llvm9call_onceIRFPvRNS_12PassRegistryEEJSt17reference_wrapperIS2_EEEEvRSt9once_flagOT_DpOT0_>
  2c:	mov	x2, x0
  30:	mov	x1, x19
  34:	ldr	x0, [sp, #56]
  38:	bl	0 <_ZN4llvm9call_onceIRFPvRNS_12PassRegistryEEJSt17reference_wrapperIS2_EEEEvRSt9once_flagOT_DpOT0_>
  3c:	nop
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #64
  48:	ret

Disassembly of section .text._ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_:

0000000000000000 <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm6detail19LeadingZerosCounterImLm8EE5countEmNS_12ZeroBehaviorE:

0000000000000000 <_ZN4llvm6detail19LeadingZerosCounterImLm8EE5countEmNS_12ZeroBehaviorE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	w0, [sp, #4]
  10:	cmp	w0, #0x0
  14:	b.eq	2c <_ZN4llvm6detail19LeadingZerosCounterImLm8EE5countEmNS_12ZeroBehaviorE+0x2c>  // b.none
  18:	ldr	x0, [sp, #8]
  1c:	cmp	x0, #0x0
  20:	b.ne	2c <_ZN4llvm6detail19LeadingZerosCounterImLm8EE5countEmNS_12ZeroBehaviorE+0x2c>  // b.any
  24:	mov	w0, #0x40                  	// #64
  28:	b	34 <_ZN4llvm6detail19LeadingZerosCounterImLm8EE5countEmNS_12ZeroBehaviorE+0x34>
  2c:	ldr	x0, [sp, #8]
  30:	clz	x0, x0
  34:	add	sp, sp, #0x10
  38:	ret

Disassembly of section .text._ZN4llvm18PointerIntPairInfoIPNS_15ilist_node_baseILb1EEELj1ENS_21PointerLikeTypeTraitsIS3_EEE13updatePointerElS3_:

0000000000000000 <_ZN4llvm18PointerIntPairInfoIPNS_15ilist_node_baseILb1EEELj1ENS_21PointerLikeTypeTraitsIS3_EEE13updatePointerElS3_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZN4llvm18PointerIntPairInfoIPNS_15ilist_node_baseILb1EEELj1ENS_21PointerLikeTypeTraitsIS3_EEE13updatePointerElS3_>
  18:	str	x0, [sp, #40]
  1c:	ldr	x0, [sp, #40]
  20:	and	x0, x0, #0x7
  24:	cmp	x0, #0x0
  28:	b.eq	4c <_ZN4llvm18PointerIntPairInfoIPNS_15ilist_node_baseILb1EEELj1ENS_21PointerLikeTypeTraitsIS3_EEE13updatePointerElS3_+0x4c>  // b.none
  2c:	adrp	x0, 0 <_ZN4llvm18PointerIntPairInfoIPNS_15ilist_node_baseILb1EEELj1ENS_21PointerLikeTypeTraitsIS3_EEE13updatePointerElS3_>
  30:	add	x3, x0, #0x0
  34:	mov	w2, #0xb2                  	// #178
  38:	adrp	x0, 0 <_ZN4llvm18PointerIntPairInfoIPNS_15ilist_node_baseILb1EEELj1ENS_21PointerLikeTypeTraitsIS3_EEE13updatePointerElS3_>
  3c:	add	x1, x0, #0x0
  40:	adrp	x0, 0 <_ZN4llvm18PointerIntPairInfoIPNS_15ilist_node_baseILb1EEELj1ENS_21PointerLikeTypeTraitsIS3_EEE13updatePointerElS3_>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>
  4c:	ldr	x0, [sp, #24]
  50:	and	x1, x0, #0x7
  54:	ldr	x0, [sp, #40]
  58:	orr	x0, x1, x0
  5c:	ldp	x29, x30, [sp], #48
  60:	ret

Disassembly of section .text._ZN4llvm18PointerIntPairInfoIPNS_15ilist_node_baseILb1EEELj1ENS_21PointerLikeTypeTraitsIS3_EEE10getPointerEl:

0000000000000000 <_ZN4llvm18PointerIntPairInfoIPNS_15ilist_node_baseILb1EEELj1ENS_21PointerLikeTypeTraitsIS3_EEE10getPointerEl>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	and	x0, x0, #0xfffffffffffffff8
  14:	bl	0 <_ZN4llvm18PointerIntPairInfoIPNS_15ilist_node_baseILb1EEELj1ENS_21PointerLikeTypeTraitsIS3_EEE10getPointerEl>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm18PointerIntPairInfoIPNS_15ilist_node_baseILb1EEELj1ENS_21PointerLikeTypeTraitsIS3_EEE6getIntEl:

0000000000000000 <_ZN4llvm18PointerIntPairInfoIPNS_15ilist_node_baseILb1EEELj1ENS_21PointerLikeTypeTraitsIS3_EEE6getIntEl>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	asr	x0, x0, #2
  10:	and	x0, x0, #0x1
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm18PointerIntPairInfoIPPNS_3UseELj2ENS1_17PrevPointerTraitsEE13updatePointerElS3_:

0000000000000000 <_ZN4llvm18PointerIntPairInfoIPPNS_3UseELj2ENS1_17PrevPointerTraitsEE13updatePointerElS3_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZN4llvm18PointerIntPairInfoIPPNS_3UseELj2ENS1_17PrevPointerTraitsEE13updatePointerElS3_>
  18:	str	x0, [sp, #40]
  1c:	ldr	x0, [sp, #40]
  20:	and	x0, x0, #0x3
  24:	cmp	x0, #0x0
  28:	b.eq	4c <_ZN4llvm18PointerIntPairInfoIPPNS_3UseELj2ENS1_17PrevPointerTraitsEE13updatePointerElS3_+0x4c>  // b.none
  2c:	adrp	x0, 0 <_ZN4llvm18PointerIntPairInfoIPPNS_3UseELj2ENS1_17PrevPointerTraitsEE13updatePointerElS3_>
  30:	add	x3, x0, #0x0
  34:	mov	w2, #0xb2                  	// #178
  38:	adrp	x0, 0 <_ZN4llvm18PointerIntPairInfoIPPNS_3UseELj2ENS1_17PrevPointerTraitsEE13updatePointerElS3_>
  3c:	add	x1, x0, #0x0
  40:	adrp	x0, 0 <_ZN4llvm18PointerIntPairInfoIPPNS_3UseELj2ENS1_17PrevPointerTraitsEE13updatePointerElS3_>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>
  4c:	ldr	x0, [sp, #24]
  50:	and	x1, x0, #0x3
  54:	ldr	x0, [sp, #40]
  58:	orr	x0, x1, x0
  5c:	ldp	x29, x30, [sp], #48
  60:	ret

Disassembly of section .text._ZN4llvm18PointerIntPairInfoIPPNS_3UseELj2ENS1_17PrevPointerTraitsEE10getPointerEl:

0000000000000000 <_ZN4llvm18PointerIntPairInfoIPPNS_3UseELj2ENS1_17PrevPointerTraitsEE10getPointerEl>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	and	x0, x0, #0xfffffffffffffffc
  14:	bl	0 <_ZN4llvm18PointerIntPairInfoIPPNS_3UseELj2ENS1_17PrevPointerTraitsEE10getPointerEl>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_11InstructionEKPKNS_5ValueES4_E4doitERS5_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_11InstructionEKPKNS_5ValueES4_E4doitERS5_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm13isa_impl_wrapINS_11InstructionEKPKNS_5ValueES4_E4doitERS5_>
  14:	str	x0, [sp, #40]
  18:	add	x0, sp, #0x28
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_11InstructionEKPKNS_5ValueES4_E4doitERS5_>
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZN4llvm21PointerLikeTypeTraitsIPNS_8MetadataEE16getAsVoidPointerES2_:

0000000000000000 <_ZN4llvm21PointerLikeTypeTraitsIPNS_8MetadataEE16getAsVoidPointerES2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm14PointerIntPairIPvLj1EiNS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEENS_18PointerIntPairInfoIS1_Lj1ES8_EEEC2ES1_i:

0000000000000000 <_ZN4llvm14PointerIntPairIPvLj1EiNS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEENS_18PointerIntPairInfoIS1_Lj1ES8_EEEC1ES1_i>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	w2, [sp, #28]
  14:	ldr	x0, [sp, #40]
  18:	str	xzr, [x0]
  1c:	ldr	w2, [sp, #28]
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZN4llvm14PointerIntPairIPvLj1EiNS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEENS_18PointerIntPairInfoIS1_Lj1ES8_EEEC1ES1_i>
  2c:	nop
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZN4llvm20pointer_union_detail19PointerUnionMembersINS_12PointerUnionIJPNS_15MetadataAsValueEPNS_8MetadataEEEENS_14PointerIntPairIPvLj1EiNS0_22PointerUnionUIntTraitsIJS4_S6_EEENS_18PointerIntPairInfoIS9_Lj1ESB_EEEELi2EJEEC2ESE_:

0000000000000000 <_ZN4llvm20pointer_union_detail19PointerUnionMembersINS_12PointerUnionIJPNS_15MetadataAsValueEPNS_8MetadataEEEENS_14PointerIntPairIPvLj1EiNS0_22PointerUnionUIntTraitsIJS4_S6_EEENS_18PointerIntPairInfoIS9_Lj1ESB_EEEELi2EJEEC1ESE_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [sp]
  14:	str	x1, [x0]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_8ConstantEPNS_5ValueES3_E4doitERKS3_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_8ConstantEPNS_5ValueES3_E4doitERKS3_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	str	x0, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	add	sp, sp, #0x20
  1c:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_8ConstantEKPNS_5ValueEPKS2_E4doitERS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_8ConstantEKPNS_5ValueEPKS2_E4doitERS4_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm13isa_impl_wrapINS_8ConstantEKPNS_5ValueEPKS2_E4doitERS4_>
  14:	str	x0, [sp, #40]
  18:	add	x0, sp, #0x28
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_8ConstantEKPNS_5ValueEPKS2_E4doitERS4_>
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZNK4llvm18TypedTrackingMDRefINS_6MDNodeEE3getEv:

0000000000000000 <_ZNK4llvm18TypedTrackingMDRefINS_6MDNodeEE3getEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm18TypedTrackingMDRefINS_6MDNodeEE3getEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt4moveIRN4llvm13TrackingMDRefEEONSt16remove_referenceIT_E4typeEOS4_:

0000000000000000 <_ZSt4moveIRN4llvm13TrackingMDRefEEONSt16remove_referenceIT_E4typeEOS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEC2ERNS_15ilist_node_implIS4_EE:

0000000000000000 <_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEC1ERNS_15ilist_node_implIS4_EE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [sp]
  14:	str	x1, [x0]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_9ArrayTypeEPNS_4TypeES3_E4doitERKS3_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_9ArrayTypeEPNS_4TypeES3_E4doitERKS3_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	str	x0, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	add	sp, sp, #0x20
  1c:	ret

Disassembly of section .text._ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEELb0ELb0EEC2ERNS_15ilist_node_implIS4_EE:

0000000000000000 <_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEELb0ELb0EEC1ERNS_15ilist_node_implIS4_EE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [sp]
  14:	str	x1, [x0]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_11InstructionEPKNS_5ValueES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_11InstructionEPKNS_5ValueES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	str	x0, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	add	sp, sp, #0x20
  1c:	ret

Disassembly of section .text._ZNK4llvm14StringMapEntryIjE10getKeyDataEv:

0000000000000000 <_ZNK4llvm14StringMapEntryIjE10getKeyDataEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt19__iterator_categoryIPKN4llvm3UseEENSt15iterator_traitsIT_E17iterator_categoryERKS5_:

0000000000000000 <_ZSt19__iterator_categoryIPKN4llvm3UseEENSt15iterator_traitsIT_E17iterator_categoryERKS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	mov	w0, w1
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt10__distanceIPKN4llvm3UseEENSt15iterator_traitsIT_E15difference_typeES5_S5_St26random_access_iterator_tag:

0000000000000000 <_ZSt10__distanceIPKN4llvm3UseEENSt15iterator_traitsIT_E15difference_typeES5_S5_St26random_access_iterator_tag>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	strb	w2, [sp, #8]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	sub	x0, x1, x0
  1c:	asr	x1, x0, #3
  20:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  24:	movk	x0, #0xaaab
  28:	mul	x0, x1, x0
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN4llvm4User6OpFromILin1ENS_8CallBaseEEERNS_3UseEPKT0_:

0000000000000000 <_ZN4llvm4User6OpFromILin1ENS_8CallBaseEEERNS_3UseEPKT0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm4User6OpFromILin1ENS_8CallBaseEEERNS_3UseEPKT0_>
  14:	sub	x0, x0, #0x18
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZSt19__iterator_categoryIPKN4llvm8CallBase12BundleOpInfoEENSt15iterator_traitsIT_E17iterator_categoryERKS6_:

0000000000000000 <_ZSt19__iterator_categoryIPKN4llvm8CallBase12BundleOpInfoEENSt15iterator_traitsIT_E17iterator_categoryERKS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	mov	w0, w1
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt10__distanceIPKN4llvm8CallBase12BundleOpInfoEENSt15iterator_traitsIT_E15difference_typeES6_S6_St26random_access_iterator_tag:

0000000000000000 <_ZSt10__distanceIPKN4llvm8CallBase12BundleOpInfoEENSt15iterator_traitsIT_E15difference_typeES6_S6_St26random_access_iterator_tag>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	strb	w2, [sp, #8]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	sub	x0, x1, x0
  1c:	asr	x0, x0, #4
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x1, [sp, #32]
  18:	mov	x0, #0xffffffff            	// #4294967295
  1c:	cmp	x1, x0
  20:	b.ls	34 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE4growEm+0x34>  // b.plast
  24:	mov	w1, #0x1                   	// #1
  28:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE4growEm>
  2c:	add	x0, x0, #0x0
  30:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  34:	ldr	x0, [sp, #40]
  38:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE4growEm>
  3c:	add	x0, x0, #0x2
  40:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE4growEm>
  44:	str	x0, [sp, #56]
  48:	add	x1, sp, #0x20
  4c:	add	x0, sp, #0x38
  50:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE4growEm>
  54:	mov	x2, x0
  58:	mov	x0, #0xffffffff            	// #4294967295
  5c:	str	x0, [sp, #64]
  60:	add	x0, sp, #0x40
  64:	mov	x1, x0
  68:	mov	x0, x2
  6c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE4growEm>
  70:	ldr	x0, [x0]
  74:	str	x0, [sp, #56]
  78:	ldr	x1, [sp, #56]
  7c:	mov	x0, x1
  80:	lsl	x0, x0, #3
  84:	sub	x0, x0, x1
  88:	lsl	x0, x0, #3
  8c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE4growEm>
  90:	str	x0, [sp, #72]
  94:	ldr	x0, [sp, #40]
  98:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE4growEm>
  9c:	mov	x19, x0
  a0:	ldr	x0, [sp, #40]
  a4:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE4growEm>
  a8:	ldr	x2, [sp, #72]
  ac:	mov	x1, x0
  b0:	mov	x0, x19
  b4:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE4growEm>
  b8:	ldr	x0, [sp, #40]
  bc:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE4growEm>
  c0:	mov	x19, x0
  c4:	ldr	x0, [sp, #40]
  c8:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE4growEm>
  cc:	mov	x1, x0
  d0:	mov	x0, x19
  d4:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE4growEm>
  d8:	ldr	x0, [sp, #40]
  dc:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE4growEm>
  e0:	and	w0, w0, #0xff
  e4:	eor	w0, w0, #0x1
  e8:	and	w0, w0, #0xff
  ec:	cmp	w0, #0x0
  f0:	b.eq	100 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE4growEm+0x100>  // b.none
  f4:	ldr	x0, [sp, #40]
  f8:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE4growEm>
  fc:	bl	0 <free>
 100:	ldr	x0, [sp, #40]
 104:	ldr	x1, [sp, #72]
 108:	str	x1, [x0]
 10c:	ldr	x0, [sp, #56]
 110:	mov	w1, w0
 114:	ldr	x0, [sp, #40]
 118:	str	w1, [x0, #12]
 11c:	nop
 120:	ldr	x19, [sp, #16]
 124:	ldp	x29, x30, [sp], #80
 128:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_17OperandBundleDefTIPNS_5ValueEEEvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_17OperandBundleDefTIPNS_5ValueEEEvE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_17OperandBundleDefTIPNS_5ValueEEEvE3endEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_17OperandBundleDefTIPNS_5ValueEEEvE3endEv>
  24:	mov	x1, x0
  28:	mov	x0, x1
  2c:	lsl	x0, x0, #3
  30:	sub	x0, x0, x1
  34:	lsl	x0, x0, #3
  38:	add	x0, x19, x0
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZSt7forwardIN4llvm16OperandBundleUseEEOT_RNSt16remove_referenceIS2_E4typeE:

0000000000000000 <_ZSt7forwardIN4llvm16OperandBundleUseEEOT_RNSt16remove_referenceIS2_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE12_Vector_implD2Ev:

0000000000000000 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE12_Vector_implD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE12_Vector_implD1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EEC2Ev:

0000000000000000 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt6vectorIPN4llvm5ValueESaIS2_EEC2Ev:

0000000000000000 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm17OperandBundleDefTIPNS_5ValueEEC2ERKNS_16OperandBundleUseE:

0000000000000000 <_ZN4llvm17OperandBundleDefTIPNS_5ValueEEC1ERKNS_16OperandBundleUseE>:
   0:	stp	x29, x30, [sp, #-112]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
  1c:	ldr	x0, [sp, #40]
  20:	add	x0, x0, #0x20
  24:	bl	0 <_ZN4llvm17OperandBundleDefTIPNS_5ValueEEC1ERKNS_16OperandBundleUseE>
  28:	ldr	x19, [sp, #40]
  2c:	ldr	x0, [sp, #32]
  30:	bl	0 <_ZN4llvm17OperandBundleDefTIPNS_5ValueEEC1ERKNS_16OperandBundleUseE>
  34:	stp	x0, x1, [sp, #80]
  38:	add	x0, sp, #0x50
  3c:	add	x1, sp, #0x30
  40:	mov	x8, x1
  44:	bl	0 <_ZN4llvm17OperandBundleDefTIPNS_5ValueEEC1ERKNS_16OperandBundleUseE>
  48:	add	x0, sp, #0x30
  4c:	mov	x1, x0
  50:	mov	x0, x19
  54:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_>
  58:	add	x0, sp, #0x30
  5c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  60:	ldr	x0, [sp, #40]
  64:	add	x19, x0, #0x20
  68:	ldr	x0, [sp, #40]
  6c:	add	x0, x0, #0x20
  70:	bl	0 <_ZN4llvm17OperandBundleDefTIPNS_5ValueEEC1ERKNS_16OperandBundleUseE>
  74:	str	x0, [sp, #104]
  78:	add	x1, sp, #0x68
  7c:	add	x0, sp, #0x60
  80:	bl	0 <_ZN4llvm17OperandBundleDefTIPNS_5ValueEEC1ERKNS_16OperandBundleUseE>
  84:	ldr	x0, [sp, #32]
  88:	bl	0 <_ZN4llvm17OperandBundleDefTIPNS_5ValueEEC1ERKNS_16OperandBundleUseE>
  8c:	mov	x20, x0
  90:	ldr	x0, [sp, #32]
  94:	bl	0 <_ZN4llvm17OperandBundleDefTIPNS_5ValueEEC1ERKNS_16OperandBundleUseE>
  98:	mov	x3, x0
  9c:	mov	x2, x20
  a0:	ldr	x1, [sp, #96]
  a4:	mov	x0, x19
  a8:	bl	0 <_ZN4llvm17OperandBundleDefTIPNS_5ValueEEC1ERKNS_16OperandBundleUseE>
  ac:	nop
  b0:	ldp	x19, x20, [sp, #16]
  b4:	ldp	x29, x30, [sp], #112
  b8:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_17OperandBundleDefTIPNS_5ValueEEEvE4backEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_17OperandBundleDefTIPNS_5ValueEEEvE4backEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_17OperandBundleDefTIPNS_5ValueEEEvE4backEv>
  14:	and	w0, w0, #0xff
  18:	eor	w0, w0, #0x1
  1c:	and	w0, w0, #0xff
  20:	cmp	w0, #0x0
  24:	b.ne	48 <_ZN4llvm25SmallVectorTemplateCommonINS_17OperandBundleDefTIPNS_5ValueEEEvE4backEv+0x48>  // b.any
  28:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_17OperandBundleDefTIPNS_5ValueEEEvE4backEv>
  2c:	add	x3, x0, #0x0
  30:	mov	w2, #0xa7                  	// #167
  34:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_17OperandBundleDefTIPNS_5ValueEEEvE4backEv>
  38:	add	x1, x0, #0x0
  3c:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_17OperandBundleDefTIPNS_5ValueEEEvE4backEv>
  40:	add	x0, x0, #0x0
  44:	bl	0 <__assert_fail>
  48:	ldr	x0, [sp, #24]
  4c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_17OperandBundleDefTIPNS_5ValueEEEvE4backEv>
  50:	sub	x0, x0, #0x38
  54:	ldp	x29, x30, [sp], #32
  58:	ret

Disassembly of section .text._ZNK4llvm15MutableArrayRefIhE4dataEv:

0000000000000000 <_ZNK4llvm15MutableArrayRefIhE4dataEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm15MutableArrayRefIhE4dataEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefIhE4sizeEv:

0000000000000000 <_ZNK4llvm8ArrayRefIhE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt4moveIRPKN4llvm8CallBase12BundleOpInfoEEONSt16remove_referenceIT_E4typeEOS7_:

0000000000000000 <_ZSt4moveIRPKN4llvm8CallBase12BundleOpInfoEEONSt16remove_referenceIT_E4typeEOS7_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm14iterator_rangeIPKNS_8CallBase12BundleOpInfoEEC2ES4_S4_:

0000000000000000 <_ZN4llvm14iterator_rangeIPKNS_8CallBase12BundleOpInfoEEC1ES4_S4_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	add	x0, sp, #0x20
  18:	bl	0 <_ZN4llvm14iterator_rangeIPKNS_8CallBase12BundleOpInfoEEC1ES4_S4_>
  1c:	ldr	x1, [x0]
  20:	ldr	x0, [sp, #40]
  24:	str	x1, [x0]
  28:	add	x0, sp, #0x18
  2c:	bl	0 <_ZN4llvm14iterator_rangeIPKNS_8CallBase12BundleOpInfoEEC1ES4_S4_>
  30:	ldr	x1, [x0]
  34:	ldr	x0, [sp, #40]
  38:	str	x1, [x0, #8]
  3c:	nop
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZNKSt6vectorIPN4llvm5ValueESaIS2_EE4sizeEv:

0000000000000000 <_ZNKSt6vectorIPN4llvm5ValueESaIS2_EE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x1, [x0, #8]
  10:	ldr	x0, [sp, #8]
  14:	ldr	x0, [x0]
  18:	sub	x0, x1, x0
  1c:	asr	x0, x0, #3
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_9ArrayTypeEKPNS_4TypeEPKS2_E4doitERS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_9ArrayTypeEKPNS_4TypeEPKS2_E4doitERS4_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm13isa_impl_wrapINS_9ArrayTypeEKPNS_4TypeEPKS2_E4doitERS4_>
  14:	str	x0, [sp, #40]
  18:	add	x0, sp, #0x28
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_9ArrayTypeEKPNS_4TypeEPKS2_E4doitERS4_>
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_12ConstantExprEKPKNS_5ValueES4_E4doitERS5_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_12ConstantExprEKPKNS_5ValueES4_E4doitERS5_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm13isa_impl_wrapINS_12ConstantExprEKPKNS_5ValueES4_E4doitERS5_>
  14:	str	x0, [sp, #40]
  18:	add	x0, sp, #0x28
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_12ConstantExprEKPKNS_5ValueES4_E4doitERS5_>
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_12ConstantExprEPKNS_5ValueES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_12ConstantExprEPKNS_5ValueES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	str	x0, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	add	sp, sp, #0x20
  1c:	ret

Disassembly of section .text._ZN4llvm12simple_ilistINS_11InstructionEJEE6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEERS1_:

0000000000000000 <_ZN4llvm12simple_ilistINS_11InstructionEJEE6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEERS1_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	add	x0, sp, #0x30
  1c:	bl	0 <_ZN4llvm12simple_ilistINS_11InstructionEJEE6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEERS1_>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZN4llvm12simple_ilistINS_11InstructionEJEE6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEERS1_>
  2c:	mov	x1, x0
  30:	mov	x0, x19
  34:	bl	0 <_ZN4llvm12simple_ilistINS_11InstructionEJEE6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEERS1_>
  38:	add	x0, sp, #0x48
  3c:	ldr	x1, [sp, #40]
  40:	bl	0 <_ZN4llvm12simple_ilistINS_11InstructionEJEE6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEERS1_>
  44:	ldr	x0, [sp, #72]
  48:	ldr	x19, [sp, #16]
  4c:	ldp	x29, x30, [sp], #80
  50:	ret

Disassembly of section .text._ZNSaIPKN4llvm8PassInfoEEC2Ev:

0000000000000000 <_ZNSaIPKN4llvm8PassInfoEEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSaIPKN4llvm8PassInfoEEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPKN4llvm8PassInfoESaIS3_EE17_Vector_impl_dataC2Ev:

0000000000000000 <_ZNSt12_Vector_baseIPKN4llvm8PassInfoESaIS3_EE17_Vector_impl_dataC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	str	xzr, [x0]
  10:	ldr	x0, [sp, #8]
  14:	str	xzr, [x0, #8]
  18:	ldr	x0, [sp, #8]
  1c:	str	xzr, [x0, #16]
  20:	nop
  24:	add	sp, sp, #0x10
  28:	ret

Disassembly of section .text._ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8LoadInstEEEPT_S7_RKNS_5TwineE:

0000000000000000 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8LoadInstEEEPT_S7_RKNS_5TwineE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #40]
  18:	ldr	x1, [x0, #8]
  1c:	ldr	x0, [sp, #40]
  20:	ldr	x4, [x0, #16]
  24:	mov	x3, x1
  28:	ldr	x2, [sp, #24]
  2c:	ldr	x1, [sp, #32]
  30:	ldr	x0, [sp, #40]
  34:	bl	0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8LoadInstEEEPT_S7_RKNS_5TwineE>
  38:	ldr	x0, [sp, #40]
  3c:	ldr	x1, [sp, #32]
  40:	bl	0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8LoadInstEEEPT_S7_RKNS_5TwineE>
  44:	ldr	x0, [sp, #32]
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCastENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineE:

0000000000000000 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCastENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineE>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #56]
   c:	str	w1, [sp, #52]
  10:	str	x2, [sp, #40]
  14:	str	x3, [sp, #32]
  18:	str	x4, [sp, #24]
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCastENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineE>
  24:	mov	x1, x0
  28:	ldr	x0, [sp, #32]
  2c:	cmp	x0, x1
  30:	cset	w0, eq  // eq = none
  34:	and	w0, w0, #0xff
  38:	cmp	w0, #0x0
  3c:	b.eq	48 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCastENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineE+0x48>  // b.none
  40:	ldr	x0, [sp, #40]
  44:	b	cc <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCastENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineE+0xcc>
  48:	ldr	x0, [sp, #40]
  4c:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCastENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineE>
  50:	str	x0, [sp, #88]
  54:	ldr	x0, [sp, #88]
  58:	cmp	x0, #0x0
  5c:	b.eq	8c <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCastENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineE+0x8c>  // b.none
  60:	ldr	x0, [sp, #56]
  64:	add	x0, x0, #0x40
  68:	ldr	x3, [sp, #32]
  6c:	ldr	x2, [sp, #88]
  70:	ldr	w1, [sp, #52]
  74:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCastENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineE>
  78:	ldr	x2, [sp, #24]
  7c:	mov	x1, x0
  80:	ldr	x0, [sp, #56]
  84:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCastENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineE>
  88:	b	cc <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCastENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineE+0xcc>
  8c:	add	x2, sp, #0x40
  90:	adrp	x0, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCastENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineE>
  94:	add	x1, x0, #0x0
  98:	mov	x0, x2
  9c:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCastENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineE>
  a0:	add	x0, sp, #0x40
  a4:	mov	x4, #0x0                   	// #0
  a8:	mov	x3, x0
  ac:	ldr	x2, [sp, #32]
  b0:	ldr	x1, [sp, #40]
  b4:	ldr	w0, [sp, #52]
  b8:	bl	0 <_ZN4llvm8CastInst6CreateENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineEPS1_>
  bc:	ldr	x2, [sp, #24]
  c0:	mov	x1, x0
  c4:	ldr	x0, [sp, #56]
  c8:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCastENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineE>
  cc:	ldp	x29, x30, [sp], #96
  d0:	ret

Disassembly of section .text._ZNKSt16initializer_listIPN4llvm5ValueEE4sizeEv:

0000000000000000 <_ZNKSt16initializer_listIPN4llvm5ValueEE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm3isaINS_14FPMathOperatorEPNS_8CallInstEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_14FPMathOperatorEPNS_8CallInstEEEbRKT0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm3isaINS_14FPMathOperatorEPNS_8CallInstEEEbRKT0_>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10setFPAttrsEPNS_11InstructionEPNS_6MDNodeENS_13FastMathFlagsE:

0000000000000000 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10setFPAttrsEPNS_11InstructionEPNS_6MDNodeENS_13FastMathFlagsE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	w3, [sp, #16]
  18:	ldr	x0, [sp, #24]
  1c:	cmp	x0, #0x0
  20:	b.ne	30 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10setFPAttrsEPNS_11InstructionEPNS_6MDNodeENS_13FastMathFlagsE+0x30>  // b.any
  24:	ldr	x0, [sp, #40]
  28:	ldr	x0, [x0, #32]
  2c:	str	x0, [sp, #24]
  30:	ldr	x0, [sp, #24]
  34:	cmp	x0, #0x0
  38:	b.eq	4c <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10setFPAttrsEPNS_11InstructionEPNS_6MDNodeENS_13FastMathFlagsE+0x4c>  // b.none
  3c:	ldr	x2, [sp, #24]
  40:	mov	w1, #0x3                   	// #3
  44:	ldr	x0, [sp, #32]
  48:	bl	0 <_ZN4llvm11Instruction11setMetadataEjPNS_6MDNodeE>
  4c:	ldr	w1, [sp, #16]
  50:	ldr	x0, [sp, #32]
  54:	bl	0 <_ZN4llvm11Instruction16setFastMathFlagsENS_13FastMathFlagsE>
  58:	ldr	x0, [sp, #32]
  5c:	ldp	x29, x30, [sp], #48
  60:	ret

Disassembly of section .text._ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CallInstEEEPT_S7_RKNS_5TwineE:

0000000000000000 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CallInstEEEPT_S7_RKNS_5TwineE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #40]
  18:	ldr	x1, [x0, #8]
  1c:	ldr	x0, [sp, #40]
  20:	ldr	x4, [x0, #16]
  24:	mov	x3, x1
  28:	ldr	x2, [sp, #24]
  2c:	ldr	x1, [sp, #32]
  30:	ldr	x0, [sp, #40]
  34:	bl	0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CallInstEEEPT_S7_RKNS_5TwineE>
  38:	ldr	x0, [sp, #40]
  3c:	ldr	x1, [sp, #32]
  40:	bl	0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CallInstEEEPT_S7_RKNS_5TwineE>
  44:	ldr	x0, [sp, #32]
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEEC1Ej>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	ldr	w1, [sp, #20]
  18:	bl	0 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEEC1Ej>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEED2Ev:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEED1Ev>
  14:	and	w0, w0, #0xff
  18:	eor	w0, w0, #0x1
  1c:	and	w0, w0, #0xff
  20:	cmp	w0, #0x0
  24:	b.eq	34 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEED1Ev+0x34>  // b.none
  28:	ldr	x0, [sp, #24]
  2c:	bl	0 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEED1Ev>
  30:	bl	0 <free>
  34:	nop
  38:	ldp	x29, x30, [sp], #32
  3c:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_17OperandBundleDefTIPNS_5ValueEEEvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_17OperandBundleDefTIPNS_5ValueEEEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm17OperandBundleDefTIPNS_5ValueEED2Ev:

0000000000000000 <_ZN4llvm17OperandBundleDefTIPNS_5ValueEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x0, x0, #0x20
  14:	bl	0 <_ZN4llvm17OperandBundleDefTIPNS_5ValueEED1Ev>
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  20:	nop
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE13destroy_rangeEPS4_S6_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE13destroy_rangeEPS4_S6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #24]
  14:	ldr	x0, [sp, #16]
  18:	cmp	x1, x0
  1c:	b.eq	38 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE13destroy_rangeEPS4_S6_+0x38>  // b.none
  20:	ldr	x0, [sp, #16]
  24:	sub	x0, x0, #0x38
  28:	str	x0, [sp, #16]
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE13destroy_rangeEPS4_S6_>
  34:	b	10 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE13destroy_rangeEPS4_S6_+0x10>
  38:	nop
  3c:	ldp	x29, x30, [sp], #32
  40:	ret

Disassembly of section .text._ZSt7forwardIRA14_KcEOT_RNSt16remove_referenceIS3_E4typeE:

0000000000000000 <_ZSt7forwardIRA14_KcEOT_RNSt16remove_referenceIS3_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardIRPN4llvm5ValueEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardIRPN4llvm5ValueEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EEC2EOS4_:

0000000000000000 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EEC1EOS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EEC1EOS4_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt6vectorIPN4llvm5ValueESaIS2_EEC2EOS4_:

0000000000000000 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EEC1EOS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EEC1EOS4_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm17OperandBundleDefTIPNS_5ValueEEC2ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_8ArrayRefIS2_EE:

0000000000000000 <_ZN4llvm17OperandBundleDefTIPNS_5ValueEEC1ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_8ArrayRefIS2_EE>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	stp	x2, x3, [sp, #32]
  18:	ldr	x19, [sp, #56]
  1c:	ldr	x0, [sp, #48]
  20:	bl	0 <_ZN4llvm17OperandBundleDefTIPNS_5ValueEEC1ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_8ArrayRefIS2_EE>
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
  30:	ldr	x0, [sp, #56]
  34:	add	x1, x0, #0x20
  38:	add	x0, sp, #0x20
  3c:	mov	x8, x1
  40:	bl	0 <_ZN4llvm17OperandBundleDefTIPNS_5ValueEEC1ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_8ArrayRefIS2_EE>
  44:	nop
  48:	ldr	x19, [sp, #16]
  4c:	ldp	x29, x30, [sp], #64
  50:	ret

Disassembly of section .text._ZN4llvm3isaINS_8CallInstEPNS_8CallBaseEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_8CallInstEPNS_8CallBaseEEEbRKT0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm3isaINS_8CallInstEPNS_8CallBaseEEEbRKT0_>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm4castINS_8CallInstENS_8CallBaseEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm4castINS_8CallInstENS_8CallBaseEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x18
  10:	bl	0 <_ZN4llvm4castINS_8CallInstENS_8CallBaseEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.ne	40 <_ZN4llvm4castINS_8CallInstENS_8CallBaseEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x40>  // b.any
  20:	adrp	x0, 0 <_ZN4llvm4castINS_8CallInstENS_8CallBaseEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  24:	add	x3, x0, #0x0
  28:	mov	w2, #0x108                 	// #264
  2c:	adrp	x0, 0 <_ZN4llvm4castINS_8CallInstENS_8CallBaseEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  30:	add	x1, x0, #0x0
  34:	adrp	x0, 0 <_ZN4llvm4castINS_8CallInstENS_8CallBaseEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  38:	add	x0, x0, #0x0
  3c:	bl	0 <__assert_fail>
  40:	nop
  44:	add	x0, sp, #0x18
  48:	bl	0 <_ZN4llvm4castINS_8CallInstENS_8CallBaseEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  4c:	ldp	x29, x30, [sp], #32
  50:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_17OperandBundleDefTIPNS_5ValueEEEvE4dataEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_17OperandBundleDefTIPNS_5ValueEEEvE4dataEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonINS_17OperandBundleDefTIPNS_5ValueEEEvE4dataEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_10InvokeInstEKPNS_8CallBaseEPKS2_E4doitERS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_10InvokeInstEKPNS_8CallBaseEPKS2_E4doitERS4_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm13isa_impl_wrapINS_10InvokeInstEKPNS_8CallBaseEPKS2_E4doitERS4_>
  14:	str	x0, [sp, #40]
  18:	add	x0, sp, #0x28
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_10InvokeInstEKPNS_8CallBaseEPKS2_E4doitERS4_>
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_10InvokeInstEPNS_8CallBaseES3_E4doitERKS3_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_10InvokeInstEPNS_8CallBaseES3_E4doitERKS3_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	str	x0, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	add	sp, sp, #0x20
  1c:	ret

Disassembly of section .text._ZN4llvm12cast_or_nullINS_18ConstantAsMetadataENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm12cast_or_nullINS_18ConstantAsMetadataENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	cmp	x0, #0x0
  14:	b.ne	20 <_ZN4llvm12cast_or_nullINS_18ConstantAsMetadataENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x20>  // b.any
  18:	mov	x0, #0x0                   	// #0
  1c:	b	64 <_ZN4llvm12cast_or_nullINS_18ConstantAsMetadataENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x64>
  20:	add	x0, sp, #0x18
  24:	bl	0 <_ZN4llvm12cast_or_nullINS_18ConstantAsMetadataENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  28:	and	w0, w0, #0xff
  2c:	cmp	w0, #0x0
  30:	b.ne	54 <_ZN4llvm12cast_or_nullINS_18ConstantAsMetadataENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x54>  // b.any
  34:	adrp	x0, 0 <_ZN4llvm12cast_or_nullINS_18ConstantAsMetadataENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  38:	add	x3, x0, #0x0
  3c:	mov	w2, #0x134                 	// #308
  40:	adrp	x0, 0 <_ZN4llvm12cast_or_nullINS_18ConstantAsMetadataENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  44:	add	x1, x0, #0x0
  48:	adrp	x0, 0 <_ZN4llvm12cast_or_nullINS_18ConstantAsMetadataENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  4c:	add	x0, x0, #0x0
  50:	bl	0 <__assert_fail>
  54:	nop
  58:	ldr	x0, [sp, #24]
  5c:	bl	0 <_ZN4llvm12cast_or_nullINS_18ConstantAsMetadataENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  60:	nop
  64:	ldp	x29, x30, [sp], #32
  68:	ret

Disassembly of section .text._ZN4llvm4castINS_11ConstantIntENS_8ConstantEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm4castINS_11ConstantIntENS_8ConstantEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x18
  10:	bl	0 <_ZN4llvm4castINS_11ConstantIntENS_8ConstantEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.ne	40 <_ZN4llvm4castINS_11ConstantIntENS_8ConstantEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x40>  // b.any
  20:	adrp	x0, 0 <_ZN4llvm4castINS_11ConstantIntENS_8ConstantEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  24:	add	x3, x0, #0x0
  28:	mov	w2, #0x108                 	// #264
  2c:	adrp	x0, 0 <_ZN4llvm4castINS_11ConstantIntENS_8ConstantEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  30:	add	x1, x0, #0x0
  34:	adrp	x0, 0 <_ZN4llvm4castINS_11ConstantIntENS_8ConstantEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  38:	add	x0, x0, #0x0
  3c:	bl	0 <__assert_fail>
  40:	nop
  44:	add	x0, sp, #0x18
  48:	bl	0 <_ZN4llvm4castINS_11ConstantIntENS_8ConstantEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  4c:	ldp	x29, x30, [sp], #32
  50:	ret

Disassembly of section .text._ZNKSt16initializer_listIPN4llvm4TypeEE4sizeEv:

0000000000000000 <_ZNKSt16initializer_listIPN4llvm4TypeEE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIPNS_8CallBaseEEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplIPNS_8CallBaseEEC1Ej>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	ldr	w1, [sp, #20]
  18:	bl	0 <_ZN4llvm15SmallVectorImplIPNS_8CallBaseEEC1Ej>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIPNS_8CallBaseEED2Ev:

0000000000000000 <_ZN4llvm15SmallVectorImplIPNS_8CallBaseEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm15SmallVectorImplIPNS_8CallBaseEED1Ev>
  14:	and	w0, w0, #0xff
  18:	eor	w0, w0, #0x1
  1c:	and	w0, w0, #0xff
  20:	cmp	w0, #0x0
  24:	b.eq	34 <_ZN4llvm15SmallVectorImplIPNS_8CallBaseEED1Ev+0x34>  // b.none
  28:	ldr	x0, [sp, #24]
  2c:	bl	0 <_ZN4llvm15SmallVectorImplIPNS_8CallBaseEED1Ev>
  30:	bl	0 <free>
  34:	nop
  38:	ldp	x29, x30, [sp], #32
  3c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPNS_8CallBaseELb1EE13destroy_rangeEPS2_S4_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPNS_8CallBaseELb1EE13destroy_rangeEPS2_S4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	nop
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm15ilist_node_implINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEEE7getNextEv:

0000000000000000 <_ZN4llvm15ilist_node_implINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEEE7getNextEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm15ilist_node_implINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEEE7getNextEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm12ilist_detail18SpecificNodeAccessINS0_12node_optionsINS_10BasicBlockELb1ELb0EvEEE11getValuePtrEPNS_15ilist_node_implIS4_EE:

0000000000000000 <_ZN4llvm12ilist_detail18SpecificNodeAccessINS0_12node_optionsINS_10BasicBlockELb1ELb0EvEEE11getValuePtrEPNS_15ilist_node_implIS4_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm12ilist_detail18SpecificNodeAccessINS0_12node_optionsINS_10BasicBlockELb1ELb0EvEEE11getValuePtrEPNS_15ilist_node_implIS4_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm15ilist_node_implINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEEE7getNextEv:

0000000000000000 <_ZN4llvm15ilist_node_implINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEEE7getNextEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm15ilist_node_implINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEEE7getNextEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm12ilist_detail18SpecificNodeAccessINS0_12node_optionsINS_11InstructionELb1ELb0EvEEE11getValuePtrEPNS_15ilist_node_implIS4_EE:

0000000000000000 <_ZN4llvm12ilist_detail18SpecificNodeAccessINS0_12node_optionsINS_11InstructionELb1ELb0EvEEE11getValuePtrEPNS_15ilist_node_implIS4_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm12ilist_detail18SpecificNodeAccessINS0_12node_optionsINS_11InstructionELb1ELb0EvEEE11getValuePtrEPNS_15ilist_node_implIS4_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm3isaINS_8CallBaseEPNS_11InstructionEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_8CallBaseEPNS_11InstructionEEEbRKT0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm3isaINS_8CallBaseEPNS_11InstructionEEEbRKT0_>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm4castINS_8CallBaseENS_11InstructionEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm4castINS_8CallBaseENS_11InstructionEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x18
  10:	bl	0 <_ZN4llvm4castINS_8CallBaseENS_11InstructionEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.ne	40 <_ZN4llvm4castINS_8CallBaseENS_11InstructionEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x40>  // b.any
  20:	adrp	x0, 0 <_ZN4llvm4castINS_8CallBaseENS_11InstructionEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  24:	add	x3, x0, #0x0
  28:	mov	w2, #0x108                 	// #264
  2c:	adrp	x0, 0 <_ZN4llvm4castINS_8CallBaseENS_11InstructionEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  30:	add	x1, x0, #0x0
  34:	adrp	x0, 0 <_ZN4llvm4castINS_8CallBaseENS_11InstructionEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  38:	add	x0, x0, #0x0
  3c:	bl	0 <__assert_fail>
  40:	nop
  44:	add	x0, sp, #0x18
  48:	bl	0 <_ZN4llvm4castINS_8CallBaseENS_11InstructionEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  4c:	ldp	x29, x30, [sp], #32
  50:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPNS_8CallBaseELb1EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPNS_8CallBaseELb1EE4growEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	mov	x2, #0x8                   	// #8
  18:	ldr	x1, [sp, #16]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_8CallBaseELb1EE4growEm>
  20:	nop
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZNSt17reference_wrapperIN4llvm12PassRegistryEEC2IRS1_vPS1_EEOT_:

0000000000000000 <_ZNSt17reference_wrapperIN4llvm12PassRegistryEEC1IRS1_vPS1_EEOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt17reference_wrapperIN4llvm12PassRegistryEEC1IRS1_vPS1_EEOT_>
  18:	bl	0 <_ZNSt17reference_wrapperIN4llvm12PassRegistryEEC1IRS1_vPS1_EEOT_>
  1c:	mov	x1, x0
  20:	ldr	x0, [sp, #24]
  24:	str	x1, [x0]
  28:	nop
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZSt7forwardIRFPvRN4llvm12PassRegistryEEEOT_RNSt16remove_referenceIS6_E4typeE:

0000000000000000 <_ZSt7forwardIRFPvRN4llvm12PassRegistryEEEOT_RNSt16remove_referenceIS6_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardISt17reference_wrapperIN4llvm12PassRegistryEEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardISt17reference_wrapperIN4llvm12PassRegistryEEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEEvRSt9once_flagOT_DpOT0_ENKUlvE_clEv:

0000000000000000 <_ZZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEEvRSt9once_flagOT_DpOT0_ENKUlvE_clEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x0, [x0]
  18:	bl	0 <_ZZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEEvRSt9once_flagOT_DpOT0_ENKUlvE_clEv>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #40]
  24:	ldr	x0, [x0, #8]
  28:	bl	0 <_ZZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEEvRSt9once_flagOT_DpOT0_ENKUlvE_clEv>
  2c:	mov	x1, x0
  30:	mov	x0, x19
  34:	bl	0 <_ZZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEEvRSt9once_flagOT_DpOT0_ENKUlvE_clEv>
  38:	nop
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZSt8__invokeIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEENSt15__invoke_resultIT_JDpT0_EE4typeEOS9_DpOSA_:

0000000000000000 <_ZSt8__invokeIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEENSt15__invoke_resultIT_JDpT0_EE4typeEOS9_DpOSA_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZSt8__invokeIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEENSt15__invoke_resultIT_JDpT0_EE4typeEOS9_DpOSA_>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #32]
  24:	bl	0 <_ZSt8__invokeIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEENSt15__invoke_resultIT_JDpT0_EE4typeEOS9_DpOSA_>
  28:	mov	x2, x0
  2c:	mov	x1, x19
  30:	mov	w0, w20
  34:	bl	0 <_ZSt8__invokeIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEENSt15__invoke_resultIT_JDpT0_EE4typeEOS9_DpOSA_>
  38:	ldp	x19, x20, [sp, #16]
  3c:	ldp	x29, x30, [sp], #64
  40:	ret

Disassembly of section .text._ZZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEEvRSt9once_flagOT_DpOT0_ENKUlvE0_clEv:

0000000000000000 <_ZZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEEvRSt9once_flagOT_DpOT0_ENKUlvE0_clEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	adrp	x0, 0 <_ZSt15__once_callable>
  10:	ldr	x1, [x0]
  14:	add	x0, x0, #0x0
  18:	blr	x1
  1c:	mrs	x1, tpidr_el0
  20:	add	x0, x1, x0
  24:	ldr	x0, [x0]
  28:	bl	0 <_ZZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEEvRSt9once_flagOT_DpOT0_ENKUlvE0_clEv>
  2c:	nop
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEEvRSt9once_flagOT_DpOT0_ENUlvE0_4_FUNEv:

0000000000000000 <_ZZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEEvRSt9once_flagOT_DpOT0_ENUlvE0_4_FUNEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	x0, #0x0                   	// #0
   c:	bl	0 <_ZZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEEvRSt9once_flagOT_DpOT0_ENUlvE0_4_FUNEv>
  10:	ldp	x29, x30, [sp], #16
  14:	ret

Disassembly of section .text._ZZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEEvRSt9once_flagOT_DpOT0_ENKUlvE0_cvPFvvEEv:

0000000000000000 <_ZZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEEvRSt9once_flagOT_DpOT0_ENKUlvE0_cvPFvvEEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	adrp	x0, 0 <_ZZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEEvRSt9once_flagOT_DpOT0_ENKUlvE0_cvPFvvEEv>
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEEvRSt9once_flagOT_DpOT0_:

0000000000000000 <_ZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEEvRSt9once_flagOT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	str	x0, [sp, #56]
  1c:	ldr	x0, [sp, #24]
  20:	str	x0, [sp, #64]
  24:	add	x0, sp, #0x38
  28:	bl	0 <_ZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEEvRSt9once_flagOT_DpOT0_>
  2c:	mov	x2, x0
  30:	adrp	x0, 0 <_ZSt15__once_callable>
  34:	ldr	x1, [x0]
  38:	add	x0, x0, #0x0
  3c:	blr	x1
  40:	mrs	x1, tpidr_el0
  44:	add	x0, x1, x0
  48:	str	x2, [x0]
  4c:	add	x0, sp, #0x48
  50:	bl	0 <_ZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEEvRSt9once_flagOT_DpOT0_>
  54:	mov	x2, x0
  58:	adrp	x0, 0 <_ZSt11__once_call>
  5c:	ldr	x1, [x0]
  60:	add	x0, x0, #0x0
  64:	blr	x1
  68:	mrs	x1, tpidr_el0
  6c:	add	x0, x1, x0
  70:	str	x2, [x0]
  74:	ldr	x2, [sp, #40]
  78:	adrp	x0, 0 <__once_proxy>
  7c:	ldr	x1, [x0]
  80:	mov	x0, x2
  84:	bl	0 <_ZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEEvRSt9once_flagOT_DpOT0_>
  88:	str	w0, [sp, #76]
  8c:	ldr	w0, [sp, #76]
  90:	cmp	w0, #0x0
  94:	b.eq	a0 <_ZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEEvRSt9once_flagOT_DpOT0_+0xa0>  // b.none
  98:	ldr	w0, [sp, #76]
  9c:	bl	0 <_ZSt20__throw_system_errori>
  a0:	nop
  a4:	ldp	x29, x30, [sp], #80
  a8:	ret

Disassembly of section .text._ZN4llvm21PointerLikeTypeTraitsIPNS_15ilist_node_baseILb1EEEE16getAsVoidPointerES3_:

0000000000000000 <_ZN4llvm21PointerLikeTypeTraitsIPNS_15ilist_node_baseILb1EEEE16getAsVoidPointerES3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm21PointerLikeTypeTraitsIPNS_15ilist_node_baseILb1EEEE18getFromVoidPointerEPv:

0000000000000000 <_ZN4llvm21PointerLikeTypeTraitsIPNS_15ilist_node_baseILb1EEEE18getFromVoidPointerEPv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_8ConstantEPKNS_5ValueES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_8ConstantEPKNS_5ValueES4_E4doitERKS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	bl	0 <_ZN4llvm13isa_impl_wrapINS_8ConstantEPKNS_5ValueES4_E4doitERKS4_>
  18:	and	w0, w0, #0xff
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIKPKNS_5ValueEE18getSimplifiedValueERS4_:

0000000000000000 <_ZN4llvm13simplify_typeIKPKNS_5ValueEE18getSimplifiedValueERS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm13simplify_typeIKPKNS_5ValueEE18getSimplifiedValueERS4_>
  14:	ldr	x0, [x0]
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_11InstructionEPKNS_5ValueES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_11InstructionEPKNS_5ValueES4_E4doitERKS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	bl	0 <_ZN4llvm13isa_impl_wrapINS_11InstructionEPKNS_5ValueES4_E4doitERKS4_>
  18:	and	w0, w0, #0xff
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZNR4llvm14PointerIntPairIPvLj1EiNS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEENS_18PointerIntPairInfoIS1_Lj1ES8_EEE16setPointerAndIntES1_i:

0000000000000000 <_ZNR4llvm14PointerIntPairIPvLj1EiNS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEENS_18PointerIntPairInfoIS1_Lj1ES8_EEE16setPointerAndIntES1_i>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	w2, [sp, #28]
  14:	ldr	x1, [sp, #32]
  18:	mov	x0, #0x0                   	// #0
  1c:	bl	0 <_ZNR4llvm14PointerIntPairIPvLj1EiNS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEENS_18PointerIntPairInfoIS1_Lj1ES8_EEE16setPointerAndIntES1_i>
  20:	mov	x2, x0
  24:	ldrsw	x0, [sp, #28]
  28:	mov	x1, x0
  2c:	mov	x0, x2
  30:	bl	0 <_ZNR4llvm14PointerIntPairIPvLj1EiNS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEENS_18PointerIntPairInfoIS1_Lj1ES8_EEE16setPointerAndIntES1_i>
  34:	mov	x1, x0
  38:	ldr	x0, [sp, #40]
  3c:	str	x1, [x0]
  40:	nop
  44:	ldp	x29, x30, [sp], #48
  48:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIKPNS_5ValueEE18getSimplifiedValueERS3_:

0000000000000000 <_ZN4llvm13simplify_typeIKPNS_5ValueEE18getSimplifiedValueERS3_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm13simplify_typeIKPNS_5ValueEE18getSimplifiedValueERS3_>
  14:	ldr	x0, [x0]
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE18uninitialized_moveIPS4_S7_EEvT_S8_T0_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE18uninitialized_moveIPS4_S7_EEvT_S8_T0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE18uninitialized_moveIPS4_S7_EEvT_S8_T0_>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #48]
  28:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE18uninitialized_moveIPS4_S7_EEvT_S8_T0_>
  2c:	ldr	x2, [sp, #40]
  30:	mov	x1, x0
  34:	mov	x0, x19
  38:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE18uninitialized_moveIPS4_S7_EEvT_S8_T0_>
  3c:	nop
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #64
  48:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_17OperandBundleDefTIPNS_5ValueEEEvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_17OperandBundleDefTIPNS_5ValueEEEvE7isSmallEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x19, [x0]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonINS_17OperandBundleDefTIPNS_5ValueEEEvE7isSmallEv>
  20:	cmp	x19, x0
  24:	cset	w0, eq  // eq = none
  28:	and	w0, w0, #0xff
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE12_Vector_implC2Ev:

0000000000000000 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE12_Vector_implC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE12_Vector_implC1Ev>
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE12_Vector_implC1Ev>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSaIPN4llvm5ValueEED2Ev:

0000000000000000 <_ZNSaIPN4llvm5ValueEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSaIPN4llvm5ValueEED1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EED2Ev:

0000000000000000 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x3, [x0]
  14:	ldr	x0, [sp, #24]
  18:	ldr	x1, [x0, #16]
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x0, [x0]
  24:	sub	x0, x1, x0
  28:	asr	x0, x0, #3
  2c:	mov	x2, x0
  30:	mov	x1, x3
  34:	ldr	x0, [sp, #24]
  38:	bl	0 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EED1Ev>
  3c:	ldr	x0, [sp, #24]
  40:	bl	0 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EED1Ev>
  44:	nop
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZNSt6vectorIPN4llvm5ValueESaIS2_EED2Ev:

0000000000000000 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x19, [x0]
  18:	ldr	x0, [sp, #40]
  1c:	ldr	x20, [x0, #8]
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EED1Ev>
  28:	mov	x2, x0
  2c:	mov	x1, x20
  30:	mov	x0, x19
  34:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EED1Ev>
  38:	ldr	x0, [sp, #40]
  3c:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EED1Ev>
  40:	nop
  44:	ldp	x19, x20, [sp, #16]
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZNSt6vectorIPN4llvm5ValueESaIS2_EE3endEv:

0000000000000000 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x1, x0, #0x8
  14:	add	x0, sp, #0x28
  18:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE3endEv>
  1c:	ldr	x0, [sp, #40]
  20:	ldp	x29, x30, [sp], #48
  24:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefINS_3UseEE5beginEv:

0000000000000000 <_ZNK4llvm8ArrayRefINS_3UseEE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefINS_3UseEE3endEv:

0000000000000000 <_ZNK4llvm8ArrayRefINS_3UseEE3endEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x2, [x0]
  10:	ldr	x0, [sp, #8]
  14:	ldr	x1, [x0, #8]
  18:	mov	x0, x1
  1c:	lsl	x0, x0, #1
  20:	add	x0, x0, x1
  24:	lsl	x0, x0, #3
  28:	add	x0, x2, x0
  2c:	add	sp, sp, #0x10
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPKPN4llvm5ValueESt6vectorIS3_SaIS3_EEEC2IPS3_EERKNS0_IT_NS_11__enable_ifIXsrSt10__are_sameISC_SB_E7__valueES8_E6__typeEEE:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPKPN4llvm5ValueESt6vectorIS3_SaIS3_EEEC1IPS3_EERKNS0_IT_NS_11__enable_ifIXsrSt10__are_sameISC_SB_E7__valueES8_E6__typeEEE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZN9__gnu_cxx17__normal_iteratorIPKPN4llvm5ValueESt6vectorIS3_SaIS3_EEEC1IPS3_EERKNS0_IT_NS_11__enable_ifIXsrSt10__are_sameISC_SB_E7__valueES8_E6__typeEEE>
  18:	ldr	x1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	str	x1, [x0]
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNSt6vectorIPN4llvm5ValueESaIS2_EE6insertIPKNS0_3UseEvEEN9__gnu_cxx17__normal_iteratorIPS2_S4_EENSA_IPKS2_S4_EET_SG_:

0000000000000000 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE6insertIPKNS0_3UseEvEEN9__gnu_cxx17__normal_iteratorIPS2_S4_EENSA_IPKS2_S4_EET_SG_>:
   0:	stp	x29, x30, [sp, #-112]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	str	x3, [sp, #32]
  1c:	ldr	x0, [sp, #56]
  20:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE6insertIPKNS0_3UseEvEEN9__gnu_cxx17__normal_iteratorIPS2_S4_EENSA_IPKS2_S4_EET_SG_>
  24:	str	x0, [sp, #72]
  28:	add	x1, sp, #0x48
  2c:	add	x0, sp, #0x30
  30:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE6insertIPKNS0_3UseEvEEN9__gnu_cxx17__normal_iteratorIPS2_S4_EENSA_IPKS2_S4_EET_SG_>
  34:	str	x0, [sp, #104]
  38:	ldr	x0, [sp, #56]
  3c:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE6insertIPKNS0_3UseEvEEN9__gnu_cxx17__normal_iteratorIPS2_S4_EENSA_IPKS2_S4_EET_SG_>
  40:	str	x0, [sp, #80]
  44:	add	x0, sp, #0x50
  48:	ldr	x1, [sp, #104]
  4c:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE6insertIPKNS0_3UseEvEEN9__gnu_cxx17__normal_iteratorIPS2_S4_EENSA_IPKS2_S4_EET_SG_>
  50:	mov	w4, w19
  54:	ldr	x3, [sp, #32]
  58:	ldr	x2, [sp, #40]
  5c:	mov	x1, x0
  60:	ldr	x0, [sp, #56]
  64:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE6insertIPKNS0_3UseEvEEN9__gnu_cxx17__normal_iteratorIPS2_S4_EENSA_IPKS2_S4_EET_SG_>
  68:	ldr	x0, [sp, #56]
  6c:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE6insertIPKNS0_3UseEvEEN9__gnu_cxx17__normal_iteratorIPS2_S4_EENSA_IPKS2_S4_EET_SG_>
  70:	str	x0, [sp, #96]
  74:	add	x0, sp, #0x60
  78:	ldr	x1, [sp, #104]
  7c:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE6insertIPKNS0_3UseEvEEN9__gnu_cxx17__normal_iteratorIPS2_S4_EENSA_IPKS2_S4_EET_SG_>
  80:	ldr	x19, [sp, #16]
  84:	ldp	x29, x30, [sp], #112
  88:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefIhE4dataEv:

0000000000000000 <_ZNK4llvm8ArrayRefIhE4dataEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_9ArrayTypeEPKNS_4TypeES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_9ArrayTypeEPKNS_4TypeES4_E4doitERKS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	bl	0 <_ZN4llvm13isa_impl_wrapINS_9ArrayTypeEPKNS_4TypeES4_E4doitERKS4_>
  18:	and	w0, w0, #0xff
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIKPNS_4TypeEE18getSimplifiedValueERS3_:

0000000000000000 <_ZN4llvm13simplify_typeIKPNS_4TypeEE18getSimplifiedValueERS3_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm13simplify_typeIKPNS_4TypeEE18getSimplifiedValueERS3_>
  14:	ldr	x0, [x0]
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_12ConstantExprEPKNS_5ValueES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_12ConstantExprEPKNS_5ValueES4_E4doitERKS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	bl	0 <_ZN4llvm13isa_impl_wrapINS_12ConstantExprEPKNS_5ValueES4_E4doitERKS4_>
  18:	and	w0, w0, #0xff
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EE10getNodePtrEv:

0000000000000000 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EE10getNodePtrEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm12ilist_detail18SpecificNodeAccessINS0_12node_optionsINS_11InstructionELb1ELb0EvEEE10getNodePtrEPS3_:

0000000000000000 <_ZN4llvm12ilist_detail18SpecificNodeAccessINS0_12node_optionsINS_11InstructionELb1ELb0EvEEE10getNodePtrEPS3_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm12ilist_detail18SpecificNodeAccessINS0_12node_optionsINS_11InstructionELb1ELb0EvEEE10getNodePtrEPS3_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm10ilist_baseILb1EE12insertBeforeINS_15ilist_node_implINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEEEEEEvRT_SA_:

0000000000000000 <_ZN4llvm10ilist_baseILb1EE12insertBeforeINS_15ilist_node_implINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEEEEEEvRT_SA_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN4llvm10ilist_baseILb1EE12insertBeforeINS_15ilist_node_implINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEEEEEEvRT_SA_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEC2EPS3_:

0000000000000000 <_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEC1EPS3_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEC1EPS3_>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #24]
  20:	str	x1, [x0]
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIPKN4llvm8PassInfoEEC2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIPKN4llvm8PassInfoEEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	nop
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm8dyn_castINS_8ConstantENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm8dyn_castINS_8ConstantENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x18
  10:	bl	0 <_ZN4llvm8dyn_castINS_8ConstantENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.eq	2c <_ZN4llvm8dyn_castINS_8ConstantENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x2c>  // b.none
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZN4llvm8dyn_castINS_8ConstantENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  28:	b	30 <_ZN4llvm8dyn_castINS_8ConstantENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x30>
  2c:	mov	x0, #0x0                   	// #0
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertEPNS_8ConstantERKNS_5TwineE:

0000000000000000 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertEPNS_8ConstantERKNS_5TwineE>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x0, [sp, #16]
  14:	add	sp, sp, #0x20
  18:	ret

Disassembly of section .text._ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE:

0000000000000000 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #40]
  18:	ldr	x1, [x0, #8]
  1c:	ldr	x0, [sp, #40]
  20:	ldr	x4, [x0, #16]
  24:	mov	x3, x1
  28:	ldr	x2, [sp, #24]
  2c:	ldr	x1, [sp, #32]
  30:	ldr	x0, [sp, #40]
  34:	bl	0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE>
  38:	ldr	x0, [sp, #40]
  3c:	ldr	x1, [sp, #32]
  40:	bl	0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE>
  44:	ldr	x0, [sp, #32]
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_14FPMathOperatorEKPNS_8CallInstEPKS2_E4doitERS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_14FPMathOperatorEKPNS_8CallInstEPKS2_E4doitERS4_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm13isa_impl_wrapINS_14FPMathOperatorEKPNS_8CallInstEPKS2_E4doitERS4_>
  14:	str	x0, [sp, #40]
  18:	add	x0, sp, #0x28
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_14FPMathOperatorEKPNS_8CallInstEPKS2_E4doitERS4_>
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EEC1Em>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EEC1Em>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefIPNS_5ValueEEcvSt6vectorIS2_SaIS2_EEEv:

0000000000000000 <_ZNK4llvm8ArrayRefIPNS_5ValueEEcvSt6vectorIS2_SaIS2_EEEv>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x19, x8
  14:	str	x0, [sp, #56]
  18:	ldr	x0, [sp, #56]
  1c:	ldr	x20, [x0]
  20:	ldr	x0, [sp, #56]
  24:	ldr	x1, [x0]
  28:	ldr	x0, [sp, #56]
  2c:	ldr	x0, [x0, #8]
  30:	lsl	x0, x0, #3
  34:	add	x21, x1, x0
  38:	add	x0, sp, #0x48
  3c:	bl	0 <_ZNK4llvm8ArrayRefIPNS_5ValueEEcvSt6vectorIS2_SaIS2_EEEv>
  40:	add	x0, sp, #0x48
  44:	mov	x3, x0
  48:	mov	x2, x21
  4c:	mov	x1, x20
  50:	mov	x0, x19
  54:	bl	0 <_ZNK4llvm8ArrayRefIPNS_5ValueEEcvSt6vectorIS2_SaIS2_EEEv>
  58:	add	x0, sp, #0x48
  5c:	bl	0 <_ZNK4llvm8ArrayRefIPNS_5ValueEEcvSt6vectorIS2_SaIS2_EEEv>
  60:	mov	x0, x19
  64:	ldp	x19, x20, [sp, #16]
  68:	ldr	x21, [sp, #32]
  6c:	ldp	x29, x30, [sp], #80
  70:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE12_Vector_implC2EOS5_:

0000000000000000 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE12_Vector_implC1EOS5_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE12_Vector_implC1EOS5_>
  1c:	mov	x1, x0
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE12_Vector_implC1EOS5_>
  28:	ldr	x19, [sp, #40]
  2c:	ldr	x0, [sp, #32]
  30:	bl	0 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE12_Vector_implC1EOS5_>
  34:	mov	x1, x0
  38:	mov	x0, x19
  3c:	bl	0 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE12_Vector_implC1EOS5_>
  40:	nop
  44:	ldr	x19, [sp, #16]
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_8CallInstEKPNS_8CallBaseEPKS2_E4doitERS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_8CallInstEKPNS_8CallBaseEPKS2_E4doitERS4_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm13isa_impl_wrapINS_8CallInstEKPNS_8CallBaseEPKS2_E4doitERS4_>
  14:	str	x0, [sp, #40]
  18:	add	x0, sp, #0x28
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_8CallInstEKPNS_8CallBaseEPKS2_E4doitERS4_>
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_8CallInstEPNS_8CallBaseES3_E4doitERKS3_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_8CallInstEPNS_8CallBaseES3_E4doitERKS3_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	str	x0, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	add	sp, sp, #0x20
  1c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_17OperandBundleDefTIPNS_5ValueEEEvE5beginEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_17OperandBundleDefTIPNS_5ValueEEEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_10InvokeInstEPKNS_8CallBaseES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_10InvokeInstEPKNS_8CallBaseES4_E4doitERKS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	bl	0 <_ZN4llvm13isa_impl_wrapINS_10InvokeInstEPKNS_8CallBaseES4_E4doitERKS4_>
  18:	and	w0, w0, #0xff
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIKPNS_8CallBaseEE18getSimplifiedValueERS3_:

0000000000000000 <_ZN4llvm13simplify_typeIKPNS_8CallBaseEE18getSimplifiedValueERS3_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm13simplify_typeIKPNS_8CallBaseEE18getSimplifiedValueERS3_>
  14:	ldr	x0, [x0]
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm3isaINS_18ConstantAsMetadataEPNS_8MetadataEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_18ConstantAsMetadataEPNS_8MetadataEEEbRKT0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm3isaINS_18ConstantAsMetadataEPNS_8MetadataEEEbRKT0_>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm4castINS_18ConstantAsMetadataENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm4castINS_18ConstantAsMetadataENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x18
  10:	bl	0 <_ZN4llvm4castINS_18ConstantAsMetadataENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.ne	40 <_ZN4llvm4castINS_18ConstantAsMetadataENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x40>  // b.any
  20:	adrp	x0, 0 <_ZN4llvm4castINS_18ConstantAsMetadataENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  24:	add	x3, x0, #0x0
  28:	mov	w2, #0x108                 	// #264
  2c:	adrp	x0, 0 <_ZN4llvm4castINS_18ConstantAsMetadataENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  30:	add	x1, x0, #0x0
  34:	adrp	x0, 0 <_ZN4llvm4castINS_18ConstantAsMetadataENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  38:	add	x0, x0, #0x0
  3c:	bl	0 <__assert_fail>
  40:	nop
  44:	add	x0, sp, #0x18
  48:	bl	0 <_ZN4llvm4castINS_18ConstantAsMetadataENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  4c:	ldp	x29, x30, [sp], #32
  50:	ret

Disassembly of section .text._ZN4llvm3isaINS_11ConstantIntEPNS_8ConstantEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_11ConstantIntEPNS_8ConstantEEEbRKT0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm3isaINS_11ConstantIntEPNS_8ConstantEEEbRKT0_>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_11ConstantIntEPNS_8ConstantES3_E4doitERKS3_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_11ConstantIntEPNS_8ConstantES3_E4doitERKS3_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	str	x0, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	add	sp, sp, #0x20
  1c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPNS_8CallBaseELb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPNS_8CallBaseELb1EEC1Em>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_8CallBaseELb1EEC1Em>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPNS_8CallBaseEvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPNS_8CallBaseEvE7isSmallEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x19, [x0]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIPNS_8CallBaseEvE7isSmallEv>
  20:	cmp	x19, x0
  24:	cset	w0, eq  // eq = none
  28:	and	w0, w0, #0xff
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZN4llvm12ilist_detail10NodeAccess11getValuePtrINS0_12node_optionsINS_10BasicBlockELb1ELb0EvEEEENT_7pointerEPNS_15ilist_node_implIS6_EE:

0000000000000000 <_ZN4llvm12ilist_detail10NodeAccess11getValuePtrINS0_12node_optionsINS_10BasicBlockELb1ELb0EvEEEENT_7pointerEPNS_15ilist_node_implIS6_EE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	cmp	x0, #0x0
  10:	b.eq	20 <_ZN4llvm12ilist_detail10NodeAccess11getValuePtrINS0_12node_optionsINS_10BasicBlockELb1ELb0EvEEEENT_7pointerEPNS_15ilist_node_implIS6_EE+0x20>  // b.none
  14:	ldr	x0, [sp, #8]
  18:	sub	x0, x0, #0x18
  1c:	b	24 <_ZN4llvm12ilist_detail10NodeAccess11getValuePtrINS0_12node_optionsINS_10BasicBlockELb1ELb0EvEEEENT_7pointerEPNS_15ilist_node_implIS6_EE+0x24>
  20:	mov	x0, #0x0                   	// #0
  24:	add	sp, sp, #0x10
  28:	ret

Disassembly of section .text._ZN4llvm12ilist_detail10NodeAccess11getValuePtrINS0_12node_optionsINS_11InstructionELb1ELb0EvEEEENT_7pointerEPNS_15ilist_node_implIS6_EE:

0000000000000000 <_ZN4llvm12ilist_detail10NodeAccess11getValuePtrINS0_12node_optionsINS_11InstructionELb1ELb0EvEEEENT_7pointerEPNS_15ilist_node_implIS6_EE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	cmp	x0, #0x0
  10:	b.eq	20 <_ZN4llvm12ilist_detail10NodeAccess11getValuePtrINS0_12node_optionsINS_11InstructionELb1ELb0EvEEEENT_7pointerEPNS_15ilist_node_implIS6_EE+0x20>  // b.none
  14:	ldr	x0, [sp, #8]
  18:	sub	x0, x0, #0x18
  1c:	b	24 <_ZN4llvm12ilist_detail10NodeAccess11getValuePtrINS0_12node_optionsINS_11InstructionELb1ELb0EvEEEENT_7pointerEPNS_15ilist_node_implIS6_EE+0x24>
  20:	mov	x0, #0x0                   	// #0
  24:	add	sp, sp, #0x10
  28:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_8CallBaseEKPNS_11InstructionEPKS2_E4doitERS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_8CallBaseEKPNS_11InstructionEPKS2_E4doitERS4_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm13isa_impl_wrapINS_8CallBaseEKPNS_11InstructionEPKS2_E4doitERS4_>
  14:	str	x0, [sp, #40]
  18:	add	x0, sp, #0x28
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_8CallBaseEKPNS_11InstructionEPKS2_E4doitERS4_>
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_8CallBaseEPNS_11InstructionES3_E4doitERKS3_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_8CallBaseEPNS_11InstructionES3_E4doitERKS3_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	str	x0, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	add	sp, sp, #0x20
  1c:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPNS_8CallBaseEvE8grow_podEmm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPNS_8CallBaseEvE8grow_podEmm>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x19, [sp, #56]
  1c:	ldr	x0, [sp, #56]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPNS_8CallBaseEvE8grow_podEmm>
  24:	ldr	x3, [sp, #40]
  28:	ldr	x2, [sp, #48]
  2c:	mov	x1, x0
  30:	mov	x0, x19
  34:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  38:	nop
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #64
  44:	ret

Disassembly of section .text._ZSt7forwardIRN4llvm12PassRegistryEEOT_RNSt16remove_referenceIS3_E4typeE:

0000000000000000 <_ZSt7forwardIRN4llvm12PassRegistryEEOT_RNSt16remove_referenceIS3_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt17reference_wrapperIN4llvm12PassRegistryEE6_S_funERS1_:

0000000000000000 <_ZNSt17reference_wrapperIN4llvm12PassRegistryEE6_S_funERS1_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt17reference_wrapperIN4llvm12PassRegistryEE6_S_funERS1_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt13__invoke_implIPvRFS0_RN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEET_St14__invoke_otherOT0_DpOT1_:

0000000000000000 <_ZSt13__invoke_implIPvRFS0_RN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEET_St14__invoke_otherOT0_DpOT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	strb	w0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #48]
  1c:	bl	0 <_ZSt13__invoke_implIPvRFS0_RN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEET_St14__invoke_otherOT0_DpOT1_>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZSt13__invoke_implIPvRFS0_RN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEET_St14__invoke_otherOT0_DpOT1_>
  2c:	bl	0 <_ZSt13__invoke_implIPvRFS0_RN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEET_St14__invoke_otherOT0_DpOT1_>
  30:	blr	x19
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #64
  3c:	ret

Disassembly of section .text._ZSt11__addressofIZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS3_EEEvRSt9once_flagOT_DpOT0_EUlvE_EPSB_RSB_:

0000000000000000 <_ZSt11__addressofIZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS3_EEEvRSt9once_flagOT_DpOT0_EUlvE_EPSB_RSB_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_8ConstantEPKNS_5ValueEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_8ConstantEPKNS_5ValueEE4doitES4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	cmp	x0, #0x0
  14:	b.ne	38 <_ZN4llvm11isa_impl_clINS_8ConstantEPKNS_5ValueEE4doitES4_+0x38>  // b.any
  18:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_8ConstantEPKNS_5ValueEE4doitES4_>
  1c:	add	x3, x0, #0x0
  20:	mov	w2, #0x69                  	// #105
  24:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_8ConstantEPKNS_5ValueEE4doitES4_>
  28:	add	x1, x0, #0x0
  2c:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_8ConstantEPKNS_5ValueEE4doitES4_>
  30:	add	x0, x0, #0x0
  34:	bl	0 <__assert_fail>
  38:	ldr	x0, [sp, #24]
  3c:	bl	0 <_ZN4llvm11isa_impl_clINS_8ConstantEPKNS_5ValueEE4doitES4_>
  40:	and	w0, w0, #0xff
  44:	ldp	x29, x30, [sp], #32
  48:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIPKNS_5ValueEE18getSimplifiedValueERS3_:

0000000000000000 <_ZN4llvm13simplify_typeIPKNS_5ValueEE18getSimplifiedValueERS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_11InstructionEPKNS_5ValueEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_11InstructionEPKNS_5ValueEE4doitES4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	cmp	x0, #0x0
  14:	b.ne	38 <_ZN4llvm11isa_impl_clINS_11InstructionEPKNS_5ValueEE4doitES4_+0x38>  // b.any
  18:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_11InstructionEPKNS_5ValueEE4doitES4_>
  1c:	add	x3, x0, #0x0
  20:	mov	w2, #0x69                  	// #105
  24:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_11InstructionEPKNS_5ValueEE4doitES4_>
  28:	add	x1, x0, #0x0
  2c:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_11InstructionEPKNS_5ValueEE4doitES4_>
  30:	add	x0, x0, #0x0
  34:	bl	0 <__assert_fail>
  38:	ldr	x0, [sp, #24]
  3c:	bl	0 <_ZN4llvm11isa_impl_clINS_11InstructionEPKNS_5ValueEE4doitES4_>
  40:	and	w0, w0, #0xff
  44:	ldp	x29, x30, [sp], #32
  48:	ret

Disassembly of section .text._ZN4llvm18PointerIntPairInfoIPvLj1ENS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEEE9updateIntEll:

0000000000000000 <_ZN4llvm18PointerIntPairInfoIPvLj1ENS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEEE9updateIntEll>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	str	x0, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	and	x0, x0, #0xfffffffffffffffe
  20:	cmp	x0, #0x0
  24:	b.eq	48 <_ZN4llvm18PointerIntPairInfoIPvLj1ENS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEEE9updateIntEll+0x48>  // b.none
  28:	adrp	x0, 0 <_ZN4llvm18PointerIntPairInfoIPvLj1ENS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEEE9updateIntEll>
  2c:	add	x3, x0, #0x0
  30:	mov	w2, #0xba                  	// #186
  34:	adrp	x0, 0 <_ZN4llvm18PointerIntPairInfoIPvLj1ENS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEEE9updateIntEll>
  38:	add	x1, x0, #0x0
  3c:	adrp	x0, 0 <_ZN4llvm18PointerIntPairInfoIPvLj1ENS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEEE9updateIntEll>
  40:	add	x0, x0, #0x0
  44:	bl	0 <__assert_fail>
  48:	ldr	x0, [sp, #24]
  4c:	and	x0, x0, #0xfffffffffffffffd
  50:	ldr	x1, [sp, #40]
  54:	lsl	x1, x1, #1
  58:	orr	x0, x0, x1
  5c:	ldp	x29, x30, [sp], #48
  60:	ret

Disassembly of section .text._ZN4llvm18PointerIntPairInfoIPvLj1ENS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEEE13updatePointerElS1_:

0000000000000000 <_ZN4llvm18PointerIntPairInfoIPvLj1ENS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEEE13updatePointerElS1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZN4llvm18PointerIntPairInfoIPvLj1ENS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEEE13updatePointerElS1_>
  18:	str	x0, [sp, #40]
  1c:	ldr	x0, [sp, #40]
  20:	and	x0, x0, #0x3
  24:	cmp	x0, #0x0
  28:	b.eq	4c <_ZN4llvm18PointerIntPairInfoIPvLj1ENS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEEE13updatePointerElS1_+0x4c>  // b.none
  2c:	adrp	x0, 0 <_ZN4llvm18PointerIntPairInfoIPvLj1ENS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEEE13updatePointerElS1_>
  30:	add	x3, x0, #0x0
  34:	mov	w2, #0xb2                  	// #178
  38:	adrp	x0, 0 <_ZN4llvm18PointerIntPairInfoIPvLj1ENS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEEE13updatePointerElS1_>
  3c:	add	x1, x0, #0x0
  40:	adrp	x0, 0 <_ZN4llvm18PointerIntPairInfoIPvLj1ENS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEEE13updatePointerElS1_>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>
  4c:	ldr	x0, [sp, #24]
  50:	and	x1, x0, #0x3
  54:	ldr	x0, [sp, #40]
  58:	orr	x0, x1, x0
  5c:	ldp	x29, x30, [sp], #48
  60:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIPNS_5ValueEE18getSimplifiedValueERS2_:

0000000000000000 <_ZN4llvm13simplify_typeIPNS_5ValueEE18getSimplifiedValueERS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIKPNS_8ConstantEE18getSimplifiedValueERS3_:

0000000000000000 <_ZN4llvm13simplify_typeIKPNS_8ConstantEE18getSimplifiedValueERS3_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm13simplify_typeIKPNS_8ConstantEE18getSimplifiedValueERS3_>
  14:	ldr	x0, [x0]
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZSt18make_move_iteratorIPN4llvm17OperandBundleDefTIPNS0_5ValueEEEESt13move_iteratorIT_ES7_:

0000000000000000 <_ZSt18make_move_iteratorIPN4llvm17OperandBundleDefTIPNS0_5ValueEEEESt13move_iteratorIT_ES7_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x28
  10:	ldr	x1, [sp, #24]
  14:	bl	0 <_ZSt18make_move_iteratorIPN4llvm17OperandBundleDefTIPNS0_5ValueEEEESt13move_iteratorIT_ES7_>
  18:	ldr	x0, [sp, #40]
  1c:	ldp	x29, x30, [sp], #48
  20:	ret

Disassembly of section .text._ZSt18uninitialized_copyISt13move_iteratorIPN4llvm17OperandBundleDefTIPNS1_5ValueEEEES6_ET0_T_S9_S8_:

0000000000000000 <_ZSt18uninitialized_copyISt13move_iteratorIPN4llvm17OperandBundleDefTIPNS1_5ValueEEEES6_ET0_T_S9_S8_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	mov	w0, #0x1                   	// #1
  18:	strb	w0, [sp, #63]
  1c:	ldr	x2, [sp, #24]
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZSt18uninitialized_copyISt13move_iteratorIPN4llvm17OperandBundleDefTIPNS1_5ValueEEEES6_ET0_T_S9_S8_>
  2c:	ldp	x29, x30, [sp], #64
  30:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_17OperandBundleDefTIPNS_5ValueEEEvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_17OperandBundleDefTIPNS_5ValueEEEvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSaIPN4llvm5ValueEEC2Ev:

0000000000000000 <_ZNSaIPN4llvm5ValueEEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSaIPN4llvm5ValueEEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE17_Vector_impl_dataC2Ev:

0000000000000000 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE17_Vector_impl_dataC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	str	xzr, [x0]
  10:	ldr	x0, [sp, #8]
  14:	str	xzr, [x0, #8]
  18:	ldr	x0, [sp, #8]
  1c:	str	xzr, [x0, #16]
  20:	nop
  24:	add	sp, sp, #0x10
  28:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIPN4llvm5ValueEED2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIPN4llvm5ValueEED1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	nop
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE13_M_deallocateEPS2_m:

0000000000000000 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE13_M_deallocateEPS2_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	cmp	x0, #0x0
  1c:	b.eq	30 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE13_M_deallocateEPS2_m+0x30>  // b.none
  20:	ldr	x0, [sp, #40]
  24:	ldr	x2, [sp, #24]
  28:	ldr	x1, [sp, #32]
  2c:	bl	0 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE13_M_deallocateEPS2_m>
  30:	nop
  34:	ldp	x29, x30, [sp], #48
  38:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt8_DestroyIPPN4llvm5ValueES2_EvT_S4_RSaIT0_E:

0000000000000000 <_ZSt8_DestroyIPPN4llvm5ValueES2_EvT_S4_RSaIT0_E>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZSt8_DestroyIPPN4llvm5ValueES2_EvT_S4_RSaIT0_E>
  20:	nop
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPPN4llvm5ValueESt6vectorIS3_SaIS3_EEEC2ERKS4_:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPPN4llvm5ValueESt6vectorIS3_SaIS3_EEEC1ERKS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	nop
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPPN4llvm5ValueESt6vectorIS3_SaIS3_EEE4baseEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPPN4llvm5ValueESt6vectorIS3_SaIS3_EEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt6vectorIPN4llvm5ValueESaIS2_EE6cbeginEv:

0000000000000000 <_ZNKSt6vectorIPN4llvm5ValueESaIS2_EE6cbeginEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	str	x0, [sp, #40]
  18:	add	x1, sp, #0x28
  1c:	add	x0, sp, #0x20
  20:	bl	0 <_ZNKSt6vectorIPN4llvm5ValueESaIS2_EE6cbeginEv>
  24:	ldr	x0, [sp, #32]
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZN9__gnu_cxxmiIPKPN4llvm5ValueESt6vectorIS3_SaIS3_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSC_SF_:

0000000000000000 <_ZN9__gnu_cxxmiIPKPN4llvm5ValueESt6vectorIS3_SaIS3_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSC_SF_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN9__gnu_cxxmiIPKPN4llvm5ValueESt6vectorIS3_SaIS3_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSC_SF_>
  1c:	ldr	x19, [x0]
  20:	ldr	x0, [sp, #32]
  24:	bl	0 <_ZN9__gnu_cxxmiIPKPN4llvm5ValueESt6vectorIS3_SaIS3_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSC_SF_>
  28:	ldr	x0, [x0]
  2c:	sub	x0, x19, x0
  30:	asr	x0, x0, #3
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZNSt6vectorIPN4llvm5ValueESaIS2_EE5beginEv:

0000000000000000 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE5beginEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x1, [sp, #24]
  10:	add	x0, sp, #0x28
  14:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE5beginEv>
  18:	ldr	x0, [sp, #40]
  1c:	ldp	x29, x30, [sp], #48
  20:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPPN4llvm5ValueESt6vectorIS3_SaIS3_EEEplEl:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPPN4llvm5ValueESt6vectorIS3_SaIS3_EEEplEl>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [x0]
  18:	ldr	x0, [sp, #16]
  1c:	lsl	x0, x0, #3
  20:	add	x0, x1, x0
  24:	str	x0, [sp, #40]
  28:	add	x1, sp, #0x28
  2c:	add	x0, sp, #0x20
  30:	bl	0 <_ZNK9__gnu_cxx17__normal_iteratorIPPN4llvm5ValueESt6vectorIS3_SaIS3_EEEplEl>
  34:	ldr	x0, [sp, #32]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZNSt6vectorIPN4llvm5ValueESaIS2_EE18_M_insert_dispatchIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St12__false_type:

0000000000000000 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE18_M_insert_dispatchIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St12__false_type>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #72]
  10:	str	x1, [sp, #64]
  14:	str	x2, [sp, #56]
  18:	str	x3, [sp, #48]
  1c:	strb	w4, [sp, #40]
  20:	ldr	x19, [sp, #56]
  24:	add	x0, sp, #0x38
  28:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE18_M_insert_dispatchIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St12__false_type>
  2c:	mov	w4, w20
  30:	ldr	x3, [sp, #48]
  34:	mov	x2, x19
  38:	ldr	x1, [sp, #64]
  3c:	ldr	x0, [sp, #72]
  40:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE18_M_insert_dispatchIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St12__false_type>
  44:	nop
  48:	ldp	x19, x20, [sp, #16]
  4c:	ldp	x29, x30, [sp], #96
  50:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_9ArrayTypeEPKNS_4TypeEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_9ArrayTypeEPKNS_4TypeEE4doitES4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	cmp	x0, #0x0
  14:	b.ne	38 <_ZN4llvm11isa_impl_clINS_9ArrayTypeEPKNS_4TypeEE4doitES4_+0x38>  // b.any
  18:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_9ArrayTypeEPKNS_4TypeEE4doitES4_>
  1c:	add	x3, x0, #0x0
  20:	mov	w2, #0x69                  	// #105
  24:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_9ArrayTypeEPKNS_4TypeEE4doitES4_>
  28:	add	x1, x0, #0x0
  2c:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_9ArrayTypeEPKNS_4TypeEE4doitES4_>
  30:	add	x0, x0, #0x0
  34:	bl	0 <__assert_fail>
  38:	ldr	x0, [sp, #24]
  3c:	bl	0 <_ZN4llvm11isa_impl_clINS_9ArrayTypeEPKNS_4TypeEE4doitES4_>
  40:	and	w0, w0, #0xff
  44:	ldp	x29, x30, [sp], #32
  48:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIPNS_4TypeEE18getSimplifiedValueERS2_:

0000000000000000 <_ZN4llvm13simplify_typeIPNS_4TypeEE18getSimplifiedValueERS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIKPNS_8MetadataEE18getSimplifiedValueERS3_:

0000000000000000 <_ZN4llvm13simplify_typeIKPNS_8MetadataEE18getSimplifiedValueERS3_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm13simplify_typeIKPNS_8MetadataEE18getSimplifiedValueERS3_>
  14:	ldr	x0, [x0]
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_12ConstantExprEPKNS_5ValueEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_12ConstantExprEPKNS_5ValueEE4doitES4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	cmp	x0, #0x0
  14:	b.ne	38 <_ZN4llvm11isa_impl_clINS_12ConstantExprEPKNS_5ValueEE4doitES4_+0x38>  // b.any
  18:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_12ConstantExprEPKNS_5ValueEE4doitES4_>
  1c:	add	x3, x0, #0x0
  20:	mov	w2, #0x69                  	// #105
  24:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_12ConstantExprEPKNS_5ValueEE4doitES4_>
  28:	add	x1, x0, #0x0
  2c:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_12ConstantExprEPKNS_5ValueEE4doitES4_>
  30:	add	x0, x0, #0x0
  34:	bl	0 <__assert_fail>
  38:	ldr	x0, [sp, #24]
  3c:	bl	0 <_ZN4llvm11isa_impl_clINS_12ConstantExprEPKNS_5ValueEE4doitES4_>
  40:	and	w0, w0, #0xff
  44:	ldp	x29, x30, [sp], #32
  48:	ret

Disassembly of section .text._ZN4llvm12ilist_detail10NodeAccess10getNodePtrINS0_12node_optionsINS_11InstructionELb1ELb0EvEEEEPNS_15ilist_node_implIT_EENS7_7pointerE:

0000000000000000 <_ZN4llvm12ilist_detail10NodeAccess10getNodePtrINS0_12node_optionsINS_11InstructionELb1ELb0EvEEEEPNS_15ilist_node_implIT_EENS7_7pointerE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	cmp	x0, #0x0
  10:	b.eq	20 <_ZN4llvm12ilist_detail10NodeAccess10getNodePtrINS0_12node_optionsINS_11InstructionELb1ELb0EvEEEEPNS_15ilist_node_implIT_EENS7_7pointerE+0x20>  // b.none
  14:	ldr	x0, [sp, #8]
  18:	add	x0, x0, #0x18
  1c:	b	24 <_ZN4llvm12ilist_detail10NodeAccess10getNodePtrINS0_12node_optionsINS_11InstructionELb1ELb0EvEEEEPNS_15ilist_node_implIT_EENS7_7pointerE+0x24>
  20:	mov	x0, #0x0                   	// #0
  24:	add	sp, sp, #0x10
  28:	ret

Disassembly of section .text._ZN4llvm10ilist_baseILb1EE16insertBeforeImplERNS_15ilist_node_baseILb1EEES4_:

0000000000000000 <_ZN4llvm10ilist_baseILb1EE16insertBeforeImplERNS_15ilist_node_baseILb1EEES4_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZN4llvm10ilist_baseILb1EE16insertBeforeImplERNS_15ilist_node_baseILb1EEES4_>
  18:	str	x0, [sp, #40]
  1c:	ldr	x1, [sp, #24]
  20:	ldr	x0, [sp, #16]
  24:	bl	0 <_ZN4llvm10ilist_baseILb1EE16insertBeforeImplERNS_15ilist_node_baseILb1EEES4_>
  28:	ldr	x1, [sp, #40]
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZN4llvm10ilist_baseILb1EE16insertBeforeImplERNS_15ilist_node_baseILb1EEES4_>
  34:	ldr	x1, [sp, #16]
  38:	ldr	x0, [sp, #40]
  3c:	bl	0 <_ZN4llvm10ilist_baseILb1EE16insertBeforeImplERNS_15ilist_node_baseILb1EEES4_>
  40:	ldr	x1, [sp, #16]
  44:	ldr	x0, [sp, #24]
  48:	bl	0 <_ZN4llvm10ilist_baseILb1EE16insertBeforeImplERNS_15ilist_node_baseILb1EEES4_>
  4c:	nop
  50:	ldp	x29, x30, [sp], #48
  54:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_14FPMathOperatorEPKNS_8CallInstES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_14FPMathOperatorEPKNS_8CallInstES4_E4doitERKS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	bl	0 <_ZN4llvm13isa_impl_wrapINS_14FPMathOperatorEPKNS_8CallInstES4_E4doitERKS4_>
  18:	and	w0, w0, #0xff
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIKPNS_8CallInstEE18getSimplifiedValueERS3_:

0000000000000000 <_ZN4llvm13simplify_typeIKPNS_8CallInstEE18getSimplifiedValueERS3_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm13simplify_typeIKPNS_8CallInstEE18getSimplifiedValueERS3_>
  14:	ldr	x0, [x0]
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_17OperandBundleDefTIPNS_5ValueEEEvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_17OperandBundleDefTIPNS_5ValueEEEvEC1Em>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_17OperandBundleDefTIPNS_5ValueEEEvEC1Em>
  20:	ldr	x2, [sp, #32]
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_17OperandBundleDefTIPNS_5ValueEEEvEC1Em>
  30:	nop
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZNSt6vectorIPN4llvm5ValueESaIS2_EEC2IPKS2_vEET_S8_RKS3_:

0000000000000000 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EEC1IPKS2_vEET_S8_RKS3_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	str	x3, [sp, #32]
  1c:	ldr	x0, [sp, #56]
  20:	ldr	x1, [sp, #32]
  24:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EEC1IPKS2_vEET_S8_RKS3_>
  28:	ldr	x19, [sp, #48]
  2c:	add	x0, sp, #0x30
  30:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EEC1IPKS2_vEET_S8_RKS3_>
  34:	mov	w3, w20
  38:	ldr	x2, [sp, #40]
  3c:	mov	x1, x19
  40:	ldr	x0, [sp, #56]
  44:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EEC1IPKS2_vEET_S8_RKS3_>
  48:	nop
  4c:	ldp	x19, x20, [sp, #16]
  50:	ldp	x29, x30, [sp], #80
  54:	ret

Disassembly of section .text._ZSt4moveIRNSt12_Vector_baseIPN4llvm5ValueESaIS3_EE12_Vector_implEEONSt16remove_referenceIT_E4typeEOS9_:

0000000000000000 <_ZSt4moveIRNSt12_Vector_baseIPN4llvm5ValueESaIS3_EE12_Vector_implEEONSt16remove_referenceIT_E4typeEOS9_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSaIPN4llvm5ValueEEC2ERKS2_:

0000000000000000 <_ZNSaIPN4llvm5ValueEEC1ERKS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSaIPN4llvm5ValueEEC1ERKS2_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE17_Vector_impl_dataC2EOS5_:

0000000000000000 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE17_Vector_impl_dataC1EOS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp]
  20:	ldr	x1, [x0, #8]
  24:	ldr	x0, [sp, #8]
  28:	str	x1, [x0, #8]
  2c:	ldr	x0, [sp]
  30:	ldr	x1, [x0, #16]
  34:	ldr	x0, [sp, #8]
  38:	str	x1, [x0, #16]
  3c:	ldr	x0, [sp]
  40:	str	xzr, [x0, #16]
  44:	ldr	x0, [sp]
  48:	ldr	x1, [x0, #16]
  4c:	ldr	x0, [sp]
  50:	str	x1, [x0, #8]
  54:	ldr	x0, [sp]
  58:	ldr	x1, [x0, #8]
  5c:	ldr	x0, [sp]
  60:	str	x1, [x0]
  64:	nop
  68:	add	sp, sp, #0x10
  6c:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_8CallInstEPKNS_8CallBaseES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_8CallInstEPKNS_8CallBaseES4_E4doitERKS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	bl	0 <_ZN4llvm13isa_impl_wrapINS_8CallInstEPKNS_8CallBaseES4_E4doitERKS4_>
  18:	and	w0, w0, #0xff
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_10InvokeInstEPKNS_8CallBaseEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_10InvokeInstEPKNS_8CallBaseEE4doitES4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	cmp	x0, #0x0
  14:	b.ne	38 <_ZN4llvm11isa_impl_clINS_10InvokeInstEPKNS_8CallBaseEE4doitES4_+0x38>  // b.any
  18:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_10InvokeInstEPKNS_8CallBaseEE4doitES4_>
  1c:	add	x3, x0, #0x0
  20:	mov	w2, #0x69                  	// #105
  24:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_10InvokeInstEPKNS_8CallBaseEE4doitES4_>
  28:	add	x1, x0, #0x0
  2c:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_10InvokeInstEPKNS_8CallBaseEE4doitES4_>
  30:	add	x0, x0, #0x0
  34:	bl	0 <__assert_fail>
  38:	ldr	x0, [sp, #24]
  3c:	bl	0 <_ZN4llvm11isa_impl_clINS_10InvokeInstEPKNS_8CallBaseEE4doitES4_>
  40:	and	w0, w0, #0xff
  44:	ldp	x29, x30, [sp], #32
  48:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIPNS_8CallBaseEE18getSimplifiedValueERS2_:

0000000000000000 <_ZN4llvm13simplify_typeIPNS_8CallBaseEE18getSimplifiedValueERS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_18ConstantAsMetadataEKPNS_8MetadataEPKS2_E4doitERS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_18ConstantAsMetadataEKPNS_8MetadataEPKS2_E4doitERS4_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm13isa_impl_wrapINS_18ConstantAsMetadataEKPNS_8MetadataEPKS2_E4doitERS4_>
  14:	str	x0, [sp, #40]
  18:	add	x0, sp, #0x28
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_18ConstantAsMetadataEKPNS_8MetadataEPKS2_E4doitERS4_>
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_18ConstantAsMetadataEPNS_8MetadataES3_E4doitERKS3_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_18ConstantAsMetadataEPNS_8MetadataES3_E4doitERKS3_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	str	x0, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	add	sp, sp, #0x20
  1c:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_11ConstantIntEKPNS_8ConstantEPKS2_E4doitERS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_11ConstantIntEKPNS_8ConstantEPKS2_E4doitERS4_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm13isa_impl_wrapINS_11ConstantIntEKPNS_8ConstantEPKS2_E4doitERS4_>
  14:	str	x0, [sp, #40]
  18:	add	x0, sp, #0x28
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_11ConstantIntEKPNS_8ConstantEPKS2_E4doitERS4_>
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPNS_8CallBaseEvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPNS_8CallBaseEvEC1Em>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPNS_8CallBaseEvEC1Em>
  20:	ldr	x2, [sp, #32]
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPNS_8CallBaseEvEC1Em>
  30:	nop
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPNS_8CallBaseEvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPNS_8CallBaseEvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_8CallBaseEPKNS_11InstructionES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_8CallBaseEPKNS_11InstructionES4_E4doitERKS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	bl	0 <_ZN4llvm13isa_impl_wrapINS_8CallBaseEPKNS_11InstructionES4_E4doitERKS4_>
  18:	and	w0, w0, #0xff
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIKPNS_11InstructionEE18getSimplifiedValueERS3_:

0000000000000000 <_ZN4llvm13simplify_typeIKPNS_11InstructionEE18getSimplifiedValueERS3_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm13simplify_typeIKPNS_11InstructionEE18getSimplifiedValueERS3_>
  14:	ldr	x0, [x0]
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZSt11__addressofIN4llvm12PassRegistryEEPT_RS2_:

0000000000000000 <_ZSt11__addressofIN4llvm12PassRegistryEEPT_RS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt17reference_wrapperIN4llvm12PassRegistryEEcvRS1_Ev:

0000000000000000 <_ZNKSt17reference_wrapperIN4llvm12PassRegistryEEcvRS1_Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt17reference_wrapperIN4llvm12PassRegistryEEcvRS1_Ev>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEE16getAsVoidPointerEPv:

0000000000000000 <_ZN4llvm20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEE16getAsVoidPointerEPv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIPNS_8ConstantEE18getSimplifiedValueERS2_:

0000000000000000 <_ZN4llvm13simplify_typeIPNS_8ConstantEE18getSimplifiedValueERS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt13move_iteratorIPN4llvm17OperandBundleDefTIPNS0_5ValueEEEEC2ES5_:

0000000000000000 <_ZNSt13move_iteratorIPN4llvm17OperandBundleDefTIPNS0_5ValueEEEEC1ES5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [sp]
  14:	str	x1, [x0]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm17OperandBundleDefTIPNS3_5ValueEEEES8_EET0_T_SB_SA_:

0000000000000000 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm17OperandBundleDefTIPNS3_5ValueEEEES8_EET0_T_SB_SA_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	str	x0, [sp, #72]
  20:	add	x1, sp, #0x30
  24:	add	x0, sp, #0x38
  28:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm17OperandBundleDefTIPNS3_5ValueEEEES8_EET0_T_SB_SA_>
  2c:	and	w0, w0, #0xff
  30:	cmp	w0, #0x0
  34:	b.eq	70 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm17OperandBundleDefTIPNS3_5ValueEEEES8_EET0_T_SB_SA_+0x70>  // b.none
  38:	ldr	x0, [sp, #72]
  3c:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm17OperandBundleDefTIPNS3_5ValueEEEES8_EET0_T_SB_SA_>
  40:	mov	x19, x0
  44:	add	x0, sp, #0x38
  48:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm17OperandBundleDefTIPNS3_5ValueEEEES8_EET0_T_SB_SA_>
  4c:	mov	x1, x0
  50:	mov	x0, x19
  54:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm17OperandBundleDefTIPNS3_5ValueEEEES8_EET0_T_SB_SA_>
  58:	add	x0, sp, #0x38
  5c:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm17OperandBundleDefTIPNS3_5ValueEEEES8_EET0_T_SB_SA_>
  60:	ldr	x0, [sp, #72]
  64:	add	x0, x0, #0x38
  68:	str	x0, [sp, #72]
  6c:	b	20 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm17OperandBundleDefTIPNS3_5ValueEEEES8_EET0_T_SB_SA_+0x20>
  70:	ldr	x0, [sp, #72]
  74:	ldr	x19, [sp, #16]
  78:	ldp	x29, x30, [sp], #80
  7c:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIPN4llvm5ValueEEC2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIPN4llvm5ValueEEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	nop
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIPN4llvm5ValueEEE10deallocateERS3_PS2_m:

0000000000000000 <_ZNSt16allocator_traitsISaIPN4llvm5ValueEEE10deallocateERS3_PS2_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x2, [sp, #24]
  18:	ldr	x1, [sp, #32]
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNSt16allocator_traitsISaIPN4llvm5ValueEEE10deallocateERS3_PS2_m>
  24:	nop
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZSt8_DestroyIPPN4llvm5ValueEEvT_S4_:

0000000000000000 <_ZSt8_DestroyIPPN4llvm5ValueEEvT_S4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZSt8_DestroyIPPN4llvm5ValueEEvT_S4_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPKPN4llvm5ValueESt6vectorIS3_SaIS3_EEEC2ERKS5_:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPKPN4llvm5ValueESt6vectorIS3_SaIS3_EEEC1ERKS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	nop
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPKPN4llvm5ValueESt6vectorIS3_SaIS3_EEE4baseEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPKPN4llvm5ValueESt6vectorIS3_SaIS3_EEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag:

0000000000000000 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	str	x0, [sp, #88]
  14:	str	x1, [sp, #80]
  18:	str	x2, [sp, #72]
  1c:	str	x3, [sp, #64]
  20:	strb	w4, [sp, #56]
  24:	ldr	x1, [sp, #72]
  28:	ldr	x0, [sp, #64]
  2c:	cmp	x1, x0
  30:	b.eq	350 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag+0x350>  // b.none
  34:	ldr	x1, [sp, #64]
  38:	ldr	x0, [sp, #72]
  3c:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>
  40:	str	x0, [sp, #152]
  44:	ldr	x0, [sp, #88]
  48:	ldr	x1, [x0, #16]
  4c:	ldr	x0, [sp, #88]
  50:	ldr	x0, [x0, #8]
  54:	sub	x0, x1, x0
  58:	asr	x0, x0, #3
  5c:	mov	x1, x0
  60:	ldr	x0, [sp, #152]
  64:	cmp	x0, x1
  68:	b.hi	20c <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag+0x20c>  // b.pmore
  6c:	ldr	x0, [sp, #88]
  70:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>
  74:	str	x0, [sp, #104]
  78:	add	x1, sp, #0x50
  7c:	add	x0, sp, #0x68
  80:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>
  84:	str	x0, [sp, #120]
  88:	ldr	x0, [sp, #88]
  8c:	ldr	x0, [x0, #8]
  90:	str	x0, [sp, #112]
  94:	ldr	x1, [sp, #120]
  98:	ldr	x0, [sp, #152]
  9c:	cmp	x1, x0
  a0:	b.ls	148 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag+0x148>  // b.plast
  a4:	ldr	x0, [sp, #88]
  a8:	ldr	x1, [x0, #8]
  ac:	ldr	x0, [sp, #152]
  b0:	lsl	x0, x0, #3
  b4:	neg	x0, x0
  b8:	add	x19, x1, x0
  bc:	ldr	x0, [sp, #88]
  c0:	ldr	x20, [x0, #8]
  c4:	ldr	x0, [sp, #88]
  c8:	ldr	x21, [x0, #8]
  cc:	ldr	x0, [sp, #88]
  d0:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>
  d4:	mov	x3, x0
  d8:	mov	x2, x21
  dc:	mov	x1, x20
  e0:	mov	x0, x19
  e4:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>
  e8:	ldr	x0, [sp, #88]
  ec:	ldr	x1, [x0, #8]
  f0:	ldr	x0, [sp, #152]
  f4:	lsl	x0, x0, #3
  f8:	add	x1, x1, x0
  fc:	ldr	x0, [sp, #88]
 100:	str	x1, [x0, #8]
 104:	add	x0, sp, #0x50
 108:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>
 10c:	ldr	x3, [x0]
 110:	ldr	x0, [sp, #152]
 114:	lsl	x0, x0, #3
 118:	neg	x0, x0
 11c:	ldr	x1, [sp, #112]
 120:	add	x0, x1, x0
 124:	ldr	x2, [sp, #112]
 128:	mov	x1, x0
 12c:	mov	x0, x3
 130:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>
 134:	ldr	x2, [sp, #80]
 138:	ldr	x1, [sp, #64]
 13c:	ldr	x0, [sp, #72]
 140:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>
 144:	b	350 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag+0x350>
 148:	ldr	x0, [sp, #72]
 14c:	str	x0, [sp, #96]
 150:	add	x0, sp, #0x60
 154:	ldr	x1, [sp, #120]
 158:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>
 15c:	ldr	x19, [sp, #96]
 160:	ldr	x0, [sp, #88]
 164:	ldr	x20, [x0, #8]
 168:	ldr	x0, [sp, #88]
 16c:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>
 170:	mov	x3, x0
 174:	mov	x2, x20
 178:	ldr	x1, [sp, #64]
 17c:	mov	x0, x19
 180:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>
 184:	ldr	x0, [sp, #88]
 188:	ldr	x1, [x0, #8]
 18c:	ldr	x2, [sp, #152]
 190:	ldr	x0, [sp, #120]
 194:	sub	x0, x2, x0
 198:	lsl	x0, x0, #3
 19c:	add	x1, x1, x0
 1a0:	ldr	x0, [sp, #88]
 1a4:	str	x1, [x0, #8]
 1a8:	add	x0, sp, #0x50
 1ac:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>
 1b0:	ldr	x19, [x0]
 1b4:	ldr	x0, [sp, #88]
 1b8:	ldr	x20, [x0, #8]
 1bc:	ldr	x0, [sp, #88]
 1c0:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>
 1c4:	mov	x3, x0
 1c8:	mov	x2, x20
 1cc:	ldr	x1, [sp, #112]
 1d0:	mov	x0, x19
 1d4:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>
 1d8:	ldr	x0, [sp, #88]
 1dc:	ldr	x1, [x0, #8]
 1e0:	ldr	x0, [sp, #120]
 1e4:	lsl	x0, x0, #3
 1e8:	add	x1, x1, x0
 1ec:	ldr	x0, [sp, #88]
 1f0:	str	x1, [x0, #8]
 1f4:	ldr	x0, [sp, #96]
 1f8:	ldr	x2, [sp, #80]
 1fc:	mov	x1, x0
 200:	ldr	x0, [sp, #72]
 204:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>
 208:	b	350 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag+0x350>
 20c:	adrp	x0, 0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>
 210:	add	x2, x0, #0x0
 214:	ldr	x1, [sp, #152]
 218:	ldr	x0, [sp, #88]
 21c:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>
 220:	str	x0, [sp, #144]
 224:	ldr	x0, [sp, #88]
 228:	ldr	x1, [sp, #144]
 22c:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>
 230:	str	x0, [sp, #136]
 234:	ldr	x0, [sp, #136]
 238:	str	x0, [sp, #128]
 23c:	ldr	x0, [sp, #88]
 240:	ldr	x19, [x0]
 244:	add	x0, sp, #0x50
 248:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>
 24c:	ldr	x20, [x0]
 250:	ldr	x0, [sp, #88]
 254:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>
 258:	mov	x3, x0
 25c:	ldr	x2, [sp, #136]
 260:	mov	x1, x20
 264:	mov	x0, x19
 268:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>
 26c:	str	x0, [sp, #128]
 270:	ldr	x0, [sp, #88]
 274:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>
 278:	mov	x3, x0
 27c:	ldr	x2, [sp, #128]
 280:	ldr	x1, [sp, #64]
 284:	ldr	x0, [sp, #72]
 288:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>
 28c:	str	x0, [sp, #128]
 290:	add	x0, sp, #0x50
 294:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>
 298:	ldr	x19, [x0]
 29c:	ldr	x0, [sp, #88]
 2a0:	ldr	x20, [x0, #8]
 2a4:	ldr	x0, [sp, #88]
 2a8:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>
 2ac:	mov	x3, x0
 2b0:	ldr	x2, [sp, #128]
 2b4:	mov	x1, x20
 2b8:	mov	x0, x19
 2bc:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>
 2c0:	str	x0, [sp, #128]
 2c4:	ldr	x0, [sp, #88]
 2c8:	ldr	x19, [x0]
 2cc:	ldr	x0, [sp, #88]
 2d0:	ldr	x20, [x0, #8]
 2d4:	ldr	x0, [sp, #88]
 2d8:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>
 2dc:	mov	x2, x0
 2e0:	mov	x1, x20
 2e4:	mov	x0, x19
 2e8:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>
 2ec:	ldr	x3, [sp, #88]
 2f0:	ldr	x0, [sp, #88]
 2f4:	ldr	x4, [x0]
 2f8:	ldr	x0, [sp, #88]
 2fc:	ldr	x1, [x0, #16]
 300:	ldr	x0, [sp, #88]
 304:	ldr	x0, [x0]
 308:	sub	x0, x1, x0
 30c:	asr	x0, x0, #3
 310:	mov	x2, x0
 314:	mov	x1, x4
 318:	mov	x0, x3
 31c:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>
 320:	ldr	x0, [sp, #88]
 324:	ldr	x1, [sp, #136]
 328:	str	x1, [x0]
 32c:	ldr	x0, [sp, #88]
 330:	ldr	x1, [sp, #128]
 334:	str	x1, [x0, #8]
 338:	ldr	x0, [sp, #144]
 33c:	lsl	x0, x0, #3
 340:	ldr	x1, [sp, #136]
 344:	add	x1, x1, x0
 348:	ldr	x0, [sp, #88]
 34c:	str	x1, [x0, #16]
 350:	nop
 354:	ldp	x19, x20, [sp, #16]
 358:	ldr	x21, [sp, #32]
 35c:	ldp	x29, x30, [sp], #160
 360:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_9ArrayTypeENS_4TypeEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_9ArrayTypeENS_4TypeEvE4doitERKS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8isa_implINS_9ArrayTypeENS_4TypeEvE4doitERKS2_>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIPNS_8MetadataEE18getSimplifiedValueERS2_:

0000000000000000 <_ZN4llvm13simplify_typeIPNS_8MetadataEE18getSimplifiedValueERS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_12ConstantExprENS_5ValueEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_12ConstantExprENS_5ValueEvE4doitERKS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8isa_implINS_12ConstantExprENS_5ValueEvE4doitERKS2_>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_14FPMathOperatorEPKNS_8CallInstEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_14FPMathOperatorEPKNS_8CallInstEE4doitES4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	cmp	x0, #0x0
  14:	b.ne	38 <_ZN4llvm11isa_impl_clINS_14FPMathOperatorEPKNS_8CallInstEE4doitES4_+0x38>  // b.any
  18:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_14FPMathOperatorEPKNS_8CallInstEE4doitES4_>
  1c:	add	x3, x0, #0x0
  20:	mov	w2, #0x69                  	// #105
  24:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_14FPMathOperatorEPKNS_8CallInstEE4doitES4_>
  28:	add	x1, x0, #0x0
  2c:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_14FPMathOperatorEPKNS_8CallInstEE4doitES4_>
  30:	add	x0, x0, #0x0
  34:	bl	0 <__assert_fail>
  38:	ldr	x0, [sp, #24]
  3c:	bl	0 <_ZN4llvm11isa_impl_clINS_14FPMathOperatorEPKNS_8CallInstEE4doitES4_>
  40:	and	w0, w0, #0xff
  44:	ldp	x29, x30, [sp], #32
  48:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIPNS_8CallInstEE18getSimplifiedValueERS2_:

0000000000000000 <_ZN4llvm13simplify_typeIPNS_8CallInstEE18getSimplifiedValueERS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EEC2ERKS3_:

0000000000000000 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EEC1ERKS3_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EEC1ERKS3_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZSt19__iterator_categoryIPKPN4llvm5ValueEENSt15iterator_traitsIT_E17iterator_categoryERKS6_:

0000000000000000 <_ZSt19__iterator_categoryIPKPN4llvm5ValueEENSt15iterator_traitsIT_E17iterator_categoryERKS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	mov	w0, w1
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt6vectorIPN4llvm5ValueESaIS2_EE19_M_range_initializeIPKS2_EEvT_S8_St20forward_iterator_tag:

0000000000000000 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE19_M_range_initializeIPKS2_EEvT_S8_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	strb	w3, [sp, #32]
  1c:	ldr	x1, [sp, #40]
  20:	ldr	x0, [sp, #48]
  24:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE19_M_range_initializeIPKS2_EEvT_S8_St20forward_iterator_tag>
  28:	str	x0, [sp, #72]
  2c:	ldr	x19, [sp, #56]
  30:	ldr	x0, [sp, #56]
  34:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE19_M_range_initializeIPKS2_EEvT_S8_St20forward_iterator_tag>
  38:	mov	x1, x0
  3c:	ldr	x0, [sp, #72]
  40:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE19_M_range_initializeIPKS2_EEvT_S8_St20forward_iterator_tag>
  44:	mov	x1, x0
  48:	mov	x0, x19
  4c:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE19_M_range_initializeIPKS2_EEvT_S8_St20forward_iterator_tag>
  50:	mov	x1, x0
  54:	ldr	x0, [sp, #56]
  58:	str	x1, [x0]
  5c:	ldr	x0, [sp, #56]
  60:	ldr	x1, [x0]
  64:	ldr	x0, [sp, #72]
  68:	lsl	x0, x0, #3
  6c:	add	x1, x1, x0
  70:	ldr	x0, [sp, #56]
  74:	str	x1, [x0, #16]
  78:	ldr	x0, [sp, #56]
  7c:	ldr	x19, [x0]
  80:	ldr	x0, [sp, #56]
  84:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE19_M_range_initializeIPKS2_EEvT_S8_St20forward_iterator_tag>
  88:	mov	x3, x0
  8c:	mov	x2, x19
  90:	ldr	x1, [sp, #40]
  94:	ldr	x0, [sp, #48]
  98:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE19_M_range_initializeIPKS2_EEvT_S8_St20forward_iterator_tag>
  9c:	mov	x1, x0
  a0:	ldr	x0, [sp, #56]
  a4:	str	x1, [x0, #8]
  a8:	nop
  ac:	ldr	x19, [sp, #16]
  b0:	ldp	x29, x30, [sp], #80
  b4:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIPN4llvm5ValueEEC2ERKS4_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIPN4llvm5ValueEEC1ERKS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	nop
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_8CallInstEPKNS_8CallBaseEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_8CallInstEPKNS_8CallBaseEE4doitES4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	cmp	x0, #0x0
  14:	b.ne	38 <_ZN4llvm11isa_impl_clINS_8CallInstEPKNS_8CallBaseEE4doitES4_+0x38>  // b.any
  18:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_8CallInstEPKNS_8CallBaseEE4doitES4_>
  1c:	add	x3, x0, #0x0
  20:	mov	w2, #0x69                  	// #105
  24:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_8CallInstEPKNS_8CallBaseEE4doitES4_>
  28:	add	x1, x0, #0x0
  2c:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_8CallInstEPKNS_8CallBaseEE4doitES4_>
  30:	add	x0, x0, #0x0
  34:	bl	0 <__assert_fail>
  38:	ldr	x0, [sp, #24]
  3c:	bl	0 <_ZN4llvm11isa_impl_clINS_8CallInstEPKNS_8CallBaseEE4doitES4_>
  40:	and	w0, w0, #0xff
  44:	ldp	x29, x30, [sp], #32
  48:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_10InvokeInstENS_8CallBaseEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_10InvokeInstENS_8CallBaseEvE4doitERKS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8isa_implINS_10InvokeInstENS_8CallBaseEvE4doitERKS2_>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_18ConstantAsMetadataEPKNS_8MetadataES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_18ConstantAsMetadataEPKNS_8MetadataES4_E4doitERKS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	bl	0 <_ZN4llvm13isa_impl_wrapINS_18ConstantAsMetadataEPKNS_8MetadataES4_E4doitERKS4_>
  18:	and	w0, w0, #0xff
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_11ConstantIntEPKNS_8ConstantES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_11ConstantIntEPKNS_8ConstantES4_E4doitERKS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	bl	0 <_ZN4llvm13isa_impl_wrapINS_11ConstantIntEPKNS_8ConstantES4_E4doitERKS4_>
  18:	and	w0, w0, #0xff
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_8CallBaseEPKNS_11InstructionEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_8CallBaseEPKNS_11InstructionEE4doitES4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	cmp	x0, #0x0
  14:	b.ne	38 <_ZN4llvm11isa_impl_clINS_8CallBaseEPKNS_11InstructionEE4doitES4_+0x38>  // b.any
  18:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_8CallBaseEPKNS_11InstructionEE4doitES4_>
  1c:	add	x3, x0, #0x0
  20:	mov	w2, #0x69                  	// #105
  24:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_8CallBaseEPKNS_11InstructionEE4doitES4_>
  28:	add	x1, x0, #0x0
  2c:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_8CallBaseEPKNS_11InstructionEE4doitES4_>
  30:	add	x0, x0, #0x0
  34:	bl	0 <__assert_fail>
  38:	ldr	x0, [sp, #24]
  3c:	bl	0 <_ZN4llvm11isa_impl_clINS_8CallBaseEPKNS_11InstructionEE4doitES4_>
  40:	and	w0, w0, #0xff
  44:	ldp	x29, x30, [sp], #32
  48:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIPNS_11InstructionEE18getSimplifiedValueERS2_:

0000000000000000 <_ZN4llvm13simplify_typeIPNS_11InstructionEE18getSimplifiedValueERS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt17reference_wrapperIN4llvm12PassRegistryEE3getEv:

0000000000000000 <_ZNKSt17reference_wrapperIN4llvm12PassRegistryEE3getEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZStneIPN4llvm17OperandBundleDefTIPNS0_5ValueEEEEbRKSt13move_iteratorIT_ESA_:

0000000000000000 <_ZStneIPN4llvm17OperandBundleDefTIPNS0_5ValueEEEEbRKSt13move_iteratorIT_ESA_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZStneIPN4llvm17OperandBundleDefTIPNS0_5ValueEEEEbRKSt13move_iteratorIT_ESA_>
  1c:	and	w0, w0, #0xff
  20:	eor	w0, w0, #0x1
  24:	and	w0, w0, #0xff
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNSt13move_iteratorIPN4llvm17OperandBundleDefTIPNS0_5ValueEEEEppEv:

0000000000000000 <_ZNSt13move_iteratorIPN4llvm17OperandBundleDefTIPNS0_5ValueEEEEppEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	x1, x0, #0x38
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #8]
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZSt11__addressofIN4llvm17OperandBundleDefTIPNS0_5ValueEEEEPT_RS5_:

0000000000000000 <_ZSt11__addressofIN4llvm17OperandBundleDefTIPNS0_5ValueEEEEPT_RS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt13move_iteratorIPN4llvm17OperandBundleDefTIPNS0_5ValueEEEEdeEv:

0000000000000000 <_ZNKSt13move_iteratorIPN4llvm17OperandBundleDefTIPNS0_5ValueEEEEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm17OperandBundleDefTIPNS_5ValueEEC2EOS3_:

0000000000000000 <_ZN4llvm17OperandBundleDefTIPNS_5ValueEEC1EOS3_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
  1c:	ldr	x0, [sp, #24]
  20:	add	x2, x0, #0x20
  24:	ldr	x0, [sp, #16]
  28:	add	x0, x0, #0x20
  2c:	mov	x1, x0
  30:	mov	x0, x2
  34:	bl	0 <_ZN4llvm17OperandBundleDefTIPNS_5ValueEEC1EOS3_>
  38:	nop
  3c:	ldp	x29, x30, [sp], #32
  40:	ret

Disassembly of section .text._ZSt10_ConstructIN4llvm17OperandBundleDefTIPNS0_5ValueEEEJS4_EEvPT_DpOT0_:

0000000000000000 <_ZSt10_ConstructIN4llvm17OperandBundleDefTIPNS0_5ValueEEEJS4_EEvPT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZSt10_ConstructIN4llvm17OperandBundleDefTIPNS0_5ValueEEEJS4_EEvPT_DpOT0_>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #40]
  24:	mov	x1, x0
  28:	mov	x0, #0x38                  	// #56
  2c:	bl	0 <_ZSt10_ConstructIN4llvm17OperandBundleDefTIPNS0_5ValueEEEJS4_EEvPT_DpOT0_>
  30:	mov	x1, x19
  34:	bl	0 <_ZSt10_ConstructIN4llvm17OperandBundleDefTIPNS0_5ValueEEEJS4_EEvPT_DpOT0_>
  38:	nop
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIPN4llvm5ValueEE10deallocateEPS3_m:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIPN4llvm5ValueEE10deallocateEPS3_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZdlPv>
  1c:	nop
  20:	ldp	x29, x30, [sp], #48
  24:	ret

Disassembly of section .text._ZNSt12_Destroy_auxILb1EE9__destroyIPPN4llvm5ValueEEEvT_S6_:

0000000000000000 <_ZNSt12_Destroy_auxILb1EE9__destroyIPPN4llvm5ValueEEEvT_S6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	nop
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN9__gnu_cxxmiIPPN4llvm5ValueESt6vectorIS3_SaIS3_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSB_SE_:

0000000000000000 <_ZN9__gnu_cxxmiIPPN4llvm5ValueESt6vectorIS3_SaIS3_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSB_SE_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN9__gnu_cxxmiIPPN4llvm5ValueESt6vectorIS3_SaIS3_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSB_SE_>
  1c:	ldr	x19, [x0]
  20:	ldr	x0, [sp, #32]
  24:	bl	0 <_ZN9__gnu_cxxmiIPPN4llvm5ValueESt6vectorIS3_SaIS3_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSB_SE_>
  28:	ldr	x0, [x0]
  2c:	sub	x0, x19, x0
  30:	asr	x0, x0, #3
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZSt22__uninitialized_move_aIPPN4llvm5ValueES3_SaIS2_EET0_T_S6_S5_RT1_:

0000000000000000 <_ZSt22__uninitialized_move_aIPPN4llvm5ValueES3_SaIS2_EET0_T_S6_S5_RT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	str	x3, [sp, #32]
  1c:	ldr	x0, [sp, #56]
  20:	bl	0 <_ZSt22__uninitialized_move_aIPPN4llvm5ValueES3_SaIS2_EET0_T_S6_S5_RT1_>
  24:	mov	x19, x0
  28:	ldr	x0, [sp, #48]
  2c:	bl	0 <_ZSt22__uninitialized_move_aIPPN4llvm5ValueES3_SaIS2_EET0_T_S6_S5_RT1_>
  30:	ldr	x3, [sp, #32]
  34:	ldr	x2, [sp, #40]
  38:	mov	x1, x0
  3c:	mov	x0, x19
  40:	bl	0 <_ZSt22__uninitialized_move_aIPPN4llvm5ValueES3_SaIS2_EET0_T_S6_S5_RT1_>
  44:	ldr	x19, [sp, #16]
  48:	ldp	x29, x30, [sp], #64
  4c:	ret

Disassembly of section .text._ZSt13move_backwardIPPN4llvm5ValueES3_ET0_T_S5_S4_:

0000000000000000 <_ZSt13move_backwardIPPN4llvm5ValueES3_ET0_T_S5_S4_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZSt13move_backwardIPPN4llvm5ValueES3_ET0_T_S5_S4_>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #48]
  28:	bl	0 <_ZSt13move_backwardIPPN4llvm5ValueES3_ET0_T_S5_S4_>
  2c:	ldr	x2, [sp, #40]
  30:	mov	x1, x0
  34:	mov	x0, x19
  38:	bl	0 <_ZSt13move_backwardIPPN4llvm5ValueES3_ET0_T_S5_S4_>
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #64
  44:	ret

Disassembly of section .text._ZSt4copyIPKN4llvm3UseEN9__gnu_cxx17__normal_iteratorIPPNS0_5ValueESt6vectorIS7_SaIS7_EEEEET0_T_SE_SD_:

0000000000000000 <_ZSt4copyIPKN4llvm3UseEN9__gnu_cxx17__normal_iteratorIPPNS0_5ValueESt6vectorIS7_SaIS7_EEEEET0_T_SE_SD_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZSt4copyIPKN4llvm3UseEN9__gnu_cxx17__normal_iteratorIPPNS0_5ValueESt6vectorIS7_SaIS7_EEEEET0_T_SE_SD_>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #48]
  28:	bl	0 <_ZSt4copyIPKN4llvm3UseEN9__gnu_cxx17__normal_iteratorIPPNS0_5ValueESt6vectorIS7_SaIS7_EEEEET0_T_SE_SD_>
  2c:	ldr	x2, [sp, #40]
  30:	mov	x1, x0
  34:	mov	x0, x19
  38:	bl	0 <_ZSt4copyIPKN4llvm3UseEN9__gnu_cxx17__normal_iteratorIPPNS0_5ValueESt6vectorIS7_SaIS7_EEEEET0_T_SE_SD_>
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #64
  44:	ret

Disassembly of section .text._ZSt7advanceIPKN4llvm3UseEmEvRT_T0_:

0000000000000000 <_ZSt7advanceIPKN4llvm3UseEmEvRT_T0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #32]
  18:	str	x0, [sp, #56]
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZSt7advanceIPKN4llvm3UseEmEvRT_T0_>
  24:	mov	w2, w19
  28:	ldr	x1, [sp, #56]
  2c:	ldr	x0, [sp, #40]
  30:	bl	0 <_ZSt7advanceIPKN4llvm3UseEmEvRT_T0_>
  34:	nop
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #64
  40:	ret

Disassembly of section .text._ZSt22__uninitialized_copy_aIPKN4llvm3UseEPPNS0_5ValueES5_ET0_T_S8_S7_RSaIT1_E:

0000000000000000 <_ZSt22__uninitialized_copy_aIPKN4llvm3UseEPPNS0_5ValueES5_ET0_T_S8_S7_RSaIT1_E>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	x2, [sp, #24]
  1c:	ldr	x1, [sp, #32]
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZSt22__uninitialized_copy_aIPKN4llvm3UseEPPNS0_5ValueES5_ET0_T_S8_S7_RSaIT1_E>
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZNKSt6vectorIPN4llvm5ValueESaIS2_EE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorIPN4llvm5ValueESaIS2_EE12_M_check_lenEmPKc>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZNKSt6vectorIPN4llvm5ValueESaIS2_EE12_M_check_lenEmPKc>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #56]
  28:	bl	0 <_ZNKSt6vectorIPN4llvm5ValueESaIS2_EE12_M_check_lenEmPKc>
  2c:	sub	x1, x19, x0
  30:	ldr	x0, [sp, #48]
  34:	cmp	x1, x0
  38:	cset	w0, cc  // cc = lo, ul, last
  3c:	and	w0, w0, #0xff
  40:	cmp	w0, #0x0
  44:	b.eq	50 <_ZNKSt6vectorIPN4llvm5ValueESaIS2_EE12_M_check_lenEmPKc+0x50>  // b.none
  48:	ldr	x0, [sp, #40]
  4c:	bl	0 <_ZSt20__throw_length_errorPKc>
  50:	ldr	x0, [sp, #56]
  54:	bl	0 <_ZNKSt6vectorIPN4llvm5ValueESaIS2_EE12_M_check_lenEmPKc>
  58:	mov	x19, x0
  5c:	ldr	x0, [sp, #56]
  60:	bl	0 <_ZNKSt6vectorIPN4llvm5ValueESaIS2_EE12_M_check_lenEmPKc>
  64:	str	x0, [sp, #64]
  68:	add	x1, sp, #0x30
  6c:	add	x0, sp, #0x40
  70:	bl	0 <_ZNKSt6vectorIPN4llvm5ValueESaIS2_EE12_M_check_lenEmPKc>
  74:	ldr	x0, [x0]
  78:	add	x0, x19, x0
  7c:	str	x0, [sp, #72]
  80:	ldr	x0, [sp, #56]
  84:	bl	0 <_ZNKSt6vectorIPN4llvm5ValueESaIS2_EE12_M_check_lenEmPKc>
  88:	mov	x1, x0
  8c:	ldr	x0, [sp, #72]
  90:	cmp	x0, x1
  94:	b.cc	b0 <_ZNKSt6vectorIPN4llvm5ValueESaIS2_EE12_M_check_lenEmPKc+0xb0>  // b.lo, b.ul, b.last
  98:	ldr	x0, [sp, #56]
  9c:	bl	0 <_ZNKSt6vectorIPN4llvm5ValueESaIS2_EE12_M_check_lenEmPKc>
  a0:	mov	x1, x0
  a4:	ldr	x0, [sp, #72]
  a8:	cmp	x0, x1
  ac:	b.ls	bc <_ZNKSt6vectorIPN4llvm5ValueESaIS2_EE12_M_check_lenEmPKc+0xbc>  // b.plast
  b0:	ldr	x0, [sp, #56]
  b4:	bl	0 <_ZNKSt6vectorIPN4llvm5ValueESaIS2_EE12_M_check_lenEmPKc>
  b8:	b	c0 <_ZNKSt6vectorIPN4llvm5ValueESaIS2_EE12_M_check_lenEmPKc+0xc0>
  bc:	ldr	x0, [sp, #72]
  c0:	ldr	x19, [sp, #16]
  c4:	ldp	x29, x30, [sp], #80
  c8:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE11_M_allocateEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	cmp	x0, #0x0
  18:	b.eq	2c <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE11_M_allocateEm+0x2c>  // b.none
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x1, [sp, #16]
  24:	bl	0 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE11_M_allocateEm>
  28:	b	30 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE11_M_allocateEm+0x30>
  2c:	mov	x0, #0x0                   	// #0
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZSt34__uninitialized_move_if_noexcept_aIPPN4llvm5ValueES3_SaIS2_EET0_T_S6_S5_RT1_:

0000000000000000 <_ZSt34__uninitialized_move_if_noexcept_aIPPN4llvm5ValueES3_SaIS2_EET0_T_S6_S5_RT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	str	x3, [sp, #32]
  1c:	ldr	x0, [sp, #56]
  20:	bl	0 <_ZSt34__uninitialized_move_if_noexcept_aIPPN4llvm5ValueES3_SaIS2_EET0_T_S6_S5_RT1_>
  24:	mov	x19, x0
  28:	ldr	x0, [sp, #48]
  2c:	bl	0 <_ZSt34__uninitialized_move_if_noexcept_aIPPN4llvm5ValueES3_SaIS2_EET0_T_S6_S5_RT1_>
  30:	ldr	x3, [sp, #32]
  34:	ldr	x2, [sp, #40]
  38:	mov	x1, x0
  3c:	mov	x0, x19
  40:	bl	0 <_ZSt34__uninitialized_move_if_noexcept_aIPPN4llvm5ValueES3_SaIS2_EET0_T_S6_S5_RT1_>
  44:	ldr	x19, [sp, #16]
  48:	ldp	x29, x30, [sp], #64
  4c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_14FPMathOperatorENS_8CallInstEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_14FPMathOperatorENS_8CallInstEvE4doitERKS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8isa_implINS_14FPMathOperatorENS_8CallInstEvE4doitERKS2_>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE12_Vector_implC2ERKS3_:

0000000000000000 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE12_Vector_implC1ERKS3_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE12_Vector_implC1ERKS3_>
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE12_Vector_implC1ERKS3_>
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZSt8distanceIPKPN4llvm5ValueEENSt15iterator_traitsIT_E15difference_typeES6_S6_:

0000000000000000 <_ZSt8distanceIPKPN4llvm5ValueEENSt15iterator_traitsIT_E15difference_typeES6_S6_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	add	x0, sp, #0x28
  1c:	bl	0 <_ZSt8distanceIPKPN4llvm5ValueEENSt15iterator_traitsIT_E15difference_typeES6_S6_>
  20:	mov	w2, w20
  24:	ldr	x1, [sp, #32]
  28:	mov	x0, x19
  2c:	bl	0 <_ZSt8distanceIPKPN4llvm5ValueEENSt15iterator_traitsIT_E15difference_typeES6_S6_>
  30:	ldp	x19, x20, [sp, #16]
  34:	ldp	x29, x30, [sp], #64
  38:	ret

Disassembly of section .text._ZNSt6vectorIPN4llvm5ValueESaIS2_EE17_S_check_init_lenEmRKS3_:

0000000000000000 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE17_S_check_init_lenEmRKS3_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	add	x0, sp, #0x38
  18:	ldr	x1, [sp, #32]
  1c:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE17_S_check_init_lenEmRKS3_>
  20:	add	x0, sp, #0x38
  24:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE17_S_check_init_lenEmRKS3_>
  28:	mov	x1, x0
  2c:	ldr	x0, [sp, #40]
  30:	cmp	x0, x1
  34:	cset	w0, hi  // hi = pmore
  38:	and	w19, w0, #0xff
  3c:	add	x0, sp, #0x38
  40:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE17_S_check_init_lenEmRKS3_>
  44:	cmp	w19, #0x0
  48:	b.eq	58 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE17_S_check_init_lenEmRKS3_+0x58>  // b.none
  4c:	adrp	x0, 0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE17_S_check_init_lenEmRKS3_>
  50:	add	x0, x0, #0x0
  54:	bl	0 <_ZSt20__throw_length_errorPKc>
  58:	ldr	x0, [sp, #40]
  5c:	ldr	x19, [sp, #16]
  60:	ldp	x29, x30, [sp], #64
  64:	ret

Disassembly of section .text._ZSt22__uninitialized_copy_aIPKPN4llvm5ValueEPS2_S2_ET0_T_S7_S6_RSaIT1_E:

0000000000000000 <_ZSt22__uninitialized_copy_aIPKPN4llvm5ValueEPS2_S2_ET0_T_S7_S6_RSaIT1_E>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	x2, [sp, #24]
  1c:	ldr	x1, [sp, #32]
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZSt22__uninitialized_copy_aIPKPN4llvm5ValueEPS2_S2_ET0_T_S7_S6_RSaIT1_E>
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_8CallInstENS_8CallBaseEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_8CallInstENS_8CallBaseEvE4doitERKS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8isa_implINS_8CallInstENS_8CallBaseEvE4doitERKS2_>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_18ConstantAsMetadataEPKNS_8MetadataEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_18ConstantAsMetadataEPKNS_8MetadataEE4doitES4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	cmp	x0, #0x0
  14:	b.ne	38 <_ZN4llvm11isa_impl_clINS_18ConstantAsMetadataEPKNS_8MetadataEE4doitES4_+0x38>  // b.any
  18:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_18ConstantAsMetadataEPKNS_8MetadataEE4doitES4_>
  1c:	add	x3, x0, #0x0
  20:	mov	w2, #0x69                  	// #105
  24:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_18ConstantAsMetadataEPKNS_8MetadataEE4doitES4_>
  28:	add	x1, x0, #0x0
  2c:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_18ConstantAsMetadataEPKNS_8MetadataEE4doitES4_>
  30:	add	x0, x0, #0x0
  34:	bl	0 <__assert_fail>
  38:	ldr	x0, [sp, #24]
  3c:	bl	0 <_ZN4llvm11isa_impl_clINS_18ConstantAsMetadataEPKNS_8MetadataEE4doitES4_>
  40:	and	w0, w0, #0xff
  44:	ldp	x29, x30, [sp], #32
  48:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_11ConstantIntEPKNS_8ConstantEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_11ConstantIntEPKNS_8ConstantEE4doitES4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	cmp	x0, #0x0
  14:	b.ne	38 <_ZN4llvm11isa_impl_clINS_11ConstantIntEPKNS_8ConstantEE4doitES4_+0x38>  // b.any
  18:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_11ConstantIntEPKNS_8ConstantEE4doitES4_>
  1c:	add	x3, x0, #0x0
  20:	mov	w2, #0x69                  	// #105
  24:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_11ConstantIntEPKNS_8ConstantEE4doitES4_>
  28:	add	x1, x0, #0x0
  2c:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_11ConstantIntEPKNS_8ConstantEE4doitES4_>
  30:	add	x0, x0, #0x0
  34:	bl	0 <__assert_fail>
  38:	ldr	x0, [sp, #24]
  3c:	bl	0 <_ZN4llvm11isa_impl_clINS_11ConstantIntEPKNS_8ConstantEE4doitES4_>
  40:	and	w0, w0, #0xff
  44:	ldp	x29, x30, [sp], #32
  48:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_8CallBaseENS_11InstructionEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_8CallBaseENS_11InstructionEvE4doitERKS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8isa_implINS_8CallBaseENS_11InstructionEvE4doitERKS2_>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZSteqIPN4llvm17OperandBundleDefTIPNS0_5ValueEEEEbRKSt13move_iteratorIT_ESA_:

0000000000000000 <_ZSteqIPN4llvm17OperandBundleDefTIPNS0_5ValueEEEEbRKSt13move_iteratorIT_ESA_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZSteqIPN4llvm17OperandBundleDefTIPNS0_5ValueEEEEbRKSt13move_iteratorIT_ESA_>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #32]
  24:	bl	0 <_ZSteqIPN4llvm17OperandBundleDefTIPNS0_5ValueEEEEbRKSt13move_iteratorIT_ESA_>
  28:	cmp	x19, x0
  2c:	cset	w0, eq  // eq = none
  30:	and	w0, w0, #0xff
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZSt7forwardIN4llvm17OperandBundleDefTIPNS0_5ValueEEEEOT_RNSt16remove_referenceIS5_E4typeE:

0000000000000000 <_ZSt7forwardIN4llvm17OperandBundleDefTIPNS0_5ValueEEEEOT_RNSt16remove_referenceIS5_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt18make_move_iteratorIPPN4llvm5ValueEESt13move_iteratorIT_ES5_:

0000000000000000 <_ZSt18make_move_iteratorIPPN4llvm5ValueEESt13move_iteratorIT_ES5_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x28
  10:	ldr	x1, [sp, #24]
  14:	bl	0 <_ZSt18make_move_iteratorIPPN4llvm5ValueEESt13move_iteratorIT_ES5_>
  18:	ldr	x0, [sp, #40]
  1c:	ldp	x29, x30, [sp], #48
  20:	ret

Disassembly of section .text._ZSt22__uninitialized_copy_aISt13move_iteratorIPPN4llvm5ValueEES4_S3_ET0_T_S7_S6_RSaIT1_E:

0000000000000000 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPPN4llvm5ValueEES4_S3_ET0_T_S7_S6_RSaIT1_E>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	x2, [sp, #24]
  1c:	ldr	x1, [sp, #32]
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPPN4llvm5ValueEES4_S3_ET0_T_S7_S6_RSaIT1_E>
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZSt12__miter_baseIPPN4llvm5ValueEET_S4_:

0000000000000000 <_ZSt12__miter_baseIPPN4llvm5ValueEET_S4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt23__copy_move_backward_a2ILb1EPPN4llvm5ValueES3_ET1_T0_S5_S4_:

0000000000000000 <_ZSt23__copy_move_backward_a2ILb1EPPN4llvm5ValueES3_ET1_T0_S5_S4_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZSt23__copy_move_backward_a2ILb1EPPN4llvm5ValueES3_ET1_T0_S5_S4_>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #48]
  28:	bl	0 <_ZSt23__copy_move_backward_a2ILb1EPPN4llvm5ValueES3_ET1_T0_S5_S4_>
  2c:	mov	x20, x0
  30:	ldr	x0, [sp, #40]
  34:	bl	0 <_ZSt23__copy_move_backward_a2ILb1EPPN4llvm5ValueES3_ET1_T0_S5_S4_>
  38:	mov	x2, x0
  3c:	mov	x1, x20
  40:	mov	x0, x19
  44:	bl	0 <_ZSt23__copy_move_backward_a2ILb1EPPN4llvm5ValueES3_ET1_T0_S5_S4_>
  48:	mov	x1, x0
  4c:	add	x0, sp, #0x28
  50:	bl	0 <_ZSt23__copy_move_backward_a2ILb1EPPN4llvm5ValueES3_ET1_T0_S5_S4_>
  54:	ldp	x19, x20, [sp, #16]
  58:	ldp	x29, x30, [sp], #64
  5c:	ret

Disassembly of section .text._ZSt12__miter_baseIPKN4llvm3UseEET_S4_:

0000000000000000 <_ZSt12__miter_baseIPKN4llvm3UseEET_S4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt14__copy_move_a2ILb0EPKN4llvm3UseEN9__gnu_cxx17__normal_iteratorIPPNS0_5ValueESt6vectorIS7_SaIS7_EEEEET1_T0_SE_SD_:

0000000000000000 <_ZSt14__copy_move_a2ILb0EPKN4llvm3UseEN9__gnu_cxx17__normal_iteratorIPPNS0_5ValueESt6vectorIS7_SaIS7_EEEEET1_T0_SE_SD_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZSt14__copy_move_a2ILb0EPKN4llvm3UseEN9__gnu_cxx17__normal_iteratorIPPNS0_5ValueESt6vectorIS7_SaIS7_EEEEET1_T0_SE_SD_>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #48]
  28:	bl	0 <_ZSt14__copy_move_a2ILb0EPKN4llvm3UseEN9__gnu_cxx17__normal_iteratorIPPNS0_5ValueESt6vectorIS7_SaIS7_EEEEET1_T0_SE_SD_>
  2c:	mov	x20, x0
  30:	ldr	x0, [sp, #40]
  34:	bl	0 <_ZSt14__copy_move_a2ILb0EPKN4llvm3UseEN9__gnu_cxx17__normal_iteratorIPPNS0_5ValueESt6vectorIS7_SaIS7_EEEEET1_T0_SE_SD_>
  38:	mov	x2, x0
  3c:	mov	x1, x20
  40:	mov	x0, x19
  44:	bl	0 <_ZSt14__copy_move_a2ILb0EPKN4llvm3UseEN9__gnu_cxx17__normal_iteratorIPPNS0_5ValueESt6vectorIS7_SaIS7_EEEEET1_T0_SE_SD_>
  48:	mov	x1, x0
  4c:	ldr	x0, [sp, #40]
  50:	bl	0 <_ZSt14__copy_move_a2ILb0EPKN4llvm3UseEN9__gnu_cxx17__normal_iteratorIPPNS0_5ValueESt6vectorIS7_SaIS7_EEEEET1_T0_SE_SD_>
  54:	ldp	x19, x20, [sp, #16]
  58:	ldp	x29, x30, [sp], #64
  5c:	ret

Disassembly of section .text._ZSt9__advanceIPKN4llvm3UseElEvRT_T0_St26random_access_iterator_tag:

0000000000000000 <_ZSt9__advanceIPKN4llvm3UseElEvRT_T0_St26random_access_iterator_tag>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	strb	w2, [sp, #8]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x2, [x0]
  18:	ldr	x1, [sp, #16]
  1c:	mov	x0, x1
  20:	lsl	x0, x0, #1
  24:	add	x0, x0, x1
  28:	lsl	x0, x0, #3
  2c:	add	x1, x2, x0
  30:	ldr	x0, [sp, #24]
  34:	str	x1, [x0]
  38:	nop
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZSt18uninitialized_copyIPKN4llvm3UseEPPNS0_5ValueEET0_T_S8_S7_:

0000000000000000 <_ZSt18uninitialized_copyIPKN4llvm3UseEPPNS0_5ValueEET0_T_S8_S7_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	mov	w0, #0x1                   	// #1
  18:	strb	w0, [sp, #63]
  1c:	ldr	x2, [sp, #24]
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZSt18uninitialized_copyIPKN4llvm3UseEPPNS0_5ValueEET0_T_S8_S7_>
  2c:	ldp	x29, x30, [sp], #64
  30:	ret

Disassembly of section .text._ZNKSt6vectorIPN4llvm5ValueESaIS2_EE8max_sizeEv:

0000000000000000 <_ZNKSt6vectorIPN4llvm5ValueESaIS2_EE8max_sizeEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt6vectorIPN4llvm5ValueESaIS2_EE8max_sizeEv>
  14:	bl	0 <_ZNKSt6vectorIPN4llvm5ValueESaIS2_EE8max_sizeEv>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIPN4llvm5ValueEEE8allocateERS3_m:

0000000000000000 <_ZNSt16allocator_traitsISaIPN4llvm5ValueEEE8allocateERS3_m>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	mov	x2, #0x0                   	// #0
  14:	ldr	x1, [sp, #16]
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZNSt16allocator_traitsISaIPN4llvm5ValueEEE8allocateERS3_m>
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZSt32__make_move_if_noexcept_iteratorIPN4llvm5ValueESt13move_iteratorIPS2_EET0_PT_:

0000000000000000 <_ZSt32__make_move_if_noexcept_iteratorIPN4llvm5ValueESt13move_iteratorIPS2_EET0_PT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x28
  10:	ldr	x1, [sp, #24]
  14:	bl	0 <_ZSt32__make_move_if_noexcept_iteratorIPN4llvm5ValueESt13move_iteratorIPS2_EET0_PT_>
  18:	ldr	x0, [sp, #40]
  1c:	ldp	x29, x30, [sp], #48
  20:	ret

Disassembly of section .text._ZSt10__distanceIPKPN4llvm5ValueEENSt15iterator_traitsIT_E15difference_typeES6_S6_St26random_access_iterator_tag:

0000000000000000 <_ZSt10__distanceIPKPN4llvm5ValueEENSt15iterator_traitsIT_E15difference_typeES6_S6_St26random_access_iterator_tag>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	strb	w2, [sp, #8]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	sub	x0, x1, x0
  1c:	asr	x0, x0, #3
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNSt6vectorIPN4llvm5ValueESaIS2_EE11_S_max_sizeERKS3_:

0000000000000000 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE11_S_max_sizeERKS3_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	mov	x0, #0xfffffffffffffff     	// #1152921504606846975
  10:	str	x0, [sp, #40]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE11_S_max_sizeERKS3_>
  1c:	str	x0, [sp, #32]
  20:	add	x1, sp, #0x20
  24:	add	x0, sp, #0x28
  28:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE11_S_max_sizeERKS3_>
  2c:	ldr	x0, [x0]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZSt18uninitialized_copyIPKPN4llvm5ValueEPS2_ET0_T_S7_S6_:

0000000000000000 <_ZSt18uninitialized_copyIPKPN4llvm5ValueEPS2_ET0_T_S7_S6_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	mov	w0, #0x1                   	// #1
  18:	strb	w0, [sp, #63]
  1c:	ldr	x2, [sp, #24]
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZSt18uninitialized_copyIPKPN4llvm5ValueEPS2_ET0_T_S7_S6_>
  2c:	ldp	x29, x30, [sp], #64
  30:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_11ConstantIntENS_8ConstantEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_11ConstantIntENS_8ConstantEvE4doitERKS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8isa_implINS_11ConstantIntENS_8ConstantEvE4doitERKS2_>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNKSt13move_iteratorIPN4llvm17OperandBundleDefTIPNS0_5ValueEEEE4baseEv:

0000000000000000 <_ZNKSt13move_iteratorIPN4llvm17OperandBundleDefTIPNS0_5ValueEEEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt13move_iteratorIPPN4llvm5ValueEEC2ES3_:

0000000000000000 <_ZNSt13move_iteratorIPPN4llvm5ValueEEC1ES3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [sp]
  14:	str	x1, [x0]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZSt18uninitialized_copyISt13move_iteratorIPPN4llvm5ValueEES4_ET0_T_S7_S6_:

0000000000000000 <_ZSt18uninitialized_copyISt13move_iteratorIPPN4llvm5ValueEES4_ET0_T_S7_S6_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	mov	w0, #0x1                   	// #1
  18:	strb	w0, [sp, #63]
  1c:	ldr	x2, [sp, #24]
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZSt18uninitialized_copyISt13move_iteratorIPPN4llvm5ValueEES4_ET0_T_S7_S6_>
  2c:	ldp	x29, x30, [sp], #64
  30:	ret

Disassembly of section .text._ZSt12__niter_baseIPPN4llvm5ValueEET_S4_:

0000000000000000 <_ZSt12__niter_baseIPPN4llvm5ValueEET_S4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt22__copy_move_backward_aILb1EPPN4llvm5ValueES3_ET1_T0_S5_S4_:

0000000000000000 <_ZSt22__copy_move_backward_aILb1EPPN4llvm5ValueES3_ET1_T0_S5_S4_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	mov	w0, #0x1                   	// #1
  18:	strb	w0, [sp, #63]
  1c:	ldr	x2, [sp, #24]
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZSt22__copy_move_backward_aILb1EPPN4llvm5ValueES3_ET1_T0_S5_S4_>
  2c:	ldp	x29, x30, [sp], #64
  30:	ret

Disassembly of section .text._ZSt12__niter_wrapIPPN4llvm5ValueEET_RKS4_S4_:

0000000000000000 <_ZSt12__niter_wrapIPPN4llvm5ValueEET_RKS4_S4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt12__niter_baseIPKN4llvm3UseEET_S4_:

0000000000000000 <_ZSt12__niter_baseIPKN4llvm3UseEET_S4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt12__niter_baseIPPN4llvm5ValueESt6vectorIS2_SaIS2_EEET_N9__gnu_cxx17__normal_iteratorIS7_T0_EE:

0000000000000000 <_ZSt12__niter_baseIPPN4llvm5ValueESt6vectorIS2_SaIS2_EEET_N9__gnu_cxx17__normal_iteratorIS7_T0_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x18
  10:	bl	0 <_ZSt12__niter_baseIPPN4llvm5ValueESt6vectorIS2_SaIS2_EEET_N9__gnu_cxx17__normal_iteratorIS7_T0_EE>
  14:	ldr	x0, [x0]
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZSt13__copy_move_aILb0EPKN4llvm3UseEPPNS0_5ValueEET1_T0_S8_S7_:

0000000000000000 <_ZSt13__copy_move_aILb0EPKN4llvm3UseEPPNS0_5ValueEET1_T0_S8_S7_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	strb	wzr, [sp, #63]
  18:	ldr	x2, [sp, #24]
  1c:	ldr	x1, [sp, #32]
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZSt13__copy_move_aILb0EPKN4llvm3UseEPPNS0_5ValueEET1_T0_S8_S7_>
  28:	ldp	x29, x30, [sp], #64
  2c:	ret

Disassembly of section .text._ZSt12__niter_wrapIN9__gnu_cxx17__normal_iteratorIPPN4llvm5ValueESt6vectorIS4_SaIS4_EEEES5_ET_SA_T0_:

0000000000000000 <_ZSt12__niter_wrapIN9__gnu_cxx17__normal_iteratorIPPN4llvm5ValueESt6vectorIS4_SaIS4_EEEES5_ET_SA_T0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZSt12__niter_wrapIN9__gnu_cxx17__normal_iteratorIPPN4llvm5ValueESt6vectorIS4_SaIS4_EEEES5_ET_SA_T0_>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #16]
  20:	sub	x0, x0, x1
  24:	asr	x0, x0, #3
  28:	mov	x1, x0
  2c:	add	x0, sp, #0x18
  30:	bl	0 <_ZSt12__niter_wrapIN9__gnu_cxx17__normal_iteratorIPPN4llvm5ValueESt6vectorIS4_SaIS4_EEEES5_ET_SA_T0_>
  34:	ldp	x29, x30, [sp], #32
  38:	ret

Disassembly of section .text._ZNSt20__uninitialized_copyILb0EE13__uninit_copyIPKN4llvm3UseEPPNS2_5ValueEEET0_T_SA_S9_:

0000000000000000 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIPKN4llvm3UseEPPNS2_5ValueEEET0_T_SA_S9_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	str	x0, [sp, #56]
  1c:	ldr	x1, [sp, #40]
  20:	ldr	x0, [sp, #32]
  24:	cmp	x1, x0
  28:	b.eq	58 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIPKN4llvm3UseEPPNS2_5ValueEEET0_T_SA_S9_+0x58>  // b.none
  2c:	ldr	x0, [sp, #56]
  30:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIPKN4llvm3UseEPPNS2_5ValueEEET0_T_SA_S9_>
  34:	ldr	x1, [sp, #40]
  38:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIPKN4llvm3UseEPPNS2_5ValueEEET0_T_SA_S9_>
  3c:	ldr	x0, [sp, #40]
  40:	add	x0, x0, #0x18
  44:	str	x0, [sp, #40]
  48:	ldr	x0, [sp, #56]
  4c:	add	x0, x0, #0x8
  50:	str	x0, [sp, #56]
  54:	b	1c <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIPKN4llvm3UseEPPNS2_5ValueEEET0_T_SA_S9_+0x1c>
  58:	ldr	x0, [sp, #56]
  5c:	ldp	x29, x30, [sp], #64
  60:	ret

Disassembly of section .text._ZNKSt12_Vector_baseIPN4llvm5ValueESaIS2_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNKSt12_Vector_baseIPN4llvm5ValueESaIS2_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIPN4llvm5ValueEE8allocateEmPKv:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIPN4llvm5ValueEE8allocateEmPKv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN9__gnu_cxx13new_allocatorIPN4llvm5ValueEE8allocateEmPKv>
  1c:	mov	x1, x0
  20:	ldr	x0, [sp, #32]
  24:	cmp	x0, x1
  28:	cset	w0, hi  // hi = pmore
  2c:	and	w0, w0, #0xff
  30:	cmp	w0, #0x0
  34:	b.eq	3c <_ZN9__gnu_cxx13new_allocatorIPN4llvm5ValueEE8allocateEmPKv+0x3c>  // b.none
  38:	bl	0 <_ZSt17__throw_bad_allocv>
  3c:	ldr	x0, [sp, #32]
  40:	lsl	x0, x0, #3
  44:	bl	0 <_Znwm>
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIPN4llvm5ValueEEE8max_sizeERKS3_:

0000000000000000 <_ZNSt16allocator_traitsISaIPN4llvm5ValueEEE8max_sizeERKS3_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt16allocator_traitsISaIPN4llvm5ValueEEE8max_sizeERKS3_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt20__uninitialized_copyILb1EE13__uninit_copyIPKPN4llvm5ValueEPS4_EET0_T_S9_S8_:

0000000000000000 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIPKPN4llvm5ValueEPS4_EET0_T_S9_S8_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x2, [sp, #24]
  18:	ldr	x1, [sp, #32]
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIPKPN4llvm5ValueEPS4_EET0_T_S9_S8_>
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt13move_iteratorIPPN4llvm5ValueEES6_EET0_T_S9_S8_:

0000000000000000 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt13move_iteratorIPPN4llvm5ValueEES6_EET0_T_S9_S8_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x2, [sp, #24]
  18:	ldr	x1, [sp, #32]
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt13move_iteratorIPPN4llvm5ValueEES6_EET0_T_S9_S8_>
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZNSt20__copy_move_backwardILb1ELb1ESt26random_access_iterator_tagE13__copy_move_bIPN4llvm5ValueEEEPT_PKS6_S9_S7_:

0000000000000000 <_ZNSt20__copy_move_backwardILb1ELb1ESt26random_access_iterator_tagE13__copy_move_bIPN4llvm5ValueEEEPT_PKS6_S9_S7_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	sub	x0, x1, x0
  20:	asr	x0, x0, #3
  24:	str	x0, [sp, #56]
  28:	ldr	x0, [sp, #56]
  2c:	cmp	x0, #0x0
  30:	b.eq	60 <_ZNSt20__copy_move_backwardILb1ELb1ESt26random_access_iterator_tagE13__copy_move_bIPN4llvm5ValueEEEPT_PKS6_S9_S7_+0x60>  // b.none
  34:	ldr	x0, [sp, #56]
  38:	lsl	x0, x0, #3
  3c:	neg	x0, x0
  40:	ldr	x1, [sp, #24]
  44:	add	x3, x1, x0
  48:	ldr	x0, [sp, #56]
  4c:	lsl	x0, x0, #3
  50:	mov	x2, x0
  54:	ldr	x1, [sp, #40]
  58:	mov	x0, x3
  5c:	bl	0 <memmove>
  60:	ldr	x0, [sp, #56]
  64:	lsl	x0, x0, #3
  68:	neg	x0, x0
  6c:	ldr	x1, [sp, #24]
  70:	add	x0, x1, x0
  74:	ldp	x29, x30, [sp], #64
  78:	ret

Disassembly of section .text._ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE8__copy_mIPKN4llvm3UseEPPNS3_5ValueEEET0_T_SB_SA_:

0000000000000000 <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE8__copy_mIPKN4llvm3UseEPPNS3_5ValueEEET0_T_SB_SA_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	sub	x0, x1, x0
  20:	asr	x1, x0, #3
  24:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  28:	movk	x0, #0xaaab
  2c:	mul	x0, x1, x0
  30:	str	x0, [sp, #56]
  34:	ldr	x0, [sp, #56]
  38:	cmp	x0, #0x0
  3c:	b.le	7c <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE8__copy_mIPKN4llvm3UseEPPNS3_5ValueEEET0_T_SB_SA_+0x7c>
  40:	ldr	x0, [sp, #40]
  44:	bl	0 <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE8__copy_mIPKN4llvm3UseEPPNS3_5ValueEEET0_T_SB_SA_>
  48:	mov	x1, x0
  4c:	ldr	x0, [sp, #24]
  50:	str	x1, [x0]
  54:	ldr	x0, [sp, #40]
  58:	add	x0, x0, #0x18
  5c:	str	x0, [sp, #40]
  60:	ldr	x0, [sp, #24]
  64:	add	x0, x0, #0x8
  68:	str	x0, [sp, #24]
  6c:	ldr	x0, [sp, #56]
  70:	sub	x0, x0, #0x1
  74:	str	x0, [sp, #56]
  78:	b	34 <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE8__copy_mIPKN4llvm3UseEPPNS3_5ValueEEET0_T_SB_SA_+0x34>
  7c:	ldr	x0, [sp, #24]
  80:	ldp	x29, x30, [sp], #64
  84:	ret

Disassembly of section .text._ZSt11__addressofIPN4llvm5ValueEEPT_RS3_:

0000000000000000 <_ZSt11__addressofIPN4llvm5ValueEEPT_RS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt10_ConstructIPN4llvm5ValueEJRKNS0_3UseEEEvPT_DpOT0_:

0000000000000000 <_ZSt10_ConstructIPN4llvm5ValueEJRKNS0_3UseEEEvPT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZSt10_ConstructIPN4llvm5ValueEJRKNS0_3UseEEEvPT_DpOT0_>
  1c:	bl	0 <_ZSt10_ConstructIPN4llvm5ValueEJRKNS0_3UseEEEvPT_DpOT0_>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #40]
  28:	mov	x1, x0
  2c:	mov	x0, #0x8                   	// #8
  30:	bl	0 <_ZSt10_ConstructIPN4llvm5ValueEJRKNS0_3UseEEEvPT_DpOT0_>
  34:	str	x19, [x0]
  38:	nop
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZNK9__gnu_cxx13new_allocatorIPN4llvm5ValueEE8max_sizeEv:

0000000000000000 <_ZNK9__gnu_cxx13new_allocatorIPN4llvm5ValueEE8max_sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	mov	x0, #0xfffffffffffffff     	// #1152921504606846975
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt4copyIPKPN4llvm5ValueEPS2_ET0_T_S7_S6_:

0000000000000000 <_ZSt4copyIPKPN4llvm5ValueEPS2_ET0_T_S7_S6_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZSt4copyIPKPN4llvm5ValueEPS2_ET0_T_S7_S6_>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #48]
  28:	bl	0 <_ZSt4copyIPKPN4llvm5ValueEPS2_ET0_T_S7_S6_>
  2c:	ldr	x2, [sp, #40]
  30:	mov	x1, x0
  34:	mov	x0, x19
  38:	bl	0 <_ZSt4copyIPKPN4llvm5ValueEPS2_ET0_T_S7_S6_>
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #64
  44:	ret

Disassembly of section .text._ZSt4copyISt13move_iteratorIPPN4llvm5ValueEES4_ET0_T_S7_S6_:

0000000000000000 <_ZSt4copyISt13move_iteratorIPPN4llvm5ValueEES4_ET0_T_S7_S6_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZSt4copyISt13move_iteratorIPPN4llvm5ValueEES4_ET0_T_S7_S6_>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #48]
  28:	bl	0 <_ZSt4copyISt13move_iteratorIPPN4llvm5ValueEES4_ET0_T_S7_S6_>
  2c:	ldr	x2, [sp, #40]
  30:	mov	x1, x0
  34:	mov	x0, x19
  38:	bl	0 <_ZSt4copyISt13move_iteratorIPPN4llvm5ValueEES4_ET0_T_S7_S6_>
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #64
  44:	ret

Disassembly of section .text._ZSt7forwardIRKN4llvm3UseEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardIRKN4llvm3UseEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt12__miter_baseIPKPN4llvm5ValueEET_S5_:

0000000000000000 <_ZSt12__miter_baseIPKPN4llvm5ValueEET_S5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt14__copy_move_a2ILb0EPKPN4llvm5ValueEPS2_ET1_T0_S7_S6_:

0000000000000000 <_ZSt14__copy_move_a2ILb0EPKPN4llvm5ValueEPS2_ET1_T0_S7_S6_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZSt14__copy_move_a2ILb0EPKPN4llvm5ValueEPS2_ET1_T0_S7_S6_>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #48]
  28:	bl	0 <_ZSt14__copy_move_a2ILb0EPKPN4llvm5ValueEPS2_ET1_T0_S7_S6_>
  2c:	mov	x20, x0
  30:	ldr	x0, [sp, #40]
  34:	bl	0 <_ZSt14__copy_move_a2ILb0EPKPN4llvm5ValueEPS2_ET1_T0_S7_S6_>
  38:	mov	x2, x0
  3c:	mov	x1, x20
  40:	mov	x0, x19
  44:	bl	0 <_ZSt14__copy_move_a2ILb0EPKPN4llvm5ValueEPS2_ET1_T0_S7_S6_>
  48:	mov	x1, x0
  4c:	add	x0, sp, #0x28
  50:	bl	0 <_ZSt14__copy_move_a2ILb0EPKPN4llvm5ValueEPS2_ET1_T0_S7_S6_>
  54:	ldp	x19, x20, [sp, #16]
  58:	ldp	x29, x30, [sp], #64
  5c:	ret

Disassembly of section .text._ZSt12__miter_baseIPPN4llvm5ValueEEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E:

0000000000000000 <_ZSt12__miter_baseIPPN4llvm5ValueEEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x18
  10:	bl	0 <_ZSt12__miter_baseIPPN4llvm5ValueEEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>
  14:	bl	0 <_ZSt12__miter_baseIPPN4llvm5ValueEEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZSt14__copy_move_a2ILb1EPPN4llvm5ValueES3_ET1_T0_S5_S4_:

0000000000000000 <_ZSt14__copy_move_a2ILb1EPPN4llvm5ValueES3_ET1_T0_S5_S4_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZSt14__copy_move_a2ILb1EPPN4llvm5ValueES3_ET1_T0_S5_S4_>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #48]
  28:	bl	0 <_ZSt14__copy_move_a2ILb1EPPN4llvm5ValueES3_ET1_T0_S5_S4_>
  2c:	mov	x20, x0
  30:	ldr	x0, [sp, #40]
  34:	bl	0 <_ZSt14__copy_move_a2ILb1EPPN4llvm5ValueES3_ET1_T0_S5_S4_>
  38:	mov	x2, x0
  3c:	mov	x1, x20
  40:	mov	x0, x19
  44:	bl	0 <_ZSt14__copy_move_a2ILb1EPPN4llvm5ValueES3_ET1_T0_S5_S4_>
  48:	mov	x1, x0
  4c:	add	x0, sp, #0x28
  50:	bl	0 <_ZSt14__copy_move_a2ILb1EPPN4llvm5ValueES3_ET1_T0_S5_S4_>
  54:	ldp	x19, x20, [sp, #16]
  58:	ldp	x29, x30, [sp], #64
  5c:	ret

Disassembly of section .text._ZSt12__niter_baseIPKPN4llvm5ValueEET_S5_:

0000000000000000 <_ZSt12__niter_baseIPKPN4llvm5ValueEET_S5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt13__copy_move_aILb0EPKPN4llvm5ValueEPS2_ET1_T0_S7_S6_:

0000000000000000 <_ZSt13__copy_move_aILb0EPKPN4llvm5ValueEPS2_ET1_T0_S7_S6_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	mov	w0, #0x1                   	// #1
  18:	strb	w0, [sp, #63]
  1c:	ldr	x2, [sp, #24]
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZSt13__copy_move_aILb0EPKPN4llvm5ValueEPS2_ET1_T0_S7_S6_>
  2c:	ldp	x29, x30, [sp], #64
  30:	ret

Disassembly of section .text._ZNKSt13move_iteratorIPPN4llvm5ValueEE4baseEv:

0000000000000000 <_ZNKSt13move_iteratorIPPN4llvm5ValueEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt13__copy_move_aILb1EPPN4llvm5ValueES3_ET1_T0_S5_S4_:

0000000000000000 <_ZSt13__copy_move_aILb1EPPN4llvm5ValueES3_ET1_T0_S5_S4_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	mov	w0, #0x1                   	// #1
  18:	strb	w0, [sp, #63]
  1c:	ldr	x2, [sp, #24]
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZSt13__copy_move_aILb1EPPN4llvm5ValueES3_ET1_T0_S5_S4_>
  2c:	ldp	x29, x30, [sp], #64
  30:	ret

Disassembly of section .text._ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIPN4llvm5ValueEEEPT_PKS6_S9_S7_:

0000000000000000 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIPN4llvm5ValueEEEPT_PKS6_S9_S7_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	sub	x0, x1, x0
  20:	asr	x0, x0, #3
  24:	str	x0, [sp, #56]
  28:	ldr	x0, [sp, #56]
  2c:	cmp	x0, #0x0
  30:	b.eq	4c <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIPN4llvm5ValueEEEPT_PKS6_S9_S7_+0x4c>  // b.none
  34:	ldr	x0, [sp, #56]
  38:	lsl	x0, x0, #3
  3c:	mov	x2, x0
  40:	ldr	x1, [sp, #40]
  44:	ldr	x0, [sp, #24]
  48:	bl	0 <memmove>
  4c:	ldr	x0, [sp, #56]
  50:	lsl	x0, x0, #3
  54:	ldr	x1, [sp, #24]
  58:	add	x0, x1, x0
  5c:	ldp	x29, x30, [sp], #64
  60:	ret

Disassembly of section .text._ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIPN4llvm5ValueEEEPT_PKS6_S9_S7_:

0000000000000000 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIPN4llvm5ValueEEEPT_PKS6_S9_S7_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	sub	x0, x1, x0
  20:	asr	x0, x0, #3
  24:	str	x0, [sp, #56]
  28:	ldr	x0, [sp, #56]
  2c:	cmp	x0, #0x0
  30:	b.eq	4c <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIPN4llvm5ValueEEEPT_PKS6_S9_S7_+0x4c>  // b.none
  34:	ldr	x0, [sp, #56]
  38:	lsl	x0, x0, #3
  3c:	mov	x2, x0
  40:	ldr	x1, [sp, #40]
  44:	ldr	x0, [sp, #24]
  48:	bl	0 <memmove>
  4c:	ldr	x0, [sp, #56]
  50:	lsl	x0, x0, #3
  54:	ldr	x1, [sp, #24]
  58:	add	x0, x1, x0
  5c:	ldp	x29, x30, [sp], #64
  60:	ret
