
				<tr>
					<td align=center>
						<table width=700px>
							<tr>
								<td>
									<!--
									<img src='/MARS/img/w_bg.gif' width=1px height=50px><br>
									<span class=mars3t><b>Research</b></span><br>
									-->
									<img src='/MARS/img/w_bg.gif' width=1px height=50px><br>
									<table width=100% cellpadding=0 cellspacing=0>
										<tr>
											<td colspan=2 align=center>
												<span class=mars3t><font size=5><b>Introspective Computing:<br>A Multicore Approach to<br>Availability, Reliability and Security</b></font></span><br>
												<img src='/MARS/img/w_bg.gif' width=1px height=50px><br>
											</td>
										</tr>
										<tr>
											<td>
												<span class=mars3t><b>Faculty</b></span><br>
												<img src='/MARS/img/w_bg.gif' width=1px height=10px><br>
												<span class=mars3_><a href='http://users.ece.gatech.edu/~leehs/'>Hsien-Hsin Sean Lee</a></span><br>
												<img src='/MARS/img/w_bg.gif' width=1px height=30px><br>
												<span class=mars3t><b>Graduate Students</b></span><br>
												<img src='/MARS/img/w_bg.gif' width=1px height=10px><br>
												<span class=mars3_><a href='http://arch.ece.gatech.edu/people/Manoj.html'>Manoj Athreya</a></span><br>
												<span class=mars3_><a href='http://arch.ece.gatech.edu/people/Andrei.html'>Andrei Bersatti</a></span><br>
											         <span class=mars3_><a href='http://arch.ece.gatech.edu/people/Jen-Cheng.html'>Jen-Cheng Huang</a></span><br>

													<img src='/MARS/img/w_bg.gif' width=1px height=30px><br>
												<span class=mars3t><b>Sponsor</b></span><br>
                                                                                                <img src='/MARS/img/w_bg.gif' width=1px height=10px><br>
												<table>
													<tr align=center>
														<td>
                                                                                                			<a href='http://www.nsf.gov'><img src='/MARS/img/nsf-logo.jpg' align=center border=0></a>
														</td>
													</tr>
													<tr align=center>
														<td>
															<span class=mars3_>NSF CAREER</span>
														</td>
													</tr>
												</table>
											</td>
											<td align=right>
												<!--<a href='/MARS/img/mc.jpg' target=_blank><img src='/MARS/img/mc.jpg' width=350px border=0></a>-->
											</td>
										</tr>
									</table>
									<img src='/MARS/img/w_bg.gif' width=1px height=30px><br>
									<table width=100% cellpadding=0 cellspacing=0>
										<tr>
											<td align='justify'>
												<span class=mars3t><b>Description</b></span><br>
												<img src='/MARS/img/w_bg.gif' width=1px height=10px><br>
<span class=mars3_>
Cyber exploits and remote attacks on network servers are becoming enormous concerns by service providers, online merchants, and network users. Due to the deficiency of effective and efficient countermeasures and self-healing capability, malicious adversaries can easily compromise systems, gain unauthorized access, and disrupt services, leading to huge loss of productivity and revenues. To provide high availability, reliability and security for computing systems is, more urgent than ever, the first-order design criteria. On the other hand, technology scaling has reached a point where processor architects can integrate multiple processor cores onto the same die. Using such multi-core processors with necessary hardware and system software support, an introspective computing platform can be constructed to addresses these emerging issues.<br>
<br>
An introspective multi-core architecture leverages several advantages offered by the tightly-coupled on-die processor cores to perform: fine-grained security introspection, instant low-overhead checkpoint, and fast, on-demand rollback recovery, thereby providing a continuing service in the face of system compromise or corruption. The key features of an introspective system include programmable asymmetric processor cores, physical insulation against exploits, highly efficient fine-grained introspection, and fast checkpoint/recovery mechanism. In addition, with adequate monitoring and detection mechanism implemented, fault-tolerance and hardware-based transactional memory system can be enabled for minimal cost. Overall, it provides a synergistic and holistic solution toward the challenges of achieving high availability, reliability, and security. The outcome of this research will substantially benefit the IT industry, the generic users for protecting their privacy, and the processor architects to consider these challenges in the early design phase.
<br><br>
More details to come.
</span>
											</td>
										</tr>
