#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2462390 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2462520 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x2459d20 .functor NOT 1, L_0x2491440, C4<0>, C4<0>, C4<0>;
L_0x24911a0 .functor XOR 1, L_0x2491040, L_0x2491100, C4<0>, C4<0>;
L_0x2491330 .functor XOR 1, L_0x24911a0, L_0x2491260, C4<0>, C4<0>;
v0x248e7f0_0 .net *"_ivl_10", 0 0, L_0x2491260;  1 drivers
v0x248e8f0_0 .net *"_ivl_12", 0 0, L_0x2491330;  1 drivers
v0x248e9d0_0 .net *"_ivl_2", 0 0, L_0x2490fa0;  1 drivers
v0x248ea90_0 .net *"_ivl_4", 0 0, L_0x2491040;  1 drivers
v0x248eb70_0 .net *"_ivl_6", 0 0, L_0x2491100;  1 drivers
v0x248eca0_0 .net *"_ivl_8", 0 0, L_0x24911a0;  1 drivers
v0x248ed80_0 .var "clk", 0 0;
v0x248ee20_0 .net "f_dut", 0 0, L_0x2490e90;  1 drivers
v0x248eec0_0 .net "f_ref", 0 0, L_0x2490030;  1 drivers
v0x248eff0_0 .var/2u "stats1", 159 0;
v0x248f090_0 .var/2u "strobe", 0 0;
v0x248f130_0 .net "tb_match", 0 0, L_0x2491440;  1 drivers
v0x248f1f0_0 .net "tb_mismatch", 0 0, L_0x2459d20;  1 drivers
v0x248f2b0_0 .net "wavedrom_enable", 0 0, v0x248d240_0;  1 drivers
v0x248f350_0 .net "wavedrom_title", 511 0, v0x248d300_0;  1 drivers
v0x248f420_0 .net "x1", 0 0, v0x248d3c0_0;  1 drivers
v0x248f4c0_0 .net "x2", 0 0, v0x248d460_0;  1 drivers
v0x248f670_0 .net "x3", 0 0, v0x248d550_0;  1 drivers
L_0x2490fa0 .concat [ 1 0 0 0], L_0x2490030;
L_0x2491040 .concat [ 1 0 0 0], L_0x2490030;
L_0x2491100 .concat [ 1 0 0 0], L_0x2490e90;
L_0x2491260 .concat [ 1 0 0 0], L_0x2490030;
L_0x2491440 .cmp/eeq 1, L_0x2490fa0, L_0x2491330;
S_0x24626b0 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x2462520;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x244ee70 .functor NOT 1, v0x248d550_0, C4<0>, C4<0>, C4<0>;
L_0x2462dd0 .functor AND 1, L_0x244ee70, v0x248d460_0, C4<1>, C4<1>;
L_0x2459d90 .functor NOT 1, v0x248d3c0_0, C4<0>, C4<0>, C4<0>;
L_0x248f910 .functor AND 1, L_0x2462dd0, L_0x2459d90, C4<1>, C4<1>;
L_0x248f9e0 .functor NOT 1, v0x248d550_0, C4<0>, C4<0>, C4<0>;
L_0x248fa50 .functor AND 1, L_0x248f9e0, v0x248d460_0, C4<1>, C4<1>;
L_0x248fb00 .functor AND 1, L_0x248fa50, v0x248d3c0_0, C4<1>, C4<1>;
L_0x248fbc0 .functor OR 1, L_0x248f910, L_0x248fb00, C4<0>, C4<0>;
L_0x248fd20 .functor NOT 1, v0x248d460_0, C4<0>, C4<0>, C4<0>;
L_0x248fd90 .functor AND 1, v0x248d550_0, L_0x248fd20, C4<1>, C4<1>;
L_0x248feb0 .functor AND 1, L_0x248fd90, v0x248d3c0_0, C4<1>, C4<1>;
L_0x248ff20 .functor OR 1, L_0x248fbc0, L_0x248feb0, C4<0>, C4<0>;
L_0x24900a0 .functor AND 1, v0x248d550_0, v0x248d460_0, C4<1>, C4<1>;
L_0x2490110 .functor AND 1, L_0x24900a0, v0x248d3c0_0, C4<1>, C4<1>;
L_0x2490030 .functor OR 1, L_0x248ff20, L_0x2490110, C4<0>, C4<0>;
v0x2459f90_0 .net *"_ivl_0", 0 0, L_0x244ee70;  1 drivers
v0x245a030_0 .net *"_ivl_10", 0 0, L_0x248fa50;  1 drivers
v0x244eee0_0 .net *"_ivl_12", 0 0, L_0x248fb00;  1 drivers
v0x248bba0_0 .net *"_ivl_14", 0 0, L_0x248fbc0;  1 drivers
v0x248bc80_0 .net *"_ivl_16", 0 0, L_0x248fd20;  1 drivers
v0x248bdb0_0 .net *"_ivl_18", 0 0, L_0x248fd90;  1 drivers
v0x248be90_0 .net *"_ivl_2", 0 0, L_0x2462dd0;  1 drivers
v0x248bf70_0 .net *"_ivl_20", 0 0, L_0x248feb0;  1 drivers
v0x248c050_0 .net *"_ivl_22", 0 0, L_0x248ff20;  1 drivers
v0x248c1c0_0 .net *"_ivl_24", 0 0, L_0x24900a0;  1 drivers
v0x248c2a0_0 .net *"_ivl_26", 0 0, L_0x2490110;  1 drivers
v0x248c380_0 .net *"_ivl_4", 0 0, L_0x2459d90;  1 drivers
v0x248c460_0 .net *"_ivl_6", 0 0, L_0x248f910;  1 drivers
v0x248c540_0 .net *"_ivl_8", 0 0, L_0x248f9e0;  1 drivers
v0x248c620_0 .net "f", 0 0, L_0x2490030;  alias, 1 drivers
v0x248c6e0_0 .net "x1", 0 0, v0x248d3c0_0;  alias, 1 drivers
v0x248c7a0_0 .net "x2", 0 0, v0x248d460_0;  alias, 1 drivers
v0x248c860_0 .net "x3", 0 0, v0x248d550_0;  alias, 1 drivers
S_0x248c9a0 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x2462520;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x248d180_0 .net "clk", 0 0, v0x248ed80_0;  1 drivers
v0x248d240_0 .var "wavedrom_enable", 0 0;
v0x248d300_0 .var "wavedrom_title", 511 0;
v0x248d3c0_0 .var "x1", 0 0;
v0x248d460_0 .var "x2", 0 0;
v0x248d550_0 .var "x3", 0 0;
E_0x245d1e0/0 .event negedge, v0x248d180_0;
E_0x245d1e0/1 .event posedge, v0x248d180_0;
E_0x245d1e0 .event/or E_0x245d1e0/0, E_0x245d1e0/1;
E_0x245cf70 .event negedge, v0x248d180_0;
E_0x24489f0 .event posedge, v0x248d180_0;
S_0x248cc80 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x248c9a0;
 .timescale -12 -12;
v0x248ce80_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x248cf80 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x248c9a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x248d650 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x2462520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x2490340 .functor NOT 1, v0x248d460_0, C4<0>, C4<0>, C4<0>;
L_0x24904c0 .functor AND 1, v0x248d550_0, L_0x2490340, C4<1>, C4<1>;
L_0x24906b0 .functor NOT 1, v0x248d3c0_0, C4<0>, C4<0>, C4<0>;
L_0x2490830 .functor AND 1, L_0x24904c0, L_0x24906b0, C4<1>, C4<1>;
L_0x2490970 .functor NOT 1, v0x248d550_0, C4<0>, C4<0>, C4<0>;
L_0x24909e0 .functor AND 1, L_0x2490970, v0x248d460_0, C4<1>, C4<1>;
L_0x2490ae0 .functor AND 1, L_0x24909e0, v0x248d3c0_0, C4<1>, C4<1>;
L_0x2490ba0 .functor OR 1, L_0x2490830, L_0x2490ae0, C4<0>, C4<0>;
L_0x2490d00 .functor AND 1, v0x248d550_0, v0x248d460_0, C4<1>, C4<1>;
L_0x2490d70 .functor AND 1, L_0x2490d00, v0x248d3c0_0, C4<1>, C4<1>;
L_0x2490e90 .functor OR 1, L_0x2490ba0, L_0x2490d70, C4<0>, C4<0>;
v0x248d860_0 .net *"_ivl_0", 0 0, L_0x2490340;  1 drivers
v0x248d940_0 .net *"_ivl_10", 0 0, L_0x24909e0;  1 drivers
v0x248da20_0 .net *"_ivl_12", 0 0, L_0x2490ae0;  1 drivers
v0x248db10_0 .net *"_ivl_14", 0 0, L_0x2490ba0;  1 drivers
v0x248dbf0_0 .net *"_ivl_16", 0 0, L_0x2490d00;  1 drivers
v0x248dd20_0 .net *"_ivl_18", 0 0, L_0x2490d70;  1 drivers
v0x248de00_0 .net *"_ivl_2", 0 0, L_0x24904c0;  1 drivers
v0x248dee0_0 .net *"_ivl_4", 0 0, L_0x24906b0;  1 drivers
v0x248dfc0_0 .net *"_ivl_6", 0 0, L_0x2490830;  1 drivers
v0x248e130_0 .net *"_ivl_8", 0 0, L_0x2490970;  1 drivers
v0x248e210_0 .net "f", 0 0, L_0x2490e90;  alias, 1 drivers
v0x248e2d0_0 .net "x1", 0 0, v0x248d3c0_0;  alias, 1 drivers
v0x248e370_0 .net "x2", 0 0, v0x248d460_0;  alias, 1 drivers
v0x248e460_0 .net "x3", 0 0, v0x248d550_0;  alias, 1 drivers
S_0x248e5d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x2462520;
 .timescale -12 -12;
E_0x245d430 .event anyedge, v0x248f090_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x248f090_0;
    %nor/r;
    %assign/vec4 v0x248f090_0, 0;
    %wait E_0x245d430;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x248c9a0;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x248d3c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248d460_0, 0;
    %assign/vec4 v0x248d550_0, 0;
    %wait E_0x245cf70;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x24489f0;
    %load/vec4 v0x248d550_0;
    %load/vec4 v0x248d460_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x248d3c0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x248d3c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248d460_0, 0;
    %assign/vec4 v0x248d550_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x245cf70;
    %fork TD_tb.stim1.wavedrom_stop, S_0x248cf80;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x245d1e0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x248d3c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248d460_0, 0;
    %assign/vec4 v0x248d550_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x2462520;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x248ed80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x248f090_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x2462520;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x248ed80_0;
    %inv;
    %store/vec4 v0x248ed80_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x2462520;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x248d180_0, v0x248f1f0_0, v0x248f670_0, v0x248f4c0_0, v0x248f420_0, v0x248eec0_0, v0x248ee20_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x2462520;
T_7 ;
    %load/vec4 v0x248eff0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x248eff0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x248eff0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x248eff0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x248eff0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x248eff0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x248eff0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x2462520;
T_8 ;
    %wait E_0x245d1e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x248eff0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x248eff0_0, 4, 32;
    %load/vec4 v0x248f130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x248eff0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x248eff0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x248eff0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x248eff0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x248eec0_0;
    %load/vec4 v0x248eec0_0;
    %load/vec4 v0x248ee20_0;
    %xor;
    %load/vec4 v0x248eec0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x248eff0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x248eff0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x248eff0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x248eff0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/human/truthtable1/iter2/response3/top_module.sv";
