queue:0.0430190779766
cam:0.0306039388051
cpi:0.0242533565593
compacting:0.0209395370772
banked:0.0203728195098
latch:0.0183033145088
savings:0.0179797655682
mcf:0.01633518618
ram:0.0148949475298
oldest:0.0134730642804
gating:0.0134602868297
instructions:0.0124065772988
vpr:0.0120370562954
degradation:0.0117189014489
bzip:0.0105011911157
compaction:0.00995852534615
banks:0.00933611751202
dispatched:0.00926706870377
operand:0.00903078259838
bank:0.00880075040547
issue:0.00849525413294
clock:0.00815650355111
entries:0.00815189417875
instruction:0.00810175093203
gated:0.00775137742768
parser:0.00763648667982
ready:0.00761791643132
rob:0.00692222057923
vortex:0.00685824764859
entry:0.00681301534717
power:0.00655089269704
baseline:0.00653353400268
dissipation:0.00646292908878
banking:0.00626206761313
conflict:0.00610189183486
gcc:0.00568083298195
benchmarks:0.0053350712656
youngest:0.00501407882313
sorting:0.00488328069313
subarrays:0.00471241140574
holes:0.00426579540104
queues:0.0038993528608
dispatch:0.00387775745327
tail:0.00379304259698
verification:0.00373552809528
subarray:0.0036740462536
ids:0.00365639605804
bits:0.00355764139722
redesign:0.00322146724265
logic:0.00317154887103
multiplexer:0.0029780267641
operands:0.00297257724906
older:0.00287482960255
cycle:0.00261257204347
bitline:0.00258136542681
precharging:0.00258136542681
bit:0.00253658503001
designs:0.00251254369671
adaptive:0.00250549189338
pointer:0.00244442011405
selection:0.00244020859907
latches:0.00238113985868
priority:0.00237898020241
peripheral:0.00234827535492
bitlines:0.00233359802571
adaptation:0.00231130127706
effort:0.00228644107279
disabled:0.00228597616439
capacitance:0.00218400505833
redesigning:0.00208557102566
steered:0.00194026852475
age:0.00191866443125
reorder:0.00185391624125
window:0.00184001231609
ored:0.0018370231268
discharging:0.0018370231268
id:0.00177619012968
alpha:0.00176847189009
windows:0.00172613416291
incurred:0.00166631486701
flash:0.00166235475067
simplescalar:0.00163563103393
remedied:0.00161073362132
circuit:0.00160025453958
superscalar:0.00159366751736
clocked:0.00158742657246
afforded:0.00158742657246
microprocessor:0.0015770964002
albeit:0.001568980811
consideration:0.00149477994183
active:0.00149289831055
newly:0.00147635851174
arbitration:0.00144054298809
arguably:0.00144054298809
tradeoffs:0.00138309876064
tag:0.00138309876064
filled:0.00135978215572
register:0.00135941725852
decremented:0.00135927958928
chunks:0.00133570483438
caches:0.00130501031944
percentage:0.00130369785152
matchline:0.00129068271341
vivekanandham:0.00129068271341
scannable:0.00129068271341
franziska:0.00129068271341
islped:0.00129068271341
roesner:0.00129068271341
pales:0.00129068271341
precharge:0.00129068271341
yingmin:0.00129068271341
rival:0.00129068271341
dharmesh:0.00129068271341
amrutur:0.00129068271341
clkgating:0.00129068271341
sankaranarayanan:0.00129068271341
partold:0.00129068271341
taglines:0.00129068271341
afrl:0.00129068271341
predecoder:0.00129068271341
buffer:0.00128020363167
afford:0.00127274777997
bottom:0.00126135068407
circuitry:0.00125389946039
energy:0.00125102955516
hole:0.00124481566827
consumer:0.00123594416083
source:0.00122560543073
considerable:0.00120288464246
filling:0.0012023909409
unavailable:0.00119444374878
neither:0.00118216369583
overhead:0.00117767216517
team:0.00117154480121
demonstrable:0.00116679901286
sav:0.00116679901286
recirculate:0.00116679901286
registers:0.00113103150522
alternatives:0.0011033869608
largely:0.00109568779149
wordlines:0.00109427784504
sethumadhavan:0.00109427784504
simha:0.00109427784504
amps:0.00109427784504
underutilization:0.00109427784504
mechanism:0.00106048526638
match:0.00104395495558
mircea:0.00104278551283
parikh:0.00104278551283
impact:0.00100943328443
curs:0.00100281576463
grain:0.0010003358779
head:0.000972948155171
karthik:0.000970134262374
bharadwaj:0.000970134262374
hungry:0.000970134262374
selec:0.000970134262374
issue queue:0.0938201841824
power savings:0.0372120905611
cam ram:0.0339541010324
ram based:0.026880329984
cpi degradation:0.026880329984
non compacting:0.026880329984
based issue:0.0258182638493
latch based:0.0258182638493
conflict queue:0.0226360673549
clock gating:0.0182766592563
oldest first:0.0169770505162
mcf parser:0.0155622963065
queue power:0.0141475420968
banked issue:0.0141475420968
source operand:0.0128025779059
bzip gcc:0.0127327878871
gcc mcf:0.0127327878871
parser vortex:0.0127327878871
first selection:0.0127327878871
vortex vpr:0.0116182187322
non compaction:0.0113180336775
sorting bit:0.0113180336775
clock gated:0.00990327946777
compacting latch:0.00990327946777
queue design:0.00933605895859
per bank:0.00852910765294
cpi performance:0.00848852525809
dispatched instructions:0.00848852525809
selection logic:0.00848852525809
power dissipation:0.00768073418536
way banked:0.00707377104841
operand ids:0.00707377104841
cam structure:0.00707377104841
adaptive issue:0.00707377104841
entries per:0.00702096387208
ready instructions:0.00700204421894
verification effort:0.00700204421894
dynamic adaptation:0.00613124483956
queue entries:0.0060922197521
issue queues:0.0060922197521
cycle window:0.00565901683873
cycle windows:0.00565901683873
neither source:0.00565901683873
ram structure:0.00565901683873
compacting issue:0.00565901683873
compacting queue:0.00565901683873
newly dispatched:0.00565901683873
entry conflict:0.00565901683873
degradation benchmarks:0.00565901683873
older instructions:0.00565901683873
sequence number:0.00544359455701
sequence numbers:0.0049077693327
entry queue:0.00487377580168
position based:0.00487377580168
selection scheme:0.00485153750317
based selection:0.0046680294793
source operands:0.0046680294793
relative power:0.00450838200654
tail pointer:0.00437789300719
based designs:0.00426752596863
issue priority:0.00424426262904
queue approach:0.00424426262904
rob entry:0.00424426262904
degradation incurred:0.00424426262904
compaction operation:0.00424426262904
integer queue:0.00424426262904
partial oldest:0.00424426262904
entry 111:0.00424426262904
operand available:0.00424426262904
selection mechanism:0.00417188689812
two source:0.00417188689812
based design:0.00415662899934
greater power:0.00387273957739
holes created:0.00365533185126
high capacitance:0.00365533185126
power overhead:0.00365533185126
adaptive approach:0.00365533185126
ready ready:0.00365533185126
oldest instruction:0.00365533185126
performance degradation:0.00349485960908
savings achieved:0.0033812865049
various numbers:0.00320064447648
alpha 21264:0.00312891517359
lower power:0.00300898451661
reorder buffer:0.00300898451661
power optimization:0.00295773065109
significant bits:0.00286784749748
bank corresponding:0.00282950841936
benchmarks bzip:0.00282950841936
larger cycle:0.00282950841936
significant redesign:0.00282950841936
compacting cam:0.00282950841936
queue cpi:0.00282950841936
age ordering:0.00282950841936
baseline latch:0.00282950841936
flash set:0.00282950841936
ready none:0.00282950841936
none ready:0.00282950841936
youngest program:0.00282950841936
location 111:0.00282950841936
window values:0.00282950841936
logic selection:0.00282950841936
upper entries:0.00282950841936
sorting bits:0.00282950841936
id bits:0.00282950841936
one subarray:0.00282950841936
register id:0.00282950841936
banked approach:0.00282950841936
single cam:0.00282950841936
state preserving:0.00282950841936
different cycle:0.00282950841936
banked cam:0.00282950841936
ready logic:0.00282950841936
approach yet:0.00282950841936
real power4:0.00282950841936
neither operand:0.00282950841936
different issue:0.00282950841936
compacting design:0.00282950841936
design bzip:0.00282950841936
cam ram based:0.026774025871
based issue queue:0.0245448780495
ram based issue:0.0163619046989
gcc mcf parser:0.0133870129355
mcf parser vortex:0.0133870129355
parser vortex vpr:0.0133870129355
bzip gcc mcf:0.0133870129355
oldest first selection:0.0133870129355
issue queue power:0.0133870129355
latch based issue:0.0133870129355
banked issue queue:0.0118995670538
issue queue design:0.0109088346887
compacting latch based:0.010412121172
entries per bank:0.010412121172
non compacting latch:0.00892467529032
source operand ids:0.0074372294086
adaptive issue queue:0.0074372294086
first selection scheme:0.0074372294086
design and verification:0.00694122715847
oldest to youngest:0.00594978352688
position based selection:0.00594978352688
non compacting issue:0.00594978352688
available on dispatch:0.00594978352688
newly dispatched instructions:0.00594978352688
neither source operand:0.00594978352688
non compacting queue:0.00594978352688
entry conflict queue:0.00594978352688
ready not ready:0.00545441734434
number of entries:0.00523695063161
impact on cpi:0.00446233764516
redesign and verification:0.00446233764516
savings and performance:0.00446233764516
gating the issue:0.00446233764516
partial oldest first:0.00446233764516
compacting issue queue:0.00446233764516
way banked issue:0.00446233764516
power savings achieved:0.00446233764516
cam ram structure:0.00446233764516
ram based design:0.00446233764516
queue power optimization:0.00446233764516
power optimization techniques:0.00387343126154
removed from consideration:0.00371915880786
top of figure:0.00341892230691
relative to baseline:0.00297489176344
parser and vpr:0.00297489176344
smaller cycle windows:0.00297489176344
well as design:0.00297489176344
different cycle window:0.00297489176344
simple position based:0.00297489176344
youngest program order:0.00297489176344
benchmarks power savings:0.00297489176344
benchmarks bzip gcc:0.00297489176344
ready none ready:0.00297489176344
queue for reduced:0.00297489176344
issue queue 3:0.00297489176344
banked issue queues:0.00297489176344
two source operand:0.00297489176344
cpi degradation incurred:0.00297489176344
within the queue:0.00297489176344
higher power savings:0.00297489176344
issue queue organization:0.00297489176344
cycle window values:0.00297489176344
instructions have neither:0.00297489176344
latch based designs:0.00297489176344
degradation with different:0.00297489176344
precharging and discharging:0.00297489176344
ready logic selection:0.00297489176344
issue queue approach:0.00297489176344
shows the cpi:0.00297489176344
numbers of entries:0.00297489176344
latch based design:0.00297489176344
issue queue cam:0.00297489176344
queue non compacting:0.00297489176344
issue queue relative:0.00297489176344
using the conflict:0.00297489176344
adaptive approach yet:0.00297489176344
instruction is dispatched:0.00297489176344
entries are shifted:0.00297489176344
range of issue:0.00297489176344
approaches that require:0.00297489176344
even greater power:0.00297489176344
selection mechanism like:0.00297489176344
instruction is steered:0.00297489176344
non compacting cam:0.00297489176344
savings is achieved:0.00297489176344
source operand available:0.00297489176344
queue power savings:0.00297489176344
based selection mechanism:0.00297489176344
queue cpi degradation:0.00297489176344
implementation and verification:0.00297489176344
techniques that vary:0.00297489176344
power at high:0.00297489176344
based no compaction:0.00297489176344
