GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_top.v'
Analyzing included file 'D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_global.v'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_top.v":2)
Analyzing included file 'D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_define.v'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_global.v":5)
Analyzing included file 'D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_config.v'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_define.v":2)
Back to file 'D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_define.v'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_define.v":2)
Back to file 'D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_global.v'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_global.v":5)
Analyzing included file 'D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_config.v'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_global.v":6)
Back to file 'D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_global.v'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_global.v":6)
Back to file 'D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_top.v'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_top.v":2)
Analyzing Verilog file 'D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_tools.v'
Analyzing included file 'D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_global.v'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_tools.v":2)
Back to file 'D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_tools.v'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_tools.v":2)
Analyzing Verilog file 'D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_fetch_stage.v'
Analyzing included file 'D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_global.v'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_fetch_stage.v":2)
Back to file 'D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_fetch_stage.v'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_fetch_stage.v":2)
Analyzing Verilog file 'D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_de_stage.v'
Analyzing included file 'D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_global.v'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_de_stage.v":2)
Back to file 'D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_de_stage.v'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_de_stage.v":2)
Undeclared symbol 'fpu_bc1_taken', assumed default net type 'wire'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_de_stage.v":1979)
Undeclared symbol 'fpu_bc1_taken', assumed default net type 'wire'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_de_stage.v":2276)
Analyzing Verilog file 'D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_jtag_ihb.v'
Analyzing included file 'D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_global.v'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_jtag_ihb.v":1)
Back to file 'D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_jtag_ihb.v'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_jtag_ihb.v":1)
WARN  (EX3788) : Block identifier is required on this block("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_jtag_ihb.v":92)
WARN  (EX3788) : Block identifier is required on this block("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_jtag_ihb.v":93)
WARN  (EX3788) : Block identifier is required on this block("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_jtag_ihb.v":95)
WARN  (EX3788) : Block identifier is required on this block("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_jtag_ihb.v":103)
Analyzing Verilog file 'D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_lisa_inst_decode.v'
Analyzing included file 'D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_global.v'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_lisa_inst_decode.v":2)
Back to file 'D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_lisa_inst_decode.v'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_lisa_inst_decode.v":2)
Analyzing Verilog file 'D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_serial_smart_mdu.v'
Analyzing included file 'D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_global.v'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_serial_smart_mdu.v":2)
Back to file 'D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_serial_smart_mdu.v'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_serial_smart_mdu.v":2)
Analyzing Verilog file 'D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_mem_stage.v'
Analyzing included file 'D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_global.v'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_mem_stage.v":2)
Back to file 'D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_mem_stage.v'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_mem_stage.v":2)
WARN  (EX3788) : Block identifier is required on this block("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_mem_stage.v":2464)
WARN  (EX3788) : Block identifier is required on this block("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_mem_stage.v":2465)
WARN  (EX3788) : Block identifier is required on this block("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_mem_stage.v":2466)
Analyzing Verilog file 'D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_lisa_cpucfg.v'
Analyzing included file 'D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_global.v'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_lisa_cpucfg.v":2)
Back to file 'D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_lisa_cpucfg.v'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_lisa_cpucfg.v":2)
Analyzing Verilog file 'D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_wb_stage.v'
Analyzing included file 'D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_global.v'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_wb_stage.v":2)
Back to file 'D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_wb_stage.v'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_wb_stage.v":2)
Analyzing Verilog file 'D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_axi_interface.v'
Analyzing included file 'D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_global.v'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_axi_interface.v":2)
Back to file 'D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_axi_interface.v'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_axi_interface.v":2)
Analyzing Verilog file 'D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_axi_sysbus.v'
Analyzing included file 'D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_global.v'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_axi_sysbus.v":2)
Back to file 'D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_axi_sysbus.v'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_axi_sysbus.v":2)
Analyzing Verilog file 'D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_nocache.v'
Analyzing included file 'D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_global.v'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_nocache.v":2)
Back to file 'D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_nocache.v'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_nocache.v":2)
Analyzing Verilog file 'D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_jtag_module.v'
Analyzing included file 'D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_global.v'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_jtag_module.v":1)
Back to file 'D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_jtag_module.v'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_jtag_module.v":1)
Analyzing Verilog file 'D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_jtag_dcr.v'
Analyzing included file 'D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_global.v'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_jtag_dcr.v":1)
Back to file 'D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_jtag_dcr.v'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_jtag_dcr.v":1)
Compiling module 'la132_top'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_top.v":4)
Compiling module 'la132_rst_gen'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_tools.v":1125)
Compiling module 'la132_cg_all'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_tools.v":1145)
Compiling module 'la132_cg_cell_wrap'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_tools.v":1269)
Compiling module 'la132_fetch_stage'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_fetch_stage.v":3)
Compiling module 'la132_vaddr_check'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_tools.v":445)
Compiling module 'la132_de_stage(HAS_FPU=1'b0,IHB_NUM=2)'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_de_stage.v":4)
Compiling module 'la132_decode_onehot_5_32'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_tools.v":30)
Compiling module 'la132_decode_n_m'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_tools.v":12)
Compiling module 'la132_decode_n_m(M=8)'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_tools.v":12)
Compiling module 'la132_decode_lowmask_5_32'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_tools.v":186)
Compiling module 'la132_decode_highmask_5_32'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_tools.v":234)
Compiling module 'la132_decode_func'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_tools.v":77)
Compiling module 'la132_ctrl_stallf'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_tools.v":712)
Compiling module 'la132_gr_4r1w_32x32'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_tools.v":282)
Compiling module 'la132_count_one_4_3'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_tools.v":4)
Compiling module 'la132_ljtag_ihb(IHB_NUM=2)'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_jtag_ihb.v":3)
Compiling module 'la132_lisa_inst_decode'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_lisa_inst_decode.v":4)
Compiling module 'la132_serial_smart_mdu'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_serial_smart_mdu.v":45)
Compiling module 'la132_mdu_pipe_ctl_1'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_serial_smart_mdu.v":213)
Compiling module 'la132_mdu_de_dp_1'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_serial_smart_mdu.v":384)
Compiling module 'la132_mdu_mem_dp_1'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_serial_smart_mdu.v":415)
Compiling module 'la132_mdu_hi_lo_reg_1'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_serial_smart_mdu.v":4)
Compiling module 'la132_mem_stage(HAS_FPU=1'b0,MDU_TYPE=2'b01,HAS_ICC=0,ICC_SET_ASSOC=2,ICC_WAYSIZE=4096,HAS_DCC=0,DCC_SET_ASSOC=1,DCC_WAYSIZE=4096,CC_REFRESH=0,PERF_CNT_NUM=0,MPU_NUM=2,DHB_NUM=0)'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_mem_stage.v":4)
Compiling module 'la132_vaddr_to_paddr'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_tools.v":423)
Compiling module 'la132_exception_entry'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_tools.v":656)
Compiling module 'la132_vaddr_sel_bus'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_tools.v":602)
Compiling module 'la132_lisa_cpucfg(HAS_FPU=1'b0,HAS_ICC=0,ICC_SET_ASSOC=2,ICC_WAYSIZE=4096,HAS_DCC=0,DCC_SET_ASSOC=1,DCC_WAYSIZE=4096)'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_lisa_cpucfg.v":4)
Compiling module 'la132_csr_mpu'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_tools.v":733)
Compiling module 'la132_csr_mpu(THIS_NUM=2)'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_tools.v":733)
Compiling module 'la132_csr_mpu(THIS_NUM=3)'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_tools.v":733)
Compiling module 'la132_csr_mpu(THIS_NUM=4)'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_tools.v":733)
Compiling module 'la132_wb_stage(HAS_FPU=1'b0)'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_wb_stage.v":3)
Compiling module 'la132_axi_interface(PERF_CNT_NUM=0,AXI_DATA_WD=32,HAS_ICC=0,ICC_SET_ASSOC=2,ICC_WAYSIZE=4096,ICC_ECC_BITS=8,HAS_DCC=0,DCC_SET_ASSOC=1,DCC_WAYSIZE=4096,DCC_ECC_BITS=7)'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_axi_interface.v":5)
Compiling module 'la132_axi_sysbus(PERF_CNT_NUM=0,AXI_DATA_WD=32,HAS_ICC=0,ICC_SET_ASSOC=2,ICC_WAYSIZE=4096,ICC_ECC_BITS=8,HAS_DCC=0,DCC_SET_ASSOC=1,DCC_WAYSIZE=4096,DCC_ECC_BITS=7)'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_axi_sysbus.v":5)
Compiling module 'la132_nocache'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_nocache.v":4)
Compiling module 'la132_vaddr_attribute(MPU_NUM=4,CFGSEG_NUM=8)'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_tools.v":484)
Compiling module 'la132_vaddr_cfgseg(CFGSEG_NUM=8)'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_tools.v":586)
Compiling module 'la132_ljtag_module'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_jtag_module.v":5)
Compiling module 'la132_ljtag_tap_module'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_jtag_module.v":329)
Compiling module 'la132_ljtag_tap_fsm'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_jtag_module.v":1076)
Compiling module 'la132_ljtag_tap_instreg'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_jtag_module.v":506)
Compiling module 'la132_ljtag_tap_decode'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_jtag_module.v":1263)
Compiling module 'la132_ljtag_tap_reg_group'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_jtag_module.v":566)
Compiling module 'la132_ljtag_tap_basicreg_id'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_jtag_module.v":1413)
Compiling module 'la132_ljtag_tap_basicreg_imp'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_jtag_module.v":1450)
Compiling module 'la132_ljtag_tap_basicreg_32bit_0'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_jtag_module.v":1488)
Compiling module 'la132_ljtag_tap_basicreg_ecr_31_19'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_jtag_module.v":1565)
Compiling module 'la132_ljtag_tap_basicreg_ecr_11_9'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_jtag_module.v":1605)
Compiling module 'la132_ljtag_tap_basicreg_ecr_8_4'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_jtag_module.v":1641)
Compiling module 'la132_ljtag_tap_basicreg_ecr_3_0'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_jtag_module.v":1677)
Compiling module 'la132_ljtag_tap_basicreg_pcsample'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_jtag_module.v":1526)
Compiling module 'la132_ljtag_dcr(IHB_NUM=2)'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_jtag_dcr.v":3)
Compiling module 'la132_ljtag_rstgen'("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_tools.v":1107)
NOTE  (EX0101) : Current top module is "la132_top"
[5%] Running netlist conversion ...
WARN  (CV0020) : Input rid[3:1] is unused("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_top.v":66)
WARN  (CV0016) : Input bid is unused("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_top.v":91)
WARN  (CV0018) : Input bresp[1] is unused("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_top.v":92)
WARN  (CV0018) : Input dcc_ram_tagv_resp_bus[0] is unused("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_top.v":135)
WARN  (CV0018) : Input dcc_ram_data_resp_bus[0] is unused("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_top.v":136)
WARN  (CV0018) : Input dcc_ram_lrud_resp_bus[0] is unused("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_top.v":137)
WARN  (CV0018) : Input icc_ram_tagv_resp_bus[0] is unused("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_top.v":142)
WARN  (CV0018) : Input icc_ram_data_resp_bus[0] is unused("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_top.v":143)
WARN  (CV0018) : Input icc_ram_lrud_resp_bus[0] is unused("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_top.v":144)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "la132_mdu_hi_lo_reg_1" instantiated to "inst_mdu_hi_lo_reg" is swept in optimizing("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_serial_smart_mdu.v":209)
WARN  (NL0002) : The module "la132_decode_lowmask_5_32" instantiated to "decode_rs" is swept in optimizing("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_serial_smart_mdu.v":583)
WARN  (NL0002) : The module "la132_vaddr_to_paddr" instantiated to "icc_vaddr_to_paddr" is swept in optimizing("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_axi_sysbus.v":993)
WARN  (NL0002) : The module "la132_vaddr_cfgseg" instantiated to "dcc_vaddr_cfgseg" is swept in optimizing("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_tools.v":545)
WARN  (NL0002) : The module "la132_vaddr_cfgseg" instantiated to "icc_vaddr_cfgseg" is swept in optimizing("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_tools.v":572)
WARN  (NL0002) : The module "la132_cg_all" instantiated to "la132_cg_all" is swept in optimizing("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_top.v":343)
WARN  (NL0002) : The module "la132_cg_cell_wrap" instantiated to "clock_core" is swept in optimizing("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_tools.v":1184)
WARN  (NL0002) : The module "la132_cg_cell_wrap" instantiated to "clock_cr" is swept in optimizing("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_tools.v":1198)
WARN  (NL0002) : The module "la132_cg_cell_wrap" instantiated to "clock_dm" is swept in optimizing("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_tools.v":1214)
WARN  (NL0002) : The module "la132_cg_cell_wrap" instantiated to "clock_fpr" is swept in optimizing("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_tools.v":1223)
WARN  (NL0002) : The module "la132_cg_cell_wrap" instantiated to "clock_fpu" is swept in optimizing("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_tools.v":1230)
WARN  (NL0002) : The module "la132_cg_cell_wrap" instantiated to "clock_gpr" is swept in optimizing("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_tools.v":1191)
WARN  (NL0002) : The module "la132_cg_cell_wrap" instantiated to "clock_ljtag" is swept in optimizing("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_tools.v":1207)
WARN  (NL0002) : The module "la132_count_one_4_3" instantiated to "clo_11_8" is swept in optimizing("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_de_stage.v":1708)
WARN  (NL0002) : The module "la132_count_one_4_3" instantiated to "clo_15_0" is swept in optimizing("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_de_stage.v":1715)
WARN  (NL0002) : The module "la132_count_one_4_3" instantiated to "clo_15_12" is swept in optimizing("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_de_stage.v":1707)
WARN  (NL0002) : The module "la132_count_one_4_3" instantiated to "clo_19_16" is swept in optimizing("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_de_stage.v":1706)
WARN  (NL0002) : The module "la132_count_one_4_3" instantiated to "clo_23_20" is swept in optimizing("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_de_stage.v":1705)
WARN  (NL0002) : The module "la132_count_one_4_3" instantiated to "clo_27_24" is swept in optimizing("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_de_stage.v":1704)
WARN  (NL0002) : The module "la132_count_one_4_3" instantiated to "clo_31_16" is swept in optimizing("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_de_stage.v":1714)
WARN  (NL0002) : The module "la132_count_one_4_3" instantiated to "clo_31_28" is swept in optimizing("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_de_stage.v":1703)
WARN  (NL0002) : The module "la132_count_one_4_3" instantiated to "clo_3_0" is swept in optimizing("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_de_stage.v":1710)
WARN  (NL0002) : The module "la132_count_one_4_3" instantiated to "clo_7_4" is swept in optimizing("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_de_stage.v":1709)
WARN  (NL0002) : The module "la132_ctrl_stallf" instantiated to "de_ctrl_stallf" is swept in optimizing("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_de_stage.v":778)
WARN  (NL0002) : The module "la132_vaddr_check" instantiated to "de_vaddr_check" is swept in optimizing("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_de_stage.v":1144)
WARN  (NL0002) : The module "la132_decode_lowmask_5_32" instantiated to "dec_lisa_ext_lm" is swept in optimizing("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_de_stage.v":1673)
WARN  (NL0002) : The module "la132_decode_func" instantiated to "decode_func" is swept in optimizing("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_de_stage.v":420)
WARN  (NL0002) : The module "la132_decode_onehot_5_32" instantiated to "decode_op_5_1" is swept in optimizing("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_de_stage.v":378)
WARN  (NL0002) : The module "la132_decode_lowmask_5_32" instantiated to "decode_rd" is swept in optimizing("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_de_stage.v":408)
WARN  (NL0002) : The module "la132_decode_n_m" instantiated to "decode_rs_2_0" is swept in optimizing("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_de_stage.v":388)
WARN  (NL0002) : The module "la132_decode_n_m" instantiated to "decode_rs_4_3" is swept in optimizing("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_de_stage.v":387)
WARN  (NL0002) : The module "la132_decode_n_m" instantiated to "decode_rt_1_0" is swept in optimizing("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_de_stage.v":396)
WARN  (NL0002) : The module "la132_decode_n_m" instantiated to "decode_rt_4_2" is swept in optimizing("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_de_stage.v":395)
WARN  (NL0002) : The module "la132_decode_highmask_5_32" instantiated to "decode_sa" is swept in optimizing("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_de_stage.v":410)
WARN  (NL0002) : The module "la132_lisa_inst_decode" instantiated to "la132_lisa_inst_de" is swept in optimizing("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_de_stage.v":2298)
WARN  (NL0002) : The module "la132_decode_n_m" instantiated to "dec_lv1seg0" is swept in optimizing("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_lisa_inst_decode.v":74)
WARN  (NL0002) : The module "la132_decode_n_m" instantiated to "dec_lv1seg1" is swept in optimizing("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_lisa_inst_decode.v":75)
WARN  (NL0002) : The module "la132_decode_n_m" instantiated to "dec_lv1seg10" is swept in optimizing("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_lisa_inst_decode.v":84)
WARN  (NL0002) : The module "la132_decode_n_m" instantiated to "dec_lv1seg11" is swept in optimizing("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_lisa_inst_decode.v":85)
WARN  (NL0002) : The module "la132_decode_n_m" instantiated to "dec_lv1seg12" is swept in optimizing("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_lisa_inst_decode.v":86)
WARN  (NL0002) : The module "la132_decode_n_m" instantiated to "dec_lv1seg2" is swept in optimizing("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_lisa_inst_decode.v":76)
WARN  (NL0002) : The module "la132_decode_n_m" instantiated to "dec_lv1seg3" is swept in optimizing("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_lisa_inst_decode.v":77)
WARN  (NL0002) : The module "la132_decode_n_m" instantiated to "dec_lv1seg4" is swept in optimizing("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_lisa_inst_decode.v":78)
WARN  (NL0002) : The module "la132_decode_n_m" instantiated to "dec_lv1seg5" is swept in optimizing("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_lisa_inst_decode.v":79)
WARN  (NL0002) : The module "la132_decode_n_m" instantiated to "dec_lv1seg6" is swept in optimizing("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_lisa_inst_decode.v":80)
WARN  (NL0002) : The module "la132_decode_n_m" instantiated to "dec_lv1seg7" is swept in optimizing("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_lisa_inst_decode.v":81)
WARN  (NL0002) : The module "la132_decode_n_m" instantiated to "dec_lv1seg8" is swept in optimizing("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_lisa_inst_decode.v":82)
WARN  (NL0002) : The module "la132_decode_n_m" instantiated to "dec_lv1seg9" is swept in optimizing("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_lisa_inst_decode.v":83)
WARN  (NL0002) : The module "la132_vaddr_check" instantiated to "fetch_pc_priv" is swept in optimizing("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_fetch_stage.v":274)
WARN  (NL0002) : The module "la132_lisa_cpucfg" instantiated to "cpucfg_inst" is swept in optimizing("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_mem_stage.v":1396)
WARN  (NL0002) : The module "la132_ctrl_stallf" instantiated to "de_ctrl_stallf" is swept in optimizing("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_mem_stage.v":1131)
WARN  (NL0002) : The module "la132_exception_entry" instantiated to "la132_mem_ex_entry" is swept in optimizing("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_mem_stage.v":1090)
WARN  (NL0002) : The module "la132_vaddr_sel_bus" instantiated to "memls_vaddr_sel" is swept in optimizing("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_mem_stage.v":1179)
WARN  (NL0002) : The module "la132_csr_mpu" instantiated to "u_csr_mpu2" is swept in optimizing("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_mem_stage.v":2353)
WARN  (NL0002) : The module "la132_csr_mpu" instantiated to "u_csr_mpu3" is swept in optimizing("D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_mem_stage.v":2375)
[95%] Generate netlist file "D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\la132_top_pack\temp\gwsyn\la132_top.vg" completed
Generate wrapper file "D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\la132_top_pack\temp\gwsyn\la132_top_wrapper.v" completed
[100%] Generate report file "D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\la132_top_pack\temp\gwsyn\la132_top_syn.rpt.html" completed
GowinSynthesis finish
