#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Jan 29 10:40:39 2020
# Process ID: 9240
# Current directory: P:/mandelbrot_nouveau/mandelbrot_nouveau.runs/synth_1
# Command line: vivado.exe -log top_Mandelbrot.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_Mandelbrot.tcl
# Log file: P:/mandelbrot_nouveau/mandelbrot_nouveau.runs/synth_1/top_Mandelbrot.vds
# Journal file: P:/mandelbrot_nouveau/mandelbrot_nouveau.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_Mandelbrot.tcl -notrace
Command: synth_design -top top_Mandelbrot -part xc7a100tcsg324-1 -retiming
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6004 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 333.863 ; gain = 100.066
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_Mandelbrot' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/top_Mandelbrot.vhd:73]
INFO: [Synth 8-638] synthesizing module 'Gestionnaire_Horloge' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/Gestionnaire_Horloge.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Gestionnaire_Horloge' (1#1) [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/Gestionnaire_Horloge.vhd:31]
INFO: [Synth 8-638] synthesizing module 'push_detector' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/push_detector.vhd:69]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
	Parameter BURST_ON_HOLD bound to: 1 - type: bool 
	Parameter BURST_PERIOD bound to: 50 - type: integer 
	Parameter TIME_UNTIL_BURST bound to: 500 - type: integer 
INFO: [Synth 8-638] synthesizing module 'debounce' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/debounce.vhd:25]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (2#1) [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/debounce.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'push_detector' (3#1) [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/push_detector.vhd:69]
INFO: [Synth 8-638] synthesizing module 'push_detector__parameterized0' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/push_detector.vhd:69]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
	Parameter BURST_ON_HOLD bound to: 0 - type: bool 
	Parameter BURST_PERIOD bound to: 150 - type: integer 
	Parameter TIME_UNTIL_BURST bound to: 750 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'push_detector__parameterized0' (3#1) [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/push_detector.vhd:69]
INFO: [Synth 8-638] synthesizing module 'JSTK' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:57]
INFO: [Synth 8-3491] module 'spiCtrl' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/imports/src/spiCtrl.vhd:31' bound to instance 'SPI_Ctrl' of component 'spiCtrl' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:123]
INFO: [Synth 8-638] synthesizing module 'spiCtrl' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/imports/src/spiCtrl.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'spiCtrl' (4#1) [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/imports/src/spiCtrl.vhd:44]
INFO: [Synth 8-3491] module 'spiMode0' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/imports/src/spiMode0.vhd:43' bound to instance 'SPI_Int' of component 'spiMode0' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:139]
INFO: [Synth 8-638] synthesizing module 'spiMode0' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/imports/src/spiMode0.vhd:55]
INFO: [Synth 8-226] default block is never used [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/imports/src/spiMode0.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'spiMode0' (5#1) [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/imports/src/spiMode0.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'JSTK' (6#1) [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:57]
INFO: [Synth 8-638] synthesizing module 'ViewController' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/ViewController.vhd:30]
WARNING: [Synth 8-6014] Unused sequential element s_zoom_temp_reg was removed.  [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/ViewController.vhd:52]
WARNING: [Synth 8-6014] Unused sequential element offsetplusjoy_x_reg was removed.  [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/ViewController.vhd:94]
WARNING: [Synth 8-6014] Unused sequential element offsetplusjoy_y_reg was removed.  [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/ViewController.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'ViewController' (7#1) [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/ViewController.vhd:30]
INFO: [Synth 8-638] synthesizing module 'convergence' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:18]
	Parameter ITERATION_NUMBER bound to: 28 - type: integer 
INFO: [Synth 8-638] synthesizing module 'point' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/point.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element tempx_reg was removed.  [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/point.vhd:77]
WARNING: [Synth 8-6014] Unused sequential element tempy_reg was removed.  [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/point.vhd:78]
WARNING: [Synth 8-6014] Unused sequential element addr_temp_reg was removed.  [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/point.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'point' (8#1) [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/point.vhd:47]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-638] synthesizing module 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:59]
WARNING: [Synth 8-6014] Unused sequential element temp_iteration_reg was removed.  [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:124]
WARNING: [Synth 8-6014] Unused sequential element r2_64_reg was removed.  [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:129]
WARNING: [Synth 8-6014] Unused sequential element r2_reg was removed.  [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:131]
WARNING: [Synth 8-6014] Unused sequential element i2_64_reg was removed.  [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:136]
WARNING: [Synth 8-6014] Unused sequential element i2_reg was removed.  [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:138]
WARNING: [Synth 8-6014] Unused sequential element zreal_zimag_64_reg was removed.  [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:143]
WARNING: [Synth 8-6014] Unused sequential element deux_zreal_zimag_reg was removed.  [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:145]
WARNING: [Synth 8-6014] Unused sequential element r2plusi2_reg was removed.  [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:152]
WARNING: [Synth 8-6014] Unused sequential element s_r2_64_reg was removed.  [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:173]
WARNING: [Synth 8-6014] Unused sequential element s_i2_64_reg was removed.  [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:174]
WARNING: [Synth 8-6014] Unused sequential element s_r2_reg was removed.  [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:175]
WARNING: [Synth 8-6014] Unused sequential element s_i2_reg was removed.  [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:176]
WARNING: [Synth 8-6014] Unused sequential element s_zreal_zimag_64_reg was removed.  [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:177]
WARNING: [Synth 8-6014] Unused sequential element s_deux_zreal_zimag_reg was removed.  [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:178]
WARNING: [Synth 8-6014] Unused sequential element s_temp_iteration_reg was removed.  [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:179]
WARNING: [Synth 8-6014] Unused sequential element s_r2plusi2_reg was removed.  [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'iteration' (9#1) [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:59]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'convergence' (10#1) [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:18]
INFO: [Synth 8-638] synthesizing module 'Affichage_7seg' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/Affichage_7seg.vhd:35]
INFO: [Synth 8-3491] module 'decodeur_7seg' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/decodeur_7seg.vhd:155' bound to instance 'transcodeur_7seg' of component 'decodeur_7seg' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/Affichage_7seg.vhd:88]
INFO: [Synth 8-638] synthesizing module 'decodeur_7seg' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/decodeur_7seg.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'decodeur_7seg' (11#1) [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/decodeur_7seg.vhd:162]
INFO: [Synth 8-226] default block is never used [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/Affichage_7seg.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'Affichage_7seg' (12#1) [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/Affichage_7seg.vhd:35]
INFO: [Synth 8-638] synthesizing module 'Affichage_VGA' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/Affichage_VGA.vhd:42]
	Parameter IMAGE_WIDTH bound to: 640 - type: integer 
	Parameter IMAGE_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-638] synthesizing module 'VGA_bitmap_640x480' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/vga_bitmap_640x480.vhd:43]
	Parameter bit_per_pixel bound to: 8 - type: integer 
	Parameter grayscale bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'VGA_bitmap_640x480' (13#1) [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/vga_bitmap_640x480.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Affichage_VGA' (14#1) [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/Affichage_VGA.vhd:42]
WARNING: [Synth 8-3848] Net led in module/entity top_Mandelbrot does not have driver. [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/top_Mandelbrot.vhd:61]
WARNING: [Synth 8-3848] Net rgb_17 in module/entity top_Mandelbrot does not have driver. [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/top_Mandelbrot.vhd:62]
WARNING: [Synth 8-3848] Net rgb_16 in module/entity top_Mandelbrot does not have driver. [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/top_Mandelbrot.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'top_Mandelbrot' (15#1) [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/top_Mandelbrot.vhd:73]
WARNING: [Synth 8-3331] design spiMode0 has unconnected port DIN[7]
WARNING: [Synth 8-3331] design spiMode0 has unconnected port DIN[6]
WARNING: [Synth 8-3331] design spiMode0 has unconnected port DIN[5]
WARNING: [Synth 8-3331] design spiMode0 has unconnected port DIN[4]
WARNING: [Synth 8-3331] design spiMode0 has unconnected port DIN[3]
WARNING: [Synth 8-3331] design spiMode0 has unconnected port DIN[2]
WARNING: [Synth 8-3331] design spiMode0 has unconnected port DIN[1]
WARNING: [Synth 8-3331] design spiMode0 has unconnected port DIN[0]
WARNING: [Synth 8-3331] design JSTK has unconnected port clk
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[15]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[14]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[13]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[12]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[11]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[10]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[9]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[8]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[7]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[6]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[5]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[4]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[3]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[2]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[1]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[0]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_17[2]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_17[1]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_17[0]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_16[2]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_16[1]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_16[0]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[15]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[14]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[13]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[12]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[11]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[10]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[9]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[8]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[7]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[6]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[5]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[4]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[3]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[2]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[1]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[0]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port bouton_gauche
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port bouton_droite
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 438.363 ; gain = 204.566
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 438.363 ; gain = 204.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 438.363 ; gain = 204.566
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/constrs_1/new/Nexys4DDR.xdc]
Finished Parsing XDC File [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/constrs_1/new/Nexys4DDR.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/constrs_1/new/Nexys4DDR.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_Mandelbrot_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_Mandelbrot_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 790.473 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 790.684 ; gain = 556.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 790.684 ; gain = 556.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 790.684 ; gain = 556.887
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "CE_3kHz" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'spiCtrl'
INFO: [Synth 8-5544] ROM "NSTATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NSTATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NSTATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NSTATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'spiMode0'
INFO: [Synth 8-5544] ROM "BUSY" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NSTATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/ViewController.vhd:64]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/ViewController.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/point.vhd:90]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/point.vhd:88]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:136]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:129]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:143]
INFO: [Synth 8-5545] ROM "ARG1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ARG1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ARG1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ARG1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ARG1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ARG1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ARG1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ARG1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ARG1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ARG1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "VGA_vs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TOP_display" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "VGA_red" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "VGA_green" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "VGA_blue" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "VGA_hs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TOP_line" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v_counter" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stidle |                            00001 |                              000
                  stinit |                            00010 |                              001
                  stwait |                            00100 |                              010
                 stcheck |                            01000 |                              011
                  stdone |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'one-hot' in module 'spiCtrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                    init |                               01 |                               01
                    rxtx |                               10 |                               10
                    done |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'sequential' in module 'spiMode0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 790.684 ; gain = 556.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |convergence__GB0    |           1|     23515|
|2     |convergence__GB1    |           1|     22890|
|3     |top_Mandelbrot__GC0 |           1|     10419|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 14    
	   2 Input     24 Bit       Adders := 58    
	   4 Input     24 Bit       Adders := 28    
	   2 Input     19 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 20    
	   2 Input      8 Bit       Adders := 28    
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               40 Bit    Registers := 2     
	               24 Bit    Registers := 571   
	               19 Bit    Registers := 144   
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 145   
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 167   
+---RAMs : 
	            2400K Bit         RAMs := 1     
+---Muxes : 
	   5 Input     40 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 10    
	   2 Input     31 Bit        Muxes := 14    
	   2 Input     24 Bit        Muxes := 141   
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
	   2 Input      8 Bit        Muxes := 56    
	   5 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 8     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 1     
	  30 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 24    
	   5 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module point 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 6     
	               19 Bit    Registers := 4     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module iteration__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 2     
	   4 Input     24 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 20    
	               19 Bit    Registers := 5     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 2     
Module iteration__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 2     
	   4 Input     24 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 20    
	               19 Bit    Registers := 5     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 2     
Module iteration__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 2     
	   4 Input     24 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 20    
	               19 Bit    Registers := 5     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 2     
Module iteration__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 2     
	   4 Input     24 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 20    
	               19 Bit    Registers := 5     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 2     
Module iteration__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 2     
	   4 Input     24 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 20    
	               19 Bit    Registers := 5     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 2     
Module iteration__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 2     
	   4 Input     24 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 20    
	               19 Bit    Registers := 5     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 2     
Module iteration__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 2     
	   4 Input     24 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 20    
	               19 Bit    Registers := 5     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 2     
Module iteration__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 2     
	   4 Input     24 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 20    
	               19 Bit    Registers := 5     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 2     
Module iteration__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 2     
	   4 Input     24 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 20    
	               19 Bit    Registers := 5     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 2     
Module iteration__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 2     
	   4 Input     24 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 20    
	               19 Bit    Registers := 5     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 2     
Module iteration__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 2     
	   4 Input     24 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 20    
	               19 Bit    Registers := 5     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 2     
Module iteration__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 2     
	   4 Input     24 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 20    
	               19 Bit    Registers := 5     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 2     
Module iteration__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 2     
	   4 Input     24 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 20    
	               19 Bit    Registers := 5     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 2     
Module iteration__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 2     
	   4 Input     24 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 20    
	               19 Bit    Registers := 5     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 2     
Module iteration__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 2     
	   4 Input     24 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 20    
	               19 Bit    Registers := 5     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 2     
Module iteration__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 2     
	   4 Input     24 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 20    
	               19 Bit    Registers := 5     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 2     
Module iteration__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 2     
	   4 Input     24 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 20    
	               19 Bit    Registers := 5     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 2     
Module iteration__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 2     
	   4 Input     24 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 20    
	               19 Bit    Registers := 5     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 2     
Module iteration__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 2     
	   4 Input     24 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 20    
	               19 Bit    Registers := 5     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 2     
Module iteration__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 2     
	   4 Input     24 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 20    
	               19 Bit    Registers := 5     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 2     
Module iteration__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 2     
	   4 Input     24 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 20    
	               19 Bit    Registers := 5     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 2     
Module iteration__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 2     
	   4 Input     24 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 20    
	               19 Bit    Registers := 5     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 2     
Module iteration__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 2     
	   4 Input     24 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 20    
	               19 Bit    Registers := 5     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 2     
Module iteration__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 2     
	   4 Input     24 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 20    
	               19 Bit    Registers := 5     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 2     
Module iteration__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 2     
	   4 Input     24 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 20    
	               19 Bit    Registers := 5     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 2     
Module iteration__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 2     
	   4 Input     24 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 20    
	               19 Bit    Registers := 5     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 2     
Module iteration__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 2     
	   4 Input     24 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 20    
	               19 Bit    Registers := 5     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 2     
Module iteration 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 2     
	   4 Input     24 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 20    
	               19 Bit    Registers := 5     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 2     
Module Gestionnaire_Horloge 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module debounce__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module push_detector__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
Module debounce 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module push_detector 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
Module debounce__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module push_detector__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module spiCtrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     40 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
Module spiMode0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module JSTK 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module ViewController 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Affichage_7seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 14    
	   2 Input     10 Bit       Adders := 16    
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   2 Input     31 Bit        Muxes := 14    
	   2 Input     10 Bit        Muxes := 10    
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 1     
Module VGA_bitmap_640x480 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	            2400K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	  30 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'y_reg[18:0]' into 'y_reg[18:0]' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/point.vhd:76]
INFO: [Synth 8-4471] merging register 'x_reg[18:0]' into 'x_reg[18:0]' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/point.vhd:75]
WARNING: [Synth 8-6014] Unused sequential element y_reg was removed.  [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/point.vhd:76]
WARNING: [Synth 8-6014] Unused sequential element x_reg was removed.  [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/point.vhd:75]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/point.vhd:90]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/point.vhd:88]
DSP Report: Generating DSP r1_startreal2, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP r1_startreal2.
DSP Report: operator r1_startreal2 is absorbed into DSP r1_startreal2.
DSP Report: Generating DSP r1_startreal0, operation Mode is: C+A*(B:0x3fec0).
DSP Report: operator r1_startreal0 is absorbed into DSP r1_startreal0.
DSP Report: operator r1_startreal2 is absorbed into DSP r1_startreal0.
DSP Report: Generating DSP r1_startimag2, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP r1_startimag2.
DSP Report: operator r1_startimag2 is absorbed into DSP r1_startimag2.
DSP Report: Generating DSP r1_startimag0, operation Mode is: C+A*(B:0x3ff10).
DSP Report: operator r1_startimag0 is absorbed into DSP r1_startimag0.
DSP Report: operator r1_startimag2 is absorbed into DSP r1_startimag0.
DSP Report: Generating DSP r1_addr0, operation Mode is: C'+A2*(B:0x280).
DSP Report: register y_reg is absorbed into DSP r1_addr0.
DSP Report: register x_reg is absorbed into DSP r1_addr0.
DSP Report: operator r1_addr0 is absorbed into DSP r1_addr0.
DSP Report: operator r1_addr1 is absorbed into DSP r1_addr0.
DSP Report: Generating DSP i22, operation Mode is: A*B.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: Generating DSP i22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: Generating DSP r22, operation Mode is: A*B.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: Generating DSP r22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: Generating DSP deux_zreal_zimag2, operation Mode is: A*B.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: Generating DSP deux_zreal_zimag2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: Generating DSP i22, operation Mode is: A*B.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: Generating DSP i22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: Generating DSP r22, operation Mode is: A*B.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: Generating DSP r22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: Generating DSP deux_zreal_zimag2, operation Mode is: A*B.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: Generating DSP deux_zreal_zimag2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: Generating DSP i22, operation Mode is: A*B.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: Generating DSP i22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: Generating DSP r22, operation Mode is: A*B.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: Generating DSP r22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: Generating DSP deux_zreal_zimag2, operation Mode is: A*B.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: Generating DSP deux_zreal_zimag2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: Generating DSP i22, operation Mode is: A*B.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: Generating DSP i22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: Generating DSP r22, operation Mode is: A*B.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: Generating DSP r22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: Generating DSP deux_zreal_zimag2, operation Mode is: A*B.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: Generating DSP deux_zreal_zimag2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: Generating DSP i22, operation Mode is: A*B.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: Generating DSP i22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: Generating DSP r22, operation Mode is: A*B.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: Generating DSP r22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: Generating DSP deux_zreal_zimag2, operation Mode is: A*B.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: Generating DSP deux_zreal_zimag2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: Generating DSP i22, operation Mode is: A*B.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: Generating DSP i22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: Generating DSP r22, operation Mode is: A*B.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: Generating DSP r22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: Generating DSP deux_zreal_zimag2, operation Mode is: A*B.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: Generating DSP deux_zreal_zimag2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: Generating DSP i22, operation Mode is: A*B.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: Generating DSP i22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: Generating DSP r22, operation Mode is: A*B.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: Generating DSP r22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: Generating DSP deux_zreal_zimag2, operation Mode is: A*B.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: Generating DSP deux_zreal_zimag2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: Generating DSP i22, operation Mode is: A*B.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: Generating DSP i22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: Generating DSP r22, operation Mode is: A*B.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: Generating DSP r22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: Generating DSP deux_zreal_zimag2, operation Mode is: A*B.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: Generating DSP deux_zreal_zimag2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: Generating DSP i22, operation Mode is: A*B.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: Generating DSP i22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: Generating DSP r22, operation Mode is: A*B.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: Generating DSP r22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: Generating DSP deux_zreal_zimag2, operation Mode is: A*B.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: Generating DSP deux_zreal_zimag2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: Generating DSP i22, operation Mode is: A*B.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: Generating DSP i22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: Generating DSP r22, operation Mode is: A*B.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: Generating DSP r22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: Generating DSP deux_zreal_zimag2, operation Mode is: A*B.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: Generating DSP deux_zreal_zimag2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: Generating DSP i22, operation Mode is: A*B.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: Generating DSP i22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: Generating DSP r22, operation Mode is: A*B.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: Generating DSP r22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: Generating DSP deux_zreal_zimag2, operation Mode is: A*B.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: Generating DSP deux_zreal_zimag2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: Generating DSP i22, operation Mode is: A*B.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: Generating DSP i22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: Generating DSP r22, operation Mode is: A*B.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: Generating DSP r22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: Generating DSP deux_zreal_zimag2, operation Mode is: A*B.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: Generating DSP deux_zreal_zimag2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: Generating DSP i22, operation Mode is: A*B.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: Generating DSP i22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: Generating DSP r22, operation Mode is: A*B.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: Generating DSP r22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: Generating DSP deux_zreal_zimag2, operation Mode is: A*B.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: Generating DSP deux_zreal_zimag2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: Generating DSP i22, operation Mode is: A*B.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: Generating DSP i22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: Generating DSP r22, operation Mode is: A*B.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: Generating DSP r22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: Generating DSP deux_zreal_zimag2, operation Mode is: A*B.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: Generating DSP deux_zreal_zimag2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: Generating DSP i22, operation Mode is: A*B.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: Generating DSP i22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: Generating DSP r22, operation Mode is: A*B.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: Generating DSP r22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: Generating DSP deux_zreal_zimag2, operation Mode is: A*B.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: Generating DSP deux_zreal_zimag2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: Generating DSP i22, operation Mode is: A*B.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: Generating DSP i22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: Generating DSP r22, operation Mode is: A*B.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: Generating DSP r22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: Generating DSP deux_zreal_zimag2, operation Mode is: A*B.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: Generating DSP deux_zreal_zimag2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: Generating DSP i22, operation Mode is: A*B.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: Generating DSP i22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: Generating DSP r22, operation Mode is: A*B.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: Generating DSP r22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: Generating DSP deux_zreal_zimag2, operation Mode is: A*B.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: Generating DSP deux_zreal_zimag2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: Generating DSP i22, operation Mode is: A*B.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: Generating DSP i22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: Generating DSP r22, operation Mode is: A*B.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: Generating DSP r22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: Generating DSP deux_zreal_zimag2, operation Mode is: A*B.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: Generating DSP deux_zreal_zimag2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: Generating DSP i22, operation Mode is: A*B.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: Generating DSP i22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: Generating DSP r22, operation Mode is: A*B.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: Generating DSP r22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: Generating DSP deux_zreal_zimag2, operation Mode is: A*B.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: Generating DSP deux_zreal_zimag2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: Generating DSP i22, operation Mode is: A*B.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: Generating DSP i22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: Generating DSP r22, operation Mode is: A*B.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: Generating DSP r22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: Generating DSP deux_zreal_zimag2, operation Mode is: A*B.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: Generating DSP deux_zreal_zimag2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: Generating DSP i22, operation Mode is: A*B.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: Generating DSP i22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: Generating DSP r22, operation Mode is: A*B.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: Generating DSP r22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: Generating DSP deux_zreal_zimag2, operation Mode is: A*B.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: Generating DSP deux_zreal_zimag2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: Generating DSP i22, operation Mode is: A*B.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: Generating DSP i22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: Generating DSP r22, operation Mode is: A*B.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: Generating DSP r22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: Generating DSP deux_zreal_zimag2, operation Mode is: A*B.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: Generating DSP deux_zreal_zimag2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: Generating DSP i22, operation Mode is: A*B.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: Generating DSP i22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: Generating DSP r22, operation Mode is: A*B.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: Generating DSP r22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: Generating DSP deux_zreal_zimag2, operation Mode is: A*B.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: Generating DSP deux_zreal_zimag2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: Generating DSP i22, operation Mode is: A*B.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: Generating DSP i22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: Generating DSP r22, operation Mode is: A*B.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: Generating DSP r22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: Generating DSP deux_zreal_zimag2, operation Mode is: A*B.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: Generating DSP deux_zreal_zimag2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: Generating DSP i22, operation Mode is: A*B.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: Generating DSP i22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: Generating DSP r22, operation Mode is: A*B.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: Generating DSP r22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: Generating DSP deux_zreal_zimag2, operation Mode is: A*B.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: Generating DSP deux_zreal_zimag2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: Generating DSP i22, operation Mode is: A*B.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: Generating DSP i22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: Generating DSP r22, operation Mode is: A*B.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: Generating DSP r22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: Generating DSP deux_zreal_zimag2, operation Mode is: A*B.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: Generating DSP deux_zreal_zimag2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: Generating DSP i22, operation Mode is: A*B.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: Generating DSP i22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: Generating DSP r22, operation Mode is: A*B.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: Generating DSP r22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: Generating DSP deux_zreal_zimag2, operation Mode is: A*B.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: Generating DSP deux_zreal_zimag2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: Generating DSP i22, operation Mode is: A*B.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: Generating DSP i22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: operator i22 is absorbed into DSP i22.
DSP Report: Generating DSP r22, operation Mode is: A*B.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: Generating DSP r22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: operator r22 is absorbed into DSP r22.
DSP Report: Generating DSP deux_zreal_zimag2, operation Mode is: A*B.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: Generating DSP deux_zreal_zimag2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
DSP Report: operator deux_zreal_zimag2 is absorbed into DSP deux_zreal_zimag2.
INFO: [Synth 8-5545] ROM "ARG1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ARG1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ARG1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ARG1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ARG1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ARG1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ARG1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ARG1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ARG1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ARG1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element joystick/SPI_Ctrl/sndData_reg was removed.  [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/imports/src/spiCtrl.vhd:88]
INFO: [Synth 8-5546] ROM "inst_Gestionnaire_Horloge/CE_3kHz" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_Affichage_VGA/inst_VGA_bitmap/VGA_hs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_Affichage_VGA/inst_VGA_bitmap/v_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_Affichage_VGA/inst_VGA_bitmap/VGA_vs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_Affichage_VGA/inst_VGA_bitmap/TOP_line" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_Affichage_VGA/inst_VGA_bitmap/TOP_display" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_in0, operation Mode is: A*B.
DSP Report: operator p_1_in0 is absorbed into DSP p_1_in0.
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[15]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[14]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[13]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[12]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[11]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[10]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[9]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[8]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[7]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[6]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[5]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[4]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[3]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[2]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[1]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[0]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_17[2]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_17[1]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_17[0]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_16[2]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_16[1]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_16[0]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[15]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[14]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[13]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[12]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[11]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[10]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[9]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[8]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[7]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[6]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[5]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[4]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[3]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[2]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[1]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[0]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port bouton_gauche
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port bouton_droite
WARNING: [Synth 8-6014] Unused sequential element inst_Affichage_VGA/inst_VGA_bitmap/data_out_reg was removed.  [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/vga_bitmap_640x480.vhd:68]
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[0].ITX/r1_iteration_out_reg[6]' (FDR) to 'inst_Convergencei_1/Gen_IT[0].ITX/r1_iteration_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[0].ITX/r1_iteration_out_reg[5]' (FDR) to 'inst_Convergencei_1/Gen_IT[0].ITX/r1_iteration_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[0].ITX/r1_iteration_out_reg[4]' (FDR) to 'inst_Convergencei_1/Gen_IT[0].ITX/r1_iteration_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[0].ITX/r1_iteration_out_reg[3]' (FDR) to 'inst_Convergencei_1/Gen_IT[0].ITX/r1_iteration_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[0].ITX/r1_iteration_out_reg[2]' (FDR) to 'inst_Convergencei_1/Gen_IT[0].ITX/r1_iteration_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[0].ITX/r1_iteration_out_reg[1]' (FDR) to 'inst_Convergencei_1/Gen_IT[0].ITX/r1_iteration_out_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Convergencei_1/\Gen_IT[0].ITX /\r1_iteration_out_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[0].ITX/r2_iteration_out_reg[6]' (FD) to 'inst_Convergencei_1/Gen_IT[0].ITX/r2_iteration_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[0].ITX/r2_iteration_out_reg[5]' (FD) to 'inst_Convergencei_1/Gen_IT[0].ITX/r2_iteration_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[0].ITX/r2_iteration_out_reg[4]' (FD) to 'inst_Convergencei_1/Gen_IT[0].ITX/r2_iteration_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[0].ITX/r2_iteration_out_reg[3]' (FD) to 'inst_Convergencei_1/Gen_IT[0].ITX/r2_iteration_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[0].ITX/r2_iteration_out_reg[2]' (FD) to 'inst_Convergencei_1/Gen_IT[0].ITX/r2_iteration_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[0].ITX/r2_iteration_out_reg[1]' (FD) to 'inst_Convergencei_1/Gen_IT[0].ITX/r2_iteration_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[0].ITX/r3_iteration_out_reg[6]' (FD) to 'inst_Convergencei_1/Gen_IT[0].ITX/r3_iteration_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[0].ITX/r3_iteration_out_reg[5]' (FD) to 'inst_Convergencei_1/Gen_IT[0].ITX/r3_iteration_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[0].ITX/r3_iteration_out_reg[4]' (FD) to 'inst_Convergencei_1/Gen_IT[0].ITX/r3_iteration_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[0].ITX/r3_iteration_out_reg[3]' (FD) to 'inst_Convergencei_1/Gen_IT[0].ITX/r3_iteration_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[0].ITX/r3_iteration_out_reg[2]' (FD) to 'inst_Convergencei_1/Gen_IT[0].ITX/r3_iteration_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[0].ITX/r3_iteration_out_reg[1]' (FD) to 'inst_Convergencei_1/Gen_IT[0].ITX/r3_iteration_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[0].ITX/r4_iteration_out_reg[6]' (FD) to 'inst_Convergencei_1/Gen_IT[0].ITX/r4_iteration_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[0].ITX/r4_iteration_out_reg[5]' (FD) to 'inst_Convergencei_1/Gen_IT[0].ITX/r4_iteration_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[0].ITX/r4_iteration_out_reg[4]' (FD) to 'inst_Convergencei_1/Gen_IT[0].ITX/r4_iteration_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[0].ITX/r4_iteration_out_reg[3]' (FD) to 'inst_Convergencei_1/Gen_IT[0].ITX/r4_iteration_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[0].ITX/r4_iteration_out_reg[2]' (FD) to 'inst_Convergencei_1/Gen_IT[0].ITX/r4_iteration_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[0].ITX/r4_iteration_out_reg[1]' (FD) to 'inst_Convergencei_1/Gen_IT[0].ITX/r4_iteration_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[0].ITX/iteration_out_reg[6]' (FD) to 'inst_Convergencei_1/Gen_IT[0].ITX/iteration_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[0].ITX/iteration_out_reg[5]' (FD) to 'inst_Convergencei_1/Gen_IT[0].ITX/iteration_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[0].ITX/iteration_out_reg[4]' (FD) to 'inst_Convergencei_1/Gen_IT[0].ITX/iteration_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[0].ITX/iteration_out_reg[3]' (FD) to 'inst_Convergencei_1/Gen_IT[0].ITX/iteration_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[0].ITX/iteration_out_reg[2]' (FD) to 'inst_Convergencei_1/Gen_IT[0].ITX/iteration_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[0].ITX/iteration_out_reg[1]' (FD) to 'inst_Convergencei_1/Gen_IT[0].ITX/iteration_out_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Convergencei_1/\Gen_IT[0].ITX /\r2_iteration_out_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[0].ITX/r3_iteration_out_reg[7]' (FD) to 'inst_Convergencei_1/Gen_IT[0].ITX/r2_iteration_out_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Convergencei_1/\Gen_IT[0].ITX /\r2_iteration_out_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[0].ITX/r4_iteration_out_reg[7]' (FD) to 'inst_Convergencei_1/Gen_IT[0].ITX/r2_iteration_out_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Convergencei_1/\Gen_IT[0].ITX /\r2_iteration_out_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[0].ITX/iteration_out_reg[7]' (FD) to 'inst_Convergencei_1/Gen_IT[0].ITX/r2_iteration_out_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Convergencei_1/\Gen_IT[0].ITX /\r2_iteration_out_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[1].ITX/r2_iteration_out_reg[6]' (FD) to 'inst_Convergencei_1/Gen_IT[1].ITX/r2_iteration_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[1].ITX/r2_iteration_out_reg[5]' (FD) to 'inst_Convergencei_1/Gen_IT[1].ITX/r2_iteration_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[1].ITX/r2_iteration_out_reg[4]' (FD) to 'inst_Convergencei_1/Gen_IT[1].ITX/r2_iteration_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[1].ITX/r2_iteration_out_reg[3]' (FD) to 'inst_Convergencei_1/Gen_IT[1].ITX/r2_iteration_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[1].ITX/r2_iteration_out_reg[2]' (FD) to 'inst_Convergencei_1/Gen_IT[1].ITX/r2_iteration_out_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Convergencei_1/\Gen_IT[1].ITX /\r2_iteration_out_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[1].ITX/r3_iteration_out_reg[6]' (FD) to 'inst_Convergencei_1/Gen_IT[1].ITX/r3_iteration_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[1].ITX/r3_iteration_out_reg[5]' (FD) to 'inst_Convergencei_1/Gen_IT[1].ITX/r3_iteration_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[1].ITX/r3_iteration_out_reg[4]' (FD) to 'inst_Convergencei_1/Gen_IT[1].ITX/r3_iteration_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[1].ITX/r3_iteration_out_reg[3]' (FD) to 'inst_Convergencei_1/Gen_IT[1].ITX/r3_iteration_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[1].ITX/r3_iteration_out_reg[2]' (FD) to 'inst_Convergencei_1/Gen_IT[1].ITX/r3_iteration_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[1].ITX/r3_iteration_out_reg[7]' (FD) to 'inst_Convergencei_1/Gen_IT[1].ITX/r2_iteration_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[1].ITX/r4_iteration_out_reg[6]' (FD) to 'inst_Convergencei_1/Gen_IT[1].ITX/r4_iteration_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[1].ITX/r4_iteration_out_reg[5]' (FD) to 'inst_Convergencei_1/Gen_IT[1].ITX/r4_iteration_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[1].ITX/r4_iteration_out_reg[4]' (FD) to 'inst_Convergencei_1/Gen_IT[1].ITX/r4_iteration_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[1].ITX/r4_iteration_out_reg[3]' (FD) to 'inst_Convergencei_1/Gen_IT[1].ITX/r4_iteration_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[1].ITX/r4_iteration_out_reg[2]' (FD) to 'inst_Convergencei_1/Gen_IT[1].ITX/r4_iteration_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[1].ITX/iteration_out_reg[6]' (FD) to 'inst_Convergencei_1/Gen_IT[1].ITX/iteration_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[1].ITX/iteration_out_reg[5]' (FD) to 'inst_Convergencei_1/Gen_IT[1].ITX/iteration_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[1].ITX/iteration_out_reg[4]' (FD) to 'inst_Convergencei_1/Gen_IT[1].ITX/iteration_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[1].ITX/iteration_out_reg[3]' (FD) to 'inst_Convergencei_1/Gen_IT[1].ITX/iteration_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[1].ITX/iteration_out_reg[2]' (FD) to 'inst_Convergencei_1/Gen_IT[1].ITX/iteration_out_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Convergencei_1/\Gen_IT[1].ITX /\r2_iteration_out_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[1].ITX/r4_iteration_out_reg[7]' (FD) to 'inst_Convergencei_1/Gen_IT[1].ITX/r2_iteration_out_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Convergencei_1/\Gen_IT[1].ITX /\r2_iteration_out_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[1].ITX/iteration_out_reg[7]' (FD) to 'inst_Convergencei_1/Gen_IT[1].ITX/r2_iteration_out_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Convergencei_1/\Gen_IT[1].ITX /\r2_iteration_out_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[2].ITX/r2_iteration_out_reg[6]' (FD) to 'inst_Convergencei_1/Gen_IT[2].ITX/r2_iteration_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[2].ITX/r2_iteration_out_reg[5]' (FD) to 'inst_Convergencei_1/Gen_IT[2].ITX/r2_iteration_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[2].ITX/r2_iteration_out_reg[4]' (FD) to 'inst_Convergencei_1/Gen_IT[2].ITX/r2_iteration_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[2].ITX/r2_iteration_out_reg[3]' (FD) to 'inst_Convergencei_1/Gen_IT[2].ITX/r2_iteration_out_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Convergencei_1/\Gen_IT[2].ITX /\r2_iteration_out_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[2].ITX/r3_iteration_out_reg[6]' (FD) to 'inst_Convergencei_1/Gen_IT[2].ITX/r3_iteration_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[2].ITX/r3_iteration_out_reg[5]' (FD) to 'inst_Convergencei_1/Gen_IT[2].ITX/r3_iteration_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[2].ITX/r3_iteration_out_reg[4]' (FD) to 'inst_Convergencei_1/Gen_IT[2].ITX/r3_iteration_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[2].ITX/r3_iteration_out_reg[3]' (FD) to 'inst_Convergencei_1/Gen_IT[2].ITX/r3_iteration_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[2].ITX/r3_iteration_out_reg[7]' (FD) to 'inst_Convergencei_1/Gen_IT[2].ITX/r2_iteration_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[2].ITX/r4_iteration_out_reg[6]' (FD) to 'inst_Convergencei_1/Gen_IT[2].ITX/r4_iteration_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[2].ITX/r4_iteration_out_reg[5]' (FD) to 'inst_Convergencei_1/Gen_IT[2].ITX/r4_iteration_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[2].ITX/r4_iteration_out_reg[4]' (FD) to 'inst_Convergencei_1/Gen_IT[2].ITX/r4_iteration_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[2].ITX/r4_iteration_out_reg[3]' (FD) to 'inst_Convergencei_1/Gen_IT[2].ITX/r4_iteration_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[2].ITX/iteration_out_reg[6]' (FD) to 'inst_Convergencei_1/Gen_IT[2].ITX/iteration_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[2].ITX/iteration_out_reg[5]' (FD) to 'inst_Convergencei_1/Gen_IT[2].ITX/iteration_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[2].ITX/iteration_out_reg[4]' (FD) to 'inst_Convergencei_1/Gen_IT[2].ITX/iteration_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[2].ITX/iteration_out_reg[3]' (FD) to 'inst_Convergencei_1/Gen_IT[2].ITX/iteration_out_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Convergencei_1/\Gen_IT[2].ITX /\r2_iteration_out_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[2].ITX/r4_iteration_out_reg[7]' (FD) to 'inst_Convergencei_1/Gen_IT[2].ITX/r2_iteration_out_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Convergencei_1/\Gen_IT[2].ITX /\r2_iteration_out_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[2].ITX/iteration_out_reg[7]' (FD) to 'inst_Convergencei_1/Gen_IT[2].ITX/r2_iteration_out_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Convergencei_1/\Gen_IT[2].ITX /\r2_iteration_out_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[3].ITX/r2_iteration_out_reg[6]' (FD) to 'inst_Convergencei_1/Gen_IT[3].ITX/r2_iteration_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[3].ITX/r2_iteration_out_reg[5]' (FD) to 'inst_Convergencei_1/Gen_IT[3].ITX/r2_iteration_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[3].ITX/r2_iteration_out_reg[4]' (FD) to 'inst_Convergencei_1/Gen_IT[3].ITX/r2_iteration_out_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Convergencei_1/\Gen_IT[3].ITX /\r2_iteration_out_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[3].ITX/r3_iteration_out_reg[6]' (FD) to 'inst_Convergencei_1/Gen_IT[3].ITX/r3_iteration_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[3].ITX/r3_iteration_out_reg[5]' (FD) to 'inst_Convergencei_1/Gen_IT[3].ITX/r3_iteration_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[3].ITX/r3_iteration_out_reg[4]' (FD) to 'inst_Convergencei_1/Gen_IT[3].ITX/r3_iteration_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[3].ITX/r3_iteration_out_reg[7]' (FD) to 'inst_Convergencei_1/Gen_IT[3].ITX/r2_iteration_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[3].ITX/r4_iteration_out_reg[6]' (FD) to 'inst_Convergencei_1/Gen_IT[3].ITX/r4_iteration_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[3].ITX/r4_iteration_out_reg[5]' (FD) to 'inst_Convergencei_1/Gen_IT[3].ITX/r4_iteration_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[3].ITX/r4_iteration_out_reg[4]' (FD) to 'inst_Convergencei_1/Gen_IT[3].ITX/r4_iteration_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[3].ITX/iteration_out_reg[6]' (FD) to 'inst_Convergencei_1/Gen_IT[3].ITX/iteration_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[3].ITX/iteration_out_reg[5]' (FD) to 'inst_Convergencei_1/Gen_IT[3].ITX/iteration_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[3].ITX/iteration_out_reg[4]' (FD) to 'inst_Convergencei_1/Gen_IT[3].ITX/iteration_out_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Convergencei_1/\Gen_IT[3].ITX /\r2_iteration_out_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[3].ITX/r4_iteration_out_reg[7]' (FD) to 'inst_Convergencei_1/Gen_IT[3].ITX/r2_iteration_out_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Convergencei_1/\Gen_IT[3].ITX /\r2_iteration_out_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[3].ITX/iteration_out_reg[7]' (FD) to 'inst_Convergencei_1/Gen_IT[3].ITX/r2_iteration_out_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Convergencei_1/\Gen_IT[3].ITX /\r2_iteration_out_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[4].ITX/r2_iteration_out_reg[6]' (FD) to 'inst_Convergencei_1/Gen_IT[4].ITX/r2_iteration_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[4].ITX/r2_iteration_out_reg[5]' (FD) to 'inst_Convergencei_1/Gen_IT[4].ITX/r2_iteration_out_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Convergencei_1/\Gen_IT[4].ITX /\r2_iteration_out_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[4].ITX/r3_iteration_out_reg[6]' (FD) to 'inst_Convergencei_1/Gen_IT[4].ITX/r3_iteration_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[4].ITX/r3_iteration_out_reg[5]' (FD) to 'inst_Convergencei_1/Gen_IT[4].ITX/r3_iteration_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[4].ITX/r3_iteration_out_reg[7]' (FD) to 'inst_Convergencei_1/Gen_IT[4].ITX/r2_iteration_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[4].ITX/r4_iteration_out_reg[6]' (FD) to 'inst_Convergencei_1/Gen_IT[4].ITX/r4_iteration_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[4].ITX/r4_iteration_out_reg[5]' (FD) to 'inst_Convergencei_1/Gen_IT[4].ITX/r4_iteration_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[4].ITX/iteration_out_reg[6]' (FD) to 'inst_Convergencei_1/Gen_IT[4].ITX/iteration_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[4].ITX/iteration_out_reg[5]' (FD) to 'inst_Convergencei_1/Gen_IT[4].ITX/iteration_out_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Convergencei_1/\Gen_IT[4].ITX /\r2_iteration_out_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst_Convergencei_1/Gen_IT[4].ITX/r4_iteration_out_reg[7]' (FD) to 'inst_Convergencei_1/Gen_IT[4].ITX/r2_iteration_out_reg[7]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Convergencei_1/\Gen_IT[4].ITX /\r2_iteration_out_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Convergencei_1/\Gen_IT[4].ITX /\r2_iteration_out_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Convergencei_1/\Gen_IT[5].ITX /\r2_iteration_out_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Convergencei_1/\Gen_IT[5].ITX /\r2_iteration_out_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Convergencei_1/\Gen_IT[5].ITX /\r2_iteration_out_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Convergencei_1/\Gen_IT[5].ITX /\r2_iteration_out_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Convergencei_1/\Gen_IT[6].ITX /\r2_iteration_out_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Convergencei_1/\Gen_IT[6].ITX /\r2_iteration_out_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Convergencei_1/\Gen_IT[6].ITX /\r2_iteration_out_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Convergencei_1/\Gen_IT[6].ITX /\r2_iteration_out_reg[7] )
WARNING: [Synth 8-3332] Sequential element (r1_iteration_out_reg[7]) is unused and will be removed from module iteration__1.
WARNING: [Synth 8-3332] Sequential element (r2_iteration_out_reg[7]) is unused and will be removed from module iteration__1.
WARNING: [Synth 8-3332] Sequential element (r1_iteration_out_reg[7]) is unused and will be removed from module iteration__2.
WARNING: [Synth 8-3332] Sequential element (r1_iteration_out_reg[6]) is unused and will be removed from module iteration__2.
WARNING: [Synth 8-3332] Sequential element (r1_iteration_out_reg[5]) is unused and will be removed from module iteration__2.
WARNING: [Synth 8-3332] Sequential element (r1_iteration_out_reg[4]) is unused and will be removed from module iteration__2.
WARNING: [Synth 8-3332] Sequential element (r1_iteration_out_reg[3]) is unused and will be removed from module iteration__2.
WARNING: [Synth 8-3332] Sequential element (r1_iteration_out_reg[2]) is unused and will be removed from module iteration__2.
WARNING: [Synth 8-3332] Sequential element (r2_iteration_out_reg[7]) is unused and will be removed from module iteration__2.
WARNING: [Synth 8-3332] Sequential element (r1_iteration_out_reg[7]) is unused and will be removed from module iteration__3.
WARNING: [Synth 8-3332] Sequential element (r1_iteration_out_reg[6]) is unused and will be removed from module iteration__3.
WARNING: [Synth 8-3332] Sequential element (r1_iteration_out_reg[5]) is unused and will be removed from module iteration__3.
WARNING: [Synth 8-3332] Sequential element (r1_iteration_out_reg[4]) is unused and will be removed from module iteration__3.
WARNING: [Synth 8-3332] Sequential element (r1_iteration_out_reg[3]) is unused and will be removed from module iteration__3.
WARNING: [Synth 8-3332] Sequential element (r2_iteration_out_reg[7]) is unused and will be removed from module iteration__3.
WARNING: [Synth 8-3332] Sequential element (r1_iteration_out_reg[7]) is unused and will be removed from module iteration__4.
WARNING: [Synth 8-3332] Sequential element (r1_iteration_out_reg[6]) is unused and will be removed from module iteration__4.
WARNING: [Synth 8-3332] Sequential element (r1_iteration_out_reg[5]) is unused and will be removed from module iteration__4.
WARNING: [Synth 8-3332] Sequential element (r1_iteration_out_reg[4]) is unused and will be removed from module iteration__4.
WARNING: [Synth 8-3332] Sequential element (r2_iteration_out_reg[7]) is unused and will be removed from module iteration__4.
WARNING: [Synth 8-3332] Sequential element (r1_iteration_out_reg[7]) is unused and will be removed from module iteration__5.
WARNING: [Synth 8-3332] Sequential element (r1_iteration_out_reg[6]) is unused and will be removed from module iteration__5.
WARNING: [Synth 8-3332] Sequential element (r1_iteration_out_reg[5]) is unused and will be removed from module iteration__5.
WARNING: [Synth 8-3332] Sequential element (r2_iteration_out_reg[7]) is unused and will be removed from module iteration__5.
WARNING: [Synth 8-3332] Sequential element (r1_iteration_out_reg[7]) is unused and will be removed from module iteration__6.
WARNING: [Synth 8-3332] Sequential element (r1_iteration_out_reg[6]) is unused and will be removed from module iteration__6.
WARNING: [Synth 8-3332] Sequential element (r2_iteration_out_reg[7]) is unused and will be removed from module iteration__6.
WARNING: [Synth 8-3332] Sequential element (r1_iteration_out_reg[7]) is unused and will be removed from module iteration__7.
WARNING: [Synth 8-3332] Sequential element (r2_iteration_out_reg[7]) is unused and will be removed from module iteration__7.
WARNING: [Synth 8-3332] Sequential element (r1_startreal_out_reg[23]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r1_startreal_out_reg[22]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r1_startreal_out_reg[21]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r1_startreal_out_reg[20]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r1_startreal_out_reg[19]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r1_startreal_out_reg[18]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r1_startreal_out_reg[17]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r1_startreal_out_reg[16]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r1_startreal_out_reg[15]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r1_startreal_out_reg[14]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r1_startreal_out_reg[13]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r1_startreal_out_reg[12]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r1_startreal_out_reg[11]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r1_startreal_out_reg[10]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r1_startreal_out_reg[9]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r1_startreal_out_reg[8]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r1_startreal_out_reg[7]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r1_startreal_out_reg[6]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r1_startreal_out_reg[5]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r1_startreal_out_reg[4]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r1_startreal_out_reg[3]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r1_startreal_out_reg[2]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r1_startreal_out_reg[1]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r1_startreal_out_reg[0]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r2_startreal_out_reg[23]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r2_startreal_out_reg[22]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r2_startreal_out_reg[21]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r2_startreal_out_reg[20]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r2_startreal_out_reg[19]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r2_startreal_out_reg[18]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r2_startreal_out_reg[17]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r2_startreal_out_reg[16]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r2_startreal_out_reg[15]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r2_startreal_out_reg[14]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r2_startreal_out_reg[13]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r2_startreal_out_reg[12]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r2_startreal_out_reg[11]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r2_startreal_out_reg[10]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r2_startreal_out_reg[9]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r2_startreal_out_reg[8]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r2_startreal_out_reg[7]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r2_startreal_out_reg[6]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r2_startreal_out_reg[5]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r2_startreal_out_reg[4]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r2_startreal_out_reg[3]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r2_startreal_out_reg[2]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r2_startreal_out_reg[1]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r2_startreal_out_reg[0]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r3_startreal_out_reg[23]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r3_startreal_out_reg[22]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r3_startreal_out_reg[21]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r3_startreal_out_reg[20]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r3_startreal_out_reg[19]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r3_startreal_out_reg[18]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r3_startreal_out_reg[17]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r3_startreal_out_reg[16]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r3_startreal_out_reg[15]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r3_startreal_out_reg[14]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r3_startreal_out_reg[13]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r3_startreal_out_reg[12]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r3_startreal_out_reg[11]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r3_startreal_out_reg[10]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r3_startreal_out_reg[9]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r3_startreal_out_reg[8]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r3_startreal_out_reg[7]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r3_startreal_out_reg[6]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r3_startreal_out_reg[5]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r3_startreal_out_reg[4]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r3_startreal_out_reg[3]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r3_startreal_out_reg[2]) is unused and will be removed from module iteration__27.
WARNING: [Synth 8-3332] Sequential element (r3_startreal_out_reg[1]) is unused and will be removed from module iteration__27.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/i_34/\inst_ViewController/v_offset_y_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/i_34/\inst_ViewController/v_offset_y_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/i_31/\inst_ViewController/v_offset_x_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/i_31/\inst_ViewController/v_offset_x_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/inst_Affichage_7seg/point_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\inst_ViewController/s_offset_x_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\inst_ViewController/offset_x_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 790.684 ; gain = 556.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------+----------------------------------------------+---------------+----------------+
|Module Name    | RTL Object                                   | Depth x Width | Implemented As | 
+---------------+----------------------------------------------+---------------+----------------+
|decodeur_7seg  | S                                            | 64x7          | LUT            | 
|Affichage_7seg | transcodeur_7seg/S                           | 64x7          | LUT            | 
|top_Mandelbrot | inst_Affichage_VGA/inst_VGA_bitmap/VGA_red   | 32x4          | LUT            | 
|top_Mandelbrot | inst_Affichage_VGA/inst_VGA_bitmap/VGA_green | 32x4          | LUT            | 
|top_Mandelbrot | inst_Affichage_VGA/inst_VGA_bitmap/VGA_blue  | 32x4          | LUT            | 
+---------------+----------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+--------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name         | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|VGA_bitmap_640x480: | screen_reg | 512 K x 8(READ_FIRST)  | W | R | 512 K x 8(WRITE_FIRST) |   | R | Port A and B     | 0      | 80     | 
+--------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+---------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|point          | A*B2            | 24     | 11     | -      | -      | 35     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|point          | C+A*(B:0x3fec0) | 24     | 10     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|point          | A*B2            | 24     | 11     | -      | -      | 35     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|point          | C+A*(B:0x3ff10) | 24     | 9      | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|point          | C'+A2*(B:0x280) | 19     | 10     | 19     | -      | 19     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 23     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 23     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 23     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 23     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 23     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 23     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 23     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 23     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 23     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 23     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 23     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 23     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 23     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 23     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 23     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 23     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 23     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 23     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 23     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 23     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 23     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 23     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 23     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 23     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 23     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 23     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 23     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iteration      | (PCIN>>17)+A*B  | 23     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ViewController | C+A*B           | 24     | 17     | 41     | -      | 41     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|ViewController | A*B             | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_3_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_3_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_3_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_3_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_3_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_3_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_9_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_9_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_9_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_9_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_9_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_9_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_9_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_9_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |convergence__GB0    |           1|     19766|
|2     |convergence__GB1    |           1|     18721|
|3     |top_Mandelbrot__GC0 |           1|      2571|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:24 ; elapsed = 00:01:29 . Memory (MB): peak = 861.016 ; gain = 627.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:07 ; elapsed = 00:02:14 . Memory (MB): peak = 1037.340 ; gain = 803.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name         | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|VGA_bitmap_640x480: | screen_reg | 512 K x 8(READ_FIRST)  | W | R | 512 K x 8(WRITE_FIRST) |   | R | Port A and B     | 0      | 80     | 
+--------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |top_Mandelbrot__GC0 |           1|      2571|
|2     |top_Mandelbrot_GT0  |           1|     39483|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5816] Retiming module `top_Mandelbrot__GC0`
	Effective logic levels on critical path before retiming is: 16
	Total number of crtical paths = 48

	Optimizing at the module level
	Cannot find a feasible solution:
		Effective logic levels from i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_0_5(fixed:BRAM/DSP/SRL) to i_0/inst_Affichage_VGA/inst_VGA_bitmap/VGA_blue_reg[0](fixed:OUTPUT) is: 16
		Effective logic levels found across for latency (=1) is: 16
	Optimizing locally to improve critical paths(may not reduce worst delay)

	Effective logic levels on critical path after retiming is: 16
	Total number of crtical paths = 48
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `top_Mandelbrot__GC0' done


INFO: [Synth 8-5816] Retiming module `top_Mandelbrot_GT0`
	Effective logic levels on critical path before retiming is: 18
	Total number of crtical paths = 4

	Optimizing at the module level
	Optimizing locally to improve critical paths(may not reduce worst delay)

	Effective logic levels on critical path after retiming is: 13
	Total number of crtical paths = 88
	Numbers of forward move = 0, and backward move = 51

	Retimed registers names:
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret__1
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret__14
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret__15
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret__16
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret__17
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret__22
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret__23
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret__24
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret__25
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret__30
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret__31
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret__32
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret__33
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret__38
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret__39
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret__40
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret__41
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret__6
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret__7
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret__8
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret__9
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__0
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__1
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__10
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__11
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__12
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__13
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__14
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__15
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__16
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__17
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__18
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__19
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__2
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__20
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__21
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__22
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__23
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__24
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__25
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__26
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__27
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__28
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__29
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__3
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__30
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__31
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__32
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__33
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__34
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__35
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__36
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__37
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__38
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__39
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__4
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__40
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__41
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__42
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__5
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__6
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__7
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__8
		i_1/inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__9
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret__1
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret__14
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret__15
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret__16
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret__17
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret__22
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret__23
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret__24
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret__25
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret__30
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret__31
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret__32
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret__33
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret__38
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret__39
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret__40
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret__41
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret__6
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret__7
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret__8
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret__9
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__0
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__1
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__10
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__11
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__12
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__13
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__14
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__15
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__16
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__17
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__18
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__19
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__2
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__20
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__21
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__22
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__23
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__24
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__25
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__26
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__27
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__28
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__29
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__3
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__30
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__31
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__32
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__33
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__34
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__35
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__36
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__37
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__38
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__39
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__4
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__40
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__41
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__42
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__5
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__6
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__7
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__8
		i_1/inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__9
		i_1/inst_Convergence/g_point/r1_update_reg_bret__0_bret
		i_1/inst_Convergence/g_point/r1_update_reg_bret__0_bret__0
		i_1/inst_Convergence/g_point/r1_update_reg_bret__0_bret__1
		i_1/inst_Convergence/g_point/r1_update_reg_bret__0_bret__2
		i_1/inst_Convergence/g_point/r1_update_reg_bret__1_bret
		i_1/inst_Convergence/g_point/r1_update_reg_bret__1_bret__0
		i_1/inst_Convergence/g_point/r1_update_reg_bret__1_bret__1
		i_1/inst_Convergence/g_point/r1_update_reg_bret__1_bret__2
		i_1/inst_Convergence/g_point/r1_update_reg_bret__2_bret
		i_1/inst_Convergence/g_point/r1_update_reg_bret__2_bret__0
		i_1/inst_Convergence/g_point/r1_update_reg_bret__2_bret__1
		i_1/inst_Convergence/g_point/r1_update_reg_bret__2_bret__2
		i_1/inst_Convergence/g_point/r1_update_reg_bret__2_bret__3
		i_1/inst_Convergence/g_point/r1_update_reg_bret__2_bret__4
		i_1/inst_Convergence/g_point/r1_update_reg_bret__3
		i_1/inst_Convergence/g_point/r1_update_reg_bret_bret
		i_1/inst_Convergence/g_point/r1_update_reg_bret_bret__0
		i_1/inst_Convergence/g_point/r1_update_reg_bret_bret__1
		i_1/inst_Convergence/g_point/r1_update_reg_bret_bret__2
		i_1/inst_Convergence/g_point/r1_update_reg_bret_bret__3
		i_1/inst_Convergence/g_point/r1_update_reg_bret_bret__4
 

INFO: [Synth 8-5816] Retiming module `top_Mandelbrot_GT0' done


INFO: [Synth 8-5816] Retiming module `top_Mandelbrot`
	Effective logic levels is 0, the effective logic levels of whole design is 18
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `top_Mandelbrot' done


INFO: [Synth 8-4480] The timing for the instance inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_3_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_3_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_3_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_3_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_3_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_3_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_9_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_9_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_9_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_9_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_9_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_9_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_9_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_9_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:17 ; elapsed = 00:05:26 . Memory (MB): peak = 1127.313 ; gain = 893.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5816] Retiming module `top_Mandelbrot`
	Numbers of forward move = 0, and backward move = 50

	Retimed registers names:
		inst_Convergence/Gen_IT[10].ITX/r1_iteration_out_reg[4]_bret
		inst_Convergence/Gen_IT[10].ITX/r1_iteration_out_reg[4]_bret__0
		inst_Convergence/Gen_IT[10].ITX/r1_iteration_out_reg[4]_bret__1
		inst_Convergence/Gen_IT[10].ITX/r1_iteration_out_reg[4]_bret__2
		inst_Convergence/Gen_IT[10].ITX/r1_iteration_out_reg[4]_bret__3
		inst_Convergence/Gen_IT[10].ITX/r1_iteration_out_reg[4]_bret__4
		inst_Convergence/Gen_IT[10].ITX/r1_iteration_out_reg[7]_bret
		inst_Convergence/Gen_IT[10].ITX/r1_iteration_out_reg[7]_bret__0
		inst_Convergence/Gen_IT[10].ITX/r1_iteration_out_reg[7]_bret__1
		inst_Convergence/Gen_IT[10].ITX/r1_iteration_out_reg[7]_bret__2
		inst_Convergence/Gen_IT[10].ITX/r1_iteration_out_reg[7]_bret__3
		inst_Convergence/Gen_IT[10].ITX/r1_iteration_out_reg[7]_bret__4
		inst_Convergence/Gen_IT[11].ITX/r1_iteration_out_reg[4]_bret
		inst_Convergence/Gen_IT[11].ITX/r1_iteration_out_reg[4]_bret__0
		inst_Convergence/Gen_IT[11].ITX/r1_iteration_out_reg[4]_bret__1
		inst_Convergence/Gen_IT[11].ITX/r1_iteration_out_reg[4]_bret__2
		inst_Convergence/Gen_IT[11].ITX/r1_iteration_out_reg[4]_bret__3
		inst_Convergence/Gen_IT[11].ITX/r1_iteration_out_reg[4]_bret__4
		inst_Convergence/Gen_IT[11].ITX/r1_iteration_out_reg[7]_bret
		inst_Convergence/Gen_IT[11].ITX/r1_iteration_out_reg[7]_bret__0
		inst_Convergence/Gen_IT[11].ITX/r1_iteration_out_reg[7]_bret__1
		inst_Convergence/Gen_IT[11].ITX/r1_iteration_out_reg[7]_bret__2
		inst_Convergence/Gen_IT[11].ITX/r1_iteration_out_reg[7]_bret__3
		inst_Convergence/Gen_IT[11].ITX/r1_iteration_out_reg[7]_bret__4
		inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[4]_bret
		inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[4]_bret__0
		inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[4]_bret__1
		inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[4]_bret__2
		inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[4]_bret__3
		inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[4]_bret__4
		inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[7]_bret
		inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[7]_bret__0
		inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[7]_bret__1
		inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[7]_bret__2
		inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[7]_bret__3
		inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[7]_bret__4
		inst_Convergence/Gen_IT[13].ITX/r1_iteration_out_reg[4]_bret
		inst_Convergence/Gen_IT[13].ITX/r1_iteration_out_reg[4]_bret__0
		inst_Convergence/Gen_IT[13].ITX/r1_iteration_out_reg[4]_bret__1
		inst_Convergence/Gen_IT[13].ITX/r1_iteration_out_reg[4]_bret__2
		inst_Convergence/Gen_IT[13].ITX/r1_iteration_out_reg[4]_bret__3
		inst_Convergence/Gen_IT[13].ITX/r1_iteration_out_reg[4]_bret__4
		inst_Convergence/Gen_IT[13].ITX/r1_iteration_out_reg[5]_bret
		inst_Convergence/Gen_IT[13].ITX/r1_iteration_out_reg[5]_bret__0
		inst_Convergence/Gen_IT[13].ITX/r1_iteration_out_reg[5]_bret__1
		inst_Convergence/Gen_IT[13].ITX/r1_iteration_out_reg[6]_bret
		inst_Convergence/Gen_IT[13].ITX/r1_iteration_out_reg[6]_bret__0
		inst_Convergence/Gen_IT[13].ITX/r1_iteration_out_reg[6]_bret__1
		inst_Convergence/Gen_IT[13].ITX/r1_iteration_out_reg[6]_bret__2
		inst_Convergence/Gen_IT[13].ITX/r1_iteration_out_reg[7]_bret
		inst_Convergence/Gen_IT[13].ITX/r1_iteration_out_reg[7]_bret__0
		inst_Convergence/Gen_IT[13].ITX/r1_iteration_out_reg[7]_bret__1
		inst_Convergence/Gen_IT[13].ITX/r1_iteration_out_reg[7]_bret__2
		inst_Convergence/Gen_IT[13].ITX/r1_iteration_out_reg[7]_bret__3
		inst_Convergence/Gen_IT[14].ITX/r1_iteration_out_reg[4]_bret
		inst_Convergence/Gen_IT[14].ITX/r1_iteration_out_reg[4]_bret__0
		inst_Convergence/Gen_IT[14].ITX/r1_iteration_out_reg[4]_bret__1
		inst_Convergence/Gen_IT[14].ITX/r1_iteration_out_reg[4]_bret__2
		inst_Convergence/Gen_IT[14].ITX/r1_iteration_out_reg[4]_bret__3
		inst_Convergence/Gen_IT[14].ITX/r1_iteration_out_reg[4]_bret__4
		inst_Convergence/Gen_IT[14].ITX/r1_iteration_out_reg[5]_bret
		inst_Convergence/Gen_IT[14].ITX/r1_iteration_out_reg[5]_bret__0
		inst_Convergence/Gen_IT[14].ITX/r1_iteration_out_reg[5]_bret__1
		inst_Convergence/Gen_IT[14].ITX/r1_iteration_out_reg[6]_bret
		inst_Convergence/Gen_IT[14].ITX/r1_iteration_out_reg[6]_bret__0
		inst_Convergence/Gen_IT[14].ITX/r1_iteration_out_reg[6]_bret__1
		inst_Convergence/Gen_IT[14].ITX/r1_iteration_out_reg[6]_bret__2
		inst_Convergence/Gen_IT[14].ITX/r1_iteration_out_reg[7]_bret
		inst_Convergence/Gen_IT[14].ITX/r1_iteration_out_reg[7]_bret__0
		inst_Convergence/Gen_IT[14].ITX/r1_iteration_out_reg[7]_bret__1
		inst_Convergence/Gen_IT[14].ITX/r1_iteration_out_reg[7]_bret__2
		inst_Convergence/Gen_IT[14].ITX/r1_iteration_out_reg[7]_bret__3
		inst_Convergence/Gen_IT[15].ITX/r1_iteration_out_reg[4]_bret
		inst_Convergence/Gen_IT[15].ITX/r1_iteration_out_reg[4]_bret__0
		inst_Convergence/Gen_IT[15].ITX/r1_iteration_out_reg[4]_bret__1
		inst_Convergence/Gen_IT[15].ITX/r1_iteration_out_reg[4]_bret__2
		inst_Convergence/Gen_IT[15].ITX/r1_iteration_out_reg[4]_bret__3
		inst_Convergence/Gen_IT[15].ITX/r1_iteration_out_reg[4]_bret__4
		inst_Convergence/Gen_IT[15].ITX/r1_iteration_out_reg[7]_bret
		inst_Convergence/Gen_IT[15].ITX/r1_iteration_out_reg[7]_bret__0
		inst_Convergence/Gen_IT[15].ITX/r1_iteration_out_reg[7]_bret__1
		inst_Convergence/Gen_IT[15].ITX/r1_iteration_out_reg[7]_bret__2
		inst_Convergence/Gen_IT[15].ITX/r1_iteration_out_reg[7]_bret__3
		inst_Convergence/Gen_IT[15].ITX/r1_iteration_out_reg[7]_bret__4
		inst_Convergence/Gen_IT[16].ITX/r1_iteration_out_reg[4]_bret
		inst_Convergence/Gen_IT[16].ITX/r1_iteration_out_reg[4]_bret__0
		inst_Convergence/Gen_IT[16].ITX/r1_iteration_out_reg[4]_bret__1
		inst_Convergence/Gen_IT[16].ITX/r1_iteration_out_reg[4]_bret__2
		inst_Convergence/Gen_IT[16].ITX/r1_iteration_out_reg[4]_bret__3
		inst_Convergence/Gen_IT[16].ITX/r1_iteration_out_reg[4]_bret__4
		inst_Convergence/Gen_IT[16].ITX/r1_iteration_out_reg[7]_bret
		inst_Convergence/Gen_IT[16].ITX/r1_iteration_out_reg[7]_bret__0
		inst_Convergence/Gen_IT[16].ITX/r1_iteration_out_reg[7]_bret__1
		inst_Convergence/Gen_IT[16].ITX/r1_iteration_out_reg[7]_bret__2
		inst_Convergence/Gen_IT[16].ITX/r1_iteration_out_reg[7]_bret__3
		inst_Convergence/Gen_IT[16].ITX/r1_iteration_out_reg[7]_bret__4
		inst_Convergence/Gen_IT[17].ITX/r1_iteration_out_reg[4]_bret
		inst_Convergence/Gen_IT[17].ITX/r1_iteration_out_reg[4]_bret__0
		inst_Convergence/Gen_IT[17].ITX/r1_iteration_out_reg[4]_bret__1
		inst_Convergence/Gen_IT[17].ITX/r1_iteration_out_reg[4]_bret__2
		inst_Convergence/Gen_IT[17].ITX/r1_iteration_out_reg[4]_bret__3
		inst_Convergence/Gen_IT[17].ITX/r1_iteration_out_reg[4]_bret__4
		inst_Convergence/Gen_IT[17].ITX/r1_iteration_out_reg[7]_bret
		inst_Convergence/Gen_IT[17].ITX/r1_iteration_out_reg[7]_bret__0
		inst_Convergence/Gen_IT[17].ITX/r1_iteration_out_reg[7]_bret__1
		inst_Convergence/Gen_IT[17].ITX/r1_iteration_out_reg[7]_bret__2
		inst_Convergence/Gen_IT[17].ITX/r1_iteration_out_reg[7]_bret__3
		inst_Convergence/Gen_IT[17].ITX/r1_iteration_out_reg[7]_bret__4
		inst_Convergence/Gen_IT[18].ITX/r1_iteration_out_reg[4]_bret
		inst_Convergence/Gen_IT[18].ITX/r1_iteration_out_reg[4]_bret__0
		inst_Convergence/Gen_IT[18].ITX/r1_iteration_out_reg[4]_bret__1
		inst_Convergence/Gen_IT[18].ITX/r1_iteration_out_reg[4]_bret__2
		inst_Convergence/Gen_IT[18].ITX/r1_iteration_out_reg[4]_bret__3
		inst_Convergence/Gen_IT[18].ITX/r1_iteration_out_reg[4]_bret__4
		inst_Convergence/Gen_IT[18].ITX/r1_iteration_out_reg[7]_bret
		inst_Convergence/Gen_IT[18].ITX/r1_iteration_out_reg[7]_bret__0
		inst_Convergence/Gen_IT[18].ITX/r1_iteration_out_reg[7]_bret__1
		inst_Convergence/Gen_IT[18].ITX/r1_iteration_out_reg[7]_bret__2
		inst_Convergence/Gen_IT[18].ITX/r1_iteration_out_reg[7]_bret__3
		inst_Convergence/Gen_IT[18].ITX/r1_iteration_out_reg[7]_bret__4
		inst_Convergence/Gen_IT[19].ITX/r1_iteration_out_reg[4]_bret
		inst_Convergence/Gen_IT[19].ITX/r1_iteration_out_reg[4]_bret__0
		inst_Convergence/Gen_IT[19].ITX/r1_iteration_out_reg[4]_bret__1
		inst_Convergence/Gen_IT[19].ITX/r1_iteration_out_reg[4]_bret__2
		inst_Convergence/Gen_IT[19].ITX/r1_iteration_out_reg[4]_bret__3
		inst_Convergence/Gen_IT[19].ITX/r1_iteration_out_reg[4]_bret__4
		inst_Convergence/Gen_IT[19].ITX/r1_iteration_out_reg[7]_bret
		inst_Convergence/Gen_IT[19].ITX/r1_iteration_out_reg[7]_bret__0
		inst_Convergence/Gen_IT[19].ITX/r1_iteration_out_reg[7]_bret__1
		inst_Convergence/Gen_IT[19].ITX/r1_iteration_out_reg[7]_bret__2
		inst_Convergence/Gen_IT[19].ITX/r1_iteration_out_reg[7]_bret__3
		inst_Convergence/Gen_IT[19].ITX/r1_iteration_out_reg[7]_bret__4
		inst_Convergence/Gen_IT[20].ITX/r1_iteration_out_reg[4]_bret
		inst_Convergence/Gen_IT[20].ITX/r1_iteration_out_reg[4]_bret__0
		inst_Convergence/Gen_IT[20].ITX/r1_iteration_out_reg[4]_bret__1
		inst_Convergence/Gen_IT[20].ITX/r1_iteration_out_reg[4]_bret__2
		inst_Convergence/Gen_IT[20].ITX/r1_iteration_out_reg[4]_bret__3
		inst_Convergence/Gen_IT[20].ITX/r1_iteration_out_reg[4]_bret__4
		inst_Convergence/Gen_IT[20].ITX/r1_iteration_out_reg[7]_bret
		inst_Convergence/Gen_IT[20].ITX/r1_iteration_out_reg[7]_bret__0
		inst_Convergence/Gen_IT[20].ITX/r1_iteration_out_reg[7]_bret__1
		inst_Convergence/Gen_IT[20].ITX/r1_iteration_out_reg[7]_bret__2
		inst_Convergence/Gen_IT[20].ITX/r1_iteration_out_reg[7]_bret__3
		inst_Convergence/Gen_IT[20].ITX/r1_iteration_out_reg[7]_bret__4
		inst_Convergence/Gen_IT[21].ITX/r1_iteration_out_reg[4]_bret
		inst_Convergence/Gen_IT[21].ITX/r1_iteration_out_reg[4]_bret__0
		inst_Convergence/Gen_IT[21].ITX/r1_iteration_out_reg[4]_bret__1
		inst_Convergence/Gen_IT[21].ITX/r1_iteration_out_reg[4]_bret__2
		inst_Convergence/Gen_IT[21].ITX/r1_iteration_out_reg[4]_bret__3
		inst_Convergence/Gen_IT[21].ITX/r1_iteration_out_reg[4]_bret__4
		inst_Convergence/Gen_IT[21].ITX/r1_iteration_out_reg[7]_bret
		inst_Convergence/Gen_IT[21].ITX/r1_iteration_out_reg[7]_bret__0
		inst_Convergence/Gen_IT[21].ITX/r1_iteration_out_reg[7]_bret__1
		inst_Convergence/Gen_IT[21].ITX/r1_iteration_out_reg[7]_bret__2
		inst_Convergence/Gen_IT[21].ITX/r1_iteration_out_reg[7]_bret__3
		inst_Convergence/Gen_IT[21].ITX/r1_iteration_out_reg[7]_bret__4
		inst_Convergence/Gen_IT[22].ITX/r1_iteration_out_reg[4]_bret
		inst_Convergence/Gen_IT[22].ITX/r1_iteration_out_reg[4]_bret__0
		inst_Convergence/Gen_IT[22].ITX/r1_iteration_out_reg[4]_bret__1
		inst_Convergence/Gen_IT[22].ITX/r1_iteration_out_reg[4]_bret__2
		inst_Convergence/Gen_IT[22].ITX/r1_iteration_out_reg[4]_bret__3
		inst_Convergence/Gen_IT[22].ITX/r1_iteration_out_reg[4]_bret__4
		inst_Convergence/Gen_IT[22].ITX/r1_iteration_out_reg[7]_bret
		inst_Convergence/Gen_IT[22].ITX/r1_iteration_out_reg[7]_bret__0
		inst_Convergence/Gen_IT[22].ITX/r1_iteration_out_reg[7]_bret__1
		inst_Convergence/Gen_IT[22].ITX/r1_iteration_out_reg[7]_bret__2
		inst_Convergence/Gen_IT[22].ITX/r1_iteration_out_reg[7]_bret__3
		inst_Convergence/Gen_IT[22].ITX/r1_iteration_out_reg[7]_bret__4
		inst_Convergence/Gen_IT[23].ITX/r1_iteration_out_reg[4]_bret
		inst_Convergence/Gen_IT[23].ITX/r1_iteration_out_reg[4]_bret__0
		inst_Convergence/Gen_IT[23].ITX/r1_iteration_out_reg[4]_bret__1
		inst_Convergence/Gen_IT[23].ITX/r1_iteration_out_reg[4]_bret__2
		inst_Convergence/Gen_IT[23].ITX/r1_iteration_out_reg[4]_bret__3
		inst_Convergence/Gen_IT[23].ITX/r1_iteration_out_reg[4]_bret__4
		inst_Convergence/Gen_IT[23].ITX/r1_iteration_out_reg[7]_bret
		inst_Convergence/Gen_IT[23].ITX/r1_iteration_out_reg[7]_bret__0
		inst_Convergence/Gen_IT[23].ITX/r1_iteration_out_reg[7]_bret__1
		inst_Convergence/Gen_IT[23].ITX/r1_iteration_out_reg[7]_bret__2
		inst_Convergence/Gen_IT[23].ITX/r1_iteration_out_reg[7]_bret__3
		inst_Convergence/Gen_IT[23].ITX/r1_iteration_out_reg[7]_bret__4
		inst_Convergence/Gen_IT[24].ITX/r1_iteration_out_reg[4]_bret
		inst_Convergence/Gen_IT[24].ITX/r1_iteration_out_reg[4]_bret__0
		inst_Convergence/Gen_IT[24].ITX/r1_iteration_out_reg[4]_bret__1
		inst_Convergence/Gen_IT[24].ITX/r1_iteration_out_reg[4]_bret__2
		inst_Convergence/Gen_IT[24].ITX/r1_iteration_out_reg[4]_bret__3
		inst_Convergence/Gen_IT[24].ITX/r1_iteration_out_reg[4]_bret__4
		inst_Convergence/Gen_IT[24].ITX/r1_iteration_out_reg[7]_bret
		inst_Convergence/Gen_IT[24].ITX/r1_iteration_out_reg[7]_bret__0
		inst_Convergence/Gen_IT[24].ITX/r1_iteration_out_reg[7]_bret__1
		inst_Convergence/Gen_IT[24].ITX/r1_iteration_out_reg[7]_bret__2
		inst_Convergence/Gen_IT[24].ITX/r1_iteration_out_reg[7]_bret__3
		inst_Convergence/Gen_IT[24].ITX/r1_iteration_out_reg[7]_bret__4
		inst_Convergence/Gen_IT[25].ITX/r1_iteration_out_reg[4]_bret
		inst_Convergence/Gen_IT[25].ITX/r1_iteration_out_reg[4]_bret__0
		inst_Convergence/Gen_IT[25].ITX/r1_iteration_out_reg[4]_bret__1
		inst_Convergence/Gen_IT[25].ITX/r1_iteration_out_reg[4]_bret__2
		inst_Convergence/Gen_IT[25].ITX/r1_iteration_out_reg[4]_bret__3
		inst_Convergence/Gen_IT[25].ITX/r1_iteration_out_reg[4]_bret__4
		inst_Convergence/Gen_IT[25].ITX/r1_iteration_out_reg[7]_bret
		inst_Convergence/Gen_IT[25].ITX/r1_iteration_out_reg[7]_bret__0
		inst_Convergence/Gen_IT[25].ITX/r1_iteration_out_reg[7]_bret__1
		inst_Convergence/Gen_IT[25].ITX/r1_iteration_out_reg[7]_bret__2
		inst_Convergence/Gen_IT[25].ITX/r1_iteration_out_reg[7]_bret__3
		inst_Convergence/Gen_IT[25].ITX/r1_iteration_out_reg[7]_bret__4
		inst_Convergence/Gen_IT[26].ITX/r1_iteration_out_reg[4]_bret
		inst_Convergence/Gen_IT[26].ITX/r1_iteration_out_reg[4]_bret__0
		inst_Convergence/Gen_IT[26].ITX/r1_iteration_out_reg[4]_bret__1
		inst_Convergence/Gen_IT[26].ITX/r1_iteration_out_reg[4]_bret__2
		inst_Convergence/Gen_IT[26].ITX/r1_iteration_out_reg[4]_bret__3
		inst_Convergence/Gen_IT[26].ITX/r1_iteration_out_reg[4]_bret__4
		inst_Convergence/Gen_IT[26].ITX/r1_iteration_out_reg[7]_bret
		inst_Convergence/Gen_IT[26].ITX/r1_iteration_out_reg[7]_bret__0
		inst_Convergence/Gen_IT[26].ITX/r1_iteration_out_reg[7]_bret__1
		inst_Convergence/Gen_IT[26].ITX/r1_iteration_out_reg[7]_bret__2
		inst_Convergence/Gen_IT[26].ITX/r1_iteration_out_reg[7]_bret__3
		inst_Convergence/Gen_IT[26].ITX/r1_iteration_out_reg[7]_bret__4
		inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[4]_bret
		inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[4]_bret__0
		inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[5]_bret
		inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[5]_bret__0
		inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[5]_bret__1
		inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[6]_bret
		inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[6]_bret__0
		inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[6]_bret__1
		inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[6]_bret__2
		inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[7]_bret
		inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[7]_bret__0
		inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[7]_bret__1
		inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[7]_bret__2
		inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[7]_bret__3
		inst_Convergence/Gen_IT[7].ITX/r1_iteration_out_reg[4]_bret
		inst_Convergence/Gen_IT[7].ITX/r1_iteration_out_reg[4]_bret__0
		inst_Convergence/Gen_IT[7].ITX/r1_iteration_out_reg[4]_bret__1
		inst_Convergence/Gen_IT[7].ITX/r1_iteration_out_reg[4]_bret__2
		inst_Convergence/Gen_IT[7].ITX/r1_iteration_out_reg[4]_bret__3
		inst_Convergence/Gen_IT[7].ITX/r1_iteration_out_reg[4]_bret__4
		inst_Convergence/Gen_IT[7].ITX/r1_iteration_out_reg[5]_bret
		inst_Convergence/Gen_IT[7].ITX/r1_iteration_out_reg[5]_bret__0
		inst_Convergence/Gen_IT[7].ITX/r1_iteration_out_reg[5]_bret__1
		inst_Convergence/Gen_IT[7].ITX/r1_iteration_out_reg[6]_bret
		inst_Convergence/Gen_IT[7].ITX/r1_iteration_out_reg[6]_bret__0
		inst_Convergence/Gen_IT[7].ITX/r1_iteration_out_reg[6]_bret__1
		inst_Convergence/Gen_IT[7].ITX/r1_iteration_out_reg[6]_bret__2
		inst_Convergence/Gen_IT[7].ITX/r1_iteration_out_reg[7]_bret
		inst_Convergence/Gen_IT[7].ITX/r1_iteration_out_reg[7]_bret__0
		inst_Convergence/Gen_IT[7].ITX/r1_iteration_out_reg[7]_bret__1
		inst_Convergence/Gen_IT[7].ITX/r1_iteration_out_reg[7]_bret__2
		inst_Convergence/Gen_IT[8].ITX/r1_iteration_out_reg[4]_bret
		inst_Convergence/Gen_IT[8].ITX/r1_iteration_out_reg[4]_bret__0
		inst_Convergence/Gen_IT[8].ITX/r1_iteration_out_reg[4]_bret__1
		inst_Convergence/Gen_IT[8].ITX/r1_iteration_out_reg[4]_bret__2
		inst_Convergence/Gen_IT[8].ITX/r1_iteration_out_reg[4]_bret__3
		inst_Convergence/Gen_IT[8].ITX/r1_iteration_out_reg[4]_bret__4
		inst_Convergence/Gen_IT[8].ITX/r1_iteration_out_reg[7]_bret
		inst_Convergence/Gen_IT[8].ITX/r1_iteration_out_reg[7]_bret__0
		inst_Convergence/Gen_IT[8].ITX/r1_iteration_out_reg[7]_bret__1
		inst_Convergence/Gen_IT[8].ITX/r1_iteration_out_reg[7]_bret__2
		inst_Convergence/Gen_IT[8].ITX/r1_iteration_out_reg[7]_bret__3
		inst_Convergence/Gen_IT[8].ITX/r1_iteration_out_reg[7]_bret__4
		inst_Convergence/Gen_IT[9].ITX/r1_iteration_out_reg[4]_bret
		inst_Convergence/Gen_IT[9].ITX/r1_iteration_out_reg[4]_bret__0
		inst_Convergence/Gen_IT[9].ITX/r1_iteration_out_reg[4]_bret__1
		inst_Convergence/Gen_IT[9].ITX/r1_iteration_out_reg[4]_bret__2
		inst_Convergence/Gen_IT[9].ITX/r1_iteration_out_reg[4]_bret__3
		inst_Convergence/Gen_IT[9].ITX/r1_iteration_out_reg[4]_bret__4
		inst_Convergence/Gen_IT[9].ITX/r1_iteration_out_reg[7]_bret
		inst_Convergence/Gen_IT[9].ITX/r1_iteration_out_reg[7]_bret__0
		inst_Convergence/Gen_IT[9].ITX/r1_iteration_out_reg[7]_bret__1
		inst_Convergence/Gen_IT[9].ITX/r1_iteration_out_reg[7]_bret__2
		inst_Convergence/Gen_IT[9].ITX/r1_iteration_out_reg[7]_bret__3
		inst_Convergence/Gen_IT[9].ITX/r1_iteration_out_reg[7]_bret__4
		inst_Convergence/g_point/r1_startimag_reg[23]_bret__1
		inst_Convergence/g_point/r1_startimag_reg[23]_bret__14
		inst_Convergence/g_point/r1_startimag_reg[23]_bret__15
		inst_Convergence/g_point/r1_startimag_reg[23]_bret__16
		inst_Convergence/g_point/r1_startimag_reg[23]_bret__17
		inst_Convergence/g_point/r1_startimag_reg[23]_bret__22
		inst_Convergence/g_point/r1_startimag_reg[23]_bret__23
		inst_Convergence/g_point/r1_startimag_reg[23]_bret__24
		inst_Convergence/g_point/r1_startimag_reg[23]_bret__25
		inst_Convergence/g_point/r1_startimag_reg[23]_bret__30
		inst_Convergence/g_point/r1_startimag_reg[23]_bret__31
		inst_Convergence/g_point/r1_startimag_reg[23]_bret__32
		inst_Convergence/g_point/r1_startimag_reg[23]_bret__33
		inst_Convergence/g_point/r1_startimag_reg[23]_bret__38
		inst_Convergence/g_point/r1_startimag_reg[23]_bret__39
		inst_Convergence/g_point/r1_startimag_reg[23]_bret__40
		inst_Convergence/g_point/r1_startimag_reg[23]_bret__41
		inst_Convergence/g_point/r1_startimag_reg[23]_bret__6
		inst_Convergence/g_point/r1_startimag_reg[23]_bret__7
		inst_Convergence/g_point/r1_startimag_reg[23]_bret__8
		inst_Convergence/g_point/r1_startimag_reg[23]_bret__9
		inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret
		inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__1
		inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__11
		inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__13
		inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__15
		inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__17
		inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__19
		inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__2
		inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__21
		inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__23
		inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__25
		inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__27
		inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__29
		inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__3
		inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__31
		inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__33
		inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__35
		inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__37
		inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__39
		inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__41
		inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__5
		inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__7
		inst_Convergence/g_point/r1_startimag_reg[23]_bret_bret__9
		inst_Convergence/g_point/r1_startreal_reg[23]_bret__1
		inst_Convergence/g_point/r1_startreal_reg[23]_bret__14
		inst_Convergence/g_point/r1_startreal_reg[23]_bret__15
		inst_Convergence/g_point/r1_startreal_reg[23]_bret__16
		inst_Convergence/g_point/r1_startreal_reg[23]_bret__17
		inst_Convergence/g_point/r1_startreal_reg[23]_bret__22
		inst_Convergence/g_point/r1_startreal_reg[23]_bret__23
		inst_Convergence/g_point/r1_startreal_reg[23]_bret__24
		inst_Convergence/g_point/r1_startreal_reg[23]_bret__25
		inst_Convergence/g_point/r1_startreal_reg[23]_bret__30
		inst_Convergence/g_point/r1_startreal_reg[23]_bret__31
		inst_Convergence/g_point/r1_startreal_reg[23]_bret__32
		inst_Convergence/g_point/r1_startreal_reg[23]_bret__33
		inst_Convergence/g_point/r1_startreal_reg[23]_bret__38
		inst_Convergence/g_point/r1_startreal_reg[23]_bret__39
		inst_Convergence/g_point/r1_startreal_reg[23]_bret__40
		inst_Convergence/g_point/r1_startreal_reg[23]_bret__41
		inst_Convergence/g_point/r1_startreal_reg[23]_bret__6
		inst_Convergence/g_point/r1_startreal_reg[23]_bret__7
		inst_Convergence/g_point/r1_startreal_reg[23]_bret__8
		inst_Convergence/g_point/r1_startreal_reg[23]_bret__9
		inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret
		inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__1
		inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__11
		inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__13
		inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__15
		inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__17
		inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__19
		inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__2
		inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__21
		inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__23
		inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__25
		inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__27
		inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__29
		inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__3
		inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__31
		inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__33
		inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__35
		inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__37
		inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__39
		inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__41
		inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__5
		inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__7
		inst_Convergence/g_point/r1_startreal_reg[23]_bret_bret__9
		inst_Convergence/g_point/r1_update_reg_bret__0_bret
		inst_Convergence/g_point/r1_update_reg_bret__0_bret__0
		inst_Convergence/g_point/r1_update_reg_bret__0_bret__1
		inst_Convergence/g_point/r1_update_reg_bret__0_bret__2
		inst_Convergence/g_point/r1_update_reg_bret__1_bret
		inst_Convergence/g_point/r1_update_reg_bret__1_bret__0
		inst_Convergence/g_point/r1_update_reg_bret__1_bret__1
		inst_Convergence/g_point/r1_update_reg_bret__1_bret__2
		inst_Convergence/g_point/r1_update_reg_bret__2_bret
		inst_Convergence/g_point/r1_update_reg_bret__2_bret__0
		inst_Convergence/g_point/r1_update_reg_bret__2_bret__1
		inst_Convergence/g_point/r1_update_reg_bret__2_bret__2
		inst_Convergence/g_point/r1_update_reg_bret__2_bret__3
		inst_Convergence/g_point/r1_update_reg_bret__2_bret__4
		inst_Convergence/g_point/r1_update_reg_bret__3
		inst_Convergence/g_point/r1_update_reg_bret_bret
		inst_Convergence/g_point/r1_update_reg_bret_bret__0
		inst_Convergence/g_point/r1_update_reg_bret_bret__1
		inst_Convergence/g_point/r1_update_reg_bret_bret__2
		inst_Convergence/g_point/r1_update_reg_bret_bret__3
		inst_Convergence/g_point/r1_update_reg_bret_bret__4
 

INFO: [Synth 8-5816] Retiming module `top_Mandelbrot' done


INFO: [Synth 8-6064] Net n_0_754 is driving 80 big block pins (URAM, BRAM and DSP loads). Created 8 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_410 is driving 70 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_408 is driving 70 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_406 is driving 70 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_404 is driving 70 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:26 ; elapsed = 00:05:35 . Memory (MB): peak = 1127.313 ; gain = 893.516
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:26 ; elapsed = 00:05:35 . Memory (MB): peak = 1127.313 ; gain = 893.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:33 ; elapsed = 00:05:42 . Memory (MB): peak = 1127.313 ; gain = 893.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:33 ; elapsed = 00:05:42 . Memory (MB): peak = 1127.313 ; gain = 893.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:33 ; elapsed = 00:05:43 . Memory (MB): peak = 1127.313 ; gain = 893.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:34 ; elapsed = 00:05:43 . Memory (MB): peak = 1127.313 ; gain = 893.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+-----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+-----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_Mandelbrot | inst_Convergence/Gen_IT[0].ITX/addr_out_reg[18]     | 4      | 513   | NO           | NO                 | NO                | 513    | 0       | 
|top_Mandelbrot | inst_Convergence/Gen_IT[0].ITX/iteration_out_reg[0] | 4      | 1490  | NO           | NO                 | YES               | 1490   | 0       | 
|top_Mandelbrot | inst_Convergence/Gen_IT[0].ITX/r4_zreal_out_reg[23] | 3      | 1296  | NO           | NO                 | YES               | 1296   | 0       | 
+---------------+-----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |CARRY4     |   972|
|3     |DSP48E1    |     2|
|4     |DSP48E1_1  |     3|
|5     |DSP48E1_2  |     1|
|6     |DSP48E1_3  |     7|
|7     |DSP48E1_4  |   160|
|8     |LUT1       |    34|
|9     |LUT2       |  4966|
|10    |LUT3       |   809|
|11    |LUT4       |   773|
|12    |LUT5       |   807|
|13    |LUT6       |   995|
|14    |MUXF7      |    40|
|15    |RAMB36E1   |    40|
|16    |RAMB36E1_1 |    40|
|17    |SRL16E     |  3299|
|18    |FDCE       |   114|
|19    |FDC_1      |     6|
|20    |FDPE       |     1|
|21    |FDP_1      |     1|
|22    |FDRE       |  7107|
|23    |FDSE       |    45|
|24    |IBUF       |     5|
|25    |OBUF       |    33|
|26    |OBUFT      |    22|
+------+-----------+------+

Report Instance Areas: 
+------+----------------------------+---------------------+------+
|      |Instance                    |Module               |Cells |
+------+----------------------------+---------------------+------+
|1     |top                         |                     | 20284|
|2     |  gestion_bouton_bas        |push_detector        |   155|
|3     |    deb_inst                |debounce_28          |    50|
|4     |  gestion_bouton_haut       |push_detector_0      |   179|
|5     |    deb_inst                |debounce             |    74|
|6     |  inst_Affichage_7seg       |Affichage_7seg       |    39|
|7     |  inst_Affichage_VGA        |Affichage_VGA        |   303|
|8     |    inst_VGA_bitmap         |VGA_bitmap_640x480   |   303|
|9     |  inst_Convergence          |convergence          | 18605|
|10    |    \Gen_IT[0].ITX          |iteration            |   635|
|11    |    \Gen_IT[10].ITX         |iteration_1          |   674|
|12    |    \Gen_IT[11].ITX         |iteration_2          |   674|
|13    |    \Gen_IT[12].ITX         |iteration_3          |   672|
|14    |    \Gen_IT[13].ITX         |iteration_4          |   678|
|15    |    \Gen_IT[14].ITX         |iteration_5          |   680|
|16    |    \Gen_IT[15].ITX         |iteration_6          |   674|
|17    |    \Gen_IT[16].ITX         |iteration_7          |   674|
|18    |    \Gen_IT[17].ITX         |iteration_8          |   674|
|19    |    \Gen_IT[18].ITX         |iteration_9          |   674|
|20    |    \Gen_IT[19].ITX         |iteration_10         |   674|
|21    |    \Gen_IT[1].ITX          |iteration_11         |   639|
|22    |    \Gen_IT[20].ITX         |iteration_12         |   674|
|23    |    \Gen_IT[21].ITX         |iteration_13         |   674|
|24    |    \Gen_IT[22].ITX         |iteration_14         |   674|
|25    |    \Gen_IT[23].ITX         |iteration_15         |   674|
|26    |    \Gen_IT[24].ITX         |iteration_16         |   674|
|27    |    \Gen_IT[25].ITX         |iteration_17         |   626|
|28    |    \Gen_IT[26].ITX         |iteration_18         |   471|
|29    |    \Gen_IT[27].ITX         |iteration_19         |   337|
|30    |    \Gen_IT[2].ITX          |iteration_20         |   643|
|31    |    \Gen_IT[3].ITX          |iteration_21         |   647|
|32    |    \Gen_IT[4].ITX          |iteration_22         |   652|
|33    |    \Gen_IT[5].ITX          |iteration_23         |   657|
|34    |    \Gen_IT[6].ITX          |iteration_24         |   657|
|35    |    \Gen_IT[7].ITX          |iteration_25         |   679|
|36    |    \Gen_IT[8].ITX          |iteration_26         |   674|
|37    |    \Gen_IT[9].ITX          |iteration_27         |   674|
|38    |    g_point                 |point                |   496|
|39    |  inst_Gestionnaire_Horloge |Gestionnaire_Horloge |   117|
|40    |  inst_ViewController       |ViewController       |   218|
|41    |  joystick                  |JSTK                 |   604|
|42    |    SPI_Ctrl                |spiCtrl              |   577|
|43    |    SPI_Int                 |spiMode0             |    27|
+------+----------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:34 ; elapsed = 00:05:43 . Memory (MB): peak = 1127.313 ; gain = 893.516
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 853 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:18 ; elapsed = 00:05:31 . Memory (MB): peak = 1127.313 ; gain = 541.195
Synthesis Optimization Complete : Time (s): cpu = 00:05:34 ; elapsed = 00:05:43 . Memory (MB): peak = 1127.313 ; gain = 893.516
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1277 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  FDC_1 => FDCE (inverted pins: C): 6 instances
  FDP_1 => FDPE (inverted pins: C): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
360 Infos, 222 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:42 ; elapsed = 00:05:52 . Memory (MB): peak = 1127.313 ; gain = 906.328
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'P:/mandelbrot_nouveau/mandelbrot_nouveau.runs/synth_1/top_Mandelbrot.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_Mandelbrot_utilization_synth.rpt -pb top_Mandelbrot_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.265 . Memory (MB): peak = 1127.313 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jan 29 10:46:37 2020...
