#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x137f4d6d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x137f49610 .scope module, "rom_ram_sim" "rom_ram_sim" 3 3;
 .timescale -9 -12;
v0x137f838f0_0 .var "clk", 0 0;
v0x137f839d0_0 .var "ram_addr", 31 0;
v0x137f83a60_0 .var "ram_byte_sel", 3 0;
v0x137f83af0_0 .var "ram_data_in", 31 0;
v0x137f83ba0_0 .net "ram_data_out", 31 0, L_0x137f877e0;  1 drivers
v0x137f83c70_0 .var "ram_en", 0 0;
v0x137f83d20_0 .var "ram_we", 0 0;
v0x137f83dd0_0 .var "rom_addr", 31 0;
v0x137f83e80_0 .net "rom_data_out", 31 0, L_0x137f844a0;  1 drivers
v0x137f83f90_0 .var "upg_adr", 13 0;
v0x137f84060_0 .var "upg_clk", 0 0;
v0x137f84130_0 .var "upg_dat", 31 0;
v0x137f84200_0 .var "upg_done", 0 0;
v0x137f842d0_0 .var "upg_rst", 0 0;
v0x137f843a0_0 .var "upg_wen", 0 0;
E_0x137f58b60 .event posedge, v0x137f819d0_0;
S_0x137f4fa50 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 207, 3 207 0, S_0x137f49610;
 .timescale -9 -12;
v0x137f05e20_0 .var/i "i", 31 0;
E_0x137f192c0 .event posedge, v0x137f81540_0;
S_0x137f7beb0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 222, 3 222 0, S_0x137f49610;
 .timescale -9 -12;
v0x137f7c080_0 .var/i "i", 31 0;
S_0x137f7c110 .scope begin, "$unm_blk_16" "$unm_blk_16" 3 397, 3 397 0, S_0x137f49610;
 .timescale -9 -12;
v0x137f7c570_0 .var/i "test_addr", 31 0;
v0x137f7c630_0 .var/i "write_data", 31 0;
S_0x137f7c2f0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 400, 3 400 0, S_0x137f7c110;
 .timescale -9 -12;
v0x137f7c4b0_0 .var/i "i", 31 0;
S_0x137f7c6e0 .scope begin, "$unm_blk_18" "$unm_blk_18" 3 514, 3 514 0, S_0x137f49610;
 .timescale -9 -12;
v0x137f7cb30_0 .var/i "burst_addr", 31 0;
v0x137f7cbf0_0 .var/i "burst_data", 31 0;
S_0x137f7c8a0 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 3 517, 3 517 0, S_0x137f7c6e0;
 .timescale -9 -12;
v0x137f7ca70_0 .var/i "i", 31 0;
S_0x137f7cca0 .scope begin, "$unm_blk_20" "$unm_blk_20" 3 532, 3 532 0, S_0x137f49610;
 .timescale -9 -12;
v0x137f7d130_0 .var/i "read_addr", 31 0;
S_0x137f7cea0 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 3 534, 3 534 0, S_0x137f7cca0;
 .timescale -9 -12;
v0x137f7d070_0 .var/i "i", 31 0;
S_0x137f7d1f0 .scope module, "u_ram" "ram" 3 36, 4 1 0, S_0x137f49610;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "eable";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 4 "byte_sel";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 32 "data_out";
    .port_info 7 /INPUT 1 "upg_rst";
    .port_info 8 /INPUT 1 "upg_clk";
    .port_info 9 /INPUT 1 "upg_wen";
    .port_info 10 /INPUT 14 "upg_adr";
    .port_info 11 /INPUT 32 "upg_dat";
    .port_info 12 /INPUT 1 "upg_done";
L_0x137f84a30 .functor NOT 1, v0x137f842d0_0, C4<0>, C4<0>, C4<0>;
L_0x137f84d40 .functor AND 1, L_0x137f84c00, v0x137f83c70_0, C4<1>, C4<1>;
L_0x137f84f10 .functor AND 1, L_0x137f84e30, v0x137f83d20_0, C4<1>, C4<1>;
L_0x137f850c0 .functor AND 1, L_0x137f85020, v0x137f83d20_0, C4<1>, C4<1>;
L_0x137f85300 .functor AND 1, L_0x137f851b0, v0x137f83d20_0, C4<1>, C4<1>;
L_0x137f85500 .functor AND 1, L_0x137f85460, v0x137f83d20_0, C4<1>, C4<1>;
L_0x1280781c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x137f802f0_0 .net/2u *"_ivl_101", 0 0, L_0x1280781c0;  1 drivers
v0x137f80390_0 .net *"_ivl_11", 0 0, L_0x137f84e30;  1 drivers
v0x137f80430_0 .net *"_ivl_15", 0 0, L_0x137f85020;  1 drivers
v0x137f804d0_0 .net *"_ivl_19", 0 0, L_0x137f851b0;  1 drivers
v0x137f80580_0 .net *"_ivl_23", 0 0, L_0x137f85460;  1 drivers
v0x137f80670_0 .net *"_ivl_27", 13 0, L_0x137f85600;  1 drivers
v0x137f80720_0 .net *"_ivl_3", 15 0, L_0x137f84b20;  1 drivers
v0x137f807d0_0 .net *"_ivl_33", 7 0, L_0x137f85a70;  1 drivers
v0x137f80880_0 .net *"_ivl_35", 7 0, L_0x137f85b10;  1 drivers
L_0x1280780a0 .functor BUFT 1, C4<1000000000000000>, C4<0>, C4<0>, C4<0>;
v0x137f80990_0 .net/2u *"_ivl_4", 15 0, L_0x1280780a0;  1 drivers
L_0x1280780e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x137f80a40_0 .net/2u *"_ivl_40", 0 0, L_0x1280780e8;  1 drivers
v0x137f80af0_0 .net *"_ivl_47", 13 0, L_0x137f86050;  1 drivers
v0x137f80ba0_0 .net *"_ivl_53", 7 0, L_0x137f864c0;  1 drivers
v0x137f80c50_0 .net *"_ivl_55", 7 0, L_0x137f86560;  1 drivers
v0x137f80d00_0 .net *"_ivl_6", 0 0, L_0x137f84c00;  1 drivers
L_0x128078130 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x137f80da0_0 .net/2u *"_ivl_60", 0 0, L_0x128078130;  1 drivers
v0x137f80e50_0 .net *"_ivl_67", 13 0, L_0x137f86890;  1 drivers
v0x137f80fe0_0 .net *"_ivl_73", 7 0, L_0x137f86930;  1 drivers
v0x137f81070_0 .net *"_ivl_75", 7 0, L_0x137f86c80;  1 drivers
L_0x128078178 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x137f81120_0 .net/2u *"_ivl_80", 0 0, L_0x128078178;  1 drivers
v0x137f811d0_0 .net *"_ivl_87", 13 0, L_0x137f872d0;  1 drivers
v0x137f81280_0 .net *"_ivl_93", 7 0, L_0x137f87370;  1 drivers
v0x137f81330_0 .net *"_ivl_95", 7 0, L_0x137f87620;  1 drivers
v0x137f813e0_0 .net "addr", 31 0, v0x137f839d0_0;  1 drivers
v0x137f81490_0 .net "byte_sel", 3 0, v0x137f83a60_0;  1 drivers
v0x137f81540_0 .net "clk", 0 0, v0x137f838f0_0;  1 drivers
v0x137f815e0_0 .net "data_in", 31 0, v0x137f83af0_0;  1 drivers
v0x137f81690_0 .net "data_out", 31 0, L_0x137f877e0;  alias, 1 drivers
v0x137f81740_0 .net "eable", 0 0, v0x137f83c70_0;  1 drivers
v0x137f817e0_0 .net "kickOff", 0 0, L_0x137f84a30;  1 drivers
v0x137f81880_0 .net "ram_eable", 0 0, L_0x137f84d40;  1 drivers
v0x137f81920_0 .net "upg_adr", 13 0, v0x137f83f90_0;  1 drivers
v0x137f819d0_0 .net "upg_clk", 0 0, v0x137f84060_0;  1 drivers
v0x137f80ef0_0 .net "upg_dat", 31 0, v0x137f84130_0;  1 drivers
v0x137f81c60_0 .net "upg_done", 0 0, v0x137f84200_0;  1 drivers
v0x137f81cf0_0 .net "upg_rst", 0 0, v0x137f842d0_0;  1 drivers
v0x137f81d80_0 .net "upg_wen", 0 0, v0x137f843a0_0;  1 drivers
v0x137f81e10_0 .net "we", 0 0, v0x137f83d20_0;  1 drivers
v0x137f81ea0_0 .net "weA", 0 0, L_0x137f84f10;  1 drivers
v0x137f81f40_0 .net "weB", 0 0, L_0x137f850c0;  1 drivers
v0x137f81fe0_0 .net "weC", 0 0, L_0x137f85300;  1 drivers
v0x137f82080_0 .net "weD", 0 0, L_0x137f85500;  1 drivers
L_0x137f84b20 .part v0x137f839d0_0, 16, 16;
L_0x137f84c00 .cmp/eq 16, L_0x137f84b20, L_0x1280780a0;
L_0x137f84e30 .part v0x137f83a60_0, 0, 1;
L_0x137f85020 .part v0x137f83a60_0, 1, 1;
L_0x137f851b0 .part v0x137f83a60_0, 2, 1;
L_0x137f85460 .part v0x137f83a60_0, 3, 1;
L_0x137f85600 .part v0x137f839d0_0, 2, 14;
L_0x137f85700 .functor MUXZ 14, v0x137f83f90_0, L_0x137f85600, L_0x137f84a30, C4<>;
L_0x137f85880 .functor MUXZ 1, v0x137f84060_0, v0x137f838f0_0, L_0x137f84a30, C4<>;
L_0x137f85a70 .part v0x137f83af0_0, 0, 8;
L_0x137f85b10 .part v0x137f84130_0, 0, 8;
L_0x137f85c90 .functor MUXZ 8, L_0x137f85b10, L_0x137f85a70, L_0x137f84a30, C4<>;
L_0x137f85db0 .functor MUXZ 1, L_0x1280780e8, L_0x137f84d40, L_0x137f84a30, C4<>;
L_0x137f85ec0 .functor MUXZ 1, v0x137f843a0_0, L_0x137f84f10, L_0x137f84a30, C4<>;
L_0x137f86050 .part v0x137f839d0_0, 2, 14;
L_0x137f861f0 .functor MUXZ 14, v0x137f83f90_0, L_0x137f86050, L_0x137f84a30, C4<>;
L_0x137f86290 .functor MUXZ 1, v0x137f84060_0, v0x137f838f0_0, L_0x137f84a30, C4<>;
L_0x137f864c0 .part v0x137f83af0_0, 8, 8;
L_0x137f86560 .part v0x137f84130_0, 8, 8;
L_0x137f866a0 .functor MUXZ 8, L_0x137f86560, L_0x137f864c0, L_0x137f84a30, C4<>;
L_0x137f86740 .functor MUXZ 1, L_0x128078130, L_0x137f84d40, L_0x137f84a30, C4<>;
L_0x137f86600 .functor MUXZ 1, v0x137f843a0_0, L_0x137f850c0, L_0x137f84a30, C4<>;
L_0x137f86890 .part v0x137f839d0_0, 2, 14;
L_0x137f869f0 .functor MUXZ 14, v0x137f83f90_0, L_0x137f86890, L_0x137f84a30, C4<>;
L_0x137f86a90 .functor MUXZ 1, v0x137f84060_0, v0x137f838f0_0, L_0x137f84a30, C4<>;
L_0x137f86930 .part v0x137f83af0_0, 16, 8;
L_0x137f86c80 .part v0x137f84130_0, 16, 8;
L_0x137f86e00 .functor MUXZ 8, L_0x137f86c80, L_0x137f86930, L_0x137f84a30, C4<>;
L_0x137f86ea0 .functor MUXZ 1, L_0x128078178, L_0x137f84d40, L_0x137f84a30, C4<>;
L_0x137f87030 .functor MUXZ 1, v0x137f843a0_0, L_0x137f85300, L_0x137f84a30, C4<>;
L_0x137f872d0 .part v0x137f839d0_0, 2, 14;
L_0x137f87470 .functor MUXZ 14, v0x137f83f90_0, L_0x137f872d0, L_0x137f84a30, C4<>;
L_0x137f86f40 .functor MUXZ 1, v0x137f84060_0, v0x137f838f0_0, L_0x137f84a30, C4<>;
L_0x137f87370 .part v0x137f83af0_0, 24, 8;
L_0x137f87620 .part v0x137f84130_0, 24, 8;
L_0x137f87510 .functor MUXZ 8, L_0x137f87620, L_0x137f87370, L_0x137f84a30, C4<>;
L_0x137f877e0 .concat8 [ 8 8 8 8], v0x137f7dc40_0, v0x137f7e770_0, v0x137f7f2d0_0, v0x137f7fe20_0;
L_0x137f876c0 .functor MUXZ 1, L_0x1280781c0, L_0x137f84d40, L_0x137f84a30, C4<>;
L_0x137f87a70 .functor MUXZ 1, v0x137f843a0_0, L_0x137f85500, L_0x137f84a30, C4<>;
S_0x137f7d560 .scope module, "ramA" "blk_mem_ram_byte" 4 32, 5 3 0, S_0x137f7d1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 14 "addra";
    .port_info 1 /INPUT 1 "clka";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /OUTPUT 8 "douta";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "wea";
v0x137f7dae0_0 .net "addra", 13 0, L_0x137f85700;  1 drivers
v0x137f7dba0_0 .net "clka", 0 0, L_0x137f85880;  1 drivers
v0x137f7dc40_0 .var "data_reg", 7 0;
v0x137f7dce0_0 .net "dina", 7 0, L_0x137f85c90;  1 drivers
v0x137f7dd90_0 .net "douta", 7 0, v0x137f7dc40_0;  1 drivers
v0x137f7de80_0 .net "ena", 0 0, L_0x137f85db0;  1 drivers
v0x137f7df20 .array "memory", 16383 0, 7 0;
v0x137f7dfc0_0 .net "wea", 0 0, L_0x137f85ec0;  1 drivers
E_0x137f7d7f0 .event posedge, v0x137f7dba0_0;
S_0x137f7d850 .scope begin, "$unm_blk_1" "$unm_blk_1" 5 16, 5 16 0, S_0x137f7d560;
 .timescale -9 -12;
v0x137f7da20_0 .var/i "i", 31 0;
S_0x137f7e0f0 .scope module, "ramB" "blk_mem_ram_byte" 4 42, 5 3 0, S_0x137f7d1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 14 "addra";
    .port_info 1 /INPUT 1 "clka";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /OUTPUT 8 "douta";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "wea";
v0x137f7e610_0 .net "addra", 13 0, L_0x137f861f0;  1 drivers
v0x137f7e6d0_0 .net "clka", 0 0, L_0x137f86290;  1 drivers
v0x137f7e770_0 .var "data_reg", 7 0;
v0x137f7e830_0 .net "dina", 7 0, L_0x137f866a0;  1 drivers
v0x137f7e8e0_0 .net "douta", 7 0, v0x137f7e770_0;  1 drivers
v0x137f7e9d0_0 .net "ena", 0 0, L_0x137f86740;  1 drivers
v0x137f7ea70 .array "memory", 16383 0, 7 0;
v0x137f7eb10_0 .net "wea", 0 0, L_0x137f86600;  1 drivers
E_0x137f7e340 .event posedge, v0x137f7e6d0_0;
S_0x137f7e380 .scope begin, "$unm_blk_1" "$unm_blk_1" 5 16, 5 16 0, S_0x137f7e0f0;
 .timescale -9 -12;
v0x137f7e550_0 .var/i "i", 31 0;
S_0x137f7ec40 .scope module, "ramC" "blk_mem_ram_byte" 4 51, 5 3 0, S_0x137f7d1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 14 "addra";
    .port_info 1 /INPUT 1 "clka";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /OUTPUT 8 "douta";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "wea";
v0x137f7f170_0 .net "addra", 13 0, L_0x137f869f0;  1 drivers
v0x137f7f230_0 .net "clka", 0 0, L_0x137f86a90;  1 drivers
v0x137f7f2d0_0 .var "data_reg", 7 0;
v0x137f7f390_0 .net "dina", 7 0, L_0x137f86e00;  1 drivers
v0x137f7f440_0 .net "douta", 7 0, v0x137f7f2d0_0;  1 drivers
v0x137f7f530_0 .net "ena", 0 0, L_0x137f86ea0;  1 drivers
v0x137f7f5d0 .array "memory", 16383 0, 7 0;
v0x137f7f670_0 .net "wea", 0 0, L_0x137f87030;  1 drivers
E_0x137f7ee90 .event posedge, v0x137f7f230_0;
S_0x137f7eee0 .scope begin, "$unm_blk_1" "$unm_blk_1" 5 16, 5 16 0, S_0x137f7ec40;
 .timescale -9 -12;
v0x137f7f0b0_0 .var/i "i", 31 0;
S_0x137f7f7a0 .scope module, "ramD" "blk_mem_ram_byte" 4 60, 5 3 0, S_0x137f7d1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 14 "addra";
    .port_info 1 /INPUT 1 "clka";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /OUTPUT 8 "douta";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "wea";
v0x137f7fcc0_0 .net "addra", 13 0, L_0x137f87470;  1 drivers
v0x137f7fd80_0 .net "clka", 0 0, L_0x137f86f40;  1 drivers
v0x137f7fe20_0 .var "data_reg", 7 0;
v0x137f7fee0_0 .net "dina", 7 0, L_0x137f87510;  1 drivers
v0x137f7ff90_0 .net "douta", 7 0, v0x137f7fe20_0;  1 drivers
v0x137f80080_0 .net "ena", 0 0, L_0x137f876c0;  1 drivers
v0x137f80120 .array "memory", 16383 0, 7 0;
v0x137f801c0_0 .net "wea", 0 0, L_0x137f87a70;  1 drivers
E_0x137f7f9f0 .event posedge, v0x137f7fd80_0;
S_0x137f7fa30 .scope begin, "$unm_blk_1" "$unm_blk_1" 5 16, 5 16 0, S_0x137f7f7a0;
 .timescale -9 -12;
v0x137f7fc00_0 .var/i "i", 31 0;
S_0x137f82260 .scope module, "u_rom" "rom" 3 23, 6 1 0, S_0x137f49610;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /OUTPUT 32 "data_out";
    .port_info 3 /INPUT 1 "upg_rst";
    .port_info 4 /INPUT 1 "upg_clk";
    .port_info 5 /INPUT 1 "upg_wen";
    .port_info 6 /INPUT 14 "upg_adr";
    .port_info 7 /INPUT 32 "upg_dat";
    .port_info 8 /INPUT 1 "upg_done";
L_0x137f84430 .functor NOT 1, v0x137f842d0_0, C4<0>, C4<0>, C4<0>;
L_0x128078058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x137f82f50_0 .net/2u *"_ivl_12", 0 0, L_0x128078058;  1 drivers
v0x137f82ff0_0 .net *"_ivl_3", 13 0, L_0x137f84510;  1 drivers
L_0x128078010 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x137f83090_0 .net/2u *"_ivl_8", 31 0, L_0x128078010;  1 drivers
v0x137f83130_0 .net "addr", 31 0, v0x137f83dd0_0;  1 drivers
v0x137f831e0_0 .net "clk", 0 0, v0x137f838f0_0;  alias, 1 drivers
v0x137f832b0_0 .net "data_out", 31 0, L_0x137f844a0;  alias, 1 drivers
v0x137f83360_0 .net "kickOff", 0 0, L_0x137f84430;  1 drivers
v0x137f833f0_0 .net "upg_adr", 13 0, v0x137f83f90_0;  alias, 1 drivers
v0x137f834b0_0 .net "upg_clk", 0 0, v0x137f84060_0;  alias, 1 drivers
v0x137f835e0_0 .net "upg_dat", 31 0, v0x137f84130_0;  alias, 1 drivers
v0x137f83670_0 .net "upg_done", 0 0, v0x137f84200_0;  alias, 1 drivers
v0x137f83700_0 .net "upg_rst", 0 0, v0x137f842d0_0;  alias, 1 drivers
v0x137f837b0_0 .net "upg_wen", 0 0, v0x137f843a0_0;  alias, 1 drivers
L_0x137f84510 .part v0x137f83dd0_0, 2, 14;
L_0x137f845f0 .functor MUXZ 14, v0x137f83f90_0, L_0x137f84510, L_0x137f84430, C4<>;
L_0x137f84710 .functor MUXZ 1, v0x137f84060_0, v0x137f838f0_0, L_0x137f84430, C4<>;
L_0x137f847e0 .functor MUXZ 32, v0x137f84130_0, L_0x128078010, L_0x137f84430, C4<>;
L_0x137f84920 .functor MUXZ 1, v0x137f843a0_0, L_0x128078058, L_0x137f84430, C4<>;
S_0x137f82500 .scope module, "u_blk_mem_gen_0" "blk_mem_gen_0" 6 17, 7 3 0, S_0x137f82260;
 .timescale -9 -12;
    .port_info 0 /INPUT 14 "addra";
    .port_info 1 /INPUT 1 "clka";
    .port_info 2 /INPUT 32 "dina";
    .port_info 3 /OUTPUT 32 "douta";
    .port_info 4 /INPUT 1 "wea";
L_0x137f844a0 .functor BUFZ 32, v0x137f82ba0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x137f82a40_0 .net "addra", 13 0, L_0x137f845f0;  1 drivers
v0x137f82b00_0 .net "clka", 0 0, L_0x137f84710;  1 drivers
v0x137f82ba0_0 .var "data_reg", 31 0;
v0x137f82c30_0 .net "dina", 31 0, L_0x137f847e0;  1 drivers
v0x137f82cc0_0 .net "douta", 31 0, L_0x137f844a0;  alias, 1 drivers
v0x137f82d90 .array "memory", 16383 0, 31 0;
v0x137f82e30_0 .net "wea", 0 0, L_0x137f84920;  1 drivers
E_0x137f82770 .event posedge, v0x137f82b00_0;
S_0x137f827b0 .scope begin, "$unm_blk_6" "$unm_blk_6" 7 15, 7 15 0, S_0x137f82500;
 .timescale -9 -12;
v0x137f82980_0 .var/i "i", 31 0;
    .scope S_0x137f82500;
T_0 ;
    %fork t_1, S_0x137f827b0;
    %jmp t_0;
    .scope S_0x137f827b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x137f82980_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x137f82980_0;
    %cmpi/s 16384, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 3735928559, 0, 32;
    %ix/getv/s 4, v0x137f82980_0;
    %store/vec4a v0x137f82d90, 4, 0;
    %load/vec4 v0x137f82980_0;
    %addi 1, 0, 32;
    %store/vec4 v0x137f82980_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 4194304, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137f82d90, 4, 0;
    %pushi/vec4 536870920, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137f82d90, 4, 0;
    %pushi/vec4 2349334528, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137f82d90, 4, 0;
    %end;
    .scope S_0x137f82500;
t_0 %join;
    %end;
    .thread T_0;
    .scope S_0x137f82500;
T_1 ;
    %wait E_0x137f82770;
    %load/vec4 v0x137f82e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x137f82c30_0;
    %load/vec4 v0x137f82a40_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137f82d90, 0, 4;
    %load/vec4 v0x137f82c30_0;
    %assign/vec4 v0x137f82ba0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x137f82a40_0;
    %pad/u 16;
    %ix/vec4 4;
    %load/vec4a v0x137f82d90, 4;
    %assign/vec4 v0x137f82ba0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x137f7d560;
T_2 ;
    %fork t_3, S_0x137f7d850;
    %jmp t_2;
    .scope S_0x137f7d850;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x137f7da20_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x137f7da20_0;
    %cmpi/s 16384, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x137f7da20_0;
    %store/vec4a v0x137f7df20, 4, 0;
    %load/vec4 v0x137f7da20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x137f7da20_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .scope S_0x137f7d560;
t_2 %join;
    %end;
    .thread T_2;
    .scope S_0x137f7d560;
T_3 ;
    %wait E_0x137f7d7f0;
    %load/vec4 v0x137f7de80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x137f7dfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x137f7dce0_0;
    %load/vec4 v0x137f7dae0_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137f7df20, 0, 4;
    %load/vec4 v0x137f7dce0_0;
    %assign/vec4 v0x137f7dc40_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x137f7dae0_0;
    %pad/u 16;
    %ix/vec4 4;
    %load/vec4a v0x137f7df20, 4;
    %assign/vec4 v0x137f7dc40_0, 0;
T_3.3 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x137f7e0f0;
T_4 ;
    %fork t_5, S_0x137f7e380;
    %jmp t_4;
    .scope S_0x137f7e380;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x137f7e550_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x137f7e550_0;
    %cmpi/s 16384, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x137f7e550_0;
    %store/vec4a v0x137f7ea70, 4, 0;
    %load/vec4 v0x137f7e550_0;
    %addi 1, 0, 32;
    %store/vec4 v0x137f7e550_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .scope S_0x137f7e0f0;
t_4 %join;
    %end;
    .thread T_4;
    .scope S_0x137f7e0f0;
T_5 ;
    %wait E_0x137f7e340;
    %load/vec4 v0x137f7e9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x137f7eb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x137f7e830_0;
    %load/vec4 v0x137f7e610_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137f7ea70, 0, 4;
    %load/vec4 v0x137f7e830_0;
    %assign/vec4 v0x137f7e770_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x137f7e610_0;
    %pad/u 16;
    %ix/vec4 4;
    %load/vec4a v0x137f7ea70, 4;
    %assign/vec4 v0x137f7e770_0, 0;
T_5.3 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x137f7ec40;
T_6 ;
    %fork t_7, S_0x137f7eee0;
    %jmp t_6;
    .scope S_0x137f7eee0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x137f7f0b0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x137f7f0b0_0;
    %cmpi/s 16384, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x137f7f0b0_0;
    %store/vec4a v0x137f7f5d0, 4, 0;
    %load/vec4 v0x137f7f0b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x137f7f0b0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_0x137f7ec40;
t_6 %join;
    %end;
    .thread T_6;
    .scope S_0x137f7ec40;
T_7 ;
    %wait E_0x137f7ee90;
    %load/vec4 v0x137f7f530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x137f7f670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x137f7f390_0;
    %load/vec4 v0x137f7f170_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137f7f5d0, 0, 4;
    %load/vec4 v0x137f7f390_0;
    %assign/vec4 v0x137f7f2d0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x137f7f170_0;
    %pad/u 16;
    %ix/vec4 4;
    %load/vec4a v0x137f7f5d0, 4;
    %assign/vec4 v0x137f7f2d0_0, 0;
T_7.3 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x137f7f7a0;
T_8 ;
    %fork t_9, S_0x137f7fa30;
    %jmp t_8;
    .scope S_0x137f7fa30;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x137f7fc00_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x137f7fc00_0;
    %cmpi/s 16384, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x137f7fc00_0;
    %store/vec4a v0x137f80120, 4, 0;
    %load/vec4 v0x137f7fc00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x137f7fc00_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .scope S_0x137f7f7a0;
t_8 %join;
    %end;
    .thread T_8;
    .scope S_0x137f7f7a0;
T_9 ;
    %wait E_0x137f7f9f0;
    %load/vec4 v0x137f80080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x137f801c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x137f7fee0_0;
    %load/vec4 v0x137f7fcc0_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137f80120, 0, 4;
    %load/vec4 v0x137f7fee0_0;
    %assign/vec4 v0x137f7fe20_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x137f7fcc0_0;
    %pad/u 16;
    %ix/vec4 4;
    %load/vec4a v0x137f80120, 4;
    %assign/vec4 v0x137f7fe20_0, 0;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x137f49610;
T_10 ;
    %vpi_call/w 3 54 "$dumpfile", "sim.vcd" {0 0 0};
    %vpi_call/w 3 55 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x137f49610 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x137f49610;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137f838f0_0, 0, 1;
T_11.0 ;
    %delay 5000, 0;
    %load/vec4 v0x137f838f0_0;
    %inv;
    %store/vec4 v0x137f838f0_0, 0, 1;
    %jmp T_11.0;
    %end;
    .thread T_11;
    .scope S_0x137f49610;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137f84060_0, 0, 1;
T_12.0 ;
    %delay 25000, 0;
    %load/vec4 v0x137f84060_0;
    %inv;
    %store/vec4 v0x137f84060_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_0x137f49610;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137f842d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137f843a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137f84200_0, 0, 1;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0x137f83f90_0, 0, 14;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x137f84130_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x137f83dd0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137f83c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137f83d20_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x137f839d0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x137f83a60_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x137f83af0_0, 0, 32;
    %delay 100000, 0;
    %vpi_call/w 3 91 "$display", "\012========== TEST 1: ROM READ ==========" {0 0 0};
    %vpi_call/w 3 92 "$display", "Time: %t, Test ROM read operation", $time {0 0 0};
    %delay 100000, 0;
    %vpi_call/w 3 96 "$display", "Time: %t, Reading ROM address 0x00000000", $time {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x137f83dd0_0, 0, 32;
    %wait E_0x137f192c0;
    %delay 2000, 0;
    %vpi_call/w 3 100 "$display", "Time: %t, ROM[0x00000000] = 0x%h (expected: 0x00400000)", $time, v0x137f83e80_0 {0 0 0};
    %wait E_0x137f192c0;
    %delay 2000, 0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x137f83dd0_0, 0, 32;
    %wait E_0x137f192c0;
    %delay 2000, 0;
    %vpi_call/w 3 108 "$display", "Time: %t, ROM[0x00000004] = 0x%h (expected: 0x20000008)", $time, v0x137f83e80_0 {0 0 0};
    %wait E_0x137f192c0;
    %delay 2000, 0;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x137f83dd0_0, 0, 32;
    %wait E_0x137f192c0;
    %delay 2000, 0;
    %vpi_call/w 3 116 "$display", "Time: %t, ROM[0x00000008] = 0x%h (expected: 0x8C080000)", $time, v0x137f83e80_0 {0 0 0};
    %vpi_call/w 3 119 "$display", "\012========== TEST 2: RAM WORD WRITE (SW) ==========" {0 0 0};
    %vpi_call/w 3 120 "$display", "Time: %t, Test RAM word write operation", $time {0 0 0};
    %delay 100000, 0;
    %vpi_call/w 3 123 "$display", "Time: %t, Writing to RAM[0x80000000] <= 0xABCD1234", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137f83c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137f83d20_0, 0, 1;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x137f839d0_0, 0, 32;
    %pushi/vec4 2882343476, 0, 32;
    %store/vec4 v0x137f83af0_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x137f83a60_0, 0, 4;
    %wait E_0x137f192c0;
    %delay 2000, 0;
    %vpi_call/w 3 133 "$display", "\012========== TEST 3: RAM WORD READ (LW) ==========" {0 0 0};
    %vpi_call/w 3 134 "$display", "Time: %t, Test RAM word read operation", $time {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137f83d20_0, 0, 1;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x137f839d0_0, 0, 32;
    %wait E_0x137f192c0;
    %delay 2000, 0;
    %vpi_call/w 3 141 "$display", "Time: %t, RAM[0x80000000] = 0x%h (expected: 0xABCD1234)", $time, v0x137f83ba0_0 {0 0 0};
    %vpi_call/w 3 144 "$display", "\012========== TEST 4: RAM HALF WORD WRITE (SH) ==========" {0 0 0};
    %vpi_call/w 3 145 "$display", "Time: %t, Test RAM half-word write operation", $time {0 0 0};
    %delay 100000, 0;
    %vpi_call/w 3 148 "$display", "Time: %t, Writing to RAM[0x80000004] <= 0x0000FFFF (byte_sel=0011)", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137f83d20_0, 0, 1;
    %pushi/vec4 2147483652, 0, 32;
    %store/vec4 v0x137f839d0_0, 0, 32;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0x137f83af0_0, 0, 32;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x137f83a60_0, 0, 4;
    %wait E_0x137f192c0;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137f83d20_0, 0, 1;
    %wait E_0x137f192c0;
    %delay 2000, 0;
    %vpi_call/w 3 160 "$display", "Time: %t, RAM[0x80000004] = 0x%h (expected: 0x0000FFFF)", $time, v0x137f83ba0_0 {0 0 0};
    %vpi_call/w 3 163 "$display", "\012========== TEST 5: RAM BYTE WRITE (SB) ==========" {0 0 0};
    %vpi_call/w 3 164 "$display", "Time: %t, Test RAM byte write operation", $time {0 0 0};
    %delay 100000, 0;
    %vpi_call/w 3 167 "$display", "Time: %t, Writing to RAM[0x80000008] <= 0x000000AA (byte_sel=0001)", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137f83d20_0, 0, 1;
    %pushi/vec4 2147483656, 0, 32;
    %store/vec4 v0x137f839d0_0, 0, 32;
    %pushi/vec4 170, 0, 32;
    %store/vec4 v0x137f83af0_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x137f83a60_0, 0, 4;
    %wait E_0x137f192c0;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137f83d20_0, 0, 1;
    %wait E_0x137f192c0;
    %delay 2000, 0;
    %vpi_call/w 3 179 "$display", "Time: %t, RAM[0x80000008] = 0x%h (expected: 0x000000AA)", $time, v0x137f83ba0_0 {0 0 0};
    %vpi_call/w 3 182 "$display", "\012========== TEST 6: RAM MULTI-BYTE WRITE ==========" {0 0 0};
    %vpi_call/w 3 183 "$display", "Time: %t, Test RAM multi-byte write operation", $time {0 0 0};
    %delay 100000, 0;
    %vpi_call/w 3 187 "$display", "Time: %t, Writing to RAM[0x80000010] <= 0x12340000 (byte_sel=1100)", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137f83d20_0, 0, 1;
    %pushi/vec4 2147483664, 0, 32;
    %store/vec4 v0x137f839d0_0, 0, 32;
    %pushi/vec4 305397760, 0, 32;
    %store/vec4 v0x137f83af0_0, 0, 32;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x137f83a60_0, 0, 4;
    %wait E_0x137f192c0;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137f83d20_0, 0, 1;
    %wait E_0x137f192c0;
    %delay 2000, 0;
    %vpi_call/w 3 199 "$display", "Time: %t, RAM[0x80000010] = 0x%h (expected: 0x12340000)", $time, v0x137f83ba0_0 {0 0 0};
    %vpi_call/w 3 202 "$display", "\012========== TEST 7: SEQUENTIAL READ/WRITE ==========" {0 0 0};
    %vpi_call/w 3 203 "$display", "Time: %t, Test sequential read/write operations", $time {0 0 0};
    %delay 100000, 0;
    %fork t_11, S_0x137f4fa50;
    %jmp t_10;
    .scope S_0x137f4fa50;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x137f05e20_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x137f05e20_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_13.1, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137f83d20_0, 0, 1;
    %pushi/vec4 2147483680, 0, 32;
    %load/vec4 v0x137f05e20_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x137f839d0_0, 0, 32;
    %load/vec4 v0x137f05e20_0;
    %addi 1, 0, 32;
    %muli 268435456, 0, 32;
    %store/vec4 v0x137f83af0_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x137f83a60_0, 0, 4;
    %vpi_call/w 3 212 "$display", "Time: %t, Writing to RAM[0x%h] <= 0x%h", $time, v0x137f839d0_0, v0x137f83af0_0 {0 0 0};
    %wait E_0x137f192c0;
    %delay 2000, 0;
    %load/vec4 v0x137f05e20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x137f05e20_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .scope S_0x137f49610;
t_10 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137f83d20_0, 0, 1;
    %delay 100000, 0;
    %vpi_call/w 3 220 "$display", "Time: %t, Reading back sequential data", $time {0 0 0};
    %fork t_13, S_0x137f7beb0;
    %jmp t_12;
    .scope S_0x137f7beb0;
t_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x137f7c080_0, 0, 32;
T_13.2 ;
    %load/vec4 v0x137f7c080_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_13.3, 5;
    %pushi/vec4 2147483680, 0, 32;
    %load/vec4 v0x137f7c080_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x137f839d0_0, 0, 32;
    %wait E_0x137f192c0;
    %delay 2000, 0;
    %load/vec4 v0x137f7c080_0;
    %addi 1, 0, 32;
    %muli 268435456, 0, 32;
    %vpi_call/w 3 226 "$display", "Time: %t, RAM[0x%h] = 0x%h (expected: 0x%h)", $time, v0x137f839d0_0, v0x137f83ba0_0, S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x137f7c080_0;
    %addi 1, 0, 32;
    %store/vec4 v0x137f7c080_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %end;
    .scope S_0x137f49610;
t_12 %join;
    %vpi_call/w 3 231 "$display", "\012========== TEST 8: ADDRESS BOUNDARY CHECK ==========" {0 0 0};
    %vpi_call/w 3 232 "$display", "Time: %t, Test address boundary conditions", $time {0 0 0};
    %delay 100000, 0;
    %vpi_call/w 3 236 "$display", "Time: %t, Testing valid address 0x80000000", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137f83d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137f83c70_0, 0, 1;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x137f839d0_0, 0, 32;
    %pushi/vec4 2863311530, 0, 32;
    %store/vec4 v0x137f83af0_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x137f83a60_0, 0, 4;
    %wait E_0x137f192c0;
    %delay 2000, 0;
    %vpi_call/w 3 246 "$display", "Time: %t, Testing invalid address 0x7FFF0000 (should not write)", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137f83c70_0, 0, 1;
    %pushi/vec4 2147418112, 0, 32;
    %store/vec4 v0x137f839d0_0, 0, 32;
    %pushi/vec4 3149642683, 0, 32;
    %store/vec4 v0x137f83af0_0, 0, 32;
    %wait E_0x137f192c0;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137f83d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137f83c70_0, 0, 1;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x137f839d0_0, 0, 32;
    %wait E_0x137f192c0;
    %delay 2000, 0;
    %vpi_call/w 3 259 "$display", "Time: %t, RAM[0x80000000] = 0x%h (should be 0xAAAAAAAA)", $time, v0x137f83ba0_0 {0 0 0};
    %vpi_call/w 3 262 "$display", "\012========== TEST 9: RAM DISABLE TEST ==========" {0 0 0};
    %vpi_call/w 3 263 "$display", "Time: %t, Test RAM enable/disable control", $time {0 0 0};
    %delay 100000, 0;
    %vpi_call/w 3 267 "$display", "Time: %t, Writing with RAM disabled (eable=0)", $time {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137f83c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137f83d20_0, 0, 1;
    %pushi/vec4 2147483696, 0, 32;
    %store/vec4 v0x137f839d0_0, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x137f83af0_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x137f83a60_0, 0, 4;
    %wait E_0x137f192c0;
    %delay 2000, 0;
    %vpi_call/w 3 277 "$display", "Time: %t, Reading with RAM enabled", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137f83c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137f83d20_0, 0, 1;
    %wait E_0x137f192c0;
    %delay 2000, 0;
    %vpi_call/w 3 282 "$display", "Time: %t, RAM[0x80000030] = 0x%h (expected: 0x00000000, not modified)", $time, v0x137f83ba0_0 {0 0 0};
    %vpi_call/w 3 286 "$display", "\012========== TEST 10: UART UPGRADE MODE ==========" {0 0 0};
    %vpi_call/w 3 287 "$display", "Time: %t, Test UART upgrade mode", $time {0 0 0};
    %delay 100000, 0;
    %vpi_call/w 3 291 "$display", "Time: %t, Entering upgrade mode (upg_rst=1)", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137f842d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137f84200_0, 0, 1;
    %wait E_0x137f58b60;
    %delay 2000, 0;
    %vpi_call/w 3 298 "$display", "Time: %t, Writing via upgrade interface: upg_adr=0, upg_dat=0x11223344", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137f843a0_0, 0, 1;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0x137f83f90_0, 0, 14;
    %pushi/vec4 287454020, 0, 32;
    %store/vec4 v0x137f84130_0, 0, 32;
    %wait E_0x137f58b60;
    %delay 2000, 0;
    %vpi_call/w 3 306 "$display", "Time: %t, Writing via upgrade interface: upg_adr=1, upg_dat=0x55667788", $time {0 0 0};
    %pushi/vec4 1, 0, 14;
    %store/vec4 v0x137f83f90_0, 0, 14;
    %pushi/vec4 1432778632, 0, 32;
    %store/vec4 v0x137f84130_0, 0, 32;
    %wait E_0x137f58b60;
    %delay 2000, 0;
    %vpi_call/w 3 313 "$display", "Time: %t, Writing via upgrade interface: upg_adr=2, upg_dat=0x99AABBCC", $time {0 0 0};
    %pushi/vec4 2, 0, 14;
    %store/vec4 v0x137f83f90_0, 0, 14;
    %pushi/vec4 2578103244, 0, 32;
    %store/vec4 v0x137f84130_0, 0, 32;
    %wait E_0x137f58b60;
    %delay 2000, 0;
    %vpi_call/w 3 320 "$display", "Time: %t, Exiting upgrade mode (upg_rst=0, upg_done=1)", $time {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137f842d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137f84200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137f843a0_0, 0, 1;
    %wait E_0x137f192c0;
    %delay 2000, 0;
    %vpi_call/w 3 328 "$display", "Time: %t, Reading upgrade data in run mode", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137f83c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137f83d20_0, 0, 1;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x137f839d0_0, 0, 32;
    %wait E_0x137f192c0;
    %delay 2000, 0;
    %vpi_call/w 3 334 "$display", "Time: %t, RAM[0x80000000] = 0x%h (should be 0x11223344 from upgrade)", $time, v0x137f83ba0_0 {0 0 0};
    %pushi/vec4 2147483652, 0, 32;
    %store/vec4 v0x137f839d0_0, 0, 32;
    %wait E_0x137f192c0;
    %delay 2000, 0;
    %vpi_call/w 3 339 "$display", "Time: %t, RAM[0x80000004] = 0x%h (should be 0x55667788 from upgrade)", $time, v0x137f83ba0_0 {0 0 0};
    %pushi/vec4 2147483656, 0, 32;
    %store/vec4 v0x137f839d0_0, 0, 32;
    %wait E_0x137f192c0;
    %delay 2000, 0;
    %vpi_call/w 3 344 "$display", "Time: %t, RAM[0x80000008] = 0x%h (should be 0x99AABBCC from upgrade)", $time, v0x137f83ba0_0 {0 0 0};
    %vpi_call/w 3 347 "$display", "\012========== TEST 11: ROM UPGRADE MODE ==========" {0 0 0};
    %vpi_call/w 3 348 "$display", "Time: %t, Test ROM upgrade functionality", $time {0 0 0};
    %delay 100000, 0;
    %vpi_call/w 3 352 "$display", "Time: %t, Entering ROM upgrade mode (upg_rst=1)", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137f842d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137f84200_0, 0, 1;
    %wait E_0x137f58b60;
    %delay 2000, 0;
    %vpi_call/w 3 359 "$display", "Time: %t, Writing to ROM via upgrade: upg_adr=0, upg_dat=0xDEADBEEF", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137f843a0_0, 0, 1;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0x137f83f90_0, 0, 14;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x137f84130_0, 0, 32;
    %wait E_0x137f58b60;
    %delay 2000, 0;
    %vpi_call/w 3 366 "$display", "Time: %t, Writing to ROM via upgrade: upg_adr=1, upg_dat=0xCAFEBABE", $time {0 0 0};
    %pushi/vec4 1, 0, 14;
    %store/vec4 v0x137f83f90_0, 0, 14;
    %pushi/vec4 3405691582, 0, 32;
    %store/vec4 v0x137f84130_0, 0, 32;
    %wait E_0x137f58b60;
    %delay 2000, 0;
    %vpi_call/w 3 373 "$display", "Time: %t, Exiting ROM upgrade mode", $time {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137f842d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137f84200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137f843a0_0, 0, 1;
    %wait E_0x137f192c0;
    %delay 2000, 0;
    %vpi_call/w 3 381 "$display", "Time: %t, Reading ROM data in run mode", $time {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x137f83dd0_0, 0, 32;
    %wait E_0x137f192c0;
    %delay 2000, 0;
    %vpi_call/w 3 385 "$display", "Time: %t, ROM[0x00000000] = 0x%h (should be 0xDEADBEEF from upgrade)", $time, v0x137f83e80_0 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x137f83dd0_0, 0, 32;
    %wait E_0x137f192c0;
    %delay 2000, 0;
    %vpi_call/w 3 390 "$display", "Time: %t, ROM[0x00000004] = 0x%h (should be 0xCAFEBABE from upgrade)", $time, v0x137f83e80_0 {0 0 0};
    %vpi_call/w 3 393 "$display", "\012========== TEST 12: MIXED READ/WRITE PATTERN ==========" {0 0 0};
    %vpi_call/w 3 394 "$display", "Time: %t, Test mixed RAM read/write patterns", $time {0 0 0};
    %delay 100000, 0;
    %fork t_15, S_0x137f7c110;
    %jmp t_14;
    .scope S_0x137f7c110;
t_15 ;
    %fork t_17, S_0x137f7c2f0;
    %jmp t_16;
    .scope S_0x137f7c2f0;
t_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x137f7c4b0_0, 0, 32;
T_13.4 ;
    %load/vec4 v0x137f7c4b0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_13.5, 5;
    %pushi/vec4 4026531840, 0, 32;
    %load/vec4 v0x137f7c4b0_0;
    %muli 65536, 0, 32;
    %add;
    %store/vec4 v0x137f7c630_0, 0, 32;
    %pushi/vec4 2147483712, 0, 32;
    %load/vec4 v0x137f7c4b0_0;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v0x137f7c570_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137f83d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137f83c70_0, 0, 1;
    %load/vec4 v0x137f7c570_0;
    %store/vec4 v0x137f839d0_0, 0, 32;
    %load/vec4 v0x137f7c630_0;
    %store/vec4 v0x137f83af0_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x137f83a60_0, 0, 4;
    %vpi_call/w 3 409 "$display", "Time: %t, Writing to RAM[0x%08h] <= 0x%08h", $time, v0x137f7c570_0, v0x137f7c630_0 {0 0 0};
    %wait E_0x137f192c0;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137f83d20_0, 0, 1;
    %wait E_0x137f192c0;
    %delay 2000, 0;
    %vpi_call/w 3 417 "$display", "Time: %t, RAM[0x%08h] = 0x%08h", $time, v0x137f7c570_0, v0x137f83ba0_0 {0 0 0};
    %load/vec4 v0x137f7c4b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x137f7c4b0_0, 0, 32;
    %jmp T_13.4;
T_13.5 ;
    %end;
    .scope S_0x137f7c110;
t_16 %join;
    %end;
    .scope S_0x137f49610;
t_14 %join;
    %vpi_call/w 3 422 "$display", "\012========== TEST 13: BYTE GRANULARITY VERIFICATION ==========" {0 0 0};
    %vpi_call/w 3 423 "$display", "Time: %t, Test byte granularity write/read", $time {0 0 0};
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137f83d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137f83c70_0, 0, 1;
    %pushi/vec4 2147483728, 0, 32;
    %store/vec4 v0x137f839d0_0, 0, 32;
    %pushi/vec4 16909060, 0, 32;
    %store/vec4 v0x137f83af0_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x137f83a60_0, 0, 4;
    %vpi_call/w 3 432 "$display", "Time: %t, Initial write: RAM[0x80000050] <= 0x01020304", $time {0 0 0};
    %wait E_0x137f192c0;
    %delay 2000, 0;
    %pushi/vec4 170, 0, 32;
    %store/vec4 v0x137f83af0_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x137f83a60_0, 0, 4;
    %vpi_call/w 3 439 "$display", "Time: %t, Partial write (byte 0): RAM[0x80000050] <= 0x000000AA", $time {0 0 0};
    %wait E_0x137f192c0;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137f83d20_0, 0, 1;
    %wait E_0x137f192c0;
    %delay 2000, 0;
    %vpi_call/w 3 447 "$display", "Time: %t, RAM[0x80000050] = 0x%08h (expected: 0x010203AA)", $time, v0x137f83ba0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137f83d20_0, 0, 1;
    %pushi/vec4 47872, 0, 32;
    %store/vec4 v0x137f83af0_0, 0, 32;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x137f83a60_0, 0, 4;
    %vpi_call/w 3 453 "$display", "Time: %t, Partial write (byte 1): RAM[0x80000050] <= 0x0000BB00", $time {0 0 0};
    %wait E_0x137f192c0;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137f83d20_0, 0, 1;
    %wait E_0x137f192c0;
    %delay 2000, 0;
    %vpi_call/w 3 461 "$display", "Time: %t, RAM[0x80000050] = 0x%08h (expected: 0x0102BBAA)", $time, v0x137f83ba0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137f83d20_0, 0, 1;
    %pushi/vec4 3437035520, 0, 32;
    %store/vec4 v0x137f83af0_0, 0, 32;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x137f83a60_0, 0, 4;
    %vpi_call/w 3 467 "$display", "Time: %t, Partial write (bytes 2-3): RAM[0x80000050] <= 0xCCDD0000", $time {0 0 0};
    %wait E_0x137f192c0;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137f83d20_0, 0, 1;
    %wait E_0x137f192c0;
    %delay 2000, 0;
    %vpi_call/w 3 475 "$display", "Time: %t, RAM[0x80000050] = 0x%08h (expected: 0xCCDDBBAA)", $time, v0x137f83ba0_0 {0 0 0};
    %vpi_call/w 3 478 "$display", "\012========== TEST 14: ADDRESS MASKING VERIFICATION ==========" {0 0 0};
    %vpi_call/w 3 479 "$display", "Time: %t, Test address high 16 bits checking", $time {0 0 0};
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137f83d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137f83c70_0, 0, 1;
    %vpi_call/w 3 486 "$display", "Time: %t, Valid address: 0x8000FFFC", $time {0 0 0};
    %pushi/vec4 2147549180, 0, 32;
    %store/vec4 v0x137f839d0_0, 0, 32;
    %pushi/vec4 2863311530, 0, 32;
    %store/vec4 v0x137f83af0_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x137f83a60_0, 0, 4;
    %wait E_0x137f192c0;
    %delay 2000, 0;
    %vpi_call/w 3 494 "$display", "Time: %t, Invalid address: 0x80010000 (high 16 bits != 0x8000)", $time {0 0 0};
    %pushi/vec4 2147549184, 0, 32;
    %store/vec4 v0x137f839d0_0, 0, 32;
    %pushi/vec4 3149642683, 0, 32;
    %store/vec4 v0x137f83af0_0, 0, 32;
    %wait E_0x137f192c0;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137f83d20_0, 0, 1;
    %pushi/vec4 2147549180, 0, 32;
    %store/vec4 v0x137f839d0_0, 0, 32;
    %wait E_0x137f192c0;
    %delay 2000, 0;
    %vpi_call/w 3 505 "$display", "Time: %t, RAM[0x8000FFFC] = 0x%08h (should contain valid data)", $time, v0x137f83ba0_0 {0 0 0};
    %vpi_call/w 3 508 "$display", "\012========== TEST 15: EXTENDED TIMING VERIFICATION ==========" {0 0 0};
    %vpi_call/w 3 509 "$display", "Time: %t, Test extended read/write timing", $time {0 0 0};
    %delay 100000, 0;
    %vpi_call/w 3 513 "$display", "Time: %t, Starting burst write", $time {0 0 0};
    %fork t_19, S_0x137f7c6e0;
    %jmp t_18;
    .scope S_0x137f7c6e0;
t_19 ;
    %fork t_21, S_0x137f7c8a0;
    %jmp t_20;
    .scope S_0x137f7c8a0;
t_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x137f7ca70_0, 0, 32;
T_13.6 ;
    %load/vec4 v0x137f7ca70_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_13.7, 5;
    %pushi/vec4 2147483744, 0, 32;
    %load/vec4 v0x137f7ca70_0;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v0x137f7cb30_0, 0, 32;
    %pushi/vec4 268435456, 0, 32;
    %load/vec4 v0x137f7ca70_0;
    %add;
    %store/vec4 v0x137f7cbf0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137f83d20_0, 0, 1;
    %load/vec4 v0x137f7cb30_0;
    %store/vec4 v0x137f839d0_0, 0, 32;
    %load/vec4 v0x137f7cbf0_0;
    %store/vec4 v0x137f83af0_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x137f83a60_0, 0, 4;
    %wait E_0x137f192c0;
    %delay 2000, 0;
    %load/vec4 v0x137f7ca70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x137f7ca70_0, 0, 32;
    %jmp T_13.6;
T_13.7 ;
    %end;
    .scope S_0x137f7c6e0;
t_20 %join;
    %end;
    .scope S_0x137f49610;
t_18 %join;
    %vpi_call/w 3 530 "$display", "Time: %t, Starting burst read", $time {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137f83d20_0, 0, 1;
    %fork t_23, S_0x137f7cca0;
    %jmp t_22;
    .scope S_0x137f7cca0;
t_23 ;
    %fork t_25, S_0x137f7cea0;
    %jmp t_24;
    .scope S_0x137f7cea0;
t_25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x137f7d070_0, 0, 32;
T_13.8 ;
    %load/vec4 v0x137f7d070_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_13.9, 5;
    %pushi/vec4 2147483744, 0, 32;
    %load/vec4 v0x137f7d070_0;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v0x137f7d130_0, 0, 32;
    %load/vec4 v0x137f7d130_0;
    %store/vec4 v0x137f839d0_0, 0, 32;
    %wait E_0x137f192c0;
    %delay 2000, 0;
    %load/vec4 v0x137f7d070_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_13.10, 5;
    %vpi_call/w 3 540 "$display", "Time: %t, RAM[0x%08h] = 0x%08h", $time, v0x137f7d130_0, v0x137f83ba0_0 {0 0 0};
T_13.10 ;
    %load/vec4 v0x137f7d070_0;
    %addi 1, 0, 32;
    %store/vec4 v0x137f7d070_0, 0, 32;
    %jmp T_13.8;
T_13.9 ;
    %end;
    .scope S_0x137f7cca0;
t_24 %join;
    %end;
    .scope S_0x137f49610;
t_22 %join;
    %vpi_call/w 3 546 "$display", "\012========== ALL TESTS COMPLETED ==========" {0 0 0};
    %vpi_call/w 3 547 "$display", "Time: %t, Simulation finished successfully", $time {0 0 0};
    %delay 100000, 0;
    %vpi_call/w 3 549 "$stop" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "rom_ram_sim.v";
    "ram.v";
    "blk_mem_ram_byte.v";
    "rom.v";
    "blk_mem_gen_0.v";
