@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MO111 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":1100:11:1100:12|Tristate driver tx (in view: work.rs232_decoder_encoder_uniq_1(verilog)) on net tx (in view: work.rs232_decoder_encoder_uniq_1(verilog)) has its enable tied to GND.
