\chapter*{Заключение}
\addcontentsline{toc}{chapter}{Заключение}


В результате выполнения лабораторной работы была изучена архитектура гетерогенных вычислительных систем и технологии разработки ускорителей вычислений на базе ПЛИС фирмы Xilinx. 

В ходе работы был проработан теоретический материал, касающийся основных сведений о платформе Xilinx Alveo U200, разработано RTL описание ускорителя вычислений по индивидуальному варианту, выполнена генерация ядра ускорителя, выполнены синтез и сборка бинарного модуля ускорителя, разработано и отлажено тестирующее программное обеспечение на серверной хост-платформе, проведены тесты работы ускорителя вычислений.

\clearpage
\chapter*{Приложение}

\lstset{language=Pascal}          % Задаем язык исходного кода
\begin{lstlisting}[caption=Содержимое файла vinc.xclbin.info, label={infof}]
	======================================================
	XRT Build Version: 2.8.743 (2020.2)
	Build Date: 2020-11-16 00:19:11
	Hash ID: 77d5484b5c4daa691a7f78235053fb036829b1e9
	======================================================
	xclbin Information
	------------------
	Generated by:           v++ (2020.2) on 2020-11-18-05:13:29
	Version:                2.8.743
	Kernels:                rtl_kernel_wizard_2
	Signature:              
	Content:                Bitstream
	UUID (xclbin):          8272e136-8d34-4a26-b282-90c6741d22e2
	Sections:               DEBUG_IP_LAYOUT, BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, 
	CONNECTIVITY, CLOCK_FREQ_TOPOLOGY, BUILD_METADATA, 
	EMBEDDED_METADATA, SYSTEM_METADATA, 
	GROUP_CONNECTIVITY, GROUP_TOPOLOGY
	======================================================
	Hardware Platform (Shell) Information
	-------------------------------------
	Vendor:                 xilinx
	Board:                  u200
	Name:                   xdma
	Version:                201830.2
	Generated Version:      Vivado 2018.3 (SW Build: 2568420)
	Created:                Tue Jun 25 06:55:20 2019
	FPGA Device:            xcu200
	Board Vendor:           xilinx.com
	Board Name:             xilinx.com:au200:1.0
	Board Part:             xilinx.com:au200:part0:1.0
	Platform VBNV:          xilinx_u200_xdma_201830_2
	Static UUID:            c102e7af-b2b8-4381-992b-9a00cc3863eb
	Feature ROM TimeStamp:  1561465320
	
	Clocks
	------
	Name:      DATA_CLK
	Index:     0
	Type:      DATA
	Frequency: 300 MHz
	
	Name:      KERNEL_CLK
	Index:     1
	Type:      KERNEL
	Frequency: 500 MHz
	
	Memory Configuration
	--------------------
	Name:         bank0
	Index:        0
	Type:         MEM_DDR4
	Base Address: 0x4000000000
	Address Size: 0x400000000
	Bank Used:    Yes
	
	Name:         bank1
	Index:        1
	Type:         MEM_DDR4
	Base Address: 0x5000000000
	Address Size: 0x400000000
	Bank Used:    Yes
	
	Name:         bank2
	Index:        2
	Type:         MEM_DDR4
	Base Address: 0x6000000000
	Address Size: 0x400000000
	Bank Used:    No
	
	Name:         bank3
	Index:        3
	Type:         MEM_DDR4
	Base Address: 0x7000000000
	Address Size: 0x400000000
	Bank Used:    No
	
	Name:         PLRAM[0]
	Index:        4
	Type:         MEM_DRAM
	Base Address: 0x3000000000
	Address Size: 0x20000
	Bank Used:    No
	
	Name:         PLRAM[1]
	Index:        5
	Type:         MEM_DRAM
	Base Address: 0x3000200000
	Address Size: 0x20000
	Bank Used:    No
	
	Name:         PLRAM[2]
	Index:        6
	Type:         MEM_DRAM
	Base Address: 0x3000400000
	Address Size: 0x20000
	Bank Used:    No
	======================================================
	Kernel: rtl_kernel_wizard_2
	
	Definition
	----------
	Signature: rtl_kernel_wizard_2 (uint scalar00, int* axi00_ptr0)
	
	Ports
	-----
	Port:          s_axi_control
	Mode:          slave
	Range (bytes): 0x1000
	Data Width:    32 bits
	Port Type:     addressable
	
	Port:          m00_axi
	Mode:          master
	Range (bytes): 0xFFFFFFFFFFFFFFFF
	Data Width:    512 bits
	Port Type:     addressable
	
	--------------------------
	Instance:        vinc0
	Base Address: 0x1c00000
	
	Argument:          scalar00
	Register Offset:   0x010
	Port:              s_axi_control
	Memory:            <not applicable>
	
	Argument:          axi00_ptr0
	Register Offset:   0x018
	Port:              m00_axi
	Memory:            bank0 (MEM_DDR4)
	
	--------------------------
	Instance:        vinc1
	Base Address: 0x1800000
	
	Argument:          scalar00
	Register Offset:   0x010
	Port:              s_axi_control
	Memory:            <not applicable>
	
	Argument:          axi00_ptr0
	Register Offset:   0x018
	Port:              m00_axi
	Memory:            bank1 (MEM_DDR4)
	======================================================
	Generated By
	------------
	Command:       v++
	Version:       2020.2 - 2020-11-18-05:13:29 (SW BUILD: 0)
	Command Line:  v++ --config /iu_home/iu7036/workspace/zayts/zayts_project.cfg --connectivity.nk rtl_kernel_wizard_2:2:vinc0.vinc1 --connectivity.slr vinc0:SLR0 --connectivity.sp vinc0.m00_axi:DDR[0] --input_files /iu_home/iu7036/workspace/zayts/zayts_project_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/rtl_kernel_wizard_2.xo --link --optimize 0 --output /iu_home/iu7036/workspace/zayts/vinc.xclbin --platform xilinx_u200_xdma_201830_2 --report_level 0 --target hw --vivado.prop run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore --vivado.prop run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=Explore --vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true --vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=AggressiveExplore --vivado.prop run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=Explore 
	Options:       --config /iu_home/iu7036/workspace/zayts/zayts_project.cfg
	--connectivity.nk rtl_kernel_wizard_2:2:vinc0.vinc1
	--connectivity.slr vinc0:SLR0
	--connectivity.sp vinc0.m00_axi:DDR[0]
	--input_files /iu_home/iu7036/workspace/zayts/zayts_project_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/rtl_kernel_wizard_2.xo
	--link
	--optimize 0
	--output /iu_home/iu7036/workspace/zayts/vinc.xclbin
	--platform xilinx_u200_xdma_201830_2
	--report_level 0
	--target hw
	--vivado.prop run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore
	--vivado.prop run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=Explore
	--vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
	--vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=AggressiveExplore
	--vivado.prop run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=Explore 
	======================================================
	User Added Key Value Pairs
	--------------------------
	<empty>
	======================================================
\end{lstlisting}


\begin{lstlisting}[caption=Содержимое файла v++\_vinc.log, label={log1}]
	INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /iu_home/iu7036/_x/reports/link
	Log files: /iu_home/iu7036/_x/logs/link
	INFO: [v++ 60-1548] Creating build summary session with primary output /iu_home/iu7036/workspace/zayts/vinc.xclbin.link_summary, at Sun Nov 21 13:42:16 2021
	INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Nov 21 13:42:17 2021
	INFO: [v++ 60-1315] Creating rulecheck session with output '/iu_home/iu7036/_x/reports/link/v++_link_vinc_guidance.html', at Sun Nov 21 13:42:36 2021
	INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2.xpfm
	INFO: [v++ 60-1578]   This platform contains Device Support Archive '/opt/xilinx/platforms/xilinx_u200_xdma_201830_2/hw/xilinx_u200_xdma_201830_2.dsa'
	INFO: [v++ 74-74] Compiler Version string: 2020.2
	INFO: [v++ 60-1302] Platform 'xilinx_u200_xdma_201830_2.xpfm' has been explicitly enabled for this release.
	INFO: [v++ 60-629] Linking for hardware target
	INFO: [v++ 60-423]   Target device: xilinx_u200_xdma_201830_2
	INFO: [v++ 60-1332] Run 'run_link' status: Not started
	INFO: [v++ 60-1443] [13:43:36] Run run_link: Step system_link: Started
	INFO: [v++ 60-1453] Command Line: system_link --xo /iu_home/iu7036/workspace/zayts/zayts_project_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/rtl_kernel_wizard_2.xo --config /iu_home/iu7036/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2.xpfm --target hw --output_dir /iu_home/iu7036/_x/link/int --temp_dir /iu_home/iu7036/_x/link/sys_link
	INFO: [v++ 60-1454] Run Directory: /iu_home/iu7036/_x/link/run_link
	INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Sun Nov 21 13:43:50 2021
	INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /iu_home/iu7036/workspace/zayts/zayts_project_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/rtl_kernel_wizard_2.xo
	INFO: [SYSTEM_LINK 82-53] Creating IP database /iu_home/iu7036/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
	INFO: [SYSTEM_LINK 82-38] [13:43:53] build_xd_ip_db started: /data/Xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /iu_home/iu7036/_x/link/sys_link/xilinx_u200_xdma_201830_2.hpfm -clkid 0 -ip /iu_home/iu7036/_x/link/sys_link/iprepo/mycompany_com_kernel_rtl_kernel_wizard_2_1_0,rtl_kernel_wizard_2 -o /iu_home/iu7036/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
	INFO: [SYSTEM_LINK 82-37] [13:44:26] build_xd_ip_db finished successfully
	Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 1557.895 ; gain = 0.000 ; free physical = 201364 ; free virtual = 230178
	INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
	INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /iu_home/iu7036/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
	INFO: [SYSTEM_LINK 82-38] [13:44:26] cfgen started: /data/Xilinx/Vitis/2020.2/bin/cfgen  -nk rtl_kernel_wizard_2:2:vinc0.vinc1 -slr vinc0:SLR0 -sp vinc0.m00_axi:DDR[0] -dmclkid 0 -r /iu_home/iu7036/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /iu_home/iu7036/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
	INFO: [CFGEN 83-0] Kernel Specs: 
	INFO: [CFGEN 83-0]   kernel: rtl_kernel_wizard_2, num: 2  {vinc0 vinc1}
	INFO: [CFGEN 83-0] Port Specs: 
	INFO: [CFGEN 83-0]   kernel: vinc0, k_port: m00_axi, sptag: DDR[0]
	INFO: [CFGEN 83-0] SLR Specs: 
	INFO: [CFGEN 83-0]   instance: vinc0, SLR: SLR0
	INFO: [CFGEN 83-2228] Creating mapping for argument vinc0.axi00_ptr0 to DDR[0] for directive vinc0.m00_axi:DDR[0]
	INFO: [CFGEN 83-2226] Inferring mapping for argument vinc1.axi00_ptr0 to DDR[1]
	INFO: [SYSTEM_LINK 82-37] [13:44:55] cfgen finished successfully
	Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1557.895 ; gain = 0.000 ; free physical = 201347 ; free virtual = 230162
	INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
	INFO: [SYSTEM_LINK 82-38] [13:44:55] cf2bd started: /data/Xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /iu_home/iu7036/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /iu_home/iu7036/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /iu_home/iu7036/_x/link/sys_link/_sysl/.xsd --temp_dir /iu_home/iu7036/_x/link/sys_link --output_dir /iu_home/iu7036/_x/link/int --target_bd pfm_dynamic.bd
	INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /iu_home/iu7036/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /iu_home/iu7036/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
	INFO: [CF2BD 82-28] cf2xd finished successfully
	INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd pfm_dynamic.bd -dn dr -dp /iu_home/iu7036/_x/link/sys_link/_sysl/.xsd
	INFO: [CF2BD 82-28] cf_xsd finished successfully
	INFO: [SYSTEM_LINK 82-37] [13:45:13] cf2bd finished successfully
	Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1557.895 ; gain = 0.000 ; free physical = 201314 ; free virtual = 230134
	INFO: [v++ 60-1441] [13:45:13] Run run_link: Step system_link: Completed
	Time (s): cpu = 00:01:36 ; elapsed = 00:01:37 . Memory (MB): peak = 1585.129 ; gain = 0.000 ; free physical = 201372 ; free virtual = 230187
	INFO: [v++ 60-1443] [13:45:13] Run run_link: Step cf2sw: Started
	INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /iu_home/iu7036/_x/link/int/sdsl.dat -rtd /iu_home/iu7036/_x/link/int/cf2sw.rtd -nofilter /iu_home/iu7036/_x/link/int/cf2sw_full.rtd -xclbin /iu_home/iu7036/_x/link/int/xclbin_orig.xml -o /iu_home/iu7036/_x/link/int/xclbin_orig.1.xml
	INFO: [v++ 60-1454] Run Directory: /iu_home/iu7036/_x/link/run_link
	INFO: [v++ 60-1441] [13:45:34] Run run_link: Step cf2sw: Completed
	Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1585.129 ; gain = 0.000 ; free physical = 201340 ; free virtual = 230157
	INFO: [v++ 60-1443] [13:45:34] Run run_link: Step rtd2_system_diagram: Started
	INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
	INFO: [v++ 60-1454] Run Directory: /iu_home/iu7036/_x/link/run_link
	INFO: [v++ 60-1441] [13:45:45] Run run_link: Step rtd2_system_diagram: Completed
	Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:10 . Memory (MB): peak = 1585.129 ; gain = 0.000 ; free physical = 200791 ; free virtual = 229608
	INFO: [v++ 60-1443] [13:45:45] Run run_link: Step vpl: Started
	INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u200_xdma_201830_2 --remote_ip_cache /iu_home/iu7036/.ipcache --output_dir /iu_home/iu7036/_x/link/int --log_dir /iu_home/iu7036/_x/logs/link --report_dir /iu_home/iu7036/_x/reports/link --config /iu_home/iu7036/_x/link/int/vplConfig.ini -k /iu_home/iu7036/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /iu_home/iu7036/_x/link --no-info --iprepo /iu_home/iu7036/_x/link/int/xo/ip_repo/mycompany_com_kernel_rtl_kernel_wizard_2_1_0 --messageDb /iu_home/iu7036/_x/link/run_link/vpl.pb /iu_home/iu7036/_x/link/int/dr.bd.tcl
	INFO: [v++ 60-1454] Run Directory: /iu_home/iu7036/_x/link/run_link
	
	****** vpl v2020.2 (64-bit)
	**** SW Build (by xbuild) on 2020-11-18-05:13:29
	** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
	
	INFO: [VPL 60-839] Read in kernel information from file '/iu_home/iu7036/_x/link/int/kernel_info.dat'.
	INFO: [VPL 74-74] Compiler Version string: 2020.2
	INFO: [VPL 60-423]   Target device: xilinx_u200_xdma_201830_2
	INFO: [VPL 60-1032] Extracting hardware platform to /iu_home/iu7036/_x/link/vivado/vpl/.local/hw_platform
	WARNING: /data/Xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
	[13:51:54] Run vpl: Step create_project: Started
	Creating Vivado project.
	[13:52:12] Run vpl: Step create_project: RUNNING...
	[13:52:25] Run vpl: Step create_project: Completed
	[13:52:25] Run vpl: Step create_bd: Started
	[13:54:13] Run vpl: Step create_bd: RUNNING...
	[13:55:56] Run vpl: Step create_bd: RUNNING...
	[13:57:35] Run vpl: Step create_bd: RUNNING...
	[13:59:28] Run vpl: Step create_bd: RUNNING...
	[14:01:15] Run vpl: Step create_bd: RUNNING...
	[14:03:01] Run vpl: Step create_bd: RUNNING...
	[14:03:42] Run vpl: Step create_bd: Completed
	[14:03:42] Run vpl: Step update_bd: Started
	[14:03:46] Run vpl: Step update_bd: Completed
	[14:03:46] Run vpl: Step generate_target: Started
	[14:05:38] Run vpl: Step generate_target: RUNNING...
	[14:07:18] Run vpl: Step generate_target: RUNNING...
	[14:08:50] Run vpl: Step generate_target: RUNNING...
	[14:10:30] Run vpl: Step generate_target: RUNNING...
	[14:12:05] Run vpl: Step generate_target: RUNNING...
	[14:13:52] Run vpl: Step generate_target: RUNNING...
	[14:15:27] Run vpl: Step generate_target: RUNNING...
	[14:17:22] Run vpl: Step generate_target: RUNNING...
	[14:18:46] Run vpl: Step generate_target: Completed
	[14:18:46] Run vpl: Step config_hw_runs: Started
	[14:20:33] Run vpl: Step config_hw_runs: RUNNING...
	[14:21:05] Run vpl: Step config_hw_runs: Completed
	[14:21:05] Run vpl: Step synth: Started
	[14:24:07] Block-level synthesis in progress, 0 of 76 jobs complete, 8 jobs running.
	[14:24:46] Block-level synthesis in progress, 0 of 76 jobs complete, 8 jobs running.
	[14:25:26] Block-level synthesis in progress, 0 of 76 jobs complete, 8 jobs running.
	[14:26:08] Block-level synthesis in progress, 0 of 76 jobs complete, 8 jobs running.
	[14:26:57] Block-level synthesis in progress, 0 of 76 jobs complete, 8 jobs running.
	[14:27:39] Block-level synthesis in progress, 0 of 76 jobs complete, 8 jobs running.
	[14:28:22] Block-level synthesis in progress, 0 of 76 jobs complete, 8 jobs running.
	[14:29:03] Block-level synthesis in progress, 0 of 76 jobs complete, 8 jobs running.
	[14:29:44] Block-level synthesis in progress, 0 of 76 jobs complete, 8 jobs running.
	[14:30:24] Block-level synthesis in progress, 0 of 76 jobs complete, 8 jobs running.
	[14:31:07] Block-level synthesis in progress, 0 of 76 jobs complete, 8 jobs running.
	[14:31:49] Block-level synthesis in progress, 0 of 76 jobs complete, 8 jobs running.
	[14:32:35] Block-level synthesis in progress, 7 of 76 jobs complete, 1 job running.
	[14:33:21] Block-level synthesis in progress, 7 of 76 jobs complete, 1 job running.
	[14:34:02] Block-level synthesis in progress, 7 of 76 jobs complete, 8 jobs running.
	[14:34:41] Block-level synthesis in progress, 8 of 76 jobs complete, 7 jobs running.
	[14:35:23] Block-level synthesis in progress, 9 of 76 jobs complete, 6 jobs running.
	[14:36:06] Block-level synthesis in progress, 9 of 76 jobs complete, 8 jobs running.
	[14:36:47] Block-level synthesis in progress, 10 of 76 jobs complete, 7 jobs running.
	[14:37:27] Block-level synthesis in progress, 10 of 76 jobs complete, 7 jobs running.
	[14:38:09] Block-level synthesis in progress, 10 of 76 jobs complete, 8 jobs running.
	[14:38:49] Block-level synthesis in progress, 10 of 76 jobs complete, 8 jobs running.
	[14:39:35] Block-level synthesis in progress, 11 of 76 jobs complete, 7 jobs running.
	[14:40:14] Block-level synthesis in progress, 11 of 76 jobs complete, 7 jobs running.
	[14:40:56] Block-level synthesis in progress, 11 of 76 jobs complete, 8 jobs running.
	[14:41:27] Block-level synthesis in progress, 11 of 76 jobs complete, 8 jobs running.
	[14:42:19] Block-level synthesis in progress, 16 of 76 jobs complete, 3 jobs running.
	[14:42:55] Block-level synthesis in progress, 17 of 76 jobs complete, 3 jobs running.
	[14:43:39] Block-level synthesis in progress, 17 of 76 jobs complete, 7 jobs running.
	[14:44:16] Block-level synthesis in progress, 17 of 76 jobs complete, 8 jobs running.
	[14:45:00] Block-level synthesis in progress, 18 of 76 jobs complete, 7 jobs running.
	[14:45:38] Block-level synthesis in progress, 20 of 76 jobs complete, 5 jobs running.
	[14:46:24] Block-level synthesis in progress, 20 of 76 jobs complete, 7 jobs running.
	[14:47:00] Block-level synthesis in progress, 20 of 76 jobs complete, 8 jobs running.
	[14:47:47] Block-level synthesis in progress, 21 of 76 jobs complete, 7 jobs running.
	[14:48:24] Block-level synthesis in progress, 21 of 76 jobs complete, 7 jobs running.
	[14:49:09] Block-level synthesis in progress, 21 of 76 jobs complete, 8 jobs running.
	[14:49:45] Block-level synthesis in progress, 21 of 76 jobs complete, 8 jobs running.
	[14:50:28] Block-level synthesis in progress, 22 of 76 jobs complete, 7 jobs running.
	[14:51:07] Block-level synthesis in progress, 22 of 76 jobs complete, 7 jobs running.
	[14:51:51] Block-level synthesis in progress, 26 of 76 jobs complete, 4 jobs running.
	[14:52:29] Block-level synthesis in progress, 26 of 76 jobs complete, 4 jobs running.
	[14:53:11] Block-level synthesis in progress, 26 of 76 jobs complete, 8 jobs running.
	[14:53:48] Block-level synthesis in progress, 28 of 76 jobs complete, 6 jobs running.
	[14:54:33] Block-level synthesis in progress, 28 of 76 jobs complete, 6 jobs running.
	[14:55:10] Block-level synthesis in progress, 29 of 76 jobs complete, 7 jobs running.
	[14:55:56] Block-level synthesis in progress, 31 of 76 jobs complete, 5 jobs running.
	[14:56:34] Block-level synthesis in progress, 31 of 76 jobs complete, 6 jobs running.
	[14:57:19] Block-level synthesis in progress, 31 of 76 jobs complete, 8 jobs running.
	[14:57:55] Block-level synthesis in progress, 32 of 76 jobs complete, 7 jobs running.
	[14:58:42] Block-level synthesis in progress, 32 of 76 jobs complete, 7 jobs running.
	[14:59:22] Block-level synthesis in progress, 32 of 76 jobs complete, 8 jobs running.
	[15:00:07] Block-level synthesis in progress, 34 of 76 jobs complete, 6 jobs running.
	[15:00:47] Block-level synthesis in progress, 34 of 76 jobs complete, 6 jobs running.
	[15:01:32] Block-level synthesis in progress, 35 of 76 jobs complete, 7 jobs running.
	[15:02:10] Block-level synthesis in progress, 35 of 76 jobs complete, 7 jobs running.
	[15:02:55] Block-level synthesis in progress, 35 of 76 jobs complete, 8 jobs running.
	[15:03:32] Block-level synthesis in progress, 35 of 76 jobs complete, 8 jobs running.
	[15:04:23] Block-level synthesis in progress, 37 of 76 jobs complete, 6 jobs running.
	[15:05:00] Block-level synthesis in progress, 37 of 76 jobs complete, 6 jobs running.
	[15:05:47] Block-level synthesis in progress, 39 of 76 jobs complete, 6 jobs running.
	[15:06:23] Block-level synthesis in progress, 39 of 76 jobs complete, 7 jobs running.
	[15:07:07] Block-level synthesis in progress, 39 of 76 jobs complete, 8 jobs running.
	[15:07:43] Block-level synthesis in progress, 40 of 76 jobs complete, 7 jobs running.
	[15:08:28] Block-level synthesis in progress, 40 of 76 jobs complete, 7 jobs running.
	[15:09:09] Block-level synthesis in progress, 40 of 76 jobs complete, 8 jobs running.
	[15:09:53] Block-level synthesis in progress, 42 of 76 jobs complete, 6 jobs running.
	[15:10:33] Block-level synthesis in progress, 42 of 76 jobs complete, 6 jobs running.
	[15:11:17] Block-level synthesis in progress, 42 of 76 jobs complete, 8 jobs running.
	[15:12:00] Block-level synthesis in progress, 43 of 76 jobs complete, 7 jobs running.
	[15:12:48] Block-level synthesis in progress, 43 of 76 jobs complete, 7 jobs running.
	[15:13:30] Block-level synthesis in progress, 44 of 76 jobs complete, 7 jobs running.
	[15:14:29] Block-level synthesis in progress, 45 of 76 jobs complete, 6 jobs running.
	[15:15:09] Block-level synthesis in progress, 45 of 76 jobs complete, 7 jobs running.
	[15:15:54] Block-level synthesis in progress, 45 of 76 jobs complete, 8 jobs running.
	[15:16:32] Block-level synthesis in progress, 45 of 76 jobs complete, 8 jobs running.
	[15:17:20] Block-level synthesis in progress, 46 of 76 jobs complete, 7 jobs running.
	[15:17:58] Block-level synthesis in progress, 47 of 76 jobs complete, 6 jobs running.
	[15:18:46] Block-level synthesis in progress, 47 of 76 jobs complete, 7 jobs running.
	[15:19:24] Block-level synthesis in progress, 48 of 76 jobs complete, 7 jobs running.
	[15:20:08] Block-level synthesis in progress, 48 of 76 jobs complete, 7 jobs running.
	[15:20:47] Block-level synthesis in progress, 48 of 76 jobs complete, 8 jobs running.
	[15:21:32] Block-level synthesis in progress, 49 of 76 jobs complete, 7 jobs running.
	[15:22:10] Block-level synthesis in progress, 50 of 76 jobs complete, 6 jobs running.
	[15:22:56] Block-level synthesis in progress, 50 of 76 jobs complete, 7 jobs running.
	[15:23:34] Block-level synthesis in progress, 51 of 76 jobs complete, 7 jobs running.
	[15:24:23] Block-level synthesis in progress, 51 of 76 jobs complete, 7 jobs running.
	[15:25:02] Block-level synthesis in progress, 52 of 76 jobs complete, 7 jobs running.
	[15:25:46] Block-level synthesis in progress, 52 of 76 jobs complete, 7 jobs running.
	[15:26:25] Block-level synthesis in progress, 52 of 76 jobs complete, 8 jobs running.
	[15:27:11] Block-level synthesis in progress, 52 of 76 jobs complete, 8 jobs running.
	[15:27:52] Block-level synthesis in progress, 53 of 76 jobs complete, 7 jobs running.
	[15:28:36] Block-level synthesis in progress, 53 of 76 jobs complete, 7 jobs running.
	[15:29:15] Block-level synthesis in progress, 53 of 76 jobs complete, 8 jobs running.
	[15:29:59] Block-level synthesis in progress, 53 of 76 jobs complete, 8 jobs running.
	[15:30:38] Block-level synthesis in progress, 54 of 76 jobs complete, 7 jobs running.
	[15:31:23] Block-level synthesis in progress, 55 of 76 jobs complete, 6 jobs running.
	[15:32:01] Block-level synthesis in progress, 56 of 76 jobs complete, 6 jobs running.
	[15:32:44] Block-level synthesis in progress, 56 of 76 jobs complete, 7 jobs running.
	[15:33:25] Block-level synthesis in progress, 57 of 76 jobs complete, 7 jobs running.
	[15:34:10] Block-level synthesis in progress, 58 of 76 jobs complete, 6 jobs running.
	[15:34:48] Block-level synthesis in progress, 58 of 76 jobs complete, 6 jobs running.
	[15:35:31] Block-level synthesis in progress, 58 of 76 jobs complete, 8 jobs running.
	[15:36:10] Block-level synthesis in progress, 59 of 76 jobs complete, 7 jobs running.
	[15:36:54] Block-level synthesis in progress, 60 of 76 jobs complete, 6 jobs running.
	[15:37:34] Block-level synthesis in progress, 61 of 76 jobs complete, 6 jobs running.
	[15:38:19] Block-level synthesis in progress, 62 of 76 jobs complete, 6 jobs running.
	[15:38:58] Block-level synthesis in progress, 62 of 76 jobs complete, 7 jobs running.
	[15:39:41] Block-level synthesis in progress, 63 of 76 jobs complete, 7 jobs running.
	[15:40:20] Block-level synthesis in progress, 63 of 76 jobs complete, 7 jobs running.
	[15:41:05] Block-level synthesis in progress, 65 of 76 jobs complete, 6 jobs running.
	[15:41:45] Block-level synthesis in progress, 67 of 76 jobs complete, 4 jobs running.
	[15:42:29] Block-level synthesis in progress, 67 of 76 jobs complete, 6 jobs running.
	[15:43:07] Block-level synthesis in progress, 68 of 76 jobs complete, 5 jobs running.
	[15:43:54] Block-level synthesis in progress, 69 of 76 jobs complete, 4 jobs running.
	[15:44:33] Block-level synthesis in progress, 69 of 76 jobs complete, 4 jobs running.
	[15:45:20] Block-level synthesis in progress, 69 of 76 jobs complete, 5 jobs running.
	[15:45:58] Block-level synthesis in progress, 70 of 76 jobs complete, 4 jobs running.
	[15:46:45] Block-level synthesis in progress, 72 of 76 jobs complete, 2 jobs running.
	[15:47:25] Block-level synthesis in progress, 72 of 76 jobs complete, 3 jobs running.
	[15:48:11] Block-level synthesis in progress, 73 of 76 jobs complete, 2 jobs running.
	[15:48:50] Block-level synthesis in progress, 73 of 76 jobs complete, 2 jobs running.
	[15:49:38] Block-level synthesis in progress, 73 of 76 jobs complete, 2 jobs running.
	[15:50:17] Block-level synthesis in progress, 73 of 76 jobs complete, 2 jobs running.
	[15:51:05] Block-level synthesis in progress, 74 of 76 jobs complete, 1 job running.
	[15:51:44] Block-level synthesis in progress, 74 of 76 jobs complete, 1 job running.
	[15:52:30] Block-level synthesis in progress, 74 of 76 jobs complete, 2 jobs running.
	[15:53:09] Block-level synthesis in progress, 74 of 76 jobs complete, 2 jobs running.
	[15:53:56] Block-level synthesis in progress, 75 of 76 jobs complete, 1 job running.
	[15:54:36] Block-level synthesis in progress, 75 of 76 jobs complete, 1 job running.
	[15:55:23] Block-level synthesis in progress, 75 of 76 jobs complete, 1 job running.
	[15:56:03] Block-level synthesis in progress, 75 of 76 jobs complete, 1 job running.
	[15:56:50] Block-level synthesis in progress, 75 of 76 jobs complete, 1 job running.
	[15:57:30] Block-level synthesis in progress, 75 of 76 jobs complete, 1 job running.
	[15:58:17] Block-level synthesis in progress, 75 of 76 jobs complete, 1 job running.
	[15:58:57] Block-level synthesis in progress, 75 of 76 jobs complete, 1 job running.
	[15:59:44] Block-level synthesis in progress, 75 of 76 jobs complete, 1 job running.
	[16:00:25] Block-level synthesis in progress, 76 of 76 jobs complete, 0 jobs running.
	[16:01:12] Block-level synthesis in progress, 76 of 76 jobs complete, 0 jobs running.
	[16:01:51] Top-level synthesis in progress.
	[16:02:37] Top-level synthesis in progress.
	[16:03:17] Top-level synthesis in progress.
	[16:04:05] Top-level synthesis in progress.
	[16:04:45] Top-level synthesis in progress.
	[16:05:32] Top-level synthesis in progress.
	[16:06:12] Top-level synthesis in progress.
	[16:06:59] Top-level synthesis in progress.
	[16:07:39] Top-level synthesis in progress.
	[16:08:25] Top-level synthesis in progress.
	[16:09:05] Top-level synthesis in progress.
	[16:09:53] Top-level synthesis in progress.
	[16:10:33] Top-level synthesis in progress.
	[16:11:19] Top-level synthesis in progress.
	[16:12:00] Top-level synthesis in progress.
	[16:12:47] Top-level synthesis in progress.
	[16:13:28] Top-level synthesis in progress.
	[16:14:14] Top-level synthesis in progress.
	[16:14:55] Run vpl: Step synth: Completed
	[16:14:55] Run vpl: Step impl: Started
	[17:21:17] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 03h 35m 19s 
	
	[17:21:17] Starting logic optimization..
	[17:28:46] Phase 1 Generate And Synthesize MIG Cores
	[18:06:40] Phase 2 Generate And Synthesize Debug Cores
	[18:39:02] Phase 3 Retarget
	[18:42:09] Phase 4 Constant propagation
	[18:43:40] Phase 5 Sweep
	[18:48:13] Phase 6 BUFG optimization
	[18:50:31] Phase 7 Shift Register Optimization
	[18:51:23] Phase 8 Post Processing Netlist
	[19:05:36] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 01h 44m 19s 
	
	[19:05:36] Starting logic placement..
	[19:13:05] Phase 1 Placer Initialization
	[19:13:05] Phase 1.1 Placer Initialization Netlist Sorting
	[19:24:00] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
	[19:33:45] Phase 1.3 Build Placer Netlist Model
	[19:48:26] Phase 1.4 Constrain Clocks/Macros
	[19:49:37] Phase 2 Global Placement
	[19:49:37] Phase 2.1 Floorplanning
	[19:52:57] Phase 2.1.1 Partition Driven Placement
	[19:54:10] Phase 2.1.1.1 PBP: Partition Driven Placement
	[19:56:29] Phase 2.1.1.2 PBP: Clock Region Placement
	[20:02:10] Phase 2.1.1.3 PBP: Compute Congestion
	[20:03:00] Phase 2.1.1.4 PBP: UpdateTiming
	[20:04:57] Phase 2.1.1.5 PBP: Add part constraints
	[20:06:31] Phase 2.2 Update Timing before SLR Path Opt
	[20:07:16] Phase 2.3 Global Placement Core
	[20:37:16] Phase 2.3.1 Physical Synthesis In Placer
	[20:53:43] Phase 3 Detail Placement
	[20:53:43] Phase 3.1 Commit Multi Column Macros
	[20:54:25] Phase 3.2 Commit Most Macros & LUTRAMs
	[21:01:25] Phase 3.3 Small Shape DP
	[21:01:25] Phase 3.3.1 Small Shape Clustering
	[21:04:30] Phase 3.3.2 Flow Legalize Slice Clusters
	[21:04:30] Phase 3.3.3 Slice Area Swap
	[21:11:21] Phase 3.4 Place Remaining
	[21:12:11] Phase 3.5 Re-assign LUT pins
	[21:14:31] Phase 3.6 Pipeline Register Optimization
	[21:14:31] Phase 3.7 Fast Optimization
	[21:19:53] Phase 4 Post Placement Optimization and Clean-Up
	[21:19:53] Phase 4.1 Post Commit Optimization
	[21:31:42] Phase 4.1.1 Post Placement Optimization
	[21:32:36] Phase 4.1.1.1 BUFG Insertion
	[21:32:36] Phase 1 Physical Synthesis Initialization
	[21:35:44] Phase 4.1.1.2 BUFG Replication
	[21:37:58] Phase 4.1.1.3 Replication
	[21:45:40] Phase 4.2 Post Placement Cleanup
	[21:46:34] Phase 4.3 Placer Reporting
	[21:46:34] Phase 4.3.1 Print Estimated Congestion
	[21:48:06] Phase 4.4 Final Placement Cleanup
	[23:11:30] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 04h 05m 54s 
	
	[23:11:30] Starting logic routing..
	[23:17:48] Phase 1 Build RT Design
	[23:29:35] Phase 2 Router Initialization
	[23:30:20] Phase 2.1 Fix Topology Constraints
	[23:30:20] Phase 2.2 Pre Route Cleanup
	[23:31:12] Phase 2.3 Global Clock Net Routing
	[23:34:27] Phase 2.4 Update Timing
	[23:50:21] Phase 2.5 Update Timing for Bus Skew
	[23:50:21] Phase 2.5.1 Update Timing
	[23:55:51] Phase 3 Initial Routing
	[23:55:51] Phase 3.1 Global Routing
	[00:01:38] Phase 4 Rip-up And Reroute
	[00:01:38] Phase 4.1 Global Iteration 0
	[00:26:30] Phase 4.2 Global Iteration 1
	[00:42:54] Phase 4.3 Global Iteration 2
	[00:49:50] Phase 5 Delay and Skew Optimization
	[00:49:50] Phase 5.1 Delay CleanUp
	[00:49:50] Phase 5.1.1 Update Timing
	[00:57:25] Phase 5.2 Clock Skew Optimization
	[00:58:06] Phase 6 Post Hold Fix
	[00:58:06] Phase 6.1 Hold Fix Iter
	[00:58:06] Phase 6.1.1 Update Timing
	[01:05:00] Phase 7 Route finalize
	[01:05:00] Phase 8 Verifying routed nets
	[01:06:36] Phase 9 Depositing Routes
	[01:11:24] Phase 10 Route finalize
	[01:11:24] Phase 11 Post Router Timing
	[01:19:46] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 02h 08m 16s 
	
	[01:19:46] Starting bitstream generation..
	[03:21:47] Creating bitmap...
	[04:13:14] Writing bitstream ./pfm_top_i_dynamic_region_my_rm_partial.bit...
	[04:13:14] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 02h 53m 27s 
	[04:18:56] Run vpl: Step impl: Completed
	[04:19:10] Run vpl: FINISHED. Run Status: impl Complete!
	INFO: [v++ 60-1441] [04:19:53] Run run_link: Step vpl: Completed
	Time (s): cpu = 00:59:51 ; elapsed = 14:34:08 . Memory (MB): peak = 1585.129 ; gain = 0.000 ; free physical = 137289 ; free virtual = 172885
	INFO: [v++ 60-1443] [04:19:53] Run run_link: Step rtdgen: Started
	INFO: [v++ 60-1453] Command Line: rtdgen
	INFO: [v++ 60-1454] Run Directory: /iu_home/iu7036/_x/link/run_link
	INFO: [v++ 60-991] clock name 'clkwiz_kernel_clk_out1' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
	INFO: [v++ 60-991] clock name 'clkwiz_kernel2_clk_out1' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
	INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): Kernel (DATA) clock: clkwiz_kernel_clk_out1 = 300, Kernel (KERNEL) clock: clkwiz_kernel2_clk_out1 = 500
	INFO: [v++ 60-1453] Command Line: cf2sw -a /iu_home/iu7036/_x/link/int/address_map.xml -sdsl /iu_home/iu7036/_x/link/int/sdsl.dat -xclbin /iu_home/iu7036/_x/link/int/xclbin_orig.xml -rtd /iu_home/iu7036/_x/link/int/vinc.rtd -o /iu_home/iu7036/_x/link/int/vinc.xml
	INFO: [v++ 60-1652] Cf2sw returned exit code: 0
	INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /iu_home/iu7036/_x/link/int/vinc.rtd
	INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /iu_home/iu7036/_x/link/int/systemDiagramModelSlrBaseAddress.json
	INFO: [v++ 60-1618] Launching 
	INFO: [v++ 60-1441] [04:20:13] Run run_link: Step rtdgen: Completed
	Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1585.129 ; gain = 0.000 ; free physical = 137288 ; free virtual = 172885
	INFO: [v++ 60-1443] [04:20:13] Run run_link: Step xclbinutil: Started
	INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/iu_home/iu7036/_x/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/iu_home/iu7036/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/iu_home/iu7036/_x/link/int/vinc.rtd --append-section :JSON:/iu_home/iu7036/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/iu_home/iu7036/_x/link/int/vinc_xml.rtd --add-section BUILD_METADATA:JSON:/iu_home/iu7036/_x/link/int/vinc_build.rtd --add-section EMBEDDED_METADATA:RAW:/iu_home/iu7036/_x/link/int/vinc.xml --add-section SYSTEM_METADATA:RAW:/iu_home/iu7036/_x/link/int/systemDiagramModelSlrBaseAddress.json --output /iu_home/iu7036/workspace/zayts/vinc.xclbin
	INFO: [v++ 60-1454] Run Directory: /iu_home/iu7036/_x/link/run_link
	XRT Build Version: 2.8.743 (2020.2)
	Build Date: 2020-11-16 00:19:11
	Hash ID: 77d5484b5c4daa691a7f78235053fb036829b1e9
	Creating a default 'in-memory' xclbin image.
	
	Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.
	Size   : 440 bytes
	Format : JSON
	File   : '/iu_home/iu7036/_x/link/int/debug_ip_layout.rtd'
	
	Section: 'BITSTREAM'(0) was successfully added.
	Size   : 44676646 bytes
	Format : RAW
	File   : '/iu_home/iu7036/_x/link/int/partial.bit'
	
	Section: 'MEM_TOPOLOGY'(6) was successfully added.
	Format : JSON
	File   : 'mem_topology'
	
	Section: 'IP_LAYOUT'(8) was successfully added.
	Format : JSON
	File   : 'ip_layout'
	
	Section: 'CONNECTIVITY'(7) was successfully added.
	Format : JSON
	File   : 'connectivity'
	
	Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
	Size   : 274 bytes
	Format : JSON
	File   : '/iu_home/iu7036/_x/link/int/vinc_xml.rtd'
	
	Section: 'BUILD_METADATA'(14) was successfully added.
	Size   : 3100 bytes
	Format : JSON
	File   : '/iu_home/iu7036/_x/link/int/vinc_build.rtd'
	
	Section: 'EMBEDDED_METADATA'(2) was successfully added.
	Size   : 3182 bytes
	Format : RAW
	File   : '/iu_home/iu7036/_x/link/int/vinc.xml'
	
	Section: 'SYSTEM_METADATA'(22) was successfully added.
	Size   : 6310 bytes
	Format : RAW
	File   : '/iu_home/iu7036/_x/link/int/systemDiagramModelSlrBaseAddress.json'
	
	Section: 'IP_LAYOUT'(8) was successfully appended to.
	Format : JSON
	File   : 'ip_layout'
	Successfully wrote (44700519 bytes) to the output file: /iu_home/iu7036/workspace/zayts/vinc.xclbin
	Leaving xclbinutil.
	INFO: [v++ 60-1441] [04:20:15] Run run_link: Step xclbinutil: Completed
	Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:03 . Memory (MB): peak = 1585.129 ; gain = 0.000 ; free physical = 137174 ; free virtual = 172856
	INFO: [v++ 60-1443] [04:20:15] Run run_link: Step xclbinutilinfo: Started
	INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /iu_home/iu7036/workspace/zayts/vinc.xclbin.info --input /iu_home/iu7036/workspace/zayts/vinc.xclbin
	INFO: [v++ 60-1454] Run Directory: /iu_home/iu7036/_x/link/run_link
	INFO: [v++ 60-1441] [04:20:20] Run run_link: Step xclbinutilinfo: Completed
	Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1585.129 ; gain = 0.000 ; free physical = 137197 ; free virtual = 172879
	INFO: [v++ 60-1443] [04:20:20] Run run_link: Step generate_sc_driver: Started
	INFO: [v++ 60-1453] Command Line: 
	INFO: [v++ 60-1454] Run Directory: /iu_home/iu7036/_x/link/run_link
	INFO: [v++ 60-1441] [04:20:20] Run run_link: Step generate_sc_driver: Completed
	Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1585.129 ; gain = 0.000 ; free physical = 137196 ; free virtual = 172878
	INFO: [v++ 60-244] Generating system estimate report...
	INFO: [v++ 60-1092] Generated system estimate report: /iu_home/iu7036/_x/reports/link/system_estimate_vinc.xtxt
	INFO: [v++ 60-586] Created /iu_home/iu7036/workspace/zayts/vinc.ltx
	INFO: [v++ 60-586] Created /iu_home/iu7036/workspace/zayts/vinc.xclbin
	INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /iu_home/iu7036/_x/reports/link/v++_link_vinc_guidance.html
	Timing Report: /iu_home/iu7036/_x/reports/link/imp/impl_1_xilinx_u200_xdma_201830_2_bb_locked_timing_summary_routed.rpt
	Vivado Log: /iu_home/iu7036/_x/logs/link/vivado.log
	Steps Log File: /iu_home/iu7036/_x/logs/link/link.steps.log
	
	INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
	vitis_analyzer /iu_home/iu7036/workspace/zayts/vinc.xclbin.link_summary 
	INFO: [v++ 60-791] Total elapsed time: 14h 38m 41s
	INFO: [v++ 60-1653] Closing dispatch client.
	
\end{lstlisting} 

\lstset{language=Pascal}          % Задаем язык исходного кода
\begin{lstlisting}[caption=Содержимое файла vinc.xclbin.info для измененного проекта, label={infof2}]
	
	==============================================================================
	XRT Build Version: 2.8.743 (2020.2)
	Build Date: 2020-11-16 00:19:11
	Hash ID: 77d5484b5c4daa691a7f78235053fb036829b1e9
	==============================================================================
	xclbin Information
	------------------
	Generated by:           v++ (2020.2) on 2020-11-18-05:13:29
	Version:                2.8.743
	Kernels:                rtl_kernel_wizard_2
	Signature:              
	Content:                Bitstream
	UUID (xclbin):          7169bb39-e284-40f9-8b54-7d7eefa39744
	Sections:               DEBUG_IP_LAYOUT, BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, 
	CONNECTIVITY, CLOCK_FREQ_TOPOLOGY, BUILD_METADATA, 
	EMBEDDED_METADATA, SYSTEM_METADATA, 
	GROUP_CONNECTIVITY, GROUP_TOPOLOGY
	==============================================================================
	Hardware Platform (Shell) Information
	-------------------------------------
	Vendor:                 xilinx
	Board:                  u200
	Name:                   xdma
	Version:                201830.2
	Generated Version:      Vivado 2018.3 (SW Build: 2568420)
	Created:                Tue Jun 25 06:55:20 2019
	FPGA Device:            xcu200
	Board Vendor:           xilinx.com
	Board Name:             xilinx.com:au200:1.0
	Board Part:             xilinx.com:au200:part0:1.0
	Platform VBNV:          xilinx_u200_xdma_201830_2
	Static UUID:            c102e7af-b2b8-4381-992b-9a00cc3863eb
	Feature ROM TimeStamp:  1561465320
	
	Clocks
	------
	Name:      DATA_CLK
	Index:     0
	Type:      DATA
	Frequency: 300 MHz
	
	Name:      KERNEL_CLK
	Index:     1
	Type:      KERNEL
	Frequency: 500 MHz
	
	Memory Configuration
	--------------------
	Name:         bank0
	Index:        0
	Type:         MEM_DDR4
	Base Address: 0x4000000000
	Address Size: 0x400000000
	Bank Used:    No
	
	Name:         bank1
	Index:        1
	Type:         MEM_DDR4
	Base Address: 0x5000000000
	Address Size: 0x400000000
	Bank Used:    Yes
	
	Name:         bank2
	Index:        2
	Type:         MEM_DDR4
	Base Address: 0x6000000000
	Address Size: 0x400000000
	Bank Used:    No
	
	Name:         bank3
	Index:        3
	Type:         MEM_DDR4
	Base Address: 0x7000000000
	Address Size: 0x400000000
	Bank Used:    No
	
	Name:         PLRAM[0]
	Index:        4
	Type:         MEM_DRAM
	Base Address: 0x3000000000
	Address Size: 0x20000
	Bank Used:    No
	
	Name:         PLRAM[1]
	Index:        5
	Type:         MEM_DRAM
	Base Address: 0x3000200000
	Address Size: 0x20000
	Bank Used:    No
	
	Name:         PLRAM[2]
	Index:        6
	Type:         MEM_DRAM
	Base Address: 0x3000400000
	Address Size: 0x20000
	Bank Used:    No
	==============================================================================
	Kernel: rtl_kernel_wizard_2
	
	Definition
	----------
	Signature: rtl_kernel_wizard_2 (uint scalar00, int* axi00_ptr0)
	
	Ports
	-----
	Port:          s_axi_control
	Mode:          slave
	Range (bytes): 0x1000
	Data Width:    32 bits
	Port Type:     addressable
	
	Port:          m00_axi
	Mode:          master
	Range (bytes): 0xFFFFFFFFFFFFFFFF
	Data Width:    512 bits
	Port Type:     addressable
	
	--------------------------
	Instance:        vinc0
	Base Address: 0x1800000
	
	Argument:          scalar00
	Register Offset:   0x010
	Port:              s_axi_control
	Memory:            <not applicable>
	
	Argument:          axi00_ptr0
	Register Offset:   0x018
	Port:              m00_axi
	Memory:            bank1 (MEM_DDR4)
	
	--------------------------
	Instance:        vinc1
	Base Address: 0x1810000
	
	Argument:          scalar00
	Register Offset:   0x010
	Port:              s_axi_control
	Memory:            <not applicable>
	
	Argument:          axi00_ptr0
	Register Offset:   0x018
	Port:              m00_axi
	Memory:            bank1 (MEM_DDR4)
	==============================================================================
	Generated By
	------------
	Command:       v++
	Version:       2020.2 - 2020-11-18-05:13:29 (SW BUILD: 0)
	Command Line:  v++ --config /iu_home/iu7036/workspace/zayts/zayts_project2.cfg --connectivity.nk rtl_kernel_wizard_2:2:vinc0.vinc1 --connectivity.slr vinc0:SLR1 --connectivity.sp vinc0.m00_axi:DDR[1] --input_files /iu_home/iu7036/workspace/zayts/zayts_project_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/rtl_kernel_wizard_2.xo --link --optimize 0 --output /iu_home/iu7036/workspace/zayts/vinc.xclbin --platform xilinx_u200_xdma_201830_2 --report_level 0 --target hw --vivado.prop run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore --vivado.prop run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=Explore --vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true --vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=AggressiveExplore --vivado.prop run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=Explore 
	Options:       --config /iu_home/iu7036/workspace/zayts/zayts_project2.cfg
	--connectivity.nk rtl_kernel_wizard_2:2:vinc0.vinc1
	--connectivity.slr vinc0:SLR1
	--connectivity.sp vinc0.m00_axi:DDR[1]
	--input_files /iu_home/iu7036/workspace/zayts/zayts_project_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/rtl_kernel_wizard_2.xo
	--link
	--optimize 0
	--output /iu_home/iu7036/workspace/zayts/vinc.xclbin
	--platform xilinx_u200_xdma_201830_2
	--report_level 0
	--target hw
	--vivado.prop run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore
	--vivado.prop run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=Explore
	--vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
	--vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=AggressiveExplore
	--vivado.prop run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=Explore 
	==============================================================================
	User Added Key Value Pairs
	--------------------------
	<empty>
	==============================================================================
	
\end{lstlisting}  


\begin{lstlisting}[caption=Содержимое файла v++\_vinc.log для измененного проекта, label={log2}]
	INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /iu_home/iu7036/_x/reports/link
	Log files: /iu_home/iu7036/_x/logs/link
	INFO: [v++ 60-1548] Creating build summary session with primary output /iu_home/iu7036/workspace/zayts/vinc.xclbin.link_summary, at Mon Nov 22 21:12:49 2021
	INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Nov 22 21:12:50 2021
	INFO: [v++ 60-1315] Creating rulecheck session with output '/iu_home/iu7036/_x/reports/link/v++_link_vinc_guidance.html', at Mon Nov 22 21:13:08 2021
	INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2.xpfm
	INFO: [v++ 60-1578]   This platform contains Device Support Archive '/opt/xilinx/platforms/xilinx_u200_xdma_201830_2/hw/xilinx_u200_xdma_201830_2.dsa'
	INFO: [v++ 74-74] Compiler Version string: 2020.2
	INFO: [v++ 60-1302] Platform 'xilinx_u200_xdma_201830_2.xpfm' has been explicitly enabled for this release.
	INFO: [v++ 60-629] Linking for hardware target
	INFO: [v++ 60-423]   Target device: xilinx_u200_xdma_201830_2
	INFO: [v++ 60-1332] Run 'run_link' status: Not started
	INFO: [v++ 60-1443] [21:14:14] Run run_link: Step system_link: Started
	INFO: [v++ 60-1453] Command Line: system_link --xo /iu_home/iu7036/workspace/zayts/zayts_project_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/rtl_kernel_wizard_2.xo --config /iu_home/iu7036/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2.xpfm --target hw --output_dir /iu_home/iu7036/_x/link/int --temp_dir /iu_home/iu7036/_x/link/sys_link
	INFO: [v++ 60-1454] Run Directory: /iu_home/iu7036/_x/link/run_link
	INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Mon Nov 22 21:14:30 2021
	INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /iu_home/iu7036/workspace/zayts/zayts_project_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/rtl_kernel_wizard_2.xo
	INFO: [SYSTEM_LINK 82-53] Creating IP database /iu_home/iu7036/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
	INFO: [SYSTEM_LINK 82-38] [21:14:33] build_xd_ip_db started: /data/Xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /iu_home/iu7036/_x/link/sys_link/xilinx_u200_xdma_201830_2.hpfm -clkid 0 -ip /iu_home/iu7036/_x/link/sys_link/iprepo/mycompany_com_kernel_rtl_kernel_wizard_2_1_0,rtl_kernel_wizard_2 -o /iu_home/iu7036/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
	INFO: [SYSTEM_LINK 82-37] [21:15:09] build_xd_ip_db finished successfully
	Time (s): cpu = 00:00:37 ; elapsed = 00:00:36 . Memory (MB): peak = 1557.895 ; gain = 0.000 ; free physical = 122364 ; free virtual = 156431
	INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
	INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /iu_home/iu7036/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
	INFO: [SYSTEM_LINK 82-38] [21:15:10] cfgen started: /data/Xilinx/Vitis/2020.2/bin/cfgen  -nk rtl_kernel_wizard_2:2:vinc0.vinc1 -slr vinc0:SLR1 -sp vinc0.m00_axi:DDR[1] -dmclkid 0 -r /iu_home/iu7036/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /iu_home/iu7036/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
	INFO: [CFGEN 83-0] Kernel Specs: 
	INFO: [CFGEN 83-0]   kernel: rtl_kernel_wizard_2, num: 2  {vinc0 vinc1}
	INFO: [CFGEN 83-0] Port Specs: 
	INFO: [CFGEN 83-0]   kernel: vinc0, k_port: m00_axi, sptag: DDR[1]
	INFO: [CFGEN 83-0] SLR Specs: 
	INFO: [CFGEN 83-0]   instance: vinc0, SLR: SLR1
	INFO: [CFGEN 83-2228] Creating mapping for argument vinc0.axi00_ptr0 to DDR[1] for directive vinc0.m00_axi:DDR[1]
	INFO: [CFGEN 83-2226] Inferring mapping for argument vinc1.axi00_ptr0 to DDR[1]
	INFO: [SYSTEM_LINK 82-37] [21:15:43] cfgen finished successfully
	Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1557.895 ; gain = 0.000 ; free physical = 122290 ; free virtual = 156373
	INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
	INFO: [SYSTEM_LINK 82-38] [21:15:43] cf2bd started: /data/Xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /iu_home/iu7036/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /iu_home/iu7036/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /iu_home/iu7036/_x/link/sys_link/_sysl/.xsd --temp_dir /iu_home/iu7036/_x/link/sys_link --output_dir /iu_home/iu7036/_x/link/int --target_bd pfm_dynamic.bd
	INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /iu_home/iu7036/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /iu_home/iu7036/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
	INFO: [CF2BD 82-28] cf2xd finished successfully
	INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd pfm_dynamic.bd -dn dr -dp /iu_home/iu7036/_x/link/sys_link/_sysl/.xsd
	INFO: [CF2BD 82-28] cf_xsd finished successfully
	INFO: [SYSTEM_LINK 82-37] [21:16:02] cf2bd finished successfully
	Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1557.895 ; gain = 0.000 ; free physical = 122278 ; free virtual = 156350
	INFO: [v++ 60-1441] [21:16:02] Run run_link: Step system_link: Completed
	Time (s): cpu = 00:01:46 ; elapsed = 00:01:48 . Memory (MB): peak = 1585.129 ; gain = 0.000 ; free physical = 122333 ; free virtual = 156400
	INFO: [v++ 60-1443] [21:16:02] Run run_link: Step cf2sw: Started
	INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /iu_home/iu7036/_x/link/int/sdsl.dat -rtd /iu_home/iu7036/_x/link/int/cf2sw.rtd -nofilter /iu_home/iu7036/_x/link/int/cf2sw_full.rtd -xclbin /iu_home/iu7036/_x/link/int/xclbin_orig.xml -o /iu_home/iu7036/_x/link/int/xclbin_orig.1.xml
	INFO: [v++ 60-1454] Run Directory: /iu_home/iu7036/_x/link/run_link
	INFO: [v++ 60-1441] [21:16:24] Run run_link: Step cf2sw: Completed
	Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1585.129 ; gain = 0.000 ; free physical = 122352 ; free virtual = 156421
	INFO: [v++ 60-1443] [21:16:24] Run run_link: Step rtd2_system_diagram: Started
	INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
	INFO: [v++ 60-1454] Run Directory: /iu_home/iu7036/_x/link/run_link
	INFO: [v++ 60-1441] [21:16:36] Run run_link: Step rtd2_system_diagram: Completed
	Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:11 . Memory (MB): peak = 1585.129 ; gain = 0.000 ; free physical = 121721 ; free virtual = 155789
	INFO: [v++ 60-1443] [21:16:36] Run run_link: Step vpl: Started
	INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u200_xdma_201830_2 --remote_ip_cache /iu_home/iu7036/.ipcache --output_dir /iu_home/iu7036/_x/link/int --log_dir /iu_home/iu7036/_x/logs/link --report_dir /iu_home/iu7036/_x/reports/link --config /iu_home/iu7036/_x/link/int/vplConfig.ini -k /iu_home/iu7036/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /iu_home/iu7036/_x/link --no-info --iprepo /iu_home/iu7036/_x/link/int/xo/ip_repo/mycompany_com_kernel_rtl_kernel_wizard_2_1_0 --messageDb /iu_home/iu7036/_x/link/run_link/vpl.pb /iu_home/iu7036/_x/link/int/dr.bd.tcl
	INFO: [v++ 60-1454] Run Directory: /iu_home/iu7036/_x/link/run_link
	
	****** vpl v2020.2 (64-bit)
	**** SW Build (by xbuild) on 2020-11-18-05:13:29
	** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
	
	INFO: [VPL 60-839] Read in kernel information from file '/iu_home/iu7036/_x/link/int/kernel_info.dat'.
	INFO: [VPL 74-74] Compiler Version string: 2020.2
	INFO: [VPL 60-423]   Target device: xilinx_u200_xdma_201830_2
	INFO: [VPL 60-1032] Extracting hardware platform to /iu_home/iu7036/_x/link/vivado/vpl/.local/hw_platform
	WARNING: /data/Xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
	[21:24:01] Run vpl: Step create_project: RUNNING...
	[21:23:47] Run vpl: Step create_project: Started
	Creating Vivado project.
	[21:24:23] Run vpl: Step create_project: Completed
	[21:24:23] Run vpl: Step create_bd: Started
	[21:26:22] Run vpl: Step create_bd: RUNNING...
	[21:28:28] Run vpl: Step create_bd: RUNNING...
	[21:30:04] Run vpl: Step create_bd: RUNNING...
	[21:32:15] Run vpl: Step create_bd: RUNNING...
	[21:34:04] Run vpl: Step create_bd: RUNNING...
	[21:35:48] Run vpl: Step create_bd: RUNNING...
	[21:37:03] Run vpl: Step create_bd: Completed
	[21:37:03] Run vpl: Step update_bd: Started
	[21:37:07] Run vpl: Step update_bd: Completed
	[21:37:07] Run vpl: Step generate_target: Started
	[21:38:48] Run vpl: Step generate_target: RUNNING...
	[21:40:39] Run vpl: Step generate_target: RUNNING...
	[21:42:13] Run vpl: Step generate_target: RUNNING...
	[21:43:57] Run vpl: Step generate_target: RUNNING...
	[21:45:32] Run vpl: Step generate_target: RUNNING...
	[21:45:38] Run vpl: Step generate_target: Completed
	[21:45:38] Run vpl: Step config_hw_runs: Started
	[21:46:09] Run vpl: Step config_hw_runs: Completed
	[21:46:09] Run vpl: Step synth: Started
	[21:48:19] Block-level synthesis in progress, 0 of 4 jobs complete, 3 jobs running.
	[21:48:56] Block-level synthesis in progress, 0 of 4 jobs complete, 3 jobs running.
	[21:49:39] Block-level synthesis in progress, 0 of 4 jobs complete, 3 jobs running.
	[21:50:18] Block-level synthesis in progress, 0 of 4 jobs complete, 3 jobs running.
	[21:50:59] Block-level synthesis in progress, 0 of 4 jobs complete, 3 jobs running.
	[21:51:44] Block-level synthesis in progress, 0 of 4 jobs complete, 3 jobs running.
	[21:52:25] Block-level synthesis in progress, 0 of 4 jobs complete, 3 jobs running.
	[21:53:04] Block-level synthesis in progress, 0 of 4 jobs complete, 3 jobs running.
	[21:53:43] Block-level synthesis in progress, 0 of 4 jobs complete, 3 jobs running.
	[21:54:22] Block-level synthesis in progress, 0 of 4 jobs complete, 3 jobs running.
	[21:55:07] Block-level synthesis in progress, 0 of 4 jobs complete, 3 jobs running.
	[21:55:48] Block-level synthesis in progress, 0 of 4 jobs complete, 3 jobs running.
	[21:56:26] Block-level synthesis in progress, 0 of 4 jobs complete, 3 jobs running.
	[21:57:05] Block-level synthesis in progress, 0 of 4 jobs complete, 3 jobs running.
	[21:57:45] Block-level synthesis in progress, 0 of 4 jobs complete, 3 jobs running.
	[21:58:27] Block-level synthesis in progress, 1 of 4 jobs complete, 2 jobs running.
	[21:59:08] Block-level synthesis in progress, 1 of 4 jobs complete, 2 jobs running.
	[21:59:48] Block-level synthesis in progress, 1 of 4 jobs complete, 2 jobs running.
	[22:00:29] Block-level synthesis in progress, 1 of 4 jobs complete, 2 jobs running.
	[22:01:07] Block-level synthesis in progress, 1 of 4 jobs complete, 2 jobs running.
	[22:01:49] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
	[22:02:31] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
	[22:03:13] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
	[22:03:52] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
	[22:04:31] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
	[22:05:09] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
	[22:05:50] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
	[22:06:29] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
	[22:07:09] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
	[22:07:47] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
	[22:08:25] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
	[22:09:04] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
	[22:09:43] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
	[22:10:22] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
	[22:11:00] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
	[22:11:37] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
	[22:12:16] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
	[22:12:54] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
	[22:13:31] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
	[22:14:08] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
	[22:14:46] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
	[22:15:24] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
	[22:16:02] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
	[22:16:41] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
	[22:17:21] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
	[22:18:01] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
	[22:18:39] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
	[22:19:19] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
	[22:20:00] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
	[22:20:39] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
	[22:21:19] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
	[22:21:57] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
	[22:22:38] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
	[22:24:16] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
	[22:25:06] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
	[22:25:50] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
	[22:29:00] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
	[22:29:45] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
	[22:30:23] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
	[22:31:11] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
	[22:31:50] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
	[22:32:36] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
	[22:33:17] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
	[22:34:06] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
	[22:34:46] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
	[22:35:31] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
	[22:36:11] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
	[22:36:57] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
	[22:37:39] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
	[22:38:23] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
	[22:39:03] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
	[22:39:48] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
	[22:40:28] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
	[22:41:14] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
	[22:41:55] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
	[22:42:43] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
	[22:43:22] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
	[22:44:08] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
	[22:44:49] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
	[22:45:35] Block-level synthesis in progress, 3 of 4 jobs complete, 0 jobs running.
	[22:46:14] Block-level synthesis in progress, 3 of 4 jobs complete, 0 jobs running.
	[22:46:59] Block-level synthesis in progress, 3 of 4 jobs complete, 1 job running.
	[22:47:37] Block-level synthesis in progress, 3 of 4 jobs complete, 1 job running.
	[22:48:20] Block-level synthesis in progress, 3 of 4 jobs complete, 1 job running.
	[22:49:00] Block-level synthesis in progress, 3 of 4 jobs complete, 1 job running.
	[22:49:42] Block-level synthesis in progress, 3 of 4 jobs complete, 1 job running.
	[22:50:25] Block-level synthesis in progress, 3 of 4 jobs complete, 1 job running.
	[22:51:08] Block-level synthesis in progress, 3 of 4 jobs complete, 1 job running.
	[22:51:49] Block-level synthesis in progress, 3 of 4 jobs complete, 1 job running.
	[22:52:34] Block-level synthesis in progress, 3 of 4 jobs complete, 1 job running.
	[22:53:14] Block-level synthesis in progress, 3 of 4 jobs complete, 1 job running.
	[22:53:57] Block-level synthesis in progress, 3 of 4 jobs complete, 1 job running.
	[22:54:36] Block-level synthesis in progress, 3 of 4 jobs complete, 1 job running.
	[22:55:19] Block-level synthesis in progress, 3 of 4 jobs complete, 1 job running.
	[22:55:59] Block-level synthesis in progress, 3 of 4 jobs complete, 1 job running.
	[22:56:43] Block-level synthesis in progress, 3 of 4 jobs complete, 1 job running.
	[22:57:24] Block-level synthesis in progress, 3 of 4 jobs complete, 1 job running.
	[22:58:08] Block-level synthesis in progress, 3 of 4 jobs complete, 1 job running.
	[22:58:49] Block-level synthesis in progress, 3 of 4 jobs complete, 1 job running.
	[22:59:33] Block-level synthesis in progress, 4 of 4 jobs complete, 0 jobs running.
	[23:00:14] Block-level synthesis in progress, 4 of 4 jobs complete, 0 jobs running.
	[23:01:00] Block-level synthesis in progress, 4 of 4 jobs complete, 0 jobs running.
	[23:01:40] Top-level synthesis in progress.
	[23:02:25] Top-level synthesis in progress.
	[23:03:06] Top-level synthesis in progress.
	[23:03:50] Top-level synthesis in progress.
	[23:04:32] Top-level synthesis in progress.
	[23:05:13] Top-level synthesis in progress.
	[23:05:53] Top-level synthesis in progress.
	[23:06:34] Top-level synthesis in progress.
	[23:07:21] Top-level synthesis in progress.
	[23:08:06] Top-level synthesis in progress.
	[23:08:49] Top-level synthesis in progress.
	[23:09:37] Top-level synthesis in progress.
	[23:10:29] Top-level synthesis in progress.
	[23:11:09] Top-level synthesis in progress.
	[23:11:51] Top-level synthesis in progress.
	[23:12:32] Top-level synthesis in progress.
	[23:13:27] Run vpl: Step synth: Completed
	[23:13:27] Run vpl: Step impl: Started
	[00:15:59] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 02h 59m 09s 
	
	[00:15:59] Starting logic optimization..
	[00:24:49] Phase 1 Retarget
	[00:27:36] Phase 2 Constant propagation
	[00:28:58] Phase 3 Sweep
	[00:34:20] Phase 4 BUFG optimization
	[00:36:19] Phase 5 Shift Register Optimization
	[00:37:00] Phase 6 Post Processing Netlist
	[00:53:29] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 37m 30s 
	
	[00:53:29] Starting logic placement..
	[00:58:25] Phase 1 Placer Initialization
	[00:58:25] Phase 1.1 Placer Initialization Netlist Sorting
	[01:14:04] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
	[01:23:01] Phase 1.3 Build Placer Netlist Model
	[01:36:41] Phase 1.4 Constrain Clocks/Macros
	[01:38:02] Phase 2 Global Placement
	[01:38:02] Phase 2.1 Floorplanning
	[01:41:25] Phase 2.1.1 Partition Driven Placement
	[01:41:25] Phase 2.1.1.1 PBP: Partition Driven Placement
	[01:42:48] Phase 2.1.1.2 PBP: Clock Region Placement
	[01:46:58] Phase 2.1.1.3 PBP: Compute Congestion
	[01:47:40] Phase 2.1.1.4 PBP: UpdateTiming
	[01:50:21] Phase 2.1.1.5 PBP: Add part constraints
	[01:51:00] Phase 2.2 Update Timing before SLR Path Opt
	[01:51:40] Phase 2.3 Global Placement Core
	[02:13:46] Phase 2.3.1 Physical Synthesis In Placer
	[02:25:54] Phase 3 Detail Placement
	[02:25:54] Phase 3.1 Commit Multi Column Macros
	[02:26:36] Phase 3.2 Commit Most Macros & LUTRAMs
	[02:32:36] Phase 3.3 Small Shape DP
	[02:32:36] Phase 3.3.1 Small Shape Clustering
	[02:33:57] Phase 3.3.2 Flow Legalize Slice Clusters
	[02:34:38] Phase 3.3.3 Slice Area Swap
	[02:38:38] Phase 3.4 Place Remaining
	[02:39:18] Phase 3.5 Re-assign LUT pins
	[02:40:40] Phase 3.6 Pipeline Register Optimization
	[02:41:22] Phase 3.7 Fast Optimization
	[02:46:06] Phase 4 Post Placement Optimization and Clean-Up
	[02:46:06] Phase 4.1 Post Commit Optimization
	[02:56:08] Phase 4.1.1 Post Placement Optimization
	[02:56:48] Phase 4.1.1.1 BUFG Insertion
	[02:56:48] Phase 1 Physical Synthesis Initialization
	[02:59:35] Phase 4.1.1.2 BUFG Replication
	[03:01:39] Phase 4.1.1.3 Replication
	[03:08:22] Phase 4.2 Post Placement Cleanup
	[03:09:46] Phase 4.3 Placer Reporting
	[03:09:46] Phase 4.3.1 Print Estimated Congestion
	[03:11:50] Phase 4.4 Final Placement Cleanup
	[04:29:09] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 03h 35m 39s 
	
	[04:29:09] Starting logic routing..
	[04:35:16] Phase 1 Build RT Design
	[04:46:48] Phase 2 Router Initialization
	[04:46:48] Phase 2.1 Fix Topology Constraints
	[04:47:27] Phase 2.2 Pre Route Cleanup
	[04:48:06] Phase 2.3 Global Clock Net Routing
	[04:50:47] Phase 2.4 Update Timing
	[05:04:35] Phase 2.5 Update Timing for Bus Skew
	[05:04:35] Phase 2.5.1 Update Timing
	[05:09:59] Phase 3 Initial Routing
	[05:09:59] Phase 3.1 Global Routing
	[05:15:20] Phase 4 Rip-up And Reroute
	[05:15:20] Phase 4.1 Global Iteration 0
	[05:32:56] Phase 4.2 Global Iteration 1
	[05:38:53] Phase 4.3 Global Iteration 2
	[05:43:31] Phase 5 Delay and Skew Optimization
	[05:43:31] Phase 5.1 Delay CleanUp
	[05:43:31] Phase 5.1.1 Update Timing
	[05:50:55] Phase 5.2 Clock Skew Optimization
	[05:51:34] Phase 6 Post Hold Fix
	[05:51:34] Phase 6.1 Hold Fix Iter
	[05:51:34] Phase 6.1.1 Update Timing
	[05:56:54] Phase 7 Route finalize
	[05:57:35] Phase 8 Verifying routed nets
	[05:58:56] Phase 9 Depositing Routes
	[06:02:52] Phase 10 Route finalize
	[06:03:31] Phase 11 Post Router Timing
	[06:10:44] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 01h 41m 35s 
	
	[06:10:44] Starting bitstream generation..
	[08:16:30] Creating bitmap...
	[09:09:36] Writing bitstream ./pfm_top_i_dynamic_region_my_rm_partial.bit...
	[09:10:17] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 02h 59m 32s 
	[09:14:00] Run vpl: Step impl: Completed
	[09:14:06] Run vpl: FINISHED. Run Status: impl Complete!
	INFO: [v++ 60-1441] [09:14:41] Run run_link: Step vpl: Completed
	Time (s): cpu = 00:25:39 ; elapsed = 11:58:05 . Memory (MB): peak = 1585.129 ; gain = 0.000 ; free physical = 40554 ; free virtual = 87405
	INFO: [v++ 60-1443] [09:14:41] Run run_link: Step rtdgen: Started
	INFO: [v++ 60-1453] Command Line: rtdgen
	INFO: [v++ 60-1454] Run Directory: /iu_home/iu7036/_x/link/run_link
	INFO: [v++ 60-991] clock name 'clkwiz_kernel_clk_out1' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
	INFO: [v++ 60-991] clock name 'clkwiz_kernel2_clk_out1' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
	INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): Kernel (DATA) clock: clkwiz_kernel_clk_out1 = 300, Kernel (KERNEL) clock: clkwiz_kernel2_clk_out1 = 500
	INFO: [v++ 60-1453] Command Line: cf2sw -a /iu_home/iu7036/_x/link/int/address_map.xml -sdsl /iu_home/iu7036/_x/link/int/sdsl.dat -xclbin /iu_home/iu7036/_x/link/int/xclbin_orig.xml -rtd /iu_home/iu7036/_x/link/int/vinc.rtd -o /iu_home/iu7036/_x/link/int/vinc.xml
	INFO: [v++ 60-1652] Cf2sw returned exit code: 0
	INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /iu_home/iu7036/_x/link/int/vinc.rtd
	INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /iu_home/iu7036/_x/link/int/systemDiagramModelSlrBaseAddress.json
	INFO: [v++ 60-1618] Launching 
	INFO: [v++ 60-1441] [09:14:59] Run run_link: Step rtdgen: Completed
	Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1585.129 ; gain = 0.000 ; free physical = 40756 ; free virtual = 87608
	INFO: [v++ 60-1443] [09:14:59] Run run_link: Step xclbinutil: Started
	INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/iu_home/iu7036/_x/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/iu_home/iu7036/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/iu_home/iu7036/_x/link/int/vinc.rtd --append-section :JSON:/iu_home/iu7036/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/iu_home/iu7036/_x/link/int/vinc_xml.rtd --add-section BUILD_METADATA:JSON:/iu_home/iu7036/_x/link/int/vinc_build.rtd --add-section EMBEDDED_METADATA:RAW:/iu_home/iu7036/_x/link/int/vinc.xml --add-section SYSTEM_METADATA:RAW:/iu_home/iu7036/_x/link/int/systemDiagramModelSlrBaseAddress.json --output /iu_home/iu7036/workspace/zayts/vinc.xclbin
	INFO: [v++ 60-1454] Run Directory: /iu_home/iu7036/_x/link/run_link
	XRT Build Version: 2.8.743 (2020.2)
	Build Date: 2020-11-16 00:19:11
	Hash ID: 77d5484b5c4daa691a7f78235053fb036829b1e9
	Creating a default 'in-memory' xclbin image.
	
	Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.
	Size   : 440 bytes
	Format : JSON
	File   : '/iu_home/iu7036/_x/link/int/debug_ip_layout.rtd'
	
	Section: 'BITSTREAM'(0) was successfully added.
	Size   : 39794726 bytes
	Format : RAW
	File   : '/iu_home/iu7036/_x/link/int/partial.bit'
	
	Section: 'MEM_TOPOLOGY'(6) was successfully added.
	Format : JSON
	File   : 'mem_topology'
	
	Section: 'IP_LAYOUT'(8) was successfully added.
	Format : JSON
	File   : 'ip_layout'
	
	Section: 'CONNECTIVITY'(7) was successfully added.
	Format : JSON
	File   : 'connectivity'
	
	Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
	Size   : 274 bytes
	Format : JSON
	File   : '/iu_home/iu7036/_x/link/int/vinc_xml.rtd'
	
	Section: 'BUILD_METADATA'(14) was successfully added.
	Size   : 3101 bytes
	Format : JSON
	File   : '/iu_home/iu7036/_x/link/int/vinc_build.rtd'
	
	Section: 'EMBEDDED_METADATA'(2) was successfully added.
	Size   : 3182 bytes
	Format : RAW
	File   : '/iu_home/iu7036/_x/link/int/vinc.xml'
	
	Section: 'SYSTEM_METADATA'(22) was successfully added.
	Size   : 6310 bytes
	Format : RAW
	File   : '/iu_home/iu7036/_x/link/int/systemDiagramModelSlrBaseAddress.json'
	
	Section: 'IP_LAYOUT'(8) was successfully appended to.
	Format : JSON
	File   : 'ip_layout'
	Successfully wrote (39818600 bytes) to the output file: /iu_home/iu7036/workspace/zayts/vinc.xclbin
	Leaving xclbinutil.
	INFO: [v++ 60-1441] [09:15:02] Run run_link: Step xclbinutil: Completed
	Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:03 . Memory (MB): peak = 1585.129 ; gain = 0.000 ; free physical = 40743 ; free virtual = 87628
	INFO: [v++ 60-1443] [09:15:02] Run run_link: Step xclbinutilinfo: Started
	INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /iu_home/iu7036/workspace/zayts/vinc.xclbin.info --input /iu_home/iu7036/workspace/zayts/vinc.xclbin
	INFO: [v++ 60-1454] Run Directory: /iu_home/iu7036/_x/link/run_link
	INFO: [v++ 60-1441] [09:15:06] Run run_link: Step xclbinutilinfo: Completed
	Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1585.129 ; gain = 0.000 ; free physical = 40724 ; free virtual = 87609
	INFO: [v++ 60-1443] [09:15:06] Run run_link: Step generate_sc_driver: Started
	INFO: [v++ 60-1453] Command Line: 
	INFO: [v++ 60-1454] Run Directory: /iu_home/iu7036/_x/link/run_link
	INFO: [v++ 60-1441] [09:15:06] Run run_link: Step generate_sc_driver: Completed
	Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1585.129 ; gain = 0.000 ; free physical = 40724 ; free virtual = 87609
	INFO: [v++ 60-244] Generating system estimate report...
	INFO: [v++ 60-1092] Generated system estimate report: /iu_home/iu7036/_x/reports/link/system_estimate_vinc.xtxt
	INFO: [v++ 60-586] Created /iu_home/iu7036/workspace/zayts/vinc.ltx
	INFO: [v++ 60-586] Created /iu_home/iu7036/workspace/zayts/vinc.xclbin
	INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /iu_home/iu7036/_x/reports/link/v++_link_vinc_guidance.html
	Timing Report: /iu_home/iu7036/_x/reports/link/imp/impl_1_xilinx_u200_xdma_201830_2_bb_locked_timing_summary_routed.rpt
	Vivado Log: /iu_home/iu7036/_x/logs/link/vivado.log
	Steps Log File: /iu_home/iu7036/_x/logs/link/link.steps.log
	
	INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
	vitis_analyzer /iu_home/iu7036/workspace/zayts/vinc.xclbin.link_summary 
	INFO: [v++ 60-791] Total elapsed time: 12h 2m 42s
	INFO: [v++ 60-1653] Closing dispatch client.
	
\end{lstlisting} 