# Reading C:/Microsemi/Libero_SoC_v12.1/ModelSim/tcl/vsim/pref.tcl
# do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.7c Lib Mapping Utility 2018.10 Oct 15 2018
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.7c Lib Mapping Utility 2018.10 Oct 15 2018
# vmap SmartFusion2 C:/Microsemi/Libero_SoC_v12.1/Designer/lib/modelsimpro/precompiled/vlog/SmartFusion2 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vcom 10.7c Compiler 2018.10 Oct 15 2018
# Start time: 21:18:20 on Feb 26,2020
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/FFT_Core/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FCCC_C0_FCCC_C0_0_FCCC
# -- Compiling architecture DEF_ARCH of FCCC_C0_FCCC_C0_0_FCCC
# -- Loading package vl_types
# -- Loading entity RCOSC_1MHZ
# -- Loading entity XTLOSC
# End time: 21:18:20 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.7c Compiler 2018.10 Oct 15 2018
# Start time: 21:18:20 on Feb 26,2020
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/FFT_Core/component/work/FCCC_C0/FCCC_C0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FCCC_C0
# -- Compiling architecture RTL of FCCC_C0
# End time: 21:18:20 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.7c Compiler 2018.10 Oct 15 2018
# Start time: 21:18:20 on Feb 26,2020
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/FFT_Core/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity OSC_C0_OSC_C0_0_OSC
# -- Compiling architecture DEF_ARCH of OSC_C0_OSC_C0_0_OSC
# End time: 21:18:21 on Feb 26,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.7c Compiler 2018.10 Oct 15 2018
# Start time: 21:18:21 on Feb 26,2020
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/FFT_Core/component/work/OSC_C0/OSC_C0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity OSC_C0
# -- Compiling architecture RTL of OSC_C0
# End time: 21:18:21 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.7c Compiler 2018.10 Oct 15 2018
# Start time: 21:18:21 on Feb 26,2020
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/FFT_Core/component/work/HARD_MULT_ADDSUB_C0/HARD_MULT_ADDSUB_C0_0/HARD_MULT_ADDSUB_C0_HARD_MULT_ADDSUB_C0_0_HARD_MULT_ADDSUB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity HARD_MULT_ADDSUB_C0_HARD_MULT_ADDSUB_C0_0_HARD_MULT_ADDSUB
# -- Compiling architecture DEF_ARCH of HARD_MULT_ADDSUB_C0_HARD_MULT_ADDSUB_C0_0_HARD_MULT_ADDSUB
# End time: 21:18:21 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.7c Compiler 2018.10 Oct 15 2018
# Start time: 21:18:21 on Feb 26,2020
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/FFT_Core/component/work/HARD_MULT_ADDSUB_C0/HARD_MULT_ADDSUB_C0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity HARD_MULT_ADDSUB_C0
# -- Compiling architecture RTL of HARD_MULT_ADDSUB_C0
# End time: 21:18:21 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.7c Compiler 2018.10 Oct 15 2018
# Start time: 21:18:21 on Feb 26,2020
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/FFT_Core/hdl/FFT_Butterfly_HW_MATHDSP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FFT_Butterfly_HW_MATHDSP
# -- Compiling architecture architecture_FFT_Butterfly_HW_MATHDSP of FFT_Butterfly_HW_MATHDSP
# End time: 21:18:21 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.7c Compiler 2018.10 Oct 15 2018
# Start time: 21:18:21 on Feb 26,2020
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/FFT_Core/hdl/LFSR_Fib_Gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LFSR_Fib_Gen
# -- Compiling architecture architecture_LFSR_Fib_Gen of LFSR_Fib_Gen
# End time: 21:18:21 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.7c Compiler 2018.10 Oct 15 2018
# Start time: 21:18:21 on Feb 26,2020
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/FFT_Core/hdl/Twiddle_table.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity Twiddle_table
# -- Compiling architecture architecture_Twiddle_table of Twiddle_table
# End time: 21:18:23 on Feb 26,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.7c Compiler 2018.10 Oct 15 2018
# Start time: 21:18:23 on Feb 26,2020
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/FFT_Core/component/work/FFT_Butterfly_test_sd/FFT_Butterfly_test_sd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FFT_Butterfly_test_sd
# -- Compiling architecture RTL of FFT_Butterfly_test_sd
# -- Loading package vl_types
# -- Loading entity RCOSC_25_50MHZ
# -- Loading package NUMERIC_STD
# -- Loading entity FFT_Butterfly_HW_MATHDSP
# -- Loading entity LFSR_Fib_Gen
# -- Loading package MATH_REAL
# -- Loading entity Twiddle_table
# End time: 21:18:23 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.7c Compiler 2018.10 Oct 15 2018
# Start time: 21:18:23 on Feb 26,2020
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/FFT_Core/hdl/FFT_Package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package FFT_package
# -- Compiling package body FFT_package
# -- Loading package FFT_package
# End time: 21:18:23 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L SmartFusion2 -L presynth -t 1fs presynth.FFT_Butterfly_test_sd 
# Start time: 21:18:23 on Feb 26,2020
# //  ModelSim Microsemi 10.7c Oct 15 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading verilog.vl_types(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading presynth.fft_butterfly_test_sd(rtl)
# Loading SmartFusion2.AND2
# Loading SmartFusion2.CFG2
# Loading presynth.fccc_c0(rtl)
# Loading presynth.fccc_c0_fccc_c0_0_fccc(def_arch)
# Loading SmartFusion2.VCC
# Loading SmartFusion2.GND
# Loading SmartFusion2.CLKINT
# Loading SmartFusion2.CCC
# Loading SmartFusion2.CCC_PLL
# Loading SmartFusion2.ABISCB82
# Loading SmartFusion2.ABI_PLL_FRONT
# Loading SmartFusion2.Divide_2
# Loading SmartFusion2.ABI_PHASE
# Loading SmartFusion2.CCC_FB_DELAY
# Loading SmartFusion2.CCC_DELAY
# Loading SmartFusion2.CCC_RF_DELAY
# Loading SmartFusion2.CCC_RF_DIV
# Loading SmartFusion2.Freq_Divider
# Loading SmartFusion2.Even_Divider
# Loading SmartFusion2.Odd_Divider
# Loading SmartFusion2.CCC_FB_DIV
# Loading SmartFusion2.CCC_RF_MUX
# Loading SmartFusion2.CCC_FB_MUX
# Loading SmartFusion2.CCC_GPD0
# Loading SmartFusion2.CCC_GPD
# Loading SmartFusion2.CCC_GPD1
# Loading SmartFusion2.CCC_GPD2
# Loading SmartFusion2.CCC_GPD3
# Loading SmartFusion2.CCC_SYNCB_GEN
# Loading SmartFusion2.RSTN_SYNC
# Loading SmartFusion2.SYNCGEN_CNT14
# Loading SmartFusion2.CCC_GPD_MUX0
# Loading SmartFusion2.CCC_GPD_MUX
# Loading SmartFusion2.CCC_GPD_MUX1
# Loading SmartFusion2.CCC_GPD_MUX2
# Loading SmartFusion2.CCC_GPD_MUX3
# Loading SmartFusion2.CCC_NGMUX0
# Loading SmartFusion2.CCC_NGMUX
# Loading SmartFusion2.CCC_NGPREMUX
# Loading SmartFusion2.CCC_NGMUX1
# Loading SmartFusion2.CCC_NGMUX2
# Loading SmartFusion2.CCC_NGMUX3
# Loading SmartFusion2.CCC_CONFIG
# Loading presynth.fft_butterfly_hw_mathdsp(architecture_fft_butterfly_hw_mathdsp)
# Loading presynth.hard_mult_addsub_c0(rtl)
# Loading presynth.hard_mult_addsub_c0_hard_mult_addsub_c0_0_hard_mult_addsub(def_arch)
# Loading SmartFusion2.MACC
# Loading SmartFusion2.MACC_IP
# Loading SmartFusion2.MACC_IP_P
# Loading SmartFusion2.cntlreg
# Loading SmartFusion2.SLE_Prim
# Loading SmartFusion2.datareg
# Loading SmartFusion2.MACC_COMB
# Loading presynth.lfsr_fib_gen(architecture_lfsr_fib_gen)
# Loading presynth.osc_c0(rtl)
# Loading presynth.osc_c0_osc_c0_0_osc(def_arch)
# Loading SmartFusion2.RCOSC_25_50MHZ
# Loading presynth.twiddle_table(architecture_twiddle_table)
# Loading SmartFusion2.UDP_MUX2
# Loading SmartFusion2.UDP_DFF
# Loading SmartFusion2.UDP_DL
# End time: 21:18:44 on Feb 26,2020, Elapsed time: 0:00:21
# Errors: 0, Warnings: 0
