INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mad/Documents/Projects/fpga-isom/fpga_som.srcs/sources_1/new/fpa_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpa_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mad/Documents/Projects/fpga-isom/fpga_som.srcs/sources_1/new/fpa_comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpa_comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mad/Documents/Projects/fpga-isom/fpga_som.srcs/sources_1/new/fpa_distance.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpa_distance
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mad/Documents/Projects/fpga-isom/fpga_som.srcs/sources_1/new/fpa_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpa_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mad/Documents/Projects/fpga-isom/fpga_som.srcs/sources_1/new/gsom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gsom
INFO: [VRFC 10-2458] undeclared symbol fd, assumed default net type wire [/home/mad/Documents/Projects/fpga-isom/fpga_som.srcs/sources_1/new/gsom.v:667]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mad/Documents/Projects/fpga-isom/fpga_som.srcs/sources_1/new/gsom_euclidean_distance.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gsom_euclidean_distance
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mad/Documents/Projects/fpga-isom/fpga_som.srcs/sources_1/new/gsom_grow_node_in_middle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gsom_grow_node_in_middle
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mad/Documents/Projects/fpga-isom/fpga_som.srcs/sources_1/new/gsom_grow_node_on_one_side.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gsom_grow_node_on_one_side
INFO: [VRFC 10-2458] undeclared symbol add_rpeset, assumed default net type wire [/home/mad/Documents/Projects/fpga-isom/fpga_som.srcs/sources_1/new/gsom_grow_node_on_one_side.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mad/Documents/Projects/fpga-isom/fpga_som.srcs/sources_1/new/gsom_learning_rate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gsom_learning_rate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mad/Documents/Projects/fpga-isom/fpga_som.srcs/sources_1/new/gsom_update_neighbour.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gsom_update_neighbour
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mad/Documents/Projects/fpga-isom/fpga_som.srcs/sources_1/new/gsom_update_weight.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gsom_update_weight
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mad/Documents/Projects/fpga-isom/fpga_som.srcs/sim_1/new/gsom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gsom_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mad/Documents/Projects/fpga-isom/fpga_som.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
