

================================================================
== Vivado HLS Report for 'exp_24_16_s'
================================================================
* Date:           Sun Jul  1 02:49:37 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        Conv12
* Solution:       A_Otra
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.63|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    4|    4|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    268|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      9|     237|     87|
|Memory           |        4|      -|       0|      0|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        2|      -|     302|     65|
+-----------------+---------+-------+--------+-------+
|Total            |        6|      9|     539|    420|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        2|      4|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +---------------------------+----------------------+---------+-------+-----+----+
    |MASTER_CNN_mul_50fYi_U604  |MASTER_CNN_mul_50fYi  |        0|      9|  237|  87|
    +---------------------------+----------------------+---------+-------+-----+----+
    |Total                      |                      |        0|      9|  237|  87|
    +---------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    +-----------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |         Memory        |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |exp_x_msb_1_table32_U  |exp_24_16_s_exp_xeOg  |        2|  0|   0|   256|   50|     1|        12800|
    |f_x_msb_2_table_U      |exp_24_16_s_f_x_mdEe  |        2|  0|   0|   256|   46|     1|        11776|
    +-----------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total                  |                      |        4|  0|   0|   512|   96|     2|        24576|
    +-----------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_9_fu_238_p2          |     +    |      0|  0|  57|          50|          50|
    |r_V_3_fu_177_p2             |     +    |      0|  0|  16|           9|           9|
    |ap_block_pp0_stage0_11001   |    and   |      0|  0|   8|           1|           1|
    |tmp3_fu_337_p2              |    or    |      0|  0|   8|           1|           1|
    |tmp4_fu_325_p2              |    or    |      0|  0|   8|           1|           1|
    |tmp5_fu_331_p2              |    or    |      0|  0|   8|           1|           1|
    |tmp6_fu_355_p2              |    or    |      0|  0|   8|           1|           1|
    |tmp7_fu_343_p2              |    or    |      0|  0|   8|           1|           1|
    |tmp8_fu_349_p2              |    or    |      0|  0|   8|           1|           1|
    |tmp_8_fu_361_p2             |    or    |      0|  0|   8|           1|           1|
    |ap_return                   |  select  |      0|  0|  24|           1|          23|
    |p_Val2_10_fu_253_p3         |  select  |      0|  0|  46|           1|          46|
    |p_cast_cast_cast_fu_228_p3  |  select  |      0|  0|  45|           1|           1|
    |ap_enable_pp0               |    xor   |      0|  0|   8|           1|           2|
    |not_s_fu_223_p2             |    xor   |      0|  0|   8|           1|           1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 268|          72|         140|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |loc_V_reg_396            |   5|   0|    8|          3|
    |p_Val2_7_reg_437         |  48|   0|   48|          0|
    |p_Val2_8_reg_421         |  50|   0|   50|          0|
    |r_V_3_reg_411            |   9|   0|    9|          0|
    |tmp_9_reg_416            |  41|   0|   41|          0|
    |tmp_reg_390              |   1|   0|    1|          0|
    |x_V_read_reg_385         |  14|   0|   14|          0|
    |p_Val2_8_reg_421         |   1|   1|   50|          0|
    |tmp_reg_390              |  64|  32|    1|          0|
    |x_V_read_reg_385         |  64|  32|   14|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 302|  65|  241|          3|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |  exp<24, 16> | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |  exp<24, 16> | return value |
|ap_start   |  in |    1| ap_ctrl_hs |  exp<24, 16> | return value |
|ap_done    | out |    1| ap_ctrl_hs |  exp<24, 16> | return value |
|ap_idle    | out |    1| ap_ctrl_hs |  exp<24, 16> | return value |
|ap_ready   | out |    1| ap_ctrl_hs |  exp<24, 16> | return value |
|ap_return  | out |   24| ap_ctrl_hs |  exp<24, 16> | return value |
|x_V        |  in |   14|   ap_none  |      x_V     |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 

* FSM state operations: 

 <State 1> : 3.25ns
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_V_read = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %x_V)"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %x_V_read, i32 13)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:283]
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Result_s = call i7 @_ssdm_op_PartSelect.i7.i14.i32.i32(i14 %x_V_read, i32 5, i32 11)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:294]
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Result_s_25 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 %tmp, i7 %p_Result_s)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:294]
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_7 = trunc i14 %x_V_read to i5"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%loc_V = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_7, i3 0)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:296]
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_s = zext i8 %loc_V to i64" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:429]
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%f_x_msb_2_table_addr = getelementptr [256 x i46]* @f_x_msb_2_table, i64 0, i64 %tmp_s" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:429]
ST_1 : Operation 14 [2/2] (3.25ns)   --->   "%f_x_msb_2_V = load i46* %f_x_msb_2_table_addr, align 8" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:429]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_3 = zext i8 %p_Result_s_25 to i64" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:507]
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%exp_x_msb_1_table32_s = getelementptr [256 x i50]* @exp_x_msb_1_table32, i64 0, i64 %tmp_3" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:507]
ST_1 : Operation 17 [2/2] (3.25ns)   --->   "%p_Val2_8 = load i50* %exp_x_msb_1_table32_s, align 8" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:507]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>

 <State 2> : 5.17ns
ST_2 : Operation 18 [1/2] (3.25ns)   --->   "%f_x_msb_2_V = load i46* %f_x_msb_2_table_addr, align 8" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:429]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%loc_V_1 = call i5 @_ssdm_op_PartSelect.i5.i46.i32.i32(i46 %f_x_msb_2_V, i32 41, i32 45)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:431]
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_1 = zext i5 %loc_V_1 to i9" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:432]
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_2 = zext i8 %loc_V to i9" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:432]
ST_2 : Operation 22 [1/1] (1.91ns)   --->   "%r_V_3 = add i9 %tmp_2, %tmp_1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:432]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i46 %f_x_msb_2_V to i41" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:435]
ST_2 : Operation 24 [1/2] (3.25ns)   --->   "%p_Val2_8 = load i50* %exp_x_msb_1_table32_s, align 8" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:507]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>

 <State 3> : 8.63ns
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%p_Result_1 = call i50 @_ssdm_op_BitConcatenate.i50.i9.i41(i9 %r_V_3, i41 %tmp_9)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:435]
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%OP1_V = zext i50 %p_Val2_8 to i100" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:508]
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%OP2_V = zext i50 %p_Result_1 to i100" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:508]
ST_3 : Operation 28 [2/2] (8.62ns)   --->   "%r_V_4 = mul i100 %OP2_V, %OP1_V" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:508]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 4> : 8.63ns
ST_4 : Operation 29 [1/2] (8.62ns)   --->   "%r_V_4 = mul i100 %OP2_V, %OP1_V" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:508]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%p_Val2_7 = call i48 @_ssdm_op_PartSelect.i48.i100.i32.i32(i100 %r_V_4, i32 52, i32 99)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:509]

 <State 5> : 6.83ns
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:37]
ST_5 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %x_V_read, i32 12)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:283]
ST_5 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%not_s = xor i1 %tmp_4, %tmp" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:283]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%p_cast_cast_cast = select i1 %tmp, i46 0, i46 35184372088831" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:287]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_5 = zext i48 %p_Val2_7 to i50" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:510]
ST_5 : Operation 36 [1/1] (3.15ns)   --->   "%p_Val2_9 = add i50 %p_Val2_8, %tmp_5" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:510]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%y_V = call i46 @_ssdm_op_PartSelect.i46.i50.i32.i32(i50 %p_Val2_9, i32 4, i32 49)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:511]
ST_5 : Operation 38 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_Val2_10 = select i1 %not_s, i46 %p_cast_cast_cast, i46 %y_V" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:517]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i46.i32(i46 %p_Val2_10, i32 45)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:517]
ST_5 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i46.i32(i46 %p_Val2_10, i32 44)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:517]
ST_5 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i46.i32(i46 %p_Val2_10, i32 43)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:517]
ST_5 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i46.i32(i46 %p_Val2_10, i32 42)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:517]
ST_5 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i46.i32(i46 %p_Val2_10, i32 41)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:517]
ST_5 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i46.i32(i46 %p_Val2_10, i32 40)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:517]
ST_5 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i46.i32(i46 %p_Val2_10, i32 39)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:517]
ST_5 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i46.i32(i46 %p_Val2_10, i32 38)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:517]
ST_5 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%tmp4 = or i1 %tmp_10, %tmp_11" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:517]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%tmp5 = or i1 %tmp_12, %tmp_13" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:517]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.93ns) (out node of the LUT)   --->   "%tmp3 = or i1 %tmp5, %tmp4" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:517]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%tmp7 = or i1 %tmp_14, %tmp_15" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:517]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%tmp8 = or i1 %tmp_16, %tmp_17" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:517]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%tmp6 = or i1 %tmp8, %tmp7" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:517]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%tmp_8 = or i1 %tmp6, %tmp3" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:517]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%tmp_6 = call i24 @_ssdm_op_PartSelect.i24.i46.i32.i32(i46 %p_Val2_10, i32 15, i32 38)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:529]
ST_5 : Operation 55 [1/1] (1.37ns) (out node of the LUT)   --->   "%r_V = select i1 %tmp_8, i24 8388607, i24 %tmp_6" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:529]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "ret i24 %r_V" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:928]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ f_x_msb_2_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_1_table32]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_read              (read          ) [ 011111]
tmp                   (bitselect     ) [ 011111]
p_Result_s            (partselect    ) [ 000000]
p_Result_s_25         (bitconcatenate) [ 000000]
tmp_7                 (trunc         ) [ 000000]
loc_V                 (bitconcatenate) [ 011000]
tmp_s                 (zext          ) [ 000000]
f_x_msb_2_table_addr  (getelementptr ) [ 011000]
tmp_3                 (zext          ) [ 000000]
exp_x_msb_1_table32_s (getelementptr ) [ 011000]
f_x_msb_2_V           (load          ) [ 000000]
loc_V_1               (partselect    ) [ 000000]
tmp_1                 (zext          ) [ 000000]
tmp_2                 (zext          ) [ 000000]
r_V_3                 (add           ) [ 010100]
tmp_9                 (trunc         ) [ 010100]
p_Val2_8              (load          ) [ 010111]
p_Result_1            (bitconcatenate) [ 000000]
OP1_V                 (zext          ) [ 010010]
OP2_V                 (zext          ) [ 010010]
r_V_4                 (mul           ) [ 000000]
p_Val2_7              (partselect    ) [ 010001]
StgValue_31           (specpipeline  ) [ 000000]
tmp_4                 (bitselect     ) [ 000000]
not_s                 (xor           ) [ 000000]
p_cast_cast_cast      (select        ) [ 000000]
tmp_5                 (zext          ) [ 000000]
p_Val2_9              (add           ) [ 000000]
y_V                   (partselect    ) [ 000000]
p_Val2_10             (select        ) [ 000000]
tmp_10                (bitselect     ) [ 000000]
tmp_11                (bitselect     ) [ 000000]
tmp_12                (bitselect     ) [ 000000]
tmp_13                (bitselect     ) [ 000000]
tmp_14                (bitselect     ) [ 000000]
tmp_15                (bitselect     ) [ 000000]
tmp_16                (bitselect     ) [ 000000]
tmp_17                (bitselect     ) [ 000000]
tmp4                  (or            ) [ 000000]
tmp5                  (or            ) [ 000000]
tmp3                  (or            ) [ 000000]
tmp7                  (or            ) [ 000000]
tmp8                  (or            ) [ 000000]
tmp6                  (or            ) [ 000000]
tmp_8                 (or            ) [ 000000]
tmp_6                 (partselect    ) [ 000000]
r_V                   (select        ) [ 000000]
StgValue_56           (ret           ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="f_x_msb_2_table">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_2_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="exp_x_msb_1_table32">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_1_table32"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i50.i9.i41"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i48.i100.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i46.i50.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i46.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="x_V_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="14" slack="0"/>
<pin id="84" dir="0" index="1" bw="14" slack="0"/>
<pin id="85" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="f_x_msb_2_table_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="46" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="8" slack="0"/>
<pin id="92" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_x_msb_2_table_addr/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="8" slack="0"/>
<pin id="97" dir="0" index="1" bw="46" slack="2147483647"/>
<pin id="98" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_x_msb_2_V/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="exp_x_msb_1_table32_s_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="50" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="8" slack="0"/>
<pin id="104" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_x_msb_1_table32_s/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="0"/>
<pin id="109" dir="0" index="1" bw="50" slack="2147483647"/>
<pin id="110" dir="1" index="2" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_8/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="14" slack="0"/>
<pin id="115" dir="0" index="2" bw="5" slack="0"/>
<pin id="116" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_Result_s_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="7" slack="0"/>
<pin id="122" dir="0" index="1" bw="14" slack="0"/>
<pin id="123" dir="0" index="2" bw="4" slack="0"/>
<pin id="124" dir="0" index="3" bw="5" slack="0"/>
<pin id="125" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="p_Result_s_25_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="7" slack="0"/>
<pin id="134" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s_25/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_7_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="14" slack="0"/>
<pin id="140" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="loc_V_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="0" index="1" bw="5" slack="0"/>
<pin id="145" dir="0" index="2" bw="1" slack="0"/>
<pin id="146" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="loc_V/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_s_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tmp_3_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="0"/>
<pin id="157" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="loc_V_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="5" slack="0"/>
<pin id="162" dir="0" index="1" bw="46" slack="0"/>
<pin id="163" dir="0" index="2" bw="7" slack="0"/>
<pin id="164" dir="0" index="3" bw="7" slack="0"/>
<pin id="165" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V_1/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="5" slack="0"/>
<pin id="172" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_2_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="1"/>
<pin id="176" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="r_V_3_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="5" slack="0"/>
<pin id="180" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_3/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_9_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="46" slack="0"/>
<pin id="185" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="p_Result_1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="50" slack="0"/>
<pin id="189" dir="0" index="1" bw="9" slack="1"/>
<pin id="190" dir="0" index="2" bw="41" slack="1"/>
<pin id="191" dir="1" index="3" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_1/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="OP1_V_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="50" slack="1"/>
<pin id="195" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="OP2_V_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="50" slack="0"/>
<pin id="198" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="50" slack="0"/>
<pin id="202" dir="0" index="1" bw="50" slack="0"/>
<pin id="203" dir="1" index="2" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_4/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="p_Val2_7_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="48" slack="0"/>
<pin id="208" dir="0" index="1" bw="100" slack="0"/>
<pin id="209" dir="0" index="2" bw="7" slack="0"/>
<pin id="210" dir="0" index="3" bw="8" slack="0"/>
<pin id="211" dir="1" index="4" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_7/4 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_4_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="14" slack="4"/>
<pin id="219" dir="0" index="2" bw="5" slack="0"/>
<pin id="220" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="223" class="1004" name="not_s_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="4"/>
<pin id="226" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_s/5 "/>
</bind>
</comp>

<comp id="228" class="1004" name="p_cast_cast_cast_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="4"/>
<pin id="230" dir="0" index="1" bw="46" slack="0"/>
<pin id="231" dir="0" index="2" bw="46" slack="0"/>
<pin id="232" dir="1" index="3" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_cast_cast_cast/5 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_5_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="48" slack="1"/>
<pin id="237" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="238" class="1004" name="p_Val2_9_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="50" slack="3"/>
<pin id="240" dir="0" index="1" bw="48" slack="0"/>
<pin id="241" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_9/5 "/>
</bind>
</comp>

<comp id="243" class="1004" name="y_V_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="46" slack="0"/>
<pin id="245" dir="0" index="1" bw="50" slack="0"/>
<pin id="246" dir="0" index="2" bw="4" slack="0"/>
<pin id="247" dir="0" index="3" bw="7" slack="0"/>
<pin id="248" dir="1" index="4" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_V/5 "/>
</bind>
</comp>

<comp id="253" class="1004" name="p_Val2_10_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="46" slack="0"/>
<pin id="256" dir="0" index="2" bw="46" slack="0"/>
<pin id="257" dir="1" index="3" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_10/5 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_10_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="46" slack="0"/>
<pin id="264" dir="0" index="2" bw="7" slack="0"/>
<pin id="265" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_11_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="46" slack="0"/>
<pin id="272" dir="0" index="2" bw="7" slack="0"/>
<pin id="273" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_12_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="46" slack="0"/>
<pin id="280" dir="0" index="2" bw="7" slack="0"/>
<pin id="281" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_13_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="46" slack="0"/>
<pin id="288" dir="0" index="2" bw="7" slack="0"/>
<pin id="289" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/5 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_14_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="46" slack="0"/>
<pin id="296" dir="0" index="2" bw="7" slack="0"/>
<pin id="297" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_15_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="46" slack="0"/>
<pin id="304" dir="0" index="2" bw="7" slack="0"/>
<pin id="305" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_16_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="46" slack="0"/>
<pin id="312" dir="0" index="2" bw="7" slack="0"/>
<pin id="313" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/5 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_17_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="46" slack="0"/>
<pin id="320" dir="0" index="2" bw="7" slack="0"/>
<pin id="321" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/5 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp4_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp4/5 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp5_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp5/5 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp3_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp3/5 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp7_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp7/5 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp8_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp8/5 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp6_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp6/5 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_8_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_6_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="24" slack="0"/>
<pin id="369" dir="0" index="1" bw="46" slack="0"/>
<pin id="370" dir="0" index="2" bw="5" slack="0"/>
<pin id="371" dir="0" index="3" bw="7" slack="0"/>
<pin id="372" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="377" class="1004" name="r_V_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="24" slack="0"/>
<pin id="380" dir="0" index="2" bw="24" slack="0"/>
<pin id="381" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V/5 "/>
</bind>
</comp>

<comp id="385" class="1005" name="x_V_read_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="14" slack="4"/>
<pin id="387" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="x_V_read "/>
</bind>
</comp>

<comp id="390" class="1005" name="tmp_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="4"/>
<pin id="392" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="396" class="1005" name="loc_V_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="1"/>
<pin id="398" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="loc_V "/>
</bind>
</comp>

<comp id="401" class="1005" name="f_x_msb_2_table_addr_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="1"/>
<pin id="403" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="f_x_msb_2_table_addr "/>
</bind>
</comp>

<comp id="406" class="1005" name="exp_x_msb_1_table32_s_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="8" slack="1"/>
<pin id="408" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_1_table32_s "/>
</bind>
</comp>

<comp id="411" class="1005" name="r_V_3_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="9" slack="1"/>
<pin id="413" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="r_V_3 "/>
</bind>
</comp>

<comp id="416" class="1005" name="tmp_9_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="41" slack="1"/>
<pin id="418" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="421" class="1005" name="p_Val2_8_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="50" slack="1"/>
<pin id="423" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_8 "/>
</bind>
</comp>

<comp id="427" class="1005" name="OP1_V_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="100" slack="1"/>
<pin id="429" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V "/>
</bind>
</comp>

<comp id="432" class="1005" name="OP2_V_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="100" slack="1"/>
<pin id="434" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V "/>
</bind>
</comp>

<comp id="437" class="1005" name="p_Val2_7_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="48" slack="1"/>
<pin id="439" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="86"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="24" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="88" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="24" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="100" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="82" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="10" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="126"><net_src comp="12" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="82" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="128"><net_src comp="14" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="129"><net_src comp="16" pin="0"/><net_sink comp="120" pin=3"/></net>

<net id="135"><net_src comp="18" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="112" pin="3"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="120" pin="4"/><net_sink comp="130" pin=2"/></net>

<net id="141"><net_src comp="82" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="20" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="22" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="153"><net_src comp="142" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="158"><net_src comp="130" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="166"><net_src comp="26" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="95" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="168"><net_src comp="28" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="169"><net_src comp="30" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="173"><net_src comp="160" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="181"><net_src comp="174" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="170" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="186"><net_src comp="95" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="192"><net_src comp="32" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="199"><net_src comp="187" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="193" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="34" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="200" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="214"><net_src comp="36" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="215"><net_src comp="38" pin="0"/><net_sink comp="206" pin=3"/></net>

<net id="221"><net_src comp="8" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="50" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="227"><net_src comp="216" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="52" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="234"><net_src comp="54" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="242"><net_src comp="235" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="249"><net_src comp="56" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="238" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="251"><net_src comp="58" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="252"><net_src comp="60" pin="0"/><net_sink comp="243" pin=3"/></net>

<net id="258"><net_src comp="223" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="228" pin="3"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="243" pin="4"/><net_sink comp="253" pin=2"/></net>

<net id="266"><net_src comp="62" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="253" pin="3"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="30" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="274"><net_src comp="62" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="253" pin="3"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="64" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="282"><net_src comp="62" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="253" pin="3"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="66" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="290"><net_src comp="62" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="253" pin="3"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="68" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="298"><net_src comp="62" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="253" pin="3"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="28" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="306"><net_src comp="62" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="253" pin="3"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="70" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="314"><net_src comp="62" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="253" pin="3"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="72" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="322"><net_src comp="62" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="253" pin="3"/><net_sink comp="317" pin=1"/></net>

<net id="324"><net_src comp="74" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="329"><net_src comp="261" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="269" pin="3"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="277" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="285" pin="3"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="331" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="325" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="293" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="301" pin="3"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="309" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="317" pin="3"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="349" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="343" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="355" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="337" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="373"><net_src comp="76" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="253" pin="3"/><net_sink comp="367" pin=1"/></net>

<net id="375"><net_src comp="78" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="376"><net_src comp="74" pin="0"/><net_sink comp="367" pin=3"/></net>

<net id="382"><net_src comp="361" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="80" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="367" pin="4"/><net_sink comp="377" pin=2"/></net>

<net id="388"><net_src comp="82" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="393"><net_src comp="112" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="395"><net_src comp="390" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="399"><net_src comp="142" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="404"><net_src comp="88" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="409"><net_src comp="100" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="414"><net_src comp="177" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="419"><net_src comp="183" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="424"><net_src comp="107" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="426"><net_src comp="421" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="430"><net_src comp="193" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="435"><net_src comp="196" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="440"><net_src comp="206" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="235" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x_V | {}
	Port: f_x_msb_2_table | {}
	Port: exp_x_msb_1_table32 | {}
 - Input state : 
	Port: exp<24, 16> : x_V | {1 }
	Port: exp<24, 16> : f_x_msb_2_table | {1 2 }
	Port: exp<24, 16> : exp_x_msb_1_table32 | {1 2 }
  - Chain level:
	State 1
		p_Result_s_25 : 1
		loc_V : 1
		tmp_s : 2
		f_x_msb_2_table_addr : 3
		f_x_msb_2_V : 4
		tmp_3 : 2
		exp_x_msb_1_table32_s : 3
		p_Val2_8 : 4
	State 2
		loc_V_1 : 1
		tmp_1 : 2
		r_V_3 : 3
		tmp_9 : 1
	State 3
		OP2_V : 1
		r_V_4 : 2
	State 4
		p_Val2_7 : 1
	State 5
		not_s : 1
		p_Val2_9 : 1
		y_V : 2
		p_Val2_10 : 3
		tmp_10 : 4
		tmp_11 : 4
		tmp_12 : 4
		tmp_13 : 4
		tmp_14 : 4
		tmp_15 : 4
		tmp_16 : 4
		tmp_17 : 4
		tmp4 : 5
		tmp5 : 5
		tmp3 : 5
		tmp7 : 5
		tmp8 : 5
		tmp6 : 5
		tmp_8 : 5
		tmp_6 : 4
		r_V : 5
		StgValue_56 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|    mul   |        grp_fu_200       |    9    |   237   |    87   |
|----------|-------------------------|---------|---------|---------|
|          | p_cast_cast_cast_fu_228 |    0    |    0    |    46   |
|  select  |     p_Val2_10_fu_253    |    0    |    0    |    46   |
|          |        r_V_fu_377       |    0    |    0    |    24   |
|----------|-------------------------|---------|---------|---------|
|    add   |       r_V_3_fu_177      |    0    |    0    |    15   |
|          |     p_Val2_9_fu_238     |    0    |    0    |    57   |
|----------|-------------------------|---------|---------|---------|
|          |       tmp4_fu_325       |    0    |    0    |    8    |
|          |       tmp5_fu_331       |    0    |    0    |    8    |
|          |       tmp3_fu_337       |    0    |    0    |    8    |
|    or    |       tmp7_fu_343       |    0    |    0    |    8    |
|          |       tmp8_fu_349       |    0    |    0    |    8    |
|          |       tmp6_fu_355       |    0    |    0    |    8    |
|          |       tmp_8_fu_361      |    0    |    0    |    8    |
|----------|-------------------------|---------|---------|---------|
|    xor   |       not_s_fu_223      |    0    |    0    |    8    |
|----------|-------------------------|---------|---------|---------|
|   read   |   x_V_read_read_fu_82   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |        tmp_fu_112       |    0    |    0    |    0    |
|          |       tmp_4_fu_216      |    0    |    0    |    0    |
|          |      tmp_10_fu_261      |    0    |    0    |    0    |
|          |      tmp_11_fu_269      |    0    |    0    |    0    |
| bitselect|      tmp_12_fu_277      |    0    |    0    |    0    |
|          |      tmp_13_fu_285      |    0    |    0    |    0    |
|          |      tmp_14_fu_293      |    0    |    0    |    0    |
|          |      tmp_15_fu_301      |    0    |    0    |    0    |
|          |      tmp_16_fu_309      |    0    |    0    |    0    |
|          |      tmp_17_fu_317      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    p_Result_s_fu_120    |    0    |    0    |    0    |
|          |      loc_V_1_fu_160     |    0    |    0    |    0    |
|partselect|     p_Val2_7_fu_206     |    0    |    0    |    0    |
|          |        y_V_fu_243       |    0    |    0    |    0    |
|          |       tmp_6_fu_367      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |   p_Result_s_25_fu_130  |    0    |    0    |    0    |
|bitconcatenate|       loc_V_fu_142      |    0    |    0    |    0    |
|          |    p_Result_1_fu_187    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |       tmp_7_fu_138      |    0    |    0    |    0    |
|          |       tmp_9_fu_183      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_s_fu_150      |    0    |    0    |    0    |
|          |       tmp_3_fu_155      |    0    |    0    |    0    |
|          |       tmp_1_fu_170      |    0    |    0    |    0    |
|   zext   |       tmp_2_fu_174      |    0    |    0    |    0    |
|          |       OP1_V_fu_193      |    0    |    0    |    0    |
|          |       OP2_V_fu_196      |    0    |    0    |    0    |
|          |       tmp_5_fu_235      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    9    |   237   |   339   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|        OP1_V_reg_427        |   100  |
|        OP2_V_reg_432        |   100  |
|exp_x_msb_1_table32_s_reg_406|    8   |
| f_x_msb_2_table_addr_reg_401|    8   |
|        loc_V_reg_396        |    8   |
|       p_Val2_7_reg_437      |   48   |
|       p_Val2_8_reg_421      |   50   |
|        r_V_3_reg_411        |    9   |
|        tmp_9_reg_416        |   41   |
|         tmp_reg_390         |    1   |
|       x_V_read_reg_385      |   14   |
+-----------------------------+--------+
|            Total            |   387  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_95 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_107 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_200    |  p0  |   2  |  50  |   100  ||    9    |
|     grp_fu_200    |  p1  |   2  |  50  |   100  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   232  ||  7.076  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    -   |   237  |   339  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   36   |
|  Register |    -   |    -   |   387  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |    7   |   624  |   375  |
+-----------+--------+--------+--------+--------+
