Release 10.1.02 - xst K.37 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to C:/Documents and Settings/s000536/Desktop/lc3_project/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to C:/Documents and Settings/s000536/Desktop/lc3_project/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: system_complete.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "system_complete.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "system_complete"
Output Format                      : NGC
Target Device                      : xc2vp30-7-ff896

---- Source Options
Top Module Name                    : system_complete
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Convert Tristates To Logic         : Yes
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : system_complete.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "//w2.b45x.dtu.dk/users/studerende/dtu/s000536/3week_vhdl/baud_gen.vhd" in Library work.
Architecture arch of Entity mod_m_counter is up to date.
Compiling vhdl file "//w2.b45x.dtu.dk/users/studerende/dtu/s000536/3week_vhdl/uart_rx.vhd" in Library work.
Architecture arch of Entity uart_rx is up to date.
Compiling vhdl file "//w2.b45x.dtu.dk/users/studerende/dtu/s000536/3week_vhdl/fifo.vhd" in Library work.
Architecture arch of Entity fifo is up to date.
Compiling vhdl file "//w2.b45x.dtu.dk/users/studerende/dtu/s000536/3week_vhdl/uart_tx.vhd" in Library work.
Architecture arch of Entity uart_tx is up to date.
Compiling vhdl file "//w2.b45x.dtu.dk/users/studerende/dtu/s000536/3week_vhdl/vga_sync.vhd" in Library work.
Architecture arch of Entity vga_sync is up to date.
Compiling vhdl file "//w2.b45x.dtu.dk/users/studerende/dtu/s000536/3week_vhdl/vga_rom_color.vhd" in Library work.
Architecture arch of Entity vga_rom_color is up to date.
Compiling vhdl file "//w2.b45x.dtu.dk/users/studerende/dtu/s000536/3week_vhdl/vga_rom_tile.vhd" in Library work.
Architecture arch of Entity vga_rom_tile is up to date.
Compiling vhdl file "//w2.b45x.dtu.dk/users/studerende/dtu/s000536/3week_vhdl/ClockDivider-DCM.vhd" in Library work.
Architecture dcm of Entity clockdivider is up to date.
Compiling vhdl file "//w2.b45x.dtu.dk/users/studerende/dtu/s000536/3week_vhdl/uart.vhd" in Library work.
Architecture str_arch of Entity uart is up to date.
Compiling vhdl file "//w2.b45x.dtu.dk/users/studerende/dtu/s000536/3week_vhdl/memory.vhd" in Library work.
Architecture beh_arch of Entity memory is up to date.
Compiling vhdl file "//w2.b45x.dtu.dk/users/studerende/dtu/s000536/3week_vhdl/memory_wrapper.vhd" in Library work.
Architecture behavioral of Entity memory_wrapper is up to date.
Compiling vhdl file "//w2.b45x.dtu.dk/users/studerende/dtu/s000536/3week_vhdl/disp_hex.vhd" in Library work.
Architecture arch of Entity disp_hex_mux is up to date.
Compiling vhdl file "//w2.b45x.dtu.dk/users/studerende/dtu/s000536/3week_vhdl/uart_wrapper.vhd" in Library work.
Architecture behavioral of Entity uart_wrapper is up to date.
Compiling vhdl file "//w2.b45x.dtu.dk/users/studerende/dtu/s000536/3week_vhdl/steeringwheel_ad.vhd" in Library work.
Architecture ad1 of Entity steeringwheel_ad is up to date.
Compiling vhdl file "//w2.b45x.dtu.dk/users/studerende/dtu/s000536/3week_vhdl/vga_wrapper.vhd" in Library work.
Entity <vga_wrapper> compiled.
Entity <vga_wrapper> (Architecture <behavioral>) compiled.
Compiling vhdl file "//w2.b45x.dtu.dk/users/studerende/dtu/s000536/3week_vhdl/top_template-advanced.vhd" in Library work.
Architecture behavioral of Entity system_complete is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system_complete> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ClockDivider> in library <work> (architecture <DCM>) with generics.
	div = 1.000000

Analyzing hierarchy for entity <memory_wrapper> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <disp_hex_mux> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <uart_wrapper> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <steeringwheel_ad> in library <work> (architecture <AD1>).

Analyzing hierarchy for entity <vga_wrapper> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <memory> in library <work> (architecture <beh_arch>) with generics.
	ADDR_WIDTH = 16
	DATA_WIDTH = 16

Analyzing hierarchy for entity <uart> in library <work> (architecture <str_arch>) with generics.
	DBIT = 8
	DVSR = 54
	DVSR_BIT = 8
	FIFO_W = 2
	SB_TICK = 16

Analyzing hierarchy for entity <vga_sync> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <vga_rom_color> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <vga_rom_tile> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <ClockDivider> in library <work> (architecture <DCM>) with generics.
	div = 2.000000

Analyzing hierarchy for entity <mod_m_counter> in library <work> (architecture <arch>) with generics.
	M = 54
	N = 8

Analyzing hierarchy for entity <uart_rx> in library <work> (architecture <arch>) with generics.
	DBIT = 8
	SB_TICK = 16

Analyzing hierarchy for entity <fifo> in library <work> (architecture <arch>) with generics.
	B = 8
	W = 2

Analyzing hierarchy for entity <uart_tx> in library <work> (architecture <arch>) with generics.
	DBIT = 8
	SB_TICK = 16


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system_complete> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "//w2.b45x.dtu.dk/users/studerende/dtu/s000536/3week_vhdl/top_template-advanced.vhd" line 222: Instantiating black box module <lc3>.
Entity <system_complete> analyzed. Unit <system_complete> generated.

Analyzing generic Entity <ClockDivider.1> in library <work> (Architecture <DCM>).
	div = 1.000000
Entity <ClockDivider.1> analyzed. Unit <ClockDivider.1> generated.

Analyzing Entity <memory_wrapper> in library <work> (Architecture <Behavioral>).
Entity <memory_wrapper> analyzed. Unit <memory_wrapper> generated.

Analyzing generic Entity <memory> in library <work> (Architecture <beh_arch>).
	ADDR_WIDTH = 16
	DATA_WIDTH = 16
Entity <memory> analyzed. Unit <memory> generated.

Analyzing Entity <disp_hex_mux> in library <work> (Architecture <arch>).
Entity <disp_hex_mux> analyzed. Unit <disp_hex_mux> generated.

Analyzing Entity <uart_wrapper> in library <work> (Architecture <Behavioral>).
Entity <uart_wrapper> analyzed. Unit <uart_wrapper> generated.

Analyzing generic Entity <uart> in library <work> (Architecture <str_arch>).
	DBIT = 8
	DVSR = 54
	DVSR_BIT = 8
	FIFO_W = 2
	SB_TICK = 16
WARNING:Xst:753 - "//w2.b45x.dtu.dk/users/studerende/dtu/s000536/3week_vhdl/uart.vhd" line 52: Unconnected output port 'q' of component 'mod_m_counter'.
WARNING:Xst:753 - "//w2.b45x.dtu.dk/users/studerende/dtu/s000536/3week_vhdl/uart.vhd" line 61: Unconnected output port 'full' of component 'fifo'.
Entity <uart> analyzed. Unit <uart> generated.

Analyzing generic Entity <mod_m_counter> in library <work> (Architecture <arch>).
	M = 54
	N = 8
Entity <mod_m_counter> analyzed. Unit <mod_m_counter> generated.

Analyzing generic Entity <uart_rx> in library <work> (Architecture <arch>).
	DBIT = 8
	SB_TICK = 16
Entity <uart_rx> analyzed. Unit <uart_rx> generated.

Analyzing generic Entity <fifo> in library <work> (Architecture <arch>).
	B = 8
	W = 2
Entity <fifo> analyzed. Unit <fifo> generated.

Analyzing generic Entity <uart_tx> in library <work> (Architecture <arch>).
	DBIT = 8
	SB_TICK = 16
Entity <uart_tx> analyzed. Unit <uart_tx> generated.

Analyzing Entity <steeringwheel_ad> in library <work> (Architecture <AD1>).
Entity <steeringwheel_ad> analyzed. Unit <steeringwheel_ad> generated.

Analyzing Entity <vga_wrapper> in library <work> (Architecture <Behavioral>).
WARNING:Xst:753 - "//w2.b45x.dtu.dk/users/studerende/dtu/s000536/3week_vhdl/vga_wrapper.vhd" line 63: Unconnected output port 'p_tick' of component 'vga_sync'.
WARNING:Xst:819 - "//w2.b45x.dtu.dk/users/studerende/dtu/s000536/3week_vhdl/vga_wrapper.vhd" line 100: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <clk_out>
Entity <vga_wrapper> analyzed. Unit <vga_wrapper> generated.

Analyzing Entity <vga_sync> in library <work> (Architecture <arch>).
Entity <vga_sync> analyzed. Unit <vga_sync> generated.

Analyzing Entity <vga_rom_color> in library <work> (Architecture <arch>).
Entity <vga_rom_color> analyzed. Unit <vga_rom_color> generated.

Analyzing Entity <vga_rom_tile> in library <work> (Architecture <arch>).
Entity <vga_rom_tile> analyzed. Unit <vga_rom_tile> generated.

Analyzing generic Entity <ClockDivider.2> in library <work> (Architecture <DCM>).
	div = 2.000000
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <divide.DCM_INST> in unit <ClockDivider.2>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <divide.DCM_INST> in unit <ClockDivider.2>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <divide.DCM_INST> in unit <ClockDivider.2>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <divide.DCM_INST> in unit <ClockDivider.2>.
    Set user-defined property "CLKIN_PERIOD =  10.0000000000000000" for instance <divide.DCM_INST> in unit <ClockDivider.2>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <divide.DCM_INST> in unit <ClockDivider.2>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <divide.DCM_INST> in unit <ClockDivider.2>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <divide.DCM_INST> in unit <ClockDivider.2>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <divide.DCM_INST> in unit <ClockDivider.2>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <divide.DCM_INST> in unit <ClockDivider.2>.
    Set user-defined property "DSS_MODE =  NONE" for instance <divide.DCM_INST> in unit <ClockDivider.2>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <divide.DCM_INST> in unit <ClockDivider.2>.
    Set user-defined property "FACTORY_JF =  C080" for instance <divide.DCM_INST> in unit <ClockDivider.2>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <divide.DCM_INST> in unit <ClockDivider.2>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <divide.DCM_INST> in unit <ClockDivider.2>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <divide.DCM_INST> in unit <ClockDivider.2>.
Entity <ClockDivider.2> analyzed. Unit <ClockDivider.2> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ClockDivider_1>.
    Related source file is "//w2.b45x.dtu.dk/users/studerende/dtu/s000536/3week_vhdl/ClockDivider-DCM.vhd".
Unit <ClockDivider_1> synthesized.


Synthesizing Unit <disp_hex_mux>.
    Related source file is "//w2.b45x.dtu.dk/users/studerende/dtu/s000536/3week_vhdl/disp_hex.vhd".
    Found 16x7-bit ROM for signal <hex$rom0000>.
    Found 1-of-4 decoder for signal <an>.
    Found 4-bit 4-to-1 multiplexer for signal <hex>.
    Found 18-bit up counter for signal <q_reg>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <disp_hex_mux> synthesized.


Synthesizing Unit <steeringwheel_ad>.
    Related source file is "//w2.b45x.dtu.dk/users/studerende/dtu/s000536/3week_vhdl/steeringwheel_ad.vhd".
WARNING:Xst:646 - Signal <temp1<15>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | clk_div (rising_edge)                          |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit register for signal <DATA1>.
    Found 3-bit up counter for signal <clk_counter>.
    Found 4-bit up counter for signal <shiftCounter>.
    Found 16-bit register for signal <temp1>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  28 D-type flip-flop(s).
Unit <steeringwheel_ad> synthesized.


Synthesizing Unit <memory>.
    Related source file is "//w2.b45x.dtu.dk/users/studerende/dtu/s000536/3week_vhdl/memory.vhd".
WARNING:Xst:647 - Input <RE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 65536x16-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 16-bit register for signal <addr_reg>.
    Summary:
	inferred   1 RAM(s).
	inferred  16 D-type flip-flop(s).
Unit <memory> synthesized.


Synthesizing Unit <mod_m_counter>.
    Related source file is "//w2.b45x.dtu.dk/users/studerende/dtu/s000536/3week_vhdl/baud_gen.vhd".
    Found 8-bit adder for signal <r_next$addsub0000> created at line 31.
    Found 8-bit register for signal <r_reg>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <mod_m_counter> synthesized.


Synthesizing Unit <uart_rx>.
    Related source file is "//w2.b45x.dtu.dk/users/studerende/dtu/s000536/3week_vhdl/uart_rx.vhd".
    Found finite state machine <FSM_1> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <b_reg>.
    Found 3-bit register for signal <n_reg>.
    Found 3-bit adder for signal <n_reg$addsub0000> created at line 73.
    Found 4-bit register for signal <s_reg>.
    Found 4-bit adder for signal <s_reg$share0000> created at line 49.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  15 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <uart_rx> synthesized.


Synthesizing Unit <fifo>.
    Related source file is "//w2.b45x.dtu.dk/users/studerende/dtu/s000536/3week_vhdl/fifo.vhd".
    Found 8-bit 4-to-1 multiplexer for signal <r_data>.
    Found 32-bit register for signal <array_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 2-bit comparator equal for signal <empty_reg$cmp_eq0000> created at line 89.
    Found 1-bit 4-to-1 multiplexer for signal <empty_reg$mux0000> created at line 83.
    Found 1-bit register for signal <full_reg>.
    Found 2-bit comparator equal for signal <full_reg$cmp_eq0000> created at line 97.
    Found 1-bit 4-to-1 multiplexer for signal <full_reg$mux0000> created at line 83.
    Found 2-bit register for signal <r_ptr_reg>.
    Found 2-bit 4-to-1 multiplexer for signal <r_ptr_reg$mux0000> created at line 83.
    Found 2-bit adder for signal <r_ptr_succ$add0000> created at line 72.
    Found 2-bit register for signal <w_ptr_reg>.
    Found 2-bit 4-to-1 multiplexer for signal <w_ptr_reg$mux0000> created at line 83.
    Found 2-bit adder for signal <w_ptr_succ$add0000> created at line 71.
    Summary:
	inferred  38 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <fifo> synthesized.


Synthesizing Unit <uart_tx>.
    Related source file is "//w2.b45x.dtu.dk/users/studerende/dtu/s000536/3week_vhdl/uart_tx.vhd".
    Found finite state machine <FSM_2> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <b_reg>.
    Found 3-bit register for signal <n_reg>.
    Found 3-bit adder for signal <n_reg$addsub0000> created at line 83.
    Found 4-bit adder for signal <s_next$add0000> created at line 71.
    Found 4-bit register for signal <s_reg>.
    Found 1-bit register for signal <tx_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  16 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <uart_tx> synthesized.


Synthesizing Unit <vga_sync>.
    Related source file is "//w2.b45x.dtu.dk/users/studerende/dtu/s000536/3week_vhdl/vga_sync.vhd".
    Found 10-bit up counter for signal <h_count_reg>.
    Found 10-bit comparator greatequal for signal <h_sync_next$cmp_ge0000> created at line 94.
    Found 10-bit comparator lessequal for signal <h_sync_next$cmp_le0000> created at line 94.
    Found 1-bit register for signal <h_sync_reg>.
    Found 1-bit register for signal <mod2_reg>.
    Found 10-bit up counter for signal <v_count_reg>.
    Found 10-bit comparator greatequal for signal <v_sync_next$cmp_ge0000> created at line 98.
    Found 10-bit comparator lessequal for signal <v_sync_next$cmp_le0000> created at line 98.
    Found 1-bit register for signal <v_sync_reg>.
    Found 10-bit comparator less for signal <VGA_OUT_BLANK_Z$cmp_lt0000> created at line 103.
    Found 10-bit comparator less for signal <VGA_OUT_BLANK_Z$cmp_lt0001> created at line 103.
    Summary:
	inferred   2 Counter(s).
	inferred   3 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <vga_sync> synthesized.


Synthesizing Unit <vga_rom_color>.
    Related source file is "//w2.b45x.dtu.dk/users/studerende/dtu/s000536/3week_vhdl/vga_rom_color.vhd".
    Found 32x16-bit ROM for signal <data$rom0000> created at line 49.
    Found 5-bit register for signal <addr_reg>.
    Summary:
	inferred   1 ROM(s).
	inferred   5 D-type flip-flop(s).
Unit <vga_rom_color> synthesized.


Synthesizing Unit <vga_rom_tile>.
    Related source file is "//w2.b45x.dtu.dk/users/studerende/dtu/s000536/3week_vhdl/vga_rom_tile.vhd".
    Found 512x16-bit ROM for signal <data$rom0000> created at line 97.
    Found 9-bit register for signal <addr_reg>.
    Summary:
	inferred   1 ROM(s).
	inferred   9 D-type flip-flop(s).
Unit <vga_rom_tile> synthesized.


Synthesizing Unit <memory_wrapper>.
    Related source file is "//w2.b45x.dtu.dk/users/studerende/dtu/s000536/3week_vhdl/memory_wrapper.vhd".
    Found 16-bit tristate buffer for signal <data_inout>.
    Found 16-bit comparator greater for signal <mem_WE$cmp_gt0000> created at line 64.
    Found 16-bit comparator less for signal <mem_WE$cmp_lt0000> created at line 64.
    Summary:
	inferred   2 Comparator(s).
	inferred  16 Tristate(s).
Unit <memory_wrapper> synthesized.


Synthesizing Unit <uart>.
    Related source file is "//w2.b45x.dtu.dk/users/studerende/dtu/s000536/3week_vhdl/uart.vhd".
Unit <uart> synthesized.


Synthesizing Unit <ClockDivider_2>.
    Related source file is "//w2.b45x.dtu.dk/users/studerende/dtu/s000536/3week_vhdl/ClockDivider-DCM.vhd".
Unit <ClockDivider_2> synthesized.


Synthesizing Unit <uart_wrapper>.
    Related source file is "//w2.b45x.dtu.dk/users/studerende/dtu/s000536/3week_vhdl/uart_wrapper.vhd".
    Found 16-bit tristate buffer for signal <$mux0000>.
    Summary:
	inferred  16 Tristate(s).
Unit <uart_wrapper> synthesized.


Synthesizing Unit <vga_wrapper>.
    Related source file is "//w2.b45x.dtu.dk/users/studerende/dtu/s000536/3week_vhdl/vga_wrapper.vhd".
WARNING:Xst:646 - Signal <vga_tile_line> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <vga_tile_color> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <vga_data_line> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <vga_addr> is used but never assigned. This sourceless signal will be automatically connected to value 000000000.
    Register <g_out_reg> equivalent to <b_out_reg> has been removed
    Register <r_out_reg> equivalent to <b_out_reg> has been removed
    Found 8-bit register for signal <b_out_reg>.
    Found 10-bit comparator greater for signal <r_out_reg$cmp_gt0000> created at line 106.
    Found 10-bit comparator greater for signal <r_out_reg$cmp_gt0001> created at line 106.
    Found 10-bit comparator less for signal <r_out_reg$cmp_lt0000> created at line 106.
    Found 10-bit comparator less for signal <r_out_reg$cmp_lt0001> created at line 106.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <vga_wrapper> synthesized.


Synthesizing Unit <system_complete>.
    Related source file is "//w2.b45x.dtu.dk/users/studerende/dtu/s000536/3week_vhdl/top_template-advanced.vhd".
WARNING:Xst:1780 - Signal <mem_WE> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_RE> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mb_sw> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mb_btn<2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mb_btn<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <ld_MCR> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <MCR_reg<14:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 16-bit tristate buffer for signal <bus_data>.
    Found 1-bit register for signal <hand_clk_delay>.
    Found 1-bit register for signal <hand_clk_pulse>.
    Found 8-bit tristate buffer for signal <leds_reg>.
    Found 1-bit register for signal <MCR_reg<15>>.
    Found 16-bit tristate buffer for signal <sseg_reg>.
    Found 1-bit register for signal <sys_halt_delay>.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred 120 Tristate(s).
Unit <system_complete> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.
WARNING:Xst:524 - All outputs of the instance <vga_rom_color> of the block <vga_rom_color> are unconnected in block <vga_wrapper>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <vga_rom_tile> of the block <vga_rom_tile> are unconnected in block <vga_wrapper>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 65536x16-bit dual-port RAM                            : 1
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 9
 2-bit adder                                           : 4
 3-bit adder                                           : 2
 4-bit adder                                           : 2
 8-bit adder                                           : 1
# Counters                                             : 5
 10-bit up counter                                     : 2
 18-bit up counter                                     : 1
 3-bit up counter                                      : 1
 4-bit up counter                                      : 1
# Registers                                            : 35
 1-bit register                                        : 12
 12-bit register                                       : 1
 16-bit register                                       : 2
 2-bit register                                        : 4
 3-bit register                                        : 2
 4-bit register                                        : 2
 8-bit register                                        : 12
# Comparators                                          : 16
 10-bit comparator greatequal                          : 2
 10-bit comparator greater                             : 2
 10-bit comparator less                                : 4
 10-bit comparator lessequal                           : 2
 16-bit comparator greater                             : 1
 16-bit comparator less                                : 1
 2-bit comparator equal                                : 4
# Multiplexers                                         : 11
 1-bit 4-to-1 multiplexer                              : 4
 2-bit 4-to-1 multiplexer                              : 4
 4-bit 4-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 2
# Decoders                                             : 1
 1-of-4 decoder                                        : 1
# Tristates                                            : 10
 16-bit tristate buffer                                : 9
 8-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <uart_wrapper/uart/uart_tx_unit/state_reg/FSM> on signal <state_reg[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 start | 01
 data  | 10
 stop  | 11
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <uart_wrapper/uart/uart_rx_unit/state_reg/FSM> on signal <state_reg[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 start | 01
 data  | 10
 stop  | 11
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <steeringwheel_ad/current_state/FSM> on signal <current_state[1:2]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 00
 shiftin  | 01
 syncdata | 11
----------------------
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\PROGRA~1\Xilinx\10.1\ISE.
Reading core <lc3.ngc>.
Reading core <r2_divider.ngc>.
Loading core <r2_divider> for timing and area information for instance <dvd>.
Loading core <lc3> for timing and area information for instance <lc3_1>.

Synthesizing (advanced) Unit <memory>.
INFO:Xst - The RAM <Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <addr_reg>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 65536-word x 16-bit                 |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <WE>            | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <memory_in>     |          |
    |     doA            | connected to signal <memory_out>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <memory> synthesized (advanced).
WARNING:Xst:2677 - Node <temp1_12> of sequential type is unconnected in block <steeringwheel_ad>.
WARNING:Xst:2677 - Node <temp1_13> of sequential type is unconnected in block <steeringwheel_ad>.
WARNING:Xst:2677 - Node <temp1_14> of sequential type is unconnected in block <steeringwheel_ad>.
WARNING:Xst:2677 - Node <temp1_15> of sequential type is unconnected in block <steeringwheel_ad>.
WARNING:Xst:1710 - FF/Latch <b_out_reg_0> (without init value) has a constant value of 0 in block <vga_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_out_reg_1> (without init value) has a constant value of 0 in block <vga_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_out_reg_2> (without init value) has a constant value of 0 in block <vga_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_out_reg_3> (without init value) has a constant value of 0 in block <vga_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_out_reg_4> (without init value) has a constant value of 0 in block <vga_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_out_reg_5> (without init value) has a constant value of 0 in block <vga_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_out_reg_6> (without init value) has a constant value of 0 in block <vga_wrapper>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 65536x16-bit single-port block RAM                    : 1
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 9
 2-bit adder                                           : 4
 3-bit adder                                           : 2
 4-bit adder                                           : 2
 8-bit adder                                           : 1
# Counters                                             : 5
 10-bit up counter                                     : 2
 18-bit up counter                                     : 1
 3-bit up counter                                      : 1
 4-bit up counter                                      : 1
# Registers                                            : 153
 Flip-Flops                                            : 153
# Comparators                                          : 16
 10-bit comparator greatequal                          : 2
 10-bit comparator greater                             : 2
 10-bit comparator less                                : 4
 10-bit comparator lessequal                           : 2
 16-bit comparator greater                             : 1
 16-bit comparator less                                : 1
 2-bit comparator equal                                : 4
# Multiplexers                                         : 11
 1-bit 4-to-1 multiplexer                              : 4
 2-bit 4-to-1 multiplexer                              : 4
 4-bit 4-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 2
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2042 - Unit system_complete: 24 internal tristates are replaced by logic (pull-up yes): leds_reg<0>, leds_reg<1>, leds_reg<2>, leds_reg<3>, leds_reg<4>, leds_reg<5>, leds_reg<6>, leds_reg<7>, sseg_reg<0>, sseg_reg<10>, sseg_reg<11>, sseg_reg<12>, sseg_reg<13>, sseg_reg<14>, sseg_reg<15>, sseg_reg<1>, sseg_reg<2>, sseg_reg<3>, sseg_reg<4>, sseg_reg<5>, sseg_reg<6>, sseg_reg<7>, sseg_reg<8>, sseg_reg<9>.
WARNING:Xst:2183 - Unit system_complete: the following tristate(s) are NOT replaced by logic (Please refer to Answer Record 20048 for more information): bus_data<0>, bus_data<10>, bus_data<11>, bus_data<12>, bus_data<13>, bus_data<14>, bus_data<15>, bus_data<1>, bus_data<2>, bus_data<3>, bus_data<4>, bus_data<5>, bus_data<6>, bus_data<7>, bus_data<8>, bus_data<9>.
WARNING:Xst:2183 - Unit lc3_1: the following tristate(s) are NOT replaced by logic (Please refer to Answer Record 20048 for more information): data<0>, data<10>, data<11>, data<12>, data<13>, data<14>, data<15>, data<1>, data<2>, data<3>, data<4>, data<5>, data<6>, data<7>, data<8>, data<9>.
WARNING:Xst:2183 - Unit uart_wrapper: the following tristate(s) are NOT replaced by logic (Please refer to Answer Record 20048 for more information): data_inout<0>, data_inout<10>, data_inout<11>, data_inout<12>, data_inout<13>, data_inout<14>, data_inout<15>, data_inout<1>, data_inout<2>, data_inout<3>, data_inout<4>, data_inout<5>, data_inout<6>, data_inout<7>, data_inout<8>, data_inout<9>.
WARNING:Xst:2183 - Unit memory_wrapper: the following tristate(s) are NOT replaced by logic (Please refer to Answer Record 20048 for more information): data_inout<0>, data_inout<10>, data_inout<11>, data_inout<12>, data_inout<13>, data_inout<14>, data_inout<15>, data_inout<1>, data_inout<2>, data_inout<3>, data_inout<4>, data_inout<5>, data_inout<6>, data_inout<7>, data_inout<8>, data_inout<9>.

Optimizing unit <system_complete> ...

Optimizing unit <steeringwheel_ad> ...

Optimizing unit <mod_m_counter> ...

Optimizing unit <uart_rx> ...

Optimizing unit <fifo> ...

Optimizing unit <uart_tx> ...

Optimizing unit <vga_sync> ...

Optimizing unit <memory_wrapper> ...

Optimizing unit <uart_wrapper> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block system_complete, actual ratio is 11.
INFO:Xst:2260 - The FF/Latch <instr_6> in Unit <lc3_1> is equivalent to the following FF/Latch : <instr_6_1> 
INFO:Xst:2260 - The FF/Latch <instr_7> in Unit <lc3_1> is equivalent to the following FF/Latch : <instr_7_1> 
INFO:Xst:2260 - The FF/Latch <instr_0> in Unit <lc3_1> is equivalent to the following 3 FFs/Latches : <instr_0_1> <instr_0_2> <instr_0_3> 
INFO:Xst:2260 - The FF/Latch <instr_1> in Unit <lc3_1> is equivalent to the following 3 FFs/Latches : <instr_1_1> <instr_1_2> <instr_1_3> 
INFO:Xst:2260 - The FF/Latch <instr_2> in Unit <lc3_1> is equivalent to the following FF/Latch : <instr_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/sign_pipeline.sign_pipe/pipe_17_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/sign_pipeline.sign_pipe/pipe_17_1_1> 
INFO:Xst:2260 - The FF/Latch <instr_6> in Unit <lc3_1> is equivalent to the following FF/Latch : <instr_6_1> 
INFO:Xst:2260 - The FF/Latch <instr_7> in Unit <lc3_1> is equivalent to the following FF/Latch : <instr_7_1> 
INFO:Xst:2260 - The FF/Latch <instr_0> in Unit <lc3_1> is equivalent to the following 3 FFs/Latches : <instr_0_1> <instr_0_2> <instr_0_3> 
INFO:Xst:2260 - The FF/Latch <instr_1> in Unit <lc3_1> is equivalent to the following 3 FFs/Latches : <instr_1_1> <instr_1_2> <instr_1_3> 
INFO:Xst:2260 - The FF/Latch <instr_2> in Unit <lc3_1> is equivalent to the following FF/Latch : <instr_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/sign_pipeline.sign_pipe/pipe_17_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/sign_pipeline.sign_pipe/pipe_17_1_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 200
 Flip-Flops                                            : 200

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : system_complete.ngr
Top Level Output File Name         : system_complete
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 82

Cell Usage :
# BELS                             : 3505
#      GND                         : 3
#      INV                         : 49
#      LUT1                        : 54
#      LUT2                        : 206
#      LUT2_D                      : 4
#      LUT2_L                      : 20
#      LUT3                        : 806
#      LUT3_D                      : 48
#      LUT3_L                      : 32
#      LUT4                        : 893
#      LUT4_D                      : 53
#      LUT4_L                      : 105
#      MULT_AND                    : 17
#      MUXCY                       : 474
#      MUXF5                       : 219
#      MUXF6                       : 48
#      VCC                         : 3
#      XORCY                       : 471
# FlipFlops/Latches                : 1364
#      FD                          : 910
#      FDC                         : 71
#      FDCE                        : 115
#      FDE                         : 238
#      FDP                         : 3
#      FDPE                        : 5
#      FDR                         : 17
#      FDRE                        : 4
#      FDRS                        : 1
# RAMS                             : 64
#      RAMB16_S1                   : 64
# Shift Registers                  : 2
#      SRL16                       : 2
# Tri-States                       : 144
#      BUFT                        : 144
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 76
#      IBUF                        : 18
#      IBUFG                       : 1
#      OBUF                        : 57
# DCMs                             : 1
#      DCM                         : 1
# MULTs                            : 1
#      MULT18X18                   : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of Slices:                     1501  out of  13696    10%  
 Number of Slice Flip Flops:           1364  out of  27392     4%  
 Number of 4 input LUTs:               2272  out of  27392     8%  
    Number used as logic:              2270
    Number used as Shift registers:       2
 Number of IOs:                          82
 Number of bonded IOBs:                  76  out of    556    13%  
 Number of TBUFs:                       144  out of   6848     2%  
 Number of BRAMs:                        64  out of    136    47%  
 Number of MULT18X18s:                    1  out of    136     0%  
 Number of GCLKs:                         4  out of     16    25%  
 Number of DCMs:                          1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                              | Load  |
-----------------------------------+----------------------------------------------------+-------+
clk100                             | IBUFG+BUFG                                         | 1312  |
clk100                             | vga_wrapper/ClockDivider_unit/divide.DCM_INST:CLKDV| 24    |
steeringwheel_ad/clk_counter_21    | BUFG                                               | 30    |
-----------------------------------+----------------------------------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+---------------------------+-------+
Control Signal                     | Buffer(FF name)           | Load  |
-----------------------------------+---------------------------+-------+
mb_btn<4>(mb_btn<4>1_INV_0:O)      | NONE(disp_hex_mux/q_reg_7)| 194   |
-----------------------------------+---------------------------+-------+

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 8.906ns (Maximum Frequency: 112.280MHz)
   Minimum input arrival time before clock: 6.229ns
   Maximum output required time after clock: 10.198ns
   Maximum combinational path delay: 7.477ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100'
  Clock period: 8.906ns (frequency: 112.280MHz)
  Total number of paths / destination ports: 355386 / 1666
-------------------------------------------------------------------------
Delay:               8.906ns (Levels of Logic = 13)
  Source:            lc3_1/instr_0_2 (FF)
  Destination:       lc3_1/psr_0 (FF)
  Source Clock:      clk100 rising
  Destination Clock: clk100 rising

  Data Path: lc3_1/instr_0_2 to lc3_1/psr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             32   0.370   0.689  instr_0_2 (instr_0_2)
     LUT3:I2->O            1   0.275   0.000  Mmux_divider_divisor_66 (Mmux_divider_divisor_66)
     MUXF5:I0->O           1   0.303   0.000  Mmux_divider_divisor_4_f5_5 (Mmux_divider_divisor_4_f56)
     MUXF6:I0->O          22   0.288   0.659  Mmux_divider_divisor_2_f6_5 (divider_divisor<15>)
     LUT4:I3->O            2   0.275   0.396  temp_cmp_eq000049 (temp_cmp_eq000049)
     LUT3:I2->O           16   0.275   0.648  temp_cmp_eq000051 (temp_cmp_eq0000)
     LUT3_D:I2->O          1   0.275   0.350  temp_mux0002<10>41 (N189)
     LUT4:I2->O            1   0.275   0.369  temp_mux0002<6>18 (temp_mux0002<6>18)
     LUT4:I3->O            3   0.275   0.435  temp_mux0002<6>27 (temp_mux0002<6>)
     LUT4:I3->O            1   0.275   0.349  psr_2_0_cmp_eq000257 (psr_2_0_cmp_eq000257)
     LUT4_D:I2->O          1   0.275   0.350  psr_2_0_cmp_eq000275 (psr_2_0_cmp_eq0002)
     LUT4:I2->O            1   0.275   0.350  psr_0_mux0000270_SW0 (N518)
     LUT4_L:I2->LO         1   0.275   0.118  psr_0_mux0000270 (psr_0_mux0000270)
     LUT4:I2->O            1   0.275   0.000  psr_0_mux0000320 (psr_0_mux0000)
     FDE:D                     0.208          psr_0
    ----------------------------------------
    Total                      8.906ns (4.194ns logic, 4.712ns route)
                                       (47.1% logic, 52.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'steeringwheel_ad/clk_counter_21'
  Clock period: 2.192ns (frequency: 456.256MHz)
  Total number of paths / destination ports: 89 / 61
-------------------------------------------------------------------------
Delay:               2.192ns (Levels of Logic = 1)
  Source:            steeringwheel_ad/current_state_FSM_FFd1 (FF)
  Destination:       steeringwheel_ad/shiftCounter_3 (FF)
  Source Clock:      steeringwheel_ad/clk_counter_21 rising
  Destination Clock: steeringwheel_ad/clk_counter_21 rising

  Data Path: steeringwheel_ad/current_state_FSM_FFd1 to steeringwheel_ad/shiftCounter_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             19   0.370   0.696  steeringwheel_ad/current_state_FSM_FFd1 (steeringwheel_ad/current_state_FSM_FFd1)
     LUT2:I1->O           17   0.275   0.587  steeringwheel_ad/current_state_FSM_Out11 (steeringwheel_ad/current_state_FSM_FFd2-In1)
     FDE:CE                    0.263          steeringwheel_ad/temp1_0
    ----------------------------------------
    Total                      2.192ns (0.908ns logic, 1.284ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100'
  Total number of paths / destination ports: 290 / 246
-------------------------------------------------------------------------
Offset:              6.229ns (Levels of Logic = 9)
  Source:            mb_btn_i<3> (PAD)
  Destination:       lc3_1/addr_3 (FF)
  Destination Clock: clk100 rising

  Data Path: mb_btn_i<3> to lc3_1/addr_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.878   0.397  mb_btn_i_3_IBUF (mb_btn_i_3_IBUF)
     INV:I->O             18   0.275   0.729  mb_btn<3>1_INV_0 (mb_btn<3>)
     begin scope: 'lc3_1'
     LUT2:I0->O            1   0.275   0.467  addr_mux0000<1>110 (addr_mux0000<1>110)
     LUT4:I0->O            1   0.275   0.369  addr_mux0000<1>1156_SW0 (N374)
     LUT4_D:I3->LO         1   0.275   0.138  addr_mux0000<1>1156 (N667)
     LUT4:I3->O           14   0.275   0.650  addr_mux0000<1>16 (N55)
     LUT4:I1->O            1   0.275   0.468  addr_mux0000<9>29 (addr_mux0000<9>29)
     LUT4:I0->O            1   0.275   0.000  addr_mux0000<9>44 (addr_mux0000<9>)
     FDE:D                     0.208          addr_9
    ----------------------------------------
    Total                      6.229ns (3.011ns logic, 3.218ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'steeringwheel_ad/clk_counter_21'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              2.976ns (Levels of Logic = 2)
  Source:            mb_btn_i<4> (PAD)
  Destination:       steeringwheel_ad/current_state_FSM_FFd1 (FF)
  Destination Clock: steeringwheel_ad/clk_counter_21 rising

  Data Path: mb_btn_i<4> to steeringwheel_ad/current_state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.878   0.378  mb_btn_i_4_IBUF (mb_btn<4>_inv)
     INV:I->O            199   0.275   0.909  mb_btn<4>1_INV_0 (mb_btn<4>)
     FDR:R                     0.536          steeringwheel_ad/current_state_FSM_FFd1
    ----------------------------------------
    Total                      2.976ns (1.689ns logic, 1.287ns route)
                                       (56.8% logic, 43.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'steeringwheel_ad/clk_counter_21'
  Total number of paths / destination ports: 97 / 12
-------------------------------------------------------------------------
Offset:              7.327ns (Levels of Logic = 7)
  Source:            steeringwheel_ad/current_state_FSM_FFd2 (FF)
  Destination:       seg<2> (PAD)
  Source Clock:      steeringwheel_ad/clk_counter_21 rising

  Data Path: steeringwheel_ad/current_state_FSM_FFd2 to seg<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q             4   0.370   0.413  steeringwheel_ad/current_state_FSM_FFd2 (steeringwheel_ad/current_state_FSM_FFd2)
     INV:I->O              1   0.275   0.332  steeringwheel_ad/current_state_FSM_Out01_INV_0 (steer_wheel_done)
     BUFT:I->O             6   0.472   0.463  bus_data_ren_15 (bus_data<15>)
     LUT4:I2->O            1   0.275   0.350  sseg_out<15>1 (sseg_out<15>)
     LUT3:I2->O            1   0.275   0.000  disp_hex_mux/Mmux_hex_33 (disp_hex_mux/Mmux_hex_33)
     MUXF5:I1->O           7   0.303   0.601  disp_hex_mux/Mmux_hex_2_f5_2 (disp_hex_mux/hex<3>)
     LUT4:I0->O            1   0.275   0.332  disp_hex_mux/Mrom_hex_rom000041 (disp_hex_mux/Mrom_hex_rom00004)
     OBUF:I->O                 2.592          seg_2_OBUF (seg<2>)
    ----------------------------------------
    Total                      7.327ns (4.837ns logic, 2.490ns route)
                                       (66.0% logic, 34.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100'
  Total number of paths / destination ports: 18340 / 28
-------------------------------------------------------------------------
Offset:              10.198ns (Levels of Logic = 11)
  Source:            lc3_1/addr_13 (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      clk100 rising

  Data Path: lc3_1/addr_13 to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             74   0.370   0.829  addr_13 (addr<13>)
     end scope: 'lc3_1'
     LUT4:I1->O            1   0.275   0.467  uart_RE_and000014 (uart_RE_and000014)
     LUT3_D:I0->LO         1   0.275   0.138  uart_RE_and0000135 (N134)
     LUT4:I3->O            6   0.275   0.581  uart_RE_and000021 (N15)
     LUT3:I0->O           16   0.275   0.630  uart_wrapper/rd_uart_inv1 (uart_wrapper/rd_uart_inv)
     BUFT:T->O            10   0.472   0.529  uart_wrapper/_mux0000_data_out_0 (bus_data<0>)
     LUT4:I2->O            1   0.275   0.430  sseg_out<0>1 (sseg_out<0>)
     LUT3:I1->O            1   0.275   0.000  disp_hex_mux/Mmux_hex_4 (disp_hex_mux/Mmux_hex_4)
     MUXF5:I0->O           7   0.303   0.601  disp_hex_mux/Mmux_hex_2_f5 (disp_hex_mux/hex<0>)
     LUT4:I0->O            1   0.275   0.332  disp_hex_mux/Mrom_hex_rom0000111 (disp_hex_mux/Mrom_hex_rom00001)
     OBUF:I->O                 2.592          seg_5_OBUF (seg<5>)
    ----------------------------------------
    Total                     10.198ns (5.662ns logic, 4.536ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 203 / 7
-------------------------------------------------------------------------
Delay:               7.477ns (Levels of Logic = 7)
  Source:            btn_i<0> (PAD)
  Destination:       seg<6> (PAD)

  Data Path: btn_i<0> to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.878   0.514  btn_i_0_IBUF (btn_i_0_IBUF)
     LUT2:I0->O           16   0.275   0.728  sseg_out<0>11 (N01)
     LUT4:I1->O            1   0.275   0.430  sseg_out<9>1 (sseg_out<9>)
     LUT3:I1->O            1   0.275   0.000  disp_hex_mux/Mmux_hex_31 (disp_hex_mux/Mmux_hex_31)
     MUXF5:I1->O           7   0.303   0.601  disp_hex_mux/Mmux_hex_2_f5_0 (disp_hex_mux/hex<1>)
     LUT4:I0->O            1   0.275   0.332  disp_hex_mux/Mrom_hex_rom000021 (disp_hex_mux/Mrom_hex_rom00002)
     OBUF:I->O                 2.592          seg_4_OBUF (seg<4>)
    ----------------------------------------
    Total                      7.477ns (4.873ns logic, 2.604ns route)
                                       (65.2% logic, 34.8% route)

=========================================================================


Total REAL time to Xst completion: 37.00 secs
Total CPU time to Xst completion: 36.47 secs
 
--> 

Total memory usage is 266864 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   36 (   0 filtered)
Number of infos    :   14 (   0 filtered)

