// Copyright (c) 2022 Nordic Semiconductor ASA
// SPDX-License-Identifier: Apache-2.0

/dts-v1/;
#include <nordic/nrf52840_qiaa.dtsi>

/ {
	model = "WP-Rev1";
	compatible = "nordic,wepower,wp-rev1";

	chosen {
        zephyr,console = &uart0;
		zephyr,shell-uart = &uart0;
		zephyr,uart-mcumgr = &uart0;
		zephyr,bt-mon-uart = &uart0;
		zephyr,bt-c2h-uart = &uart0;
		zephyr,sram = &sram0;
		zephyr,flash = &flash0;
		zephyr,code-partition = &slot0_partition;
        zephyr,entropy = &rng;
        zephyr,i2c = &i2c0;
	};
};

&pinctrl {
	uart0_default: uart0_default {
		group1 {
			psels = <NRF_PSEL(UART_TX, 0, 24)>,
				<NRF_PSEL(UART_RX, 0, 25)>;
				// <NRF_PSEL(UART_RTS, 0, 17)>,
				// <NRF_PSEL(UART_CTS, 0, 18)>;
		};
	};

	uart0_sleep: uart0_sleep {
		group1 {
			psels = <NRF_PSEL(UART_TX, 0, 24)>,
				<NRF_PSEL(UART_RX, 0, 25)>;
				// <NRF_PSEL(UART_RTS, 0, 17)>,
				// <NRF_PSEL(UART_CTS, 0, 18)>;
			low-power-enable;
		};
	};

	i2c0_default: i2c0_default {
		group1 {
            psels = <NRF_PSEL(TWIM_SDA, 0, 29)>, <NRF_PSEL(TWIM_SCL, 0, 30)>;
			//psels = <NRF_PSEL(TWIM_SDA, 0, 16)>,<NRF_PSEL(TWIM_SCL, 0, 15)>;
                //bias-pull-down;
		};
	};

	i2c0_sleep: i2c0_sleep {
		group1 {
            psels = <NRF_PSEL(TWIM_SDA, 0, 29)>, <NRF_PSEL(TWIM_SCL, 0, 30)>;
			//psels = <NRF_PSEL(TWIM_SDA, 0, 16)>,<NRF_PSEL(TWIM_SCL, 0, 15)>;
                //bias-pull-down;
		};
	};

    // i2c1_default: i2c1_default {
	// 	group1 {
	// 		psels = <NRF_PSEL(TWIM_SDA, 1, 13)>, <NRF_PSEL(TWIM_SCL, 0, 29)>;
    //         //psels = <NRF_PSEL(TWIM_SDA, 0, 29)>, <NRF_PSEL(TWIM_SCL, 1, 13)>;
    //             //bias-pull-down;
	// 	};
	// };

	// i2c1_sleep: i2c1_sleep {
	// 	group1 {
	// 		psels = <NRF_PSEL(TWIM_SDA, 1, 13)>, <NRF_PSEL(TWIM_SCL, 0, 29)>;
    //         //psels = <NRF_PSEL(TWIM_SDA, 0, 29)>, <NRF_PSEL(TWIM_SCL, 1, 13)>;
    //             //bias-pull-down;
	// 	};
	// };
};

&flash0 {
	partitions {
		compatible = "fixed-partitions";
		#address-cells = <1>;
		#size-cells = <1>;

		boot_partition: partition@0 {
			label = "mcuboot";
			reg = <0x00000000 0x0000C000>;
		};
		slot0_partition: partition@c000 {
			label = "image-0";
			reg = <0x0000C000 0x00067000>;
		};
		slot1_partition: partition@73000 {
			label = "image-1";
			reg = <0x00073000 0x00067000>;
		};
		scratch_partition: partition@da000 {
			label = "image-scratch";
			reg = <0x000da000 0x0001e000>;
		};

		/*
		 * The flash starting at 0x000f8000 and ending at
		 * 0x000fffff is reserved for use by the application.
		 */

		/*
		 * Storage partition will be used by FCB/LittleFS/NVS
		 * if enabled.
		 */
		storage_partition: partition@f8000 {
			label = "storage";
			reg = <0x000f8000 0x00008000>;
		};
	};
};

&adc {
	status = "disabled";
};

&gpiote {
	status = "okay";
};

&gpio0 {
	status = "okay";
};

&gpio1 {
	status = "okay";
};

&uart0 {
	compatible = "nordic,nrf-uarte";
	status = "okay";
	current-speed = <115200>;
	pinctrl-0 = <&uart0_default>;
	pinctrl-1 = <&uart0_sleep>;
	pinctrl-names = "default", "sleep";
};

&i2c0 {
	compatible = "nordic,nrf-twim";
	status = "okay";
    clock-frequency = <I2C_BITRATE_STANDARD>;
	pinctrl-0 = <&i2c0_default>;
	pinctrl-1 = <&i2c0_sleep>;
	pinctrl-names = "default", "sleep";

    accel: lis2dw12@19 {
        compatible = "st,lis2dw12";
        reg = <0x19>;
        status = "okay";
        label = "LIS2DW12";
    };

    temp_pressure: st_lps22hh@5c {
        compatible = "st,lps22hh";
        reg = <0x5c>;
        status = "okay";
        label = "LPS22HH";
    };
};