// Seed: 3462785968
`define pp_3 0
module module_0 (
    input  id_0,
    output id_1,
    input  id_2
);
  logic id_3, id_4;
  logic id_5;
  logic id_6;
  type_10(
      1'b0, id_3
  );
endmodule
`define pp_4 0
`timescale 1ps / 1ps `default_nettype id_0
