<<<
[#insns-c_push_l,reftext="c.push.l: push 5 to 13 registers to stack memory, 16-bit encoding"]
=== c.push.l

Synopsis::
Push 5 to 13 registers to stack memory, 16-bit encoding

Mnemonic::
c.push _{reg_list_5_13}, -stack_adj_

Encoding (RV32, RV64)::
[wavedrom, , svg]
....
{reg:[
    { bits:  2, name: 0x2,      attr: ['OP=C0'] },
    { bits:  3, name: 'rlist3', attr: ['reg_list_5_13'] },
    { bits:  2, name: 0x3,      attr: []},
    { bits:  3, name: 'spimm\[6:4\]',  attr: [] },
    { bits:  6, name: 0x2a,     attr: ['FUNCT6'] },
],config:{bits:16}}
....

Syntax::

[source,sail]
--
c.push {<reg_list_5_13> | <xreg_list_5_13>}, -<stack_adj>
--

include::pushpop_l_vars.adoc[]

<<<
Description::
This instruction pushes (stores) the registers in _reg_list_5_13_ to stack memory, 
and then adjusts the stack pointer by _-stack_adj_. 

include::pushpop_l_rlist3_decode_table.adoc[]
include::c_push_pseudo_code.adoc[]

<<<

RV32 Assembly examples::

[source,sail]
----
c.push  {ra, s0-s3}, -64
----

Encoding: _rlist3_=0, _spimm_=2

Equivalent sequence:

[source,sail]
----
sw  s3, -4(sp);
sw  s2, -8(sp); 
sw  s1, -12(sp);
sw  s0, -16(sp); 
sw  ra, -20(sp); 
addi sp, sp, -64;
----

[source,sail]
----
c.push {ra, s0-s11}, -128
----

Encoding: _rlist3_=7, _spimm_=4

Equivalent sequence:

[source,sail]
----
sw  s11, -4(sp);
sw  s10, -8(sp); 
sw  s9, -12(sp);
sw  s8, -16(sp);
sw  s7, -20(sp);
sw  s6, -24(sp);
sw  s5, -28(sp);
sw  s4, -32(sp);
sw  s3, -36(sp);
sw  s2, -40(sp);
sw  s1, -44(sp);
sw  s0, -48(sp);
sw  ra, -52(sp);
addi sp, sp, -128;
----

Included in::
[%header,cols="4,2,2"]
|===
|Extension
|Minimum version
|Lifecycle state

|Zces (<<Zces>>)
|0.53
|Stable
|===
