<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › nouveau › nouveau_dp.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>nouveau_dp.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2009 Red Hat Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Permission is hereby granted, free of charge, to any person obtaining a</span>
<span class="cm"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span>
<span class="cm"> * to deal in the Software without restriction, including without limitation</span>
<span class="cm"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span>
<span class="cm"> * and/or sell copies of the Software, and to permit persons to whom the</span>
<span class="cm"> * Software is furnished to do so, subject to the following conditions:</span>
<span class="cm"> *</span>
<span class="cm"> * The above copyright notice and this permission notice shall be included in</span>
<span class="cm"> * all copies or substantial portions of the Software.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span>
<span class="cm"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</span>
<span class="cm"> * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</span>
<span class="cm"> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span>
<span class="cm"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</span>
<span class="cm"> * OTHER DEALINGS IN THE SOFTWARE.</span>
<span class="cm"> *</span>
<span class="cm"> * Authors: Ben Skeggs</span>
<span class="cm"> */</span>

<span class="cp">#include &quot;drmP.h&quot;</span>

<span class="cp">#include &quot;nouveau_drv.h&quot;</span>
<span class="cp">#include &quot;nouveau_i2c.h&quot;</span>
<span class="cp">#include &quot;nouveau_connector.h&quot;</span>
<span class="cp">#include &quot;nouveau_encoder.h&quot;</span>
<span class="cp">#include &quot;nouveau_crtc.h&quot;</span>
<span class="cp">#include &quot;nouveau_gpio.h&quot;</span>

<span class="cm">/******************************************************************************</span>
<span class="cm"> * aux channel util functions</span>
<span class="cm"> *****************************************************************************/</span>
<span class="cp">#define AUX_DBG(fmt, args...) do {                                             \</span>
<span class="cp">	if (nouveau_reg_debug &amp; NOUVEAU_REG_DEBUG_AUXCH) {                     \</span>
<span class="cp">		NV_PRINTK(KERN_DEBUG, dev, &quot;AUXCH(%d): &quot; fmt, ch, ##args);     \</span>
<span class="cp">	}                                                                      \</span>
<span class="cp">} while (0)</span>
<span class="cp">#define AUX_ERR(fmt, args...) NV_ERROR(dev, &quot;AUXCH(%d): &quot; fmt, ch, ##args)</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">auxch_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">ch</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x00e4e4</span> <span class="o">+</span> <span class="p">(</span><span class="n">ch</span> <span class="o">*</span> <span class="mh">0x50</span><span class="p">),</span> <span class="mh">0x00310000</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">auxch_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">ch</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="n">u32</span> <span class="n">unksel</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="cm">/* nfi which to use, or if it matters.. */</span>
	<span class="k">const</span> <span class="n">u32</span> <span class="n">ureq</span> <span class="o">=</span> <span class="n">unksel</span> <span class="o">?</span> <span class="mh">0x00100000</span> <span class="o">:</span> <span class="mh">0x00200000</span><span class="p">;</span>
	<span class="k">const</span> <span class="n">u32</span> <span class="n">urep</span> <span class="o">=</span> <span class="n">unksel</span> <span class="o">?</span> <span class="mh">0x01000000</span> <span class="o">:</span> <span class="mh">0x02000000</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ctrl</span><span class="p">,</span> <span class="n">timeout</span><span class="p">;</span>

	<span class="cm">/* wait up to 1ms for any previous transaction to be done... */</span>
	<span class="n">timeout</span> <span class="o">=</span> <span class="mi">1000</span><span class="p">;</span>
	<span class="k">do</span> <span class="p">{</span>
		<span class="n">ctrl</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x00e4e4</span> <span class="o">+</span> <span class="p">(</span><span class="n">ch</span> <span class="o">*</span> <span class="mh">0x50</span><span class="p">));</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">timeout</span><span class="o">--</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">AUX_ERR</span><span class="p">(</span><span class="s">&quot;begin idle timeout 0x%08x&quot;</span><span class="p">,</span> <span class="n">ctrl</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">ctrl</span> <span class="o">&amp;</span> <span class="mh">0x03010000</span><span class="p">);</span>

	<span class="cm">/* set some magic, and wait up to 1ms for it to appear */</span>
	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x00e4e4</span> <span class="o">+</span> <span class="p">(</span><span class="n">ch</span> <span class="o">*</span> <span class="mh">0x50</span><span class="p">),</span> <span class="mh">0x00300000</span><span class="p">,</span> <span class="n">ureq</span><span class="p">);</span>
	<span class="n">timeout</span> <span class="o">=</span> <span class="mi">1000</span><span class="p">;</span>
	<span class="k">do</span> <span class="p">{</span>
		<span class="n">ctrl</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x00e4e4</span> <span class="o">+</span> <span class="p">(</span><span class="n">ch</span> <span class="o">*</span> <span class="mh">0x50</span><span class="p">));</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">timeout</span><span class="o">--</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">AUX_ERR</span><span class="p">(</span><span class="s">&quot;magic wait 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ctrl</span><span class="p">);</span>
			<span class="n">auxch_fini</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">ch</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">((</span><span class="n">ctrl</span> <span class="o">&amp;</span> <span class="mh">0x03000000</span><span class="p">)</span> <span class="o">!=</span> <span class="n">urep</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">auxch_tx</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">ch</span><span class="p">,</span> <span class="n">u8</span> <span class="n">type</span><span class="p">,</span> <span class="n">u32</span> <span class="n">addr</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="n">u8</span> <span class="n">size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">ctrl</span><span class="p">,</span> <span class="n">stat</span><span class="p">,</span> <span class="n">timeout</span><span class="p">,</span> <span class="n">retries</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">xbuf</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="p">{};</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">AUX_DBG</span><span class="p">(</span><span class="s">&quot;%d: 0x%08x %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">type</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="n">size</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">auxch_init</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">ch</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

	<span class="n">stat</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x00e4e8</span> <span class="o">+</span> <span class="p">(</span><span class="n">ch</span> <span class="o">*</span> <span class="mh">0x50</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">stat</span> <span class="o">&amp;</span> <span class="mh">0x10000000</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">AUX_DBG</span><span class="p">(</span><span class="s">&quot;sink not detected</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENXIO</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">type</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">memcpy</span><span class="p">(</span><span class="n">xbuf</span><span class="p">,</span> <span class="n">data</span><span class="p">,</span> <span class="n">size</span><span class="p">);</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">AUX_DBG</span><span class="p">(</span><span class="s">&quot;wr 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">xbuf</span><span class="p">[</span><span class="n">i</span> <span class="o">/</span> <span class="mi">4</span><span class="p">]);</span>
			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x00e4c0</span> <span class="o">+</span> <span class="p">(</span><span class="n">ch</span> <span class="o">*</span> <span class="mh">0x50</span><span class="p">)</span> <span class="o">+</span> <span class="n">i</span><span class="p">,</span> <span class="n">xbuf</span><span class="p">[</span><span class="n">i</span> <span class="o">/</span> <span class="mi">4</span><span class="p">]);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">ctrl</span>  <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x00e4e4</span> <span class="o">+</span> <span class="p">(</span><span class="n">ch</span> <span class="o">*</span> <span class="mh">0x50</span><span class="p">));</span>
	<span class="n">ctrl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x0001f0ff</span><span class="p">;</span>
	<span class="n">ctrl</span> <span class="o">|=</span> <span class="n">type</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">;</span>
	<span class="n">ctrl</span> <span class="o">|=</span> <span class="n">size</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x00e4e0</span> <span class="o">+</span> <span class="p">(</span><span class="n">ch</span> <span class="o">*</span> <span class="mh">0x50</span><span class="p">),</span> <span class="n">addr</span><span class="p">);</span>

	<span class="cm">/* retry transaction a number of times on failure... */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EREMOTEIO</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">retries</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">retries</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="p">;</span> <span class="n">retries</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* reset, and delay a while if this is a retry */</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x00e4e4</span> <span class="o">+</span> <span class="p">(</span><span class="n">ch</span> <span class="o">*</span> <span class="mh">0x50</span><span class="p">),</span> <span class="mh">0x80000000</span> <span class="o">|</span> <span class="n">ctrl</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x00e4e4</span> <span class="o">+</span> <span class="p">(</span><span class="n">ch</span> <span class="o">*</span> <span class="mh">0x50</span><span class="p">),</span> <span class="mh">0x00000000</span> <span class="o">|</span> <span class="n">ctrl</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">retries</span><span class="p">)</span>
			<span class="n">udelay</span><span class="p">(</span><span class="mi">400</span><span class="p">);</span>

		<span class="cm">/* transaction request, wait up to 1ms for it to complete */</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x00e4e4</span> <span class="o">+</span> <span class="p">(</span><span class="n">ch</span> <span class="o">*</span> <span class="mh">0x50</span><span class="p">),</span> <span class="mh">0x00010000</span> <span class="o">|</span> <span class="n">ctrl</span><span class="p">);</span>

		<span class="n">timeout</span> <span class="o">=</span> <span class="mi">1000</span><span class="p">;</span>
		<span class="k">do</span> <span class="p">{</span>
			<span class="n">ctrl</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x00e4e4</span> <span class="o">+</span> <span class="p">(</span><span class="n">ch</span> <span class="o">*</span> <span class="mh">0x50</span><span class="p">));</span>
			<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">timeout</span><span class="o">--</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">AUX_ERR</span><span class="p">(</span><span class="s">&quot;tx req timeout 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ctrl</span><span class="p">);</span>
				<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">ctrl</span> <span class="o">&amp;</span> <span class="mh">0x00010000</span><span class="p">);</span>

		<span class="cm">/* read status, and check if transaction completed ok */</span>
		<span class="n">stat</span> <span class="o">=</span> <span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x00e4e8</span> <span class="o">+</span> <span class="p">(</span><span class="n">ch</span> <span class="o">*</span> <span class="mh">0x50</span><span class="p">),</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">stat</span> <span class="o">&amp;</span> <span class="mh">0x000f0f00</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">AUX_DBG</span><span class="p">(</span><span class="s">&quot;%02d 0x%08x 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">retries</span><span class="p">,</span> <span class="n">ctrl</span><span class="p">,</span> <span class="n">stat</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">type</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">xbuf</span><span class="p">[</span><span class="n">i</span> <span class="o">/</span> <span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x00e4d0</span> <span class="o">+</span> <span class="p">(</span><span class="n">ch</span> <span class="o">*</span> <span class="mh">0x50</span><span class="p">)</span> <span class="o">+</span> <span class="n">i</span><span class="p">);</span>
			<span class="n">AUX_DBG</span><span class="p">(</span><span class="s">&quot;rd 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">xbuf</span><span class="p">[</span><span class="n">i</span> <span class="o">/</span> <span class="mi">4</span><span class="p">]);</span>
		<span class="p">}</span>
		<span class="n">memcpy</span><span class="p">(</span><span class="n">data</span><span class="p">,</span> <span class="n">xbuf</span><span class="p">,</span> <span class="n">size</span><span class="p">);</span>
	<span class="p">}</span>

<span class="nl">out:</span>
	<span class="n">auxch_fini</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">ch</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">u8</span> <span class="o">*</span>
<span class="nf">nouveau_dp_bios_data</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">dcb_entry</span> <span class="o">*</span><span class="n">dcb</span><span class="p">,</span> <span class="n">u8</span> <span class="o">**</span><span class="n">entry</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bit_entry</span> <span class="n">d</span><span class="p">;</span>
	<span class="n">u8</span> <span class="o">*</span><span class="n">table</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">bit_table</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="sc">&#39;d&#39;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">d</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;BIT &#39;d&#39; table not found</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">d</span><span class="p">.</span><span class="n">version</span> <span class="o">!=</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;BIT &#39;d&#39; table version %d unknown</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">d</span><span class="p">.</span><span class="n">version</span><span class="p">);</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">table</span> <span class="o">=</span> <span class="n">ROMPTR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">d</span><span class="p">.</span><span class="n">data</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">table</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;displayport table pointer invalid</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">table</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0x20</span>:
	<span class="k">case</span> <span class="mh">0x21</span>:
	<span class="k">case</span> <span class="mh">0x30</span>:
	<span class="k">case</span> <span class="mh">0x40</span>:
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;displayport table 0x%02x unknown</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">table</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">table</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="o">*</span><span class="n">entry</span> <span class="o">=</span> <span class="n">ROMPTR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">table</span><span class="p">[</span><span class="n">table</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="n">table</span><span class="p">[</span><span class="mi">2</span><span class="p">])]);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">*</span><span class="n">entry</span> <span class="o">&amp;&amp;</span> <span class="n">bios_encoder_match</span><span class="p">(</span><span class="n">dcb</span><span class="p">,</span> <span class="n">ROM32</span><span class="p">((</span><span class="o">*</span><span class="n">entry</span><span class="p">)[</span><span class="mi">0</span><span class="p">])))</span>
			<span class="k">return</span> <span class="n">table</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;displayport encoder table not found</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/******************************************************************************</span>
<span class="cm"> * link training</span>
<span class="cm"> *****************************************************************************/</span>
<span class="k">struct</span> <span class="n">dp_state</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">dp_train_func</span> <span class="o">*</span><span class="n">func</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dcb_entry</span> <span class="o">*</span><span class="n">dcb</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">auxch</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">crtc</span><span class="p">;</span>
	<span class="n">u8</span> <span class="o">*</span><span class="n">dpcd</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">link_nr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">link_bw</span><span class="p">;</span>
	<span class="n">u8</span>  <span class="n">stat</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>
	<span class="n">u8</span>  <span class="n">conf</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">dp_set_link_config</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">dp_state</span> <span class="o">*</span><span class="n">dp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">sink</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>

	<span class="n">NV_DEBUG_KMS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;%d lanes at %d KB/s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">link_nr</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">link_bw</span><span class="p">);</span>

	<span class="cm">/* set desired link configuration on the source */</span>
	<span class="n">dp</span><span class="o">-&gt;</span><span class="n">func</span><span class="o">-&gt;</span><span class="n">link_set</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">dcb</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">crtc</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">link_nr</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">link_bw</span><span class="p">,</span>
			   <span class="n">dp</span><span class="o">-&gt;</span><span class="n">dpcd</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">DP_ENHANCED_FRAME_CAP</span><span class="p">);</span>

	<span class="cm">/* inform the sink of the new configuration */</span>
	<span class="n">sink</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">link_bw</span> <span class="o">/</span> <span class="mi">27000</span><span class="p">;</span>
	<span class="n">sink</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">link_nr</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">dpcd</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">DP_ENHANCED_FRAME_CAP</span><span class="p">)</span>
		<span class="n">sink</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">|=</span> <span class="n">DP_LANE_COUNT_ENHANCED_FRAME_EN</span><span class="p">;</span>

	<span class="n">auxch_tx</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">auxch</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="n">DP_LINK_BW_SET</span><span class="p">,</span> <span class="n">sink</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">dp_set_training_pattern</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">dp_state</span> <span class="o">*</span><span class="n">dp</span><span class="p">,</span> <span class="n">u8</span> <span class="n">pattern</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">sink_tp</span><span class="p">;</span>

	<span class="n">NV_DEBUG_KMS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;training pattern %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pattern</span><span class="p">);</span>

	<span class="n">dp</span><span class="o">-&gt;</span><span class="n">func</span><span class="o">-&gt;</span><span class="n">train_set</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">dcb</span><span class="p">,</span> <span class="n">pattern</span><span class="p">);</span>

	<span class="n">auxch_tx</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">auxch</span><span class="p">,</span> <span class="mi">9</span><span class="p">,</span> <span class="n">DP_TRAINING_PATTERN_SET</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sink_tp</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">sink_tp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">DP_TRAINING_PATTERN_MASK</span><span class="p">;</span>
	<span class="n">sink_tp</span> <span class="o">|=</span> <span class="n">pattern</span><span class="p">;</span>
	<span class="n">auxch_tx</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">auxch</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="n">DP_TRAINING_PATTERN_SET</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sink_tp</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">dp_link_train_commit</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">dp_state</span> <span class="o">*</span><span class="n">dp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">link_nr</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u8</span> <span class="n">lane</span> <span class="o">=</span> <span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">stat</span><span class="p">[</span><span class="mi">4</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">)]</span> <span class="o">&gt;&gt;</span> <span class="p">((</span><span class="n">i</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">*</span> <span class="mi">4</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">;</span>
		<span class="n">u8</span> <span class="n">lpre</span> <span class="o">=</span> <span class="p">(</span><span class="n">lane</span> <span class="o">&amp;</span> <span class="mh">0x0c</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">u8</span> <span class="n">lvsw</span> <span class="o">=</span> <span class="p">(</span><span class="n">lane</span> <span class="o">&amp;</span> <span class="mh">0x03</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">0</span><span class="p">;</span>

		<span class="n">dp</span><span class="o">-&gt;</span><span class="n">conf</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">lpre</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">|</span> <span class="n">lvsw</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">lvsw</span> <span class="o">==</span> <span class="n">DP_TRAIN_VOLTAGE_SWING_1200</span><span class="p">)</span>
			<span class="n">dp</span><span class="o">-&gt;</span><span class="n">conf</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">|=</span> <span class="n">DP_TRAIN_MAX_SWING_REACHED</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">lpre</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">==</span> <span class="n">DP_TRAIN_PRE_EMPHASIS_9_5</span><span class="p">)</span>
			<span class="n">dp</span><span class="o">-&gt;</span><span class="n">conf</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">|=</span> <span class="n">DP_TRAIN_MAX_PRE_EMPHASIS_REACHED</span><span class="p">;</span>

		<span class="n">NV_DEBUG_KMS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;config lane %d %02x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">conf</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
		<span class="n">dp</span><span class="o">-&gt;</span><span class="n">func</span><span class="o">-&gt;</span><span class="n">train_adj</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">dcb</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">lvsw</span><span class="p">,</span> <span class="n">lpre</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">auxch_tx</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">auxch</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="n">DP_TRAINING_LANE0_SET</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">conf</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">dp_link_train_update</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">dp_state</span> <span class="o">*</span><span class="n">dp</span><span class="p">,</span> <span class="n">u32</span> <span class="n">delay</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">udelay</span><span class="p">(</span><span class="n">delay</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">auxch_tx</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">auxch</span><span class="p">,</span> <span class="mi">9</span><span class="p">,</span> <span class="n">DP_LANE0_1_STATUS</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">stat</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">NV_DEBUG_KMS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;status %02x %02x %02x %02x %02x %02x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		     <span class="n">dp</span><span class="o">-&gt;</span><span class="n">stat</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">stat</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">stat</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">stat</span><span class="p">[</span><span class="mi">3</span><span class="p">],</span>
		     <span class="n">dp</span><span class="o">-&gt;</span><span class="n">stat</span><span class="p">[</span><span class="mi">4</span><span class="p">],</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">stat</span><span class="p">[</span><span class="mi">5</span><span class="p">]);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">dp_link_train_cr</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">dp_state</span> <span class="o">*</span><span class="n">dp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">bool</span> <span class="n">cr_done</span> <span class="o">=</span> <span class="nb">false</span><span class="p">,</span> <span class="n">abort</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">voltage</span> <span class="o">=</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">conf</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">DP_TRAIN_VOLTAGE_SWING_MASK</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">tries</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">dp_set_training_pattern</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">dp</span><span class="p">,</span> <span class="n">DP_TRAINING_PATTERN_1</span><span class="p">);</span>

	<span class="k">do</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dp_link_train_commit</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">dp</span><span class="p">)</span> <span class="o">||</span>
		    <span class="n">dp_link_train_update</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">dp</span><span class="p">,</span> <span class="mi">100</span><span class="p">))</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="n">cr_done</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">link_nr</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">u8</span> <span class="n">lane</span> <span class="o">=</span> <span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">stat</span><span class="p">[</span><span class="n">i</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">]</span> <span class="o">&gt;&gt;</span> <span class="p">((</span><span class="n">i</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">*</span> <span class="mi">4</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">lane</span> <span class="o">&amp;</span> <span class="n">DP_LANE_CR_DONE</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">cr_done</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">conf</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">DP_TRAIN_MAX_SWING_REACHED</span><span class="p">)</span>
					<span class="n">abort</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">((</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">conf</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">DP_TRAIN_VOLTAGE_SWING_MASK</span><span class="p">)</span> <span class="o">!=</span> <span class="n">voltage</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">voltage</span> <span class="o">=</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">conf</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">DP_TRAIN_VOLTAGE_SWING_MASK</span><span class="p">;</span>
			<span class="n">tries</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="n">cr_done</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">abort</span> <span class="o">&amp;&amp;</span> <span class="o">++</span><span class="n">tries</span> <span class="o">&lt;</span> <span class="mi">5</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">cr_done</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">dp_link_train_eq</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">dp_state</span> <span class="o">*</span><span class="n">dp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">bool</span> <span class="n">eq_done</span><span class="p">,</span> <span class="n">cr_done</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">tries</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">dp_set_training_pattern</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">dp</span><span class="p">,</span> <span class="n">DP_TRAINING_PATTERN_2</span><span class="p">);</span>

	<span class="k">do</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dp_link_train_update</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">dp</span><span class="p">,</span> <span class="mi">400</span><span class="p">))</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="n">eq_done</span> <span class="o">=</span> <span class="o">!!</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">stat</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">DP_INTERLANE_ALIGN_DONE</span><span class="p">);</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">link_nr</span> <span class="o">&amp;&amp;</span> <span class="n">eq_done</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">u8</span> <span class="n">lane</span> <span class="o">=</span> <span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">stat</span><span class="p">[</span><span class="n">i</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">]</span> <span class="o">&gt;&gt;</span> <span class="p">((</span><span class="n">i</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">*</span> <span class="mi">4</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">lane</span> <span class="o">&amp;</span> <span class="n">DP_LANE_CR_DONE</span><span class="p">))</span>
				<span class="n">cr_done</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">lane</span> <span class="o">&amp;</span> <span class="n">DP_LANE_CHANNEL_EQ_DONE</span><span class="p">)</span> <span class="o">||</span>
			    <span class="o">!</span><span class="p">(</span><span class="n">lane</span> <span class="o">&amp;</span> <span class="n">DP_LANE_SYMBOL_LOCKED</span><span class="p">))</span>
				<span class="n">eq_done</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">dp_link_train_commit</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">dp</span><span class="p">))</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="n">eq_done</span> <span class="o">&amp;&amp;</span> <span class="n">cr_done</span> <span class="o">&amp;&amp;</span> <span class="o">++</span><span class="n">tries</span> <span class="o">&lt;=</span> <span class="mi">5</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">eq_done</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">dp_set_downspread</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">dp_state</span> <span class="o">*</span><span class="n">dp</span><span class="p">,</span> <span class="n">bool</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">script</span> <span class="o">=</span> <span class="mh">0x0000</span><span class="p">;</span>
	<span class="n">u8</span> <span class="o">*</span><span class="n">entry</span><span class="p">,</span> <span class="o">*</span><span class="n">table</span> <span class="o">=</span> <span class="n">nouveau_dp_bios_data</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">dcb</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">entry</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">table</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">table</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&gt;=</span> <span class="mh">0x20</span> <span class="o">&amp;&amp;</span> <span class="n">table</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="mh">0x30</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span> <span class="n">script</span> <span class="o">=</span> <span class="n">ROM16</span><span class="p">(</span><span class="n">entry</span><span class="p">[</span><span class="mi">12</span><span class="p">]);</span>
			<span class="k">else</span>        <span class="n">script</span> <span class="o">=</span> <span class="n">ROM16</span><span class="p">(</span><span class="n">entry</span><span class="p">[</span><span class="mi">14</span><span class="p">]);</span>
		<span class="p">}</span> <span class="k">else</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">table</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="mh">0x40</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span> <span class="n">script</span> <span class="o">=</span> <span class="n">ROM16</span><span class="p">(</span><span class="n">entry</span><span class="p">[</span><span class="mi">11</span><span class="p">]);</span>
			<span class="k">else</span>        <span class="n">script</span> <span class="o">=</span> <span class="n">ROM16</span><span class="p">(</span><span class="n">entry</span><span class="p">[</span><span class="mi">13</span><span class="p">]);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">nouveau_bios_run_init_table</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">script</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">dcb</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">crtc</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">dp_link_train_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">dp_state</span> <span class="o">*</span><span class="n">dp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">script</span> <span class="o">=</span> <span class="mh">0x0000</span><span class="p">;</span>
	<span class="n">u8</span> <span class="o">*</span><span class="n">entry</span><span class="p">,</span> <span class="o">*</span><span class="n">table</span> <span class="o">=</span> <span class="n">nouveau_dp_bios_data</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">dcb</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">entry</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">table</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">table</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&gt;=</span> <span class="mh">0x20</span> <span class="o">&amp;&amp;</span> <span class="n">table</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="mh">0x30</span><span class="p">)</span>
			<span class="n">script</span> <span class="o">=</span> <span class="n">ROM16</span><span class="p">(</span><span class="n">entry</span><span class="p">[</span><span class="mi">6</span><span class="p">]);</span>
		<span class="k">else</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">table</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="mh">0x40</span><span class="p">)</span>
			<span class="n">script</span> <span class="o">=</span> <span class="n">ROM16</span><span class="p">(</span><span class="n">entry</span><span class="p">[</span><span class="mi">5</span><span class="p">]);</span>
	<span class="p">}</span>

	<span class="n">nouveau_bios_run_init_table</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">script</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">dcb</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">crtc</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">dp_link_train_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">dp_state</span> <span class="o">*</span><span class="n">dp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">script</span> <span class="o">=</span> <span class="mh">0x0000</span><span class="p">;</span>
	<span class="n">u8</span> <span class="o">*</span><span class="n">entry</span><span class="p">,</span> <span class="o">*</span><span class="n">table</span> <span class="o">=</span> <span class="n">nouveau_dp_bios_data</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">dcb</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">entry</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">table</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">table</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&gt;=</span> <span class="mh">0x20</span> <span class="o">&amp;&amp;</span> <span class="n">table</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="mh">0x30</span><span class="p">)</span>
			<span class="n">script</span> <span class="o">=</span> <span class="n">ROM16</span><span class="p">(</span><span class="n">entry</span><span class="p">[</span><span class="mi">8</span><span class="p">]);</span>
		<span class="k">else</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">table</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="mh">0x40</span><span class="p">)</span>
			<span class="n">script</span> <span class="o">=</span> <span class="n">ROM16</span><span class="p">(</span><span class="n">entry</span><span class="p">[</span><span class="mi">7</span><span class="p">]);</span>
	<span class="p">}</span>

	<span class="n">nouveau_bios_run_init_table</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">script</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">dcb</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">crtc</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">bool</span>
<span class="nf">nouveau_dp_link_train</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">,</span> <span class="n">u32</span> <span class="n">datarate</span><span class="p">,</span>
		      <span class="k">struct</span> <span class="n">dp_train_func</span> <span class="o">*</span><span class="n">func</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nouveau_encoder</span> <span class="o">*</span><span class="n">nv_encoder</span> <span class="o">=</span> <span class="n">nouveau_encoder</span><span class="p">(</span><span class="n">encoder</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">nouveau_crtc</span> <span class="o">*</span><span class="n">nv_crtc</span> <span class="o">=</span> <span class="n">nouveau_crtc</span><span class="p">(</span><span class="n">encoder</span><span class="o">-&gt;</span><span class="n">crtc</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">nouveau_connector</span> <span class="o">*</span><span class="n">nv_connector</span> <span class="o">=</span>
		<span class="n">nouveau_encoder_connector_get</span><span class="p">(</span><span class="n">nv_encoder</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">encoder</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_i2c_chan</span> <span class="o">*</span><span class="n">auxch</span><span class="p">;</span>
	<span class="k">const</span> <span class="n">u32</span> <span class="n">bw_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">270000</span><span class="p">,</span> <span class="mi">162000</span><span class="p">,</span> <span class="mi">0</span> <span class="p">};</span>
	<span class="k">const</span> <span class="n">u32</span> <span class="o">*</span><span class="n">link_bw</span> <span class="o">=</span> <span class="n">bw_list</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dp_state</span> <span class="n">dp</span><span class="p">;</span>

	<span class="n">auxch</span> <span class="o">=</span> <span class="n">nouveau_i2c_find</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">nv_encoder</span><span class="o">-&gt;</span><span class="n">dcb</span><span class="o">-&gt;</span><span class="n">i2c_index</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">auxch</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>

	<span class="n">dp</span><span class="p">.</span><span class="n">func</span> <span class="o">=</span> <span class="n">func</span><span class="p">;</span>
	<span class="n">dp</span><span class="p">.</span><span class="n">dcb</span> <span class="o">=</span> <span class="n">nv_encoder</span><span class="o">-&gt;</span><span class="n">dcb</span><span class="p">;</span>
	<span class="n">dp</span><span class="p">.</span><span class="n">crtc</span> <span class="o">=</span> <span class="n">nv_crtc</span><span class="o">-&gt;</span><span class="n">index</span><span class="p">;</span>
	<span class="n">dp</span><span class="p">.</span><span class="n">auxch</span> <span class="o">=</span> <span class="n">auxch</span><span class="o">-&gt;</span><span class="n">drive</span><span class="p">;</span>
	<span class="n">dp</span><span class="p">.</span><span class="n">dpcd</span> <span class="o">=</span> <span class="n">nv_encoder</span><span class="o">-&gt;</span><span class="n">dp</span><span class="p">.</span><span class="n">dpcd</span><span class="p">;</span>

	<span class="cm">/* adjust required bandwidth for 8B/10B coding overhead */</span>
	<span class="n">datarate</span> <span class="o">=</span> <span class="p">(</span><span class="n">datarate</span> <span class="o">/</span> <span class="mi">8</span><span class="p">)</span> <span class="o">*</span> <span class="mi">10</span><span class="p">;</span>

	<span class="cm">/* some sinks toggle hotplug in response to some of the actions</span>
<span class="cm">	 * we take during link training (DP_SET_POWER is one), we need</span>
<span class="cm">	 * to ignore them for the moment to avoid races.</span>
<span class="cm">	 */</span>
	<span class="n">nouveau_gpio_irq</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">nv_connector</span><span class="o">-&gt;</span><span class="n">hpd</span><span class="p">,</span> <span class="mh">0xff</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>

	<span class="cm">/* enable down-spreading, if possible */</span>
	<span class="n">dp_set_downspread</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dp</span><span class="p">,</span> <span class="n">nv_encoder</span><span class="o">-&gt;</span><span class="n">dp</span><span class="p">.</span><span class="n">dpcd</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">);</span>

	<span class="cm">/* execute pre-train script from vbios */</span>
	<span class="n">dp_link_train_init</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dp</span><span class="p">);</span>

	<span class="cm">/* start off at highest link rate supported by encoder and display */</span>
	<span class="k">while</span> <span class="p">(</span><span class="o">*</span><span class="n">link_bw</span> <span class="o">&gt;</span> <span class="n">nv_encoder</span><span class="o">-&gt;</span><span class="n">dp</span><span class="p">.</span><span class="n">link_bw</span><span class="p">)</span>
		<span class="n">link_bw</span><span class="o">++</span><span class="p">;</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">link_bw</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span> <span class="p">{</span>
		<span class="cm">/* find minimum required lane count at this link rate */</span>
		<span class="n">dp</span><span class="p">.</span><span class="n">link_nr</span> <span class="o">=</span> <span class="n">nv_encoder</span><span class="o">-&gt;</span><span class="n">dp</span><span class="p">.</span><span class="n">link_nr</span><span class="p">;</span>
		<span class="k">while</span> <span class="p">((</span><span class="n">dp</span><span class="p">.</span><span class="n">link_nr</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">*</span> <span class="n">link_bw</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&gt;</span> <span class="n">datarate</span><span class="p">)</span>
			<span class="n">dp</span><span class="p">.</span><span class="n">link_nr</span> <span class="o">&gt;&gt;=</span> <span class="mi">1</span><span class="p">;</span>

		<span class="cm">/* drop link rate to minimum with this lane count */</span>
		<span class="k">while</span> <span class="p">((</span><span class="n">link_bw</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">*</span> <span class="n">dp</span><span class="p">.</span><span class="n">link_nr</span><span class="p">)</span> <span class="o">&gt;</span> <span class="n">datarate</span><span class="p">)</span>
			<span class="n">link_bw</span><span class="o">++</span><span class="p">;</span>
		<span class="n">dp</span><span class="p">.</span><span class="n">link_bw</span> <span class="o">=</span> <span class="n">link_bw</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>

		<span class="cm">/* program selected link configuration */</span>
		<span class="n">dp_set_link_config</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dp</span><span class="p">);</span>

		<span class="cm">/* attempt to train the link at this configuration */</span>
		<span class="n">memset</span><span class="p">(</span><span class="n">dp</span><span class="p">.</span><span class="n">stat</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">dp</span><span class="p">.</span><span class="n">stat</span><span class="p">));</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dp_link_train_cr</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dp</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
		    <span class="o">!</span><span class="n">dp_link_train_eq</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dp</span><span class="p">))</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="cm">/* retry at lower rate */</span>
		<span class="n">link_bw</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* finish link training */</span>
	<span class="n">dp_set_training_pattern</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dp</span><span class="p">,</span> <span class="n">DP_TRAINING_PATTERN_DISABLE</span><span class="p">);</span>

	<span class="cm">/* execute post-train script from vbios */</span>
	<span class="n">dp_link_train_fini</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dp</span><span class="p">);</span>

	<span class="cm">/* re-enable hotplug detect */</span>
	<span class="n">nouveau_gpio_irq</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">nv_connector</span><span class="o">-&gt;</span><span class="n">hpd</span><span class="p">,</span> <span class="mh">0xff</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>
	<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span>
<span class="nf">nouveau_dp_dpms</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">,</span> <span class="kt">int</span> <span class="n">mode</span><span class="p">,</span> <span class="n">u32</span> <span class="n">datarate</span><span class="p">,</span>
		<span class="k">struct</span> <span class="n">dp_train_func</span> <span class="o">*</span><span class="n">func</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nouveau_encoder</span> <span class="o">*</span><span class="n">nv_encoder</span> <span class="o">=</span> <span class="n">nouveau_encoder</span><span class="p">(</span><span class="n">encoder</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">nouveau_i2c_chan</span> <span class="o">*</span><span class="n">auxch</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">status</span><span class="p">;</span>

	<span class="n">auxch</span> <span class="o">=</span> <span class="n">nouveau_i2c_find</span><span class="p">(</span><span class="n">encoder</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">nv_encoder</span><span class="o">-&gt;</span><span class="n">dcb</span><span class="o">-&gt;</span><span class="n">i2c_index</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">auxch</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mode</span> <span class="o">==</span> <span class="n">DRM_MODE_DPMS_ON</span><span class="p">)</span>
		<span class="n">status</span> <span class="o">=</span> <span class="n">DP_SET_POWER_D0</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">status</span> <span class="o">=</span> <span class="n">DP_SET_POWER_D3</span><span class="p">;</span>

	<span class="n">nouveau_dp_auxch</span><span class="p">(</span><span class="n">auxch</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="n">DP_SET_POWER</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">status</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mode</span> <span class="o">==</span> <span class="n">DRM_MODE_DPMS_ON</span><span class="p">)</span>
		<span class="n">nouveau_dp_link_train</span><span class="p">(</span><span class="n">encoder</span><span class="p">,</span> <span class="n">datarate</span><span class="p">,</span> <span class="n">func</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">nouveau_dp_probe_oui</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">nouveau_i2c_chan</span> <span class="o">*</span><span class="n">auxch</span><span class="p">,</span>
		     <span class="n">u8</span> <span class="o">*</span><span class="n">dpcd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">buf</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">dpcd</span><span class="p">[</span><span class="n">DP_DOWN_STREAM_PORT_COUNT</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">DP_OUI_SUPPORT</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">auxch_tx</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">auxch</span><span class="o">-&gt;</span><span class="n">drive</span><span class="p">,</span> <span class="mi">9</span><span class="p">,</span> <span class="n">DP_SINK_OUI</span><span class="p">,</span> <span class="n">buf</span><span class="p">,</span> <span class="mi">3</span><span class="p">))</span>
		<span class="n">NV_DEBUG_KMS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Sink OUI: %02hx%02hx%02hx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			     <span class="n">buf</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">buf</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="n">buf</span><span class="p">[</span><span class="mi">2</span><span class="p">]);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">auxch_tx</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">auxch</span><span class="o">-&gt;</span><span class="n">drive</span><span class="p">,</span> <span class="mi">9</span><span class="p">,</span> <span class="n">DP_BRANCH_OUI</span><span class="p">,</span> <span class="n">buf</span><span class="p">,</span> <span class="mi">3</span><span class="p">))</span>
		<span class="n">NV_DEBUG_KMS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Branch OUI: %02hx%02hx%02hx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			     <span class="n">buf</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">buf</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="n">buf</span><span class="p">[</span><span class="mi">2</span><span class="p">]);</span>

<span class="p">}</span>

<span class="n">bool</span>
<span class="nf">nouveau_dp_detect</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nouveau_encoder</span> <span class="o">*</span><span class="n">nv_encoder</span> <span class="o">=</span> <span class="n">nouveau_encoder</span><span class="p">(</span><span class="n">encoder</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">encoder</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_i2c_chan</span> <span class="o">*</span><span class="n">auxch</span><span class="p">;</span>
	<span class="n">u8</span> <span class="o">*</span><span class="n">dpcd</span> <span class="o">=</span> <span class="n">nv_encoder</span><span class="o">-&gt;</span><span class="n">dp</span><span class="p">.</span><span class="n">dpcd</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">auxch</span> <span class="o">=</span> <span class="n">nouveau_i2c_find</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">nv_encoder</span><span class="o">-&gt;</span><span class="n">dcb</span><span class="o">-&gt;</span><span class="n">i2c_index</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">auxch</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">auxch_tx</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">auxch</span><span class="o">-&gt;</span><span class="n">drive</span><span class="p">,</span> <span class="mi">9</span><span class="p">,</span> <span class="n">DP_DPCD_REV</span><span class="p">,</span> <span class="n">dpcd</span><span class="p">,</span> <span class="mi">8</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>

	<span class="n">nv_encoder</span><span class="o">-&gt;</span><span class="n">dp</span><span class="p">.</span><span class="n">link_bw</span> <span class="o">=</span> <span class="mi">27000</span> <span class="o">*</span> <span class="n">dpcd</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>
	<span class="n">nv_encoder</span><span class="o">-&gt;</span><span class="n">dp</span><span class="p">.</span><span class="n">link_nr</span> <span class="o">=</span> <span class="n">dpcd</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">DP_MAX_LANE_COUNT_MASK</span><span class="p">;</span>

	<span class="n">NV_DEBUG_KMS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;display: %dx%d dpcd 0x%02x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		     <span class="n">nv_encoder</span><span class="o">-&gt;</span><span class="n">dp</span><span class="p">.</span><span class="n">link_nr</span><span class="p">,</span> <span class="n">nv_encoder</span><span class="o">-&gt;</span><span class="n">dp</span><span class="p">.</span><span class="n">link_bw</span><span class="p">,</span> <span class="n">dpcd</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">NV_DEBUG_KMS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;encoder: %dx%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		     <span class="n">nv_encoder</span><span class="o">-&gt;</span><span class="n">dcb</span><span class="o">-&gt;</span><span class="n">dpconf</span><span class="p">.</span><span class="n">link_nr</span><span class="p">,</span>
		     <span class="n">nv_encoder</span><span class="o">-&gt;</span><span class="n">dcb</span><span class="o">-&gt;</span><span class="n">dpconf</span><span class="p">.</span><span class="n">link_bw</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">nv_encoder</span><span class="o">-&gt;</span><span class="n">dcb</span><span class="o">-&gt;</span><span class="n">dpconf</span><span class="p">.</span><span class="n">link_nr</span> <span class="o">&lt;</span> <span class="n">nv_encoder</span><span class="o">-&gt;</span><span class="n">dp</span><span class="p">.</span><span class="n">link_nr</span><span class="p">)</span>
		<span class="n">nv_encoder</span><span class="o">-&gt;</span><span class="n">dp</span><span class="p">.</span><span class="n">link_nr</span> <span class="o">=</span> <span class="n">nv_encoder</span><span class="o">-&gt;</span><span class="n">dcb</span><span class="o">-&gt;</span><span class="n">dpconf</span><span class="p">.</span><span class="n">link_nr</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">nv_encoder</span><span class="o">-&gt;</span><span class="n">dcb</span><span class="o">-&gt;</span><span class="n">dpconf</span><span class="p">.</span><span class="n">link_bw</span> <span class="o">&lt;</span> <span class="n">nv_encoder</span><span class="o">-&gt;</span><span class="n">dp</span><span class="p">.</span><span class="n">link_bw</span><span class="p">)</span>
		<span class="n">nv_encoder</span><span class="o">-&gt;</span><span class="n">dp</span><span class="p">.</span><span class="n">link_bw</span> <span class="o">=</span> <span class="n">nv_encoder</span><span class="o">-&gt;</span><span class="n">dcb</span><span class="o">-&gt;</span><span class="n">dpconf</span><span class="p">.</span><span class="n">link_bw</span><span class="p">;</span>

	<span class="n">NV_DEBUG_KMS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;maximum: %dx%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		     <span class="n">nv_encoder</span><span class="o">-&gt;</span><span class="n">dp</span><span class="p">.</span><span class="n">link_nr</span><span class="p">,</span> <span class="n">nv_encoder</span><span class="o">-&gt;</span><span class="n">dp</span><span class="p">.</span><span class="n">link_bw</span><span class="p">);</span>

	<span class="n">nouveau_dp_probe_oui</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">auxch</span><span class="p">,</span> <span class="n">dpcd</span><span class="p">);</span>

	<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nouveau_dp_auxch</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_i2c_chan</span> <span class="o">*</span><span class="n">auxch</span><span class="p">,</span> <span class="kt">int</span> <span class="n">cmd</span><span class="p">,</span> <span class="kt">int</span> <span class="n">addr</span><span class="p">,</span>
		 <span class="kt">uint8_t</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="kt">int</span> <span class="n">data_nr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">auxch_tx</span><span class="p">(</span><span class="n">auxch</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">auxch</span><span class="o">-&gt;</span><span class="n">drive</span><span class="p">,</span> <span class="n">cmd</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="n">data</span><span class="p">,</span> <span class="n">data_nr</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nouveau_dp_i2c_xfer</span><span class="p">(</span><span class="k">struct</span> <span class="n">i2c_adapter</span> <span class="o">*</span><span class="n">adap</span><span class="p">,</span> <span class="k">struct</span> <span class="n">i2c_msg</span> <span class="o">*</span><span class="n">msgs</span><span class="p">,</span> <span class="kt">int</span> <span class="n">num</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nouveau_i2c_chan</span> <span class="o">*</span><span class="n">auxch</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_i2c_chan</span> <span class="o">*</span><span class="p">)</span><span class="n">adap</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">i2c_msg</span> <span class="o">*</span><span class="n">msg</span> <span class="o">=</span> <span class="n">msgs</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">,</span> <span class="n">mcnt</span> <span class="o">=</span> <span class="n">num</span><span class="p">;</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">mcnt</span><span class="o">--</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u8</span> <span class="n">remaining</span> <span class="o">=</span> <span class="n">msg</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">;</span>
		<span class="n">u8</span> <span class="o">*</span><span class="n">ptr</span> <span class="o">=</span> <span class="n">msg</span><span class="o">-&gt;</span><span class="n">buf</span><span class="p">;</span>

		<span class="k">while</span> <span class="p">(</span><span class="n">remaining</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">u8</span> <span class="n">cnt</span> <span class="o">=</span> <span class="p">(</span><span class="n">remaining</span> <span class="o">&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">?</span> <span class="mi">16</span> <span class="o">:</span> <span class="n">remaining</span><span class="p">;</span>
			<span class="n">u8</span> <span class="n">cmd</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">msg</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">I2C_M_RD</span><span class="p">)</span>
				<span class="n">cmd</span> <span class="o">=</span> <span class="n">AUX_I2C_READ</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="n">cmd</span> <span class="o">=</span> <span class="n">AUX_I2C_WRITE</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">mcnt</span> <span class="o">||</span> <span class="n">remaining</span> <span class="o">&gt;</span> <span class="mi">16</span><span class="p">)</span>
				<span class="n">cmd</span> <span class="o">|=</span> <span class="n">AUX_I2C_MOT</span><span class="p">;</span>

			<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_dp_auxch</span><span class="p">(</span><span class="n">auxch</span><span class="p">,</span> <span class="n">cmd</span><span class="p">,</span> <span class="n">msg</span><span class="o">-&gt;</span><span class="n">addr</span><span class="p">,</span> <span class="n">ptr</span><span class="p">,</span> <span class="n">cnt</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
				<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

			<span class="n">ptr</span> <span class="o">+=</span> <span class="n">cnt</span><span class="p">;</span>
			<span class="n">remaining</span> <span class="o">-=</span> <span class="n">cnt</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">msg</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">num</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span>
<span class="nf">nouveau_dp_i2c_func</span><span class="p">(</span><span class="k">struct</span> <span class="n">i2c_adapter</span> <span class="o">*</span><span class="n">adap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">I2C_FUNC_I2C</span> <span class="o">|</span> <span class="n">I2C_FUNC_SMBUS_EMUL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">const</span> <span class="k">struct</span> <span class="n">i2c_algorithm</span> <span class="n">nouveau_dp_i2c_algo</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">master_xfer</span> <span class="o">=</span> <span class="n">nouveau_dp_i2c_xfer</span><span class="p">,</span>
	<span class="p">.</span><span class="n">functionality</span> <span class="o">=</span> <span class="n">nouveau_dp_i2c_func</span>
<span class="p">};</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
