# Maximilian's Personal Satement
| CID | 02286647
| GitHub Username | Arc-Cloud

## Single Cycle CPU
I Implemented and Contributed to the following in the implementation of the Single Cycle CPU

### Program Counter

### ALU

### Control Unit 

### Data Memory 


## Pipelined CPU
I Implemented and Contributed to the following in the implementation of the Pipelined CPU

### Decode Block

#### Register File

#### Control Unit

#### Sign Extend

#### Execute pipeline

### Top Level Pipelined CPU

## Cache

## Design Decisions

## Reflection

### What I learned
git, markdown, system verilog + verilator , teamwork, RISCV architecture ....
### Improvements

### Mistakes

### Takeaways

## Future Goals

## Commit Appendix