Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gray_counter_top_tb_behav xil_defaultlib.gray_counter_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'sw' [C:/Users/slricks340/Documents/GitHub/ECEN-340/Midterm Lab/midterm_lab/midterm_lab.srcs/sources_1/new/gray_counter_top.v:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_gen
Compiling module xil_defaultlib.gray_counter
Compiling module xil_defaultlib.gray_counter_top
Compiling module xil_defaultlib.gray_counter_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gray_counter_top_tb_behav
