// Seed: 1880835035
module module_0 (
    input tri id_0,
    input uwire id_1,
    output wor id_2,
    input supply1 id_3,
    output tri id_4,
    output supply1 id_5,
    output supply0 id_6,
    input tri0 id_7
);
  always_comb disable id_9;
  always @(posedge 1 or 1) id_4 = id_0;
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    input wor id_2,
    input supply0 id_3,
    output tri id_4
);
  assign id_4 = 1;
  assign id_4 = 1 ? id_1 : id_3 ? 1 - id_1 : "" == id_1;
  id_6 :
  assert property (@(posedge 1) 1)
  else $display(1, id_3, 1, id_6, (id_6));
  module_0 modCall_1 (
      id_2,
      id_0,
      id_6,
      id_1,
      id_6,
      id_6,
      id_4,
      id_6
  );
  assign modCall_1.id_7 = 0;
  supply1 id_7 = id_0;
endmodule
