--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Superior.twx Superior.ncd -o Superior.twr Superior.pcf -ucf
pines.ucf

Design file:              Superior.ncd
Physical constraint file: Superior.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2016-11-22)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1055 paths analyzed, 60 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.647ns.
--------------------------------------------------------------------------------

Paths for end point u0/cuenta_22 (SLICE_X14Y46.C3), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_16 (FF)
  Destination:          u0/cuenta_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.611ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.154 - 0.155)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_16 to u0/cuenta_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y42.AQ      Tcko                  0.391   u0/cuenta<19>
                                                       u0/cuenta_16
    SLICE_X12Y40.A1      net (fanout=2)        0.828   u0/cuenta<16>
    SLICE_X12Y40.A       Tilo                  0.205   u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>4
    SLICE_X15Y41.A4      net (fanout=2)        0.592   u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
    SLICE_X15Y41.A       Tilo                  0.259   u0/cuenta<15>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5_1
    SLICE_X14Y46.C3      net (fanout=13)       1.047   u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
    SLICE_X14Y46.CLK     Tas                   0.289   u0/cuenta<23>
                                                       u0/Mcount_cuenta_eqn_221
                                                       u0/cuenta_22
    -------------------------------------------------  ---------------------------
    Total                                      3.611ns (1.144ns logic, 2.467ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_25 (FF)
  Destination:          u0/cuenta_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.559ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_25 to u0/cuenta_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y45.BQ      Tcko                  0.447   u0/cuenta<25>
                                                       u0/cuenta_25
    SLICE_X14Y45.C1      net (fanout=2)        0.796   u0/cuenta<25>
    SLICE_X14Y45.C       Tilo                  0.204   u0/cuenta<25>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>1
    SLICE_X15Y41.A6      net (fanout=2)        0.517   u0/PWR_4_o_cuenta[25]_equal_1_o<25>
    SLICE_X15Y41.A       Tilo                  0.259   u0/cuenta<15>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5_1
    SLICE_X14Y46.C3      net (fanout=13)       1.047   u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
    SLICE_X14Y46.CLK     Tas                   0.289   u0/cuenta<23>
                                                       u0/Mcount_cuenta_eqn_221
                                                       u0/cuenta_22
    -------------------------------------------------  ---------------------------
    Total                                      3.559ns (1.199ns logic, 2.360ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_0 (FF)
  Destination:          u0/cuenta_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.537ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.251 - 0.253)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_0 to u0/cuenta_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y39.BQ      Tcko                  0.391   u0/cuenta<0>
                                                       u0/cuenta_0
    SLICE_X15Y39.C1      net (fanout=2)        0.639   u0/cuenta<0>
    SLICE_X15Y39.C       Tilo                  0.259   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
    SLICE_X15Y41.A2      net (fanout=2)        0.653   u0/PWR_4_o_cuenta[25]_equal_1_o<25>2
    SLICE_X15Y41.A       Tilo                  0.259   u0/cuenta<15>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5_1
    SLICE_X14Y46.C3      net (fanout=13)       1.047   u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
    SLICE_X14Y46.CLK     Tas                   0.289   u0/cuenta<23>
                                                       u0/Mcount_cuenta_eqn_221
                                                       u0/cuenta_22
    -------------------------------------------------  ---------------------------
    Total                                      3.537ns (1.198ns logic, 2.339ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Paths for end point u0/cuenta_23 (SLICE_X14Y46.D3), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_16 (FF)
  Destination:          u0/cuenta_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.601ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.154 - 0.155)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_16 to u0/cuenta_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y42.AQ      Tcko                  0.391   u0/cuenta<19>
                                                       u0/cuenta_16
    SLICE_X12Y40.A1      net (fanout=2)        0.828   u0/cuenta<16>
    SLICE_X12Y40.A       Tilo                  0.205   u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>4
    SLICE_X15Y41.A4      net (fanout=2)        0.592   u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
    SLICE_X15Y41.A       Tilo                  0.259   u0/cuenta<15>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5_1
    SLICE_X14Y46.D3      net (fanout=13)       1.037   u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
    SLICE_X14Y46.CLK     Tas                   0.289   u0/cuenta<23>
                                                       u0/Mcount_cuenta_eqn_231
                                                       u0/cuenta_23
    -------------------------------------------------  ---------------------------
    Total                                      3.601ns (1.144ns logic, 2.457ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_25 (FF)
  Destination:          u0/cuenta_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.549ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_25 to u0/cuenta_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y45.BQ      Tcko                  0.447   u0/cuenta<25>
                                                       u0/cuenta_25
    SLICE_X14Y45.C1      net (fanout=2)        0.796   u0/cuenta<25>
    SLICE_X14Y45.C       Tilo                  0.204   u0/cuenta<25>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>1
    SLICE_X15Y41.A6      net (fanout=2)        0.517   u0/PWR_4_o_cuenta[25]_equal_1_o<25>
    SLICE_X15Y41.A       Tilo                  0.259   u0/cuenta<15>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5_1
    SLICE_X14Y46.D3      net (fanout=13)       1.037   u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
    SLICE_X14Y46.CLK     Tas                   0.289   u0/cuenta<23>
                                                       u0/Mcount_cuenta_eqn_231
                                                       u0/cuenta_23
    -------------------------------------------------  ---------------------------
    Total                                      3.549ns (1.199ns logic, 2.350ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_0 (FF)
  Destination:          u0/cuenta_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.527ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.251 - 0.253)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_0 to u0/cuenta_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y39.BQ      Tcko                  0.391   u0/cuenta<0>
                                                       u0/cuenta_0
    SLICE_X15Y39.C1      net (fanout=2)        0.639   u0/cuenta<0>
    SLICE_X15Y39.C       Tilo                  0.259   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
    SLICE_X15Y41.A2      net (fanout=2)        0.653   u0/PWR_4_o_cuenta[25]_equal_1_o<25>2
    SLICE_X15Y41.A       Tilo                  0.259   u0/cuenta<15>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5_1
    SLICE_X14Y46.D3      net (fanout=13)       1.037   u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
    SLICE_X14Y46.CLK     Tas                   0.289   u0/cuenta<23>
                                                       u0/Mcount_cuenta_eqn_231
                                                       u0/cuenta_23
    -------------------------------------------------  ---------------------------
    Total                                      3.527ns (1.198ns logic, 2.329ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Paths for end point u0/cuenta_7 (SLICE_X12Y39.C4), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_25 (FF)
  Destination:          u0/cuenta_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.490ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.243 - 0.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_25 to u0/cuenta_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y45.BQ      Tcko                  0.447   u0/cuenta<25>
                                                       u0/cuenta_25
    SLICE_X14Y45.C1      net (fanout=2)        0.796   u0/cuenta<25>
    SLICE_X14Y45.C       Tilo                  0.204   u0/cuenta<25>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>1
    SLICE_X15Y39.A3      net (fanout=2)        0.878   u0/PWR_4_o_cuenta[25]_equal_1_o<25>
    SLICE_X15Y39.A       Tilo                  0.259   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
    SLICE_X12Y39.C4      net (fanout=13)       0.565   u0/PWR_4_o_cuenta[25]_equal_1_o
    SLICE_X12Y39.CLK     Tas                   0.341   u0/cuenta<8>
                                                       u0/Mcount_cuenta_eqn_71
                                                       u0/cuenta_7
    -------------------------------------------------  ---------------------------
    Total                                      3.490ns (1.251ns logic, 2.239ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_21 (FF)
  Destination:          u0/cuenta_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.283ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.243 - 0.265)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_21 to u0/cuenta_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y46.BQ      Tcko                  0.447   u0/cuenta<23>
                                                       u0/cuenta_21
    SLICE_X14Y45.C2      net (fanout=2)        0.589   u0/cuenta<21>
    SLICE_X14Y45.C       Tilo                  0.204   u0/cuenta<25>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>1
    SLICE_X15Y39.A3      net (fanout=2)        0.878   u0/PWR_4_o_cuenta[25]_equal_1_o<25>
    SLICE_X15Y39.A       Tilo                  0.259   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
    SLICE_X12Y39.C4      net (fanout=13)       0.565   u0/PWR_4_o_cuenta[25]_equal_1_o
    SLICE_X12Y39.CLK     Tas                   0.341   u0/cuenta<8>
                                                       u0/Mcount_cuenta_eqn_71
                                                       u0/cuenta_7
    -------------------------------------------------  ---------------------------
    Total                                      3.283ns (1.251ns logic, 2.032ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_23 (FF)
  Destination:          u0/cuenta_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.170ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.243 - 0.265)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_23 to u0/cuenta_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y46.DQ      Tcko                  0.447   u0/cuenta<23>
                                                       u0/cuenta_23
    SLICE_X14Y45.C3      net (fanout=2)        0.476   u0/cuenta<23>
    SLICE_X14Y45.C       Tilo                  0.204   u0/cuenta<25>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>1
    SLICE_X15Y39.A3      net (fanout=2)        0.878   u0/PWR_4_o_cuenta[25]_equal_1_o<25>
    SLICE_X15Y39.A       Tilo                  0.259   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
    SLICE_X12Y39.C4      net (fanout=13)       0.565   u0/PWR_4_o_cuenta[25]_equal_1_o
    SLICE_X12Y39.CLK     Tas                   0.341   u0/cuenta<8>
                                                       u0/Mcount_cuenta_eqn_71
                                                       u0/cuenta_7
    -------------------------------------------------  ---------------------------
    Total                                      3.170ns (1.251ns logic, 1.919ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u0/aux (SLICE_X23Y26.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/aux (FF)
  Destination:          u0/aux (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0/aux to u0/aux
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y26.AQ      Tcko                  0.198   u0/aux
                                                       u0/aux
    SLICE_X23Y26.A6      net (fanout=3)        0.027   u0/aux
    SLICE_X23Y26.CLK     Tah         (-Th)    -0.215   u0/aux
                                                       u0/aux_rstpot
                                                       u0/aux
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.413ns logic, 0.027ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Paths for end point u0/unseg (SLICE_X15Y39.A6), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.844ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/cuenta_9 (FF)
  Destination:          u0/unseg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.848ns (Levels of Logic = 2)
  Clock Path Skew:      0.004ns (0.073 - 0.069)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0/cuenta_9 to u0/unseg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y40.AQ      Tcko                  0.198   u0/cuenta<12>
                                                       u0/cuenta_9
    SLICE_X12Y40.A6      net (fanout=2)        0.129   u0/cuenta<9>
    SLICE_X12Y40.A       Tilo                  0.142   u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>4
    SLICE_X15Y39.A6      net (fanout=2)        0.164   u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
    SLICE_X15Y39.CLK     Tah         (-Th)    -0.215   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
                                                       u0/unseg
    -------------------------------------------------  ---------------------------
    Total                                      0.848ns (0.555ns logic, 0.293ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.874ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/cuenta_11 (FF)
  Destination:          u0/unseg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.878ns (Levels of Logic = 2)
  Clock Path Skew:      0.004ns (0.073 - 0.069)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0/cuenta_11 to u0/unseg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y40.CQ      Tcko                  0.198   u0/cuenta<12>
                                                       u0/cuenta_11
    SLICE_X12Y40.A5      net (fanout=2)        0.159   u0/cuenta<11>
    SLICE_X12Y40.A       Tilo                  0.142   u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>4
    SLICE_X15Y39.A6      net (fanout=2)        0.164   u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
    SLICE_X15Y39.CLK     Tah         (-Th)    -0.215   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
                                                       u0/unseg
    -------------------------------------------------  ---------------------------
    Total                                      0.878ns (0.555ns logic, 0.323ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.948ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/cuenta_7 (FF)
  Destination:          u0/unseg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.948ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0/cuenta_7 to u0/unseg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.CQ      Tcko                  0.200   u0/cuenta<8>
                                                       u0/cuenta_7
    SLICE_X12Y40.A4      net (fanout=2)        0.227   u0/cuenta<7>
    SLICE_X12Y40.A       Tilo                  0.142   u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>4
    SLICE_X15Y39.A6      net (fanout=2)        0.164   u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
    SLICE_X15Y39.CLK     Tah         (-Th)    -0.215   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
                                                       u0/unseg
    -------------------------------------------------  ---------------------------
    Total                                      0.948ns (0.557ns logic, 0.391ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------

Paths for end point u0/unseg (SLICE_X15Y39.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.921ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/cuenta_24 (FF)
  Destination:          u0/unseg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.914ns (Levels of Logic = 1)
  Clock Path Skew:      -0.007ns (0.073 - 0.080)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0/cuenta_24 to u0/unseg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y45.AQ      Tcko                  0.234   u0/cuenta<25>
                                                       u0/cuenta_24
    SLICE_X15Y39.A5      net (fanout=3)        0.465   u0/cuenta<24>
    SLICE_X15Y39.CLK     Tah         (-Th)    -0.215   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
                                                       u0/unseg
    -------------------------------------------------  ---------------------------
    Total                                      0.914ns (0.449ns logic, 0.465ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: u0/cuenta<8>/CLK
  Logical resource: u0/cuenta_5/CK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: u0/cuenta<8>/SR
  Logical resource: u0/cuenta_5/SR
  Location pin: SLICE_X12Y39.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.647|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1055 paths, 0 nets, and 132 connections

Design statistics:
   Minimum period:   3.647ns{1}   (Maximum frequency: 274.198MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Mar 23 00:38:42 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 396 MB



