// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="backsub,hls_ip_2015_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.527500,HLS_SYN_LAT=76813,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=13,HLS_SYN_FF=2656,HLS_SYN_LUT=4875}" *)

module backsub (
        ap_clk,
        ap_rst_n,
        inStream_TDATA,
        inStream_TVALID,
        inStream_TREADY,
        inStream_TKEEP,
        inStream_TSTRB,
        inStream_TUSER,
        inStream_TLAST,
        inStream_TID,
        inStream_TDEST,
        outStream_TDATA,
        outStream_TVALID,
        outStream_TREADY,
        outStream_TKEEP,
        outStream_TSTRB,
        outStream_TUSER,
        outStream_TLAST,
        outStream_TID,
        outStream_TDEST,
        frame_Addr_A,
        frame_EN_A,
        frame_WEN_A,
        frame_Din_A,
        frame_Dout_A,
        frame_Clk_A,
        frame_Rst_A,
        frame_Addr_B,
        frame_EN_B,
        frame_WEN_B,
        frame_Din_B,
        frame_Dout_B,
        frame_Clk_B,
        frame_Rst_B,
        s_axi_CRTL_BUS_AWVALID,
        s_axi_CRTL_BUS_AWREADY,
        s_axi_CRTL_BUS_AWADDR,
        s_axi_CRTL_BUS_WVALID,
        s_axi_CRTL_BUS_WREADY,
        s_axi_CRTL_BUS_WDATA,
        s_axi_CRTL_BUS_WSTRB,
        s_axi_CRTL_BUS_ARVALID,
        s_axi_CRTL_BUS_ARREADY,
        s_axi_CRTL_BUS_ARADDR,
        s_axi_CRTL_BUS_RVALID,
        s_axi_CRTL_BUS_RREADY,
        s_axi_CRTL_BUS_RDATA,
        s_axi_CRTL_BUS_RRESP,
        s_axi_CRTL_BUS_BVALID,
        s_axi_CRTL_BUS_BREADY,
        s_axi_CRTL_BUS_BRESP,
        interrupt
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 6'b1;
parameter    ap_ST_pp0_stg0_fsm_1 = 6'b10;
parameter    ap_ST_pp0_stg1_fsm_2 = 6'b100;
parameter    ap_ST_pp1_stg0_fsm_3 = 6'b1000;
parameter    ap_ST_pp1_stg1_fsm_4 = 6'b10000;
parameter    ap_ST_st30_fsm_5 = 6'b100000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    C_S_AXI_CRTL_BUS_DATA_WIDTH = 32;
parameter    ap_const_int64_8 = 8;
parameter    C_S_AXI_CRTL_BUS_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv17_0 = 17'b00000000000000000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv32_3DCCCCCD = 32'b111101110011001100110011001101;
parameter    ap_const_lv32_3E4CCCCD = 32'b111110010011001100110011001101;
parameter    ap_const_lv32_3F333333 = 32'b111111001100110011001100110011;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv17_12C00 = 17'b10010110000000000;
parameter    ap_const_lv17_1 = 17'b1;
parameter    ap_const_lv17_2 = 17'b10;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv9_181 = 9'b110000001;
parameter    ap_const_lv8_7F = 8'b1111111;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv9_E = 9'b1110;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_true = 1'b1;
parameter    C_S_AXI_CRTL_BUS_WSTRB_WIDTH = (C_S_AXI_CRTL_BUS_DATA_WIDTH / ap_const_int64_8);
parameter    C_S_AXI_WSTRB_WIDTH = (C_S_AXI_DATA_WIDTH / ap_const_int64_8);

input   ap_clk;
input   ap_rst_n;
input  [31:0] inStream_TDATA;
input   inStream_TVALID;
output   inStream_TREADY;
input  [3:0] inStream_TKEEP;
input  [3:0] inStream_TSTRB;
input  [0:0] inStream_TUSER;
input  [0:0] inStream_TLAST;
input  [0:0] inStream_TID;
input  [0:0] inStream_TDEST;
output  [7:0] outStream_TDATA;
output   outStream_TVALID;
input   outStream_TREADY;
output  [0:0] outStream_TKEEP;
output  [0:0] outStream_TSTRB;
output  [0:0] outStream_TUSER;
output  [0:0] outStream_TLAST;
output  [0:0] outStream_TID;
output  [0:0] outStream_TDEST;
output  [31:0] frame_Addr_A;
output   frame_EN_A;
output  [1:0] frame_WEN_A;
output  [15:0] frame_Din_A;
input  [15:0] frame_Dout_A;
output   frame_Clk_A;
output   frame_Rst_A;
output  [31:0] frame_Addr_B;
output   frame_EN_B;
output  [1:0] frame_WEN_B;
output  [15:0] frame_Din_B;
input  [15:0] frame_Dout_B;
output   frame_Clk_B;
output   frame_Rst_B;
input   s_axi_CRTL_BUS_AWVALID;
output   s_axi_CRTL_BUS_AWREADY;
input  [C_S_AXI_CRTL_BUS_ADDR_WIDTH - 1 : 0] s_axi_CRTL_BUS_AWADDR;
input   s_axi_CRTL_BUS_WVALID;
output   s_axi_CRTL_BUS_WREADY;
input  [C_S_AXI_CRTL_BUS_DATA_WIDTH - 1 : 0] s_axi_CRTL_BUS_WDATA;
input  [C_S_AXI_CRTL_BUS_WSTRB_WIDTH - 1 : 0] s_axi_CRTL_BUS_WSTRB;
input   s_axi_CRTL_BUS_ARVALID;
output   s_axi_CRTL_BUS_ARREADY;
input  [C_S_AXI_CRTL_BUS_ADDR_WIDTH - 1 : 0] s_axi_CRTL_BUS_ARADDR;
output   s_axi_CRTL_BUS_RVALID;
input   s_axi_CRTL_BUS_RREADY;
output  [C_S_AXI_CRTL_BUS_DATA_WIDTH - 1 : 0] s_axi_CRTL_BUS_RDATA;
output  [1:0] s_axi_CRTL_BUS_RRESP;
output   s_axi_CRTL_BUS_BVALID;
input   s_axi_CRTL_BUS_BREADY;
output  [1:0] s_axi_CRTL_BUS_BRESP;
output   interrupt;

reg inStream_TREADY;
reg[7:0] outStream_TDATA;
reg outStream_TVALID;
reg[0:0] outStream_TKEEP;
reg[0:0] outStream_TSTRB;
reg[0:0] outStream_TUSER;
reg[0:0] outStream_TLAST;
reg[0:0] outStream_TID;
reg[0:0] outStream_TDEST;
reg frame_EN_A;
reg[1:0] frame_WEN_A;
reg[15:0] frame_Din_A;
reg frame_EN_B;
reg[1:0] frame_WEN_B;
reg[15:0] frame_Din_B;
reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm = 6'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_24;
reg    ap_ready;
wire    init;
wire   [31:0] ap_return;
wire    backsub_CRTL_BUS_s_axi_U_ap_dummy_ce;
reg   [16:0] i1_reg_218;
reg   [16:0] i_reg_229;
wire   [7:0] grp_fu_308_p4;
reg   [7:0] reg_318;
reg    ap_sig_cseq_ST_pp0_stg1_fsm_2;
reg    ap_sig_bdd_115;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg   [0:0] tmp_1_reg_824;
reg    ap_sig_bdd_126;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg    ap_reg_ppiten_pp0_it8 = 1'b0;
reg    ap_reg_ppiten_pp0_it9 = 1'b0;
reg    ap_reg_ppiten_pp0_it10 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_824_pp0_it11;
reg    ap_sig_ioackin_outStream_TREADY;
reg    ap_reg_ppiten_pp0_it11 = 1'b0;
reg   [7:0] ap_reg_ppstg_reg_318_pp0_it1;
reg   [7:0] ap_reg_ppstg_reg_318_pp0_it2;
reg   [7:0] ap_reg_ppstg_reg_318_pp0_it3;
reg   [7:0] ap_reg_ppstg_reg_318_pp0_it4;
reg   [7:0] ap_reg_ppstg_reg_318_pp0_it5;
reg   [7:0] ap_reg_ppstg_reg_318_pp0_it6;
reg   [7:0] ap_reg_ppstg_reg_318_pp0_it7;
reg   [7:0] ap_reg_ppstg_reg_318_pp0_it8;
reg   [7:0] ap_reg_ppstg_reg_318_pp0_it9;
reg   [7:0] ap_reg_ppstg_reg_318_pp0_it10;
reg    ap_sig_cseq_ST_pp1_stg1_fsm_4;
reg    ap_sig_bdd_178;
reg    ap_reg_ppiten_pp1_it0 = 1'b0;
reg   [0:0] tmp_s_reg_1043;
reg    ap_sig_bdd_187;
wire   [0:0] init_read_read_fu_130_p2;
wire   [0:0] tmp_1_fu_323_p2;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_1;
reg    ap_sig_bdd_206;
reg    ap_reg_ppiten_pp0_it12 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_824_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_824_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_824_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_824_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_824_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_824_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_824_pp0_it7;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_824_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_824_pp0_it9;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_824_pp0_it10;
reg   [16:0] frame_addr_2_reg_828;
reg   [16:0] frame_addr_3_reg_833;
wire   [16:0] i_2_fu_345_p2;
reg   [16:0] i_2_reg_838;
reg   [0:0] tmp_user_V_1_reg_843;
reg   [0:0] ap_reg_ppstg_tmp_user_V_1_reg_843_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_user_V_1_reg_843_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_user_V_1_reg_843_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_user_V_1_reg_843_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_user_V_1_reg_843_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_user_V_1_reg_843_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_user_V_1_reg_843_pp0_it7;
reg   [0:0] ap_reg_ppstg_tmp_user_V_1_reg_843_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp_user_V_1_reg_843_pp0_it9;
reg   [0:0] ap_reg_ppstg_tmp_user_V_1_reg_843_pp0_it10;
reg   [0:0] ap_reg_ppstg_tmp_user_V_1_reg_843_pp0_it11;
reg   [0:0] tmp_last_V_1_reg_848;
reg   [0:0] ap_reg_ppstg_tmp_last_V_1_reg_848_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_last_V_1_reg_848_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_last_V_1_reg_848_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_last_V_1_reg_848_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_last_V_1_reg_848_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_last_V_1_reg_848_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_last_V_1_reg_848_pp0_it7;
reg   [0:0] ap_reg_ppstg_tmp_last_V_1_reg_848_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp_last_V_1_reg_848_pp0_it9;
reg   [0:0] ap_reg_ppstg_tmp_last_V_1_reg_848_pp0_it10;
reg   [0:0] ap_reg_ppstg_tmp_last_V_1_reg_848_pp0_it11;
reg   [0:0] tmp_id_V_1_reg_853;
reg   [0:0] ap_reg_ppstg_tmp_id_V_1_reg_853_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_id_V_1_reg_853_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_id_V_1_reg_853_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_id_V_1_reg_853_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_id_V_1_reg_853_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_id_V_1_reg_853_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_id_V_1_reg_853_pp0_it7;
reg   [0:0] ap_reg_ppstg_tmp_id_V_1_reg_853_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp_id_V_1_reg_853_pp0_it9;
reg   [0:0] ap_reg_ppstg_tmp_id_V_1_reg_853_pp0_it10;
reg   [0:0] ap_reg_ppstg_tmp_id_V_1_reg_853_pp0_it11;
reg   [0:0] tmp_dest_V_1_reg_858;
reg   [0:0] ap_reg_ppstg_tmp_dest_V_1_reg_858_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_dest_V_1_reg_858_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_dest_V_1_reg_858_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_dest_V_1_reg_858_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_dest_V_1_reg_858_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_dest_V_1_reg_858_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_dest_V_1_reg_858_pp0_it7;
reg   [0:0] ap_reg_ppstg_tmp_dest_V_1_reg_858_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp_dest_V_1_reg_858_pp0_it9;
reg   [0:0] ap_reg_ppstg_tmp_dest_V_1_reg_858_pp0_it10;
reg   [0:0] ap_reg_ppstg_tmp_dest_V_1_reg_858_pp0_it11;
wire   [7:0] pix_11_fu_351_p1;
reg   [7:0] pix_11_reg_863;
reg   [7:0] ap_reg_ppstg_pix_11_reg_863_pp0_it1;
reg   [7:0] ap_reg_ppstg_pix_11_reg_863_pp0_it2;
reg   [7:0] ap_reg_ppstg_pix_11_reg_863_pp0_it3;
reg   [7:0] ap_reg_ppstg_pix_11_reg_863_pp0_it4;
reg   [7:0] ap_reg_ppstg_pix_11_reg_863_pp0_it5;
reg   [7:0] ap_reg_ppstg_pix_11_reg_863_pp0_it6;
reg   [7:0] ap_reg_ppstg_pix_11_reg_863_pp0_it7;
reg   [7:0] ap_reg_ppstg_pix_11_reg_863_pp0_it8;
reg   [7:0] ap_reg_ppstg_pix_11_reg_863_pp0_it9;
reg   [7:0] ap_reg_ppstg_pix_11_reg_863_pp0_it10;
wire   [7:0] pix_12_fu_355_p1;
reg   [7:0] pix_12_reg_868;
reg   [7:0] pix_13_reg_873;
wire   [31:0] tmp_11_fu_378_p1;
wire   [7:0] pix_22_fu_383_p1;
reg   [7:0] pix_22_reg_883;
reg   [7:0] pix_23_reg_888;
wire   [31:0] tmp_26_fu_406_p1;
wire   [0:0] tmp_keep_V_3_fu_411_p1;
reg   [0:0] tmp_keep_V_3_reg_898;
reg   [0:0] ap_reg_ppstg_tmp_keep_V_3_reg_898_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_keep_V_3_reg_898_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_keep_V_3_reg_898_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_keep_V_3_reg_898_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_keep_V_3_reg_898_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_keep_V_3_reg_898_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_keep_V_3_reg_898_pp0_it7;
reg   [0:0] ap_reg_ppstg_tmp_keep_V_3_reg_898_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp_keep_V_3_reg_898_pp0_it9;
reg   [0:0] ap_reg_ppstg_tmp_keep_V_3_reg_898_pp0_it10;
reg   [0:0] ap_reg_ppstg_tmp_keep_V_3_reg_898_pp0_it11;
wire   [0:0] tmp_strb_V_3_fu_415_p1;
reg   [0:0] tmp_strb_V_3_reg_903;
reg   [0:0] ap_reg_ppstg_tmp_strb_V_3_reg_903_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_strb_V_3_reg_903_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_strb_V_3_reg_903_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_strb_V_3_reg_903_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_strb_V_3_reg_903_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_strb_V_3_reg_903_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_strb_V_3_reg_903_pp0_it7;
reg   [0:0] ap_reg_ppstg_tmp_strb_V_3_reg_903_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp_strb_V_3_reg_903_pp0_it9;
reg   [0:0] ap_reg_ppstg_tmp_strb_V_3_reg_903_pp0_it10;
reg   [0:0] ap_reg_ppstg_tmp_strb_V_3_reg_903_pp0_it11;
wire   [31:0] tmp_14_fu_419_p1;
wire   [31:0] tmp_18_fu_423_p1;
wire   [31:0] tmp_29_fu_427_p1;
wire   [31:0] tmp_33_fu_431_p1;
wire   [31:0] grp_fu_267_p1;
reg   [31:0] tmp_12_reg_928;
wire   [31:0] grp_fu_270_p1;
reg   [31:0] tmp_27_reg_933;
reg   [31:0] tmp_15_reg_938;
reg   [31:0] tmp_19_reg_943;
wire   [31:0] grp_fu_273_p1;
reg   [31:0] tmp_30_reg_948;
reg   [31:0] tmp_34_reg_953;
wire   [31:0] grp_fu_249_p2;
reg   [31:0] tmp_13_reg_958;
wire   [31:0] grp_fu_254_p2;
reg   [31:0] tmp_28_reg_963;
reg   [31:0] tmp_16_reg_968;
reg   [31:0] tmp_20_reg_973;
reg   [31:0] ap_reg_ppstg_tmp_20_reg_973_pp0_it6;
reg   [31:0] ap_reg_ppstg_tmp_20_reg_973_pp0_it7;
wire   [31:0] grp_fu_261_p2;
reg   [31:0] tmp_31_reg_978;
reg   [31:0] tmp_35_reg_983;
reg   [31:0] ap_reg_ppstg_tmp_35_reg_983_pp0_it7;
reg   [31:0] ap_reg_ppstg_tmp_35_reg_983_pp0_it8;
wire   [31:0] grp_fu_241_p2;
reg   [31:0] tmp_17_reg_988;
wire   [31:0] grp_fu_245_p2;
reg   [31:0] tmp_32_reg_993;
reg   [7:0] loc_V_reg_998;
wire   [22:0] loc_V_1_fu_449_p1;
reg   [22:0] loc_V_1_reg_1004;
reg   [7:0] loc_V_2_reg_1009;
wire   [22:0] loc_V_3_fu_467_p1;
reg   [22:0] loc_V_3_reg_1015;
wire   [7:0] result_V_fu_562_p3;
reg   [7:0] result_V_reg_1020;
wire   [0:0] isNeg_1_fu_579_p3;
reg   [0:0] isNeg_1_reg_1025;
wire   [8:0] sh_assign_3_fu_596_p3;
reg   [8:0] sh_assign_3_reg_1030;
wire   [8:0] x_assign_1_fu_721_p2;
reg   [8:0] x_assign_1_reg_1036;
wire   [0:0] tmp_s_fu_759_p2;
reg    ap_sig_cseq_ST_pp1_stg0_fsm_3;
reg    ap_sig_bdd_496;
reg    ap_reg_ppiten_pp1_it1 = 1'b0;
reg   [0:0] tmp_user_V_reg_1047;
reg   [0:0] tmp_last_V_reg_1052;
reg   [0:0] tmp_id_V_reg_1057;
reg   [0:0] tmp_dest_V_reg_1062;
wire   [0:0] tmp_keep_V_1_fu_804_p1;
reg   [0:0] tmp_keep_V_1_reg_1067;
wire   [0:0] tmp_strb_V_1_fu_809_p1;
reg   [0:0] tmp_strb_V_1_reg_1072;
wire   [16:0] i_1_fu_814_p2;
reg   [16:0] i_1_reg_1077;
reg   [16:0] i1_phi_fu_222_p4;
reg   [16:0] i_phi_fu_233_p4;
wire   [63:0] tmp_9_fu_329_p1;
wire   [63:0] tmp_24_fu_340_p1;
wire   [63:0] tmp_3_fu_770_p1;
wire   [63:0] tmp_5_fu_781_p1;
wire   [7:0] tmp_data_V_4_fu_708_p3;
wire   [7:0] tmp_data_V_2_fu_750_p3;
wire   [7:0] tmp_data_V_fu_765_p1;
reg    ap_reg_ioackin_outStream_TREADY = 1'b0;
reg   [31:0] frame_Addr_A_orig;
wire   [15:0] tmp_10_fu_369_p3;
wire   [15:0] tmp_6_fu_786_p3;
reg   [31:0] frame_Addr_B_orig;
wire   [15:0] tmp_25_fu_397_p3;
wire   [15:0] tmp_7_fu_795_p3;
reg   [31:0] grp_fu_241_p0;
reg   [31:0] grp_fu_241_p1;
reg   [31:0] grp_fu_245_p0;
reg   [31:0] grp_fu_245_p1;
reg   [31:0] grp_fu_249_p0;
reg   [31:0] grp_fu_249_p1;
reg   [31:0] grp_fu_254_p0;
reg   [31:0] grp_fu_254_p1;
reg   [31:0] grp_fu_261_p0;
reg   [31:0] grp_fu_261_p1;
reg   [31:0] grp_fu_267_p0;
reg   [31:0] grp_fu_270_p0;
reg   [31:0] grp_fu_273_p0;
wire   [16:0] tmp_23_fu_334_p2;
wire   [31:0] p_Val2_s_fu_435_p1;
wire   [31:0] p_Val2_4_fu_453_p1;
wire   [23:0] p_Result_s_fu_471_p3;
wire   [8:0] tmp_i_i_i_cast2_fu_482_p1;
wire   [8:0] sh_assign_fu_485_p2;
wire   [7:0] tmp_i_i_fu_499_p2;
wire   [0:0] isNeg_fu_491_p3;
wire  signed [8:0] tmp_i_i_cast_fu_504_p1;
wire   [8:0] sh_assign_1_fu_508_p3;
wire  signed [31:0] sh_assign_1_cast_fu_516_p1;
wire  signed [23:0] sh_assign_1_cast_cast_fu_520_p1;
wire   [53:0] tmp_8_i_i_fu_478_p1;
wire   [53:0] tmp_1_i_i_fu_524_p1;
wire   [23:0] tmp_2_i_i_fu_528_p2;
wire   [0:0] tmp_45_fu_540_p3;
wire   [53:0] tmp_4_i_i_fu_534_p2;
wire   [7:0] tmp_21_fu_548_p1;
wire   [7:0] tmp_22_fu_552_p4;
wire   [8:0] tmp_i_i_i1_cast1_fu_570_p1;
wire   [8:0] sh_assign_2_fu_573_p2;
wire   [7:0] tmp_i_i1_fu_587_p2;
wire  signed [8:0] tmp_i_i1_cast_fu_592_p1;
wire   [23:0] p_Result_4_fu_611_p3;
wire  signed [31:0] sh_assign_3_cast_fu_622_p1;
wire  signed [23:0] sh_assign_3_cast_cast_fu_625_p1;
wire   [53:0] tmp_8_i_i1_fu_618_p1;
wire   [53:0] tmp_1_i_i1_fu_628_p1;
wire   [23:0] tmp_2_i_i1_fu_632_p2;
wire   [0:0] tmp_49_fu_644_p3;
wire   [53:0] tmp_4_i_i1_fu_638_p2;
wire   [7:0] tmp_36_fu_652_p1;
wire   [7:0] tmp_37_fu_656_p4;
wire   [8:0] tmp_12_cast_fu_604_p1;
wire   [8:0] tmp_38_cast_fu_673_p1;
wire   [8:0] x_assign_fu_676_p2;
wire   [0:0] abscond_i_fu_688_p2;
wire   [8:0] neg_i_fu_682_p2;
wire   [8:0] abs_i_fu_694_p3;
wire   [0:0] tmp_data_V_3_fu_702_p2;
wire   [7:0] result_V_1_fu_666_p3;
wire   [8:0] tmp_27_cast_fu_607_p1;
wire   [8:0] tmp_41_cast_fu_717_p1;
wire   [0:0] abscond_i1_fu_732_p2;
wire   [8:0] neg_i1_fu_727_p2;
wire   [8:0] abs_i1_fu_737_p3;
wire   [0:0] tmp_data_V_5_fu_744_p2;
wire   [16:0] tmp_4_fu_775_p2;
reg    grp_fu_241_ce;
reg    grp_fu_245_ce;
reg    grp_fu_249_ce;
reg    grp_fu_254_ce;
reg    grp_fu_261_ce;
reg    grp_fu_267_ce;
reg    grp_fu_270_ce;
reg    grp_fu_273_ce;
reg    ap_sig_cseq_ST_st30_fsm_5;
reg    ap_sig_bdd_1035;
reg   [5:0] ap_NS_fsm;


backsub_CRTL_BUS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CRTL_BUS_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CRTL_BUS_DATA_WIDTH ))
backsub_CRTL_BUS_s_axi_U(
    .AWVALID( s_axi_CRTL_BUS_AWVALID ),
    .AWREADY( s_axi_CRTL_BUS_AWREADY ),
    .AWADDR( s_axi_CRTL_BUS_AWADDR ),
    .WVALID( s_axi_CRTL_BUS_WVALID ),
    .WREADY( s_axi_CRTL_BUS_WREADY ),
    .WDATA( s_axi_CRTL_BUS_WDATA ),
    .WSTRB( s_axi_CRTL_BUS_WSTRB ),
    .ARVALID( s_axi_CRTL_BUS_ARVALID ),
    .ARREADY( s_axi_CRTL_BUS_ARREADY ),
    .ARADDR( s_axi_CRTL_BUS_ARADDR ),
    .RVALID( s_axi_CRTL_BUS_RVALID ),
    .RREADY( s_axi_CRTL_BUS_RREADY ),
    .RDATA( s_axi_CRTL_BUS_RDATA ),
    .RRESP( s_axi_CRTL_BUS_RRESP ),
    .BVALID( s_axi_CRTL_BUS_BVALID ),
    .BREADY( s_axi_CRTL_BUS_BREADY ),
    .BRESP( s_axi_CRTL_BUS_BRESP ),
    .ACLK( ap_clk ),
    .ARESET( ap_rst_n_inv ),
    .ACLK_EN( backsub_CRTL_BUS_s_axi_U_ap_dummy_ce ),
    .ap_start( ap_start ),
    .interrupt( interrupt ),
    .ap_ready( ap_ready ),
    .ap_done( ap_done ),
    .ap_idle( ap_idle ),
    .ap_return( ap_return ),
    .init( init )
);

backsub_fadd_32ns_32ns_32_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
backsub_fadd_32ns_32ns_32_5_full_dsp_U1(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .din0( grp_fu_241_p0 ),
    .din1( grp_fu_241_p1 ),
    .ce( grp_fu_241_ce ),
    .dout( grp_fu_241_p2 )
);

backsub_fadd_32ns_32ns_32_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
backsub_fadd_32ns_32ns_32_5_full_dsp_U2(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .din0( grp_fu_245_p0 ),
    .din1( grp_fu_245_p1 ),
    .ce( grp_fu_245_ce ),
    .dout( grp_fu_245_p2 )
);

backsub_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
backsub_fmul_32ns_32ns_32_4_max_dsp_U3(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .din0( grp_fu_249_p0 ),
    .din1( grp_fu_249_p1 ),
    .ce( grp_fu_249_ce ),
    .dout( grp_fu_249_p2 )
);

backsub_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
backsub_fmul_32ns_32ns_32_4_max_dsp_U4(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .din0( grp_fu_254_p0 ),
    .din1( grp_fu_254_p1 ),
    .ce( grp_fu_254_ce ),
    .dout( grp_fu_254_p2 )
);

backsub_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
backsub_fmul_32ns_32ns_32_4_max_dsp_U5(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .din0( grp_fu_261_p0 ),
    .din1( grp_fu_261_p1 ),
    .ce( grp_fu_261_ce ),
    .dout( grp_fu_261_p2 )
);

backsub_sitofp_32ns_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
backsub_sitofp_32ns_32_6_U6(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .din0( grp_fu_267_p0 ),
    .ce( grp_fu_267_ce ),
    .dout( grp_fu_267_p1 )
);

backsub_sitofp_32ns_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
backsub_sitofp_32ns_32_6_U7(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .din0( grp_fu_270_p0 ),
    .ce( grp_fu_270_ce ),
    .dout( grp_fu_270_p1 )
);

backsub_sitofp_32ns_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
backsub_sitofp_32ns_32_6_U8(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .din0( grp_fu_273_p0 ),
    .ce( grp_fu_273_ce ),
    .dout( grp_fu_273_p1 )
);



always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ioackin_outStream_TREADY
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_outStream_TREADY <= ap_const_logic_0;
    end else begin
        if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_s_reg_1043) & ~((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_sig_bdd_187 | ((ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & ~(ap_const_lv1_0 == tmp_s_reg_1043))))) | (~(ap_const_lv1_0 == tmp_s_reg_1043) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~((ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & ~(ap_const_lv1_0 == tmp_s_reg_1043) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_126) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12) & ~(~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
            ap_reg_ioackin_outStream_TREADY <= ap_const_logic_0;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_126) & (ap_const_logic_1 == outStream_TREADY)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12) & (ap_const_logic_1 == outStream_TREADY)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_s_reg_1043) & ~((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ap_sig_bdd_187) & (ap_const_logic_1 == outStream_TREADY)) | (~(ap_const_lv1_0 == tmp_s_reg_1043) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == outStream_TREADY)))) begin
            ap_reg_ioackin_outStream_TREADY <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12)) & (ap_const_lv1_0 == tmp_1_fu_323_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (ap_const_lv1_0 == init_read_read_fu_130_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(tmp_1_reg_824 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_126) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (ap_const_lv1_0 == init_read_read_fu_130_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (tmp_1_reg_824 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_126) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it10
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_126) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
            ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it11
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_126) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
            ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it12
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_126) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
            ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (ap_const_lv1_0 == init_read_read_fu_130_p2))) begin
            ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_126) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_126) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_126) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_126) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_126) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_126) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it8
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_126) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it9
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_126) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp1_it0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_3) & ~((ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & ~(ap_const_lv1_0 == tmp_s_reg_1043) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & (ap_const_lv1_0 == tmp_s_fu_759_p2))) begin
            ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & ~(ap_const_lv1_0 == init_read_read_fu_130_p2))) begin
            ap_reg_ppiten_pp1_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp1_it1
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_4) & ~(ap_const_lv1_0 == tmp_s_reg_1043) & ~((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_sig_bdd_187 | ((ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & ~(ap_const_lv1_0 == tmp_s_reg_1043)))))) begin
            ap_reg_ppiten_pp1_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & ~(ap_const_lv1_0 == init_read_read_fu_130_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_4) & (ap_const_lv1_0 == tmp_s_reg_1043) & ~((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_sig_bdd_187 | ((ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & ~(ap_const_lv1_0 == tmp_s_reg_1043))))))) begin
            ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (ap_const_lv1_0 == init_read_read_fu_130_p2))) begin
        i1_reg_218 <= ap_const_lv17_0;
    end else if ((~(tmp_1_reg_824 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12)))) begin
        i1_reg_218 <= i_2_reg_838;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & ~(ap_const_lv1_0 == init_read_read_fu_130_p2))) begin
        i_reg_229 <= ap_const_lv17_0;
    end else if ((~(ap_const_lv1_0 == tmp_s_reg_1043) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~((ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & ~(ap_const_lv1_0 == tmp_s_reg_1043) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)))) begin
        i_reg_229 <= i_1_reg_1077;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_126) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_pix_11_reg_863_pp0_it1 <= pix_11_reg_863;
        ap_reg_ppstg_pix_11_reg_863_pp0_it10 <= ap_reg_ppstg_pix_11_reg_863_pp0_it9;
        ap_reg_ppstg_pix_11_reg_863_pp0_it2 <= ap_reg_ppstg_pix_11_reg_863_pp0_it1;
        ap_reg_ppstg_pix_11_reg_863_pp0_it3 <= ap_reg_ppstg_pix_11_reg_863_pp0_it2;
        ap_reg_ppstg_pix_11_reg_863_pp0_it4 <= ap_reg_ppstg_pix_11_reg_863_pp0_it3;
        ap_reg_ppstg_pix_11_reg_863_pp0_it5 <= ap_reg_ppstg_pix_11_reg_863_pp0_it4;
        ap_reg_ppstg_pix_11_reg_863_pp0_it6 <= ap_reg_ppstg_pix_11_reg_863_pp0_it5;
        ap_reg_ppstg_pix_11_reg_863_pp0_it7 <= ap_reg_ppstg_pix_11_reg_863_pp0_it6;
        ap_reg_ppstg_pix_11_reg_863_pp0_it8 <= ap_reg_ppstg_pix_11_reg_863_pp0_it7;
        ap_reg_ppstg_pix_11_reg_863_pp0_it9 <= ap_reg_ppstg_pix_11_reg_863_pp0_it8;
        ap_reg_ppstg_reg_318_pp0_it1 <= reg_318;
        ap_reg_ppstg_reg_318_pp0_it10 <= ap_reg_ppstg_reg_318_pp0_it9;
        ap_reg_ppstg_reg_318_pp0_it2 <= ap_reg_ppstg_reg_318_pp0_it1;
        ap_reg_ppstg_reg_318_pp0_it3 <= ap_reg_ppstg_reg_318_pp0_it2;
        ap_reg_ppstg_reg_318_pp0_it4 <= ap_reg_ppstg_reg_318_pp0_it3;
        ap_reg_ppstg_reg_318_pp0_it5 <= ap_reg_ppstg_reg_318_pp0_it4;
        ap_reg_ppstg_reg_318_pp0_it6 <= ap_reg_ppstg_reg_318_pp0_it5;
        ap_reg_ppstg_reg_318_pp0_it7 <= ap_reg_ppstg_reg_318_pp0_it6;
        ap_reg_ppstg_reg_318_pp0_it8 <= ap_reg_ppstg_reg_318_pp0_it7;
        ap_reg_ppstg_reg_318_pp0_it9 <= ap_reg_ppstg_reg_318_pp0_it8;
        ap_reg_ppstg_tmp_20_reg_973_pp0_it6 <= tmp_20_reg_973;
        ap_reg_ppstg_tmp_20_reg_973_pp0_it7 <= ap_reg_ppstg_tmp_20_reg_973_pp0_it6;
        ap_reg_ppstg_tmp_dest_V_1_reg_858_pp0_it1 <= tmp_dest_V_1_reg_858;
        ap_reg_ppstg_tmp_dest_V_1_reg_858_pp0_it10 <= ap_reg_ppstg_tmp_dest_V_1_reg_858_pp0_it9;
        ap_reg_ppstg_tmp_dest_V_1_reg_858_pp0_it11 <= ap_reg_ppstg_tmp_dest_V_1_reg_858_pp0_it10;
        ap_reg_ppstg_tmp_dest_V_1_reg_858_pp0_it2 <= ap_reg_ppstg_tmp_dest_V_1_reg_858_pp0_it1;
        ap_reg_ppstg_tmp_dest_V_1_reg_858_pp0_it3 <= ap_reg_ppstg_tmp_dest_V_1_reg_858_pp0_it2;
        ap_reg_ppstg_tmp_dest_V_1_reg_858_pp0_it4 <= ap_reg_ppstg_tmp_dest_V_1_reg_858_pp0_it3;
        ap_reg_ppstg_tmp_dest_V_1_reg_858_pp0_it5 <= ap_reg_ppstg_tmp_dest_V_1_reg_858_pp0_it4;
        ap_reg_ppstg_tmp_dest_V_1_reg_858_pp0_it6 <= ap_reg_ppstg_tmp_dest_V_1_reg_858_pp0_it5;
        ap_reg_ppstg_tmp_dest_V_1_reg_858_pp0_it7 <= ap_reg_ppstg_tmp_dest_V_1_reg_858_pp0_it6;
        ap_reg_ppstg_tmp_dest_V_1_reg_858_pp0_it8 <= ap_reg_ppstg_tmp_dest_V_1_reg_858_pp0_it7;
        ap_reg_ppstg_tmp_dest_V_1_reg_858_pp0_it9 <= ap_reg_ppstg_tmp_dest_V_1_reg_858_pp0_it8;
        ap_reg_ppstg_tmp_id_V_1_reg_853_pp0_it1 <= tmp_id_V_1_reg_853;
        ap_reg_ppstg_tmp_id_V_1_reg_853_pp0_it10 <= ap_reg_ppstg_tmp_id_V_1_reg_853_pp0_it9;
        ap_reg_ppstg_tmp_id_V_1_reg_853_pp0_it11 <= ap_reg_ppstg_tmp_id_V_1_reg_853_pp0_it10;
        ap_reg_ppstg_tmp_id_V_1_reg_853_pp0_it2 <= ap_reg_ppstg_tmp_id_V_1_reg_853_pp0_it1;
        ap_reg_ppstg_tmp_id_V_1_reg_853_pp0_it3 <= ap_reg_ppstg_tmp_id_V_1_reg_853_pp0_it2;
        ap_reg_ppstg_tmp_id_V_1_reg_853_pp0_it4 <= ap_reg_ppstg_tmp_id_V_1_reg_853_pp0_it3;
        ap_reg_ppstg_tmp_id_V_1_reg_853_pp0_it5 <= ap_reg_ppstg_tmp_id_V_1_reg_853_pp0_it4;
        ap_reg_ppstg_tmp_id_V_1_reg_853_pp0_it6 <= ap_reg_ppstg_tmp_id_V_1_reg_853_pp0_it5;
        ap_reg_ppstg_tmp_id_V_1_reg_853_pp0_it7 <= ap_reg_ppstg_tmp_id_V_1_reg_853_pp0_it6;
        ap_reg_ppstg_tmp_id_V_1_reg_853_pp0_it8 <= ap_reg_ppstg_tmp_id_V_1_reg_853_pp0_it7;
        ap_reg_ppstg_tmp_id_V_1_reg_853_pp0_it9 <= ap_reg_ppstg_tmp_id_V_1_reg_853_pp0_it8;
        ap_reg_ppstg_tmp_keep_V_3_reg_898_pp0_it1 <= tmp_keep_V_3_reg_898;
        ap_reg_ppstg_tmp_keep_V_3_reg_898_pp0_it10 <= ap_reg_ppstg_tmp_keep_V_3_reg_898_pp0_it9;
        ap_reg_ppstg_tmp_keep_V_3_reg_898_pp0_it11 <= ap_reg_ppstg_tmp_keep_V_3_reg_898_pp0_it10;
        ap_reg_ppstg_tmp_keep_V_3_reg_898_pp0_it2 <= ap_reg_ppstg_tmp_keep_V_3_reg_898_pp0_it1;
        ap_reg_ppstg_tmp_keep_V_3_reg_898_pp0_it3 <= ap_reg_ppstg_tmp_keep_V_3_reg_898_pp0_it2;
        ap_reg_ppstg_tmp_keep_V_3_reg_898_pp0_it4 <= ap_reg_ppstg_tmp_keep_V_3_reg_898_pp0_it3;
        ap_reg_ppstg_tmp_keep_V_3_reg_898_pp0_it5 <= ap_reg_ppstg_tmp_keep_V_3_reg_898_pp0_it4;
        ap_reg_ppstg_tmp_keep_V_3_reg_898_pp0_it6 <= ap_reg_ppstg_tmp_keep_V_3_reg_898_pp0_it5;
        ap_reg_ppstg_tmp_keep_V_3_reg_898_pp0_it7 <= ap_reg_ppstg_tmp_keep_V_3_reg_898_pp0_it6;
        ap_reg_ppstg_tmp_keep_V_3_reg_898_pp0_it8 <= ap_reg_ppstg_tmp_keep_V_3_reg_898_pp0_it7;
        ap_reg_ppstg_tmp_keep_V_3_reg_898_pp0_it9 <= ap_reg_ppstg_tmp_keep_V_3_reg_898_pp0_it8;
        ap_reg_ppstg_tmp_last_V_1_reg_848_pp0_it1 <= tmp_last_V_1_reg_848;
        ap_reg_ppstg_tmp_last_V_1_reg_848_pp0_it10 <= ap_reg_ppstg_tmp_last_V_1_reg_848_pp0_it9;
        ap_reg_ppstg_tmp_last_V_1_reg_848_pp0_it11 <= ap_reg_ppstg_tmp_last_V_1_reg_848_pp0_it10;
        ap_reg_ppstg_tmp_last_V_1_reg_848_pp0_it2 <= ap_reg_ppstg_tmp_last_V_1_reg_848_pp0_it1;
        ap_reg_ppstg_tmp_last_V_1_reg_848_pp0_it3 <= ap_reg_ppstg_tmp_last_V_1_reg_848_pp0_it2;
        ap_reg_ppstg_tmp_last_V_1_reg_848_pp0_it4 <= ap_reg_ppstg_tmp_last_V_1_reg_848_pp0_it3;
        ap_reg_ppstg_tmp_last_V_1_reg_848_pp0_it5 <= ap_reg_ppstg_tmp_last_V_1_reg_848_pp0_it4;
        ap_reg_ppstg_tmp_last_V_1_reg_848_pp0_it6 <= ap_reg_ppstg_tmp_last_V_1_reg_848_pp0_it5;
        ap_reg_ppstg_tmp_last_V_1_reg_848_pp0_it7 <= ap_reg_ppstg_tmp_last_V_1_reg_848_pp0_it6;
        ap_reg_ppstg_tmp_last_V_1_reg_848_pp0_it8 <= ap_reg_ppstg_tmp_last_V_1_reg_848_pp0_it7;
        ap_reg_ppstg_tmp_last_V_1_reg_848_pp0_it9 <= ap_reg_ppstg_tmp_last_V_1_reg_848_pp0_it8;
        ap_reg_ppstg_tmp_strb_V_3_reg_903_pp0_it1 <= tmp_strb_V_3_reg_903;
        ap_reg_ppstg_tmp_strb_V_3_reg_903_pp0_it10 <= ap_reg_ppstg_tmp_strb_V_3_reg_903_pp0_it9;
        ap_reg_ppstg_tmp_strb_V_3_reg_903_pp0_it11 <= ap_reg_ppstg_tmp_strb_V_3_reg_903_pp0_it10;
        ap_reg_ppstg_tmp_strb_V_3_reg_903_pp0_it2 <= ap_reg_ppstg_tmp_strb_V_3_reg_903_pp0_it1;
        ap_reg_ppstg_tmp_strb_V_3_reg_903_pp0_it3 <= ap_reg_ppstg_tmp_strb_V_3_reg_903_pp0_it2;
        ap_reg_ppstg_tmp_strb_V_3_reg_903_pp0_it4 <= ap_reg_ppstg_tmp_strb_V_3_reg_903_pp0_it3;
        ap_reg_ppstg_tmp_strb_V_3_reg_903_pp0_it5 <= ap_reg_ppstg_tmp_strb_V_3_reg_903_pp0_it4;
        ap_reg_ppstg_tmp_strb_V_3_reg_903_pp0_it6 <= ap_reg_ppstg_tmp_strb_V_3_reg_903_pp0_it5;
        ap_reg_ppstg_tmp_strb_V_3_reg_903_pp0_it7 <= ap_reg_ppstg_tmp_strb_V_3_reg_903_pp0_it6;
        ap_reg_ppstg_tmp_strb_V_3_reg_903_pp0_it8 <= ap_reg_ppstg_tmp_strb_V_3_reg_903_pp0_it7;
        ap_reg_ppstg_tmp_strb_V_3_reg_903_pp0_it9 <= ap_reg_ppstg_tmp_strb_V_3_reg_903_pp0_it8;
        ap_reg_ppstg_tmp_user_V_1_reg_843_pp0_it1 <= tmp_user_V_1_reg_843;
        ap_reg_ppstg_tmp_user_V_1_reg_843_pp0_it10 <= ap_reg_ppstg_tmp_user_V_1_reg_843_pp0_it9;
        ap_reg_ppstg_tmp_user_V_1_reg_843_pp0_it11 <= ap_reg_ppstg_tmp_user_V_1_reg_843_pp0_it10;
        ap_reg_ppstg_tmp_user_V_1_reg_843_pp0_it2 <= ap_reg_ppstg_tmp_user_V_1_reg_843_pp0_it1;
        ap_reg_ppstg_tmp_user_V_1_reg_843_pp0_it3 <= ap_reg_ppstg_tmp_user_V_1_reg_843_pp0_it2;
        ap_reg_ppstg_tmp_user_V_1_reg_843_pp0_it4 <= ap_reg_ppstg_tmp_user_V_1_reg_843_pp0_it3;
        ap_reg_ppstg_tmp_user_V_1_reg_843_pp0_it5 <= ap_reg_ppstg_tmp_user_V_1_reg_843_pp0_it4;
        ap_reg_ppstg_tmp_user_V_1_reg_843_pp0_it6 <= ap_reg_ppstg_tmp_user_V_1_reg_843_pp0_it5;
        ap_reg_ppstg_tmp_user_V_1_reg_843_pp0_it7 <= ap_reg_ppstg_tmp_user_V_1_reg_843_pp0_it6;
        ap_reg_ppstg_tmp_user_V_1_reg_843_pp0_it8 <= ap_reg_ppstg_tmp_user_V_1_reg_843_pp0_it7;
        ap_reg_ppstg_tmp_user_V_1_reg_843_pp0_it9 <= ap_reg_ppstg_tmp_user_V_1_reg_843_pp0_it8;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12)))) begin
        ap_reg_ppstg_tmp_1_reg_824_pp0_it1 <= tmp_1_reg_824;
        ap_reg_ppstg_tmp_1_reg_824_pp0_it10 <= ap_reg_ppstg_tmp_1_reg_824_pp0_it9;
        ap_reg_ppstg_tmp_1_reg_824_pp0_it11 <= ap_reg_ppstg_tmp_1_reg_824_pp0_it10;
        ap_reg_ppstg_tmp_1_reg_824_pp0_it2 <= ap_reg_ppstg_tmp_1_reg_824_pp0_it1;
        ap_reg_ppstg_tmp_1_reg_824_pp0_it3 <= ap_reg_ppstg_tmp_1_reg_824_pp0_it2;
        ap_reg_ppstg_tmp_1_reg_824_pp0_it4 <= ap_reg_ppstg_tmp_1_reg_824_pp0_it3;
        ap_reg_ppstg_tmp_1_reg_824_pp0_it5 <= ap_reg_ppstg_tmp_1_reg_824_pp0_it4;
        ap_reg_ppstg_tmp_1_reg_824_pp0_it6 <= ap_reg_ppstg_tmp_1_reg_824_pp0_it5;
        ap_reg_ppstg_tmp_1_reg_824_pp0_it7 <= ap_reg_ppstg_tmp_1_reg_824_pp0_it6;
        ap_reg_ppstg_tmp_1_reg_824_pp0_it8 <= ap_reg_ppstg_tmp_1_reg_824_pp0_it7;
        ap_reg_ppstg_tmp_1_reg_824_pp0_it9 <= ap_reg_ppstg_tmp_1_reg_824_pp0_it8;
        ap_reg_ppstg_tmp_35_reg_983_pp0_it7 <= tmp_35_reg_983;
        ap_reg_ppstg_tmp_35_reg_983_pp0_it8 <= ap_reg_ppstg_tmp_35_reg_983_pp0_it7;
        tmp_1_reg_824 <= tmp_1_fu_323_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12)) & ~(ap_const_lv1_0 == tmp_1_fu_323_p2))) begin
        frame_addr_2_reg_828 <= tmp_9_fu_329_p1;
        frame_addr_3_reg_833[16 : 1] <= tmp_24_fu_340_p1[16 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_s_reg_1043) & ~((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_sig_bdd_187 | ((ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & ~(ap_const_lv1_0 == tmp_s_reg_1043)))))) begin
        i_1_reg_1077 <= i_1_fu_814_p2;
        tmp_dest_V_reg_1062 <= inStream_TDEST;
        tmp_id_V_reg_1057 <= inStream_TID;
        tmp_last_V_reg_1052 <= inStream_TLAST;
        tmp_user_V_reg_1047 <= inStream_TUSER;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12)) & ~(ap_const_lv1_0 == tmp_1_fu_323_p2))) begin
        i_2_reg_838 <= i_2_fu_345_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12)) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it10))) begin
        isNeg_1_reg_1025 <= sh_assign_2_fu_573_p2[ap_const_lv32_8];
        result_V_reg_1020 <= result_V_fu_562_p3;
        sh_assign_3_reg_1030 <= sh_assign_3_fu_596_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_126) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it10))) begin
        loc_V_1_reg_1004 <= loc_V_1_fu_449_p1;
        loc_V_2_reg_1009 <= {{p_Val2_4_fu_453_p1[ap_const_lv32_1E : ap_const_lv32_17]}};
        loc_V_3_reg_1015 <= loc_V_3_fu_467_p1;
        loc_V_reg_998 <= {{p_Val2_s_fu_435_p1[ap_const_lv32_1E : ap_const_lv32_17]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(tmp_1_reg_824 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_126) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        pix_11_reg_863 <= pix_11_fu_351_p1;
        pix_12_reg_868 <= pix_12_fu_355_p1;
        pix_13_reg_873 <= {{frame_Dout_A[ap_const_lv32_F : ap_const_lv32_8]}};
        pix_22_reg_883 <= pix_22_fu_383_p1;
        pix_23_reg_888 <= {{frame_Dout_B[ap_const_lv32_F : ap_const_lv32_8]}};
        tmp_keep_V_3_reg_898 <= tmp_keep_V_3_fu_411_p1;
        tmp_strb_V_3_reg_903 <= tmp_strb_V_3_fu_415_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_1_reg_824 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_126) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_s_reg_1043) & ~((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_sig_bdd_187 | ((ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & ~(ap_const_lv1_0 == tmp_s_reg_1043))))))) begin
        reg_318 <= {{inStream_TDATA[ap_const_lv32_17 : ap_const_lv32_10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12)) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it2))) begin
        tmp_12_reg_928 <= grp_fu_267_p1;
        tmp_27_reg_933 <= grp_fu_270_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12)) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it4))) begin
        tmp_13_reg_958 <= grp_fu_249_p2;
        tmp_28_reg_963 <= grp_fu_254_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_126) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it3))) begin
        tmp_15_reg_938 <= grp_fu_267_p1;
        tmp_19_reg_943 <= grp_fu_270_p1;
        tmp_30_reg_948 <= grp_fu_273_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_126) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it5))) begin
        tmp_16_reg_968 <= grp_fu_249_p2;
        tmp_20_reg_973 <= grp_fu_254_p2;
        tmp_31_reg_978 <= grp_fu_261_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12)) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it7))) begin
        tmp_17_reg_988 <= grp_fu_241_p2;
        tmp_32_reg_993 <= grp_fu_245_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12)) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it3))) begin
        tmp_34_reg_953 <= grp_fu_273_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12)) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it5))) begin
        tmp_35_reg_983 <= grp_fu_261_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_1_reg_824 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_126) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        tmp_dest_V_1_reg_858 <= inStream_TDEST;
        tmp_id_V_1_reg_853 <= inStream_TID;
        tmp_last_V_1_reg_848 <= inStream_TLAST;
        tmp_user_V_1_reg_843 <= inStream_TUSER;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_4) & ~(ap_const_lv1_0 == tmp_s_reg_1043) & ~((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_sig_bdd_187 | ((ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & ~(ap_const_lv1_0 == tmp_s_reg_1043)))))) begin
        tmp_keep_V_1_reg_1067 <= tmp_keep_V_1_fu_804_p1;
        tmp_strb_V_1_reg_1072 <= tmp_strb_V_1_fu_809_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_3) & ~((ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & ~(ap_const_lv1_0 == tmp_s_reg_1043) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)))) begin
        tmp_s_reg_1043 <= tmp_s_fu_759_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_126) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        x_assign_1_reg_1036 <= x_assign_1_fu_721_p2;
    end
end

always @ (ap_sig_cseq_ST_st30_fsm_5) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st30_fsm_5)) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st30_fsm_5) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st30_fsm_5)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_206) begin
    if (ap_sig_bdd_206) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_115) begin
    if (ap_sig_bdd_115) begin
        ap_sig_cseq_ST_pp0_stg1_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg1_fsm_2 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_496) begin
    if (ap_sig_bdd_496) begin
        ap_sig_cseq_ST_pp1_stg0_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg0_fsm_3 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_178) begin
    if (ap_sig_bdd_178) begin
        ap_sig_cseq_ST_pp1_stg1_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg1_fsm_4 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_24) begin
    if (ap_sig_bdd_24) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1035) begin
    if (ap_sig_bdd_1035) begin
        ap_sig_cseq_ST_st30_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st30_fsm_5 = ap_const_logic_0;
    end
end

always @ (outStream_TREADY or ap_reg_ioackin_outStream_TREADY) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_outStream_TREADY)) begin
        ap_sig_ioackin_outStream_TREADY = outStream_TREADY;
    end else begin
        ap_sig_ioackin_outStream_TREADY = ap_const_logic_1;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp1_stg1_fsm_4 or ap_reg_ppiten_pp1_it0 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or frame_addr_2_reg_828 or tmp_9_fu_329_p1 or tmp_3_fu_770_p1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0))) begin
        frame_Addr_A_orig = tmp_3_fu_770_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        frame_Addr_A_orig = frame_addr_2_reg_828;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1))) begin
        frame_Addr_A_orig = tmp_9_fu_329_p1;
    end else begin
        frame_Addr_A_orig = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp1_stg1_fsm_4 or ap_reg_ppiten_pp1_it0 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or frame_addr_3_reg_833 or tmp_24_fu_340_p1 or tmp_5_fu_781_p1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0))) begin
        frame_Addr_B_orig = tmp_5_fu_781_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        frame_Addr_B_orig = frame_addr_3_reg_833;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1))) begin
        frame_Addr_B_orig = tmp_24_fu_340_p1;
    end else begin
        frame_Addr_B_orig = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp1_stg1_fsm_4 or ap_reg_ppiten_pp1_it0 or tmp_10_fu_369_p3 or tmp_6_fu_786_p3) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0))) begin
        frame_Din_A = tmp_6_fu_786_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        frame_Din_A = tmp_10_fu_369_p3;
    end else begin
        frame_Din_A = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp1_stg1_fsm_4 or ap_reg_ppiten_pp1_it0 or tmp_25_fu_397_p3 or tmp_7_fu_795_p3) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0))) begin
        frame_Din_B = tmp_7_fu_795_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        frame_Din_B = tmp_25_fu_397_p3;
    end else begin
        frame_Din_B = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_126 or ap_reg_ppstg_tmp_1_reg_824_pp0_it11 or ap_sig_ioackin_outStream_TREADY or ap_reg_ppiten_pp0_it11 or ap_sig_cseq_ST_pp1_stg1_fsm_4 or ap_reg_ppiten_pp1_it0 or tmp_s_reg_1043 or ap_sig_bdd_187 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it12) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_126) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_sig_bdd_187 | ((ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & ~(ap_const_lv1_0 == tmp_s_reg_1043))))) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        frame_EN_A = ap_const_logic_1;
    end else begin
        frame_EN_A = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_126 or ap_reg_ppstg_tmp_1_reg_824_pp0_it11 or ap_sig_ioackin_outStream_TREADY or ap_reg_ppiten_pp0_it11 or ap_sig_cseq_ST_pp1_stg1_fsm_4 or ap_reg_ppiten_pp1_it0 or tmp_s_reg_1043 or ap_sig_bdd_187 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it12) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_126) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_sig_bdd_187 | ((ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & ~(ap_const_lv1_0 == tmp_s_reg_1043))))) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        frame_EN_B = ap_const_logic_1;
    end else begin
        frame_EN_B = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_reg_ppiten_pp0_it0 or tmp_1_reg_824 or ap_sig_bdd_126 or ap_reg_ppstg_tmp_1_reg_824_pp0_it11 or ap_sig_ioackin_outStream_TREADY or ap_reg_ppiten_pp0_it11 or ap_sig_cseq_ST_pp1_stg1_fsm_4 or ap_reg_ppiten_pp1_it0 or tmp_s_reg_1043 or ap_sig_bdd_187) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_1_reg_824 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_126) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_s_reg_1043) & ~((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_sig_bdd_187 | ((ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & ~(ap_const_lv1_0 == tmp_s_reg_1043))))))) begin
        frame_WEN_A = ap_const_lv2_3;
    end else begin
        frame_WEN_A = ap_const_lv2_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_reg_ppiten_pp0_it0 or tmp_1_reg_824 or ap_sig_bdd_126 or ap_reg_ppstg_tmp_1_reg_824_pp0_it11 or ap_sig_ioackin_outStream_TREADY or ap_reg_ppiten_pp0_it11 or ap_sig_cseq_ST_pp1_stg1_fsm_4 or ap_reg_ppiten_pp1_it0 or tmp_s_reg_1043 or ap_sig_bdd_187) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_1_reg_824 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_126) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_s_reg_1043) & ~((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_sig_bdd_187 | ((ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & ~(ap_const_lv1_0 == tmp_s_reg_1043))))))) begin
        frame_WEN_B = ap_const_lv2_3;
    end else begin
        frame_WEN_B = ap_const_lv2_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_126 or ap_reg_ppstg_tmp_1_reg_824_pp0_it11 or ap_sig_ioackin_outStream_TREADY or ap_reg_ppiten_pp0_it11 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it12) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_126) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        grp_fu_241_ce = ap_const_logic_1;
    end else begin
        grp_fu_241_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_reg_ppiten_pp0_it6 or ap_reg_ppiten_pp0_it8 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or tmp_13_reg_958 or tmp_17_reg_988) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) begin
        grp_fu_241_p0 = tmp_17_reg_988;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1))) begin
        grp_fu_241_p0 = tmp_13_reg_958;
    end else begin
        grp_fu_241_p0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_reg_ppiten_pp0_it6 or ap_reg_ppiten_pp0_it8 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or tmp_16_reg_968 or ap_reg_ppstg_tmp_20_reg_973_pp0_it7) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) begin
        grp_fu_241_p1 = ap_reg_ppstg_tmp_20_reg_973_pp0_it7;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1))) begin
        grp_fu_241_p1 = tmp_16_reg_968;
    end else begin
        grp_fu_241_p1 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_126 or ap_reg_ppstg_tmp_1_reg_824_pp0_it11 or ap_sig_ioackin_outStream_TREADY or ap_reg_ppiten_pp0_it11 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it12) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_126) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        grp_fu_245_ce = ap_const_logic_1;
    end else begin
        grp_fu_245_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_reg_ppiten_pp0_it6 or ap_reg_ppiten_pp0_it8 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or tmp_28_reg_963 or tmp_32_reg_993) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) begin
        grp_fu_245_p0 = tmp_32_reg_993;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1))) begin
        grp_fu_245_p0 = tmp_28_reg_963;
    end else begin
        grp_fu_245_p0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_reg_ppiten_pp0_it6 or ap_reg_ppiten_pp0_it8 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or tmp_31_reg_978 or ap_reg_ppstg_tmp_35_reg_983_pp0_it8) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) begin
        grp_fu_245_p1 = ap_reg_ppstg_tmp_35_reg_983_pp0_it8;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1))) begin
        grp_fu_245_p1 = tmp_31_reg_978;
    end else begin
        grp_fu_245_p1 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_126 or ap_reg_ppstg_tmp_1_reg_824_pp0_it11 or ap_sig_ioackin_outStream_TREADY or ap_reg_ppiten_pp0_it11 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it12) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_126) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        grp_fu_249_ce = ap_const_logic_1;
    end else begin
        grp_fu_249_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it4 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or tmp_12_reg_928 or tmp_15_reg_938) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1))) begin
        grp_fu_249_p0 = tmp_15_reg_938;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) begin
        grp_fu_249_p0 = tmp_12_reg_928;
    end else begin
        grp_fu_249_p0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it4 or ap_sig_cseq_ST_pp0_stg0_fsm_1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1))) begin
        grp_fu_249_p1 = ap_const_lv32_3E4CCCCD;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) begin
        grp_fu_249_p1 = ap_const_lv32_3DCCCCCD;
    end else begin
        grp_fu_249_p1 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_126 or ap_reg_ppstg_tmp_1_reg_824_pp0_it11 or ap_sig_ioackin_outStream_TREADY or ap_reg_ppiten_pp0_it11 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it12) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_126) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        grp_fu_254_ce = ap_const_logic_1;
    end else begin
        grp_fu_254_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it4 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or tmp_27_reg_933 or tmp_19_reg_943) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1))) begin
        grp_fu_254_p0 = tmp_19_reg_943;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) begin
        grp_fu_254_p0 = tmp_27_reg_933;
    end else begin
        grp_fu_254_p0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it4 or ap_sig_cseq_ST_pp0_stg0_fsm_1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1))) begin
        grp_fu_254_p1 = ap_const_lv32_3F333333;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) begin
        grp_fu_254_p1 = ap_const_lv32_3DCCCCCD;
    end else begin
        grp_fu_254_p1 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_126 or ap_reg_ppstg_tmp_1_reg_824_pp0_it11 or ap_sig_ioackin_outStream_TREADY or ap_reg_ppiten_pp0_it11 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it12) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_126) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        grp_fu_261_ce = ap_const_logic_1;
    end else begin
        grp_fu_261_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_reg_ppiten_pp0_it4 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or tmp_30_reg_948 or tmp_34_reg_953) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2)) begin
            grp_fu_261_p0 = tmp_34_reg_953;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)) begin
            grp_fu_261_p0 = tmp_30_reg_948;
        end else begin
            grp_fu_261_p0 = 'bx;
        end
    end else begin
        grp_fu_261_p0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_reg_ppiten_pp0_it4 or ap_sig_cseq_ST_pp0_stg0_fsm_1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2)) begin
            grp_fu_261_p1 = ap_const_lv32_3F333333;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)) begin
            grp_fu_261_p1 = ap_const_lv32_3E4CCCCD;
        end else begin
            grp_fu_261_p1 = 'bx;
        end
    end else begin
        grp_fu_261_p1 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_126 or ap_reg_ppstg_tmp_1_reg_824_pp0_it11 or ap_sig_ioackin_outStream_TREADY or ap_reg_ppiten_pp0_it11 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it12) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_126) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        grp_fu_267_ce = ap_const_logic_1;
    end else begin
        grp_fu_267_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or tmp_11_fu_378_p1 or tmp_14_fu_419_p1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1))) begin
        grp_fu_267_p0 = tmp_14_fu_419_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        grp_fu_267_p0 = tmp_11_fu_378_p1;
    end else begin
        grp_fu_267_p0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_126 or ap_reg_ppstg_tmp_1_reg_824_pp0_it11 or ap_sig_ioackin_outStream_TREADY or ap_reg_ppiten_pp0_it11 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it12) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_126) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        grp_fu_270_ce = ap_const_logic_1;
    end else begin
        grp_fu_270_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or tmp_26_fu_406_p1 or tmp_18_fu_423_p1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1))) begin
        grp_fu_270_p0 = tmp_18_fu_423_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        grp_fu_270_p0 = tmp_26_fu_406_p1;
    end else begin
        grp_fu_270_p0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_126 or ap_reg_ppstg_tmp_1_reg_824_pp0_it11 or ap_sig_ioackin_outStream_TREADY or ap_reg_ppiten_pp0_it11 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it12) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_126) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        grp_fu_273_ce = ap_const_logic_1;
    end else begin
        grp_fu_273_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or tmp_29_fu_427_p1 or tmp_33_fu_431_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2)) begin
            grp_fu_273_p0 = tmp_33_fu_431_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)) begin
            grp_fu_273_p0 = tmp_29_fu_427_p1;
        end else begin
            grp_fu_273_p0 = 'bx;
        end
    end else begin
        grp_fu_273_p0 = 'bx;
    end
end

always @ (i1_reg_218 or tmp_1_reg_824 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or i_2_reg_838) begin
    if ((~(tmp_1_reg_824 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1))) begin
        i1_phi_fu_222_p4 = i_2_reg_838;
    end else begin
        i1_phi_fu_222_p4 = i1_reg_218;
    end
end

always @ (i_reg_229 or tmp_s_reg_1043 or ap_sig_cseq_ST_pp1_stg0_fsm_3 or ap_reg_ppiten_pp1_it1 or i_1_reg_1077) begin
    if ((~(ap_const_lv1_0 == tmp_s_reg_1043) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) begin
        i_phi_fu_233_p4 = i_1_reg_1077;
    end else begin
        i_phi_fu_233_p4 = i_reg_229;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_reg_ppiten_pp0_it0 or tmp_1_reg_824 or ap_sig_bdd_126 or ap_reg_ppstg_tmp_1_reg_824_pp0_it11 or ap_sig_ioackin_outStream_TREADY or ap_reg_ppiten_pp0_it11 or ap_sig_cseq_ST_pp1_stg1_fsm_4 or ap_reg_ppiten_pp1_it0 or tmp_s_reg_1043 or ap_sig_bdd_187) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_1_reg_824 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_126) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_s_reg_1043) & ~((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_sig_bdd_187 | ((ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & ~(ap_const_lv1_0 == tmp_s_reg_1043))))))) begin
        inStream_TREADY = ap_const_logic_1;
    end else begin
        inStream_TREADY = ap_const_logic_0;
    end
end

always @ (reg_318 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_126 or ap_reg_ppstg_tmp_1_reg_824_pp0_it11 or ap_reg_ppiten_pp0_it11 or ap_sig_cseq_ST_pp1_stg1_fsm_4 or ap_reg_ppiten_pp1_it0 or tmp_s_reg_1043 or ap_sig_bdd_187 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it12 or ap_sig_cseq_ST_pp1_stg0_fsm_3 or ap_reg_ppiten_pp1_it1 or tmp_data_V_4_fu_708_p3 or tmp_data_V_2_fu_750_p3 or tmp_data_V_fu_765_p1) begin
    if ((~(ap_const_lv1_0 == tmp_s_reg_1043) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) begin
        outStream_TDATA = reg_318;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_s_reg_1043) & ~((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ap_sig_bdd_187))) begin
        outStream_TDATA = tmp_data_V_fu_765_p1;
    end else if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) begin
        outStream_TDATA = tmp_data_V_2_fu_750_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_126))) begin
        outStream_TDATA = tmp_data_V_4_fu_708_p3;
    end else begin
        outStream_TDATA = 'bx;
    end
end

always @ (inStream_TDEST or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_126 or ap_reg_ppstg_tmp_1_reg_824_pp0_it11 or ap_reg_ppiten_pp0_it11 or ap_sig_cseq_ST_pp1_stg1_fsm_4 or ap_reg_ppiten_pp1_it0 or tmp_s_reg_1043 or ap_sig_bdd_187 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it12 or ap_reg_ppstg_tmp_dest_V_1_reg_858_pp0_it10 or ap_reg_ppstg_tmp_dest_V_1_reg_858_pp0_it11 or ap_sig_cseq_ST_pp1_stg0_fsm_3 or ap_reg_ppiten_pp1_it1 or tmp_dest_V_reg_1062) begin
    if ((~(ap_const_lv1_0 == tmp_s_reg_1043) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) begin
        outStream_TDEST = tmp_dest_V_reg_1062;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_s_reg_1043) & ~((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ap_sig_bdd_187))) begin
        outStream_TDEST = inStream_TDEST;
    end else if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) begin
        outStream_TDEST = ap_reg_ppstg_tmp_dest_V_1_reg_858_pp0_it11;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_126))) begin
        outStream_TDEST = ap_reg_ppstg_tmp_dest_V_1_reg_858_pp0_it10;
    end else begin
        outStream_TDEST = 'bx;
    end
end

always @ (inStream_TID or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_126 or ap_reg_ppstg_tmp_1_reg_824_pp0_it11 or ap_reg_ppiten_pp0_it11 or ap_sig_cseq_ST_pp1_stg1_fsm_4 or ap_reg_ppiten_pp1_it0 or tmp_s_reg_1043 or ap_sig_bdd_187 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it12 or ap_reg_ppstg_tmp_id_V_1_reg_853_pp0_it10 or ap_reg_ppstg_tmp_id_V_1_reg_853_pp0_it11 or ap_sig_cseq_ST_pp1_stg0_fsm_3 or ap_reg_ppiten_pp1_it1 or tmp_id_V_reg_1057) begin
    if ((~(ap_const_lv1_0 == tmp_s_reg_1043) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) begin
        outStream_TID = tmp_id_V_reg_1057;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_s_reg_1043) & ~((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ap_sig_bdd_187))) begin
        outStream_TID = inStream_TID;
    end else if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) begin
        outStream_TID = ap_reg_ppstg_tmp_id_V_1_reg_853_pp0_it11;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_126))) begin
        outStream_TID = ap_reg_ppstg_tmp_id_V_1_reg_853_pp0_it10;
    end else begin
        outStream_TID = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_126 or ap_reg_ppstg_tmp_1_reg_824_pp0_it11 or ap_reg_ppiten_pp0_it11 or ap_sig_cseq_ST_pp1_stg1_fsm_4 or ap_reg_ppiten_pp1_it0 or tmp_s_reg_1043 or ap_sig_bdd_187 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it12 or ap_reg_ppstg_tmp_keep_V_3_reg_898_pp0_it10 or ap_reg_ppstg_tmp_keep_V_3_reg_898_pp0_it11 or ap_sig_cseq_ST_pp1_stg0_fsm_3 or ap_reg_ppiten_pp1_it1 or tmp_keep_V_1_fu_804_p1 or tmp_keep_V_1_reg_1067) begin
    if ((~(ap_const_lv1_0 == tmp_s_reg_1043) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) begin
        outStream_TKEEP = tmp_keep_V_1_reg_1067;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_s_reg_1043) & ~((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ap_sig_bdd_187))) begin
        outStream_TKEEP = tmp_keep_V_1_fu_804_p1;
    end else if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) begin
        outStream_TKEEP = ap_reg_ppstg_tmp_keep_V_3_reg_898_pp0_it11;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_126))) begin
        outStream_TKEEP = ap_reg_ppstg_tmp_keep_V_3_reg_898_pp0_it10;
    end else begin
        outStream_TKEEP = 'bx;
    end
end

always @ (inStream_TLAST or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_126 or ap_reg_ppstg_tmp_1_reg_824_pp0_it11 or ap_reg_ppiten_pp0_it11 or ap_sig_cseq_ST_pp1_stg1_fsm_4 or ap_reg_ppiten_pp1_it0 or tmp_s_reg_1043 or ap_sig_bdd_187 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it12 or ap_reg_ppstg_tmp_last_V_1_reg_848_pp0_it10 or ap_reg_ppstg_tmp_last_V_1_reg_848_pp0_it11 or ap_sig_cseq_ST_pp1_stg0_fsm_3 or ap_reg_ppiten_pp1_it1 or tmp_last_V_reg_1052) begin
    if ((~(ap_const_lv1_0 == tmp_s_reg_1043) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) begin
        outStream_TLAST = tmp_last_V_reg_1052;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_s_reg_1043) & ~((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ap_sig_bdd_187))) begin
        outStream_TLAST = inStream_TLAST;
    end else if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) begin
        outStream_TLAST = ap_reg_ppstg_tmp_last_V_1_reg_848_pp0_it11;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_126))) begin
        outStream_TLAST = ap_reg_ppstg_tmp_last_V_1_reg_848_pp0_it10;
    end else begin
        outStream_TLAST = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_126 or ap_reg_ppstg_tmp_1_reg_824_pp0_it11 or ap_reg_ppiten_pp0_it11 or ap_sig_cseq_ST_pp1_stg1_fsm_4 or ap_reg_ppiten_pp1_it0 or tmp_s_reg_1043 or ap_sig_bdd_187 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it12 or ap_reg_ppstg_tmp_strb_V_3_reg_903_pp0_it10 or ap_reg_ppstg_tmp_strb_V_3_reg_903_pp0_it11 or ap_sig_cseq_ST_pp1_stg0_fsm_3 or ap_reg_ppiten_pp1_it1 or tmp_strb_V_1_fu_809_p1 or tmp_strb_V_1_reg_1072) begin
    if ((~(ap_const_lv1_0 == tmp_s_reg_1043) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) begin
        outStream_TSTRB = tmp_strb_V_1_reg_1072;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_s_reg_1043) & ~((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ap_sig_bdd_187))) begin
        outStream_TSTRB = tmp_strb_V_1_fu_809_p1;
    end else if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) begin
        outStream_TSTRB = ap_reg_ppstg_tmp_strb_V_3_reg_903_pp0_it11;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_126))) begin
        outStream_TSTRB = ap_reg_ppstg_tmp_strb_V_3_reg_903_pp0_it10;
    end else begin
        outStream_TSTRB = 'bx;
    end
end

always @ (inStream_TUSER or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_126 or ap_reg_ppstg_tmp_1_reg_824_pp0_it11 or ap_reg_ppiten_pp0_it11 or ap_sig_cseq_ST_pp1_stg1_fsm_4 or ap_reg_ppiten_pp1_it0 or tmp_s_reg_1043 or ap_sig_bdd_187 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it12 or ap_reg_ppstg_tmp_user_V_1_reg_843_pp0_it10 or ap_reg_ppstg_tmp_user_V_1_reg_843_pp0_it11 or ap_sig_cseq_ST_pp1_stg0_fsm_3 or ap_reg_ppiten_pp1_it1 or tmp_user_V_reg_1047) begin
    if ((~(ap_const_lv1_0 == tmp_s_reg_1043) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) begin
        outStream_TUSER = tmp_user_V_reg_1047;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_s_reg_1043) & ~((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ap_sig_bdd_187))) begin
        outStream_TUSER = inStream_TUSER;
    end else if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) begin
        outStream_TUSER = ap_reg_ppstg_tmp_user_V_1_reg_843_pp0_it11;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_126))) begin
        outStream_TUSER = ap_reg_ppstg_tmp_user_V_1_reg_843_pp0_it10;
    end else begin
        outStream_TUSER = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_126 or ap_reg_ppstg_tmp_1_reg_824_pp0_it11 or ap_reg_ppiten_pp0_it11 or ap_sig_cseq_ST_pp1_stg1_fsm_4 or ap_reg_ppiten_pp1_it0 or tmp_s_reg_1043 or ap_sig_bdd_187 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it12 or ap_sig_cseq_ST_pp1_stg0_fsm_3 or ap_reg_ppiten_pp1_it1 or ap_reg_ioackin_outStream_TREADY) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_126) & (ap_const_logic_0 == ap_reg_ioackin_outStream_TREADY)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12) & (ap_const_logic_0 == ap_reg_ioackin_outStream_TREADY)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_s_reg_1043) & ~((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ap_sig_bdd_187) & (ap_const_logic_0 == ap_reg_ioackin_outStream_TREADY)) | (~(ap_const_lv1_0 == tmp_s_reg_1043) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_0 == ap_reg_ioackin_outStream_TREADY)))) begin
        outStream_TVALID = ap_const_logic_1;
    end else begin
        outStream_TVALID = ap_const_logic_0;
    end
end
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_126 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_1_reg_824_pp0_it11 or ap_sig_ioackin_outStream_TREADY or ap_reg_ppiten_pp0_it11 or ap_reg_ppiten_pp1_it0 or tmp_s_reg_1043 or ap_sig_bdd_187 or init_read_read_fu_130_p2 or tmp_1_fu_323_p2 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it12 or tmp_s_fu_759_p2 or ap_reg_ppiten_pp1_it1) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if ((~(ap_start == ap_const_logic_0) & ~(ap_const_lv1_0 == init_read_read_fu_130_p2))) begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_3;
            end else if ((~(ap_start == ap_const_logic_0) & (ap_const_lv1_0 == init_read_read_fu_130_p2))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_pp0_stg0_fsm_1 : 
        begin
            if ((~(~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12)) & ~((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12) & ~(~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it11)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12)) & (ap_const_lv1_0 == tmp_1_fu_323_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_pp0_stg1_fsm_2;
            end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12) & ~(~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it11)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12)) & (ap_const_lv1_0 == tmp_1_fu_323_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_st30_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end
        end
        ap_ST_pp0_stg1_fsm_2 : 
        begin
            if (~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_126) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_824_pp0_it11) & (ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg1_fsm_2;
            end
        end
        ap_ST_pp1_stg0_fsm_3 : 
        begin
            if ((~((ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & ~(ap_const_lv1_0 == tmp_s_reg_1043) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & ~(ap_const_lv1_0 == tmp_s_reg_1043) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & (ap_const_lv1_0 == tmp_s_fu_759_p2)))) begin
                ap_NS_fsm = ap_ST_pp1_stg1_fsm_4;
            end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & ~(ap_const_lv1_0 == tmp_s_reg_1043) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & (ap_const_lv1_0 == tmp_s_fu_759_p2))) begin
                ap_NS_fsm = ap_ST_st30_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_3;
            end
        end
        ap_ST_pp1_stg1_fsm_4 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_sig_bdd_187 | ((ap_const_logic_0 == ap_sig_ioackin_outStream_TREADY) & ~(ap_const_lv1_0 == tmp_s_reg_1043))))) begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_pp1_stg1_fsm_4;
            end
        end
        ap_ST_st30_fsm_5 : 
        begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


assign abs_i1_fu_737_p3 = ((abscond_i1_fu_732_p2[0:0] === 1'b1) ? x_assign_1_reg_1036 : neg_i1_fu_727_p2);

assign abs_i_fu_694_p3 = ((abscond_i_fu_688_p2[0:0] === 1'b1) ? x_assign_fu_676_p2 : neg_i_fu_682_p2);

assign abscond_i1_fu_732_p2 = ($signed(x_assign_1_reg_1036) > $signed(9'b000000000)? 1'b1: 1'b0);

assign abscond_i_fu_688_p2 = ($signed(x_assign_fu_676_p2) > $signed(9'b000000000)? 1'b1: 1'b0);

assign ap_return = ap_const_lv32_0;


always @ (ap_rst_n) begin
    ap_rst_n_inv = ~ap_rst_n;
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1035 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_115 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end


always @ (inStream_TVALID or tmp_1_reg_824) begin
    ap_sig_bdd_126 = ((inStream_TVALID == ap_const_logic_0) & ~(tmp_1_reg_824 == ap_const_lv1_0));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_178 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end


always @ (inStream_TVALID or tmp_s_reg_1043) begin
    ap_sig_bdd_187 = ((inStream_TVALID == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_s_reg_1043));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_206 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_24 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_496 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end

assign backsub_CRTL_BUS_s_axi_U_ap_dummy_ce = ap_const_logic_1;

assign frame_Addr_A = frame_Addr_A_orig << ap_const_lv32_1;

assign frame_Addr_B = frame_Addr_B_orig << ap_const_lv32_1;

assign frame_Clk_A = ap_clk;

assign frame_Clk_B = ap_clk;

assign frame_Rst_A = ap_rst_n_inv;

assign frame_Rst_B = ap_rst_n_inv;

assign grp_fu_308_p4 = {{inStream_TDATA[ap_const_lv32_17 : ap_const_lv32_10]}};

assign i_1_fu_814_p2 = (ap_const_lv17_2 + i_reg_229);

assign i_2_fu_345_p2 = (ap_const_lv17_2 + i1_phi_fu_222_p4);

assign init_read_read_fu_130_p2 = init;

assign isNeg_1_fu_579_p3 = sh_assign_2_fu_573_p2[ap_const_lv32_8];

assign isNeg_fu_491_p3 = sh_assign_fu_485_p2[ap_const_lv32_8];

assign loc_V_1_fu_449_p1 = p_Val2_s_fu_435_p1[22:0];

assign loc_V_3_fu_467_p1 = p_Val2_4_fu_453_p1[22:0];

assign neg_i1_fu_727_p2 = (ap_const_lv9_0 - x_assign_1_reg_1036);

assign neg_i_fu_682_p2 = (ap_const_lv9_0 - x_assign_fu_676_p2);

assign p_Result_4_fu_611_p3 = {{ap_const_lv1_1}, {loc_V_3_reg_1015}};

assign p_Result_s_fu_471_p3 = {{ap_const_lv1_1}, {loc_V_1_reg_1004}};

assign p_Val2_4_fu_453_p1 = grp_fu_245_p2;

assign p_Val2_s_fu_435_p1 = grp_fu_241_p2;

assign pix_11_fu_351_p1 = inStream_TDATA[7:0];

assign pix_12_fu_355_p1 = frame_Dout_A[7:0];

assign pix_22_fu_383_p1 = frame_Dout_B[7:0];

assign result_V_1_fu_666_p3 = ((isNeg_1_reg_1025[0:0] === 1'b1) ? tmp_36_fu_652_p1 : tmp_37_fu_656_p4);

assign result_V_fu_562_p3 = ((isNeg_fu_491_p3[0:0] === 1'b1) ? tmp_21_fu_548_p1 : tmp_22_fu_552_p4);

assign sh_assign_1_cast_cast_fu_520_p1 = $signed(sh_assign_1_fu_508_p3);

assign sh_assign_1_cast_fu_516_p1 = $signed(sh_assign_1_fu_508_p3);

assign sh_assign_1_fu_508_p3 = ((isNeg_fu_491_p3[0:0] === 1'b1) ? tmp_i_i_cast_fu_504_p1 : sh_assign_fu_485_p2);

assign sh_assign_2_fu_573_p2 = ($signed(ap_const_lv9_181) + $signed(tmp_i_i_i1_cast1_fu_570_p1));

assign sh_assign_3_cast_cast_fu_625_p1 = $signed(sh_assign_3_reg_1030);

assign sh_assign_3_cast_fu_622_p1 = $signed(sh_assign_3_reg_1030);

assign sh_assign_3_fu_596_p3 = ((isNeg_1_fu_579_p3[0:0] === 1'b1) ? tmp_i_i1_cast_fu_592_p1 : sh_assign_2_fu_573_p2);

assign sh_assign_fu_485_p2 = ($signed(ap_const_lv9_181) + $signed(tmp_i_i_i_cast2_fu_482_p1));

assign tmp_10_fu_369_p3 = {{pix_12_fu_355_p1}, {pix_11_fu_351_p1}};

assign tmp_11_fu_378_p1 = pix_11_fu_351_p1;

assign tmp_12_cast_fu_604_p1 = ap_reg_ppstg_pix_11_reg_863_pp0_it10;

assign tmp_14_fu_419_p1 = pix_12_reg_868;

assign tmp_18_fu_423_p1 = pix_13_reg_873;

assign tmp_1_fu_323_p2 = (i1_phi_fu_222_p4 < ap_const_lv17_12C00? 1'b1: 1'b0);

assign tmp_1_i_i1_fu_628_p1 = $unsigned(sh_assign_3_cast_fu_622_p1);

assign tmp_1_i_i_fu_524_p1 = $unsigned(sh_assign_1_cast_fu_516_p1);

assign tmp_21_fu_548_p1 = tmp_45_fu_540_p3;

assign tmp_22_fu_552_p4 = {{tmp_4_i_i_fu_534_p2[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_23_fu_334_p2 = (i1_phi_fu_222_p4 | ap_const_lv17_1);

assign tmp_24_fu_340_p1 = tmp_23_fu_334_p2;

assign tmp_25_fu_397_p3 = {{pix_22_fu_383_p1}, {grp_fu_308_p4}};

assign tmp_26_fu_406_p1 = grp_fu_308_p4;

assign tmp_27_cast_fu_607_p1 = ap_reg_ppstg_reg_318_pp0_it10;

assign tmp_29_fu_427_p1 = pix_22_reg_883;

assign tmp_2_i_i1_fu_632_p2 = p_Result_4_fu_611_p3 >> sh_assign_3_cast_cast_fu_625_p1;

assign tmp_2_i_i_fu_528_p2 = p_Result_s_fu_471_p3 >> sh_assign_1_cast_cast_fu_520_p1;

assign tmp_33_fu_431_p1 = pix_23_reg_888;

assign tmp_36_fu_652_p1 = tmp_49_fu_644_p3;

assign tmp_37_fu_656_p4 = {{tmp_4_i_i1_fu_638_p2[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_38_cast_fu_673_p1 = result_V_reg_1020;

assign tmp_3_fu_770_p1 = i_reg_229;

assign tmp_41_cast_fu_717_p1 = result_V_1_fu_666_p3;

assign tmp_45_fu_540_p3 = tmp_2_i_i_fu_528_p2[ap_const_lv32_17];

assign tmp_49_fu_644_p3 = tmp_2_i_i1_fu_632_p2[ap_const_lv32_17];

assign tmp_4_fu_775_p2 = (i_reg_229 | ap_const_lv17_1);

assign tmp_4_i_i1_fu_638_p2 = tmp_8_i_i1_fu_618_p1 << tmp_1_i_i1_fu_628_p1;

assign tmp_4_i_i_fu_534_p2 = tmp_8_i_i_fu_478_p1 << tmp_1_i_i_fu_524_p1;

assign tmp_5_fu_781_p1 = tmp_4_fu_775_p2;

assign tmp_6_fu_786_p3 = {{tmp_data_V_fu_765_p1}, {tmp_data_V_fu_765_p1}};

assign tmp_7_fu_795_p3 = {{grp_fu_308_p4}, {grp_fu_308_p4}};

assign tmp_8_i_i1_fu_618_p1 = p_Result_4_fu_611_p3;

assign tmp_8_i_i_fu_478_p1 = p_Result_s_fu_471_p3;

assign tmp_9_fu_329_p1 = i1_phi_fu_222_p4;

assign tmp_data_V_2_fu_750_p3 = ((tmp_data_V_5_fu_744_p2[0:0] === 1'b1) ? ap_const_lv8_FF : ap_const_lv8_0);

assign tmp_data_V_3_fu_702_p2 = ($signed(abs_i_fu_694_p3) > $signed(9'b1110)? 1'b1: 1'b0);

assign tmp_data_V_4_fu_708_p3 = ((tmp_data_V_3_fu_702_p2[0:0] === 1'b1) ? ap_const_lv8_FF : ap_const_lv8_0);

assign tmp_data_V_5_fu_744_p2 = ($signed(abs_i1_fu_737_p3) > $signed(9'b1110)? 1'b1: 1'b0);

assign tmp_data_V_fu_765_p1 = inStream_TDATA[7:0];

assign tmp_i_i1_cast_fu_592_p1 = $signed(tmp_i_i1_fu_587_p2);

assign tmp_i_i1_fu_587_p2 = (ap_const_lv8_7F - loc_V_2_reg_1009);

assign tmp_i_i_cast_fu_504_p1 = $signed(tmp_i_i_fu_499_p2);

assign tmp_i_i_fu_499_p2 = (ap_const_lv8_7F - loc_V_reg_998);

assign tmp_i_i_i1_cast1_fu_570_p1 = loc_V_2_reg_1009;

assign tmp_i_i_i_cast2_fu_482_p1 = loc_V_reg_998;

assign tmp_keep_V_1_fu_804_p1 = inStream_TKEEP[0:0];

assign tmp_keep_V_3_fu_411_p1 = inStream_TKEEP[0:0];

assign tmp_s_fu_759_p2 = (i_phi_fu_233_p4 < ap_const_lv17_12C00? 1'b1: 1'b0);

assign tmp_strb_V_1_fu_809_p1 = inStream_TSTRB[0:0];

assign tmp_strb_V_3_fu_415_p1 = inStream_TSTRB[0:0];

assign x_assign_1_fu_721_p2 = (tmp_27_cast_fu_607_p1 - tmp_41_cast_fu_717_p1);

assign x_assign_fu_676_p2 = (tmp_12_cast_fu_604_p1 - tmp_38_cast_fu_673_p1);
always @ (posedge ap_clk) begin
    frame_addr_3_reg_833[0] <= 1'b1;
end



endmodule //backsub

