{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729158298049 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729158298049 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 17 15:14:57 2024 " "Processing started: Thu Oct 17 15:14:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729158298049 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158298049 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off t1b_cd_fd -c t1b_cd_fd " "Command: quartus_map --read_settings_files=on --write_settings_files=off t1b_cd_fd -c t1b_cd_fd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158298050 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729158298486 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729158298486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/t1b_cd_fd.v 1 1 " "Found 1 design units, including 1 entities, in source file code/t1b_cd_fd.v" { { "Info" "ISGN_ENTITY_NAME" "1 t1b_cd_fd " "Found entity 1: t1b_cd_fd" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729158310378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310377 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "t1b_cd_fd " "Elaborating entity \"t1b_cd_fd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1729158310414 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prev_filter t1b_cd_fd.v(44) " "Verilog HDL or VHDL warning at t1b_cd_fd.v(44): object \"prev_filter\" assigned a value but never read" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1729158310422 "|t1b_cd_fd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 t1b_cd_fd.v(58) " "Verilog HDL assignment warning at t1b_cd_fd.v(58): truncated value with size 32 to match size of target (9)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729158310424 "|t1b_cd_fd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 t1b_cd_fd.v(102) " "Verilog HDL assignment warning at t1b_cd_fd.v(102): truncated value with size 2 to match size of target (1)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729158310425 "|t1b_cd_fd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 t1b_cd_fd.v(107) " "Verilog HDL assignment warning at t1b_cd_fd.v(107): truncated value with size 32 to match size of target (16)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729158310426 "|t1b_cd_fd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "freq_counter t1b_cd_fd.v(106) " "Verilog HDL Always Construct warning at t1b_cd_fd.v(106): inferring latch(es) for variable \"freq_counter\", which holds its previous value in one or more paths through the always construct" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 106 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1729158310426 "|t1b_cd_fd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "freq_green t1b_cd_fd.v(121) " "Verilog HDL Always Construct warning at t1b_cd_fd.v(121): inferring latch(es) for variable \"freq_green\", which holds its previous value in one or more paths through the always construct" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1729158310427 "|t1b_cd_fd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "freq_red t1b_cd_fd.v(121) " "Verilog HDL Always Construct warning at t1b_cd_fd.v(121): inferring latch(es) for variable \"freq_red\", which holds its previous value in one or more paths through the always construct" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1729158310427 "|t1b_cd_fd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "freq_blue t1b_cd_fd.v(121) " "Verilog HDL Always Construct warning at t1b_cd_fd.v(121): inferring latch(es) for variable \"freq_blue\", which holds its previous value in one or more paths through the always construct" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1729158310427 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_blue\[0\] t1b_cd_fd.v(133) " "Inferred latch for \"freq_blue\[0\]\" at t1b_cd_fd.v(133)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310429 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_blue\[1\] t1b_cd_fd.v(133) " "Inferred latch for \"freq_blue\[1\]\" at t1b_cd_fd.v(133)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310429 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_blue\[2\] t1b_cd_fd.v(133) " "Inferred latch for \"freq_blue\[2\]\" at t1b_cd_fd.v(133)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310429 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_blue\[3\] t1b_cd_fd.v(133) " "Inferred latch for \"freq_blue\[3\]\" at t1b_cd_fd.v(133)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310429 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_blue\[4\] t1b_cd_fd.v(133) " "Inferred latch for \"freq_blue\[4\]\" at t1b_cd_fd.v(133)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310429 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_blue\[5\] t1b_cd_fd.v(133) " "Inferred latch for \"freq_blue\[5\]\" at t1b_cd_fd.v(133)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310429 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_blue\[6\] t1b_cd_fd.v(133) " "Inferred latch for \"freq_blue\[6\]\" at t1b_cd_fd.v(133)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310429 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_blue\[7\] t1b_cd_fd.v(133) " "Inferred latch for \"freq_blue\[7\]\" at t1b_cd_fd.v(133)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310429 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_blue\[8\] t1b_cd_fd.v(133) " "Inferred latch for \"freq_blue\[8\]\" at t1b_cd_fd.v(133)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310430 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_blue\[9\] t1b_cd_fd.v(133) " "Inferred latch for \"freq_blue\[9\]\" at t1b_cd_fd.v(133)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310430 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_blue\[10\] t1b_cd_fd.v(133) " "Inferred latch for \"freq_blue\[10\]\" at t1b_cd_fd.v(133)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310430 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_blue\[11\] t1b_cd_fd.v(133) " "Inferred latch for \"freq_blue\[11\]\" at t1b_cd_fd.v(133)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310430 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_blue\[12\] t1b_cd_fd.v(133) " "Inferred latch for \"freq_blue\[12\]\" at t1b_cd_fd.v(133)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310430 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_blue\[13\] t1b_cd_fd.v(133) " "Inferred latch for \"freq_blue\[13\]\" at t1b_cd_fd.v(133)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310430 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_blue\[14\] t1b_cd_fd.v(133) " "Inferred latch for \"freq_blue\[14\]\" at t1b_cd_fd.v(133)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310430 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_blue\[15\] t1b_cd_fd.v(133) " "Inferred latch for \"freq_blue\[15\]\" at t1b_cd_fd.v(133)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310430 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_green\[0\] t1b_cd_fd.v(133) " "Inferred latch for \"freq_green\[0\]\" at t1b_cd_fd.v(133)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310430 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_green\[1\] t1b_cd_fd.v(133) " "Inferred latch for \"freq_green\[1\]\" at t1b_cd_fd.v(133)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310430 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_green\[2\] t1b_cd_fd.v(133) " "Inferred latch for \"freq_green\[2\]\" at t1b_cd_fd.v(133)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310430 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_green\[3\] t1b_cd_fd.v(133) " "Inferred latch for \"freq_green\[3\]\" at t1b_cd_fd.v(133)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310430 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_green\[4\] t1b_cd_fd.v(133) " "Inferred latch for \"freq_green\[4\]\" at t1b_cd_fd.v(133)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310430 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_green\[5\] t1b_cd_fd.v(133) " "Inferred latch for \"freq_green\[5\]\" at t1b_cd_fd.v(133)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310431 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_green\[6\] t1b_cd_fd.v(133) " "Inferred latch for \"freq_green\[6\]\" at t1b_cd_fd.v(133)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310431 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_green\[7\] t1b_cd_fd.v(133) " "Inferred latch for \"freq_green\[7\]\" at t1b_cd_fd.v(133)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310431 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_green\[8\] t1b_cd_fd.v(133) " "Inferred latch for \"freq_green\[8\]\" at t1b_cd_fd.v(133)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310431 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_green\[9\] t1b_cd_fd.v(133) " "Inferred latch for \"freq_green\[9\]\" at t1b_cd_fd.v(133)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310431 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_green\[10\] t1b_cd_fd.v(133) " "Inferred latch for \"freq_green\[10\]\" at t1b_cd_fd.v(133)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310431 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_green\[11\] t1b_cd_fd.v(133) " "Inferred latch for \"freq_green\[11\]\" at t1b_cd_fd.v(133)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310431 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_green\[12\] t1b_cd_fd.v(133) " "Inferred latch for \"freq_green\[12\]\" at t1b_cd_fd.v(133)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310431 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_green\[13\] t1b_cd_fd.v(133) " "Inferred latch for \"freq_green\[13\]\" at t1b_cd_fd.v(133)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310431 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_green\[14\] t1b_cd_fd.v(133) " "Inferred latch for \"freq_green\[14\]\" at t1b_cd_fd.v(133)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310431 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_green\[15\] t1b_cd_fd.v(133) " "Inferred latch for \"freq_green\[15\]\" at t1b_cd_fd.v(133)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310431 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_red\[0\] t1b_cd_fd.v(133) " "Inferred latch for \"freq_red\[0\]\" at t1b_cd_fd.v(133)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310432 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_red\[1\] t1b_cd_fd.v(133) " "Inferred latch for \"freq_red\[1\]\" at t1b_cd_fd.v(133)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310432 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_red\[2\] t1b_cd_fd.v(133) " "Inferred latch for \"freq_red\[2\]\" at t1b_cd_fd.v(133)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310432 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_red\[3\] t1b_cd_fd.v(133) " "Inferred latch for \"freq_red\[3\]\" at t1b_cd_fd.v(133)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310432 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_red\[4\] t1b_cd_fd.v(133) " "Inferred latch for \"freq_red\[4\]\" at t1b_cd_fd.v(133)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310432 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_red\[5\] t1b_cd_fd.v(133) " "Inferred latch for \"freq_red\[5\]\" at t1b_cd_fd.v(133)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310432 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_red\[6\] t1b_cd_fd.v(133) " "Inferred latch for \"freq_red\[6\]\" at t1b_cd_fd.v(133)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310432 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_red\[7\] t1b_cd_fd.v(133) " "Inferred latch for \"freq_red\[7\]\" at t1b_cd_fd.v(133)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310432 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_red\[8\] t1b_cd_fd.v(133) " "Inferred latch for \"freq_red\[8\]\" at t1b_cd_fd.v(133)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310432 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_red\[9\] t1b_cd_fd.v(133) " "Inferred latch for \"freq_red\[9\]\" at t1b_cd_fd.v(133)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310432 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_red\[10\] t1b_cd_fd.v(133) " "Inferred latch for \"freq_red\[10\]\" at t1b_cd_fd.v(133)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310432 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_red\[11\] t1b_cd_fd.v(133) " "Inferred latch for \"freq_red\[11\]\" at t1b_cd_fd.v(133)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310433 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_red\[12\] t1b_cd_fd.v(133) " "Inferred latch for \"freq_red\[12\]\" at t1b_cd_fd.v(133)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310433 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_red\[13\] t1b_cd_fd.v(133) " "Inferred latch for \"freq_red\[13\]\" at t1b_cd_fd.v(133)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310433 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_red\[14\] t1b_cd_fd.v(133) " "Inferred latch for \"freq_red\[14\]\" at t1b_cd_fd.v(133)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310433 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_red\[15\] t1b_cd_fd.v(133) " "Inferred latch for \"freq_red\[15\]\" at t1b_cd_fd.v(133)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310433 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_counter\[0\] t1b_cd_fd.v(112) " "Inferred latch for \"freq_counter\[0\]\" at t1b_cd_fd.v(112)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310433 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_counter\[1\] t1b_cd_fd.v(112) " "Inferred latch for \"freq_counter\[1\]\" at t1b_cd_fd.v(112)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310433 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_counter\[2\] t1b_cd_fd.v(112) " "Inferred latch for \"freq_counter\[2\]\" at t1b_cd_fd.v(112)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310433 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_counter\[3\] t1b_cd_fd.v(112) " "Inferred latch for \"freq_counter\[3\]\" at t1b_cd_fd.v(112)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310433 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_counter\[4\] t1b_cd_fd.v(112) " "Inferred latch for \"freq_counter\[4\]\" at t1b_cd_fd.v(112)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310433 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_counter\[5\] t1b_cd_fd.v(112) " "Inferred latch for \"freq_counter\[5\]\" at t1b_cd_fd.v(112)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310433 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_counter\[6\] t1b_cd_fd.v(112) " "Inferred latch for \"freq_counter\[6\]\" at t1b_cd_fd.v(112)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310434 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_counter\[7\] t1b_cd_fd.v(112) " "Inferred latch for \"freq_counter\[7\]\" at t1b_cd_fd.v(112)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310434 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_counter\[8\] t1b_cd_fd.v(112) " "Inferred latch for \"freq_counter\[8\]\" at t1b_cd_fd.v(112)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310434 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_counter\[9\] t1b_cd_fd.v(112) " "Inferred latch for \"freq_counter\[9\]\" at t1b_cd_fd.v(112)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310434 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_counter\[10\] t1b_cd_fd.v(112) " "Inferred latch for \"freq_counter\[10\]\" at t1b_cd_fd.v(112)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310434 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_counter\[11\] t1b_cd_fd.v(112) " "Inferred latch for \"freq_counter\[11\]\" at t1b_cd_fd.v(112)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310434 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_counter\[12\] t1b_cd_fd.v(112) " "Inferred latch for \"freq_counter\[12\]\" at t1b_cd_fd.v(112)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310434 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_counter\[13\] t1b_cd_fd.v(112) " "Inferred latch for \"freq_counter\[13\]\" at t1b_cd_fd.v(112)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310434 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_counter\[14\] t1b_cd_fd.v(112) " "Inferred latch for \"freq_counter\[14\]\" at t1b_cd_fd.v(112)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310434 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_counter\[15\] t1b_cd_fd.v(112) " "Inferred latch for \"freq_counter\[15\]\" at t1b_cd_fd.v(112)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158310434 "|t1b_cd_fd"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_green\[15\] " "Latch freq_green\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR filter\[1\]~reg0 " "Ports ENA and CLR on the latch are fed by the same signal filter\[1\]~reg0" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729158310887 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729158310887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_red\[15\] " "Latch freq_red\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR filter\[1\]~reg0 " "Ports ENA and CLR on the latch are fed by the same signal filter\[1\]~reg0" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729158310887 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729158310887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_green\[14\] " "Latch freq_green\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR filter\[1\]~reg0 " "Ports ENA and CLR on the latch are fed by the same signal filter\[1\]~reg0" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729158310887 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729158310887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_red\[14\] " "Latch freq_red\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR filter\[1\]~reg0 " "Ports ENA and CLR on the latch are fed by the same signal filter\[1\]~reg0" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729158310887 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729158310887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_green\[13\] " "Latch freq_green\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR filter\[1\]~reg0 " "Ports ENA and CLR on the latch are fed by the same signal filter\[1\]~reg0" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729158310887 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729158310887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_red\[13\] " "Latch freq_red\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR filter\[1\]~reg0 " "Ports ENA and CLR on the latch are fed by the same signal filter\[1\]~reg0" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729158310887 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729158310887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_green\[12\] " "Latch freq_green\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR filter\[1\]~reg0 " "Ports ENA and CLR on the latch are fed by the same signal filter\[1\]~reg0" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729158310887 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729158310887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_red\[12\] " "Latch freq_red\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR filter\[1\]~reg0 " "Ports ENA and CLR on the latch are fed by the same signal filter\[1\]~reg0" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729158310888 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729158310888 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_green\[11\] " "Latch freq_green\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR filter\[1\]~reg0 " "Ports ENA and CLR on the latch are fed by the same signal filter\[1\]~reg0" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729158310888 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729158310888 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_red\[11\] " "Latch freq_red\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR filter\[1\]~reg0 " "Ports ENA and CLR on the latch are fed by the same signal filter\[1\]~reg0" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729158310888 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729158310888 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_green\[10\] " "Latch freq_green\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR filter\[1\]~reg0 " "Ports ENA and CLR on the latch are fed by the same signal filter\[1\]~reg0" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729158310888 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729158310888 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_red\[10\] " "Latch freq_red\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR filter\[1\]~reg0 " "Ports ENA and CLR on the latch are fed by the same signal filter\[1\]~reg0" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729158310888 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729158310888 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_green\[9\] " "Latch freq_green\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR filter\[1\]~reg0 " "Ports ENA and CLR on the latch are fed by the same signal filter\[1\]~reg0" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729158310888 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729158310888 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_red\[9\] " "Latch freq_red\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR filter\[1\]~reg0 " "Ports ENA and CLR on the latch are fed by the same signal filter\[1\]~reg0" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729158310888 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729158310888 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_green\[8\] " "Latch freq_green\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR filter\[1\]~reg0 " "Ports ENA and CLR on the latch are fed by the same signal filter\[1\]~reg0" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729158310888 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729158310888 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_red\[8\] " "Latch freq_red\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR filter\[1\]~reg0 " "Ports ENA and CLR on the latch are fed by the same signal filter\[1\]~reg0" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729158310888 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729158310888 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_green\[7\] " "Latch freq_green\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR filter\[1\]~reg0 " "Ports ENA and CLR on the latch are fed by the same signal filter\[1\]~reg0" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729158310888 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729158310888 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_red\[7\] " "Latch freq_red\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR filter\[1\]~reg0 " "Ports ENA and CLR on the latch are fed by the same signal filter\[1\]~reg0" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729158310888 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729158310888 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_green\[6\] " "Latch freq_green\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR filter\[1\]~reg0 " "Ports ENA and CLR on the latch are fed by the same signal filter\[1\]~reg0" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729158310888 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729158310888 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_red\[6\] " "Latch freq_red\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR filter\[1\]~reg0 " "Ports ENA and CLR on the latch are fed by the same signal filter\[1\]~reg0" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729158310889 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729158310889 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_green\[5\] " "Latch freq_green\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR filter\[1\]~reg0 " "Ports ENA and CLR on the latch are fed by the same signal filter\[1\]~reg0" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729158310889 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729158310889 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_red\[5\] " "Latch freq_red\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR filter\[1\]~reg0 " "Ports ENA and CLR on the latch are fed by the same signal filter\[1\]~reg0" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729158310889 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729158310889 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_green\[4\] " "Latch freq_green\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR filter\[1\]~reg0 " "Ports ENA and CLR on the latch are fed by the same signal filter\[1\]~reg0" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729158310889 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729158310889 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_red\[4\] " "Latch freq_red\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR filter\[1\]~reg0 " "Ports ENA and CLR on the latch are fed by the same signal filter\[1\]~reg0" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729158310889 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729158310889 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_green\[3\] " "Latch freq_green\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR filter\[1\]~reg0 " "Ports ENA and CLR on the latch are fed by the same signal filter\[1\]~reg0" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729158310889 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729158310889 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_red\[3\] " "Latch freq_red\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR filter\[1\]~reg0 " "Ports ENA and CLR on the latch are fed by the same signal filter\[1\]~reg0" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729158310889 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729158310889 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_green\[2\] " "Latch freq_green\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR filter\[1\]~reg0 " "Ports ENA and CLR on the latch are fed by the same signal filter\[1\]~reg0" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729158310889 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729158310889 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_red\[2\] " "Latch freq_red\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR filter\[1\]~reg0 " "Ports ENA and CLR on the latch are fed by the same signal filter\[1\]~reg0" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729158310889 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729158310889 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_green\[1\] " "Latch freq_green\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR filter\[1\]~reg0 " "Ports ENA and CLR on the latch are fed by the same signal filter\[1\]~reg0" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729158310889 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729158310889 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_red\[1\] " "Latch freq_red\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR filter\[1\]~reg0 " "Ports ENA and CLR on the latch are fed by the same signal filter\[1\]~reg0" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729158310890 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729158310890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_green\[0\] " "Latch freq_green\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR filter\[1\]~reg0 " "Ports ENA and CLR on the latch are fed by the same signal filter\[1\]~reg0" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729158310890 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729158310890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_red\[0\] " "Latch freq_red\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR filter\[1\]~reg0 " "Ports ENA and CLR on the latch are fed by the same signal filter\[1\]~reg0" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729158310890 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729158310890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_blue\[15\] " "Latch freq_blue\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR filter\[1\]~reg0 " "Ports ENA and CLR on the latch are fed by the same signal filter\[1\]~reg0" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729158310890 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729158310890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_blue\[14\] " "Latch freq_blue\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR filter\[1\]~reg0 " "Ports ENA and CLR on the latch are fed by the same signal filter\[1\]~reg0" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729158310890 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729158310890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_blue\[13\] " "Latch freq_blue\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR filter\[1\]~reg0 " "Ports ENA and CLR on the latch are fed by the same signal filter\[1\]~reg0" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729158310890 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729158310890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_blue\[12\] " "Latch freq_blue\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR filter\[1\]~reg0 " "Ports ENA and CLR on the latch are fed by the same signal filter\[1\]~reg0" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729158310890 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729158310890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_blue\[11\] " "Latch freq_blue\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR filter\[1\]~reg0 " "Ports ENA and CLR on the latch are fed by the same signal filter\[1\]~reg0" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729158310890 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729158310890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_blue\[10\] " "Latch freq_blue\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR filter\[1\]~reg0 " "Ports ENA and CLR on the latch are fed by the same signal filter\[1\]~reg0" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729158310891 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729158310891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_blue\[9\] " "Latch freq_blue\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR filter\[1\]~reg0 " "Ports ENA and CLR on the latch are fed by the same signal filter\[1\]~reg0" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729158310891 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729158310891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_blue\[8\] " "Latch freq_blue\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR filter\[1\]~reg0 " "Ports ENA and CLR on the latch are fed by the same signal filter\[1\]~reg0" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729158310891 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729158310891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_blue\[7\] " "Latch freq_blue\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR filter\[1\]~reg0 " "Ports ENA and CLR on the latch are fed by the same signal filter\[1\]~reg0" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729158310891 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729158310891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_blue\[6\] " "Latch freq_blue\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR filter\[1\]~reg0 " "Ports ENA and CLR on the latch are fed by the same signal filter\[1\]~reg0" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729158310891 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729158310891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_blue\[5\] " "Latch freq_blue\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR filter\[1\]~reg0 " "Ports ENA and CLR on the latch are fed by the same signal filter\[1\]~reg0" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729158310891 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729158310891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_blue\[4\] " "Latch freq_blue\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR filter\[1\]~reg0 " "Ports ENA and CLR on the latch are fed by the same signal filter\[1\]~reg0" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729158310891 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729158310891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_blue\[3\] " "Latch freq_blue\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR filter\[1\]~reg0 " "Ports ENA and CLR on the latch are fed by the same signal filter\[1\]~reg0" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729158310891 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729158310891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_blue\[2\] " "Latch freq_blue\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR filter\[1\]~reg0 " "Ports ENA and CLR on the latch are fed by the same signal filter\[1\]~reg0" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729158310891 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729158310891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_blue\[1\] " "Latch freq_blue\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR filter\[1\]~reg0 " "Ports ENA and CLR on the latch are fed by the same signal filter\[1\]~reg0" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729158310891 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729158310891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_blue\[0\] " "Latch freq_blue\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR filter\[1\]~reg0 " "Ports ENA and CLR on the latch are fed by the same signal filter\[1\]~reg0" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729158310891 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/ECOMender/TASK 1/1B/t1b_cd_fd/code/t1b_cd_fd.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729158310891 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1729158310987 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1729158311574 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729158311574 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "218 " "Implemented 218 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1729158311635 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1729158311635 ""} { "Info" "ICUT_CUT_TM_LCELLS" "212 " "Implemented 212 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1729158311635 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1729158311635 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 105 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 105 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4757 " "Peak virtual memory: 4757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729158311648 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 17 15:15:11 2024 " "Processing ended: Thu Oct 17 15:15:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729158311648 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729158311648 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729158311648 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729158311648 ""}
