--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml total_link.twx total_link.ncd -o total_link.twr
total_link.pcf -ucf total_link.ucf

Design file:              total_link.ncd
Physical constraint file: total_link.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Dout<0>     |    0.865(R)|      SLOW  |    0.023(R)|      SLOW  |clk_BUFGP         |   0.000|
Dout<1>     |    1.049(R)|      SLOW  |   -0.155(R)|      SLOW  |clk_BUFGP         |   0.000|
Dout<2>     |    0.926(R)|      SLOW  |   -0.039(R)|      SLOW  |clk_BUFGP         |   0.000|
Dout<3>     |    1.416(R)|      SLOW  |   -0.499(R)|      SLOW  |clk_BUFGP         |   0.000|
Dout<4>     |    0.844(R)|      SLOW  |    0.041(R)|      SLOW  |clk_BUFGP         |   0.000|
Dout<5>     |    0.980(R)|      SLOW  |   -0.089(R)|      SLOW  |clk_BUFGP         |   0.000|
Dout<6>     |    0.709(R)|      SLOW  |    0.168(R)|      SLOW  |clk_BUFGP         |   0.000|
Dout<7>     |    0.810(R)|      SLOW  |    0.071(R)|      SLOW  |clk_BUFGP         |   0.000|
Dout<8>     |    1.906(R)|      SLOW  |   -0.876(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<9>     |    1.993(R)|      SLOW  |   -0.946(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<10>    |    1.781(R)|      SLOW  |   -0.801(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<11>    |    2.151(R)|      SLOW  |   -1.097(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<12>    |    1.755(R)|      SLOW  |   -0.771(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<13>    |    1.805(R)|      SLOW  |   -0.834(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<14>    |    1.479(R)|      SLOW  |   -0.559(R)|      SLOW  |clk_BUFGP         |   0.000|
Dout<15>    |    1.489(R)|      SLOW  |   -0.570(R)|      SLOW  |clk_BUFGP         |   0.000|
cpu_mosi    |    0.568(R)|      SLOW  |    0.292(R)|      SLOW  |clk_BUFGP         |   0.000|
cpu_sclk    |    0.273(R)|      FAST  |    0.623(R)|      SLOW  |clk_BUFGP         |   0.000|
si4463_irq  |    4.022(R)|      SLOW  |   -1.224(R)|      FAST  |clk_BUFGP         |   0.000|
si4463_miso |    2.742(R)|      SLOW  |   -1.339(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
--------------------+-----------------+------------+-----------------+------------+------------------+--------+
                    |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination         |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------------+-----------------+------------+-----------------+------------+------------------+--------+
Dout<0>             |         7.606(R)|      SLOW  |         3.874(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<1>             |         7.986(R)|      SLOW  |         4.094(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<2>             |         7.968(R)|      SLOW  |         4.028(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<3>             |         8.974(R)|      SLOW  |         4.449(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<4>             |         7.977(R)|      SLOW  |         3.608(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<5>             |         7.599(R)|      SLOW  |         3.688(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<6>             |         7.599(R)|      SLOW  |         3.804(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<7>             |         7.529(R)|      SLOW  |         3.781(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<8>             |         8.930(R)|      SLOW  |         4.460(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<9>             |         9.107(R)|      SLOW  |         4.563(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<10>            |         9.357(R)|      SLOW  |         4.462(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<11>            |         8.869(R)|      SLOW  |         4.563(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<12>            |         8.687(R)|      SLOW  |         4.549(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<13>            |         8.774(R)|      SLOW  |         4.448(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<14>            |         8.826(R)|      SLOW  |         4.551(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<15>            |         8.754(R)|      SLOW  |         4.448(R)|      FAST  |clk_BUFGP         |   0.000|
OE_n                |         6.996(R)|      SLOW  |         3.541(R)|      FAST  |clk_BUFGP         |   0.000|
Spi_Current_State<0>|        11.085(R)|      SLOW  |         5.067(R)|      FAST  |clk_BUFGP         |   0.000|
Spi_Current_State<1>|        11.267(R)|      SLOW  |         5.744(R)|      FAST  |clk_BUFGP         |   0.000|
Spi_Current_State<2>|        10.186(R)|      SLOW  |         5.369(R)|      FAST  |clk_BUFGP         |   0.000|
Spi_Current_State<3>|        10.493(R)|      SLOW  |         5.496(R)|      FAST  |clk_BUFGP         |   0.000|
Spi_Current_State<4>|         9.905(R)|      SLOW  |         4.940(R)|      FAST  |clk_BUFGP         |   0.000|
Spi_Current_State<5>|        11.547(R)|      SLOW  |         5.067(R)|      FAST  |clk_BUFGP         |   0.000|
WE_n                |         7.680(R)|      SLOW  |         4.073(R)|      FAST  |clk_BUFGP         |   0.000|
cpu_irq             |         7.942(R)|      SLOW  |         4.205(R)|      FAST  |clk_BUFGP         |   0.000|
cpu_miso            |         7.598(R)|      SLOW  |         3.937(R)|      FAST  |clk_BUFGP         |   0.000|
led<0>              |         9.293(R)|      SLOW  |         4.980(R)|      FAST  |clk_BUFGP         |   0.000|
led<1>              |         9.004(R)|      SLOW  |         4.832(R)|      FAST  |clk_BUFGP         |   0.000|
si4463_mosi         |         7.858(R)|      SLOW  |         4.037(R)|      FAST  |clk_BUFGP         |   0.000|
si4463_reset        |         7.983(R)|      SLOW  |         4.297(R)|      FAST  |clk_BUFGP         |   0.000|
si4463_sclk         |         8.499(R)|      SLOW  |         4.470(R)|      FAST  |clk_BUFGP         |   0.000|
si4463_ss_n         |        11.210(R)|      SLOW  |         6.024(R)|      FAST  |clk_BUFGP         |   0.000|
sram_mem_addr<0>    |         7.908(R)|      SLOW  |         4.120(R)|      FAST  |clk_BUFGP         |   0.000|
sram_mem_addr<1>    |         7.775(R)|      SLOW  |         3.992(R)|      FAST  |clk_BUFGP         |   0.000|
sram_mem_addr<2>    |         7.580(R)|      SLOW  |         3.886(R)|      FAST  |clk_BUFGP         |   0.000|
sram_mem_addr<3>    |         7.757(R)|      SLOW  |         4.005(R)|      FAST  |clk_BUFGP         |   0.000|
sram_mem_addr<4>    |         7.704(R)|      SLOW  |         3.970(R)|      FAST  |clk_BUFGP         |   0.000|
sram_mem_addr<5>    |         7.946(R)|      SLOW  |         4.171(R)|      FAST  |clk_BUFGP         |   0.000|
sram_mem_addr<6>    |         7.808(R)|      SLOW  |         4.050(R)|      FAST  |clk_BUFGP         |   0.000|
sram_mem_addr<7>    |         7.536(R)|      SLOW  |         3.908(R)|      FAST  |clk_BUFGP         |   0.000|
sram_mem_addr<8>    |         8.906(R)|      SLOW  |         4.813(R)|      FAST  |clk_BUFGP         |   0.000|
sram_mem_addr<9>    |         8.827(R)|      SLOW  |         4.807(R)|      FAST  |clk_BUFGP         |   0.000|
sram_mem_addr<10>   |         8.739(R)|      SLOW  |         4.732(R)|      FAST  |clk_BUFGP         |   0.000|
sram_mem_addr<11>   |         8.638(R)|      SLOW  |         4.638(R)|      FAST  |clk_BUFGP         |   0.000|
sram_mem_addr<12>   |         8.868(R)|      SLOW  |         4.785(R)|      FAST  |clk_BUFGP         |   0.000|
--------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.911|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Apr 21 11:16:47 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 239 MB



