
---------- Begin Simulation Statistics ----------
final_tick                                   32482450                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 119179                       # Simulator instruction rate (inst/s)
host_mem_usage                                 791448                       # Number of bytes of host memory used
host_op_rate                                   119291                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.05                       # Real time elapsed on the host
host_tick_rate                              603557611                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                        6394                       # Number of instructions simulated
sim_ops                                          6418                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000032                       # Number of seconds simulated
sim_ticks                                    32482450                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             61.020882                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                     789                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 1293                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               751                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              2327                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 98                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             440                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              342                       # Number of indirect misses.
system.cpu.branchPred.lookups                    3236                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          152                       # Number of mispredicted indirect branches.
system.cpu.commit.amos                              9                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               520                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       1459                       # Number of branches committed
system.cpu.commit.bw_lim_events                    39                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              51                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            3157                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                 6394                       # Number of instructions committed
system.cpu.commit.committedOps                   6418                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        15567                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.412282                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.982304                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        11978     76.94%     76.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         2147     13.79%     90.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          807      5.18%     95.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          232      1.49%     97.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          226      1.45%     98.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          101      0.65%     99.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6           19      0.12%     99.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           18      0.12%     99.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8           39      0.25%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        15567                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                         12                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  252                       # Number of function calls committed.
system.cpu.commit.int_insts                      6325                       # Number of committed integer instructions.
system.cpu.commit.loads                          1188                       # Number of loads committed
system.cpu.commit.membars                          25                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           25      0.39%      0.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu             4115     64.12%     64.51% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               2      0.03%     64.54% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                4      0.06%     64.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     64.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     64.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     64.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     64.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     64.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     64.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     64.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     64.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     64.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     64.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     64.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     64.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     64.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     64.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     64.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     64.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     64.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     64.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     64.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     64.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     64.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     64.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     64.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     64.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     64.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     64.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     64.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     64.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     64.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     64.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     64.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     64.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     64.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     64.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     64.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     64.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     64.60% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1197     18.65%     83.25% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           1063     16.56%     99.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%     99.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           12      0.19%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total              6418                       # Class of committed instruction
system.cpu.commit.refs                           2272                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                        6394                       # Number of Instructions Simulated
system.cpu.committedOps                          6418                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               5.075227                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         5.075227                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                  2305                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   242                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                  885                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                  11328                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     6702                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      6673                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    533                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   459                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                    97                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                        3236                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      1632                       # Number of cache lines fetched
system.cpu.fetch.Cycles                          8608                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   234                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                          12960                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    1528                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.099720                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               6923                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches                887                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.399371                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              16310                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.798406                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.191338                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     8340     51.13%     51.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     5334     32.70%     83.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1466      8.99%     92.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      667      4.09%     96.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      211      1.29%     98.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                       84      0.52%     98.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                       75      0.46%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                       23      0.14%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                      110      0.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                16310                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                        12                       # number of floating regfile reads
system.cpu.idleCycles                           16141                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  558                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     1984                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.260701                       # Inst execution rate
system.cpu.iew.exec_refs                         2913                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       1232                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                     415                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  1847                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 43                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               372                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 1352                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts                9605                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  1681                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               490                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                  8460                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      1                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    20                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    533                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    23                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            31                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                8                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          659                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          268                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              1                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          469                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             89                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                      3684                       # num instructions consuming a value
system.cpu.iew.wb_count                          8212                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.807818                       # average fanout of values written-back
system.cpu.iew.wb_producers                      2976                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.253058                       # insts written-back per cycle
system.cpu.iew.wb_sent                           8270                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    10170                       # number of integer regfile reads
system.cpu.int_regfile_writes                    5182                       # number of integer regfile writes
system.cpu.ipc                               0.197036                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.197036                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                34      0.38%      0.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                  5853     65.40%     65.78% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    3      0.03%     65.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     5      0.06%     65.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     65.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     65.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     65.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     65.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     65.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     65.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     65.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     65.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     65.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     65.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     65.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     65.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     65.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     65.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     65.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     65.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     65.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     65.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     65.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     65.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     65.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     65.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     65.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     65.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     65.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     65.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     65.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     65.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     65.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     65.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     65.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     65.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     65.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     65.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     65.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 1775     19.83%     85.70% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1268     14.17%     99.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%     99.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             12      0.13%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                   8950                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                      14                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                  26                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                 12                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                          40                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.004469                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       8     20.00%     20.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     20.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     20.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     20.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     20.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     20.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     20.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     20.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     20.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     20.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     20.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     20.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     20.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     20.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     20.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     20.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     20.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     20.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     20.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     20.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     20.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     20.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     20.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     20.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     20.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     20.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     20.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     20.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     20.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     20.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     20.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     20.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     20.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     20.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     20.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     20.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     20.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     20.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     20.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     20.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     20.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     20.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     20.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     20.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     12     30.00%     50.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    18     45.00%     95.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%     95.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                2      5.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                   8942                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads              34229                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses         8200                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             12780                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                       9526                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                      8950                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  79                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            3186                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                 5                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             28                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         1332                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         16310                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.548743                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.925277                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               10504     64.40%     64.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3771     23.12%     87.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                1341      8.22%     95.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                 439      2.69%     98.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                 176      1.08%     99.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                  34      0.21%     99.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                  26      0.16%     99.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   2      0.01%     99.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  17      0.10%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           16310                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.275800                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                68                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               24                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 1847                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                1352                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                      21                       # number of misc regfile reads
system.cpu.numCycles                            32451                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                     456                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                  3996                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                      3                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     7286                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                     2                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 12799                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  10637                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands                6852                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      6181                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    509                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    533                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                   528                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     2856                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups                12                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            12787                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1326                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 30                       # count of serializing insts renamed
system.cpu.rename.skidInsts                       256                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             30                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        24960                       # The number of ROB reads
system.cpu.rob.rob_writes                       19896                       # The number of ROB writes
system.cpu.timesIdled                             234                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          123                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            589                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           435                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                354                       # Transaction distribution
system.membus.trans_dist::ReadExReq                80                       # Transaction distribution
system.membus.trans_dist::ReadExResp               80                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           354                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             1                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          869                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    869                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        27776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   27776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               435                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     435    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 435                       # Request fanout histogram
system.membus.reqLayer0.occupancy              435435                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy            2323033                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              7.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     32482450                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 386                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               122                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 80                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                80                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            386                       # Transaction distribution
system.l2bus.trans_dist::InvalidateReq              1                       # Transaction distribution
system.l2bus.trans_dist::InvalidateResp             1                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          754                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          302                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1056                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        20224                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         9600                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    29824                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                467                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.002141                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.046274                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      466     99.79%     99.79% # Request fanout histogram
system.l2bus.snoop_fanout::1                        1      0.21%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  467                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy               589589                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.8                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy              451451                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              949948                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.9                       # Layer utilization (%)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED     32482450                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1001                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.icache.demand_hits::.cpu.inst         1274                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             1274                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         1274                       # number of overall hits
system.cpu.icache.overall_hits::total            1274                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          358                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            358                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          358                       # number of overall misses
system.cpu.icache.overall_misses::total           358                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     33362329                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     33362329                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     33362329                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     33362329                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         1632                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         1632                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         1632                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         1632                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.219363                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.219363                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.219363                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.219363                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 93190.863128                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 93190.863128                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 93190.863128                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 93190.863128                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           92                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    30.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           42                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           42                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           42                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           42                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          316                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          316                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          316                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          316                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     30114084                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     30114084                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     30114084                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     30114084                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.193627                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.193627                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.193627                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.193627                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 95297.734177                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 95297.734177                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 95297.734177                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 95297.734177                       # average overall mshr miss latency
system.cpu.icache.replacements                    122                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         1274                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            1274                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          358                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           358                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     33362329                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     33362329                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         1632                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         1632                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.219363                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.219363                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 93190.863128                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 93190.863128                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           42                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           42                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          316                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          316                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     30114084                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     30114084                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.193627                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.193627                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 95297.734177                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 95297.734177                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     32482450                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           117.776736                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                1590                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               316                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.031646                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107107                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   117.776736                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.460065                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.460065                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          194                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          109                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.757812                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              3580                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             3580                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     32482450                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     32482450                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     32482450                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         2163                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             2163                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         2163                       # number of overall hits
system.cpu.dcache.overall_hits::total            2163                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          530                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            530                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          530                       # number of overall misses
system.cpu.dcache.overall_misses::total           530                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     45942869                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     45942869                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     45942869                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     45942869                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         2693                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         2693                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         2693                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         2693                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.196807                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.196807                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.196807                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.196807                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 86684.658491                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 86684.658491                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 86684.658491                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 86684.658491                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1004                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                35                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.685714                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data          380                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          380                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          380                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          380                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          150                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          150                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          150                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          150                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     15570554                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     15570554                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     15570554                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     15570554                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.055700                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.055700                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.055700                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.055700                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 103803.693333                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 103803.693333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 103803.693333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 103803.693333                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         1473                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1473                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          153                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           153                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     13857844                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     13857844                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         1626                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1626                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.094096                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.094096                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 90574.143791                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 90574.143791                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           84                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           84                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           69                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           69                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      7226219                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      7226219                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.042435                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.042435                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 104727.811594                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 104727.811594                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          690                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            690                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          377                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          377                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     32085025                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     32085025                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         1067                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1067                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.353327                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.353327                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 85106.167109                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85106.167109                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          296                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          296                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           81                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           81                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      8344335                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8344335                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.075914                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.075914                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 103016.481481                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 103016.481481                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           10                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           10                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       315315                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       315315                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.230769                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.230769                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       105105                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       105105                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        95095                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        95095                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.076923                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.076923                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        95095                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        95095                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data            8                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            8                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.SwapReq_hits::.cpu.data            9                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total               9                       # number of SwapReq hits
system.cpu.dcache.SwapReq_accesses::.cpu.data            9                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total            9                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     32482450                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            94.787490                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                2341                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               151                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.503311                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            332332                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    94.787490                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.092566                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.092566                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          151                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          126                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.147461                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              5597                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             5597                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     32482450                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     32482450                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              31                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data               1                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  32                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             31                       # number of overall hits
system.l2cache.overall_hits::.cpu.data              1                       # number of overall hits
system.l2cache.overall_hits::total                 32                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           285                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           149                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               434                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          285                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          149                       # number of overall misses
system.l2cache.overall_misses::total              434                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     28510482                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     15129114                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     43639596                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     28510482                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     15129114                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     43639596                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          316                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          150                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             466                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          316                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          150                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            466                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.901899                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.993333                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.931330                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.901899                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.993333                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.931330                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 100036.778947                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 101537.677852                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 100552.064516                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 100036.778947                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 101537.677852                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 100552.064516                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.demand_mshr_misses::.cpu.inst          285                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          149                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          434                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          285                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          149                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          434                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     22804782                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     12146134                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     34950916                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     22804782                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     12146134                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     34950916                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.901899                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.993333                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.931330                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.901899                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.993333                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.931330                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 80016.778947                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 81517.677852                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 80532.064516                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 80016.778947                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 81517.677852                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 80532.064516                       # average overall mshr miss latency
system.l2cache.replacements                         0                       # number of replacements
system.l2cache.ReadExReq_misses::.cpu.data           80                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             80                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      8045037                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      8045037                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           80                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           80                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 100562.962500                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 100562.962500                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           80                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           80                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      6443437                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      6443437                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 80542.962500                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 80542.962500                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           31                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data            1                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           32                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          285                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           69                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          354                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     28510482                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      7084077                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     35594559                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          316                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           70                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          386                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.901899                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.985714                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.917098                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 100036.778947                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 102667.782609                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 100549.601695                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          285                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           69                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          354                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     22804782                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      5702697                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     28507479                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.901899                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.985714                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.917098                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 80016.778947                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 82647.782609                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 80529.601695                       # average ReadSharedReq mshr miss latency
system.l2cache.InvalidateReq_misses::.cpu.data            1                       # number of InvalidateReq misses
system.l2cache.InvalidateReq_misses::total            1                       # number of InvalidateReq misses
system.l2cache.InvalidateReq_accesses::.cpu.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2cache.InvalidateReq_accesses::total            1                       # number of InvalidateReq accesses(hits+misses)
system.l2cache.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2cache.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2cache.InvalidateReq_mshr_misses::.cpu.data            1                       # number of InvalidateReq MSHR misses
system.l2cache.InvalidateReq_mshr_misses::total            1                       # number of InvalidateReq MSHR misses
system.l2cache.InvalidateReq_mshr_miss_latency::.cpu.data        29029                       # number of InvalidateReq MSHR miss cycles
system.l2cache.InvalidateReq_mshr_miss_latency::total        29029                       # number of InvalidateReq MSHR miss cycles
system.l2cache.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2cache.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2cache.InvalidateReq_avg_mshr_miss_latency::.cpu.data        29029                       # average InvalidateReq mshr miss latency
system.l2cache.InvalidateReq_avg_mshr_miss_latency::total        29029                       # average InvalidateReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED     32482450                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              244.750576                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    588                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  434                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.354839                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                86086                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   150.544349                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data    94.206227                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.036754                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.023000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.059754                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          434                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          327                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.105957                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 5146                       # Number of tag accesses
system.l2cache.tags.data_accesses                5146                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     32482450                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           18240                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            9536                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               27776                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        18240                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          18240                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              285                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              149                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  434                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          561533998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          293573915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              855107912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     561533998                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         561533998                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         561533998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         293573915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             855107912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       285.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       149.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000000507695                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                  858                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                          434                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                        434                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 30                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 30                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 18                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                 57                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 95                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 63                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 53                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 54                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 27                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                 2                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                 2                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                 2                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                 1                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.52                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                       4490763                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                     2170000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                 12628263                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      10347.38                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 29097.38                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                       324                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  74.65                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    434                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      275                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      111                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       35                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        8                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          105                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     257.219048                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    171.447539                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    260.117798                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            33     31.43%     31.43% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           33     31.43%     62.86% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           18     17.14%     80.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511            6      5.71%     85.71% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            3      2.86%     88.57% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            2      1.90%     90.48% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            3      2.86%     93.33% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            3      2.86%     96.19% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151            4      3.81%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           105                       # Bytes accessed per row activation
system.mem_ctrl.bytesReadDRAM                   27776                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    27776                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                        855.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     855.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          6.68                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      6.68                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                       32334302                       # Total gap between requests
system.mem_ctrl.avgGap                       74503.00                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst        18240                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data         9536                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 561533997.589467525482                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 293573914.529230356216                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          285                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          149                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst      8148917                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data      4479346                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     28592.69                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     30062.72                       # Per-master read average memory access latency
system.mem_ctrl.pageHitRate                     74.65                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy                178500                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy                 91080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy               628320                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy                   0                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      2458560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy          12644310                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy           1825440                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy            17826210                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         548.795119                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE      4641435                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF      1040000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT     26801015                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy                606900                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy                307395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy              2470440                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy                   0                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      2458560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy          14696310                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy             97440                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy            20637045                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         635.329078                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE        78659                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF      1040000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT     31363791                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED     32482450                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
