{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701702572218 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701702572219 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  4 17:09:32 2023 " "Processing started: Mon Dec  4 17:09:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701702572219 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701702572219 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SmartCar -c SmartCar " "Command: quartus_map --read_settings_files=on --write_settings_files=off SmartCar -c SmartCar" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701702572219 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701702573144 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701702573144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SmartCar.vhd 6 3 " "Found 6 design units, including 3 entities, in source file SmartCar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SmartCar-car " "Found design unit 1: SmartCar-car" {  } { { "SmartCar.vhd" "" { Text "C:/Users/Zeyad/Desktop/DSD/DSD Project/SmartCar.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701702585218 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 SevenSegmentDisplay-Behavioral " "Found design unit 2: SevenSegmentDisplay-Behavioral" {  } { { "SmartCar.vhd" "" { Text "C:/Users/Zeyad/Desktop/DSD/DSD Project/SmartCar.vhd" 81 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701702585218 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 MotorControl-Behavioral " "Found design unit 3: MotorControl-Behavioral" {  } { { "SmartCar.vhd" "" { Text "C:/Users/Zeyad/Desktop/DSD/DSD Project/SmartCar.vhd" 155 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701702585218 ""} { "Info" "ISGN_ENTITY_NAME" "1 SmartCar " "Found entity 1: SmartCar" {  } { { "SmartCar.vhd" "" { Text "C:/Users/Zeyad/Desktop/DSD/DSD Project/SmartCar.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701702585218 ""} { "Info" "ISGN_ENTITY_NAME" "2 SevenSegmentDisplay " "Found entity 2: SevenSegmentDisplay" {  } { { "SmartCar.vhd" "" { Text "C:/Users/Zeyad/Desktop/DSD/DSD Project/SmartCar.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701702585218 ""} { "Info" "ISGN_ENTITY_NAME" "3 MotorControl " "Found entity 3: MotorControl" {  } { { "SmartCar.vhd" "" { Text "C:/Users/Zeyad/Desktop/DSD/DSD Project/SmartCar.vhd" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701702585218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701702585218 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SmartCar " "Elaborating entity \"SmartCar\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701702585267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDisplay SevenSegmentDisplay:display_controller " "Elaborating entity \"SevenSegmentDisplay\" for hierarchy \"SevenSegmentDisplay:display_controller\"" {  } { { "SmartCar.vhd" "display_controller" { Text "C:/Users/Zeyad/Desktop/DSD/DSD Project/SmartCar.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701702585300 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk SmartCar.vhd(107) " "VHDL Process Statement warning at SmartCar.vhd(107): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SmartCar.vhd" "" { Text "C:/Users/Zeyad/Desktop/DSD/DSD Project/SmartCar.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701702585301 "|SmartCar|SevenSegmentDisplay:display_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorControl MotorControl:motor_controller " "Elaborating entity \"MotorControl\" for hierarchy \"MotorControl:motor_controller\"" {  } { { "SmartCar.vhd" "motor_controller" { Text "C:/Users/Zeyad/Desktop/DSD/DSD Project/SmartCar.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701702585313 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "motor_out\[0\] GND " "Pin \"motor_out\[0\]\" is stuck at GND" {  } { { "SmartCar.vhd" "" { Text "C:/Users/Zeyad/Desktop/DSD/DSD Project/SmartCar.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701702585799 "|SmartCar|motor_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "motor_out\[1\] VCC " "Pin \"motor_out\[1\]\" is stuck at VCC" {  } { { "SmartCar.vhd" "" { Text "C:/Users/Zeyad/Desktop/DSD/DSD Project/SmartCar.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701702585799 "|SmartCar|motor_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "motor_out\[2\] GND " "Pin \"motor_out\[2\]\" is stuck at GND" {  } { { "SmartCar.vhd" "" { Text "C:/Users/Zeyad/Desktop/DSD/DSD Project/SmartCar.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701702585799 "|SmartCar|motor_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "motor_out\[3\] VCC " "Pin \"motor_out\[3\]\" is stuck at VCC" {  } { { "SmartCar.vhd" "" { Text "C:/Users/Zeyad/Desktop/DSD/DSD Project/SmartCar.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701702585799 "|SmartCar|motor_out[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701702585799 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701702585854 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701702586309 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701702586309 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "start_sw " "No output dependent on input pin \"start_sw\"" {  } { { "SmartCar.vhd" "" { Text "C:/Users/Zeyad/Desktop/DSD/DSD Project/SmartCar.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701702586395 "|SmartCar|start_sw"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "obstacle " "No output dependent on input pin \"obstacle\"" {  } { { "SmartCar.vhd" "" { Text "C:/Users/Zeyad/Desktop/DSD/DSD Project/SmartCar.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701702586395 "|SmartCar|obstacle"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701702586395 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "128 " "Implemented 128 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701702586396 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701702586396 ""} { "Info" "ICUT_CUT_TM_LCELLS" "109 " "Implemented 109 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701702586396 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701702586396 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701702586411 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  4 17:09:46 2023 " "Processing ended: Mon Dec  4 17:09:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701702586411 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701702586411 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701702586411 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701702586411 ""}
