
---------- Begin Simulation Statistics ----------
final_tick                                83197807500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 128335                       # Simulator instruction rate (inst/s)
host_mem_usage                                 725200                       # Number of bytes of host memory used
host_op_rate                                   128592                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   779.21                       # Real time elapsed on the host
host_tick_rate                              106771846                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100200384                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083198                       # Number of seconds simulated
sim_ticks                                 83197807500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100200384                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.663956                       # CPI: cycles per instruction
system.cpu.discardedOps                        213150                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        34026188                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.600977                       # IPC: instructions per cycle
system.cpu.numCycles                        166395615                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                47349883     47.26%     47.26% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20682      0.02%     47.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::MemRead               41786327     41.70%     88.98% # Class of committed instruction
system.cpu.op_class_0::MemWrite              11043491     11.02%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100200384                       # Class of committed instruction
system.cpu.tickCycles                       132369427                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       169112                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        371480                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           31                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       687302                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          553                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1376216                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            553                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              65817                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       111626                       # Transaction distribution
system.membus.trans_dist::CleanEvict            57481                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136556                       # Transaction distribution
system.membus.trans_dist::ReadExResp           136556                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         65817                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       573853                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 573853                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20095936                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20095936                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            202373                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  202373    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              202373                       # Request fanout histogram
system.membus.reqLayer0.occupancy           859376000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1089981000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  83197807500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            400481                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       721962                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           68                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          134932                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           288433                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          288433                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           656                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       399825                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1380                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2063750                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2065130                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        46336                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     83110016                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               83156352                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          169660                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7144064                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           858574                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000680                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026072                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 857990     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    584      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             858574                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1298512000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1032389994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            984000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  83197807500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                    6                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               486529                       # number of demand (read+write) hits
system.l2.demand_hits::total                   486535                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   6                       # number of overall hits
system.l2.overall_hits::.cpu.data              486529                       # number of overall hits
system.l2.overall_hits::total                  486535                       # number of overall hits
system.l2.demand_misses::.cpu.inst                650                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             201729                       # number of demand (read+write) misses
system.l2.demand_misses::total                 202379                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               650                       # number of overall misses
system.l2.overall_misses::.cpu.data            201729                       # number of overall misses
system.l2.overall_misses::total                202379                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     51386500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17071987500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17123374000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     51386500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17071987500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17123374000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              656                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           688258                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               688914                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             656                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          688258                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              688914                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.990854                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.293101                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.293765                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.990854                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.293101                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.293765                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79056.153846                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84628.325625                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84610.428948                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79056.153846                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84628.325625                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84610.428948                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              111626                       # number of writebacks
system.l2.writebacks::total                    111626                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           650                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        201723                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            202373                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          650                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       201723                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           202373                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     44886500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15054350000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15099236500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     44886500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15054350000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15099236500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.990854                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.293092                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.293757                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.990854                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.293092                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.293757                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69056.153846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74628.822693                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74610.923888                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69056.153846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74628.822693                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74610.923888                       # average overall mshr miss latency
system.l2.replacements                         169660                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       610336                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           610336                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       610336                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       610336                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           68                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               68                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           68                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           68                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            151877                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                151877                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          136556                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136556                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11865246500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11865246500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        288433                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            288433                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.473441                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.473441                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86889.235918                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86889.235918                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       136556                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         136556                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10499686500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10499686500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.473441                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.473441                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76889.235918                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76889.235918                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              6                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  6                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          650                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              650                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     51386500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51386500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          656                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            656                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.990854                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.990854                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79056.153846                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79056.153846                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          650                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          650                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     44886500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     44886500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.990854                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.990854                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69056.153846                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69056.153846                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        334652                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            334652                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        65173                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           65173                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5206741000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5206741000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       399825                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        399825                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.163004                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.163004                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79891.074525                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79891.074525                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        65167                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        65167                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4554663500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4554663500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.162989                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.162989                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69892.177022                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69892.177022                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  83197807500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31898.247963                       # Cycle average of tags in use
system.l2.tags.total_refs                     1376179                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    202428                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.798363                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      15.499406                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        79.372800                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31803.375757                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000473                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002422                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.970562                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973457                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1131                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        15642                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15864                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11211908                       # Number of tag accesses
system.l2.tags.data_accesses                 11211908                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83197807500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples    111626.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       650.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    201694.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003579874500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6682                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6682                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              527502                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             105098                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      202373                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     111626                       # Number of write requests accepted
system.mem_ctrls.readBursts                    202373                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   111626                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     29                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.54                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                202373                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               111626                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  140790                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   59357                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1858                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6682                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.280904                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.774744                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     59.952311                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6520     97.58%     97.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           31      0.46%     98.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          129      1.93%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6682                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6682                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.702185                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.673214                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.999128                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4417     66.10%     66.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               34      0.51%     66.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2046     30.62%     97.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              176      2.63%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.10%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6682                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1856                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12951872                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7144064                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    155.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     85.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   83197240000                       # Total gap between requests
system.mem_ctrls.avgGap                     264960.21                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        41600                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     12908416                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7142656                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 500013.176428958192                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 155153319.394865065813                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 85851493.141811460257                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          650                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       201723                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       111626                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18256500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   6734888500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1948298038250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28086.92                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33386.82                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  17453801.43                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        41600                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     12910272                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12951872                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        41600                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        41600                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7144064                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7144064                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          650                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       201723                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         202373                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       111626                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        111626                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       500013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    155175628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        155675641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       500013                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       500013                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     85868417                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        85868417                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     85868417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       500013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    155175628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       241544058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               202344                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              111604                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12910                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        12935                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12873                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12733                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        12845                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12756                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12755                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12507                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12540                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12432                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12609                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12441                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12531                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12147                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12676                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12654                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7043                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         7088                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         7080                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6953                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7150                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         7114                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7075                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         6945                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7025                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         7028                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         7131                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6763                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6849                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6516                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6907                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         6937                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2959195000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1011720000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6753145000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14624.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33374.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              139055                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              70095                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            68.72                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           62.81                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       104797                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   191.728236                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   111.893211                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   256.329046                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        68926     65.77%     65.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        14636     13.97%     79.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2467      2.35%     82.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1506      1.44%     83.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9574      9.14%     92.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1116      1.06%     93.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          477      0.46%     94.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          390      0.37%     94.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5705      5.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       104797                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12950016                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            7142656                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              155.653333                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               85.851493                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.89                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               66.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy       371958300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       197700525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      714214200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     287914320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6567428400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  21284256570                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  14024373600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   43447845915                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   522.223448                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  36241606000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2778100000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  44178101500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy       376299420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       200004090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      730521960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     294658560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6567428400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  22245199620                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  13215158400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   43629270450                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   524.404089                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  34126795500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2778100000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  46292912000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  83197807500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  83197807500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     10457738                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10457738                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10457738                       # number of overall hits
system.cpu.icache.overall_hits::total        10457738                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          656                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            656                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          656                       # number of overall misses
system.cpu.icache.overall_misses::total           656                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     53093000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53093000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     53093000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53093000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10458394                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10458394                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10458394                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10458394                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000063                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000063                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000063                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000063                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 80934.451220                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80934.451220                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 80934.451220                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80934.451220                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           68                       # number of writebacks
system.cpu.icache.writebacks::total                68                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          656                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          656                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          656                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          656                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     52437000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     52437000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     52437000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     52437000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000063                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000063                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79934.451220                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79934.451220                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79934.451220                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79934.451220                       # average overall mshr miss latency
system.cpu.icache.replacements                     68                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10457738                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10457738                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          656                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           656                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     53093000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53093000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10458394                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10458394                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000063                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000063                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 80934.451220                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80934.451220                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          656                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          656                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     52437000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     52437000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79934.451220                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79934.451220                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  83197807500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           484.691523                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10458394                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               656                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15942.673780                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   484.691523                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.473332                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.473332                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          588                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          482                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.574219                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20917444                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20917444                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83197807500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100200384                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83197807500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83197807500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     50489144                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50489144                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50489650                       # number of overall hits
system.cpu.dcache.overall_hits::total        50489650                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       742757                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         742757                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       750664                       # number of overall misses
system.cpu.dcache.overall_misses::total        750664                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  24819982999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  24819982999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  24819982999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  24819982999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     51231901                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     51231901                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     51240314                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     51240314                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014498                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014498                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014650                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014650                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33416.020312                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33416.020312                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33064.037970                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33064.037970                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       211274                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3779                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    55.907383                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       610336                       # number of writebacks
system.cpu.dcache.writebacks::total            610336                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        62404                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        62404                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        62404                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        62404                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       680353                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       680353                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       688257                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       688257                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  22528101000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22528101000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  23217230499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  23217230499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013280                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013280                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013432                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013432                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 33112.371078                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33112.371078                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 33733.373578                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33733.373578                       # average overall mshr miss latency
system.cpu.dcache.replacements                 687234                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     39797179                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        39797179                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       392495                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        392495                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9050594000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9050594000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     40189674                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     40189674                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009766                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009766                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 23059.131963                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23059.131963                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          575                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          575                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       391920                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       391920                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8633737000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8633737000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009752                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009752                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22029.335068                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22029.335068                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10691965                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10691965                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       350262                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       350262                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15769388999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15769388999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     11042227                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     11042227                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031720                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031720                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 45021.695185                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 45021.695185                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        61829                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        61829                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       288433                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       288433                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13894364000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13894364000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026121                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026121                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48171.894339                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48171.894339                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          506                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           506                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7907                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7907                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8413                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8413                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939855                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939855                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7904                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7904                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    689129499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    689129499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939498                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939498                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 87187.436614                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 87187.436614                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           62                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           62                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        72000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        72000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           63                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           63                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.015873                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.015873                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        72000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        72000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        71000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        71000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.015873                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.015873                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        71000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        71000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           63                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           63                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           63                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           63                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  83197807500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1007.443835                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            51178033                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            688258                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             74.358791                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1007.443835                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.983832                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.983832                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          524                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          448                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         103169138                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        103169138                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83197807500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  83197807500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 4449742                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3674323                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             88623                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2136321                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2133865                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.885036                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   76334                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 16                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             529                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                274                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              255                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          156                       # Number of mispredicted indirect branches.
system.cpu.fetch2.intInstructions            43656546                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           42519585                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11121793                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83197807500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83197807500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
