// Seed: 1832622093
module module_0;
  wire id_3;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    output tri1  id_1,
    input  wor   id_2,
    input  tri0  id_3,
    input  uwire id_4
);
  wire  id_6;
  uwire id_7 = (id_2 || 1), id_8;
  wire id_9, id_10;
  module_0 modCall_1 ();
  uwire id_11 = 1'b0;
endmodule
module module_2 (
    input  tri0  id_0,
    output uwire id_1,
    output tri   id_2,
    input  tri0  id_3
);
  wand id_5 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  id_7(
      .id_0(id_1), .id_1(id_6), .id_2(id_3), .id_3(id_2), .id_4(1)
  );
endmodule
