{"Source Block": ["hdl/library/xilinx/util_adxcvr/util_adxcvr_xch.v@979:1025@HdlStmIf", "  assign rx_prbslocked = ~rx_prbserr_sticky;\n  end\n  endgenerate\n\n  generate\n  if (XCVR_TYPE == GTHE3_TRANSCEIVERS) begin\n  BUFG_GT i_rx_bufg (\n    .CE (1'b1),\n    .CEMASK (1'b0),\n    .CLR (1'b0),\n    .CLRMASK (1'b0),\n    .DIV (3'd0),\n    .I (rx_out_clk_s),\n    .O (rx_out_clk));\n\n  BUFG_GT i_tx_bufg (\n    .CE (1'b1),\n    .CEMASK (1'b0),\n    .CLR (1'b0),\n    .CLRMASK (1'b0),\n    .DIV (3'd0),\n    .I (tx_out_clk_s),\n    .O (tx_out_clk));\n\n  BUFG_GT i_rx_div2_bufg (\n    .CE (1'b1),\n    .CEMASK (1'b0),\n    .CLR (1'b0),\n    .CLRMASK (1'b0),\n    .DIV (3'd1),\n    .I (rx_out_clk_s),\n    .O (rx_out_clk_div2));\n\n    BUFG_GT i_tx_div2_bufg (\n    .CE (1'b1),\n    .CEMASK (1'b0),\n    .CLR (1'b0),\n    .CLRMASK (1'b0),\n    .DIV (3'd1),\n    .I (tx_out_clk_s),\n    .O (tx_out_clk_div2));\n  end\n  endgenerate\n\n  generate\n  if (XCVR_TYPE == GTHE3_TRANSCEIVERS) begin\n  assign rx_sys_clk_sel_s = (up_rx_sys_clk_sel[1] == 0) ? 2'b00 : {1'b1,~up_rx_sys_clk_sel[0]};\n"], "Clone Blocks": [["hdl/library/xilinx/util_adxcvr/util_adxcvr_xch.v@1752:1798", "    .TXUSRCLK2 (tx_usrclk2));\n  end\n  endgenerate\n\n  generate\n  if (XCVR_TYPE == GTHE4_TRANSCEIVERS) begin\n  BUFG_GT i_rx_bufg (\n    .CE (1'b1),\n    .CEMASK (1'b0),\n    .CLR (1'b0),\n    .CLRMASK (1'b0),\n    .DIV (3'd0),\n    .I (rx_out_clk_s),\n    .O (rx_out_clk));\n\n  BUFG_GT i_tx_bufg (\n    .CE (1'b1),\n    .CEMASK (1'b0),\n    .CLR (1'b0),\n    .CLRMASK (1'b0),\n    .DIV (3'd0),\n    .I (tx_out_clk_s),\n    .O (tx_out_clk));\n\n  BUFG_GT i_rx_div2_bufg (\n    .CE (1'b1),\n    .CEMASK (1'b0),\n    .CLR (1'b0),\n    .CLRMASK (1'b0),\n    .DIV (3'd1),\n    .I (rx_out_clk_s),\n    .O (rx_out_clk_div2));\n\n    BUFG_GT i_tx_div2_bufg (\n    .CE (1'b1),\n    .CEMASK (1'b0),\n    .CLR (1'b0),\n    .CLRMASK (1'b0),\n    .DIV (3'd1),\n    .I (tx_out_clk_s),\n    .O (tx_out_clk_div2));\n  end\n  endgenerate\n\n  generate\n  if (XCVR_TYPE == GTHE4_TRANSCEIVERS) begin\n  assign rx_sys_clk_sel_s = (up_rx_sys_clk_sel[1] == 0) ? 2'b00 : {1'b1,~up_rx_sys_clk_sel[0]};\n"]], "Diff Content": {"Delete": [[1012, "    BUFG_GT i_tx_div2_bufg (\n"]], "Add": [[1012, "  BUFG_GT i_tx_div2_bufg (\n"]]}}