{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 16 22:16:46 2017 " "Info: Processing started: Tue May 16 22:16:46 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MoveOrDie -c MoveOrDie " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off MoveOrDie -c MoveOrDie" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "MoveOrDie EP2C70F672C8 " "Info: Selected device EP2C70F672C8 for design \"MoveOrDie\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672C8 " "Info: Device EP2C35F672C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672I8 " "Info: Device EP2C35F672I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C8 " "Info: Device EP2C50F672C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672I8 " "Info: Device EP2C50F672I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672I8 " "Info: Device EP2C70F672I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AE24 " "Info: Pin ~LVDS195p/nCEO~ is reserved at location AE24" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_100MHz (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLK_100MHz (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA640480:u3\|l_CLK_50MHz " "Info: Destination node VGA640480:u3\|l_CLK_50MHz" {  } { { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/vga/vga640480.vhd" 32 -1 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA640480:u3|l_CLK_50MHz } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ClkDivider:u0\|l_clkout " "Info: Destination node ClkDivider:u0\|l_clkout" {  } { { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/utils/clkdivider.vhd" 26 -1 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ClkDivider:u0|l_clkout } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WASDDecoder:u1\|Keyboard:u0\|loe " "Info: Destination node WASDDecoder:u1\|Keyboard:u0\|loe" {  } { { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/keyboard.vhd" 34 -1 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WASDDecoder:u1|Keyboard:u0|loe } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { CLK_100MHz } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_100MHz" } } } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordie.vhd" 14 -1 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_100MHz } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ClkDivider:u0\|l_clkout  " "Info: Automatically promoted node ClkDivider:u0\|l_clkout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ClkDivider:u0\|l_clkout~0 " "Info: Destination node ClkDivider:u0\|l_clkout~0" {  } { { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/utils/clkdivider.vhd" 26 -1 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ClkDivider:u0|l_clkout~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/utils/clkdivider.vhd" 26 -1 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ClkDivider:u0|l_clkout } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA640480:u3\|CLK_25MHz  " "Info: Automatically promoted node VGA640480:u3\|CLK_25MHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA640480:u3\|CLK_25MHz~0 " "Info: Destination node VGA640480:u3\|CLK_25MHz~0" {  } { { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/vga/vga640480.vhd" 32 -1 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA640480:u3|CLK_25MHz~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/vga/vga640480.vhd" 32 -1 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA640480:u3|CLK_25MHz } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WASDDecoder:u1\|Keyboard:u0\|loe  " "Info: Automatically promoted node WASDDecoder:u1\|Keyboard:u0\|loe " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/keyboard.vhd" 34 -1 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WASDDecoder:u1|Keyboard:u0|loe } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register WASDDecoder:u1\|KeyboardDecoder:u1\|lwasdPressed\[2\] register ClientLogic:u2\|y\[9\] -6.57 ns " "Info: Slack time is -6.57 ns between source register \"WASDDecoder:u1\|KeyboardDecoder:u1\|lwasdPressed\[2\]\" and destination register \"ClientLogic:u2\|y\[9\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-4.083 ns + Largest register register " "Info: + Largest register to register requirement is -4.083 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_100MHz destination 6.327 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK_100MHz\" to destination register is 6.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK_100MHz 1 CLK Unassigned 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 4; CLK Node = 'CLK_100MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_100MHz } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordie.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.970 ns) 2.819 ns ClkDivider:u0\|l_clkout 2 REG Unassigned 2 " "Info: 2: + IC(0.995 ns) + CELL(0.970 ns) = 2.819 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'ClkDivider:u0\|l_clkout'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.965 ns" { CLK_100MHz ClkDivider:u0|l_clkout } "NODE_NAME" } } { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/utils/clkdivider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.394 ns) + CELL(0.000 ns) 4.213 ns ClkDivider:u0\|l_clkout~clkctrl 3 COMB Unassigned 42 " "Info: 3: + IC(1.394 ns) + CELL(0.000 ns) = 4.213 ns; Loc. = Unassigned; Fanout = 42; COMB Node = 'ClkDivider:u0\|l_clkout~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.394 ns" { ClkDivider:u0|l_clkout ClkDivider:u0|l_clkout~clkctrl } "NODE_NAME" } } { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/utils/clkdivider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.666 ns) 6.327 ns ClientLogic:u2\|y\[9\] 4 REG Unassigned 2 " "Info: 4: + IC(1.448 ns) + CELL(0.666 ns) = 6.327 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'ClientLogic:u2\|y\[9\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { ClkDivider:u0|l_clkout~clkctrl ClientLogic:u2|y[9] } "NODE_NAME" } } { "../src/Logic/ClientLogic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/Logic/ClientLogic.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.490 ns ( 39.36 % ) " "Info: Total cell delay = 2.490 ns ( 39.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.837 ns ( 60.64 % ) " "Info: Total interconnect delay = 3.837 ns ( 60.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordie.vhd" 14 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_100MHz destination 6.327 ns   Longest register " "Info:   Longest clock path from clock \"CLK_100MHz\" to destination register is 6.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK_100MHz 1 CLK Unassigned 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 4; CLK Node = 'CLK_100MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_100MHz } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordie.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.970 ns) 2.819 ns ClkDivider:u0\|l_clkout 2 REG Unassigned 2 " "Info: 2: + IC(0.995 ns) + CELL(0.970 ns) = 2.819 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'ClkDivider:u0\|l_clkout'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.965 ns" { CLK_100MHz ClkDivider:u0|l_clkout } "NODE_NAME" } } { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/utils/clkdivider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.394 ns) + CELL(0.000 ns) 4.213 ns ClkDivider:u0\|l_clkout~clkctrl 3 COMB Unassigned 42 " "Info: 3: + IC(1.394 ns) + CELL(0.000 ns) = 4.213 ns; Loc. = Unassigned; Fanout = 42; COMB Node = 'ClkDivider:u0\|l_clkout~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.394 ns" { ClkDivider:u0|l_clkout ClkDivider:u0|l_clkout~clkctrl } "NODE_NAME" } } { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/utils/clkdivider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.666 ns) 6.327 ns ClientLogic:u2\|y\[9\] 4 REG Unassigned 2 " "Info: 4: + IC(1.448 ns) + CELL(0.666 ns) = 6.327 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'ClientLogic:u2\|y\[9\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { ClkDivider:u0|l_clkout~clkctrl ClientLogic:u2|y[9] } "NODE_NAME" } } { "../src/Logic/ClientLogic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/Logic/ClientLogic.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.490 ns ( 39.36 % ) " "Info: Total cell delay = 2.490 ns ( 39.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.837 ns ( 60.64 % ) " "Info: Total interconnect delay = 3.837 ns ( 60.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordie.vhd" 14 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_100MHz source 10.646 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK_100MHz\" to source register is 10.646 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK_100MHz 1 CLK Unassigned 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 4; CLK Node = 'CLK_100MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_100MHz } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordie.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.172 ns) + CELL(0.970 ns) 5.996 ns WASDDecoder:u1\|Keyboard:u0\|loe 2 REG Unassigned 1 " "Info: 2: + IC(4.172 ns) + CELL(0.970 ns) = 5.996 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'WASDDecoder:u1\|Keyboard:u0\|loe'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.142 ns" { CLK_100MHz WASDDecoder:u1|Keyboard:u0|loe } "NODE_NAME" } } { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/keyboard.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.536 ns) + CELL(0.000 ns) 8.532 ns WASDDecoder:u1\|Keyboard:u0\|loe~clkctrl 3 COMB Unassigned 11 " "Info: 3: + IC(2.536 ns) + CELL(0.000 ns) = 8.532 ns; Loc. = Unassigned; Fanout = 11; COMB Node = 'WASDDecoder:u1\|Keyboard:u0\|loe~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.536 ns" { WASDDecoder:u1|Keyboard:u0|loe WASDDecoder:u1|Keyboard:u0|loe~clkctrl } "NODE_NAME" } } { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/keyboard.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.666 ns) 10.646 ns WASDDecoder:u1\|KeyboardDecoder:u1\|lwasdPressed\[2\] 4 REG Unassigned 19 " "Info: 4: + IC(1.448 ns) + CELL(0.666 ns) = 10.646 ns; Loc. = Unassigned; Fanout = 19; REG Node = 'WASDDecoder:u1\|KeyboardDecoder:u1\|lwasdPressed\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { WASDDecoder:u1|Keyboard:u0|loe~clkctrl WASDDecoder:u1|KeyboardDecoder:u1|lwasdPressed[2] } "NODE_NAME" } } { "../src/keydecoder/keyboarddecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/keyboarddecoder.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.490 ns ( 23.39 % ) " "Info: Total cell delay = 2.490 ns ( 23.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.156 ns ( 76.61 % ) " "Info: Total interconnect delay = 8.156 ns ( 76.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordie.vhd" 14 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_100MHz source 10.646 ns   Longest register " "Info:   Longest clock path from clock \"CLK_100MHz\" to source register is 10.646 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK_100MHz 1 CLK Unassigned 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 4; CLK Node = 'CLK_100MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_100MHz } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordie.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.172 ns) + CELL(0.970 ns) 5.996 ns WASDDecoder:u1\|Keyboard:u0\|loe 2 REG Unassigned 1 " "Info: 2: + IC(4.172 ns) + CELL(0.970 ns) = 5.996 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'WASDDecoder:u1\|Keyboard:u0\|loe'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.142 ns" { CLK_100MHz WASDDecoder:u1|Keyboard:u0|loe } "NODE_NAME" } } { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/keyboard.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.536 ns) + CELL(0.000 ns) 8.532 ns WASDDecoder:u1\|Keyboard:u0\|loe~clkctrl 3 COMB Unassigned 11 " "Info: 3: + IC(2.536 ns) + CELL(0.000 ns) = 8.532 ns; Loc. = Unassigned; Fanout = 11; COMB Node = 'WASDDecoder:u1\|Keyboard:u0\|loe~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.536 ns" { WASDDecoder:u1|Keyboard:u0|loe WASDDecoder:u1|Keyboard:u0|loe~clkctrl } "NODE_NAME" } } { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/keyboard.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.666 ns) 10.646 ns WASDDecoder:u1\|KeyboardDecoder:u1\|lwasdPressed\[2\] 4 REG Unassigned 19 " "Info: 4: + IC(1.448 ns) + CELL(0.666 ns) = 10.646 ns; Loc. = Unassigned; Fanout = 19; REG Node = 'WASDDecoder:u1\|KeyboardDecoder:u1\|lwasdPressed\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { WASDDecoder:u1|Keyboard:u0|loe~clkctrl WASDDecoder:u1|KeyboardDecoder:u1|lwasdPressed[2] } "NODE_NAME" } } { "../src/keydecoder/keyboarddecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/keyboarddecoder.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.490 ns ( 23.39 % ) " "Info: Total cell delay = 2.490 ns ( 23.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.156 ns ( 76.61 % ) " "Info: Total interconnect delay = 8.156 ns ( 76.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordie.vhd" 14 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns   " "Info:   Micro clock to output delay of source is 0.304 ns" {  } { { "../src/keydecoder/keyboarddecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/keyboarddecoder.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "../src/Logic/ClientLogic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/Logic/ClientLogic.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.487 ns - Longest register register " "Info: - Longest register to register delay is 2.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns WASDDecoder:u1\|KeyboardDecoder:u1\|lwasdPressed\[2\] 1 REG Unassigned 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 19; REG Node = 'WASDDecoder:u1\|KeyboardDecoder:u1\|lwasdPressed\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WASDDecoder:u1|KeyboardDecoder:u1|lwasdPressed[2] } "NODE_NAME" } } { "../src/keydecoder/keyboarddecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/keyboarddecoder.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.596 ns) 1.271 ns ClientLogic:u2\|Add6~4 2 COMB Unassigned 2 " "Info: 2: + IC(0.675 ns) + CELL(0.596 ns) = 1.271 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ClientLogic:u2\|Add6~4'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { WASDDecoder:u1|KeyboardDecoder:u1|lwasdPressed[2] ClientLogic:u2|Add6~4 } "NODE_NAME" } } { "../src/Logic/ClientLogic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/Logic/ClientLogic.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.357 ns ClientLogic:u2\|Add6~6 3 COMB Unassigned 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.357 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ClientLogic:u2\|Add6~6'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ClientLogic:u2|Add6~4 ClientLogic:u2|Add6~6 } "NODE_NAME" } } { "../src/Logic/ClientLogic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/Logic/ClientLogic.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.443 ns ClientLogic:u2\|Add6~8 4 COMB Unassigned 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.443 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ClientLogic:u2\|Add6~8'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ClientLogic:u2|Add6~6 ClientLogic:u2|Add6~8 } "NODE_NAME" } } { "../src/Logic/ClientLogic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/Logic/ClientLogic.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.529 ns ClientLogic:u2\|Add6~10 5 COMB Unassigned 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.529 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ClientLogic:u2\|Add6~10'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ClientLogic:u2|Add6~8 ClientLogic:u2|Add6~10 } "NODE_NAME" } } { "../src/Logic/ClientLogic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/Logic/ClientLogic.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.615 ns ClientLogic:u2\|Add6~12 6 COMB Unassigned 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.615 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ClientLogic:u2\|Add6~12'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ClientLogic:u2|Add6~10 ClientLogic:u2|Add6~12 } "NODE_NAME" } } { "../src/Logic/ClientLogic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/Logic/ClientLogic.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.701 ns ClientLogic:u2\|Add6~14 7 COMB Unassigned 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.701 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ClientLogic:u2\|Add6~14'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ClientLogic:u2|Add6~12 ClientLogic:u2|Add6~14 } "NODE_NAME" } } { "../src/Logic/ClientLogic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/Logic/ClientLogic.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.787 ns ClientLogic:u2\|Add6~16 8 COMB Unassigned 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 1.787 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ClientLogic:u2\|Add6~16'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ClientLogic:u2|Add6~14 ClientLogic:u2|Add6~16 } "NODE_NAME" } } { "../src/Logic/ClientLogic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/Logic/ClientLogic.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.873 ns ClientLogic:u2\|Add6~18 9 COMB Unassigned 1 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 1.873 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ClientLogic:u2\|Add6~18'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ClientLogic:u2|Add6~16 ClientLogic:u2|Add6~18 } "NODE_NAME" } } { "../src/Logic/ClientLogic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/Logic/ClientLogic.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.379 ns ClientLogic:u2\|Add6~19 10 COMB Unassigned 1 " "Info: 10: + IC(0.000 ns) + CELL(0.506 ns) = 2.379 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ClientLogic:u2\|Add6~19'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ClientLogic:u2|Add6~18 ClientLogic:u2|Add6~19 } "NODE_NAME" } } { "../src/Logic/ClientLogic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/Logic/ClientLogic.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.487 ns ClientLogic:u2\|y\[9\] 11 REG Unassigned 2 " "Info: 11: + IC(0.000 ns) + CELL(0.108 ns) = 2.487 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'ClientLogic:u2\|y\[9\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ClientLogic:u2|Add6~19 ClientLogic:u2|y[9] } "NODE_NAME" } } { "../src/Logic/ClientLogic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/Logic/ClientLogic.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.812 ns ( 72.86 % ) " "Info: Total cell delay = 1.812 ns ( 72.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.675 ns ( 27.14 % ) " "Info: Total interconnect delay = 0.675 ns ( 27.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { WASDDecoder:u1|KeyboardDecoder:u1|lwasdPressed[2] ClientLogic:u2|Add6~4 ClientLogic:u2|Add6~6 ClientLogic:u2|Add6~8 ClientLogic:u2|Add6~10 ClientLogic:u2|Add6~12 ClientLogic:u2|Add6~14 ClientLogic:u2|Add6~16 ClientLogic:u2|Add6~18 ClientLogic:u2|Add6~19 ClientLogic:u2|y[9] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { WASDDecoder:u1|KeyboardDecoder:u1|lwasdPressed[2] ClientLogic:u2|Add6~4 ClientLogic:u2|Add6~6 ClientLogic:u2|Add6~8 ClientLogic:u2|Add6~10 ClientLogic:u2|Add6~12 ClientLogic:u2|Add6~14 ClientLogic:u2|Add6~16 ClientLogic:u2|Add6~18 ClientLogic:u2|Add6~19 ClientLogic:u2|y[9] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.487 ns register register " "Info: Estimated most critical path is register to register delay of 2.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns WASDDecoder:u1\|KeyboardDecoder:u1\|lwasdPressed\[2\] 1 REG LAB_X86_Y39 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X86_Y39; Fanout = 19; REG Node = 'WASDDecoder:u1\|KeyboardDecoder:u1\|lwasdPressed\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WASDDecoder:u1|KeyboardDecoder:u1|lwasdPressed[2] } "NODE_NAME" } } { "../src/keydecoder/keyboarddecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/keyboarddecoder.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.596 ns) 1.271 ns ClientLogic:u2\|Add6~4 2 COMB LAB_X86_Y39 2 " "Info: 2: + IC(0.675 ns) + CELL(0.596 ns) = 1.271 ns; Loc. = LAB_X86_Y39; Fanout = 2; COMB Node = 'ClientLogic:u2\|Add6~4'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { WASDDecoder:u1|KeyboardDecoder:u1|lwasdPressed[2] ClientLogic:u2|Add6~4 } "NODE_NAME" } } { "../src/Logic/ClientLogic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/Logic/ClientLogic.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.357 ns ClientLogic:u2\|Add6~6 3 COMB LAB_X86_Y39 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.357 ns; Loc. = LAB_X86_Y39; Fanout = 2; COMB Node = 'ClientLogic:u2\|Add6~6'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ClientLogic:u2|Add6~4 ClientLogic:u2|Add6~6 } "NODE_NAME" } } { "../src/Logic/ClientLogic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/Logic/ClientLogic.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.443 ns ClientLogic:u2\|Add6~8 4 COMB LAB_X86_Y39 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.443 ns; Loc. = LAB_X86_Y39; Fanout = 2; COMB Node = 'ClientLogic:u2\|Add6~8'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ClientLogic:u2|Add6~6 ClientLogic:u2|Add6~8 } "NODE_NAME" } } { "../src/Logic/ClientLogic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/Logic/ClientLogic.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.529 ns ClientLogic:u2\|Add6~10 5 COMB LAB_X86_Y39 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.529 ns; Loc. = LAB_X86_Y39; Fanout = 2; COMB Node = 'ClientLogic:u2\|Add6~10'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ClientLogic:u2|Add6~8 ClientLogic:u2|Add6~10 } "NODE_NAME" } } { "../src/Logic/ClientLogic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/Logic/ClientLogic.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.615 ns ClientLogic:u2\|Add6~12 6 COMB LAB_X86_Y39 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.615 ns; Loc. = LAB_X86_Y39; Fanout = 2; COMB Node = 'ClientLogic:u2\|Add6~12'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ClientLogic:u2|Add6~10 ClientLogic:u2|Add6~12 } "NODE_NAME" } } { "../src/Logic/ClientLogic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/Logic/ClientLogic.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.701 ns ClientLogic:u2\|Add6~14 7 COMB LAB_X86_Y39 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.701 ns; Loc. = LAB_X86_Y39; Fanout = 2; COMB Node = 'ClientLogic:u2\|Add6~14'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ClientLogic:u2|Add6~12 ClientLogic:u2|Add6~14 } "NODE_NAME" } } { "../src/Logic/ClientLogic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/Logic/ClientLogic.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.787 ns ClientLogic:u2\|Add6~16 8 COMB LAB_X86_Y39 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 1.787 ns; Loc. = LAB_X86_Y39; Fanout = 2; COMB Node = 'ClientLogic:u2\|Add6~16'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ClientLogic:u2|Add6~14 ClientLogic:u2|Add6~16 } "NODE_NAME" } } { "../src/Logic/ClientLogic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/Logic/ClientLogic.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.873 ns ClientLogic:u2\|Add6~18 9 COMB LAB_X86_Y39 1 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 1.873 ns; Loc. = LAB_X86_Y39; Fanout = 1; COMB Node = 'ClientLogic:u2\|Add6~18'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ClientLogic:u2|Add6~16 ClientLogic:u2|Add6~18 } "NODE_NAME" } } { "../src/Logic/ClientLogic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/Logic/ClientLogic.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.379 ns ClientLogic:u2\|Add6~19 10 COMB LAB_X86_Y39 1 " "Info: 10: + IC(0.000 ns) + CELL(0.506 ns) = 2.379 ns; Loc. = LAB_X86_Y39; Fanout = 1; COMB Node = 'ClientLogic:u2\|Add6~19'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ClientLogic:u2|Add6~18 ClientLogic:u2|Add6~19 } "NODE_NAME" } } { "../src/Logic/ClientLogic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/Logic/ClientLogic.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.487 ns ClientLogic:u2\|y\[9\] 11 REG LAB_X86_Y39 2 " "Info: 11: + IC(0.000 ns) + CELL(0.108 ns) = 2.487 ns; Loc. = LAB_X86_Y39; Fanout = 2; REG Node = 'ClientLogic:u2\|y\[9\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ClientLogic:u2|Add6~19 ClientLogic:u2|y[9] } "NODE_NAME" } } { "../src/Logic/ClientLogic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/Logic/ClientLogic.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.812 ns ( 72.86 % ) " "Info: Total cell delay = 1.812 ns ( 72.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.675 ns ( 27.14 % ) " "Info: Total interconnect delay = 0.675 ns ( 27.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { WASDDecoder:u1|KeyboardDecoder:u1|lwasdPressed[2] ClientLogic:u2|Add6~4 ClientLogic:u2|Add6~6 ClientLogic:u2|Add6~8 ClientLogic:u2|Add6~10 ClientLogic:u2|Add6~12 ClientLogic:u2|Add6~14 ClientLogic:u2|Add6~16 ClientLogic:u2|Add6~18 ClientLogic:u2|Add6~19 ClientLogic:u2|y[9] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X84_Y26 X95_Y38 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X84_Y26 to location X95_Y38" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "11 " "Warning: Found 11 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_HSYNC 0 " "Info: Pin \"vga_HSYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_VSYNC 0 " "Info: Pin \"vga_VSYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[0\] 0 " "Info: Pin \"vga_r\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[1\] 0 " "Info: Pin \"vga_r\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[2\] 0 " "Info: Pin \"vga_r\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[0\] 0 " "Info: Pin \"vga_g\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[1\] 0 " "Info: Pin \"vga_g\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[2\] 0 " "Info: Pin \"vga_g\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[0\] 0 " "Info: Pin \"vga_b\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[1\] 0 " "Info: Pin \"vga_b\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[2\] 0 " "Info: Pin \"vga_b\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/build/MoveOrDie.fit.smsg " "Info: Generated suppressed messages file C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/build/MoveOrDie.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "408 " "Info: Peak virtual memory: 408 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 16 22:16:54 2017 " "Info: Processing ended: Tue May 16 22:16:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
