Simulator report for LR1_qsim
Wed Apr 19 13:45:52 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 3.0 us       ;
; Simulation Netlist Size     ; 235 nodes    ;
; Simulation Coverage         ;      81.62 % ;
; Total Number of Transitions ; 4481         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                    ;
+--------------------------------------------------------------------------------------------+------------------------------------------+---------------+
; Option                                                                                     ; Setting                                  ; Default Value ;
+--------------------------------------------------------------------------------------------+------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                               ; Timing        ;
; Start time                                                                                 ; 0 ns                                     ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                      ;               ;
; Vector input source                                                                        ; D:/altera/13.0sp1/LR1_work/Waveform1.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                       ; On            ;
; Check outputs                                                                              ; Off                                      ; Off           ;
; Report simulation coverage                                                                 ; On                                       ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                       ; On            ;
; Display missing 1-value coverage report                                                    ; On                                       ; On            ;
; Display missing 0-value coverage report                                                    ; On                                       ; On            ;
; Detect setup and hold time violations                                                      ; Off                                      ; Off           ;
; Detect glitches                                                                            ; Off                                      ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                      ; Off           ;
; Generate Signal Activity File                                                              ; Off                                      ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                      ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                      ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                       ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                               ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                      ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                      ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                     ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport                                ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport                                ; Transport     ;
+--------------------------------------------------------------------------------------------+------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      81.62 % ;
; Total nodes checked                                 ; 235          ;
; Total output ports checked                          ; 234          ;
; Total output ports with complete 1/0-value coverage ; 191          ;
; Total output ports with no 1/0-value coverage       ; 41           ;
; Total output ports with no 1-value coverage         ; 41           ;
; Total output ports with no 0-value coverage         ; 43           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                              ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------+
; Node Name                                                                 ; Output Port Name                                                          ; Output Port Type ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------+
; |main|LED-A                                                               ; |main|LED-A                                                               ; pin_out          ;
; |main|50MHZ                                                               ; |main|50MHZ                                                               ; out              ;
; |main|unit[0]                                                             ; |main|unit[0]                                                             ; pin_out          ;
; |main|unit[1]                                                             ; |main|unit[1]                                                             ; pin_out          ;
; |main|unit[2]                                                             ; |main|unit[2]                                                             ; pin_out          ;
; |main|unit[3]                                                             ; |main|unit[3]                                                             ; pin_out          ;
; |main|Button                                                              ; |main|Button                                                              ; out              ;
; |main|ten[0]                                                              ; |main|ten[0]                                                              ; pin_out          ;
; |main|LED-B                                                               ; |main|LED-B                                                               ; pin_out          ;
; |main|LED-C                                                               ; |main|LED-C                                                               ; pin_out          ;
; |main|LED-D                                                               ; |main|LED-D                                                               ; pin_out          ;
; |main|LED-E                                                               ; |main|LED-E                                                               ; pin_out          ;
; |main|LED-F                                                               ; |main|LED-F                                                               ; pin_out          ;
; |main|LED-G                                                               ; |main|LED-G                                                               ; pin_out          ;
; |main|Led_blink                                                           ; |main|Led_blink                                                           ; pin_out          ;
; |main|inst28                                                              ; |main|inst28                                                              ; out0             ;
; |main|SchematicStatus:inst12|inst1                                        ; |main|SchematicStatus:inst12|inst1                                        ; out0             ;
; |main|SchematicStatus:inst12|inst                                         ; |main|SchematicStatus:inst12|inst                                         ; out0             ;
; |main|Start_end_check:inst15|inst3                                        ; |main|Start_end_check:inst15|inst3                                        ; regout           ;
; |main|Timer:inst3|inst21                                                  ; |main|Timer:inst3|inst21                                                  ; out0             ;
; |main|Timer:inst3|inst28                                                  ; |main|Timer:inst3|inst28                                                  ; out0             ;
; |main|Timer:inst3|inst17                                                  ; |main|Timer:inst3|inst17                                                  ; out0             ;
; |main|Timer:inst3|inst2                                                   ; |main|Timer:inst3|inst2                                                   ; out0             ;
; |main|Timer:inst3|EdgeCheck:inst|inst20                                   ; |main|Timer:inst3|EdgeCheck:inst|inst20                                   ; out0             ;
; |main|Timer:inst3|EdgeCheck:inst|inst4                                    ; |main|Timer:inst3|EdgeCheck:inst|inst4                                    ; regout           ;
; |main|Timer:inst3|EdgeCheck:inst|inst3                                    ; |main|Timer:inst3|EdgeCheck:inst|inst3                                    ; regout           ;
; |main|Timer:inst3|ACNT:inst1|inst                                         ; |main|Timer:inst3|ACNT:inst1|inst                                         ; regout           ;
; |main|Timer:inst3|ACNT:inst1|inst1                                        ; |main|Timer:inst3|ACNT:inst1|inst1                                        ; regout           ;
; |main|Timer:inst3|ACNT:inst1|inst2                                        ; |main|Timer:inst3|ACNT:inst1|inst2                                        ; regout           ;
; |main|21mux:inst1|5                                                       ; |main|21mux:inst1|5                                                       ; out0             ;
; |main|21mux:inst1|6                                                       ; |main|21mux:inst1|6                                                       ; out0             ;
; |main|21mux:inst1|7                                                       ; |main|21mux:inst1|7                                                       ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst|inst69                           ; |main|SyncCNT_up_down:inst4|SyncCNT:inst|inst69                           ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst|inst1                            ; |main|SyncCNT_up_down:inst4|SyncCNT:inst|inst1                            ; regout           ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst|inst70                           ; |main|SyncCNT_up_down:inst4|SyncCNT:inst|inst70                           ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst|inst2                            ; |main|SyncCNT_up_down:inst4|SyncCNT:inst|inst2                            ; regout           ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst|inst45                           ; |main|SyncCNT_up_down:inst4|SyncCNT:inst|inst45                           ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst|inst                             ; |main|SyncCNT_up_down:inst4|SyncCNT:inst|inst                             ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst|inst4                            ; |main|SyncCNT_up_down:inst4|SyncCNT:inst|inst4                            ; regout           ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst|inst46                           ; |main|SyncCNT_up_down:inst4|SyncCNT:inst|inst46                           ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst|inst30                           ; |main|SyncCNT_up_down:inst4|SyncCNT:inst|inst30                           ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst|inst26                           ; |main|SyncCNT_up_down:inst4|SyncCNT:inst|inst26                           ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst|inst29                           ; |main|SyncCNT_up_down:inst4|SyncCNT:inst|inst29                           ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst|inst3                            ; |main|SyncCNT_up_down:inst4|SyncCNT:inst|inst3                            ; regout           ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst|inst15                           ; |main|SyncCNT_up_down:inst4|SyncCNT:inst|inst15                           ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst|inst13                           ; |main|SyncCNT_up_down:inst4|SyncCNT:inst|inst13                           ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst|inst7                            ; |main|SyncCNT_up_down:inst4|SyncCNT:inst|inst7                            ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst|inst5                            ; |main|SyncCNT_up_down:inst4|SyncCNT:inst|inst5                            ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst|inst12                           ; |main|SyncCNT_up_down:inst4|SyncCNT:inst|inst12                           ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst|inst27                           ; |main|SyncCNT_up_down:inst4|SyncCNT:inst|inst27                           ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst|inst44                           ; |main|SyncCNT_up_down:inst4|SyncCNT:inst|inst44                           ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst|21mux:inst23|5                   ; |main|SyncCNT_up_down:inst4|SyncCNT:inst|21mux:inst23|5                   ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst|21mux:inst23|6                   ; |main|SyncCNT_up_down:inst4|SyncCNT:inst|21mux:inst23|6                   ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst|21mux:inst23|7                   ; |main|SyncCNT_up_down:inst4|SyncCNT:inst|21mux:inst23|7                   ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst|21mux:inst54|6                   ; |main|SyncCNT_up_down:inst4|SyncCNT:inst|21mux:inst54|6                   ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst|21mux:inst24|5                   ; |main|SyncCNT_up_down:inst4|SyncCNT:inst|21mux:inst24|5                   ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst|21mux:inst24|6                   ; |main|SyncCNT_up_down:inst4|SyncCNT:inst|21mux:inst24|6                   ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst|21mux:inst24|7                   ; |main|SyncCNT_up_down:inst4|SyncCNT:inst|21mux:inst24|7                   ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst|21mux:inst56|5                   ; |main|SyncCNT_up_down:inst4|SyncCNT:inst|21mux:inst56|5                   ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst|21mux:inst56|6                   ; |main|SyncCNT_up_down:inst4|SyncCNT:inst|21mux:inst56|6                   ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst|21mux:inst22|5                   ; |main|SyncCNT_up_down:inst4|SyncCNT:inst|21mux:inst22|5                   ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst|21mux:inst22|6                   ; |main|SyncCNT_up_down:inst4|SyncCNT:inst|21mux:inst22|6                   ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst|21mux:inst22|7                   ; |main|SyncCNT_up_down:inst4|SyncCNT:inst|21mux:inst22|7                   ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst|21mux:inst53|6                   ; |main|SyncCNT_up_down:inst4|SyncCNT:inst|21mux:inst53|6                   ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst|21mux:inst50|5                   ; |main|SyncCNT_up_down:inst4|SyncCNT:inst|21mux:inst50|5                   ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst|21mux:inst50|6                   ; |main|SyncCNT_up_down:inst4|SyncCNT:inst|21mux:inst50|6                   ; out0             ;
; |main|SyncCNT_up_down:inst4|21mux:inst14|5                                ; |main|SyncCNT_up_down:inst4|21mux:inst14|5                                ; out0             ;
; |main|SyncCNT_up_down:inst4|21mux:inst14|6                                ; |main|SyncCNT_up_down:inst4|21mux:inst14|6                                ; out0             ;
; |main|SyncCNT_up_down:inst4|21mux:inst14|7                                ; |main|SyncCNT_up_down:inst4|21mux:inst14|7                                ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|inst1                           ; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|inst1                           ; regout           ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|inst70                          ; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|inst70                          ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|inst45                          ; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|inst45                          ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|inst                            ; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|inst                            ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|inst46                          ; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|inst46                          ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|inst30                          ; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|inst30                          ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|inst29                          ; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|inst29                          ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|inst15                          ; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|inst15                          ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|inst13                          ; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|inst13                          ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|inst5                           ; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|inst5                           ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|inst12                          ; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|inst12                          ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|inst27                          ; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|inst27                          ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|inst44                          ; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|inst44                          ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|21mux:inst23|5                  ; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|21mux:inst23|5                  ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|21mux:inst23|7                  ; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|21mux:inst23|7                  ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|21mux:inst54|6                  ; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|21mux:inst54|6                  ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|21mux:inst24|5                  ; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|21mux:inst24|5                  ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|21mux:inst24|7                  ; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|21mux:inst24|7                  ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|21mux:inst56|5                  ; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|21mux:inst56|5                  ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|21mux:inst56|6                  ; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|21mux:inst56|6                  ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|21mux:inst22|5                  ; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|21mux:inst22|5                  ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|21mux:inst22|6                  ; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|21mux:inst22|6                  ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|21mux:inst22|7                  ; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|21mux:inst22|7                  ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|21mux:inst53|6                  ; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|21mux:inst53|6                  ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|21mux:inst50|5                  ; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|21mux:inst50|5                  ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|21mux:inst50|6                  ; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|21mux:inst50|6                  ; out0             ;
; |main|Freq_divider:inst14|out_pos[1]                                      ; |main|Freq_divider:inst14|out_pos[1]                                      ; regout           ;
; |main|Freq_divider:inst14|out_pos[2]                                      ; |main|Freq_divider:inst14|out_pos[2]                                      ; regout           ;
; |main|Freq_divider:inst14|out_pos[3]                                      ; |main|Freq_divider:inst14|out_pos[3]                                      ; regout           ;
; |main|Freq_divider:inst14|out_pos[4]                                      ; |main|Freq_divider:inst14|out_pos[4]                                      ; regout           ;
; |main|Freq_divider:inst14|out_pos[5]                                      ; |main|Freq_divider:inst14|out_pos[5]                                      ; regout           ;
; |main|Freq_divider:inst14|out_pos[6]                                      ; |main|Freq_divider:inst14|out_pos[6]                                      ; regout           ;
; |main|Freq_divider:inst14|out_pos[7]                                      ; |main|Freq_divider:inst14|out_pos[7]                                      ; regout           ;
; |main|busmux:inst2|lpm_mux:$00000|mux_1qc:auto_generated|result_node[3]~1 ; |main|busmux:inst2|lpm_mux:$00000|mux_1qc:auto_generated|result_node[3]~1 ; out0             ;
; |main|busmux:inst2|lpm_mux:$00000|mux_1qc:auto_generated|result_node[3]   ; |main|busmux:inst2|lpm_mux:$00000|mux_1qc:auto_generated|result_node[3]   ; out0             ;
; |main|busmux:inst2|lpm_mux:$00000|mux_1qc:auto_generated|result_node[2]~3 ; |main|busmux:inst2|lpm_mux:$00000|mux_1qc:auto_generated|result_node[2]~3 ; out0             ;
; |main|busmux:inst2|lpm_mux:$00000|mux_1qc:auto_generated|result_node[2]   ; |main|busmux:inst2|lpm_mux:$00000|mux_1qc:auto_generated|result_node[2]   ; out0             ;
; |main|busmux:inst2|lpm_mux:$00000|mux_1qc:auto_generated|result_node[1]~5 ; |main|busmux:inst2|lpm_mux:$00000|mux_1qc:auto_generated|result_node[1]~5 ; out0             ;
; |main|busmux:inst2|lpm_mux:$00000|mux_1qc:auto_generated|result_node[1]   ; |main|busmux:inst2|lpm_mux:$00000|mux_1qc:auto_generated|result_node[1]   ; out0             ;
; |main|busmux:inst2|lpm_mux:$00000|mux_1qc:auto_generated|result_node[0]~7 ; |main|busmux:inst2|lpm_mux:$00000|mux_1qc:auto_generated|result_node[0]~7 ; out0             ;
; |main|busmux:inst2|lpm_mux:$00000|mux_1qc:auto_generated|result_node[0]   ; |main|busmux:inst2|lpm_mux:$00000|mux_1qc:auto_generated|result_node[0]   ; out0             ;
; |main|BCD:inst|y_g:inst6|inst21                                           ; |main|BCD:inst|y_g:inst6|inst21                                           ; out0             ;
; |main|BCD:inst|y_g:inst6|inst18                                           ; |main|BCD:inst|y_g:inst6|inst18                                           ; out0             ;
; |main|BCD:inst|y_g:inst6|inst16                                           ; |main|BCD:inst|y_g:inst6|inst16                                           ; out0             ;
; |main|BCD:inst|y_g:inst6|inst14                                           ; |main|BCD:inst|y_g:inst6|inst14                                           ; out0             ;
; |main|BCD:inst|y_g:inst6|inst13                                           ; |main|BCD:inst|y_g:inst6|inst13                                           ; out0             ;
; |main|BCD:inst|y_g:inst6|inst11                                           ; |main|BCD:inst|y_g:inst6|inst11                                           ; out0             ;
; |main|BCD:inst|y_g:inst6|inst17                                           ; |main|BCD:inst|y_g:inst6|inst17                                           ; out0             ;
; |main|BCD:inst|y_g:inst6|inst7                                            ; |main|BCD:inst|y_g:inst6|inst7                                            ; out0             ;
; |main|BCD:inst|y_g:inst6|inst5                                            ; |main|BCD:inst|y_g:inst6|inst5                                            ; out0             ;
; |main|BCD:inst|y_g:inst6|inst10                                           ; |main|BCD:inst|y_g:inst6|inst10                                           ; out0             ;
; |main|BCD:inst|y_g:inst6|inst8                                            ; |main|BCD:inst|y_g:inst6|inst8                                            ; out0             ;
; |main|BCD:inst|y_f:inst5|inst26                                           ; |main|BCD:inst|y_f:inst5|inst26                                           ; out0             ;
; |main|BCD:inst|y_f:inst5|inst16                                           ; |main|BCD:inst|y_f:inst5|inst16                                           ; out0             ;
; |main|BCD:inst|y_f:inst5|inst14                                           ; |main|BCD:inst|y_f:inst5|inst14                                           ; out0             ;
; |main|BCD:inst|y_f:inst5|inst24                                           ; |main|BCD:inst|y_f:inst5|inst24                                           ; out0             ;
; |main|BCD:inst|y_f:inst5|inst22                                           ; |main|BCD:inst|y_f:inst5|inst22                                           ; out0             ;
; |main|BCD:inst|y_f:inst5|inst13                                           ; |main|BCD:inst|y_f:inst5|inst13                                           ; out0             ;
; |main|BCD:inst|y_f:inst5|inst11                                           ; |main|BCD:inst|y_f:inst5|inst11                                           ; out0             ;
; |main|BCD:inst|y_f:inst5|inst10                                           ; |main|BCD:inst|y_f:inst5|inst10                                           ; out0             ;
; |main|BCD:inst|y_f:inst5|inst8                                            ; |main|BCD:inst|y_f:inst5|inst8                                            ; out0             ;
; |main|BCD:inst|y_f:inst5|inst20                                           ; |main|BCD:inst|y_f:inst5|inst20                                           ; out0             ;
; |main|BCD:inst|y_f:inst5|inst7                                            ; |main|BCD:inst|y_f:inst5|inst7                                            ; out0             ;
; |main|BCD:inst|y_f:inst5|inst5                                            ; |main|BCD:inst|y_f:inst5|inst5                                            ; out0             ;
; |main|BCD:inst|y_f:inst5|inst19                                           ; |main|BCD:inst|y_f:inst5|inst19                                           ; out0             ;
; |main|BCD:inst|y_f:inst5|inst17                                           ; |main|BCD:inst|y_f:inst5|inst17                                           ; out0             ;
; |main|BCD:inst|y_e:inst4|inst9                                            ; |main|BCD:inst|y_e:inst4|inst9                                            ; out0             ;
; |main|BCD:inst|y_e:inst4|inst8                                            ; |main|BCD:inst|y_e:inst4|inst8                                            ; out0             ;
; |main|BCD:inst|y_e:inst4|inst6                                            ; |main|BCD:inst|y_e:inst4|inst6                                            ; out0             ;
; |main|BCD:inst|y_e:inst4|inst5                                            ; |main|BCD:inst|y_e:inst4|inst5                                            ; out0             ;
; |main|BCD:inst|y_d:inst3|inst26                                           ; |main|BCD:inst|y_d:inst3|inst26                                           ; out0             ;
; |main|BCD:inst|y_d:inst3|inst19                                           ; |main|BCD:inst|y_d:inst3|inst19                                           ; out0             ;
; |main|BCD:inst|y_d:inst3|inst17                                           ; |main|BCD:inst|y_d:inst3|inst17                                           ; out0             ;
; |main|BCD:inst|y_d:inst3|inst15                                           ; |main|BCD:inst|y_d:inst3|inst15                                           ; out0             ;
; |main|BCD:inst|y_d:inst3|inst24                                           ; |main|BCD:inst|y_d:inst3|inst24                                           ; out0             ;
; |main|BCD:inst|y_d:inst3|inst22                                           ; |main|BCD:inst|y_d:inst3|inst22                                           ; out0             ;
; |main|BCD:inst|y_d:inst3|inst14                                           ; |main|BCD:inst|y_d:inst3|inst14                                           ; out0             ;
; |main|BCD:inst|y_d:inst3|inst12                                           ; |main|BCD:inst|y_d:inst3|inst12                                           ; out0             ;
; |main|BCD:inst|y_d:inst3|inst11                                           ; |main|BCD:inst|y_d:inst3|inst11                                           ; out0             ;
; |main|BCD:inst|y_d:inst3|inst9                                            ; |main|BCD:inst|y_d:inst3|inst9                                            ; out0             ;
; |main|BCD:inst|y_d:inst3|inst20                                           ; |main|BCD:inst|y_d:inst3|inst20                                           ; out0             ;
; |main|BCD:inst|y_d:inst3|inst8                                            ; |main|BCD:inst|y_d:inst3|inst8                                            ; out0             ;
; |main|BCD:inst|y_d:inst3|inst6                                            ; |main|BCD:inst|y_d:inst3|inst6                                            ; out0             ;
; |main|BCD:inst|y_d:inst3|inst5                                            ; |main|BCD:inst|y_d:inst3|inst5                                            ; out0             ;
; |main|BCD:inst|y_c:inst2|inst10                                           ; |main|BCD:inst|y_c:inst2|inst10                                           ; out0             ;
; |main|BCD:inst|y_c:inst2|inst7                                            ; |main|BCD:inst|y_c:inst2|inst7                                            ; out0             ;
; |main|BCD:inst|y_c:inst2|inst8                                            ; |main|BCD:inst|y_c:inst2|inst8                                            ; out0             ;
; |main|BCD:inst|y_c:inst2|inst6                                            ; |main|BCD:inst|y_c:inst2|inst6                                            ; out0             ;
; |main|BCD:inst|y_c:inst2|inst5                                            ; |main|BCD:inst|y_c:inst2|inst5                                            ; out0             ;
; |main|BCD:inst|y_b:inst1|inst17                                           ; |main|BCD:inst|y_b:inst1|inst17                                           ; out0             ;
; |main|BCD:inst|y_b:inst1|inst15                                           ; |main|BCD:inst|y_b:inst1|inst15                                           ; out0             ;
; |main|BCD:inst|y_b:inst1|inst12                                           ; |main|BCD:inst|y_b:inst1|inst12                                           ; out0             ;
; |main|BCD:inst|y_b:inst1|inst11                                           ; |main|BCD:inst|y_b:inst1|inst11                                           ; out0             ;
; |main|BCD:inst|y_b:inst1|inst13                                           ; |main|BCD:inst|y_b:inst1|inst13                                           ; out0             ;
; |main|BCD:inst|y_b:inst1|inst10                                           ; |main|BCD:inst|y_b:inst1|inst10                                           ; out0             ;
; |main|BCD:inst|y_b:inst1|inst8                                            ; |main|BCD:inst|y_b:inst1|inst8                                            ; out0             ;
; |main|BCD:inst|y_b:inst1|inst7                                            ; |main|BCD:inst|y_b:inst1|inst7                                            ; out0             ;
; |main|BCD:inst|y_b:inst1|inst5                                            ; |main|BCD:inst|y_b:inst1|inst5                                            ; out0             ;
; |main|BCD:inst|y_a:inst|inst18                                            ; |main|BCD:inst|y_a:inst|inst18                                            ; out0             ;
; |main|BCD:inst|y_a:inst|inst16                                            ; |main|BCD:inst|y_a:inst|inst16                                            ; out0             ;
; |main|BCD:inst|y_a:inst|inst15                                            ; |main|BCD:inst|y_a:inst|inst15                                            ; out0             ;
; |main|BCD:inst|y_a:inst|inst13                                            ; |main|BCD:inst|y_a:inst|inst13                                            ; out0             ;
; |main|BCD:inst|y_a:inst|inst12                                            ; |main|BCD:inst|y_a:inst|inst12                                            ; out0             ;
; |main|BCD:inst|y_a:inst|inst10                                            ; |main|BCD:inst|y_a:inst|inst10                                            ; out0             ;
; |main|BCD:inst|y_a:inst|inst8                                             ; |main|BCD:inst|y_a:inst|inst8                                             ; out0             ;
; |main|BCD:inst|y_a:inst|inst6                                             ; |main|BCD:inst|y_a:inst|inst6                                             ; out0             ;
; |main|BCD:inst|y_a:inst|inst5                                             ; |main|BCD:inst|y_a:inst|inst5                                             ; out0             ;
; |main|BCD:inst|y_a:inst|inst3                                             ; |main|BCD:inst|y_a:inst|inst3                                             ; out0             ;
; |main|Freq_divider:inst14|Add0~0                                          ; |main|Freq_divider:inst14|Add0~0                                          ; out0             ;
; |main|Freq_divider:inst14|Add0~1                                          ; |main|Freq_divider:inst14|Add0~1                                          ; out0             ;
; |main|Freq_divider:inst14|Add0~2                                          ; |main|Freq_divider:inst14|Add0~2                                          ; out0             ;
; |main|Freq_divider:inst14|Add0~3                                          ; |main|Freq_divider:inst14|Add0~3                                          ; out0             ;
; |main|Freq_divider:inst14|Add0~4                                          ; |main|Freq_divider:inst14|Add0~4                                          ; out0             ;
; |main|Freq_divider:inst14|Add0~5                                          ; |main|Freq_divider:inst14|Add0~5                                          ; out0             ;
; |main|Freq_divider:inst14|Add0~6                                          ; |main|Freq_divider:inst14|Add0~6                                          ; out0             ;
; |main|Freq_divider:inst14|Add0~7                                          ; |main|Freq_divider:inst14|Add0~7                                          ; out0             ;
; |main|Freq_divider:inst14|Add0~8                                          ; |main|Freq_divider:inst14|Add0~8                                          ; out0             ;
; |main|Freq_divider:inst14|Add0~9                                          ; |main|Freq_divider:inst14|Add0~9                                          ; out0             ;
; |main|Freq_divider:inst14|Add0~10                                         ; |main|Freq_divider:inst14|Add0~10                                         ; out0             ;
; |main|Freq_divider:inst14|Add0~11                                         ; |main|Freq_divider:inst14|Add0~11                                         ; out0             ;
; |main|Freq_divider:inst14|Add0~12                                         ; |main|Freq_divider:inst14|Add0~12                                         ; out0             ;
; |main|Freq_divider:inst14|Add0~13                                         ; |main|Freq_divider:inst14|Add0~13                                         ; out0             ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                 ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------+
; Node Name                                                                 ; Output Port Name                                                          ; Output Port Type ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------+
; |main|ten[1]                                                              ; |main|ten[1]                                                              ; pin_out          ;
; |main|ten[2]                                                              ; |main|ten[2]                                                              ; pin_out          ;
; |main|ten[3]                                                              ; |main|ten[3]                                                              ; pin_out          ;
; |main|U2_138_select                                                       ; |main|U2_138_select                                                       ; pin_out          ;
; |main|U3_138_select                                                       ; |main|U3_138_select                                                       ; pin_out          ;
; |main|A1                                                                  ; |main|A1                                                                  ; pin_out          ;
; |main|A2                                                                  ; |main|A2                                                                  ; pin_out          ;
; |main|A0                                                                  ; |main|A0                                                                  ; pin_out          ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|inst69                          ; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|inst69                          ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|inst2                           ; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|inst2                           ; regout           ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|inst4                           ; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|inst4                           ; regout           ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|inst26                          ; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|inst26                          ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|inst3                           ; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|inst3                           ; regout           ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|inst7                           ; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|inst7                           ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|21mux:inst23|6                  ; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|21mux:inst23|6                  ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|21mux:inst24|6                  ; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|21mux:inst24|6                  ; out0             ;
; |main|Freq_divider:inst14|out_pos[9]                                      ; |main|Freq_divider:inst14|out_pos[9]                                      ; regout           ;
; |main|Freq_divider:inst14|out_pos[10]                                     ; |main|Freq_divider:inst14|out_pos[10]                                     ; regout           ;
; |main|Freq_divider:inst14|out_pos[11]                                     ; |main|Freq_divider:inst14|out_pos[11]                                     ; regout           ;
; |main|Freq_divider:inst14|out_pos[12]                                     ; |main|Freq_divider:inst14|out_pos[12]                                     ; regout           ;
; |main|Freq_divider:inst14|out_pos[13]                                     ; |main|Freq_divider:inst14|out_pos[13]                                     ; regout           ;
; |main|Freq_divider:inst14|out_pos[14]                                     ; |main|Freq_divider:inst14|out_pos[14]                                     ; regout           ;
; |main|Freq_divider:inst14|out_pos[15]                                     ; |main|Freq_divider:inst14|out_pos[15]                                     ; regout           ;
; |main|busmux:inst2|lpm_mux:$00000|mux_1qc:auto_generated|result_node[3]~0 ; |main|busmux:inst2|lpm_mux:$00000|mux_1qc:auto_generated|result_node[3]~0 ; out0             ;
; |main|busmux:inst2|lpm_mux:$00000|mux_1qc:auto_generated|result_node[2]~2 ; |main|busmux:inst2|lpm_mux:$00000|mux_1qc:auto_generated|result_node[2]~2 ; out0             ;
; |main|busmux:inst2|lpm_mux:$00000|mux_1qc:auto_generated|result_node[1]~4 ; |main|busmux:inst2|lpm_mux:$00000|mux_1qc:auto_generated|result_node[1]~4 ; out0             ;
; |main|busmux:inst2|lpm_mux:$00000|mux_1qc:auto_generated|result_node[0]~6 ; |main|busmux:inst2|lpm_mux:$00000|mux_1qc:auto_generated|result_node[0]~6 ; out0             ;
; |main|Freq_divider:inst14|Add0~15                                         ; |main|Freq_divider:inst14|Add0~15                                         ; out0             ;
; |main|Freq_divider:inst14|Add0~16                                         ; |main|Freq_divider:inst14|Add0~16                                         ; out0             ;
; |main|Freq_divider:inst14|Add0~17                                         ; |main|Freq_divider:inst14|Add0~17                                         ; out0             ;
; |main|Freq_divider:inst14|Add0~18                                         ; |main|Freq_divider:inst14|Add0~18                                         ; out0             ;
; |main|Freq_divider:inst14|Add0~19                                         ; |main|Freq_divider:inst14|Add0~19                                         ; out0             ;
; |main|Freq_divider:inst14|Add0~20                                         ; |main|Freq_divider:inst14|Add0~20                                         ; out0             ;
; |main|Freq_divider:inst14|Add0~21                                         ; |main|Freq_divider:inst14|Add0~21                                         ; out0             ;
; |main|Freq_divider:inst14|Add0~22                                         ; |main|Freq_divider:inst14|Add0~22                                         ; out0             ;
; |main|Freq_divider:inst14|Add0~23                                         ; |main|Freq_divider:inst14|Add0~23                                         ; out0             ;
; |main|Freq_divider:inst14|Add0~24                                         ; |main|Freq_divider:inst14|Add0~24                                         ; out0             ;
; |main|Freq_divider:inst14|Add0~25                                         ; |main|Freq_divider:inst14|Add0~25                                         ; out0             ;
; |main|Freq_divider:inst14|Add0~26                                         ; |main|Freq_divider:inst14|Add0~26                                         ; out0             ;
; |main|Freq_divider:inst14|Add0~27                                         ; |main|Freq_divider:inst14|Add0~27                                         ; out0             ;
; |main|Freq_divider:inst14|Add0~28                                         ; |main|Freq_divider:inst14|Add0~28                                         ; out0             ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                 ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------+
; Node Name                                                                 ; Output Port Name                                                          ; Output Port Type ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------+
; |main|ten[1]                                                              ; |main|ten[1]                                                              ; pin_out          ;
; |main|ten[2]                                                              ; |main|ten[2]                                                              ; pin_out          ;
; |main|ten[3]                                                              ; |main|ten[3]                                                              ; pin_out          ;
; |main|U2_138_select                                                       ; |main|U2_138_select                                                       ; pin_out          ;
; |main|U3_138_select                                                       ; |main|U3_138_select                                                       ; pin_out          ;
; |main|A1                                                                  ; |main|A1                                                                  ; pin_out          ;
; |main|A2                                                                  ; |main|A2                                                                  ; pin_out          ;
; |main|A0                                                                  ; |main|A0                                                                  ; pin_out          ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|inst69                          ; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|inst69                          ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|inst2                           ; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|inst2                           ; regout           ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|inst4                           ; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|inst4                           ; regout           ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|inst26                          ; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|inst26                          ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|inst3                           ; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|inst3                           ; regout           ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|inst7                           ; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|inst7                           ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|21mux:inst23|6                  ; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|21mux:inst23|6                  ; out0             ;
; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|21mux:inst24|6                  ; |main|SyncCNT_up_down:inst4|SyncCNT:inst1|21mux:inst24|6                  ; out0             ;
; |main|Freq_divider:inst14|out_pos[8]                                      ; |main|Freq_divider:inst14|out_pos[8]                                      ; regout           ;
; |main|Freq_divider:inst14|out_pos[9]                                      ; |main|Freq_divider:inst14|out_pos[9]                                      ; regout           ;
; |main|Freq_divider:inst14|out_pos[10]                                     ; |main|Freq_divider:inst14|out_pos[10]                                     ; regout           ;
; |main|Freq_divider:inst14|out_pos[11]                                     ; |main|Freq_divider:inst14|out_pos[11]                                     ; regout           ;
; |main|Freq_divider:inst14|out_pos[12]                                     ; |main|Freq_divider:inst14|out_pos[12]                                     ; regout           ;
; |main|Freq_divider:inst14|out_pos[13]                                     ; |main|Freq_divider:inst14|out_pos[13]                                     ; regout           ;
; |main|Freq_divider:inst14|out_pos[14]                                     ; |main|Freq_divider:inst14|out_pos[14]                                     ; regout           ;
; |main|Freq_divider:inst14|out_pos[15]                                     ; |main|Freq_divider:inst14|out_pos[15]                                     ; regout           ;
; |main|busmux:inst2|lpm_mux:$00000|mux_1qc:auto_generated|result_node[3]~0 ; |main|busmux:inst2|lpm_mux:$00000|mux_1qc:auto_generated|result_node[3]~0 ; out0             ;
; |main|busmux:inst2|lpm_mux:$00000|mux_1qc:auto_generated|result_node[2]~2 ; |main|busmux:inst2|lpm_mux:$00000|mux_1qc:auto_generated|result_node[2]~2 ; out0             ;
; |main|busmux:inst2|lpm_mux:$00000|mux_1qc:auto_generated|result_node[1]~4 ; |main|busmux:inst2|lpm_mux:$00000|mux_1qc:auto_generated|result_node[1]~4 ; out0             ;
; |main|busmux:inst2|lpm_mux:$00000|mux_1qc:auto_generated|result_node[0]~6 ; |main|busmux:inst2|lpm_mux:$00000|mux_1qc:auto_generated|result_node[0]~6 ; out0             ;
; |main|Freq_divider:inst14|Add0~14                                         ; |main|Freq_divider:inst14|Add0~14                                         ; out0             ;
; |main|Freq_divider:inst14|Add0~15                                         ; |main|Freq_divider:inst14|Add0~15                                         ; out0             ;
; |main|Freq_divider:inst14|Add0~16                                         ; |main|Freq_divider:inst14|Add0~16                                         ; out0             ;
; |main|Freq_divider:inst14|Add0~17                                         ; |main|Freq_divider:inst14|Add0~17                                         ; out0             ;
; |main|Freq_divider:inst14|Add0~18                                         ; |main|Freq_divider:inst14|Add0~18                                         ; out0             ;
; |main|Freq_divider:inst14|Add0~19                                         ; |main|Freq_divider:inst14|Add0~19                                         ; out0             ;
; |main|Freq_divider:inst14|Add0~20                                         ; |main|Freq_divider:inst14|Add0~20                                         ; out0             ;
; |main|Freq_divider:inst14|Add0~21                                         ; |main|Freq_divider:inst14|Add0~21                                         ; out0             ;
; |main|Freq_divider:inst14|Add0~22                                         ; |main|Freq_divider:inst14|Add0~22                                         ; out0             ;
; |main|Freq_divider:inst14|Add0~23                                         ; |main|Freq_divider:inst14|Add0~23                                         ; out0             ;
; |main|Freq_divider:inst14|Add0~24                                         ; |main|Freq_divider:inst14|Add0~24                                         ; out0             ;
; |main|Freq_divider:inst14|Add0~25                                         ; |main|Freq_divider:inst14|Add0~25                                         ; out0             ;
; |main|Freq_divider:inst14|Add0~26                                         ; |main|Freq_divider:inst14|Add0~26                                         ; out0             ;
; |main|Freq_divider:inst14|Add0~27                                         ; |main|Freq_divider:inst14|Add0~27                                         ; out0             ;
; |main|Freq_divider:inst14|Add0~28                                         ; |main|Freq_divider:inst14|Add0~28                                         ; out0             ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Apr 19 13:45:51 2023
Info: Command: quartus_sim --simulation_results_format=VWF LR1 -c LR1_qsim
Info (324025): Using vector source file "D:/altera/13.0sp1/LR1_work/Waveform1.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      81.62 %
Info (328052): Number of transitions in simulation is 4481
Info (324045): Vector file LR1_qsim.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4446 megabytes
    Info: Processing ended: Wed Apr 19 13:45:52 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


