Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design fpga_top.ngc ...
WARNING:NetListWriters:298 - No output is written to fpga_top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fpga_top.edif ...
ngc2edif: Total memory usage is 79272 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design fpga_top.ngc ...
WARNING:NetListWriters:298 - No output is written to fpga_top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fpga_top.edif ...
ngc2edif: Total memory usage is 79272 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design fpga_top.ngc ...
WARNING:NetListWriters:298 - No output is written to fpga_top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus disp_i/Mcount_pwm_ctr_lut<8 : 0> on
   block fpga_top is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file fpga_top.edif ...
ngc2edif: Total memory usage is 79208 kilobytes

Release 14.2 - ngc2edif P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design fpga_top.ngc ...
WARNING:NetListWriters:298 - No output is written to fpga_top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fpga_top.edif ...
ngc2edif: Total memory usage is 79524 kilobytes

