/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  reg [13:0] celloutsig_0_16z;
  wire [15:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire [8:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  reg [7:0] celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire [11:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_54z;
  wire [12:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire celloutsig_0_71z;
  wire [2:0] celloutsig_0_7z;
  reg [5:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [14:0] celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [11:0] celloutsig_1_18z;
  wire [15:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [10:0] celloutsig_1_5z;
  wire [11:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = !(in_data[15] ? in_data[43] : in_data[0]);
  assign celloutsig_0_33z = !(celloutsig_0_9z[2] ? celloutsig_0_18z[8] : celloutsig_0_19z[1]);
  assign celloutsig_0_12z = !(celloutsig_0_5z[7] ? celloutsig_0_10z[1] : celloutsig_0_6z);
  assign celloutsig_1_9z = ~(celloutsig_1_5z[10] | celloutsig_1_3z);
  assign celloutsig_1_4z = ~((celloutsig_1_1z | celloutsig_1_1z) & celloutsig_1_3z);
  assign celloutsig_1_3z = celloutsig_1_0z[1] | celloutsig_1_2z;
  assign celloutsig_0_22z = celloutsig_0_19z[0] | celloutsig_0_12z;
  assign celloutsig_0_10z = celloutsig_0_9z / { 1'h1, celloutsig_0_7z[1:0] };
  assign celloutsig_1_2z = in_data[125:116] >= { in_data[120:115], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_7z = celloutsig_1_6z[9:1] >= celloutsig_1_6z[11:3];
  assign celloutsig_0_21z = { celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_14z } >= { celloutsig_0_2z[6:3], celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_13z };
  assign celloutsig_1_15z = celloutsig_1_11z[13:0] <= { celloutsig_1_11z[11:1], celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_14z };
  assign celloutsig_0_70z = ! { celloutsig_0_54z[1], celloutsig_0_8z, celloutsig_0_21z, celloutsig_0_12z };
  assign celloutsig_0_71z = ! celloutsig_0_9z;
  assign celloutsig_0_13z = ! { in_data[38:32], celloutsig_0_8z, celloutsig_0_12z };
  assign celloutsig_0_6z = { celloutsig_0_5z, celloutsig_0_4z } < { celloutsig_0_1z[6:5], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_15z = { celloutsig_0_1z[8:1], celloutsig_0_14z } < { celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_1_19z = { celloutsig_1_15z, celloutsig_1_14z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_15z, celloutsig_1_5z[10:8], celloutsig_1_5z[8], celloutsig_1_5z[6:2], celloutsig_1_5z[5], celloutsig_1_5z[5] } % { 1'h1, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_14z, celloutsig_1_18z };
  assign celloutsig_0_14z = in_data[25:23] % { 1'h1, celloutsig_0_7z[1], celloutsig_0_11z };
  assign celloutsig_0_7z = { celloutsig_0_1z[3:2], celloutsig_0_0z } * celloutsig_0_5z[4:2];
  assign celloutsig_1_8z = { celloutsig_1_6z[8:5], celloutsig_1_3z } * in_data[122:118];
  assign celloutsig_0_54z = celloutsig_0_33z ? celloutsig_0_3z[10:7] : { celloutsig_0_14z, celloutsig_0_22z };
  assign celloutsig_1_6z = { in_data[134:127], celloutsig_1_1z, celloutsig_1_0z } | { in_data[174:165], celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_11z = { celloutsig_1_5z[6:2], celloutsig_1_5z[5], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_7z } | { celloutsig_1_8z[3], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_1_18z = { celloutsig_1_5z[8], celloutsig_1_5z[10:8], celloutsig_1_5z[8], celloutsig_1_5z[6:2], celloutsig_1_5z[5], celloutsig_1_5z[5] } | { celloutsig_1_6z[9:0], celloutsig_1_3z, celloutsig_1_15z };
  assign celloutsig_0_11z = | celloutsig_0_1z[8:4];
  assign celloutsig_1_14z = celloutsig_1_10z & celloutsig_1_9z;
  assign celloutsig_0_4z = ^ { celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_5z = in_data[69:57] << { celloutsig_0_3z[11:3], celloutsig_0_3z[3], celloutsig_0_3z[3], celloutsig_0_3z[3], celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[112:110] << in_data[105:103];
  assign celloutsig_0_9z = { celloutsig_0_7z[1:0], celloutsig_0_4z } << { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_19z = celloutsig_0_16z[7:5] << celloutsig_0_3z[7:5];
  assign celloutsig_0_1z = { in_data[58:52], celloutsig_0_0z, celloutsig_0_0z } ~^ in_data[66:58];
  assign celloutsig_1_1z = ~((celloutsig_1_0z[1] & celloutsig_1_0z[0]) | in_data[100]);
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_8z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_8z = celloutsig_0_1z[5:0];
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_16z = 14'h0000;
    else if (clkin_data[0]) celloutsig_0_16z = { celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_10z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_2z = 8'h00;
    else if (clkin_data[0]) celloutsig_0_2z = celloutsig_0_1z[8:1];
  assign celloutsig_1_10z = ~((celloutsig_1_1z & celloutsig_1_3z) | (celloutsig_1_7z & celloutsig_1_1z));
  assign celloutsig_0_3z[11:3] = ~ { celloutsig_0_1z[8:1], celloutsig_0_0z };
  assign { celloutsig_0_18z[10:1], celloutsig_0_18z[15:11] } = ~ { celloutsig_0_6z, celloutsig_0_1z, in_data[30:27], celloutsig_0_0z };
  assign { celloutsig_1_5z[6:5], celloutsig_1_5z[8], celloutsig_1_5z[4:2], celloutsig_1_5z[10:9] } = ~ { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, in_data[145:144] };
  assign celloutsig_0_18z[0] = celloutsig_0_18z[10];
  assign celloutsig_0_3z[2:0] = { celloutsig_0_3z[3], celloutsig_0_3z[3], celloutsig_0_3z[3] };
  assign { celloutsig_1_5z[7], celloutsig_1_5z[1:0] } = { celloutsig_1_5z[8], celloutsig_1_5z[5], celloutsig_1_5z[5] };
  assign { out_data[139:128], out_data[111:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_70z, celloutsig_0_71z };
endmodule
