{"vcs1":{"timestamp_begin":1734108244.097107774, "rt":11.17, "ut":10.93, "st":0.89}}
{"vcselab":{"timestamp_begin":1734108255.340248641, "rt":4.52, "ut":4.35, "st":0.13}}
{"link":{"timestamp_begin":1734108259.928139688, "rt":0.61, "ut":0.26, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1734108243.133042420}
{"VCS_COMP_START_TIME": 1734108243.133042420}
{"VCS_COMP_END_TIME": 1734108260.749963988}
{"VCS_USER_OPTIONS": "-v /home/s329514/TestingAssignment/cv32e40p_assignments/syn/techlib/NangateOpenCellLibrary.v -f /home/s329514/TestingAssignment/cv32e40p_assignments/example_tb/core/../../cv32e40p_manifest_gate.flist /home/s329514/TestingAssignment/cv32e40p_assignments/example_tb/core/include/perturbation_pkg.sv /home/s329514/TestingAssignment/cv32e40p_assignments/example_tb/core/cv32e40p_random_interrupt_generator.sv /home/s329514/TestingAssignment/cv32e40p_assignments/example_tb/core/dp_ram.sv /home/s329514/TestingAssignment/cv32e40p_assignments/example_tb/core/tb_top.sv /home/s329514/TestingAssignment/cv32e40p_assignments/example_tb/core/cv32e40p_tb_subsystem.sv /home/s329514/TestingAssignment/cv32e40p_assignments/example_tb/core/riscv_rvalid_stall.sv /home/s329514/TestingAssignment/cv32e40p_assignments/example_tb/core/riscv_gnt_stall.sv /home/s329514/TestingAssignment/cv32e40p_assignments/example_tb/core/amo_shim.sv /home/s329514/TestingAssignment/cv32e40p_assignments/example_tb/core/mm_ram.sv -kdb -debug_access+all -lca -sverilog -full64 -timescale=1ns/1ns /home/s329514/TestingAssignment/cv32e40p_assignments/fsim/strobe.sv -fsim -fsim=dut:tb_top.wrapper_i.top_i -fsim=portfaults +vcs+fsdbon -suppress=TFIPC -top tb_top -top strobe"}
{"vcs1": {"peak_mem": 513112}}
{"vcselab": {"peak_mem": 294812}}
