<profile>

<section name = "Vitis HLS Report for 'infer_Pipeline_VITIS_LOOP_22_1'" level="0">
<item name = "Date">Wed May 15 15:49:42 2024
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">lstm_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu5eg-sfvc784-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.708 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">154, 154, 1.540 us, 1.540 us, 154, 154, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_22_1">152, 152, 26, 1, 1, 128, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 66, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 259, 32, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln22_fu_95_p2">+, 0, 0, 15, 8, 1</column>
<column name="icmp_ln22_fu_89_p2">icmp, 0, 0, 16, 8, 9</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln23_fu_115_p2">xor, 0, 0, 33, 32, 33</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i">9, 2, 8, 16</column>
<column name="i_2_fu_36">9, 2, 8, 16</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_i_reg_161">32, 0, 32, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter17">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter18">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter19">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter20">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter21">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter22">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter23">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter24">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter25">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter10_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter11_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter12_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter13_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter14_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter15_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter16_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter17_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter18_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter19_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter20_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter21_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter22_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter23_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter24_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="div_i_reg_166">32, 0, 32, 0</column>
<column name="i_2_cast_reg_136">8, 0, 64, 56</column>
<column name="i_2_fu_36">8, 0, 8, 0</column>
<column name="tmp_reg_156">32, 0, 32, 0</column>
<column name="xor_ln23_reg_146">32, 0, 32, 0</column>
<column name="i_2_cast_reg_136">64, 32, 64, 56</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, infer_Pipeline_VITIS_LOOP_22_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, infer_Pipeline_VITIS_LOOP_22_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, infer_Pipeline_VITIS_LOOP_22_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, infer_Pipeline_VITIS_LOOP_22_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, infer_Pipeline_VITIS_LOOP_22_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, infer_Pipeline_VITIS_LOOP_22_1, return value</column>
<column name="grp_fu_298_p_din0">out, 32, ap_ctrl_hs, infer_Pipeline_VITIS_LOOP_22_1, return value</column>
<column name="grp_fu_298_p_din1">out, 32, ap_ctrl_hs, infer_Pipeline_VITIS_LOOP_22_1, return value</column>
<column name="grp_fu_298_p_opcode">out, 1, ap_ctrl_hs, infer_Pipeline_VITIS_LOOP_22_1, return value</column>
<column name="grp_fu_298_p_dout0">in, 32, ap_ctrl_hs, infer_Pipeline_VITIS_LOOP_22_1, return value</column>
<column name="grp_fu_298_p_ce">out, 1, ap_ctrl_hs, infer_Pipeline_VITIS_LOOP_22_1, return value</column>
<column name="grp_fu_375_p_din0">out, 32, ap_ctrl_hs, infer_Pipeline_VITIS_LOOP_22_1, return value</column>
<column name="grp_fu_375_p_din1">out, 32, ap_ctrl_hs, infer_Pipeline_VITIS_LOOP_22_1, return value</column>
<column name="grp_fu_375_p_dout0">in, 32, ap_ctrl_hs, infer_Pipeline_VITIS_LOOP_22_1, return value</column>
<column name="grp_fu_375_p_ce">out, 1, ap_ctrl_hs, infer_Pipeline_VITIS_LOOP_22_1, return value</column>
<column name="grp_fu_379_p_din0">out, 32, ap_ctrl_hs, infer_Pipeline_VITIS_LOOP_22_1, return value</column>
<column name="grp_fu_379_p_din1">out, 32, ap_ctrl_hs, infer_Pipeline_VITIS_LOOP_22_1, return value</column>
<column name="grp_fu_379_p_dout0">in, 32, ap_ctrl_hs, infer_Pipeline_VITIS_LOOP_22_1, return value</column>
<column name="grp_fu_379_p_ce">out, 1, ap_ctrl_hs, infer_Pipeline_VITIS_LOOP_22_1, return value</column>
<column name="vec_tmp_address0">out, 7, ap_memory, vec_tmp, array</column>
<column name="vec_tmp_ce0">out, 1, ap_memory, vec_tmp, array</column>
<column name="vec_tmp_q0">in, 32, ap_memory, vec_tmp, array</column>
<column name="gate_f_address0">out, 7, ap_memory, gate_f, array</column>
<column name="gate_f_ce0">out, 1, ap_memory, gate_f, array</column>
<column name="gate_f_we0">out, 1, ap_memory, gate_f, array</column>
<column name="gate_f_d0">out, 32, ap_memory, gate_f, array</column>
</table>
</item>
</section>
</profile>
