
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: HAPS (R) ProtoCompiler 100
Build: R-2020.12-SP1-1
Install: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1
OS: CentOS release 6.10 (Final)
Hostname: ws32
max virtual memory: unlimited (bytes)
max user processes: 1024
max stack size: 10485760 (bytes)


Database state : /home/m110/m110063541/synos/Lab1_PCflow/UC_LED_DEMO/|sr0
Synopsys ProtoCompiler Partitioner/Router, Version map202012pcp4, Build 193R, Built Apr  8 2022 21:27:09, @4216327


To see more or fewer paths in this report, use option '-report_timing_paths <count>'

Start points with multiple hops: 8
End points with multiple hops: 18
Printing up to 10 paths

Path #1 through net Dout_aptn_ft[3]
Hops  Type*    Bin/TDM            Ratio  Clock/Cell/Net   Cell_Type  
-------------------------------------------------------------------
0     Port     TOP_IO_HT3_FB1_B5         Din[6]                      
      Net(DP)                     1      Din[6]                      
0              FB1.uB                                                
      Net(D)                      1      Din_aptn_ft[6]              
1              FB1.uA                                                
      Net(D)                      1      Dout[3]                     
2              FB1.uB                                                
      Net(DP)                     1      Dout_aptn_ft[3]             
2     Port     TOP_IO_HT3_FB1_B5         Dout[3]                     
===================================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #2 through net Dout_aptn_ft[4]
Hops  Type*    Bin/TDM            Ratio  Clock/Cell/Net   Cell_Type  
-------------------------------------------------------------------
0     Port     TOP_IO_HT3_FB1_B5         Din[6]                      
      Net(DP)                     1      Din[6]                      
0              FB1.uB                                                
      Net(D)                      1      Din_aptn_ft[6]              
1              FB1.uA                                                
      Net(D)                      1      Dout[4]                     
2              FB1.uB                                                
      Net(DP)                     1      Dout_aptn_ft[4]             
2     Port     TOP_IO_HT3_FB1_B5         Dout[4]                     
===================================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #3 through net Dout_aptn_ft[2]
Hops  Type*    Bin/TDM            Ratio  Clock/Cell/Net   Cell_Type  
-------------------------------------------------------------------
0     Port     TOP_IO_HT3_FB1_B5         Din[6]                      
      Net(DP)                     1      Din[6]                      
0              FB1.uB                                                
      Net(D)                      1      Din_aptn_ft[6]              
1              FB1.uA                                                
      Net(D)                      1      Dout[2]                     
2              FB1.uB                                                
      Net(DP)                     1      Dout_aptn_ft[2]             
2     Port     TOP_IO_HT3_FB1_B5         Dout[2]                     
===================================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #4 through net Dout_aptn_ft[5]
Hops  Type*    Bin/TDM            Ratio  Clock/Cell/Net   Cell_Type  
-------------------------------------------------------------------
0     Port     TOP_IO_HT3_FB1_B5         Din[6]                      
      Net(DP)                     1      Din[6]                      
0              FB1.uB                                                
      Net(D)                      1      Din_aptn_ft[6]              
1              FB1.uA                                                
      Net(D)                      1      Dout[5]                     
2              FB1.uB                                                
      Net(DP)                     1      Dout_aptn_ft[5]             
2     Port     TOP_IO_HT3_FB1_B5         Dout[5]                     
===================================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #5 through net Dout_aptn_ft[15]
Hops  Type*    Bin/TDM            Ratio  Clock/Cell/Net    Cell_Type  
--------------------------------------------------------------------
0     Port     TOP_IO_HT3_FB1_B5         Din[6]                       
      Net(DP)                     1      Din[6]                       
0              FB1.uB                                                 
      Net(D)                      1      Din_aptn_ft[6]               
1              FB1.uA                                                 
      Net(D)                      1      Dout[15]                     
2              FB1.uB                                                 
      Net(DP)                     1      Dout_aptn_ft[15]             
2     Port     TOP_IO_HT3_FB1_B5         Dout[15]                     
====================================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #6 through net Dout_aptn_ft[9]
Hops  Type*    Bin/TDM            Ratio  Clock/Cell/Net   Cell_Type  
-------------------------------------------------------------------
0     Port     TOP_IO_HT3_FB1_B5         Din[6]                      
      Net(DP)                     1      Din[6]                      
0              FB1.uB                                                
      Net(D)                      1      Din_aptn_ft[6]              
1              FB1.uA                                                
      Net(D)                      1      Dout[9]                     
2              FB1.uB                                                
      Net(DP)                     1      Dout_aptn_ft[9]             
2     Port     TOP_IO_HT3_FB1_B5         Dout[9]                     
===================================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #7 through net Dout_aptn_ft[0]
Hops  Type*    Bin/TDM            Ratio  Clock/Cell/Net   Cell_Type  
-------------------------------------------------------------------
0     Port     TOP_IO_HT3_FB1_B5         Din[6]                      
      Net(DP)                     1      Din[6]                      
0              FB1.uB                                                
      Net(D)                      1      Din_aptn_ft[6]              
1              FB1.uA                                                
      Net(D)                      1      Dout[0]                     
2              FB1.uB                                                
      Net(DP)                     1      Dout_aptn_ft[0]             
2     Port     TOP_IO_HT3_FB1_B5         Dout[0]                     
===================================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #8 through net Dout_aptn_ft[11]
Hops  Type*    Bin/TDM            Ratio  Clock/Cell/Net    Cell_Type  
--------------------------------------------------------------------
0     Port     TOP_IO_HT3_FB1_B5         Din[6]                       
      Net(DP)                     1      Din[6]                       
0              FB1.uB                                                 
      Net(D)                      1      Din_aptn_ft[6]               
1              FB1.uA                                                 
      Net(D)                      1      Dout[11]                     
2              FB1.uB                                                 
      Net(DP)                     1      Dout_aptn_ft[11]             
2     Port     TOP_IO_HT3_FB1_B5         Dout[11]                     
====================================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #9 through net Din_aptn_ft[7]
Hops  Type*    Bin/TDM            Ratio  Clock/Cell/Net    Cell_Type  
--------------------------------------------------------------------
0     Port     TOP_IO_HT3_FB1_B5         Din[7]                       
      Net(DP)                     1      Din[7]                       
0              FB1.uB                                                 
      Net(D)                      1      Din_aptn_ft[7]               
1              FB1.uA                                                 
      Net(D)                      1      Dout[15]                     
2              FB1.uB                                                 
      Net(DP)                     1      Dout_aptn_ft[15]             
2     Port     TOP_IO_HT3_FB1_B5         Dout[15]                     
====================================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #10 through net Dout_aptn_ft[12]
Hops  Type*    Bin/TDM            Ratio  Clock/Cell/Net    Cell_Type  
--------------------------------------------------------------------
0     Port     TOP_IO_HT3_FB1_B5         Din[6]                       
      Net(DP)                     1      Din[6]                       
0              FB1.uB                                                 
      Net(D)                      1      Din_aptn_ft[6]               
1              FB1.uA                                                 
      Net(D)                      1      Dout[12]                     
2              FB1.uB                                                 
      Net(DP)                     1      Dout_aptn_ft[12]             
2     Port     TOP_IO_HT3_FB1_B5         Dout[12]                     
====================================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 
