/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az70-243
+ date
Thu Mar  4 20:12:43 UTC 2021
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ sort
+ env
+ echo Starting:
Starting:
+ date +%s
+ export CACTUS_STARTTIME=1614888763
+ [ 1 = 1 ]
+ [ 0 -eq 0 ]
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------
[[2969,1],0]: A high-performance Open MPI point-to-point messaging module
was unable to find any relevant network interfaces:

Module: OpenFabrics (openib)
  Host: fv-az70-243

Another transport will be used instead, although this may result in
lower performance.

NOTE: You can disable this warning by setting the MCA parameter
btl_base_warn_component_unused to 0.
--------------------------------------------------------------------------
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.9.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.9.0
Compile date:      Mar 04 2021 (20:05:07)
Run date:          Mar 04 2021 (20:12:44+0000)
Run host:          fv-az70-243.k5sfadx4m5iuxnrgone3u35ifg.bx.internal.cloudapp.net (pid=6511)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 1.11.9, API version 0x10b06
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az70-243
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->replicate_membind               : no
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, local=7121292KB, total=7121292KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=dfcbf62b-9565-c941-94d1-b64e8f68adcc, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.4.0-1040-azure, OSVersion="#42~18.04.1-Ubuntu SMP Mon Feb 8 19:05:32 UTC 2021", HostName=fv-az70-243, Architecture=x86_64, hwlocVersion=1.11.9, ProcessName=cactus_sim)
  Package L#0: (P#0, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=85, CPUModel="Intel(R) Xeon(R) Platinum 8171M CPU @ 2.60GHz", CPUStepping=4)
    L3Cache L#0: (P#-1, size=36608KB, linesize=64, ways=11, Inclusive=0)
      L2Cache L#0: (P#-1, size=1024KB, linesize=64, ways=16, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=1024KB, linesize=64, ways=16, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 1048576 linesize 64 associativity 16 stride 65536, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 37486592 linesize 64 associativity 11 stride 3407872, for 2 PUs
  Memory has type "local" depth 0
    size 7292203008 pagesize 4096, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00168372 sec
      iterations=10000000... time=0.0170619 sec
      iterations=100000000... time=0.173885 sec
      iterations=600000000... time=1.02272 sec
      iterations=600000000... time=1.00533 sec
      result: 69.0301 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00372885 sec
      iterations=10000000... time=0.0383357 sec
      iterations=100000000... time=0.385265 sec
      iterations=300000000... time=1.15569 sec
      result: 8.30669 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00204503 sec
      iterations=10000000... time=0.0202915 sec
      iterations=100000000... time=0.201713 sec
      iterations=500000000... time=1.01434 sec
      result: 7.8869 Giop/sec
    Memory allocation performance for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.41733 sec
      iterations=3... time=1.2482 sec
      result: 2.58069 GByte/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000161203 sec
      iterations=10000... time=0.00163522 sec
      iterations=100000... time=0.0162547 sec
      iterations=1000000... time=0.161376 sec
      iterations=7000000... time=1.13344 sec
      result: 1.6192 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1000... time=0.000611908 sec
      iterations=10000... time=0.00609138 sec
      iterations=100000... time=0.0613998 sec
      iterations=1000000... time=0.61205 sec
      iterations=2000000... time=1.22464 sec
      result: 6.12322 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      iterations=1000... time=0.00950572 sec
      iterations=10000... time=0.0966871 sec
      iterations=100000... time=0.959853 sec
      iterations=200000... time=1.80671 sec
      result: 90.3356 nsec
    Read latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.0111152 sec
      iterations=10000... time=0.109039 sec
      iterations=100000... time=1.09925 sec
      result: 109.925 nsec
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=8e-07 sec
      iterations=10... time=3.9e-06 sec
      iterations=100... time=3.6101e-05 sec
      iterations=1000... time=0.000359605 sec
      iterations=10000... time=0.00360975 sec
      iterations=100000... time=0.0361074 sec
      iterations=1000000... time=0.360868 sec
      iterations=3000000... time=1.08389 sec
      result: 68.0216 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1... time=2.07e-05 sec
      iterations=10... time=0.000186803 sec
      iterations=100... time=0.00187552 sec
      iterations=1000... time=0.0186293 sec
      iterations=10000... time=0.186834 sec
      iterations=60000... time=1.11839 sec
      result: 42.1908 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      iterations=1... time=0.00160682 sec
      iterations=10... time=0.0150905 sec
      iterations=100... time=0.163644 sec
      iterations=700... time=1.14385 sec
      result: 17.2055 GByte/sec
    Read bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.0898781 sec
      iterations=10... time=0.901216 sec
      iterations=20... time=1.79796 sec
      result: 11.944 GByte/sec
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=4.4e-06 sec
      iterations=10000... time=3.5e-05 sec
      iterations=100000... time=0.000327004 sec
      iterations=1000000... time=0.00326584 sec
      iterations=10000000... time=0.0322468 sec
      iterations=100000000... time=0.322531 sec
      iterations=300000000... time=0.967113 sec
      iterations=600000000... time=1.93464 sec
      result: 0.40305 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1000... time=3.6801e-05 sec
      iterations=10000... time=0.000180502 sec
      iterations=100000... time=0.00171132 sec
      iterations=1000000... time=0.0169604 sec
      iterations=10000000... time=0.16969 sec
      iterations=60000000... time=1.01956 sec
      result: 2.12408 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      iterations=1000... time=6.5601e-05 sec
      iterations=10000... time=0.000266203 sec
      iterations=100000... time=0.00268663 sec
      iterations=1000000... time=0.0273516 sec
      iterations=10000000... time=0.28316 sec
      iterations=40000000... time=1.13638 sec
      result: 3.55119 nsec
    Write latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.000179602 sec
      iterations=10000... time=0.00156782 sec
      iterations=100000... time=0.0156546 sec
      iterations=1000000... time=0.159849 sec
      iterations=7000000... time=1.12458 sec
      result: 20.0817 nsec
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=9e-07 sec
      iterations=10... time=2.6e-06 sec
      iterations=100... time=1.85e-05 sec
      iterations=1000... time=0.000180302 sec
      iterations=10000... time=0.00181402 sec
      iterations=100000... time=0.0180612 sec
      iterations=1000000... time=0.180567 sec
      iterations=6000000... time=1.08423 sec
      result: 136 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1... time=3.3701e-05 sec
      iterations=10... time=0.000345304 sec
      iterations=100... time=0.00340474 sec
      iterations=1000... time=0.0337573 sec
      iterations=10000... time=0.299619 sec
      iterations=40000... time=0.863236 sec
      iterations=80000... time=1.41392 sec
      result: 44.4966 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      iterations=1... time=0.00376925 sec
      iterations=10... time=0.0296178 sec
      iterations=100... time=0.316113 sec
      iterations=300... time=0.847639 sec
      iterations=600... time=1.50688 sec
      result: 11.1946 GByte/sec
    Write bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.162378 sec
      iterations=7... time=1.13576 sec
      result: 6.61778 GByte/sec
    Write bandwidth via cache-bypassing stores for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.165674 sec
      iterations=7... time=1.16243 sec
      result: 6.46594 GByte/sec
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=3.2e-05 sec
      iterations=10... time=0.000238403 sec
      iterations=100... time=0.00243293 sec
      iterations=1000... time=0.0243837 sec
      iterations=10000... time=0.24309 sec
      iterations=50000... time=1.21717 sec
      result: 0.0709843 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*37^3 grid points, 1*810448 bytes):
      iterations=1... time=0.000214803 sec
      iterations=10... time=0.00203453 sec
      iterations=100... time=0.0201218 sec
      iterations=1000... time=0.201715 sec
      iterations=5000... time=1.00126 sec
      result: 0.252947 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*121^3 grid points, 1*28344976 bytes):
      iterations=1... time=0.00496236 sec
      iterations=10... time=0.0474019 sec
      iterations=100... time=0.492624 sec
      iterations=200... time=0.999855 sec
      iterations=400... time=1.92975 sec
      result: 0.36721 Gupdates/sec
    Stencil code performance of local memory (for 2 PUs) (using 1*406^3 grid points, 1*1070774656 bytes):
      iterations=1... time=0.182535 sec
      iterations=6... time=1.09199 sec
      result: 0.367713 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00231058 sec
      iterations=10000000... time=0.0167841 sec
      iterations=100000000... time=0.168048 sec
      iterations=700000000... time=1.17422 sec
      iterations=700000000... time=1.17843 sec
      result: -332.7 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00383825 sec
      iterations=10000000... time=0.0384138 sec
      iterations=100000000... time=0.389389 sec
      iterations=300000000... time=1.152 sec
      result: 8.33331 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00202373 sec
      iterations=10000000... time=0.0201355 sec
      iterations=100000000... time=0.201575 sec
      iterations=500000000... time=1.00662 sec
      result: 7.94738 Giop/sec
    Memory allocation performance for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.212202 sec
      iterations=5... time=1.06336 sec
      result: 5.04883 GByte/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000162502 sec
      iterations=10000... time=0.00161422 sec
      iterations=100000... time=0.0165056 sec
      iterations=1000000... time=0.166022 sec
      iterations=7000000... time=1.13332 sec
      result: 1.61903 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1000... time=0.000636408 sec
      iterations=10000... time=0.00626918 sec
      iterations=100000... time=0.0624303 sec
      iterations=1000000... time=0.625016 sec
      iterations=2000000... time=1.25202 sec
      result: 6.2601 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      iterations=1000... time=0.00908622 sec
      iterations=10000... time=0.0798491 sec
      iterations=100000... time=0.905985 sec
      iterations=200000... time=1.8007 sec
      result: 90.035 nsec
    Read latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.0113461 sec
      iterations=10000... time=0.109204 sec
      iterations=100000... time=1.10124 sec
      result: 110.124 nsec
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=7.5e-07 sec
      iterations=10... time=3.9e-06 sec
      iterations=100... time=3.6251e-05 sec
      iterations=1000... time=0.000359554 sec
      iterations=10000... time=0.00361895 sec
      iterations=100000... time=0.0361174 sec
      iterations=1000000... time=0.361227 sec
      iterations=3000000... time=1.08423 sec
      result: 68.0002 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1... time=2.12e-05 sec
      iterations=10... time=0.000187752 sec
      iterations=100... time=0.00187947 sec
      iterations=1000... time=0.018764 sec
      iterations=10000... time=0.194003 sec
      iterations=60000... time=1.12472 sec
      result: 41.9534 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      iterations=1... time=0.00216098 sec
      iterations=10... time=0.0179873 sec
      iterations=100... time=0.15593 sec
      iterations=700... time=1.04114 sec
      result: 18.9027 GByte/sec
    Read bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.0935934 sec
      iterations=10... time=0.914341 sec
      iterations=20... time=1.74941 sec
      result: 12.2755 GByte/sec
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=4.35e-06 sec
      iterations=10000... time=3.2601e-05 sec
      iterations=100000... time=0.000323854 sec
      iterations=1000000... time=0.00325034 sec
      iterations=10000000... time=0.0323826 sec
      iterations=100000000... time=0.328226 sec
      iterations=300000000... time=0.967996 sec
      iterations=600000000... time=1.93764 sec
      result: 0.403675 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1000... time=3.6851e-05 sec
      iterations=10000... time=0.000176703 sec
      iterations=100000... time=0.00169807 sec
      iterations=1000000... time=0.0170451 sec
      iterations=10000000... time=0.170173 sec
      iterations=60000000... time=1.02116 sec
      result: 2.12741 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      iterations=1000... time=8.1501e-05 sec
      iterations=10000... time=0.00085966 sec
      iterations=100000... time=0.00849951 sec
      iterations=1000000... time=0.0842464 sec
      iterations=10000000... time=0.827753 sec
      iterations=20000000... time=1.57503 sec
      result: 9.84393 nsec
    Write latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.000183602 sec
      iterations=10000... time=0.00159202 sec
      iterations=100000... time=0.0171054 sec
      iterations=1000000... time=0.178188 sec
      iterations=6000000... time=0.919357 sec
      iterations=12000000... time=2.14223 sec
      result: 22.3149 nsec
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=1e-06 sec
      iterations=10... time=2.75e-06 sec
      iterations=100... time=1.92e-05 sec
      iterations=1000... time=0.000185703 sec
      iterations=10000... time=0.00184377 sec
      iterations=100000... time=0.0184534 sec
      iterations=1000000... time=0.184085 sec
      iterations=6000000... time=1.10657 sec
      result: 133.255 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1... time=3.34e-05 sec
      iterations=10... time=0.000338804 sec
      iterations=100... time=0.00338549 sec
      iterations=1000... time=0.032034 sec
      iterations=10000... time=0.236121 sec
      iterations=50000... time=0.92724 sec
      iterations=100000... time=1.70448 sec
      result: 46.1392 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      iterations=1... time=0.00414605 sec
      iterations=10... time=0.0353331 sec
      iterations=100... time=0.348537 sec
      iterations=300... time=1.04889 sec
      result: 8.04136 GByte/sec
    Write bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.162924 sec
      iterations=7... time=1.13714 sec
      result: 6.60972 GByte/sec
    Write bandwidth via cache-bypassing stores for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.165018 sec
      iterations=7... time=1.15581 sec
      result: 6.50295 GByte/sec
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=6.3505e-06 sec
      iterations=10... time=4.32505e-05 sec
      iterations=100... time=0.000399255 sec
      iterations=1000... time=0.00304174 sec
      iterations=10000... time=0.0302067 sec
      iterations=100000... time=0.302965 sec
      iterations=400000... time=1.21439 sec
      result: 0.24012 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*29^3 grid points, 2*390224 bytes):
      iterations=1... time=3.57005e-05 sec
      iterations=10... time=0.000515556 sec
      iterations=100... time=0.00316404 sec
      iterations=1000... time=0.0316105 sec
      iterations=10000... time=0.315865 sec
      iterations=30000... time=0.952239 sec
      iterations=60000... time=1.89413 sec
      result: 0.772566 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*121^3 grid points, 1*28344976 bytes):
      iterations=1... time=0.00128282 sec
      iterations=10... time=0.0115128 sec
      iterations=100... time=0.116081 sec
      iterations=900... time=1.03068 sec
      result: 1.54695 Gupdates/sec
    Stencil code performance of local memory (for 2 PUs) (using 1*406^3 grid points, 1*1070774656 bytes):
      iterations=1... time=0.0480363 sec
      iterations=10... time=0.460525 sec
      iterations=20... time=0.933121 sec
      iterations=40... time=1.84498 sec
      result: 1.45093 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Thu Mar  4 20:14:53 UTC 2021
+ echo Done.
Done.
  Elapsed time: 129.3 s
