
SensorDemo_BLESensor-App.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08004000  08004000  00004000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e2c8  08004190  08004190  00004190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000800  08012458  08012458  00012458  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012c58  08012c58  000200a8  2**0
                  CONTENTS
  4 .ARM          00000008  08012c58  08012c58  00012c58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012c60  08012c60  000200a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012c60  08012c60  00012c60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08012c64  08012c64  00012c64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a8  20000000  08012c68  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000ba8  200000a8  08012d10  000200a8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000c50  08012d10  00020c50  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200d8  2**0
                  CONTENTS, READONLY
 13 .debug_line   000275c3  00000000  00000000  0002011b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line_str 00000075  00000000  00000000  000476de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_info   00025d28  00000000  00000000  00047753  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00004fbb  00000000  00000000  0006d47b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00001ed8  00000000  00000000  00072438  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010e211  00000000  00000000  00074310  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_rnglists 000017e2  00000000  00000000  00182521  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_macro  0002e6d4  00000000  00000000  00183d03  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00009030  00000000  00000000  001b23d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08004190 <__do_global_dtors_aux>:
 8004190:	b510      	push	{r4, lr}
 8004192:	4c05      	ldr	r4, [pc, #20]	; (80041a8 <__do_global_dtors_aux+0x18>)
 8004194:	7823      	ldrb	r3, [r4, #0]
 8004196:	b933      	cbnz	r3, 80041a6 <__do_global_dtors_aux+0x16>
 8004198:	4b04      	ldr	r3, [pc, #16]	; (80041ac <__do_global_dtors_aux+0x1c>)
 800419a:	b113      	cbz	r3, 80041a2 <__do_global_dtors_aux+0x12>
 800419c:	4804      	ldr	r0, [pc, #16]	; (80041b0 <__do_global_dtors_aux+0x20>)
 800419e:	f3af 8000 	nop.w
 80041a2:	2301      	movs	r3, #1
 80041a4:	7023      	strb	r3, [r4, #0]
 80041a6:	bd10      	pop	{r4, pc}
 80041a8:	200000a8 	.word	0x200000a8
 80041ac:	00000000 	.word	0x00000000
 80041b0:	08012440 	.word	0x08012440

080041b4 <frame_dummy>:
 80041b4:	b508      	push	{r3, lr}
 80041b6:	4b03      	ldr	r3, [pc, #12]	; (80041c4 <frame_dummy+0x10>)
 80041b8:	b11b      	cbz	r3, 80041c2 <frame_dummy+0xe>
 80041ba:	4903      	ldr	r1, [pc, #12]	; (80041c8 <frame_dummy+0x14>)
 80041bc:	4803      	ldr	r0, [pc, #12]	; (80041cc <frame_dummy+0x18>)
 80041be:	f3af 8000 	nop.w
 80041c2:	bd08      	pop	{r3, pc}
 80041c4:	00000000 	.word	0x00000000
 80041c8:	200000ac 	.word	0x200000ac
 80041cc:	08012440 	.word	0x08012440

080041d0 <memchr>:
 80041d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80041d4:	2a10      	cmp	r2, #16
 80041d6:	db2b      	blt.n	8004230 <memchr+0x60>
 80041d8:	f010 0f07 	tst.w	r0, #7
 80041dc:	d008      	beq.n	80041f0 <memchr+0x20>
 80041de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80041e2:	3a01      	subs	r2, #1
 80041e4:	428b      	cmp	r3, r1
 80041e6:	d02d      	beq.n	8004244 <memchr+0x74>
 80041e8:	f010 0f07 	tst.w	r0, #7
 80041ec:	b342      	cbz	r2, 8004240 <memchr+0x70>
 80041ee:	d1f6      	bne.n	80041de <memchr+0xe>
 80041f0:	b4f0      	push	{r4, r5, r6, r7}
 80041f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80041f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80041fa:	f022 0407 	bic.w	r4, r2, #7
 80041fe:	f07f 0700 	mvns.w	r7, #0
 8004202:	2300      	movs	r3, #0
 8004204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8004208:	3c08      	subs	r4, #8
 800420a:	ea85 0501 	eor.w	r5, r5, r1
 800420e:	ea86 0601 	eor.w	r6, r6, r1
 8004212:	fa85 f547 	uadd8	r5, r5, r7
 8004216:	faa3 f587 	sel	r5, r3, r7
 800421a:	fa86 f647 	uadd8	r6, r6, r7
 800421e:	faa5 f687 	sel	r6, r5, r7
 8004222:	b98e      	cbnz	r6, 8004248 <memchr+0x78>
 8004224:	d1ee      	bne.n	8004204 <memchr+0x34>
 8004226:	bcf0      	pop	{r4, r5, r6, r7}
 8004228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800422c:	f002 0207 	and.w	r2, r2, #7
 8004230:	b132      	cbz	r2, 8004240 <memchr+0x70>
 8004232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8004236:	3a01      	subs	r2, #1
 8004238:	ea83 0301 	eor.w	r3, r3, r1
 800423c:	b113      	cbz	r3, 8004244 <memchr+0x74>
 800423e:	d1f8      	bne.n	8004232 <memchr+0x62>
 8004240:	2000      	movs	r0, #0
 8004242:	4770      	bx	lr
 8004244:	3801      	subs	r0, #1
 8004246:	4770      	bx	lr
 8004248:	2d00      	cmp	r5, #0
 800424a:	bf06      	itte	eq
 800424c:	4635      	moveq	r5, r6
 800424e:	3803      	subeq	r0, #3
 8004250:	3807      	subne	r0, #7
 8004252:	f015 0f01 	tst.w	r5, #1
 8004256:	d107      	bne.n	8004268 <memchr+0x98>
 8004258:	3001      	adds	r0, #1
 800425a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800425e:	bf02      	ittt	eq
 8004260:	3001      	addeq	r0, #1
 8004262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8004266:	3001      	addeq	r0, #1
 8004268:	bcf0      	pop	{r4, r5, r6, r7}
 800426a:	3801      	subs	r0, #1
 800426c:	4770      	bx	lr
 800426e:	bf00      	nop

08004270 <__aeabi_drsub>:
 8004270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8004274:	e002      	b.n	800427c <__adddf3>
 8004276:	bf00      	nop

08004278 <__aeabi_dsub>:
 8004278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800427c <__adddf3>:
 800427c:	b530      	push	{r4, r5, lr}
 800427e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8004282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8004286:	ea94 0f05 	teq	r4, r5
 800428a:	bf08      	it	eq
 800428c:	ea90 0f02 	teqeq	r0, r2
 8004290:	bf1f      	itttt	ne
 8004292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8004296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800429a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800429e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80042a2:	f000 80e2 	beq.w	800446a <__adddf3+0x1ee>
 80042a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80042aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80042ae:	bfb8      	it	lt
 80042b0:	426d      	neglt	r5, r5
 80042b2:	dd0c      	ble.n	80042ce <__adddf3+0x52>
 80042b4:	442c      	add	r4, r5
 80042b6:	ea80 0202 	eor.w	r2, r0, r2
 80042ba:	ea81 0303 	eor.w	r3, r1, r3
 80042be:	ea82 0000 	eor.w	r0, r2, r0
 80042c2:	ea83 0101 	eor.w	r1, r3, r1
 80042c6:	ea80 0202 	eor.w	r2, r0, r2
 80042ca:	ea81 0303 	eor.w	r3, r1, r3
 80042ce:	2d36      	cmp	r5, #54	; 0x36
 80042d0:	bf88      	it	hi
 80042d2:	bd30      	pophi	{r4, r5, pc}
 80042d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80042d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80042dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80042e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80042e4:	d002      	beq.n	80042ec <__adddf3+0x70>
 80042e6:	4240      	negs	r0, r0
 80042e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80042ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80042f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80042f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80042f8:	d002      	beq.n	8004300 <__adddf3+0x84>
 80042fa:	4252      	negs	r2, r2
 80042fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8004300:	ea94 0f05 	teq	r4, r5
 8004304:	f000 80a7 	beq.w	8004456 <__adddf3+0x1da>
 8004308:	f1a4 0401 	sub.w	r4, r4, #1
 800430c:	f1d5 0e20 	rsbs	lr, r5, #32
 8004310:	db0d      	blt.n	800432e <__adddf3+0xb2>
 8004312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8004316:	fa22 f205 	lsr.w	r2, r2, r5
 800431a:	1880      	adds	r0, r0, r2
 800431c:	f141 0100 	adc.w	r1, r1, #0
 8004320:	fa03 f20e 	lsl.w	r2, r3, lr
 8004324:	1880      	adds	r0, r0, r2
 8004326:	fa43 f305 	asr.w	r3, r3, r5
 800432a:	4159      	adcs	r1, r3
 800432c:	e00e      	b.n	800434c <__adddf3+0xd0>
 800432e:	f1a5 0520 	sub.w	r5, r5, #32
 8004332:	f10e 0e20 	add.w	lr, lr, #32
 8004336:	2a01      	cmp	r2, #1
 8004338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800433c:	bf28      	it	cs
 800433e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8004342:	fa43 f305 	asr.w	r3, r3, r5
 8004346:	18c0      	adds	r0, r0, r3
 8004348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800434c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8004350:	d507      	bpl.n	8004362 <__adddf3+0xe6>
 8004352:	f04f 0e00 	mov.w	lr, #0
 8004356:	f1dc 0c00 	rsbs	ip, ip, #0
 800435a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800435e:	eb6e 0101 	sbc.w	r1, lr, r1
 8004362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8004366:	d31b      	bcc.n	80043a0 <__adddf3+0x124>
 8004368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800436c:	d30c      	bcc.n	8004388 <__adddf3+0x10c>
 800436e:	0849      	lsrs	r1, r1, #1
 8004370:	ea5f 0030 	movs.w	r0, r0, rrx
 8004374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8004378:	f104 0401 	add.w	r4, r4, #1
 800437c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8004380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8004384:	f080 809a 	bcs.w	80044bc <__adddf3+0x240>
 8004388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800438c:	bf08      	it	eq
 800438e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8004392:	f150 0000 	adcs.w	r0, r0, #0
 8004396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800439a:	ea41 0105 	orr.w	r1, r1, r5
 800439e:	bd30      	pop	{r4, r5, pc}
 80043a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80043a4:	4140      	adcs	r0, r0
 80043a6:	eb41 0101 	adc.w	r1, r1, r1
 80043aa:	3c01      	subs	r4, #1
 80043ac:	bf28      	it	cs
 80043ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80043b2:	d2e9      	bcs.n	8004388 <__adddf3+0x10c>
 80043b4:	f091 0f00 	teq	r1, #0
 80043b8:	bf04      	itt	eq
 80043ba:	4601      	moveq	r1, r0
 80043bc:	2000      	moveq	r0, #0
 80043be:	fab1 f381 	clz	r3, r1
 80043c2:	bf08      	it	eq
 80043c4:	3320      	addeq	r3, #32
 80043c6:	f1a3 030b 	sub.w	r3, r3, #11
 80043ca:	f1b3 0220 	subs.w	r2, r3, #32
 80043ce:	da0c      	bge.n	80043ea <__adddf3+0x16e>
 80043d0:	320c      	adds	r2, #12
 80043d2:	dd08      	ble.n	80043e6 <__adddf3+0x16a>
 80043d4:	f102 0c14 	add.w	ip, r2, #20
 80043d8:	f1c2 020c 	rsb	r2, r2, #12
 80043dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80043e0:	fa21 f102 	lsr.w	r1, r1, r2
 80043e4:	e00c      	b.n	8004400 <__adddf3+0x184>
 80043e6:	f102 0214 	add.w	r2, r2, #20
 80043ea:	bfd8      	it	le
 80043ec:	f1c2 0c20 	rsble	ip, r2, #32
 80043f0:	fa01 f102 	lsl.w	r1, r1, r2
 80043f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80043f8:	bfdc      	itt	le
 80043fa:	ea41 010c 	orrle.w	r1, r1, ip
 80043fe:	4090      	lslle	r0, r2
 8004400:	1ae4      	subs	r4, r4, r3
 8004402:	bfa2      	ittt	ge
 8004404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8004408:	4329      	orrge	r1, r5
 800440a:	bd30      	popge	{r4, r5, pc}
 800440c:	ea6f 0404 	mvn.w	r4, r4
 8004410:	3c1f      	subs	r4, #31
 8004412:	da1c      	bge.n	800444e <__adddf3+0x1d2>
 8004414:	340c      	adds	r4, #12
 8004416:	dc0e      	bgt.n	8004436 <__adddf3+0x1ba>
 8004418:	f104 0414 	add.w	r4, r4, #20
 800441c:	f1c4 0220 	rsb	r2, r4, #32
 8004420:	fa20 f004 	lsr.w	r0, r0, r4
 8004424:	fa01 f302 	lsl.w	r3, r1, r2
 8004428:	ea40 0003 	orr.w	r0, r0, r3
 800442c:	fa21 f304 	lsr.w	r3, r1, r4
 8004430:	ea45 0103 	orr.w	r1, r5, r3
 8004434:	bd30      	pop	{r4, r5, pc}
 8004436:	f1c4 040c 	rsb	r4, r4, #12
 800443a:	f1c4 0220 	rsb	r2, r4, #32
 800443e:	fa20 f002 	lsr.w	r0, r0, r2
 8004442:	fa01 f304 	lsl.w	r3, r1, r4
 8004446:	ea40 0003 	orr.w	r0, r0, r3
 800444a:	4629      	mov	r1, r5
 800444c:	bd30      	pop	{r4, r5, pc}
 800444e:	fa21 f004 	lsr.w	r0, r1, r4
 8004452:	4629      	mov	r1, r5
 8004454:	bd30      	pop	{r4, r5, pc}
 8004456:	f094 0f00 	teq	r4, #0
 800445a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800445e:	bf06      	itte	eq
 8004460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8004464:	3401      	addeq	r4, #1
 8004466:	3d01      	subne	r5, #1
 8004468:	e74e      	b.n	8004308 <__adddf3+0x8c>
 800446a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800446e:	bf18      	it	ne
 8004470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8004474:	d029      	beq.n	80044ca <__adddf3+0x24e>
 8004476:	ea94 0f05 	teq	r4, r5
 800447a:	bf08      	it	eq
 800447c:	ea90 0f02 	teqeq	r0, r2
 8004480:	d005      	beq.n	800448e <__adddf3+0x212>
 8004482:	ea54 0c00 	orrs.w	ip, r4, r0
 8004486:	bf04      	itt	eq
 8004488:	4619      	moveq	r1, r3
 800448a:	4610      	moveq	r0, r2
 800448c:	bd30      	pop	{r4, r5, pc}
 800448e:	ea91 0f03 	teq	r1, r3
 8004492:	bf1e      	ittt	ne
 8004494:	2100      	movne	r1, #0
 8004496:	2000      	movne	r0, #0
 8004498:	bd30      	popne	{r4, r5, pc}
 800449a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800449e:	d105      	bne.n	80044ac <__adddf3+0x230>
 80044a0:	0040      	lsls	r0, r0, #1
 80044a2:	4149      	adcs	r1, r1
 80044a4:	bf28      	it	cs
 80044a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80044aa:	bd30      	pop	{r4, r5, pc}
 80044ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80044b0:	bf3c      	itt	cc
 80044b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80044b6:	bd30      	popcc	{r4, r5, pc}
 80044b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80044bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80044c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80044c4:	f04f 0000 	mov.w	r0, #0
 80044c8:	bd30      	pop	{r4, r5, pc}
 80044ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80044ce:	bf1a      	itte	ne
 80044d0:	4619      	movne	r1, r3
 80044d2:	4610      	movne	r0, r2
 80044d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80044d8:	bf1c      	itt	ne
 80044da:	460b      	movne	r3, r1
 80044dc:	4602      	movne	r2, r0
 80044de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80044e2:	bf06      	itte	eq
 80044e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80044e8:	ea91 0f03 	teqeq	r1, r3
 80044ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80044f0:	bd30      	pop	{r4, r5, pc}
 80044f2:	bf00      	nop

080044f4 <__aeabi_ui2d>:
 80044f4:	f090 0f00 	teq	r0, #0
 80044f8:	bf04      	itt	eq
 80044fa:	2100      	moveq	r1, #0
 80044fc:	4770      	bxeq	lr
 80044fe:	b530      	push	{r4, r5, lr}
 8004500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8004504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8004508:	f04f 0500 	mov.w	r5, #0
 800450c:	f04f 0100 	mov.w	r1, #0
 8004510:	e750      	b.n	80043b4 <__adddf3+0x138>
 8004512:	bf00      	nop

08004514 <__aeabi_i2d>:
 8004514:	f090 0f00 	teq	r0, #0
 8004518:	bf04      	itt	eq
 800451a:	2100      	moveq	r1, #0
 800451c:	4770      	bxeq	lr
 800451e:	b530      	push	{r4, r5, lr}
 8004520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8004524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8004528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800452c:	bf48      	it	mi
 800452e:	4240      	negmi	r0, r0
 8004530:	f04f 0100 	mov.w	r1, #0
 8004534:	e73e      	b.n	80043b4 <__adddf3+0x138>
 8004536:	bf00      	nop

08004538 <__aeabi_f2d>:
 8004538:	0042      	lsls	r2, r0, #1
 800453a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800453e:	ea4f 0131 	mov.w	r1, r1, rrx
 8004542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8004546:	bf1f      	itttt	ne
 8004548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800454c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8004550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8004554:	4770      	bxne	lr
 8004556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800455a:	bf08      	it	eq
 800455c:	4770      	bxeq	lr
 800455e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8004562:	bf04      	itt	eq
 8004564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8004568:	4770      	bxeq	lr
 800456a:	b530      	push	{r4, r5, lr}
 800456c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8004570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8004574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8004578:	e71c      	b.n	80043b4 <__adddf3+0x138>
 800457a:	bf00      	nop

0800457c <__aeabi_ul2d>:
 800457c:	ea50 0201 	orrs.w	r2, r0, r1
 8004580:	bf08      	it	eq
 8004582:	4770      	bxeq	lr
 8004584:	b530      	push	{r4, r5, lr}
 8004586:	f04f 0500 	mov.w	r5, #0
 800458a:	e00a      	b.n	80045a2 <__aeabi_l2d+0x16>

0800458c <__aeabi_l2d>:
 800458c:	ea50 0201 	orrs.w	r2, r0, r1
 8004590:	bf08      	it	eq
 8004592:	4770      	bxeq	lr
 8004594:	b530      	push	{r4, r5, lr}
 8004596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800459a:	d502      	bpl.n	80045a2 <__aeabi_l2d+0x16>
 800459c:	4240      	negs	r0, r0
 800459e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80045a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80045a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80045aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80045ae:	f43f aed8 	beq.w	8004362 <__adddf3+0xe6>
 80045b2:	f04f 0203 	mov.w	r2, #3
 80045b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80045ba:	bf18      	it	ne
 80045bc:	3203      	addne	r2, #3
 80045be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80045c2:	bf18      	it	ne
 80045c4:	3203      	addne	r2, #3
 80045c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80045ca:	f1c2 0320 	rsb	r3, r2, #32
 80045ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80045d2:	fa20 f002 	lsr.w	r0, r0, r2
 80045d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80045da:	ea40 000e 	orr.w	r0, r0, lr
 80045de:	fa21 f102 	lsr.w	r1, r1, r2
 80045e2:	4414      	add	r4, r2
 80045e4:	e6bd      	b.n	8004362 <__adddf3+0xe6>
 80045e6:	bf00      	nop

080045e8 <__aeabi_d2f>:
 80045e8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80045ec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80045f0:	bf24      	itt	cs
 80045f2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80045f6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80045fa:	d90d      	bls.n	8004618 <__aeabi_d2f+0x30>
 80045fc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8004600:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8004604:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8004608:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 800460c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8004610:	bf08      	it	eq
 8004612:	f020 0001 	biceq.w	r0, r0, #1
 8004616:	4770      	bx	lr
 8004618:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 800461c:	d121      	bne.n	8004662 <__aeabi_d2f+0x7a>
 800461e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8004622:	bfbc      	itt	lt
 8004624:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8004628:	4770      	bxlt	lr
 800462a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800462e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8004632:	f1c2 0218 	rsb	r2, r2, #24
 8004636:	f1c2 0c20 	rsb	ip, r2, #32
 800463a:	fa10 f30c 	lsls.w	r3, r0, ip
 800463e:	fa20 f002 	lsr.w	r0, r0, r2
 8004642:	bf18      	it	ne
 8004644:	f040 0001 	orrne.w	r0, r0, #1
 8004648:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800464c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8004650:	fa03 fc0c 	lsl.w	ip, r3, ip
 8004654:	ea40 000c 	orr.w	r0, r0, ip
 8004658:	fa23 f302 	lsr.w	r3, r3, r2
 800465c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8004660:	e7cc      	b.n	80045fc <__aeabi_d2f+0x14>
 8004662:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8004666:	d107      	bne.n	8004678 <__aeabi_d2f+0x90>
 8004668:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 800466c:	bf1e      	ittt	ne
 800466e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8004672:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8004676:	4770      	bxne	lr
 8004678:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 800467c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8004680:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8004684:	4770      	bx	lr
 8004686:	bf00      	nop

08004688 <__aeabi_uldivmod>:
 8004688:	b953      	cbnz	r3, 80046a0 <__aeabi_uldivmod+0x18>
 800468a:	b94a      	cbnz	r2, 80046a0 <__aeabi_uldivmod+0x18>
 800468c:	2900      	cmp	r1, #0
 800468e:	bf08      	it	eq
 8004690:	2800      	cmpeq	r0, #0
 8004692:	bf1c      	itt	ne
 8004694:	f04f 31ff 	movne.w	r1, #4294967295
 8004698:	f04f 30ff 	movne.w	r0, #4294967295
 800469c:	f000 b970 	b.w	8004980 <__aeabi_idiv0>
 80046a0:	f1ad 0c08 	sub.w	ip, sp, #8
 80046a4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80046a8:	f000 f806 	bl	80046b8 <__udivmoddi4>
 80046ac:	f8dd e004 	ldr.w	lr, [sp, #4]
 80046b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80046b4:	b004      	add	sp, #16
 80046b6:	4770      	bx	lr

080046b8 <__udivmoddi4>:
 80046b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80046bc:	9e08      	ldr	r6, [sp, #32]
 80046be:	460d      	mov	r5, r1
 80046c0:	4604      	mov	r4, r0
 80046c2:	460f      	mov	r7, r1
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d14a      	bne.n	800475e <__udivmoddi4+0xa6>
 80046c8:	428a      	cmp	r2, r1
 80046ca:	4694      	mov	ip, r2
 80046cc:	d965      	bls.n	800479a <__udivmoddi4+0xe2>
 80046ce:	fab2 f382 	clz	r3, r2
 80046d2:	b143      	cbz	r3, 80046e6 <__udivmoddi4+0x2e>
 80046d4:	fa02 fc03 	lsl.w	ip, r2, r3
 80046d8:	f1c3 0220 	rsb	r2, r3, #32
 80046dc:	409f      	lsls	r7, r3
 80046de:	fa20 f202 	lsr.w	r2, r0, r2
 80046e2:	4317      	orrs	r7, r2
 80046e4:	409c      	lsls	r4, r3
 80046e6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80046ea:	fa1f f58c 	uxth.w	r5, ip
 80046ee:	fbb7 f1fe 	udiv	r1, r7, lr
 80046f2:	0c22      	lsrs	r2, r4, #16
 80046f4:	fb0e 7711 	mls	r7, lr, r1, r7
 80046f8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80046fc:	fb01 f005 	mul.w	r0, r1, r5
 8004700:	4290      	cmp	r0, r2
 8004702:	d90a      	bls.n	800471a <__udivmoddi4+0x62>
 8004704:	eb1c 0202 	adds.w	r2, ip, r2
 8004708:	f101 37ff 	add.w	r7, r1, #4294967295
 800470c:	f080 811c 	bcs.w	8004948 <__udivmoddi4+0x290>
 8004710:	4290      	cmp	r0, r2
 8004712:	f240 8119 	bls.w	8004948 <__udivmoddi4+0x290>
 8004716:	3902      	subs	r1, #2
 8004718:	4462      	add	r2, ip
 800471a:	1a12      	subs	r2, r2, r0
 800471c:	b2a4      	uxth	r4, r4
 800471e:	fbb2 f0fe 	udiv	r0, r2, lr
 8004722:	fb0e 2210 	mls	r2, lr, r0, r2
 8004726:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800472a:	fb00 f505 	mul.w	r5, r0, r5
 800472e:	42a5      	cmp	r5, r4
 8004730:	d90a      	bls.n	8004748 <__udivmoddi4+0x90>
 8004732:	eb1c 0404 	adds.w	r4, ip, r4
 8004736:	f100 32ff 	add.w	r2, r0, #4294967295
 800473a:	f080 8107 	bcs.w	800494c <__udivmoddi4+0x294>
 800473e:	42a5      	cmp	r5, r4
 8004740:	f240 8104 	bls.w	800494c <__udivmoddi4+0x294>
 8004744:	4464      	add	r4, ip
 8004746:	3802      	subs	r0, #2
 8004748:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800474c:	1b64      	subs	r4, r4, r5
 800474e:	2100      	movs	r1, #0
 8004750:	b11e      	cbz	r6, 800475a <__udivmoddi4+0xa2>
 8004752:	40dc      	lsrs	r4, r3
 8004754:	2300      	movs	r3, #0
 8004756:	e9c6 4300 	strd	r4, r3, [r6]
 800475a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800475e:	428b      	cmp	r3, r1
 8004760:	d908      	bls.n	8004774 <__udivmoddi4+0xbc>
 8004762:	2e00      	cmp	r6, #0
 8004764:	f000 80ed 	beq.w	8004942 <__udivmoddi4+0x28a>
 8004768:	2100      	movs	r1, #0
 800476a:	e9c6 0500 	strd	r0, r5, [r6]
 800476e:	4608      	mov	r0, r1
 8004770:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004774:	fab3 f183 	clz	r1, r3
 8004778:	2900      	cmp	r1, #0
 800477a:	d149      	bne.n	8004810 <__udivmoddi4+0x158>
 800477c:	42ab      	cmp	r3, r5
 800477e:	d302      	bcc.n	8004786 <__udivmoddi4+0xce>
 8004780:	4282      	cmp	r2, r0
 8004782:	f200 80f8 	bhi.w	8004976 <__udivmoddi4+0x2be>
 8004786:	1a84      	subs	r4, r0, r2
 8004788:	eb65 0203 	sbc.w	r2, r5, r3
 800478c:	2001      	movs	r0, #1
 800478e:	4617      	mov	r7, r2
 8004790:	2e00      	cmp	r6, #0
 8004792:	d0e2      	beq.n	800475a <__udivmoddi4+0xa2>
 8004794:	e9c6 4700 	strd	r4, r7, [r6]
 8004798:	e7df      	b.n	800475a <__udivmoddi4+0xa2>
 800479a:	b902      	cbnz	r2, 800479e <__udivmoddi4+0xe6>
 800479c:	deff      	udf	#255	; 0xff
 800479e:	fab2 f382 	clz	r3, r2
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	f040 8090 	bne.w	80048c8 <__udivmoddi4+0x210>
 80047a8:	1a8a      	subs	r2, r1, r2
 80047aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80047ae:	fa1f fe8c 	uxth.w	lr, ip
 80047b2:	2101      	movs	r1, #1
 80047b4:	fbb2 f5f7 	udiv	r5, r2, r7
 80047b8:	fb07 2015 	mls	r0, r7, r5, r2
 80047bc:	0c22      	lsrs	r2, r4, #16
 80047be:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80047c2:	fb0e f005 	mul.w	r0, lr, r5
 80047c6:	4290      	cmp	r0, r2
 80047c8:	d908      	bls.n	80047dc <__udivmoddi4+0x124>
 80047ca:	eb1c 0202 	adds.w	r2, ip, r2
 80047ce:	f105 38ff 	add.w	r8, r5, #4294967295
 80047d2:	d202      	bcs.n	80047da <__udivmoddi4+0x122>
 80047d4:	4290      	cmp	r0, r2
 80047d6:	f200 80cb 	bhi.w	8004970 <__udivmoddi4+0x2b8>
 80047da:	4645      	mov	r5, r8
 80047dc:	1a12      	subs	r2, r2, r0
 80047de:	b2a4      	uxth	r4, r4
 80047e0:	fbb2 f0f7 	udiv	r0, r2, r7
 80047e4:	fb07 2210 	mls	r2, r7, r0, r2
 80047e8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80047ec:	fb0e fe00 	mul.w	lr, lr, r0
 80047f0:	45a6      	cmp	lr, r4
 80047f2:	d908      	bls.n	8004806 <__udivmoddi4+0x14e>
 80047f4:	eb1c 0404 	adds.w	r4, ip, r4
 80047f8:	f100 32ff 	add.w	r2, r0, #4294967295
 80047fc:	d202      	bcs.n	8004804 <__udivmoddi4+0x14c>
 80047fe:	45a6      	cmp	lr, r4
 8004800:	f200 80bb 	bhi.w	800497a <__udivmoddi4+0x2c2>
 8004804:	4610      	mov	r0, r2
 8004806:	eba4 040e 	sub.w	r4, r4, lr
 800480a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800480e:	e79f      	b.n	8004750 <__udivmoddi4+0x98>
 8004810:	f1c1 0720 	rsb	r7, r1, #32
 8004814:	408b      	lsls	r3, r1
 8004816:	fa22 fc07 	lsr.w	ip, r2, r7
 800481a:	ea4c 0c03 	orr.w	ip, ip, r3
 800481e:	fa05 f401 	lsl.w	r4, r5, r1
 8004822:	fa20 f307 	lsr.w	r3, r0, r7
 8004826:	40fd      	lsrs	r5, r7
 8004828:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800482c:	4323      	orrs	r3, r4
 800482e:	fbb5 f8f9 	udiv	r8, r5, r9
 8004832:	fa1f fe8c 	uxth.w	lr, ip
 8004836:	fb09 5518 	mls	r5, r9, r8, r5
 800483a:	0c1c      	lsrs	r4, r3, #16
 800483c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8004840:	fb08 f50e 	mul.w	r5, r8, lr
 8004844:	42a5      	cmp	r5, r4
 8004846:	fa02 f201 	lsl.w	r2, r2, r1
 800484a:	fa00 f001 	lsl.w	r0, r0, r1
 800484e:	d90b      	bls.n	8004868 <__udivmoddi4+0x1b0>
 8004850:	eb1c 0404 	adds.w	r4, ip, r4
 8004854:	f108 3aff 	add.w	sl, r8, #4294967295
 8004858:	f080 8088 	bcs.w	800496c <__udivmoddi4+0x2b4>
 800485c:	42a5      	cmp	r5, r4
 800485e:	f240 8085 	bls.w	800496c <__udivmoddi4+0x2b4>
 8004862:	f1a8 0802 	sub.w	r8, r8, #2
 8004866:	4464      	add	r4, ip
 8004868:	1b64      	subs	r4, r4, r5
 800486a:	b29d      	uxth	r5, r3
 800486c:	fbb4 f3f9 	udiv	r3, r4, r9
 8004870:	fb09 4413 	mls	r4, r9, r3, r4
 8004874:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8004878:	fb03 fe0e 	mul.w	lr, r3, lr
 800487c:	45a6      	cmp	lr, r4
 800487e:	d908      	bls.n	8004892 <__udivmoddi4+0x1da>
 8004880:	eb1c 0404 	adds.w	r4, ip, r4
 8004884:	f103 35ff 	add.w	r5, r3, #4294967295
 8004888:	d26c      	bcs.n	8004964 <__udivmoddi4+0x2ac>
 800488a:	45a6      	cmp	lr, r4
 800488c:	d96a      	bls.n	8004964 <__udivmoddi4+0x2ac>
 800488e:	3b02      	subs	r3, #2
 8004890:	4464      	add	r4, ip
 8004892:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8004896:	fba3 9502 	umull	r9, r5, r3, r2
 800489a:	eba4 040e 	sub.w	r4, r4, lr
 800489e:	42ac      	cmp	r4, r5
 80048a0:	46c8      	mov	r8, r9
 80048a2:	46ae      	mov	lr, r5
 80048a4:	d356      	bcc.n	8004954 <__udivmoddi4+0x29c>
 80048a6:	d053      	beq.n	8004950 <__udivmoddi4+0x298>
 80048a8:	b156      	cbz	r6, 80048c0 <__udivmoddi4+0x208>
 80048aa:	ebb0 0208 	subs.w	r2, r0, r8
 80048ae:	eb64 040e 	sbc.w	r4, r4, lr
 80048b2:	fa04 f707 	lsl.w	r7, r4, r7
 80048b6:	40ca      	lsrs	r2, r1
 80048b8:	40cc      	lsrs	r4, r1
 80048ba:	4317      	orrs	r7, r2
 80048bc:	e9c6 7400 	strd	r7, r4, [r6]
 80048c0:	4618      	mov	r0, r3
 80048c2:	2100      	movs	r1, #0
 80048c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80048c8:	f1c3 0120 	rsb	r1, r3, #32
 80048cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80048d0:	fa20 f201 	lsr.w	r2, r0, r1
 80048d4:	fa25 f101 	lsr.w	r1, r5, r1
 80048d8:	409d      	lsls	r5, r3
 80048da:	432a      	orrs	r2, r5
 80048dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80048e0:	fa1f fe8c 	uxth.w	lr, ip
 80048e4:	fbb1 f0f7 	udiv	r0, r1, r7
 80048e8:	fb07 1510 	mls	r5, r7, r0, r1
 80048ec:	0c11      	lsrs	r1, r2, #16
 80048ee:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80048f2:	fb00 f50e 	mul.w	r5, r0, lr
 80048f6:	428d      	cmp	r5, r1
 80048f8:	fa04 f403 	lsl.w	r4, r4, r3
 80048fc:	d908      	bls.n	8004910 <__udivmoddi4+0x258>
 80048fe:	eb1c 0101 	adds.w	r1, ip, r1
 8004902:	f100 38ff 	add.w	r8, r0, #4294967295
 8004906:	d22f      	bcs.n	8004968 <__udivmoddi4+0x2b0>
 8004908:	428d      	cmp	r5, r1
 800490a:	d92d      	bls.n	8004968 <__udivmoddi4+0x2b0>
 800490c:	3802      	subs	r0, #2
 800490e:	4461      	add	r1, ip
 8004910:	1b49      	subs	r1, r1, r5
 8004912:	b292      	uxth	r2, r2
 8004914:	fbb1 f5f7 	udiv	r5, r1, r7
 8004918:	fb07 1115 	mls	r1, r7, r5, r1
 800491c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8004920:	fb05 f10e 	mul.w	r1, r5, lr
 8004924:	4291      	cmp	r1, r2
 8004926:	d908      	bls.n	800493a <__udivmoddi4+0x282>
 8004928:	eb1c 0202 	adds.w	r2, ip, r2
 800492c:	f105 38ff 	add.w	r8, r5, #4294967295
 8004930:	d216      	bcs.n	8004960 <__udivmoddi4+0x2a8>
 8004932:	4291      	cmp	r1, r2
 8004934:	d914      	bls.n	8004960 <__udivmoddi4+0x2a8>
 8004936:	3d02      	subs	r5, #2
 8004938:	4462      	add	r2, ip
 800493a:	1a52      	subs	r2, r2, r1
 800493c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8004940:	e738      	b.n	80047b4 <__udivmoddi4+0xfc>
 8004942:	4631      	mov	r1, r6
 8004944:	4630      	mov	r0, r6
 8004946:	e708      	b.n	800475a <__udivmoddi4+0xa2>
 8004948:	4639      	mov	r1, r7
 800494a:	e6e6      	b.n	800471a <__udivmoddi4+0x62>
 800494c:	4610      	mov	r0, r2
 800494e:	e6fb      	b.n	8004748 <__udivmoddi4+0x90>
 8004950:	4548      	cmp	r0, r9
 8004952:	d2a9      	bcs.n	80048a8 <__udivmoddi4+0x1f0>
 8004954:	ebb9 0802 	subs.w	r8, r9, r2
 8004958:	eb65 0e0c 	sbc.w	lr, r5, ip
 800495c:	3b01      	subs	r3, #1
 800495e:	e7a3      	b.n	80048a8 <__udivmoddi4+0x1f0>
 8004960:	4645      	mov	r5, r8
 8004962:	e7ea      	b.n	800493a <__udivmoddi4+0x282>
 8004964:	462b      	mov	r3, r5
 8004966:	e794      	b.n	8004892 <__udivmoddi4+0x1da>
 8004968:	4640      	mov	r0, r8
 800496a:	e7d1      	b.n	8004910 <__udivmoddi4+0x258>
 800496c:	46d0      	mov	r8, sl
 800496e:	e77b      	b.n	8004868 <__udivmoddi4+0x1b0>
 8004970:	3d02      	subs	r5, #2
 8004972:	4462      	add	r2, ip
 8004974:	e732      	b.n	80047dc <__udivmoddi4+0x124>
 8004976:	4608      	mov	r0, r1
 8004978:	e70a      	b.n	8004790 <__udivmoddi4+0xd8>
 800497a:	4464      	add	r4, ip
 800497c:	3802      	subs	r0, #2
 800497e:	e742      	b.n	8004806 <__udivmoddi4+0x14e>

08004980 <__aeabi_idiv0>:
 8004980:	4770      	bx	lr
 8004982:	bf00      	nop

08004984 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8004984:	f8df d034 	ldr.w	sp, [pc, #52]	; 80049bc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8004988:	f004 f822 	bl	80089d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800498c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800498e:	e003      	b.n	8004998 <LoopCopyDataInit>

08004990 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8004990:	4b0b      	ldr	r3, [pc, #44]	; (80049c0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8004992:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8004994:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8004996:	3104      	adds	r1, #4

08004998 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8004998:	480a      	ldr	r0, [pc, #40]	; (80049c4 <LoopForever+0xa>)
	ldr	r3, =_edata
 800499a:	4b0b      	ldr	r3, [pc, #44]	; (80049c8 <LoopForever+0xe>)
	adds	r2, r0, r1
 800499c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800499e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80049a0:	d3f6      	bcc.n	8004990 <CopyDataInit>
	ldr	r2, =_sbss
 80049a2:	4a0a      	ldr	r2, [pc, #40]	; (80049cc <LoopForever+0x12>)
	b	LoopFillZerobss
 80049a4:	e002      	b.n	80049ac <LoopFillZerobss>

080049a6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80049a6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80049a8:	f842 3b04 	str.w	r3, [r2], #4

080049ac <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80049ac:	4b08      	ldr	r3, [pc, #32]	; (80049d0 <LoopForever+0x16>)
	cmp	r2, r3
 80049ae:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80049b0:	d3f9      	bcc.n	80049a6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80049b2:	f00c fdd7 	bl	8011564 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80049b6:	f002 ff3f 	bl	8007838 <main>

080049ba <LoopForever>:

LoopForever:
    b LoopForever
 80049ba:	e7fe      	b.n	80049ba <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80049bc:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 80049c0:	08012c68 	.word	0x08012c68
	ldr	r0, =_sdata
 80049c4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80049c8:	200000a8 	.word	0x200000a8
	ldr	r2, =_sbss
 80049cc:	200000a8 	.word	0x200000a8
	ldr	r3, = _ebss
 80049d0:	20000c50 	.word	0x20000c50

080049d4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80049d4:	e7fe      	b.n	80049d4 <ADC1_2_IRQHandler>
	...

080049d8 <CheckBootLoaderCompliance>:
 * @brief Function for Testing the BootLoader Compliance
 * @param None
 * @retval int8_t Return value for checking purpouse (0/1 == Ok/Error)
 */
int8_t CheckBootLoaderCompliance(void)
{
 80049d8:	b580      	push	{r7, lr}
 80049da:	af00      	add	r7, sp, #0
  OTA_PRINTF("Testing BootLoaderCompliance:\r\n");
 80049dc:	483b      	ldr	r0, [pc, #236]	; (8004acc <CheckBootLoaderCompliance+0xf4>)
 80049de:	f00c fc5b 	bl	8011298 <puts>
  OTA_PRINTF("\tVersion  %d.%d.%d\r\n",
              (uint16_t)(BootLoaderFeatures->Version>>16),
 80049e2:	4b3b      	ldr	r3, [pc, #236]	; (8004ad0 <CheckBootLoaderCompliance+0xf8>)
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	0c1b      	lsrs	r3, r3, #16
 80049ea:	b29b      	uxth	r3, r3
  OTA_PRINTF("\tVersion  %d.%d.%d\r\n",
 80049ec:	4619      	mov	r1, r3
              (uint16_t)((BootLoaderFeatures->Version>>8)&0xFF),
 80049ee:	4b38      	ldr	r3, [pc, #224]	; (8004ad0 <CheckBootLoaderCompliance+0xf8>)
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	0a1b      	lsrs	r3, r3, #8
 80049f6:	b29b      	uxth	r3, r3
  OTA_PRINTF("\tVersion  %d.%d.%d\r\n",
 80049f8:	b2da      	uxtb	r2, r3
              (uint16_t)(BootLoaderFeatures->Version    &0xFF));
 80049fa:	4b35      	ldr	r3, [pc, #212]	; (8004ad0 <CheckBootLoaderCompliance+0xf8>)
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	b29b      	uxth	r3, r3
  OTA_PRINTF("\tVersion  %d.%d.%d\r\n",
 8004a02:	b2db      	uxtb	r3, r3
 8004a04:	4833      	ldr	r0, [pc, #204]	; (8004ad4 <CheckBootLoaderCompliance+0xfc>)
 8004a06:	f00c fbe1 	bl	80111cc <iprintf>

  if((( BootLoaderFeatures->Version>>16      )!=BL_VERSION_MAJOR) |
 8004a0a:	4b31      	ldr	r3, [pc, #196]	; (8004ad0 <CheckBootLoaderCompliance+0xf8>)
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	0c1b      	lsrs	r3, r3, #16
 8004a12:	2b02      	cmp	r3, #2
 8004a14:	bf14      	ite	ne
 8004a16:	2301      	movne	r3, #1
 8004a18:	2300      	moveq	r3, #0
 8004a1a:	b2da      	uxtb	r2, r3
     (((BootLoaderFeatures->Version>>8 )&0xFF)!=BL_VERSION_MINOR) |
 8004a1c:	4b2c      	ldr	r3, [pc, #176]	; (8004ad0 <CheckBootLoaderCompliance+0xf8>)
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	0a1b      	lsrs	r3, r3, #8
 8004a24:	b2db      	uxtb	r3, r3
  if((( BootLoaderFeatures->Version>>16      )!=BL_VERSION_MAJOR) |
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	bf14      	ite	ne
 8004a2a:	2301      	movne	r3, #1
 8004a2c:	2300      	moveq	r3, #0
 8004a2e:	b2db      	uxtb	r3, r3
 8004a30:	4313      	orrs	r3, r2
 8004a32:	b2db      	uxtb	r3, r3
 8004a34:	461a      	mov	r2, r3
      ((BootLoaderFeatures->Version     &0xFF)!=BL_VERSION_PATCH)) {
 8004a36:	4b26      	ldr	r3, [pc, #152]	; (8004ad0 <CheckBootLoaderCompliance+0xf8>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	b2db      	uxtb	r3, r3
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	bf14      	ite	ne
 8004a42:	2301      	movne	r3, #1
 8004a44:	2300      	moveq	r3, #0
 8004a46:	b2db      	uxtb	r3, r3
     (((BootLoaderFeatures->Version>>8 )&0xFF)!=BL_VERSION_MINOR) |
 8004a48:	4313      	orrs	r3, r2
  if((( BootLoaderFeatures->Version>>16      )!=BL_VERSION_MAJOR) |
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d004      	beq.n	8004a58 <CheckBootLoaderCompliance+0x80>
    OTA_PRINTF("\tBL Version  Ko\r\n");
 8004a4e:	4822      	ldr	r0, [pc, #136]	; (8004ad8 <CheckBootLoaderCompliance+0x100>)
 8004a50:	f00c fc22 	bl	8011298 <puts>
    return 0;
 8004a54:	2300      	movs	r3, #0
 8004a56:	e036      	b.n	8004ac6 <CheckBootLoaderCompliance+0xee>
  } else {
    OTA_PRINTF("\tBL Version  Ok\r\n");
 8004a58:	4820      	ldr	r0, [pc, #128]	; (8004adc <CheckBootLoaderCompliance+0x104>)
 8004a5a:	f00c fc1d 	bl	8011298 <puts>
  }

  if(BootLoaderFeatures->MagicNum==OTA_MAGIC_NUM) {
 8004a5e:	4b1c      	ldr	r3, [pc, #112]	; (8004ad0 <CheckBootLoaderCompliance+0xf8>)
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	685b      	ldr	r3, [r3, #4]
 8004a64:	4a1e      	ldr	r2, [pc, #120]	; (8004ae0 <CheckBootLoaderCompliance+0x108>)
 8004a66:	4293      	cmp	r3, r2
 8004a68:	d110      	bne.n	8004a8c <CheckBootLoaderCompliance+0xb4>
    OTA_PRINTF("\tMagicNum    OK\r\n");
 8004a6a:	481e      	ldr	r0, [pc, #120]	; (8004ae4 <CheckBootLoaderCompliance+0x10c>)
 8004a6c:	f00c fc14 	bl	8011298 <puts>
  } else {
    OTA_PRINTF("\tMagicNum    KO\r\n");
    return 0;
  }

  OTA_PRINTF("\tMaxSize =%lx\r\n", (long)BootLoaderFeatures->OTAMaxSize);
 8004a70:	4b17      	ldr	r3, [pc, #92]	; (8004ad0 <CheckBootLoaderCompliance+0xf8>)
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	691b      	ldr	r3, [r3, #16]
 8004a76:	4619      	mov	r1, r3
 8004a78:	481b      	ldr	r0, [pc, #108]	; (8004ae8 <CheckBootLoaderCompliance+0x110>)
 8004a7a:	f00c fba7 	bl	80111cc <iprintf>

  if(BootLoaderFeatures->OTAStartAdd==(OTA_ADDRESS_START-16)) {
 8004a7e:	4b14      	ldr	r3, [pc, #80]	; (8004ad0 <CheckBootLoaderCompliance+0xf8>)
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	689b      	ldr	r3, [r3, #8]
 8004a84:	4a19      	ldr	r2, [pc, #100]	; (8004aec <CheckBootLoaderCompliance+0x114>)
 8004a86:	4293      	cmp	r3, r2
 8004a88:	d10f      	bne.n	8004aaa <CheckBootLoaderCompliance+0xd2>
 8004a8a:	e004      	b.n	8004a96 <CheckBootLoaderCompliance+0xbe>
    OTA_PRINTF("\tMagicNum    KO\r\n");
 8004a8c:	4818      	ldr	r0, [pc, #96]	; (8004af0 <CheckBootLoaderCompliance+0x118>)
 8004a8e:	f00c fc03 	bl	8011298 <puts>
    return 0;
 8004a92:	2300      	movs	r3, #0
 8004a94:	e017      	b.n	8004ac6 <CheckBootLoaderCompliance+0xee>
    OTA_PRINTF("\tOTAStartAdd OK\r\n");
 8004a96:	4817      	ldr	r0, [pc, #92]	; (8004af4 <CheckBootLoaderCompliance+0x11c>)
 8004a98:	f00c fbfe 	bl	8011298 <puts>
  } else {
    OTA_PRINTF("\tOTAStartAdd KO\r\n");
    return 0;
  }

  if(BootLoaderFeatures->OTADoneAdd==OTA_MAGIC_DONE_NUM_POS) {
 8004a9c:	4b0c      	ldr	r3, [pc, #48]	; (8004ad0 <CheckBootLoaderCompliance+0xf8>)
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	68db      	ldr	r3, [r3, #12]
 8004aa2:	4a15      	ldr	r2, [pc, #84]	; (8004af8 <CheckBootLoaderCompliance+0x120>)
 8004aa4:	4293      	cmp	r3, r2
 8004aa6:	d10a      	bne.n	8004abe <CheckBootLoaderCompliance+0xe6>
 8004aa8:	e004      	b.n	8004ab4 <CheckBootLoaderCompliance+0xdc>
    OTA_PRINTF("\tOTAStartAdd KO\r\n");
 8004aaa:	4814      	ldr	r0, [pc, #80]	; (8004afc <CheckBootLoaderCompliance+0x124>)
 8004aac:	f00c fbf4 	bl	8011298 <puts>
    return 0;
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	e008      	b.n	8004ac6 <CheckBootLoaderCompliance+0xee>
    OTA_PRINTF("\tOTADoneAdd  OK\r\n");
 8004ab4:	4812      	ldr	r0, [pc, #72]	; (8004b00 <CheckBootLoaderCompliance+0x128>)
 8004ab6:	f00c fbef 	bl	8011298 <puts>
  } else {
    OTA_PRINTF("\tOTADoneAdd  KO\r\n");
    return 0;
  }

  return 1;
 8004aba:	2301      	movs	r3, #1
 8004abc:	e003      	b.n	8004ac6 <CheckBootLoaderCompliance+0xee>
    OTA_PRINTF("\tOTADoneAdd  KO\r\n");
 8004abe:	4811      	ldr	r0, [pc, #68]	; (8004b04 <CheckBootLoaderCompliance+0x12c>)
 8004ac0:	f00c fbea 	bl	8011298 <puts>
    return 0;
 8004ac4:	2300      	movs	r3, #0
}
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	bd80      	pop	{r7, pc}
 8004aca:	bf00      	nop
 8004acc:	08012458 	.word	0x08012458
 8004ad0:	20000004 	.word	0x20000004
 8004ad4:	08012478 	.word	0x08012478
 8004ad8:	08012490 	.word	0x08012490
 8004adc:	080124a4 	.word	0x080124a4
 8004ae0:	deadbeef 	.word	0xdeadbeef
 8004ae4:	080124b8 	.word	0x080124b8
 8004ae8:	080124e0 	.word	0x080124e0
 8004aec:	08080000 	.word	0x08080000
 8004af0:	080124cc 	.word	0x080124cc
 8004af4:	080124f0 	.word	0x080124f0
 8004af8:	08080008 	.word	0x08080008
 8004afc:	08012504 	.word	0x08012504
 8004b00:	08012518 	.word	0x08012518
 8004b04:	0801252c 	.word	0x0801252c

08004b08 <UpdateFWBlueNRG>:
 * @param int32_t data_length length of the data
 * @param uint8_t WriteMagicNum 1/0 for writing or not the magic number
 * @retval int8_t Return value for checking purpouse (1/-1 == Ok/Error)
 */
int8_t UpdateFWBlueNRG(uint32_t *SizeOfUpdate,uint8_t * att_data, int32_t data_length,uint8_t WriteMagicNum)
{
 8004b08:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004b0c:	b094      	sub	sp, #80	; 0x50
 8004b0e:	af00      	add	r7, sp, #0
 8004b10:	60f8      	str	r0, [r7, #12]
 8004b12:	60b9      	str	r1, [r7, #8]
 8004b14:	607a      	str	r2, [r7, #4]
 8004b16:	70fb      	strb	r3, [r7, #3]
  int8_t ReturnValue=0;
 8004b18:	2300      	movs	r3, #0
 8004b1a:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  /* Save the Packed received */

  if(data_length>(*SizeOfUpdate)){
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	681a      	ldr	r2, [r3, #0]
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	429a      	cmp	r2, r3
 8004b26:	d20d      	bcs.n	8004b44 <UpdateFWBlueNRG+0x3c>
    /* Too many bytes...Something wrong... necessity to send it again... */
    OTA_PRINTF("OTA something wrong data_length=%ld RemSizeOfUpdate=%ld....\r\nPlease Try again\r\n", (long)data_length, (long)(*SizeOfUpdate));
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	461a      	mov	r2, r3
 8004b2e:	6879      	ldr	r1, [r7, #4]
 8004b30:	4876      	ldr	r0, [pc, #472]	; (8004d0c <UpdateFWBlueNRG+0x204>)
 8004b32:	f00c fb4b 	bl	80111cc <iprintf>
    ReturnValue = -1;
 8004b36:	23ff      	movs	r3, #255	; 0xff
 8004b38:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    /* Reset for Restarting again */
    *SizeOfUpdate=0;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	2200      	movs	r2, #0
 8004b40:	601a      	str	r2, [r3, #0]
 8004b42:	e0db      	b.n	8004cfc <UpdateFWBlueNRG+0x1f4>
  } else {
    uint64_t ValueToWrite;
    int32_t Counter;
    /* Save the received OTA packed ad save it to flash */
    /* Unlock the Flash to enable the flash control register access *************/
    HAL_FLASH_Unlock();
 8004b44:	f005 fe8a 	bl	800a85c <HAL_FLASH_Unlock>

    for(Counter=0;Counter<data_length;Counter+=8) {
 8004b48:	2300      	movs	r3, #0
 8004b4a:	64bb      	str	r3, [r7, #72]	; 0x48
 8004b4c:	e020      	b.n	8004b90 <UpdateFWBlueNRG+0x88>
      memcpy((uint8_t*) &ValueToWrite,att_data+Counter,data_length-Counter+1);
 8004b4e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004b50:	68ba      	ldr	r2, [r7, #8]
 8004b52:	18d1      	adds	r1, r2, r3
 8004b54:	687a      	ldr	r2, [r7, #4]
 8004b56:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004b58:	1ad3      	subs	r3, r2, r3
 8004b5a:	3301      	adds	r3, #1
 8004b5c:	461a      	mov	r2, r3
 8004b5e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8004b62:	4618      	mov	r0, r3
 8004b64:	f00c fd24 	bl	80115b0 <memcpy>

      if(HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, WritingAddress,ValueToWrite)==HAL_OK) {
 8004b68:	4b69      	ldr	r3, [pc, #420]	; (8004d10 <UpdateFWBlueNRG+0x208>)
 8004b6a:	6819      	ldr	r1, [r3, #0]
 8004b6c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004b70:	2000      	movs	r0, #0
 8004b72:	f005 fe07 	bl	800a784 <HAL_FLASH_Program>
 8004b76:	4603      	mov	r3, r0
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d105      	bne.n	8004b88 <UpdateFWBlueNRG+0x80>
       WritingAddress+=8;
 8004b7c:	4b64      	ldr	r3, [pc, #400]	; (8004d10 <UpdateFWBlueNRG+0x208>)
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	3308      	adds	r3, #8
 8004b82:	4a63      	ldr	r2, [pc, #396]	; (8004d10 <UpdateFWBlueNRG+0x208>)
 8004b84:	6013      	str	r3, [r2, #0]
 8004b86:	e000      	b.n	8004b8a <UpdateFWBlueNRG+0x82>
      } else {
        /* Error occurred while writing data in Flash memory.
           User can add here some code to deal with this error
           FLASH_ErrorTypeDef errorcode = HAL_FLASH_GetError(); */
        OTA_ERROR_FUNCTION();
 8004b88:	e7fe      	b.n	8004b88 <UpdateFWBlueNRG+0x80>
    for(Counter=0;Counter<data_length;Counter+=8) {
 8004b8a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004b8c:	3308      	adds	r3, #8
 8004b8e:	64bb      	str	r3, [r7, #72]	; 0x48
 8004b90:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	429a      	cmp	r2, r3
 8004b96:	dbda      	blt.n	8004b4e <UpdateFWBlueNRG+0x46>
      }
    }
    /* Reduce the remaining bytes for OTA completion */
    *SizeOfUpdate -= data_length;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	681a      	ldr	r2, [r3, #0]
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	1ad2      	subs	r2, r2, r3
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	601a      	str	r2, [r3, #0]

    if(*SizeOfUpdate==0) {
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	f040 80a5 	bne.w	8004cf8 <UpdateFWBlueNRG+0x1f0>
      /* We had received the whole firmware and we have saved it in Flash */
      OTA_PRINTF("OTA Update saved\r\n");
 8004bae:	4859      	ldr	r0, [pc, #356]	; (8004d14 <UpdateFWBlueNRG+0x20c>)
 8004bb0:	f00c fb72 	bl	8011298 <puts>

      if(WriteMagicNum) {
 8004bb4:	78fb      	ldrb	r3, [r7, #3]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	f000 809e 	beq.w	8004cf8 <UpdateFWBlueNRG+0x1f0>
        uint32_t uwCRCValue = 0;
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	647b      	str	r3, [r7, #68]	; 0x44

        if(AspecteduwCRCValue) {
 8004bc0:	4b55      	ldr	r3, [pc, #340]	; (8004d18 <UpdateFWBlueNRG+0x210>)
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d03e      	beq.n	8004c46 <UpdateFWBlueNRG+0x13e>
          /* Make the CRC integrity check */
          /* CRC handler declaration */
          CRC_HandleTypeDef   CrcHandle;

          /* Init CRC for OTA-integrity check */
          CrcHandle.Instance = CRC;
 8004bc8:	4b54      	ldr	r3, [pc, #336]	; (8004d1c <UpdateFWBlueNRG+0x214>)
 8004bca:	617b      	str	r3, [r7, #20]
          /* The default polynomial is used */
          CrcHandle.Init.DefaultPolynomialUse    = DEFAULT_POLYNOMIAL_ENABLE;
 8004bcc:	2300      	movs	r3, #0
 8004bce:	763b      	strb	r3, [r7, #24]

          /* The default init value is used */
          CrcHandle.Init.DefaultInitValueUse     = DEFAULT_INIT_VALUE_ENABLE;
 8004bd0:	2300      	movs	r3, #0
 8004bd2:	767b      	strb	r3, [r7, #25]

          /* The input data are not inverted */
          CrcHandle.Init.InputDataInversionMode  = CRC_INPUTDATA_INVERSION_NONE;
 8004bd4:	2300      	movs	r3, #0
 8004bd6:	62bb      	str	r3, [r7, #40]	; 0x28

          /* The output data are not inverted */
          CrcHandle.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8004bd8:	2300      	movs	r3, #0
 8004bda:	62fb      	str	r3, [r7, #44]	; 0x2c

          /* The input data are 32-bit long words */
          CrcHandle.InputDataFormat              = CRC_INPUTDATA_FORMAT_WORDS;
 8004bdc:	2303      	movs	r3, #3
 8004bde:	637b      	str	r3, [r7, #52]	; 0x34

          if(HAL_CRC_GetState(&CrcHandle) != HAL_CRC_STATE_RESET) {
 8004be0:	f107 0314 	add.w	r3, r7, #20
 8004be4:	4618      	mov	r0, r3
 8004be6:	f005 fc13 	bl	800a410 <HAL_CRC_GetState>
 8004bea:	4603      	mov	r3, r0
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d004      	beq.n	8004bfa <UpdateFWBlueNRG+0xf2>
            HAL_CRC_DeInit(&CrcHandle);
 8004bf0:	f107 0314 	add.w	r3, r7, #20
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	f005 fb8f 	bl	800a318 <HAL_CRC_DeInit>
          }

          if (HAL_CRC_Init(&CrcHandle) != HAL_OK) {
 8004bfa:	f107 0314 	add.w	r3, r7, #20
 8004bfe:	4618      	mov	r0, r3
 8004c00:	f005 fb26 	bl	800a250 <HAL_CRC_Init>
 8004c04:	4603      	mov	r3, r0
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d000      	beq.n	8004c0c <UpdateFWBlueNRG+0x104>
            /* Initialization Error */
            OTA_ERROR_FUNCTION();
 8004c0a:	e7fe      	b.n	8004c0a <UpdateFWBlueNRG+0x102>
          } else {
            OTA_PRINTF("CRC  Initialized\n\r");
 8004c0c:	4844      	ldr	r0, [pc, #272]	; (8004d20 <UpdateFWBlueNRG+0x218>)
 8004c0e:	f00c fadd 	bl	80111cc <iprintf>
          }
          /* Compute the CRC */
          uwCRCValue = HAL_CRC_Calculate(&CrcHandle, (uint32_t *)OTA_ADDRESS_START, SizeOfUpdateBlueFW>>2);
 8004c12:	4b44      	ldr	r3, [pc, #272]	; (8004d24 <UpdateFWBlueNRG+0x21c>)
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	089a      	lsrs	r2, r3, #2
 8004c18:	f107 0314 	add.w	r3, r7, #20
 8004c1c:	4942      	ldr	r1, [pc, #264]	; (8004d28 <UpdateFWBlueNRG+0x220>)
 8004c1e:	4618      	mov	r0, r3
 8004c20:	f005 fbaa 	bl	800a378 <HAL_CRC_Calculate>
 8004c24:	6478      	str	r0, [r7, #68]	; 0x44

          if(uwCRCValue==AspecteduwCRCValue) {
 8004c26:	4b3c      	ldr	r3, [pc, #240]	; (8004d18 <UpdateFWBlueNRG+0x210>)
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004c2c:	429a      	cmp	r2, r3
 8004c2e:	d106      	bne.n	8004c3e <UpdateFWBlueNRG+0x136>
            ReturnValue=1;
 8004c30:	2301      	movs	r3, #1
 8004c32:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
            OTA_PRINTF("OTA CRC-checked\r\n");
 8004c36:	483d      	ldr	r0, [pc, #244]	; (8004d2c <UpdateFWBlueNRG+0x224>)
 8004c38:	f00c fb2e 	bl	8011298 <puts>
 8004c3c:	e006      	b.n	8004c4c <UpdateFWBlueNRG+0x144>
          } else {
            OTA_PRINTF("OTA Error CRC-checking\r\n");
 8004c3e:	483c      	ldr	r0, [pc, #240]	; (8004d30 <UpdateFWBlueNRG+0x228>)
 8004c40:	f00c fb2a 	bl	8011298 <puts>
 8004c44:	e002      	b.n	8004c4c <UpdateFWBlueNRG+0x144>
          }
        } else {
          ReturnValue=1;
 8004c46:	2301      	movs	r3, #1
 8004c48:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

        }
        if(ReturnValue==1) {
 8004c4c:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8004c50:	2b01      	cmp	r3, #1
 8004c52:	d143      	bne.n	8004cdc <UpdateFWBlueNRG+0x1d4>
          /* We write the Magic number for making the OTA at the next Board reset and the size of Update*/
          WritingAddress = OTA_MAGIC_NUM_POS;
 8004c54:	4b2e      	ldr	r3, [pc, #184]	; (8004d10 <UpdateFWBlueNRG+0x208>)
 8004c56:	4a37      	ldr	r2, [pc, #220]	; (8004d34 <UpdateFWBlueNRG+0x22c>)
 8004c58:	601a      	str	r2, [r3, #0]
          ValueToWrite=(((uint64_t)SizeOfUpdateBlueFW)<<32)| (OTA_MAGIC_NUM);
 8004c5a:	4b32      	ldr	r3, [pc, #200]	; (8004d24 <UpdateFWBlueNRG+0x21c>)
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	2200      	movs	r2, #0
 8004c60:	469a      	mov	sl, r3
 8004c62:	4693      	mov	fp, r2
 8004c64:	f04f 0200 	mov.w	r2, #0
 8004c68:	f04f 0300 	mov.w	r3, #0
 8004c6c:	4653      	mov	r3, sl
 8004c6e:	2200      	movs	r2, #0
 8004c70:	f042 445e 	orr.w	r4, r2, #3724541952	; 0xde000000
 8004c74:	f444 042d 	orr.w	r4, r4, #11337728	; 0xad0000
 8004c78:	f444 443e 	orr.w	r4, r4, #48640	; 0xbe00
 8004c7c:	f044 04ef 	orr.w	r4, r4, #239	; 0xef
 8004c80:	461d      	mov	r5, r3
 8004c82:	e9c7 450e 	strd	r4, r5, [r7, #56]	; 0x38

          if(HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, WritingAddress,ValueToWrite)!=HAL_OK) {
 8004c86:	4b22      	ldr	r3, [pc, #136]	; (8004d10 <UpdateFWBlueNRG+0x208>)
 8004c88:	6819      	ldr	r1, [r3, #0]
 8004c8a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004c8e:	2000      	movs	r0, #0
 8004c90:	f005 fd78 	bl	800a784 <HAL_FLASH_Program>
 8004c94:	4603      	mov	r3, r0
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d000      	beq.n	8004c9c <UpdateFWBlueNRG+0x194>
            /* Error occurred while writing data in Flash memory.
               User can add here some code to deal with this error
               FLASH_ErrorTypeDef errorcode = HAL_FLASH_GetError(); */
            OTA_ERROR_FUNCTION();
 8004c9a:	e7fe      	b.n	8004c9a <UpdateFWBlueNRG+0x192>
          } else {
            WritingAddress = OTA_MAGIC_NUM_POS+8;
 8004c9c:	4b1c      	ldr	r3, [pc, #112]	; (8004d10 <UpdateFWBlueNRG+0x208>)
 8004c9e:	4a26      	ldr	r2, [pc, #152]	; (8004d38 <UpdateFWBlueNRG+0x230>)
 8004ca0:	601a      	str	r2, [r3, #0]
            /* Destination WritingAddress and HeaderSize==0 */
            ValueToWrite=((((uint64_t)(BootLoaderFeatures->ProgStartAdd))<<32)| (0x00));
 8004ca2:	4b26      	ldr	r3, [pc, #152]	; (8004d3c <UpdateFWBlueNRG+0x234>)
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	695b      	ldr	r3, [r3, #20]
 8004ca8:	2200      	movs	r2, #0
 8004caa:	4698      	mov	r8, r3
 8004cac:	4691      	mov	r9, r2
 8004cae:	f04f 0200 	mov.w	r2, #0
 8004cb2:	f04f 0300 	mov.w	r3, #0
 8004cb6:	4643      	mov	r3, r8
 8004cb8:	2200      	movs	r2, #0
 8004cba:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38

            if(HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, WritingAddress,ValueToWrite)!=HAL_OK) {
 8004cbe:	4b14      	ldr	r3, [pc, #80]	; (8004d10 <UpdateFWBlueNRG+0x208>)
 8004cc0:	6819      	ldr	r1, [r3, #0]
 8004cc2:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004cc6:	2000      	movs	r0, #0
 8004cc8:	f005 fd5c 	bl	800a784 <HAL_FLASH_Program>
 8004ccc:	4603      	mov	r3, r0
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d000      	beq.n	8004cd4 <UpdateFWBlueNRG+0x1cc>
              /* Error occurred while writing data in Flash memory.
                 User can add here some code to deal with this error
                 FLASH_ErrorTypeDef errorcode = HAL_FLASH_GetError(); */
              OTA_ERROR_FUNCTION();
 8004cd2:	e7fe      	b.n	8004cd2 <UpdateFWBlueNRG+0x1ca>
            } else {
              OTA_PRINTF("OTA will be installed at next board reset\r\n");
 8004cd4:	481a      	ldr	r0, [pc, #104]	; (8004d40 <UpdateFWBlueNRG+0x238>)
 8004cd6:	f00c fadf 	bl	8011298 <puts>
 8004cda:	e00d      	b.n	8004cf8 <UpdateFWBlueNRG+0x1f0>
            }
          }
        } else {
          ReturnValue=-1;
 8004cdc:	23ff      	movs	r3, #255	; 0xff
 8004cde:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
          if(AspecteduwCRCValue) {
 8004ce2:	4b0d      	ldr	r3, [pc, #52]	; (8004d18 <UpdateFWBlueNRG+0x210>)
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d006      	beq.n	8004cf8 <UpdateFWBlueNRG+0x1f0>
            OTA_PRINTF("Wrong CRC! Computed=%lx  expected=%lx ... Try again\r\n", (long)uwCRCValue, (long)AspecteduwCRCValue);
 8004cea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004cec:	4a0a      	ldr	r2, [pc, #40]	; (8004d18 <UpdateFWBlueNRG+0x210>)
 8004cee:	6812      	ldr	r2, [r2, #0]
 8004cf0:	4619      	mov	r1, r3
 8004cf2:	4814      	ldr	r0, [pc, #80]	; (8004d44 <UpdateFWBlueNRG+0x23c>)
 8004cf4:	f00c fa6a 	bl	80111cc <iprintf>
      }
    }

    /* Lock the Flash to disable the flash control register access (recommended
     to protect the FLASH memory against possible unwanted operation) *********/
    HAL_FLASH_Lock();
 8004cf8:	f005 fdd2 	bl	800a8a0 <HAL_FLASH_Lock>
  }
  return ReturnValue;
 8004cfc:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
}
 8004d00:	4618      	mov	r0, r3
 8004d02:	3750      	adds	r7, #80	; 0x50
 8004d04:	46bd      	mov	sp, r7
 8004d06:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004d0a:	bf00      	nop
 8004d0c:	08012540 	.word	0x08012540
 8004d10:	20000000 	.word	0x20000000
 8004d14:	08012590 	.word	0x08012590
 8004d18:	200000c8 	.word	0x200000c8
 8004d1c:	40023000 	.word	0x40023000
 8004d20:	080125a4 	.word	0x080125a4
 8004d24:	200000c4 	.word	0x200000c4
 8004d28:	08080010 	.word	0x08080010
 8004d2c:	080125b8 	.word	0x080125b8
 8004d30:	080125cc 	.word	0x080125cc
 8004d34:	08080000 	.word	0x08080000
 8004d38:	08080008 	.word	0x08080008
 8004d3c:	20000004 	.word	0x20000004
 8004d40:	080125e4 	.word	0x080125e4
 8004d44:	08012610 	.word	0x08012610

08004d48 <StartUpdateFWBlueNRG>:
 * @param uint32_t SizeOfUpdate  size of the firmware image [bytes]
 * @param uint32_t uwCRCValue expected CRV value
 * @retval None
 */
void StartUpdateFWBlueNRG(uint32_t SizeOfUpdate, uint32_t uwCRCValue)
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	b088      	sub	sp, #32
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	6078      	str	r0, [r7, #4]
 8004d50:	6039      	str	r1, [r7, #0]
  FLASH_EraseInitTypeDef EraseInitStruct;
  uint32_t SectorError = 0;
 8004d52:	2300      	movs	r3, #0
 8004d54:	60fb      	str	r3, [r7, #12]
  OTA_PRINTF("Start FLASH Erase\r\n");
 8004d56:	481b      	ldr	r0, [pc, #108]	; (8004dc4 <StartUpdateFWBlueNRG+0x7c>)
 8004d58:	f00c fa9e 	bl	8011298 <puts>

  SizeOfUpdateBlueFW = SizeOfUpdate;
 8004d5c:	4a1a      	ldr	r2, [pc, #104]	; (8004dc8 <StartUpdateFWBlueNRG+0x80>)
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6013      	str	r3, [r2, #0]
  AspecteduwCRCValue = uwCRCValue;
 8004d62:	4a1a      	ldr	r2, [pc, #104]	; (8004dcc <StartUpdateFWBlueNRG+0x84>)
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	6013      	str	r3, [r2, #0]
  WritingAddress = OTA_ADDRESS_START;
 8004d68:	4b19      	ldr	r3, [pc, #100]	; (8004dd0 <StartUpdateFWBlueNRG+0x88>)
 8004d6a:	4a1a      	ldr	r2, [pc, #104]	; (8004dd4 <StartUpdateFWBlueNRG+0x8c>)
 8004d6c:	601a      	str	r2, [r3, #0]

  EraseInitStruct.TypeErase   = FLASH_TYPEERASE_PAGES;
 8004d6e:	2300      	movs	r3, #0
 8004d70:	613b      	str	r3, [r7, #16]
  EraseInitStruct.Banks       = GetBank(OTA_MAGIC_NUM_POS);
 8004d72:	4819      	ldr	r0, [pc, #100]	; (8004dd8 <StartUpdateFWBlueNRG+0x90>)
 8004d74:	f003 fbae 	bl	80084d4 <GetBank>
 8004d78:	4603      	mov	r3, r0
 8004d7a:	617b      	str	r3, [r7, #20]
  EraseInitStruct.Page        = GetPage(OTA_MAGIC_NUM_POS);
 8004d7c:	4816      	ldr	r0, [pc, #88]	; (8004dd8 <StartUpdateFWBlueNRG+0x90>)
 8004d7e:	f003 fb67 	bl	8008450 <GetPage>
 8004d82:	4603      	mov	r3, r0
 8004d84:	61bb      	str	r3, [r7, #24]
  EraseInitStruct.NbPages     = (SizeOfUpdate+16+FLASH_PAGE_SIZE-1)/FLASH_PAGE_SIZE;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	f603 030f 	addw	r3, r3, #2063	; 0x80f
 8004d8c:	0adb      	lsrs	r3, r3, #11
 8004d8e:	61fb      	str	r3, [r7, #28]

  /* Unlock the Flash to enable the flash control register access *************/
  HAL_FLASH_Unlock();
 8004d90:	f005 fd64 	bl	800a85c <HAL_FLASH_Unlock>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PEMPTY) != 0) {
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PEMPTY);
  }
#endif /* STM32L4R9xx */

  if(HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError) != HAL_OK){
 8004d94:	f107 020c 	add.w	r2, r7, #12
 8004d98:	f107 0310 	add.w	r3, r7, #16
 8004d9c:	4611      	mov	r1, r2
 8004d9e:	4618      	mov	r0, r3
 8004da0:	f005 fe40 	bl	800aa24 <HAL_FLASHEx_Erase>
 8004da4:	4603      	mov	r3, r0
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d000      	beq.n	8004dac <StartUpdateFWBlueNRG+0x64>
    /* Error occurred while sector erase.
      User can add here some code to deal with this error.
      SectorError will contain the faulty sector and then to know the code error on this sector,
      user can call function 'HAL_FLASH_GetError()'
      FLASH_ErrorTypeDef errorcode = HAL_FLASH_GetError(); */
    OTA_ERROR_FUNCTION();
 8004daa:	e7fe      	b.n	8004daa <StartUpdateFWBlueNRG+0x62>
  } else {
    OTA_PRINTF("End FLASH Erase %ld Pages of 4KB\r\n", (long)EraseInitStruct.NbPages);
 8004dac:	69fb      	ldr	r3, [r7, #28]
 8004dae:	4619      	mov	r1, r3
 8004db0:	480a      	ldr	r0, [pc, #40]	; (8004ddc <StartUpdateFWBlueNRG+0x94>)
 8004db2:	f00c fa0b 	bl	80111cc <iprintf>
  }

  /* Lock the Flash to disable the flash control register access (recommended
  to protect the FLASH memory against possible unwanted operation) *********/
  HAL_FLASH_Lock();
 8004db6:	f005 fd73 	bl	800a8a0 <HAL_FLASH_Lock>
}
 8004dba:	bf00      	nop
 8004dbc:	3720      	adds	r7, #32
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	bd80      	pop	{r7, pc}
 8004dc2:	bf00      	nop
 8004dc4:	08012648 	.word	0x08012648
 8004dc8:	200000c4 	.word	0x200000c4
 8004dcc:	200000c8 	.word	0x200000c8
 8004dd0:	20000000 	.word	0x20000000
 8004dd4:	08080010 	.word	0x08080010
 8004dd8:	08080000 	.word	0x08080000
 8004ddc:	0801265c 	.word	0x0801265c

08004de0 <MX_BlueNRG_2_Init>:
  PRINT_CSV("%02ld:%02ld:%02ld.%03ld", (long)(ms/(60*60*1000)%24), (long)(ms/(60*1000)%60), (long)((ms/1000)%60), (long)(ms%1000));
}
#endif

void MX_BlueNRG_2_Init(void)
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b082      	sub	sp, #8
 8004de4:	af00      	add	r7, sp, #0
  /* USER CODE END BlueNRG_2_Init_PreTreatment */

  /* Initialize the peripherals and the BLE Stack */
  uint8_t ret;

  User_Init();
 8004de6:	f000 f829 	bl	8004e3c <User_Init>

  /* Get the User Button initial state */
  user_button_init_state = BSP_PB_GetState(BUTTON_KEY);
 8004dea:	2000      	movs	r0, #0
 8004dec:	f003 fca6 	bl	800873c <BSP_PB_GetState>
 8004df0:	4603      	mov	r3, r0
 8004df2:	b2da      	uxtb	r2, r3
 8004df4:	4b0b      	ldr	r3, [pc, #44]	; (8004e24 <MX_BlueNRG_2_Init+0x44>)
 8004df6:	701a      	strb	r2, [r3, #0]

  hci_init(APP_UserEvtRx, NULL);
 8004df8:	2100      	movs	r1, #0
 8004dfa:	480b      	ldr	r0, [pc, #44]	; (8004e28 <MX_BlueNRG_2_Init+0x48>)
 8004dfc:	f00b fd30 	bl	8010860 <hci_init>
  PRINT_DBG("\033[2J"); /* serial console clear screen */
  PRINT_DBG("\033[H");  /* serial console cursor to home */
  PRINT_DBG("BlueNRG-2 SensorDemo_BLESensor-App Application\r\n");

  /* Init Sensor Device */
  ret = Sensor_DeviceInit();
 8004e00:	f000 f82a 	bl	8004e58 <Sensor_DeviceInit>
 8004e04:	4603      	mov	r3, r0
 8004e06:	71fb      	strb	r3, [r7, #7]
  if (ret != BLE_STATUS_SUCCESS)
 8004e08:	79fb      	ldrb	r3, [r7, #7]
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d003      	beq.n	8004e16 <MX_BlueNRG_2_Init+0x36>
  {
    BSP_LED_On(LED2);
 8004e0e:	2000      	movs	r0, #0
 8004e10:	f003 fbc0 	bl	8008594 <BSP_LED_On>
    PRINT_DBG("SensorDeviceInit()--> Failed 0x%02x\r\n", ret);
    while(1);
 8004e14:	e7fe      	b.n	8004e14 <MX_BlueNRG_2_Init+0x34>

  PRINT_DBG("BLE Stack Initialized & Device Configured\r\n");

#ifdef STM32L476xx
  /* Check the BootLoader Compliance */
  if (CheckBootLoaderCompliance()) {
 8004e16:	f7ff fddf 	bl	80049d8 <CheckBootLoaderCompliance>
#endif /* STM32L476xx */

  /* USER CODE BEGIN BlueNRG_2_Init_PostTreatment */

  /* USER CODE END BlueNRG_2_Init_PostTreatment */
}
 8004e1a:	bf00      	nop
 8004e1c:	3708      	adds	r7, #8
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	bd80      	pop	{r7, pc}
 8004e22:	bf00      	nop
 8004e24:	20000008 	.word	0x20000008
 8004e28:	08007da5 	.word	0x08007da5

08004e2c <MX_BlueNRG_2_Process>:

/*
 * BlueNRG-2 background task
 */
void MX_BlueNRG_2_Process(void)
{
 8004e2c:	b580      	push	{r7, lr}
 8004e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BlueNRG_2_Process_PreTreatment */

  /* USER CODE END BlueNRG_2_Process_PreTreatment */

  hci_user_evt_proc();
 8004e30:	f00b fe90 	bl	8010b54 <hci_user_evt_proc>
  User_Process();
 8004e34:	f000 f8b6 	bl	8004fa4 <User_Process>

  /* USER CODE BEGIN BlueNRG_2_Process_PostTreatment */

  /* USER CODE END BlueNRG_2_Process_PostTreatment */
}
 8004e38:	bf00      	nop
 8004e3a:	bd80      	pop	{r7, pc}

08004e3c <User_Init>:
 *
 * @param  None
 * @retval None
 */
static void User_Init(void)
{
 8004e3c:	b580      	push	{r7, lr}
 8004e3e:	af00      	add	r7, sp, #0
  BSP_PB_Init(BUTTON_KEY, BUTTON_MODE_EXTI);
 8004e40:	2101      	movs	r1, #1
 8004e42:	2000      	movs	r0, #0
 8004e44:	f003 fc26 	bl	8008694 <BSP_PB_Init>
  BSP_LED_Init(LED2);
 8004e48:	2000      	movs	r0, #0
 8004e4a:	f003 fb91 	bl	8008570 <BSP_LED_Init>

  BSP_COM_Init(COM1);
 8004e4e:	2000      	movs	r0, #0
 8004e50:	f003 fcd2 	bl	80087f8 <BSP_COM_Init>
}
 8004e54:	bf00      	nop
 8004e56:	bd80      	pop	{r7, pc}

08004e58 <Sensor_DeviceInit>:
 *
 * @param  None
 * @retval None
 */
uint8_t Sensor_DeviceInit(void)
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b08c      	sub	sp, #48	; 0x30
 8004e5c:	af06      	add	r7, sp, #24
  uint8_t ret;
  uint16_t service_handle, dev_name_char_handle, appearance_char_handle;
  uint8_t device_name[] = {SENSOR_DEMO_NAME};
 8004e5e:	4a4e      	ldr	r2, [pc, #312]	; (8004f98 <Sensor_DeviceInit+0x140>)
 8004e60:	f107 0308 	add.w	r3, r7, #8
 8004e64:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004e68:	6018      	str	r0, [r3, #0]
 8004e6a:	3304      	adds	r3, #4
 8004e6c:	8019      	strh	r1, [r3, #0]
 8004e6e:	3302      	adds	r3, #2
 8004e70:	0c0a      	lsrs	r2, r1, #16
 8004e72:	701a      	strb	r2, [r3, #0]
  uint8_t  hwVersion;
  uint16_t fwVersion;
  uint8_t  bdaddr_len_out;
  uint8_t  config_data_stored_static_random_address = 0x80; /* Offset of the static random address stored in NVM */
 8004e74:	2380      	movs	r3, #128	; 0x80
 8004e76:	75fb      	strb	r3, [r7, #23]

  /* Sw reset of the device */
  hci_reset();
 8004e78:	f00b fb70 	bl	801055c <hci_reset>
  /**
   *  To support both the BlueNRG-2 and the BlueNRG-2N a minimum delay of 2000ms is required at device boot
   */
  HAL_Delay(2000);
 8004e7c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8004e80:	f003 fe58 	bl	8008b34 <HAL_Delay>

  /* get the BlueNRG HW and FW versions */
  getBlueNRGVersion(&hwVersion, &fwVersion);
 8004e84:	1d3a      	adds	r2, r7, #4
 8004e86:	1dfb      	adds	r3, r7, #7
 8004e88:	4611      	mov	r1, r2
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	f001 fa9e 	bl	80063cc <getBlueNRGVersion>

  PRINT_DBG("HWver %d\nFWver %d\r\n", hwVersion, fwVersion);

  ret = aci_hal_read_config_data(config_data_stored_static_random_address,
 8004e90:	1cf9      	adds	r1, r7, #3
 8004e92:	7dfb      	ldrb	r3, [r7, #23]
 8004e94:	4a41      	ldr	r2, [pc, #260]	; (8004f9c <Sensor_DeviceInit+0x144>)
 8004e96:	4618      	mov	r0, r3
 8004e98:	f009 fed1 	bl	800ec3e <aci_hal_read_config_data>
 8004e9c:	4603      	mov	r3, r0
 8004e9e:	75bb      	strb	r3, [r7, #22]

  if (ret) {
    PRINT_DBG("Read Static Random address failed.\r\n");
  }

  if ((bdaddr[5] & 0xC0) != 0xC0) {
 8004ea0:	4b3e      	ldr	r3, [pc, #248]	; (8004f9c <Sensor_DeviceInit+0x144>)
 8004ea2:	795b      	ldrb	r3, [r3, #5]
 8004ea4:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004ea8:	2bc0      	cmp	r3, #192	; 0xc0
 8004eaa:	d000      	beq.n	8004eae <Sensor_DeviceInit+0x56>
    PRINT_DBG("Static Random address not well formed.\r\n");
    while(1);
 8004eac:	e7fe      	b.n	8004eac <Sensor_DeviceInit+0x54>
  }

  ret = aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET,
 8004eae:	78fb      	ldrb	r3, [r7, #3]
 8004eb0:	4a3a      	ldr	r2, [pc, #232]	; (8004f9c <Sensor_DeviceInit+0x144>)
 8004eb2:	4619      	mov	r1, r3
 8004eb4:	2000      	movs	r0, #0
 8004eb6:	f009 fe34 	bl	800eb22 <aci_hal_write_config_data>
 8004eba:	4603      	mov	r3, r0
 8004ebc:	75bb      	strb	r3, [r7, #22]
  else {
    PRINT_DBG("aci_hal_write_config_data --> SUCCESS\r\n");
  }

  /* Set the TX power -2 dBm */
  aci_hal_set_tx_power_level(1, 4);
 8004ebe:	2104      	movs	r1, #4
 8004ec0:	2001      	movs	r0, #1
 8004ec2:	f009 ff40 	bl	800ed46 <aci_hal_set_tx_power_level>
  else {
    PRINT_DBG("aci_hal_set_tx_power_level --> SUCCESS\r\n");
  }

  /* GATT Init */
  ret = aci_gatt_init();
 8004ec6:	f009 faba 	bl	800e43e <aci_gatt_init>
 8004eca:	4603      	mov	r3, r0
 8004ecc:	75bb      	strb	r3, [r7, #22]
  if (ret != BLE_STATUS_SUCCESS) {
 8004ece:	7dbb      	ldrb	r3, [r7, #22]
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d001      	beq.n	8004ed8 <Sensor_DeviceInit+0x80>
    PRINT_DBG("aci_gatt_init() failed: 0x%02x\r\n", ret);
    return ret;
 8004ed4:	7dbb      	ldrb	r3, [r7, #22]
 8004ed6:	e05b      	b.n	8004f90 <Sensor_DeviceInit+0x138>
  else {
    PRINT_DBG("aci_gatt_init() --> SUCCESS\r\n");
  }

  /* GAP Init */
  ret = aci_gap_init(GAP_PERIPHERAL_ROLE, 0x00, 0x07, &service_handle, &dev_name_char_handle,
 8004ed8:	f107 0214 	add.w	r2, r7, #20
 8004edc:	f107 0310 	add.w	r3, r7, #16
 8004ee0:	9301      	str	r3, [sp, #4]
 8004ee2:	f107 0312 	add.w	r3, r7, #18
 8004ee6:	9300      	str	r3, [sp, #0]
 8004ee8:	4613      	mov	r3, r2
 8004eea:	2207      	movs	r2, #7
 8004eec:	2100      	movs	r1, #0
 8004eee:	2001      	movs	r0, #1
 8004ef0:	f009 f8f4 	bl	800e0dc <aci_gap_init>
 8004ef4:	4603      	mov	r3, r0
 8004ef6:	75bb      	strb	r3, [r7, #22]
                     &appearance_char_handle);
  if (ret != BLE_STATUS_SUCCESS) {
 8004ef8:	7dbb      	ldrb	r3, [r7, #22]
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d001      	beq.n	8004f02 <Sensor_DeviceInit+0xaa>
    PRINT_DBG("aci_gap_init() failed: 0x%02x\r\n", ret);
    return ret;
 8004efe:	7dbb      	ldrb	r3, [r7, #22]
 8004f00:	e046      	b.n	8004f90 <Sensor_DeviceInit+0x138>
  else {
    PRINT_DBG("aci_gap_init() --> SUCCESS\r\n");
  }

  /* Update device name */
  ret = aci_gatt_update_char_value(service_handle, dev_name_char_handle, 0, sizeof(device_name),
 8004f02:	8ab8      	ldrh	r0, [r7, #20]
 8004f04:	8a79      	ldrh	r1, [r7, #18]
 8004f06:	f107 0308 	add.w	r3, r7, #8
 8004f0a:	9300      	str	r3, [sp, #0]
 8004f0c:	2307      	movs	r3, #7
 8004f0e:	2200      	movs	r2, #0
 8004f10:	f009 fc9d 	bl	800e84e <aci_gatt_update_char_value>
 8004f14:	4603      	mov	r3, r0
 8004f16:	75bb      	strb	r3, [r7, #22]
                                   device_name);
  if (ret != BLE_STATUS_SUCCESS) {
 8004f18:	7dbb      	ldrb	r3, [r7, #22]
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d001      	beq.n	8004f22 <Sensor_DeviceInit+0xca>
    PRINT_DBG("aci_gatt_update_char_value() failed: 0x%02x\r\n", ret);
    return ret;
 8004f1e:	7dbb      	ldrb	r3, [r7, #22]
 8004f20:	e036      	b.n	8004f90 <Sensor_DeviceInit+0x138>

  /*
   * Clear security database: this implies that each time the application is executed
   * the full bonding process is executed (with PassKey generation and setting).
   */
  ret = aci_gap_clear_security_db();
 8004f22:	f009 fa63 	bl	800e3ec <aci_gap_clear_security_db>
 8004f26:	4603      	mov	r3, r0
 8004f28:	75bb      	strb	r3, [r7, #22]

  /*
   * Set the I/O capability otherwise the Central device (e.g. the smartphone) will
   * propose a PIN that will be accepted without any control.
   */
  if (aci_gap_set_io_capability(IO_CAP_DISPLAY_ONLY)==BLE_STATUS_SUCCESS) {
 8004f2a:	2000      	movs	r0, #0
 8004f2c:	f008 ff3c 	bl	800dda8 <aci_gap_set_io_capability>
  } else {
    PRINT_DBG("Error Setting I/O Capability\r\n");
  }

  /* BLE Security v4.2 is supported: BLE stack FW version >= 2.x (new API prototype) */
  ret = aci_gap_set_authentication_requirement(BONDING,
 8004f30:	2300      	movs	r3, #0
 8004f32:	9304      	str	r3, [sp, #16]
 8004f34:	4b1a      	ldr	r3, [pc, #104]	; (8004fa0 <Sensor_DeviceInit+0x148>)
 8004f36:	9303      	str	r3, [sp, #12]
 8004f38:	2301      	movs	r3, #1
 8004f3a:	9302      	str	r3, [sp, #8]
 8004f3c:	2310      	movs	r3, #16
 8004f3e:	9301      	str	r3, [sp, #4]
 8004f40:	2307      	movs	r3, #7
 8004f42:	9300      	str	r3, [sp, #0]
 8004f44:	2300      	movs	r3, #0
 8004f46:	2201      	movs	r2, #1
 8004f48:	2101      	movs	r1, #1
 8004f4a:	2001      	movs	r0, #1
 8004f4c:	f008 ff89 	bl	800de62 <aci_gap_set_authentication_requirement>
 8004f50:	4603      	mov	r3, r0
 8004f52:	75bb      	strb	r3, [r7, #22]
                                               16,
                                               DONOT_USE_FIXED_PIN_FOR_PAIRING,
                                               PERIPHERAL_PASS_KEY,
                                               0x00); /* - 0x00: Public Identity Address
                                                         - 0x01: Random (static) Identity Address */
  if (ret != BLE_STATUS_SUCCESS) {
 8004f54:	7dbb      	ldrb	r3, [r7, #22]
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d001      	beq.n	8004f5e <Sensor_DeviceInit+0x106>
    PRINT_DBG("aci_gap_set_authentication_requirement()failed: 0x%02x\r\n", ret);
    return ret;
 8004f5a:	7dbb      	ldrb	r3, [r7, #22]
 8004f5c:	e018      	b.n	8004f90 <Sensor_DeviceInit+0x138>
    PRINT_DBG("aci_gap_set_authentication_requirement() --> SUCCESS\r\n");
  }

  PRINT_DBG("BLE Stack Initialized with SUCCESS\r\n");

  ret = Add_HWServW2ST_Service();
 8004f5e:	f001 fb39 	bl	80065d4 <Add_HWServW2ST_Service>
 8004f62:	4603      	mov	r3, r0
 8004f64:	75bb      	strb	r3, [r7, #22]
  if (ret == BLE_STATUS_SUCCESS) {
 8004f66:	7dbb      	ldrb	r3, [r7, #22]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d000      	beq.n	8004f6e <Sensor_DeviceInit+0x116>
    PRINT_DBG("BlueNRG2 HW service added successfully.\r\n");
  }
  else {
    PRINT_DBG("Error while adding BlueNRG2 HW service: 0x%02x\r\n", ret);
    while(1);
 8004f6c:	e7fe      	b.n	8004f6c <Sensor_DeviceInit+0x114>
  }

  ret = Add_SWServW2ST_Service();
 8004f6e:	f001 fc0b 	bl	8006788 <Add_SWServW2ST_Service>
 8004f72:	4603      	mov	r3, r0
 8004f74:	75bb      	strb	r3, [r7, #22]
  if(ret == BLE_STATUS_SUCCESS) {
 8004f76:	7dbb      	ldrb	r3, [r7, #22]
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d000      	beq.n	8004f7e <Sensor_DeviceInit+0x126>
     PRINT_DBG("BlueNRG2 SW service added successfully.\r\n");
  }
  else {
     PRINT_DBG("Error while adding BlueNRG2 HW service: 0x%02x\r\n", ret);
     while(1);
 8004f7c:	e7fe      	b.n	8004f7c <Sensor_DeviceInit+0x124>
  }

#ifdef STM32L476xx
  ret = Add_ConsoleW2ST_Service();
 8004f7e:	f001 fc93 	bl	80068a8 <Add_ConsoleW2ST_Service>
 8004f82:	4603      	mov	r3, r0
 8004f84:	75bb      	strb	r3, [r7, #22]
  if(ret == BLE_STATUS_SUCCESS) {
 8004f86:	7dbb      	ldrb	r3, [r7, #22]
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d000      	beq.n	8004f8e <Sensor_DeviceInit+0x136>
     PRINT_DBG("BlueNRG2 Console service added successfully.\r\n");
  }
  else {
     PRINT_DBG("Error while adding BlueNRG2 Console service: 0x%02x\r\n", ret);
     while(1);
 8004f8c:	e7fe      	b.n	8004f8c <Sensor_DeviceInit+0x134>
  }

#endif /* STM32L476xx */
  return BLE_STATUS_SUCCESS;
 8004f8e:	2300      	movs	r3, #0
}
 8004f90:	4618      	mov	r0, r3
 8004f92:	3718      	adds	r7, #24
 8004f94:	46bd      	mov	sp, r7
 8004f96:	bd80      	pop	{r7, pc}
 8004f98:	08012680 	.word	0x08012680
 8004f9c:	200000cc 	.word	0x200000cc
 8004fa0:	0001e240 	.word	0x0001e240

08004fa4 <User_Process>:
 *
 * @param  None
 * @retval None
 */
static void User_Process(void)
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b084      	sub	sp, #16
 8004fa8:	af00      	add	r7, sp, #0
  float data_t;
  float data_p;
  static uint32_t counter = 0;

  /* Make the device discoverable */
  if(set_connectable)
 8004faa:	4b4c      	ldr	r3, [pc, #304]	; (80050dc <User_Process+0x138>)
 8004fac:	781b      	ldrb	r3, [r3, #0]
 8004fae:	b2db      	uxtb	r3, r3
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d004      	beq.n	8004fbe <User_Process+0x1a>
  {
    Set_DeviceConnectable();
 8004fb4:	f002 fe82 	bl	8007cbc <Set_DeviceConnectable>
    set_connectable = FALSE;
 8004fb8:	4b48      	ldr	r3, [pc, #288]	; (80050dc <User_Process+0x138>)
 8004fba:	2200      	movs	r2, #0
 8004fbc:	701a      	strb	r2, [r3, #0]
  }

  if ((connected) && (!pairing))
 8004fbe:	4b48      	ldr	r3, [pc, #288]	; (80050e0 <User_Process+0x13c>)
 8004fc0:	781b      	ldrb	r3, [r3, #0]
 8004fc2:	b2db      	uxtb	r3, r3
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d00f      	beq.n	8004fe8 <User_Process+0x44>
 8004fc8:	4b46      	ldr	r3, [pc, #280]	; (80050e4 <User_Process+0x140>)
 8004fca:	781b      	ldrb	r3, [r3, #0]
 8004fcc:	b2db      	uxtb	r3, r3
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d10a      	bne.n	8004fe8 <User_Process+0x44>
  {
    ret = aci_gap_slave_security_req(connection_handle);
 8004fd2:	4b45      	ldr	r3, [pc, #276]	; (80050e8 <User_Process+0x144>)
 8004fd4:	881b      	ldrh	r3, [r3, #0]
 8004fd6:	b29b      	uxth	r3, r3
 8004fd8:	4618      	mov	r0, r3
 8004fda:	f009 f92c 	bl	800e236 <aci_gap_slave_security_req>
 8004fde:	4603      	mov	r3, r0
 8004fe0:	73fb      	strb	r3, [r7, #15]
      PRINT_DBG("aci_gap_slave_security_req() failed:0x%02x\r\n", ret);
    }
    else {
      PRINT_DBG("aci_gap_slave_security_req --> SUCCESS\r\n");
    }
    pairing = TRUE;
 8004fe2:	4b40      	ldr	r3, [pc, #256]	; (80050e4 <User_Process+0x140>)
 8004fe4:	2201      	movs	r2, #1
 8004fe6:	701a      	strb	r2, [r3, #0]
    HAL_Delay(50);

    BSP_LED_Toggle(LED2);
#endif /* USE_BUTTON */

    if (paired)
 8004fe8:	4b40      	ldr	r3, [pc, #256]	; (80050ec <User_Process+0x148>)
 8004fea:	781b      	ldrb	r3, [r3, #0]
 8004fec:	b2db      	uxtb	r3, r3
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d06f      	beq.n	80050d2 <User_Process+0x12e>
    {
      /* Set a random seed */
      srand(HAL_GetTick());
 8004ff2:	f003 fd93 	bl	8008b1c <HAL_GetTick>
 8004ff6:	4603      	mov	r3, r0
 8004ff8:	4618      	mov	r0, r3
 8004ffa:	f00b ff3f 	bl	8010e7c <srand>

      if (send_env) {
 8004ffe:	4b3c      	ldr	r3, [pc, #240]	; (80050f0 <User_Process+0x14c>)
 8005000:	781b      	ldrb	r3, [r3, #0]
 8005002:	b2db      	uxtb	r3, r3
 8005004:	2b00      	cmp	r3, #0
 8005006:	d02e      	beq.n	8005066 <User_Process+0xc2>
        /* Update emulated Environmental data */
        //Set_Random_Environmental_Values(&data_t, &data_p);
    	data_p = moisture_value;
 8005008:	4b3a      	ldr	r3, [pc, #232]	; (80050f4 <User_Process+0x150>)
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	ee07 3a90 	vmov	s15, r3
 8005010:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005014:	edc7 7a02 	vstr	s15, [r7, #8]
    	data_t = waterlevel_value;
 8005018:	4b37      	ldr	r3, [pc, #220]	; (80050f8 <User_Process+0x154>)
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	ee07 3a90 	vmov	s15, r3
 8005020:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005024:	edc7 7a01 	vstr	s15, [r7, #4]
        Environmental_Update((int32_t)(data_p *100), (int16_t)(data_t * 10));
 8005028:	edd7 7a02 	vldr	s15, [r7, #8]
 800502c:	ed9f 7a33 	vldr	s14, [pc, #204]	; 80050fc <User_Process+0x158>
 8005030:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005034:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 8005038:	edd7 7a01 	vldr	s15, [r7, #4]
 800503c:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8005040:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005044:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005048:	ee17 3a90 	vmov	r3, s15
 800504c:	b21b      	sxth	r3, r3
 800504e:	4619      	mov	r1, r3
 8005050:	ee16 0a90 	vmov	r0, s13
 8005054:	f001 fcfa 	bl	8006a4c <Environmental_Update>
#if (!USE_BUTTON)
        BSP_LED_Toggle(LED2);
 8005058:	2000      	movs	r0, #0
 800505a:	f003 fac7 	bl	80085ec <BSP_LED_Toggle>
        HAL_Delay(1000); /* wait 1 sec before sending new data */
 800505e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005062:	f003 fd67 	bl	8008b34 <HAL_Delay>
#endif /* (!USE_BUTTON) */
      }

      if ((send_mot) || (send_quat)) {
 8005066:	4b26      	ldr	r3, [pc, #152]	; (8005100 <User_Process+0x15c>)
 8005068:	781b      	ldrb	r3, [r3, #0]
 800506a:	b2db      	uxtb	r3, r3
 800506c:	2b00      	cmp	r3, #0
 800506e:	d104      	bne.n	800507a <User_Process+0xd6>
 8005070:	4b24      	ldr	r3, [pc, #144]	; (8005104 <User_Process+0x160>)
 8005072:	781b      	ldrb	r3, [r3, #0]
 8005074:	b2db      	uxtb	r3, r3
 8005076:	2b00      	cmp	r3, #0
 8005078:	d02b      	beq.n	80050d2 <User_Process+0x12e>
        /* Update emulated Acceleration, Gyroscope and Sensor Fusion data */
        Set_Random_Motion_Values(counter);
 800507a:	4b23      	ldr	r3, [pc, #140]	; (8005108 <User_Process+0x164>)
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	4618      	mov	r0, r3
 8005080:	f000 f84c 	bl	800511c <Set_Random_Motion_Values>
        if (send_mot) {
 8005084:	4b1e      	ldr	r3, [pc, #120]	; (8005100 <User_Process+0x15c>)
 8005086:	781b      	ldrb	r3, [r3, #0]
 8005088:	b2db      	uxtb	r3, r3
 800508a:	2b00      	cmp	r3, #0
 800508c:	d004      	beq.n	8005098 <User_Process+0xf4>
          Acc_Update(&x_axes, &g_axes, &m_axes);
 800508e:	4a1f      	ldr	r2, [pc, #124]	; (800510c <User_Process+0x168>)
 8005090:	491f      	ldr	r1, [pc, #124]	; (8005110 <User_Process+0x16c>)
 8005092:	4820      	ldr	r0, [pc, #128]	; (8005114 <User_Process+0x170>)
 8005094:	f001 fd20 	bl	8006ad8 <Acc_Update>
        }
        if (send_quat) {
 8005098:	4b1a      	ldr	r3, [pc, #104]	; (8005104 <User_Process+0x160>)
 800509a:	781b      	ldrb	r3, [r3, #0]
 800509c:	b2db      	uxtb	r3, r3
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d002      	beq.n	80050a8 <User_Process+0x104>
          Quat_Update(&q_axes);
 80050a2:	481d      	ldr	r0, [pc, #116]	; (8005118 <User_Process+0x174>)
 80050a4:	f001 fda2 	bl	8006bec <Quat_Update>
        }
        counter ++;
 80050a8:	4b17      	ldr	r3, [pc, #92]	; (8005108 <User_Process+0x164>)
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	3301      	adds	r3, #1
 80050ae:	4a16      	ldr	r2, [pc, #88]	; (8005108 <User_Process+0x164>)
 80050b0:	6013      	str	r3, [r2, #0]
        if (counter == 40) {
 80050b2:	4b15      	ldr	r3, [pc, #84]	; (8005108 <User_Process+0x164>)
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	2b28      	cmp	r3, #40	; 0x28
 80050b8:	d104      	bne.n	80050c4 <User_Process+0x120>
          counter = 0;
 80050ba:	4b13      	ldr	r3, [pc, #76]	; (8005108 <User_Process+0x164>)
 80050bc:	2200      	movs	r2, #0
 80050be:	601a      	str	r2, [r3, #0]
          Reset_Motion_Values();
 80050c0:	f001 f89a 	bl	80061f8 <Reset_Motion_Values>
        }
#if (!USE_BUTTON)
        BSP_LED_Toggle(LED2);
 80050c4:	2000      	movs	r0, #0
 80050c6:	f003 fa91 	bl	80085ec <BSP_LED_Toggle>
        HAL_Delay(1000); /* wait 1 sec before sending new data */
 80050ca:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80050ce:	f003 fd31 	bl	8008b34 <HAL_Delay>
#if USE_BUTTON
    /* Reset the User Button flag */
    user_button_pressed = 0;
  }
#endif /* USE_BUTTON */
}
 80050d2:	bf00      	nop
 80050d4:	3710      	adds	r7, #16
 80050d6:	46bd      	mov	sp, r7
 80050d8:	bd80      	pop	{r7, pc}
 80050da:	bf00      	nop
 80050dc:	20000009 	.word	0x20000009
 80050e0:	2000042a 	.word	0x2000042a
 80050e4:	2000042b 	.word	0x2000042b
 80050e8:	20000428 	.word	0x20000428
 80050ec:	2000042c 	.word	0x2000042c
 80050f0:	20000228 	.word	0x20000228
 80050f4:	20000420 	.word	0x20000420
 80050f8:	20000424 	.word	0x20000424
 80050fc:	42c80000 	.word	0x42c80000
 8005100:	20000229 	.word	0x20000229
 8005104:	2000022a 	.word	0x2000022a
 8005108:	200000d4 	.word	0x200000d4
 800510c:	20000448 	.word	0x20000448
 8005110:	2000043c 	.word	0x2000043c
 8005114:	20000430 	.word	0x20000430
 8005118:	20000454 	.word	0x20000454

0800511c <Set_Random_Motion_Values>:
 *
 * @param  uint32_t counter for changing the rotation direction
 * @retval None
 */
static void Set_Random_Motion_Values(uint32_t cnt)
{
 800511c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005120:	f5ad 7d7a 	sub.w	sp, sp, #1000	; 0x3e8
 8005124:	af00      	add	r7, sp, #0
 8005126:	f8c7 03e4 	str.w	r0, [r7, #996]	; 0x3e4
  /* Update Acceleration, Gyroscope and Sensor Fusion data */
  if (cnt < 20) {
 800512a:	f8d7 33e4 	ldr.w	r3, [r7, #996]	; 0x3e4
 800512e:	2b13      	cmp	r3, #19
 8005130:	f200 8426 	bhi.w	8005980 <Set_Random_Motion_Values+0x864>
    x_axes.AXIS_X +=  (10  + ((uint64_t)rand()*3*cnt)/RAND_MAX);
 8005134:	f00b fed0 	bl	8010ed8 <rand>
 8005138:	4603      	mov	r3, r0
 800513a:	17da      	asrs	r2, r3, #31
 800513c:	f8c7 3328 	str.w	r3, [r7, #808]	; 0x328
 8005140:	f8c7 232c 	str.w	r2, [r7, #812]	; 0x32c
 8005144:	f8d7 33e4 	ldr.w	r3, [r7, #996]	; 0x3e4
 8005148:	2200      	movs	r2, #0
 800514a:	f8c7 3320 	str.w	r3, [r7, #800]	; 0x320
 800514e:	f8c7 2324 	str.w	r2, [r7, #804]	; 0x324
 8005152:	e9d7 45ca 	ldrd	r4, r5, [r7, #808]	; 0x328
 8005156:	462b      	mov	r3, r5
 8005158:	e9d7 abc8 	ldrd	sl, fp, [r7, #800]	; 0x320
 800515c:	4652      	mov	r2, sl
 800515e:	fb02 f203 	mul.w	r2, r2, r3
 8005162:	465b      	mov	r3, fp
 8005164:	4621      	mov	r1, r4
 8005166:	fb01 f303 	mul.w	r3, r1, r3
 800516a:	4413      	add	r3, r2
 800516c:	4622      	mov	r2, r4
 800516e:	4651      	mov	r1, sl
 8005170:	fba2 8901 	umull	r8, r9, r2, r1
 8005174:	444b      	add	r3, r9
 8005176:	4699      	mov	r9, r3
 8005178:	4642      	mov	r2, r8
 800517a:	464b      	mov	r3, r9
 800517c:	1891      	adds	r1, r2, r2
 800517e:	66b9      	str	r1, [r7, #104]	; 0x68
 8005180:	415b      	adcs	r3, r3
 8005182:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005184:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8005188:	eb12 0108 	adds.w	r1, r2, r8
 800518c:	f8c7 1318 	str.w	r1, [r7, #792]	; 0x318
 8005190:	eb43 0309 	adc.w	r3, r3, r9
 8005194:	f8c7 331c 	str.w	r3, [r7, #796]	; 0x31c
 8005198:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 800519c:	f04f 0300 	mov.w	r3, #0
 80051a0:	e9d7 01c6 	ldrd	r0, r1, [r7, #792]	; 0x318
 80051a4:	f7ff fa70 	bl	8004688 <__aeabi_uldivmod>
 80051a8:	4602      	mov	r2, r0
 80051aa:	460b      	mov	r3, r1
 80051ac:	f112 010a 	adds.w	r1, r2, #10
 80051b0:	f8c7 10c8 	str.w	r1, [r7, #200]	; 0xc8
 80051b4:	f143 0300 	adc.w	r3, r3, #0
 80051b8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80051bc:	4bec      	ldr	r3, [pc, #944]	; (8005570 <Set_Random_Motion_Values+0x454>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	461a      	mov	r2, r3
 80051c2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80051c6:	4413      	add	r3, r2
 80051c8:	461a      	mov	r2, r3
 80051ca:	4be9      	ldr	r3, [pc, #932]	; (8005570 <Set_Random_Motion_Values+0x454>)
 80051cc:	601a      	str	r2, [r3, #0]
    x_axes.AXIS_Y += -(10  + ((uint64_t)rand()*5*cnt)/RAND_MAX);
 80051ce:	f00b fe83 	bl	8010ed8 <rand>
 80051d2:	4603      	mov	r3, r0
 80051d4:	17da      	asrs	r2, r3, #31
 80051d6:	f8c7 3310 	str.w	r3, [r7, #784]	; 0x310
 80051da:	f8c7 2314 	str.w	r2, [r7, #788]	; 0x314
 80051de:	f8d7 33e4 	ldr.w	r3, [r7, #996]	; 0x3e4
 80051e2:	2200      	movs	r2, #0
 80051e4:	f8c7 3308 	str.w	r3, [r7, #776]	; 0x308
 80051e8:	f8c7 230c 	str.w	r2, [r7, #780]	; 0x30c
 80051ec:	e9d7 45c4 	ldrd	r4, r5, [r7, #784]	; 0x310
 80051f0:	462b      	mov	r3, r5
 80051f2:	e9d7 89c2 	ldrd	r8, r9, [r7, #776]	; 0x308
 80051f6:	4642      	mov	r2, r8
 80051f8:	fb02 f203 	mul.w	r2, r2, r3
 80051fc:	464b      	mov	r3, r9
 80051fe:	4621      	mov	r1, r4
 8005200:	fb01 f303 	mul.w	r3, r1, r3
 8005204:	4413      	add	r3, r2
 8005206:	4622      	mov	r2, r4
 8005208:	4641      	mov	r1, r8
 800520a:	fba2 1201 	umull	r1, r2, r2, r1
 800520e:	f8c7 23dc 	str.w	r2, [r7, #988]	; 0x3dc
 8005212:	460a      	mov	r2, r1
 8005214:	f8c7 23d8 	str.w	r2, [r7, #984]	; 0x3d8
 8005218:	f8d7 23dc 	ldr.w	r2, [r7, #988]	; 0x3dc
 800521c:	4413      	add	r3, r2
 800521e:	f8c7 33dc 	str.w	r3, [r7, #988]	; 0x3dc
 8005222:	e9d7 45f6 	ldrd	r4, r5, [r7, #984]	; 0x3d8
 8005226:	4622      	mov	r2, r4
 8005228:	462b      	mov	r3, r5
 800522a:	f04f 0000 	mov.w	r0, #0
 800522e:	f04f 0100 	mov.w	r1, #0
 8005232:	0099      	lsls	r1, r3, #2
 8005234:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8005238:	0090      	lsls	r0, r2, #2
 800523a:	4602      	mov	r2, r0
 800523c:	460b      	mov	r3, r1
 800523e:	4621      	mov	r1, r4
 8005240:	1851      	adds	r1, r2, r1
 8005242:	f8c7 1300 	str.w	r1, [r7, #768]	; 0x300
 8005246:	4629      	mov	r1, r5
 8005248:	eb43 0101 	adc.w	r1, r3, r1
 800524c:	f8c7 1304 	str.w	r1, [r7, #772]	; 0x304
 8005250:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8005254:	f04f 0300 	mov.w	r3, #0
 8005258:	e9d7 01c0 	ldrd	r0, r1, [r7, #768]	; 0x300
 800525c:	f7ff fa14 	bl	8004688 <__aeabi_uldivmod>
 8005260:	4602      	mov	r2, r0
 8005262:	460b      	mov	r3, r1
 8005264:	f06f 0009 	mvn.w	r0, #9
 8005268:	f04f 31ff 	mov.w	r1, #4294967295
 800526c:	1a80      	subs	r0, r0, r2
 800526e:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0
 8005272:	eb61 0303 	sbc.w	r3, r1, r3
 8005276:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800527a:	4bbd      	ldr	r3, [pc, #756]	; (8005570 <Set_Random_Motion_Values+0x454>)
 800527c:	685b      	ldr	r3, [r3, #4]
 800527e:	461a      	mov	r2, r3
 8005280:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005284:	4413      	add	r3, r2
 8005286:	461a      	mov	r2, r3
 8005288:	4bb9      	ldr	r3, [pc, #740]	; (8005570 <Set_Random_Motion_Values+0x454>)
 800528a:	605a      	str	r2, [r3, #4]
    x_axes.AXIS_Z +=  (10  + ((uint64_t)rand()*7*cnt)/RAND_MAX);
 800528c:	f00b fe24 	bl	8010ed8 <rand>
 8005290:	4603      	mov	r3, r0
 8005292:	17da      	asrs	r2, r3, #31
 8005294:	f8c7 32f8 	str.w	r3, [r7, #760]	; 0x2f8
 8005298:	f8c7 22fc 	str.w	r2, [r7, #764]	; 0x2fc
 800529c:	f8d7 33e4 	ldr.w	r3, [r7, #996]	; 0x3e4
 80052a0:	2200      	movs	r2, #0
 80052a2:	f8c7 32f0 	str.w	r3, [r7, #752]	; 0x2f0
 80052a6:	f8c7 22f4 	str.w	r2, [r7, #756]	; 0x2f4
 80052aa:	e9d7 45be 	ldrd	r4, r5, [r7, #760]	; 0x2f8
 80052ae:	462b      	mov	r3, r5
 80052b0:	e9d7 89bc 	ldrd	r8, r9, [r7, #752]	; 0x2f0
 80052b4:	4642      	mov	r2, r8
 80052b6:	fb02 f203 	mul.w	r2, r2, r3
 80052ba:	464b      	mov	r3, r9
 80052bc:	4621      	mov	r1, r4
 80052be:	fb01 f303 	mul.w	r3, r1, r3
 80052c2:	4413      	add	r3, r2
 80052c4:	4622      	mov	r2, r4
 80052c6:	4641      	mov	r1, r8
 80052c8:	fba2 1201 	umull	r1, r2, r2, r1
 80052cc:	f8c7 23d4 	str.w	r2, [r7, #980]	; 0x3d4
 80052d0:	460a      	mov	r2, r1
 80052d2:	f8c7 23d0 	str.w	r2, [r7, #976]	; 0x3d0
 80052d6:	f8d7 23d4 	ldr.w	r2, [r7, #980]	; 0x3d4
 80052da:	4413      	add	r3, r2
 80052dc:	f8c7 33d4 	str.w	r3, [r7, #980]	; 0x3d4
 80052e0:	e9d7 45f4 	ldrd	r4, r5, [r7, #976]	; 0x3d0
 80052e4:	4622      	mov	r2, r4
 80052e6:	462b      	mov	r3, r5
 80052e8:	f04f 0000 	mov.w	r0, #0
 80052ec:	f04f 0100 	mov.w	r1, #0
 80052f0:	00d9      	lsls	r1, r3, #3
 80052f2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80052f6:	00d0      	lsls	r0, r2, #3
 80052f8:	4602      	mov	r2, r0
 80052fa:	460b      	mov	r3, r1
 80052fc:	4621      	mov	r1, r4
 80052fe:	1a51      	subs	r1, r2, r1
 8005300:	f8c7 12e8 	str.w	r1, [r7, #744]	; 0x2e8
 8005304:	4629      	mov	r1, r5
 8005306:	eb63 0301 	sbc.w	r3, r3, r1
 800530a:	f8c7 32ec 	str.w	r3, [r7, #748]	; 0x2ec
 800530e:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8005312:	f04f 0300 	mov.w	r3, #0
 8005316:	e9d7 01ba 	ldrd	r0, r1, [r7, #744]	; 0x2e8
 800531a:	f7ff f9b5 	bl	8004688 <__aeabi_uldivmod>
 800531e:	4602      	mov	r2, r0
 8005320:	460b      	mov	r3, r1
 8005322:	f112 010a 	adds.w	r1, r2, #10
 8005326:	f8c7 10b8 	str.w	r1, [r7, #184]	; 0xb8
 800532a:	f143 0300 	adc.w	r3, r3, #0
 800532e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8005332:	4b8f      	ldr	r3, [pc, #572]	; (8005570 <Set_Random_Motion_Values+0x454>)
 8005334:	689b      	ldr	r3, [r3, #8]
 8005336:	461a      	mov	r2, r3
 8005338:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800533c:	4413      	add	r3, r2
 800533e:	461a      	mov	r2, r3
 8005340:	4b8b      	ldr	r3, [pc, #556]	; (8005570 <Set_Random_Motion_Values+0x454>)
 8005342:	609a      	str	r2, [r3, #8]
    g_axes.AXIS_X +=  (100 + ((uint64_t)rand()*2*cnt)/RAND_MAX);
 8005344:	f00b fdc8 	bl	8010ed8 <rand>
 8005348:	4603      	mov	r3, r0
 800534a:	17da      	asrs	r2, r3, #31
 800534c:	f8c7 32e0 	str.w	r3, [r7, #736]	; 0x2e0
 8005350:	f8c7 22e4 	str.w	r2, [r7, #740]	; 0x2e4
 8005354:	f8d7 33e4 	ldr.w	r3, [r7, #996]	; 0x3e4
 8005358:	2200      	movs	r2, #0
 800535a:	f8c7 32d8 	str.w	r3, [r7, #728]	; 0x2d8
 800535e:	f8c7 22dc 	str.w	r2, [r7, #732]	; 0x2dc
 8005362:	e9d7 45b8 	ldrd	r4, r5, [r7, #736]	; 0x2e0
 8005366:	462b      	mov	r3, r5
 8005368:	e9d7 89b6 	ldrd	r8, r9, [r7, #728]	; 0x2d8
 800536c:	4642      	mov	r2, r8
 800536e:	fb02 f203 	mul.w	r2, r2, r3
 8005372:	464b      	mov	r3, r9
 8005374:	4621      	mov	r1, r4
 8005376:	fb01 f303 	mul.w	r3, r1, r3
 800537a:	4413      	add	r3, r2
 800537c:	4622      	mov	r2, r4
 800537e:	4641      	mov	r1, r8
 8005380:	fba2 1201 	umull	r1, r2, r2, r1
 8005384:	f8c7 23cc 	str.w	r2, [r7, #972]	; 0x3cc
 8005388:	460a      	mov	r2, r1
 800538a:	f8c7 23c8 	str.w	r2, [r7, #968]	; 0x3c8
 800538e:	f8d7 23cc 	ldr.w	r2, [r7, #972]	; 0x3cc
 8005392:	4413      	add	r3, r2
 8005394:	f8c7 33cc 	str.w	r3, [r7, #972]	; 0x3cc
 8005398:	e9d7 12f2 	ldrd	r1, r2, [r7, #968]	; 0x3c8
 800539c:	460b      	mov	r3, r1
 800539e:	18db      	adds	r3, r3, r3
 80053a0:	663b      	str	r3, [r7, #96]	; 0x60
 80053a2:	4613      	mov	r3, r2
 80053a4:	eb42 0303 	adc.w	r3, r2, r3
 80053a8:	667b      	str	r3, [r7, #100]	; 0x64
 80053aa:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80053ae:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 80053b2:	f04f 0300 	mov.w	r3, #0
 80053b6:	f7ff f967 	bl	8004688 <__aeabi_uldivmod>
 80053ba:	4602      	mov	r2, r0
 80053bc:	460b      	mov	r3, r1
 80053be:	f112 0164 	adds.w	r1, r2, #100	; 0x64
 80053c2:	f8c7 10b0 	str.w	r1, [r7, #176]	; 0xb0
 80053c6:	f143 0300 	adc.w	r3, r3, #0
 80053ca:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80053ce:	4b69      	ldr	r3, [pc, #420]	; (8005574 <Set_Random_Motion_Values+0x458>)
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	461a      	mov	r2, r3
 80053d4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80053d8:	4413      	add	r3, r2
 80053da:	461a      	mov	r2, r3
 80053dc:	4b65      	ldr	r3, [pc, #404]	; (8005574 <Set_Random_Motion_Values+0x458>)
 80053de:	601a      	str	r2, [r3, #0]
    g_axes.AXIS_Y += -(100 + ((uint64_t)rand()*4*cnt)/RAND_MAX);
 80053e0:	f00b fd7a 	bl	8010ed8 <rand>
 80053e4:	4603      	mov	r3, r0
 80053e6:	17da      	asrs	r2, r3, #31
 80053e8:	f8c7 32d0 	str.w	r3, [r7, #720]	; 0x2d0
 80053ec:	f8c7 22d4 	str.w	r2, [r7, #724]	; 0x2d4
 80053f0:	f8d7 33e4 	ldr.w	r3, [r7, #996]	; 0x3e4
 80053f4:	2200      	movs	r2, #0
 80053f6:	f8c7 32c8 	str.w	r3, [r7, #712]	; 0x2c8
 80053fa:	f8c7 22cc 	str.w	r2, [r7, #716]	; 0x2cc
 80053fe:	e9d7 45b4 	ldrd	r4, r5, [r7, #720]	; 0x2d0
 8005402:	462b      	mov	r3, r5
 8005404:	e9d7 89b2 	ldrd	r8, r9, [r7, #712]	; 0x2c8
 8005408:	4642      	mov	r2, r8
 800540a:	fb02 f203 	mul.w	r2, r2, r3
 800540e:	464b      	mov	r3, r9
 8005410:	4621      	mov	r1, r4
 8005412:	fb01 f303 	mul.w	r3, r1, r3
 8005416:	4413      	add	r3, r2
 8005418:	4622      	mov	r2, r4
 800541a:	4641      	mov	r1, r8
 800541c:	fba2 1201 	umull	r1, r2, r2, r1
 8005420:	f8c7 23c4 	str.w	r2, [r7, #964]	; 0x3c4
 8005424:	460a      	mov	r2, r1
 8005426:	f8c7 23c0 	str.w	r2, [r7, #960]	; 0x3c0
 800542a:	f8d7 23c4 	ldr.w	r2, [r7, #964]	; 0x3c4
 800542e:	4413      	add	r3, r2
 8005430:	f8c7 33c4 	str.w	r3, [r7, #964]	; 0x3c4
 8005434:	f04f 0000 	mov.w	r0, #0
 8005438:	f04f 0100 	mov.w	r1, #0
 800543c:	e9d7 45f0 	ldrd	r4, r5, [r7, #960]	; 0x3c0
 8005440:	462b      	mov	r3, r5
 8005442:	0099      	lsls	r1, r3, #2
 8005444:	4623      	mov	r3, r4
 8005446:	ea41 7193 	orr.w	r1, r1, r3, lsr #30
 800544a:	4623      	mov	r3, r4
 800544c:	0098      	lsls	r0, r3, #2
 800544e:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8005452:	f04f 0300 	mov.w	r3, #0
 8005456:	f7ff f917 	bl	8004688 <__aeabi_uldivmod>
 800545a:	4602      	mov	r2, r0
 800545c:	460b      	mov	r3, r1
 800545e:	f06f 0063 	mvn.w	r0, #99	; 0x63
 8005462:	f04f 31ff 	mov.w	r1, #4294967295
 8005466:	1a80      	subs	r0, r0, r2
 8005468:	f8c7 00a8 	str.w	r0, [r7, #168]	; 0xa8
 800546c:	eb61 0303 	sbc.w	r3, r1, r3
 8005470:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005474:	4b3f      	ldr	r3, [pc, #252]	; (8005574 <Set_Random_Motion_Values+0x458>)
 8005476:	685b      	ldr	r3, [r3, #4]
 8005478:	461a      	mov	r2, r3
 800547a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800547e:	4413      	add	r3, r2
 8005480:	461a      	mov	r2, r3
 8005482:	4b3c      	ldr	r3, [pc, #240]	; (8005574 <Set_Random_Motion_Values+0x458>)
 8005484:	605a      	str	r2, [r3, #4]
    g_axes.AXIS_Z +=  (100 + ((uint64_t)rand()*6*cnt)/RAND_MAX);
 8005486:	f00b fd27 	bl	8010ed8 <rand>
 800548a:	4603      	mov	r3, r0
 800548c:	17da      	asrs	r2, r3, #31
 800548e:	f8c7 32c0 	str.w	r3, [r7, #704]	; 0x2c0
 8005492:	f8c7 22c4 	str.w	r2, [r7, #708]	; 0x2c4
 8005496:	f8d7 33e4 	ldr.w	r3, [r7, #996]	; 0x3e4
 800549a:	2200      	movs	r2, #0
 800549c:	f8c7 32b8 	str.w	r3, [r7, #696]	; 0x2b8
 80054a0:	f8c7 22bc 	str.w	r2, [r7, #700]	; 0x2bc
 80054a4:	e9d7 45b0 	ldrd	r4, r5, [r7, #704]	; 0x2c0
 80054a8:	462b      	mov	r3, r5
 80054aa:	e9d7 89ae 	ldrd	r8, r9, [r7, #696]	; 0x2b8
 80054ae:	4642      	mov	r2, r8
 80054b0:	fb02 f203 	mul.w	r2, r2, r3
 80054b4:	464b      	mov	r3, r9
 80054b6:	4621      	mov	r1, r4
 80054b8:	fb01 f303 	mul.w	r3, r1, r3
 80054bc:	4413      	add	r3, r2
 80054be:	4622      	mov	r2, r4
 80054c0:	4641      	mov	r1, r8
 80054c2:	fba2 1201 	umull	r1, r2, r2, r1
 80054c6:	f8c7 23bc 	str.w	r2, [r7, #956]	; 0x3bc
 80054ca:	460a      	mov	r2, r1
 80054cc:	f8c7 23b8 	str.w	r2, [r7, #952]	; 0x3b8
 80054d0:	f8d7 23bc 	ldr.w	r2, [r7, #956]	; 0x3bc
 80054d4:	4413      	add	r3, r2
 80054d6:	f8c7 33bc 	str.w	r3, [r7, #956]	; 0x3bc
 80054da:	e9d7 45ee 	ldrd	r4, r5, [r7, #952]	; 0x3b8
 80054de:	4622      	mov	r2, r4
 80054e0:	462b      	mov	r3, r5
 80054e2:	1891      	adds	r1, r2, r2
 80054e4:	65b9      	str	r1, [r7, #88]	; 0x58
 80054e6:	415b      	adcs	r3, r3
 80054e8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80054ea:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80054ee:	4621      	mov	r1, r4
 80054f0:	1851      	adds	r1, r2, r1
 80054f2:	6539      	str	r1, [r7, #80]	; 0x50
 80054f4:	4629      	mov	r1, r5
 80054f6:	eb43 0101 	adc.w	r1, r3, r1
 80054fa:	6579      	str	r1, [r7, #84]	; 0x54
 80054fc:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 8005500:	460b      	mov	r3, r1
 8005502:	18db      	adds	r3, r3, r3
 8005504:	64bb      	str	r3, [r7, #72]	; 0x48
 8005506:	4613      	mov	r3, r2
 8005508:	eb42 0303 	adc.w	r3, r2, r3
 800550c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800550e:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 8005512:	4618      	mov	r0, r3
 8005514:	4621      	mov	r1, r4
 8005516:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 800551a:	f04f 0300 	mov.w	r3, #0
 800551e:	f7ff f8b3 	bl	8004688 <__aeabi_uldivmod>
 8005522:	4602      	mov	r2, r0
 8005524:	460b      	mov	r3, r1
 8005526:	f112 0164 	adds.w	r1, r2, #100	; 0x64
 800552a:	f8c7 10a0 	str.w	r1, [r7, #160]	; 0xa0
 800552e:	f143 0300 	adc.w	r3, r3, #0
 8005532:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8005536:	4b0f      	ldr	r3, [pc, #60]	; (8005574 <Set_Random_Motion_Values+0x458>)
 8005538:	689b      	ldr	r3, [r3, #8]
 800553a:	461a      	mov	r2, r3
 800553c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005540:	4413      	add	r3, r2
 8005542:	461a      	mov	r2, r3
 8005544:	4b0b      	ldr	r3, [pc, #44]	; (8005574 <Set_Random_Motion_Values+0x458>)
 8005546:	609a      	str	r2, [r3, #8]
    m_axes.AXIS_X +=  (3  + ((uint64_t)rand()*3*cnt)/RAND_MAX);
 8005548:	f00b fcc6 	bl	8010ed8 <rand>
 800554c:	4603      	mov	r3, r0
 800554e:	17da      	asrs	r2, r3, #31
 8005550:	f8c7 32b0 	str.w	r3, [r7, #688]	; 0x2b0
 8005554:	f8c7 22b4 	str.w	r2, [r7, #692]	; 0x2b4
 8005558:	f8d7 33e4 	ldr.w	r3, [r7, #996]	; 0x3e4
 800555c:	2200      	movs	r2, #0
 800555e:	f8c7 32a8 	str.w	r3, [r7, #680]	; 0x2a8
 8005562:	f8c7 22ac 	str.w	r2, [r7, #684]	; 0x2ac
 8005566:	e9d7 45ac 	ldrd	r4, r5, [r7, #688]	; 0x2b0
 800556a:	462b      	mov	r3, r5
 800556c:	e004      	b.n	8005578 <Set_Random_Motion_Values+0x45c>
 800556e:	bf00      	nop
 8005570:	20000430 	.word	0x20000430
 8005574:	2000043c 	.word	0x2000043c
 8005578:	e9d7 89aa 	ldrd	r8, r9, [r7, #680]	; 0x2a8
 800557c:	4642      	mov	r2, r8
 800557e:	fb02 f203 	mul.w	r2, r2, r3
 8005582:	464b      	mov	r3, r9
 8005584:	4621      	mov	r1, r4
 8005586:	fb01 f303 	mul.w	r3, r1, r3
 800558a:	4413      	add	r3, r2
 800558c:	4622      	mov	r2, r4
 800558e:	4641      	mov	r1, r8
 8005590:	fba2 1201 	umull	r1, r2, r2, r1
 8005594:	f8c7 23b4 	str.w	r2, [r7, #948]	; 0x3b4
 8005598:	460a      	mov	r2, r1
 800559a:	f8c7 23b0 	str.w	r2, [r7, #944]	; 0x3b0
 800559e:	f8d7 23b4 	ldr.w	r2, [r7, #948]	; 0x3b4
 80055a2:	4413      	add	r3, r2
 80055a4:	f8c7 33b4 	str.w	r3, [r7, #948]	; 0x3b4
 80055a8:	e9d7 45ec 	ldrd	r4, r5, [r7, #944]	; 0x3b0
 80055ac:	4622      	mov	r2, r4
 80055ae:	462b      	mov	r3, r5
 80055b0:	1891      	adds	r1, r2, r2
 80055b2:	6439      	str	r1, [r7, #64]	; 0x40
 80055b4:	415b      	adcs	r3, r3
 80055b6:	647b      	str	r3, [r7, #68]	; 0x44
 80055b8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80055bc:	4621      	mov	r1, r4
 80055be:	1851      	adds	r1, r2, r1
 80055c0:	f8c7 12a0 	str.w	r1, [r7, #672]	; 0x2a0
 80055c4:	4629      	mov	r1, r5
 80055c6:	eb43 0101 	adc.w	r1, r3, r1
 80055ca:	f8c7 12a4 	str.w	r1, [r7, #676]	; 0x2a4
 80055ce:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 80055d2:	f04f 0300 	mov.w	r3, #0
 80055d6:	e9d7 01a8 	ldrd	r0, r1, [r7, #672]	; 0x2a0
 80055da:	f7ff f855 	bl	8004688 <__aeabi_uldivmod>
 80055de:	4602      	mov	r2, r0
 80055e0:	460b      	mov	r3, r1
 80055e2:	1cd1      	adds	r1, r2, #3
 80055e4:	f8c7 1098 	str.w	r1, [r7, #152]	; 0x98
 80055e8:	f143 0300 	adc.w	r3, r3, #0
 80055ec:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80055f0:	4be1      	ldr	r3, [pc, #900]	; (8005978 <Set_Random_Motion_Values+0x85c>)
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	461a      	mov	r2, r3
 80055f6:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80055fa:	4413      	add	r3, r2
 80055fc:	461a      	mov	r2, r3
 80055fe:	4bde      	ldr	r3, [pc, #888]	; (8005978 <Set_Random_Motion_Values+0x85c>)
 8005600:	601a      	str	r2, [r3, #0]
    m_axes.AXIS_Y += -(3  + ((uint64_t)rand()*4*cnt)/RAND_MAX);
 8005602:	f00b fc69 	bl	8010ed8 <rand>
 8005606:	4603      	mov	r3, r0
 8005608:	17da      	asrs	r2, r3, #31
 800560a:	f8c7 3298 	str.w	r3, [r7, #664]	; 0x298
 800560e:	f8c7 229c 	str.w	r2, [r7, #668]	; 0x29c
 8005612:	f8d7 33e4 	ldr.w	r3, [r7, #996]	; 0x3e4
 8005616:	2200      	movs	r2, #0
 8005618:	f8c7 3290 	str.w	r3, [r7, #656]	; 0x290
 800561c:	f8c7 2294 	str.w	r2, [r7, #660]	; 0x294
 8005620:	e9d7 45a6 	ldrd	r4, r5, [r7, #664]	; 0x298
 8005624:	462b      	mov	r3, r5
 8005626:	e9d7 89a4 	ldrd	r8, r9, [r7, #656]	; 0x290
 800562a:	4642      	mov	r2, r8
 800562c:	fb02 f203 	mul.w	r2, r2, r3
 8005630:	464b      	mov	r3, r9
 8005632:	4621      	mov	r1, r4
 8005634:	fb01 f303 	mul.w	r3, r1, r3
 8005638:	4413      	add	r3, r2
 800563a:	4622      	mov	r2, r4
 800563c:	4641      	mov	r1, r8
 800563e:	fba2 1201 	umull	r1, r2, r2, r1
 8005642:	f8c7 23ac 	str.w	r2, [r7, #940]	; 0x3ac
 8005646:	460a      	mov	r2, r1
 8005648:	f8c7 23a8 	str.w	r2, [r7, #936]	; 0x3a8
 800564c:	f8d7 23ac 	ldr.w	r2, [r7, #940]	; 0x3ac
 8005650:	4413      	add	r3, r2
 8005652:	f8c7 33ac 	str.w	r3, [r7, #940]	; 0x3ac
 8005656:	f04f 0000 	mov.w	r0, #0
 800565a:	f04f 0100 	mov.w	r1, #0
 800565e:	e9d7 45ea 	ldrd	r4, r5, [r7, #936]	; 0x3a8
 8005662:	462b      	mov	r3, r5
 8005664:	0099      	lsls	r1, r3, #2
 8005666:	4623      	mov	r3, r4
 8005668:	ea41 7193 	orr.w	r1, r1, r3, lsr #30
 800566c:	4623      	mov	r3, r4
 800566e:	0098      	lsls	r0, r3, #2
 8005670:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8005674:	f04f 0300 	mov.w	r3, #0
 8005678:	f7ff f806 	bl	8004688 <__aeabi_uldivmod>
 800567c:	4602      	mov	r2, r0
 800567e:	460b      	mov	r3, r1
 8005680:	f06f 0002 	mvn.w	r0, #2
 8005684:	f04f 31ff 	mov.w	r1, #4294967295
 8005688:	1a80      	subs	r0, r0, r2
 800568a:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
 800568e:	eb61 0303 	sbc.w	r3, r1, r3
 8005692:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8005696:	4bb8      	ldr	r3, [pc, #736]	; (8005978 <Set_Random_Motion_Values+0x85c>)
 8005698:	685b      	ldr	r3, [r3, #4]
 800569a:	461a      	mov	r2, r3
 800569c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80056a0:	4413      	add	r3, r2
 80056a2:	461a      	mov	r2, r3
 80056a4:	4bb4      	ldr	r3, [pc, #720]	; (8005978 <Set_Random_Motion_Values+0x85c>)
 80056a6:	605a      	str	r2, [r3, #4]
    m_axes.AXIS_Z +=  (3  + ((uint64_t)rand()*5*cnt)/RAND_MAX);
 80056a8:	f00b fc16 	bl	8010ed8 <rand>
 80056ac:	4603      	mov	r3, r0
 80056ae:	17da      	asrs	r2, r3, #31
 80056b0:	f8c7 3288 	str.w	r3, [r7, #648]	; 0x288
 80056b4:	f8c7 228c 	str.w	r2, [r7, #652]	; 0x28c
 80056b8:	f8d7 33e4 	ldr.w	r3, [r7, #996]	; 0x3e4
 80056bc:	2200      	movs	r2, #0
 80056be:	f8c7 3280 	str.w	r3, [r7, #640]	; 0x280
 80056c2:	f8c7 2284 	str.w	r2, [r7, #644]	; 0x284
 80056c6:	e9d7 45a2 	ldrd	r4, r5, [r7, #648]	; 0x288
 80056ca:	462b      	mov	r3, r5
 80056cc:	e9d7 89a0 	ldrd	r8, r9, [r7, #640]	; 0x280
 80056d0:	4642      	mov	r2, r8
 80056d2:	fb02 f203 	mul.w	r2, r2, r3
 80056d6:	464b      	mov	r3, r9
 80056d8:	4621      	mov	r1, r4
 80056da:	fb01 f303 	mul.w	r3, r1, r3
 80056de:	4413      	add	r3, r2
 80056e0:	4622      	mov	r2, r4
 80056e2:	4641      	mov	r1, r8
 80056e4:	fba2 1201 	umull	r1, r2, r2, r1
 80056e8:	f8c7 23a4 	str.w	r2, [r7, #932]	; 0x3a4
 80056ec:	460a      	mov	r2, r1
 80056ee:	f8c7 23a0 	str.w	r2, [r7, #928]	; 0x3a0
 80056f2:	f8d7 23a4 	ldr.w	r2, [r7, #932]	; 0x3a4
 80056f6:	4413      	add	r3, r2
 80056f8:	f8c7 33a4 	str.w	r3, [r7, #932]	; 0x3a4
 80056fc:	e9d7 45e8 	ldrd	r4, r5, [r7, #928]	; 0x3a0
 8005700:	4622      	mov	r2, r4
 8005702:	462b      	mov	r3, r5
 8005704:	f04f 0000 	mov.w	r0, #0
 8005708:	f04f 0100 	mov.w	r1, #0
 800570c:	0099      	lsls	r1, r3, #2
 800570e:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8005712:	0090      	lsls	r0, r2, #2
 8005714:	4602      	mov	r2, r0
 8005716:	460b      	mov	r3, r1
 8005718:	4621      	mov	r1, r4
 800571a:	1851      	adds	r1, r2, r1
 800571c:	f8c7 1278 	str.w	r1, [r7, #632]	; 0x278
 8005720:	4629      	mov	r1, r5
 8005722:	eb43 0101 	adc.w	r1, r3, r1
 8005726:	f8c7 127c 	str.w	r1, [r7, #636]	; 0x27c
 800572a:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 800572e:	f04f 0300 	mov.w	r3, #0
 8005732:	e9d7 019e 	ldrd	r0, r1, [r7, #632]	; 0x278
 8005736:	f7fe ffa7 	bl	8004688 <__aeabi_uldivmod>
 800573a:	4602      	mov	r2, r0
 800573c:	460b      	mov	r3, r1
 800573e:	1cd1      	adds	r1, r2, #3
 8005740:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 8005744:	f143 0300 	adc.w	r3, r3, #0
 8005748:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800574c:	4b8a      	ldr	r3, [pc, #552]	; (8005978 <Set_Random_Motion_Values+0x85c>)
 800574e:	689b      	ldr	r3, [r3, #8]
 8005750:	461a      	mov	r2, r3
 8005752:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005756:	4413      	add	r3, r2
 8005758:	461a      	mov	r2, r3
 800575a:	4b87      	ldr	r3, [pc, #540]	; (8005978 <Set_Random_Motion_Values+0x85c>)
 800575c:	609a      	str	r2, [r3, #8]

    q_axes.AXIS_X -= (100  + ((uint64_t)rand()*3*cnt)/RAND_MAX);
 800575e:	f00b fbbb 	bl	8010ed8 <rand>
 8005762:	4603      	mov	r3, r0
 8005764:	17da      	asrs	r2, r3, #31
 8005766:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
 800576a:	f8c7 2274 	str.w	r2, [r7, #628]	; 0x274
 800576e:	f8d7 33e4 	ldr.w	r3, [r7, #996]	; 0x3e4
 8005772:	2200      	movs	r2, #0
 8005774:	f8c7 3268 	str.w	r3, [r7, #616]	; 0x268
 8005778:	f8c7 226c 	str.w	r2, [r7, #620]	; 0x26c
 800577c:	e9d7 459c 	ldrd	r4, r5, [r7, #624]	; 0x270
 8005780:	462b      	mov	r3, r5
 8005782:	e9d7 899a 	ldrd	r8, r9, [r7, #616]	; 0x268
 8005786:	4642      	mov	r2, r8
 8005788:	fb02 f203 	mul.w	r2, r2, r3
 800578c:	464b      	mov	r3, r9
 800578e:	4621      	mov	r1, r4
 8005790:	fb01 f303 	mul.w	r3, r1, r3
 8005794:	4413      	add	r3, r2
 8005796:	4622      	mov	r2, r4
 8005798:	4641      	mov	r1, r8
 800579a:	fba2 1201 	umull	r1, r2, r2, r1
 800579e:	f8c7 239c 	str.w	r2, [r7, #924]	; 0x39c
 80057a2:	460a      	mov	r2, r1
 80057a4:	f8c7 2398 	str.w	r2, [r7, #920]	; 0x398
 80057a8:	f8d7 239c 	ldr.w	r2, [r7, #924]	; 0x39c
 80057ac:	4413      	add	r3, r2
 80057ae:	f8c7 339c 	str.w	r3, [r7, #924]	; 0x39c
 80057b2:	e9d7 45e6 	ldrd	r4, r5, [r7, #920]	; 0x398
 80057b6:	4622      	mov	r2, r4
 80057b8:	462b      	mov	r3, r5
 80057ba:	1891      	adds	r1, r2, r2
 80057bc:	63b9      	str	r1, [r7, #56]	; 0x38
 80057be:	415b      	adcs	r3, r3
 80057c0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80057c2:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80057c6:	4621      	mov	r1, r4
 80057c8:	1851      	adds	r1, r2, r1
 80057ca:	f8c7 1260 	str.w	r1, [r7, #608]	; 0x260
 80057ce:	4629      	mov	r1, r5
 80057d0:	eb43 0101 	adc.w	r1, r3, r1
 80057d4:	f8c7 1264 	str.w	r1, [r7, #612]	; 0x264
 80057d8:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 80057dc:	f04f 0300 	mov.w	r3, #0
 80057e0:	e9d7 0198 	ldrd	r0, r1, [r7, #608]	; 0x260
 80057e4:	f7fe ff50 	bl	8004688 <__aeabi_uldivmod>
 80057e8:	4602      	mov	r2, r0
 80057ea:	460b      	mov	r3, r1
 80057ec:	f112 0164 	adds.w	r1, r2, #100	; 0x64
 80057f0:	f8c7 1080 	str.w	r1, [r7, #128]	; 0x80
 80057f4:	f143 0300 	adc.w	r3, r3, #0
 80057f8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80057fc:	4b5f      	ldr	r3, [pc, #380]	; (800597c <Set_Random_Motion_Values+0x860>)
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	461a      	mov	r2, r3
 8005802:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005806:	1ad3      	subs	r3, r2, r3
 8005808:	461a      	mov	r2, r3
 800580a:	4b5c      	ldr	r3, [pc, #368]	; (800597c <Set_Random_Motion_Values+0x860>)
 800580c:	601a      	str	r2, [r3, #0]
    q_axes.AXIS_Y += (100  + ((uint64_t)rand()*5*cnt)/RAND_MAX);
 800580e:	f00b fb63 	bl	8010ed8 <rand>
 8005812:	4603      	mov	r3, r0
 8005814:	17da      	asrs	r2, r3, #31
 8005816:	f8c7 3258 	str.w	r3, [r7, #600]	; 0x258
 800581a:	f8c7 225c 	str.w	r2, [r7, #604]	; 0x25c
 800581e:	f8d7 33e4 	ldr.w	r3, [r7, #996]	; 0x3e4
 8005822:	2200      	movs	r2, #0
 8005824:	f8c7 3250 	str.w	r3, [r7, #592]	; 0x250
 8005828:	f8c7 2254 	str.w	r2, [r7, #596]	; 0x254
 800582c:	e9d7 4596 	ldrd	r4, r5, [r7, #600]	; 0x258
 8005830:	462b      	mov	r3, r5
 8005832:	e9d7 8994 	ldrd	r8, r9, [r7, #592]	; 0x250
 8005836:	4642      	mov	r2, r8
 8005838:	fb02 f203 	mul.w	r2, r2, r3
 800583c:	464b      	mov	r3, r9
 800583e:	4621      	mov	r1, r4
 8005840:	fb01 f303 	mul.w	r3, r1, r3
 8005844:	4413      	add	r3, r2
 8005846:	4622      	mov	r2, r4
 8005848:	4641      	mov	r1, r8
 800584a:	fba2 1201 	umull	r1, r2, r2, r1
 800584e:	f8c7 2394 	str.w	r2, [r7, #916]	; 0x394
 8005852:	460a      	mov	r2, r1
 8005854:	f8c7 2390 	str.w	r2, [r7, #912]	; 0x390
 8005858:	f8d7 2394 	ldr.w	r2, [r7, #916]	; 0x394
 800585c:	4413      	add	r3, r2
 800585e:	f8c7 3394 	str.w	r3, [r7, #916]	; 0x394
 8005862:	e9d7 45e4 	ldrd	r4, r5, [r7, #912]	; 0x390
 8005866:	4622      	mov	r2, r4
 8005868:	462b      	mov	r3, r5
 800586a:	f04f 0000 	mov.w	r0, #0
 800586e:	f04f 0100 	mov.w	r1, #0
 8005872:	0099      	lsls	r1, r3, #2
 8005874:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8005878:	0090      	lsls	r0, r2, #2
 800587a:	4602      	mov	r2, r0
 800587c:	460b      	mov	r3, r1
 800587e:	4621      	mov	r1, r4
 8005880:	1851      	adds	r1, r2, r1
 8005882:	f8c7 1248 	str.w	r1, [r7, #584]	; 0x248
 8005886:	4629      	mov	r1, r5
 8005888:	eb43 0101 	adc.w	r1, r3, r1
 800588c:	f8c7 124c 	str.w	r1, [r7, #588]	; 0x24c
 8005890:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8005894:	f04f 0300 	mov.w	r3, #0
 8005898:	e9d7 0192 	ldrd	r0, r1, [r7, #584]	; 0x248
 800589c:	f7fe fef4 	bl	8004688 <__aeabi_uldivmod>
 80058a0:	4602      	mov	r2, r0
 80058a2:	460b      	mov	r3, r1
 80058a4:	f112 0164 	adds.w	r1, r2, #100	; 0x64
 80058a8:	67b9      	str	r1, [r7, #120]	; 0x78
 80058aa:	f143 0300 	adc.w	r3, r3, #0
 80058ae:	67fb      	str	r3, [r7, #124]	; 0x7c
 80058b0:	4b32      	ldr	r3, [pc, #200]	; (800597c <Set_Random_Motion_Values+0x860>)
 80058b2:	685b      	ldr	r3, [r3, #4]
 80058b4:	461a      	mov	r2, r3
 80058b6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80058b8:	4413      	add	r3, r2
 80058ba:	461a      	mov	r2, r3
 80058bc:	4b2f      	ldr	r3, [pc, #188]	; (800597c <Set_Random_Motion_Values+0x860>)
 80058be:	605a      	str	r2, [r3, #4]
    q_axes.AXIS_Z -= (100  + ((uint64_t)rand()*7*cnt)/RAND_MAX);
 80058c0:	f00b fb0a 	bl	8010ed8 <rand>
 80058c4:	4603      	mov	r3, r0
 80058c6:	17da      	asrs	r2, r3, #31
 80058c8:	f8c7 3240 	str.w	r3, [r7, #576]	; 0x240
 80058cc:	f8c7 2244 	str.w	r2, [r7, #580]	; 0x244
 80058d0:	f8d7 33e4 	ldr.w	r3, [r7, #996]	; 0x3e4
 80058d4:	2200      	movs	r2, #0
 80058d6:	f8c7 3238 	str.w	r3, [r7, #568]	; 0x238
 80058da:	f8c7 223c 	str.w	r2, [r7, #572]	; 0x23c
 80058de:	e9d7 4590 	ldrd	r4, r5, [r7, #576]	; 0x240
 80058e2:	462b      	mov	r3, r5
 80058e4:	e9d7 898e 	ldrd	r8, r9, [r7, #568]	; 0x238
 80058e8:	4642      	mov	r2, r8
 80058ea:	fb02 f203 	mul.w	r2, r2, r3
 80058ee:	464b      	mov	r3, r9
 80058f0:	4621      	mov	r1, r4
 80058f2:	fb01 f303 	mul.w	r3, r1, r3
 80058f6:	4413      	add	r3, r2
 80058f8:	4622      	mov	r2, r4
 80058fa:	4641      	mov	r1, r8
 80058fc:	fba2 1201 	umull	r1, r2, r2, r1
 8005900:	f8c7 238c 	str.w	r2, [r7, #908]	; 0x38c
 8005904:	460a      	mov	r2, r1
 8005906:	f8c7 2388 	str.w	r2, [r7, #904]	; 0x388
 800590a:	f8d7 238c 	ldr.w	r2, [r7, #908]	; 0x38c
 800590e:	4413      	add	r3, r2
 8005910:	f8c7 338c 	str.w	r3, [r7, #908]	; 0x38c
 8005914:	e9d7 45e2 	ldrd	r4, r5, [r7, #904]	; 0x388
 8005918:	4622      	mov	r2, r4
 800591a:	462b      	mov	r3, r5
 800591c:	f04f 0000 	mov.w	r0, #0
 8005920:	f04f 0100 	mov.w	r1, #0
 8005924:	00d9      	lsls	r1, r3, #3
 8005926:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800592a:	00d0      	lsls	r0, r2, #3
 800592c:	4602      	mov	r2, r0
 800592e:	460b      	mov	r3, r1
 8005930:	4621      	mov	r1, r4
 8005932:	1a51      	subs	r1, r2, r1
 8005934:	f8c7 1230 	str.w	r1, [r7, #560]	; 0x230
 8005938:	4629      	mov	r1, r5
 800593a:	eb63 0301 	sbc.w	r3, r3, r1
 800593e:	f8c7 3234 	str.w	r3, [r7, #564]	; 0x234
 8005942:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8005946:	f04f 0300 	mov.w	r3, #0
 800594a:	e9d7 018c 	ldrd	r0, r1, [r7, #560]	; 0x230
 800594e:	f7fe fe9b 	bl	8004688 <__aeabi_uldivmod>
 8005952:	4602      	mov	r2, r0
 8005954:	460b      	mov	r3, r1
 8005956:	f112 0164 	adds.w	r1, r2, #100	; 0x64
 800595a:	6739      	str	r1, [r7, #112]	; 0x70
 800595c:	f143 0300 	adc.w	r3, r3, #0
 8005960:	677b      	str	r3, [r7, #116]	; 0x74
 8005962:	4b06      	ldr	r3, [pc, #24]	; (800597c <Set_Random_Motion_Values+0x860>)
 8005964:	689b      	ldr	r3, [r3, #8]
 8005966:	461a      	mov	r2, r3
 8005968:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800596a:	1ad3      	subs	r3, r2, r3
 800596c:	461a      	mov	r2, r3
 800596e:	4b03      	ldr	r3, [pc, #12]	; (800597c <Set_Random_Motion_Values+0x860>)
 8005970:	609a      	str	r2, [r3, #8]

    q_axes.AXIS_X += (200 + ((uint64_t)rand()*7*cnt)/RAND_MAX);
    q_axes.AXIS_Y -= (150 + ((uint64_t)rand()*3*cnt)/RAND_MAX);
    q_axes.AXIS_Z += (10  + ((uint64_t)rand()*5*cnt)/RAND_MAX);
  }
}
 8005972:	f000 bc37 	b.w	80061e4 <Set_Random_Motion_Values+0x10c8>
 8005976:	bf00      	nop
 8005978:	20000448 	.word	0x20000448
 800597c:	20000454 	.word	0x20000454
    x_axes.AXIS_X += -(10  + ((uint64_t)rand()*3*cnt)/RAND_MAX);
 8005980:	f00b faaa 	bl	8010ed8 <rand>
 8005984:	4603      	mov	r3, r0
 8005986:	17da      	asrs	r2, r3, #31
 8005988:	f8c7 3228 	str.w	r3, [r7, #552]	; 0x228
 800598c:	f8c7 222c 	str.w	r2, [r7, #556]	; 0x22c
 8005990:	f8d7 33e4 	ldr.w	r3, [r7, #996]	; 0x3e4
 8005994:	2200      	movs	r2, #0
 8005996:	469a      	mov	sl, r3
 8005998:	4693      	mov	fp, r2
 800599a:	e9d7 018a 	ldrd	r0, r1, [r7, #552]	; 0x228
 800599e:	460b      	mov	r3, r1
 80059a0:	fb0a f203 	mul.w	r2, sl, r3
 80059a4:	4603      	mov	r3, r0
 80059a6:	fb03 f30b 	mul.w	r3, r3, fp
 80059aa:	4413      	add	r3, r2
 80059ac:	4602      	mov	r2, r0
 80059ae:	fba2 450a 	umull	r4, r5, r2, sl
 80059b2:	442b      	add	r3, r5
 80059b4:	461d      	mov	r5, r3
 80059b6:	4622      	mov	r2, r4
 80059b8:	462b      	mov	r3, r5
 80059ba:	1891      	adds	r1, r2, r2
 80059bc:	6339      	str	r1, [r7, #48]	; 0x30
 80059be:	415b      	adcs	r3, r3
 80059c0:	637b      	str	r3, [r7, #52]	; 0x34
 80059c2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80059c6:	1911      	adds	r1, r2, r4
 80059c8:	f8c7 1220 	str.w	r1, [r7, #544]	; 0x220
 80059cc:	416b      	adcs	r3, r5
 80059ce:	f8c7 3224 	str.w	r3, [r7, #548]	; 0x224
 80059d2:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 80059d6:	f04f 0300 	mov.w	r3, #0
 80059da:	e9d7 0188 	ldrd	r0, r1, [r7, #544]	; 0x220
 80059de:	f7fe fe53 	bl	8004688 <__aeabi_uldivmod>
 80059e2:	4602      	mov	r2, r0
 80059e4:	460b      	mov	r3, r1
 80059e6:	f06f 0009 	mvn.w	r0, #9
 80059ea:	f04f 31ff 	mov.w	r1, #4294967295
 80059ee:	1a80      	subs	r0, r0, r2
 80059f0:	f8c7 0128 	str.w	r0, [r7, #296]	; 0x128
 80059f4:	eb61 0303 	sbc.w	r3, r1, r3
 80059f8:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 80059fc:	4beb      	ldr	r3, [pc, #940]	; (8005dac <Set_Random_Motion_Values+0xc90>)
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	461a      	mov	r2, r3
 8005a02:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005a06:	4413      	add	r3, r2
 8005a08:	461a      	mov	r2, r3
 8005a0a:	4be8      	ldr	r3, [pc, #928]	; (8005dac <Set_Random_Motion_Values+0xc90>)
 8005a0c:	601a      	str	r2, [r3, #0]
    x_axes.AXIS_Y +=  (10  + ((uint64_t)rand()*5*cnt)/RAND_MAX);
 8005a0e:	f00b fa63 	bl	8010ed8 <rand>
 8005a12:	4603      	mov	r3, r0
 8005a14:	17da      	asrs	r2, r3, #31
 8005a16:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
 8005a1a:	f8c7 221c 	str.w	r2, [r7, #540]	; 0x21c
 8005a1e:	f8d7 33e4 	ldr.w	r3, [r7, #996]	; 0x3e4
 8005a22:	2200      	movs	r2, #0
 8005a24:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
 8005a28:	f8c7 2214 	str.w	r2, [r7, #532]	; 0x214
 8005a2c:	e9d7 4586 	ldrd	r4, r5, [r7, #536]	; 0x218
 8005a30:	462b      	mov	r3, r5
 8005a32:	e9d7 8984 	ldrd	r8, r9, [r7, #528]	; 0x210
 8005a36:	4642      	mov	r2, r8
 8005a38:	fb02 f203 	mul.w	r2, r2, r3
 8005a3c:	464b      	mov	r3, r9
 8005a3e:	4621      	mov	r1, r4
 8005a40:	fb01 f303 	mul.w	r3, r1, r3
 8005a44:	4413      	add	r3, r2
 8005a46:	4622      	mov	r2, r4
 8005a48:	4641      	mov	r1, r8
 8005a4a:	fba2 1201 	umull	r1, r2, r2, r1
 8005a4e:	f8c7 2384 	str.w	r2, [r7, #900]	; 0x384
 8005a52:	460a      	mov	r2, r1
 8005a54:	f8c7 2380 	str.w	r2, [r7, #896]	; 0x380
 8005a58:	f8d7 2384 	ldr.w	r2, [r7, #900]	; 0x384
 8005a5c:	4413      	add	r3, r2
 8005a5e:	f8c7 3384 	str.w	r3, [r7, #900]	; 0x384
 8005a62:	e9d7 45e0 	ldrd	r4, r5, [r7, #896]	; 0x380
 8005a66:	4622      	mov	r2, r4
 8005a68:	462b      	mov	r3, r5
 8005a6a:	f04f 0000 	mov.w	r0, #0
 8005a6e:	f04f 0100 	mov.w	r1, #0
 8005a72:	0099      	lsls	r1, r3, #2
 8005a74:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8005a78:	0090      	lsls	r0, r2, #2
 8005a7a:	4602      	mov	r2, r0
 8005a7c:	460b      	mov	r3, r1
 8005a7e:	4621      	mov	r1, r4
 8005a80:	1851      	adds	r1, r2, r1
 8005a82:	f8c7 1208 	str.w	r1, [r7, #520]	; 0x208
 8005a86:	4629      	mov	r1, r5
 8005a88:	eb43 0101 	adc.w	r1, r3, r1
 8005a8c:	f8c7 120c 	str.w	r1, [r7, #524]	; 0x20c
 8005a90:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8005a94:	f04f 0300 	mov.w	r3, #0
 8005a98:	e9d7 0182 	ldrd	r0, r1, [r7, #520]	; 0x208
 8005a9c:	f7fe fdf4 	bl	8004688 <__aeabi_uldivmod>
 8005aa0:	4602      	mov	r2, r0
 8005aa2:	460b      	mov	r3, r1
 8005aa4:	f112 010a 	adds.w	r1, r2, #10
 8005aa8:	f8c7 1120 	str.w	r1, [r7, #288]	; 0x120
 8005aac:	f143 0300 	adc.w	r3, r3, #0
 8005ab0:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8005ab4:	4bbd      	ldr	r3, [pc, #756]	; (8005dac <Set_Random_Motion_Values+0xc90>)
 8005ab6:	685b      	ldr	r3, [r3, #4]
 8005ab8:	461a      	mov	r2, r3
 8005aba:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8005abe:	4413      	add	r3, r2
 8005ac0:	461a      	mov	r2, r3
 8005ac2:	4bba      	ldr	r3, [pc, #744]	; (8005dac <Set_Random_Motion_Values+0xc90>)
 8005ac4:	605a      	str	r2, [r3, #4]
    x_axes.AXIS_Z += -(10  + ((uint64_t)rand()*7*cnt)/RAND_MAX);
 8005ac6:	f00b fa07 	bl	8010ed8 <rand>
 8005aca:	4603      	mov	r3, r0
 8005acc:	17da      	asrs	r2, r3, #31
 8005ace:	f8c7 3200 	str.w	r3, [r7, #512]	; 0x200
 8005ad2:	f8c7 2204 	str.w	r2, [r7, #516]	; 0x204
 8005ad6:	f8d7 33e4 	ldr.w	r3, [r7, #996]	; 0x3e4
 8005ada:	2200      	movs	r2, #0
 8005adc:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
 8005ae0:	f8c7 21fc 	str.w	r2, [r7, #508]	; 0x1fc
 8005ae4:	e9d7 4580 	ldrd	r4, r5, [r7, #512]	; 0x200
 8005ae8:	462b      	mov	r3, r5
 8005aea:	e9d7 897e 	ldrd	r8, r9, [r7, #504]	; 0x1f8
 8005aee:	4642      	mov	r2, r8
 8005af0:	fb02 f203 	mul.w	r2, r2, r3
 8005af4:	464b      	mov	r3, r9
 8005af6:	4621      	mov	r1, r4
 8005af8:	fb01 f303 	mul.w	r3, r1, r3
 8005afc:	4413      	add	r3, r2
 8005afe:	4622      	mov	r2, r4
 8005b00:	4641      	mov	r1, r8
 8005b02:	fba2 1201 	umull	r1, r2, r2, r1
 8005b06:	f8c7 237c 	str.w	r2, [r7, #892]	; 0x37c
 8005b0a:	460a      	mov	r2, r1
 8005b0c:	f8c7 2378 	str.w	r2, [r7, #888]	; 0x378
 8005b10:	f8d7 237c 	ldr.w	r2, [r7, #892]	; 0x37c
 8005b14:	4413      	add	r3, r2
 8005b16:	f8c7 337c 	str.w	r3, [r7, #892]	; 0x37c
 8005b1a:	e9d7 45de 	ldrd	r4, r5, [r7, #888]	; 0x378
 8005b1e:	4622      	mov	r2, r4
 8005b20:	462b      	mov	r3, r5
 8005b22:	f04f 0000 	mov.w	r0, #0
 8005b26:	f04f 0100 	mov.w	r1, #0
 8005b2a:	00d9      	lsls	r1, r3, #3
 8005b2c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005b30:	00d0      	lsls	r0, r2, #3
 8005b32:	4602      	mov	r2, r0
 8005b34:	460b      	mov	r3, r1
 8005b36:	4621      	mov	r1, r4
 8005b38:	1a51      	subs	r1, r2, r1
 8005b3a:	f8c7 11f0 	str.w	r1, [r7, #496]	; 0x1f0
 8005b3e:	4629      	mov	r1, r5
 8005b40:	eb63 0301 	sbc.w	r3, r3, r1
 8005b44:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
 8005b48:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8005b4c:	f04f 0300 	mov.w	r3, #0
 8005b50:	e9d7 017c 	ldrd	r0, r1, [r7, #496]	; 0x1f0
 8005b54:	f7fe fd98 	bl	8004688 <__aeabi_uldivmod>
 8005b58:	4602      	mov	r2, r0
 8005b5a:	460b      	mov	r3, r1
 8005b5c:	f06f 0009 	mvn.w	r0, #9
 8005b60:	f04f 31ff 	mov.w	r1, #4294967295
 8005b64:	1a80      	subs	r0, r0, r2
 8005b66:	f8c7 0118 	str.w	r0, [r7, #280]	; 0x118
 8005b6a:	eb61 0303 	sbc.w	r3, r1, r3
 8005b6e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8005b72:	4b8e      	ldr	r3, [pc, #568]	; (8005dac <Set_Random_Motion_Values+0xc90>)
 8005b74:	689b      	ldr	r3, [r3, #8]
 8005b76:	461a      	mov	r2, r3
 8005b78:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8005b7c:	4413      	add	r3, r2
 8005b7e:	461a      	mov	r2, r3
 8005b80:	4b8a      	ldr	r3, [pc, #552]	; (8005dac <Set_Random_Motion_Values+0xc90>)
 8005b82:	609a      	str	r2, [r3, #8]
    g_axes.AXIS_X += -(100 + ((uint64_t)rand()*2*cnt)/RAND_MAX);
 8005b84:	f00b f9a8 	bl	8010ed8 <rand>
 8005b88:	4603      	mov	r3, r0
 8005b8a:	17da      	asrs	r2, r3, #31
 8005b8c:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8005b90:	f8c7 21ec 	str.w	r2, [r7, #492]	; 0x1ec
 8005b94:	f8d7 33e4 	ldr.w	r3, [r7, #996]	; 0x3e4
 8005b98:	2200      	movs	r2, #0
 8005b9a:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8005b9e:	f8c7 21e4 	str.w	r2, [r7, #484]	; 0x1e4
 8005ba2:	e9d7 457a 	ldrd	r4, r5, [r7, #488]	; 0x1e8
 8005ba6:	462b      	mov	r3, r5
 8005ba8:	e9d7 8978 	ldrd	r8, r9, [r7, #480]	; 0x1e0
 8005bac:	4642      	mov	r2, r8
 8005bae:	fb02 f203 	mul.w	r2, r2, r3
 8005bb2:	464b      	mov	r3, r9
 8005bb4:	4621      	mov	r1, r4
 8005bb6:	fb01 f303 	mul.w	r3, r1, r3
 8005bba:	4413      	add	r3, r2
 8005bbc:	4622      	mov	r2, r4
 8005bbe:	4641      	mov	r1, r8
 8005bc0:	fba2 1201 	umull	r1, r2, r2, r1
 8005bc4:	f8c7 2374 	str.w	r2, [r7, #884]	; 0x374
 8005bc8:	460a      	mov	r2, r1
 8005bca:	f8c7 2370 	str.w	r2, [r7, #880]	; 0x370
 8005bce:	f8d7 2374 	ldr.w	r2, [r7, #884]	; 0x374
 8005bd2:	4413      	add	r3, r2
 8005bd4:	f8c7 3374 	str.w	r3, [r7, #884]	; 0x374
 8005bd8:	e9d7 12dc 	ldrd	r1, r2, [r7, #880]	; 0x370
 8005bdc:	460b      	mov	r3, r1
 8005bde:	18db      	adds	r3, r3, r3
 8005be0:	62bb      	str	r3, [r7, #40]	; 0x28
 8005be2:	4613      	mov	r3, r2
 8005be4:	eb42 0303 	adc.w	r3, r2, r3
 8005be8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005bea:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8005bee:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8005bf2:	f04f 0300 	mov.w	r3, #0
 8005bf6:	f7fe fd47 	bl	8004688 <__aeabi_uldivmod>
 8005bfa:	4602      	mov	r2, r0
 8005bfc:	460b      	mov	r3, r1
 8005bfe:	f06f 0063 	mvn.w	r0, #99	; 0x63
 8005c02:	f04f 31ff 	mov.w	r1, #4294967295
 8005c06:	1a80      	subs	r0, r0, r2
 8005c08:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110
 8005c0c:	eb61 0303 	sbc.w	r3, r1, r3
 8005c10:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8005c14:	4b66      	ldr	r3, [pc, #408]	; (8005db0 <Set_Random_Motion_Values+0xc94>)
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	461a      	mov	r2, r3
 8005c1a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8005c1e:	4413      	add	r3, r2
 8005c20:	461a      	mov	r2, r3
 8005c22:	4b63      	ldr	r3, [pc, #396]	; (8005db0 <Set_Random_Motion_Values+0xc94>)
 8005c24:	601a      	str	r2, [r3, #0]
    g_axes.AXIS_Y +=  (100 + ((uint64_t)rand()*4*cnt)/RAND_MAX);
 8005c26:	f00b f957 	bl	8010ed8 <rand>
 8005c2a:	4603      	mov	r3, r0
 8005c2c:	17da      	asrs	r2, r3, #31
 8005c2e:	f8c7 31d8 	str.w	r3, [r7, #472]	; 0x1d8
 8005c32:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8005c36:	f8d7 33e4 	ldr.w	r3, [r7, #996]	; 0x3e4
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
 8005c40:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
 8005c44:	e9d7 4576 	ldrd	r4, r5, [r7, #472]	; 0x1d8
 8005c48:	462b      	mov	r3, r5
 8005c4a:	e9d7 8974 	ldrd	r8, r9, [r7, #464]	; 0x1d0
 8005c4e:	4642      	mov	r2, r8
 8005c50:	fb02 f203 	mul.w	r2, r2, r3
 8005c54:	464b      	mov	r3, r9
 8005c56:	4621      	mov	r1, r4
 8005c58:	fb01 f303 	mul.w	r3, r1, r3
 8005c5c:	4413      	add	r3, r2
 8005c5e:	4622      	mov	r2, r4
 8005c60:	4641      	mov	r1, r8
 8005c62:	fba2 1201 	umull	r1, r2, r2, r1
 8005c66:	f8c7 236c 	str.w	r2, [r7, #876]	; 0x36c
 8005c6a:	460a      	mov	r2, r1
 8005c6c:	f8c7 2368 	str.w	r2, [r7, #872]	; 0x368
 8005c70:	f8d7 236c 	ldr.w	r2, [r7, #876]	; 0x36c
 8005c74:	4413      	add	r3, r2
 8005c76:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 8005c7a:	f04f 0000 	mov.w	r0, #0
 8005c7e:	f04f 0100 	mov.w	r1, #0
 8005c82:	e9d7 45da 	ldrd	r4, r5, [r7, #872]	; 0x368
 8005c86:	462b      	mov	r3, r5
 8005c88:	0099      	lsls	r1, r3, #2
 8005c8a:	4623      	mov	r3, r4
 8005c8c:	ea41 7193 	orr.w	r1, r1, r3, lsr #30
 8005c90:	4623      	mov	r3, r4
 8005c92:	0098      	lsls	r0, r3, #2
 8005c94:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8005c98:	f04f 0300 	mov.w	r3, #0
 8005c9c:	f7fe fcf4 	bl	8004688 <__aeabi_uldivmod>
 8005ca0:	4602      	mov	r2, r0
 8005ca2:	460b      	mov	r3, r1
 8005ca4:	f112 0164 	adds.w	r1, r2, #100	; 0x64
 8005ca8:	f8c7 1108 	str.w	r1, [r7, #264]	; 0x108
 8005cac:	f143 0300 	adc.w	r3, r3, #0
 8005cb0:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8005cb4:	4b3e      	ldr	r3, [pc, #248]	; (8005db0 <Set_Random_Motion_Values+0xc94>)
 8005cb6:	685b      	ldr	r3, [r3, #4]
 8005cb8:	461a      	mov	r2, r3
 8005cba:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005cbe:	4413      	add	r3, r2
 8005cc0:	461a      	mov	r2, r3
 8005cc2:	4b3b      	ldr	r3, [pc, #236]	; (8005db0 <Set_Random_Motion_Values+0xc94>)
 8005cc4:	605a      	str	r2, [r3, #4]
    g_axes.AXIS_Z += -(100 + ((uint64_t)rand()*6*cnt)/RAND_MAX);
 8005cc6:	f00b f907 	bl	8010ed8 <rand>
 8005cca:	4603      	mov	r3, r0
 8005ccc:	17da      	asrs	r2, r3, #31
 8005cce:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8005cd2:	f8c7 21cc 	str.w	r2, [r7, #460]	; 0x1cc
 8005cd6:	f8d7 33e4 	ldr.w	r3, [r7, #996]	; 0x3e4
 8005cda:	2200      	movs	r2, #0
 8005cdc:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8005ce0:	f8c7 21c4 	str.w	r2, [r7, #452]	; 0x1c4
 8005ce4:	e9d7 4572 	ldrd	r4, r5, [r7, #456]	; 0x1c8
 8005ce8:	462b      	mov	r3, r5
 8005cea:	e9d7 8970 	ldrd	r8, r9, [r7, #448]	; 0x1c0
 8005cee:	4642      	mov	r2, r8
 8005cf0:	fb02 f203 	mul.w	r2, r2, r3
 8005cf4:	464b      	mov	r3, r9
 8005cf6:	4621      	mov	r1, r4
 8005cf8:	fb01 f303 	mul.w	r3, r1, r3
 8005cfc:	4413      	add	r3, r2
 8005cfe:	4622      	mov	r2, r4
 8005d00:	4641      	mov	r1, r8
 8005d02:	fba2 1201 	umull	r1, r2, r2, r1
 8005d06:	f8c7 2364 	str.w	r2, [r7, #868]	; 0x364
 8005d0a:	460a      	mov	r2, r1
 8005d0c:	f8c7 2360 	str.w	r2, [r7, #864]	; 0x360
 8005d10:	f8d7 2364 	ldr.w	r2, [r7, #868]	; 0x364
 8005d14:	4413      	add	r3, r2
 8005d16:	f8c7 3364 	str.w	r3, [r7, #868]	; 0x364
 8005d1a:	e9d7 45d8 	ldrd	r4, r5, [r7, #864]	; 0x360
 8005d1e:	4622      	mov	r2, r4
 8005d20:	462b      	mov	r3, r5
 8005d22:	1891      	adds	r1, r2, r2
 8005d24:	6239      	str	r1, [r7, #32]
 8005d26:	415b      	adcs	r3, r3
 8005d28:	627b      	str	r3, [r7, #36]	; 0x24
 8005d2a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005d2e:	4621      	mov	r1, r4
 8005d30:	1851      	adds	r1, r2, r1
 8005d32:	61b9      	str	r1, [r7, #24]
 8005d34:	4629      	mov	r1, r5
 8005d36:	eb43 0101 	adc.w	r1, r3, r1
 8005d3a:	61f9      	str	r1, [r7, #28]
 8005d3c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005d40:	460b      	mov	r3, r1
 8005d42:	18db      	adds	r3, r3, r3
 8005d44:	613b      	str	r3, [r7, #16]
 8005d46:	4613      	mov	r3, r2
 8005d48:	eb42 0303 	adc.w	r3, r2, r3
 8005d4c:	617b      	str	r3, [r7, #20]
 8005d4e:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8005d52:	4618      	mov	r0, r3
 8005d54:	4621      	mov	r1, r4
 8005d56:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8005d5a:	f04f 0300 	mov.w	r3, #0
 8005d5e:	f7fe fc93 	bl	8004688 <__aeabi_uldivmod>
 8005d62:	4602      	mov	r2, r0
 8005d64:	460b      	mov	r3, r1
 8005d66:	f06f 0063 	mvn.w	r0, #99	; 0x63
 8005d6a:	f04f 31ff 	mov.w	r1, #4294967295
 8005d6e:	1a80      	subs	r0, r0, r2
 8005d70:	f8c7 0100 	str.w	r0, [r7, #256]	; 0x100
 8005d74:	eb61 0303 	sbc.w	r3, r1, r3
 8005d78:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8005d7c:	4b0c      	ldr	r3, [pc, #48]	; (8005db0 <Set_Random_Motion_Values+0xc94>)
 8005d7e:	689b      	ldr	r3, [r3, #8]
 8005d80:	461a      	mov	r2, r3
 8005d82:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8005d86:	4413      	add	r3, r2
 8005d88:	461a      	mov	r2, r3
 8005d8a:	4b09      	ldr	r3, [pc, #36]	; (8005db0 <Set_Random_Motion_Values+0xc94>)
 8005d8c:	609a      	str	r2, [r3, #8]
    m_axes.AXIS_X += -(3  + ((uint64_t)rand()*7*cnt)/RAND_MAX);
 8005d8e:	f00b f8a3 	bl	8010ed8 <rand>
 8005d92:	4603      	mov	r3, r0
 8005d94:	17da      	asrs	r2, r3, #31
 8005d96:	f8c7 31b8 	str.w	r3, [r7, #440]	; 0x1b8
 8005d9a:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8005d9e:	f8d7 33e4 	ldr.w	r3, [r7, #996]	; 0x3e4
 8005da2:	2200      	movs	r2, #0
 8005da4:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
 8005da8:	e004      	b.n	8005db4 <Set_Random_Motion_Values+0xc98>
 8005daa:	bf00      	nop
 8005dac:	20000430 	.word	0x20000430
 8005db0:	2000043c 	.word	0x2000043c
 8005db4:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
 8005db8:	e9d7 456e 	ldrd	r4, r5, [r7, #440]	; 0x1b8
 8005dbc:	462b      	mov	r3, r5
 8005dbe:	e9d7 896c 	ldrd	r8, r9, [r7, #432]	; 0x1b0
 8005dc2:	4642      	mov	r2, r8
 8005dc4:	fb02 f203 	mul.w	r2, r2, r3
 8005dc8:	464b      	mov	r3, r9
 8005dca:	4621      	mov	r1, r4
 8005dcc:	fb01 f303 	mul.w	r3, r1, r3
 8005dd0:	4413      	add	r3, r2
 8005dd2:	4622      	mov	r2, r4
 8005dd4:	4641      	mov	r1, r8
 8005dd6:	fba2 1201 	umull	r1, r2, r2, r1
 8005dda:	f8c7 235c 	str.w	r2, [r7, #860]	; 0x35c
 8005dde:	460a      	mov	r2, r1
 8005de0:	f8c7 2358 	str.w	r2, [r7, #856]	; 0x358
 8005de4:	f8d7 235c 	ldr.w	r2, [r7, #860]	; 0x35c
 8005de8:	4413      	add	r3, r2
 8005dea:	f8c7 335c 	str.w	r3, [r7, #860]	; 0x35c
 8005dee:	e9d7 45d6 	ldrd	r4, r5, [r7, #856]	; 0x358
 8005df2:	4622      	mov	r2, r4
 8005df4:	462b      	mov	r3, r5
 8005df6:	f04f 0000 	mov.w	r0, #0
 8005dfa:	f04f 0100 	mov.w	r1, #0
 8005dfe:	00d9      	lsls	r1, r3, #3
 8005e00:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005e04:	00d0      	lsls	r0, r2, #3
 8005e06:	4602      	mov	r2, r0
 8005e08:	460b      	mov	r3, r1
 8005e0a:	4621      	mov	r1, r4
 8005e0c:	1a51      	subs	r1, r2, r1
 8005e0e:	f8c7 11a8 	str.w	r1, [r7, #424]	; 0x1a8
 8005e12:	4629      	mov	r1, r5
 8005e14:	eb63 0301 	sbc.w	r3, r3, r1
 8005e18:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
 8005e1c:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8005e20:	f04f 0300 	mov.w	r3, #0
 8005e24:	e9d7 016a 	ldrd	r0, r1, [r7, #424]	; 0x1a8
 8005e28:	f7fe fc2e 	bl	8004688 <__aeabi_uldivmod>
 8005e2c:	4602      	mov	r2, r0
 8005e2e:	460b      	mov	r3, r1
 8005e30:	f06f 0002 	mvn.w	r0, #2
 8005e34:	f04f 31ff 	mov.w	r1, #4294967295
 8005e38:	1a80      	subs	r0, r0, r2
 8005e3a:	f8c7 00f8 	str.w	r0, [r7, #248]	; 0xf8
 8005e3e:	eb61 0303 	sbc.w	r3, r1, r3
 8005e42:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8005e46:	4bea      	ldr	r3, [pc, #936]	; (80061f0 <Set_Random_Motion_Values+0x10d4>)
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	461a      	mov	r2, r3
 8005e4c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005e50:	4413      	add	r3, r2
 8005e52:	461a      	mov	r2, r3
 8005e54:	4be6      	ldr	r3, [pc, #920]	; (80061f0 <Set_Random_Motion_Values+0x10d4>)
 8005e56:	601a      	str	r2, [r3, #0]
    m_axes.AXIS_Y +=  (3  + ((uint64_t)rand()*9*cnt)/RAND_MAX);
 8005e58:	f00b f83e 	bl	8010ed8 <rand>
 8005e5c:	4603      	mov	r3, r0
 8005e5e:	17da      	asrs	r2, r3, #31
 8005e60:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8005e64:	f8c7 21a4 	str.w	r2, [r7, #420]	; 0x1a4
 8005e68:	f8d7 33e4 	ldr.w	r3, [r7, #996]	; 0x3e4
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	f8c7 3198 	str.w	r3, [r7, #408]	; 0x198
 8005e72:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8005e76:	e9d7 4568 	ldrd	r4, r5, [r7, #416]	; 0x1a0
 8005e7a:	462b      	mov	r3, r5
 8005e7c:	e9d7 8966 	ldrd	r8, r9, [r7, #408]	; 0x198
 8005e80:	4642      	mov	r2, r8
 8005e82:	fb02 f203 	mul.w	r2, r2, r3
 8005e86:	464b      	mov	r3, r9
 8005e88:	4621      	mov	r1, r4
 8005e8a:	fb01 f303 	mul.w	r3, r1, r3
 8005e8e:	4413      	add	r3, r2
 8005e90:	4622      	mov	r2, r4
 8005e92:	4641      	mov	r1, r8
 8005e94:	fba2 1201 	umull	r1, r2, r2, r1
 8005e98:	f8c7 2354 	str.w	r2, [r7, #852]	; 0x354
 8005e9c:	460a      	mov	r2, r1
 8005e9e:	f8c7 2350 	str.w	r2, [r7, #848]	; 0x350
 8005ea2:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
 8005ea6:	4413      	add	r3, r2
 8005ea8:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
 8005eac:	e9d7 45d4 	ldrd	r4, r5, [r7, #848]	; 0x350
 8005eb0:	4622      	mov	r2, r4
 8005eb2:	462b      	mov	r3, r5
 8005eb4:	f04f 0000 	mov.w	r0, #0
 8005eb8:	f04f 0100 	mov.w	r1, #0
 8005ebc:	00d9      	lsls	r1, r3, #3
 8005ebe:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005ec2:	00d0      	lsls	r0, r2, #3
 8005ec4:	4602      	mov	r2, r0
 8005ec6:	460b      	mov	r3, r1
 8005ec8:	4621      	mov	r1, r4
 8005eca:	1851      	adds	r1, r2, r1
 8005ecc:	f8c7 1190 	str.w	r1, [r7, #400]	; 0x190
 8005ed0:	4629      	mov	r1, r5
 8005ed2:	eb43 0101 	adc.w	r1, r3, r1
 8005ed6:	f8c7 1194 	str.w	r1, [r7, #404]	; 0x194
 8005eda:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8005ede:	f04f 0300 	mov.w	r3, #0
 8005ee2:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8005ee6:	f7fe fbcf 	bl	8004688 <__aeabi_uldivmod>
 8005eea:	4602      	mov	r2, r0
 8005eec:	460b      	mov	r3, r1
 8005eee:	1cd1      	adds	r1, r2, #3
 8005ef0:	f8c7 10f0 	str.w	r1, [r7, #240]	; 0xf0
 8005ef4:	f143 0300 	adc.w	r3, r3, #0
 8005ef8:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8005efc:	4bbc      	ldr	r3, [pc, #752]	; (80061f0 <Set_Random_Motion_Values+0x10d4>)
 8005efe:	685b      	ldr	r3, [r3, #4]
 8005f00:	461a      	mov	r2, r3
 8005f02:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8005f06:	4413      	add	r3, r2
 8005f08:	461a      	mov	r2, r3
 8005f0a:	4bb9      	ldr	r3, [pc, #740]	; (80061f0 <Set_Random_Motion_Values+0x10d4>)
 8005f0c:	605a      	str	r2, [r3, #4]
    m_axes.AXIS_Z += -(3  + ((uint64_t)rand()*3*cnt)/RAND_MAX);
 8005f0e:	f00a ffe3 	bl	8010ed8 <rand>
 8005f12:	4603      	mov	r3, r0
 8005f14:	17da      	asrs	r2, r3, #31
 8005f16:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8005f1a:	f8c7 218c 	str.w	r2, [r7, #396]	; 0x18c
 8005f1e:	f8d7 33e4 	ldr.w	r3, [r7, #996]	; 0x3e4
 8005f22:	2200      	movs	r2, #0
 8005f24:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8005f28:	f8c7 2184 	str.w	r2, [r7, #388]	; 0x184
 8005f2c:	e9d7 4562 	ldrd	r4, r5, [r7, #392]	; 0x188
 8005f30:	462b      	mov	r3, r5
 8005f32:	e9d7 8960 	ldrd	r8, r9, [r7, #384]	; 0x180
 8005f36:	4642      	mov	r2, r8
 8005f38:	fb02 f203 	mul.w	r2, r2, r3
 8005f3c:	464b      	mov	r3, r9
 8005f3e:	4621      	mov	r1, r4
 8005f40:	fb01 f303 	mul.w	r3, r1, r3
 8005f44:	4413      	add	r3, r2
 8005f46:	4622      	mov	r2, r4
 8005f48:	4641      	mov	r1, r8
 8005f4a:	fba2 1201 	umull	r1, r2, r2, r1
 8005f4e:	f8c7 234c 	str.w	r2, [r7, #844]	; 0x34c
 8005f52:	460a      	mov	r2, r1
 8005f54:	f8c7 2348 	str.w	r2, [r7, #840]	; 0x348
 8005f58:	f8d7 234c 	ldr.w	r2, [r7, #844]	; 0x34c
 8005f5c:	4413      	add	r3, r2
 8005f5e:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
 8005f62:	e9d7 45d2 	ldrd	r4, r5, [r7, #840]	; 0x348
 8005f66:	4622      	mov	r2, r4
 8005f68:	462b      	mov	r3, r5
 8005f6a:	1891      	adds	r1, r2, r2
 8005f6c:	60b9      	str	r1, [r7, #8]
 8005f6e:	415b      	adcs	r3, r3
 8005f70:	60fb      	str	r3, [r7, #12]
 8005f72:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005f76:	4621      	mov	r1, r4
 8005f78:	1851      	adds	r1, r2, r1
 8005f7a:	f8c7 1178 	str.w	r1, [r7, #376]	; 0x178
 8005f7e:	4629      	mov	r1, r5
 8005f80:	eb43 0101 	adc.w	r1, r3, r1
 8005f84:	f8c7 117c 	str.w	r1, [r7, #380]	; 0x17c
 8005f88:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8005f8c:	f04f 0300 	mov.w	r3, #0
 8005f90:	e9d7 015e 	ldrd	r0, r1, [r7, #376]	; 0x178
 8005f94:	f7fe fb78 	bl	8004688 <__aeabi_uldivmod>
 8005f98:	4602      	mov	r2, r0
 8005f9a:	460b      	mov	r3, r1
 8005f9c:	f06f 0002 	mvn.w	r0, #2
 8005fa0:	f04f 31ff 	mov.w	r1, #4294967295
 8005fa4:	1a80      	subs	r0, r0, r2
 8005fa6:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
 8005faa:	eb61 0303 	sbc.w	r3, r1, r3
 8005fae:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8005fb2:	4b8f      	ldr	r3, [pc, #572]	; (80061f0 <Set_Random_Motion_Values+0x10d4>)
 8005fb4:	689b      	ldr	r3, [r3, #8]
 8005fb6:	461a      	mov	r2, r3
 8005fb8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8005fbc:	4413      	add	r3, r2
 8005fbe:	461a      	mov	r2, r3
 8005fc0:	4b8b      	ldr	r3, [pc, #556]	; (80061f0 <Set_Random_Motion_Values+0x10d4>)
 8005fc2:	609a      	str	r2, [r3, #8]
    q_axes.AXIS_X += (200 + ((uint64_t)rand()*7*cnt)/RAND_MAX);
 8005fc4:	f00a ff88 	bl	8010ed8 <rand>
 8005fc8:	4603      	mov	r3, r0
 8005fca:	17da      	asrs	r2, r3, #31
 8005fcc:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
 8005fd0:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
 8005fd4:	f8d7 33e4 	ldr.w	r3, [r7, #996]	; 0x3e4
 8005fd8:	2200      	movs	r2, #0
 8005fda:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
 8005fde:	f8c7 216c 	str.w	r2, [r7, #364]	; 0x16c
 8005fe2:	e9d7 455c 	ldrd	r4, r5, [r7, #368]	; 0x170
 8005fe6:	462b      	mov	r3, r5
 8005fe8:	e9d7 895a 	ldrd	r8, r9, [r7, #360]	; 0x168
 8005fec:	4642      	mov	r2, r8
 8005fee:	fb02 f203 	mul.w	r2, r2, r3
 8005ff2:	464b      	mov	r3, r9
 8005ff4:	4621      	mov	r1, r4
 8005ff6:	fb01 f303 	mul.w	r3, r1, r3
 8005ffa:	4413      	add	r3, r2
 8005ffc:	4622      	mov	r2, r4
 8005ffe:	4641      	mov	r1, r8
 8006000:	fba2 1201 	umull	r1, r2, r2, r1
 8006004:	f8c7 2344 	str.w	r2, [r7, #836]	; 0x344
 8006008:	460a      	mov	r2, r1
 800600a:	f8c7 2340 	str.w	r2, [r7, #832]	; 0x340
 800600e:	f8d7 2344 	ldr.w	r2, [r7, #836]	; 0x344
 8006012:	4413      	add	r3, r2
 8006014:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
 8006018:	e9d7 45d0 	ldrd	r4, r5, [r7, #832]	; 0x340
 800601c:	4622      	mov	r2, r4
 800601e:	462b      	mov	r3, r5
 8006020:	f04f 0000 	mov.w	r0, #0
 8006024:	f04f 0100 	mov.w	r1, #0
 8006028:	00d9      	lsls	r1, r3, #3
 800602a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800602e:	00d0      	lsls	r0, r2, #3
 8006030:	4602      	mov	r2, r0
 8006032:	460b      	mov	r3, r1
 8006034:	4621      	mov	r1, r4
 8006036:	1a51      	subs	r1, r2, r1
 8006038:	f8c7 1160 	str.w	r1, [r7, #352]	; 0x160
 800603c:	4629      	mov	r1, r5
 800603e:	eb63 0301 	sbc.w	r3, r3, r1
 8006042:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
 8006046:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 800604a:	f04f 0300 	mov.w	r3, #0
 800604e:	e9d7 0158 	ldrd	r0, r1, [r7, #352]	; 0x160
 8006052:	f7fe fb19 	bl	8004688 <__aeabi_uldivmod>
 8006056:	4602      	mov	r2, r0
 8006058:	460b      	mov	r3, r1
 800605a:	f112 01c8 	adds.w	r1, r2, #200	; 0xc8
 800605e:	f8c7 10e0 	str.w	r1, [r7, #224]	; 0xe0
 8006062:	f143 0300 	adc.w	r3, r3, #0
 8006066:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800606a:	4b62      	ldr	r3, [pc, #392]	; (80061f4 <Set_Random_Motion_Values+0x10d8>)
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	461a      	mov	r2, r3
 8006070:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006074:	4413      	add	r3, r2
 8006076:	461a      	mov	r2, r3
 8006078:	4b5e      	ldr	r3, [pc, #376]	; (80061f4 <Set_Random_Motion_Values+0x10d8>)
 800607a:	601a      	str	r2, [r3, #0]
    q_axes.AXIS_Y -= (150 + ((uint64_t)rand()*3*cnt)/RAND_MAX);
 800607c:	f00a ff2c 	bl	8010ed8 <rand>
 8006080:	4603      	mov	r3, r0
 8006082:	17da      	asrs	r2, r3, #31
 8006084:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8006088:	f8c7 215c 	str.w	r2, [r7, #348]	; 0x15c
 800608c:	f8d7 33e4 	ldr.w	r3, [r7, #996]	; 0x3e4
 8006090:	2200      	movs	r2, #0
 8006092:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8006096:	f8c7 2154 	str.w	r2, [r7, #340]	; 0x154
 800609a:	e9d7 4556 	ldrd	r4, r5, [r7, #344]	; 0x158
 800609e:	462b      	mov	r3, r5
 80060a0:	e9d7 8954 	ldrd	r8, r9, [r7, #336]	; 0x150
 80060a4:	4642      	mov	r2, r8
 80060a6:	fb02 f203 	mul.w	r2, r2, r3
 80060aa:	464b      	mov	r3, r9
 80060ac:	4621      	mov	r1, r4
 80060ae:	fb01 f303 	mul.w	r3, r1, r3
 80060b2:	4413      	add	r3, r2
 80060b4:	4622      	mov	r2, r4
 80060b6:	4641      	mov	r1, r8
 80060b8:	fba2 1201 	umull	r1, r2, r2, r1
 80060bc:	f8c7 233c 	str.w	r2, [r7, #828]	; 0x33c
 80060c0:	460a      	mov	r2, r1
 80060c2:	f8c7 2338 	str.w	r2, [r7, #824]	; 0x338
 80060c6:	f8d7 233c 	ldr.w	r2, [r7, #828]	; 0x33c
 80060ca:	4413      	add	r3, r2
 80060cc:	f8c7 333c 	str.w	r3, [r7, #828]	; 0x33c
 80060d0:	e9d7 45ce 	ldrd	r4, r5, [r7, #824]	; 0x338
 80060d4:	4622      	mov	r2, r4
 80060d6:	462b      	mov	r3, r5
 80060d8:	1891      	adds	r1, r2, r2
 80060da:	6039      	str	r1, [r7, #0]
 80060dc:	415b      	adcs	r3, r3
 80060de:	607b      	str	r3, [r7, #4]
 80060e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80060e4:	4621      	mov	r1, r4
 80060e6:	1851      	adds	r1, r2, r1
 80060e8:	f8c7 1148 	str.w	r1, [r7, #328]	; 0x148
 80060ec:	4629      	mov	r1, r5
 80060ee:	eb43 0101 	adc.w	r1, r3, r1
 80060f2:	f8c7 114c 	str.w	r1, [r7, #332]	; 0x14c
 80060f6:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 80060fa:	f04f 0300 	mov.w	r3, #0
 80060fe:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	; 0x148
 8006102:	f7fe fac1 	bl	8004688 <__aeabi_uldivmod>
 8006106:	4602      	mov	r2, r0
 8006108:	460b      	mov	r3, r1
 800610a:	f112 0196 	adds.w	r1, r2, #150	; 0x96
 800610e:	f8c7 10d8 	str.w	r1, [r7, #216]	; 0xd8
 8006112:	f143 0300 	adc.w	r3, r3, #0
 8006116:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800611a:	4b36      	ldr	r3, [pc, #216]	; (80061f4 <Set_Random_Motion_Values+0x10d8>)
 800611c:	685b      	ldr	r3, [r3, #4]
 800611e:	461a      	mov	r2, r3
 8006120:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006124:	1ad3      	subs	r3, r2, r3
 8006126:	461a      	mov	r2, r3
 8006128:	4b32      	ldr	r3, [pc, #200]	; (80061f4 <Set_Random_Motion_Values+0x10d8>)
 800612a:	605a      	str	r2, [r3, #4]
    q_axes.AXIS_Z += (10  + ((uint64_t)rand()*5*cnt)/RAND_MAX);
 800612c:	f00a fed4 	bl	8010ed8 <rand>
 8006130:	4603      	mov	r3, r0
 8006132:	17da      	asrs	r2, r3, #31
 8006134:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
 8006138:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
 800613c:	f8d7 33e4 	ldr.w	r3, [r7, #996]	; 0x3e4
 8006140:	2200      	movs	r2, #0
 8006142:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
 8006146:	f8c7 213c 	str.w	r2, [r7, #316]	; 0x13c
 800614a:	e9d7 4550 	ldrd	r4, r5, [r7, #320]	; 0x140
 800614e:	462b      	mov	r3, r5
 8006150:	e9d7 894e 	ldrd	r8, r9, [r7, #312]	; 0x138
 8006154:	4642      	mov	r2, r8
 8006156:	fb02 f203 	mul.w	r2, r2, r3
 800615a:	464b      	mov	r3, r9
 800615c:	4621      	mov	r1, r4
 800615e:	fb01 f303 	mul.w	r3, r1, r3
 8006162:	4413      	add	r3, r2
 8006164:	4622      	mov	r2, r4
 8006166:	4641      	mov	r1, r8
 8006168:	fba2 1201 	umull	r1, r2, r2, r1
 800616c:	f8c7 2334 	str.w	r2, [r7, #820]	; 0x334
 8006170:	460a      	mov	r2, r1
 8006172:	f8c7 2330 	str.w	r2, [r7, #816]	; 0x330
 8006176:	f8d7 2334 	ldr.w	r2, [r7, #820]	; 0x334
 800617a:	4413      	add	r3, r2
 800617c:	f8c7 3334 	str.w	r3, [r7, #820]	; 0x334
 8006180:	e9d7 45cc 	ldrd	r4, r5, [r7, #816]	; 0x330
 8006184:	4622      	mov	r2, r4
 8006186:	462b      	mov	r3, r5
 8006188:	f04f 0000 	mov.w	r0, #0
 800618c:	f04f 0100 	mov.w	r1, #0
 8006190:	0099      	lsls	r1, r3, #2
 8006192:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8006196:	0090      	lsls	r0, r2, #2
 8006198:	4602      	mov	r2, r0
 800619a:	460b      	mov	r3, r1
 800619c:	4621      	mov	r1, r4
 800619e:	1851      	adds	r1, r2, r1
 80061a0:	f8c7 1130 	str.w	r1, [r7, #304]	; 0x130
 80061a4:	4629      	mov	r1, r5
 80061a6:	eb43 0101 	adc.w	r1, r3, r1
 80061aa:	f8c7 1134 	str.w	r1, [r7, #308]	; 0x134
 80061ae:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 80061b2:	f04f 0300 	mov.w	r3, #0
 80061b6:	e9d7 014c 	ldrd	r0, r1, [r7, #304]	; 0x130
 80061ba:	f7fe fa65 	bl	8004688 <__aeabi_uldivmod>
 80061be:	4602      	mov	r2, r0
 80061c0:	460b      	mov	r3, r1
 80061c2:	f112 010a 	adds.w	r1, r2, #10
 80061c6:	f8c7 10d0 	str.w	r1, [r7, #208]	; 0xd0
 80061ca:	f143 0300 	adc.w	r3, r3, #0
 80061ce:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80061d2:	4b08      	ldr	r3, [pc, #32]	; (80061f4 <Set_Random_Motion_Values+0x10d8>)
 80061d4:	689b      	ldr	r3, [r3, #8]
 80061d6:	461a      	mov	r2, r3
 80061d8:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80061dc:	4413      	add	r3, r2
 80061de:	461a      	mov	r2, r3
 80061e0:	4b04      	ldr	r3, [pc, #16]	; (80061f4 <Set_Random_Motion_Values+0x10d8>)
 80061e2:	609a      	str	r2, [r3, #8]
}
 80061e4:	bf00      	nop
 80061e6:	f507 777a 	add.w	r7, r7, #1000	; 0x3e8
 80061ea:	46bd      	mov	sp, r7
 80061ec:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80061f0:	20000448 	.word	0x20000448
 80061f4:	20000454 	.word	0x20000454

080061f8 <Reset_Motion_Values>:
 *
 * @param  None
 * @retval None
 */
static void Reset_Motion_Values(void)
{
 80061f8:	b480      	push	{r7}
 80061fa:	af00      	add	r7, sp, #0
  x_axes.AXIS_X = (x_axes.AXIS_X)%2000 == 0 ? -x_axes.AXIS_X : 10;
 80061fc:	4b6e      	ldr	r3, [pc, #440]	; (80063b8 <Reset_Motion_Values+0x1c0>)
 80061fe:	681a      	ldr	r2, [r3, #0]
 8006200:	4b6e      	ldr	r3, [pc, #440]	; (80063bc <Reset_Motion_Values+0x1c4>)
 8006202:	fb83 1302 	smull	r1, r3, r3, r2
 8006206:	11d9      	asrs	r1, r3, #7
 8006208:	17d3      	asrs	r3, r2, #31
 800620a:	1acb      	subs	r3, r1, r3
 800620c:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8006210:	fb01 f303 	mul.w	r3, r1, r3
 8006214:	1ad3      	subs	r3, r2, r3
 8006216:	2b00      	cmp	r3, #0
 8006218:	d103      	bne.n	8006222 <Reset_Motion_Values+0x2a>
 800621a:	4b67      	ldr	r3, [pc, #412]	; (80063b8 <Reset_Motion_Values+0x1c0>)
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	425b      	negs	r3, r3
 8006220:	e000      	b.n	8006224 <Reset_Motion_Values+0x2c>
 8006222:	230a      	movs	r3, #10
 8006224:	4a64      	ldr	r2, [pc, #400]	; (80063b8 <Reset_Motion_Values+0x1c0>)
 8006226:	6013      	str	r3, [r2, #0]
  x_axes.AXIS_Y = (x_axes.AXIS_Y)%2000 == 0 ? -x_axes.AXIS_Y : -10;
 8006228:	4b63      	ldr	r3, [pc, #396]	; (80063b8 <Reset_Motion_Values+0x1c0>)
 800622a:	685a      	ldr	r2, [r3, #4]
 800622c:	4b63      	ldr	r3, [pc, #396]	; (80063bc <Reset_Motion_Values+0x1c4>)
 800622e:	fb83 1302 	smull	r1, r3, r3, r2
 8006232:	11d9      	asrs	r1, r3, #7
 8006234:	17d3      	asrs	r3, r2, #31
 8006236:	1acb      	subs	r3, r1, r3
 8006238:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 800623c:	fb01 f303 	mul.w	r3, r1, r3
 8006240:	1ad3      	subs	r3, r2, r3
 8006242:	2b00      	cmp	r3, #0
 8006244:	d103      	bne.n	800624e <Reset_Motion_Values+0x56>
 8006246:	4b5c      	ldr	r3, [pc, #368]	; (80063b8 <Reset_Motion_Values+0x1c0>)
 8006248:	685b      	ldr	r3, [r3, #4]
 800624a:	425b      	negs	r3, r3
 800624c:	e001      	b.n	8006252 <Reset_Motion_Values+0x5a>
 800624e:	f06f 0309 	mvn.w	r3, #9
 8006252:	4a59      	ldr	r2, [pc, #356]	; (80063b8 <Reset_Motion_Values+0x1c0>)
 8006254:	6053      	str	r3, [r2, #4]
  x_axes.AXIS_Z = (x_axes.AXIS_Z)%2000 == 0 ? -x_axes.AXIS_Z : 10;
 8006256:	4b58      	ldr	r3, [pc, #352]	; (80063b8 <Reset_Motion_Values+0x1c0>)
 8006258:	689a      	ldr	r2, [r3, #8]
 800625a:	4b58      	ldr	r3, [pc, #352]	; (80063bc <Reset_Motion_Values+0x1c4>)
 800625c:	fb83 1302 	smull	r1, r3, r3, r2
 8006260:	11d9      	asrs	r1, r3, #7
 8006262:	17d3      	asrs	r3, r2, #31
 8006264:	1acb      	subs	r3, r1, r3
 8006266:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 800626a:	fb01 f303 	mul.w	r3, r1, r3
 800626e:	1ad3      	subs	r3, r2, r3
 8006270:	2b00      	cmp	r3, #0
 8006272:	d103      	bne.n	800627c <Reset_Motion_Values+0x84>
 8006274:	4b50      	ldr	r3, [pc, #320]	; (80063b8 <Reset_Motion_Values+0x1c0>)
 8006276:	689b      	ldr	r3, [r3, #8]
 8006278:	425b      	negs	r3, r3
 800627a:	e000      	b.n	800627e <Reset_Motion_Values+0x86>
 800627c:	230a      	movs	r3, #10
 800627e:	4a4e      	ldr	r2, [pc, #312]	; (80063b8 <Reset_Motion_Values+0x1c0>)
 8006280:	6093      	str	r3, [r2, #8]
  g_axes.AXIS_X = (g_axes.AXIS_X)%2000 == 0 ? -g_axes.AXIS_X : 100;
 8006282:	4b4f      	ldr	r3, [pc, #316]	; (80063c0 <Reset_Motion_Values+0x1c8>)
 8006284:	681a      	ldr	r2, [r3, #0]
 8006286:	4b4d      	ldr	r3, [pc, #308]	; (80063bc <Reset_Motion_Values+0x1c4>)
 8006288:	fb83 1302 	smull	r1, r3, r3, r2
 800628c:	11d9      	asrs	r1, r3, #7
 800628e:	17d3      	asrs	r3, r2, #31
 8006290:	1acb      	subs	r3, r1, r3
 8006292:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8006296:	fb01 f303 	mul.w	r3, r1, r3
 800629a:	1ad3      	subs	r3, r2, r3
 800629c:	2b00      	cmp	r3, #0
 800629e:	d103      	bne.n	80062a8 <Reset_Motion_Values+0xb0>
 80062a0:	4b47      	ldr	r3, [pc, #284]	; (80063c0 <Reset_Motion_Values+0x1c8>)
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	425b      	negs	r3, r3
 80062a6:	e000      	b.n	80062aa <Reset_Motion_Values+0xb2>
 80062a8:	2364      	movs	r3, #100	; 0x64
 80062aa:	4a45      	ldr	r2, [pc, #276]	; (80063c0 <Reset_Motion_Values+0x1c8>)
 80062ac:	6013      	str	r3, [r2, #0]
  g_axes.AXIS_Y = (g_axes.AXIS_Y)%2000 == 0 ? -g_axes.AXIS_Y : -100;
 80062ae:	4b44      	ldr	r3, [pc, #272]	; (80063c0 <Reset_Motion_Values+0x1c8>)
 80062b0:	685a      	ldr	r2, [r3, #4]
 80062b2:	4b42      	ldr	r3, [pc, #264]	; (80063bc <Reset_Motion_Values+0x1c4>)
 80062b4:	fb83 1302 	smull	r1, r3, r3, r2
 80062b8:	11d9      	asrs	r1, r3, #7
 80062ba:	17d3      	asrs	r3, r2, #31
 80062bc:	1acb      	subs	r3, r1, r3
 80062be:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 80062c2:	fb01 f303 	mul.w	r3, r1, r3
 80062c6:	1ad3      	subs	r3, r2, r3
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d103      	bne.n	80062d4 <Reset_Motion_Values+0xdc>
 80062cc:	4b3c      	ldr	r3, [pc, #240]	; (80063c0 <Reset_Motion_Values+0x1c8>)
 80062ce:	685b      	ldr	r3, [r3, #4]
 80062d0:	425b      	negs	r3, r3
 80062d2:	e001      	b.n	80062d8 <Reset_Motion_Values+0xe0>
 80062d4:	f06f 0363 	mvn.w	r3, #99	; 0x63
 80062d8:	4a39      	ldr	r2, [pc, #228]	; (80063c0 <Reset_Motion_Values+0x1c8>)
 80062da:	6053      	str	r3, [r2, #4]
  g_axes.AXIS_Z = (g_axes.AXIS_Z)%2000 == 0 ? -g_axes.AXIS_Z : 100;
 80062dc:	4b38      	ldr	r3, [pc, #224]	; (80063c0 <Reset_Motion_Values+0x1c8>)
 80062de:	689a      	ldr	r2, [r3, #8]
 80062e0:	4b36      	ldr	r3, [pc, #216]	; (80063bc <Reset_Motion_Values+0x1c4>)
 80062e2:	fb83 1302 	smull	r1, r3, r3, r2
 80062e6:	11d9      	asrs	r1, r3, #7
 80062e8:	17d3      	asrs	r3, r2, #31
 80062ea:	1acb      	subs	r3, r1, r3
 80062ec:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 80062f0:	fb01 f303 	mul.w	r3, r1, r3
 80062f4:	1ad3      	subs	r3, r2, r3
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d103      	bne.n	8006302 <Reset_Motion_Values+0x10a>
 80062fa:	4b31      	ldr	r3, [pc, #196]	; (80063c0 <Reset_Motion_Values+0x1c8>)
 80062fc:	689b      	ldr	r3, [r3, #8]
 80062fe:	425b      	negs	r3, r3
 8006300:	e000      	b.n	8006304 <Reset_Motion_Values+0x10c>
 8006302:	2364      	movs	r3, #100	; 0x64
 8006304:	4a2e      	ldr	r2, [pc, #184]	; (80063c0 <Reset_Motion_Values+0x1c8>)
 8006306:	6093      	str	r3, [r2, #8]
  m_axes.AXIS_X = (g_axes.AXIS_X)%2000 == 0 ? -m_axes.AXIS_X : 3;
 8006308:	4b2d      	ldr	r3, [pc, #180]	; (80063c0 <Reset_Motion_Values+0x1c8>)
 800630a:	681a      	ldr	r2, [r3, #0]
 800630c:	4b2b      	ldr	r3, [pc, #172]	; (80063bc <Reset_Motion_Values+0x1c4>)
 800630e:	fb83 1302 	smull	r1, r3, r3, r2
 8006312:	11d9      	asrs	r1, r3, #7
 8006314:	17d3      	asrs	r3, r2, #31
 8006316:	1acb      	subs	r3, r1, r3
 8006318:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 800631c:	fb01 f303 	mul.w	r3, r1, r3
 8006320:	1ad3      	subs	r3, r2, r3
 8006322:	2b00      	cmp	r3, #0
 8006324:	d103      	bne.n	800632e <Reset_Motion_Values+0x136>
 8006326:	4b27      	ldr	r3, [pc, #156]	; (80063c4 <Reset_Motion_Values+0x1cc>)
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	425b      	negs	r3, r3
 800632c:	e000      	b.n	8006330 <Reset_Motion_Values+0x138>
 800632e:	2303      	movs	r3, #3
 8006330:	4a24      	ldr	r2, [pc, #144]	; (80063c4 <Reset_Motion_Values+0x1cc>)
 8006332:	6013      	str	r3, [r2, #0]
  m_axes.AXIS_Y = (g_axes.AXIS_Y)%2000 == 0 ? -m_axes.AXIS_Y : -3;
 8006334:	4b22      	ldr	r3, [pc, #136]	; (80063c0 <Reset_Motion_Values+0x1c8>)
 8006336:	685a      	ldr	r2, [r3, #4]
 8006338:	4b20      	ldr	r3, [pc, #128]	; (80063bc <Reset_Motion_Values+0x1c4>)
 800633a:	fb83 1302 	smull	r1, r3, r3, r2
 800633e:	11d9      	asrs	r1, r3, #7
 8006340:	17d3      	asrs	r3, r2, #31
 8006342:	1acb      	subs	r3, r1, r3
 8006344:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8006348:	fb01 f303 	mul.w	r3, r1, r3
 800634c:	1ad3      	subs	r3, r2, r3
 800634e:	2b00      	cmp	r3, #0
 8006350:	d103      	bne.n	800635a <Reset_Motion_Values+0x162>
 8006352:	4b1c      	ldr	r3, [pc, #112]	; (80063c4 <Reset_Motion_Values+0x1cc>)
 8006354:	685b      	ldr	r3, [r3, #4]
 8006356:	425b      	negs	r3, r3
 8006358:	e001      	b.n	800635e <Reset_Motion_Values+0x166>
 800635a:	f06f 0302 	mvn.w	r3, #2
 800635e:	4a19      	ldr	r2, [pc, #100]	; (80063c4 <Reset_Motion_Values+0x1cc>)
 8006360:	6053      	str	r3, [r2, #4]
  m_axes.AXIS_Z = (g_axes.AXIS_Z)%2000 == 0 ? -m_axes.AXIS_Z : 3;
 8006362:	4b17      	ldr	r3, [pc, #92]	; (80063c0 <Reset_Motion_Values+0x1c8>)
 8006364:	689a      	ldr	r2, [r3, #8]
 8006366:	4b15      	ldr	r3, [pc, #84]	; (80063bc <Reset_Motion_Values+0x1c4>)
 8006368:	fb83 1302 	smull	r1, r3, r3, r2
 800636c:	11d9      	asrs	r1, r3, #7
 800636e:	17d3      	asrs	r3, r2, #31
 8006370:	1acb      	subs	r3, r1, r3
 8006372:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8006376:	fb01 f303 	mul.w	r3, r1, r3
 800637a:	1ad3      	subs	r3, r2, r3
 800637c:	2b00      	cmp	r3, #0
 800637e:	d103      	bne.n	8006388 <Reset_Motion_Values+0x190>
 8006380:	4b10      	ldr	r3, [pc, #64]	; (80063c4 <Reset_Motion_Values+0x1cc>)
 8006382:	689b      	ldr	r3, [r3, #8]
 8006384:	425b      	negs	r3, r3
 8006386:	e000      	b.n	800638a <Reset_Motion_Values+0x192>
 8006388:	2303      	movs	r3, #3
 800638a:	4a0e      	ldr	r2, [pc, #56]	; (80063c4 <Reset_Motion_Values+0x1cc>)
 800638c:	6093      	str	r3, [r2, #8]
  q_axes.AXIS_X = -q_axes.AXIS_X;
 800638e:	4b0e      	ldr	r3, [pc, #56]	; (80063c8 <Reset_Motion_Values+0x1d0>)
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	425b      	negs	r3, r3
 8006394:	4a0c      	ldr	r2, [pc, #48]	; (80063c8 <Reset_Motion_Values+0x1d0>)
 8006396:	6013      	str	r3, [r2, #0]
  q_axes.AXIS_Y = -q_axes.AXIS_Y;
 8006398:	4b0b      	ldr	r3, [pc, #44]	; (80063c8 <Reset_Motion_Values+0x1d0>)
 800639a:	685b      	ldr	r3, [r3, #4]
 800639c:	425b      	negs	r3, r3
 800639e:	4a0a      	ldr	r2, [pc, #40]	; (80063c8 <Reset_Motion_Values+0x1d0>)
 80063a0:	6053      	str	r3, [r2, #4]
  q_axes.AXIS_Z = -q_axes.AXIS_Z;
 80063a2:	4b09      	ldr	r3, [pc, #36]	; (80063c8 <Reset_Motion_Values+0x1d0>)
 80063a4:	689b      	ldr	r3, [r3, #8]
 80063a6:	425b      	negs	r3, r3
 80063a8:	4a07      	ldr	r2, [pc, #28]	; (80063c8 <Reset_Motion_Values+0x1d0>)
 80063aa:	6093      	str	r3, [r2, #8]
}
 80063ac:	bf00      	nop
 80063ae:	46bd      	mov	sp, r7
 80063b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b4:	4770      	bx	lr
 80063b6:	bf00      	nop
 80063b8:	20000430 	.word	0x20000430
 80063bc:	10624dd3 	.word	0x10624dd3
 80063c0:	2000043c 	.word	0x2000043c
 80063c4:	20000448 	.word	0x20000448
 80063c8:	20000454 	.word	0x20000454

080063cc <getBlueNRGVersion>:
 * @param  Hardware version
 * @param  Firmware version
 * @retval Status
 */
uint8_t getBlueNRGVersion(uint8_t *hwVersion, uint16_t *fwVersion)
{
 80063cc:	b590      	push	{r4, r7, lr}
 80063ce:	b089      	sub	sp, #36	; 0x24
 80063d0:	af02      	add	r7, sp, #8
 80063d2:	6078      	str	r0, [r7, #4]
 80063d4:	6039      	str	r1, [r7, #0]
  uint8_t status;
  uint8_t hci_version, lmp_pal_version;
  uint16_t hci_revision, manufacturer_name, lmp_pal_subversion;

  status = hci_read_local_version_information(&hci_version, &hci_revision, &lmp_pal_version,
 80063d6:	f107 0410 	add.w	r4, r7, #16
 80063da:	f107 0215 	add.w	r2, r7, #21
 80063de:	f107 0112 	add.w	r1, r7, #18
 80063e2:	f107 0016 	add.w	r0, r7, #22
 80063e6:	f107 030e 	add.w	r3, r7, #14
 80063ea:	9300      	str	r3, [sp, #0]
 80063ec:	4623      	mov	r3, r4
 80063ee:	f00a f8de 	bl	80105ae <hci_read_local_version_information>
 80063f2:	4603      	mov	r3, r0
 80063f4:	75fb      	strb	r3, [r7, #23]
                                              &manufacturer_name, &lmp_pal_subversion);

  if (status == BLE_STATUS_SUCCESS) {
 80063f6:	7dfb      	ldrb	r3, [r7, #23]
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d126      	bne.n	800644a <getBlueNRGVersion+0x7e>
    *hwVersion = hci_revision >> 8;
 80063fc:	8a7b      	ldrh	r3, [r7, #18]
 80063fe:	0a1b      	lsrs	r3, r3, #8
 8006400:	b29b      	uxth	r3, r3
 8006402:	b2da      	uxtb	r2, r3
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	701a      	strb	r2, [r3, #0]
    *fwVersion = (hci_revision & 0xFF) << 8;              // Major Version Number
 8006408:	8a7b      	ldrh	r3, [r7, #18]
 800640a:	021b      	lsls	r3, r3, #8
 800640c:	b29a      	uxth	r2, r3
 800640e:	683b      	ldr	r3, [r7, #0]
 8006410:	801a      	strh	r2, [r3, #0]
    *fwVersion |= ((lmp_pal_subversion >> 4) & 0xF) << 4; // Minor Version Number
 8006412:	683b      	ldr	r3, [r7, #0]
 8006414:	881b      	ldrh	r3, [r3, #0]
 8006416:	b21a      	sxth	r2, r3
 8006418:	89fb      	ldrh	r3, [r7, #14]
 800641a:	091b      	lsrs	r3, r3, #4
 800641c:	b29b      	uxth	r3, r3
 800641e:	011b      	lsls	r3, r3, #4
 8006420:	b21b      	sxth	r3, r3
 8006422:	b2db      	uxtb	r3, r3
 8006424:	b21b      	sxth	r3, r3
 8006426:	4313      	orrs	r3, r2
 8006428:	b21b      	sxth	r3, r3
 800642a:	b29a      	uxth	r2, r3
 800642c:	683b      	ldr	r3, [r7, #0]
 800642e:	801a      	strh	r2, [r3, #0]
    *fwVersion |= lmp_pal_subversion & 0xF;               // Patch Version Number
 8006430:	683b      	ldr	r3, [r7, #0]
 8006432:	881b      	ldrh	r3, [r3, #0]
 8006434:	b21a      	sxth	r2, r3
 8006436:	89fb      	ldrh	r3, [r7, #14]
 8006438:	b21b      	sxth	r3, r3
 800643a:	f003 030f 	and.w	r3, r3, #15
 800643e:	b21b      	sxth	r3, r3
 8006440:	4313      	orrs	r3, r2
 8006442:	b21b      	sxth	r3, r3
 8006444:	b29a      	uxth	r2, r3
 8006446:	683b      	ldr	r3, [r7, #0]
 8006448:	801a      	strh	r2, [r3, #0]
  }
  return status;
 800644a:	7dfb      	ldrb	r3, [r7, #23]
}
 800644c:	4618      	mov	r0, r3
 800644e:	371c      	adds	r7, #28
 8006450:	46bd      	mov	sp, r7
 8006452:	bd90      	pop	{r4, r7, pc}

08006454 <BSP_PB_Callback>:
 *
 * @param  Button Specifies the pin connected EXTI line
 * @retval None
 */
void BSP_PB_Callback(Button_TypeDef Button)
{
 8006454:	b480      	push	{r7}
 8006456:	b083      	sub	sp, #12
 8006458:	af00      	add	r7, sp, #0
 800645a:	4603      	mov	r3, r0
 800645c:	71fb      	strb	r3, [r7, #7]
  /* Set the User Button flag */
  user_button_pressed = 1;
 800645e:	4b04      	ldr	r3, [pc, #16]	; (8006470 <BSP_PB_Callback+0x1c>)
 8006460:	2201      	movs	r2, #1
 8006462:	701a      	strb	r2, [r3, #0]
}
 8006464:	bf00      	nop
 8006466:	370c      	adds	r7, #12
 8006468:	46bd      	mov	sp, r7
 800646a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800646e:	4770      	bx	lr
 8006470:	200000d2 	.word	0x200000d2

08006474 <hci_le_connection_complete_event>:
                                      uint8_t Peer_Address[6],
                                      uint16_t Conn_Interval,
                                      uint16_t Conn_Latency,
                                      uint16_t Supervision_Timeout,
                                      uint8_t Master_Clock_Accuracy)
{
 8006474:	b590      	push	{r4, r7, lr}
 8006476:	b083      	sub	sp, #12
 8006478:	af00      	add	r7, sp, #0
 800647a:	4604      	mov	r4, r0
 800647c:	4608      	mov	r0, r1
 800647e:	4611      	mov	r1, r2
 8006480:	461a      	mov	r2, r3
 8006482:	4623      	mov	r3, r4
 8006484:	71fb      	strb	r3, [r7, #7]
 8006486:	4603      	mov	r3, r0
 8006488:	80bb      	strh	r3, [r7, #4]
 800648a:	460b      	mov	r3, r1
 800648c:	71bb      	strb	r3, [r7, #6]
 800648e:	4613      	mov	r3, r2
 8006490:	70fb      	strb	r3, [r7, #3]
  connected = TRUE;
 8006492:	4b09      	ldr	r3, [pc, #36]	; (80064b8 <hci_le_connection_complete_event+0x44>)
 8006494:	2201      	movs	r2, #1
 8006496:	701a      	strb	r2, [r3, #0]
#if (!SECURE_PAIRING)
  pairing = TRUE;
 8006498:	4b08      	ldr	r3, [pc, #32]	; (80064bc <hci_le_connection_complete_event+0x48>)
 800649a:	2201      	movs	r2, #1
 800649c:	701a      	strb	r2, [r3, #0]
  paired = TRUE;
 800649e:	4b08      	ldr	r3, [pc, #32]	; (80064c0 <hci_le_connection_complete_event+0x4c>)
 80064a0:	2201      	movs	r2, #1
 80064a2:	701a      	strb	r2, [r3, #0]
#endif
  connection_handle = Connection_Handle;
 80064a4:	4a07      	ldr	r2, [pc, #28]	; (80064c4 <hci_le_connection_complete_event+0x50>)
 80064a6:	88bb      	ldrh	r3, [r7, #4]
 80064a8:	8013      	strh	r3, [r2, #0]

  PRINT_DBG("Connected (%02x %02x %02x %02x %02x %02x)\r\n", Peer_Address[5], Peer_Address[4], Peer_Address[3],
                                                             Peer_Address[2], Peer_Address[1], Peer_Address[0]);

  BSP_LED_Off(LED2); //activity led
 80064aa:	2000      	movs	r0, #0
 80064ac:	f002 f888 	bl	80085c0 <BSP_LED_Off>
}
 80064b0:	bf00      	nop
 80064b2:	370c      	adds	r7, #12
 80064b4:	46bd      	mov	sp, r7
 80064b6:	bd90      	pop	{r4, r7, pc}
 80064b8:	2000042a 	.word	0x2000042a
 80064bc:	2000042b 	.word	0x2000042b
 80064c0:	2000042c 	.word	0x2000042c
 80064c4:	20000428 	.word	0x20000428

080064c8 <hci_disconnection_complete_event>:
 * @retval See file bluenrg1_events.h
 */
void hci_disconnection_complete_event(uint8_t Status,
                                      uint16_t Connection_Handle,
                                      uint8_t Reason)
{
 80064c8:	b580      	push	{r7, lr}
 80064ca:	b082      	sub	sp, #8
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	4603      	mov	r3, r0
 80064d0:	71fb      	strb	r3, [r7, #7]
 80064d2:	460b      	mov	r3, r1
 80064d4:	80bb      	strh	r3, [r7, #4]
 80064d6:	4613      	mov	r3, r2
 80064d8:	71bb      	strb	r3, [r7, #6]
  connected = FALSE;
 80064da:	4b0b      	ldr	r3, [pc, #44]	; (8006508 <hci_disconnection_complete_event+0x40>)
 80064dc:	2200      	movs	r2, #0
 80064de:	701a      	strb	r2, [r3, #0]
  pairing = FALSE;
 80064e0:	4b0a      	ldr	r3, [pc, #40]	; (800650c <hci_disconnection_complete_event+0x44>)
 80064e2:	2200      	movs	r2, #0
 80064e4:	701a      	strb	r2, [r3, #0]
  paired = FALSE;
 80064e6:	4b0a      	ldr	r3, [pc, #40]	; (8006510 <hci_disconnection_complete_event+0x48>)
 80064e8:	2200      	movs	r2, #0
 80064ea:	701a      	strb	r2, [r3, #0]

  /* Make the device connectable again */
  set_connectable = TRUE;
 80064ec:	4b09      	ldr	r3, [pc, #36]	; (8006514 <hci_disconnection_complete_event+0x4c>)
 80064ee:	2201      	movs	r2, #1
 80064f0:	701a      	strb	r2, [r3, #0]
  connection_handle = 0;
 80064f2:	4b09      	ldr	r3, [pc, #36]	; (8006518 <hci_disconnection_complete_event+0x50>)
 80064f4:	2200      	movs	r2, #0
 80064f6:	801a      	strh	r2, [r3, #0]
  PRINT_DBG("Disconnected (0x%02x)\r\n", Reason);

  BSP_LED_On(LED2); //activity led
 80064f8:	2000      	movs	r0, #0
 80064fa:	f002 f84b 	bl	8008594 <BSP_LED_On>
}
 80064fe:	bf00      	nop
 8006500:	3708      	adds	r7, #8
 8006502:	46bd      	mov	sp, r7
 8006504:	bd80      	pop	{r7, pc}
 8006506:	bf00      	nop
 8006508:	2000042a 	.word	0x2000042a
 800650c:	2000042b 	.word	0x2000042b
 8006510:	2000042c 	.word	0x2000042c
 8006514:	20000009 	.word	0x20000009
 8006518:	20000428 	.word	0x20000428

0800651c <aci_gatt_read_permit_req_event>:
 * @retval See file bluenrg1_events.h
 */
void aci_gatt_read_permit_req_event(uint16_t Connection_Handle,
                                    uint16_t Attribute_Handle,
                                    uint16_t Offset)
{
 800651c:	b580      	push	{r7, lr}
 800651e:	b082      	sub	sp, #8
 8006520:	af00      	add	r7, sp, #0
 8006522:	4603      	mov	r3, r0
 8006524:	80fb      	strh	r3, [r7, #6]
 8006526:	460b      	mov	r3, r1
 8006528:	80bb      	strh	r3, [r7, #4]
 800652a:	4613      	mov	r3, r2
 800652c:	807b      	strh	r3, [r7, #2]
  Read_Request_CB(Attribute_Handle);
 800652e:	88bb      	ldrh	r3, [r7, #4]
 8006530:	4618      	mov	r0, r3
 8006532:	f000 fc0b 	bl	8006d4c <Read_Request_CB>
}
 8006536:	bf00      	nop
 8006538:	3708      	adds	r7, #8
 800653a:	46bd      	mov	sp, r7
 800653c:	bd80      	pop	{r7, pc}

0800653e <aci_gatt_attribute_modified_event>:
void aci_gatt_attribute_modified_event(uint16_t Connection_Handle,
                                       uint16_t Attribute_Handle,
                                       uint16_t Offset,
                                       uint16_t Attr_Data_Length,
                                       uint8_t Attr_Data[])
{
 800653e:	b590      	push	{r4, r7, lr}
 8006540:	b085      	sub	sp, #20
 8006542:	af02      	add	r7, sp, #8
 8006544:	4604      	mov	r4, r0
 8006546:	4608      	mov	r0, r1
 8006548:	4611      	mov	r1, r2
 800654a:	461a      	mov	r2, r3
 800654c:	4623      	mov	r3, r4
 800654e:	80fb      	strh	r3, [r7, #6]
 8006550:	4603      	mov	r3, r0
 8006552:	80bb      	strh	r3, [r7, #4]
 8006554:	460b      	mov	r3, r1
 8006556:	807b      	strh	r3, [r7, #2]
 8006558:	4613      	mov	r3, r2
 800655a:	803b      	strh	r3, [r7, #0]
  Attribute_Modified_Request_CB(Connection_Handle, Attribute_Handle, Offset, Attr_Data_Length, Attr_Data);
 800655c:	883b      	ldrh	r3, [r7, #0]
 800655e:	b2dc      	uxtb	r4, r3
 8006560:	887a      	ldrh	r2, [r7, #2]
 8006562:	88b9      	ldrh	r1, [r7, #4]
 8006564:	88f8      	ldrh	r0, [r7, #6]
 8006566:	69bb      	ldr	r3, [r7, #24]
 8006568:	9300      	str	r3, [sp, #0]
 800656a:	4623      	mov	r3, r4
 800656c:	f000 fcc2 	bl	8006ef4 <Attribute_Modified_Request_CB>
}
 8006570:	bf00      	nop
 8006572:	370c      	adds	r7, #12
 8006574:	46bd      	mov	sp, r7
 8006576:	bd90      	pop	{r4, r7, pc}

08006578 <aci_gap_pass_key_req_event>:
 *         aci_gap_pass_key_resp command.
 * @param  See file bluenrg1_events.h
 * @retval See file bluenrg1_events.h
 */
void aci_gap_pass_key_req_event(uint16_t Connection_Handle)
{
 8006578:	b580      	push	{r7, lr}
 800657a:	b084      	sub	sp, #16
 800657c:	af00      	add	r7, sp, #0
 800657e:	4603      	mov	r3, r0
 8006580:	80fb      	strh	r3, [r7, #6]
  uint8_t ret;

  ret = aci_gap_pass_key_resp(connection_handle, PERIPHERAL_PASS_KEY);
 8006582:	4b06      	ldr	r3, [pc, #24]	; (800659c <aci_gap_pass_key_req_event+0x24>)
 8006584:	881b      	ldrh	r3, [r3, #0]
 8006586:	b29b      	uxth	r3, r3
 8006588:	4905      	ldr	r1, [pc, #20]	; (80065a0 <aci_gap_pass_key_req_event+0x28>)
 800658a:	4618      	mov	r0, r3
 800658c:	f007 fd36 	bl	800dffc <aci_gap_pass_key_resp>
 8006590:	4603      	mov	r3, r0
 8006592:	73fb      	strb	r3, [r7, #15]
  if (ret != BLE_STATUS_SUCCESS) {
    PRINT_DBG("aci_gap_pass_key_resp failed:0x%02x\r\n", ret);
  } else {
    PRINT_DBG("aci_gap_pass_key_resp OK\r\n");
  }
}
 8006594:	bf00      	nop
 8006596:	3710      	adds	r7, #16
 8006598:	46bd      	mov	sp, r7
 800659a:	bd80      	pop	{r7, pc}
 800659c:	20000428 	.word	0x20000428
 80065a0:	0001e240 	.word	0x0001e240

080065a4 <aci_gap_pairing_complete_event>:
 *         timeout has occurred so that the upper layer can decide to disconnect the link.
 * @param  See file bluenrg1_events.h
 * @retval See file bluenrg1_events.h
 */
void aci_gap_pairing_complete_event(uint16_t connection_handle, uint8_t status, uint8_t reason)
{
 80065a4:	b480      	push	{r7}
 80065a6:	b083      	sub	sp, #12
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	4603      	mov	r3, r0
 80065ac:	80fb      	strh	r3, [r7, #6]
 80065ae:	460b      	mov	r3, r1
 80065b0:	717b      	strb	r3, [r7, #5]
 80065b2:	4613      	mov	r3, r2
 80065b4:	713b      	strb	r3, [r7, #4]
  if (status == 0x02) { /* Pairing Failed */
 80065b6:	797b      	ldrb	r3, [r7, #5]
 80065b8:	2b02      	cmp	r3, #2
 80065ba:	d002      	beq.n	80065c2 <aci_gap_pairing_complete_event+0x1e>
    PRINT_DBG("aci_gap_pairing_complete_event failed:0x%02x with reason 0x%02x\r\n", status, reason);
  }
  else {
    paired = TRUE;
 80065bc:	4b04      	ldr	r3, [pc, #16]	; (80065d0 <aci_gap_pairing_complete_event+0x2c>)
 80065be:	2201      	movs	r2, #1
 80065c0:	701a      	strb	r2, [r3, #0]
    PRINT_DBG("aci_gap_pairing_complete_event with status 0x%02x\r\n", status);
  }
}
 80065c2:	bf00      	nop
 80065c4:	370c      	adds	r7, #12
 80065c6:	46bd      	mov	sp, r7
 80065c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065cc:	4770      	bx	lr
 80065ce:	bf00      	nop
 80065d0:	2000042c 	.word	0x2000042c

080065d4 <Add_HWServW2ST_Service>:
 * @brief  Add the 'HW' service (and the Environmental and AccGyr characteristics).
 * @param  None
 * @retval tBleStatus Status
 */
tBleStatus Add_HWServW2ST_Service(void)
{
 80065d4:	b590      	push	{r4, r7, lr}
 80065d6:	b08d      	sub	sp, #52	; 0x34
 80065d8:	af06      	add	r7, sp, #24
  tBleStatus ret;
  uint8_t uuid[16];
  /* num of characteristics of this service */
  uint8_t char_number = 5;
 80065da:	2305      	movs	r3, #5
 80065dc:	75fb      	strb	r3, [r7, #23]
  /* number of attribute records that can be added to this service */
  uint8_t max_attribute_records = 1+(3*char_number);
 80065de:	7dfb      	ldrb	r3, [r7, #23]
 80065e0:	461a      	mov	r2, r3
 80065e2:	0052      	lsls	r2, r2, #1
 80065e4:	4413      	add	r3, r2
 80065e6:	b2db      	uxtb	r3, r3
 80065e8:	3301      	adds	r3, #1
 80065ea:	75bb      	strb	r3, [r7, #22]

  /* add HW_SENS_W2ST service */
  COPY_HW_SENS_W2ST_SERVICE_UUID(uuid);
 80065ec:	231b      	movs	r3, #27
 80065ee:	713b      	strb	r3, [r7, #4]
 80065f0:	23c5      	movs	r3, #197	; 0xc5
 80065f2:	717b      	strb	r3, [r7, #5]
 80065f4:	23d5      	movs	r3, #213	; 0xd5
 80065f6:	71bb      	strb	r3, [r7, #6]
 80065f8:	23a5      	movs	r3, #165	; 0xa5
 80065fa:	71fb      	strb	r3, [r7, #7]
 80065fc:	2302      	movs	r3, #2
 80065fe:	723b      	strb	r3, [r7, #8]
 8006600:	2300      	movs	r3, #0
 8006602:	727b      	strb	r3, [r7, #9]
 8006604:	23b4      	movs	r3, #180	; 0xb4
 8006606:	72bb      	strb	r3, [r7, #10]
 8006608:	239a      	movs	r3, #154	; 0x9a
 800660a:	72fb      	strb	r3, [r7, #11]
 800660c:	23e1      	movs	r3, #225	; 0xe1
 800660e:	733b      	strb	r3, [r7, #12]
 8006610:	2311      	movs	r3, #17
 8006612:	737b      	strb	r3, [r7, #13]
 8006614:	2301      	movs	r3, #1
 8006616:	73bb      	strb	r3, [r7, #14]
 8006618:	2300      	movs	r3, #0
 800661a:	73fb      	strb	r3, [r7, #15]
 800661c:	2300      	movs	r3, #0
 800661e:	743b      	strb	r3, [r7, #16]
 8006620:	2300      	movs	r3, #0
 8006622:	747b      	strb	r3, [r7, #17]
 8006624:	2300      	movs	r3, #0
 8006626:	74bb      	strb	r3, [r7, #18]
 8006628:	2300      	movs	r3, #0
 800662a:	74fb      	strb	r3, [r7, #19]
  BLUENRG_memcpy(&service_uuid.Service_UUID_128, uuid, 16);
 800662c:	4b51      	ldr	r3, [pc, #324]	; (8006774 <Add_HWServW2ST_Service+0x1a0>)
 800662e:	461c      	mov	r4, r3
 8006630:	1d3b      	adds	r3, r7, #4
 8006632:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006634:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret = aci_gatt_add_service(UUID_TYPE_128, &service_uuid, PRIMARY_SERVICE,
 8006638:	7dbb      	ldrb	r3, [r7, #22]
 800663a:	4a4f      	ldr	r2, [pc, #316]	; (8006778 <Add_HWServW2ST_Service+0x1a4>)
 800663c:	9200      	str	r2, [sp, #0]
 800663e:	2201      	movs	r2, #1
 8006640:	494c      	ldr	r1, [pc, #304]	; (8006774 <Add_HWServW2ST_Service+0x1a0>)
 8006642:	2002      	movs	r0, #2
 8006644:	f007 ff25 	bl	800e492 <aci_gatt_add_service>
 8006648:	4603      	mov	r3, r0
 800664a:	757b      	strb	r3, [r7, #21]
                             max_attribute_records, &HWServW2STHandle);
  if (ret != BLE_STATUS_SUCCESS)
 800664c:	7d7b      	ldrb	r3, [r7, #21]
 800664e:	2b00      	cmp	r3, #0
 8006650:	d001      	beq.n	8006656 <Add_HWServW2ST_Service+0x82>
    return BLE_STATUS_ERROR;
 8006652:	2347      	movs	r3, #71	; 0x47
 8006654:	e08a      	b.n	800676c <Add_HWServW2ST_Service+0x198>

  /* Fill the Environmental BLE Characteristc */
  COPY_ENVIRONMENTAL_W2ST_CHAR_UUID(uuid);
 8006656:	231b      	movs	r3, #27
 8006658:	713b      	strb	r3, [r7, #4]
 800665a:	23c5      	movs	r3, #197	; 0xc5
 800665c:	717b      	strb	r3, [r7, #5]
 800665e:	23d5      	movs	r3, #213	; 0xd5
 8006660:	71bb      	strb	r3, [r7, #6]
 8006662:	23a5      	movs	r3, #165	; 0xa5
 8006664:	71fb      	strb	r3, [r7, #7]
 8006666:	2302      	movs	r3, #2
 8006668:	723b      	strb	r3, [r7, #8]
 800666a:	2300      	movs	r3, #0
 800666c:	727b      	strb	r3, [r7, #9]
 800666e:	2336      	movs	r3, #54	; 0x36
 8006670:	72bb      	strb	r3, [r7, #10]
 8006672:	23ac      	movs	r3, #172	; 0xac
 8006674:	72fb      	strb	r3, [r7, #11]
 8006676:	23e1      	movs	r3, #225	; 0xe1
 8006678:	733b      	strb	r3, [r7, #12]
 800667a:	2311      	movs	r3, #17
 800667c:	737b      	strb	r3, [r7, #13]
 800667e:	2301      	movs	r3, #1
 8006680:	73bb      	strb	r3, [r7, #14]
 8006682:	2300      	movs	r3, #0
 8006684:	73fb      	strb	r3, [r7, #15]
 8006686:	2300      	movs	r3, #0
 8006688:	743b      	strb	r3, [r7, #16]
 800668a:	2300      	movs	r3, #0
 800668c:	747b      	strb	r3, [r7, #17]
 800668e:	2300      	movs	r3, #0
 8006690:	74bb      	strb	r3, [r7, #18]
 8006692:	2300      	movs	r3, #0
 8006694:	74fb      	strb	r3, [r7, #19]
  uuid[14] |= 0x04; /* One Temperature value*/
 8006696:	7cbb      	ldrb	r3, [r7, #18]
 8006698:	f043 0304 	orr.w	r3, r3, #4
 800669c:	b2db      	uxtb	r3, r3
 800669e:	74bb      	strb	r3, [r7, #18]
  uuid[14] |= 0x10; /* Pressure value*/
 80066a0:	7cbb      	ldrb	r3, [r7, #18]
 80066a2:	f043 0310 	orr.w	r3, r3, #16
 80066a6:	b2db      	uxtb	r3, r3
 80066a8:	74bb      	strb	r3, [r7, #18]
  BLUENRG_memcpy(&char_uuid.Char_UUID_128, uuid, 16);
 80066aa:	4b34      	ldr	r3, [pc, #208]	; (800677c <Add_HWServW2ST_Service+0x1a8>)
 80066ac:	461c      	mov	r4, r3
 80066ae:	1d3b      	adds	r3, r7, #4
 80066b0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80066b2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret =  aci_gatt_add_char(HWServW2STHandle, UUID_TYPE_128, &char_uuid,
 80066b6:	4b30      	ldr	r3, [pc, #192]	; (8006778 <Add_HWServW2ST_Service+0x1a4>)
 80066b8:	8818      	ldrh	r0, [r3, #0]
 80066ba:	4b31      	ldr	r3, [pc, #196]	; (8006780 <Add_HWServW2ST_Service+0x1ac>)
 80066bc:	9305      	str	r3, [sp, #20]
 80066be:	2300      	movs	r3, #0
 80066c0:	9304      	str	r3, [sp, #16]
 80066c2:	2310      	movs	r3, #16
 80066c4:	9303      	str	r3, [sp, #12]
 80066c6:	2304      	movs	r3, #4
 80066c8:	9302      	str	r3, [sp, #8]
 80066ca:	2300      	movs	r3, #0
 80066cc:	9301      	str	r3, [sp, #4]
 80066ce:	2312      	movs	r3, #18
 80066d0:	9300      	str	r3, [sp, #0]
 80066d2:	2308      	movs	r3, #8
 80066d4:	4a29      	ldr	r2, [pc, #164]	; (800677c <Add_HWServW2ST_Service+0x1a8>)
 80066d6:	2102      	movs	r1, #2
 80066d8:	f007 ffb1 	bl	800e63e <aci_gatt_add_char>
 80066dc:	4603      	mov	r3, r0
 80066de:	757b      	strb	r3, [r7, #21]
                           2+2+4,
                           CHAR_PROP_NOTIFY|CHAR_PROP_READ,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 0, &EnvironmentalCharHandle);
  if (ret != BLE_STATUS_SUCCESS)
 80066e0:	7d7b      	ldrb	r3, [r7, #21]
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d001      	beq.n	80066ea <Add_HWServW2ST_Service+0x116>
    return BLE_STATUS_ERROR;
 80066e6:	2347      	movs	r3, #71	; 0x47
 80066e8:	e040      	b.n	800676c <Add_HWServW2ST_Service+0x198>

  /* Fill the AccGyroMag BLE Characteristc */
  COPY_ACC_GYRO_MAG_W2ST_CHAR_UUID(uuid);
 80066ea:	231b      	movs	r3, #27
 80066ec:	713b      	strb	r3, [r7, #4]
 80066ee:	23c5      	movs	r3, #197	; 0xc5
 80066f0:	717b      	strb	r3, [r7, #5]
 80066f2:	23d5      	movs	r3, #213	; 0xd5
 80066f4:	71bb      	strb	r3, [r7, #6]
 80066f6:	23a5      	movs	r3, #165	; 0xa5
 80066f8:	71fb      	strb	r3, [r7, #7]
 80066fa:	2302      	movs	r3, #2
 80066fc:	723b      	strb	r3, [r7, #8]
 80066fe:	2300      	movs	r3, #0
 8006700:	727b      	strb	r3, [r7, #9]
 8006702:	2336      	movs	r3, #54	; 0x36
 8006704:	72bb      	strb	r3, [r7, #10]
 8006706:	23ac      	movs	r3, #172	; 0xac
 8006708:	72fb      	strb	r3, [r7, #11]
 800670a:	23e1      	movs	r3, #225	; 0xe1
 800670c:	733b      	strb	r3, [r7, #12]
 800670e:	2311      	movs	r3, #17
 8006710:	737b      	strb	r3, [r7, #13]
 8006712:	2301      	movs	r3, #1
 8006714:	73bb      	strb	r3, [r7, #14]
 8006716:	2300      	movs	r3, #0
 8006718:	73fb      	strb	r3, [r7, #15]
 800671a:	2300      	movs	r3, #0
 800671c:	743b      	strb	r3, [r7, #16]
 800671e:	2300      	movs	r3, #0
 8006720:	747b      	strb	r3, [r7, #17]
 8006722:	23e0      	movs	r3, #224	; 0xe0
 8006724:	74bb      	strb	r3, [r7, #18]
 8006726:	2300      	movs	r3, #0
 8006728:	74fb      	strb	r3, [r7, #19]
  BLUENRG_memcpy(&char_uuid.Char_UUID_128, uuid, 16);
 800672a:	4b14      	ldr	r3, [pc, #80]	; (800677c <Add_HWServW2ST_Service+0x1a8>)
 800672c:	461c      	mov	r4, r3
 800672e:	1d3b      	adds	r3, r7, #4
 8006730:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006732:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret =  aci_gatt_add_char(HWServW2STHandle, UUID_TYPE_128, &char_uuid,
 8006736:	4b10      	ldr	r3, [pc, #64]	; (8006778 <Add_HWServW2ST_Service+0x1a4>)
 8006738:	8818      	ldrh	r0, [r3, #0]
 800673a:	4b12      	ldr	r3, [pc, #72]	; (8006784 <Add_HWServW2ST_Service+0x1b0>)
 800673c:	9305      	str	r3, [sp, #20]
 800673e:	2300      	movs	r3, #0
 8006740:	9304      	str	r3, [sp, #16]
 8006742:	2310      	movs	r3, #16
 8006744:	9303      	str	r3, [sp, #12]
 8006746:	2304      	movs	r3, #4
 8006748:	9302      	str	r3, [sp, #8]
 800674a:	2300      	movs	r3, #0
 800674c:	9301      	str	r3, [sp, #4]
 800674e:	2310      	movs	r3, #16
 8006750:	9300      	str	r3, [sp, #0]
 8006752:	2314      	movs	r3, #20
 8006754:	4a09      	ldr	r2, [pc, #36]	; (800677c <Add_HWServW2ST_Service+0x1a8>)
 8006756:	2102      	movs	r1, #2
 8006758:	f007 ff71 	bl	800e63e <aci_gatt_add_char>
 800675c:	4603      	mov	r3, r0
 800675e:	757b      	strb	r3, [r7, #21]
                           2+3*3*2,
                           CHAR_PROP_NOTIFY,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 0, &AccGyroMagCharHandle);
  if (ret != BLE_STATUS_SUCCESS)
 8006760:	7d7b      	ldrb	r3, [r7, #21]
 8006762:	2b00      	cmp	r3, #0
 8006764:	d001      	beq.n	800676a <Add_HWServW2ST_Service+0x196>
    return BLE_STATUS_ERROR;
 8006766:	2347      	movs	r3, #71	; 0x47
 8006768:	e000      	b.n	800676c <Add_HWServW2ST_Service+0x198>

  return BLE_STATUS_SUCCESS;
 800676a:	2300      	movs	r3, #0
}
 800676c:	4618      	mov	r0, r3
 800676e:	371c      	adds	r7, #28
 8006770:	46bd      	mov	sp, r7
 8006772:	bd90      	pop	{r4, r7, pc}
 8006774:	20000208 	.word	0x20000208
 8006778:	200000d8 	.word	0x200000d8
 800677c:	20000218 	.word	0x20000218
 8006780:	200000da 	.word	0x200000da
 8006784:	200000dc 	.word	0x200000dc

08006788 <Add_SWServW2ST_Service>:
 * @brief  Add the SW Feature service using a vendor specific profile
 * @param  None
 * @retval tBleStatus Status
 */
tBleStatus Add_SWServW2ST_Service(void)
{
 8006788:	b590      	push	{r4, r7, lr}
 800678a:	b08d      	sub	sp, #52	; 0x34
 800678c:	af06      	add	r7, sp, #24
  tBleStatus ret;
  uint8_t uuid[16];
  /* num of characteristics of this service */
  uint8_t char_number = 1;
 800678e:	2301      	movs	r3, #1
 8006790:	75fb      	strb	r3, [r7, #23]
  /* number of attribute records that can be added to this service */
  uint8_t max_attribute_records = 1+(3*char_number);
 8006792:	7dfb      	ldrb	r3, [r7, #23]
 8006794:	461a      	mov	r2, r3
 8006796:	0052      	lsls	r2, r2, #1
 8006798:	4413      	add	r3, r2
 800679a:	b2db      	uxtb	r3, r3
 800679c:	3301      	adds	r3, #1
 800679e:	75bb      	strb	r3, [r7, #22]

  /* add SW_SENS_W2ST service */
  COPY_SW_SENS_W2ST_SERVICE_UUID(uuid);
 80067a0:	231b      	movs	r3, #27
 80067a2:	713b      	strb	r3, [r7, #4]
 80067a4:	23c5      	movs	r3, #197	; 0xc5
 80067a6:	717b      	strb	r3, [r7, #5]
 80067a8:	23d5      	movs	r3, #213	; 0xd5
 80067aa:	71bb      	strb	r3, [r7, #6]
 80067ac:	23a5      	movs	r3, #165	; 0xa5
 80067ae:	71fb      	strb	r3, [r7, #7]
 80067b0:	2302      	movs	r3, #2
 80067b2:	723b      	strb	r3, [r7, #8]
 80067b4:	2300      	movs	r3, #0
 80067b6:	727b      	strb	r3, [r7, #9]
 80067b8:	23b4      	movs	r3, #180	; 0xb4
 80067ba:	72bb      	strb	r3, [r7, #10]
 80067bc:	239a      	movs	r3, #154	; 0x9a
 80067be:	72fb      	strb	r3, [r7, #11]
 80067c0:	23e1      	movs	r3, #225	; 0xe1
 80067c2:	733b      	strb	r3, [r7, #12]
 80067c4:	2311      	movs	r3, #17
 80067c6:	737b      	strb	r3, [r7, #13]
 80067c8:	2302      	movs	r3, #2
 80067ca:	73bb      	strb	r3, [r7, #14]
 80067cc:	2300      	movs	r3, #0
 80067ce:	73fb      	strb	r3, [r7, #15]
 80067d0:	2300      	movs	r3, #0
 80067d2:	743b      	strb	r3, [r7, #16]
 80067d4:	2300      	movs	r3, #0
 80067d6:	747b      	strb	r3, [r7, #17]
 80067d8:	2300      	movs	r3, #0
 80067da:	74bb      	strb	r3, [r7, #18]
 80067dc:	2300      	movs	r3, #0
 80067de:	74fb      	strb	r3, [r7, #19]
  BLUENRG_memcpy(&service_uuid.Service_UUID_128, uuid, 16);
 80067e0:	4b2d      	ldr	r3, [pc, #180]	; (8006898 <Add_SWServW2ST_Service+0x110>)
 80067e2:	461c      	mov	r4, r3
 80067e4:	1d3b      	adds	r3, r7, #4
 80067e6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80067e8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret = aci_gatt_add_service(UUID_TYPE_128, &service_uuid, PRIMARY_SERVICE,
 80067ec:	7dbb      	ldrb	r3, [r7, #22]
 80067ee:	4a2b      	ldr	r2, [pc, #172]	; (800689c <Add_SWServW2ST_Service+0x114>)
 80067f0:	9200      	str	r2, [sp, #0]
 80067f2:	2201      	movs	r2, #1
 80067f4:	4928      	ldr	r1, [pc, #160]	; (8006898 <Add_SWServW2ST_Service+0x110>)
 80067f6:	2002      	movs	r0, #2
 80067f8:	f007 fe4b 	bl	800e492 <aci_gatt_add_service>
 80067fc:	4603      	mov	r3, r0
 80067fe:	757b      	strb	r3, [r7, #21]
                             max_attribute_records, &SWServW2STHandle);

  if (ret != BLE_STATUS_SUCCESS) {
 8006800:	7d7b      	ldrb	r3, [r7, #21]
 8006802:	2b00      	cmp	r3, #0
 8006804:	d13f      	bne.n	8006886 <Add_SWServW2ST_Service+0xfe>
    goto fail;
  }

  COPY_QUATERNIONS_W2ST_CHAR_UUID(uuid);
 8006806:	231b      	movs	r3, #27
 8006808:	713b      	strb	r3, [r7, #4]
 800680a:	23c5      	movs	r3, #197	; 0xc5
 800680c:	717b      	strb	r3, [r7, #5]
 800680e:	23d5      	movs	r3, #213	; 0xd5
 8006810:	71bb      	strb	r3, [r7, #6]
 8006812:	23a5      	movs	r3, #165	; 0xa5
 8006814:	71fb      	strb	r3, [r7, #7]
 8006816:	2302      	movs	r3, #2
 8006818:	723b      	strb	r3, [r7, #8]
 800681a:	2300      	movs	r3, #0
 800681c:	727b      	strb	r3, [r7, #9]
 800681e:	2336      	movs	r3, #54	; 0x36
 8006820:	72bb      	strb	r3, [r7, #10]
 8006822:	23ac      	movs	r3, #172	; 0xac
 8006824:	72fb      	strb	r3, [r7, #11]
 8006826:	23e1      	movs	r3, #225	; 0xe1
 8006828:	733b      	strb	r3, [r7, #12]
 800682a:	2311      	movs	r3, #17
 800682c:	737b      	strb	r3, [r7, #13]
 800682e:	2301      	movs	r3, #1
 8006830:	73bb      	strb	r3, [r7, #14]
 8006832:	2300      	movs	r3, #0
 8006834:	73fb      	strb	r3, [r7, #15]
 8006836:	2300      	movs	r3, #0
 8006838:	743b      	strb	r3, [r7, #16]
 800683a:	2301      	movs	r3, #1
 800683c:	747b      	strb	r3, [r7, #17]
 800683e:	2300      	movs	r3, #0
 8006840:	74bb      	strb	r3, [r7, #18]
 8006842:	2300      	movs	r3, #0
 8006844:	74fb      	strb	r3, [r7, #19]
  BLUENRG_memcpy(&char_uuid.Char_UUID_128, uuid, 16);
 8006846:	4b16      	ldr	r3, [pc, #88]	; (80068a0 <Add_SWServW2ST_Service+0x118>)
 8006848:	461c      	mov	r4, r3
 800684a:	1d3b      	adds	r3, r7, #4
 800684c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800684e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret =  aci_gatt_add_char(SWServW2STHandle, UUID_TYPE_128, &char_uuid,
 8006852:	4b12      	ldr	r3, [pc, #72]	; (800689c <Add_SWServW2ST_Service+0x114>)
 8006854:	8818      	ldrh	r0, [r3, #0]
 8006856:	4b13      	ldr	r3, [pc, #76]	; (80068a4 <Add_SWServW2ST_Service+0x11c>)
 8006858:	9305      	str	r3, [sp, #20]
 800685a:	2300      	movs	r3, #0
 800685c:	9304      	str	r3, [sp, #16]
 800685e:	2310      	movs	r3, #16
 8006860:	9303      	str	r3, [sp, #12]
 8006862:	2304      	movs	r3, #4
 8006864:	9302      	str	r3, [sp, #8]
 8006866:	2300      	movs	r3, #0
 8006868:	9301      	str	r3, [sp, #4]
 800686a:	2310      	movs	r3, #16
 800686c:	9300      	str	r3, [sp, #0]
 800686e:	2308      	movs	r3, #8
 8006870:	4a0b      	ldr	r2, [pc, #44]	; (80068a0 <Add_SWServW2ST_Service+0x118>)
 8006872:	2102      	movs	r1, #2
 8006874:	f007 fee3 	bl	800e63e <aci_gatt_add_char>
 8006878:	4603      	mov	r3, r0
 800687a:	757b      	strb	r3, [r7, #21]
                           CHAR_PROP_NOTIFY,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 0, &QuaternionsCharHandle);

  if (ret != BLE_STATUS_SUCCESS) {
 800687c:	7d7b      	ldrb	r3, [r7, #21]
 800687e:	2b00      	cmp	r3, #0
 8006880:	d103      	bne.n	800688a <Add_SWServW2ST_Service+0x102>
    goto fail;
  }

  return BLE_STATUS_SUCCESS;
 8006882:	2300      	movs	r3, #0
 8006884:	e003      	b.n	800688e <Add_SWServW2ST_Service+0x106>
    goto fail;
 8006886:	bf00      	nop
 8006888:	e000      	b.n	800688c <Add_SWServW2ST_Service+0x104>
    goto fail;
 800688a:	bf00      	nop

fail:
  return BLE_STATUS_ERROR;
 800688c:	2347      	movs	r3, #71	; 0x47
}
 800688e:	4618      	mov	r0, r3
 8006890:	371c      	adds	r7, #28
 8006892:	46bd      	mov	sp, r7
 8006894:	bd90      	pop	{r4, r7, pc}
 8006896:	bf00      	nop
 8006898:	20000208 	.word	0x20000208
 800689c:	200000de 	.word	0x200000de
 80068a0:	20000218 	.word	0x20000218
 80068a4:	200000e0 	.word	0x200000e0

080068a8 <Add_ConsoleW2ST_Service>:
 * @brief  Add the Console service using a vendor specific profile
 * @param  None
 * @retval tBleStatus Status
 */
tBleStatus Add_ConsoleW2ST_Service(void)
{
 80068a8:	b590      	push	{r4, r7, lr}
 80068aa:	b08d      	sub	sp, #52	; 0x34
 80068ac:	af06      	add	r7, sp, #24
  /* num of characteristics of this service */
  uint8_t char_number = 2;
 80068ae:	2302      	movs	r3, #2
 80068b0:	75fb      	strb	r3, [r7, #23]
  /* number of attribute records that can be added to this service */
  uint8_t max_attribute_records = 1+(3*char_number);
 80068b2:	7dfb      	ldrb	r3, [r7, #23]
 80068b4:	461a      	mov	r2, r3
 80068b6:	0052      	lsls	r2, r2, #1
 80068b8:	4413      	add	r3, r2
 80068ba:	b2db      	uxtb	r3, r3
 80068bc:	3301      	adds	r3, #1
 80068be:	75bb      	strb	r3, [r7, #22]
  tBleStatus ret;

  uint8_t uuid[16];

  COPY_CONSOLE_SERVICE_UUID(uuid);
 80068c0:	231b      	movs	r3, #27
 80068c2:	713b      	strb	r3, [r7, #4]
 80068c4:	23c5      	movs	r3, #197	; 0xc5
 80068c6:	717b      	strb	r3, [r7, #5]
 80068c8:	23d5      	movs	r3, #213	; 0xd5
 80068ca:	71bb      	strb	r3, [r7, #6]
 80068cc:	23a5      	movs	r3, #165	; 0xa5
 80068ce:	71fb      	strb	r3, [r7, #7]
 80068d0:	2302      	movs	r3, #2
 80068d2:	723b      	strb	r3, [r7, #8]
 80068d4:	2300      	movs	r3, #0
 80068d6:	727b      	strb	r3, [r7, #9]
 80068d8:	23b4      	movs	r3, #180	; 0xb4
 80068da:	72bb      	strb	r3, [r7, #10]
 80068dc:	239a      	movs	r3, #154	; 0x9a
 80068de:	72fb      	strb	r3, [r7, #11]
 80068e0:	23e1      	movs	r3, #225	; 0xe1
 80068e2:	733b      	strb	r3, [r7, #12]
 80068e4:	2311      	movs	r3, #17
 80068e6:	737b      	strb	r3, [r7, #13]
 80068e8:	230e      	movs	r3, #14
 80068ea:	73bb      	strb	r3, [r7, #14]
 80068ec:	2300      	movs	r3, #0
 80068ee:	73fb      	strb	r3, [r7, #15]
 80068f0:	2300      	movs	r3, #0
 80068f2:	743b      	strb	r3, [r7, #16]
 80068f4:	2300      	movs	r3, #0
 80068f6:	747b      	strb	r3, [r7, #17]
 80068f8:	2300      	movs	r3, #0
 80068fa:	74bb      	strb	r3, [r7, #18]
 80068fc:	2300      	movs	r3, #0
 80068fe:	74fb      	strb	r3, [r7, #19]
  BLUENRG_memcpy(&service_uuid.Service_UUID_128, uuid, 16);
 8006900:	4b4d      	ldr	r3, [pc, #308]	; (8006a38 <Add_ConsoleW2ST_Service+0x190>)
 8006902:	461c      	mov	r4, r3
 8006904:	1d3b      	adds	r3, r7, #4
 8006906:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006908:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret = aci_gatt_add_service(UUID_TYPE_128,  &service_uuid, PRIMARY_SERVICE,
 800690c:	7dbb      	ldrb	r3, [r7, #22]
 800690e:	4a4b      	ldr	r2, [pc, #300]	; (8006a3c <Add_ConsoleW2ST_Service+0x194>)
 8006910:	9200      	str	r2, [sp, #0]
 8006912:	2201      	movs	r2, #1
 8006914:	4948      	ldr	r1, [pc, #288]	; (8006a38 <Add_ConsoleW2ST_Service+0x190>)
 8006916:	2002      	movs	r0, #2
 8006918:	f007 fdbb 	bl	800e492 <aci_gatt_add_service>
 800691c:	4603      	mov	r3, r0
 800691e:	757b      	strb	r3, [r7, #21]
                             max_attribute_records,
                             &ConsoleW2STHandle);

  if (ret != BLE_STATUS_SUCCESS) {
 8006920:	7d7b      	ldrb	r3, [r7, #21]
 8006922:	2b00      	cmp	r3, #0
 8006924:	d17d      	bne.n	8006a22 <Add_ConsoleW2ST_Service+0x17a>
    goto fail;
  }

  COPY_TERM_CHAR_UUID(uuid);
 8006926:	231b      	movs	r3, #27
 8006928:	713b      	strb	r3, [r7, #4]
 800692a:	23c5      	movs	r3, #197	; 0xc5
 800692c:	717b      	strb	r3, [r7, #5]
 800692e:	23d5      	movs	r3, #213	; 0xd5
 8006930:	71bb      	strb	r3, [r7, #6]
 8006932:	23a5      	movs	r3, #165	; 0xa5
 8006934:	71fb      	strb	r3, [r7, #7]
 8006936:	2302      	movs	r3, #2
 8006938:	723b      	strb	r3, [r7, #8]
 800693a:	2300      	movs	r3, #0
 800693c:	727b      	strb	r3, [r7, #9]
 800693e:	2336      	movs	r3, #54	; 0x36
 8006940:	72bb      	strb	r3, [r7, #10]
 8006942:	23ac      	movs	r3, #172	; 0xac
 8006944:	72fb      	strb	r3, [r7, #11]
 8006946:	23e1      	movs	r3, #225	; 0xe1
 8006948:	733b      	strb	r3, [r7, #12]
 800694a:	2311      	movs	r3, #17
 800694c:	737b      	strb	r3, [r7, #13]
 800694e:	230e      	movs	r3, #14
 8006950:	73bb      	strb	r3, [r7, #14]
 8006952:	2300      	movs	r3, #0
 8006954:	73fb      	strb	r3, [r7, #15]
 8006956:	2301      	movs	r3, #1
 8006958:	743b      	strb	r3, [r7, #16]
 800695a:	2300      	movs	r3, #0
 800695c:	747b      	strb	r3, [r7, #17]
 800695e:	2300      	movs	r3, #0
 8006960:	74bb      	strb	r3, [r7, #18]
 8006962:	2300      	movs	r3, #0
 8006964:	74fb      	strb	r3, [r7, #19]
  BLUENRG_memcpy(&char_uuid.Char_UUID_128, uuid, 16);
 8006966:	4b36      	ldr	r3, [pc, #216]	; (8006a40 <Add_ConsoleW2ST_Service+0x198>)
 8006968:	461c      	mov	r4, r3
 800696a:	1d3b      	adds	r3, r7, #4
 800696c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800696e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret =  aci_gatt_add_char(ConsoleW2STHandle, UUID_TYPE_128, &char_uuid, W2ST_MAX_CHAR_LEN,
 8006972:	4b32      	ldr	r3, [pc, #200]	; (8006a3c <Add_ConsoleW2ST_Service+0x194>)
 8006974:	8818      	ldrh	r0, [r3, #0]
 8006976:	4b33      	ldr	r3, [pc, #204]	; (8006a44 <Add_ConsoleW2ST_Service+0x19c>)
 8006978:	9305      	str	r3, [sp, #20]
 800697a:	2301      	movs	r3, #1
 800697c:	9304      	str	r3, [sp, #16]
 800697e:	2310      	movs	r3, #16
 8006980:	9303      	str	r3, [sp, #12]
 8006982:	2305      	movs	r3, #5
 8006984:	9302      	str	r3, [sp, #8]
 8006986:	2300      	movs	r3, #0
 8006988:	9301      	str	r3, [sp, #4]
 800698a:	231e      	movs	r3, #30
 800698c:	9300      	str	r3, [sp, #0]
 800698e:	2314      	movs	r3, #20
 8006990:	4a2b      	ldr	r2, [pc, #172]	; (8006a40 <Add_ConsoleW2ST_Service+0x198>)
 8006992:	2102      	movs	r1, #2
 8006994:	f007 fe53 	bl	800e63e <aci_gatt_add_char>
 8006998:	4603      	mov	r3, r0
 800699a:	757b      	strb	r3, [r7, #21]
                           CHAR_PROP_NOTIFY| CHAR_PROP_WRITE_WITHOUT_RESP | CHAR_PROP_WRITE | CHAR_PROP_READ ,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_ATTRIBUTE_WRITE | GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 1, &TermCharHandle);

  if (ret != BLE_STATUS_SUCCESS) {
 800699c:	7d7b      	ldrb	r3, [r7, #21]
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d141      	bne.n	8006a26 <Add_ConsoleW2ST_Service+0x17e>
    goto fail;
  }

  COPY_STDERR_CHAR_UUID(uuid);
 80069a2:	231b      	movs	r3, #27
 80069a4:	713b      	strb	r3, [r7, #4]
 80069a6:	23c5      	movs	r3, #197	; 0xc5
 80069a8:	717b      	strb	r3, [r7, #5]
 80069aa:	23d5      	movs	r3, #213	; 0xd5
 80069ac:	71bb      	strb	r3, [r7, #6]
 80069ae:	23a5      	movs	r3, #165	; 0xa5
 80069b0:	71fb      	strb	r3, [r7, #7]
 80069b2:	2302      	movs	r3, #2
 80069b4:	723b      	strb	r3, [r7, #8]
 80069b6:	2300      	movs	r3, #0
 80069b8:	727b      	strb	r3, [r7, #9]
 80069ba:	2336      	movs	r3, #54	; 0x36
 80069bc:	72bb      	strb	r3, [r7, #10]
 80069be:	23ac      	movs	r3, #172	; 0xac
 80069c0:	72fb      	strb	r3, [r7, #11]
 80069c2:	23e1      	movs	r3, #225	; 0xe1
 80069c4:	733b      	strb	r3, [r7, #12]
 80069c6:	2311      	movs	r3, #17
 80069c8:	737b      	strb	r3, [r7, #13]
 80069ca:	230e      	movs	r3, #14
 80069cc:	73bb      	strb	r3, [r7, #14]
 80069ce:	2300      	movs	r3, #0
 80069d0:	73fb      	strb	r3, [r7, #15]
 80069d2:	2302      	movs	r3, #2
 80069d4:	743b      	strb	r3, [r7, #16]
 80069d6:	2300      	movs	r3, #0
 80069d8:	747b      	strb	r3, [r7, #17]
 80069da:	2300      	movs	r3, #0
 80069dc:	74bb      	strb	r3, [r7, #18]
 80069de:	2300      	movs	r3, #0
 80069e0:	74fb      	strb	r3, [r7, #19]
  BLUENRG_memcpy(&char_uuid.Char_UUID_128, uuid, 16);
 80069e2:	4b17      	ldr	r3, [pc, #92]	; (8006a40 <Add_ConsoleW2ST_Service+0x198>)
 80069e4:	461c      	mov	r4, r3
 80069e6:	1d3b      	adds	r3, r7, #4
 80069e8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80069ea:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret =  aci_gatt_add_char(ConsoleW2STHandle, UUID_TYPE_128, &char_uuid, W2ST_MAX_CHAR_LEN,
 80069ee:	4b13      	ldr	r3, [pc, #76]	; (8006a3c <Add_ConsoleW2ST_Service+0x194>)
 80069f0:	8818      	ldrh	r0, [r3, #0]
 80069f2:	4b15      	ldr	r3, [pc, #84]	; (8006a48 <Add_ConsoleW2ST_Service+0x1a0>)
 80069f4:	9305      	str	r3, [sp, #20]
 80069f6:	2301      	movs	r3, #1
 80069f8:	9304      	str	r3, [sp, #16]
 80069fa:	2310      	movs	r3, #16
 80069fc:	9303      	str	r3, [sp, #12]
 80069fe:	2304      	movs	r3, #4
 8006a00:	9302      	str	r3, [sp, #8]
 8006a02:	2300      	movs	r3, #0
 8006a04:	9301      	str	r3, [sp, #4]
 8006a06:	2312      	movs	r3, #18
 8006a08:	9300      	str	r3, [sp, #0]
 8006a0a:	2314      	movs	r3, #20
 8006a0c:	4a0c      	ldr	r2, [pc, #48]	; (8006a40 <Add_ConsoleW2ST_Service+0x198>)
 8006a0e:	2102      	movs	r1, #2
 8006a10:	f007 fe15 	bl	800e63e <aci_gatt_add_char>
 8006a14:	4603      	mov	r3, r0
 8006a16:	757b      	strb	r3, [r7, #21]
                           CHAR_PROP_NOTIFY | CHAR_PROP_READ,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 1, &StdErrCharHandle);

  if (ret != BLE_STATUS_SUCCESS) {
 8006a18:	7d7b      	ldrb	r3, [r7, #21]
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d105      	bne.n	8006a2a <Add_ConsoleW2ST_Service+0x182>
     goto fail;
  }

  return BLE_STATUS_SUCCESS;
 8006a1e:	2300      	movs	r3, #0
 8006a20:	e005      	b.n	8006a2e <Add_ConsoleW2ST_Service+0x186>
    goto fail;
 8006a22:	bf00      	nop
 8006a24:	e002      	b.n	8006a2c <Add_ConsoleW2ST_Service+0x184>
    goto fail;
 8006a26:	bf00      	nop
 8006a28:	e000      	b.n	8006a2c <Add_ConsoleW2ST_Service+0x184>
     goto fail;
 8006a2a:	bf00      	nop

fail:
  return BLE_STATUS_ERROR;
 8006a2c:	2347      	movs	r3, #71	; 0x47
}
 8006a2e:	4618      	mov	r0, r3
 8006a30:	371c      	adds	r7, #28
 8006a32:	46bd      	mov	sp, r7
 8006a34:	bd90      	pop	{r4, r7, pc}
 8006a36:	bf00      	nop
 8006a38:	20000208 	.word	0x20000208
 8006a3c:	200000e2 	.word	0x200000e2
 8006a40:	20000218 	.word	0x20000218
 8006a44:	200000e4 	.word	0x200000e4
 8006a48:	200000e6 	.word	0x200000e6

08006a4c <Environmental_Update>:
 * @param  int32_t pressure value
 * @param  int16_t temperature value
 * @retval tBleStatus Status
 */
tBleStatus Environmental_Update(int32_t press, int16_t temp)
{
 8006a4c:	b580      	push	{r7, lr}
 8006a4e:	b088      	sub	sp, #32
 8006a50:	af02      	add	r7, sp, #8
 8006a52:	6078      	str	r0, [r7, #4]
 8006a54:	460b      	mov	r3, r1
 8006a56:	807b      	strh	r3, [r7, #2]
  tBleStatus ret;
  uint8_t buff[8];
  HOST_TO_LE_16(buff, HAL_GetTick()>>3);
 8006a58:	f002 f860 	bl	8008b1c <HAL_GetTick>
 8006a5c:	4603      	mov	r3, r0
 8006a5e:	08db      	lsrs	r3, r3, #3
 8006a60:	b2db      	uxtb	r3, r3
 8006a62:	733b      	strb	r3, [r7, #12]
 8006a64:	f002 f85a 	bl	8008b1c <HAL_GetTick>
 8006a68:	4603      	mov	r3, r0
 8006a6a:	0adb      	lsrs	r3, r3, #11
 8006a6c:	b2db      	uxtb	r3, r3
 8006a6e:	737b      	strb	r3, [r7, #13]

  HOST_TO_LE_32(buff+2,press);
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	b2db      	uxtb	r3, r3
 8006a74:	73bb      	strb	r3, [r7, #14]
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	121b      	asrs	r3, r3, #8
 8006a7a:	b2db      	uxtb	r3, r3
 8006a7c:	73fb      	strb	r3, [r7, #15]
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	141b      	asrs	r3, r3, #16
 8006a82:	b2db      	uxtb	r3, r3
 8006a84:	743b      	strb	r3, [r7, #16]
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	161b      	asrs	r3, r3, #24
 8006a8a:	b2db      	uxtb	r3, r3
 8006a8c:	747b      	strb	r3, [r7, #17]
  HOST_TO_LE_16(buff+6,temp);
 8006a8e:	887b      	ldrh	r3, [r7, #2]
 8006a90:	b2db      	uxtb	r3, r3
 8006a92:	74bb      	strb	r3, [r7, #18]
 8006a94:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8006a98:	121b      	asrs	r3, r3, #8
 8006a9a:	b21b      	sxth	r3, r3
 8006a9c:	b2db      	uxtb	r3, r3
 8006a9e:	74fb      	strb	r3, [r7, #19]

  ret = aci_gatt_update_char_value(HWServW2STHandle, EnvironmentalCharHandle,
 8006aa0:	4b0b      	ldr	r3, [pc, #44]	; (8006ad0 <Environmental_Update+0x84>)
 8006aa2:	8818      	ldrh	r0, [r3, #0]
 8006aa4:	4b0b      	ldr	r3, [pc, #44]	; (8006ad4 <Environmental_Update+0x88>)
 8006aa6:	8819      	ldrh	r1, [r3, #0]
 8006aa8:	f107 030c 	add.w	r3, r7, #12
 8006aac:	9300      	str	r3, [sp, #0]
 8006aae:	2308      	movs	r3, #8
 8006ab0:	2200      	movs	r2, #0
 8006ab2:	f007 fecc 	bl	800e84e <aci_gatt_update_char_value>
 8006ab6:	4603      	mov	r3, r0
 8006ab8:	75fb      	strb	r3, [r7, #23]
                                   0, 8, buff);

  if (ret != BLE_STATUS_SUCCESS){
 8006aba:	7dfb      	ldrb	r3, [r7, #23]
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d001      	beq.n	8006ac4 <Environmental_Update+0x78>
    PRINT_DBG("Error while updating TEMP characteristic: 0x%04X\r\n",ret) ;
    return BLE_STATUS_ERROR ;
 8006ac0:	2347      	movs	r3, #71	; 0x47
 8006ac2:	e000      	b.n	8006ac6 <Environmental_Update+0x7a>
  }

  return BLE_STATUS_SUCCESS;
 8006ac4:	2300      	movs	r3, #0
}
 8006ac6:	4618      	mov	r0, r3
 8006ac8:	3718      	adds	r7, #24
 8006aca:	46bd      	mov	sp, r7
 8006acc:	bd80      	pop	{r7, pc}
 8006ace:	bf00      	nop
 8006ad0:	200000d8 	.word	0x200000d8
 8006ad4:	200000da 	.word	0x200000da

08006ad8 <Acc_Update>:
 * @brief  Update acceleration characteristic value
 * @param  AxesRaw_t structure containing acceleration value in mg.
 * @retval tBleStatus Status
 */
tBleStatus Acc_Update(AxesRaw_t *x_axes, AxesRaw_t *g_axes, AxesRaw_t *m_axes)
{
 8006ad8:	b580      	push	{r7, lr}
 8006ada:	b08c      	sub	sp, #48	; 0x30
 8006adc:	af02      	add	r7, sp, #8
 8006ade:	60f8      	str	r0, [r7, #12]
 8006ae0:	60b9      	str	r1, [r7, #8]
 8006ae2:	607a      	str	r2, [r7, #4]
  uint8_t buff[2+2*3*3];
  tBleStatus ret;

  HOST_TO_LE_16(buff,(HAL_GetTick()>>3));
 8006ae4:	f002 f81a 	bl	8008b1c <HAL_GetTick>
 8006ae8:	4603      	mov	r3, r0
 8006aea:	08db      	lsrs	r3, r3, #3
 8006aec:	b2db      	uxtb	r3, r3
 8006aee:	743b      	strb	r3, [r7, #16]
 8006af0:	f002 f814 	bl	8008b1c <HAL_GetTick>
 8006af4:	4603      	mov	r3, r0
 8006af6:	0adb      	lsrs	r3, r3, #11
 8006af8:	b2db      	uxtb	r3, r3
 8006afa:	747b      	strb	r3, [r7, #17]

  HOST_TO_LE_16(buff+2, -x_axes->AXIS_X);
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	b2db      	uxtb	r3, r3
 8006b02:	425b      	negs	r3, r3
 8006b04:	b2db      	uxtb	r3, r3
 8006b06:	74bb      	strb	r3, [r7, #18]
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	425b      	negs	r3, r3
 8006b0e:	121b      	asrs	r3, r3, #8
 8006b10:	b2db      	uxtb	r3, r3
 8006b12:	74fb      	strb	r3, [r7, #19]
  HOST_TO_LE_16(buff+4,  x_axes->AXIS_Y);
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	685b      	ldr	r3, [r3, #4]
 8006b18:	b2db      	uxtb	r3, r3
 8006b1a:	753b      	strb	r3, [r7, #20]
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	685b      	ldr	r3, [r3, #4]
 8006b20:	121b      	asrs	r3, r3, #8
 8006b22:	b2db      	uxtb	r3, r3
 8006b24:	757b      	strb	r3, [r7, #21]
  HOST_TO_LE_16(buff+6, -x_axes->AXIS_Z);
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	689b      	ldr	r3, [r3, #8]
 8006b2a:	b2db      	uxtb	r3, r3
 8006b2c:	425b      	negs	r3, r3
 8006b2e:	b2db      	uxtb	r3, r3
 8006b30:	75bb      	strb	r3, [r7, #22]
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	689b      	ldr	r3, [r3, #8]
 8006b36:	425b      	negs	r3, r3
 8006b38:	121b      	asrs	r3, r3, #8
 8006b3a:	b2db      	uxtb	r3, r3
 8006b3c:	75fb      	strb	r3, [r7, #23]

  HOST_TO_LE_16(buff+8,  g_axes->AXIS_X);
 8006b3e:	68bb      	ldr	r3, [r7, #8]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	b2db      	uxtb	r3, r3
 8006b44:	763b      	strb	r3, [r7, #24]
 8006b46:	68bb      	ldr	r3, [r7, #8]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	121b      	asrs	r3, r3, #8
 8006b4c:	b2db      	uxtb	r3, r3
 8006b4e:	767b      	strb	r3, [r7, #25]
  HOST_TO_LE_16(buff+10, g_axes->AXIS_Y);
 8006b50:	68bb      	ldr	r3, [r7, #8]
 8006b52:	685b      	ldr	r3, [r3, #4]
 8006b54:	b2db      	uxtb	r3, r3
 8006b56:	76bb      	strb	r3, [r7, #26]
 8006b58:	68bb      	ldr	r3, [r7, #8]
 8006b5a:	685b      	ldr	r3, [r3, #4]
 8006b5c:	121b      	asrs	r3, r3, #8
 8006b5e:	b2db      	uxtb	r3, r3
 8006b60:	76fb      	strb	r3, [r7, #27]
  HOST_TO_LE_16(buff+12, g_axes->AXIS_Z);
 8006b62:	68bb      	ldr	r3, [r7, #8]
 8006b64:	689b      	ldr	r3, [r3, #8]
 8006b66:	b2db      	uxtb	r3, r3
 8006b68:	773b      	strb	r3, [r7, #28]
 8006b6a:	68bb      	ldr	r3, [r7, #8]
 8006b6c:	689b      	ldr	r3, [r3, #8]
 8006b6e:	121b      	asrs	r3, r3, #8
 8006b70:	b2db      	uxtb	r3, r3
 8006b72:	777b      	strb	r3, [r7, #29]

  HOST_TO_LE_16(buff+14, m_axes->AXIS_X);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	b2db      	uxtb	r3, r3
 8006b7a:	77bb      	strb	r3, [r7, #30]
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	121b      	asrs	r3, r3, #8
 8006b82:	b2db      	uxtb	r3, r3
 8006b84:	77fb      	strb	r3, [r7, #31]
  HOST_TO_LE_16(buff+16, m_axes->AXIS_Y);
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	685b      	ldr	r3, [r3, #4]
 8006b8a:	b2db      	uxtb	r3, r3
 8006b8c:	f887 3020 	strb.w	r3, [r7, #32]
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	685b      	ldr	r3, [r3, #4]
 8006b94:	121b      	asrs	r3, r3, #8
 8006b96:	b2db      	uxtb	r3, r3
 8006b98:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  HOST_TO_LE_16(buff+18, m_axes->AXIS_Z);
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	689b      	ldr	r3, [r3, #8]
 8006ba0:	b2db      	uxtb	r3, r3
 8006ba2:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	689b      	ldr	r3, [r3, #8]
 8006baa:	121b      	asrs	r3, r3, #8
 8006bac:	b2db      	uxtb	r3, r3
 8006bae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  ret = aci_gatt_update_char_value(HWServW2STHandle, AccGyroMagCharHandle,
 8006bb2:	4b0c      	ldr	r3, [pc, #48]	; (8006be4 <Acc_Update+0x10c>)
 8006bb4:	8818      	ldrh	r0, [r3, #0]
 8006bb6:	4b0c      	ldr	r3, [pc, #48]	; (8006be8 <Acc_Update+0x110>)
 8006bb8:	8819      	ldrh	r1, [r3, #0]
 8006bba:	f107 0310 	add.w	r3, r7, #16
 8006bbe:	9300      	str	r3, [sp, #0]
 8006bc0:	2314      	movs	r3, #20
 8006bc2:	2200      	movs	r2, #0
 8006bc4:	f007 fe43 	bl	800e84e <aci_gatt_update_char_value>
 8006bc8:	4603      	mov	r3, r0
 8006bca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				   0, 2+2*3*3, buff);
  if (ret != BLE_STATUS_SUCCESS){
 8006bce:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d001      	beq.n	8006bda <Acc_Update+0x102>
    PRINT_DBG("Error while updating Acceleration characteristic: 0x%02X\r\n",ret) ;
    return BLE_STATUS_ERROR ;
 8006bd6:	2347      	movs	r3, #71	; 0x47
 8006bd8:	e000      	b.n	8006bdc <Acc_Update+0x104>
  }

  return BLE_STATUS_SUCCESS;
 8006bda:	2300      	movs	r3, #0
}
 8006bdc:	4618      	mov	r0, r3
 8006bde:	3728      	adds	r7, #40	; 0x28
 8006be0:	46bd      	mov	sp, r7
 8006be2:	bd80      	pop	{r7, pc}
 8006be4:	200000d8 	.word	0x200000d8
 8006be8:	200000dc 	.word	0x200000dc

08006bec <Quat_Update>:
 * @brief  Update quaternions characteristic value
 * @param  SensorAxes_t *data Structure containing the quaterions
 * @retval tBleStatus      Status
 */
tBleStatus Quat_Update(AxesRaw_t *data)
{
 8006bec:	b580      	push	{r7, lr}
 8006bee:	b088      	sub	sp, #32
 8006bf0:	af02      	add	r7, sp, #8
 8006bf2:	6078      	str	r0, [r7, #4]
  tBleStatus ret;
  uint8_t buff[2+6*SEND_N_QUATERNIONS];

  HOST_TO_LE_16(buff,(HAL_GetTick()>>3));
 8006bf4:	f001 ff92 	bl	8008b1c <HAL_GetTick>
 8006bf8:	4603      	mov	r3, r0
 8006bfa:	08db      	lsrs	r3, r3, #3
 8006bfc:	b2db      	uxtb	r3, r3
 8006bfe:	733b      	strb	r3, [r7, #12]
 8006c00:	f001 ff8c 	bl	8008b1c <HAL_GetTick>
 8006c04:	4603      	mov	r3, r0
 8006c06:	0adb      	lsrs	r3, r3, #11
 8006c08:	b2db      	uxtb	r3, r3
 8006c0a:	737b      	strb	r3, [r7, #13]

#if SEND_N_QUATERNIONS == 1
  HOST_TO_LE_16(buff+2,data[0].AXIS_X);
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	b2db      	uxtb	r3, r3
 8006c12:	73bb      	strb	r3, [r7, #14]
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	121b      	asrs	r3, r3, #8
 8006c1a:	b2db      	uxtb	r3, r3
 8006c1c:	73fb      	strb	r3, [r7, #15]
  HOST_TO_LE_16(buff+4,data[0].AXIS_Y);
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	685b      	ldr	r3, [r3, #4]
 8006c22:	b2db      	uxtb	r3, r3
 8006c24:	743b      	strb	r3, [r7, #16]
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	685b      	ldr	r3, [r3, #4]
 8006c2a:	121b      	asrs	r3, r3, #8
 8006c2c:	b2db      	uxtb	r3, r3
 8006c2e:	747b      	strb	r3, [r7, #17]
  HOST_TO_LE_16(buff+6,data[0].AXIS_Z);
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	689b      	ldr	r3, [r3, #8]
 8006c34:	b2db      	uxtb	r3, r3
 8006c36:	74bb      	strb	r3, [r7, #18]
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	689b      	ldr	r3, [r3, #8]
 8006c3c:	121b      	asrs	r3, r3, #8
 8006c3e:	b2db      	uxtb	r3, r3
 8006c40:	74fb      	strb	r3, [r7, #19]
  HOST_TO_LE_16(buff+18,data[2].AXIS_Z);
#else
#error SEND_N_QUATERNIONS could be only 1,2,3
#endif

  ret = aci_gatt_update_char_value(SWServW2STHandle, QuaternionsCharHandle,
 8006c42:	4b0b      	ldr	r3, [pc, #44]	; (8006c70 <Quat_Update+0x84>)
 8006c44:	8818      	ldrh	r0, [r3, #0]
 8006c46:	4b0b      	ldr	r3, [pc, #44]	; (8006c74 <Quat_Update+0x88>)
 8006c48:	8819      	ldrh	r1, [r3, #0]
 8006c4a:	f107 030c 	add.w	r3, r7, #12
 8006c4e:	9300      	str	r3, [sp, #0]
 8006c50:	2308      	movs	r3, #8
 8006c52:	2200      	movs	r2, #0
 8006c54:	f007 fdfb 	bl	800e84e <aci_gatt_update_char_value>
 8006c58:	4603      	mov	r3, r0
 8006c5a:	75fb      	strb	r3, [r7, #23]
				   0, 2+6*SEND_N_QUATERNIONS, buff);
  if (ret != BLE_STATUS_SUCCESS){
 8006c5c:	7dfb      	ldrb	r3, [r7, #23]
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d001      	beq.n	8006c66 <Quat_Update+0x7a>
    PRINT_DBG("Error while updating Sensor Fusion characteristic: 0x%02X\r\n",ret) ;
    return BLE_STATUS_ERROR ;
 8006c62:	2347      	movs	r3, #71	; 0x47
 8006c64:	e000      	b.n	8006c68 <Quat_Update+0x7c>
  }

  return BLE_STATUS_SUCCESS;
 8006c66:	2300      	movs	r3, #0
}
 8006c68:	4618      	mov	r0, r3
 8006c6a:	3718      	adds	r7, #24
 8006c6c:	46bd      	mov	sp, r7
 8006c6e:	bd80      	pop	{r7, pc}
 8006c70:	200000de 	.word	0x200000de
 8006c74:	200000e0 	.word	0x200000e0

08006c78 <Term_Update>:
 * @param  uint8_t    *data string to write
 * @param  uint8_t    length length of string to write
 * @retval tBleStatus Status
 */
tBleStatus Term_Update(uint8_t *data,uint8_t length)
{
 8006c78:	b580      	push	{r7, lr}
 8006c7a:	b086      	sub	sp, #24
 8006c7c:	af02      	add	r7, sp, #8
 8006c7e:	6078      	str	r0, [r7, #4]
 8006c80:	460b      	mov	r3, r1
 8006c82:	70fb      	strb	r3, [r7, #3]
  tBleStatus ret;
  uint8_t Offset;
  uint8_t DataToSend;

  /* Split the code in packages */
  for(Offset =0; Offset<length; Offset +=W2ST_MAX_CHAR_LEN){
 8006c84:	2300      	movs	r3, #0
 8006c86:	73fb      	strb	r3, [r7, #15]
 8006c88:	e02d      	b.n	8006ce6 <Term_Update+0x6e>
    DataToSend = (length-Offset);
 8006c8a:	78fa      	ldrb	r2, [r7, #3]
 8006c8c:	7bfb      	ldrb	r3, [r7, #15]
 8006c8e:	1ad3      	subs	r3, r2, r3
 8006c90:	73bb      	strb	r3, [r7, #14]
    DataToSend = (DataToSend>W2ST_MAX_CHAR_LEN) ?  W2ST_MAX_CHAR_LEN : DataToSend;
 8006c92:	7bbb      	ldrb	r3, [r7, #14]
 8006c94:	2b14      	cmp	r3, #20
 8006c96:	bf28      	it	cs
 8006c98:	2314      	movcs	r3, #20
 8006c9a:	73bb      	strb	r3, [r7, #14]

    /* keep a copy */
    memcpy(LastTermBuffer,data+Offset,DataToSend);
 8006c9c:	7bfb      	ldrb	r3, [r7, #15]
 8006c9e:	687a      	ldr	r2, [r7, #4]
 8006ca0:	4413      	add	r3, r2
 8006ca2:	7bba      	ldrb	r2, [r7, #14]
 8006ca4:	4619      	mov	r1, r3
 8006ca6:	4814      	ldr	r0, [pc, #80]	; (8006cf8 <Term_Update+0x80>)
 8006ca8:	f00a fc82 	bl	80115b0 <memcpy>
    LastTermLen = DataToSend;
 8006cac:	4a13      	ldr	r2, [pc, #76]	; (8006cfc <Term_Update+0x84>)
 8006cae:	7bbb      	ldrb	r3, [r7, #14]
 8006cb0:	7013      	strb	r3, [r2, #0]

    ret = aci_gatt_update_char_value(ConsoleW2STHandle, TermCharHandle, 0, DataToSend , data+Offset);
 8006cb2:	4b13      	ldr	r3, [pc, #76]	; (8006d00 <Term_Update+0x88>)
 8006cb4:	8818      	ldrh	r0, [r3, #0]
 8006cb6:	4b13      	ldr	r3, [pc, #76]	; (8006d04 <Term_Update+0x8c>)
 8006cb8:	8819      	ldrh	r1, [r3, #0]
 8006cba:	7bfb      	ldrb	r3, [r7, #15]
 8006cbc:	687a      	ldr	r2, [r7, #4]
 8006cbe:	4413      	add	r3, r2
 8006cc0:	7bba      	ldrb	r2, [r7, #14]
 8006cc2:	9300      	str	r3, [sp, #0]
 8006cc4:	4613      	mov	r3, r2
 8006cc6:	2200      	movs	r2, #0
 8006cc8:	f007 fdc1 	bl	800e84e <aci_gatt_update_char_value>
 8006ccc:	4603      	mov	r3, r0
 8006cce:	737b      	strb	r3, [r7, #13]
    if (ret != BLE_STATUS_SUCCESS) {
 8006cd0:	7b7b      	ldrb	r3, [r7, #13]
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d001      	beq.n	8006cda <Term_Update+0x62>
        PRINT_DBG("Term_Update: Error Updating Stdout Char\r\n");
      return BLE_STATUS_ERROR;
 8006cd6:	2347      	movs	r3, #71	; 0x47
 8006cd8:	e00a      	b.n	8006cf0 <Term_Update+0x78>
    }
    HAL_Delay(20);
 8006cda:	2014      	movs	r0, #20
 8006cdc:	f001 ff2a 	bl	8008b34 <HAL_Delay>
  for(Offset =0; Offset<length; Offset +=W2ST_MAX_CHAR_LEN){
 8006ce0:	7bfb      	ldrb	r3, [r7, #15]
 8006ce2:	3314      	adds	r3, #20
 8006ce4:	73fb      	strb	r3, [r7, #15]
 8006ce6:	7bfa      	ldrb	r2, [r7, #15]
 8006ce8:	78fb      	ldrb	r3, [r7, #3]
 8006cea:	429a      	cmp	r2, r3
 8006cec:	d3cd      	bcc.n	8006c8a <Term_Update+0x12>
  }

  return BLE_STATUS_SUCCESS;
 8006cee:	2300      	movs	r3, #0
}
 8006cf0:	4618      	mov	r0, r3
 8006cf2:	3710      	adds	r7, #16
 8006cf4:	46bd      	mov	sp, r7
 8006cf6:	bd80      	pop	{r7, pc}
 8006cf8:	200001f0 	.word	0x200001f0
 8006cfc:	20000204 	.word	0x20000204
 8006d00:	200000e2 	.word	0x200000e2
 8006d04:	200000e4 	.word	0x200000e4

08006d08 <Term_Update_AfterRead>:
 * @brief  Update Terminal characteristic value after a read request
 * @param  None
 * @retval tBleStatus Status
 */
tBleStatus Term_Update_AfterRead(void)
{
 8006d08:	b580      	push	{r7, lr}
 8006d0a:	b084      	sub	sp, #16
 8006d0c:	af02      	add	r7, sp, #8
  tBleStatus ret;

  ret = aci_gatt_update_char_value(ConsoleW2STHandle, TermCharHandle, 0, LastTermLen , LastTermBuffer);
 8006d0e:	4b0b      	ldr	r3, [pc, #44]	; (8006d3c <Term_Update_AfterRead+0x34>)
 8006d10:	8818      	ldrh	r0, [r3, #0]
 8006d12:	4b0b      	ldr	r3, [pc, #44]	; (8006d40 <Term_Update_AfterRead+0x38>)
 8006d14:	8819      	ldrh	r1, [r3, #0]
 8006d16:	4b0b      	ldr	r3, [pc, #44]	; (8006d44 <Term_Update_AfterRead+0x3c>)
 8006d18:	781b      	ldrb	r3, [r3, #0]
 8006d1a:	4a0b      	ldr	r2, [pc, #44]	; (8006d48 <Term_Update_AfterRead+0x40>)
 8006d1c:	9200      	str	r2, [sp, #0]
 8006d1e:	2200      	movs	r2, #0
 8006d20:	f007 fd95 	bl	800e84e <aci_gatt_update_char_value>
 8006d24:	4603      	mov	r3, r0
 8006d26:	71fb      	strb	r3, [r7, #7]
  if (ret != BLE_STATUS_SUCCESS) {
 8006d28:	79fb      	ldrb	r3, [r7, #7]
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d001      	beq.n	8006d32 <Term_Update_AfterRead+0x2a>
    return BLE_STATUS_ERROR;
 8006d2e:	2347      	movs	r3, #71	; 0x47
 8006d30:	e000      	b.n	8006d34 <Term_Update_AfterRead+0x2c>
  }

  return BLE_STATUS_SUCCESS;
 8006d32:	2300      	movs	r3, #0
}
 8006d34:	4618      	mov	r0, r3
 8006d36:	3708      	adds	r7, #8
 8006d38:	46bd      	mov	sp, r7
 8006d3a:	bd80      	pop	{r7, pc}
 8006d3c:	200000e2 	.word	0x200000e2
 8006d40:	200000e4 	.word	0x200000e4
 8006d44:	20000204 	.word	0x20000204
 8006d48:	200001f0 	.word	0x200001f0

08006d4c <Read_Request_CB>:
 *
 * @param  Handle of the characteristic to update
 * @retval None
 */
void Read_Request_CB(uint16_t handle)
{
 8006d4c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006d50:	b08e      	sub	sp, #56	; 0x38
 8006d52:	af00      	add	r7, sp, #0
 8006d54:	4603      	mov	r3, r0
 8006d56:	84fb      	strh	r3, [r7, #38]	; 0x26
  tBleStatus ret;

  if(handle == AccGyroMagCharHandle + 1)
 8006d58:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8006d5a:	4b5c      	ldr	r3, [pc, #368]	; (8006ecc <Read_Request_CB+0x180>)
 8006d5c:	881b      	ldrh	r3, [r3, #0]
 8006d5e:	3301      	adds	r3, #1
 8006d60:	429a      	cmp	r2, r3
 8006d62:	d105      	bne.n	8006d70 <Read_Request_CB+0x24>
  {
    Acc_Update(&x_axes, &g_axes, &m_axes);
 8006d64:	4a5a      	ldr	r2, [pc, #360]	; (8006ed0 <Read_Request_CB+0x184>)
 8006d66:	495b      	ldr	r1, [pc, #364]	; (8006ed4 <Read_Request_CB+0x188>)
 8006d68:	485b      	ldr	r0, [pc, #364]	; (8006ed8 <Read_Request_CB+0x18c>)
 8006d6a:	f7ff feb5 	bl	8006ad8 <Acc_Update>
 8006d6e:	e09a      	b.n	8006ea6 <Read_Request_CB+0x15a>
  }
  else if (handle == EnvironmentalCharHandle + 1)
 8006d70:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8006d72:	4b5a      	ldr	r3, [pc, #360]	; (8006edc <Read_Request_CB+0x190>)
 8006d74:	881b      	ldrh	r3, [r3, #0]
 8006d76:	3301      	adds	r3, #1
 8006d78:	429a      	cmp	r2, r3
 8006d7a:	f040 808c 	bne.w	8006e96 <Read_Request_CB+0x14a>
  {
    float data_t, data_p;
    data_t = 27.0 + ((uint64_t)rand()*5)/RAND_MAX; //T sensor emulation
 8006d7e:	f00a f8ab 	bl	8010ed8 <rand>
 8006d82:	4603      	mov	r3, r0
 8006d84:	17da      	asrs	r2, r3, #31
 8006d86:	61bb      	str	r3, [r7, #24]
 8006d88:	61fa      	str	r2, [r7, #28]
 8006d8a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006d8e:	f04f 0000 	mov.w	r0, #0
 8006d92:	f04f 0100 	mov.w	r1, #0
 8006d96:	0099      	lsls	r1, r3, #2
 8006d98:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8006d9c:	0090      	lsls	r0, r2, #2
 8006d9e:	4602      	mov	r2, r0
 8006da0:	460b      	mov	r3, r1
 8006da2:	69b9      	ldr	r1, [r7, #24]
 8006da4:	1851      	adds	r1, r2, r1
 8006da6:	6139      	str	r1, [r7, #16]
 8006da8:	69f9      	ldr	r1, [r7, #28]
 8006daa:	eb43 0101 	adc.w	r1, r3, r1
 8006dae:	6179      	str	r1, [r7, #20]
 8006db0:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8006db4:	f04f 0300 	mov.w	r3, #0
 8006db8:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8006dbc:	f7fd fc64 	bl	8004688 <__aeabi_uldivmod>
 8006dc0:	4602      	mov	r2, r0
 8006dc2:	460b      	mov	r3, r1
 8006dc4:	4610      	mov	r0, r2
 8006dc6:	4619      	mov	r1, r3
 8006dc8:	f7fd fbd8 	bl	800457c <__aeabi_ul2d>
 8006dcc:	f04f 0200 	mov.w	r2, #0
 8006dd0:	4b43      	ldr	r3, [pc, #268]	; (8006ee0 <Read_Request_CB+0x194>)
 8006dd2:	f7fd fa53 	bl	800427c <__adddf3>
 8006dd6:	4602      	mov	r2, r0
 8006dd8:	460b      	mov	r3, r1
 8006dda:	4610      	mov	r0, r2
 8006ddc:	4619      	mov	r1, r3
 8006dde:	f7fd fc03 	bl	80045e8 <__aeabi_d2f>
 8006de2:	4603      	mov	r3, r0
 8006de4:	637b      	str	r3, [r7, #52]	; 0x34
    data_p = 1000.0 + ((uint64_t)rand()*100)/RAND_MAX; //P sensor emulation
 8006de6:	f00a f877 	bl	8010ed8 <rand>
 8006dea:	4603      	mov	r3, r0
 8006dec:	17da      	asrs	r2, r3, #31
 8006dee:	4698      	mov	r8, r3
 8006df0:	4691      	mov	r9, r2
 8006df2:	4642      	mov	r2, r8
 8006df4:	464b      	mov	r3, r9
 8006df6:	1891      	adds	r1, r2, r2
 8006df8:	6039      	str	r1, [r7, #0]
 8006dfa:	415b      	adcs	r3, r3
 8006dfc:	607b      	str	r3, [r7, #4]
 8006dfe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006e02:	eb12 0408 	adds.w	r4, r2, r8
 8006e06:	eb43 0509 	adc.w	r5, r3, r9
 8006e0a:	f04f 0200 	mov.w	r2, #0
 8006e0e:	f04f 0300 	mov.w	r3, #0
 8006e12:	016b      	lsls	r3, r5, #5
 8006e14:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8006e18:	0162      	lsls	r2, r4, #5
 8006e1a:	eb14 0a02 	adds.w	sl, r4, r2
 8006e1e:	eb45 0b03 	adc.w	fp, r5, r3
 8006e22:	eb1a 0308 	adds.w	r3, sl, r8
 8006e26:	60bb      	str	r3, [r7, #8]
 8006e28:	eb4b 0309 	adc.w	r3, fp, r9
 8006e2c:	60fb      	str	r3, [r7, #12]
 8006e2e:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8006e32:	f04f 0300 	mov.w	r3, #0
 8006e36:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006e3a:	f7fd fc25 	bl	8004688 <__aeabi_uldivmod>
 8006e3e:	4602      	mov	r2, r0
 8006e40:	460b      	mov	r3, r1
 8006e42:	4610      	mov	r0, r2
 8006e44:	4619      	mov	r1, r3
 8006e46:	f7fd fb99 	bl	800457c <__aeabi_ul2d>
 8006e4a:	f04f 0200 	mov.w	r2, #0
 8006e4e:	4b25      	ldr	r3, [pc, #148]	; (8006ee4 <Read_Request_CB+0x198>)
 8006e50:	f7fd fa14 	bl	800427c <__adddf3>
 8006e54:	4602      	mov	r2, r0
 8006e56:	460b      	mov	r3, r1
 8006e58:	4610      	mov	r0, r2
 8006e5a:	4619      	mov	r1, r3
 8006e5c:	f7fd fbc4 	bl	80045e8 <__aeabi_d2f>
 8006e60:	4603      	mov	r3, r0
 8006e62:	633b      	str	r3, [r7, #48]	; 0x30
    Environmental_Update((int32_t)(data_p *100), (int16_t)(data_t * 10));
 8006e64:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8006e68:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8006ee8 <Read_Request_CB+0x19c>
 8006e6c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006e70:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 8006e74:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8006e78:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8006e7c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006e80:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006e84:	ee17 3a90 	vmov	r3, s15
 8006e88:	b21b      	sxth	r3, r3
 8006e8a:	4619      	mov	r1, r3
 8006e8c:	ee16 0a90 	vmov	r0, s13
 8006e90:	f7ff fddc 	bl	8006a4c <Environmental_Update>
 8006e94:	e007      	b.n	8006ea6 <Read_Request_CB+0x15a>
  }
#ifdef STM32L476xx
  else if (handle == TermCharHandle + 1) {
 8006e96:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8006e98:	4b14      	ldr	r3, [pc, #80]	; (8006eec <Read_Request_CB+0x1a0>)
 8006e9a:	881b      	ldrh	r3, [r3, #0]
 8006e9c:	3301      	adds	r3, #1
 8006e9e:	429a      	cmp	r2, r3
 8006ea0:	d101      	bne.n	8006ea6 <Read_Request_CB+0x15a>
    /* Send again the last packet for Terminal */
    Term_Update_AfterRead();
 8006ea2:	f7ff ff31 	bl	8006d08 <Term_Update_AfterRead>
  }
#endif /* STM32L476xx */

  if(connection_handle !=0)
 8006ea6:	4b12      	ldr	r3, [pc, #72]	; (8006ef0 <Read_Request_CB+0x1a4>)
 8006ea8:	881b      	ldrh	r3, [r3, #0]
 8006eaa:	b29b      	uxth	r3, r3
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d008      	beq.n	8006ec2 <Read_Request_CB+0x176>
  {
    ret = aci_gatt_allow_read(connection_handle);
 8006eb0:	4b0f      	ldr	r3, [pc, #60]	; (8006ef0 <Read_Request_CB+0x1a4>)
 8006eb2:	881b      	ldrh	r3, [r3, #0]
 8006eb4:	b29b      	uxth	r3, r3
 8006eb6:	4618      	mov	r0, r3
 8006eb8:	f007 fd7b 	bl	800e9b2 <aci_gatt_allow_read>
 8006ebc:	4603      	mov	r3, r0
 8006ebe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (ret != BLE_STATUS_SUCCESS)
    {
      PRINT_DBG("aci_gatt_allow_read() failed: 0x%02x\r\n", ret);
    }
  }
}
 8006ec2:	bf00      	nop
 8006ec4:	3738      	adds	r7, #56	; 0x38
 8006ec6:	46bd      	mov	sp, r7
 8006ec8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006ecc:	200000dc 	.word	0x200000dc
 8006ed0:	20000448 	.word	0x20000448
 8006ed4:	2000043c 	.word	0x2000043c
 8006ed8:	20000430 	.word	0x20000430
 8006edc:	200000da 	.word	0x200000da
 8006ee0:	403b0000 	.word	0x403b0000
 8006ee4:	408f4000 	.word	0x408f4000
 8006ee8:	42c80000 	.word	0x42c80000
 8006eec:	200000e4 	.word	0x200000e4
 8006ef0:	20000428 	.word	0x20000428

08006ef4 <Attribute_Modified_Request_CB>:
 * @param  uint8_t  *att_data attribute data
 * @param  uint8_t  data_length length of the data
 * @retval None
 */
void Attribute_Modified_Request_CB(uint16_t Connection_Handle, uint16_t attr_handle, uint16_t Offset, uint8_t data_length, uint8_t *att_data)
{
 8006ef4:	b590      	push	{r4, r7, lr}
 8006ef6:	b087      	sub	sp, #28
 8006ef8:	af02      	add	r7, sp, #8
 8006efa:	4604      	mov	r4, r0
 8006efc:	4608      	mov	r0, r1
 8006efe:	4611      	mov	r1, r2
 8006f00:	461a      	mov	r2, r3
 8006f02:	4623      	mov	r3, r4
 8006f04:	80fb      	strh	r3, [r7, #6]
 8006f06:	4603      	mov	r3, r0
 8006f08:	80bb      	strh	r3, [r7, #4]
 8006f0a:	460b      	mov	r3, r1
 8006f0c:	807b      	strh	r3, [r7, #2]
 8006f0e:	4613      	mov	r3, r2
 8006f10:	707b      	strb	r3, [r7, #1]
  if(attr_handle == EnvironmentalCharHandle + 2) {
 8006f12:	88ba      	ldrh	r2, [r7, #4]
 8006f14:	4b48      	ldr	r3, [pc, #288]	; (8007038 <Attribute_Modified_Request_CB+0x144>)
 8006f16:	881b      	ldrh	r3, [r3, #0]
 8006f18:	3302      	adds	r3, #2
 8006f1a:	429a      	cmp	r2, r3
 8006f1c:	d10f      	bne.n	8006f3e <Attribute_Modified_Request_CB+0x4a>
    if (att_data[0] == 1) {
 8006f1e:	6a3b      	ldr	r3, [r7, #32]
 8006f20:	781b      	ldrb	r3, [r3, #0]
 8006f22:	2b01      	cmp	r3, #1
 8006f24:	d103      	bne.n	8006f2e <Attribute_Modified_Request_CB+0x3a>
      send_env = TRUE;
 8006f26:	4b45      	ldr	r3, [pc, #276]	; (800703c <Attribute_Modified_Request_CB+0x148>)
 8006f28:	2201      	movs	r2, #1
 8006f2a:	701a      	strb	r2, [r3, #0]
    if (SendBackData) {
      Term_Update(att_data,data_length);
    }
  }
#endif /* STM32L476xx */
}
 8006f2c:	e07f      	b.n	800702e <Attribute_Modified_Request_CB+0x13a>
    } else if (att_data[0] == 0){
 8006f2e:	6a3b      	ldr	r3, [r7, #32]
 8006f30:	781b      	ldrb	r3, [r3, #0]
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d17b      	bne.n	800702e <Attribute_Modified_Request_CB+0x13a>
      send_env = FALSE;
 8006f36:	4b41      	ldr	r3, [pc, #260]	; (800703c <Attribute_Modified_Request_CB+0x148>)
 8006f38:	2200      	movs	r2, #0
 8006f3a:	701a      	strb	r2, [r3, #0]
}
 8006f3c:	e077      	b.n	800702e <Attribute_Modified_Request_CB+0x13a>
  else if (attr_handle == AccGyroMagCharHandle +2) {
 8006f3e:	88ba      	ldrh	r2, [r7, #4]
 8006f40:	4b3f      	ldr	r3, [pc, #252]	; (8007040 <Attribute_Modified_Request_CB+0x14c>)
 8006f42:	881b      	ldrh	r3, [r3, #0]
 8006f44:	3302      	adds	r3, #2
 8006f46:	429a      	cmp	r2, r3
 8006f48:	d10f      	bne.n	8006f6a <Attribute_Modified_Request_CB+0x76>
    if (att_data[0] == 1) {
 8006f4a:	6a3b      	ldr	r3, [r7, #32]
 8006f4c:	781b      	ldrb	r3, [r3, #0]
 8006f4e:	2b01      	cmp	r3, #1
 8006f50:	d103      	bne.n	8006f5a <Attribute_Modified_Request_CB+0x66>
      send_mot = TRUE;
 8006f52:	4b3c      	ldr	r3, [pc, #240]	; (8007044 <Attribute_Modified_Request_CB+0x150>)
 8006f54:	2201      	movs	r2, #1
 8006f56:	701a      	strb	r2, [r3, #0]
}
 8006f58:	e069      	b.n	800702e <Attribute_Modified_Request_CB+0x13a>
    } else if (att_data[0] == 0){
 8006f5a:	6a3b      	ldr	r3, [r7, #32]
 8006f5c:	781b      	ldrb	r3, [r3, #0]
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d165      	bne.n	800702e <Attribute_Modified_Request_CB+0x13a>
      send_mot = FALSE;
 8006f62:	4b38      	ldr	r3, [pc, #224]	; (8007044 <Attribute_Modified_Request_CB+0x150>)
 8006f64:	2200      	movs	r2, #0
 8006f66:	701a      	strb	r2, [r3, #0]
}
 8006f68:	e061      	b.n	800702e <Attribute_Modified_Request_CB+0x13a>
  else if (attr_handle == QuaternionsCharHandle +2) {
 8006f6a:	88ba      	ldrh	r2, [r7, #4]
 8006f6c:	4b36      	ldr	r3, [pc, #216]	; (8007048 <Attribute_Modified_Request_CB+0x154>)
 8006f6e:	881b      	ldrh	r3, [r3, #0]
 8006f70:	3302      	adds	r3, #2
 8006f72:	429a      	cmp	r2, r3
 8006f74:	d10f      	bne.n	8006f96 <Attribute_Modified_Request_CB+0xa2>
    if (att_data[0] == 1) {
 8006f76:	6a3b      	ldr	r3, [r7, #32]
 8006f78:	781b      	ldrb	r3, [r3, #0]
 8006f7a:	2b01      	cmp	r3, #1
 8006f7c:	d103      	bne.n	8006f86 <Attribute_Modified_Request_CB+0x92>
      send_quat = TRUE;
 8006f7e:	4b33      	ldr	r3, [pc, #204]	; (800704c <Attribute_Modified_Request_CB+0x158>)
 8006f80:	2201      	movs	r2, #1
 8006f82:	701a      	strb	r2, [r3, #0]
}
 8006f84:	e053      	b.n	800702e <Attribute_Modified_Request_CB+0x13a>
    } else if (att_data[0] == 0){
 8006f86:	6a3b      	ldr	r3, [r7, #32]
 8006f88:	781b      	ldrb	r3, [r3, #0]
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d14f      	bne.n	800702e <Attribute_Modified_Request_CB+0x13a>
      send_quat = FALSE;
 8006f8e:	4b2f      	ldr	r3, [pc, #188]	; (800704c <Attribute_Modified_Request_CB+0x158>)
 8006f90:	2200      	movs	r2, #0
 8006f92:	701a      	strb	r2, [r3, #0]
}
 8006f94:	e04b      	b.n	800702e <Attribute_Modified_Request_CB+0x13a>
  else if (attr_handle == TermCharHandle + 1) {
 8006f96:	88ba      	ldrh	r2, [r7, #4]
 8006f98:	4b2d      	ldr	r3, [pc, #180]	; (8007050 <Attribute_Modified_Request_CB+0x15c>)
 8006f9a:	881b      	ldrh	r3, [r3, #0]
 8006f9c:	3301      	adds	r3, #1
 8006f9e:	429a      	cmp	r2, r3
 8006fa0:	d145      	bne.n	800702e <Attribute_Modified_Request_CB+0x13a>
    uint32_t SendBackData =1; /* By default Answer with the same message received */
 8006fa2:	2301      	movs	r3, #1
 8006fa4:	60fb      	str	r3, [r7, #12]
    if (SizeOfUpdateBlueFW != 0) {
 8006fa6:	4b2b      	ldr	r3, [pc, #172]	; (8007054 <Attribute_Modified_Request_CB+0x160>)
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d031      	beq.n	8007012 <Attribute_Modified_Request_CB+0x11e>
      int8_t RetValue = UpdateFWBlueNRG(&SizeOfUpdateBlueFW, att_data, data_length, 1);
 8006fae:	787a      	ldrb	r2, [r7, #1]
 8006fb0:	2301      	movs	r3, #1
 8006fb2:	6a39      	ldr	r1, [r7, #32]
 8006fb4:	4827      	ldr	r0, [pc, #156]	; (8007054 <Attribute_Modified_Request_CB+0x160>)
 8006fb6:	f7fd fda7 	bl	8004b08 <UpdateFWBlueNRG>
 8006fba:	4603      	mov	r3, r0
 8006fbc:	72fb      	strb	r3, [r7, #11]
      if (RetValue != 0) {
 8006fbe:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d022      	beq.n	800700c <Attribute_Modified_Request_CB+0x118>
        MCR_FAST_TERM_UPDATE_FOR_OTA(((uint8_t *)&RetValue));
 8006fc6:	4b24      	ldr	r3, [pc, #144]	; (8007058 <Attribute_Modified_Request_CB+0x164>)
 8006fc8:	8818      	ldrh	r0, [r3, #0]
 8006fca:	4b21      	ldr	r3, [pc, #132]	; (8007050 <Attribute_Modified_Request_CB+0x15c>)
 8006fcc:	8819      	ldrh	r1, [r3, #0]
 8006fce:	f107 030b 	add.w	r3, r7, #11
 8006fd2:	9300      	str	r3, [sp, #0]
 8006fd4:	2301      	movs	r3, #1
 8006fd6:	2200      	movs	r2, #0
 8006fd8:	f007 fc39 	bl	800e84e <aci_gatt_update_char_value>
        if (RetValue == 1) {
 8006fdc:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8006fe0:	2b01      	cmp	r3, #1
 8006fe2:	d113      	bne.n	800700c <Attribute_Modified_Request_CB+0x118>
          BytesToWrite = sprintf((char *)BufferToWrite, "The Board will restart in 5 seconds\r\n");
 8006fe4:	491d      	ldr	r1, [pc, #116]	; (800705c <Attribute_Modified_Request_CB+0x168>)
 8006fe6:	481e      	ldr	r0, [pc, #120]	; (8007060 <Attribute_Modified_Request_CB+0x16c>)
 8006fe8:	f00a f95e 	bl	80112a8 <siprintf>
 8006fec:	4603      	mov	r3, r0
 8006fee:	4a1d      	ldr	r2, [pc, #116]	; (8007064 <Attribute_Modified_Request_CB+0x170>)
 8006ff0:	6013      	str	r3, [r2, #0]
          Term_Update(BufferToWrite,BytesToWrite);
 8006ff2:	4b1c      	ldr	r3, [pc, #112]	; (8007064 <Attribute_Modified_Request_CB+0x170>)
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	b2db      	uxtb	r3, r3
 8006ff8:	4619      	mov	r1, r3
 8006ffa:	4819      	ldr	r0, [pc, #100]	; (8007060 <Attribute_Modified_Request_CB+0x16c>)
 8006ffc:	f7ff fe3c 	bl	8006c78 <Term_Update>
          HAL_Delay(5000);
 8007000:	f241 3088 	movw	r0, #5000	; 0x1388
 8007004:	f001 fd96 	bl	8008b34 <HAL_Delay>
          HAL_NVIC_SystemReset();
 8007008:	f003 f911 	bl	800a22e <HAL_NVIC_SystemReset>
      SendBackData = 0;
 800700c:	2300      	movs	r3, #0
 800700e:	60fb      	str	r3, [r7, #12]
 8007010:	e005      	b.n	800701e <Attribute_Modified_Request_CB+0x12a>
      SendBackData = DebugConsoleCommandParsing(att_data,data_length);
 8007012:	787b      	ldrb	r3, [r7, #1]
 8007014:	4619      	mov	r1, r3
 8007016:	6a38      	ldr	r0, [r7, #32]
 8007018:	f000 f826 	bl	8007068 <DebugConsoleCommandParsing>
 800701c:	60f8      	str	r0, [r7, #12]
    if (SendBackData) {
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	2b00      	cmp	r3, #0
 8007022:	d004      	beq.n	800702e <Attribute_Modified_Request_CB+0x13a>
      Term_Update(att_data,data_length);
 8007024:	787b      	ldrb	r3, [r7, #1]
 8007026:	4619      	mov	r1, r3
 8007028:	6a38      	ldr	r0, [r7, #32]
 800702a:	f7ff fe25 	bl	8006c78 <Term_Update>
}
 800702e:	bf00      	nop
 8007030:	3714      	adds	r7, #20
 8007032:	46bd      	mov	sp, r7
 8007034:	bd90      	pop	{r4, r7, pc}
 8007036:	bf00      	nop
 8007038:	200000da 	.word	0x200000da
 800703c:	20000228 	.word	0x20000228
 8007040:	200000dc 	.word	0x200000dc
 8007044:	20000229 	.word	0x20000229
 8007048:	200000e0 	.word	0x200000e0
 800704c:	2000022a 	.word	0x2000022a
 8007050:	200000e4 	.word	0x200000e4
 8007054:	200000e8 	.word	0x200000e8
 8007058:	200000e2 	.word	0x200000e2
 800705c:	08012688 	.word	0x08012688
 8007060:	200000ec 	.word	0x200000ec
 8007064:	200001ec 	.word	0x200001ec

08007068 <DebugConsoleCommandParsing>:
 * @param uint8_t *att_data attribute data
 * @param uint8_t data_length length of the data
 * @retval uint32_t SendItBack true/false
 */
static uint32_t DebugConsoleCommandParsing(uint8_t * att_data, uint8_t data_length)
{
 8007068:	b5f0      	push	{r4, r5, r6, r7, lr}
 800706a:	b08d      	sub	sp, #52	; 0x34
 800706c:	af04      	add	r7, sp, #16
 800706e:	6078      	str	r0, [r7, #4]
 8007070:	460b      	mov	r3, r1
 8007072:	70fb      	strb	r3, [r7, #3]
  uint32_t SendBackData = 1;
 8007074:	2301      	movs	r3, #1
 8007076:	61fb      	str	r3, [r7, #28]

  /* Help Command */
  if(!strncmp("help",(char *)(att_data),4)) {
 8007078:	2204      	movs	r2, #4
 800707a:	6879      	ldr	r1, [r7, #4]
 800707c:	489b      	ldr	r0, [pc, #620]	; (80072ec <DebugConsoleCommandParsing+0x284>)
 800707e:	f00a fa13 	bl	80114a8 <strncmp>
 8007082:	4603      	mov	r3, r0
 8007084:	2b00      	cmp	r3, #0
 8007086:	d110      	bne.n	80070aa <DebugConsoleCommandParsing+0x42>
    /* Print Legend */
    SendBackData=0;
 8007088:	2300      	movs	r3, #0
 800708a:	61fb      	str	r3, [r7, #28]

    BytesToWrite =sprintf((char *)BufferToWrite,"Command:\r\n"
 800708c:	4998      	ldr	r1, [pc, #608]	; (80072f0 <DebugConsoleCommandParsing+0x288>)
 800708e:	4899      	ldr	r0, [pc, #612]	; (80072f4 <DebugConsoleCommandParsing+0x28c>)
 8007090:	f00a f90a 	bl	80112a8 <siprintf>
 8007094:	4603      	mov	r3, r0
 8007096:	4a98      	ldr	r2, [pc, #608]	; (80072f8 <DebugConsoleCommandParsing+0x290>)
 8007098:	6013      	str	r3, [r2, #0]
                          "info -> System Info\r\n"
                          "versionFw  -> FW Version\r\n"
                          "versionBle -> Ble Version\r\n");
    Term_Update(BufferToWrite,BytesToWrite);
 800709a:	4b97      	ldr	r3, [pc, #604]	; (80072f8 <DebugConsoleCommandParsing+0x290>)
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	b2db      	uxtb	r3, r3
 80070a0:	4619      	mov	r1, r3
 80070a2:	4894      	ldr	r0, [pc, #592]	; (80072f4 <DebugConsoleCommandParsing+0x28c>)
 80070a4:	f7ff fde8 	bl	8006c78 <Term_Update>
 80070a8:	e16d      	b.n	8007386 <DebugConsoleCommandParsing+0x31e>
  }
  else if (!strncmp("versionFw",(char *)(att_data),9)) {
 80070aa:	2209      	movs	r2, #9
 80070ac:	6879      	ldr	r1, [r7, #4]
 80070ae:	4893      	ldr	r0, [pc, #588]	; (80072fc <DebugConsoleCommandParsing+0x294>)
 80070b0:	f00a f9fa 	bl	80114a8 <strncmp>
 80070b4:	4603      	mov	r3, r0
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d118      	bne.n	80070ec <DebugConsoleCommandParsing+0x84>
    BytesToWrite = sprintf((char *)BufferToWrite,"%s_%s_%c.%c.%c\r\n",
 80070ba:	2332      	movs	r3, #50	; 0x32
 80070bc:	9302      	str	r3, [sp, #8]
 80070be:	2332      	movs	r3, #50	; 0x32
 80070c0:	9301      	str	r3, [sp, #4]
 80070c2:	2333      	movs	r3, #51	; 0x33
 80070c4:	9300      	str	r3, [sp, #0]
 80070c6:	4b8e      	ldr	r3, [pc, #568]	; (8007300 <DebugConsoleCommandParsing+0x298>)
 80070c8:	4a8e      	ldr	r2, [pc, #568]	; (8007304 <DebugConsoleCommandParsing+0x29c>)
 80070ca:	498f      	ldr	r1, [pc, #572]	; (8007308 <DebugConsoleCommandParsing+0x2a0>)
 80070cc:	4889      	ldr	r0, [pc, #548]	; (80072f4 <DebugConsoleCommandParsing+0x28c>)
 80070ce:	f00a f8eb 	bl	80112a8 <siprintf>
 80070d2:	4603      	mov	r3, r0
 80070d4:	4a88      	ldr	r2, [pc, #544]	; (80072f8 <DebugConsoleCommandParsing+0x290>)
 80070d6:	6013      	str	r3, [r2, #0]
                            ,BLUENRG_PACKAGENAME,
                             PACK_VERSION_MAJOR,
                             PACK_VERSION_MINOR,
                             PACK_VERSION_PATCH);

    Term_Update(BufferToWrite,BytesToWrite);
 80070d8:	4b87      	ldr	r3, [pc, #540]	; (80072f8 <DebugConsoleCommandParsing+0x290>)
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	b2db      	uxtb	r3, r3
 80070de:	4619      	mov	r1, r3
 80070e0:	4884      	ldr	r0, [pc, #528]	; (80072f4 <DebugConsoleCommandParsing+0x28c>)
 80070e2:	f7ff fdc9 	bl	8006c78 <Term_Update>
    SendBackData=0;
 80070e6:	2300      	movs	r3, #0
 80070e8:	61fb      	str	r3, [r7, #28]
 80070ea:	e14c      	b.n	8007386 <DebugConsoleCommandParsing+0x31e>

  }
  else if (!strncmp("info",(char *)(att_data),4)) {
 80070ec:	2204      	movs	r2, #4
 80070ee:	6879      	ldr	r1, [r7, #4]
 80070f0:	4886      	ldr	r0, [pc, #536]	; (800730c <DebugConsoleCommandParsing+0x2a4>)
 80070f2:	f00a f9d9 	bl	80114a8 <strncmp>
 80070f6:	4603      	mov	r3, r0
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d143      	bne.n	8007184 <DebugConsoleCommandParsing+0x11c>
    SendBackData=0;
 80070fc:	2300      	movs	r3, #0
 80070fe:	61fb      	str	r3, [r7, #28]

    BytesToWrite = sprintf((char *)BufferToWrite,
 8007100:	2332      	movs	r3, #50	; 0x32
 8007102:	9301      	str	r3, [sp, #4]
 8007104:	2332      	movs	r3, #50	; 0x32
 8007106:	9300      	str	r3, [sp, #0]
 8007108:	2333      	movs	r3, #51	; 0x33
 800710a:	4a7d      	ldr	r2, [pc, #500]	; (8007300 <DebugConsoleCommandParsing+0x298>)
 800710c:	4980      	ldr	r1, [pc, #512]	; (8007310 <DebugConsoleCommandParsing+0x2a8>)
 800710e:	4879      	ldr	r0, [pc, #484]	; (80072f4 <DebugConsoleCommandParsing+0x28c>)
 8007110:	f00a f8ca 	bl	80112a8 <siprintf>
 8007114:	4603      	mov	r3, r0
 8007116:	4a78      	ldr	r2, [pc, #480]	; (80072f8 <DebugConsoleCommandParsing+0x290>)
 8007118:	6013      	str	r3, [r2, #0]
                           "\tVersion %c.%c.%c\r\n"
                           "\tSTM32L476RG-Nucleo board"
                           "\r\n",
                           BLUENRG_PACKAGENAME,
                           PACK_VERSION_MAJOR, PACK_VERSION_MINOR, PACK_VERSION_PATCH);
    Term_Update(BufferToWrite, BytesToWrite);
 800711a:	4b77      	ldr	r3, [pc, #476]	; (80072f8 <DebugConsoleCommandParsing+0x290>)
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	b2db      	uxtb	r3, r3
 8007120:	4619      	mov	r1, r3
 8007122:	4874      	ldr	r0, [pc, #464]	; (80072f4 <DebugConsoleCommandParsing+0x28c>)
 8007124:	f7ff fda8 	bl	8006c78 <Term_Update>
#elif defined (__CC_ARM)
                           " (KEIL)\r\n",
#elif defined (__GNUC__)
                           " (STM32CubeIDE)\r\n",
#endif
                           (uint16_t)((HAL_GetHalVersion() >>24)),
 8007128:	f001 fd28 	bl	8008b7c <HAL_GetHalVersion>
 800712c:	4603      	mov	r3, r0
 800712e:	0e1b      	lsrs	r3, r3, #24
 8007130:	b29b      	uxth	r3, r3
    BytesToWrite = sprintf((char *)BufferToWrite,
 8007132:	461e      	mov	r6, r3
                           (uint16_t)((HAL_GetHalVersion() >>16)&0xFF),
 8007134:	f001 fd22 	bl	8008b7c <HAL_GetHalVersion>
 8007138:	4603      	mov	r3, r0
 800713a:	0c1b      	lsrs	r3, r3, #16
 800713c:	b29b      	uxth	r3, r3
    BytesToWrite = sprintf((char *)BufferToWrite,
 800713e:	b2dd      	uxtb	r5, r3
                           (uint16_t)((HAL_GetHalVersion() >> 8)&0xFF),
 8007140:	f001 fd1c 	bl	8008b7c <HAL_GetHalVersion>
 8007144:	4603      	mov	r3, r0
 8007146:	0a1b      	lsrs	r3, r3, #8
 8007148:	b29b      	uxth	r3, r3
    BytesToWrite = sprintf((char *)BufferToWrite,
 800714a:	b2dc      	uxtb	r4, r3
                           (uint16_t)((HAL_GetHalVersion()     )&0xFF),
 800714c:	f001 fd16 	bl	8008b7c <HAL_GetHalVersion>
 8007150:	4603      	mov	r3, r0
 8007152:	b29b      	uxth	r3, r3
    BytesToWrite = sprintf((char *)BufferToWrite,
 8007154:	b2db      	uxtb	r3, r3
 8007156:	4a6f      	ldr	r2, [pc, #444]	; (8007314 <DebugConsoleCommandParsing+0x2ac>)
 8007158:	9203      	str	r2, [sp, #12]
 800715a:	4a6f      	ldr	r2, [pc, #444]	; (8007318 <DebugConsoleCommandParsing+0x2b0>)
 800715c:	9202      	str	r2, [sp, #8]
 800715e:	9301      	str	r3, [sp, #4]
 8007160:	9400      	str	r4, [sp, #0]
 8007162:	462b      	mov	r3, r5
 8007164:	4632      	mov	r2, r6
 8007166:	496d      	ldr	r1, [pc, #436]	; (800731c <DebugConsoleCommandParsing+0x2b4>)
 8007168:	4862      	ldr	r0, [pc, #392]	; (80072f4 <DebugConsoleCommandParsing+0x28c>)
 800716a:	f00a f89d 	bl	80112a8 <siprintf>
 800716e:	4603      	mov	r3, r0
 8007170:	4a61      	ldr	r2, [pc, #388]	; (80072f8 <DebugConsoleCommandParsing+0x290>)
 8007172:	6013      	str	r3, [r2, #0]
                           __DATE__,__TIME__);
    Term_Update(BufferToWrite,BytesToWrite);
 8007174:	4b60      	ldr	r3, [pc, #384]	; (80072f8 <DebugConsoleCommandParsing+0x290>)
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	b2db      	uxtb	r3, r3
 800717a:	4619      	mov	r1, r3
 800717c:	485d      	ldr	r0, [pc, #372]	; (80072f4 <DebugConsoleCommandParsing+0x28c>)
 800717e:	f7ff fd7b 	bl	8006c78 <Term_Update>
 8007182:	e100      	b.n	8007386 <DebugConsoleCommandParsing+0x31e>
  }
  else if (!strncmp("upgradeFw", (char *)(att_data), 9)) {
 8007184:	2209      	movs	r2, #9
 8007186:	6879      	ldr	r1, [r7, #4]
 8007188:	4865      	ldr	r0, [pc, #404]	; (8007320 <DebugConsoleCommandParsing+0x2b8>)
 800718a:	f00a f98d 	bl	80114a8 <strncmp>
 800718e:	4603      	mov	r3, r0
 8007190:	2b00      	cmp	r3, #0
 8007192:	f040 8092 	bne.w	80072ba <DebugConsoleCommandParsing+0x252>
    uint32_t uwCRCValue;
    uint8_t *PointerByte = (uint8_t*) &SizeOfUpdateBlueFW;
 8007196:	4b63      	ldr	r3, [pc, #396]	; (8007324 <DebugConsoleCommandParsing+0x2bc>)
 8007198:	61bb      	str	r3, [r7, #24]

    SizeOfUpdateBlueFW = atoi((char *)(att_data + 9));
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	3309      	adds	r3, #9
 800719e:	4618      	mov	r0, r3
 80071a0:	f009 fe67 	bl	8010e72 <atoi>
 80071a4:	4603      	mov	r3, r0
 80071a6:	461a      	mov	r2, r3
 80071a8:	4b5e      	ldr	r3, [pc, #376]	; (8007324 <DebugConsoleCommandParsing+0x2bc>)
 80071aa:	601a      	str	r2, [r3, #0]
    PointerByte[0] = att_data[ 9];
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	7a5a      	ldrb	r2, [r3, #9]
 80071b0:	69bb      	ldr	r3, [r7, #24]
 80071b2:	701a      	strb	r2, [r3, #0]
    PointerByte[1] = att_data[10];
 80071b4:	69bb      	ldr	r3, [r7, #24]
 80071b6:	3301      	adds	r3, #1
 80071b8:	687a      	ldr	r2, [r7, #4]
 80071ba:	7a92      	ldrb	r2, [r2, #10]
 80071bc:	701a      	strb	r2, [r3, #0]
    PointerByte[2] = att_data[11];
 80071be:	69bb      	ldr	r3, [r7, #24]
 80071c0:	3302      	adds	r3, #2
 80071c2:	687a      	ldr	r2, [r7, #4]
 80071c4:	7ad2      	ldrb	r2, [r2, #11]
 80071c6:	701a      	strb	r2, [r3, #0]
    PointerByte[3] = att_data[12];
 80071c8:	69bb      	ldr	r3, [r7, #24]
 80071ca:	3303      	adds	r3, #3
 80071cc:	687a      	ldr	r2, [r7, #4]
 80071ce:	7b12      	ldrb	r2, [r2, #12]
 80071d0:	701a      	strb	r2, [r3, #0]

    /* Check the Maximum Possible OTA size */
    if (SizeOfUpdateBlueFW > OTA_MAX_PROG_SIZE) {
 80071d2:	4b54      	ldr	r3, [pc, #336]	; (8007324 <DebugConsoleCommandParsing+0x2bc>)
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	4a54      	ldr	r2, [pc, #336]	; (8007328 <DebugConsoleCommandParsing+0x2c0>)
 80071d8:	4293      	cmp	r3, r2
 80071da:	d923      	bls.n	8007224 <DebugConsoleCommandParsing+0x1bc>
      PRINT_DBG("OTA %s SIZE=%ld > %d Max Allowed\r\n", BLUENRG_PACKAGENAME, (long)(SizeOfUpdateBlueFW), OTA_MAX_PROG_SIZE);
      /* Answer with a wrong CRC value for signaling the problem to BlueMS application */
      PointerByte[0] = att_data[13];
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	7b5a      	ldrb	r2, [r3, #13]
 80071e0:	69bb      	ldr	r3, [r7, #24]
 80071e2:	701a      	strb	r2, [r3, #0]
      PointerByte[1] = (att_data[14]!=0) ? 0 : 1; /* In order to be sure to have a wrong CRC */
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	330e      	adds	r3, #14
 80071e8:	781b      	ldrb	r3, [r3, #0]
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	bf0c      	ite	eq
 80071ee:	2301      	moveq	r3, #1
 80071f0:	2300      	movne	r3, #0
 80071f2:	b2da      	uxtb	r2, r3
 80071f4:	69bb      	ldr	r3, [r7, #24]
 80071f6:	3301      	adds	r3, #1
 80071f8:	701a      	strb	r2, [r3, #0]
      PointerByte[2] = att_data[15];
 80071fa:	69bb      	ldr	r3, [r7, #24]
 80071fc:	3302      	adds	r3, #2
 80071fe:	687a      	ldr	r2, [r7, #4]
 8007200:	7bd2      	ldrb	r2, [r2, #15]
 8007202:	701a      	strb	r2, [r3, #0]
      PointerByte[3] = att_data[16];
 8007204:	69bb      	ldr	r3, [r7, #24]
 8007206:	3303      	adds	r3, #3
 8007208:	687a      	ldr	r2, [r7, #4]
 800720a:	7c12      	ldrb	r2, [r2, #16]
 800720c:	701a      	strb	r2, [r3, #0]
      BytesToWrite = 4;
 800720e:	4b3a      	ldr	r3, [pc, #232]	; (80072f8 <DebugConsoleCommandParsing+0x290>)
 8007210:	2204      	movs	r2, #4
 8007212:	601a      	str	r2, [r3, #0]
      Term_Update(BufferToWrite,BytesToWrite);
 8007214:	4b38      	ldr	r3, [pc, #224]	; (80072f8 <DebugConsoleCommandParsing+0x290>)
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	b2db      	uxtb	r3, r3
 800721a:	4619      	mov	r1, r3
 800721c:	4835      	ldr	r0, [pc, #212]	; (80072f4 <DebugConsoleCommandParsing+0x28c>)
 800721e:	f7ff fd2b 	bl	8006c78 <Term_Update>
 8007222:	e047      	b.n	80072b4 <DebugConsoleCommandParsing+0x24c>
    }
    else {
      PointerByte = (uint8_t*) &uwCRCValue;
 8007224:	f107 0310 	add.w	r3, r7, #16
 8007228:	61bb      	str	r3, [r7, #24]
      PointerByte[0] = att_data[13];
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	7b5a      	ldrb	r2, [r3, #13]
 800722e:	69bb      	ldr	r3, [r7, #24]
 8007230:	701a      	strb	r2, [r3, #0]
      PointerByte[1] = att_data[14];
 8007232:	69bb      	ldr	r3, [r7, #24]
 8007234:	3301      	adds	r3, #1
 8007236:	687a      	ldr	r2, [r7, #4]
 8007238:	7b92      	ldrb	r2, [r2, #14]
 800723a:	701a      	strb	r2, [r3, #0]
      PointerByte[2] = att_data[15];
 800723c:	69bb      	ldr	r3, [r7, #24]
 800723e:	3302      	adds	r3, #2
 8007240:	687a      	ldr	r2, [r7, #4]
 8007242:	7bd2      	ldrb	r2, [r2, #15]
 8007244:	701a      	strb	r2, [r3, #0]
      PointerByte[3] = att_data[16];
 8007246:	69bb      	ldr	r3, [r7, #24]
 8007248:	3303      	adds	r3, #3
 800724a:	687a      	ldr	r2, [r7, #4]
 800724c:	7c12      	ldrb	r2, [r2, #16]
 800724e:	701a      	strb	r2, [r3, #0]

      PRINT_DBG("OTA %s SIZE=%ld uwCRCValue=%lx\r\n", BLUENRG_PACKAGENAME, (long)(SizeOfUpdateBlueFW), (long)(uwCRCValue));

      /* Reset the Flash */
      StartUpdateFWBlueNRG(SizeOfUpdateBlueFW, uwCRCValue);
 8007250:	4b34      	ldr	r3, [pc, #208]	; (8007324 <DebugConsoleCommandParsing+0x2bc>)
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	693a      	ldr	r2, [r7, #16]
 8007256:	4611      	mov	r1, r2
 8007258:	4618      	mov	r0, r3
 800725a:	f7fd fd75 	bl	8004d48 <StartUpdateFWBlueNRG>

      /* Reduce the connection interval */
      {
        int ret = aci_l2cap_connection_parameter_update_req(connection_handle,
 800725e:	4b33      	ldr	r3, [pc, #204]	; (800732c <DebugConsoleCommandParsing+0x2c4>)
 8007260:	881b      	ldrh	r3, [r3, #0]
 8007262:	b298      	uxth	r0, r3
 8007264:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8007268:	9300      	str	r3, [sp, #0]
 800726a:	2300      	movs	r3, #0
 800726c:	220a      	movs	r2, #10
 800726e:	210a      	movs	r1, #10
 8007270:	f007 fdd9 	bl	800ee26 <aci_l2cap_connection_parameter_update_req>
 8007274:	4603      	mov	r3, r0
 8007276:	617b      	str	r3, [r7, #20]
                                                            10  /* interval_min  */,
                                                            10  /* interval_max  */,
                                                            0   /* slave_latency */,
                                                            400 /* timeout_multiplier */);
        /* Go to infinite loop if there is one error */
        if (ret != BLE_STATUS_SUCCESS) {
 8007278:	697b      	ldr	r3, [r7, #20]
 800727a:	2b00      	cmp	r3, #0
 800727c:	d000      	beq.n	8007280 <DebugConsoleCommandParsing+0x218>
          while (1) {
 800727e:	e7fe      	b.n	800727e <DebugConsoleCommandParsing+0x216>
          }
        }
      }

      /* Signal that we are ready sending back the CRV value*/
      BufferToWrite[0] = PointerByte[0];
 8007280:	69bb      	ldr	r3, [r7, #24]
 8007282:	781a      	ldrb	r2, [r3, #0]
 8007284:	4b1b      	ldr	r3, [pc, #108]	; (80072f4 <DebugConsoleCommandParsing+0x28c>)
 8007286:	701a      	strb	r2, [r3, #0]
      BufferToWrite[1] = PointerByte[1];
 8007288:	69bb      	ldr	r3, [r7, #24]
 800728a:	785a      	ldrb	r2, [r3, #1]
 800728c:	4b19      	ldr	r3, [pc, #100]	; (80072f4 <DebugConsoleCommandParsing+0x28c>)
 800728e:	705a      	strb	r2, [r3, #1]
      BufferToWrite[2] = PointerByte[2];
 8007290:	69bb      	ldr	r3, [r7, #24]
 8007292:	789a      	ldrb	r2, [r3, #2]
 8007294:	4b17      	ldr	r3, [pc, #92]	; (80072f4 <DebugConsoleCommandParsing+0x28c>)
 8007296:	709a      	strb	r2, [r3, #2]
      BufferToWrite[3] = PointerByte[3];
 8007298:	69bb      	ldr	r3, [r7, #24]
 800729a:	78da      	ldrb	r2, [r3, #3]
 800729c:	4b15      	ldr	r3, [pc, #84]	; (80072f4 <DebugConsoleCommandParsing+0x28c>)
 800729e:	70da      	strb	r2, [r3, #3]
      BytesToWrite = 4;
 80072a0:	4b15      	ldr	r3, [pc, #84]	; (80072f8 <DebugConsoleCommandParsing+0x290>)
 80072a2:	2204      	movs	r2, #4
 80072a4:	601a      	str	r2, [r3, #0]
      Term_Update(BufferToWrite,BytesToWrite);
 80072a6:	4b14      	ldr	r3, [pc, #80]	; (80072f8 <DebugConsoleCommandParsing+0x290>)
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	b2db      	uxtb	r3, r3
 80072ac:	4619      	mov	r1, r3
 80072ae:	4811      	ldr	r0, [pc, #68]	; (80072f4 <DebugConsoleCommandParsing+0x28c>)
 80072b0:	f7ff fce2 	bl	8006c78 <Term_Update>
    }

    SendBackData=0;
 80072b4:	2300      	movs	r3, #0
 80072b6:	61fb      	str	r3, [r7, #28]
 80072b8:	e065      	b.n	8007386 <DebugConsoleCommandParsing+0x31e>
  }
  else if (!strncmp("versionBle",(char *)(att_data),10)) {
 80072ba:	220a      	movs	r2, #10
 80072bc:	6879      	ldr	r1, [r7, #4]
 80072be:	481c      	ldr	r0, [pc, #112]	; (8007330 <DebugConsoleCommandParsing+0x2c8>)
 80072c0:	f00a f8f2 	bl	80114a8 <strncmp>
 80072c4:	4603      	mov	r3, r0
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d15d      	bne.n	8007386 <DebugConsoleCommandParsing+0x31e>
    uint8_t  hwVersion = 0x00;
 80072ca:	2300      	movs	r3, #0
 80072cc:	73fb      	strb	r3, [r7, #15]
    uint16_t fwVersion = 0x0000;
 80072ce:	2300      	movs	r3, #0
 80072d0:	81bb      	strh	r3, [r7, #12]
    /* get the BlueNRG HW and FW versions */
    getBlueNRG2_Version(&hwVersion, &fwVersion);
 80072d2:	f107 020c 	add.w	r2, r7, #12
 80072d6:	f107 030f 	add.w	r3, r7, #15
 80072da:	4611      	mov	r1, r2
 80072dc:	4618      	mov	r0, r3
 80072de:	f000 f85f 	bl	80073a0 <getBlueNRG2_Version>
    BytesToWrite = sprintf((char *)BufferToWrite,"%s_%d.%d.%c\r\n",
                           (hwVersion > 0x30) ? "BlueNRG-MS" : "BlueNRG",
 80072e2:	7bfb      	ldrb	r3, [r7, #15]
    BytesToWrite = sprintf((char *)BufferToWrite,"%s_%d.%d.%c\r\n",
 80072e4:	2b30      	cmp	r3, #48	; 0x30
 80072e6:	d927      	bls.n	8007338 <DebugConsoleCommandParsing+0x2d0>
 80072e8:	4912      	ldr	r1, [pc, #72]	; (8007334 <DebugConsoleCommandParsing+0x2cc>)
 80072ea:	e026      	b.n	800733a <DebugConsoleCommandParsing+0x2d2>
 80072ec:	080126b0 	.word	0x080126b0
 80072f0:	080126b8 	.word	0x080126b8
 80072f4:	200000ec 	.word	0x200000ec
 80072f8:	200001ec 	.word	0x200001ec
 80072fc:	08012710 	.word	0x08012710
 8007300:	0801271c 	.word	0x0801271c
 8007304:	08012728 	.word	0x08012728
 8007308:	08012730 	.word	0x08012730
 800730c:	08012744 	.word	0x08012744
 8007310:	0801274c 	.word	0x0801274c
 8007314:	080127d0 	.word	0x080127d0
 8007318:	080127dc 	.word	0x080127dc
 800731c:	08012798 	.word	0x08012798
 8007320:	080127e8 	.word	0x080127e8
 8007324:	200000e8 	.word	0x200000e8
 8007328:	0007bff8 	.word	0x0007bff8
 800732c:	20000428 	.word	0x20000428
 8007330:	080127f4 	.word	0x080127f4
 8007334:	08012800 	.word	0x08012800
 8007338:	4915      	ldr	r1, [pc, #84]	; (8007390 <DebugConsoleCommandParsing+0x328>)
 800733a:	89bb      	ldrh	r3, [r7, #12]
 800733c:	0a1b      	lsrs	r3, r3, #8
 800733e:	b29b      	uxth	r3, r3
 8007340:	4618      	mov	r0, r3
 8007342:	89bb      	ldrh	r3, [r7, #12]
 8007344:	091b      	lsrs	r3, r3, #4
 8007346:	b29b      	uxth	r3, r3
 8007348:	f003 020f 	and.w	r2, r3, #15
                           (fwVersion>>8),
                           (fwVersion>>4)&0xF,
                           (hwVersion > 0x30) ? ('a'+(fwVersion&0xF)-1) : 'a');
 800734c:	7bfb      	ldrb	r3, [r7, #15]
    BytesToWrite = sprintf((char *)BufferToWrite,"%s_%d.%d.%c\r\n",
 800734e:	2b30      	cmp	r3, #48	; 0x30
 8007350:	d904      	bls.n	800735c <DebugConsoleCommandParsing+0x2f4>
                           (hwVersion > 0x30) ? ('a'+(fwVersion&0xF)-1) : 'a');
 8007352:	89bb      	ldrh	r3, [r7, #12]
 8007354:	f003 030f 	and.w	r3, r3, #15
    BytesToWrite = sprintf((char *)BufferToWrite,"%s_%d.%d.%c\r\n",
 8007358:	3360      	adds	r3, #96	; 0x60
 800735a:	e000      	b.n	800735e <DebugConsoleCommandParsing+0x2f6>
 800735c:	2361      	movs	r3, #97	; 0x61
 800735e:	9301      	str	r3, [sp, #4]
 8007360:	9200      	str	r2, [sp, #0]
 8007362:	4603      	mov	r3, r0
 8007364:	460a      	mov	r2, r1
 8007366:	490b      	ldr	r1, [pc, #44]	; (8007394 <DebugConsoleCommandParsing+0x32c>)
 8007368:	480b      	ldr	r0, [pc, #44]	; (8007398 <DebugConsoleCommandParsing+0x330>)
 800736a:	f009 ff9d 	bl	80112a8 <siprintf>
 800736e:	4603      	mov	r3, r0
 8007370:	4a0a      	ldr	r2, [pc, #40]	; (800739c <DebugConsoleCommandParsing+0x334>)
 8007372:	6013      	str	r3, [r2, #0]
    Term_Update(BufferToWrite,BytesToWrite);
 8007374:	4b09      	ldr	r3, [pc, #36]	; (800739c <DebugConsoleCommandParsing+0x334>)
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	b2db      	uxtb	r3, r3
 800737a:	4619      	mov	r1, r3
 800737c:	4806      	ldr	r0, [pc, #24]	; (8007398 <DebugConsoleCommandParsing+0x330>)
 800737e:	f7ff fc7b 	bl	8006c78 <Term_Update>
    SendBackData=0;
 8007382:	2300      	movs	r3, #0
 8007384:	61fb      	str	r3, [r7, #28]
  }

  return SendBackData;
 8007386:	69fb      	ldr	r3, [r7, #28]
}
 8007388:	4618      	mov	r0, r3
 800738a:	3724      	adds	r7, #36	; 0x24
 800738c:	46bd      	mov	sp, r7
 800738e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007390:	0801280c 	.word	0x0801280c
 8007394:	08012814 	.word	0x08012814
 8007398:	200000ec 	.word	0x200000ec
 800739c:	200001ec 	.word	0x200001ec

080073a0 <getBlueNRG2_Version>:
 * @param  Hardware version
 * @param  Firmware version
 * @retval Status
 */
static uint8_t getBlueNRG2_Version(uint8_t *hwVersion, uint16_t *fwVersion)
{
 80073a0:	b590      	push	{r4, r7, lr}
 80073a2:	b091      	sub	sp, #68	; 0x44
 80073a4:	af08      	add	r7, sp, #32
 80073a6:	6078      	str	r0, [r7, #4]
 80073a8:	6039      	str	r1, [r7, #0]
  uint8_t hci_version, lmp_pal_version;
  uint16_t hci_revision, manufacturer_name, lmp_pal_subversion;
  uint8_t DTM_version_major, DTM_version_minor, DTM_version_patch, DTM_variant, BTLE_Stack_version_major, BTLE_Stack_version_minor, BTLE_Stack_version_patch, BTLE_Stack_development;
  uint16_t DTM_Build_Number, BTLE_Stack_variant, BTLE_Stack_Build_Number;

  status = hci_read_local_version_information(&hci_version, &hci_revision, &lmp_pal_version,
 80073aa:	f107 0418 	add.w	r4, r7, #24
 80073ae:	f107 021d 	add.w	r2, r7, #29
 80073b2:	f107 011a 	add.w	r1, r7, #26
 80073b6:	f107 001e 	add.w	r0, r7, #30
 80073ba:	f107 0316 	add.w	r3, r7, #22
 80073be:	9300      	str	r3, [sp, #0]
 80073c0:	4623      	mov	r3, r4
 80073c2:	f009 f8f4 	bl	80105ae <hci_read_local_version_information>
 80073c6:	4603      	mov	r3, r0
 80073c8:	77fb      	strb	r3, [r7, #31]
				              &manufacturer_name, &lmp_pal_subversion);

  if (status == BLE_STATUS_SUCCESS) {
 80073ca:	7ffb      	ldrb	r3, [r7, #31]
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d105      	bne.n	80073dc <getBlueNRG2_Version+0x3c>
    *hwVersion = hci_revision >> 8;
 80073d0:	8b7b      	ldrh	r3, [r7, #26]
 80073d2:	0a1b      	lsrs	r3, r3, #8
 80073d4:	b29b      	uxth	r3, r3
 80073d6:	b2da      	uxtb	r2, r3
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	701a      	strb	r2, [r3, #0]
  }
  else {
    PRINT_DBG("Error= %x \r\n", status);
  }

  status = aci_hal_get_firmware_details(&DTM_version_major,
 80073dc:	f107 0412 	add.w	r4, r7, #18
 80073e0:	f107 0213 	add.w	r2, r7, #19
 80073e4:	f107 0114 	add.w	r1, r7, #20
 80073e8:	f107 0015 	add.w	r0, r7, #21
 80073ec:	f107 0308 	add.w	r3, r7, #8
 80073f0:	9306      	str	r3, [sp, #24]
 80073f2:	f107 030a 	add.w	r3, r7, #10
 80073f6:	9305      	str	r3, [sp, #20]
 80073f8:	f107 030e 	add.w	r3, r7, #14
 80073fc:	9304      	str	r3, [sp, #16]
 80073fe:	f107 030f 	add.w	r3, r7, #15
 8007402:	9303      	str	r3, [sp, #12]
 8007404:	f107 0310 	add.w	r3, r7, #16
 8007408:	9302      	str	r3, [sp, #8]
 800740a:	f107 0311 	add.w	r3, r7, #17
 800740e:	9301      	str	r3, [sp, #4]
 8007410:	f107 030c 	add.w	r3, r7, #12
 8007414:	9300      	str	r3, [sp, #0]
 8007416:	4623      	mov	r3, r4
 8007418:	f007 fb29 	bl	800ea6e <aci_hal_get_firmware_details>
 800741c:	4603      	mov	r3, r0
 800741e:	77fb      	strb	r3, [r7, #31]
                                        &BTLE_Stack_version_patch,
                                        &BTLE_Stack_development,
                                        &BTLE_Stack_variant,
                                        &BTLE_Stack_Build_Number);

  if (status == BLE_STATUS_SUCCESS) {
 8007420:	7ffb      	ldrb	r3, [r7, #31]
 8007422:	2b00      	cmp	r3, #0
 8007424:	d118      	bne.n	8007458 <getBlueNRG2_Version+0xb8>
    *fwVersion = BTLE_Stack_version_major  << 8;  // Major Version Number
 8007426:	7c7b      	ldrb	r3, [r7, #17]
 8007428:	b29b      	uxth	r3, r3
 800742a:	021b      	lsls	r3, r3, #8
 800742c:	b29a      	uxth	r2, r3
 800742e:	683b      	ldr	r3, [r7, #0]
 8007430:	801a      	strh	r2, [r3, #0]
    *fwVersion |= BTLE_Stack_version_minor << 4;  // Minor Version Number
 8007432:	683b      	ldr	r3, [r7, #0]
 8007434:	881b      	ldrh	r3, [r3, #0]
 8007436:	b21a      	sxth	r2, r3
 8007438:	7c3b      	ldrb	r3, [r7, #16]
 800743a:	011b      	lsls	r3, r3, #4
 800743c:	b21b      	sxth	r3, r3
 800743e:	4313      	orrs	r3, r2
 8007440:	b21b      	sxth	r3, r3
 8007442:	b29a      	uxth	r2, r3
 8007444:	683b      	ldr	r3, [r7, #0]
 8007446:	801a      	strh	r2, [r3, #0]
    *fwVersion |= BTLE_Stack_version_patch;       // Patch Version Number
 8007448:	683b      	ldr	r3, [r7, #0]
 800744a:	881a      	ldrh	r2, [r3, #0]
 800744c:	7bfb      	ldrb	r3, [r7, #15]
 800744e:	b29b      	uxth	r3, r3
 8007450:	4313      	orrs	r3, r2
 8007452:	b29a      	uxth	r2, r3
 8007454:	683b      	ldr	r3, [r7, #0]
 8007456:	801a      	strh	r2, [r3, #0]
  }
  else {
    PRINT_DBG("Error= %x \r\n", status);
  }

  return status;
 8007458:	7ffb      	ldrb	r3, [r7, #31]
}
 800745a:	4618      	mov	r0, r3
 800745c:	3724      	adds	r7, #36	; 0x24
 800745e:	46bd      	mov	sp, r7
 8007460:	bd90      	pop	{r4, r7, pc}

08007462 <HCI_TL_SPI_Enable_IRQ>:
 * @brief  Enable SPI IRQ.
 * @param  None
 * @retval None
 */
static void HCI_TL_SPI_Enable_IRQ(void)
{
 8007462:	b580      	push	{r7, lr}
 8007464:	af00      	add	r7, sp, #0
  HAL_NVIC_EnableIRQ(HCI_TL_SPI_EXTI_IRQn);
 8007466:	2006      	movs	r0, #6
 8007468:	f002 fec5 	bl	800a1f6 <HAL_NVIC_EnableIRQ>
}
 800746c:	bf00      	nop
 800746e:	bd80      	pop	{r7, pc}

08007470 <HCI_TL_SPI_Disable_IRQ>:
 * @brief  Disable SPI IRQ.
 * @param  None
 * @retval None
 */
static void HCI_TL_SPI_Disable_IRQ(void)
{
 8007470:	b580      	push	{r7, lr}
 8007472:	af00      	add	r7, sp, #0
  HAL_NVIC_DisableIRQ(HCI_TL_SPI_EXTI_IRQn);
 8007474:	2006      	movs	r0, #6
 8007476:	f002 fecc 	bl	800a212 <HAL_NVIC_DisableIRQ>
}
 800747a:	bf00      	nop
 800747c:	bd80      	pop	{r7, pc}
	...

08007480 <HCI_TL_SPI_Init>:
 *
 * @param  void* Pointer to configuration struct
 * @retval int32_t Status
 */
int32_t HCI_TL_SPI_Init(void* pConf)
{
 8007480:	b580      	push	{r7, lr}
 8007482:	b088      	sub	sp, #32
 8007484:	af00      	add	r7, sp, #0
 8007486:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;

  __HAL_RCC_GPIOA_CLK_ENABLE();
 8007488:	4b22      	ldr	r3, [pc, #136]	; (8007514 <HCI_TL_SPI_Init+0x94>)
 800748a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800748c:	4a21      	ldr	r2, [pc, #132]	; (8007514 <HCI_TL_SPI_Init+0x94>)
 800748e:	f043 0301 	orr.w	r3, r3, #1
 8007492:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007494:	4b1f      	ldr	r3, [pc, #124]	; (8007514 <HCI_TL_SPI_Init+0x94>)
 8007496:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007498:	f003 0301 	and.w	r3, r3, #1
 800749c:	60bb      	str	r3, [r7, #8]
 800749e:	68bb      	ldr	r3, [r7, #8]

  /* Configure EXTI Line */
  GPIO_InitStruct.Pin = HCI_TL_SPI_EXTI_PIN;
 80074a0:	2301      	movs	r3, #1
 80074a2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80074a4:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80074a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80074aa:	2300      	movs	r3, #0
 80074ac:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(HCI_TL_SPI_EXTI_PORT, &GPIO_InitStruct);
 80074ae:	f107 030c 	add.w	r3, r7, #12
 80074b2:	4619      	mov	r1, r3
 80074b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80074b8:	f003 fbf8 	bl	800acac <HAL_GPIO_Init>

  /* Configure RESET Line */
  GPIO_InitStruct.Pin =  HCI_TL_RST_PIN ;
 80074bc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80074c0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80074c2:	2301      	movs	r3, #1
 80074c4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80074c6:	2300      	movs	r3, #0
 80074c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80074ca:	2300      	movs	r3, #0
 80074cc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_RST_PORT, &GPIO_InitStruct);
 80074ce:	f107 030c 	add.w	r3, r7, #12
 80074d2:	4619      	mov	r1, r3
 80074d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80074d8:	f003 fbe8 	bl	800acac <HAL_GPIO_Init>

  /* Configure CS */
  GPIO_InitStruct.Pin = HCI_TL_SPI_CS_PIN ;
 80074dc:	2302      	movs	r3, #2
 80074de:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80074e0:	2301      	movs	r3, #1
 80074e2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80074e4:	2300      	movs	r3, #0
 80074e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80074e8:	2300      	movs	r3, #0
 80074ea:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_SPI_CS_PORT, &GPIO_InitStruct);
 80074ec:	f107 030c 	add.w	r3, r7, #12
 80074f0:	4619      	mov	r1, r3
 80074f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80074f6:	f003 fbd9 	bl	800acac <HAL_GPIO_Init>
  /* Deselect CS PIN for BlueNRG at startup to avoid spurious commands */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 80074fa:	2201      	movs	r2, #1
 80074fc:	2102      	movs	r1, #2
 80074fe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007502:	f003 fe89 	bl	800b218 <HAL_GPIO_WritePin>

  return BSP_SPI1_Init();
 8007506:	f000 fde1 	bl	80080cc <BSP_SPI1_Init>
 800750a:	4603      	mov	r3, r0
}
 800750c:	4618      	mov	r0, r3
 800750e:	3720      	adds	r7, #32
 8007510:	46bd      	mov	sp, r7
 8007512:	bd80      	pop	{r7, pc}
 8007514:	40021000 	.word	0x40021000

08007518 <HCI_TL_SPI_DeInit>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_DeInit(void)
{
 8007518:	b580      	push	{r7, lr}
 800751a:	af00      	add	r7, sp, #0
  HAL_GPIO_DeInit(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN);
 800751c:	2101      	movs	r1, #1
 800751e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007522:	f003 fd6d 	bl	800b000 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN);
 8007526:	2102      	movs	r1, #2
 8007528:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800752c:	f003 fd68 	bl	800b000 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_RST_PORT, HCI_TL_RST_PIN);
 8007530:	f44f 7180 	mov.w	r1, #256	; 0x100
 8007534:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007538:	f003 fd62 	bl	800b000 <HAL_GPIO_DeInit>
  return 0;
 800753c:	2300      	movs	r3, #0
}
 800753e:	4618      	mov	r0, r3
 8007540:	bd80      	pop	{r7, pc}

08007542 <HCI_TL_SPI_Reset>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_Reset(void)
{
 8007542:	b580      	push	{r7, lr}
 8007544:	af00      	add	r7, sp, #0
  // Deselect CS PIN for BlueNRG to avoid spurious commands
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8007546:	2201      	movs	r2, #1
 8007548:	2102      	movs	r1, #2
 800754a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800754e:	f003 fe63 	bl	800b218 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_RESET);
 8007552:	2200      	movs	r2, #0
 8007554:	f44f 7180 	mov.w	r1, #256	; 0x100
 8007558:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800755c:	f003 fe5c 	bl	800b218 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 8007560:	2005      	movs	r0, #5
 8007562:	f001 fae7 	bl	8008b34 <HAL_Delay>
  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_SET);
 8007566:	2201      	movs	r2, #1
 8007568:	f44f 7180 	mov.w	r1, #256	; 0x100
 800756c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007570:	f003 fe52 	bl	800b218 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 8007574:	2005      	movs	r0, #5
 8007576:	f001 fadd 	bl	8008b34 <HAL_Delay>
  return 0;
 800757a:	2300      	movs	r3, #0
}
 800757c:	4618      	mov	r0, r3
 800757e:	bd80      	pop	{r7, pc}

08007580 <HCI_TL_SPI_Receive>:
 * @param  buffer : Buffer where data from SPI are stored
 * @param  size   : Buffer size
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Receive(uint8_t* buffer, uint16_t size)
{
 8007580:	b580      	push	{r7, lr}
 8007582:	b088      	sub	sp, #32
 8007584:	af00      	add	r7, sp, #0
 8007586:	6078      	str	r0, [r7, #4]
 8007588:	460b      	mov	r3, r1
 800758a:	807b      	strh	r3, [r7, #2]
  uint16_t byte_count;
  uint8_t len = 0;
 800758c:	2300      	movs	r3, #0
 800758e:	777b      	strb	r3, [r7, #29]
  uint8_t char_00 = 0x00;
 8007590:	2300      	movs	r3, #0
 8007592:	75fb      	strb	r3, [r7, #23]
  volatile uint8_t read_char;

  uint8_t header_master[HEADER_SIZE] = {0x0b, 0x00, 0x00, 0x00, 0x00};
 8007594:	4a32      	ldr	r2, [pc, #200]	; (8007660 <HCI_TL_SPI_Receive+0xe0>)
 8007596:	f107 0310 	add.w	r3, r7, #16
 800759a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800759e:	6018      	str	r0, [r3, #0]
 80075a0:	3304      	adds	r3, #4
 80075a2:	7019      	strb	r1, [r3, #0]
  uint8_t header_slave[HEADER_SIZE];

  HCI_TL_SPI_Disable_IRQ();
 80075a4:	f7ff ff64 	bl	8007470 <HCI_TL_SPI_Disable_IRQ>

  /* CS reset */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 80075a8:	2200      	movs	r2, #0
 80075aa:	2102      	movs	r1, #2
 80075ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80075b0:	f003 fe32 	bl	800b218 <HAL_GPIO_WritePin>

  /* Read the header */
  BSP_SPI1_SendRecv(header_master, header_slave, HEADER_SIZE);
 80075b4:	f107 0108 	add.w	r1, r7, #8
 80075b8:	f107 0310 	add.w	r3, r7, #16
 80075bc:	2205      	movs	r2, #5
 80075be:	4618      	mov	r0, r3
 80075c0:	f000 fdb4 	bl	800812c <BSP_SPI1_SendRecv>

  /* device is ready */
  byte_count = (header_slave[4] << 8)| header_slave[3];
 80075c4:	7b3b      	ldrb	r3, [r7, #12]
 80075c6:	021b      	lsls	r3, r3, #8
 80075c8:	b21a      	sxth	r2, r3
 80075ca:	7afb      	ldrb	r3, [r7, #11]
 80075cc:	b21b      	sxth	r3, r3
 80075ce:	4313      	orrs	r3, r2
 80075d0:	b21b      	sxth	r3, r3
 80075d2:	83fb      	strh	r3, [r7, #30]

  if(byte_count > 0)
 80075d4:	8bfb      	ldrh	r3, [r7, #30]
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d01e      	beq.n	8007618 <HCI_TL_SPI_Receive+0x98>
  {

    /* avoid to read more data than the size of the buffer */
    if (byte_count > size)
 80075da:	8bfa      	ldrh	r2, [r7, #30]
 80075dc:	887b      	ldrh	r3, [r7, #2]
 80075de:	429a      	cmp	r2, r3
 80075e0:	d901      	bls.n	80075e6 <HCI_TL_SPI_Receive+0x66>
    {
      byte_count = size;
 80075e2:	887b      	ldrh	r3, [r7, #2]
 80075e4:	83fb      	strh	r3, [r7, #30]
    }

    for(len = 0; len < byte_count; len++)
 80075e6:	2300      	movs	r3, #0
 80075e8:	777b      	strb	r3, [r7, #29]
 80075ea:	e010      	b.n	800760e <HCI_TL_SPI_Receive+0x8e>
    {
      BSP_SPI1_SendRecv(&char_00, (uint8_t*)&read_char, 1);
 80075ec:	f107 0116 	add.w	r1, r7, #22
 80075f0:	f107 0317 	add.w	r3, r7, #23
 80075f4:	2201      	movs	r2, #1
 80075f6:	4618      	mov	r0, r3
 80075f8:	f000 fd98 	bl	800812c <BSP_SPI1_SendRecv>
      buffer[len] = read_char;
 80075fc:	7f7b      	ldrb	r3, [r7, #29]
 80075fe:	687a      	ldr	r2, [r7, #4]
 8007600:	4413      	add	r3, r2
 8007602:	7dba      	ldrb	r2, [r7, #22]
 8007604:	b2d2      	uxtb	r2, r2
 8007606:	701a      	strb	r2, [r3, #0]
    for(len = 0; len < byte_count; len++)
 8007608:	7f7b      	ldrb	r3, [r7, #29]
 800760a:	3301      	adds	r3, #1
 800760c:	777b      	strb	r3, [r7, #29]
 800760e:	7f7b      	ldrb	r3, [r7, #29]
 8007610:	b29b      	uxth	r3, r3
 8007612:	8bfa      	ldrh	r2, [r7, #30]
 8007614:	429a      	cmp	r2, r3
 8007616:	d8e9      	bhi.n	80075ec <HCI_TL_SPI_Receive+0x6c>
  /**
   * To be aligned to the SPI protocol.
   * Can bring to a delay inside the frame, due to the BlueNRG-2 that needs
   * to check if the header is received or not.
   */
  uint32_t tickstart = HAL_GetTick();
 8007618:	f001 fa80 	bl	8008b1c <HAL_GetTick>
 800761c:	61b8      	str	r0, [r7, #24]
  while ((HAL_GetTick() - tickstart) < TIMEOUT_IRQ_HIGH) {
 800761e:	e007      	b.n	8007630 <HCI_TL_SPI_Receive+0xb0>
    if (HAL_GPIO_ReadPin(HCI_TL_SPI_IRQ_PORT, HCI_TL_SPI_IRQ_PIN)==GPIO_PIN_RESET) {
 8007620:	2101      	movs	r1, #1
 8007622:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007626:	f003 fddf 	bl	800b1e8 <HAL_GPIO_ReadPin>
 800762a:	4603      	mov	r3, r0
 800762c:	2b00      	cmp	r3, #0
 800762e:	d008      	beq.n	8007642 <HCI_TL_SPI_Receive+0xc2>
  while ((HAL_GetTick() - tickstart) < TIMEOUT_IRQ_HIGH) {
 8007630:	f001 fa74 	bl	8008b1c <HAL_GetTick>
 8007634:	4602      	mov	r2, r0
 8007636:	69bb      	ldr	r3, [r7, #24]
 8007638:	1ad3      	subs	r3, r2, r3
 800763a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800763e:	d3ef      	bcc.n	8007620 <HCI_TL_SPI_Receive+0xa0>
 8007640:	e000      	b.n	8007644 <HCI_TL_SPI_Receive+0xc4>
      break;
 8007642:	bf00      	nop
    }
  }
  HCI_TL_SPI_Enable_IRQ();
 8007644:	f7ff ff0d 	bl	8007462 <HCI_TL_SPI_Enable_IRQ>

  /* Release CS line */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8007648:	2201      	movs	r2, #1
 800764a:	2102      	movs	r1, #2
 800764c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007650:	f003 fde2 	bl	800b218 <HAL_GPIO_WritePin>

  return len;
 8007654:	7f7b      	ldrb	r3, [r7, #29]
}
 8007656:	4618      	mov	r0, r3
 8007658:	3720      	adds	r7, #32
 800765a:	46bd      	mov	sp, r7
 800765c:	bd80      	pop	{r7, pc}
 800765e:	bf00      	nop
 8007660:	08012824 	.word	0x08012824

08007664 <HCI_TL_SPI_Send>:
 * @param  buffer : data buffer to be written
 * @param  size   : size of first data buffer to be written
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Send(uint8_t* buffer, uint16_t size)
{
 8007664:	b580      	push	{r7, lr}
 8007666:	b08a      	sub	sp, #40	; 0x28
 8007668:	af00      	add	r7, sp, #0
 800766a:	6078      	str	r0, [r7, #4]
 800766c:	460b      	mov	r3, r1
 800766e:	807b      	strh	r3, [r7, #2]
  int32_t result;
  uint16_t rx_bytes;

  uint8_t header_master[HEADER_SIZE] = {0x0a, 0x00, 0x00, 0x00, 0x00};
 8007670:	4a41      	ldr	r2, [pc, #260]	; (8007778 <HCI_TL_SPI_Send+0x114>)
 8007672:	f107 0314 	add.w	r3, r7, #20
 8007676:	e892 0003 	ldmia.w	r2, {r0, r1}
 800767a:	6018      	str	r0, [r3, #0]
 800767c:	3304      	adds	r3, #4
 800767e:	7019      	strb	r1, [r3, #0]
  uint8_t header_slave[HEADER_SIZE];

  static uint8_t read_char_buf[MAX_BUFFER_SIZE];
  uint32_t tickstart = HAL_GetTick();
 8007680:	f001 fa4c 	bl	8008b1c <HAL_GetTick>
 8007684:	6238      	str	r0, [r7, #32]

  HCI_TL_SPI_Disable_IRQ();
 8007686:	f7ff fef3 	bl	8007470 <HCI_TL_SPI_Disable_IRQ>

  do
  {
    uint32_t tickstart_data_available = HAL_GetTick();
 800768a:	f001 fa47 	bl	8008b1c <HAL_GetTick>
 800768e:	61f8      	str	r0, [r7, #28]

    result = 0;
 8007690:	2300      	movs	r3, #0
 8007692:	627b      	str	r3, [r7, #36]	; 0x24

    /* CS reset */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 8007694:	2200      	movs	r2, #0
 8007696:	2102      	movs	r1, #2
 8007698:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800769c:	f003 fdbc 	bl	800b218 <HAL_GPIO_WritePin>

    /*
     * Wait until BlueNRG-2 is ready.
     * When ready it will raise the IRQ pin.
     */
    while(!IsDataAvailable())
 80076a0:	e00a      	b.n	80076b8 <HCI_TL_SPI_Send+0x54>
    {
      if((HAL_GetTick() - tickstart_data_available) > TIMEOUT_DURATION)
 80076a2:	f001 fa3b 	bl	8008b1c <HAL_GetTick>
 80076a6:	4602      	mov	r2, r0
 80076a8:	69fb      	ldr	r3, [r7, #28]
 80076aa:	1ad3      	subs	r3, r2, r3
 80076ac:	2b64      	cmp	r3, #100	; 0x64
 80076ae:	d903      	bls.n	80076b8 <HCI_TL_SPI_Send+0x54>
      {
        result = -3;
 80076b0:	f06f 0302 	mvn.w	r3, #2
 80076b4:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80076b6:	e004      	b.n	80076c2 <HCI_TL_SPI_Send+0x5e>
    while(!IsDataAvailable())
 80076b8:	f000 f862 	bl	8007780 <IsDataAvailable>
 80076bc:	4603      	mov	r3, r0
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d0ef      	beq.n	80076a2 <HCI_TL_SPI_Send+0x3e>
      }
    }
    if(result == -3)
 80076c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076c4:	f113 0f03 	cmn.w	r3, #3
 80076c8:	d106      	bne.n	80076d8 <HCI_TL_SPI_Send+0x74>
    {
      /* The break causes the exiting from the "while", so the CS line must be released */
      HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 80076ca:	2201      	movs	r2, #1
 80076cc:	2102      	movs	r1, #2
 80076ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80076d2:	f003 fda1 	bl	800b218 <HAL_GPIO_WritePin>
      break;
 80076d6:	e031      	b.n	800773c <HCI_TL_SPI_Send+0xd8>
    }

    /* Read header */
    BSP_SPI1_SendRecv(header_master, header_slave, HEADER_SIZE);
 80076d8:	f107 010c 	add.w	r1, r7, #12
 80076dc:	f107 0314 	add.w	r3, r7, #20
 80076e0:	2205      	movs	r2, #5
 80076e2:	4618      	mov	r0, r3
 80076e4:	f000 fd22 	bl	800812c <BSP_SPI1_SendRecv>

    rx_bytes = (((uint16_t)header_slave[2])<<8) | ((uint16_t)header_slave[1]);
 80076e8:	7bbb      	ldrb	r3, [r7, #14]
 80076ea:	021b      	lsls	r3, r3, #8
 80076ec:	b21a      	sxth	r2, r3
 80076ee:	7b7b      	ldrb	r3, [r7, #13]
 80076f0:	b21b      	sxth	r3, r3
 80076f2:	4313      	orrs	r3, r2
 80076f4:	b21b      	sxth	r3, r3
 80076f6:	837b      	strh	r3, [r7, #26]

    if(rx_bytes >= size)
 80076f8:	8b7a      	ldrh	r2, [r7, #26]
 80076fa:	887b      	ldrh	r3, [r7, #2]
 80076fc:	429a      	cmp	r2, r3
 80076fe:	d306      	bcc.n	800770e <HCI_TL_SPI_Send+0xaa>
    {
      /* Buffer is big enough */
      BSP_SPI1_SendRecv(buffer, read_char_buf, size);
 8007700:	887b      	ldrh	r3, [r7, #2]
 8007702:	461a      	mov	r2, r3
 8007704:	491d      	ldr	r1, [pc, #116]	; (800777c <HCI_TL_SPI_Send+0x118>)
 8007706:	6878      	ldr	r0, [r7, #4]
 8007708:	f000 fd10 	bl	800812c <BSP_SPI1_SendRecv>
 800770c:	e002      	b.n	8007714 <HCI_TL_SPI_Send+0xb0>
    }
    else
    {
      /* Buffer is too small */
      result = -2;
 800770e:	f06f 0301 	mvn.w	r3, #1
 8007712:	627b      	str	r3, [r7, #36]	; 0x24
    }

    /* Release CS line */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8007714:	2201      	movs	r2, #1
 8007716:	2102      	movs	r1, #2
 8007718:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800771c:	f003 fd7c 	bl	800b218 <HAL_GPIO_WritePin>

    if((HAL_GetTick() - tickstart) > TIMEOUT_DURATION)
 8007720:	f001 f9fc 	bl	8008b1c <HAL_GetTick>
 8007724:	4602      	mov	r2, r0
 8007726:	6a3b      	ldr	r3, [r7, #32]
 8007728:	1ad3      	subs	r3, r2, r3
 800772a:	2b64      	cmp	r3, #100	; 0x64
 800772c:	d903      	bls.n	8007736 <HCI_TL_SPI_Send+0xd2>
    {
      result = -3;
 800772e:	f06f 0302 	mvn.w	r3, #2
 8007732:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8007734:	e002      	b.n	800773c <HCI_TL_SPI_Send+0xd8>
    }
  } while(result < 0);
 8007736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007738:	2b00      	cmp	r3, #0
 800773a:	dba6      	blt.n	800768a <HCI_TL_SPI_Send+0x26>
  /**
   * To be aligned to the SPI protocol.
   * Can bring to a delay inside the frame, due to the BlueNRG-2 that needs
   * to check if the header is received or not.
   */
  tickstart = HAL_GetTick();
 800773c:	f001 f9ee 	bl	8008b1c <HAL_GetTick>
 8007740:	6238      	str	r0, [r7, #32]
  while ((HAL_GetTick() - tickstart) < TIMEOUT_IRQ_HIGH) {
 8007742:	e007      	b.n	8007754 <HCI_TL_SPI_Send+0xf0>
    if (HAL_GPIO_ReadPin(HCI_TL_SPI_IRQ_PORT, HCI_TL_SPI_IRQ_PIN)==GPIO_PIN_RESET) {
 8007744:	2101      	movs	r1, #1
 8007746:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800774a:	f003 fd4d 	bl	800b1e8 <HAL_GPIO_ReadPin>
 800774e:	4603      	mov	r3, r0
 8007750:	2b00      	cmp	r3, #0
 8007752:	d008      	beq.n	8007766 <HCI_TL_SPI_Send+0x102>
  while ((HAL_GetTick() - tickstart) < TIMEOUT_IRQ_HIGH) {
 8007754:	f001 f9e2 	bl	8008b1c <HAL_GetTick>
 8007758:	4602      	mov	r2, r0
 800775a:	6a3b      	ldr	r3, [r7, #32]
 800775c:	1ad3      	subs	r3, r2, r3
 800775e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007762:	d3ef      	bcc.n	8007744 <HCI_TL_SPI_Send+0xe0>
 8007764:	e000      	b.n	8007768 <HCI_TL_SPI_Send+0x104>
      break;
 8007766:	bf00      	nop
    }
  }
  HCI_TL_SPI_Enable_IRQ();
 8007768:	f7ff fe7b 	bl	8007462 <HCI_TL_SPI_Enable_IRQ>

  return result;
 800776c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800776e:	4618      	mov	r0, r3
 8007770:	3728      	adds	r7, #40	; 0x28
 8007772:	46bd      	mov	sp, r7
 8007774:	bd80      	pop	{r7, pc}
 8007776:	bf00      	nop
 8007778:	0801282c 	.word	0x0801282c
 800777c:	20000234 	.word	0x20000234

08007780 <IsDataAvailable>:
 *
 * @param  None
 * @retval int32_t: 1 if data are present, 0 otherwise
 */
static int32_t IsDataAvailable(void)
{
 8007780:	b580      	push	{r7, lr}
 8007782:	af00      	add	r7, sp, #0
  return (HAL_GPIO_ReadPin(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN) == GPIO_PIN_SET);
 8007784:	2101      	movs	r1, #1
 8007786:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800778a:	f003 fd2d 	bl	800b1e8 <HAL_GPIO_ReadPin>
 800778e:	4603      	mov	r3, r0
 8007790:	2b01      	cmp	r3, #1
 8007792:	bf0c      	ite	eq
 8007794:	2301      	moveq	r3, #1
 8007796:	2300      	movne	r3, #0
 8007798:	b2db      	uxtb	r3, r3
}
 800779a:	4618      	mov	r0, r3
 800779c:	bd80      	pop	{r7, pc}
	...

080077a0 <hci_tl_lowlevel_init>:
 *
 * @param  None
 * @retval None
 */
void hci_tl_lowlevel_init(void)
{
 80077a0:	b580      	push	{r7, lr}
 80077a2:	b088      	sub	sp, #32
 80077a4:	af00      	add	r7, sp, #0

  /* USER CODE END hci_tl_lowlevel_init 1 */
  tHciIO fops;

  /* Register IO bus services */
  fops.Init    = HCI_TL_SPI_Init;
 80077a6:	4b13      	ldr	r3, [pc, #76]	; (80077f4 <hci_tl_lowlevel_init+0x54>)
 80077a8:	607b      	str	r3, [r7, #4]
  fops.DeInit  = HCI_TL_SPI_DeInit;
 80077aa:	4b13      	ldr	r3, [pc, #76]	; (80077f8 <hci_tl_lowlevel_init+0x58>)
 80077ac:	60bb      	str	r3, [r7, #8]
  fops.Send    = HCI_TL_SPI_Send;
 80077ae:	4b13      	ldr	r3, [pc, #76]	; (80077fc <hci_tl_lowlevel_init+0x5c>)
 80077b0:	617b      	str	r3, [r7, #20]
  fops.Receive = HCI_TL_SPI_Receive;
 80077b2:	4b13      	ldr	r3, [pc, #76]	; (8007800 <hci_tl_lowlevel_init+0x60>)
 80077b4:	613b      	str	r3, [r7, #16]
  fops.Reset   = HCI_TL_SPI_Reset;
 80077b6:	4b13      	ldr	r3, [pc, #76]	; (8007804 <hci_tl_lowlevel_init+0x64>)
 80077b8:	60fb      	str	r3, [r7, #12]
  fops.GetTick = BSP_GetTick;
 80077ba:	4b13      	ldr	r3, [pc, #76]	; (8007808 <hci_tl_lowlevel_init+0x68>)
 80077bc:	61fb      	str	r3, [r7, #28]

  hci_register_io_bus (&fops);
 80077be:	1d3b      	adds	r3, r7, #4
 80077c0:	4618      	mov	r0, r3
 80077c2:	f009 f88f 	bl	80108e4 <hci_register_io_bus>
  /* USER CODE BEGIN hci_tl_lowlevel_init 2 */

  /* USER CODE END hci_tl_lowlevel_init 2 */

  /* Register event irq handler */
  HAL_EXTI_GetHandle(&hexti0, EXTI_LINE_0);
 80077c6:	f04f 51b0 	mov.w	r1, #369098752	; 0x16000000
 80077ca:	4810      	ldr	r0, [pc, #64]	; (800780c <hci_tl_lowlevel_init+0x6c>)
 80077cc:	f002 ff96 	bl	800a6fc <HAL_EXTI_GetHandle>
  HAL_EXTI_RegisterCallback(&hexti0, HAL_EXTI_COMMON_CB_ID, hci_tl_lowlevel_isr);
 80077d0:	4a0f      	ldr	r2, [pc, #60]	; (8007810 <hci_tl_lowlevel_init+0x70>)
 80077d2:	2100      	movs	r1, #0
 80077d4:	480d      	ldr	r0, [pc, #52]	; (800780c <hci_tl_lowlevel_init+0x6c>)
 80077d6:	f002 ff77 	bl	800a6c8 <HAL_EXTI_RegisterCallback>
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80077da:	2200      	movs	r2, #0
 80077dc:	2100      	movs	r1, #0
 80077de:	2006      	movs	r0, #6
 80077e0:	f002 fced 	bl	800a1be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80077e4:	2006      	movs	r0, #6
 80077e6:	f002 fd06 	bl	800a1f6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN hci_tl_lowlevel_init 3 */

  /* USER CODE END hci_tl_lowlevel_init 3 */

}
 80077ea:	bf00      	nop
 80077ec:	3720      	adds	r7, #32
 80077ee:	46bd      	mov	sp, r7
 80077f0:	bd80      	pop	{r7, pc}
 80077f2:	bf00      	nop
 80077f4:	08007481 	.word	0x08007481
 80077f8:	08007519 	.word	0x08007519
 80077fc:	08007665 	.word	0x08007665
 8007800:	08007581 	.word	0x08007581
 8007804:	08007543 	.word	0x08007543
 8007808:	0800816d 	.word	0x0800816d
 800780c:	2000022c 	.word	0x2000022c
 8007810:	08007815 	.word	0x08007815

08007814 <hci_tl_lowlevel_isr>:
  *
  * @param  None
  * @retval None
  */
void hci_tl_lowlevel_isr(void)
{
 8007814:	b580      	push	{r7, lr}
 8007816:	af00      	add	r7, sp, #0
  /* Call hci_notify_asynch_evt() */
  while(IsDataAvailable())
 8007818:	e005      	b.n	8007826 <hci_tl_lowlevel_isr+0x12>
  {
    if (hci_notify_asynch_evt(NULL))
 800781a:	2000      	movs	r0, #0
 800781c:	f009 f9c6 	bl	8010bac <hci_notify_asynch_evt>
 8007820:	4603      	mov	r3, r0
 8007822:	2b00      	cmp	r3, #0
 8007824:	d105      	bne.n	8007832 <hci_tl_lowlevel_isr+0x1e>
  while(IsDataAvailable())
 8007826:	f7ff ffab 	bl	8007780 <IsDataAvailable>
 800782a:	4603      	mov	r3, r0
 800782c:	2b00      	cmp	r3, #0
 800782e:	d1f4      	bne.n	800781a <hci_tl_lowlevel_isr+0x6>
 8007830:	e000      	b.n	8007834 <hci_tl_lowlevel_isr+0x20>
    {
      return;
 8007832:	bf00      	nop
  }

  /* USER CODE BEGIN hci_tl_lowlevel_isr */

  /* USER CODE END hci_tl_lowlevel_isr */
}
 8007834:	bd80      	pop	{r7, pc}
	...

08007838 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8007838:	b580      	push	{r7, lr}
 800783a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800783c:	f001 f8fe 	bl	8008a3c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8007840:	f000 f848 	bl	80078d4 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8007844:	f000 f897 	bl	8007976 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8007848:	f000 f9bc 	bl	8007bc4 <MX_GPIO_Init>
  MX_CRC_Init();
 800784c:	f000 f998 	bl	8007b80 <MX_CRC_Init>
  MX_ADC1_Init();
 8007850:	f000 f8bc 	bl	80079cc <MX_ADC1_Init>
  MX_ADC2_Init();
 8007854:	f000 f930 	bl	8007ab8 <MX_ADC2_Init>
  MX_BlueNRG_2_Init();
 8007858:	f7fd fac2 	bl	8004de0 <MX_BlueNRG_2_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		// Lire la valeur du capteur analogique
		if (HAL_ADC_Start(&hadc1) != HAL_OK) {
 800785c:	4819      	ldr	r0, [pc, #100]	; (80078c4 <main+0x8c>)
 800785e:	f001 fcd1 	bl	8009204 <HAL_ADC_Start>
 8007862:	4603      	mov	r3, r0
 8007864:	2b00      	cmp	r3, #0
 8007866:	d001      	beq.n	800786c <main+0x34>
			Error_Handler();
 8007868:	f000 fa22 	bl	8007cb0 <Error_Handler>
		}
		if (HAL_ADC_Start(&hadc2) != HAL_OK) {
 800786c:	4816      	ldr	r0, [pc, #88]	; (80078c8 <main+0x90>)
 800786e:	f001 fcc9 	bl	8009204 <HAL_ADC_Start>
 8007872:	4603      	mov	r3, r0
 8007874:	2b00      	cmp	r3, #0
 8007876:	d001      	beq.n	800787c <main+0x44>
			Error_Handler();
 8007878:	f000 fa1a 	bl	8007cb0 <Error_Handler>
		}

		// Attendre la fin de la conversion
		if (HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY) != HAL_OK) {
 800787c:	f04f 31ff 	mov.w	r1, #4294967295
 8007880:	4810      	ldr	r0, [pc, #64]	; (80078c4 <main+0x8c>)
 8007882:	f001 fd79 	bl	8009378 <HAL_ADC_PollForConversion>
 8007886:	4603      	mov	r3, r0
 8007888:	2b00      	cmp	r3, #0
 800788a:	d001      	beq.n	8007890 <main+0x58>
			Error_Handler();
 800788c:	f000 fa10 	bl	8007cb0 <Error_Handler>
		}
		if (HAL_ADC_PollForConversion(&hadc2, HAL_MAX_DELAY) != HAL_OK) {
 8007890:	f04f 31ff 	mov.w	r1, #4294967295
 8007894:	480c      	ldr	r0, [pc, #48]	; (80078c8 <main+0x90>)
 8007896:	f001 fd6f 	bl	8009378 <HAL_ADC_PollForConversion>
 800789a:	4603      	mov	r3, r0
 800789c:	2b00      	cmp	r3, #0
 800789e:	d001      	beq.n	80078a4 <main+0x6c>
			Error_Handler();
 80078a0:	f000 fa06 	bl	8007cb0 <Error_Handler>
		}
		// Lire la valeur convertie
		waterlevel_value = HAL_ADC_GetValue(&hadc1);
 80078a4:	4807      	ldr	r0, [pc, #28]	; (80078c4 <main+0x8c>)
 80078a6:	f001 fe3f 	bl	8009528 <HAL_ADC_GetValue>
 80078aa:	4603      	mov	r3, r0
 80078ac:	4a07      	ldr	r2, [pc, #28]	; (80078cc <main+0x94>)
 80078ae:	6013      	str	r3, [r2, #0]
		moisture_value = HAL_ADC_GetValue(&hadc2);
 80078b0:	4805      	ldr	r0, [pc, #20]	; (80078c8 <main+0x90>)
 80078b2:	f001 fe39 	bl	8009528 <HAL_ADC_GetValue>
 80078b6:	4603      	mov	r3, r0
 80078b8:	4a05      	ldr	r2, [pc, #20]	; (80078d0 <main+0x98>)
 80078ba:	6013      	str	r3, [r2, #0]
    /* USER CODE END WHILE */

  MX_BlueNRG_2_Process();
 80078bc:	f7fd fab6 	bl	8004e2c <MX_BlueNRG_2_Process>
		if (HAL_ADC_Start(&hadc1) != HAL_OK) {
 80078c0:	e7cc      	b.n	800785c <main+0x24>
 80078c2:	bf00      	nop
 80078c4:	20000334 	.word	0x20000334
 80078c8:	20000398 	.word	0x20000398
 80078cc:	20000424 	.word	0x20000424
 80078d0:	20000420 	.word	0x20000420

080078d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80078d4:	b580      	push	{r7, lr}
 80078d6:	b096      	sub	sp, #88	; 0x58
 80078d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80078da:	f107 0314 	add.w	r3, r7, #20
 80078de:	2244      	movs	r2, #68	; 0x44
 80078e0:	2100      	movs	r1, #0
 80078e2:	4618      	mov	r0, r3
 80078e4:	f009 fdd8 	bl	8011498 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80078e8:	463b      	mov	r3, r7
 80078ea:	2200      	movs	r2, #0
 80078ec:	601a      	str	r2, [r3, #0]
 80078ee:	605a      	str	r2, [r3, #4]
 80078f0:	609a      	str	r2, [r3, #8]
 80078f2:	60da      	str	r2, [r3, #12]
 80078f4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80078f6:	f44f 7000 	mov.w	r0, #512	; 0x200
 80078fa:	f003 fccd 	bl	800b298 <HAL_PWREx_ControlVoltageScaling>
 80078fe:	4603      	mov	r3, r0
 8007900:	2b00      	cmp	r3, #0
 8007902:	d001      	beq.n	8007908 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8007904:	f000 f9d4 	bl	8007cb0 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8007908:	2302      	movs	r3, #2
 800790a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800790c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007910:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8007912:	2310      	movs	r3, #16
 8007914:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8007916:	2302      	movs	r3, #2
 8007918:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800791a:	2302      	movs	r3, #2
 800791c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800791e:	2301      	movs	r3, #1
 8007920:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 8;
 8007922:	2308      	movs	r3, #8
 8007924:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8007926:	2307      	movs	r3, #7
 8007928:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800792a:	2302      	movs	r3, #2
 800792c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800792e:	2302      	movs	r3, #2
 8007930:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8007932:	f107 0314 	add.w	r3, r7, #20
 8007936:	4618      	mov	r0, r3
 8007938:	f003 fd04 	bl	800b344 <HAL_RCC_OscConfig>
 800793c:	4603      	mov	r3, r0
 800793e:	2b00      	cmp	r3, #0
 8007940:	d001      	beq.n	8007946 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8007942:	f000 f9b5 	bl	8007cb0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8007946:	230f      	movs	r3, #15
 8007948:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800794a:	2303      	movs	r3, #3
 800794c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800794e:	2300      	movs	r3, #0
 8007950:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8007952:	2300      	movs	r3, #0
 8007954:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8007956:	2300      	movs	r3, #0
 8007958:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800795a:	463b      	mov	r3, r7
 800795c:	2103      	movs	r1, #3
 800795e:	4618      	mov	r0, r3
 8007960:	f004 f8d8 	bl	800bb14 <HAL_RCC_ClockConfig>
 8007964:	4603      	mov	r3, r0
 8007966:	2b00      	cmp	r3, #0
 8007968:	d001      	beq.n	800796e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800796a:	f000 f9a1 	bl	8007cb0 <Error_Handler>
  }
}
 800796e:	bf00      	nop
 8007970:	3758      	adds	r7, #88	; 0x58
 8007972:	46bd      	mov	sp, r7
 8007974:	bd80      	pop	{r7, pc}

08007976 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8007976:	b580      	push	{r7, lr}
 8007978:	b0a2      	sub	sp, #136	; 0x88
 800797a:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800797c:	463b      	mov	r3, r7
 800797e:	2288      	movs	r2, #136	; 0x88
 8007980:	2100      	movs	r1, #0
 8007982:	4618      	mov	r0, r3
 8007984:	f009 fd88 	bl	8011498 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8007988:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800798c:	603b      	str	r3, [r7, #0]
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 800798e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8007992:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8007994:	2302      	movs	r3, #2
 8007996:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8007998:	2301      	movs	r3, #1
 800799a:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 800799c:	2308      	movs	r3, #8
 800799e:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80079a0:	2307      	movs	r3, #7
 80079a2:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80079a4:	2302      	movs	r3, #2
 80079a6:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80079a8:	2302      	movs	r3, #2
 80079aa:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80079ac:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80079b0:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80079b2:	463b      	mov	r3, r7
 80079b4:	4618      	mov	r0, r3
 80079b6:	f004 fab3 	bl	800bf20 <HAL_RCCEx_PeriphCLKConfig>
 80079ba:	4603      	mov	r3, r0
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d001      	beq.n	80079c4 <PeriphCommonClock_Config+0x4e>
  {
    Error_Handler();
 80079c0:	f000 f976 	bl	8007cb0 <Error_Handler>
  }
}
 80079c4:	bf00      	nop
 80079c6:	3788      	adds	r7, #136	; 0x88
 80079c8:	46bd      	mov	sp, r7
 80079ca:	bd80      	pop	{r7, pc}

080079cc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80079cc:	b580      	push	{r7, lr}
 80079ce:	b08a      	sub	sp, #40	; 0x28
 80079d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80079d2:	f107 031c 	add.w	r3, r7, #28
 80079d6:	2200      	movs	r2, #0
 80079d8:	601a      	str	r2, [r3, #0]
 80079da:	605a      	str	r2, [r3, #4]
 80079dc:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80079de:	1d3b      	adds	r3, r7, #4
 80079e0:	2200      	movs	r2, #0
 80079e2:	601a      	str	r2, [r3, #0]
 80079e4:	605a      	str	r2, [r3, #4]
 80079e6:	609a      	str	r2, [r3, #8]
 80079e8:	60da      	str	r2, [r3, #12]
 80079ea:	611a      	str	r2, [r3, #16]
 80079ec:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80079ee:	4b2f      	ldr	r3, [pc, #188]	; (8007aac <MX_ADC1_Init+0xe0>)
 80079f0:	4a2f      	ldr	r2, [pc, #188]	; (8007ab0 <MX_ADC1_Init+0xe4>)
 80079f2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80079f4:	4b2d      	ldr	r3, [pc, #180]	; (8007aac <MX_ADC1_Init+0xe0>)
 80079f6:	2200      	movs	r2, #0
 80079f8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80079fa:	4b2c      	ldr	r3, [pc, #176]	; (8007aac <MX_ADC1_Init+0xe0>)
 80079fc:	2200      	movs	r2, #0
 80079fe:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8007a00:	4b2a      	ldr	r3, [pc, #168]	; (8007aac <MX_ADC1_Init+0xe0>)
 8007a02:	2200      	movs	r2, #0
 8007a04:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8007a06:	4b29      	ldr	r3, [pc, #164]	; (8007aac <MX_ADC1_Init+0xe0>)
 8007a08:	2200      	movs	r2, #0
 8007a0a:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8007a0c:	4b27      	ldr	r3, [pc, #156]	; (8007aac <MX_ADC1_Init+0xe0>)
 8007a0e:	2204      	movs	r2, #4
 8007a10:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8007a12:	4b26      	ldr	r3, [pc, #152]	; (8007aac <MX_ADC1_Init+0xe0>)
 8007a14:	2200      	movs	r2, #0
 8007a16:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8007a18:	4b24      	ldr	r3, [pc, #144]	; (8007aac <MX_ADC1_Init+0xe0>)
 8007a1a:	2200      	movs	r2, #0
 8007a1c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8007a1e:	4b23      	ldr	r3, [pc, #140]	; (8007aac <MX_ADC1_Init+0xe0>)
 8007a20:	2201      	movs	r2, #1
 8007a22:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8007a24:	4b21      	ldr	r3, [pc, #132]	; (8007aac <MX_ADC1_Init+0xe0>)
 8007a26:	2200      	movs	r2, #0
 8007a28:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8007a2c:	4b1f      	ldr	r3, [pc, #124]	; (8007aac <MX_ADC1_Init+0xe0>)
 8007a2e:	2200      	movs	r2, #0
 8007a30:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8007a32:	4b1e      	ldr	r3, [pc, #120]	; (8007aac <MX_ADC1_Init+0xe0>)
 8007a34:	2200      	movs	r2, #0
 8007a36:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8007a38:	4b1c      	ldr	r3, [pc, #112]	; (8007aac <MX_ADC1_Init+0xe0>)
 8007a3a:	2200      	movs	r2, #0
 8007a3c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8007a40:	4b1a      	ldr	r3, [pc, #104]	; (8007aac <MX_ADC1_Init+0xe0>)
 8007a42:	2200      	movs	r2, #0
 8007a44:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8007a46:	4b19      	ldr	r3, [pc, #100]	; (8007aac <MX_ADC1_Init+0xe0>)
 8007a48:	2200      	movs	r2, #0
 8007a4a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8007a4e:	4817      	ldr	r0, [pc, #92]	; (8007aac <MX_ADC1_Init+0xe0>)
 8007a50:	f001 fa82 	bl	8008f58 <HAL_ADC_Init>
 8007a54:	4603      	mov	r3, r0
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d001      	beq.n	8007a5e <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8007a5a:	f000 f929 	bl	8007cb0 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8007a5e:	2300      	movs	r3, #0
 8007a60:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8007a62:	f107 031c 	add.w	r3, r7, #28
 8007a66:	4619      	mov	r1, r3
 8007a68:	4810      	ldr	r0, [pc, #64]	; (8007aac <MX_ADC1_Init+0xe0>)
 8007a6a:	f002 f9e3 	bl	8009e34 <HAL_ADCEx_MultiModeConfigChannel>
 8007a6e:	4603      	mov	r3, r0
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d001      	beq.n	8007a78 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8007a74:	f000 f91c 	bl	8007cb0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8007a78:	4b0e      	ldr	r3, [pc, #56]	; (8007ab4 <MX_ADC1_Init+0xe8>)
 8007a7a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8007a7c:	2306      	movs	r3, #6
 8007a7e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8007a80:	2300      	movs	r3, #0
 8007a82:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8007a84:	237f      	movs	r3, #127	; 0x7f
 8007a86:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8007a88:	2304      	movs	r3, #4
 8007a8a:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8007a8c:	2300      	movs	r3, #0
 8007a8e:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8007a90:	1d3b      	adds	r3, r7, #4
 8007a92:	4619      	mov	r1, r3
 8007a94:	4805      	ldr	r0, [pc, #20]	; (8007aac <MX_ADC1_Init+0xe0>)
 8007a96:	f001 fd55 	bl	8009544 <HAL_ADC_ConfigChannel>
 8007a9a:	4603      	mov	r3, r0
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d001      	beq.n	8007aa4 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 8007aa0:	f000 f906 	bl	8007cb0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8007aa4:	bf00      	nop
 8007aa6:	3728      	adds	r7, #40	; 0x28
 8007aa8:	46bd      	mov	sp, r7
 8007aaa:	bd80      	pop	{r7, pc}
 8007aac:	20000334 	.word	0x20000334
 8007ab0:	50040000 	.word	0x50040000
 8007ab4:	04300002 	.word	0x04300002

08007ab8 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8007ab8:	b580      	push	{r7, lr}
 8007aba:	b086      	sub	sp, #24
 8007abc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8007abe:	463b      	mov	r3, r7
 8007ac0:	2200      	movs	r2, #0
 8007ac2:	601a      	str	r2, [r3, #0]
 8007ac4:	605a      	str	r2, [r3, #4]
 8007ac6:	609a      	str	r2, [r3, #8]
 8007ac8:	60da      	str	r2, [r3, #12]
 8007aca:	611a      	str	r2, [r3, #16]
 8007acc:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8007ace:	4b29      	ldr	r3, [pc, #164]	; (8007b74 <MX_ADC2_Init+0xbc>)
 8007ad0:	4a29      	ldr	r2, [pc, #164]	; (8007b78 <MX_ADC2_Init+0xc0>)
 8007ad2:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8007ad4:	4b27      	ldr	r3, [pc, #156]	; (8007b74 <MX_ADC2_Init+0xbc>)
 8007ad6:	2200      	movs	r2, #0
 8007ad8:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8007ada:	4b26      	ldr	r3, [pc, #152]	; (8007b74 <MX_ADC2_Init+0xbc>)
 8007adc:	2200      	movs	r2, #0
 8007ade:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8007ae0:	4b24      	ldr	r3, [pc, #144]	; (8007b74 <MX_ADC2_Init+0xbc>)
 8007ae2:	2200      	movs	r2, #0
 8007ae4:	60da      	str	r2, [r3, #12]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8007ae6:	4b23      	ldr	r3, [pc, #140]	; (8007b74 <MX_ADC2_Init+0xbc>)
 8007ae8:	2200      	movs	r2, #0
 8007aea:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8007aec:	4b21      	ldr	r3, [pc, #132]	; (8007b74 <MX_ADC2_Init+0xbc>)
 8007aee:	2204      	movs	r2, #4
 8007af0:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8007af2:	4b20      	ldr	r3, [pc, #128]	; (8007b74 <MX_ADC2_Init+0xbc>)
 8007af4:	2200      	movs	r2, #0
 8007af6:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8007af8:	4b1e      	ldr	r3, [pc, #120]	; (8007b74 <MX_ADC2_Init+0xbc>)
 8007afa:	2200      	movs	r2, #0
 8007afc:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 1;
 8007afe:	4b1d      	ldr	r3, [pc, #116]	; (8007b74 <MX_ADC2_Init+0xbc>)
 8007b00:	2201      	movs	r2, #1
 8007b02:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8007b04:	4b1b      	ldr	r3, [pc, #108]	; (8007b74 <MX_ADC2_Init+0xbc>)
 8007b06:	2200      	movs	r2, #0
 8007b08:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8007b0c:	4b19      	ldr	r3, [pc, #100]	; (8007b74 <MX_ADC2_Init+0xbc>)
 8007b0e:	2200      	movs	r2, #0
 8007b10:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8007b12:	4b18      	ldr	r3, [pc, #96]	; (8007b74 <MX_ADC2_Init+0xbc>)
 8007b14:	2200      	movs	r2, #0
 8007b16:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8007b18:	4b16      	ldr	r3, [pc, #88]	; (8007b74 <MX_ADC2_Init+0xbc>)
 8007b1a:	2200      	movs	r2, #0
 8007b1c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8007b20:	4b14      	ldr	r3, [pc, #80]	; (8007b74 <MX_ADC2_Init+0xbc>)
 8007b22:	2200      	movs	r2, #0
 8007b24:	635a      	str	r2, [r3, #52]	; 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 8007b26:	4b13      	ldr	r3, [pc, #76]	; (8007b74 <MX_ADC2_Init+0xbc>)
 8007b28:	2200      	movs	r2, #0
 8007b2a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8007b2e:	4811      	ldr	r0, [pc, #68]	; (8007b74 <MX_ADC2_Init+0xbc>)
 8007b30:	f001 fa12 	bl	8008f58 <HAL_ADC_Init>
 8007b34:	4603      	mov	r3, r0
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d001      	beq.n	8007b3e <MX_ADC2_Init+0x86>
  {
    Error_Handler();
 8007b3a:	f000 f8b9 	bl	8007cb0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8007b3e:	4b0f      	ldr	r3, [pc, #60]	; (8007b7c <MX_ADC2_Init+0xc4>)
 8007b40:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8007b42:	2306      	movs	r3, #6
 8007b44:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8007b46:	2300      	movs	r3, #0
 8007b48:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8007b4a:	237f      	movs	r3, #127	; 0x7f
 8007b4c:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8007b4e:	2304      	movs	r3, #4
 8007b50:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8007b52:	2300      	movs	r3, #0
 8007b54:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8007b56:	463b      	mov	r3, r7
 8007b58:	4619      	mov	r1, r3
 8007b5a:	4806      	ldr	r0, [pc, #24]	; (8007b74 <MX_ADC2_Init+0xbc>)
 8007b5c:	f001 fcf2 	bl	8009544 <HAL_ADC_ConfigChannel>
 8007b60:	4603      	mov	r3, r0
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d001      	beq.n	8007b6a <MX_ADC2_Init+0xb2>
  {
    Error_Handler();
 8007b66:	f000 f8a3 	bl	8007cb0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8007b6a:	bf00      	nop
 8007b6c:	3718      	adds	r7, #24
 8007b6e:	46bd      	mov	sp, r7
 8007b70:	bd80      	pop	{r7, pc}
 8007b72:	bf00      	nop
 8007b74:	20000398 	.word	0x20000398
 8007b78:	50040100 	.word	0x50040100
 8007b7c:	08600004 	.word	0x08600004

08007b80 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8007b80:	b580      	push	{r7, lr}
 8007b82:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8007b84:	4b0d      	ldr	r3, [pc, #52]	; (8007bbc <MX_CRC_Init+0x3c>)
 8007b86:	4a0e      	ldr	r2, [pc, #56]	; (8007bc0 <MX_CRC_Init+0x40>)
 8007b88:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8007b8a:	4b0c      	ldr	r3, [pc, #48]	; (8007bbc <MX_CRC_Init+0x3c>)
 8007b8c:	2200      	movs	r2, #0
 8007b8e:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8007b90:	4b0a      	ldr	r3, [pc, #40]	; (8007bbc <MX_CRC_Init+0x3c>)
 8007b92:	2200      	movs	r2, #0
 8007b94:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8007b96:	4b09      	ldr	r3, [pc, #36]	; (8007bbc <MX_CRC_Init+0x3c>)
 8007b98:	2200      	movs	r2, #0
 8007b9a:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8007b9c:	4b07      	ldr	r3, [pc, #28]	; (8007bbc <MX_CRC_Init+0x3c>)
 8007b9e:	2200      	movs	r2, #0
 8007ba0:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8007ba2:	4b06      	ldr	r3, [pc, #24]	; (8007bbc <MX_CRC_Init+0x3c>)
 8007ba4:	2201      	movs	r2, #1
 8007ba6:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8007ba8:	4804      	ldr	r0, [pc, #16]	; (8007bbc <MX_CRC_Init+0x3c>)
 8007baa:	f002 fb51 	bl	800a250 <HAL_CRC_Init>
 8007bae:	4603      	mov	r3, r0
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d001      	beq.n	8007bb8 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8007bb4:	f000 f87c 	bl	8007cb0 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8007bb8:	bf00      	nop
 8007bba:	bd80      	pop	{r7, pc}
 8007bbc:	200003fc 	.word	0x200003fc
 8007bc0:	40023000 	.word	0x40023000

08007bc4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8007bc4:	b580      	push	{r7, lr}
 8007bc6:	b08a      	sub	sp, #40	; 0x28
 8007bc8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007bca:	f107 0314 	add.w	r3, r7, #20
 8007bce:	2200      	movs	r2, #0
 8007bd0:	601a      	str	r2, [r3, #0]
 8007bd2:	605a      	str	r2, [r3, #4]
 8007bd4:	609a      	str	r2, [r3, #8]
 8007bd6:	60da      	str	r2, [r3, #12]
 8007bd8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8007bda:	4b34      	ldr	r3, [pc, #208]	; (8007cac <MX_GPIO_Init+0xe8>)
 8007bdc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007bde:	4a33      	ldr	r2, [pc, #204]	; (8007cac <MX_GPIO_Init+0xe8>)
 8007be0:	f043 0304 	orr.w	r3, r3, #4
 8007be4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007be6:	4b31      	ldr	r3, [pc, #196]	; (8007cac <MX_GPIO_Init+0xe8>)
 8007be8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007bea:	f003 0304 	and.w	r3, r3, #4
 8007bee:	613b      	str	r3, [r7, #16]
 8007bf0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8007bf2:	4b2e      	ldr	r3, [pc, #184]	; (8007cac <MX_GPIO_Init+0xe8>)
 8007bf4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007bf6:	4a2d      	ldr	r2, [pc, #180]	; (8007cac <MX_GPIO_Init+0xe8>)
 8007bf8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007bfc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007bfe:	4b2b      	ldr	r3, [pc, #172]	; (8007cac <MX_GPIO_Init+0xe8>)
 8007c00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007c02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c06:	60fb      	str	r3, [r7, #12]
 8007c08:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8007c0a:	4b28      	ldr	r3, [pc, #160]	; (8007cac <MX_GPIO_Init+0xe8>)
 8007c0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007c0e:	4a27      	ldr	r2, [pc, #156]	; (8007cac <MX_GPIO_Init+0xe8>)
 8007c10:	f043 0301 	orr.w	r3, r3, #1
 8007c14:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007c16:	4b25      	ldr	r3, [pc, #148]	; (8007cac <MX_GPIO_Init+0xe8>)
 8007c18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007c1a:	f003 0301 	and.w	r3, r3, #1
 8007c1e:	60bb      	str	r3, [r7, #8]
 8007c20:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8007c22:	4b22      	ldr	r3, [pc, #136]	; (8007cac <MX_GPIO_Init+0xe8>)
 8007c24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007c26:	4a21      	ldr	r2, [pc, #132]	; (8007cac <MX_GPIO_Init+0xe8>)
 8007c28:	f043 0302 	orr.w	r3, r3, #2
 8007c2c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007c2e:	4b1f      	ldr	r3, [pc, #124]	; (8007cac <MX_GPIO_Init+0xe8>)
 8007c30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007c32:	f003 0302 	and.w	r3, r3, #2
 8007c36:	607b      	str	r3, [r7, #4]
 8007c38:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_8, GPIO_PIN_RESET);
 8007c3a:	2200      	movs	r2, #0
 8007c3c:	f44f 7181 	mov.w	r1, #258	; 0x102
 8007c40:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007c44:	f003 fae8 	bl	800b218 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8007c48:	2301      	movs	r3, #1
 8007c4a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8007c4c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8007c50:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007c52:	2300      	movs	r3, #0
 8007c54:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007c56:	f107 0314 	add.w	r3, r7, #20
 8007c5a:	4619      	mov	r1, r3
 8007c5c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007c60:	f003 f824 	bl	800acac <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_8;
 8007c64:	f44f 7381 	mov.w	r3, #258	; 0x102
 8007c68:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007c6a:	2301      	movs	r3, #1
 8007c6c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007c6e:	2300      	movs	r3, #0
 8007c70:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007c72:	2300      	movs	r3, #0
 8007c74:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007c76:	f107 0314 	add.w	r3, r7, #20
 8007c7a:	4619      	mov	r1, r3
 8007c7c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007c80:	f003 f814 	bl	800acac <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8007c84:	2200      	movs	r2, #0
 8007c86:	2100      	movs	r1, #0
 8007c88:	2006      	movs	r0, #6
 8007c8a:	f002 fa98 	bl	800a1be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8007c8e:	2006      	movs	r0, #6
 8007c90:	f002 fab1 	bl	800a1f6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8007c94:	2200      	movs	r2, #0
 8007c96:	2100      	movs	r1, #0
 8007c98:	2028      	movs	r0, #40	; 0x28
 8007c9a:	f002 fa90 	bl	800a1be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8007c9e:	2028      	movs	r0, #40	; 0x28
 8007ca0:	f002 faa9 	bl	800a1f6 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8007ca4:	bf00      	nop
 8007ca6:	3728      	adds	r7, #40	; 0x28
 8007ca8:	46bd      	mov	sp, r7
 8007caa:	bd80      	pop	{r7, pc}
 8007cac:	40021000 	.word	0x40021000

08007cb0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8007cb0:	b480      	push	{r7}
 8007cb2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8007cb4:	b672      	cpsid	i
}
 8007cb6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8007cb8:	e7fe      	b.n	8007cb8 <Error_Handler+0x8>
	...

08007cbc <Set_DeviceConnectable>:
 * @note   Puts the device in connectable mode
 * @param  None
 * @retval None
 */
void Set_DeviceConnectable(void)
{
 8007cbc:	b580      	push	{r7, lr}
 8007cbe:	b092      	sub	sp, #72	; 0x48
 8007cc0:	af08      	add	r7, sp, #32
  uint8_t ret;
  uint8_t local_name[] = {AD_TYPE_COMPLETE_LOCAL_NAME,SENSOR_DEMO_NAME};
 8007cc2:	4a36      	ldr	r2, [pc, #216]	; (8007d9c <Set_DeviceConnectable+0xe0>)
 8007cc4:	f107 031c 	add.w	r3, r7, #28
 8007cc8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8007ccc:	e883 0003 	stmia.w	r3, {r0, r1}

  uint8_t manuf_data[26] = {
 8007cd0:	2302      	movs	r3, #2
 8007cd2:	703b      	strb	r3, [r7, #0]
 8007cd4:	230a      	movs	r3, #10
 8007cd6:	707b      	strb	r3, [r7, #1]
 8007cd8:	2300      	movs	r3, #0
 8007cda:	70bb      	strb	r3, [r7, #2]
 8007cdc:	2308      	movs	r3, #8
 8007cde:	70fb      	strb	r3, [r7, #3]
 8007ce0:	2309      	movs	r3, #9
 8007ce2:	713b      	strb	r3, [r7, #4]
 8007ce4:	2342      	movs	r3, #66	; 0x42
 8007ce6:	717b      	strb	r3, [r7, #5]
 8007ce8:	236c      	movs	r3, #108	; 0x6c
 8007cea:	71bb      	strb	r3, [r7, #6]
 8007cec:	2375      	movs	r3, #117	; 0x75
 8007cee:	71fb      	strb	r3, [r7, #7]
 8007cf0:	2365      	movs	r3, #101	; 0x65
 8007cf2:	723b      	strb	r3, [r7, #8]
 8007cf4:	234e      	movs	r3, #78	; 0x4e
 8007cf6:	727b      	strb	r3, [r7, #9]
 8007cf8:	2352      	movs	r3, #82	; 0x52
 8007cfa:	72bb      	strb	r3, [r7, #10]
 8007cfc:	2347      	movs	r3, #71	; 0x47
 8007cfe:	72fb      	strb	r3, [r7, #11]
 8007d00:	230d      	movs	r3, #13
 8007d02:	733b      	strb	r3, [r7, #12]
 8007d04:	23ff      	movs	r3, #255	; 0xff
 8007d06:	737b      	strb	r3, [r7, #13]
 8007d08:	2301      	movs	r3, #1
 8007d0a:	73bb      	strb	r3, [r7, #14]
 8007d0c:	2380      	movs	r3, #128	; 0x80
 8007d0e:	73fb      	strb	r3, [r7, #15]
 8007d10:	2300      	movs	r3, #0
 8007d12:	743b      	strb	r3, [r7, #16]
 8007d14:	23f4      	movs	r3, #244	; 0xf4
 8007d16:	747b      	strb	r3, [r7, #17]
 8007d18:	2300      	movs	r3, #0
 8007d1a:	74bb      	strb	r3, [r7, #18]
 8007d1c:	2300      	movs	r3, #0
 8007d1e:	74fb      	strb	r3, [r7, #19]
    0x80,
    0x00,
    0xF4, /* ACC+Gyro+Mag 0xE0 | 0x04 Temp | 0x10 Pressure */
    0x00, /*  */
    0x00, /*  */
    bdaddr[5], /* BLE MAC start -MSB first- */
 8007d20:	4b1f      	ldr	r3, [pc, #124]	; (8007da0 <Set_DeviceConnectable+0xe4>)
 8007d22:	795b      	ldrb	r3, [r3, #5]
  uint8_t manuf_data[26] = {
 8007d24:	753b      	strb	r3, [r7, #20]
    bdaddr[4],
 8007d26:	4b1e      	ldr	r3, [pc, #120]	; (8007da0 <Set_DeviceConnectable+0xe4>)
 8007d28:	791b      	ldrb	r3, [r3, #4]
  uint8_t manuf_data[26] = {
 8007d2a:	757b      	strb	r3, [r7, #21]
    bdaddr[3],
 8007d2c:	4b1c      	ldr	r3, [pc, #112]	; (8007da0 <Set_DeviceConnectable+0xe4>)
 8007d2e:	78db      	ldrb	r3, [r3, #3]
  uint8_t manuf_data[26] = {
 8007d30:	75bb      	strb	r3, [r7, #22]
    bdaddr[2],
 8007d32:	4b1b      	ldr	r3, [pc, #108]	; (8007da0 <Set_DeviceConnectable+0xe4>)
 8007d34:	789b      	ldrb	r3, [r3, #2]
  uint8_t manuf_data[26] = {
 8007d36:	75fb      	strb	r3, [r7, #23]
    bdaddr[1],
 8007d38:	4b19      	ldr	r3, [pc, #100]	; (8007da0 <Set_DeviceConnectable+0xe4>)
 8007d3a:	785b      	ldrb	r3, [r3, #1]
  uint8_t manuf_data[26] = {
 8007d3c:	763b      	strb	r3, [r7, #24]
    bdaddr[0]  /* BLE MAC stop */
 8007d3e:	4b18      	ldr	r3, [pc, #96]	; (8007da0 <Set_DeviceConnectable+0xe4>)
 8007d40:	781b      	ldrb	r3, [r3, #0]
  uint8_t manuf_data[26] = {
 8007d42:	767b      	strb	r3, [r7, #25]
  };

  manuf_data[18] |= 0x01; /* Sensor Fusion */
 8007d44:	7cbb      	ldrb	r3, [r7, #18]
 8007d46:	f043 0301 	orr.w	r3, r3, #1
 8007d4a:	b2db      	uxtb	r3, r3
 8007d4c:	74bb      	strb	r3, [r7, #18]

  hci_le_set_scan_response_data(0,NULL);
 8007d4e:	2100      	movs	r1, #0
 8007d50:	2000      	movs	r0, #0
 8007d52:	f008 fc72 	bl	801063a <hci_le_set_scan_response_data>

  PRINT_DBG("Set General Discoverable Mode.\r\n");

  ret = aci_gap_set_discoverable(ADV_DATA_TYPE,
 8007d56:	2300      	movs	r3, #0
 8007d58:	9306      	str	r3, [sp, #24]
 8007d5a:	2300      	movs	r3, #0
 8007d5c:	9305      	str	r3, [sp, #20]
 8007d5e:	2300      	movs	r3, #0
 8007d60:	9304      	str	r3, [sp, #16]
 8007d62:	2300      	movs	r3, #0
 8007d64:	9303      	str	r3, [sp, #12]
 8007d66:	f107 031c 	add.w	r3, r7, #28
 8007d6a:	9302      	str	r3, [sp, #8]
 8007d6c:	2308      	movs	r3, #8
 8007d6e:	9301      	str	r3, [sp, #4]
 8007d70:	2300      	movs	r3, #0
 8007d72:	9300      	str	r3, [sp, #0]
 8007d74:	2300      	movs	r3, #0
 8007d76:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8007d7a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8007d7e:	2000      	movs	r0, #0
 8007d80:	f005 ff0f 	bl	800dba2 <aci_gap_set_discoverable>
 8007d84:	4603      	mov	r3, r0
 8007d86:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
                                 ADV_INTERV_MIN, ADV_INTERV_MAX,
                                 PUBLIC_ADDR,
                                 NO_WHITE_LIST_USE,
                                 sizeof(local_name), local_name, 0, NULL, 0, 0);

  aci_gap_update_adv_data(26, manuf_data);
 8007d8a:	463b      	mov	r3, r7
 8007d8c:	4619      	mov	r1, r3
 8007d8e:	201a      	movs	r0, #26
 8007d90:	f006 fab1 	bl	800e2f6 <aci_gap_update_adv_data>
    PRINT_DBG("aci_gap_set_discoverable() failed: 0x%02x\r\n", ret);
  }
  else {
    PRINT_DBG("aci_gap_set_discoverable() --> SUCCESS\r\n");
  }
}
 8007d94:	bf00      	nop
 8007d96:	3728      	adds	r7, #40	; 0x28
 8007d98:	46bd      	mov	sp, r7
 8007d9a:	bd80      	pop	{r7, pc}
 8007d9c:	08012834 	.word	0x08012834
 8007da0:	200000cc 	.word	0x200000cc

08007da4 <APP_UserEvtRx>:
 *         parsed
 * @param  void* Pointer to the ACI packet
 * @retval None
 */
void APP_UserEvtRx(void *pData)
{
 8007da4:	b580      	push	{r7, lr}
 8007da6:	b088      	sub	sp, #32
 8007da8:	af00      	add	r7, sp, #0
 8007daa:	6078      	str	r0, [r7, #4]
  uint32_t i;

  hci_spi_pckt *hci_pckt = (hci_spi_pckt *)pData;
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	61bb      	str	r3, [r7, #24]

  if(hci_pckt->type == HCI_EVENT_PKT)
 8007db0:	69bb      	ldr	r3, [r7, #24]
 8007db2:	781b      	ldrb	r3, [r3, #0]
 8007db4:	2b04      	cmp	r3, #4
 8007db6:	d163      	bne.n	8007e80 <APP_UserEvtRx+0xdc>
  {
    hci_event_pckt *event_pckt = (hci_event_pckt*)hci_pckt->data;
 8007db8:	69bb      	ldr	r3, [r7, #24]
 8007dba:	3301      	adds	r3, #1
 8007dbc:	617b      	str	r3, [r7, #20]

    if(event_pckt->evt == EVT_LE_META_EVENT)
 8007dbe:	697b      	ldr	r3, [r7, #20]
 8007dc0:	781b      	ldrb	r3, [r3, #0]
 8007dc2:	2b3e      	cmp	r3, #62	; 0x3e
 8007dc4:	d11e      	bne.n	8007e04 <APP_UserEvtRx+0x60>
    {
      evt_le_meta_event *evt = (void *)event_pckt->data;
 8007dc6:	697b      	ldr	r3, [r7, #20]
 8007dc8:	3302      	adds	r3, #2
 8007dca:	60fb      	str	r3, [r7, #12]

      for (i = 0; i < (sizeof(hci_le_meta_events_table)/sizeof(hci_le_meta_events_table_type)); i++)
 8007dcc:	2300      	movs	r3, #0
 8007dce:	61fb      	str	r3, [r7, #28]
 8007dd0:	e014      	b.n	8007dfc <APP_UserEvtRx+0x58>
      {
        if (evt->subevent == hci_le_meta_events_table[i].evt_code)
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	781b      	ldrb	r3, [r3, #0]
 8007dd6:	b29a      	uxth	r2, r3
 8007dd8:	492b      	ldr	r1, [pc, #172]	; (8007e88 <APP_UserEvtRx+0xe4>)
 8007dda:	69fb      	ldr	r3, [r7, #28]
 8007ddc:	f831 3033 	ldrh.w	r3, [r1, r3, lsl #3]
 8007de0:	429a      	cmp	r2, r3
 8007de2:	d108      	bne.n	8007df6 <APP_UserEvtRx+0x52>
        {
          hci_le_meta_events_table[i].process((void *)evt->data);
 8007de4:	4a28      	ldr	r2, [pc, #160]	; (8007e88 <APP_UserEvtRx+0xe4>)
 8007de6:	69fb      	ldr	r3, [r7, #28]
 8007de8:	00db      	lsls	r3, r3, #3
 8007dea:	4413      	add	r3, r2
 8007dec:	685b      	ldr	r3, [r3, #4]
 8007dee:	68fa      	ldr	r2, [r7, #12]
 8007df0:	3201      	adds	r2, #1
 8007df2:	4610      	mov	r0, r2
 8007df4:	4798      	blx	r3
      for (i = 0; i < (sizeof(hci_le_meta_events_table)/sizeof(hci_le_meta_events_table_type)); i++)
 8007df6:	69fb      	ldr	r3, [r7, #28]
 8007df8:	3301      	adds	r3, #1
 8007dfa:	61fb      	str	r3, [r7, #28]
 8007dfc:	69fb      	ldr	r3, [r7, #28]
 8007dfe:	2b09      	cmp	r3, #9
 8007e00:	d9e7      	bls.n	8007dd2 <APP_UserEvtRx+0x2e>
          hci_events_table[i].process((void *)event_pckt->data);
        }
      }
    }
  }
}
 8007e02:	e03d      	b.n	8007e80 <APP_UserEvtRx+0xdc>
    else if(event_pckt->evt == EVT_VENDOR)
 8007e04:	697b      	ldr	r3, [r7, #20]
 8007e06:	781b      	ldrb	r3, [r3, #0]
 8007e08:	2bff      	cmp	r3, #255	; 0xff
 8007e0a:	d11e      	bne.n	8007e4a <APP_UserEvtRx+0xa6>
      evt_blue_aci *blue_evt = (void*)event_pckt->data;
 8007e0c:	697b      	ldr	r3, [r7, #20]
 8007e0e:	3302      	adds	r3, #2
 8007e10:	613b      	str	r3, [r7, #16]
      for (i = 0; i < (sizeof(hci_vendor_specific_events_table)/sizeof(hci_vendor_specific_events_table_type)); i++)
 8007e12:	2300      	movs	r3, #0
 8007e14:	61fb      	str	r3, [r7, #28]
 8007e16:	e014      	b.n	8007e42 <APP_UserEvtRx+0x9e>
        if (blue_evt->ecode == hci_vendor_specific_events_table[i].evt_code)
 8007e18:	693b      	ldr	r3, [r7, #16]
 8007e1a:	881b      	ldrh	r3, [r3, #0]
 8007e1c:	b29a      	uxth	r2, r3
 8007e1e:	491b      	ldr	r1, [pc, #108]	; (8007e8c <APP_UserEvtRx+0xe8>)
 8007e20:	69fb      	ldr	r3, [r7, #28]
 8007e22:	f831 3033 	ldrh.w	r3, [r1, r3, lsl #3]
 8007e26:	429a      	cmp	r2, r3
 8007e28:	d108      	bne.n	8007e3c <APP_UserEvtRx+0x98>
          hci_vendor_specific_events_table[i].process((void *)blue_evt->data);
 8007e2a:	4a18      	ldr	r2, [pc, #96]	; (8007e8c <APP_UserEvtRx+0xe8>)
 8007e2c:	69fb      	ldr	r3, [r7, #28]
 8007e2e:	00db      	lsls	r3, r3, #3
 8007e30:	4413      	add	r3, r2
 8007e32:	685b      	ldr	r3, [r3, #4]
 8007e34:	693a      	ldr	r2, [r7, #16]
 8007e36:	3202      	adds	r2, #2
 8007e38:	4610      	mov	r0, r2
 8007e3a:	4798      	blx	r3
      for (i = 0; i < (sizeof(hci_vendor_specific_events_table)/sizeof(hci_vendor_specific_events_table_type)); i++)
 8007e3c:	69fb      	ldr	r3, [r7, #28]
 8007e3e:	3301      	adds	r3, #1
 8007e40:	61fb      	str	r3, [r7, #28]
 8007e42:	69fb      	ldr	r3, [r7, #28]
 8007e44:	2b2a      	cmp	r3, #42	; 0x2a
 8007e46:	d9e7      	bls.n	8007e18 <APP_UserEvtRx+0x74>
}
 8007e48:	e01a      	b.n	8007e80 <APP_UserEvtRx+0xdc>
      for (i = 0; i < (sizeof(hci_events_table)/sizeof(hci_events_table_type)); i++)
 8007e4a:	2300      	movs	r3, #0
 8007e4c:	61fb      	str	r3, [r7, #28]
 8007e4e:	e014      	b.n	8007e7a <APP_UserEvtRx+0xd6>
        if (event_pckt->evt == hci_events_table[i].evt_code)
 8007e50:	697b      	ldr	r3, [r7, #20]
 8007e52:	781b      	ldrb	r3, [r3, #0]
 8007e54:	b29a      	uxth	r2, r3
 8007e56:	490e      	ldr	r1, [pc, #56]	; (8007e90 <APP_UserEvtRx+0xec>)
 8007e58:	69fb      	ldr	r3, [r7, #28]
 8007e5a:	f831 3033 	ldrh.w	r3, [r1, r3, lsl #3]
 8007e5e:	429a      	cmp	r2, r3
 8007e60:	d108      	bne.n	8007e74 <APP_UserEvtRx+0xd0>
          hci_events_table[i].process((void *)event_pckt->data);
 8007e62:	4a0b      	ldr	r2, [pc, #44]	; (8007e90 <APP_UserEvtRx+0xec>)
 8007e64:	69fb      	ldr	r3, [r7, #28]
 8007e66:	00db      	lsls	r3, r3, #3
 8007e68:	4413      	add	r3, r2
 8007e6a:	685b      	ldr	r3, [r3, #4]
 8007e6c:	697a      	ldr	r2, [r7, #20]
 8007e6e:	3202      	adds	r2, #2
 8007e70:	4610      	mov	r0, r2
 8007e72:	4798      	blx	r3
      for (i = 0; i < (sizeof(hci_events_table)/sizeof(hci_events_table_type)); i++)
 8007e74:	69fb      	ldr	r3, [r7, #28]
 8007e76:	3301      	adds	r3, #1
 8007e78:	61fb      	str	r3, [r7, #28]
 8007e7a:	69fb      	ldr	r3, [r7, #28]
 8007e7c:	2b06      	cmp	r3, #6
 8007e7e:	d9e7      	bls.n	8007e50 <APP_UserEvtRx+0xac>
}
 8007e80:	bf00      	nop
 8007e82:	3720      	adds	r7, #32
 8007e84:	46bd      	mov	sp, r7
 8007e86:	bd80      	pop	{r7, pc}
 8007e88:	080128d0 	.word	0x080128d0
 8007e8c:	08012920 	.word	0x08012920
 8007e90:	08012898 	.word	0x08012898

08007e94 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007e94:	b480      	push	{r7}
 8007e96:	b083      	sub	sp, #12
 8007e98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007e9a:	4b0f      	ldr	r3, [pc, #60]	; (8007ed8 <HAL_MspInit+0x44>)
 8007e9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007e9e:	4a0e      	ldr	r2, [pc, #56]	; (8007ed8 <HAL_MspInit+0x44>)
 8007ea0:	f043 0301 	orr.w	r3, r3, #1
 8007ea4:	6613      	str	r3, [r2, #96]	; 0x60
 8007ea6:	4b0c      	ldr	r3, [pc, #48]	; (8007ed8 <HAL_MspInit+0x44>)
 8007ea8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007eaa:	f003 0301 	and.w	r3, r3, #1
 8007eae:	607b      	str	r3, [r7, #4]
 8007eb0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8007eb2:	4b09      	ldr	r3, [pc, #36]	; (8007ed8 <HAL_MspInit+0x44>)
 8007eb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007eb6:	4a08      	ldr	r2, [pc, #32]	; (8007ed8 <HAL_MspInit+0x44>)
 8007eb8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007ebc:	6593      	str	r3, [r2, #88]	; 0x58
 8007ebe:	4b06      	ldr	r3, [pc, #24]	; (8007ed8 <HAL_MspInit+0x44>)
 8007ec0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007ec2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007ec6:	603b      	str	r3, [r7, #0]
 8007ec8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8007eca:	bf00      	nop
 8007ecc:	370c      	adds	r7, #12
 8007ece:	46bd      	mov	sp, r7
 8007ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ed4:	4770      	bx	lr
 8007ed6:	bf00      	nop
 8007ed8:	40021000 	.word	0x40021000

08007edc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8007edc:	b580      	push	{r7, lr}
 8007ede:	b08c      	sub	sp, #48	; 0x30
 8007ee0:	af00      	add	r7, sp, #0
 8007ee2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007ee4:	f107 031c 	add.w	r3, r7, #28
 8007ee8:	2200      	movs	r2, #0
 8007eea:	601a      	str	r2, [r3, #0]
 8007eec:	605a      	str	r2, [r3, #4]
 8007eee:	609a      	str	r2, [r3, #8]
 8007ef0:	60da      	str	r2, [r3, #12]
 8007ef2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	4a33      	ldr	r2, [pc, #204]	; (8007fc8 <HAL_ADC_MspInit+0xec>)
 8007efa:	4293      	cmp	r3, r2
 8007efc:	d12d      	bne.n	8007f5a <HAL_ADC_MspInit+0x7e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC_CLK_ENABLED++;
 8007efe:	4b33      	ldr	r3, [pc, #204]	; (8007fcc <HAL_ADC_MspInit+0xf0>)
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	3301      	adds	r3, #1
 8007f04:	4a31      	ldr	r2, [pc, #196]	; (8007fcc <HAL_ADC_MspInit+0xf0>)
 8007f06:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 8007f08:	4b30      	ldr	r3, [pc, #192]	; (8007fcc <HAL_ADC_MspInit+0xf0>)
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	2b01      	cmp	r3, #1
 8007f0e:	d10b      	bne.n	8007f28 <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC_CLK_ENABLE();
 8007f10:	4b2f      	ldr	r3, [pc, #188]	; (8007fd0 <HAL_ADC_MspInit+0xf4>)
 8007f12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f14:	4a2e      	ldr	r2, [pc, #184]	; (8007fd0 <HAL_ADC_MspInit+0xf4>)
 8007f16:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8007f1a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007f1c:	4b2c      	ldr	r3, [pc, #176]	; (8007fd0 <HAL_ADC_MspInit+0xf4>)
 8007f1e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f20:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007f24:	61bb      	str	r3, [r7, #24]
 8007f26:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007f28:	4b29      	ldr	r3, [pc, #164]	; (8007fd0 <HAL_ADC_MspInit+0xf4>)
 8007f2a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f2c:	4a28      	ldr	r2, [pc, #160]	; (8007fd0 <HAL_ADC_MspInit+0xf4>)
 8007f2e:	f043 0304 	orr.w	r3, r3, #4
 8007f32:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007f34:	4b26      	ldr	r3, [pc, #152]	; (8007fd0 <HAL_ADC_MspInit+0xf4>)
 8007f36:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f38:	f003 0304 	and.w	r3, r3, #4
 8007f3c:	617b      	str	r3, [r7, #20]
 8007f3e:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    PC1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8007f40:	2303      	movs	r3, #3
 8007f42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8007f44:	230b      	movs	r3, #11
 8007f46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007f48:	2300      	movs	r3, #0
 8007f4a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007f4c:	f107 031c 	add.w	r3, r7, #28
 8007f50:	4619      	mov	r1, r3
 8007f52:	4820      	ldr	r0, [pc, #128]	; (8007fd4 <HAL_ADC_MspInit+0xf8>)
 8007f54:	f002 feaa 	bl	800acac <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8007f58:	e031      	b.n	8007fbe <HAL_ADC_MspInit+0xe2>
  else if(hadc->Instance==ADC2)
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	4a1e      	ldr	r2, [pc, #120]	; (8007fd8 <HAL_ADC_MspInit+0xfc>)
 8007f60:	4293      	cmp	r3, r2
 8007f62:	d12c      	bne.n	8007fbe <HAL_ADC_MspInit+0xe2>
    HAL_RCC_ADC_CLK_ENABLED++;
 8007f64:	4b19      	ldr	r3, [pc, #100]	; (8007fcc <HAL_ADC_MspInit+0xf0>)
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	3301      	adds	r3, #1
 8007f6a:	4a18      	ldr	r2, [pc, #96]	; (8007fcc <HAL_ADC_MspInit+0xf0>)
 8007f6c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 8007f6e:	4b17      	ldr	r3, [pc, #92]	; (8007fcc <HAL_ADC_MspInit+0xf0>)
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	2b01      	cmp	r3, #1
 8007f74:	d10b      	bne.n	8007f8e <HAL_ADC_MspInit+0xb2>
      __HAL_RCC_ADC_CLK_ENABLE();
 8007f76:	4b16      	ldr	r3, [pc, #88]	; (8007fd0 <HAL_ADC_MspInit+0xf4>)
 8007f78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f7a:	4a15      	ldr	r2, [pc, #84]	; (8007fd0 <HAL_ADC_MspInit+0xf4>)
 8007f7c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8007f80:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007f82:	4b13      	ldr	r3, [pc, #76]	; (8007fd0 <HAL_ADC_MspInit+0xf4>)
 8007f84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f86:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007f8a:	613b      	str	r3, [r7, #16]
 8007f8c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007f8e:	4b10      	ldr	r3, [pc, #64]	; (8007fd0 <HAL_ADC_MspInit+0xf4>)
 8007f90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f92:	4a0f      	ldr	r2, [pc, #60]	; (8007fd0 <HAL_ADC_MspInit+0xf4>)
 8007f94:	f043 0304 	orr.w	r3, r3, #4
 8007f98:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007f9a:	4b0d      	ldr	r3, [pc, #52]	; (8007fd0 <HAL_ADC_MspInit+0xf4>)
 8007f9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f9e:	f003 0304 	and.w	r3, r3, #4
 8007fa2:	60fb      	str	r3, [r7, #12]
 8007fa4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8007fa6:	2302      	movs	r3, #2
 8007fa8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8007faa:	230b      	movs	r3, #11
 8007fac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007fae:	2300      	movs	r3, #0
 8007fb0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007fb2:	f107 031c 	add.w	r3, r7, #28
 8007fb6:	4619      	mov	r1, r3
 8007fb8:	4806      	ldr	r0, [pc, #24]	; (8007fd4 <HAL_ADC_MspInit+0xf8>)
 8007fba:	f002 fe77 	bl	800acac <HAL_GPIO_Init>
}
 8007fbe:	bf00      	nop
 8007fc0:	3730      	adds	r7, #48	; 0x30
 8007fc2:	46bd      	mov	sp, r7
 8007fc4:	bd80      	pop	{r7, pc}
 8007fc6:	bf00      	nop
 8007fc8:	50040000 	.word	0x50040000
 8007fcc:	20000460 	.word	0x20000460
 8007fd0:	40021000 	.word	0x40021000
 8007fd4:	48000800 	.word	0x48000800
 8007fd8:	50040100 	.word	0x50040100

08007fdc <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8007fdc:	b480      	push	{r7}
 8007fde:	b085      	sub	sp, #20
 8007fe0:	af00      	add	r7, sp, #0
 8007fe2:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	4a0a      	ldr	r2, [pc, #40]	; (8008014 <HAL_CRC_MspInit+0x38>)
 8007fea:	4293      	cmp	r3, r2
 8007fec:	d10b      	bne.n	8008006 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8007fee:	4b0a      	ldr	r3, [pc, #40]	; (8008018 <HAL_CRC_MspInit+0x3c>)
 8007ff0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007ff2:	4a09      	ldr	r2, [pc, #36]	; (8008018 <HAL_CRC_MspInit+0x3c>)
 8007ff4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8007ff8:	6493      	str	r3, [r2, #72]	; 0x48
 8007ffa:	4b07      	ldr	r3, [pc, #28]	; (8008018 <HAL_CRC_MspInit+0x3c>)
 8007ffc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007ffe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008002:	60fb      	str	r3, [r7, #12]
 8008004:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8008006:	bf00      	nop
 8008008:	3714      	adds	r7, #20
 800800a:	46bd      	mov	sp, r7
 800800c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008010:	4770      	bx	lr
 8008012:	bf00      	nop
 8008014:	40023000 	.word	0x40023000
 8008018:	40021000 	.word	0x40021000

0800801c <HAL_CRC_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspDeInit(CRC_HandleTypeDef* hcrc)
{
 800801c:	b480      	push	{r7}
 800801e:	b083      	sub	sp, #12
 8008020:	af00      	add	r7, sp, #0
 8008022:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	4a07      	ldr	r2, [pc, #28]	; (8008048 <HAL_CRC_MspDeInit+0x2c>)
 800802a:	4293      	cmp	r3, r2
 800802c:	d105      	bne.n	800803a <HAL_CRC_MspDeInit+0x1e>
  {
  /* USER CODE BEGIN CRC_MspDeInit 0 */

  /* USER CODE END CRC_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_CRC_CLK_DISABLE();
 800802e:	4b07      	ldr	r3, [pc, #28]	; (800804c <HAL_CRC_MspDeInit+0x30>)
 8008030:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008032:	4a06      	ldr	r2, [pc, #24]	; (800804c <HAL_CRC_MspDeInit+0x30>)
 8008034:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008038:	6493      	str	r3, [r2, #72]	; 0x48
  /* USER CODE BEGIN CRC_MspDeInit 1 */

  /* USER CODE END CRC_MspDeInit 1 */
  }

}
 800803a:	bf00      	nop
 800803c:	370c      	adds	r7, #12
 800803e:	46bd      	mov	sp, r7
 8008040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008044:	4770      	bx	lr
 8008046:	bf00      	nop
 8008048:	40023000 	.word	0x40023000
 800804c:	40021000 	.word	0x40021000

08008050 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8008050:	b480      	push	{r7}
 8008052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8008054:	e7fe      	b.n	8008054 <NMI_Handler+0x4>

08008056 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8008056:	b480      	push	{r7}
 8008058:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800805a:	e7fe      	b.n	800805a <HardFault_Handler+0x4>

0800805c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800805c:	b480      	push	{r7}
 800805e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8008060:	e7fe      	b.n	8008060 <MemManage_Handler+0x4>

08008062 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8008062:	b480      	push	{r7}
 8008064:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8008066:	e7fe      	b.n	8008066 <BusFault_Handler+0x4>

08008068 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8008068:	b480      	push	{r7}
 800806a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800806c:	e7fe      	b.n	800806c <UsageFault_Handler+0x4>

0800806e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800806e:	b480      	push	{r7}
 8008070:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8008072:	bf00      	nop
 8008074:	46bd      	mov	sp, r7
 8008076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800807a:	4770      	bx	lr

0800807c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800807c:	b480      	push	{r7}
 800807e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8008080:	bf00      	nop
 8008082:	46bd      	mov	sp, r7
 8008084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008088:	4770      	bx	lr

0800808a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800808a:	b480      	push	{r7}
 800808c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800808e:	bf00      	nop
 8008090:	46bd      	mov	sp, r7
 8008092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008096:	4770      	bx	lr

08008098 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8008098:	b580      	push	{r7, lr}
 800809a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800809c:	f000 fd2a 	bl	8008af4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80080a0:	bf00      	nop
 80080a2:	bd80      	pop	{r7, pc}

080080a4 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80080a4:	b580      	push	{r7, lr}
 80080a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_EXTI_IRQHandler(&H_EXTI_0);
 80080a8:	4802      	ldr	r0, [pc, #8]	; (80080b4 <EXTI0_IRQHandler+0x10>)
 80080aa:	f002 fb3b 	bl	800a724 <HAL_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80080ae:	bf00      	nop
 80080b0:	bd80      	pop	{r7, pc}
 80080b2:	bf00      	nop
 80080b4:	2000022c 	.word	0x2000022c

080080b8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80080b8:	b580      	push	{r7, lr}
 80080ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_EXTI_IRQHandler(&H_EXTI_13);
 80080bc:	4802      	ldr	r0, [pc, #8]	; (80080c8 <EXTI15_10_IRQHandler+0x10>)
 80080be:	f002 fb31 	bl	800a724 <HAL_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80080c2:	bf00      	nop
 80080c4:	bd80      	pop	{r7, pc}
 80080c6:	bf00      	nop
 80080c8:	20000014 	.word	0x20000014

080080cc <BSP_SPI1_Init>:
/**
  * @brief  Initializes SPI HAL.
  * @retval BSP status
  */
int32_t BSP_SPI1_Init(void)
{
 80080cc:	b580      	push	{r7, lr}
 80080ce:	b082      	sub	sp, #8
 80080d0:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 80080d2:	2300      	movs	r3, #0
 80080d4:	607b      	str	r3, [r7, #4]

  hspi1.Instance  = SPI1;
 80080d6:	4b12      	ldr	r3, [pc, #72]	; (8008120 <BSP_SPI1_Init+0x54>)
 80080d8:	4a12      	ldr	r2, [pc, #72]	; (8008124 <BSP_SPI1_Init+0x58>)
 80080da:	601a      	str	r2, [r3, #0]

  if(SPI1InitCounter++ == 0)
 80080dc:	4b12      	ldr	r3, [pc, #72]	; (8008128 <BSP_SPI1_Init+0x5c>)
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	1c5a      	adds	r2, r3, #1
 80080e2:	4911      	ldr	r1, [pc, #68]	; (8008128 <BSP_SPI1_Init+0x5c>)
 80080e4:	600a      	str	r2, [r1, #0]
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d114      	bne.n	8008114 <BSP_SPI1_Init+0x48>
  {
    if (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_RESET)
 80080ea:	480d      	ldr	r0, [pc, #52]	; (8008120 <BSP_SPI1_Init+0x54>)
 80080ec:	f004 fe94 	bl	800ce18 <HAL_SPI_GetState>
 80080f0:	4603      	mov	r3, r0
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d10e      	bne.n	8008114 <BSP_SPI1_Init+0x48>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 0U)
        /* Init the SPI Msp */
        SPI1_MspInit(&hspi1);
 80080f6:	480a      	ldr	r0, [pc, #40]	; (8008120 <BSP_SPI1_Init+0x54>)
 80080f8:	f000 f882 	bl	8008200 <SPI1_MspInit>
            {
                return BSP_ERROR_MSP_FAILURE;
            }
        }
#endif
        if(ret == BSP_ERROR_NONE)
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d108      	bne.n	8008114 <BSP_SPI1_Init+0x48>
        {
            /* Init the SPI */
            if (MX_SPI1_Init(&hspi1) != HAL_OK)
 8008102:	4807      	ldr	r0, [pc, #28]	; (8008120 <BSP_SPI1_Init+0x54>)
 8008104:	f000 f83a 	bl	800817c <MX_SPI1_Init>
 8008108:	4603      	mov	r3, r0
 800810a:	2b00      	cmp	r3, #0
 800810c:	d002      	beq.n	8008114 <BSP_SPI1_Init+0x48>
            {
                ret = BSP_ERROR_BUS_FAILURE;
 800810e:	f06f 0307 	mvn.w	r3, #7
 8008112:	607b      	str	r3, [r7, #4]
            }
        }
    }
  }

  return ret;
 8008114:	687b      	ldr	r3, [r7, #4]
}
 8008116:	4618      	mov	r0, r3
 8008118:	3708      	adds	r7, #8
 800811a:	46bd      	mov	sp, r7
 800811c:	bd80      	pop	{r7, pc}
 800811e:	bf00      	nop
 8008120:	20000464 	.word	0x20000464
 8008124:	40013000 	.word	0x40013000
 8008128:	200004c8 	.word	0x200004c8

0800812c <BSP_SPI1_SendRecv>:
  * @param  pData: Pointer to data buffer to send/receive
  * @param  Length: Length of data in byte
  * @retval BSP status
  */
int32_t BSP_SPI1_SendRecv(uint8_t *pTxData, uint8_t *pRxData, uint16_t Length)
{
 800812c:	b580      	push	{r7, lr}
 800812e:	b088      	sub	sp, #32
 8008130:	af02      	add	r7, sp, #8
 8008132:	60f8      	str	r0, [r7, #12]
 8008134:	60b9      	str	r1, [r7, #8]
 8008136:	4613      	mov	r3, r2
 8008138:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 800813a:	2300      	movs	r3, #0
 800813c:	617b      	str	r3, [r7, #20]

  if(HAL_SPI_TransmitReceive(&hspi1, pTxData, pRxData, Length, BUS_SPI1_POLL_TIMEOUT) != HAL_OK)
 800813e:	88fb      	ldrh	r3, [r7, #6]
 8008140:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8008144:	9200      	str	r2, [sp, #0]
 8008146:	68ba      	ldr	r2, [r7, #8]
 8008148:	68f9      	ldr	r1, [r7, #12]
 800814a:	4807      	ldr	r0, [pc, #28]	; (8008168 <BSP_SPI1_SendRecv+0x3c>)
 800814c:	f004 fc51 	bl	800c9f2 <HAL_SPI_TransmitReceive>
 8008150:	4603      	mov	r3, r0
 8008152:	2b00      	cmp	r3, #0
 8008154:	d002      	beq.n	800815c <BSP_SPI1_SendRecv+0x30>
  {
      ret = BSP_ERROR_UNKNOWN_FAILURE;
 8008156:	f06f 0305 	mvn.w	r3, #5
 800815a:	617b      	str	r3, [r7, #20]
  }
  return ret;
 800815c:	697b      	ldr	r3, [r7, #20]
}
 800815e:	4618      	mov	r0, r3
 8008160:	3718      	adds	r7, #24
 8008162:	46bd      	mov	sp, r7
 8008164:	bd80      	pop	{r7, pc}
 8008166:	bf00      	nop
 8008168:	20000464 	.word	0x20000464

0800816c <BSP_GetTick>:

/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
 800816c:	b580      	push	{r7, lr}
 800816e:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8008170:	f000 fcd4 	bl	8008b1c <HAL_GetTick>
 8008174:	4603      	mov	r3, r0
}
 8008176:	4618      	mov	r0, r3
 8008178:	bd80      	pop	{r7, pc}
	...

0800817c <MX_SPI1_Init>:

/* SPI1 init function */

__weak HAL_StatusTypeDef MX_SPI1_Init(SPI_HandleTypeDef* hspi)
{
 800817c:	b580      	push	{r7, lr}
 800817e:	b084      	sub	sp, #16
 8008180:	af00      	add	r7, sp, #0
 8008182:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8008184:	2300      	movs	r3, #0
 8008186:	73fb      	strb	r3, [r7, #15]

  hspi->Instance = SPI1;
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	4a1c      	ldr	r2, [pc, #112]	; (80081fc <MX_SPI1_Init+0x80>)
 800818c:	601a      	str	r2, [r3, #0]
  hspi->Init.Mode = SPI_MODE_MASTER;
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	f44f 7282 	mov.w	r2, #260	; 0x104
 8008194:	605a      	str	r2, [r3, #4]
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	2200      	movs	r2, #0
 800819a:	609a      	str	r2, [r3, #8]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80081a2:	60da      	str	r2, [r3, #12]
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	2200      	movs	r2, #0
 80081a8:	611a      	str	r2, [r3, #16]
  hspi->Init.CLKPhase = SPI_PHASE_2EDGE;
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	2201      	movs	r2, #1
 80081ae:	615a      	str	r2, [r3, #20]
  hspi->Init.NSS = SPI_NSS_SOFT;
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80081b6:	619a      	str	r2, [r3, #24]
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	2228      	movs	r2, #40	; 0x28
 80081bc:	61da      	str	r2, [r3, #28]
  hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	2200      	movs	r2, #0
 80081c2:	621a      	str	r2, [r3, #32]
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	2200      	movs	r2, #0
 80081c8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	2200      	movs	r2, #0
 80081ce:	629a      	str	r2, [r3, #40]	; 0x28
  hspi->Init.CRCPolynomial = 7;
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	2207      	movs	r2, #7
 80081d4:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi->Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	2200      	movs	r2, #0
 80081da:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	2200      	movs	r2, #0
 80081e0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(hspi) != HAL_OK)
 80081e2:	6878      	ldr	r0, [r7, #4]
 80081e4:	f004 fb58 	bl	800c898 <HAL_SPI_Init>
 80081e8:	4603      	mov	r3, r0
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d001      	beq.n	80081f2 <MX_SPI1_Init+0x76>
  {
    ret = HAL_ERROR;
 80081ee:	2301      	movs	r3, #1
 80081f0:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80081f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80081f4:	4618      	mov	r0, r3
 80081f6:	3710      	adds	r7, #16
 80081f8:	46bd      	mov	sp, r7
 80081fa:	bd80      	pop	{r7, pc}
 80081fc:	40013000 	.word	0x40013000

08008200 <SPI1_MspInit>:

static void SPI1_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8008200:	b580      	push	{r7, lr}
 8008202:	b08a      	sub	sp, #40	; 0x28
 8008204:	af00      	add	r7, sp, #0
 8008206:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8008208:	4b2c      	ldr	r3, [pc, #176]	; (80082bc <SPI1_MspInit+0xbc>)
 800820a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800820c:	4a2b      	ldr	r2, [pc, #172]	; (80082bc <SPI1_MspInit+0xbc>)
 800820e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8008212:	6613      	str	r3, [r2, #96]	; 0x60
 8008214:	4b29      	ldr	r3, [pc, #164]	; (80082bc <SPI1_MspInit+0xbc>)
 8008216:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008218:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800821c:	613b      	str	r3, [r7, #16]
 800821e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008220:	4b26      	ldr	r3, [pc, #152]	; (80082bc <SPI1_MspInit+0xbc>)
 8008222:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008224:	4a25      	ldr	r2, [pc, #148]	; (80082bc <SPI1_MspInit+0xbc>)
 8008226:	f043 0301 	orr.w	r3, r3, #1
 800822a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800822c:	4b23      	ldr	r3, [pc, #140]	; (80082bc <SPI1_MspInit+0xbc>)
 800822e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008230:	f003 0301 	and.w	r3, r3, #1
 8008234:	60fb      	str	r3, [r7, #12]
 8008236:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008238:	4b20      	ldr	r3, [pc, #128]	; (80082bc <SPI1_MspInit+0xbc>)
 800823a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800823c:	4a1f      	ldr	r2, [pc, #124]	; (80082bc <SPI1_MspInit+0xbc>)
 800823e:	f043 0302 	orr.w	r3, r3, #2
 8008242:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008244:	4b1d      	ldr	r3, [pc, #116]	; (80082bc <SPI1_MspInit+0xbc>)
 8008246:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008248:	f003 0302 	and.w	r3, r3, #2
 800824c:	60bb      	str	r3, [r7, #8]
 800824e:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3 (JTDO-TRACESWO)     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = BUS_SPI1_MISO_GPIO_PIN;
 8008250:	2340      	movs	r3, #64	; 0x40
 8008252:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008254:	2302      	movs	r3, #2
 8008256:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008258:	2300      	movs	r3, #0
 800825a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800825c:	2303      	movs	r3, #3
 800825e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_MISO_GPIO_AF;
 8008260:	2305      	movs	r3, #5
 8008262:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_SPI1_MISO_GPIO_PORT, &GPIO_InitStruct);
 8008264:	f107 0314 	add.w	r3, r7, #20
 8008268:	4619      	mov	r1, r3
 800826a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800826e:	f002 fd1d 	bl	800acac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_MOSI_GPIO_PIN;
 8008272:	2380      	movs	r3, #128	; 0x80
 8008274:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008276:	2302      	movs	r3, #2
 8008278:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800827a:	2300      	movs	r3, #0
 800827c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800827e:	2303      	movs	r3, #3
 8008280:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_MOSI_GPIO_AF;
 8008282:	2305      	movs	r3, #5
 8008284:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_SPI1_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8008286:	f107 0314 	add.w	r3, r7, #20
 800828a:	4619      	mov	r1, r3
 800828c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008290:	f002 fd0c 	bl	800acac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_SCK_GPIO_PIN;
 8008294:	2308      	movs	r3, #8
 8008296:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008298:	2302      	movs	r3, #2
 800829a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800829c:	2300      	movs	r3, #0
 800829e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80082a0:	2303      	movs	r3, #3
 80082a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_SCK_GPIO_AF;
 80082a4:	2305      	movs	r3, #5
 80082a6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_SPI1_SCK_GPIO_PORT, &GPIO_InitStruct);
 80082a8:	f107 0314 	add.w	r3, r7, #20
 80082ac:	4619      	mov	r1, r3
 80082ae:	4804      	ldr	r0, [pc, #16]	; (80082c0 <SPI1_MspInit+0xc0>)
 80082b0:	f002 fcfc 	bl	800acac <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
}
 80082b4:	bf00      	nop
 80082b6:	3728      	adds	r7, #40	; 0x28
 80082b8:	46bd      	mov	sp, r7
 80082ba:	bd80      	pop	{r7, pc}
 80082bc:	40021000 	.word	0x40021000
 80082c0:	48000400 	.word	0x48000400

080082c4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80082c4:	b480      	push	{r7}
 80082c6:	af00      	add	r7, sp, #0
	return 1;
 80082c8:	2301      	movs	r3, #1
}
 80082ca:	4618      	mov	r0, r3
 80082cc:	46bd      	mov	sp, r7
 80082ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d2:	4770      	bx	lr

080082d4 <_kill>:

int _kill(int pid, int sig)
{
 80082d4:	b580      	push	{r7, lr}
 80082d6:	b082      	sub	sp, #8
 80082d8:	af00      	add	r7, sp, #0
 80082da:	6078      	str	r0, [r7, #4]
 80082dc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80082de:	f009 f93b 	bl	8011558 <__errno>
 80082e2:	4603      	mov	r3, r0
 80082e4:	2216      	movs	r2, #22
 80082e6:	601a      	str	r2, [r3, #0]
	return -1;
 80082e8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80082ec:	4618      	mov	r0, r3
 80082ee:	3708      	adds	r7, #8
 80082f0:	46bd      	mov	sp, r7
 80082f2:	bd80      	pop	{r7, pc}

080082f4 <_exit>:

void _exit (int status)
{
 80082f4:	b580      	push	{r7, lr}
 80082f6:	b082      	sub	sp, #8
 80082f8:	af00      	add	r7, sp, #0
 80082fa:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80082fc:	f04f 31ff 	mov.w	r1, #4294967295
 8008300:	6878      	ldr	r0, [r7, #4]
 8008302:	f7ff ffe7 	bl	80082d4 <_kill>
	while (1) {}		/* Make sure we hang here */
 8008306:	e7fe      	b.n	8008306 <_exit+0x12>

08008308 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8008308:	b580      	push	{r7, lr}
 800830a:	b086      	sub	sp, #24
 800830c:	af00      	add	r7, sp, #0
 800830e:	60f8      	str	r0, [r7, #12]
 8008310:	60b9      	str	r1, [r7, #8]
 8008312:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008314:	2300      	movs	r3, #0
 8008316:	617b      	str	r3, [r7, #20]
 8008318:	e00a      	b.n	8008330 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800831a:	f3af 8000 	nop.w
 800831e:	4601      	mov	r1, r0
 8008320:	68bb      	ldr	r3, [r7, #8]
 8008322:	1c5a      	adds	r2, r3, #1
 8008324:	60ba      	str	r2, [r7, #8]
 8008326:	b2ca      	uxtb	r2, r1
 8008328:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800832a:	697b      	ldr	r3, [r7, #20]
 800832c:	3301      	adds	r3, #1
 800832e:	617b      	str	r3, [r7, #20]
 8008330:	697a      	ldr	r2, [r7, #20]
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	429a      	cmp	r2, r3
 8008336:	dbf0      	blt.n	800831a <_read+0x12>
	}

return len;
 8008338:	687b      	ldr	r3, [r7, #4]
}
 800833a:	4618      	mov	r0, r3
 800833c:	3718      	adds	r7, #24
 800833e:	46bd      	mov	sp, r7
 8008340:	bd80      	pop	{r7, pc}

08008342 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8008342:	b580      	push	{r7, lr}
 8008344:	b086      	sub	sp, #24
 8008346:	af00      	add	r7, sp, #0
 8008348:	60f8      	str	r0, [r7, #12]
 800834a:	60b9      	str	r1, [r7, #8]
 800834c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800834e:	2300      	movs	r3, #0
 8008350:	617b      	str	r3, [r7, #20]
 8008352:	e009      	b.n	8008368 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8008354:	68bb      	ldr	r3, [r7, #8]
 8008356:	1c5a      	adds	r2, r3, #1
 8008358:	60ba      	str	r2, [r7, #8]
 800835a:	781b      	ldrb	r3, [r3, #0]
 800835c:	4618      	mov	r0, r3
 800835e:	f000 fabd 	bl	80088dc <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008362:	697b      	ldr	r3, [r7, #20]
 8008364:	3301      	adds	r3, #1
 8008366:	617b      	str	r3, [r7, #20]
 8008368:	697a      	ldr	r2, [r7, #20]
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	429a      	cmp	r2, r3
 800836e:	dbf1      	blt.n	8008354 <_write+0x12>
	}
	return len;
 8008370:	687b      	ldr	r3, [r7, #4]
}
 8008372:	4618      	mov	r0, r3
 8008374:	3718      	adds	r7, #24
 8008376:	46bd      	mov	sp, r7
 8008378:	bd80      	pop	{r7, pc}

0800837a <_close>:

int _close(int file)
{
 800837a:	b480      	push	{r7}
 800837c:	b083      	sub	sp, #12
 800837e:	af00      	add	r7, sp, #0
 8008380:	6078      	str	r0, [r7, #4]
	return -1;
 8008382:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008386:	4618      	mov	r0, r3
 8008388:	370c      	adds	r7, #12
 800838a:	46bd      	mov	sp, r7
 800838c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008390:	4770      	bx	lr

08008392 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8008392:	b480      	push	{r7}
 8008394:	b083      	sub	sp, #12
 8008396:	af00      	add	r7, sp, #0
 8008398:	6078      	str	r0, [r7, #4]
 800839a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800839c:	683b      	ldr	r3, [r7, #0]
 800839e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80083a2:	605a      	str	r2, [r3, #4]
	return 0;
 80083a4:	2300      	movs	r3, #0
}
 80083a6:	4618      	mov	r0, r3
 80083a8:	370c      	adds	r7, #12
 80083aa:	46bd      	mov	sp, r7
 80083ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083b0:	4770      	bx	lr

080083b2 <_isatty>:

int _isatty(int file)
{
 80083b2:	b480      	push	{r7}
 80083b4:	b083      	sub	sp, #12
 80083b6:	af00      	add	r7, sp, #0
 80083b8:	6078      	str	r0, [r7, #4]
	return 1;
 80083ba:	2301      	movs	r3, #1
}
 80083bc:	4618      	mov	r0, r3
 80083be:	370c      	adds	r7, #12
 80083c0:	46bd      	mov	sp, r7
 80083c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c6:	4770      	bx	lr

080083c8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80083c8:	b480      	push	{r7}
 80083ca:	b085      	sub	sp, #20
 80083cc:	af00      	add	r7, sp, #0
 80083ce:	60f8      	str	r0, [r7, #12]
 80083d0:	60b9      	str	r1, [r7, #8]
 80083d2:	607a      	str	r2, [r7, #4]
	return 0;
 80083d4:	2300      	movs	r3, #0
}
 80083d6:	4618      	mov	r0, r3
 80083d8:	3714      	adds	r7, #20
 80083da:	46bd      	mov	sp, r7
 80083dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e0:	4770      	bx	lr
	...

080083e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80083e4:	b580      	push	{r7, lr}
 80083e6:	b086      	sub	sp, #24
 80083e8:	af00      	add	r7, sp, #0
 80083ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80083ec:	4a14      	ldr	r2, [pc, #80]	; (8008440 <_sbrk+0x5c>)
 80083ee:	4b15      	ldr	r3, [pc, #84]	; (8008444 <_sbrk+0x60>)
 80083f0:	1ad3      	subs	r3, r2, r3
 80083f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80083f4:	697b      	ldr	r3, [r7, #20]
 80083f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80083f8:	4b13      	ldr	r3, [pc, #76]	; (8008448 <_sbrk+0x64>)
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d102      	bne.n	8008406 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8008400:	4b11      	ldr	r3, [pc, #68]	; (8008448 <_sbrk+0x64>)
 8008402:	4a12      	ldr	r2, [pc, #72]	; (800844c <_sbrk+0x68>)
 8008404:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8008406:	4b10      	ldr	r3, [pc, #64]	; (8008448 <_sbrk+0x64>)
 8008408:	681a      	ldr	r2, [r3, #0]
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	4413      	add	r3, r2
 800840e:	693a      	ldr	r2, [r7, #16]
 8008410:	429a      	cmp	r2, r3
 8008412:	d207      	bcs.n	8008424 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8008414:	f009 f8a0 	bl	8011558 <__errno>
 8008418:	4603      	mov	r3, r0
 800841a:	220c      	movs	r2, #12
 800841c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800841e:	f04f 33ff 	mov.w	r3, #4294967295
 8008422:	e009      	b.n	8008438 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8008424:	4b08      	ldr	r3, [pc, #32]	; (8008448 <_sbrk+0x64>)
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800842a:	4b07      	ldr	r3, [pc, #28]	; (8008448 <_sbrk+0x64>)
 800842c:	681a      	ldr	r2, [r3, #0]
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	4413      	add	r3, r2
 8008432:	4a05      	ldr	r2, [pc, #20]	; (8008448 <_sbrk+0x64>)
 8008434:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8008436:	68fb      	ldr	r3, [r7, #12]
}
 8008438:	4618      	mov	r0, r3
 800843a:	3718      	adds	r7, #24
 800843c:	46bd      	mov	sp, r7
 800843e:	bd80      	pop	{r7, pc}
 8008440:	20018000 	.word	0x20018000
 8008444:	00000400 	.word	0x00000400
 8008448:	200004cc 	.word	0x200004cc
 800844c:	20000c50 	.word	0x20000c50

08008450 <GetPage>:
 * @brief  Gets the page of a given address
 * @param  Addr: Address of the FLASH Memory
 * @retval The page of a given address
 */
uint32_t GetPage(uint32_t Addr)
{
 8008450:	b480      	push	{r7}
 8008452:	b085      	sub	sp, #20
 8008454:	af00      	add	r7, sp, #0
 8008456:	6078      	str	r0, [r7, #4]
  uint32_t page = 0;
 8008458:	2300      	movs	r3, #0
 800845a:	60fb      	str	r3, [r7, #12]

  if (Addr < (FLASH_BASE + FLASH_BANK_SIZE))
 800845c:	4b1a      	ldr	r3, [pc, #104]	; (80084c8 <GetPage+0x78>)
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	b29b      	uxth	r3, r3
 8008462:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008466:	4293      	cmp	r3, r2
 8008468:	d008      	beq.n	800847c <GetPage+0x2c>
 800846a:	4b17      	ldr	r3, [pc, #92]	; (80084c8 <GetPage+0x78>)
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	029b      	lsls	r3, r3, #10
 8008470:	085a      	lsrs	r2, r3, #1
 8008472:	4b16      	ldr	r3, [pc, #88]	; (80084cc <GetPage+0x7c>)
 8008474:	4013      	ands	r3, r2
 8008476:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 800847a:	e000      	b.n	800847e <GetPage+0x2e>
 800847c:	4b14      	ldr	r3, [pc, #80]	; (80084d0 <GetPage+0x80>)
 800847e:	687a      	ldr	r2, [r7, #4]
 8008480:	4293      	cmp	r3, r2
 8008482:	d905      	bls.n	8008490 <GetPage+0x40>
  {
    /* Bank 1 */
    page = (Addr - FLASH_BASE) / FLASH_PAGE_SIZE;
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	f103 4378 	add.w	r3, r3, #4160749568	; 0xf8000000
 800848a:	0adb      	lsrs	r3, r3, #11
 800848c:	60fb      	str	r3, [r7, #12]
 800848e:	e014      	b.n	80084ba <GetPage+0x6a>
  }
  else
  {
    /* Bank 2 */
    page = (Addr - (FLASH_BASE + FLASH_BANK_SIZE)) / FLASH_PAGE_SIZE;
 8008490:	4b0d      	ldr	r3, [pc, #52]	; (80084c8 <GetPage+0x78>)
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	b29b      	uxth	r3, r3
 8008496:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800849a:	4293      	cmp	r3, r2
 800849c:	d008      	beq.n	80084b0 <GetPage+0x60>
 800849e:	4b0a      	ldr	r3, [pc, #40]	; (80084c8 <GetPage+0x78>)
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	029b      	lsls	r3, r3, #10
 80084a4:	085a      	lsrs	r2, r3, #1
 80084a6:	4b09      	ldr	r3, [pc, #36]	; (80084cc <GetPage+0x7c>)
 80084a8:	4013      	ands	r3, r2
 80084aa:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 80084ae:	e000      	b.n	80084b2 <GetPage+0x62>
 80084b0:	4b07      	ldr	r3, [pc, #28]	; (80084d0 <GetPage+0x80>)
 80084b2:	687a      	ldr	r2, [r7, #4]
 80084b4:	1ad3      	subs	r3, r2, r3
 80084b6:	0adb      	lsrs	r3, r3, #11
 80084b8:	60fb      	str	r3, [r7, #12]
  }

  return page;
 80084ba:	68fb      	ldr	r3, [r7, #12]
}
 80084bc:	4618      	mov	r0, r3
 80084be:	3714      	adds	r7, #20
 80084c0:	46bd      	mov	sp, r7
 80084c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c6:	4770      	bx	lr
 80084c8:	1fff75e0 	.word	0x1fff75e0
 80084cc:	01fffe00 	.word	0x01fffe00
 80084d0:	08080000 	.word	0x08080000

080084d4 <GetBank>:
 * @brief  Gets the bank of a given address
 * @param  Addr: Address of the FLASH Memory
 * @retval The bank of a given address
 */
uint32_t GetBank(uint32_t Addr)
{
 80084d4:	b480      	push	{r7}
 80084d6:	b085      	sub	sp, #20
 80084d8:	af00      	add	r7, sp, #0
 80084da:	6078      	str	r0, [r7, #4]
  uint32_t bank = 0;
 80084dc:	2300      	movs	r3, #0
 80084de:	60fb      	str	r3, [r7, #12]

  if (READ_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_FB_MODE) == 0)
 80084e0:	4b1f      	ldr	r3, [pc, #124]	; (8008560 <GetBank+0x8c>)
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d119      	bne.n	8008520 <GetBank+0x4c>
  {
    /* No Bank swap */
    if (Addr < (FLASH_BASE + FLASH_BANK_SIZE))
 80084ec:	4b1d      	ldr	r3, [pc, #116]	; (8008564 <GetBank+0x90>)
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	b29b      	uxth	r3, r3
 80084f2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80084f6:	4293      	cmp	r3, r2
 80084f8:	d008      	beq.n	800850c <GetBank+0x38>
 80084fa:	4b1a      	ldr	r3, [pc, #104]	; (8008564 <GetBank+0x90>)
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	029b      	lsls	r3, r3, #10
 8008500:	085a      	lsrs	r2, r3, #1
 8008502:	4b19      	ldr	r3, [pc, #100]	; (8008568 <GetBank+0x94>)
 8008504:	4013      	ands	r3, r2
 8008506:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 800850a:	e000      	b.n	800850e <GetBank+0x3a>
 800850c:	4b17      	ldr	r3, [pc, #92]	; (800856c <GetBank+0x98>)
 800850e:	687a      	ldr	r2, [r7, #4]
 8008510:	4293      	cmp	r3, r2
 8008512:	d902      	bls.n	800851a <GetBank+0x46>
    {
      bank = FLASH_BANK_1;
 8008514:	2301      	movs	r3, #1
 8008516:	60fb      	str	r3, [r7, #12]
 8008518:	e01b      	b.n	8008552 <GetBank+0x7e>
    }
    else
    {
      bank = FLASH_BANK_2;
 800851a:	2302      	movs	r3, #2
 800851c:	60fb      	str	r3, [r7, #12]
 800851e:	e018      	b.n	8008552 <GetBank+0x7e>
    }
  }
  else
  {
    /* Bank swap */
    if (Addr < (FLASH_BASE + FLASH_BANK_SIZE))
 8008520:	4b10      	ldr	r3, [pc, #64]	; (8008564 <GetBank+0x90>)
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	b29b      	uxth	r3, r3
 8008526:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800852a:	4293      	cmp	r3, r2
 800852c:	d008      	beq.n	8008540 <GetBank+0x6c>
 800852e:	4b0d      	ldr	r3, [pc, #52]	; (8008564 <GetBank+0x90>)
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	029b      	lsls	r3, r3, #10
 8008534:	085a      	lsrs	r2, r3, #1
 8008536:	4b0c      	ldr	r3, [pc, #48]	; (8008568 <GetBank+0x94>)
 8008538:	4013      	ands	r3, r2
 800853a:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 800853e:	e000      	b.n	8008542 <GetBank+0x6e>
 8008540:	4b0a      	ldr	r3, [pc, #40]	; (800856c <GetBank+0x98>)
 8008542:	687a      	ldr	r2, [r7, #4]
 8008544:	4293      	cmp	r3, r2
 8008546:	d902      	bls.n	800854e <GetBank+0x7a>
    {
      bank = FLASH_BANK_2;
 8008548:	2302      	movs	r3, #2
 800854a:	60fb      	str	r3, [r7, #12]
 800854c:	e001      	b.n	8008552 <GetBank+0x7e>
    }
    else
    {
      bank = FLASH_BANK_1;
 800854e:	2301      	movs	r3, #1
 8008550:	60fb      	str	r3, [r7, #12]
    }
  }

  return bank;
 8008552:	68fb      	ldr	r3, [r7, #12]
}
 8008554:	4618      	mov	r0, r3
 8008556:	3714      	adds	r7, #20
 8008558:	46bd      	mov	sp, r7
 800855a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800855e:	4770      	bx	lr
 8008560:	40010000 	.word	0x40010000
 8008564:	1fff75e0 	.word	0x1fff75e0
 8008568:	01fffe00 	.word	0x01fffe00
 800856c:	08080000 	.word	0x08080000

08008570 <BSP_LED_Init>:
 *              This parameter can be one of the following values:
 *              @arg  LED2, LED4, ...
 * @retval HAL status
 */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8008570:	b580      	push	{r7, lr}
 8008572:	b082      	sub	sp, #8
 8008574:	af00      	add	r7, sp, #0
 8008576:	4603      	mov	r3, r0
 8008578:	71fb      	strb	r3, [r7, #7]
  static const BSP_LED_GPIO_Init LedGpioInit[LEDn] = {LED_USER_GPIO_Init};
  LedGpioInit[Led]();
 800857a:	79fb      	ldrb	r3, [r7, #7]
 800857c:	4a04      	ldr	r2, [pc, #16]	; (8008590 <BSP_LED_Init+0x20>)
 800857e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008582:	4798      	blx	r3
  return BSP_ERROR_NONE;
 8008584:	2300      	movs	r3, #0
}
 8008586:	4618      	mov	r0, r3
 8008588:	3708      	adds	r7, #8
 800858a:	46bd      	mov	sp, r7
 800858c:	bd80      	pop	{r7, pc}
 800858e:	bf00      	nop
 8008590:	0801283c 	.word	0x0801283c

08008594 <BSP_LED_On>:
 *              @arg  LED3
 *              @arg  LED4
 * @retval HAL status
 */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 8008594:	b580      	push	{r7, lr}
 8008596:	b082      	sub	sp, #8
 8008598:	af00      	add	r7, sp, #0
 800859a:	4603      	mov	r3, r0
 800859c:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT [Led], LED_PIN [Led], GPIO_PIN_SET);
 800859e:	79fb      	ldrb	r3, [r7, #7]
 80085a0:	4a06      	ldr	r2, [pc, #24]	; (80085bc <BSP_LED_On+0x28>)
 80085a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80085a6:	2120      	movs	r1, #32
 80085a8:	2201      	movs	r2, #1
 80085aa:	4618      	mov	r0, r3
 80085ac:	f002 fe34 	bl	800b218 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 80085b0:	2300      	movs	r3, #0
}
 80085b2:	4618      	mov	r0, r3
 80085b4:	3708      	adds	r7, #8
 80085b6:	46bd      	mov	sp, r7
 80085b8:	bd80      	pop	{r7, pc}
 80085ba:	bf00      	nop
 80085bc:	2000000c 	.word	0x2000000c

080085c0 <BSP_LED_Off>:
 *              @arg  LED3
 *              @arg  LED4
 * @retval HAL status
 */
int32_t BSP_LED_Off(Led_TypeDef Led)
{
 80085c0:	b580      	push	{r7, lr}
 80085c2:	b082      	sub	sp, #8
 80085c4:	af00      	add	r7, sp, #0
 80085c6:	4603      	mov	r3, r0
 80085c8:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT [Led], LED_PIN [Led], GPIO_PIN_RESET);
 80085ca:	79fb      	ldrb	r3, [r7, #7]
 80085cc:	4a06      	ldr	r2, [pc, #24]	; (80085e8 <BSP_LED_Off+0x28>)
 80085ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80085d2:	2120      	movs	r1, #32
 80085d4:	2200      	movs	r2, #0
 80085d6:	4618      	mov	r0, r3
 80085d8:	f002 fe1e 	bl	800b218 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 80085dc:	2300      	movs	r3, #0
}
 80085de:	4618      	mov	r0, r3
 80085e0:	3708      	adds	r7, #8
 80085e2:	46bd      	mov	sp, r7
 80085e4:	bd80      	pop	{r7, pc}
 80085e6:	bf00      	nop
 80085e8:	2000000c 	.word	0x2000000c

080085ec <BSP_LED_Toggle>:
 *              @arg  LED3
 *              @arg  LED4
 * @retval HAL status
 */
int32_t BSP_LED_Toggle(Led_TypeDef Led)
{
 80085ec:	b580      	push	{r7, lr}
 80085ee:	b082      	sub	sp, #8
 80085f0:	af00      	add	r7, sp, #0
 80085f2:	4603      	mov	r3, r0
 80085f4:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 80085f6:	79fb      	ldrb	r3, [r7, #7]
 80085f8:	4a06      	ldr	r2, [pc, #24]	; (8008614 <BSP_LED_Toggle+0x28>)
 80085fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80085fe:	2220      	movs	r2, #32
 8008600:	4611      	mov	r1, r2
 8008602:	4618      	mov	r0, r3
 8008604:	f002 fe20 	bl	800b248 <HAL_GPIO_TogglePin>

  return BSP_ERROR_NONE;
 8008608:	2300      	movs	r3, #0
}
 800860a:	4618      	mov	r0, r3
 800860c:	3708      	adds	r7, #8
 800860e:	46bd      	mov	sp, r7
 8008610:	bd80      	pop	{r7, pc}
 8008612:	bf00      	nop
 8008614:	2000000c 	.word	0x2000000c

08008618 <LED_USER_GPIO_Init>:
}
/**
  * @brief
  * @retval None
  */
static void LED_USER_GPIO_Init(void) {
 8008618:	b580      	push	{r7, lr}
 800861a:	b088      	sub	sp, #32
 800861c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800861e:	4b1c      	ldr	r3, [pc, #112]	; (8008690 <LED_USER_GPIO_Init+0x78>)
 8008620:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008622:	4a1b      	ldr	r2, [pc, #108]	; (8008690 <LED_USER_GPIO_Init+0x78>)
 8008624:	f043 0301 	orr.w	r3, r3, #1
 8008628:	64d3      	str	r3, [r2, #76]	; 0x4c
 800862a:	4b19      	ldr	r3, [pc, #100]	; (8008690 <LED_USER_GPIO_Init+0x78>)
 800862c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800862e:	f003 0301 	and.w	r3, r3, #1
 8008632:	60bb      	str	r3, [r7, #8]
 8008634:	68bb      	ldr	r3, [r7, #8]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008636:	f107 030c 	add.w	r3, r7, #12
 800863a:	2200      	movs	r2, #0
 800863c:	601a      	str	r2, [r3, #0]
 800863e:	605a      	str	r2, [r3, #4]
 8008640:	609a      	str	r2, [r3, #8]
 8008642:	60da      	str	r2, [r3, #12]
 8008644:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8008646:	4b12      	ldr	r3, [pc, #72]	; (8008690 <LED_USER_GPIO_Init+0x78>)
 8008648:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800864a:	4a11      	ldr	r2, [pc, #68]	; (8008690 <LED_USER_GPIO_Init+0x78>)
 800864c:	f043 0301 	orr.w	r3, r3, #1
 8008650:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008652:	4b0f      	ldr	r3, [pc, #60]	; (8008690 <LED_USER_GPIO_Init+0x78>)
 8008654:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008656:	f003 0301 	and.w	r3, r3, #1
 800865a:	607b      	str	r3, [r7, #4]
 800865c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUS_BSP_LED_GPIO_PORT, BUS_BSP_LED_GPIO_PIN, GPIO_PIN_RESET);
 800865e:	2200      	movs	r2, #0
 8008660:	2120      	movs	r1, #32
 8008662:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008666:	f002 fdd7 	bl	800b218 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PTPIN */
  GPIO_InitStruct.Pin = BUS_BSP_LED_GPIO_PIN;
 800866a:	2320      	movs	r3, #32
 800866c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800866e:	2301      	movs	r3, #1
 8008670:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008672:	2300      	movs	r3, #0
 8008674:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008676:	2300      	movs	r3, #0
 8008678:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUS_BSP_LED_GPIO_PORT, &GPIO_InitStruct);
 800867a:	f107 030c 	add.w	r3, r7, #12
 800867e:	4619      	mov	r1, r3
 8008680:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008684:	f002 fb12 	bl	800acac <HAL_GPIO_Init>

}
 8008688:	bf00      	nop
 800868a:	3720      	adds	r7, #32
 800868c:	46bd      	mov	sp, r7
 800868e:	bd80      	pop	{r7, pc}
 8008690:	40021000 	.word	0x40021000

08008694 <BSP_PB_Init>:
  *                    @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                            with interrupt generation capability
  * @retval BSP status
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8008694:	b580      	push	{r7, lr}
 8008696:	b084      	sub	sp, #16
 8008698:	af00      	add	r7, sp, #0
 800869a:	4603      	mov	r3, r0
 800869c:	460a      	mov	r2, r1
 800869e:	71fb      	strb	r3, [r7, #7]
 80086a0:	4613      	mov	r3, r2
 80086a2:	71bb      	strb	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 80086a4:	2300      	movs	r3, #0
 80086a6:	60fb      	str	r3, [r7, #12]
  static const BSP_EXTI_LineCallback ButtonCallback[BUTTONn] ={BUTTON_USER_EXTI_Callback};
  static const uint32_t  BSP_BUTTON_PRIO [BUTTONn] ={BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] ={USER_BUTTON_EXTI_LINE};
  static const BSP_BUTTON_GPIO_Init ButtonGpioInit[BUTTONn] = {BUTTON_USER_GPIO_Init};

  ButtonGpioInit[Button]();
 80086a8:	79fb      	ldrb	r3, [r7, #7]
 80086aa:	4a1f      	ldr	r2, [pc, #124]	; (8008728 <BSP_PB_Init+0x94>)
 80086ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80086b0:	4798      	blx	r3

  if (ButtonMode == BUTTON_MODE_EXTI)
 80086b2:	79bb      	ldrb	r3, [r7, #6]
 80086b4:	2b01      	cmp	r3, #1
 80086b6:	d132      	bne.n	800871e <BSP_PB_Init+0x8a>
  {
    if(HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]) != HAL_OK)
 80086b8:	79fb      	ldrb	r3, [r7, #7]
 80086ba:	00db      	lsls	r3, r3, #3
 80086bc:	4a1b      	ldr	r2, [pc, #108]	; (800872c <BSP_PB_Init+0x98>)
 80086be:	441a      	add	r2, r3
 80086c0:	79fb      	ldrb	r3, [r7, #7]
 80086c2:	491b      	ldr	r1, [pc, #108]	; (8008730 <BSP_PB_Init+0x9c>)
 80086c4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80086c8:	4619      	mov	r1, r3
 80086ca:	4610      	mov	r0, r2
 80086cc:	f002 f816 	bl	800a6fc <HAL_EXTI_GetHandle>
 80086d0:	4603      	mov	r3, r0
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d003      	beq.n	80086de <BSP_PB_Init+0x4a>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 80086d6:	f06f 0303 	mvn.w	r3, #3
 80086da:	60fb      	str	r3, [r7, #12]
 80086dc:	e01f      	b.n	800871e <BSP_PB_Init+0x8a>
    }
    else if (HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]) != HAL_OK)
 80086de:	79fb      	ldrb	r3, [r7, #7]
 80086e0:	00db      	lsls	r3, r3, #3
 80086e2:	4a12      	ldr	r2, [pc, #72]	; (800872c <BSP_PB_Init+0x98>)
 80086e4:	1898      	adds	r0, r3, r2
 80086e6:	79fb      	ldrb	r3, [r7, #7]
 80086e8:	4a12      	ldr	r2, [pc, #72]	; (8008734 <BSP_PB_Init+0xa0>)
 80086ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80086ee:	461a      	mov	r2, r3
 80086f0:	2100      	movs	r1, #0
 80086f2:	f001 ffe9 	bl	800a6c8 <HAL_EXTI_RegisterCallback>
 80086f6:	4603      	mov	r3, r0
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d003      	beq.n	8008704 <BSP_PB_Init+0x70>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 80086fc:	f06f 0303 	mvn.w	r3, #3
 8008700:	60fb      	str	r3, [r7, #12]
 8008702:	e00c      	b.n	800871e <BSP_PB_Init+0x8a>
    }
	else
    {
      /* Enable and set Button EXTI Interrupt to the lowest priority */
      HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8008704:	2028      	movs	r0, #40	; 0x28
 8008706:	79fb      	ldrb	r3, [r7, #7]
 8008708:	4a0b      	ldr	r2, [pc, #44]	; (8008738 <BSP_PB_Init+0xa4>)
 800870a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800870e:	2200      	movs	r2, #0
 8008710:	4619      	mov	r1, r3
 8008712:	f001 fd54 	bl	800a1be <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8008716:	2328      	movs	r3, #40	; 0x28
 8008718:	4618      	mov	r0, r3
 800871a:	f001 fd6c 	bl	800a1f6 <HAL_NVIC_EnableIRQ>
    }
  }

  return ret;
 800871e:	68fb      	ldr	r3, [r7, #12]
}
 8008720:	4618      	mov	r0, r3
 8008722:	3710      	adds	r7, #16
 8008724:	46bd      	mov	sp, r7
 8008726:	bd80      	pop	{r7, pc}
 8008728:	08012840 	.word	0x08012840
 800872c:	20000014 	.word	0x20000014
 8008730:	08012844 	.word	0x08012844
 8008734:	08012848 	.word	0x08012848
 8008738:	0801284c 	.word	0x0801284c

0800873c <BSP_PB_GetState>:
 *                This parameter can be one of the following values:
 *                @arg  BUTTON_USER
 * @retval The Button GPIO pin value (GPIO_PIN_RESET = button pressed)
 */
int32_t BSP_PB_GetState(Button_TypeDef Button)
{
 800873c:	b580      	push	{r7, lr}
 800873e:	b082      	sub	sp, #8
 8008740:	af00      	add	r7, sp, #0
 8008742:	4603      	mov	r3, r0
 8008744:	71fb      	strb	r3, [r7, #7]
  return (int32_t)(HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]) == GPIO_PIN_RESET);
 8008746:	79fb      	ldrb	r3, [r7, #7]
 8008748:	4a09      	ldr	r2, [pc, #36]	; (8008770 <BSP_PB_GetState+0x34>)
 800874a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800874e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8008752:	4611      	mov	r1, r2
 8008754:	4618      	mov	r0, r3
 8008756:	f002 fd47 	bl	800b1e8 <HAL_GPIO_ReadPin>
 800875a:	4603      	mov	r3, r0
 800875c:	2b00      	cmp	r3, #0
 800875e:	bf0c      	ite	eq
 8008760:	2301      	moveq	r3, #1
 8008762:	2300      	movne	r3, #0
 8008764:	b2db      	uxtb	r3, r3
}
 8008766:	4618      	mov	r0, r3
 8008768:	3708      	adds	r7, #8
 800876a:	46bd      	mov	sp, r7
 800876c:	bd80      	pop	{r7, pc}
 800876e:	bf00      	nop
 8008770:	20000010 	.word	0x20000010

08008774 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  User EXTI line detection callbacks.
  * @retval None
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8008774:	b580      	push	{r7, lr}
 8008776:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8008778:	2000      	movs	r0, #0
 800877a:	f7fd fe6b 	bl	8006454 <BSP_PB_Callback>
}
 800877e:	bf00      	nop
 8008780:	bd80      	pop	{r7, pc}
	...

08008784 <BUTTON_USER_GPIO_Init>:

/**
  * @brief
  * @retval None
  */
static void BUTTON_USER_GPIO_Init(void) {
 8008784:	b580      	push	{r7, lr}
 8008786:	b088      	sub	sp, #32
 8008788:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800878a:	4b19      	ldr	r3, [pc, #100]	; (80087f0 <BUTTON_USER_GPIO_Init+0x6c>)
 800878c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800878e:	4a18      	ldr	r2, [pc, #96]	; (80087f0 <BUTTON_USER_GPIO_Init+0x6c>)
 8008790:	f043 0304 	orr.w	r3, r3, #4
 8008794:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008796:	4b16      	ldr	r3, [pc, #88]	; (80087f0 <BUTTON_USER_GPIO_Init+0x6c>)
 8008798:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800879a:	f003 0304 	and.w	r3, r3, #4
 800879e:	60bb      	str	r3, [r7, #8]
 80087a0:	68bb      	ldr	r3, [r7, #8]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80087a2:	f107 030c 	add.w	r3, r7, #12
 80087a6:	2200      	movs	r2, #0
 80087a8:	601a      	str	r2, [r3, #0]
 80087aa:	605a      	str	r2, [r3, #4]
 80087ac:	609a      	str	r2, [r3, #8]
 80087ae:	60da      	str	r2, [r3, #12]
 80087b0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80087b2:	4b0f      	ldr	r3, [pc, #60]	; (80087f0 <BUTTON_USER_GPIO_Init+0x6c>)
 80087b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80087b6:	4a0e      	ldr	r2, [pc, #56]	; (80087f0 <BUTTON_USER_GPIO_Init+0x6c>)
 80087b8:	f043 0304 	orr.w	r3, r3, #4
 80087bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80087be:	4b0c      	ldr	r3, [pc, #48]	; (80087f0 <BUTTON_USER_GPIO_Init+0x6c>)
 80087c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80087c2:	f003 0304 	and.w	r3, r3, #4
 80087c6:	607b      	str	r3, [r7, #4]
 80087c8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PTPIN */
  GPIO_InitStruct.Pin = BUS_BSP_BUTTON_GPIO_PIN;
 80087ca:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80087ce:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80087d0:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80087d4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80087d6:	2300      	movs	r3, #0
 80087d8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUS_BSP_BUTTON_GPIO_PORT, &GPIO_InitStruct);
 80087da:	f107 030c 	add.w	r3, r7, #12
 80087de:	4619      	mov	r1, r3
 80087e0:	4804      	ldr	r0, [pc, #16]	; (80087f4 <BUTTON_USER_GPIO_Init+0x70>)
 80087e2:	f002 fa63 	bl	800acac <HAL_GPIO_Init>

}
 80087e6:	bf00      	nop
 80087e8:	3720      	adds	r7, #32
 80087ea:	46bd      	mov	sp, r7
 80087ec:	bd80      	pop	{r7, pc}
 80087ee:	bf00      	nop
 80087f0:	40021000 	.word	0x40021000
 80087f4:	48000800 	.word	0x48000800

080087f8 <BSP_COM_Init>:
 * @param  UART_Init: Pointer to a UART_HandleTypeDef structure that contains the
 *                    configuration information for the specified USART peripheral.
 * @retval BSP error code
 */
int32_t BSP_COM_Init(COM_TypeDef COM)
{
 80087f8:	b580      	push	{r7, lr}
 80087fa:	b084      	sub	sp, #16
 80087fc:	af00      	add	r7, sp, #0
 80087fe:	4603      	mov	r3, r0
 8008800:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8008802:	2300      	movs	r3, #0
 8008804:	60fb      	str	r3, [r7, #12]

  if(COM > COMn)
 8008806:	79fb      	ldrb	r3, [r7, #7]
 8008808:	2b01      	cmp	r3, #1
 800880a:	d903      	bls.n	8008814 <BSP_COM_Init+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800880c:	f06f 0301 	mvn.w	r3, #1
 8008810:	60fb      	str	r3, [r7, #12]
 8008812:	e025      	b.n	8008860 <BSP_COM_Init+0x68>
  }
  else
  {
     hcom_uart[COM].Instance = COM_USART[COM];
 8008814:	79fb      	ldrb	r3, [r7, #7]
 8008816:	79fa      	ldrb	r2, [r7, #7]
 8008818:	4914      	ldr	r1, [pc, #80]	; (800886c <BSP_COM_Init+0x74>)
 800881a:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800881e:	4814      	ldr	r0, [pc, #80]	; (8008870 <BSP_COM_Init+0x78>)
 8008820:	4613      	mov	r3, r2
 8008822:	015b      	lsls	r3, r3, #5
 8008824:	4413      	add	r3, r2
 8008826:	009b      	lsls	r3, r3, #2
 8008828:	4403      	add	r3, r0
 800882a:	6019      	str	r1, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0U)
    /* Init the UART Msp */
    USART2_MspInit(&hcom_uart[COM]);
 800882c:	79fa      	ldrb	r2, [r7, #7]
 800882e:	4613      	mov	r3, r2
 8008830:	015b      	lsls	r3, r3, #5
 8008832:	4413      	add	r3, r2
 8008834:	009b      	lsls	r3, r3, #2
 8008836:	4a0e      	ldr	r2, [pc, #56]	; (8008870 <BSP_COM_Init+0x78>)
 8008838:	4413      	add	r3, r2
 800883a:	4618      	mov	r0, r3
 800883c:	f000 f86a 	bl	8008914 <USART2_MspInit>
      {
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif
    if (MX_USART2_UART_Init(&hcom_uart[COM]))
 8008840:	79fa      	ldrb	r2, [r7, #7]
 8008842:	4613      	mov	r3, r2
 8008844:	015b      	lsls	r3, r3, #5
 8008846:	4413      	add	r3, r2
 8008848:	009b      	lsls	r3, r3, #2
 800884a:	4a09      	ldr	r2, [pc, #36]	; (8008870 <BSP_COM_Init+0x78>)
 800884c:	4413      	add	r3, r2
 800884e:	4618      	mov	r0, r3
 8008850:	f000 f810 	bl	8008874 <MX_USART2_UART_Init>
 8008854:	4603      	mov	r3, r0
 8008856:	2b00      	cmp	r3, #0
 8008858:	d002      	beq.n	8008860 <BSP_COM_Init+0x68>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 800885a:	f06f 0303 	mvn.w	r3, #3
 800885e:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8008860:	68fb      	ldr	r3, [r7, #12]
}
 8008862:	4618      	mov	r0, r3
 8008864:	3710      	adds	r7, #16
 8008866:	46bd      	mov	sp, r7
 8008868:	bd80      	pop	{r7, pc}
 800886a:	bf00      	nop
 800886c:	2000001c 	.word	0x2000001c
 8008870:	200004d0 	.word	0x200004d0

08008874 <MX_USART2_UART_Init>:
 */

/* USART2 init function */

__weak HAL_StatusTypeDef MX_USART2_UART_Init(UART_HandleTypeDef* huart)
{
 8008874:	b580      	push	{r7, lr}
 8008876:	b084      	sub	sp, #16
 8008878:	af00      	add	r7, sp, #0
 800887a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800887c:	2300      	movs	r3, #0
 800887e:	73fb      	strb	r3, [r7, #15]

  huart->Instance = USART2;
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	4a15      	ldr	r2, [pc, #84]	; (80088d8 <MX_USART2_UART_Init+0x64>)
 8008884:	601a      	str	r2, [r3, #0]
  huart->Init.BaudRate = 115200;
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800888c:	605a      	str	r2, [r3, #4]
  huart->Init.WordLength = UART_WORDLENGTH_8B;
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	2200      	movs	r2, #0
 8008892:	609a      	str	r2, [r3, #8]
  huart->Init.StopBits = UART_STOPBITS_1;
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	2200      	movs	r2, #0
 8008898:	60da      	str	r2, [r3, #12]
  huart->Init.Parity = UART_PARITY_NONE;
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	2200      	movs	r2, #0
 800889e:	611a      	str	r2, [r3, #16]
  huart->Init.Mode = UART_MODE_TX_RX;
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	220c      	movs	r2, #12
 80088a4:	615a      	str	r2, [r3, #20]
  huart->Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	2200      	movs	r2, #0
 80088aa:	619a      	str	r2, [r3, #24]
  huart->Init.OverSampling = UART_OVERSAMPLING_16;
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	2200      	movs	r2, #0
 80088b0:	61da      	str	r2, [r3, #28]
  huart->Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	2200      	movs	r2, #0
 80088b6:	621a      	str	r2, [r3, #32]
  huart->AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	2200      	movs	r2, #0
 80088bc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(huart) != HAL_OK)
 80088be:	6878      	ldr	r0, [r7, #4]
 80088c0:	f004 fc1c 	bl	800d0fc <HAL_UART_Init>
 80088c4:	4603      	mov	r3, r0
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d001      	beq.n	80088ce <MX_USART2_UART_Init+0x5a>
  {
    ret = HAL_ERROR;
 80088ca:	2301      	movs	r3, #1
 80088cc:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80088ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80088d0:	4618      	mov	r0, r3
 80088d2:	3710      	adds	r7, #16
 80088d4:	46bd      	mov	sp, r7
 80088d6:	bd80      	pop	{r7, pc}
 80088d8:	40004400 	.word	0x40004400

080088dc <__io_putchar>:
  (void)HAL_UART_Transmit(&hcom_uart[COM_ActiveLogPort], (uint8_t *)&ch, 1, COM_POLL_TIMEOUT);
  return ch;
}
#else /* For GCC Toolchains */
int __io_putchar (int ch)
{
 80088dc:	b580      	push	{r7, lr}
 80088de:	b082      	sub	sp, #8
 80088e0:	af00      	add	r7, sp, #0
 80088e2:	6078      	str	r0, [r7, #4]
  (void)HAL_UART_Transmit(&hcom_uart[COM_ActiveLogPort], (uint8_t *)&ch, 1, COM_POLL_TIMEOUT);
 80088e4:	4b09      	ldr	r3, [pc, #36]	; (800890c <__io_putchar+0x30>)
 80088e6:	781b      	ldrb	r3, [r3, #0]
 80088e8:	461a      	mov	r2, r3
 80088ea:	4613      	mov	r3, r2
 80088ec:	015b      	lsls	r3, r3, #5
 80088ee:	4413      	add	r3, r2
 80088f0:	009b      	lsls	r3, r3, #2
 80088f2:	4a07      	ldr	r2, [pc, #28]	; (8008910 <__io_putchar+0x34>)
 80088f4:	1898      	adds	r0, r3, r2
 80088f6:	1d39      	adds	r1, r7, #4
 80088f8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80088fc:	2201      	movs	r2, #1
 80088fe:	f004 fc55 	bl	800d1ac <HAL_UART_Transmit>
  return ch;
 8008902:	687b      	ldr	r3, [r7, #4]
}
 8008904:	4618      	mov	r0, r3
 8008906:	3708      	adds	r7, #8
 8008908:	46bd      	mov	sp, r7
 800890a:	bd80      	pop	{r7, pc}
 800890c:	20000554 	.word	0x20000554
 8008910:	200004d0 	.word	0x200004d0

08008914 <USART2_MspInit>:
 * @param  huart USART2 handle
 * @retval None
 */

static void USART2_MspInit(UART_HandleTypeDef* uartHandle)
{
 8008914:	b580      	push	{r7, lr}
 8008916:	b0ac      	sub	sp, #176	; 0xb0
 8008918:	af00      	add	r7, sp, #0
 800891a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800891c:	f107 0314 	add.w	r3, r7, #20
 8008920:	2288      	movs	r2, #136	; 0x88
 8008922:	2100      	movs	r1, #0
 8008924:	4618      	mov	r0, r3
 8008926:	f008 fdb7 	bl	8011498 <memset>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800892a:	2302      	movs	r3, #2
 800892c:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800892e:	2300      	movs	r3, #0
 8008930:	653b      	str	r3, [r7, #80]	; 0x50
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 8008932:	f107 0314 	add.w	r3, r7, #20
 8008936:	4618      	mov	r0, r3
 8008938:	f003 faf2 	bl	800bf20 <HAL_RCCEx_PeriphCLKConfig>

    /* Enable Peripheral clock */
    __HAL_RCC_USART2_CLK_ENABLE();
 800893c:	4b23      	ldr	r3, [pc, #140]	; (80089cc <USART2_MspInit+0xb8>)
 800893e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008940:	4a22      	ldr	r2, [pc, #136]	; (80089cc <USART2_MspInit+0xb8>)
 8008942:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008946:	6593      	str	r3, [r2, #88]	; 0x58
 8008948:	4b20      	ldr	r3, [pc, #128]	; (80089cc <USART2_MspInit+0xb8>)
 800894a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800894c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008950:	613b      	str	r3, [r7, #16]
 8008952:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008954:	4b1d      	ldr	r3, [pc, #116]	; (80089cc <USART2_MspInit+0xb8>)
 8008956:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008958:	4a1c      	ldr	r2, [pc, #112]	; (80089cc <USART2_MspInit+0xb8>)
 800895a:	f043 0301 	orr.w	r3, r3, #1
 800895e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008960:	4b1a      	ldr	r3, [pc, #104]	; (80089cc <USART2_MspInit+0xb8>)
 8008962:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008964:	f003 0301 	and.w	r3, r3, #1
 8008968:	60fb      	str	r3, [r7, #12]
 800896a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = BUS_USART2_TX_GPIO_PIN;
 800896c:	2304      	movs	r3, #4
 800896e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008972:	2302      	movs	r3, #2
 8008974:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008978:	2300      	movs	r3, #0
 800897a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800897e:	2300      	movs	r3, #0
 8008980:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = BUS_USART2_TX_GPIO_AF;
 8008984:	2307      	movs	r3, #7
 8008986:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(BUS_USART2_TX_GPIO_PORT, &GPIO_InitStruct);
 800898a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800898e:	4619      	mov	r1, r3
 8008990:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008994:	f002 f98a 	bl	800acac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_USART2_RX_GPIO_PIN;
 8008998:	2308      	movs	r3, #8
 800899a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800899e:	2302      	movs	r3, #2
 80089a0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80089a4:	2300      	movs	r3, #0
 80089a6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80089aa:	2300      	movs	r3, #0
 80089ac:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = BUS_USART2_RX_GPIO_AF;
 80089b0:	2307      	movs	r3, #7
 80089b2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(BUS_USART2_RX_GPIO_PORT, &GPIO_InitStruct);
 80089b6:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80089ba:	4619      	mov	r1, r3
 80089bc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80089c0:	f002 f974 	bl	800acac <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
}
 80089c4:	bf00      	nop
 80089c6:	37b0      	adds	r7, #176	; 0xb0
 80089c8:	46bd      	mov	sp, r7
 80089ca:	bd80      	pop	{r7, pc}
 80089cc:	40021000 	.word	0x40021000

080089d0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80089d0:	b480      	push	{r7}
 80089d2:	af00      	add	r7, sp, #0
#if defined(USER_VECT_TAB_ADDRESS)
  /* Configure the Vector Table location -------------------------------------*/
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
 80089d4:	4b16      	ldr	r3, [pc, #88]	; (8008a30 <SystemInit+0x60>)
 80089d6:	4a17      	ldr	r2, [pc, #92]	; (8008a34 <SystemInit+0x64>)
 80089d8:	609a      	str	r2, [r3, #8]
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80089da:	4b15      	ldr	r3, [pc, #84]	; (8008a30 <SystemInit+0x60>)
 80089dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80089e0:	4a13      	ldr	r2, [pc, #76]	; (8008a30 <SystemInit+0x60>)
 80089e2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80089e6:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80089ea:	4b13      	ldr	r3, [pc, #76]	; (8008a38 <SystemInit+0x68>)
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	4a12      	ldr	r2, [pc, #72]	; (8008a38 <SystemInit+0x68>)
 80089f0:	f043 0301 	orr.w	r3, r3, #1
 80089f4:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80089f6:	4b10      	ldr	r3, [pc, #64]	; (8008a38 <SystemInit+0x68>)
 80089f8:	2200      	movs	r2, #0
 80089fa:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80089fc:	4b0e      	ldr	r3, [pc, #56]	; (8008a38 <SystemInit+0x68>)
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	4a0d      	ldr	r2, [pc, #52]	; (8008a38 <SystemInit+0x68>)
 8008a02:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8008a06:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8008a0a:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8008a0c:	4b0a      	ldr	r3, [pc, #40]	; (8008a38 <SystemInit+0x68>)
 8008a0e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8008a12:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8008a14:	4b08      	ldr	r3, [pc, #32]	; (8008a38 <SystemInit+0x68>)
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	4a07      	ldr	r2, [pc, #28]	; (8008a38 <SystemInit+0x68>)
 8008a1a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008a1e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8008a20:	4b05      	ldr	r3, [pc, #20]	; (8008a38 <SystemInit+0x68>)
 8008a22:	2200      	movs	r2, #0
 8008a24:	619a      	str	r2, [r3, #24]
}
 8008a26:	bf00      	nop
 8008a28:	46bd      	mov	sp, r7
 8008a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a2e:	4770      	bx	lr
 8008a30:	e000ed00 	.word	0xe000ed00
 8008a34:	08004000 	.word	0x08004000
 8008a38:	40021000 	.word	0x40021000

08008a3c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8008a3c:	b580      	push	{r7, lr}
 8008a3e:	b082      	sub	sp, #8
 8008a40:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8008a42:	2300      	movs	r3, #0
 8008a44:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8008a46:	4b0c      	ldr	r3, [pc, #48]	; (8008a78 <HAL_Init+0x3c>)
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	4a0b      	ldr	r2, [pc, #44]	; (8008a78 <HAL_Init+0x3c>)
 8008a4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008a50:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8008a52:	2003      	movs	r0, #3
 8008a54:	f001 fba8 	bl	800a1a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8008a58:	2000      	movs	r0, #0
 8008a5a:	f000 f80f 	bl	8008a7c <HAL_InitTick>
 8008a5e:	4603      	mov	r3, r0
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d002      	beq.n	8008a6a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8008a64:	2301      	movs	r3, #1
 8008a66:	71fb      	strb	r3, [r7, #7]
 8008a68:	e001      	b.n	8008a6e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8008a6a:	f7ff fa13 	bl	8007e94 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8008a6e:	79fb      	ldrb	r3, [r7, #7]
}
 8008a70:	4618      	mov	r0, r3
 8008a72:	3708      	adds	r7, #8
 8008a74:	46bd      	mov	sp, r7
 8008a76:	bd80      	pop	{r7, pc}
 8008a78:	40022000 	.word	0x40022000

08008a7c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8008a7c:	b580      	push	{r7, lr}
 8008a7e:	b084      	sub	sp, #16
 8008a80:	af00      	add	r7, sp, #0
 8008a82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8008a84:	2300      	movs	r3, #0
 8008a86:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8008a88:	4b17      	ldr	r3, [pc, #92]	; (8008ae8 <HAL_InitTick+0x6c>)
 8008a8a:	781b      	ldrb	r3, [r3, #0]
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d023      	beq.n	8008ad8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8008a90:	4b16      	ldr	r3, [pc, #88]	; (8008aec <HAL_InitTick+0x70>)
 8008a92:	681a      	ldr	r2, [r3, #0]
 8008a94:	4b14      	ldr	r3, [pc, #80]	; (8008ae8 <HAL_InitTick+0x6c>)
 8008a96:	781b      	ldrb	r3, [r3, #0]
 8008a98:	4619      	mov	r1, r3
 8008a9a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8008a9e:	fbb3 f3f1 	udiv	r3, r3, r1
 8008aa2:	fbb2 f3f3 	udiv	r3, r2, r3
 8008aa6:	4618      	mov	r0, r3
 8008aa8:	f001 fbc5 	bl	800a236 <HAL_SYSTICK_Config>
 8008aac:	4603      	mov	r3, r0
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d10f      	bne.n	8008ad2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	2b0f      	cmp	r3, #15
 8008ab6:	d809      	bhi.n	8008acc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8008ab8:	2200      	movs	r2, #0
 8008aba:	6879      	ldr	r1, [r7, #4]
 8008abc:	f04f 30ff 	mov.w	r0, #4294967295
 8008ac0:	f001 fb7d 	bl	800a1be <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8008ac4:	4a0a      	ldr	r2, [pc, #40]	; (8008af0 <HAL_InitTick+0x74>)
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	6013      	str	r3, [r2, #0]
 8008aca:	e007      	b.n	8008adc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8008acc:	2301      	movs	r3, #1
 8008ace:	73fb      	strb	r3, [r7, #15]
 8008ad0:	e004      	b.n	8008adc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8008ad2:	2301      	movs	r3, #1
 8008ad4:	73fb      	strb	r3, [r7, #15]
 8008ad6:	e001      	b.n	8008adc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8008ad8:	2301      	movs	r3, #1
 8008ada:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8008adc:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ade:	4618      	mov	r0, r3
 8008ae0:	3710      	adds	r7, #16
 8008ae2:	46bd      	mov	sp, r7
 8008ae4:	bd80      	pop	{r7, pc}
 8008ae6:	bf00      	nop
 8008ae8:	20000028 	.word	0x20000028
 8008aec:	20000020 	.word	0x20000020
 8008af0:	20000024 	.word	0x20000024

08008af4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8008af4:	b480      	push	{r7}
 8008af6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8008af8:	4b06      	ldr	r3, [pc, #24]	; (8008b14 <HAL_IncTick+0x20>)
 8008afa:	781b      	ldrb	r3, [r3, #0]
 8008afc:	461a      	mov	r2, r3
 8008afe:	4b06      	ldr	r3, [pc, #24]	; (8008b18 <HAL_IncTick+0x24>)
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	4413      	add	r3, r2
 8008b04:	4a04      	ldr	r2, [pc, #16]	; (8008b18 <HAL_IncTick+0x24>)
 8008b06:	6013      	str	r3, [r2, #0]
}
 8008b08:	bf00      	nop
 8008b0a:	46bd      	mov	sp, r7
 8008b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b10:	4770      	bx	lr
 8008b12:	bf00      	nop
 8008b14:	20000028 	.word	0x20000028
 8008b18:	20000558 	.word	0x20000558

08008b1c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8008b1c:	b480      	push	{r7}
 8008b1e:	af00      	add	r7, sp, #0
  return uwTick;
 8008b20:	4b03      	ldr	r3, [pc, #12]	; (8008b30 <HAL_GetTick+0x14>)
 8008b22:	681b      	ldr	r3, [r3, #0]
}
 8008b24:	4618      	mov	r0, r3
 8008b26:	46bd      	mov	sp, r7
 8008b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b2c:	4770      	bx	lr
 8008b2e:	bf00      	nop
 8008b30:	20000558 	.word	0x20000558

08008b34 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8008b34:	b580      	push	{r7, lr}
 8008b36:	b084      	sub	sp, #16
 8008b38:	af00      	add	r7, sp, #0
 8008b3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8008b3c:	f7ff ffee 	bl	8008b1c <HAL_GetTick>
 8008b40:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b4c:	d005      	beq.n	8008b5a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8008b4e:	4b0a      	ldr	r3, [pc, #40]	; (8008b78 <HAL_Delay+0x44>)
 8008b50:	781b      	ldrb	r3, [r3, #0]
 8008b52:	461a      	mov	r2, r3
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	4413      	add	r3, r2
 8008b58:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8008b5a:	bf00      	nop
 8008b5c:	f7ff ffde 	bl	8008b1c <HAL_GetTick>
 8008b60:	4602      	mov	r2, r0
 8008b62:	68bb      	ldr	r3, [r7, #8]
 8008b64:	1ad3      	subs	r3, r2, r3
 8008b66:	68fa      	ldr	r2, [r7, #12]
 8008b68:	429a      	cmp	r2, r3
 8008b6a:	d8f7      	bhi.n	8008b5c <HAL_Delay+0x28>
  {
  }
}
 8008b6c:	bf00      	nop
 8008b6e:	bf00      	nop
 8008b70:	3710      	adds	r7, #16
 8008b72:	46bd      	mov	sp, r7
 8008b74:	bd80      	pop	{r7, pc}
 8008b76:	bf00      	nop
 8008b78:	20000028 	.word	0x20000028

08008b7c <HAL_GetHalVersion>:
/**
  * @brief  Return the HAL revision.
  * @retval version : 0xXYZR (8bits for each decimal, R for RC)
  */
uint32_t HAL_GetHalVersion(void)
{
 8008b7c:	b480      	push	{r7}
 8008b7e:	af00      	add	r7, sp, #0
  return STM32L4XX_HAL_VERSION;
 8008b80:	4b02      	ldr	r3, [pc, #8]	; (8008b8c <HAL_GetHalVersion+0x10>)
}
 8008b82:	4618      	mov	r0, r3
 8008b84:	46bd      	mov	sp, r7
 8008b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b8a:	4770      	bx	lr
 8008b8c:	010d0200 	.word	0x010d0200

08008b90 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8008b90:	b480      	push	{r7}
 8008b92:	b083      	sub	sp, #12
 8008b94:	af00      	add	r7, sp, #0
 8008b96:	6078      	str	r0, [r7, #4]
 8008b98:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	689b      	ldr	r3, [r3, #8]
 8008b9e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8008ba2:	683b      	ldr	r3, [r7, #0]
 8008ba4:	431a      	orrs	r2, r3
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	609a      	str	r2, [r3, #8]
}
 8008baa:	bf00      	nop
 8008bac:	370c      	adds	r7, #12
 8008bae:	46bd      	mov	sp, r7
 8008bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb4:	4770      	bx	lr

08008bb6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8008bb6:	b480      	push	{r7}
 8008bb8:	b083      	sub	sp, #12
 8008bba:	af00      	add	r7, sp, #0
 8008bbc:	6078      	str	r0, [r7, #4]
 8008bbe:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	689b      	ldr	r3, [r3, #8]
 8008bc4:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8008bc8:	683b      	ldr	r3, [r7, #0]
 8008bca:	431a      	orrs	r2, r3
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	609a      	str	r2, [r3, #8]
}
 8008bd0:	bf00      	nop
 8008bd2:	370c      	adds	r7, #12
 8008bd4:	46bd      	mov	sp, r7
 8008bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bda:	4770      	bx	lr

08008bdc <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8008bdc:	b480      	push	{r7}
 8008bde:	b083      	sub	sp, #12
 8008be0:	af00      	add	r7, sp, #0
 8008be2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	689b      	ldr	r3, [r3, #8]
 8008be8:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8008bec:	4618      	mov	r0, r3
 8008bee:	370c      	adds	r7, #12
 8008bf0:	46bd      	mov	sp, r7
 8008bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf6:	4770      	bx	lr

08008bf8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8008bf8:	b480      	push	{r7}
 8008bfa:	b087      	sub	sp, #28
 8008bfc:	af00      	add	r7, sp, #0
 8008bfe:	60f8      	str	r0, [r7, #12]
 8008c00:	60b9      	str	r1, [r7, #8]
 8008c02:	607a      	str	r2, [r7, #4]
 8008c04:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	3360      	adds	r3, #96	; 0x60
 8008c0a:	461a      	mov	r2, r3
 8008c0c:	68bb      	ldr	r3, [r7, #8]
 8008c0e:	009b      	lsls	r3, r3, #2
 8008c10:	4413      	add	r3, r2
 8008c12:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8008c14:	697b      	ldr	r3, [r7, #20]
 8008c16:	681a      	ldr	r2, [r3, #0]
 8008c18:	4b08      	ldr	r3, [pc, #32]	; (8008c3c <LL_ADC_SetOffset+0x44>)
 8008c1a:	4013      	ands	r3, r2
 8008c1c:	687a      	ldr	r2, [r7, #4]
 8008c1e:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8008c22:	683a      	ldr	r2, [r7, #0]
 8008c24:	430a      	orrs	r2, r1
 8008c26:	4313      	orrs	r3, r2
 8008c28:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8008c2c:	697b      	ldr	r3, [r7, #20]
 8008c2e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8008c30:	bf00      	nop
 8008c32:	371c      	adds	r7, #28
 8008c34:	46bd      	mov	sp, r7
 8008c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c3a:	4770      	bx	lr
 8008c3c:	03fff000 	.word	0x03fff000

08008c40 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8008c40:	b480      	push	{r7}
 8008c42:	b085      	sub	sp, #20
 8008c44:	af00      	add	r7, sp, #0
 8008c46:	6078      	str	r0, [r7, #4]
 8008c48:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	3360      	adds	r3, #96	; 0x60
 8008c4e:	461a      	mov	r2, r3
 8008c50:	683b      	ldr	r3, [r7, #0]
 8008c52:	009b      	lsls	r3, r3, #2
 8008c54:	4413      	add	r3, r2
 8008c56:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8008c60:	4618      	mov	r0, r3
 8008c62:	3714      	adds	r7, #20
 8008c64:	46bd      	mov	sp, r7
 8008c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c6a:	4770      	bx	lr

08008c6c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8008c6c:	b480      	push	{r7}
 8008c6e:	b087      	sub	sp, #28
 8008c70:	af00      	add	r7, sp, #0
 8008c72:	60f8      	str	r0, [r7, #12]
 8008c74:	60b9      	str	r1, [r7, #8]
 8008c76:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	3360      	adds	r3, #96	; 0x60
 8008c7c:	461a      	mov	r2, r3
 8008c7e:	68bb      	ldr	r3, [r7, #8]
 8008c80:	009b      	lsls	r3, r3, #2
 8008c82:	4413      	add	r3, r2
 8008c84:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8008c86:	697b      	ldr	r3, [r7, #20]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	431a      	orrs	r2, r3
 8008c92:	697b      	ldr	r3, [r7, #20]
 8008c94:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8008c96:	bf00      	nop
 8008c98:	371c      	adds	r7, #28
 8008c9a:	46bd      	mov	sp, r7
 8008c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca0:	4770      	bx	lr

08008ca2 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8008ca2:	b480      	push	{r7}
 8008ca4:	b083      	sub	sp, #12
 8008ca6:	af00      	add	r7, sp, #0
 8008ca8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	68db      	ldr	r3, [r3, #12]
 8008cae:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d101      	bne.n	8008cba <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8008cb6:	2301      	movs	r3, #1
 8008cb8:	e000      	b.n	8008cbc <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8008cba:	2300      	movs	r3, #0
}
 8008cbc:	4618      	mov	r0, r3
 8008cbe:	370c      	adds	r7, #12
 8008cc0:	46bd      	mov	sp, r7
 8008cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc6:	4770      	bx	lr

08008cc8 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8008cc8:	b480      	push	{r7}
 8008cca:	b087      	sub	sp, #28
 8008ccc:	af00      	add	r7, sp, #0
 8008cce:	60f8      	str	r0, [r7, #12]
 8008cd0:	60b9      	str	r1, [r7, #8]
 8008cd2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	3330      	adds	r3, #48	; 0x30
 8008cd8:	461a      	mov	r2, r3
 8008cda:	68bb      	ldr	r3, [r7, #8]
 8008cdc:	0a1b      	lsrs	r3, r3, #8
 8008cde:	009b      	lsls	r3, r3, #2
 8008ce0:	f003 030c 	and.w	r3, r3, #12
 8008ce4:	4413      	add	r3, r2
 8008ce6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8008ce8:	697b      	ldr	r3, [r7, #20]
 8008cea:	681a      	ldr	r2, [r3, #0]
 8008cec:	68bb      	ldr	r3, [r7, #8]
 8008cee:	f003 031f 	and.w	r3, r3, #31
 8008cf2:	211f      	movs	r1, #31
 8008cf4:	fa01 f303 	lsl.w	r3, r1, r3
 8008cf8:	43db      	mvns	r3, r3
 8008cfa:	401a      	ands	r2, r3
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	0e9b      	lsrs	r3, r3, #26
 8008d00:	f003 011f 	and.w	r1, r3, #31
 8008d04:	68bb      	ldr	r3, [r7, #8]
 8008d06:	f003 031f 	and.w	r3, r3, #31
 8008d0a:	fa01 f303 	lsl.w	r3, r1, r3
 8008d0e:	431a      	orrs	r2, r3
 8008d10:	697b      	ldr	r3, [r7, #20]
 8008d12:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8008d14:	bf00      	nop
 8008d16:	371c      	adds	r7, #28
 8008d18:	46bd      	mov	sp, r7
 8008d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d1e:	4770      	bx	lr

08008d20 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8008d20:	b480      	push	{r7}
 8008d22:	b087      	sub	sp, #28
 8008d24:	af00      	add	r7, sp, #0
 8008d26:	60f8      	str	r0, [r7, #12]
 8008d28:	60b9      	str	r1, [r7, #8]
 8008d2a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	3314      	adds	r3, #20
 8008d30:	461a      	mov	r2, r3
 8008d32:	68bb      	ldr	r3, [r7, #8]
 8008d34:	0e5b      	lsrs	r3, r3, #25
 8008d36:	009b      	lsls	r3, r3, #2
 8008d38:	f003 0304 	and.w	r3, r3, #4
 8008d3c:	4413      	add	r3, r2
 8008d3e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8008d40:	697b      	ldr	r3, [r7, #20]
 8008d42:	681a      	ldr	r2, [r3, #0]
 8008d44:	68bb      	ldr	r3, [r7, #8]
 8008d46:	0d1b      	lsrs	r3, r3, #20
 8008d48:	f003 031f 	and.w	r3, r3, #31
 8008d4c:	2107      	movs	r1, #7
 8008d4e:	fa01 f303 	lsl.w	r3, r1, r3
 8008d52:	43db      	mvns	r3, r3
 8008d54:	401a      	ands	r2, r3
 8008d56:	68bb      	ldr	r3, [r7, #8]
 8008d58:	0d1b      	lsrs	r3, r3, #20
 8008d5a:	f003 031f 	and.w	r3, r3, #31
 8008d5e:	6879      	ldr	r1, [r7, #4]
 8008d60:	fa01 f303 	lsl.w	r3, r1, r3
 8008d64:	431a      	orrs	r2, r3
 8008d66:	697b      	ldr	r3, [r7, #20]
 8008d68:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8008d6a:	bf00      	nop
 8008d6c:	371c      	adds	r7, #28
 8008d6e:	46bd      	mov	sp, r7
 8008d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d74:	4770      	bx	lr
	...

08008d78 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8008d78:	b480      	push	{r7}
 8008d7a:	b085      	sub	sp, #20
 8008d7c:	af00      	add	r7, sp, #0
 8008d7e:	60f8      	str	r0, [r7, #12]
 8008d80:	60b9      	str	r1, [r7, #8]
 8008d82:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8008d8a:	68bb      	ldr	r3, [r7, #8]
 8008d8c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008d90:	43db      	mvns	r3, r3
 8008d92:	401a      	ands	r2, r3
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	f003 0318 	and.w	r3, r3, #24
 8008d9a:	4908      	ldr	r1, [pc, #32]	; (8008dbc <LL_ADC_SetChannelSingleDiff+0x44>)
 8008d9c:	40d9      	lsrs	r1, r3
 8008d9e:	68bb      	ldr	r3, [r7, #8]
 8008da0:	400b      	ands	r3, r1
 8008da2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008da6:	431a      	orrs	r2, r3
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8008dae:	bf00      	nop
 8008db0:	3714      	adds	r7, #20
 8008db2:	46bd      	mov	sp, r7
 8008db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db8:	4770      	bx	lr
 8008dba:	bf00      	nop
 8008dbc:	0007ffff 	.word	0x0007ffff

08008dc0 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8008dc0:	b480      	push	{r7}
 8008dc2:	b083      	sub	sp, #12
 8008dc4:	af00      	add	r7, sp, #0
 8008dc6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	689b      	ldr	r3, [r3, #8]
 8008dcc:	f003 031f 	and.w	r3, r3, #31
}
 8008dd0:	4618      	mov	r0, r3
 8008dd2:	370c      	adds	r7, #12
 8008dd4:	46bd      	mov	sp, r7
 8008dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dda:	4770      	bx	lr

08008ddc <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8008ddc:	b480      	push	{r7}
 8008dde:	b083      	sub	sp, #12
 8008de0:	af00      	add	r7, sp, #0
 8008de2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	689b      	ldr	r3, [r3, #8]
 8008de8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8008dec:	4618      	mov	r0, r3
 8008dee:	370c      	adds	r7, #12
 8008df0:	46bd      	mov	sp, r7
 8008df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df6:	4770      	bx	lr

08008df8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8008df8:	b480      	push	{r7}
 8008dfa:	b083      	sub	sp, #12
 8008dfc:	af00      	add	r7, sp, #0
 8008dfe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	689b      	ldr	r3, [r3, #8]
 8008e04:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8008e08:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8008e0c:	687a      	ldr	r2, [r7, #4]
 8008e0e:	6093      	str	r3, [r2, #8]
}
 8008e10:	bf00      	nop
 8008e12:	370c      	adds	r7, #12
 8008e14:	46bd      	mov	sp, r7
 8008e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e1a:	4770      	bx	lr

08008e1c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8008e1c:	b480      	push	{r7}
 8008e1e:	b083      	sub	sp, #12
 8008e20:	af00      	add	r7, sp, #0
 8008e22:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	689b      	ldr	r3, [r3, #8]
 8008e28:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008e2c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008e30:	d101      	bne.n	8008e36 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8008e32:	2301      	movs	r3, #1
 8008e34:	e000      	b.n	8008e38 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8008e36:	2300      	movs	r3, #0
}
 8008e38:	4618      	mov	r0, r3
 8008e3a:	370c      	adds	r7, #12
 8008e3c:	46bd      	mov	sp, r7
 8008e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e42:	4770      	bx	lr

08008e44 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8008e44:	b480      	push	{r7}
 8008e46:	b083      	sub	sp, #12
 8008e48:	af00      	add	r7, sp, #0
 8008e4a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	689b      	ldr	r3, [r3, #8]
 8008e50:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8008e54:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8008e58:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8008e60:	bf00      	nop
 8008e62:	370c      	adds	r7, #12
 8008e64:	46bd      	mov	sp, r7
 8008e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e6a:	4770      	bx	lr

08008e6c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8008e6c:	b480      	push	{r7}
 8008e6e:	b083      	sub	sp, #12
 8008e70:	af00      	add	r7, sp, #0
 8008e72:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	689b      	ldr	r3, [r3, #8]
 8008e78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008e7c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008e80:	d101      	bne.n	8008e86 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8008e82:	2301      	movs	r3, #1
 8008e84:	e000      	b.n	8008e88 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8008e86:	2300      	movs	r3, #0
}
 8008e88:	4618      	mov	r0, r3
 8008e8a:	370c      	adds	r7, #12
 8008e8c:	46bd      	mov	sp, r7
 8008e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e92:	4770      	bx	lr

08008e94 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8008e94:	b480      	push	{r7}
 8008e96:	b083      	sub	sp, #12
 8008e98:	af00      	add	r7, sp, #0
 8008e9a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	689b      	ldr	r3, [r3, #8]
 8008ea0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008ea4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8008ea8:	f043 0201 	orr.w	r2, r3, #1
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8008eb0:	bf00      	nop
 8008eb2:	370c      	adds	r7, #12
 8008eb4:	46bd      	mov	sp, r7
 8008eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eba:	4770      	bx	lr

08008ebc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8008ebc:	b480      	push	{r7}
 8008ebe:	b083      	sub	sp, #12
 8008ec0:	af00      	add	r7, sp, #0
 8008ec2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	689b      	ldr	r3, [r3, #8]
 8008ec8:	f003 0301 	and.w	r3, r3, #1
 8008ecc:	2b01      	cmp	r3, #1
 8008ece:	d101      	bne.n	8008ed4 <LL_ADC_IsEnabled+0x18>
 8008ed0:	2301      	movs	r3, #1
 8008ed2:	e000      	b.n	8008ed6 <LL_ADC_IsEnabled+0x1a>
 8008ed4:	2300      	movs	r3, #0
}
 8008ed6:	4618      	mov	r0, r3
 8008ed8:	370c      	adds	r7, #12
 8008eda:	46bd      	mov	sp, r7
 8008edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ee0:	4770      	bx	lr

08008ee2 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8008ee2:	b480      	push	{r7}
 8008ee4:	b083      	sub	sp, #12
 8008ee6:	af00      	add	r7, sp, #0
 8008ee8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	689b      	ldr	r3, [r3, #8]
 8008eee:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008ef2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8008ef6:	f043 0204 	orr.w	r2, r3, #4
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8008efe:	bf00      	nop
 8008f00:	370c      	adds	r7, #12
 8008f02:	46bd      	mov	sp, r7
 8008f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f08:	4770      	bx	lr

08008f0a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8008f0a:	b480      	push	{r7}
 8008f0c:	b083      	sub	sp, #12
 8008f0e:	af00      	add	r7, sp, #0
 8008f10:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	689b      	ldr	r3, [r3, #8]
 8008f16:	f003 0304 	and.w	r3, r3, #4
 8008f1a:	2b04      	cmp	r3, #4
 8008f1c:	d101      	bne.n	8008f22 <LL_ADC_REG_IsConversionOngoing+0x18>
 8008f1e:	2301      	movs	r3, #1
 8008f20:	e000      	b.n	8008f24 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8008f22:	2300      	movs	r3, #0
}
 8008f24:	4618      	mov	r0, r3
 8008f26:	370c      	adds	r7, #12
 8008f28:	46bd      	mov	sp, r7
 8008f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f2e:	4770      	bx	lr

08008f30 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8008f30:	b480      	push	{r7}
 8008f32:	b083      	sub	sp, #12
 8008f34:	af00      	add	r7, sp, #0
 8008f36:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	689b      	ldr	r3, [r3, #8]
 8008f3c:	f003 0308 	and.w	r3, r3, #8
 8008f40:	2b08      	cmp	r3, #8
 8008f42:	d101      	bne.n	8008f48 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8008f44:	2301      	movs	r3, #1
 8008f46:	e000      	b.n	8008f4a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8008f48:	2300      	movs	r3, #0
}
 8008f4a:	4618      	mov	r0, r3
 8008f4c:	370c      	adds	r7, #12
 8008f4e:	46bd      	mov	sp, r7
 8008f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f54:	4770      	bx	lr
	...

08008f58 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8008f58:	b590      	push	{r4, r7, lr}
 8008f5a:	b089      	sub	sp, #36	; 0x24
 8008f5c:	af00      	add	r7, sp, #0
 8008f5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008f60:	2300      	movs	r3, #0
 8008f62:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8008f64:	2300      	movs	r3, #0
 8008f66:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d101      	bne.n	8008f72 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8008f6e:	2301      	movs	r3, #1
 8008f70:	e136      	b.n	80091e0 <HAL_ADC_Init+0x288>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	691b      	ldr	r3, [r3, #16]
 8008f76:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d109      	bne.n	8008f94 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8008f80:	6878      	ldr	r0, [r7, #4]
 8008f82:	f7fe ffab 	bl	8007edc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	2200      	movs	r2, #0
 8008f8a:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	2200      	movs	r2, #0
 8008f90:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	4618      	mov	r0, r3
 8008f9a:	f7ff ff3f 	bl	8008e1c <LL_ADC_IsDeepPowerDownEnabled>
 8008f9e:	4603      	mov	r3, r0
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	d004      	beq.n	8008fae <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	4618      	mov	r0, r3
 8008faa:	f7ff ff25 	bl	8008df8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	4618      	mov	r0, r3
 8008fb4:	f7ff ff5a 	bl	8008e6c <LL_ADC_IsInternalRegulatorEnabled>
 8008fb8:	4603      	mov	r3, r0
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d115      	bne.n	8008fea <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	4618      	mov	r0, r3
 8008fc4:	f7ff ff3e 	bl	8008e44 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8008fc8:	4b87      	ldr	r3, [pc, #540]	; (80091e8 <HAL_ADC_Init+0x290>)
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	099b      	lsrs	r3, r3, #6
 8008fce:	4a87      	ldr	r2, [pc, #540]	; (80091ec <HAL_ADC_Init+0x294>)
 8008fd0:	fba2 2303 	umull	r2, r3, r2, r3
 8008fd4:	099b      	lsrs	r3, r3, #6
 8008fd6:	3301      	adds	r3, #1
 8008fd8:	005b      	lsls	r3, r3, #1
 8008fda:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8008fdc:	e002      	b.n	8008fe4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8008fde:	68bb      	ldr	r3, [r7, #8]
 8008fe0:	3b01      	subs	r3, #1
 8008fe2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8008fe4:	68bb      	ldr	r3, [r7, #8]
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d1f9      	bne.n	8008fde <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	4618      	mov	r0, r3
 8008ff0:	f7ff ff3c 	bl	8008e6c <LL_ADC_IsInternalRegulatorEnabled>
 8008ff4:	4603      	mov	r3, r0
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	d10d      	bne.n	8009016 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008ffe:	f043 0210 	orr.w	r2, r3, #16
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800900a:	f043 0201 	orr.w	r2, r3, #1
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8009012:	2301      	movs	r3, #1
 8009014:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	4618      	mov	r0, r3
 800901c:	f7ff ff75 	bl	8008f0a <LL_ADC_REG_IsConversionOngoing>
 8009020:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009026:	f003 0310 	and.w	r3, r3, #16
 800902a:	2b00      	cmp	r3, #0
 800902c:	f040 80cf 	bne.w	80091ce <HAL_ADC_Init+0x276>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8009030:	697b      	ldr	r3, [r7, #20]
 8009032:	2b00      	cmp	r3, #0
 8009034:	f040 80cb 	bne.w	80091ce <HAL_ADC_Init+0x276>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800903c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8009040:	f043 0202 	orr.w	r2, r3, #2
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	4618      	mov	r0, r3
 800904e:	f7ff ff35 	bl	8008ebc <LL_ADC_IsEnabled>
 8009052:	4603      	mov	r3, r0
 8009054:	2b00      	cmp	r3, #0
 8009056:	d115      	bne.n	8009084 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8009058:	4865      	ldr	r0, [pc, #404]	; (80091f0 <HAL_ADC_Init+0x298>)
 800905a:	f7ff ff2f 	bl	8008ebc <LL_ADC_IsEnabled>
 800905e:	4604      	mov	r4, r0
 8009060:	4864      	ldr	r0, [pc, #400]	; (80091f4 <HAL_ADC_Init+0x29c>)
 8009062:	f7ff ff2b 	bl	8008ebc <LL_ADC_IsEnabled>
 8009066:	4603      	mov	r3, r0
 8009068:	431c      	orrs	r4, r3
 800906a:	4863      	ldr	r0, [pc, #396]	; (80091f8 <HAL_ADC_Init+0x2a0>)
 800906c:	f7ff ff26 	bl	8008ebc <LL_ADC_IsEnabled>
 8009070:	4603      	mov	r3, r0
 8009072:	4323      	orrs	r3, r4
 8009074:	2b00      	cmp	r3, #0
 8009076:	d105      	bne.n	8009084 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	685b      	ldr	r3, [r3, #4]
 800907c:	4619      	mov	r1, r3
 800907e:	485f      	ldr	r0, [pc, #380]	; (80091fc <HAL_ADC_Init+0x2a4>)
 8009080:	f7ff fd86 	bl	8008b90 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	7e5b      	ldrb	r3, [r3, #25]
 8009088:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800908e:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8009094:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800909a:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	f893 3020 	ldrb.w	r3, [r3, #32]
 80090a2:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80090a4:	4313      	orrs	r3, r2
 80090a6:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	f893 3020 	ldrb.w	r3, [r3, #32]
 80090ae:	2b01      	cmp	r3, #1
 80090b0:	d106      	bne.n	80090c0 <HAL_ADC_Init+0x168>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090b6:	3b01      	subs	r3, #1
 80090b8:	045b      	lsls	r3, r3, #17
 80090ba:	69ba      	ldr	r2, [r7, #24]
 80090bc:	4313      	orrs	r3, r2
 80090be:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d009      	beq.n	80090dc <HAL_ADC_Init+0x184>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80090cc:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090d4:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80090d6:	69ba      	ldr	r2, [r7, #24]
 80090d8:	4313      	orrs	r3, r2
 80090da:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	68da      	ldr	r2, [r3, #12]
 80090e2:	4b47      	ldr	r3, [pc, #284]	; (8009200 <HAL_ADC_Init+0x2a8>)
 80090e4:	4013      	ands	r3, r2
 80090e6:	687a      	ldr	r2, [r7, #4]
 80090e8:	6812      	ldr	r2, [r2, #0]
 80090ea:	69b9      	ldr	r1, [r7, #24]
 80090ec:	430b      	orrs	r3, r1
 80090ee:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	4618      	mov	r0, r3
 80090f6:	f7ff ff08 	bl	8008f0a <LL_ADC_REG_IsConversionOngoing>
 80090fa:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	4618      	mov	r0, r3
 8009102:	f7ff ff15 	bl	8008f30 <LL_ADC_INJ_IsConversionOngoing>
 8009106:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8009108:	693b      	ldr	r3, [r7, #16]
 800910a:	2b00      	cmp	r3, #0
 800910c:	d13d      	bne.n	800918a <HAL_ADC_Init+0x232>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	2b00      	cmp	r3, #0
 8009112:	d13a      	bne.n	800918a <HAL_ADC_Init+0x232>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8009118:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8009120:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8009122:	4313      	orrs	r3, r2
 8009124:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	68db      	ldr	r3, [r3, #12]
 800912c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009130:	f023 0302 	bic.w	r3, r3, #2
 8009134:	687a      	ldr	r2, [r7, #4]
 8009136:	6812      	ldr	r2, [r2, #0]
 8009138:	69b9      	ldr	r1, [r7, #24]
 800913a:	430b      	orrs	r3, r1
 800913c:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8009144:	2b01      	cmp	r3, #1
 8009146:	d118      	bne.n	800917a <HAL_ADC_Init+0x222>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	691b      	ldr	r3, [r3, #16]
 800914e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8009152:	f023 0304 	bic.w	r3, r3, #4
 8009156:	687a      	ldr	r2, [r7, #4]
 8009158:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 800915a:	687a      	ldr	r2, [r7, #4]
 800915c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800915e:	4311      	orrs	r1, r2
 8009160:	687a      	ldr	r2, [r7, #4]
 8009162:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8009164:	4311      	orrs	r1, r2
 8009166:	687a      	ldr	r2, [r7, #4]
 8009168:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800916a:	430a      	orrs	r2, r1
 800916c:	431a      	orrs	r2, r3
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	f042 0201 	orr.w	r2, r2, #1
 8009176:	611a      	str	r2, [r3, #16]
 8009178:	e007      	b.n	800918a <HAL_ADC_Init+0x232>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	691a      	ldr	r2, [r3, #16]
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	f022 0201 	bic.w	r2, r2, #1
 8009188:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	691b      	ldr	r3, [r3, #16]
 800918e:	2b01      	cmp	r3, #1
 8009190:	d10c      	bne.n	80091ac <HAL_ADC_Init+0x254>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009198:	f023 010f 	bic.w	r1, r3, #15
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	69db      	ldr	r3, [r3, #28]
 80091a0:	1e5a      	subs	r2, r3, #1
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	430a      	orrs	r2, r1
 80091a8:	631a      	str	r2, [r3, #48]	; 0x30
 80091aa:	e007      	b.n	80091bc <HAL_ADC_Init+0x264>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	f022 020f 	bic.w	r2, r2, #15
 80091ba:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80091c0:	f023 0303 	bic.w	r3, r3, #3
 80091c4:	f043 0201 	orr.w	r2, r3, #1
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	655a      	str	r2, [r3, #84]	; 0x54
 80091cc:	e007      	b.n	80091de <HAL_ADC_Init+0x286>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80091d2:	f043 0210 	orr.w	r2, r3, #16
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80091da:	2301      	movs	r3, #1
 80091dc:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80091de:	7ffb      	ldrb	r3, [r7, #31]
}
 80091e0:	4618      	mov	r0, r3
 80091e2:	3724      	adds	r7, #36	; 0x24
 80091e4:	46bd      	mov	sp, r7
 80091e6:	bd90      	pop	{r4, r7, pc}
 80091e8:	20000020 	.word	0x20000020
 80091ec:	053e2d63 	.word	0x053e2d63
 80091f0:	50040000 	.word	0x50040000
 80091f4:	50040100 	.word	0x50040100
 80091f8:	50040200 	.word	0x50040200
 80091fc:	50040300 	.word	0x50040300
 8009200:	fff0c007 	.word	0xfff0c007

08009204 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8009204:	b580      	push	{r7, lr}
 8009206:	b086      	sub	sp, #24
 8009208:	af00      	add	r7, sp, #0
 800920a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800920c:	4857      	ldr	r0, [pc, #348]	; (800936c <HAL_ADC_Start+0x168>)
 800920e:	f7ff fdd7 	bl	8008dc0 <LL_ADC_GetMultimode>
 8009212:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	4618      	mov	r0, r3
 800921a:	f7ff fe76 	bl	8008f0a <LL_ADC_REG_IsConversionOngoing>
 800921e:	4603      	mov	r3, r0
 8009220:	2b00      	cmp	r3, #0
 8009222:	f040 809c 	bne.w	800935e <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800922c:	2b01      	cmp	r3, #1
 800922e:	d101      	bne.n	8009234 <HAL_ADC_Start+0x30>
 8009230:	2302      	movs	r3, #2
 8009232:	e097      	b.n	8009364 <HAL_ADC_Start+0x160>
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	2201      	movs	r2, #1
 8009238:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800923c:	6878      	ldr	r0, [r7, #4]
 800923e:	f000 fd71 	bl	8009d24 <ADC_Enable>
 8009242:	4603      	mov	r3, r0
 8009244:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8009246:	7dfb      	ldrb	r3, [r7, #23]
 8009248:	2b00      	cmp	r3, #0
 800924a:	f040 8083 	bne.w	8009354 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009252:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8009256:	f023 0301 	bic.w	r3, r3, #1
 800925a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	4a42      	ldr	r2, [pc, #264]	; (8009370 <HAL_ADC_Start+0x16c>)
 8009268:	4293      	cmp	r3, r2
 800926a:	d002      	beq.n	8009272 <HAL_ADC_Start+0x6e>
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	e000      	b.n	8009274 <HAL_ADC_Start+0x70>
 8009272:	4b40      	ldr	r3, [pc, #256]	; (8009374 <HAL_ADC_Start+0x170>)
 8009274:	687a      	ldr	r2, [r7, #4]
 8009276:	6812      	ldr	r2, [r2, #0]
 8009278:	4293      	cmp	r3, r2
 800927a:	d002      	beq.n	8009282 <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800927c:	693b      	ldr	r3, [r7, #16]
 800927e:	2b00      	cmp	r3, #0
 8009280:	d105      	bne.n	800928e <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009286:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009292:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009296:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800929a:	d106      	bne.n	80092aa <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80092a0:	f023 0206 	bic.w	r2, r3, #6
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	659a      	str	r2, [r3, #88]	; 0x58
 80092a8:	e002      	b.n	80092b0 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	2200      	movs	r2, #0
 80092ae:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	221c      	movs	r2, #28
 80092b6:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	2200      	movs	r2, #0
 80092bc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	4a2a      	ldr	r2, [pc, #168]	; (8009370 <HAL_ADC_Start+0x16c>)
 80092c6:	4293      	cmp	r3, r2
 80092c8:	d002      	beq.n	80092d0 <HAL_ADC_Start+0xcc>
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	e000      	b.n	80092d2 <HAL_ADC_Start+0xce>
 80092d0:	4b28      	ldr	r3, [pc, #160]	; (8009374 <HAL_ADC_Start+0x170>)
 80092d2:	687a      	ldr	r2, [r7, #4]
 80092d4:	6812      	ldr	r2, [r2, #0]
 80092d6:	4293      	cmp	r3, r2
 80092d8:	d008      	beq.n	80092ec <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80092da:	693b      	ldr	r3, [r7, #16]
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d005      	beq.n	80092ec <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80092e0:	693b      	ldr	r3, [r7, #16]
 80092e2:	2b05      	cmp	r3, #5
 80092e4:	d002      	beq.n	80092ec <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80092e6:	693b      	ldr	r3, [r7, #16]
 80092e8:	2b09      	cmp	r3, #9
 80092ea:	d114      	bne.n	8009316 <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	68db      	ldr	r3, [r3, #12]
 80092f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d007      	beq.n	800930a <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80092fe:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8009302:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	4618      	mov	r0, r3
 8009310:	f7ff fde7 	bl	8008ee2 <LL_ADC_REG_StartConversion>
 8009314:	e025      	b.n	8009362 <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800931a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	4a12      	ldr	r2, [pc, #72]	; (8009370 <HAL_ADC_Start+0x16c>)
 8009328:	4293      	cmp	r3, r2
 800932a:	d002      	beq.n	8009332 <HAL_ADC_Start+0x12e>
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	e000      	b.n	8009334 <HAL_ADC_Start+0x130>
 8009332:	4b10      	ldr	r3, [pc, #64]	; (8009374 <HAL_ADC_Start+0x170>)
 8009334:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	68db      	ldr	r3, [r3, #12]
 800933a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800933e:	2b00      	cmp	r3, #0
 8009340:	d00f      	beq.n	8009362 <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009346:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800934a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	655a      	str	r2, [r3, #84]	; 0x54
 8009352:	e006      	b.n	8009362 <HAL_ADC_Start+0x15e>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	2200      	movs	r2, #0
 8009358:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 800935c:	e001      	b.n	8009362 <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800935e:	2302      	movs	r3, #2
 8009360:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8009362:	7dfb      	ldrb	r3, [r7, #23]
}
 8009364:	4618      	mov	r0, r3
 8009366:	3718      	adds	r7, #24
 8009368:	46bd      	mov	sp, r7
 800936a:	bd80      	pop	{r7, pc}
 800936c:	50040300 	.word	0x50040300
 8009370:	50040100 	.word	0x50040100
 8009374:	50040000 	.word	0x50040000

08009378 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8009378:	b580      	push	{r7, lr}
 800937a:	b088      	sub	sp, #32
 800937c:	af00      	add	r7, sp, #0
 800937e:	6078      	str	r0, [r7, #4]
 8009380:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8009382:	4866      	ldr	r0, [pc, #408]	; (800951c <HAL_ADC_PollForConversion+0x1a4>)
 8009384:	f7ff fd1c 	bl	8008dc0 <LL_ADC_GetMultimode>
 8009388:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	695b      	ldr	r3, [r3, #20]
 800938e:	2b08      	cmp	r3, #8
 8009390:	d102      	bne.n	8009398 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8009392:	2308      	movs	r3, #8
 8009394:	61fb      	str	r3, [r7, #28]
 8009396:	e02a      	b.n	80093ee <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8009398:	697b      	ldr	r3, [r7, #20]
 800939a:	2b00      	cmp	r3, #0
 800939c:	d005      	beq.n	80093aa <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800939e:	697b      	ldr	r3, [r7, #20]
 80093a0:	2b05      	cmp	r3, #5
 80093a2:	d002      	beq.n	80093aa <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80093a4:	697b      	ldr	r3, [r7, #20]
 80093a6:	2b09      	cmp	r3, #9
 80093a8:	d111      	bne.n	80093ce <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	68db      	ldr	r3, [r3, #12]
 80093b0:	f003 0301 	and.w	r3, r3, #1
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d007      	beq.n	80093c8 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80093bc:	f043 0220 	orr.w	r2, r3, #32
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 80093c4:	2301      	movs	r3, #1
 80093c6:	e0a4      	b.n	8009512 <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80093c8:	2304      	movs	r3, #4
 80093ca:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80093cc:	e00f      	b.n	80093ee <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80093ce:	4853      	ldr	r0, [pc, #332]	; (800951c <HAL_ADC_PollForConversion+0x1a4>)
 80093d0:	f7ff fd04 	bl	8008ddc <LL_ADC_GetMultiDMATransfer>
 80093d4:	4603      	mov	r3, r0
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d007      	beq.n	80093ea <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80093de:	f043 0220 	orr.w	r2, r3, #32
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 80093e6:	2301      	movs	r3, #1
 80093e8:	e093      	b.n	8009512 <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80093ea:	2304      	movs	r3, #4
 80093ec:	61fb      	str	r3, [r7, #28]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80093ee:	f7ff fb95 	bl	8008b1c <HAL_GetTick>
 80093f2:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80093f4:	e021      	b.n	800943a <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80093f6:	683b      	ldr	r3, [r7, #0]
 80093f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093fc:	d01d      	beq.n	800943a <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80093fe:	f7ff fb8d 	bl	8008b1c <HAL_GetTick>
 8009402:	4602      	mov	r2, r0
 8009404:	693b      	ldr	r3, [r7, #16]
 8009406:	1ad3      	subs	r3, r2, r3
 8009408:	683a      	ldr	r2, [r7, #0]
 800940a:	429a      	cmp	r2, r3
 800940c:	d302      	bcc.n	8009414 <HAL_ADC_PollForConversion+0x9c>
 800940e:	683b      	ldr	r3, [r7, #0]
 8009410:	2b00      	cmp	r3, #0
 8009412:	d112      	bne.n	800943a <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	681a      	ldr	r2, [r3, #0]
 800941a:	69fb      	ldr	r3, [r7, #28]
 800941c:	4013      	ands	r3, r2
 800941e:	2b00      	cmp	r3, #0
 8009420:	d10b      	bne.n	800943a <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009426:	f043 0204 	orr.w	r2, r3, #4
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	655a      	str	r2, [r3, #84]	; 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	2200      	movs	r2, #0
 8009432:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 8009436:	2303      	movs	r3, #3
 8009438:	e06b      	b.n	8009512 <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	681a      	ldr	r2, [r3, #0]
 8009440:	69fb      	ldr	r3, [r7, #28]
 8009442:	4013      	ands	r3, r2
 8009444:	2b00      	cmp	r3, #0
 8009446:	d0d6      	beq.n	80093f6 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800944c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	4618      	mov	r0, r3
 800945a:	f7ff fc22 	bl	8008ca2 <LL_ADC_REG_IsTriggerSourceSWStart>
 800945e:	4603      	mov	r3, r0
 8009460:	2b00      	cmp	r3, #0
 8009462:	d01c      	beq.n	800949e <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	7e5b      	ldrb	r3, [r3, #25]
 8009468:	2b00      	cmp	r3, #0
 800946a:	d118      	bne.n	800949e <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	f003 0308 	and.w	r3, r3, #8
 8009476:	2b08      	cmp	r3, #8
 8009478:	d111      	bne.n	800949e <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800947e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800948a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800948e:	2b00      	cmp	r3, #0
 8009490:	d105      	bne.n	800949e <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009496:	f043 0201 	orr.w	r2, r3, #1
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	4a1f      	ldr	r2, [pc, #124]	; (8009520 <HAL_ADC_PollForConversion+0x1a8>)
 80094a4:	4293      	cmp	r3, r2
 80094a6:	d002      	beq.n	80094ae <HAL_ADC_PollForConversion+0x136>
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	e000      	b.n	80094b0 <HAL_ADC_PollForConversion+0x138>
 80094ae:	4b1d      	ldr	r3, [pc, #116]	; (8009524 <HAL_ADC_PollForConversion+0x1ac>)
 80094b0:	687a      	ldr	r2, [r7, #4]
 80094b2:	6812      	ldr	r2, [r2, #0]
 80094b4:	4293      	cmp	r3, r2
 80094b6:	d008      	beq.n	80094ca <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80094b8:	697b      	ldr	r3, [r7, #20]
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d005      	beq.n	80094ca <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80094be:	697b      	ldr	r3, [r7, #20]
 80094c0:	2b05      	cmp	r3, #5
 80094c2:	d002      	beq.n	80094ca <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80094c4:	697b      	ldr	r3, [r7, #20]
 80094c6:	2b09      	cmp	r3, #9
 80094c8:	d104      	bne.n	80094d4 <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	68db      	ldr	r3, [r3, #12]
 80094d0:	61bb      	str	r3, [r7, #24]
 80094d2:	e00c      	b.n	80094ee <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	4a11      	ldr	r2, [pc, #68]	; (8009520 <HAL_ADC_PollForConversion+0x1a8>)
 80094da:	4293      	cmp	r3, r2
 80094dc:	d002      	beq.n	80094e4 <HAL_ADC_PollForConversion+0x16c>
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	e000      	b.n	80094e6 <HAL_ADC_PollForConversion+0x16e>
 80094e4:	4b0f      	ldr	r3, [pc, #60]	; (8009524 <HAL_ADC_PollForConversion+0x1ac>)
 80094e6:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	68db      	ldr	r3, [r3, #12]
 80094ec:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80094ee:	69fb      	ldr	r3, [r7, #28]
 80094f0:	2b08      	cmp	r3, #8
 80094f2:	d104      	bne.n	80094fe <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	2208      	movs	r2, #8
 80094fa:	601a      	str	r2, [r3, #0]
 80094fc:	e008      	b.n	8009510 <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80094fe:	69bb      	ldr	r3, [r7, #24]
 8009500:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009504:	2b00      	cmp	r3, #0
 8009506:	d103      	bne.n	8009510 <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	220c      	movs	r2, #12
 800950e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8009510:	2300      	movs	r3, #0
}
 8009512:	4618      	mov	r0, r3
 8009514:	3720      	adds	r7, #32
 8009516:	46bd      	mov	sp, r7
 8009518:	bd80      	pop	{r7, pc}
 800951a:	bf00      	nop
 800951c:	50040300 	.word	0x50040300
 8009520:	50040100 	.word	0x50040100
 8009524:	50040000 	.word	0x50040000

08009528 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8009528:	b480      	push	{r7}
 800952a:	b083      	sub	sp, #12
 800952c:	af00      	add	r7, sp, #0
 800952e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8009536:	4618      	mov	r0, r3
 8009538:	370c      	adds	r7, #12
 800953a:	46bd      	mov	sp, r7
 800953c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009540:	4770      	bx	lr
	...

08009544 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8009544:	b580      	push	{r7, lr}
 8009546:	b0b6      	sub	sp, #216	; 0xd8
 8009548:	af00      	add	r7, sp, #0
 800954a:	6078      	str	r0, [r7, #4]
 800954c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800954e:	2300      	movs	r3, #0
 8009550:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8009554:	2300      	movs	r3, #0
 8009556:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800955e:	2b01      	cmp	r3, #1
 8009560:	d101      	bne.n	8009566 <HAL_ADC_ConfigChannel+0x22>
 8009562:	2302      	movs	r3, #2
 8009564:	e3c7      	b.n	8009cf6 <HAL_ADC_ConfigChannel+0x7b2>
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	2201      	movs	r2, #1
 800956a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	4618      	mov	r0, r3
 8009574:	f7ff fcc9 	bl	8008f0a <LL_ADC_REG_IsConversionOngoing>
 8009578:	4603      	mov	r3, r0
 800957a:	2b00      	cmp	r3, #0
 800957c:	f040 83a8 	bne.w	8009cd0 <HAL_ADC_ConfigChannel+0x78c>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8009580:	683b      	ldr	r3, [r7, #0]
 8009582:	685b      	ldr	r3, [r3, #4]
 8009584:	2b05      	cmp	r3, #5
 8009586:	d824      	bhi.n	80095d2 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8009588:	683b      	ldr	r3, [r7, #0]
 800958a:	685b      	ldr	r3, [r3, #4]
 800958c:	3b02      	subs	r3, #2
 800958e:	2b03      	cmp	r3, #3
 8009590:	d81b      	bhi.n	80095ca <HAL_ADC_ConfigChannel+0x86>
 8009592:	a201      	add	r2, pc, #4	; (adr r2, 8009598 <HAL_ADC_ConfigChannel+0x54>)
 8009594:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009598:	080095a9 	.word	0x080095a9
 800959c:	080095b1 	.word	0x080095b1
 80095a0:	080095b9 	.word	0x080095b9
 80095a4:	080095c1 	.word	0x080095c1
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 80095a8:	683b      	ldr	r3, [r7, #0]
 80095aa:	220c      	movs	r2, #12
 80095ac:	605a      	str	r2, [r3, #4]
          break;
 80095ae:	e010      	b.n	80095d2 <HAL_ADC_ConfigChannel+0x8e>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 80095b0:	683b      	ldr	r3, [r7, #0]
 80095b2:	2212      	movs	r2, #18
 80095b4:	605a      	str	r2, [r3, #4]
          break;
 80095b6:	e00c      	b.n	80095d2 <HAL_ADC_ConfigChannel+0x8e>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 80095b8:	683b      	ldr	r3, [r7, #0]
 80095ba:	2218      	movs	r2, #24
 80095bc:	605a      	str	r2, [r3, #4]
          break;
 80095be:	e008      	b.n	80095d2 <HAL_ADC_ConfigChannel+0x8e>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 80095c0:	683b      	ldr	r3, [r7, #0]
 80095c2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80095c6:	605a      	str	r2, [r3, #4]
          break;
 80095c8:	e003      	b.n	80095d2 <HAL_ADC_ConfigChannel+0x8e>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 80095ca:	683b      	ldr	r3, [r7, #0]
 80095cc:	2206      	movs	r2, #6
 80095ce:	605a      	str	r2, [r3, #4]
          break;
 80095d0:	bf00      	nop
      }
    }
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	6818      	ldr	r0, [r3, #0]
 80095d6:	683b      	ldr	r3, [r7, #0]
 80095d8:	6859      	ldr	r1, [r3, #4]
 80095da:	683b      	ldr	r3, [r7, #0]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	461a      	mov	r2, r3
 80095e0:	f7ff fb72 	bl	8008cc8 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	4618      	mov	r0, r3
 80095ea:	f7ff fc8e 	bl	8008f0a <LL_ADC_REG_IsConversionOngoing>
 80095ee:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	4618      	mov	r0, r3
 80095f8:	f7ff fc9a 	bl	8008f30 <LL_ADC_INJ_IsConversionOngoing>
 80095fc:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8009600:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8009604:	2b00      	cmp	r3, #0
 8009606:	f040 81a6 	bne.w	8009956 <HAL_ADC_ConfigChannel+0x412>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800960a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800960e:	2b00      	cmp	r3, #0
 8009610:	f040 81a1 	bne.w	8009956 <HAL_ADC_ConfigChannel+0x412>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	6818      	ldr	r0, [r3, #0]
 8009618:	683b      	ldr	r3, [r7, #0]
 800961a:	6819      	ldr	r1, [r3, #0]
 800961c:	683b      	ldr	r3, [r7, #0]
 800961e:	689b      	ldr	r3, [r3, #8]
 8009620:	461a      	mov	r2, r3
 8009622:	f7ff fb7d 	bl	8008d20 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8009626:	683b      	ldr	r3, [r7, #0]
 8009628:	695a      	ldr	r2, [r3, #20]
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	68db      	ldr	r3, [r3, #12]
 8009630:	08db      	lsrs	r3, r3, #3
 8009632:	f003 0303 	and.w	r3, r3, #3
 8009636:	005b      	lsls	r3, r3, #1
 8009638:	fa02 f303 	lsl.w	r3, r2, r3
 800963c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8009640:	683b      	ldr	r3, [r7, #0]
 8009642:	691b      	ldr	r3, [r3, #16]
 8009644:	2b04      	cmp	r3, #4
 8009646:	d00a      	beq.n	800965e <HAL_ADC_ConfigChannel+0x11a>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	6818      	ldr	r0, [r3, #0]
 800964c:	683b      	ldr	r3, [r7, #0]
 800964e:	6919      	ldr	r1, [r3, #16]
 8009650:	683b      	ldr	r3, [r7, #0]
 8009652:	681a      	ldr	r2, [r3, #0]
 8009654:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8009658:	f7ff face 	bl	8008bf8 <LL_ADC_SetOffset>
 800965c:	e17b      	b.n	8009956 <HAL_ADC_ConfigChannel+0x412>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	2100      	movs	r1, #0
 8009664:	4618      	mov	r0, r3
 8009666:	f7ff faeb 	bl	8008c40 <LL_ADC_GetOffsetChannel>
 800966a:	4603      	mov	r3, r0
 800966c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009670:	2b00      	cmp	r3, #0
 8009672:	d10a      	bne.n	800968a <HAL_ADC_ConfigChannel+0x146>
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	2100      	movs	r1, #0
 800967a:	4618      	mov	r0, r3
 800967c:	f7ff fae0 	bl	8008c40 <LL_ADC_GetOffsetChannel>
 8009680:	4603      	mov	r3, r0
 8009682:	0e9b      	lsrs	r3, r3, #26
 8009684:	f003 021f 	and.w	r2, r3, #31
 8009688:	e01e      	b.n	80096c8 <HAL_ADC_ConfigChannel+0x184>
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	2100      	movs	r1, #0
 8009690:	4618      	mov	r0, r3
 8009692:	f7ff fad5 	bl	8008c40 <LL_ADC_GetOffsetChannel>
 8009696:	4603      	mov	r3, r0
 8009698:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800969c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80096a0:	fa93 f3a3 	rbit	r3, r3
 80096a4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80096a8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80096ac:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80096b0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d101      	bne.n	80096bc <HAL_ADC_ConfigChannel+0x178>
  {
    return 32U;
 80096b8:	2320      	movs	r3, #32
 80096ba:	e004      	b.n	80096c6 <HAL_ADC_ConfigChannel+0x182>
  }
  return __builtin_clz(value);
 80096bc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80096c0:	fab3 f383 	clz	r3, r3
 80096c4:	b2db      	uxtb	r3, r3
 80096c6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80096c8:	683b      	ldr	r3, [r7, #0]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	d105      	bne.n	80096e0 <HAL_ADC_ConfigChannel+0x19c>
 80096d4:	683b      	ldr	r3, [r7, #0]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	0e9b      	lsrs	r3, r3, #26
 80096da:	f003 031f 	and.w	r3, r3, #31
 80096de:	e018      	b.n	8009712 <HAL_ADC_ConfigChannel+0x1ce>
 80096e0:	683b      	ldr	r3, [r7, #0]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80096e8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80096ec:	fa93 f3a3 	rbit	r3, r3
 80096f0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 80096f4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80096f8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 80096fc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8009700:	2b00      	cmp	r3, #0
 8009702:	d101      	bne.n	8009708 <HAL_ADC_ConfigChannel+0x1c4>
    return 32U;
 8009704:	2320      	movs	r3, #32
 8009706:	e004      	b.n	8009712 <HAL_ADC_ConfigChannel+0x1ce>
  return __builtin_clz(value);
 8009708:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800970c:	fab3 f383 	clz	r3, r3
 8009710:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8009712:	429a      	cmp	r2, r3
 8009714:	d106      	bne.n	8009724 <HAL_ADC_ConfigChannel+0x1e0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	2200      	movs	r2, #0
 800971c:	2100      	movs	r1, #0
 800971e:	4618      	mov	r0, r3
 8009720:	f7ff faa4 	bl	8008c6c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	2101      	movs	r1, #1
 800972a:	4618      	mov	r0, r3
 800972c:	f7ff fa88 	bl	8008c40 <LL_ADC_GetOffsetChannel>
 8009730:	4603      	mov	r3, r0
 8009732:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009736:	2b00      	cmp	r3, #0
 8009738:	d10a      	bne.n	8009750 <HAL_ADC_ConfigChannel+0x20c>
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	2101      	movs	r1, #1
 8009740:	4618      	mov	r0, r3
 8009742:	f7ff fa7d 	bl	8008c40 <LL_ADC_GetOffsetChannel>
 8009746:	4603      	mov	r3, r0
 8009748:	0e9b      	lsrs	r3, r3, #26
 800974a:	f003 021f 	and.w	r2, r3, #31
 800974e:	e01e      	b.n	800978e <HAL_ADC_ConfigChannel+0x24a>
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	2101      	movs	r1, #1
 8009756:	4618      	mov	r0, r3
 8009758:	f7ff fa72 	bl	8008c40 <LL_ADC_GetOffsetChannel>
 800975c:	4603      	mov	r3, r0
 800975e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009762:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8009766:	fa93 f3a3 	rbit	r3, r3
 800976a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 800976e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009772:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8009776:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800977a:	2b00      	cmp	r3, #0
 800977c:	d101      	bne.n	8009782 <HAL_ADC_ConfigChannel+0x23e>
    return 32U;
 800977e:	2320      	movs	r3, #32
 8009780:	e004      	b.n	800978c <HAL_ADC_ConfigChannel+0x248>
  return __builtin_clz(value);
 8009782:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8009786:	fab3 f383 	clz	r3, r3
 800978a:	b2db      	uxtb	r3, r3
 800978c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800978e:	683b      	ldr	r3, [r7, #0]
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009796:	2b00      	cmp	r3, #0
 8009798:	d105      	bne.n	80097a6 <HAL_ADC_ConfigChannel+0x262>
 800979a:	683b      	ldr	r3, [r7, #0]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	0e9b      	lsrs	r3, r3, #26
 80097a0:	f003 031f 	and.w	r3, r3, #31
 80097a4:	e018      	b.n	80097d8 <HAL_ADC_ConfigChannel+0x294>
 80097a6:	683b      	ldr	r3, [r7, #0]
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80097ae:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80097b2:	fa93 f3a3 	rbit	r3, r3
 80097b6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 80097ba:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80097be:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 80097c2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	d101      	bne.n	80097ce <HAL_ADC_ConfigChannel+0x28a>
    return 32U;
 80097ca:	2320      	movs	r3, #32
 80097cc:	e004      	b.n	80097d8 <HAL_ADC_ConfigChannel+0x294>
  return __builtin_clz(value);
 80097ce:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80097d2:	fab3 f383 	clz	r3, r3
 80097d6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80097d8:	429a      	cmp	r2, r3
 80097da:	d106      	bne.n	80097ea <HAL_ADC_ConfigChannel+0x2a6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	2200      	movs	r2, #0
 80097e2:	2101      	movs	r1, #1
 80097e4:	4618      	mov	r0, r3
 80097e6:	f7ff fa41 	bl	8008c6c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	2102      	movs	r1, #2
 80097f0:	4618      	mov	r0, r3
 80097f2:	f7ff fa25 	bl	8008c40 <LL_ADC_GetOffsetChannel>
 80097f6:	4603      	mov	r3, r0
 80097f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d10a      	bne.n	8009816 <HAL_ADC_ConfigChannel+0x2d2>
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	2102      	movs	r1, #2
 8009806:	4618      	mov	r0, r3
 8009808:	f7ff fa1a 	bl	8008c40 <LL_ADC_GetOffsetChannel>
 800980c:	4603      	mov	r3, r0
 800980e:	0e9b      	lsrs	r3, r3, #26
 8009810:	f003 021f 	and.w	r2, r3, #31
 8009814:	e01e      	b.n	8009854 <HAL_ADC_ConfigChannel+0x310>
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	2102      	movs	r1, #2
 800981c:	4618      	mov	r0, r3
 800981e:	f7ff fa0f 	bl	8008c40 <LL_ADC_GetOffsetChannel>
 8009822:	4603      	mov	r3, r0
 8009824:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009828:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800982c:	fa93 f3a3 	rbit	r3, r3
 8009830:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8009834:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009838:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 800983c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009840:	2b00      	cmp	r3, #0
 8009842:	d101      	bne.n	8009848 <HAL_ADC_ConfigChannel+0x304>
    return 32U;
 8009844:	2320      	movs	r3, #32
 8009846:	e004      	b.n	8009852 <HAL_ADC_ConfigChannel+0x30e>
  return __builtin_clz(value);
 8009848:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800984c:	fab3 f383 	clz	r3, r3
 8009850:	b2db      	uxtb	r3, r3
 8009852:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8009854:	683b      	ldr	r3, [r7, #0]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800985c:	2b00      	cmp	r3, #0
 800985e:	d105      	bne.n	800986c <HAL_ADC_ConfigChannel+0x328>
 8009860:	683b      	ldr	r3, [r7, #0]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	0e9b      	lsrs	r3, r3, #26
 8009866:	f003 031f 	and.w	r3, r3, #31
 800986a:	e016      	b.n	800989a <HAL_ADC_ConfigChannel+0x356>
 800986c:	683b      	ldr	r3, [r7, #0]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009874:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009878:	fa93 f3a3 	rbit	r3, r3
 800987c:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 800987e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009880:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8009884:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009888:	2b00      	cmp	r3, #0
 800988a:	d101      	bne.n	8009890 <HAL_ADC_ConfigChannel+0x34c>
    return 32U;
 800988c:	2320      	movs	r3, #32
 800988e:	e004      	b.n	800989a <HAL_ADC_ConfigChannel+0x356>
  return __builtin_clz(value);
 8009890:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009894:	fab3 f383 	clz	r3, r3
 8009898:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800989a:	429a      	cmp	r2, r3
 800989c:	d106      	bne.n	80098ac <HAL_ADC_ConfigChannel+0x368>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	2200      	movs	r2, #0
 80098a4:	2102      	movs	r1, #2
 80098a6:	4618      	mov	r0, r3
 80098a8:	f7ff f9e0 	bl	8008c6c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	2103      	movs	r1, #3
 80098b2:	4618      	mov	r0, r3
 80098b4:	f7ff f9c4 	bl	8008c40 <LL_ADC_GetOffsetChannel>
 80098b8:	4603      	mov	r3, r0
 80098ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d10a      	bne.n	80098d8 <HAL_ADC_ConfigChannel+0x394>
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	2103      	movs	r1, #3
 80098c8:	4618      	mov	r0, r3
 80098ca:	f7ff f9b9 	bl	8008c40 <LL_ADC_GetOffsetChannel>
 80098ce:	4603      	mov	r3, r0
 80098d0:	0e9b      	lsrs	r3, r3, #26
 80098d2:	f003 021f 	and.w	r2, r3, #31
 80098d6:	e017      	b.n	8009908 <HAL_ADC_ConfigChannel+0x3c4>
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	2103      	movs	r1, #3
 80098de:	4618      	mov	r0, r3
 80098e0:	f7ff f9ae 	bl	8008c40 <LL_ADC_GetOffsetChannel>
 80098e4:	4603      	mov	r3, r0
 80098e6:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80098e8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80098ea:	fa93 f3a3 	rbit	r3, r3
 80098ee:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 80098f0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80098f2:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 80098f4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d101      	bne.n	80098fe <HAL_ADC_ConfigChannel+0x3ba>
    return 32U;
 80098fa:	2320      	movs	r3, #32
 80098fc:	e003      	b.n	8009906 <HAL_ADC_ConfigChannel+0x3c2>
  return __builtin_clz(value);
 80098fe:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009900:	fab3 f383 	clz	r3, r3
 8009904:	b2db      	uxtb	r3, r3
 8009906:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8009908:	683b      	ldr	r3, [r7, #0]
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009910:	2b00      	cmp	r3, #0
 8009912:	d105      	bne.n	8009920 <HAL_ADC_ConfigChannel+0x3dc>
 8009914:	683b      	ldr	r3, [r7, #0]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	0e9b      	lsrs	r3, r3, #26
 800991a:	f003 031f 	and.w	r3, r3, #31
 800991e:	e011      	b.n	8009944 <HAL_ADC_ConfigChannel+0x400>
 8009920:	683b      	ldr	r3, [r7, #0]
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009926:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009928:	fa93 f3a3 	rbit	r3, r3
 800992c:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 800992e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009930:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8009932:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009934:	2b00      	cmp	r3, #0
 8009936:	d101      	bne.n	800993c <HAL_ADC_ConfigChannel+0x3f8>
    return 32U;
 8009938:	2320      	movs	r3, #32
 800993a:	e003      	b.n	8009944 <HAL_ADC_ConfigChannel+0x400>
  return __builtin_clz(value);
 800993c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800993e:	fab3 f383 	clz	r3, r3
 8009942:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8009944:	429a      	cmp	r2, r3
 8009946:	d106      	bne.n	8009956 <HAL_ADC_ConfigChannel+0x412>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	2200      	movs	r2, #0
 800994e:	2103      	movs	r1, #3
 8009950:	4618      	mov	r0, r3
 8009952:	f7ff f98b 	bl	8008c6c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	4618      	mov	r0, r3
 800995c:	f7ff faae 	bl	8008ebc <LL_ADC_IsEnabled>
 8009960:	4603      	mov	r3, r0
 8009962:	2b00      	cmp	r3, #0
 8009964:	f040 8140 	bne.w	8009be8 <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	6818      	ldr	r0, [r3, #0]
 800996c:	683b      	ldr	r3, [r7, #0]
 800996e:	6819      	ldr	r1, [r3, #0]
 8009970:	683b      	ldr	r3, [r7, #0]
 8009972:	68db      	ldr	r3, [r3, #12]
 8009974:	461a      	mov	r2, r3
 8009976:	f7ff f9ff 	bl	8008d78 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800997a:	683b      	ldr	r3, [r7, #0]
 800997c:	68db      	ldr	r3, [r3, #12]
 800997e:	4a8f      	ldr	r2, [pc, #572]	; (8009bbc <HAL_ADC_ConfigChannel+0x678>)
 8009980:	4293      	cmp	r3, r2
 8009982:	f040 8131 	bne.w	8009be8 <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800998a:	683b      	ldr	r3, [r7, #0]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009992:	2b00      	cmp	r3, #0
 8009994:	d10b      	bne.n	80099ae <HAL_ADC_ConfigChannel+0x46a>
 8009996:	683b      	ldr	r3, [r7, #0]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	0e9b      	lsrs	r3, r3, #26
 800999c:	3301      	adds	r3, #1
 800999e:	f003 031f 	and.w	r3, r3, #31
 80099a2:	2b09      	cmp	r3, #9
 80099a4:	bf94      	ite	ls
 80099a6:	2301      	movls	r3, #1
 80099a8:	2300      	movhi	r3, #0
 80099aa:	b2db      	uxtb	r3, r3
 80099ac:	e019      	b.n	80099e2 <HAL_ADC_ConfigChannel+0x49e>
 80099ae:	683b      	ldr	r3, [r7, #0]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80099b4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80099b6:	fa93 f3a3 	rbit	r3, r3
 80099ba:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 80099bc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80099be:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 80099c0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d101      	bne.n	80099ca <HAL_ADC_ConfigChannel+0x486>
    return 32U;
 80099c6:	2320      	movs	r3, #32
 80099c8:	e003      	b.n	80099d2 <HAL_ADC_ConfigChannel+0x48e>
  return __builtin_clz(value);
 80099ca:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80099cc:	fab3 f383 	clz	r3, r3
 80099d0:	b2db      	uxtb	r3, r3
 80099d2:	3301      	adds	r3, #1
 80099d4:	f003 031f 	and.w	r3, r3, #31
 80099d8:	2b09      	cmp	r3, #9
 80099da:	bf94      	ite	ls
 80099dc:	2301      	movls	r3, #1
 80099de:	2300      	movhi	r3, #0
 80099e0:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80099e2:	2b00      	cmp	r3, #0
 80099e4:	d079      	beq.n	8009ada <HAL_ADC_ConfigChannel+0x596>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80099e6:	683b      	ldr	r3, [r7, #0]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d107      	bne.n	8009a02 <HAL_ADC_ConfigChannel+0x4be>
 80099f2:	683b      	ldr	r3, [r7, #0]
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	0e9b      	lsrs	r3, r3, #26
 80099f8:	3301      	adds	r3, #1
 80099fa:	069b      	lsls	r3, r3, #26
 80099fc:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8009a00:	e015      	b.n	8009a2e <HAL_ADC_ConfigChannel+0x4ea>
 8009a02:	683b      	ldr	r3, [r7, #0]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009a08:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009a0a:	fa93 f3a3 	rbit	r3, r3
 8009a0e:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8009a10:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009a12:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8009a14:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d101      	bne.n	8009a1e <HAL_ADC_ConfigChannel+0x4da>
    return 32U;
 8009a1a:	2320      	movs	r3, #32
 8009a1c:	e003      	b.n	8009a26 <HAL_ADC_ConfigChannel+0x4e2>
  return __builtin_clz(value);
 8009a1e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009a20:	fab3 f383 	clz	r3, r3
 8009a24:	b2db      	uxtb	r3, r3
 8009a26:	3301      	adds	r3, #1
 8009a28:	069b      	lsls	r3, r3, #26
 8009a2a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8009a2e:	683b      	ldr	r3, [r7, #0]
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d109      	bne.n	8009a4e <HAL_ADC_ConfigChannel+0x50a>
 8009a3a:	683b      	ldr	r3, [r7, #0]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	0e9b      	lsrs	r3, r3, #26
 8009a40:	3301      	adds	r3, #1
 8009a42:	f003 031f 	and.w	r3, r3, #31
 8009a46:	2101      	movs	r1, #1
 8009a48:	fa01 f303 	lsl.w	r3, r1, r3
 8009a4c:	e017      	b.n	8009a7e <HAL_ADC_ConfigChannel+0x53a>
 8009a4e:	683b      	ldr	r3, [r7, #0]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009a54:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009a56:	fa93 f3a3 	rbit	r3, r3
 8009a5a:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8009a5c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009a5e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8009a60:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d101      	bne.n	8009a6a <HAL_ADC_ConfigChannel+0x526>
    return 32U;
 8009a66:	2320      	movs	r3, #32
 8009a68:	e003      	b.n	8009a72 <HAL_ADC_ConfigChannel+0x52e>
  return __builtin_clz(value);
 8009a6a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009a6c:	fab3 f383 	clz	r3, r3
 8009a70:	b2db      	uxtb	r3, r3
 8009a72:	3301      	adds	r3, #1
 8009a74:	f003 031f 	and.w	r3, r3, #31
 8009a78:	2101      	movs	r1, #1
 8009a7a:	fa01 f303 	lsl.w	r3, r1, r3
 8009a7e:	ea42 0103 	orr.w	r1, r2, r3
 8009a82:	683b      	ldr	r3, [r7, #0]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d10a      	bne.n	8009aa4 <HAL_ADC_ConfigChannel+0x560>
 8009a8e:	683b      	ldr	r3, [r7, #0]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	0e9b      	lsrs	r3, r3, #26
 8009a94:	3301      	adds	r3, #1
 8009a96:	f003 021f 	and.w	r2, r3, #31
 8009a9a:	4613      	mov	r3, r2
 8009a9c:	005b      	lsls	r3, r3, #1
 8009a9e:	4413      	add	r3, r2
 8009aa0:	051b      	lsls	r3, r3, #20
 8009aa2:	e018      	b.n	8009ad6 <HAL_ADC_ConfigChannel+0x592>
 8009aa4:	683b      	ldr	r3, [r7, #0]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009aaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009aac:	fa93 f3a3 	rbit	r3, r3
 8009ab0:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8009ab2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009ab4:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8009ab6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	d101      	bne.n	8009ac0 <HAL_ADC_ConfigChannel+0x57c>
    return 32U;
 8009abc:	2320      	movs	r3, #32
 8009abe:	e003      	b.n	8009ac8 <HAL_ADC_ConfigChannel+0x584>
  return __builtin_clz(value);
 8009ac0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009ac2:	fab3 f383 	clz	r3, r3
 8009ac6:	b2db      	uxtb	r3, r3
 8009ac8:	3301      	adds	r3, #1
 8009aca:	f003 021f 	and.w	r2, r3, #31
 8009ace:	4613      	mov	r3, r2
 8009ad0:	005b      	lsls	r3, r3, #1
 8009ad2:	4413      	add	r3, r2
 8009ad4:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009ad6:	430b      	orrs	r3, r1
 8009ad8:	e081      	b.n	8009bde <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8009ada:	683b      	ldr	r3, [r7, #0]
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d107      	bne.n	8009af6 <HAL_ADC_ConfigChannel+0x5b2>
 8009ae6:	683b      	ldr	r3, [r7, #0]
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	0e9b      	lsrs	r3, r3, #26
 8009aec:	3301      	adds	r3, #1
 8009aee:	069b      	lsls	r3, r3, #26
 8009af0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8009af4:	e015      	b.n	8009b22 <HAL_ADC_ConfigChannel+0x5de>
 8009af6:	683b      	ldr	r3, [r7, #0]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009afc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009afe:	fa93 f3a3 	rbit	r3, r3
 8009b02:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8009b04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b06:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8009b08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d101      	bne.n	8009b12 <HAL_ADC_ConfigChannel+0x5ce>
    return 32U;
 8009b0e:	2320      	movs	r3, #32
 8009b10:	e003      	b.n	8009b1a <HAL_ADC_ConfigChannel+0x5d6>
  return __builtin_clz(value);
 8009b12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b14:	fab3 f383 	clz	r3, r3
 8009b18:	b2db      	uxtb	r3, r3
 8009b1a:	3301      	adds	r3, #1
 8009b1c:	069b      	lsls	r3, r3, #26
 8009b1e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8009b22:	683b      	ldr	r3, [r7, #0]
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	d109      	bne.n	8009b42 <HAL_ADC_ConfigChannel+0x5fe>
 8009b2e:	683b      	ldr	r3, [r7, #0]
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	0e9b      	lsrs	r3, r3, #26
 8009b34:	3301      	adds	r3, #1
 8009b36:	f003 031f 	and.w	r3, r3, #31
 8009b3a:	2101      	movs	r1, #1
 8009b3c:	fa01 f303 	lsl.w	r3, r1, r3
 8009b40:	e017      	b.n	8009b72 <HAL_ADC_ConfigChannel+0x62e>
 8009b42:	683b      	ldr	r3, [r7, #0]
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009b48:	6a3b      	ldr	r3, [r7, #32]
 8009b4a:	fa93 f3a3 	rbit	r3, r3
 8009b4e:	61fb      	str	r3, [r7, #28]
  return result;
 8009b50:	69fb      	ldr	r3, [r7, #28]
 8009b52:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8009b54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d101      	bne.n	8009b5e <HAL_ADC_ConfigChannel+0x61a>
    return 32U;
 8009b5a:	2320      	movs	r3, #32
 8009b5c:	e003      	b.n	8009b66 <HAL_ADC_ConfigChannel+0x622>
  return __builtin_clz(value);
 8009b5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b60:	fab3 f383 	clz	r3, r3
 8009b64:	b2db      	uxtb	r3, r3
 8009b66:	3301      	adds	r3, #1
 8009b68:	f003 031f 	and.w	r3, r3, #31
 8009b6c:	2101      	movs	r1, #1
 8009b6e:	fa01 f303 	lsl.w	r3, r1, r3
 8009b72:	ea42 0103 	orr.w	r1, r2, r3
 8009b76:	683b      	ldr	r3, [r7, #0]
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d10d      	bne.n	8009b9e <HAL_ADC_ConfigChannel+0x65a>
 8009b82:	683b      	ldr	r3, [r7, #0]
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	0e9b      	lsrs	r3, r3, #26
 8009b88:	3301      	adds	r3, #1
 8009b8a:	f003 021f 	and.w	r2, r3, #31
 8009b8e:	4613      	mov	r3, r2
 8009b90:	005b      	lsls	r3, r3, #1
 8009b92:	4413      	add	r3, r2
 8009b94:	3b1e      	subs	r3, #30
 8009b96:	051b      	lsls	r3, r3, #20
 8009b98:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8009b9c:	e01e      	b.n	8009bdc <HAL_ADC_ConfigChannel+0x698>
 8009b9e:	683b      	ldr	r3, [r7, #0]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009ba4:	697b      	ldr	r3, [r7, #20]
 8009ba6:	fa93 f3a3 	rbit	r3, r3
 8009baa:	613b      	str	r3, [r7, #16]
  return result;
 8009bac:	693b      	ldr	r3, [r7, #16]
 8009bae:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8009bb0:	69bb      	ldr	r3, [r7, #24]
 8009bb2:	2b00      	cmp	r3, #0
 8009bb4:	d104      	bne.n	8009bc0 <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 8009bb6:	2320      	movs	r3, #32
 8009bb8:	e006      	b.n	8009bc8 <HAL_ADC_ConfigChannel+0x684>
 8009bba:	bf00      	nop
 8009bbc:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8009bc0:	69bb      	ldr	r3, [r7, #24]
 8009bc2:	fab3 f383 	clz	r3, r3
 8009bc6:	b2db      	uxtb	r3, r3
 8009bc8:	3301      	adds	r3, #1
 8009bca:	f003 021f 	and.w	r2, r3, #31
 8009bce:	4613      	mov	r3, r2
 8009bd0:	005b      	lsls	r3, r3, #1
 8009bd2:	4413      	add	r3, r2
 8009bd4:	3b1e      	subs	r3, #30
 8009bd6:	051b      	lsls	r3, r3, #20
 8009bd8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009bdc:	430b      	orrs	r3, r1
 8009bde:	683a      	ldr	r2, [r7, #0]
 8009be0:	6892      	ldr	r2, [r2, #8]
 8009be2:	4619      	mov	r1, r3
 8009be4:	f7ff f89c 	bl	8008d20 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8009be8:	683b      	ldr	r3, [r7, #0]
 8009bea:	681a      	ldr	r2, [r3, #0]
 8009bec:	4b44      	ldr	r3, [pc, #272]	; (8009d00 <HAL_ADC_ConfigChannel+0x7bc>)
 8009bee:	4013      	ands	r3, r2
 8009bf0:	2b00      	cmp	r3, #0
 8009bf2:	d07a      	beq.n	8009cea <HAL_ADC_ConfigChannel+0x7a6>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8009bf4:	4843      	ldr	r0, [pc, #268]	; (8009d04 <HAL_ADC_ConfigChannel+0x7c0>)
 8009bf6:	f7fe fff1 	bl	8008bdc <LL_ADC_GetCommonPathInternalCh>
 8009bfa:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8009bfe:	683b      	ldr	r3, [r7, #0]
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	4a41      	ldr	r2, [pc, #260]	; (8009d08 <HAL_ADC_ConfigChannel+0x7c4>)
 8009c04:	4293      	cmp	r3, r2
 8009c06:	d12c      	bne.n	8009c62 <HAL_ADC_ConfigChannel+0x71e>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8009c08:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8009c0c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	d126      	bne.n	8009c62 <HAL_ADC_ConfigChannel+0x71e>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	4a3c      	ldr	r2, [pc, #240]	; (8009d0c <HAL_ADC_ConfigChannel+0x7c8>)
 8009c1a:	4293      	cmp	r3, r2
 8009c1c:	d004      	beq.n	8009c28 <HAL_ADC_ConfigChannel+0x6e4>
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	4a3b      	ldr	r2, [pc, #236]	; (8009d10 <HAL_ADC_ConfigChannel+0x7cc>)
 8009c24:	4293      	cmp	r3, r2
 8009c26:	d15d      	bne.n	8009ce4 <HAL_ADC_ConfigChannel+0x7a0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8009c28:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8009c2c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8009c30:	4619      	mov	r1, r3
 8009c32:	4834      	ldr	r0, [pc, #208]	; (8009d04 <HAL_ADC_ConfigChannel+0x7c0>)
 8009c34:	f7fe ffbf 	bl	8008bb6 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8009c38:	4b36      	ldr	r3, [pc, #216]	; (8009d14 <HAL_ADC_ConfigChannel+0x7d0>)
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	099b      	lsrs	r3, r3, #6
 8009c3e:	4a36      	ldr	r2, [pc, #216]	; (8009d18 <HAL_ADC_ConfigChannel+0x7d4>)
 8009c40:	fba2 2303 	umull	r2, r3, r2, r3
 8009c44:	099b      	lsrs	r3, r3, #6
 8009c46:	1c5a      	adds	r2, r3, #1
 8009c48:	4613      	mov	r3, r2
 8009c4a:	005b      	lsls	r3, r3, #1
 8009c4c:	4413      	add	r3, r2
 8009c4e:	009b      	lsls	r3, r3, #2
 8009c50:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8009c52:	e002      	b.n	8009c5a <HAL_ADC_ConfigChannel+0x716>
          {
            wait_loop_index--;
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	3b01      	subs	r3, #1
 8009c58:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8009c5a:	68fb      	ldr	r3, [r7, #12]
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d1f9      	bne.n	8009c54 <HAL_ADC_ConfigChannel+0x710>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8009c60:	e040      	b.n	8009ce4 <HAL_ADC_ConfigChannel+0x7a0>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8009c62:	683b      	ldr	r3, [r7, #0]
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	4a2d      	ldr	r2, [pc, #180]	; (8009d1c <HAL_ADC_ConfigChannel+0x7d8>)
 8009c68:	4293      	cmp	r3, r2
 8009c6a:	d118      	bne.n	8009c9e <HAL_ADC_ConfigChannel+0x75a>
 8009c6c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8009c70:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d112      	bne.n	8009c9e <HAL_ADC_ConfigChannel+0x75a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	4a23      	ldr	r2, [pc, #140]	; (8009d0c <HAL_ADC_ConfigChannel+0x7c8>)
 8009c7e:	4293      	cmp	r3, r2
 8009c80:	d004      	beq.n	8009c8c <HAL_ADC_ConfigChannel+0x748>
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	4a22      	ldr	r2, [pc, #136]	; (8009d10 <HAL_ADC_ConfigChannel+0x7cc>)
 8009c88:	4293      	cmp	r3, r2
 8009c8a:	d12d      	bne.n	8009ce8 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8009c8c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8009c90:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009c94:	4619      	mov	r1, r3
 8009c96:	481b      	ldr	r0, [pc, #108]	; (8009d04 <HAL_ADC_ConfigChannel+0x7c0>)
 8009c98:	f7fe ff8d 	bl	8008bb6 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8009c9c:	e024      	b.n	8009ce8 <HAL_ADC_ConfigChannel+0x7a4>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8009c9e:	683b      	ldr	r3, [r7, #0]
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	4a1f      	ldr	r2, [pc, #124]	; (8009d20 <HAL_ADC_ConfigChannel+0x7dc>)
 8009ca4:	4293      	cmp	r3, r2
 8009ca6:	d120      	bne.n	8009cea <HAL_ADC_ConfigChannel+0x7a6>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8009ca8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8009cac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	d11a      	bne.n	8009cea <HAL_ADC_ConfigChannel+0x7a6>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	4a14      	ldr	r2, [pc, #80]	; (8009d0c <HAL_ADC_ConfigChannel+0x7c8>)
 8009cba:	4293      	cmp	r3, r2
 8009cbc:	d115      	bne.n	8009cea <HAL_ADC_ConfigChannel+0x7a6>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8009cbe:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8009cc2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8009cc6:	4619      	mov	r1, r3
 8009cc8:	480e      	ldr	r0, [pc, #56]	; (8009d04 <HAL_ADC_ConfigChannel+0x7c0>)
 8009cca:	f7fe ff74 	bl	8008bb6 <LL_ADC_SetCommonPathInternalCh>
 8009cce:	e00c      	b.n	8009cea <HAL_ADC_ConfigChannel+0x7a6>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009cd4:	f043 0220 	orr.w	r2, r3, #32
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8009cdc:	2301      	movs	r3, #1
 8009cde:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8009ce2:	e002      	b.n	8009cea <HAL_ADC_ConfigChannel+0x7a6>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8009ce4:	bf00      	nop
 8009ce6:	e000      	b.n	8009cea <HAL_ADC_ConfigChannel+0x7a6>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8009ce8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	2200      	movs	r2, #0
 8009cee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8009cf2:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8009cf6:	4618      	mov	r0, r3
 8009cf8:	37d8      	adds	r7, #216	; 0xd8
 8009cfa:	46bd      	mov	sp, r7
 8009cfc:	bd80      	pop	{r7, pc}
 8009cfe:	bf00      	nop
 8009d00:	80080000 	.word	0x80080000
 8009d04:	50040300 	.word	0x50040300
 8009d08:	c7520000 	.word	0xc7520000
 8009d0c:	50040000 	.word	0x50040000
 8009d10:	50040200 	.word	0x50040200
 8009d14:	20000020 	.word	0x20000020
 8009d18:	053e2d63 	.word	0x053e2d63
 8009d1c:	cb840000 	.word	0xcb840000
 8009d20:	80000001 	.word	0x80000001

08009d24 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8009d24:	b580      	push	{r7, lr}
 8009d26:	b084      	sub	sp, #16
 8009d28:	af00      	add	r7, sp, #0
 8009d2a:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	4618      	mov	r0, r3
 8009d32:	f7ff f8c3 	bl	8008ebc <LL_ADC_IsEnabled>
 8009d36:	4603      	mov	r3, r0
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	d14d      	bne.n	8009dd8 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	689a      	ldr	r2, [r3, #8]
 8009d42:	4b28      	ldr	r3, [pc, #160]	; (8009de4 <ADC_Enable+0xc0>)
 8009d44:	4013      	ands	r3, r2
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	d00d      	beq.n	8009d66 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009d4e:	f043 0210 	orr.w	r2, r3, #16
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009d5a:	f043 0201 	orr.w	r2, r3, #1
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8009d62:	2301      	movs	r3, #1
 8009d64:	e039      	b.n	8009dda <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	4618      	mov	r0, r3
 8009d6c:	f7ff f892 	bl	8008e94 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8009d70:	f7fe fed4 	bl	8008b1c <HAL_GetTick>
 8009d74:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8009d76:	e028      	b.n	8009dca <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	4618      	mov	r0, r3
 8009d7e:	f7ff f89d 	bl	8008ebc <LL_ADC_IsEnabled>
 8009d82:	4603      	mov	r3, r0
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	d104      	bne.n	8009d92 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	4618      	mov	r0, r3
 8009d8e:	f7ff f881 	bl	8008e94 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8009d92:	f7fe fec3 	bl	8008b1c <HAL_GetTick>
 8009d96:	4602      	mov	r2, r0
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	1ad3      	subs	r3, r2, r3
 8009d9c:	2b02      	cmp	r3, #2
 8009d9e:	d914      	bls.n	8009dca <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	f003 0301 	and.w	r3, r3, #1
 8009daa:	2b01      	cmp	r3, #1
 8009dac:	d00d      	beq.n	8009dca <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009db2:	f043 0210 	orr.w	r2, r3, #16
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009dbe:	f043 0201 	orr.w	r2, r3, #1
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8009dc6:	2301      	movs	r3, #1
 8009dc8:	e007      	b.n	8009dda <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	f003 0301 	and.w	r3, r3, #1
 8009dd4:	2b01      	cmp	r3, #1
 8009dd6:	d1cf      	bne.n	8009d78 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8009dd8:	2300      	movs	r3, #0
}
 8009dda:	4618      	mov	r0, r3
 8009ddc:	3710      	adds	r7, #16
 8009dde:	46bd      	mov	sp, r7
 8009de0:	bd80      	pop	{r7, pc}
 8009de2:	bf00      	nop
 8009de4:	8000003f 	.word	0x8000003f

08009de8 <LL_ADC_IsEnabled>:
{
 8009de8:	b480      	push	{r7}
 8009dea:	b083      	sub	sp, #12
 8009dec:	af00      	add	r7, sp, #0
 8009dee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	689b      	ldr	r3, [r3, #8]
 8009df4:	f003 0301 	and.w	r3, r3, #1
 8009df8:	2b01      	cmp	r3, #1
 8009dfa:	d101      	bne.n	8009e00 <LL_ADC_IsEnabled+0x18>
 8009dfc:	2301      	movs	r3, #1
 8009dfe:	e000      	b.n	8009e02 <LL_ADC_IsEnabled+0x1a>
 8009e00:	2300      	movs	r3, #0
}
 8009e02:	4618      	mov	r0, r3
 8009e04:	370c      	adds	r7, #12
 8009e06:	46bd      	mov	sp, r7
 8009e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e0c:	4770      	bx	lr

08009e0e <LL_ADC_REG_IsConversionOngoing>:
{
 8009e0e:	b480      	push	{r7}
 8009e10:	b083      	sub	sp, #12
 8009e12:	af00      	add	r7, sp, #0
 8009e14:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	689b      	ldr	r3, [r3, #8]
 8009e1a:	f003 0304 	and.w	r3, r3, #4
 8009e1e:	2b04      	cmp	r3, #4
 8009e20:	d101      	bne.n	8009e26 <LL_ADC_REG_IsConversionOngoing+0x18>
 8009e22:	2301      	movs	r3, #1
 8009e24:	e000      	b.n	8009e28 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8009e26:	2300      	movs	r3, #0
}
 8009e28:	4618      	mov	r0, r3
 8009e2a:	370c      	adds	r7, #12
 8009e2c:	46bd      	mov	sp, r7
 8009e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e32:	4770      	bx	lr

08009e34 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8009e34:	b590      	push	{r4, r7, lr}
 8009e36:	b09f      	sub	sp, #124	; 0x7c
 8009e38:	af00      	add	r7, sp, #0
 8009e3a:	6078      	str	r0, [r7, #4]
 8009e3c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8009e3e:	2300      	movs	r3, #0
 8009e40:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8009e4a:	2b01      	cmp	r3, #1
 8009e4c:	d101      	bne.n	8009e52 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8009e4e:	2302      	movs	r3, #2
 8009e50:	e093      	b.n	8009f7a <HAL_ADCEx_MultiModeConfigChannel+0x146>
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	2201      	movs	r2, #1
 8009e56:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8009e5a:	2300      	movs	r3, #0
 8009e5c:	65fb      	str	r3, [r7, #92]	; 0x5c
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8009e5e:	2300      	movs	r3, #0
 8009e60:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	4a47      	ldr	r2, [pc, #284]	; (8009f84 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8009e68:	4293      	cmp	r3, r2
 8009e6a:	d102      	bne.n	8009e72 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8009e6c:	4b46      	ldr	r3, [pc, #280]	; (8009f88 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8009e6e:	60bb      	str	r3, [r7, #8]
 8009e70:	e001      	b.n	8009e76 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8009e72:	2300      	movs	r3, #0
 8009e74:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8009e76:	68bb      	ldr	r3, [r7, #8]
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d10b      	bne.n	8009e94 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009e80:	f043 0220 	orr.w	r2, r3, #32
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	2200      	movs	r2, #0
 8009e8c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8009e90:	2301      	movs	r3, #1
 8009e92:	e072      	b.n	8009f7a <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8009e94:	68bb      	ldr	r3, [r7, #8]
 8009e96:	4618      	mov	r0, r3
 8009e98:	f7ff ffb9 	bl	8009e0e <LL_ADC_REG_IsConversionOngoing>
 8009e9c:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	4618      	mov	r0, r3
 8009ea4:	f7ff ffb3 	bl	8009e0e <LL_ADC_REG_IsConversionOngoing>
 8009ea8:	4603      	mov	r3, r0
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d154      	bne.n	8009f58 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8009eae:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	d151      	bne.n	8009f58 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8009eb4:	4b35      	ldr	r3, [pc, #212]	; (8009f8c <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8009eb6:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8009eb8:	683b      	ldr	r3, [r7, #0]
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d02c      	beq.n	8009f1a <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8009ec0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009ec2:	689b      	ldr	r3, [r3, #8]
 8009ec4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8009ec8:	683b      	ldr	r3, [r7, #0]
 8009eca:	6859      	ldr	r1, [r3, #4]
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8009ed2:	035b      	lsls	r3, r3, #13
 8009ed4:	430b      	orrs	r3, r1
 8009ed6:	431a      	orrs	r2, r3
 8009ed8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009eda:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8009edc:	4829      	ldr	r0, [pc, #164]	; (8009f84 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8009ede:	f7ff ff83 	bl	8009de8 <LL_ADC_IsEnabled>
 8009ee2:	4604      	mov	r4, r0
 8009ee4:	4828      	ldr	r0, [pc, #160]	; (8009f88 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8009ee6:	f7ff ff7f 	bl	8009de8 <LL_ADC_IsEnabled>
 8009eea:	4603      	mov	r3, r0
 8009eec:	431c      	orrs	r4, r3
 8009eee:	4828      	ldr	r0, [pc, #160]	; (8009f90 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8009ef0:	f7ff ff7a 	bl	8009de8 <LL_ADC_IsEnabled>
 8009ef4:	4603      	mov	r3, r0
 8009ef6:	4323      	orrs	r3, r4
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	d137      	bne.n	8009f6c <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8009efc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009efe:	689b      	ldr	r3, [r3, #8]
 8009f00:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8009f04:	f023 030f 	bic.w	r3, r3, #15
 8009f08:	683a      	ldr	r2, [r7, #0]
 8009f0a:	6811      	ldr	r1, [r2, #0]
 8009f0c:	683a      	ldr	r2, [r7, #0]
 8009f0e:	6892      	ldr	r2, [r2, #8]
 8009f10:	430a      	orrs	r2, r1
 8009f12:	431a      	orrs	r2, r3
 8009f14:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009f16:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8009f18:	e028      	b.n	8009f6c <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8009f1a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009f1c:	689b      	ldr	r3, [r3, #8]
 8009f1e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8009f22:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009f24:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8009f26:	4817      	ldr	r0, [pc, #92]	; (8009f84 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8009f28:	f7ff ff5e 	bl	8009de8 <LL_ADC_IsEnabled>
 8009f2c:	4604      	mov	r4, r0
 8009f2e:	4816      	ldr	r0, [pc, #88]	; (8009f88 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8009f30:	f7ff ff5a 	bl	8009de8 <LL_ADC_IsEnabled>
 8009f34:	4603      	mov	r3, r0
 8009f36:	431c      	orrs	r4, r3
 8009f38:	4815      	ldr	r0, [pc, #84]	; (8009f90 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8009f3a:	f7ff ff55 	bl	8009de8 <LL_ADC_IsEnabled>
 8009f3e:	4603      	mov	r3, r0
 8009f40:	4323      	orrs	r3, r4
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	d112      	bne.n	8009f6c <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8009f46:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009f48:	689b      	ldr	r3, [r3, #8]
 8009f4a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8009f4e:	f023 030f 	bic.w	r3, r3, #15
 8009f52:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009f54:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8009f56:	e009      	b.n	8009f6c <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009f5c:	f043 0220 	orr.w	r2, r3, #32
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8009f64:	2301      	movs	r3, #1
 8009f66:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8009f6a:	e000      	b.n	8009f6e <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8009f6c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	2200      	movs	r2, #0
 8009f72:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8009f76:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8009f7a:	4618      	mov	r0, r3
 8009f7c:	377c      	adds	r7, #124	; 0x7c
 8009f7e:	46bd      	mov	sp, r7
 8009f80:	bd90      	pop	{r4, r7, pc}
 8009f82:	bf00      	nop
 8009f84:	50040000 	.word	0x50040000
 8009f88:	50040100 	.word	0x50040100
 8009f8c:	50040300 	.word	0x50040300
 8009f90:	50040200 	.word	0x50040200

08009f94 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8009f94:	b480      	push	{r7}
 8009f96:	b085      	sub	sp, #20
 8009f98:	af00      	add	r7, sp, #0
 8009f9a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	f003 0307 	and.w	r3, r3, #7
 8009fa2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8009fa4:	4b0c      	ldr	r3, [pc, #48]	; (8009fd8 <__NVIC_SetPriorityGrouping+0x44>)
 8009fa6:	68db      	ldr	r3, [r3, #12]
 8009fa8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8009faa:	68ba      	ldr	r2, [r7, #8]
 8009fac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8009fb0:	4013      	ands	r3, r2
 8009fb2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8009fb8:	68bb      	ldr	r3, [r7, #8]
 8009fba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8009fbc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8009fc0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009fc4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8009fc6:	4a04      	ldr	r2, [pc, #16]	; (8009fd8 <__NVIC_SetPriorityGrouping+0x44>)
 8009fc8:	68bb      	ldr	r3, [r7, #8]
 8009fca:	60d3      	str	r3, [r2, #12]
}
 8009fcc:	bf00      	nop
 8009fce:	3714      	adds	r7, #20
 8009fd0:	46bd      	mov	sp, r7
 8009fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fd6:	4770      	bx	lr
 8009fd8:	e000ed00 	.word	0xe000ed00

08009fdc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8009fdc:	b480      	push	{r7}
 8009fde:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8009fe0:	4b04      	ldr	r3, [pc, #16]	; (8009ff4 <__NVIC_GetPriorityGrouping+0x18>)
 8009fe2:	68db      	ldr	r3, [r3, #12]
 8009fe4:	0a1b      	lsrs	r3, r3, #8
 8009fe6:	f003 0307 	and.w	r3, r3, #7
}
 8009fea:	4618      	mov	r0, r3
 8009fec:	46bd      	mov	sp, r7
 8009fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ff2:	4770      	bx	lr
 8009ff4:	e000ed00 	.word	0xe000ed00

08009ff8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8009ff8:	b480      	push	{r7}
 8009ffa:	b083      	sub	sp, #12
 8009ffc:	af00      	add	r7, sp, #0
 8009ffe:	4603      	mov	r3, r0
 800a000:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a002:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a006:	2b00      	cmp	r3, #0
 800a008:	db0b      	blt.n	800a022 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a00a:	79fb      	ldrb	r3, [r7, #7]
 800a00c:	f003 021f 	and.w	r2, r3, #31
 800a010:	4907      	ldr	r1, [pc, #28]	; (800a030 <__NVIC_EnableIRQ+0x38>)
 800a012:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a016:	095b      	lsrs	r3, r3, #5
 800a018:	2001      	movs	r0, #1
 800a01a:	fa00 f202 	lsl.w	r2, r0, r2
 800a01e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800a022:	bf00      	nop
 800a024:	370c      	adds	r7, #12
 800a026:	46bd      	mov	sp, r7
 800a028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a02c:	4770      	bx	lr
 800a02e:	bf00      	nop
 800a030:	e000e100 	.word	0xe000e100

0800a034 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800a034:	b480      	push	{r7}
 800a036:	b083      	sub	sp, #12
 800a038:	af00      	add	r7, sp, #0
 800a03a:	4603      	mov	r3, r0
 800a03c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a03e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a042:	2b00      	cmp	r3, #0
 800a044:	db12      	blt.n	800a06c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a046:	79fb      	ldrb	r3, [r7, #7]
 800a048:	f003 021f 	and.w	r2, r3, #31
 800a04c:	490a      	ldr	r1, [pc, #40]	; (800a078 <__NVIC_DisableIRQ+0x44>)
 800a04e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a052:	095b      	lsrs	r3, r3, #5
 800a054:	2001      	movs	r0, #1
 800a056:	fa00 f202 	lsl.w	r2, r0, r2
 800a05a:	3320      	adds	r3, #32
 800a05c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 800a060:	f3bf 8f4f 	dsb	sy
}
 800a064:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800a066:	f3bf 8f6f 	isb	sy
}
 800a06a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 800a06c:	bf00      	nop
 800a06e:	370c      	adds	r7, #12
 800a070:	46bd      	mov	sp, r7
 800a072:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a076:	4770      	bx	lr
 800a078:	e000e100 	.word	0xe000e100

0800a07c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800a07c:	b480      	push	{r7}
 800a07e:	b083      	sub	sp, #12
 800a080:	af00      	add	r7, sp, #0
 800a082:	4603      	mov	r3, r0
 800a084:	6039      	str	r1, [r7, #0]
 800a086:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a088:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	db0a      	blt.n	800a0a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a090:	683b      	ldr	r3, [r7, #0]
 800a092:	b2da      	uxtb	r2, r3
 800a094:	490c      	ldr	r1, [pc, #48]	; (800a0c8 <__NVIC_SetPriority+0x4c>)
 800a096:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a09a:	0112      	lsls	r2, r2, #4
 800a09c:	b2d2      	uxtb	r2, r2
 800a09e:	440b      	add	r3, r1
 800a0a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800a0a4:	e00a      	b.n	800a0bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a0a6:	683b      	ldr	r3, [r7, #0]
 800a0a8:	b2da      	uxtb	r2, r3
 800a0aa:	4908      	ldr	r1, [pc, #32]	; (800a0cc <__NVIC_SetPriority+0x50>)
 800a0ac:	79fb      	ldrb	r3, [r7, #7]
 800a0ae:	f003 030f 	and.w	r3, r3, #15
 800a0b2:	3b04      	subs	r3, #4
 800a0b4:	0112      	lsls	r2, r2, #4
 800a0b6:	b2d2      	uxtb	r2, r2
 800a0b8:	440b      	add	r3, r1
 800a0ba:	761a      	strb	r2, [r3, #24]
}
 800a0bc:	bf00      	nop
 800a0be:	370c      	adds	r7, #12
 800a0c0:	46bd      	mov	sp, r7
 800a0c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0c6:	4770      	bx	lr
 800a0c8:	e000e100 	.word	0xe000e100
 800a0cc:	e000ed00 	.word	0xe000ed00

0800a0d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a0d0:	b480      	push	{r7}
 800a0d2:	b089      	sub	sp, #36	; 0x24
 800a0d4:	af00      	add	r7, sp, #0
 800a0d6:	60f8      	str	r0, [r7, #12]
 800a0d8:	60b9      	str	r1, [r7, #8]
 800a0da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	f003 0307 	and.w	r3, r3, #7
 800a0e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800a0e4:	69fb      	ldr	r3, [r7, #28]
 800a0e6:	f1c3 0307 	rsb	r3, r3, #7
 800a0ea:	2b04      	cmp	r3, #4
 800a0ec:	bf28      	it	cs
 800a0ee:	2304      	movcs	r3, #4
 800a0f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800a0f2:	69fb      	ldr	r3, [r7, #28]
 800a0f4:	3304      	adds	r3, #4
 800a0f6:	2b06      	cmp	r3, #6
 800a0f8:	d902      	bls.n	800a100 <NVIC_EncodePriority+0x30>
 800a0fa:	69fb      	ldr	r3, [r7, #28]
 800a0fc:	3b03      	subs	r3, #3
 800a0fe:	e000      	b.n	800a102 <NVIC_EncodePriority+0x32>
 800a100:	2300      	movs	r3, #0
 800a102:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a104:	f04f 32ff 	mov.w	r2, #4294967295
 800a108:	69bb      	ldr	r3, [r7, #24]
 800a10a:	fa02 f303 	lsl.w	r3, r2, r3
 800a10e:	43da      	mvns	r2, r3
 800a110:	68bb      	ldr	r3, [r7, #8]
 800a112:	401a      	ands	r2, r3
 800a114:	697b      	ldr	r3, [r7, #20]
 800a116:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800a118:	f04f 31ff 	mov.w	r1, #4294967295
 800a11c:	697b      	ldr	r3, [r7, #20]
 800a11e:	fa01 f303 	lsl.w	r3, r1, r3
 800a122:	43d9      	mvns	r1, r3
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a128:	4313      	orrs	r3, r2
         );
}
 800a12a:	4618      	mov	r0, r3
 800a12c:	3724      	adds	r7, #36	; 0x24
 800a12e:	46bd      	mov	sp, r7
 800a130:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a134:	4770      	bx	lr
	...

0800a138 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800a138:	b480      	push	{r7}
 800a13a:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 800a13c:	f3bf 8f4f 	dsb	sy
}
 800a140:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800a142:	4b06      	ldr	r3, [pc, #24]	; (800a15c <__NVIC_SystemReset+0x24>)
 800a144:	68db      	ldr	r3, [r3, #12]
 800a146:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800a14a:	4904      	ldr	r1, [pc, #16]	; (800a15c <__NVIC_SystemReset+0x24>)
 800a14c:	4b04      	ldr	r3, [pc, #16]	; (800a160 <__NVIC_SystemReset+0x28>)
 800a14e:	4313      	orrs	r3, r2
 800a150:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800a152:	f3bf 8f4f 	dsb	sy
}
 800a156:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800a158:	bf00      	nop
 800a15a:	e7fd      	b.n	800a158 <__NVIC_SystemReset+0x20>
 800a15c:	e000ed00 	.word	0xe000ed00
 800a160:	05fa0004 	.word	0x05fa0004

0800a164 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800a164:	b580      	push	{r7, lr}
 800a166:	b082      	sub	sp, #8
 800a168:	af00      	add	r7, sp, #0
 800a16a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	3b01      	subs	r3, #1
 800a170:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800a174:	d301      	bcc.n	800a17a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800a176:	2301      	movs	r3, #1
 800a178:	e00f      	b.n	800a19a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800a17a:	4a0a      	ldr	r2, [pc, #40]	; (800a1a4 <SysTick_Config+0x40>)
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	3b01      	subs	r3, #1
 800a180:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800a182:	210f      	movs	r1, #15
 800a184:	f04f 30ff 	mov.w	r0, #4294967295
 800a188:	f7ff ff78 	bl	800a07c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800a18c:	4b05      	ldr	r3, [pc, #20]	; (800a1a4 <SysTick_Config+0x40>)
 800a18e:	2200      	movs	r2, #0
 800a190:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800a192:	4b04      	ldr	r3, [pc, #16]	; (800a1a4 <SysTick_Config+0x40>)
 800a194:	2207      	movs	r2, #7
 800a196:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800a198:	2300      	movs	r3, #0
}
 800a19a:	4618      	mov	r0, r3
 800a19c:	3708      	adds	r7, #8
 800a19e:	46bd      	mov	sp, r7
 800a1a0:	bd80      	pop	{r7, pc}
 800a1a2:	bf00      	nop
 800a1a4:	e000e010 	.word	0xe000e010

0800a1a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a1a8:	b580      	push	{r7, lr}
 800a1aa:	b082      	sub	sp, #8
 800a1ac:	af00      	add	r7, sp, #0
 800a1ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800a1b0:	6878      	ldr	r0, [r7, #4]
 800a1b2:	f7ff feef 	bl	8009f94 <__NVIC_SetPriorityGrouping>
}
 800a1b6:	bf00      	nop
 800a1b8:	3708      	adds	r7, #8
 800a1ba:	46bd      	mov	sp, r7
 800a1bc:	bd80      	pop	{r7, pc}

0800a1be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a1be:	b580      	push	{r7, lr}
 800a1c0:	b086      	sub	sp, #24
 800a1c2:	af00      	add	r7, sp, #0
 800a1c4:	4603      	mov	r3, r0
 800a1c6:	60b9      	str	r1, [r7, #8]
 800a1c8:	607a      	str	r2, [r7, #4]
 800a1ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800a1cc:	2300      	movs	r3, #0
 800a1ce:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800a1d0:	f7ff ff04 	bl	8009fdc <__NVIC_GetPriorityGrouping>
 800a1d4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800a1d6:	687a      	ldr	r2, [r7, #4]
 800a1d8:	68b9      	ldr	r1, [r7, #8]
 800a1da:	6978      	ldr	r0, [r7, #20]
 800a1dc:	f7ff ff78 	bl	800a0d0 <NVIC_EncodePriority>
 800a1e0:	4602      	mov	r2, r0
 800a1e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a1e6:	4611      	mov	r1, r2
 800a1e8:	4618      	mov	r0, r3
 800a1ea:	f7ff ff47 	bl	800a07c <__NVIC_SetPriority>
}
 800a1ee:	bf00      	nop
 800a1f0:	3718      	adds	r7, #24
 800a1f2:	46bd      	mov	sp, r7
 800a1f4:	bd80      	pop	{r7, pc}

0800a1f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a1f6:	b580      	push	{r7, lr}
 800a1f8:	b082      	sub	sp, #8
 800a1fa:	af00      	add	r7, sp, #0
 800a1fc:	4603      	mov	r3, r0
 800a1fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800a200:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a204:	4618      	mov	r0, r3
 800a206:	f7ff fef7 	bl	8009ff8 <__NVIC_EnableIRQ>
}
 800a20a:	bf00      	nop
 800a20c:	3708      	adds	r7, #8
 800a20e:	46bd      	mov	sp, r7
 800a210:	bd80      	pop	{r7, pc}

0800a212 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800a212:	b580      	push	{r7, lr}
 800a214:	b082      	sub	sp, #8
 800a216:	af00      	add	r7, sp, #0
 800a218:	4603      	mov	r3, r0
 800a21a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800a21c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a220:	4618      	mov	r0, r3
 800a222:	f7ff ff07 	bl	800a034 <__NVIC_DisableIRQ>
}
 800a226:	bf00      	nop
 800a228:	3708      	adds	r7, #8
 800a22a:	46bd      	mov	sp, r7
 800a22c:	bd80      	pop	{r7, pc}

0800a22e <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 800a22e:	b580      	push	{r7, lr}
 800a230:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 800a232:	f7ff ff81 	bl	800a138 <__NVIC_SystemReset>

0800a236 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800a236:	b580      	push	{r7, lr}
 800a238:	b082      	sub	sp, #8
 800a23a:	af00      	add	r7, sp, #0
 800a23c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800a23e:	6878      	ldr	r0, [r7, #4]
 800a240:	f7ff ff90 	bl	800a164 <SysTick_Config>
 800a244:	4603      	mov	r3, r0
}
 800a246:	4618      	mov	r0, r3
 800a248:	3708      	adds	r7, #8
 800a24a:	46bd      	mov	sp, r7
 800a24c:	bd80      	pop	{r7, pc}
	...

0800a250 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800a250:	b580      	push	{r7, lr}
 800a252:	b082      	sub	sp, #8
 800a254:	af00      	add	r7, sp, #0
 800a256:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d101      	bne.n	800a262 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800a25e:	2301      	movs	r3, #1
 800a260:	e054      	b.n	800a30c <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	7f5b      	ldrb	r3, [r3, #29]
 800a266:	b2db      	uxtb	r3, r3
 800a268:	2b00      	cmp	r3, #0
 800a26a:	d105      	bne.n	800a278 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	2200      	movs	r2, #0
 800a270:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800a272:	6878      	ldr	r0, [r7, #4]
 800a274:	f7fd feb2 	bl	8007fdc <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	2202      	movs	r2, #2
 800a27c:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	791b      	ldrb	r3, [r3, #4]
 800a282:	2b00      	cmp	r3, #0
 800a284:	d10c      	bne.n	800a2a0 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	681b      	ldr	r3, [r3, #0]
 800a28a:	4a22      	ldr	r2, [pc, #136]	; (800a314 <HAL_CRC_Init+0xc4>)
 800a28c:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	689a      	ldr	r2, [r3, #8]
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	f022 0218 	bic.w	r2, r2, #24
 800a29c:	609a      	str	r2, [r3, #8]
 800a29e:	e00c      	b.n	800a2ba <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	6899      	ldr	r1, [r3, #8]
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	68db      	ldr	r3, [r3, #12]
 800a2a8:	461a      	mov	r2, r3
 800a2aa:	6878      	ldr	r0, [r7, #4]
 800a2ac:	f000 f986 	bl	800a5bc <HAL_CRCEx_Polynomial_Set>
 800a2b0:	4603      	mov	r3, r0
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	d001      	beq.n	800a2ba <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 800a2b6:	2301      	movs	r3, #1
 800a2b8:	e028      	b.n	800a30c <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	795b      	ldrb	r3, [r3, #5]
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d105      	bne.n	800a2ce <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	f04f 32ff 	mov.w	r2, #4294967295
 800a2ca:	611a      	str	r2, [r3, #16]
 800a2cc:	e004      	b.n	800a2d8 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	687a      	ldr	r2, [r7, #4]
 800a2d4:	6912      	ldr	r2, [r2, #16]
 800a2d6:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	689b      	ldr	r3, [r3, #8]
 800a2de:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	695a      	ldr	r2, [r3, #20]
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	430a      	orrs	r2, r1
 800a2ec:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	689b      	ldr	r3, [r3, #8]
 800a2f4:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	699a      	ldr	r2, [r3, #24]
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	430a      	orrs	r2, r1
 800a302:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	2201      	movs	r2, #1
 800a308:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 800a30a:	2300      	movs	r3, #0
}
 800a30c:	4618      	mov	r0, r3
 800a30e:	3708      	adds	r7, #8
 800a310:	46bd      	mov	sp, r7
 800a312:	bd80      	pop	{r7, pc}
 800a314:	04c11db7 	.word	0x04c11db7

0800a318 <HAL_CRC_DeInit>:
  * @brief  DeInitialize the CRC peripheral.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_DeInit(CRC_HandleTypeDef *hcrc)
{
 800a318:	b580      	push	{r7, lr}
 800a31a:	b082      	sub	sp, #8
 800a31c:	af00      	add	r7, sp, #0
 800a31e:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	2b00      	cmp	r3, #0
 800a324:	d101      	bne.n	800a32a <HAL_CRC_DeInit+0x12>
  {
    return HAL_ERROR;
 800a326:	2301      	movs	r3, #1
 800a328:	e022      	b.n	800a370 <HAL_CRC_DeInit+0x58>

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  /* Check the CRC peripheral state */
  if (hcrc->State == HAL_CRC_STATE_BUSY)
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	7f5b      	ldrb	r3, [r3, #29]
 800a32e:	b2db      	uxtb	r3, r3
 800a330:	2b02      	cmp	r3, #2
 800a332:	d101      	bne.n	800a338 <HAL_CRC_DeInit+0x20>
  {
    return HAL_BUSY;
 800a334:	2302      	movs	r3, #2
 800a336:	e01b      	b.n	800a370 <HAL_CRC_DeInit+0x58>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	2202      	movs	r2, #2
 800a33c:	775a      	strb	r2, [r3, #29]

  /* Reset CRC calculation unit */
  __HAL_CRC_DR_RESET(hcrc);
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	689a      	ldr	r2, [r3, #8]
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	f042 0201 	orr.w	r2, r2, #1
 800a34c:	609a      	str	r2, [r3, #8]

  /* Reset IDR register content */
  CLEAR_BIT(hcrc->Instance->IDR, CRC_IDR_IDR);
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	791b      	ldrb	r3, [r3, #4]
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	2200      	movs	r2, #0
 800a35a:	711a      	strb	r2, [r3, #4]

  /* DeInit the low level hardware */
  HAL_CRC_MspDeInit(hcrc);
 800a35c:	6878      	ldr	r0, [r7, #4]
 800a35e:	f7fd fe5d 	bl	800801c <HAL_CRC_MspDeInit>

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_RESET;
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	2200      	movs	r2, #0
 800a366:	775a      	strb	r2, [r3, #29]

  /* Process unlocked */
  __HAL_UNLOCK(hcrc);
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	2200      	movs	r2, #0
 800a36c:	771a      	strb	r2, [r3, #28]

  /* Return function status */
  return HAL_OK;
 800a36e:	2300      	movs	r3, #0
}
 800a370:	4618      	mov	r0, r3
 800a372:	3708      	adds	r7, #8
 800a374:	46bd      	mov	sp, r7
 800a376:	bd80      	pop	{r7, pc}

0800a378 <HAL_CRC_Calculate>:
  *        and the API will internally adjust its input data processing based on the
  *        handle field hcrc->InputDataFormat.
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 800a378:	b580      	push	{r7, lr}
 800a37a:	b086      	sub	sp, #24
 800a37c:	af00      	add	r7, sp, #0
 800a37e:	60f8      	str	r0, [r7, #12]
 800a380:	60b9      	str	r1, [r7, #8]
 800a382:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 800a384:	2300      	movs	r3, #0
 800a386:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 800a388:	68fb      	ldr	r3, [r7, #12]
 800a38a:	2202      	movs	r2, #2
 800a38c:	775a      	strb	r2, [r3, #29]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 800a38e:	68fb      	ldr	r3, [r7, #12]
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	689a      	ldr	r2, [r3, #8]
 800a394:	68fb      	ldr	r3, [r7, #12]
 800a396:	681b      	ldr	r3, [r3, #0]
 800a398:	f042 0201 	orr.w	r2, r2, #1
 800a39c:	609a      	str	r2, [r3, #8]

  switch (hcrc->InputDataFormat)
 800a39e:	68fb      	ldr	r3, [r7, #12]
 800a3a0:	6a1b      	ldr	r3, [r3, #32]
 800a3a2:	2b03      	cmp	r3, #3
 800a3a4:	d006      	beq.n	800a3b4 <HAL_CRC_Calculate+0x3c>
 800a3a6:	2b03      	cmp	r3, #3
 800a3a8:	d829      	bhi.n	800a3fe <HAL_CRC_Calculate+0x86>
 800a3aa:	2b01      	cmp	r3, #1
 800a3ac:	d019      	beq.n	800a3e2 <HAL_CRC_Calculate+0x6a>
 800a3ae:	2b02      	cmp	r3, #2
 800a3b0:	d01e      	beq.n	800a3f0 <HAL_CRC_Calculate+0x78>
      /* Specific 16-bit input data handling  */
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
      break;

    default:
      break;
 800a3b2:	e024      	b.n	800a3fe <HAL_CRC_Calculate+0x86>
      for (index = 0U; index < BufferLength; index++)
 800a3b4:	2300      	movs	r3, #0
 800a3b6:	617b      	str	r3, [r7, #20]
 800a3b8:	e00a      	b.n	800a3d0 <HAL_CRC_Calculate+0x58>
        hcrc->Instance->DR = pBuffer[index];
 800a3ba:	697b      	ldr	r3, [r7, #20]
 800a3bc:	009b      	lsls	r3, r3, #2
 800a3be:	68ba      	ldr	r2, [r7, #8]
 800a3c0:	441a      	add	r2, r3
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	6812      	ldr	r2, [r2, #0]
 800a3c8:	601a      	str	r2, [r3, #0]
      for (index = 0U; index < BufferLength; index++)
 800a3ca:	697b      	ldr	r3, [r7, #20]
 800a3cc:	3301      	adds	r3, #1
 800a3ce:	617b      	str	r3, [r7, #20]
 800a3d0:	697a      	ldr	r2, [r7, #20]
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	429a      	cmp	r2, r3
 800a3d6:	d3f0      	bcc.n	800a3ba <HAL_CRC_Calculate+0x42>
      temp = hcrc->Instance->DR;
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	681b      	ldr	r3, [r3, #0]
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	613b      	str	r3, [r7, #16]
      break;
 800a3e0:	e00e      	b.n	800a400 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
 800a3e2:	687a      	ldr	r2, [r7, #4]
 800a3e4:	68b9      	ldr	r1, [r7, #8]
 800a3e6:	68f8      	ldr	r0, [r7, #12]
 800a3e8:	f000 f81f 	bl	800a42a <CRC_Handle_8>
 800a3ec:	6138      	str	r0, [r7, #16]
      break;
 800a3ee:	e007      	b.n	800a400 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
 800a3f0:	687a      	ldr	r2, [r7, #4]
 800a3f2:	68b9      	ldr	r1, [r7, #8]
 800a3f4:	68f8      	ldr	r0, [r7, #12]
 800a3f6:	f000 f8a6 	bl	800a546 <CRC_Handle_16>
 800a3fa:	6138      	str	r0, [r7, #16]
      break;
 800a3fc:	e000      	b.n	800a400 <HAL_CRC_Calculate+0x88>
      break;
 800a3fe:	bf00      	nop
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800a400:	68fb      	ldr	r3, [r7, #12]
 800a402:	2201      	movs	r2, #1
 800a404:	775a      	strb	r2, [r3, #29]

  /* Return the CRC computed value */
  return temp;
 800a406:	693b      	ldr	r3, [r7, #16]
}
 800a408:	4618      	mov	r0, r3
 800a40a:	3718      	adds	r7, #24
 800a40c:	46bd      	mov	sp, r7
 800a40e:	bd80      	pop	{r7, pc}

0800a410 <HAL_CRC_GetState>:
  * @brief  Return the CRC handle state.
  * @param  hcrc CRC handle
  * @retval HAL state
  */
HAL_CRC_StateTypeDef HAL_CRC_GetState(CRC_HandleTypeDef *hcrc)
{
 800a410:	b480      	push	{r7}
 800a412:	b083      	sub	sp, #12
 800a414:	af00      	add	r7, sp, #0
 800a416:	6078      	str	r0, [r7, #4]
  /* Return CRC handle state */
  return hcrc->State;
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	7f5b      	ldrb	r3, [r3, #29]
 800a41c:	b2db      	uxtb	r3, r3
}
 800a41e:	4618      	mov	r0, r3
 800a420:	370c      	adds	r7, #12
 800a422:	46bd      	mov	sp, r7
 800a424:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a428:	4770      	bx	lr

0800a42a <CRC_Handle_8>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength)
{
 800a42a:	b480      	push	{r7}
 800a42c:	b089      	sub	sp, #36	; 0x24
 800a42e:	af00      	add	r7, sp, #0
 800a430:	60f8      	str	r0, [r7, #12]
 800a432:	60b9      	str	r1, [r7, #8]
 800a434:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 4 bytes are entered in a row with a single word write,
   * last bytes must be carefully fed to the CRC calculator to ensure a correct type
   * handling by the peripheral */
  for (i = 0U; i < (BufferLength / 4U); i++)
 800a436:	2300      	movs	r3, #0
 800a438:	61fb      	str	r3, [r7, #28]
 800a43a:	e023      	b.n	800a484 <CRC_Handle_8+0x5a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800a43c:	69fb      	ldr	r3, [r7, #28]
 800a43e:	009b      	lsls	r3, r3, #2
 800a440:	68ba      	ldr	r2, [r7, #8]
 800a442:	4413      	add	r3, r2
 800a444:	781b      	ldrb	r3, [r3, #0]
 800a446:	061a      	lsls	r2, r3, #24
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 800a448:	69fb      	ldr	r3, [r7, #28]
 800a44a:	009b      	lsls	r3, r3, #2
 800a44c:	3301      	adds	r3, #1
 800a44e:	68b9      	ldr	r1, [r7, #8]
 800a450:	440b      	add	r3, r1
 800a452:	781b      	ldrb	r3, [r3, #0]
 800a454:	041b      	lsls	r3, r3, #16
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800a456:	431a      	orrs	r2, r3
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 800a458:	69fb      	ldr	r3, [r7, #28]
 800a45a:	009b      	lsls	r3, r3, #2
 800a45c:	3302      	adds	r3, #2
 800a45e:	68b9      	ldr	r1, [r7, #8]
 800a460:	440b      	add	r3, r1
 800a462:	781b      	ldrb	r3, [r3, #0]
 800a464:	021b      	lsls	r3, r3, #8
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 800a466:	431a      	orrs	r2, r3
                         (uint32_t)pBuffer[(4U * i) + 3U];
 800a468:	69fb      	ldr	r3, [r7, #28]
 800a46a:	009b      	lsls	r3, r3, #2
 800a46c:	3303      	adds	r3, #3
 800a46e:	68b9      	ldr	r1, [r7, #8]
 800a470:	440b      	add	r3, r1
 800a472:	781b      	ldrb	r3, [r3, #0]
 800a474:	4619      	mov	r1, r3
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	681b      	ldr	r3, [r3, #0]
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 800a47a:	430a      	orrs	r2, r1
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800a47c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 4U); i++)
 800a47e:	69fb      	ldr	r3, [r7, #28]
 800a480:	3301      	adds	r3, #1
 800a482:	61fb      	str	r3, [r7, #28]
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	089b      	lsrs	r3, r3, #2
 800a488:	69fa      	ldr	r2, [r7, #28]
 800a48a:	429a      	cmp	r2, r3
 800a48c:	d3d6      	bcc.n	800a43c <CRC_Handle_8+0x12>
  }
  /* last bytes specific handling */
  if ((BufferLength % 4U) != 0U)
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	f003 0303 	and.w	r3, r3, #3
 800a494:	2b00      	cmp	r3, #0
 800a496:	d04d      	beq.n	800a534 <CRC_Handle_8+0x10a>
  {
    if ((BufferLength % 4U) == 1U)
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	f003 0303 	and.w	r3, r3, #3
 800a49e:	2b01      	cmp	r3, #1
 800a4a0:	d107      	bne.n	800a4b2 <CRC_Handle_8+0x88>
    {
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i];         /* Derogation MisraC2012 R.11.5 */
 800a4a2:	69fb      	ldr	r3, [r7, #28]
 800a4a4:	009b      	lsls	r3, r3, #2
 800a4a6:	68ba      	ldr	r2, [r7, #8]
 800a4a8:	4413      	add	r3, r2
 800a4aa:	68fa      	ldr	r2, [r7, #12]
 800a4ac:	6812      	ldr	r2, [r2, #0]
 800a4ae:	781b      	ldrb	r3, [r3, #0]
 800a4b0:	7013      	strb	r3, [r2, #0]
    }
    if ((BufferLength % 4U) == 2U)
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	f003 0303 	and.w	r3, r3, #3
 800a4b8:	2b02      	cmp	r3, #2
 800a4ba:	d116      	bne.n	800a4ea <CRC_Handle_8+0xc0>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 800a4bc:	69fb      	ldr	r3, [r7, #28]
 800a4be:	009b      	lsls	r3, r3, #2
 800a4c0:	68ba      	ldr	r2, [r7, #8]
 800a4c2:	4413      	add	r3, r2
 800a4c4:	781b      	ldrb	r3, [r3, #0]
 800a4c6:	021b      	lsls	r3, r3, #8
 800a4c8:	b21a      	sxth	r2, r3
 800a4ca:	69fb      	ldr	r3, [r7, #28]
 800a4cc:	009b      	lsls	r3, r3, #2
 800a4ce:	3301      	adds	r3, #1
 800a4d0:	68b9      	ldr	r1, [r7, #8]
 800a4d2:	440b      	add	r3, r1
 800a4d4:	781b      	ldrb	r3, [r3, #0]
 800a4d6:	b21b      	sxth	r3, r3
 800a4d8:	4313      	orrs	r3, r2
 800a4da:	b21b      	sxth	r3, r3
 800a4dc:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 800a4de:	68fb      	ldr	r3, [r7, #12]
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	617b      	str	r3, [r7, #20]
      *pReg = data;
 800a4e4:	697b      	ldr	r3, [r7, #20]
 800a4e6:	8b7a      	ldrh	r2, [r7, #26]
 800a4e8:	801a      	strh	r2, [r3, #0]
    }
    if ((BufferLength % 4U) == 3U)
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	f003 0303 	and.w	r3, r3, #3
 800a4f0:	2b03      	cmp	r3, #3
 800a4f2:	d11f      	bne.n	800a534 <CRC_Handle_8+0x10a>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 800a4f4:	69fb      	ldr	r3, [r7, #28]
 800a4f6:	009b      	lsls	r3, r3, #2
 800a4f8:	68ba      	ldr	r2, [r7, #8]
 800a4fa:	4413      	add	r3, r2
 800a4fc:	781b      	ldrb	r3, [r3, #0]
 800a4fe:	021b      	lsls	r3, r3, #8
 800a500:	b21a      	sxth	r2, r3
 800a502:	69fb      	ldr	r3, [r7, #28]
 800a504:	009b      	lsls	r3, r3, #2
 800a506:	3301      	adds	r3, #1
 800a508:	68b9      	ldr	r1, [r7, #8]
 800a50a:	440b      	add	r3, r1
 800a50c:	781b      	ldrb	r3, [r3, #0]
 800a50e:	b21b      	sxth	r3, r3
 800a510:	4313      	orrs	r3, r2
 800a512:	b21b      	sxth	r3, r3
 800a514:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 800a516:	68fb      	ldr	r3, [r7, #12]
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	617b      	str	r3, [r7, #20]
      *pReg = data;
 800a51c:	697b      	ldr	r3, [r7, #20]
 800a51e:	8b7a      	ldrh	r2, [r7, #26]
 800a520:	801a      	strh	r2, [r3, #0]

      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
 800a522:	69fb      	ldr	r3, [r7, #28]
 800a524:	009b      	lsls	r3, r3, #2
 800a526:	3302      	adds	r3, #2
 800a528:	68ba      	ldr	r2, [r7, #8]
 800a52a:	4413      	add	r3, r2
 800a52c:	68fa      	ldr	r2, [r7, #12]
 800a52e:	6812      	ldr	r2, [r2, #0]
 800a530:	781b      	ldrb	r3, [r3, #0]
 800a532:	7013      	strb	r3, [r2, #0]
    }
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 800a534:	68fb      	ldr	r3, [r7, #12]
 800a536:	681b      	ldr	r3, [r3, #0]
 800a538:	681b      	ldr	r3, [r3, #0]
}
 800a53a:	4618      	mov	r0, r3
 800a53c:	3724      	adds	r7, #36	; 0x24
 800a53e:	46bd      	mov	sp, r7
 800a540:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a544:	4770      	bx	lr

0800a546 <CRC_Handle_16>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength)
{
 800a546:	b480      	push	{r7}
 800a548:	b087      	sub	sp, #28
 800a54a:	af00      	add	r7, sp, #0
 800a54c:	60f8      	str	r0, [r7, #12]
 800a54e:	60b9      	str	r1, [r7, #8]
 800a550:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 2 HalfWords are entered in a row with a single word write,
   * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure
   * a correct type handling by the peripheral */
  for (i = 0U; i < (BufferLength / 2U); i++)
 800a552:	2300      	movs	r3, #0
 800a554:	617b      	str	r3, [r7, #20]
 800a556:	e013      	b.n	800a580 <CRC_Handle_16+0x3a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 800a558:	697b      	ldr	r3, [r7, #20]
 800a55a:	009b      	lsls	r3, r3, #2
 800a55c:	68ba      	ldr	r2, [r7, #8]
 800a55e:	4413      	add	r3, r2
 800a560:	881b      	ldrh	r3, [r3, #0]
 800a562:	041a      	lsls	r2, r3, #16
 800a564:	697b      	ldr	r3, [r7, #20]
 800a566:	009b      	lsls	r3, r3, #2
 800a568:	3302      	adds	r3, #2
 800a56a:	68b9      	ldr	r1, [r7, #8]
 800a56c:	440b      	add	r3, r1
 800a56e:	881b      	ldrh	r3, [r3, #0]
 800a570:	4619      	mov	r1, r3
 800a572:	68fb      	ldr	r3, [r7, #12]
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	430a      	orrs	r2, r1
 800a578:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 2U); i++)
 800a57a:	697b      	ldr	r3, [r7, #20]
 800a57c:	3301      	adds	r3, #1
 800a57e:	617b      	str	r3, [r7, #20]
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	085b      	lsrs	r3, r3, #1
 800a584:	697a      	ldr	r2, [r7, #20]
 800a586:	429a      	cmp	r2, r3
 800a588:	d3e6      	bcc.n	800a558 <CRC_Handle_16+0x12>
  }
  if ((BufferLength % 2U) != 0U)
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	f003 0301 	and.w	r3, r3, #1
 800a590:	2b00      	cmp	r3, #0
 800a592:	d009      	beq.n	800a5a8 <CRC_Handle_16+0x62>
  {
    pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                 /* Derogation MisraC2012 R.11.5 */
 800a594:	68fb      	ldr	r3, [r7, #12]
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	613b      	str	r3, [r7, #16]
    *pReg = pBuffer[2U * i];
 800a59a:	697b      	ldr	r3, [r7, #20]
 800a59c:	009b      	lsls	r3, r3, #2
 800a59e:	68ba      	ldr	r2, [r7, #8]
 800a5a0:	4413      	add	r3, r2
 800a5a2:	881a      	ldrh	r2, [r3, #0]
 800a5a4:	693b      	ldr	r3, [r7, #16]
 800a5a6:	801a      	strh	r2, [r3, #0]
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 800a5a8:	68fb      	ldr	r3, [r7, #12]
 800a5aa:	681b      	ldr	r3, [r3, #0]
 800a5ac:	681b      	ldr	r3, [r3, #0]
}
 800a5ae:	4618      	mov	r0, r3
 800a5b0:	371c      	adds	r7, #28
 800a5b2:	46bd      	mov	sp, r7
 800a5b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5b8:	4770      	bx	lr
	...

0800a5bc <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 800a5bc:	b480      	push	{r7}
 800a5be:	b087      	sub	sp, #28
 800a5c0:	af00      	add	r7, sp, #0
 800a5c2:	60f8      	str	r0, [r7, #12]
 800a5c4:	60b9      	str	r1, [r7, #8]
 800a5c6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a5c8:	2300      	movs	r3, #0
 800a5ca:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 800a5cc:	231f      	movs	r3, #31
 800a5ce:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 800a5d0:	bf00      	nop
 800a5d2:	693b      	ldr	r3, [r7, #16]
 800a5d4:	1e5a      	subs	r2, r3, #1
 800a5d6:	613a      	str	r2, [r7, #16]
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	d009      	beq.n	800a5f0 <HAL_CRCEx_Polynomial_Set+0x34>
 800a5dc:	693b      	ldr	r3, [r7, #16]
 800a5de:	f003 031f 	and.w	r3, r3, #31
 800a5e2:	68ba      	ldr	r2, [r7, #8]
 800a5e4:	fa22 f303 	lsr.w	r3, r2, r3
 800a5e8:	f003 0301 	and.w	r3, r3, #1
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	d0f0      	beq.n	800a5d2 <HAL_CRCEx_Polynomial_Set+0x16>
  {
  }

  switch (PolyLength)
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	2b18      	cmp	r3, #24
 800a5f4:	d846      	bhi.n	800a684 <HAL_CRCEx_Polynomial_Set+0xc8>
 800a5f6:	a201      	add	r2, pc, #4	; (adr r2, 800a5fc <HAL_CRCEx_Polynomial_Set+0x40>)
 800a5f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5fc:	0800a68b 	.word	0x0800a68b
 800a600:	0800a685 	.word	0x0800a685
 800a604:	0800a685 	.word	0x0800a685
 800a608:	0800a685 	.word	0x0800a685
 800a60c:	0800a685 	.word	0x0800a685
 800a610:	0800a685 	.word	0x0800a685
 800a614:	0800a685 	.word	0x0800a685
 800a618:	0800a685 	.word	0x0800a685
 800a61c:	0800a679 	.word	0x0800a679
 800a620:	0800a685 	.word	0x0800a685
 800a624:	0800a685 	.word	0x0800a685
 800a628:	0800a685 	.word	0x0800a685
 800a62c:	0800a685 	.word	0x0800a685
 800a630:	0800a685 	.word	0x0800a685
 800a634:	0800a685 	.word	0x0800a685
 800a638:	0800a685 	.word	0x0800a685
 800a63c:	0800a66d 	.word	0x0800a66d
 800a640:	0800a685 	.word	0x0800a685
 800a644:	0800a685 	.word	0x0800a685
 800a648:	0800a685 	.word	0x0800a685
 800a64c:	0800a685 	.word	0x0800a685
 800a650:	0800a685 	.word	0x0800a685
 800a654:	0800a685 	.word	0x0800a685
 800a658:	0800a685 	.word	0x0800a685
 800a65c:	0800a661 	.word	0x0800a661
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 800a660:	693b      	ldr	r3, [r7, #16]
 800a662:	2b06      	cmp	r3, #6
 800a664:	d913      	bls.n	800a68e <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 800a666:	2301      	movs	r3, #1
 800a668:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800a66a:	e010      	b.n	800a68e <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 800a66c:	693b      	ldr	r3, [r7, #16]
 800a66e:	2b07      	cmp	r3, #7
 800a670:	d90f      	bls.n	800a692 <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 800a672:	2301      	movs	r3, #1
 800a674:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800a676:	e00c      	b.n	800a692 <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 800a678:	693b      	ldr	r3, [r7, #16]
 800a67a:	2b0f      	cmp	r3, #15
 800a67c:	d90b      	bls.n	800a696 <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 800a67e:	2301      	movs	r3, #1
 800a680:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800a682:	e008      	b.n	800a696 <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 800a684:	2301      	movs	r3, #1
 800a686:	75fb      	strb	r3, [r7, #23]
      break;
 800a688:	e006      	b.n	800a698 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800a68a:	bf00      	nop
 800a68c:	e004      	b.n	800a698 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800a68e:	bf00      	nop
 800a690:	e002      	b.n	800a698 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800a692:	bf00      	nop
 800a694:	e000      	b.n	800a698 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800a696:	bf00      	nop
  }
  if (status == HAL_OK)
 800a698:	7dfb      	ldrb	r3, [r7, #23]
 800a69a:	2b00      	cmp	r3, #0
 800a69c:	d10d      	bne.n	800a6ba <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 800a69e:	68fb      	ldr	r3, [r7, #12]
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	68ba      	ldr	r2, [r7, #8]
 800a6a4:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	689b      	ldr	r3, [r3, #8]
 800a6ac:	f023 0118 	bic.w	r1, r3, #24
 800a6b0:	68fb      	ldr	r3, [r7, #12]
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	687a      	ldr	r2, [r7, #4]
 800a6b6:	430a      	orrs	r2, r1
 800a6b8:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 800a6ba:	7dfb      	ldrb	r3, [r7, #23]
}
 800a6bc:	4618      	mov	r0, r3
 800a6be:	371c      	adds	r7, #28
 800a6c0:	46bd      	mov	sp, r7
 800a6c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6c6:	4770      	bx	lr

0800a6c8 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 800a6c8:	b480      	push	{r7}
 800a6ca:	b087      	sub	sp, #28
 800a6cc:	af00      	add	r7, sp, #0
 800a6ce:	60f8      	str	r0, [r7, #12]
 800a6d0:	460b      	mov	r3, r1
 800a6d2:	607a      	str	r2, [r7, #4]
 800a6d4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800a6d6:	2300      	movs	r3, #0
 800a6d8:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 800a6da:	7afb      	ldrb	r3, [r7, #11]
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	d103      	bne.n	800a6e8 <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 800a6e0:	68fb      	ldr	r3, [r7, #12]
 800a6e2:	687a      	ldr	r2, [r7, #4]
 800a6e4:	605a      	str	r2, [r3, #4]
      break;
 800a6e6:	e002      	b.n	800a6ee <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 800a6e8:	2301      	movs	r3, #1
 800a6ea:	75fb      	strb	r3, [r7, #23]
      break;
 800a6ec:	bf00      	nop
  }

  return status;
 800a6ee:	7dfb      	ldrb	r3, [r7, #23]
}
 800a6f0:	4618      	mov	r0, r3
 800a6f2:	371c      	adds	r7, #28
 800a6f4:	46bd      	mov	sp, r7
 800a6f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6fa:	4770      	bx	lr

0800a6fc <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 800a6fc:	b480      	push	{r7}
 800a6fe:	b083      	sub	sp, #12
 800a700:	af00      	add	r7, sp, #0
 800a702:	6078      	str	r0, [r7, #4]
 800a704:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d101      	bne.n	800a710 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 800a70c:	2301      	movs	r3, #1
 800a70e:	e003      	b.n	800a718 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	683a      	ldr	r2, [r7, #0]
 800a714:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800a716:	2300      	movs	r3, #0
  }
}
 800a718:	4618      	mov	r0, r3
 800a71a:	370c      	adds	r7, #12
 800a71c:	46bd      	mov	sp, r7
 800a71e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a722:	4770      	bx	lr

0800a724 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 800a724:	b580      	push	{r7, lr}
 800a726:	b086      	sub	sp, #24
 800a728:	af00      	add	r7, sp, #0
 800a72a:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	681b      	ldr	r3, [r3, #0]
 800a730:	0c1b      	lsrs	r3, r3, #16
 800a732:	f003 0301 	and.w	r3, r3, #1
 800a736:	617b      	str	r3, [r7, #20]
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	f003 031f 	and.w	r3, r3, #31
 800a740:	2201      	movs	r2, #1
 800a742:	fa02 f303 	lsl.w	r3, r2, r3
 800a746:	613b      	str	r3, [r7, #16]

  /* Get pending bit  */
  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));
 800a748:	697b      	ldr	r3, [r7, #20]
 800a74a:	015a      	lsls	r2, r3, #5
 800a74c:	4b0c      	ldr	r3, [pc, #48]	; (800a780 <HAL_EXTI_IRQHandler+0x5c>)
 800a74e:	4413      	add	r3, r2
 800a750:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 800a752:	68fb      	ldr	r3, [r7, #12]
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	693a      	ldr	r2, [r7, #16]
 800a758:	4013      	ands	r3, r2
 800a75a:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 800a75c:	68bb      	ldr	r3, [r7, #8]
 800a75e:	2b00      	cmp	r3, #0
 800a760:	d009      	beq.n	800a776 <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 800a762:	68fb      	ldr	r3, [r7, #12]
 800a764:	693a      	ldr	r2, [r7, #16]
 800a766:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	685b      	ldr	r3, [r3, #4]
 800a76c:	2b00      	cmp	r3, #0
 800a76e:	d002      	beq.n	800a776 <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	685b      	ldr	r3, [r3, #4]
 800a774:	4798      	blx	r3
    }
  }
}
 800a776:	bf00      	nop
 800a778:	3718      	adds	r7, #24
 800a77a:	46bd      	mov	sp, r7
 800a77c:	bd80      	pop	{r7, pc}
 800a77e:	bf00      	nop
 800a780:	40010414 	.word	0x40010414

0800a784 <HAL_FLASH_Program>:
  *                are stored the data for the row fast program
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 800a784:	b580      	push	{r7, lr}
 800a786:	b086      	sub	sp, #24
 800a788:	af00      	add	r7, sp, #0
 800a78a:	60f8      	str	r0, [r7, #12]
 800a78c:	60b9      	str	r1, [r7, #8]
 800a78e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  uint32_t prog_bit = 0;
 800a792:	2300      	movs	r3, #0
 800a794:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800a796:	4b2f      	ldr	r3, [pc, #188]	; (800a854 <HAL_FLASH_Program+0xd0>)
 800a798:	781b      	ldrb	r3, [r3, #0]
 800a79a:	2b01      	cmp	r3, #1
 800a79c:	d101      	bne.n	800a7a2 <HAL_FLASH_Program+0x1e>
 800a79e:	2302      	movs	r3, #2
 800a7a0:	e053      	b.n	800a84a <HAL_FLASH_Program+0xc6>
 800a7a2:	4b2c      	ldr	r3, [pc, #176]	; (800a854 <HAL_FLASH_Program+0xd0>)
 800a7a4:	2201      	movs	r2, #1
 800a7a6:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800a7a8:	f24c 3050 	movw	r0, #50000	; 0xc350
 800a7ac:	f000 f888 	bl	800a8c0 <FLASH_WaitForLastOperation>
 800a7b0:	4603      	mov	r3, r0
 800a7b2:	75fb      	strb	r3, [r7, #23]

  if(status == HAL_OK)
 800a7b4:	7dfb      	ldrb	r3, [r7, #23]
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	d143      	bne.n	800a842 <HAL_FLASH_Program+0xbe>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800a7ba:	4b26      	ldr	r3, [pc, #152]	; (800a854 <HAL_FLASH_Program+0xd0>)
 800a7bc:	2200      	movs	r2, #0
 800a7be:	605a      	str	r2, [r3, #4]

    /* Deactivate the data cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 800a7c0:	4b25      	ldr	r3, [pc, #148]	; (800a858 <HAL_FLASH_Program+0xd4>)
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	d009      	beq.n	800a7e0 <HAL_FLASH_Program+0x5c>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 800a7cc:	4b22      	ldr	r3, [pc, #136]	; (800a858 <HAL_FLASH_Program+0xd4>)
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	4a21      	ldr	r2, [pc, #132]	; (800a858 <HAL_FLASH_Program+0xd4>)
 800a7d2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a7d6:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 800a7d8:	4b1e      	ldr	r3, [pc, #120]	; (800a854 <HAL_FLASH_Program+0xd0>)
 800a7da:	2202      	movs	r2, #2
 800a7dc:	771a      	strb	r2, [r3, #28]
 800a7de:	e002      	b.n	800a7e6 <HAL_FLASH_Program+0x62>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 800a7e0:	4b1c      	ldr	r3, [pc, #112]	; (800a854 <HAL_FLASH_Program+0xd0>)
 800a7e2:	2200      	movs	r2, #0
 800a7e4:	771a      	strb	r2, [r3, #28]
    }

    if(TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 800a7e6:	68fb      	ldr	r3, [r7, #12]
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	d107      	bne.n	800a7fc <HAL_FLASH_Program+0x78>
    {
      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 800a7ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a7f0:	68b8      	ldr	r0, [r7, #8]
 800a7f2:	f000 f8bb 	bl	800a96c <FLASH_Program_DoubleWord>
      prog_bit = FLASH_CR_PG;
 800a7f6:	2301      	movs	r3, #1
 800a7f8:	613b      	str	r3, [r7, #16]
 800a7fa:	e010      	b.n	800a81e <HAL_FLASH_Program+0x9a>
    }
    else if((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 800a7fc:	68fb      	ldr	r3, [r7, #12]
 800a7fe:	2b01      	cmp	r3, #1
 800a800:	d002      	beq.n	800a808 <HAL_FLASH_Program+0x84>
 800a802:	68fb      	ldr	r3, [r7, #12]
 800a804:	2b02      	cmp	r3, #2
 800a806:	d10a      	bne.n	800a81e <HAL_FLASH_Program+0x9a>
    {
      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 800a808:	683b      	ldr	r3, [r7, #0]
 800a80a:	4619      	mov	r1, r3
 800a80c:	68b8      	ldr	r0, [r7, #8]
 800a80e:	f000 f8d3 	bl	800a9b8 <FLASH_Program_Fast>

      /* If it is the last row, the bit will be cleared at the end of the operation */
      if(TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 800a812:	68fb      	ldr	r3, [r7, #12]
 800a814:	2b02      	cmp	r3, #2
 800a816:	d102      	bne.n	800a81e <HAL_FLASH_Program+0x9a>
      {
        prog_bit = FLASH_CR_FSTPG;
 800a818:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800a81c:	613b      	str	r3, [r7, #16]
    {
      /* Nothing to do */
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800a81e:	f24c 3050 	movw	r0, #50000	; 0xc350
 800a822:	f000 f84d 	bl	800a8c0 <FLASH_WaitForLastOperation>
 800a826:	4603      	mov	r3, r0
 800a828:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    if (prog_bit != 0U)
 800a82a:	693b      	ldr	r3, [r7, #16]
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	d006      	beq.n	800a83e <HAL_FLASH_Program+0xba>
    {
      CLEAR_BIT(FLASH->CR, prog_bit);
 800a830:	4b09      	ldr	r3, [pc, #36]	; (800a858 <HAL_FLASH_Program+0xd4>)
 800a832:	695a      	ldr	r2, [r3, #20]
 800a834:	693b      	ldr	r3, [r7, #16]
 800a836:	43db      	mvns	r3, r3
 800a838:	4907      	ldr	r1, [pc, #28]	; (800a858 <HAL_FLASH_Program+0xd4>)
 800a83a:	4013      	ands	r3, r2
 800a83c:	614b      	str	r3, [r1, #20]
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 800a83e:	f000 f9eb 	bl	800ac18 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800a842:	4b04      	ldr	r3, [pc, #16]	; (800a854 <HAL_FLASH_Program+0xd0>)
 800a844:	2200      	movs	r2, #0
 800a846:	701a      	strb	r2, [r3, #0]

  return status;
 800a848:	7dfb      	ldrb	r3, [r7, #23]
}
 800a84a:	4618      	mov	r0, r3
 800a84c:	3718      	adds	r7, #24
 800a84e:	46bd      	mov	sp, r7
 800a850:	bd80      	pop	{r7, pc}
 800a852:	bf00      	nop
 800a854:	2000002c 	.word	0x2000002c
 800a858:	40022000 	.word	0x40022000

0800a85c <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 800a85c:	b480      	push	{r7}
 800a85e:	b083      	sub	sp, #12
 800a860:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800a862:	2300      	movs	r3, #0
 800a864:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 800a866:	4b0b      	ldr	r3, [pc, #44]	; (800a894 <HAL_FLASH_Unlock+0x38>)
 800a868:	695b      	ldr	r3, [r3, #20]
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	da0b      	bge.n	800a886 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800a86e:	4b09      	ldr	r3, [pc, #36]	; (800a894 <HAL_FLASH_Unlock+0x38>)
 800a870:	4a09      	ldr	r2, [pc, #36]	; (800a898 <HAL_FLASH_Unlock+0x3c>)
 800a872:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800a874:	4b07      	ldr	r3, [pc, #28]	; (800a894 <HAL_FLASH_Unlock+0x38>)
 800a876:	4a09      	ldr	r2, [pc, #36]	; (800a89c <HAL_FLASH_Unlock+0x40>)
 800a878:	609a      	str	r2, [r3, #8]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 800a87a:	4b06      	ldr	r3, [pc, #24]	; (800a894 <HAL_FLASH_Unlock+0x38>)
 800a87c:	695b      	ldr	r3, [r3, #20]
 800a87e:	2b00      	cmp	r3, #0
 800a880:	da01      	bge.n	800a886 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 800a882:	2301      	movs	r3, #1
 800a884:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800a886:	79fb      	ldrb	r3, [r7, #7]
}
 800a888:	4618      	mov	r0, r3
 800a88a:	370c      	adds	r7, #12
 800a88c:	46bd      	mov	sp, r7
 800a88e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a892:	4770      	bx	lr
 800a894:	40022000 	.word	0x40022000
 800a898:	45670123 	.word	0x45670123
 800a89c:	cdef89ab 	.word	0xcdef89ab

0800a8a0 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 800a8a0:	b480      	push	{r7}
 800a8a2:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 800a8a4:	4b05      	ldr	r3, [pc, #20]	; (800a8bc <HAL_FLASH_Lock+0x1c>)
 800a8a6:	695b      	ldr	r3, [r3, #20]
 800a8a8:	4a04      	ldr	r2, [pc, #16]	; (800a8bc <HAL_FLASH_Lock+0x1c>)
 800a8aa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a8ae:	6153      	str	r3, [r2, #20]

  return HAL_OK;
 800a8b0:	2300      	movs	r3, #0
}
 800a8b2:	4618      	mov	r0, r3
 800a8b4:	46bd      	mov	sp, r7
 800a8b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ba:	4770      	bx	lr
 800a8bc:	40022000 	.word	0x40022000

0800a8c0 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 800a8c0:	b580      	push	{r7, lr}
 800a8c2:	b084      	sub	sp, #16
 800a8c4:	af00      	add	r7, sp, #0
 800a8c6:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 800a8c8:	f7fe f928 	bl	8008b1c <HAL_GetTick>
 800a8cc:	60f8      	str	r0, [r7, #12]
  uint32_t error;

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 800a8ce:	e00d      	b.n	800a8ec <FLASH_WaitForLastOperation+0x2c>
  {
    if(Timeout != HAL_MAX_DELAY)
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a8d6:	d009      	beq.n	800a8ec <FLASH_WaitForLastOperation+0x2c>
    {
      if((HAL_GetTick() - tickstart) >= Timeout)
 800a8d8:	f7fe f920 	bl	8008b1c <HAL_GetTick>
 800a8dc:	4602      	mov	r2, r0
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	1ad3      	subs	r3, r2, r3
 800a8e2:	687a      	ldr	r2, [r7, #4]
 800a8e4:	429a      	cmp	r2, r3
 800a8e6:	d801      	bhi.n	800a8ec <FLASH_WaitForLastOperation+0x2c>
      {
        return HAL_TIMEOUT;
 800a8e8:	2303      	movs	r3, #3
 800a8ea:	e037      	b.n	800a95c <FLASH_WaitForLastOperation+0x9c>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 800a8ec:	4b1d      	ldr	r3, [pc, #116]	; (800a964 <FLASH_WaitForLastOperation+0xa4>)
 800a8ee:	691b      	ldr	r3, [r3, #16]
 800a8f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	d1eb      	bne.n	800a8d0 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }

  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 800a8f8:	4b1a      	ldr	r3, [pc, #104]	; (800a964 <FLASH_WaitForLastOperation+0xa4>)
 800a8fa:	691a      	ldr	r2, [r3, #16]
 800a8fc:	f24c 33fa 	movw	r3, #50170	; 0xc3fa
 800a900:	4013      	ands	r3, r2
 800a902:	60bb      	str	r3, [r7, #8]

  if(error != 0u)
 800a904:	68bb      	ldr	r3, [r7, #8]
 800a906:	2b00      	cmp	r3, #0
 800a908:	d01e      	beq.n	800a948 <FLASH_WaitForLastOperation+0x88>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= error;
 800a90a:	4b17      	ldr	r3, [pc, #92]	; (800a968 <FLASH_WaitForLastOperation+0xa8>)
 800a90c:	685a      	ldr	r2, [r3, #4]
 800a90e:	68bb      	ldr	r3, [r7, #8]
 800a910:	4313      	orrs	r3, r2
 800a912:	4a15      	ldr	r2, [pc, #84]	; (800a968 <FLASH_WaitForLastOperation+0xa8>)
 800a914:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 800a916:	68bb      	ldr	r3, [r7, #8]
 800a918:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	d007      	beq.n	800a930 <FLASH_WaitForLastOperation+0x70>
 800a920:	4b10      	ldr	r3, [pc, #64]	; (800a964 <FLASH_WaitForLastOperation+0xa4>)
 800a922:	699a      	ldr	r2, [r3, #24]
 800a924:	68bb      	ldr	r3, [r7, #8]
 800a926:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 800a92a:	490e      	ldr	r1, [pc, #56]	; (800a964 <FLASH_WaitForLastOperation+0xa4>)
 800a92c:	4313      	orrs	r3, r2
 800a92e:	618b      	str	r3, [r1, #24]
 800a930:	68bb      	ldr	r3, [r7, #8]
 800a932:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 800a936:	2b00      	cmp	r3, #0
 800a938:	d004      	beq.n	800a944 <FLASH_WaitForLastOperation+0x84>
 800a93a:	4a0a      	ldr	r2, [pc, #40]	; (800a964 <FLASH_WaitForLastOperation+0xa4>)
 800a93c:	68bb      	ldr	r3, [r7, #8]
 800a93e:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 800a942:	6113      	str	r3, [r2, #16]

    return HAL_ERROR;
 800a944:	2301      	movs	r3, #1
 800a946:	e009      	b.n	800a95c <FLASH_WaitForLastOperation+0x9c>
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 800a948:	4b06      	ldr	r3, [pc, #24]	; (800a964 <FLASH_WaitForLastOperation+0xa4>)
 800a94a:	691b      	ldr	r3, [r3, #16]
 800a94c:	f003 0301 	and.w	r3, r3, #1
 800a950:	2b00      	cmp	r3, #0
 800a952:	d002      	beq.n	800a95a <FLASH_WaitForLastOperation+0x9a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800a954:	4b03      	ldr	r3, [pc, #12]	; (800a964 <FLASH_WaitForLastOperation+0xa4>)
 800a956:	2201      	movs	r2, #1
 800a958:	611a      	str	r2, [r3, #16]
  }

  /* If there is an error flag set */
  return HAL_OK;
 800a95a:	2300      	movs	r3, #0
}
 800a95c:	4618      	mov	r0, r3
 800a95e:	3710      	adds	r7, #16
 800a960:	46bd      	mov	sp, r7
 800a962:	bd80      	pop	{r7, pc}
 800a964:	40022000 	.word	0x40022000
 800a968:	2000002c 	.word	0x2000002c

0800a96c <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 800a96c:	b480      	push	{r7}
 800a96e:	b085      	sub	sp, #20
 800a970:	af00      	add	r7, sp, #0
 800a972:	60f8      	str	r0, [r7, #12]
 800a974:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 800a978:	4b0e      	ldr	r3, [pc, #56]	; (800a9b4 <FLASH_Program_DoubleWord+0x48>)
 800a97a:	695b      	ldr	r3, [r3, #20]
 800a97c:	4a0d      	ldr	r2, [pc, #52]	; (800a9b4 <FLASH_Program_DoubleWord+0x48>)
 800a97e:	f043 0301 	orr.w	r3, r3, #1
 800a982:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 800a984:	68fb      	ldr	r3, [r7, #12]
 800a986:	683a      	ldr	r2, [r7, #0]
 800a988:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 800a98a:	f3bf 8f6f 	isb	sy
}
 800a98e:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4U) = (uint32_t)(Data >> 32);
 800a990:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a994:	f04f 0200 	mov.w	r2, #0
 800a998:	f04f 0300 	mov.w	r3, #0
 800a99c:	000a      	movs	r2, r1
 800a99e:	2300      	movs	r3, #0
 800a9a0:	68f9      	ldr	r1, [r7, #12]
 800a9a2:	3104      	adds	r1, #4
 800a9a4:	4613      	mov	r3, r2
 800a9a6:	600b      	str	r3, [r1, #0]
}
 800a9a8:	bf00      	nop
 800a9aa:	3714      	adds	r7, #20
 800a9ac:	46bd      	mov	sp, r7
 800a9ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9b2:	4770      	bx	lr
 800a9b4:	40022000 	.word	0x40022000

0800a9b8 <FLASH_Program_Fast>:
  * @param  Address specifies the address to be programmed.
  * @param  DataAddress specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
 800a9b8:	b480      	push	{r7}
 800a9ba:	b089      	sub	sp, #36	; 0x24
 800a9bc:	af00      	add	r7, sp, #0
 800a9be:	6078      	str	r0, [r7, #4]
 800a9c0:	6039      	str	r1, [r7, #0]
  uint32_t primask_bit;
  uint8_t row_index = (2*FLASH_NB_DOUBLE_WORDS_IN_ROW);
 800a9c2:	2340      	movs	r3, #64	; 0x40
 800a9c4:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *dest_addr = (__IO uint32_t*)Address;
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	61bb      	str	r3, [r7, #24]
  __IO uint32_t *src_addr = (__IO uint32_t*)DataAddress;
 800a9ca:	683b      	ldr	r3, [r7, #0]
 800a9cc:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 800a9ce:	4b14      	ldr	r3, [pc, #80]	; (800aa20 <FLASH_Program_Fast+0x68>)
 800a9d0:	695b      	ldr	r3, [r3, #20]
 800a9d2:	4a13      	ldr	r2, [pc, #76]	; (800aa20 <FLASH_Program_Fast+0x68>)
 800a9d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a9d8:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a9da:	f3ef 8310 	mrs	r3, PRIMASK
 800a9de:	60fb      	str	r3, [r7, #12]
  return(result);
 800a9e0:	68fb      	ldr	r3, [r7, #12]

  /* Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 800a9e2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800a9e4:	b672      	cpsid	i
}
 800a9e6:	bf00      	nop
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 800a9e8:	697b      	ldr	r3, [r7, #20]
 800a9ea:	681a      	ldr	r2, [r3, #0]
 800a9ec:	69bb      	ldr	r3, [r7, #24]
 800a9ee:	601a      	str	r2, [r3, #0]
    dest_addr++;
 800a9f0:	69bb      	ldr	r3, [r7, #24]
 800a9f2:	3304      	adds	r3, #4
 800a9f4:	61bb      	str	r3, [r7, #24]
    src_addr++;
 800a9f6:	697b      	ldr	r3, [r7, #20]
 800a9f8:	3304      	adds	r3, #4
 800a9fa:	617b      	str	r3, [r7, #20]
    row_index--;
 800a9fc:	7ffb      	ldrb	r3, [r7, #31]
 800a9fe:	3b01      	subs	r3, #1
 800aa00:	77fb      	strb	r3, [r7, #31]
  } while (row_index != 0U);
 800aa02:	7ffb      	ldrb	r3, [r7, #31]
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	d1ef      	bne.n	800a9e8 <FLASH_Program_Fast+0x30>
 800aa08:	693b      	ldr	r3, [r7, #16]
 800aa0a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800aa0c:	68bb      	ldr	r3, [r7, #8]
 800aa0e:	f383 8810 	msr	PRIMASK, r3
}
 800aa12:	bf00      	nop

  /* Re-enable the interrupts */
  __set_PRIMASK(primask_bit);
}
 800aa14:	bf00      	nop
 800aa16:	3724      	adds	r7, #36	; 0x24
 800aa18:	46bd      	mov	sp, r7
 800aa1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa1e:	4770      	bx	lr
 800aa20:	40022000 	.word	0x40022000

0800aa24 <HAL_FLASHEx_Erase>:
  *         the pages have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 800aa24:	b580      	push	{r7, lr}
 800aa26:	b084      	sub	sp, #16
 800aa28:	af00      	add	r7, sp, #0
 800aa2a:	6078      	str	r0, [r7, #4]
 800aa2c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t page_index;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800aa2e:	4b49      	ldr	r3, [pc, #292]	; (800ab54 <HAL_FLASHEx_Erase+0x130>)
 800aa30:	781b      	ldrb	r3, [r3, #0]
 800aa32:	2b01      	cmp	r3, #1
 800aa34:	d101      	bne.n	800aa3a <HAL_FLASHEx_Erase+0x16>
 800aa36:	2302      	movs	r3, #2
 800aa38:	e087      	b.n	800ab4a <HAL_FLASHEx_Erase+0x126>
 800aa3a:	4b46      	ldr	r3, [pc, #280]	; (800ab54 <HAL_FLASHEx_Erase+0x130>)
 800aa3c:	2201      	movs	r2, #1
 800aa3e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800aa40:	f24c 3050 	movw	r0, #50000	; 0xc350
 800aa44:	f7ff ff3c 	bl	800a8c0 <FLASH_WaitForLastOperation>
 800aa48:	4603      	mov	r3, r0
 800aa4a:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 800aa4c:	7bfb      	ldrb	r3, [r7, #15]
 800aa4e:	2b00      	cmp	r3, #0
 800aa50:	d177      	bne.n	800ab42 <HAL_FLASHEx_Erase+0x11e>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800aa52:	4b40      	ldr	r3, [pc, #256]	; (800ab54 <HAL_FLASHEx_Erase+0x130>)
 800aa54:	2200      	movs	r2, #0
 800aa56:	605a      	str	r2, [r3, #4]

    /* Deactivate the cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 800aa58:	4b3f      	ldr	r3, [pc, #252]	; (800ab58 <HAL_FLASHEx_Erase+0x134>)
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	d013      	beq.n	800aa8c <HAL_FLASHEx_Erase+0x68>
    {
      if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 800aa64:	4b3c      	ldr	r3, [pc, #240]	; (800ab58 <HAL_FLASHEx_Erase+0x134>)
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	d009      	beq.n	800aa84 <HAL_FLASHEx_Erase+0x60>
      {
        /* Disable data cache  */
        __HAL_FLASH_DATA_CACHE_DISABLE();
 800aa70:	4b39      	ldr	r3, [pc, #228]	; (800ab58 <HAL_FLASHEx_Erase+0x134>)
 800aa72:	681b      	ldr	r3, [r3, #0]
 800aa74:	4a38      	ldr	r2, [pc, #224]	; (800ab58 <HAL_FLASHEx_Erase+0x134>)
 800aa76:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800aa7a:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 800aa7c:	4b35      	ldr	r3, [pc, #212]	; (800ab54 <HAL_FLASHEx_Erase+0x130>)
 800aa7e:	2203      	movs	r2, #3
 800aa80:	771a      	strb	r2, [r3, #28]
 800aa82:	e016      	b.n	800aab2 <HAL_FLASHEx_Erase+0x8e>
      }
      else
      {
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 800aa84:	4b33      	ldr	r3, [pc, #204]	; (800ab54 <HAL_FLASHEx_Erase+0x130>)
 800aa86:	2201      	movs	r2, #1
 800aa88:	771a      	strb	r2, [r3, #28]
 800aa8a:	e012      	b.n	800aab2 <HAL_FLASHEx_Erase+0x8e>
      }
    }
    else if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 800aa8c:	4b32      	ldr	r3, [pc, #200]	; (800ab58 <HAL_FLASHEx_Erase+0x134>)
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	d009      	beq.n	800aaac <HAL_FLASHEx_Erase+0x88>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 800aa98:	4b2f      	ldr	r3, [pc, #188]	; (800ab58 <HAL_FLASHEx_Erase+0x134>)
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	4a2e      	ldr	r2, [pc, #184]	; (800ab58 <HAL_FLASHEx_Erase+0x134>)
 800aa9e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800aaa2:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 800aaa4:	4b2b      	ldr	r3, [pc, #172]	; (800ab54 <HAL_FLASHEx_Erase+0x130>)
 800aaa6:	2202      	movs	r2, #2
 800aaa8:	771a      	strb	r2, [r3, #28]
 800aaaa:	e002      	b.n	800aab2 <HAL_FLASHEx_Erase+0x8e>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 800aaac:	4b29      	ldr	r3, [pc, #164]	; (800ab54 <HAL_FLASHEx_Erase+0x130>)
 800aaae:	2200      	movs	r2, #0
 800aab0:	771a      	strb	r2, [r3, #28]
    }

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	2b01      	cmp	r3, #1
 800aab8:	d113      	bne.n	800aae2 <HAL_FLASHEx_Erase+0xbe>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	685b      	ldr	r3, [r3, #4]
 800aabe:	4618      	mov	r0, r3
 800aac0:	f000 f84c 	bl	800ab5c <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800aac4:	f24c 3050 	movw	r0, #50000	; 0xc350
 800aac8:	f7ff fefa 	bl	800a8c0 <FLASH_WaitForLastOperation>
 800aacc:	4603      	mov	r3, r0
 800aace:	73fb      	strb	r3, [r7, #15]
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
      /* If the erase operation is completed, disable the MER1 and MER2 Bits */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
 800aad0:	4b21      	ldr	r3, [pc, #132]	; (800ab58 <HAL_FLASHEx_Erase+0x134>)
 800aad2:	695b      	ldr	r3, [r3, #20]
 800aad4:	4a20      	ldr	r2, [pc, #128]	; (800ab58 <HAL_FLASHEx_Erase+0x134>)
 800aad6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800aada:	f023 0304 	bic.w	r3, r3, #4
 800aade:	6153      	str	r3, [r2, #20]
 800aae0:	e02d      	b.n	800ab3e <HAL_FLASHEx_Erase+0x11a>
#endif
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 800aae2:	683b      	ldr	r3, [r7, #0]
 800aae4:	f04f 32ff 	mov.w	r2, #4294967295
 800aae8:	601a      	str	r2, [r3, #0]

      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	689b      	ldr	r3, [r3, #8]
 800aaee:	60bb      	str	r3, [r7, #8]
 800aaf0:	e01d      	b.n	800ab2e <HAL_FLASHEx_Erase+0x10a>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	685b      	ldr	r3, [r3, #4]
 800aaf6:	4619      	mov	r1, r3
 800aaf8:	68b8      	ldr	r0, [r7, #8]
 800aafa:	f000 f857 	bl	800abac <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800aafe:	f24c 3050 	movw	r0, #50000	; 0xc350
 800ab02:	f7ff fedd 	bl	800a8c0 <FLASH_WaitForLastOperation>
 800ab06:	4603      	mov	r3, r0
 800ab08:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the PER Bit */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 800ab0a:	4b13      	ldr	r3, [pc, #76]	; (800ab58 <HAL_FLASHEx_Erase+0x134>)
 800ab0c:	695b      	ldr	r3, [r3, #20]
 800ab0e:	4a12      	ldr	r2, [pc, #72]	; (800ab58 <HAL_FLASHEx_Erase+0x134>)
 800ab10:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800ab14:	f023 0302 	bic.w	r3, r3, #2
 800ab18:	6153      	str	r3, [r2, #20]

        if (status != HAL_OK)
 800ab1a:	7bfb      	ldrb	r3, [r7, #15]
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	d003      	beq.n	800ab28 <HAL_FLASHEx_Erase+0x104>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = page_index;
 800ab20:	683b      	ldr	r3, [r7, #0]
 800ab22:	68ba      	ldr	r2, [r7, #8]
 800ab24:	601a      	str	r2, [r3, #0]
          break;
 800ab26:	e00a      	b.n	800ab3e <HAL_FLASHEx_Erase+0x11a>
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 800ab28:	68bb      	ldr	r3, [r7, #8]
 800ab2a:	3301      	adds	r3, #1
 800ab2c:	60bb      	str	r3, [r7, #8]
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	689a      	ldr	r2, [r3, #8]
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	68db      	ldr	r3, [r3, #12]
 800ab36:	4413      	add	r3, r2
 800ab38:	68ba      	ldr	r2, [r7, #8]
 800ab3a:	429a      	cmp	r2, r3
 800ab3c:	d3d9      	bcc.n	800aaf2 <HAL_FLASHEx_Erase+0xce>
        }
      }
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 800ab3e:	f000 f86b 	bl	800ac18 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800ab42:	4b04      	ldr	r3, [pc, #16]	; (800ab54 <HAL_FLASHEx_Erase+0x130>)
 800ab44:	2200      	movs	r2, #0
 800ab46:	701a      	strb	r2, [r3, #0]

  return status;
 800ab48:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab4a:	4618      	mov	r0, r3
 800ab4c:	3710      	adds	r7, #16
 800ab4e:	46bd      	mov	sp, r7
 800ab50:	bd80      	pop	{r7, pc}
 800ab52:	bf00      	nop
 800ab54:	2000002c 	.word	0x2000002c
 800ab58:	40022000 	.word	0x40022000

0800ab5c <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 800ab5c:	b480      	push	{r7}
 800ab5e:	b083      	sub	sp, #12
 800ab60:	af00      	add	r7, sp, #0
 800ab62:	6078      	str	r0, [r7, #4]
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if((Banks & FLASH_BANK_1) != 0U)
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	f003 0301 	and.w	r3, r3, #1
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d005      	beq.n	800ab7a <FLASH_MassErase+0x1e>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 800ab6e:	4b0e      	ldr	r3, [pc, #56]	; (800aba8 <FLASH_MassErase+0x4c>)
 800ab70:	695b      	ldr	r3, [r3, #20]
 800ab72:	4a0d      	ldr	r2, [pc, #52]	; (800aba8 <FLASH_MassErase+0x4c>)
 800ab74:	f043 0304 	orr.w	r3, r3, #4
 800ab78:	6153      	str	r3, [r2, #20]
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
    /* Set the Mass Erase Bit for the bank 2 if requested */
    if((Banks & FLASH_BANK_2) != 0U)
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	f003 0302 	and.w	r3, r3, #2
 800ab80:	2b00      	cmp	r3, #0
 800ab82:	d005      	beq.n	800ab90 <FLASH_MassErase+0x34>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER2);
 800ab84:	4b08      	ldr	r3, [pc, #32]	; (800aba8 <FLASH_MassErase+0x4c>)
 800ab86:	695b      	ldr	r3, [r3, #20]
 800ab88:	4a07      	ldr	r2, [pc, #28]	; (800aba8 <FLASH_MassErase+0x4c>)
 800ab8a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ab8e:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800ab90:	4b05      	ldr	r3, [pc, #20]	; (800aba8 <FLASH_MassErase+0x4c>)
 800ab92:	695b      	ldr	r3, [r3, #20]
 800ab94:	4a04      	ldr	r2, [pc, #16]	; (800aba8 <FLASH_MassErase+0x4c>)
 800ab96:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ab9a:	6153      	str	r3, [r2, #20]
}
 800ab9c:	bf00      	nop
 800ab9e:	370c      	adds	r7, #12
 800aba0:	46bd      	mov	sp, r7
 800aba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aba6:	4770      	bx	lr
 800aba8:	40022000 	.word	0x40022000

0800abac <FLASH_PageErase>:
  *            @arg FLASH_BANK_1: Page in bank 1 to be erased
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 800abac:	b480      	push	{r7}
 800abae:	b083      	sub	sp, #12
 800abb0:	af00      	add	r7, sp, #0
 800abb2:	6078      	str	r0, [r7, #4]
 800abb4:	6039      	str	r1, [r7, #0]
  else
#endif
  {
    assert_param(IS_FLASH_BANK_EXCLUSIVE(Banks));

    if((Banks & FLASH_BANK_1) != 0U)
 800abb6:	683b      	ldr	r3, [r7, #0]
 800abb8:	f003 0301 	and.w	r3, r3, #1
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	d006      	beq.n	800abce <FLASH_PageErase+0x22>
    {
      CLEAR_BIT(FLASH->CR, FLASH_CR_BKER);
 800abc0:	4b14      	ldr	r3, [pc, #80]	; (800ac14 <FLASH_PageErase+0x68>)
 800abc2:	695b      	ldr	r3, [r3, #20]
 800abc4:	4a13      	ldr	r2, [pc, #76]	; (800ac14 <FLASH_PageErase+0x68>)
 800abc6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800abca:	6153      	str	r3, [r2, #20]
 800abcc:	e005      	b.n	800abda <FLASH_PageErase+0x2e>
    }
    else
    {
      SET_BIT(FLASH->CR, FLASH_CR_BKER);
 800abce:	4b11      	ldr	r3, [pc, #68]	; (800ac14 <FLASH_PageErase+0x68>)
 800abd0:	695b      	ldr	r3, [r3, #20]
 800abd2:	4a10      	ldr	r2, [pc, #64]	; (800ac14 <FLASH_PageErase+0x68>)
 800abd4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800abd8:	6153      	str	r3, [r2, #20]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 800abda:	4b0e      	ldr	r3, [pc, #56]	; (800ac14 <FLASH_PageErase+0x68>)
 800abdc:	695b      	ldr	r3, [r3, #20]
 800abde:	f423 62ff 	bic.w	r2, r3, #2040	; 0x7f8
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	00db      	lsls	r3, r3, #3
 800abe6:	f403 63ff 	and.w	r3, r3, #2040	; 0x7f8
 800abea:	490a      	ldr	r1, [pc, #40]	; (800ac14 <FLASH_PageErase+0x68>)
 800abec:	4313      	orrs	r3, r2
 800abee:	614b      	str	r3, [r1, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 800abf0:	4b08      	ldr	r3, [pc, #32]	; (800ac14 <FLASH_PageErase+0x68>)
 800abf2:	695b      	ldr	r3, [r3, #20]
 800abf4:	4a07      	ldr	r2, [pc, #28]	; (800ac14 <FLASH_PageErase+0x68>)
 800abf6:	f043 0302 	orr.w	r3, r3, #2
 800abfa:	6153      	str	r3, [r2, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800abfc:	4b05      	ldr	r3, [pc, #20]	; (800ac14 <FLASH_PageErase+0x68>)
 800abfe:	695b      	ldr	r3, [r3, #20]
 800ac00:	4a04      	ldr	r2, [pc, #16]	; (800ac14 <FLASH_PageErase+0x68>)
 800ac02:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ac06:	6153      	str	r3, [r2, #20]
}
 800ac08:	bf00      	nop
 800ac0a:	370c      	adds	r7, #12
 800ac0c:	46bd      	mov	sp, r7
 800ac0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac12:	4770      	bx	lr
 800ac14:	40022000 	.word	0x40022000

0800ac18 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 800ac18:	b480      	push	{r7}
 800ac1a:	b083      	sub	sp, #12
 800ac1c:	af00      	add	r7, sp, #0
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 800ac1e:	4b21      	ldr	r3, [pc, #132]	; (800aca4 <FLASH_FlushCaches+0x8c>)
 800ac20:	7f1b      	ldrb	r3, [r3, #28]
 800ac22:	71fb      	strb	r3, [r7, #7]

  /* Flush instruction cache  */
  if((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 800ac24:	79fb      	ldrb	r3, [r7, #7]
 800ac26:	2b01      	cmp	r3, #1
 800ac28:	d002      	beq.n	800ac30 <FLASH_FlushCaches+0x18>
 800ac2a:	79fb      	ldrb	r3, [r7, #7]
 800ac2c:	2b03      	cmp	r3, #3
 800ac2e:	d117      	bne.n	800ac60 <FLASH_FlushCaches+0x48>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Disable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 800ac30:	4b1d      	ldr	r3, [pc, #116]	; (800aca8 <FLASH_FlushCaches+0x90>)
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	4a1c      	ldr	r2, [pc, #112]	; (800aca8 <FLASH_FlushCaches+0x90>)
 800ac36:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800ac3a:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 800ac3c:	4b1a      	ldr	r3, [pc, #104]	; (800aca8 <FLASH_FlushCaches+0x90>)
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	4a19      	ldr	r2, [pc, #100]	; (800aca8 <FLASH_FlushCaches+0x90>)
 800ac42:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800ac46:	6013      	str	r3, [r2, #0]
 800ac48:	4b17      	ldr	r3, [pc, #92]	; (800aca8 <FLASH_FlushCaches+0x90>)
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	4a16      	ldr	r2, [pc, #88]	; (800aca8 <FLASH_FlushCaches+0x90>)
 800ac4e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800ac52:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800ac54:	4b14      	ldr	r3, [pc, #80]	; (800aca8 <FLASH_FlushCaches+0x90>)
 800ac56:	681b      	ldr	r3, [r3, #0]
 800ac58:	4a13      	ldr	r2, [pc, #76]	; (800aca8 <FLASH_FlushCaches+0x90>)
 800ac5a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800ac5e:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 800ac60:	79fb      	ldrb	r3, [r7, #7]
 800ac62:	2b02      	cmp	r3, #2
 800ac64:	d002      	beq.n	800ac6c <FLASH_FlushCaches+0x54>
 800ac66:	79fb      	ldrb	r3, [r7, #7]
 800ac68:	2b03      	cmp	r3, #3
 800ac6a:	d111      	bne.n	800ac90 <FLASH_FlushCaches+0x78>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 800ac6c:	4b0e      	ldr	r3, [pc, #56]	; (800aca8 <FLASH_FlushCaches+0x90>)
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	4a0d      	ldr	r2, [pc, #52]	; (800aca8 <FLASH_FlushCaches+0x90>)
 800ac72:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800ac76:	6013      	str	r3, [r2, #0]
 800ac78:	4b0b      	ldr	r3, [pc, #44]	; (800aca8 <FLASH_FlushCaches+0x90>)
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	4a0a      	ldr	r2, [pc, #40]	; (800aca8 <FLASH_FlushCaches+0x90>)
 800ac7e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ac82:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 800ac84:	4b08      	ldr	r3, [pc, #32]	; (800aca8 <FLASH_FlushCaches+0x90>)
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	4a07      	ldr	r2, [pc, #28]	; (800aca8 <FLASH_FlushCaches+0x90>)
 800ac8a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800ac8e:	6013      	str	r3, [r2, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 800ac90:	4b04      	ldr	r3, [pc, #16]	; (800aca4 <FLASH_FlushCaches+0x8c>)
 800ac92:	2200      	movs	r2, #0
 800ac94:	771a      	strb	r2, [r3, #28]
}
 800ac96:	bf00      	nop
 800ac98:	370c      	adds	r7, #12
 800ac9a:	46bd      	mov	sp, r7
 800ac9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aca0:	4770      	bx	lr
 800aca2:	bf00      	nop
 800aca4:	2000002c 	.word	0x2000002c
 800aca8:	40022000 	.word	0x40022000

0800acac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800acac:	b480      	push	{r7}
 800acae:	b087      	sub	sp, #28
 800acb0:	af00      	add	r7, sp, #0
 800acb2:	6078      	str	r0, [r7, #4]
 800acb4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800acb6:	2300      	movs	r3, #0
 800acb8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800acba:	e17f      	b.n	800afbc <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800acbc:	683b      	ldr	r3, [r7, #0]
 800acbe:	681a      	ldr	r2, [r3, #0]
 800acc0:	2101      	movs	r1, #1
 800acc2:	697b      	ldr	r3, [r7, #20]
 800acc4:	fa01 f303 	lsl.w	r3, r1, r3
 800acc8:	4013      	ands	r3, r2
 800acca:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800accc:	68fb      	ldr	r3, [r7, #12]
 800acce:	2b00      	cmp	r3, #0
 800acd0:	f000 8171 	beq.w	800afb6 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800acd4:	683b      	ldr	r3, [r7, #0]
 800acd6:	685b      	ldr	r3, [r3, #4]
 800acd8:	f003 0303 	and.w	r3, r3, #3
 800acdc:	2b01      	cmp	r3, #1
 800acde:	d005      	beq.n	800acec <HAL_GPIO_Init+0x40>
 800ace0:	683b      	ldr	r3, [r7, #0]
 800ace2:	685b      	ldr	r3, [r3, #4]
 800ace4:	f003 0303 	and.w	r3, r3, #3
 800ace8:	2b02      	cmp	r3, #2
 800acea:	d130      	bne.n	800ad4e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	689b      	ldr	r3, [r3, #8]
 800acf0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800acf2:	697b      	ldr	r3, [r7, #20]
 800acf4:	005b      	lsls	r3, r3, #1
 800acf6:	2203      	movs	r2, #3
 800acf8:	fa02 f303 	lsl.w	r3, r2, r3
 800acfc:	43db      	mvns	r3, r3
 800acfe:	693a      	ldr	r2, [r7, #16]
 800ad00:	4013      	ands	r3, r2
 800ad02:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800ad04:	683b      	ldr	r3, [r7, #0]
 800ad06:	68da      	ldr	r2, [r3, #12]
 800ad08:	697b      	ldr	r3, [r7, #20]
 800ad0a:	005b      	lsls	r3, r3, #1
 800ad0c:	fa02 f303 	lsl.w	r3, r2, r3
 800ad10:	693a      	ldr	r2, [r7, #16]
 800ad12:	4313      	orrs	r3, r2
 800ad14:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	693a      	ldr	r2, [r7, #16]
 800ad1a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	685b      	ldr	r3, [r3, #4]
 800ad20:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800ad22:	2201      	movs	r2, #1
 800ad24:	697b      	ldr	r3, [r7, #20]
 800ad26:	fa02 f303 	lsl.w	r3, r2, r3
 800ad2a:	43db      	mvns	r3, r3
 800ad2c:	693a      	ldr	r2, [r7, #16]
 800ad2e:	4013      	ands	r3, r2
 800ad30:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800ad32:	683b      	ldr	r3, [r7, #0]
 800ad34:	685b      	ldr	r3, [r3, #4]
 800ad36:	091b      	lsrs	r3, r3, #4
 800ad38:	f003 0201 	and.w	r2, r3, #1
 800ad3c:	697b      	ldr	r3, [r7, #20]
 800ad3e:	fa02 f303 	lsl.w	r3, r2, r3
 800ad42:	693a      	ldr	r2, [r7, #16]
 800ad44:	4313      	orrs	r3, r2
 800ad46:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	693a      	ldr	r2, [r7, #16]
 800ad4c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800ad4e:	683b      	ldr	r3, [r7, #0]
 800ad50:	685b      	ldr	r3, [r3, #4]
 800ad52:	f003 0303 	and.w	r3, r3, #3
 800ad56:	2b03      	cmp	r3, #3
 800ad58:	d118      	bne.n	800ad8c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad5e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800ad60:	2201      	movs	r2, #1
 800ad62:	697b      	ldr	r3, [r7, #20]
 800ad64:	fa02 f303 	lsl.w	r3, r2, r3
 800ad68:	43db      	mvns	r3, r3
 800ad6a:	693a      	ldr	r2, [r7, #16]
 800ad6c:	4013      	ands	r3, r2
 800ad6e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 800ad70:	683b      	ldr	r3, [r7, #0]
 800ad72:	685b      	ldr	r3, [r3, #4]
 800ad74:	08db      	lsrs	r3, r3, #3
 800ad76:	f003 0201 	and.w	r2, r3, #1
 800ad7a:	697b      	ldr	r3, [r7, #20]
 800ad7c:	fa02 f303 	lsl.w	r3, r2, r3
 800ad80:	693a      	ldr	r2, [r7, #16]
 800ad82:	4313      	orrs	r3, r2
 800ad84:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	693a      	ldr	r2, [r7, #16]
 800ad8a:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800ad8c:	683b      	ldr	r3, [r7, #0]
 800ad8e:	685b      	ldr	r3, [r3, #4]
 800ad90:	f003 0303 	and.w	r3, r3, #3
 800ad94:	2b03      	cmp	r3, #3
 800ad96:	d017      	beq.n	800adc8 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	68db      	ldr	r3, [r3, #12]
 800ad9c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800ad9e:	697b      	ldr	r3, [r7, #20]
 800ada0:	005b      	lsls	r3, r3, #1
 800ada2:	2203      	movs	r2, #3
 800ada4:	fa02 f303 	lsl.w	r3, r2, r3
 800ada8:	43db      	mvns	r3, r3
 800adaa:	693a      	ldr	r2, [r7, #16]
 800adac:	4013      	ands	r3, r2
 800adae:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800adb0:	683b      	ldr	r3, [r7, #0]
 800adb2:	689a      	ldr	r2, [r3, #8]
 800adb4:	697b      	ldr	r3, [r7, #20]
 800adb6:	005b      	lsls	r3, r3, #1
 800adb8:	fa02 f303 	lsl.w	r3, r2, r3
 800adbc:	693a      	ldr	r2, [r7, #16]
 800adbe:	4313      	orrs	r3, r2
 800adc0:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	693a      	ldr	r2, [r7, #16]
 800adc6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800adc8:	683b      	ldr	r3, [r7, #0]
 800adca:	685b      	ldr	r3, [r3, #4]
 800adcc:	f003 0303 	and.w	r3, r3, #3
 800add0:	2b02      	cmp	r3, #2
 800add2:	d123      	bne.n	800ae1c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800add4:	697b      	ldr	r3, [r7, #20]
 800add6:	08da      	lsrs	r2, r3, #3
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	3208      	adds	r2, #8
 800addc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ade0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800ade2:	697b      	ldr	r3, [r7, #20]
 800ade4:	f003 0307 	and.w	r3, r3, #7
 800ade8:	009b      	lsls	r3, r3, #2
 800adea:	220f      	movs	r2, #15
 800adec:	fa02 f303 	lsl.w	r3, r2, r3
 800adf0:	43db      	mvns	r3, r3
 800adf2:	693a      	ldr	r2, [r7, #16]
 800adf4:	4013      	ands	r3, r2
 800adf6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800adf8:	683b      	ldr	r3, [r7, #0]
 800adfa:	691a      	ldr	r2, [r3, #16]
 800adfc:	697b      	ldr	r3, [r7, #20]
 800adfe:	f003 0307 	and.w	r3, r3, #7
 800ae02:	009b      	lsls	r3, r3, #2
 800ae04:	fa02 f303 	lsl.w	r3, r2, r3
 800ae08:	693a      	ldr	r2, [r7, #16]
 800ae0a:	4313      	orrs	r3, r2
 800ae0c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800ae0e:	697b      	ldr	r3, [r7, #20]
 800ae10:	08da      	lsrs	r2, r3, #3
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	3208      	adds	r2, #8
 800ae16:	6939      	ldr	r1, [r7, #16]
 800ae18:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	681b      	ldr	r3, [r3, #0]
 800ae20:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800ae22:	697b      	ldr	r3, [r7, #20]
 800ae24:	005b      	lsls	r3, r3, #1
 800ae26:	2203      	movs	r2, #3
 800ae28:	fa02 f303 	lsl.w	r3, r2, r3
 800ae2c:	43db      	mvns	r3, r3
 800ae2e:	693a      	ldr	r2, [r7, #16]
 800ae30:	4013      	ands	r3, r2
 800ae32:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800ae34:	683b      	ldr	r3, [r7, #0]
 800ae36:	685b      	ldr	r3, [r3, #4]
 800ae38:	f003 0203 	and.w	r2, r3, #3
 800ae3c:	697b      	ldr	r3, [r7, #20]
 800ae3e:	005b      	lsls	r3, r3, #1
 800ae40:	fa02 f303 	lsl.w	r3, r2, r3
 800ae44:	693a      	ldr	r2, [r7, #16]
 800ae46:	4313      	orrs	r3, r2
 800ae48:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	693a      	ldr	r2, [r7, #16]
 800ae4e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800ae50:	683b      	ldr	r3, [r7, #0]
 800ae52:	685b      	ldr	r3, [r3, #4]
 800ae54:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800ae58:	2b00      	cmp	r3, #0
 800ae5a:	f000 80ac 	beq.w	800afb6 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800ae5e:	4b5f      	ldr	r3, [pc, #380]	; (800afdc <HAL_GPIO_Init+0x330>)
 800ae60:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ae62:	4a5e      	ldr	r2, [pc, #376]	; (800afdc <HAL_GPIO_Init+0x330>)
 800ae64:	f043 0301 	orr.w	r3, r3, #1
 800ae68:	6613      	str	r3, [r2, #96]	; 0x60
 800ae6a:	4b5c      	ldr	r3, [pc, #368]	; (800afdc <HAL_GPIO_Init+0x330>)
 800ae6c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ae6e:	f003 0301 	and.w	r3, r3, #1
 800ae72:	60bb      	str	r3, [r7, #8]
 800ae74:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800ae76:	4a5a      	ldr	r2, [pc, #360]	; (800afe0 <HAL_GPIO_Init+0x334>)
 800ae78:	697b      	ldr	r3, [r7, #20]
 800ae7a:	089b      	lsrs	r3, r3, #2
 800ae7c:	3302      	adds	r3, #2
 800ae7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ae82:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800ae84:	697b      	ldr	r3, [r7, #20]
 800ae86:	f003 0303 	and.w	r3, r3, #3
 800ae8a:	009b      	lsls	r3, r3, #2
 800ae8c:	220f      	movs	r2, #15
 800ae8e:	fa02 f303 	lsl.w	r3, r2, r3
 800ae92:	43db      	mvns	r3, r3
 800ae94:	693a      	ldr	r2, [r7, #16]
 800ae96:	4013      	ands	r3, r2
 800ae98:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800aea0:	d025      	beq.n	800aeee <HAL_GPIO_Init+0x242>
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	4a4f      	ldr	r2, [pc, #316]	; (800afe4 <HAL_GPIO_Init+0x338>)
 800aea6:	4293      	cmp	r3, r2
 800aea8:	d01f      	beq.n	800aeea <HAL_GPIO_Init+0x23e>
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	4a4e      	ldr	r2, [pc, #312]	; (800afe8 <HAL_GPIO_Init+0x33c>)
 800aeae:	4293      	cmp	r3, r2
 800aeb0:	d019      	beq.n	800aee6 <HAL_GPIO_Init+0x23a>
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	4a4d      	ldr	r2, [pc, #308]	; (800afec <HAL_GPIO_Init+0x340>)
 800aeb6:	4293      	cmp	r3, r2
 800aeb8:	d013      	beq.n	800aee2 <HAL_GPIO_Init+0x236>
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	4a4c      	ldr	r2, [pc, #304]	; (800aff0 <HAL_GPIO_Init+0x344>)
 800aebe:	4293      	cmp	r3, r2
 800aec0:	d00d      	beq.n	800aede <HAL_GPIO_Init+0x232>
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	4a4b      	ldr	r2, [pc, #300]	; (800aff4 <HAL_GPIO_Init+0x348>)
 800aec6:	4293      	cmp	r3, r2
 800aec8:	d007      	beq.n	800aeda <HAL_GPIO_Init+0x22e>
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	4a4a      	ldr	r2, [pc, #296]	; (800aff8 <HAL_GPIO_Init+0x34c>)
 800aece:	4293      	cmp	r3, r2
 800aed0:	d101      	bne.n	800aed6 <HAL_GPIO_Init+0x22a>
 800aed2:	2306      	movs	r3, #6
 800aed4:	e00c      	b.n	800aef0 <HAL_GPIO_Init+0x244>
 800aed6:	2307      	movs	r3, #7
 800aed8:	e00a      	b.n	800aef0 <HAL_GPIO_Init+0x244>
 800aeda:	2305      	movs	r3, #5
 800aedc:	e008      	b.n	800aef0 <HAL_GPIO_Init+0x244>
 800aede:	2304      	movs	r3, #4
 800aee0:	e006      	b.n	800aef0 <HAL_GPIO_Init+0x244>
 800aee2:	2303      	movs	r3, #3
 800aee4:	e004      	b.n	800aef0 <HAL_GPIO_Init+0x244>
 800aee6:	2302      	movs	r3, #2
 800aee8:	e002      	b.n	800aef0 <HAL_GPIO_Init+0x244>
 800aeea:	2301      	movs	r3, #1
 800aeec:	e000      	b.n	800aef0 <HAL_GPIO_Init+0x244>
 800aeee:	2300      	movs	r3, #0
 800aef0:	697a      	ldr	r2, [r7, #20]
 800aef2:	f002 0203 	and.w	r2, r2, #3
 800aef6:	0092      	lsls	r2, r2, #2
 800aef8:	4093      	lsls	r3, r2
 800aefa:	693a      	ldr	r2, [r7, #16]
 800aefc:	4313      	orrs	r3, r2
 800aefe:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800af00:	4937      	ldr	r1, [pc, #220]	; (800afe0 <HAL_GPIO_Init+0x334>)
 800af02:	697b      	ldr	r3, [r7, #20]
 800af04:	089b      	lsrs	r3, r3, #2
 800af06:	3302      	adds	r3, #2
 800af08:	693a      	ldr	r2, [r7, #16]
 800af0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800af0e:	4b3b      	ldr	r3, [pc, #236]	; (800affc <HAL_GPIO_Init+0x350>)
 800af10:	689b      	ldr	r3, [r3, #8]
 800af12:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	43db      	mvns	r3, r3
 800af18:	693a      	ldr	r2, [r7, #16]
 800af1a:	4013      	ands	r3, r2
 800af1c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800af1e:	683b      	ldr	r3, [r7, #0]
 800af20:	685b      	ldr	r3, [r3, #4]
 800af22:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800af26:	2b00      	cmp	r3, #0
 800af28:	d003      	beq.n	800af32 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800af2a:	693a      	ldr	r2, [r7, #16]
 800af2c:	68fb      	ldr	r3, [r7, #12]
 800af2e:	4313      	orrs	r3, r2
 800af30:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800af32:	4a32      	ldr	r2, [pc, #200]	; (800affc <HAL_GPIO_Init+0x350>)
 800af34:	693b      	ldr	r3, [r7, #16]
 800af36:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800af38:	4b30      	ldr	r3, [pc, #192]	; (800affc <HAL_GPIO_Init+0x350>)
 800af3a:	68db      	ldr	r3, [r3, #12]
 800af3c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800af3e:	68fb      	ldr	r3, [r7, #12]
 800af40:	43db      	mvns	r3, r3
 800af42:	693a      	ldr	r2, [r7, #16]
 800af44:	4013      	ands	r3, r2
 800af46:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800af48:	683b      	ldr	r3, [r7, #0]
 800af4a:	685b      	ldr	r3, [r3, #4]
 800af4c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800af50:	2b00      	cmp	r3, #0
 800af52:	d003      	beq.n	800af5c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800af54:	693a      	ldr	r2, [r7, #16]
 800af56:	68fb      	ldr	r3, [r7, #12]
 800af58:	4313      	orrs	r3, r2
 800af5a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800af5c:	4a27      	ldr	r2, [pc, #156]	; (800affc <HAL_GPIO_Init+0x350>)
 800af5e:	693b      	ldr	r3, [r7, #16]
 800af60:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800af62:	4b26      	ldr	r3, [pc, #152]	; (800affc <HAL_GPIO_Init+0x350>)
 800af64:	685b      	ldr	r3, [r3, #4]
 800af66:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	43db      	mvns	r3, r3
 800af6c:	693a      	ldr	r2, [r7, #16]
 800af6e:	4013      	ands	r3, r2
 800af70:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800af72:	683b      	ldr	r3, [r7, #0]
 800af74:	685b      	ldr	r3, [r3, #4]
 800af76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	d003      	beq.n	800af86 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800af7e:	693a      	ldr	r2, [r7, #16]
 800af80:	68fb      	ldr	r3, [r7, #12]
 800af82:	4313      	orrs	r3, r2
 800af84:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800af86:	4a1d      	ldr	r2, [pc, #116]	; (800affc <HAL_GPIO_Init+0x350>)
 800af88:	693b      	ldr	r3, [r7, #16]
 800af8a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800af8c:	4b1b      	ldr	r3, [pc, #108]	; (800affc <HAL_GPIO_Init+0x350>)
 800af8e:	681b      	ldr	r3, [r3, #0]
 800af90:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800af92:	68fb      	ldr	r3, [r7, #12]
 800af94:	43db      	mvns	r3, r3
 800af96:	693a      	ldr	r2, [r7, #16]
 800af98:	4013      	ands	r3, r2
 800af9a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800af9c:	683b      	ldr	r3, [r7, #0]
 800af9e:	685b      	ldr	r3, [r3, #4]
 800afa0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800afa4:	2b00      	cmp	r3, #0
 800afa6:	d003      	beq.n	800afb0 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 800afa8:	693a      	ldr	r2, [r7, #16]
 800afaa:	68fb      	ldr	r3, [r7, #12]
 800afac:	4313      	orrs	r3, r2
 800afae:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800afb0:	4a12      	ldr	r2, [pc, #72]	; (800affc <HAL_GPIO_Init+0x350>)
 800afb2:	693b      	ldr	r3, [r7, #16]
 800afb4:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800afb6:	697b      	ldr	r3, [r7, #20]
 800afb8:	3301      	adds	r3, #1
 800afba:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800afbc:	683b      	ldr	r3, [r7, #0]
 800afbe:	681a      	ldr	r2, [r3, #0]
 800afc0:	697b      	ldr	r3, [r7, #20]
 800afc2:	fa22 f303 	lsr.w	r3, r2, r3
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	f47f ae78 	bne.w	800acbc <HAL_GPIO_Init+0x10>
  }
}
 800afcc:	bf00      	nop
 800afce:	bf00      	nop
 800afd0:	371c      	adds	r7, #28
 800afd2:	46bd      	mov	sp, r7
 800afd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afd8:	4770      	bx	lr
 800afda:	bf00      	nop
 800afdc:	40021000 	.word	0x40021000
 800afe0:	40010000 	.word	0x40010000
 800afe4:	48000400 	.word	0x48000400
 800afe8:	48000800 	.word	0x48000800
 800afec:	48000c00 	.word	0x48000c00
 800aff0:	48001000 	.word	0x48001000
 800aff4:	48001400 	.word	0x48001400
 800aff8:	48001800 	.word	0x48001800
 800affc:	40010400 	.word	0x40010400

0800b000 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800b000:	b480      	push	{r7}
 800b002:	b087      	sub	sp, #28
 800b004:	af00      	add	r7, sp, #0
 800b006:	6078      	str	r0, [r7, #4]
 800b008:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800b00a:	2300      	movs	r3, #0
 800b00c:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 800b00e:	e0cd      	b.n	800b1ac <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 800b010:	2201      	movs	r2, #1
 800b012:	697b      	ldr	r3, [r7, #20]
 800b014:	fa02 f303 	lsl.w	r3, r2, r3
 800b018:	683a      	ldr	r2, [r7, #0]
 800b01a:	4013      	ands	r3, r2
 800b01c:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800b01e:	693b      	ldr	r3, [r7, #16]
 800b020:	2b00      	cmp	r3, #0
 800b022:	f000 80c0 	beq.w	800b1a6 <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 800b026:	4a68      	ldr	r2, [pc, #416]	; (800b1c8 <HAL_GPIO_DeInit+0x1c8>)
 800b028:	697b      	ldr	r3, [r7, #20]
 800b02a:	089b      	lsrs	r3, r3, #2
 800b02c:	3302      	adds	r3, #2
 800b02e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b032:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 800b034:	697b      	ldr	r3, [r7, #20]
 800b036:	f003 0303 	and.w	r3, r3, #3
 800b03a:	009b      	lsls	r3, r3, #2
 800b03c:	220f      	movs	r2, #15
 800b03e:	fa02 f303 	lsl.w	r3, r2, r3
 800b042:	68fa      	ldr	r2, [r7, #12]
 800b044:	4013      	ands	r3, r2
 800b046:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800b04e:	d025      	beq.n	800b09c <HAL_GPIO_DeInit+0x9c>
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	4a5e      	ldr	r2, [pc, #376]	; (800b1cc <HAL_GPIO_DeInit+0x1cc>)
 800b054:	4293      	cmp	r3, r2
 800b056:	d01f      	beq.n	800b098 <HAL_GPIO_DeInit+0x98>
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	4a5d      	ldr	r2, [pc, #372]	; (800b1d0 <HAL_GPIO_DeInit+0x1d0>)
 800b05c:	4293      	cmp	r3, r2
 800b05e:	d019      	beq.n	800b094 <HAL_GPIO_DeInit+0x94>
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	4a5c      	ldr	r2, [pc, #368]	; (800b1d4 <HAL_GPIO_DeInit+0x1d4>)
 800b064:	4293      	cmp	r3, r2
 800b066:	d013      	beq.n	800b090 <HAL_GPIO_DeInit+0x90>
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	4a5b      	ldr	r2, [pc, #364]	; (800b1d8 <HAL_GPIO_DeInit+0x1d8>)
 800b06c:	4293      	cmp	r3, r2
 800b06e:	d00d      	beq.n	800b08c <HAL_GPIO_DeInit+0x8c>
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	4a5a      	ldr	r2, [pc, #360]	; (800b1dc <HAL_GPIO_DeInit+0x1dc>)
 800b074:	4293      	cmp	r3, r2
 800b076:	d007      	beq.n	800b088 <HAL_GPIO_DeInit+0x88>
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	4a59      	ldr	r2, [pc, #356]	; (800b1e0 <HAL_GPIO_DeInit+0x1e0>)
 800b07c:	4293      	cmp	r3, r2
 800b07e:	d101      	bne.n	800b084 <HAL_GPIO_DeInit+0x84>
 800b080:	2306      	movs	r3, #6
 800b082:	e00c      	b.n	800b09e <HAL_GPIO_DeInit+0x9e>
 800b084:	2307      	movs	r3, #7
 800b086:	e00a      	b.n	800b09e <HAL_GPIO_DeInit+0x9e>
 800b088:	2305      	movs	r3, #5
 800b08a:	e008      	b.n	800b09e <HAL_GPIO_DeInit+0x9e>
 800b08c:	2304      	movs	r3, #4
 800b08e:	e006      	b.n	800b09e <HAL_GPIO_DeInit+0x9e>
 800b090:	2303      	movs	r3, #3
 800b092:	e004      	b.n	800b09e <HAL_GPIO_DeInit+0x9e>
 800b094:	2302      	movs	r3, #2
 800b096:	e002      	b.n	800b09e <HAL_GPIO_DeInit+0x9e>
 800b098:	2301      	movs	r3, #1
 800b09a:	e000      	b.n	800b09e <HAL_GPIO_DeInit+0x9e>
 800b09c:	2300      	movs	r3, #0
 800b09e:	697a      	ldr	r2, [r7, #20]
 800b0a0:	f002 0203 	and.w	r2, r2, #3
 800b0a4:	0092      	lsls	r2, r2, #2
 800b0a6:	4093      	lsls	r3, r2
 800b0a8:	68fa      	ldr	r2, [r7, #12]
 800b0aa:	429a      	cmp	r2, r3
 800b0ac:	d132      	bne.n	800b114 <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800b0ae:	4b4d      	ldr	r3, [pc, #308]	; (800b1e4 <HAL_GPIO_DeInit+0x1e4>)
 800b0b0:	681a      	ldr	r2, [r3, #0]
 800b0b2:	693b      	ldr	r3, [r7, #16]
 800b0b4:	43db      	mvns	r3, r3
 800b0b6:	494b      	ldr	r1, [pc, #300]	; (800b1e4 <HAL_GPIO_DeInit+0x1e4>)
 800b0b8:	4013      	ands	r3, r2
 800b0ba:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 800b0bc:	4b49      	ldr	r3, [pc, #292]	; (800b1e4 <HAL_GPIO_DeInit+0x1e4>)
 800b0be:	685a      	ldr	r2, [r3, #4]
 800b0c0:	693b      	ldr	r3, [r7, #16]
 800b0c2:	43db      	mvns	r3, r3
 800b0c4:	4947      	ldr	r1, [pc, #284]	; (800b1e4 <HAL_GPIO_DeInit+0x1e4>)
 800b0c6:	4013      	ands	r3, r2
 800b0c8:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 800b0ca:	4b46      	ldr	r3, [pc, #280]	; (800b1e4 <HAL_GPIO_DeInit+0x1e4>)
 800b0cc:	68da      	ldr	r2, [r3, #12]
 800b0ce:	693b      	ldr	r3, [r7, #16]
 800b0d0:	43db      	mvns	r3, r3
 800b0d2:	4944      	ldr	r1, [pc, #272]	; (800b1e4 <HAL_GPIO_DeInit+0x1e4>)
 800b0d4:	4013      	ands	r3, r2
 800b0d6:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 800b0d8:	4b42      	ldr	r3, [pc, #264]	; (800b1e4 <HAL_GPIO_DeInit+0x1e4>)
 800b0da:	689a      	ldr	r2, [r3, #8]
 800b0dc:	693b      	ldr	r3, [r7, #16]
 800b0de:	43db      	mvns	r3, r3
 800b0e0:	4940      	ldr	r1, [pc, #256]	; (800b1e4 <HAL_GPIO_DeInit+0x1e4>)
 800b0e2:	4013      	ands	r3, r2
 800b0e4:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 800b0e6:	697b      	ldr	r3, [r7, #20]
 800b0e8:	f003 0303 	and.w	r3, r3, #3
 800b0ec:	009b      	lsls	r3, r3, #2
 800b0ee:	220f      	movs	r2, #15
 800b0f0:	fa02 f303 	lsl.w	r3, r2, r3
 800b0f4:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 800b0f6:	4a34      	ldr	r2, [pc, #208]	; (800b1c8 <HAL_GPIO_DeInit+0x1c8>)
 800b0f8:	697b      	ldr	r3, [r7, #20]
 800b0fa:	089b      	lsrs	r3, r3, #2
 800b0fc:	3302      	adds	r3, #2
 800b0fe:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800b102:	68fb      	ldr	r3, [r7, #12]
 800b104:	43da      	mvns	r2, r3
 800b106:	4830      	ldr	r0, [pc, #192]	; (800b1c8 <HAL_GPIO_DeInit+0x1c8>)
 800b108:	697b      	ldr	r3, [r7, #20]
 800b10a:	089b      	lsrs	r3, r3, #2
 800b10c:	400a      	ands	r2, r1
 800b10e:	3302      	adds	r3, #2
 800b110:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	681a      	ldr	r2, [r3, #0]
 800b118:	697b      	ldr	r3, [r7, #20]
 800b11a:	005b      	lsls	r3, r3, #1
 800b11c:	2103      	movs	r1, #3
 800b11e:	fa01 f303 	lsl.w	r3, r1, r3
 800b122:	431a      	orrs	r2, r3
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 800b128:	697b      	ldr	r3, [r7, #20]
 800b12a:	08da      	lsrs	r2, r3, #3
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	3208      	adds	r2, #8
 800b130:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b134:	697b      	ldr	r3, [r7, #20]
 800b136:	f003 0307 	and.w	r3, r3, #7
 800b13a:	009b      	lsls	r3, r3, #2
 800b13c:	220f      	movs	r2, #15
 800b13e:	fa02 f303 	lsl.w	r3, r2, r3
 800b142:	43db      	mvns	r3, r3
 800b144:	697a      	ldr	r2, [r7, #20]
 800b146:	08d2      	lsrs	r2, r2, #3
 800b148:	4019      	ands	r1, r3
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	3208      	adds	r2, #8
 800b14e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	689a      	ldr	r2, [r3, #8]
 800b156:	697b      	ldr	r3, [r7, #20]
 800b158:	005b      	lsls	r3, r3, #1
 800b15a:	2103      	movs	r1, #3
 800b15c:	fa01 f303 	lsl.w	r3, r1, r3
 800b160:	43db      	mvns	r3, r3
 800b162:	401a      	ands	r2, r3
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	685a      	ldr	r2, [r3, #4]
 800b16c:	2101      	movs	r1, #1
 800b16e:	697b      	ldr	r3, [r7, #20]
 800b170:	fa01 f303 	lsl.w	r3, r1, r3
 800b174:	43db      	mvns	r3, r3
 800b176:	401a      	ands	r2, r3
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	68da      	ldr	r2, [r3, #12]
 800b180:	697b      	ldr	r3, [r7, #20]
 800b182:	005b      	lsls	r3, r3, #1
 800b184:	2103      	movs	r1, #3
 800b186:	fa01 f303 	lsl.w	r3, r1, r3
 800b18a:	43db      	mvns	r3, r3
 800b18c:	401a      	ands	r2, r3
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b196:	2101      	movs	r1, #1
 800b198:	697b      	ldr	r3, [r7, #20]
 800b19a:	fa01 f303 	lsl.w	r3, r1, r3
 800b19e:	43db      	mvns	r3, r3
 800b1a0:	401a      	ands	r2, r3
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 800b1a6:	697b      	ldr	r3, [r7, #20]
 800b1a8:	3301      	adds	r3, #1
 800b1aa:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 800b1ac:	683a      	ldr	r2, [r7, #0]
 800b1ae:	697b      	ldr	r3, [r7, #20]
 800b1b0:	fa22 f303 	lsr.w	r3, r2, r3
 800b1b4:	2b00      	cmp	r3, #0
 800b1b6:	f47f af2b 	bne.w	800b010 <HAL_GPIO_DeInit+0x10>
  }
}
 800b1ba:	bf00      	nop
 800b1bc:	bf00      	nop
 800b1be:	371c      	adds	r7, #28
 800b1c0:	46bd      	mov	sp, r7
 800b1c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1c6:	4770      	bx	lr
 800b1c8:	40010000 	.word	0x40010000
 800b1cc:	48000400 	.word	0x48000400
 800b1d0:	48000800 	.word	0x48000800
 800b1d4:	48000c00 	.word	0x48000c00
 800b1d8:	48001000 	.word	0x48001000
 800b1dc:	48001400 	.word	0x48001400
 800b1e0:	48001800 	.word	0x48001800
 800b1e4:	40010400 	.word	0x40010400

0800b1e8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800b1e8:	b480      	push	{r7}
 800b1ea:	b085      	sub	sp, #20
 800b1ec:	af00      	add	r7, sp, #0
 800b1ee:	6078      	str	r0, [r7, #4]
 800b1f0:	460b      	mov	r3, r1
 800b1f2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	691a      	ldr	r2, [r3, #16]
 800b1f8:	887b      	ldrh	r3, [r7, #2]
 800b1fa:	4013      	ands	r3, r2
 800b1fc:	2b00      	cmp	r3, #0
 800b1fe:	d002      	beq.n	800b206 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800b200:	2301      	movs	r3, #1
 800b202:	73fb      	strb	r3, [r7, #15]
 800b204:	e001      	b.n	800b20a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800b206:	2300      	movs	r3, #0
 800b208:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800b20a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b20c:	4618      	mov	r0, r3
 800b20e:	3714      	adds	r7, #20
 800b210:	46bd      	mov	sp, r7
 800b212:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b216:	4770      	bx	lr

0800b218 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800b218:	b480      	push	{r7}
 800b21a:	b083      	sub	sp, #12
 800b21c:	af00      	add	r7, sp, #0
 800b21e:	6078      	str	r0, [r7, #4]
 800b220:	460b      	mov	r3, r1
 800b222:	807b      	strh	r3, [r7, #2]
 800b224:	4613      	mov	r3, r2
 800b226:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800b228:	787b      	ldrb	r3, [r7, #1]
 800b22a:	2b00      	cmp	r3, #0
 800b22c:	d003      	beq.n	800b236 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800b22e:	887a      	ldrh	r2, [r7, #2]
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800b234:	e002      	b.n	800b23c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800b236:	887a      	ldrh	r2, [r7, #2]
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800b23c:	bf00      	nop
 800b23e:	370c      	adds	r7, #12
 800b240:	46bd      	mov	sp, r7
 800b242:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b246:	4770      	bx	lr

0800b248 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800b248:	b480      	push	{r7}
 800b24a:	b085      	sub	sp, #20
 800b24c:	af00      	add	r7, sp, #0
 800b24e:	6078      	str	r0, [r7, #4]
 800b250:	460b      	mov	r3, r1
 800b252:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	695b      	ldr	r3, [r3, #20]
 800b258:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800b25a:	887a      	ldrh	r2, [r7, #2]
 800b25c:	68fb      	ldr	r3, [r7, #12]
 800b25e:	4013      	ands	r3, r2
 800b260:	041a      	lsls	r2, r3, #16
 800b262:	68fb      	ldr	r3, [r7, #12]
 800b264:	43d9      	mvns	r1, r3
 800b266:	887b      	ldrh	r3, [r7, #2]
 800b268:	400b      	ands	r3, r1
 800b26a:	431a      	orrs	r2, r3
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	619a      	str	r2, [r3, #24]
}
 800b270:	bf00      	nop
 800b272:	3714      	adds	r7, #20
 800b274:	46bd      	mov	sp, r7
 800b276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b27a:	4770      	bx	lr

0800b27c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800b27c:	b480      	push	{r7}
 800b27e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800b280:	4b04      	ldr	r3, [pc, #16]	; (800b294 <HAL_PWREx_GetVoltageRange+0x18>)
 800b282:	681b      	ldr	r3, [r3, #0]
 800b284:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800b288:	4618      	mov	r0, r3
 800b28a:	46bd      	mov	sp, r7
 800b28c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b290:	4770      	bx	lr
 800b292:	bf00      	nop
 800b294:	40007000 	.word	0x40007000

0800b298 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800b298:	b480      	push	{r7}
 800b29a:	b085      	sub	sp, #20
 800b29c:	af00      	add	r7, sp, #0
 800b29e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b2a6:	d130      	bne.n	800b30a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800b2a8:	4b23      	ldr	r3, [pc, #140]	; (800b338 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b2aa:	681b      	ldr	r3, [r3, #0]
 800b2ac:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800b2b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b2b4:	d038      	beq.n	800b328 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800b2b6:	4b20      	ldr	r3, [pc, #128]	; (800b338 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b2b8:	681b      	ldr	r3, [r3, #0]
 800b2ba:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800b2be:	4a1e      	ldr	r2, [pc, #120]	; (800b338 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b2c0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800b2c4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800b2c6:	4b1d      	ldr	r3, [pc, #116]	; (800b33c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800b2c8:	681b      	ldr	r3, [r3, #0]
 800b2ca:	2232      	movs	r2, #50	; 0x32
 800b2cc:	fb02 f303 	mul.w	r3, r2, r3
 800b2d0:	4a1b      	ldr	r2, [pc, #108]	; (800b340 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800b2d2:	fba2 2303 	umull	r2, r3, r2, r3
 800b2d6:	0c9b      	lsrs	r3, r3, #18
 800b2d8:	3301      	adds	r3, #1
 800b2da:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800b2dc:	e002      	b.n	800b2e4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800b2de:	68fb      	ldr	r3, [r7, #12]
 800b2e0:	3b01      	subs	r3, #1
 800b2e2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800b2e4:	4b14      	ldr	r3, [pc, #80]	; (800b338 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b2e6:	695b      	ldr	r3, [r3, #20]
 800b2e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b2ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b2f0:	d102      	bne.n	800b2f8 <HAL_PWREx_ControlVoltageScaling+0x60>
 800b2f2:	68fb      	ldr	r3, [r7, #12]
 800b2f4:	2b00      	cmp	r3, #0
 800b2f6:	d1f2      	bne.n	800b2de <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800b2f8:	4b0f      	ldr	r3, [pc, #60]	; (800b338 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b2fa:	695b      	ldr	r3, [r3, #20]
 800b2fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b300:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b304:	d110      	bne.n	800b328 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800b306:	2303      	movs	r3, #3
 800b308:	e00f      	b.n	800b32a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800b30a:	4b0b      	ldr	r3, [pc, #44]	; (800b338 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b30c:	681b      	ldr	r3, [r3, #0]
 800b30e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800b312:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b316:	d007      	beq.n	800b328 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800b318:	4b07      	ldr	r3, [pc, #28]	; (800b338 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b31a:	681b      	ldr	r3, [r3, #0]
 800b31c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800b320:	4a05      	ldr	r2, [pc, #20]	; (800b338 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b322:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800b326:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800b328:	2300      	movs	r3, #0
}
 800b32a:	4618      	mov	r0, r3
 800b32c:	3714      	adds	r7, #20
 800b32e:	46bd      	mov	sp, r7
 800b330:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b334:	4770      	bx	lr
 800b336:	bf00      	nop
 800b338:	40007000 	.word	0x40007000
 800b33c:	20000020 	.word	0x20000020
 800b340:	431bde83 	.word	0x431bde83

0800b344 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800b344:	b580      	push	{r7, lr}
 800b346:	b088      	sub	sp, #32
 800b348:	af00      	add	r7, sp, #0
 800b34a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	2b00      	cmp	r3, #0
 800b350:	d101      	bne.n	800b356 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800b352:	2301      	movs	r3, #1
 800b354:	e3d8      	b.n	800bb08 <HAL_RCC_OscConfig+0x7c4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b356:	4b97      	ldr	r3, [pc, #604]	; (800b5b4 <HAL_RCC_OscConfig+0x270>)
 800b358:	689b      	ldr	r3, [r3, #8]
 800b35a:	f003 030c 	and.w	r3, r3, #12
 800b35e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800b360:	4b94      	ldr	r3, [pc, #592]	; (800b5b4 <HAL_RCC_OscConfig+0x270>)
 800b362:	68db      	ldr	r3, [r3, #12]
 800b364:	f003 0303 	and.w	r3, r3, #3
 800b368:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	681b      	ldr	r3, [r3, #0]
 800b36e:	f003 0310 	and.w	r3, r3, #16
 800b372:	2b00      	cmp	r3, #0
 800b374:	f000 80e4 	beq.w	800b540 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800b378:	69bb      	ldr	r3, [r7, #24]
 800b37a:	2b00      	cmp	r3, #0
 800b37c:	d007      	beq.n	800b38e <HAL_RCC_OscConfig+0x4a>
 800b37e:	69bb      	ldr	r3, [r7, #24]
 800b380:	2b0c      	cmp	r3, #12
 800b382:	f040 808b 	bne.w	800b49c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800b386:	697b      	ldr	r3, [r7, #20]
 800b388:	2b01      	cmp	r3, #1
 800b38a:	f040 8087 	bne.w	800b49c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800b38e:	4b89      	ldr	r3, [pc, #548]	; (800b5b4 <HAL_RCC_OscConfig+0x270>)
 800b390:	681b      	ldr	r3, [r3, #0]
 800b392:	f003 0302 	and.w	r3, r3, #2
 800b396:	2b00      	cmp	r3, #0
 800b398:	d005      	beq.n	800b3a6 <HAL_RCC_OscConfig+0x62>
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	699b      	ldr	r3, [r3, #24]
 800b39e:	2b00      	cmp	r3, #0
 800b3a0:	d101      	bne.n	800b3a6 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800b3a2:	2301      	movs	r3, #1
 800b3a4:	e3b0      	b.n	800bb08 <HAL_RCC_OscConfig+0x7c4>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	6a1a      	ldr	r2, [r3, #32]
 800b3aa:	4b82      	ldr	r3, [pc, #520]	; (800b5b4 <HAL_RCC_OscConfig+0x270>)
 800b3ac:	681b      	ldr	r3, [r3, #0]
 800b3ae:	f003 0308 	and.w	r3, r3, #8
 800b3b2:	2b00      	cmp	r3, #0
 800b3b4:	d004      	beq.n	800b3c0 <HAL_RCC_OscConfig+0x7c>
 800b3b6:	4b7f      	ldr	r3, [pc, #508]	; (800b5b4 <HAL_RCC_OscConfig+0x270>)
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b3be:	e005      	b.n	800b3cc <HAL_RCC_OscConfig+0x88>
 800b3c0:	4b7c      	ldr	r3, [pc, #496]	; (800b5b4 <HAL_RCC_OscConfig+0x270>)
 800b3c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b3c6:	091b      	lsrs	r3, r3, #4
 800b3c8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b3cc:	4293      	cmp	r3, r2
 800b3ce:	d223      	bcs.n	800b418 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	6a1b      	ldr	r3, [r3, #32]
 800b3d4:	4618      	mov	r0, r3
 800b3d6:	f000 fd43 	bl	800be60 <RCC_SetFlashLatencyFromMSIRange>
 800b3da:	4603      	mov	r3, r0
 800b3dc:	2b00      	cmp	r3, #0
 800b3de:	d001      	beq.n	800b3e4 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800b3e0:	2301      	movs	r3, #1
 800b3e2:	e391      	b.n	800bb08 <HAL_RCC_OscConfig+0x7c4>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800b3e4:	4b73      	ldr	r3, [pc, #460]	; (800b5b4 <HAL_RCC_OscConfig+0x270>)
 800b3e6:	681b      	ldr	r3, [r3, #0]
 800b3e8:	4a72      	ldr	r2, [pc, #456]	; (800b5b4 <HAL_RCC_OscConfig+0x270>)
 800b3ea:	f043 0308 	orr.w	r3, r3, #8
 800b3ee:	6013      	str	r3, [r2, #0]
 800b3f0:	4b70      	ldr	r3, [pc, #448]	; (800b5b4 <HAL_RCC_OscConfig+0x270>)
 800b3f2:	681b      	ldr	r3, [r3, #0]
 800b3f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	6a1b      	ldr	r3, [r3, #32]
 800b3fc:	496d      	ldr	r1, [pc, #436]	; (800b5b4 <HAL_RCC_OscConfig+0x270>)
 800b3fe:	4313      	orrs	r3, r2
 800b400:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800b402:	4b6c      	ldr	r3, [pc, #432]	; (800b5b4 <HAL_RCC_OscConfig+0x270>)
 800b404:	685b      	ldr	r3, [r3, #4]
 800b406:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	69db      	ldr	r3, [r3, #28]
 800b40e:	021b      	lsls	r3, r3, #8
 800b410:	4968      	ldr	r1, [pc, #416]	; (800b5b4 <HAL_RCC_OscConfig+0x270>)
 800b412:	4313      	orrs	r3, r2
 800b414:	604b      	str	r3, [r1, #4]
 800b416:	e025      	b.n	800b464 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800b418:	4b66      	ldr	r3, [pc, #408]	; (800b5b4 <HAL_RCC_OscConfig+0x270>)
 800b41a:	681b      	ldr	r3, [r3, #0]
 800b41c:	4a65      	ldr	r2, [pc, #404]	; (800b5b4 <HAL_RCC_OscConfig+0x270>)
 800b41e:	f043 0308 	orr.w	r3, r3, #8
 800b422:	6013      	str	r3, [r2, #0]
 800b424:	4b63      	ldr	r3, [pc, #396]	; (800b5b4 <HAL_RCC_OscConfig+0x270>)
 800b426:	681b      	ldr	r3, [r3, #0]
 800b428:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	6a1b      	ldr	r3, [r3, #32]
 800b430:	4960      	ldr	r1, [pc, #384]	; (800b5b4 <HAL_RCC_OscConfig+0x270>)
 800b432:	4313      	orrs	r3, r2
 800b434:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800b436:	4b5f      	ldr	r3, [pc, #380]	; (800b5b4 <HAL_RCC_OscConfig+0x270>)
 800b438:	685b      	ldr	r3, [r3, #4]
 800b43a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	69db      	ldr	r3, [r3, #28]
 800b442:	021b      	lsls	r3, r3, #8
 800b444:	495b      	ldr	r1, [pc, #364]	; (800b5b4 <HAL_RCC_OscConfig+0x270>)
 800b446:	4313      	orrs	r3, r2
 800b448:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800b44a:	69bb      	ldr	r3, [r7, #24]
 800b44c:	2b00      	cmp	r3, #0
 800b44e:	d109      	bne.n	800b464 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	6a1b      	ldr	r3, [r3, #32]
 800b454:	4618      	mov	r0, r3
 800b456:	f000 fd03 	bl	800be60 <RCC_SetFlashLatencyFromMSIRange>
 800b45a:	4603      	mov	r3, r0
 800b45c:	2b00      	cmp	r3, #0
 800b45e:	d001      	beq.n	800b464 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800b460:	2301      	movs	r3, #1
 800b462:	e351      	b.n	800bb08 <HAL_RCC_OscConfig+0x7c4>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800b464:	f000 fc38 	bl	800bcd8 <HAL_RCC_GetSysClockFreq>
 800b468:	4602      	mov	r2, r0
 800b46a:	4b52      	ldr	r3, [pc, #328]	; (800b5b4 <HAL_RCC_OscConfig+0x270>)
 800b46c:	689b      	ldr	r3, [r3, #8]
 800b46e:	091b      	lsrs	r3, r3, #4
 800b470:	f003 030f 	and.w	r3, r3, #15
 800b474:	4950      	ldr	r1, [pc, #320]	; (800b5b8 <HAL_RCC_OscConfig+0x274>)
 800b476:	5ccb      	ldrb	r3, [r1, r3]
 800b478:	f003 031f 	and.w	r3, r3, #31
 800b47c:	fa22 f303 	lsr.w	r3, r2, r3
 800b480:	4a4e      	ldr	r2, [pc, #312]	; (800b5bc <HAL_RCC_OscConfig+0x278>)
 800b482:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800b484:	4b4e      	ldr	r3, [pc, #312]	; (800b5c0 <HAL_RCC_OscConfig+0x27c>)
 800b486:	681b      	ldr	r3, [r3, #0]
 800b488:	4618      	mov	r0, r3
 800b48a:	f7fd faf7 	bl	8008a7c <HAL_InitTick>
 800b48e:	4603      	mov	r3, r0
 800b490:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800b492:	7bfb      	ldrb	r3, [r7, #15]
 800b494:	2b00      	cmp	r3, #0
 800b496:	d052      	beq.n	800b53e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800b498:	7bfb      	ldrb	r3, [r7, #15]
 800b49a:	e335      	b.n	800bb08 <HAL_RCC_OscConfig+0x7c4>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	699b      	ldr	r3, [r3, #24]
 800b4a0:	2b00      	cmp	r3, #0
 800b4a2:	d032      	beq.n	800b50a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800b4a4:	4b43      	ldr	r3, [pc, #268]	; (800b5b4 <HAL_RCC_OscConfig+0x270>)
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	4a42      	ldr	r2, [pc, #264]	; (800b5b4 <HAL_RCC_OscConfig+0x270>)
 800b4aa:	f043 0301 	orr.w	r3, r3, #1
 800b4ae:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800b4b0:	f7fd fb34 	bl	8008b1c <HAL_GetTick>
 800b4b4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800b4b6:	e008      	b.n	800b4ca <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800b4b8:	f7fd fb30 	bl	8008b1c <HAL_GetTick>
 800b4bc:	4602      	mov	r2, r0
 800b4be:	693b      	ldr	r3, [r7, #16]
 800b4c0:	1ad3      	subs	r3, r2, r3
 800b4c2:	2b02      	cmp	r3, #2
 800b4c4:	d901      	bls.n	800b4ca <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800b4c6:	2303      	movs	r3, #3
 800b4c8:	e31e      	b.n	800bb08 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800b4ca:	4b3a      	ldr	r3, [pc, #232]	; (800b5b4 <HAL_RCC_OscConfig+0x270>)
 800b4cc:	681b      	ldr	r3, [r3, #0]
 800b4ce:	f003 0302 	and.w	r3, r3, #2
 800b4d2:	2b00      	cmp	r3, #0
 800b4d4:	d0f0      	beq.n	800b4b8 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800b4d6:	4b37      	ldr	r3, [pc, #220]	; (800b5b4 <HAL_RCC_OscConfig+0x270>)
 800b4d8:	681b      	ldr	r3, [r3, #0]
 800b4da:	4a36      	ldr	r2, [pc, #216]	; (800b5b4 <HAL_RCC_OscConfig+0x270>)
 800b4dc:	f043 0308 	orr.w	r3, r3, #8
 800b4e0:	6013      	str	r3, [r2, #0]
 800b4e2:	4b34      	ldr	r3, [pc, #208]	; (800b5b4 <HAL_RCC_OscConfig+0x270>)
 800b4e4:	681b      	ldr	r3, [r3, #0]
 800b4e6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	6a1b      	ldr	r3, [r3, #32]
 800b4ee:	4931      	ldr	r1, [pc, #196]	; (800b5b4 <HAL_RCC_OscConfig+0x270>)
 800b4f0:	4313      	orrs	r3, r2
 800b4f2:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800b4f4:	4b2f      	ldr	r3, [pc, #188]	; (800b5b4 <HAL_RCC_OscConfig+0x270>)
 800b4f6:	685b      	ldr	r3, [r3, #4]
 800b4f8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	69db      	ldr	r3, [r3, #28]
 800b500:	021b      	lsls	r3, r3, #8
 800b502:	492c      	ldr	r1, [pc, #176]	; (800b5b4 <HAL_RCC_OscConfig+0x270>)
 800b504:	4313      	orrs	r3, r2
 800b506:	604b      	str	r3, [r1, #4]
 800b508:	e01a      	b.n	800b540 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800b50a:	4b2a      	ldr	r3, [pc, #168]	; (800b5b4 <HAL_RCC_OscConfig+0x270>)
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	4a29      	ldr	r2, [pc, #164]	; (800b5b4 <HAL_RCC_OscConfig+0x270>)
 800b510:	f023 0301 	bic.w	r3, r3, #1
 800b514:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800b516:	f7fd fb01 	bl	8008b1c <HAL_GetTick>
 800b51a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800b51c:	e008      	b.n	800b530 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800b51e:	f7fd fafd 	bl	8008b1c <HAL_GetTick>
 800b522:	4602      	mov	r2, r0
 800b524:	693b      	ldr	r3, [r7, #16]
 800b526:	1ad3      	subs	r3, r2, r3
 800b528:	2b02      	cmp	r3, #2
 800b52a:	d901      	bls.n	800b530 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800b52c:	2303      	movs	r3, #3
 800b52e:	e2eb      	b.n	800bb08 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800b530:	4b20      	ldr	r3, [pc, #128]	; (800b5b4 <HAL_RCC_OscConfig+0x270>)
 800b532:	681b      	ldr	r3, [r3, #0]
 800b534:	f003 0302 	and.w	r3, r3, #2
 800b538:	2b00      	cmp	r3, #0
 800b53a:	d1f0      	bne.n	800b51e <HAL_RCC_OscConfig+0x1da>
 800b53c:	e000      	b.n	800b540 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800b53e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	681b      	ldr	r3, [r3, #0]
 800b544:	f003 0301 	and.w	r3, r3, #1
 800b548:	2b00      	cmp	r3, #0
 800b54a:	d074      	beq.n	800b636 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800b54c:	69bb      	ldr	r3, [r7, #24]
 800b54e:	2b08      	cmp	r3, #8
 800b550:	d005      	beq.n	800b55e <HAL_RCC_OscConfig+0x21a>
 800b552:	69bb      	ldr	r3, [r7, #24]
 800b554:	2b0c      	cmp	r3, #12
 800b556:	d10e      	bne.n	800b576 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800b558:	697b      	ldr	r3, [r7, #20]
 800b55a:	2b03      	cmp	r3, #3
 800b55c:	d10b      	bne.n	800b576 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b55e:	4b15      	ldr	r3, [pc, #84]	; (800b5b4 <HAL_RCC_OscConfig+0x270>)
 800b560:	681b      	ldr	r3, [r3, #0]
 800b562:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b566:	2b00      	cmp	r3, #0
 800b568:	d064      	beq.n	800b634 <HAL_RCC_OscConfig+0x2f0>
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	685b      	ldr	r3, [r3, #4]
 800b56e:	2b00      	cmp	r3, #0
 800b570:	d160      	bne.n	800b634 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800b572:	2301      	movs	r3, #1
 800b574:	e2c8      	b.n	800bb08 <HAL_RCC_OscConfig+0x7c4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	685b      	ldr	r3, [r3, #4]
 800b57a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b57e:	d106      	bne.n	800b58e <HAL_RCC_OscConfig+0x24a>
 800b580:	4b0c      	ldr	r3, [pc, #48]	; (800b5b4 <HAL_RCC_OscConfig+0x270>)
 800b582:	681b      	ldr	r3, [r3, #0]
 800b584:	4a0b      	ldr	r2, [pc, #44]	; (800b5b4 <HAL_RCC_OscConfig+0x270>)
 800b586:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b58a:	6013      	str	r3, [r2, #0]
 800b58c:	e026      	b.n	800b5dc <HAL_RCC_OscConfig+0x298>
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	685b      	ldr	r3, [r3, #4]
 800b592:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800b596:	d115      	bne.n	800b5c4 <HAL_RCC_OscConfig+0x280>
 800b598:	4b06      	ldr	r3, [pc, #24]	; (800b5b4 <HAL_RCC_OscConfig+0x270>)
 800b59a:	681b      	ldr	r3, [r3, #0]
 800b59c:	4a05      	ldr	r2, [pc, #20]	; (800b5b4 <HAL_RCC_OscConfig+0x270>)
 800b59e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800b5a2:	6013      	str	r3, [r2, #0]
 800b5a4:	4b03      	ldr	r3, [pc, #12]	; (800b5b4 <HAL_RCC_OscConfig+0x270>)
 800b5a6:	681b      	ldr	r3, [r3, #0]
 800b5a8:	4a02      	ldr	r2, [pc, #8]	; (800b5b4 <HAL_RCC_OscConfig+0x270>)
 800b5aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b5ae:	6013      	str	r3, [r2, #0]
 800b5b0:	e014      	b.n	800b5dc <HAL_RCC_OscConfig+0x298>
 800b5b2:	bf00      	nop
 800b5b4:	40021000 	.word	0x40021000
 800b5b8:	08012850 	.word	0x08012850
 800b5bc:	20000020 	.word	0x20000020
 800b5c0:	20000024 	.word	0x20000024
 800b5c4:	4ba0      	ldr	r3, [pc, #640]	; (800b848 <HAL_RCC_OscConfig+0x504>)
 800b5c6:	681b      	ldr	r3, [r3, #0]
 800b5c8:	4a9f      	ldr	r2, [pc, #636]	; (800b848 <HAL_RCC_OscConfig+0x504>)
 800b5ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b5ce:	6013      	str	r3, [r2, #0]
 800b5d0:	4b9d      	ldr	r3, [pc, #628]	; (800b848 <HAL_RCC_OscConfig+0x504>)
 800b5d2:	681b      	ldr	r3, [r3, #0]
 800b5d4:	4a9c      	ldr	r2, [pc, #624]	; (800b848 <HAL_RCC_OscConfig+0x504>)
 800b5d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800b5da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	685b      	ldr	r3, [r3, #4]
 800b5e0:	2b00      	cmp	r3, #0
 800b5e2:	d013      	beq.n	800b60c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b5e4:	f7fd fa9a 	bl	8008b1c <HAL_GetTick>
 800b5e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b5ea:	e008      	b.n	800b5fe <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b5ec:	f7fd fa96 	bl	8008b1c <HAL_GetTick>
 800b5f0:	4602      	mov	r2, r0
 800b5f2:	693b      	ldr	r3, [r7, #16]
 800b5f4:	1ad3      	subs	r3, r2, r3
 800b5f6:	2b64      	cmp	r3, #100	; 0x64
 800b5f8:	d901      	bls.n	800b5fe <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800b5fa:	2303      	movs	r3, #3
 800b5fc:	e284      	b.n	800bb08 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b5fe:	4b92      	ldr	r3, [pc, #584]	; (800b848 <HAL_RCC_OscConfig+0x504>)
 800b600:	681b      	ldr	r3, [r3, #0]
 800b602:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b606:	2b00      	cmp	r3, #0
 800b608:	d0f0      	beq.n	800b5ec <HAL_RCC_OscConfig+0x2a8>
 800b60a:	e014      	b.n	800b636 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b60c:	f7fd fa86 	bl	8008b1c <HAL_GetTick>
 800b610:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800b612:	e008      	b.n	800b626 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b614:	f7fd fa82 	bl	8008b1c <HAL_GetTick>
 800b618:	4602      	mov	r2, r0
 800b61a:	693b      	ldr	r3, [r7, #16]
 800b61c:	1ad3      	subs	r3, r2, r3
 800b61e:	2b64      	cmp	r3, #100	; 0x64
 800b620:	d901      	bls.n	800b626 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800b622:	2303      	movs	r3, #3
 800b624:	e270      	b.n	800bb08 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800b626:	4b88      	ldr	r3, [pc, #544]	; (800b848 <HAL_RCC_OscConfig+0x504>)
 800b628:	681b      	ldr	r3, [r3, #0]
 800b62a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b62e:	2b00      	cmp	r3, #0
 800b630:	d1f0      	bne.n	800b614 <HAL_RCC_OscConfig+0x2d0>
 800b632:	e000      	b.n	800b636 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b634:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	681b      	ldr	r3, [r3, #0]
 800b63a:	f003 0302 	and.w	r3, r3, #2
 800b63e:	2b00      	cmp	r3, #0
 800b640:	d060      	beq.n	800b704 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800b642:	69bb      	ldr	r3, [r7, #24]
 800b644:	2b04      	cmp	r3, #4
 800b646:	d005      	beq.n	800b654 <HAL_RCC_OscConfig+0x310>
 800b648:	69bb      	ldr	r3, [r7, #24]
 800b64a:	2b0c      	cmp	r3, #12
 800b64c:	d119      	bne.n	800b682 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800b64e:	697b      	ldr	r3, [r7, #20]
 800b650:	2b02      	cmp	r3, #2
 800b652:	d116      	bne.n	800b682 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b654:	4b7c      	ldr	r3, [pc, #496]	; (800b848 <HAL_RCC_OscConfig+0x504>)
 800b656:	681b      	ldr	r3, [r3, #0]
 800b658:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b65c:	2b00      	cmp	r3, #0
 800b65e:	d005      	beq.n	800b66c <HAL_RCC_OscConfig+0x328>
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	68db      	ldr	r3, [r3, #12]
 800b664:	2b00      	cmp	r3, #0
 800b666:	d101      	bne.n	800b66c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800b668:	2301      	movs	r3, #1
 800b66a:	e24d      	b.n	800bb08 <HAL_RCC_OscConfig+0x7c4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b66c:	4b76      	ldr	r3, [pc, #472]	; (800b848 <HAL_RCC_OscConfig+0x504>)
 800b66e:	685b      	ldr	r3, [r3, #4]
 800b670:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	691b      	ldr	r3, [r3, #16]
 800b678:	061b      	lsls	r3, r3, #24
 800b67a:	4973      	ldr	r1, [pc, #460]	; (800b848 <HAL_RCC_OscConfig+0x504>)
 800b67c:	4313      	orrs	r3, r2
 800b67e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b680:	e040      	b.n	800b704 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	68db      	ldr	r3, [r3, #12]
 800b686:	2b00      	cmp	r3, #0
 800b688:	d023      	beq.n	800b6d2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800b68a:	4b6f      	ldr	r3, [pc, #444]	; (800b848 <HAL_RCC_OscConfig+0x504>)
 800b68c:	681b      	ldr	r3, [r3, #0]
 800b68e:	4a6e      	ldr	r2, [pc, #440]	; (800b848 <HAL_RCC_OscConfig+0x504>)
 800b690:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b694:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b696:	f7fd fa41 	bl	8008b1c <HAL_GetTick>
 800b69a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b69c:	e008      	b.n	800b6b0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b69e:	f7fd fa3d 	bl	8008b1c <HAL_GetTick>
 800b6a2:	4602      	mov	r2, r0
 800b6a4:	693b      	ldr	r3, [r7, #16]
 800b6a6:	1ad3      	subs	r3, r2, r3
 800b6a8:	2b02      	cmp	r3, #2
 800b6aa:	d901      	bls.n	800b6b0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800b6ac:	2303      	movs	r3, #3
 800b6ae:	e22b      	b.n	800bb08 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b6b0:	4b65      	ldr	r3, [pc, #404]	; (800b848 <HAL_RCC_OscConfig+0x504>)
 800b6b2:	681b      	ldr	r3, [r3, #0]
 800b6b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	d0f0      	beq.n	800b69e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b6bc:	4b62      	ldr	r3, [pc, #392]	; (800b848 <HAL_RCC_OscConfig+0x504>)
 800b6be:	685b      	ldr	r3, [r3, #4]
 800b6c0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	691b      	ldr	r3, [r3, #16]
 800b6c8:	061b      	lsls	r3, r3, #24
 800b6ca:	495f      	ldr	r1, [pc, #380]	; (800b848 <HAL_RCC_OscConfig+0x504>)
 800b6cc:	4313      	orrs	r3, r2
 800b6ce:	604b      	str	r3, [r1, #4]
 800b6d0:	e018      	b.n	800b704 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800b6d2:	4b5d      	ldr	r3, [pc, #372]	; (800b848 <HAL_RCC_OscConfig+0x504>)
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	4a5c      	ldr	r2, [pc, #368]	; (800b848 <HAL_RCC_OscConfig+0x504>)
 800b6d8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b6dc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b6de:	f7fd fa1d 	bl	8008b1c <HAL_GetTick>
 800b6e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800b6e4:	e008      	b.n	800b6f8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b6e6:	f7fd fa19 	bl	8008b1c <HAL_GetTick>
 800b6ea:	4602      	mov	r2, r0
 800b6ec:	693b      	ldr	r3, [r7, #16]
 800b6ee:	1ad3      	subs	r3, r2, r3
 800b6f0:	2b02      	cmp	r3, #2
 800b6f2:	d901      	bls.n	800b6f8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800b6f4:	2303      	movs	r3, #3
 800b6f6:	e207      	b.n	800bb08 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800b6f8:	4b53      	ldr	r3, [pc, #332]	; (800b848 <HAL_RCC_OscConfig+0x504>)
 800b6fa:	681b      	ldr	r3, [r3, #0]
 800b6fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b700:	2b00      	cmp	r3, #0
 800b702:	d1f0      	bne.n	800b6e6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	681b      	ldr	r3, [r3, #0]
 800b708:	f003 0308 	and.w	r3, r3, #8
 800b70c:	2b00      	cmp	r3, #0
 800b70e:	d03c      	beq.n	800b78a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	695b      	ldr	r3, [r3, #20]
 800b714:	2b00      	cmp	r3, #0
 800b716:	d01c      	beq.n	800b752 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800b718:	4b4b      	ldr	r3, [pc, #300]	; (800b848 <HAL_RCC_OscConfig+0x504>)
 800b71a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b71e:	4a4a      	ldr	r2, [pc, #296]	; (800b848 <HAL_RCC_OscConfig+0x504>)
 800b720:	f043 0301 	orr.w	r3, r3, #1
 800b724:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b728:	f7fd f9f8 	bl	8008b1c <HAL_GetTick>
 800b72c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800b72e:	e008      	b.n	800b742 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b730:	f7fd f9f4 	bl	8008b1c <HAL_GetTick>
 800b734:	4602      	mov	r2, r0
 800b736:	693b      	ldr	r3, [r7, #16]
 800b738:	1ad3      	subs	r3, r2, r3
 800b73a:	2b02      	cmp	r3, #2
 800b73c:	d901      	bls.n	800b742 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800b73e:	2303      	movs	r3, #3
 800b740:	e1e2      	b.n	800bb08 <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800b742:	4b41      	ldr	r3, [pc, #260]	; (800b848 <HAL_RCC_OscConfig+0x504>)
 800b744:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b748:	f003 0302 	and.w	r3, r3, #2
 800b74c:	2b00      	cmp	r3, #0
 800b74e:	d0ef      	beq.n	800b730 <HAL_RCC_OscConfig+0x3ec>
 800b750:	e01b      	b.n	800b78a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800b752:	4b3d      	ldr	r3, [pc, #244]	; (800b848 <HAL_RCC_OscConfig+0x504>)
 800b754:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b758:	4a3b      	ldr	r2, [pc, #236]	; (800b848 <HAL_RCC_OscConfig+0x504>)
 800b75a:	f023 0301 	bic.w	r3, r3, #1
 800b75e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b762:	f7fd f9db 	bl	8008b1c <HAL_GetTick>
 800b766:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800b768:	e008      	b.n	800b77c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b76a:	f7fd f9d7 	bl	8008b1c <HAL_GetTick>
 800b76e:	4602      	mov	r2, r0
 800b770:	693b      	ldr	r3, [r7, #16]
 800b772:	1ad3      	subs	r3, r2, r3
 800b774:	2b02      	cmp	r3, #2
 800b776:	d901      	bls.n	800b77c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800b778:	2303      	movs	r3, #3
 800b77a:	e1c5      	b.n	800bb08 <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800b77c:	4b32      	ldr	r3, [pc, #200]	; (800b848 <HAL_RCC_OscConfig+0x504>)
 800b77e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b782:	f003 0302 	and.w	r3, r3, #2
 800b786:	2b00      	cmp	r3, #0
 800b788:	d1ef      	bne.n	800b76a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	681b      	ldr	r3, [r3, #0]
 800b78e:	f003 0304 	and.w	r3, r3, #4
 800b792:	2b00      	cmp	r3, #0
 800b794:	f000 80a6 	beq.w	800b8e4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b798:	2300      	movs	r3, #0
 800b79a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800b79c:	4b2a      	ldr	r3, [pc, #168]	; (800b848 <HAL_RCC_OscConfig+0x504>)
 800b79e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b7a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	d10d      	bne.n	800b7c4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b7a8:	4b27      	ldr	r3, [pc, #156]	; (800b848 <HAL_RCC_OscConfig+0x504>)
 800b7aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b7ac:	4a26      	ldr	r2, [pc, #152]	; (800b848 <HAL_RCC_OscConfig+0x504>)
 800b7ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b7b2:	6593      	str	r3, [r2, #88]	; 0x58
 800b7b4:	4b24      	ldr	r3, [pc, #144]	; (800b848 <HAL_RCC_OscConfig+0x504>)
 800b7b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b7b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b7bc:	60bb      	str	r3, [r7, #8]
 800b7be:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800b7c0:	2301      	movs	r3, #1
 800b7c2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b7c4:	4b21      	ldr	r3, [pc, #132]	; (800b84c <HAL_RCC_OscConfig+0x508>)
 800b7c6:	681b      	ldr	r3, [r3, #0]
 800b7c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b7cc:	2b00      	cmp	r3, #0
 800b7ce:	d118      	bne.n	800b802 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b7d0:	4b1e      	ldr	r3, [pc, #120]	; (800b84c <HAL_RCC_OscConfig+0x508>)
 800b7d2:	681b      	ldr	r3, [r3, #0]
 800b7d4:	4a1d      	ldr	r2, [pc, #116]	; (800b84c <HAL_RCC_OscConfig+0x508>)
 800b7d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b7da:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800b7dc:	f7fd f99e 	bl	8008b1c <HAL_GetTick>
 800b7e0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b7e2:	e008      	b.n	800b7f6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b7e4:	f7fd f99a 	bl	8008b1c <HAL_GetTick>
 800b7e8:	4602      	mov	r2, r0
 800b7ea:	693b      	ldr	r3, [r7, #16]
 800b7ec:	1ad3      	subs	r3, r2, r3
 800b7ee:	2b02      	cmp	r3, #2
 800b7f0:	d901      	bls.n	800b7f6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800b7f2:	2303      	movs	r3, #3
 800b7f4:	e188      	b.n	800bb08 <HAL_RCC_OscConfig+0x7c4>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b7f6:	4b15      	ldr	r3, [pc, #84]	; (800b84c <HAL_RCC_OscConfig+0x508>)
 800b7f8:	681b      	ldr	r3, [r3, #0]
 800b7fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b7fe:	2b00      	cmp	r3, #0
 800b800:	d0f0      	beq.n	800b7e4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	689b      	ldr	r3, [r3, #8]
 800b806:	2b01      	cmp	r3, #1
 800b808:	d108      	bne.n	800b81c <HAL_RCC_OscConfig+0x4d8>
 800b80a:	4b0f      	ldr	r3, [pc, #60]	; (800b848 <HAL_RCC_OscConfig+0x504>)
 800b80c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b810:	4a0d      	ldr	r2, [pc, #52]	; (800b848 <HAL_RCC_OscConfig+0x504>)
 800b812:	f043 0301 	orr.w	r3, r3, #1
 800b816:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800b81a:	e029      	b.n	800b870 <HAL_RCC_OscConfig+0x52c>
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	689b      	ldr	r3, [r3, #8]
 800b820:	2b05      	cmp	r3, #5
 800b822:	d115      	bne.n	800b850 <HAL_RCC_OscConfig+0x50c>
 800b824:	4b08      	ldr	r3, [pc, #32]	; (800b848 <HAL_RCC_OscConfig+0x504>)
 800b826:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b82a:	4a07      	ldr	r2, [pc, #28]	; (800b848 <HAL_RCC_OscConfig+0x504>)
 800b82c:	f043 0304 	orr.w	r3, r3, #4
 800b830:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800b834:	4b04      	ldr	r3, [pc, #16]	; (800b848 <HAL_RCC_OscConfig+0x504>)
 800b836:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b83a:	4a03      	ldr	r2, [pc, #12]	; (800b848 <HAL_RCC_OscConfig+0x504>)
 800b83c:	f043 0301 	orr.w	r3, r3, #1
 800b840:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800b844:	e014      	b.n	800b870 <HAL_RCC_OscConfig+0x52c>
 800b846:	bf00      	nop
 800b848:	40021000 	.word	0x40021000
 800b84c:	40007000 	.word	0x40007000
 800b850:	4b91      	ldr	r3, [pc, #580]	; (800ba98 <HAL_RCC_OscConfig+0x754>)
 800b852:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b856:	4a90      	ldr	r2, [pc, #576]	; (800ba98 <HAL_RCC_OscConfig+0x754>)
 800b858:	f023 0301 	bic.w	r3, r3, #1
 800b85c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800b860:	4b8d      	ldr	r3, [pc, #564]	; (800ba98 <HAL_RCC_OscConfig+0x754>)
 800b862:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b866:	4a8c      	ldr	r2, [pc, #560]	; (800ba98 <HAL_RCC_OscConfig+0x754>)
 800b868:	f023 0304 	bic.w	r3, r3, #4
 800b86c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	689b      	ldr	r3, [r3, #8]
 800b874:	2b00      	cmp	r3, #0
 800b876:	d016      	beq.n	800b8a6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b878:	f7fd f950 	bl	8008b1c <HAL_GetTick>
 800b87c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b87e:	e00a      	b.n	800b896 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b880:	f7fd f94c 	bl	8008b1c <HAL_GetTick>
 800b884:	4602      	mov	r2, r0
 800b886:	693b      	ldr	r3, [r7, #16]
 800b888:	1ad3      	subs	r3, r2, r3
 800b88a:	f241 3288 	movw	r2, #5000	; 0x1388
 800b88e:	4293      	cmp	r3, r2
 800b890:	d901      	bls.n	800b896 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800b892:	2303      	movs	r3, #3
 800b894:	e138      	b.n	800bb08 <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b896:	4b80      	ldr	r3, [pc, #512]	; (800ba98 <HAL_RCC_OscConfig+0x754>)
 800b898:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b89c:	f003 0302 	and.w	r3, r3, #2
 800b8a0:	2b00      	cmp	r3, #0
 800b8a2:	d0ed      	beq.n	800b880 <HAL_RCC_OscConfig+0x53c>
 800b8a4:	e015      	b.n	800b8d2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b8a6:	f7fd f939 	bl	8008b1c <HAL_GetTick>
 800b8aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800b8ac:	e00a      	b.n	800b8c4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b8ae:	f7fd f935 	bl	8008b1c <HAL_GetTick>
 800b8b2:	4602      	mov	r2, r0
 800b8b4:	693b      	ldr	r3, [r7, #16]
 800b8b6:	1ad3      	subs	r3, r2, r3
 800b8b8:	f241 3288 	movw	r2, #5000	; 0x1388
 800b8bc:	4293      	cmp	r3, r2
 800b8be:	d901      	bls.n	800b8c4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800b8c0:	2303      	movs	r3, #3
 800b8c2:	e121      	b.n	800bb08 <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800b8c4:	4b74      	ldr	r3, [pc, #464]	; (800ba98 <HAL_RCC_OscConfig+0x754>)
 800b8c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b8ca:	f003 0302 	and.w	r3, r3, #2
 800b8ce:	2b00      	cmp	r3, #0
 800b8d0:	d1ed      	bne.n	800b8ae <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800b8d2:	7ffb      	ldrb	r3, [r7, #31]
 800b8d4:	2b01      	cmp	r3, #1
 800b8d6:	d105      	bne.n	800b8e4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b8d8:	4b6f      	ldr	r3, [pc, #444]	; (800ba98 <HAL_RCC_OscConfig+0x754>)
 800b8da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b8dc:	4a6e      	ldr	r2, [pc, #440]	; (800ba98 <HAL_RCC_OscConfig+0x754>)
 800b8de:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b8e2:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b8e8:	2b00      	cmp	r3, #0
 800b8ea:	f000 810c 	beq.w	800bb06 <HAL_RCC_OscConfig+0x7c2>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b8f2:	2b02      	cmp	r3, #2
 800b8f4:	f040 80d4 	bne.w	800baa0 <HAL_RCC_OscConfig+0x75c>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800b8f8:	4b67      	ldr	r3, [pc, #412]	; (800ba98 <HAL_RCC_OscConfig+0x754>)
 800b8fa:	68db      	ldr	r3, [r3, #12]
 800b8fc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800b8fe:	697b      	ldr	r3, [r7, #20]
 800b900:	f003 0203 	and.w	r2, r3, #3
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b908:	429a      	cmp	r2, r3
 800b90a:	d130      	bne.n	800b96e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800b90c:	697b      	ldr	r3, [r7, #20]
 800b90e:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b916:	3b01      	subs	r3, #1
 800b918:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800b91a:	429a      	cmp	r2, r3
 800b91c:	d127      	bne.n	800b96e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800b91e:	697b      	ldr	r3, [r7, #20]
 800b920:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b928:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800b92a:	429a      	cmp	r2, r3
 800b92c:	d11f      	bne.n	800b96e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800b92e:	697b      	ldr	r3, [r7, #20]
 800b930:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b934:	687a      	ldr	r2, [r7, #4]
 800b936:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800b938:	2a07      	cmp	r2, #7
 800b93a:	bf14      	ite	ne
 800b93c:	2201      	movne	r2, #1
 800b93e:	2200      	moveq	r2, #0
 800b940:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800b942:	4293      	cmp	r3, r2
 800b944:	d113      	bne.n	800b96e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800b946:	697b      	ldr	r3, [r7, #20]
 800b948:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b950:	085b      	lsrs	r3, r3, #1
 800b952:	3b01      	subs	r3, #1
 800b954:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800b956:	429a      	cmp	r2, r3
 800b958:	d109      	bne.n	800b96e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800b95a:	697b      	ldr	r3, [r7, #20]
 800b95c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b964:	085b      	lsrs	r3, r3, #1
 800b966:	3b01      	subs	r3, #1
 800b968:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800b96a:	429a      	cmp	r2, r3
 800b96c:	d06e      	beq.n	800ba4c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800b96e:	69bb      	ldr	r3, [r7, #24]
 800b970:	2b0c      	cmp	r3, #12
 800b972:	d069      	beq.n	800ba48 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800b974:	4b48      	ldr	r3, [pc, #288]	; (800ba98 <HAL_RCC_OscConfig+0x754>)
 800b976:	681b      	ldr	r3, [r3, #0]
 800b978:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	d105      	bne.n	800b98c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800b980:	4b45      	ldr	r3, [pc, #276]	; (800ba98 <HAL_RCC_OscConfig+0x754>)
 800b982:	681b      	ldr	r3, [r3, #0]
 800b984:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b988:	2b00      	cmp	r3, #0
 800b98a:	d001      	beq.n	800b990 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 800b98c:	2301      	movs	r3, #1
 800b98e:	e0bb      	b.n	800bb08 <HAL_RCC_OscConfig+0x7c4>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800b990:	4b41      	ldr	r3, [pc, #260]	; (800ba98 <HAL_RCC_OscConfig+0x754>)
 800b992:	681b      	ldr	r3, [r3, #0]
 800b994:	4a40      	ldr	r2, [pc, #256]	; (800ba98 <HAL_RCC_OscConfig+0x754>)
 800b996:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b99a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800b99c:	f7fd f8be 	bl	8008b1c <HAL_GetTick>
 800b9a0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b9a2:	e008      	b.n	800b9b6 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b9a4:	f7fd f8ba 	bl	8008b1c <HAL_GetTick>
 800b9a8:	4602      	mov	r2, r0
 800b9aa:	693b      	ldr	r3, [r7, #16]
 800b9ac:	1ad3      	subs	r3, r2, r3
 800b9ae:	2b02      	cmp	r3, #2
 800b9b0:	d901      	bls.n	800b9b6 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800b9b2:	2303      	movs	r3, #3
 800b9b4:	e0a8      	b.n	800bb08 <HAL_RCC_OscConfig+0x7c4>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b9b6:	4b38      	ldr	r3, [pc, #224]	; (800ba98 <HAL_RCC_OscConfig+0x754>)
 800b9b8:	681b      	ldr	r3, [r3, #0]
 800b9ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d1f0      	bne.n	800b9a4 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800b9c2:	4b35      	ldr	r3, [pc, #212]	; (800ba98 <HAL_RCC_OscConfig+0x754>)
 800b9c4:	68da      	ldr	r2, [r3, #12]
 800b9c6:	4b35      	ldr	r3, [pc, #212]	; (800ba9c <HAL_RCC_OscConfig+0x758>)
 800b9c8:	4013      	ands	r3, r2
 800b9ca:	687a      	ldr	r2, [r7, #4]
 800b9cc:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800b9ce:	687a      	ldr	r2, [r7, #4]
 800b9d0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800b9d2:	3a01      	subs	r2, #1
 800b9d4:	0112      	lsls	r2, r2, #4
 800b9d6:	4311      	orrs	r1, r2
 800b9d8:	687a      	ldr	r2, [r7, #4]
 800b9da:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800b9dc:	0212      	lsls	r2, r2, #8
 800b9de:	4311      	orrs	r1, r2
 800b9e0:	687a      	ldr	r2, [r7, #4]
 800b9e2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800b9e4:	0852      	lsrs	r2, r2, #1
 800b9e6:	3a01      	subs	r2, #1
 800b9e8:	0552      	lsls	r2, r2, #21
 800b9ea:	4311      	orrs	r1, r2
 800b9ec:	687a      	ldr	r2, [r7, #4]
 800b9ee:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800b9f0:	0852      	lsrs	r2, r2, #1
 800b9f2:	3a01      	subs	r2, #1
 800b9f4:	0652      	lsls	r2, r2, #25
 800b9f6:	4311      	orrs	r1, r2
 800b9f8:	687a      	ldr	r2, [r7, #4]
 800b9fa:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800b9fc:	0912      	lsrs	r2, r2, #4
 800b9fe:	0452      	lsls	r2, r2, #17
 800ba00:	430a      	orrs	r2, r1
 800ba02:	4925      	ldr	r1, [pc, #148]	; (800ba98 <HAL_RCC_OscConfig+0x754>)
 800ba04:	4313      	orrs	r3, r2
 800ba06:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800ba08:	4b23      	ldr	r3, [pc, #140]	; (800ba98 <HAL_RCC_OscConfig+0x754>)
 800ba0a:	681b      	ldr	r3, [r3, #0]
 800ba0c:	4a22      	ldr	r2, [pc, #136]	; (800ba98 <HAL_RCC_OscConfig+0x754>)
 800ba0e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800ba12:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800ba14:	4b20      	ldr	r3, [pc, #128]	; (800ba98 <HAL_RCC_OscConfig+0x754>)
 800ba16:	68db      	ldr	r3, [r3, #12]
 800ba18:	4a1f      	ldr	r2, [pc, #124]	; (800ba98 <HAL_RCC_OscConfig+0x754>)
 800ba1a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800ba1e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800ba20:	f7fd f87c 	bl	8008b1c <HAL_GetTick>
 800ba24:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ba26:	e008      	b.n	800ba3a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ba28:	f7fd f878 	bl	8008b1c <HAL_GetTick>
 800ba2c:	4602      	mov	r2, r0
 800ba2e:	693b      	ldr	r3, [r7, #16]
 800ba30:	1ad3      	subs	r3, r2, r3
 800ba32:	2b02      	cmp	r3, #2
 800ba34:	d901      	bls.n	800ba3a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800ba36:	2303      	movs	r3, #3
 800ba38:	e066      	b.n	800bb08 <HAL_RCC_OscConfig+0x7c4>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ba3a:	4b17      	ldr	r3, [pc, #92]	; (800ba98 <HAL_RCC_OscConfig+0x754>)
 800ba3c:	681b      	ldr	r3, [r3, #0]
 800ba3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ba42:	2b00      	cmp	r3, #0
 800ba44:	d0f0      	beq.n	800ba28 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800ba46:	e05e      	b.n	800bb06 <HAL_RCC_OscConfig+0x7c2>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800ba48:	2301      	movs	r3, #1
 800ba4a:	e05d      	b.n	800bb08 <HAL_RCC_OscConfig+0x7c4>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ba4c:	4b12      	ldr	r3, [pc, #72]	; (800ba98 <HAL_RCC_OscConfig+0x754>)
 800ba4e:	681b      	ldr	r3, [r3, #0]
 800ba50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ba54:	2b00      	cmp	r3, #0
 800ba56:	d156      	bne.n	800bb06 <HAL_RCC_OscConfig+0x7c2>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800ba58:	4b0f      	ldr	r3, [pc, #60]	; (800ba98 <HAL_RCC_OscConfig+0x754>)
 800ba5a:	681b      	ldr	r3, [r3, #0]
 800ba5c:	4a0e      	ldr	r2, [pc, #56]	; (800ba98 <HAL_RCC_OscConfig+0x754>)
 800ba5e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800ba62:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800ba64:	4b0c      	ldr	r3, [pc, #48]	; (800ba98 <HAL_RCC_OscConfig+0x754>)
 800ba66:	68db      	ldr	r3, [r3, #12]
 800ba68:	4a0b      	ldr	r2, [pc, #44]	; (800ba98 <HAL_RCC_OscConfig+0x754>)
 800ba6a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800ba6e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800ba70:	f7fd f854 	bl	8008b1c <HAL_GetTick>
 800ba74:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ba76:	e008      	b.n	800ba8a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ba78:	f7fd f850 	bl	8008b1c <HAL_GetTick>
 800ba7c:	4602      	mov	r2, r0
 800ba7e:	693b      	ldr	r3, [r7, #16]
 800ba80:	1ad3      	subs	r3, r2, r3
 800ba82:	2b02      	cmp	r3, #2
 800ba84:	d901      	bls.n	800ba8a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800ba86:	2303      	movs	r3, #3
 800ba88:	e03e      	b.n	800bb08 <HAL_RCC_OscConfig+0x7c4>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ba8a:	4b03      	ldr	r3, [pc, #12]	; (800ba98 <HAL_RCC_OscConfig+0x754>)
 800ba8c:	681b      	ldr	r3, [r3, #0]
 800ba8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ba92:	2b00      	cmp	r3, #0
 800ba94:	d0f0      	beq.n	800ba78 <HAL_RCC_OscConfig+0x734>
 800ba96:	e036      	b.n	800bb06 <HAL_RCC_OscConfig+0x7c2>
 800ba98:	40021000 	.word	0x40021000
 800ba9c:	f99d808c 	.word	0xf99d808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800baa0:	69bb      	ldr	r3, [r7, #24]
 800baa2:	2b0c      	cmp	r3, #12
 800baa4:	d02d      	beq.n	800bb02 <HAL_RCC_OscConfig+0x7be>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800baa6:	4b1a      	ldr	r3, [pc, #104]	; (800bb10 <HAL_RCC_OscConfig+0x7cc>)
 800baa8:	681b      	ldr	r3, [r3, #0]
 800baaa:	4a19      	ldr	r2, [pc, #100]	; (800bb10 <HAL_RCC_OscConfig+0x7cc>)
 800baac:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800bab0:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800bab2:	4b17      	ldr	r3, [pc, #92]	; (800bb10 <HAL_RCC_OscConfig+0x7cc>)
 800bab4:	681b      	ldr	r3, [r3, #0]
 800bab6:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 800baba:	2b00      	cmp	r3, #0
 800babc:	d105      	bne.n	800baca <HAL_RCC_OscConfig+0x786>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800babe:	4b14      	ldr	r3, [pc, #80]	; (800bb10 <HAL_RCC_OscConfig+0x7cc>)
 800bac0:	68db      	ldr	r3, [r3, #12]
 800bac2:	4a13      	ldr	r2, [pc, #76]	; (800bb10 <HAL_RCC_OscConfig+0x7cc>)
 800bac4:	f023 0303 	bic.w	r3, r3, #3
 800bac8:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800baca:	4b11      	ldr	r3, [pc, #68]	; (800bb10 <HAL_RCC_OscConfig+0x7cc>)
 800bacc:	68db      	ldr	r3, [r3, #12]
 800bace:	4a10      	ldr	r2, [pc, #64]	; (800bb10 <HAL_RCC_OscConfig+0x7cc>)
 800bad0:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800bad4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800bad8:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bada:	f7fd f81f 	bl	8008b1c <HAL_GetTick>
 800bade:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800bae0:	e008      	b.n	800baf4 <HAL_RCC_OscConfig+0x7b0>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bae2:	f7fd f81b 	bl	8008b1c <HAL_GetTick>
 800bae6:	4602      	mov	r2, r0
 800bae8:	693b      	ldr	r3, [r7, #16]
 800baea:	1ad3      	subs	r3, r2, r3
 800baec:	2b02      	cmp	r3, #2
 800baee:	d901      	bls.n	800baf4 <HAL_RCC_OscConfig+0x7b0>
          {
            return HAL_TIMEOUT;
 800baf0:	2303      	movs	r3, #3
 800baf2:	e009      	b.n	800bb08 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800baf4:	4b06      	ldr	r3, [pc, #24]	; (800bb10 <HAL_RCC_OscConfig+0x7cc>)
 800baf6:	681b      	ldr	r3, [r3, #0]
 800baf8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bafc:	2b00      	cmp	r3, #0
 800bafe:	d1f0      	bne.n	800bae2 <HAL_RCC_OscConfig+0x79e>
 800bb00:	e001      	b.n	800bb06 <HAL_RCC_OscConfig+0x7c2>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800bb02:	2301      	movs	r3, #1
 800bb04:	e000      	b.n	800bb08 <HAL_RCC_OscConfig+0x7c4>
      }
    }
  }
  return HAL_OK;
 800bb06:	2300      	movs	r3, #0
}
 800bb08:	4618      	mov	r0, r3
 800bb0a:	3720      	adds	r7, #32
 800bb0c:	46bd      	mov	sp, r7
 800bb0e:	bd80      	pop	{r7, pc}
 800bb10:	40021000 	.word	0x40021000

0800bb14 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800bb14:	b580      	push	{r7, lr}
 800bb16:	b084      	sub	sp, #16
 800bb18:	af00      	add	r7, sp, #0
 800bb1a:	6078      	str	r0, [r7, #4]
 800bb1c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	2b00      	cmp	r3, #0
 800bb22:	d101      	bne.n	800bb28 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800bb24:	2301      	movs	r3, #1
 800bb26:	e0c8      	b.n	800bcba <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800bb28:	4b66      	ldr	r3, [pc, #408]	; (800bcc4 <HAL_RCC_ClockConfig+0x1b0>)
 800bb2a:	681b      	ldr	r3, [r3, #0]
 800bb2c:	f003 0307 	and.w	r3, r3, #7
 800bb30:	683a      	ldr	r2, [r7, #0]
 800bb32:	429a      	cmp	r2, r3
 800bb34:	d910      	bls.n	800bb58 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800bb36:	4b63      	ldr	r3, [pc, #396]	; (800bcc4 <HAL_RCC_ClockConfig+0x1b0>)
 800bb38:	681b      	ldr	r3, [r3, #0]
 800bb3a:	f023 0207 	bic.w	r2, r3, #7
 800bb3e:	4961      	ldr	r1, [pc, #388]	; (800bcc4 <HAL_RCC_ClockConfig+0x1b0>)
 800bb40:	683b      	ldr	r3, [r7, #0]
 800bb42:	4313      	orrs	r3, r2
 800bb44:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800bb46:	4b5f      	ldr	r3, [pc, #380]	; (800bcc4 <HAL_RCC_ClockConfig+0x1b0>)
 800bb48:	681b      	ldr	r3, [r3, #0]
 800bb4a:	f003 0307 	and.w	r3, r3, #7
 800bb4e:	683a      	ldr	r2, [r7, #0]
 800bb50:	429a      	cmp	r2, r3
 800bb52:	d001      	beq.n	800bb58 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800bb54:	2301      	movs	r3, #1
 800bb56:	e0b0      	b.n	800bcba <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	681b      	ldr	r3, [r3, #0]
 800bb5c:	f003 0301 	and.w	r3, r3, #1
 800bb60:	2b00      	cmp	r3, #0
 800bb62:	d04c      	beq.n	800bbfe <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	685b      	ldr	r3, [r3, #4]
 800bb68:	2b03      	cmp	r3, #3
 800bb6a:	d107      	bne.n	800bb7c <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800bb6c:	4b56      	ldr	r3, [pc, #344]	; (800bcc8 <HAL_RCC_ClockConfig+0x1b4>)
 800bb6e:	681b      	ldr	r3, [r3, #0]
 800bb70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bb74:	2b00      	cmp	r3, #0
 800bb76:	d121      	bne.n	800bbbc <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 800bb78:	2301      	movs	r3, #1
 800bb7a:	e09e      	b.n	800bcba <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	685b      	ldr	r3, [r3, #4]
 800bb80:	2b02      	cmp	r3, #2
 800bb82:	d107      	bne.n	800bb94 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800bb84:	4b50      	ldr	r3, [pc, #320]	; (800bcc8 <HAL_RCC_ClockConfig+0x1b4>)
 800bb86:	681b      	ldr	r3, [r3, #0]
 800bb88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bb8c:	2b00      	cmp	r3, #0
 800bb8e:	d115      	bne.n	800bbbc <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800bb90:	2301      	movs	r3, #1
 800bb92:	e092      	b.n	800bcba <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	685b      	ldr	r3, [r3, #4]
 800bb98:	2b00      	cmp	r3, #0
 800bb9a:	d107      	bne.n	800bbac <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800bb9c:	4b4a      	ldr	r3, [pc, #296]	; (800bcc8 <HAL_RCC_ClockConfig+0x1b4>)
 800bb9e:	681b      	ldr	r3, [r3, #0]
 800bba0:	f003 0302 	and.w	r3, r3, #2
 800bba4:	2b00      	cmp	r3, #0
 800bba6:	d109      	bne.n	800bbbc <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800bba8:	2301      	movs	r3, #1
 800bbaa:	e086      	b.n	800bcba <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800bbac:	4b46      	ldr	r3, [pc, #280]	; (800bcc8 <HAL_RCC_ClockConfig+0x1b4>)
 800bbae:	681b      	ldr	r3, [r3, #0]
 800bbb0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bbb4:	2b00      	cmp	r3, #0
 800bbb6:	d101      	bne.n	800bbbc <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800bbb8:	2301      	movs	r3, #1
 800bbba:	e07e      	b.n	800bcba <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800bbbc:	4b42      	ldr	r3, [pc, #264]	; (800bcc8 <HAL_RCC_ClockConfig+0x1b4>)
 800bbbe:	689b      	ldr	r3, [r3, #8]
 800bbc0:	f023 0203 	bic.w	r2, r3, #3
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	685b      	ldr	r3, [r3, #4]
 800bbc8:	493f      	ldr	r1, [pc, #252]	; (800bcc8 <HAL_RCC_ClockConfig+0x1b4>)
 800bbca:	4313      	orrs	r3, r2
 800bbcc:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bbce:	f7fc ffa5 	bl	8008b1c <HAL_GetTick>
 800bbd2:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800bbd4:	e00a      	b.n	800bbec <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800bbd6:	f7fc ffa1 	bl	8008b1c <HAL_GetTick>
 800bbda:	4602      	mov	r2, r0
 800bbdc:	68fb      	ldr	r3, [r7, #12]
 800bbde:	1ad3      	subs	r3, r2, r3
 800bbe0:	f241 3288 	movw	r2, #5000	; 0x1388
 800bbe4:	4293      	cmp	r3, r2
 800bbe6:	d901      	bls.n	800bbec <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 800bbe8:	2303      	movs	r3, #3
 800bbea:	e066      	b.n	800bcba <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800bbec:	4b36      	ldr	r3, [pc, #216]	; (800bcc8 <HAL_RCC_ClockConfig+0x1b4>)
 800bbee:	689b      	ldr	r3, [r3, #8]
 800bbf0:	f003 020c 	and.w	r2, r3, #12
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	685b      	ldr	r3, [r3, #4]
 800bbf8:	009b      	lsls	r3, r3, #2
 800bbfa:	429a      	cmp	r2, r3
 800bbfc:	d1eb      	bne.n	800bbd6 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	681b      	ldr	r3, [r3, #0]
 800bc02:	f003 0302 	and.w	r3, r3, #2
 800bc06:	2b00      	cmp	r3, #0
 800bc08:	d008      	beq.n	800bc1c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800bc0a:	4b2f      	ldr	r3, [pc, #188]	; (800bcc8 <HAL_RCC_ClockConfig+0x1b4>)
 800bc0c:	689b      	ldr	r3, [r3, #8]
 800bc0e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	689b      	ldr	r3, [r3, #8]
 800bc16:	492c      	ldr	r1, [pc, #176]	; (800bcc8 <HAL_RCC_ClockConfig+0x1b4>)
 800bc18:	4313      	orrs	r3, r2
 800bc1a:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800bc1c:	4b29      	ldr	r3, [pc, #164]	; (800bcc4 <HAL_RCC_ClockConfig+0x1b0>)
 800bc1e:	681b      	ldr	r3, [r3, #0]
 800bc20:	f003 0307 	and.w	r3, r3, #7
 800bc24:	683a      	ldr	r2, [r7, #0]
 800bc26:	429a      	cmp	r2, r3
 800bc28:	d210      	bcs.n	800bc4c <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800bc2a:	4b26      	ldr	r3, [pc, #152]	; (800bcc4 <HAL_RCC_ClockConfig+0x1b0>)
 800bc2c:	681b      	ldr	r3, [r3, #0]
 800bc2e:	f023 0207 	bic.w	r2, r3, #7
 800bc32:	4924      	ldr	r1, [pc, #144]	; (800bcc4 <HAL_RCC_ClockConfig+0x1b0>)
 800bc34:	683b      	ldr	r3, [r7, #0]
 800bc36:	4313      	orrs	r3, r2
 800bc38:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800bc3a:	4b22      	ldr	r3, [pc, #136]	; (800bcc4 <HAL_RCC_ClockConfig+0x1b0>)
 800bc3c:	681b      	ldr	r3, [r3, #0]
 800bc3e:	f003 0307 	and.w	r3, r3, #7
 800bc42:	683a      	ldr	r2, [r7, #0]
 800bc44:	429a      	cmp	r2, r3
 800bc46:	d001      	beq.n	800bc4c <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 800bc48:	2301      	movs	r3, #1
 800bc4a:	e036      	b.n	800bcba <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	681b      	ldr	r3, [r3, #0]
 800bc50:	f003 0304 	and.w	r3, r3, #4
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	d008      	beq.n	800bc6a <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800bc58:	4b1b      	ldr	r3, [pc, #108]	; (800bcc8 <HAL_RCC_ClockConfig+0x1b4>)
 800bc5a:	689b      	ldr	r3, [r3, #8]
 800bc5c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	68db      	ldr	r3, [r3, #12]
 800bc64:	4918      	ldr	r1, [pc, #96]	; (800bcc8 <HAL_RCC_ClockConfig+0x1b4>)
 800bc66:	4313      	orrs	r3, r2
 800bc68:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	681b      	ldr	r3, [r3, #0]
 800bc6e:	f003 0308 	and.w	r3, r3, #8
 800bc72:	2b00      	cmp	r3, #0
 800bc74:	d009      	beq.n	800bc8a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800bc76:	4b14      	ldr	r3, [pc, #80]	; (800bcc8 <HAL_RCC_ClockConfig+0x1b4>)
 800bc78:	689b      	ldr	r3, [r3, #8]
 800bc7a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	691b      	ldr	r3, [r3, #16]
 800bc82:	00db      	lsls	r3, r3, #3
 800bc84:	4910      	ldr	r1, [pc, #64]	; (800bcc8 <HAL_RCC_ClockConfig+0x1b4>)
 800bc86:	4313      	orrs	r3, r2
 800bc88:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800bc8a:	f000 f825 	bl	800bcd8 <HAL_RCC_GetSysClockFreq>
 800bc8e:	4602      	mov	r2, r0
 800bc90:	4b0d      	ldr	r3, [pc, #52]	; (800bcc8 <HAL_RCC_ClockConfig+0x1b4>)
 800bc92:	689b      	ldr	r3, [r3, #8]
 800bc94:	091b      	lsrs	r3, r3, #4
 800bc96:	f003 030f 	and.w	r3, r3, #15
 800bc9a:	490c      	ldr	r1, [pc, #48]	; (800bccc <HAL_RCC_ClockConfig+0x1b8>)
 800bc9c:	5ccb      	ldrb	r3, [r1, r3]
 800bc9e:	f003 031f 	and.w	r3, r3, #31
 800bca2:	fa22 f303 	lsr.w	r3, r2, r3
 800bca6:	4a0a      	ldr	r2, [pc, #40]	; (800bcd0 <HAL_RCC_ClockConfig+0x1bc>)
 800bca8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800bcaa:	4b0a      	ldr	r3, [pc, #40]	; (800bcd4 <HAL_RCC_ClockConfig+0x1c0>)
 800bcac:	681b      	ldr	r3, [r3, #0]
 800bcae:	4618      	mov	r0, r3
 800bcb0:	f7fc fee4 	bl	8008a7c <HAL_InitTick>
 800bcb4:	4603      	mov	r3, r0
 800bcb6:	72fb      	strb	r3, [r7, #11]

  return status;
 800bcb8:	7afb      	ldrb	r3, [r7, #11]
}
 800bcba:	4618      	mov	r0, r3
 800bcbc:	3710      	adds	r7, #16
 800bcbe:	46bd      	mov	sp, r7
 800bcc0:	bd80      	pop	{r7, pc}
 800bcc2:	bf00      	nop
 800bcc4:	40022000 	.word	0x40022000
 800bcc8:	40021000 	.word	0x40021000
 800bccc:	08012850 	.word	0x08012850
 800bcd0:	20000020 	.word	0x20000020
 800bcd4:	20000024 	.word	0x20000024

0800bcd8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800bcd8:	b480      	push	{r7}
 800bcda:	b089      	sub	sp, #36	; 0x24
 800bcdc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800bcde:	2300      	movs	r3, #0
 800bce0:	61fb      	str	r3, [r7, #28]
 800bce2:	2300      	movs	r3, #0
 800bce4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800bce6:	4b3e      	ldr	r3, [pc, #248]	; (800bde0 <HAL_RCC_GetSysClockFreq+0x108>)
 800bce8:	689b      	ldr	r3, [r3, #8]
 800bcea:	f003 030c 	and.w	r3, r3, #12
 800bcee:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800bcf0:	4b3b      	ldr	r3, [pc, #236]	; (800bde0 <HAL_RCC_GetSysClockFreq+0x108>)
 800bcf2:	68db      	ldr	r3, [r3, #12]
 800bcf4:	f003 0303 	and.w	r3, r3, #3
 800bcf8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800bcfa:	693b      	ldr	r3, [r7, #16]
 800bcfc:	2b00      	cmp	r3, #0
 800bcfe:	d005      	beq.n	800bd0c <HAL_RCC_GetSysClockFreq+0x34>
 800bd00:	693b      	ldr	r3, [r7, #16]
 800bd02:	2b0c      	cmp	r3, #12
 800bd04:	d121      	bne.n	800bd4a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800bd06:	68fb      	ldr	r3, [r7, #12]
 800bd08:	2b01      	cmp	r3, #1
 800bd0a:	d11e      	bne.n	800bd4a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800bd0c:	4b34      	ldr	r3, [pc, #208]	; (800bde0 <HAL_RCC_GetSysClockFreq+0x108>)
 800bd0e:	681b      	ldr	r3, [r3, #0]
 800bd10:	f003 0308 	and.w	r3, r3, #8
 800bd14:	2b00      	cmp	r3, #0
 800bd16:	d107      	bne.n	800bd28 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800bd18:	4b31      	ldr	r3, [pc, #196]	; (800bde0 <HAL_RCC_GetSysClockFreq+0x108>)
 800bd1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800bd1e:	0a1b      	lsrs	r3, r3, #8
 800bd20:	f003 030f 	and.w	r3, r3, #15
 800bd24:	61fb      	str	r3, [r7, #28]
 800bd26:	e005      	b.n	800bd34 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800bd28:	4b2d      	ldr	r3, [pc, #180]	; (800bde0 <HAL_RCC_GetSysClockFreq+0x108>)
 800bd2a:	681b      	ldr	r3, [r3, #0]
 800bd2c:	091b      	lsrs	r3, r3, #4
 800bd2e:	f003 030f 	and.w	r3, r3, #15
 800bd32:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800bd34:	4a2b      	ldr	r2, [pc, #172]	; (800bde4 <HAL_RCC_GetSysClockFreq+0x10c>)
 800bd36:	69fb      	ldr	r3, [r7, #28]
 800bd38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bd3c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800bd3e:	693b      	ldr	r3, [r7, #16]
 800bd40:	2b00      	cmp	r3, #0
 800bd42:	d10d      	bne.n	800bd60 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800bd44:	69fb      	ldr	r3, [r7, #28]
 800bd46:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800bd48:	e00a      	b.n	800bd60 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800bd4a:	693b      	ldr	r3, [r7, #16]
 800bd4c:	2b04      	cmp	r3, #4
 800bd4e:	d102      	bne.n	800bd56 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800bd50:	4b25      	ldr	r3, [pc, #148]	; (800bde8 <HAL_RCC_GetSysClockFreq+0x110>)
 800bd52:	61bb      	str	r3, [r7, #24]
 800bd54:	e004      	b.n	800bd60 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800bd56:	693b      	ldr	r3, [r7, #16]
 800bd58:	2b08      	cmp	r3, #8
 800bd5a:	d101      	bne.n	800bd60 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800bd5c:	4b23      	ldr	r3, [pc, #140]	; (800bdec <HAL_RCC_GetSysClockFreq+0x114>)
 800bd5e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800bd60:	693b      	ldr	r3, [r7, #16]
 800bd62:	2b0c      	cmp	r3, #12
 800bd64:	d134      	bne.n	800bdd0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800bd66:	4b1e      	ldr	r3, [pc, #120]	; (800bde0 <HAL_RCC_GetSysClockFreq+0x108>)
 800bd68:	68db      	ldr	r3, [r3, #12]
 800bd6a:	f003 0303 	and.w	r3, r3, #3
 800bd6e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800bd70:	68bb      	ldr	r3, [r7, #8]
 800bd72:	2b02      	cmp	r3, #2
 800bd74:	d003      	beq.n	800bd7e <HAL_RCC_GetSysClockFreq+0xa6>
 800bd76:	68bb      	ldr	r3, [r7, #8]
 800bd78:	2b03      	cmp	r3, #3
 800bd7a:	d003      	beq.n	800bd84 <HAL_RCC_GetSysClockFreq+0xac>
 800bd7c:	e005      	b.n	800bd8a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800bd7e:	4b1a      	ldr	r3, [pc, #104]	; (800bde8 <HAL_RCC_GetSysClockFreq+0x110>)
 800bd80:	617b      	str	r3, [r7, #20]
      break;
 800bd82:	e005      	b.n	800bd90 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800bd84:	4b19      	ldr	r3, [pc, #100]	; (800bdec <HAL_RCC_GetSysClockFreq+0x114>)
 800bd86:	617b      	str	r3, [r7, #20]
      break;
 800bd88:	e002      	b.n	800bd90 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800bd8a:	69fb      	ldr	r3, [r7, #28]
 800bd8c:	617b      	str	r3, [r7, #20]
      break;
 800bd8e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800bd90:	4b13      	ldr	r3, [pc, #76]	; (800bde0 <HAL_RCC_GetSysClockFreq+0x108>)
 800bd92:	68db      	ldr	r3, [r3, #12]
 800bd94:	091b      	lsrs	r3, r3, #4
 800bd96:	f003 0307 	and.w	r3, r3, #7
 800bd9a:	3301      	adds	r3, #1
 800bd9c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800bd9e:	4b10      	ldr	r3, [pc, #64]	; (800bde0 <HAL_RCC_GetSysClockFreq+0x108>)
 800bda0:	68db      	ldr	r3, [r3, #12]
 800bda2:	0a1b      	lsrs	r3, r3, #8
 800bda4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bda8:	697a      	ldr	r2, [r7, #20]
 800bdaa:	fb03 f202 	mul.w	r2, r3, r2
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	fbb2 f3f3 	udiv	r3, r2, r3
 800bdb4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800bdb6:	4b0a      	ldr	r3, [pc, #40]	; (800bde0 <HAL_RCC_GetSysClockFreq+0x108>)
 800bdb8:	68db      	ldr	r3, [r3, #12]
 800bdba:	0e5b      	lsrs	r3, r3, #25
 800bdbc:	f003 0303 	and.w	r3, r3, #3
 800bdc0:	3301      	adds	r3, #1
 800bdc2:	005b      	lsls	r3, r3, #1
 800bdc4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800bdc6:	697a      	ldr	r2, [r7, #20]
 800bdc8:	683b      	ldr	r3, [r7, #0]
 800bdca:	fbb2 f3f3 	udiv	r3, r2, r3
 800bdce:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800bdd0:	69bb      	ldr	r3, [r7, #24]
}
 800bdd2:	4618      	mov	r0, r3
 800bdd4:	3724      	adds	r7, #36	; 0x24
 800bdd6:	46bd      	mov	sp, r7
 800bdd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bddc:	4770      	bx	lr
 800bdde:	bf00      	nop
 800bde0:	40021000 	.word	0x40021000
 800bde4:	08012868 	.word	0x08012868
 800bde8:	00f42400 	.word	0x00f42400
 800bdec:	007a1200 	.word	0x007a1200

0800bdf0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800bdf0:	b480      	push	{r7}
 800bdf2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800bdf4:	4b03      	ldr	r3, [pc, #12]	; (800be04 <HAL_RCC_GetHCLKFreq+0x14>)
 800bdf6:	681b      	ldr	r3, [r3, #0]
}
 800bdf8:	4618      	mov	r0, r3
 800bdfa:	46bd      	mov	sp, r7
 800bdfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be00:	4770      	bx	lr
 800be02:	bf00      	nop
 800be04:	20000020 	.word	0x20000020

0800be08 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800be08:	b580      	push	{r7, lr}
 800be0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800be0c:	f7ff fff0 	bl	800bdf0 <HAL_RCC_GetHCLKFreq>
 800be10:	4602      	mov	r2, r0
 800be12:	4b06      	ldr	r3, [pc, #24]	; (800be2c <HAL_RCC_GetPCLK1Freq+0x24>)
 800be14:	689b      	ldr	r3, [r3, #8]
 800be16:	0a1b      	lsrs	r3, r3, #8
 800be18:	f003 0307 	and.w	r3, r3, #7
 800be1c:	4904      	ldr	r1, [pc, #16]	; (800be30 <HAL_RCC_GetPCLK1Freq+0x28>)
 800be1e:	5ccb      	ldrb	r3, [r1, r3]
 800be20:	f003 031f 	and.w	r3, r3, #31
 800be24:	fa22 f303 	lsr.w	r3, r2, r3
}
 800be28:	4618      	mov	r0, r3
 800be2a:	bd80      	pop	{r7, pc}
 800be2c:	40021000 	.word	0x40021000
 800be30:	08012860 	.word	0x08012860

0800be34 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800be34:	b580      	push	{r7, lr}
 800be36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800be38:	f7ff ffda 	bl	800bdf0 <HAL_RCC_GetHCLKFreq>
 800be3c:	4602      	mov	r2, r0
 800be3e:	4b06      	ldr	r3, [pc, #24]	; (800be58 <HAL_RCC_GetPCLK2Freq+0x24>)
 800be40:	689b      	ldr	r3, [r3, #8]
 800be42:	0adb      	lsrs	r3, r3, #11
 800be44:	f003 0307 	and.w	r3, r3, #7
 800be48:	4904      	ldr	r1, [pc, #16]	; (800be5c <HAL_RCC_GetPCLK2Freq+0x28>)
 800be4a:	5ccb      	ldrb	r3, [r1, r3]
 800be4c:	f003 031f 	and.w	r3, r3, #31
 800be50:	fa22 f303 	lsr.w	r3, r2, r3
}
 800be54:	4618      	mov	r0, r3
 800be56:	bd80      	pop	{r7, pc}
 800be58:	40021000 	.word	0x40021000
 800be5c:	08012860 	.word	0x08012860

0800be60 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800be60:	b580      	push	{r7, lr}
 800be62:	b086      	sub	sp, #24
 800be64:	af00      	add	r7, sp, #0
 800be66:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800be68:	2300      	movs	r3, #0
 800be6a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800be6c:	4b2a      	ldr	r3, [pc, #168]	; (800bf18 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800be6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800be70:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800be74:	2b00      	cmp	r3, #0
 800be76:	d003      	beq.n	800be80 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800be78:	f7ff fa00 	bl	800b27c <HAL_PWREx_GetVoltageRange>
 800be7c:	6178      	str	r0, [r7, #20]
 800be7e:	e014      	b.n	800beaa <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800be80:	4b25      	ldr	r3, [pc, #148]	; (800bf18 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800be82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800be84:	4a24      	ldr	r2, [pc, #144]	; (800bf18 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800be86:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800be8a:	6593      	str	r3, [r2, #88]	; 0x58
 800be8c:	4b22      	ldr	r3, [pc, #136]	; (800bf18 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800be8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800be90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800be94:	60fb      	str	r3, [r7, #12]
 800be96:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800be98:	f7ff f9f0 	bl	800b27c <HAL_PWREx_GetVoltageRange>
 800be9c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800be9e:	4b1e      	ldr	r3, [pc, #120]	; (800bf18 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800bea0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bea2:	4a1d      	ldr	r2, [pc, #116]	; (800bf18 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800bea4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800bea8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800beaa:	697b      	ldr	r3, [r7, #20]
 800beac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800beb0:	d10b      	bne.n	800beca <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	2b80      	cmp	r3, #128	; 0x80
 800beb6:	d919      	bls.n	800beec <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	2ba0      	cmp	r3, #160	; 0xa0
 800bebc:	d902      	bls.n	800bec4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800bebe:	2302      	movs	r3, #2
 800bec0:	613b      	str	r3, [r7, #16]
 800bec2:	e013      	b.n	800beec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800bec4:	2301      	movs	r3, #1
 800bec6:	613b      	str	r3, [r7, #16]
 800bec8:	e010      	b.n	800beec <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	2b80      	cmp	r3, #128	; 0x80
 800bece:	d902      	bls.n	800bed6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800bed0:	2303      	movs	r3, #3
 800bed2:	613b      	str	r3, [r7, #16]
 800bed4:	e00a      	b.n	800beec <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800bed6:	687b      	ldr	r3, [r7, #4]
 800bed8:	2b80      	cmp	r3, #128	; 0x80
 800beda:	d102      	bne.n	800bee2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800bedc:	2302      	movs	r3, #2
 800bede:	613b      	str	r3, [r7, #16]
 800bee0:	e004      	b.n	800beec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	2b70      	cmp	r3, #112	; 0x70
 800bee6:	d101      	bne.n	800beec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800bee8:	2301      	movs	r3, #1
 800beea:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800beec:	4b0b      	ldr	r3, [pc, #44]	; (800bf1c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800beee:	681b      	ldr	r3, [r3, #0]
 800bef0:	f023 0207 	bic.w	r2, r3, #7
 800bef4:	4909      	ldr	r1, [pc, #36]	; (800bf1c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800bef6:	693b      	ldr	r3, [r7, #16]
 800bef8:	4313      	orrs	r3, r2
 800befa:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800befc:	4b07      	ldr	r3, [pc, #28]	; (800bf1c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800befe:	681b      	ldr	r3, [r3, #0]
 800bf00:	f003 0307 	and.w	r3, r3, #7
 800bf04:	693a      	ldr	r2, [r7, #16]
 800bf06:	429a      	cmp	r2, r3
 800bf08:	d001      	beq.n	800bf0e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800bf0a:	2301      	movs	r3, #1
 800bf0c:	e000      	b.n	800bf10 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800bf0e:	2300      	movs	r3, #0
}
 800bf10:	4618      	mov	r0, r3
 800bf12:	3718      	adds	r7, #24
 800bf14:	46bd      	mov	sp, r7
 800bf16:	bd80      	pop	{r7, pc}
 800bf18:	40021000 	.word	0x40021000
 800bf1c:	40022000 	.word	0x40022000

0800bf20 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800bf20:	b580      	push	{r7, lr}
 800bf22:	b086      	sub	sp, #24
 800bf24:	af00      	add	r7, sp, #0
 800bf26:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800bf28:	2300      	movs	r3, #0
 800bf2a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800bf2c:	2300      	movs	r3, #0
 800bf2e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	681b      	ldr	r3, [r3, #0]
 800bf34:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800bf38:	2b00      	cmp	r3, #0
 800bf3a:	d041      	beq.n	800bfc0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800bf40:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800bf44:	d02a      	beq.n	800bf9c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800bf46:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800bf4a:	d824      	bhi.n	800bf96 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800bf4c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800bf50:	d008      	beq.n	800bf64 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800bf52:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800bf56:	d81e      	bhi.n	800bf96 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800bf58:	2b00      	cmp	r3, #0
 800bf5a:	d00a      	beq.n	800bf72 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800bf5c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800bf60:	d010      	beq.n	800bf84 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800bf62:	e018      	b.n	800bf96 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800bf64:	4b86      	ldr	r3, [pc, #536]	; (800c180 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800bf66:	68db      	ldr	r3, [r3, #12]
 800bf68:	4a85      	ldr	r2, [pc, #532]	; (800c180 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800bf6a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800bf6e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800bf70:	e015      	b.n	800bf9e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	3304      	adds	r3, #4
 800bf76:	2100      	movs	r1, #0
 800bf78:	4618      	mov	r0, r3
 800bf7a:	f000 fabb 	bl	800c4f4 <RCCEx_PLLSAI1_Config>
 800bf7e:	4603      	mov	r3, r0
 800bf80:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800bf82:	e00c      	b.n	800bf9e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	3320      	adds	r3, #32
 800bf88:	2100      	movs	r1, #0
 800bf8a:	4618      	mov	r0, r3
 800bf8c:	f000 fba6 	bl	800c6dc <RCCEx_PLLSAI2_Config>
 800bf90:	4603      	mov	r3, r0
 800bf92:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800bf94:	e003      	b.n	800bf9e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800bf96:	2301      	movs	r3, #1
 800bf98:	74fb      	strb	r3, [r7, #19]
      break;
 800bf9a:	e000      	b.n	800bf9e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800bf9c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800bf9e:	7cfb      	ldrb	r3, [r7, #19]
 800bfa0:	2b00      	cmp	r3, #0
 800bfa2:	d10b      	bne.n	800bfbc <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800bfa4:	4b76      	ldr	r3, [pc, #472]	; (800c180 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800bfa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bfaa:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800bfb2:	4973      	ldr	r1, [pc, #460]	; (800c180 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800bfb4:	4313      	orrs	r3, r2
 800bfb6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800bfba:	e001      	b.n	800bfc0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bfbc:	7cfb      	ldrb	r3, [r7, #19]
 800bfbe:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	681b      	ldr	r3, [r3, #0]
 800bfc4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800bfc8:	2b00      	cmp	r3, #0
 800bfca:	d041      	beq.n	800c050 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800bfd0:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800bfd4:	d02a      	beq.n	800c02c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800bfd6:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800bfda:	d824      	bhi.n	800c026 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800bfdc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800bfe0:	d008      	beq.n	800bff4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800bfe2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800bfe6:	d81e      	bhi.n	800c026 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800bfe8:	2b00      	cmp	r3, #0
 800bfea:	d00a      	beq.n	800c002 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800bfec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800bff0:	d010      	beq.n	800c014 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800bff2:	e018      	b.n	800c026 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800bff4:	4b62      	ldr	r3, [pc, #392]	; (800c180 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800bff6:	68db      	ldr	r3, [r3, #12]
 800bff8:	4a61      	ldr	r2, [pc, #388]	; (800c180 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800bffa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800bffe:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800c000:	e015      	b.n	800c02e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	3304      	adds	r3, #4
 800c006:	2100      	movs	r1, #0
 800c008:	4618      	mov	r0, r3
 800c00a:	f000 fa73 	bl	800c4f4 <RCCEx_PLLSAI1_Config>
 800c00e:	4603      	mov	r3, r0
 800c010:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800c012:	e00c      	b.n	800c02e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	3320      	adds	r3, #32
 800c018:	2100      	movs	r1, #0
 800c01a:	4618      	mov	r0, r3
 800c01c:	f000 fb5e 	bl	800c6dc <RCCEx_PLLSAI2_Config>
 800c020:	4603      	mov	r3, r0
 800c022:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800c024:	e003      	b.n	800c02e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800c026:	2301      	movs	r3, #1
 800c028:	74fb      	strb	r3, [r7, #19]
      break;
 800c02a:	e000      	b.n	800c02e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800c02c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c02e:	7cfb      	ldrb	r3, [r7, #19]
 800c030:	2b00      	cmp	r3, #0
 800c032:	d10b      	bne.n	800c04c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800c034:	4b52      	ldr	r3, [pc, #328]	; (800c180 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800c036:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c03a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800c042:	494f      	ldr	r1, [pc, #316]	; (800c180 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800c044:	4313      	orrs	r3, r2
 800c046:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800c04a:	e001      	b.n	800c050 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c04c:	7cfb      	ldrb	r3, [r7, #19]
 800c04e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	681b      	ldr	r3, [r3, #0]
 800c054:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c058:	2b00      	cmp	r3, #0
 800c05a:	f000 80a0 	beq.w	800c19e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800c05e:	2300      	movs	r3, #0
 800c060:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800c062:	4b47      	ldr	r3, [pc, #284]	; (800c180 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800c064:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c066:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c06a:	2b00      	cmp	r3, #0
 800c06c:	d101      	bne.n	800c072 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800c06e:	2301      	movs	r3, #1
 800c070:	e000      	b.n	800c074 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800c072:	2300      	movs	r3, #0
 800c074:	2b00      	cmp	r3, #0
 800c076:	d00d      	beq.n	800c094 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800c078:	4b41      	ldr	r3, [pc, #260]	; (800c180 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800c07a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c07c:	4a40      	ldr	r2, [pc, #256]	; (800c180 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800c07e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c082:	6593      	str	r3, [r2, #88]	; 0x58
 800c084:	4b3e      	ldr	r3, [pc, #248]	; (800c180 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800c086:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c088:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c08c:	60bb      	str	r3, [r7, #8]
 800c08e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800c090:	2301      	movs	r3, #1
 800c092:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800c094:	4b3b      	ldr	r3, [pc, #236]	; (800c184 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800c096:	681b      	ldr	r3, [r3, #0]
 800c098:	4a3a      	ldr	r2, [pc, #232]	; (800c184 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800c09a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c09e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800c0a0:	f7fc fd3c 	bl	8008b1c <HAL_GetTick>
 800c0a4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800c0a6:	e009      	b.n	800c0bc <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c0a8:	f7fc fd38 	bl	8008b1c <HAL_GetTick>
 800c0ac:	4602      	mov	r2, r0
 800c0ae:	68fb      	ldr	r3, [r7, #12]
 800c0b0:	1ad3      	subs	r3, r2, r3
 800c0b2:	2b02      	cmp	r3, #2
 800c0b4:	d902      	bls.n	800c0bc <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800c0b6:	2303      	movs	r3, #3
 800c0b8:	74fb      	strb	r3, [r7, #19]
        break;
 800c0ba:	e005      	b.n	800c0c8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800c0bc:	4b31      	ldr	r3, [pc, #196]	; (800c184 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800c0be:	681b      	ldr	r3, [r3, #0]
 800c0c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c0c4:	2b00      	cmp	r3, #0
 800c0c6:	d0ef      	beq.n	800c0a8 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800c0c8:	7cfb      	ldrb	r3, [r7, #19]
 800c0ca:	2b00      	cmp	r3, #0
 800c0cc:	d15c      	bne.n	800c188 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800c0ce:	4b2c      	ldr	r3, [pc, #176]	; (800c180 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800c0d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c0d4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c0d8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800c0da:	697b      	ldr	r3, [r7, #20]
 800c0dc:	2b00      	cmp	r3, #0
 800c0de:	d01f      	beq.n	800c120 <HAL_RCCEx_PeriphCLKConfig+0x200>
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c0e6:	697a      	ldr	r2, [r7, #20]
 800c0e8:	429a      	cmp	r2, r3
 800c0ea:	d019      	beq.n	800c120 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800c0ec:	4b24      	ldr	r3, [pc, #144]	; (800c180 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800c0ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c0f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c0f6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800c0f8:	4b21      	ldr	r3, [pc, #132]	; (800c180 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800c0fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c0fe:	4a20      	ldr	r2, [pc, #128]	; (800c180 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800c100:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c104:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800c108:	4b1d      	ldr	r3, [pc, #116]	; (800c180 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800c10a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c10e:	4a1c      	ldr	r2, [pc, #112]	; (800c180 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800c110:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c114:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800c118:	4a19      	ldr	r2, [pc, #100]	; (800c180 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800c11a:	697b      	ldr	r3, [r7, #20]
 800c11c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800c120:	697b      	ldr	r3, [r7, #20]
 800c122:	f003 0301 	and.w	r3, r3, #1
 800c126:	2b00      	cmp	r3, #0
 800c128:	d016      	beq.n	800c158 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c12a:	f7fc fcf7 	bl	8008b1c <HAL_GetTick>
 800c12e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c130:	e00b      	b.n	800c14a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c132:	f7fc fcf3 	bl	8008b1c <HAL_GetTick>
 800c136:	4602      	mov	r2, r0
 800c138:	68fb      	ldr	r3, [r7, #12]
 800c13a:	1ad3      	subs	r3, r2, r3
 800c13c:	f241 3288 	movw	r2, #5000	; 0x1388
 800c140:	4293      	cmp	r3, r2
 800c142:	d902      	bls.n	800c14a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800c144:	2303      	movs	r3, #3
 800c146:	74fb      	strb	r3, [r7, #19]
            break;
 800c148:	e006      	b.n	800c158 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c14a:	4b0d      	ldr	r3, [pc, #52]	; (800c180 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800c14c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c150:	f003 0302 	and.w	r3, r3, #2
 800c154:	2b00      	cmp	r3, #0
 800c156:	d0ec      	beq.n	800c132 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800c158:	7cfb      	ldrb	r3, [r7, #19]
 800c15a:	2b00      	cmp	r3, #0
 800c15c:	d10c      	bne.n	800c178 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800c15e:	4b08      	ldr	r3, [pc, #32]	; (800c180 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800c160:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c164:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c16e:	4904      	ldr	r1, [pc, #16]	; (800c180 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800c170:	4313      	orrs	r3, r2
 800c172:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800c176:	e009      	b.n	800c18c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800c178:	7cfb      	ldrb	r3, [r7, #19]
 800c17a:	74bb      	strb	r3, [r7, #18]
 800c17c:	e006      	b.n	800c18c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800c17e:	bf00      	nop
 800c180:	40021000 	.word	0x40021000
 800c184:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c188:	7cfb      	ldrb	r3, [r7, #19]
 800c18a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800c18c:	7c7b      	ldrb	r3, [r7, #17]
 800c18e:	2b01      	cmp	r3, #1
 800c190:	d105      	bne.n	800c19e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800c192:	4b9e      	ldr	r3, [pc, #632]	; (800c40c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c194:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c196:	4a9d      	ldr	r2, [pc, #628]	; (800c40c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c198:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800c19c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800c19e:	687b      	ldr	r3, [r7, #4]
 800c1a0:	681b      	ldr	r3, [r3, #0]
 800c1a2:	f003 0301 	and.w	r3, r3, #1
 800c1a6:	2b00      	cmp	r3, #0
 800c1a8:	d00a      	beq.n	800c1c0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800c1aa:	4b98      	ldr	r3, [pc, #608]	; (800c40c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c1ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c1b0:	f023 0203 	bic.w	r2, r3, #3
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c1b8:	4994      	ldr	r1, [pc, #592]	; (800c40c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c1ba:	4313      	orrs	r3, r2
 800c1bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	681b      	ldr	r3, [r3, #0]
 800c1c4:	f003 0302 	and.w	r3, r3, #2
 800c1c8:	2b00      	cmp	r3, #0
 800c1ca:	d00a      	beq.n	800c1e2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800c1cc:	4b8f      	ldr	r3, [pc, #572]	; (800c40c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c1ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c1d2:	f023 020c 	bic.w	r2, r3, #12
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c1da:	498c      	ldr	r1, [pc, #560]	; (800c40c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c1dc:	4313      	orrs	r3, r2
 800c1de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	681b      	ldr	r3, [r3, #0]
 800c1e6:	f003 0304 	and.w	r3, r3, #4
 800c1ea:	2b00      	cmp	r3, #0
 800c1ec:	d00a      	beq.n	800c204 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800c1ee:	4b87      	ldr	r3, [pc, #540]	; (800c40c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c1f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c1f4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c1fc:	4983      	ldr	r1, [pc, #524]	; (800c40c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c1fe:	4313      	orrs	r3, r2
 800c200:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	681b      	ldr	r3, [r3, #0]
 800c208:	f003 0308 	and.w	r3, r3, #8
 800c20c:	2b00      	cmp	r3, #0
 800c20e:	d00a      	beq.n	800c226 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800c210:	4b7e      	ldr	r3, [pc, #504]	; (800c40c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c212:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c216:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c21e:	497b      	ldr	r1, [pc, #492]	; (800c40c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c220:	4313      	orrs	r3, r2
 800c222:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	681b      	ldr	r3, [r3, #0]
 800c22a:	f003 0310 	and.w	r3, r3, #16
 800c22e:	2b00      	cmp	r3, #0
 800c230:	d00a      	beq.n	800c248 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800c232:	4b76      	ldr	r3, [pc, #472]	; (800c40c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c234:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c238:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c240:	4972      	ldr	r1, [pc, #456]	; (800c40c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c242:	4313      	orrs	r3, r2
 800c244:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800c248:	687b      	ldr	r3, [r7, #4]
 800c24a:	681b      	ldr	r3, [r3, #0]
 800c24c:	f003 0320 	and.w	r3, r3, #32
 800c250:	2b00      	cmp	r3, #0
 800c252:	d00a      	beq.n	800c26a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800c254:	4b6d      	ldr	r3, [pc, #436]	; (800c40c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c256:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c25a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c262:	496a      	ldr	r1, [pc, #424]	; (800c40c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c264:	4313      	orrs	r3, r2
 800c266:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	681b      	ldr	r3, [r3, #0]
 800c26e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800c272:	2b00      	cmp	r3, #0
 800c274:	d00a      	beq.n	800c28c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800c276:	4b65      	ldr	r3, [pc, #404]	; (800c40c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c278:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c27c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c284:	4961      	ldr	r1, [pc, #388]	; (800c40c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c286:	4313      	orrs	r3, r2
 800c288:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	681b      	ldr	r3, [r3, #0]
 800c290:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c294:	2b00      	cmp	r3, #0
 800c296:	d00a      	beq.n	800c2ae <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800c298:	4b5c      	ldr	r3, [pc, #368]	; (800c40c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c29a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c29e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c2a6:	4959      	ldr	r1, [pc, #356]	; (800c40c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c2a8:	4313      	orrs	r3, r2
 800c2aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	681b      	ldr	r3, [r3, #0]
 800c2b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c2b6:	2b00      	cmp	r3, #0
 800c2b8:	d00a      	beq.n	800c2d0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800c2ba:	4b54      	ldr	r3, [pc, #336]	; (800c40c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c2bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c2c0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800c2c4:	687b      	ldr	r3, [r7, #4]
 800c2c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c2c8:	4950      	ldr	r1, [pc, #320]	; (800c40c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c2ca:	4313      	orrs	r3, r2
 800c2cc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	681b      	ldr	r3, [r3, #0]
 800c2d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c2d8:	2b00      	cmp	r3, #0
 800c2da:	d00a      	beq.n	800c2f2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800c2dc:	4b4b      	ldr	r3, [pc, #300]	; (800c40c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c2de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c2e2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c2ea:	4948      	ldr	r1, [pc, #288]	; (800c40c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c2ec:	4313      	orrs	r3, r2
 800c2ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	681b      	ldr	r3, [r3, #0]
 800c2f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c2fa:	2b00      	cmp	r3, #0
 800c2fc:	d00a      	beq.n	800c314 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800c2fe:	4b43      	ldr	r3, [pc, #268]	; (800c40c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c300:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c304:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c30c:	493f      	ldr	r1, [pc, #252]	; (800c40c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c30e:	4313      	orrs	r3, r2
 800c310:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	681b      	ldr	r3, [r3, #0]
 800c318:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800c31c:	2b00      	cmp	r3, #0
 800c31e:	d028      	beq.n	800c372 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800c320:	4b3a      	ldr	r3, [pc, #232]	; (800c40c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c322:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c326:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c32e:	4937      	ldr	r1, [pc, #220]	; (800c40c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c330:	4313      	orrs	r3, r2
 800c332:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c33a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c33e:	d106      	bne.n	800c34e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c340:	4b32      	ldr	r3, [pc, #200]	; (800c40c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c342:	68db      	ldr	r3, [r3, #12]
 800c344:	4a31      	ldr	r2, [pc, #196]	; (800c40c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c346:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c34a:	60d3      	str	r3, [r2, #12]
 800c34c:	e011      	b.n	800c372 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c352:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800c356:	d10c      	bne.n	800c372 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	3304      	adds	r3, #4
 800c35c:	2101      	movs	r1, #1
 800c35e:	4618      	mov	r0, r3
 800c360:	f000 f8c8 	bl	800c4f4 <RCCEx_PLLSAI1_Config>
 800c364:	4603      	mov	r3, r0
 800c366:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800c368:	7cfb      	ldrb	r3, [r7, #19]
 800c36a:	2b00      	cmp	r3, #0
 800c36c:	d001      	beq.n	800c372 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800c36e:	7cfb      	ldrb	r3, [r7, #19]
 800c370:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	681b      	ldr	r3, [r3, #0]
 800c376:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800c37a:	2b00      	cmp	r3, #0
 800c37c:	d028      	beq.n	800c3d0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800c37e:	4b23      	ldr	r3, [pc, #140]	; (800c40c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c380:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c384:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c38c:	491f      	ldr	r1, [pc, #124]	; (800c40c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c38e:	4313      	orrs	r3, r2
 800c390:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c398:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c39c:	d106      	bne.n	800c3ac <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c39e:	4b1b      	ldr	r3, [pc, #108]	; (800c40c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c3a0:	68db      	ldr	r3, [r3, #12]
 800c3a2:	4a1a      	ldr	r2, [pc, #104]	; (800c40c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c3a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c3a8:	60d3      	str	r3, [r2, #12]
 800c3aa:	e011      	b.n	800c3d0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c3b0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800c3b4:	d10c      	bne.n	800c3d0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	3304      	adds	r3, #4
 800c3ba:	2101      	movs	r1, #1
 800c3bc:	4618      	mov	r0, r3
 800c3be:	f000 f899 	bl	800c4f4 <RCCEx_PLLSAI1_Config>
 800c3c2:	4603      	mov	r3, r0
 800c3c4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800c3c6:	7cfb      	ldrb	r3, [r7, #19]
 800c3c8:	2b00      	cmp	r3, #0
 800c3ca:	d001      	beq.n	800c3d0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800c3cc:	7cfb      	ldrb	r3, [r7, #19]
 800c3ce:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	681b      	ldr	r3, [r3, #0]
 800c3d4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800c3d8:	2b00      	cmp	r3, #0
 800c3da:	d02b      	beq.n	800c434 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800c3dc:	4b0b      	ldr	r3, [pc, #44]	; (800c40c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c3de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c3e2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c3ea:	4908      	ldr	r1, [pc, #32]	; (800c40c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c3ec:	4313      	orrs	r3, r2
 800c3ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c3f6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c3fa:	d109      	bne.n	800c410 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c3fc:	4b03      	ldr	r3, [pc, #12]	; (800c40c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c3fe:	68db      	ldr	r3, [r3, #12]
 800c400:	4a02      	ldr	r2, [pc, #8]	; (800c40c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c402:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c406:	60d3      	str	r3, [r2, #12]
 800c408:	e014      	b.n	800c434 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800c40a:	bf00      	nop
 800c40c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c414:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800c418:	d10c      	bne.n	800c434 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	3304      	adds	r3, #4
 800c41e:	2101      	movs	r1, #1
 800c420:	4618      	mov	r0, r3
 800c422:	f000 f867 	bl	800c4f4 <RCCEx_PLLSAI1_Config>
 800c426:	4603      	mov	r3, r0
 800c428:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800c42a:	7cfb      	ldrb	r3, [r7, #19]
 800c42c:	2b00      	cmp	r3, #0
 800c42e:	d001      	beq.n	800c434 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800c430:	7cfb      	ldrb	r3, [r7, #19]
 800c432:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	681b      	ldr	r3, [r3, #0]
 800c438:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c43c:	2b00      	cmp	r3, #0
 800c43e:	d02f      	beq.n	800c4a0 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800c440:	4b2b      	ldr	r3, [pc, #172]	; (800c4f0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800c442:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c446:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800c44a:	687b      	ldr	r3, [r7, #4]
 800c44c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c44e:	4928      	ldr	r1, [pc, #160]	; (800c4f0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800c450:	4313      	orrs	r3, r2
 800c452:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c45a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c45e:	d10d      	bne.n	800c47c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	3304      	adds	r3, #4
 800c464:	2102      	movs	r1, #2
 800c466:	4618      	mov	r0, r3
 800c468:	f000 f844 	bl	800c4f4 <RCCEx_PLLSAI1_Config>
 800c46c:	4603      	mov	r3, r0
 800c46e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800c470:	7cfb      	ldrb	r3, [r7, #19]
 800c472:	2b00      	cmp	r3, #0
 800c474:	d014      	beq.n	800c4a0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800c476:	7cfb      	ldrb	r3, [r7, #19]
 800c478:	74bb      	strb	r3, [r7, #18]
 800c47a:	e011      	b.n	800c4a0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c480:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c484:	d10c      	bne.n	800c4a0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	3320      	adds	r3, #32
 800c48a:	2102      	movs	r1, #2
 800c48c:	4618      	mov	r0, r3
 800c48e:	f000 f925 	bl	800c6dc <RCCEx_PLLSAI2_Config>
 800c492:	4603      	mov	r3, r0
 800c494:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800c496:	7cfb      	ldrb	r3, [r7, #19]
 800c498:	2b00      	cmp	r3, #0
 800c49a:	d001      	beq.n	800c4a0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800c49c:	7cfb      	ldrb	r3, [r7, #19]
 800c49e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800c4a0:	687b      	ldr	r3, [r7, #4]
 800c4a2:	681b      	ldr	r3, [r3, #0]
 800c4a4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c4a8:	2b00      	cmp	r3, #0
 800c4aa:	d00a      	beq.n	800c4c2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800c4ac:	4b10      	ldr	r3, [pc, #64]	; (800c4f0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800c4ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c4b2:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c4ba:	490d      	ldr	r1, [pc, #52]	; (800c4f0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800c4bc:	4313      	orrs	r3, r2
 800c4be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	681b      	ldr	r3, [r3, #0]
 800c4c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800c4ca:	2b00      	cmp	r3, #0
 800c4cc:	d00b      	beq.n	800c4e6 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800c4ce:	4b08      	ldr	r3, [pc, #32]	; (800c4f0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800c4d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c4d4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c4de:	4904      	ldr	r1, [pc, #16]	; (800c4f0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800c4e0:	4313      	orrs	r3, r2
 800c4e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800c4e6:	7cbb      	ldrb	r3, [r7, #18]
}
 800c4e8:	4618      	mov	r0, r3
 800c4ea:	3718      	adds	r7, #24
 800c4ec:	46bd      	mov	sp, r7
 800c4ee:	bd80      	pop	{r7, pc}
 800c4f0:	40021000 	.word	0x40021000

0800c4f4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800c4f4:	b580      	push	{r7, lr}
 800c4f6:	b084      	sub	sp, #16
 800c4f8:	af00      	add	r7, sp, #0
 800c4fa:	6078      	str	r0, [r7, #4]
 800c4fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800c4fe:	2300      	movs	r3, #0
 800c500:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800c502:	4b75      	ldr	r3, [pc, #468]	; (800c6d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800c504:	68db      	ldr	r3, [r3, #12]
 800c506:	f003 0303 	and.w	r3, r3, #3
 800c50a:	2b00      	cmp	r3, #0
 800c50c:	d018      	beq.n	800c540 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800c50e:	4b72      	ldr	r3, [pc, #456]	; (800c6d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800c510:	68db      	ldr	r3, [r3, #12]
 800c512:	f003 0203 	and.w	r2, r3, #3
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	681b      	ldr	r3, [r3, #0]
 800c51a:	429a      	cmp	r2, r3
 800c51c:	d10d      	bne.n	800c53a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	681b      	ldr	r3, [r3, #0]
       ||
 800c522:	2b00      	cmp	r3, #0
 800c524:	d009      	beq.n	800c53a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800c526:	4b6c      	ldr	r3, [pc, #432]	; (800c6d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800c528:	68db      	ldr	r3, [r3, #12]
 800c52a:	091b      	lsrs	r3, r3, #4
 800c52c:	f003 0307 	and.w	r3, r3, #7
 800c530:	1c5a      	adds	r2, r3, #1
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	685b      	ldr	r3, [r3, #4]
       ||
 800c536:	429a      	cmp	r2, r3
 800c538:	d047      	beq.n	800c5ca <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800c53a:	2301      	movs	r3, #1
 800c53c:	73fb      	strb	r3, [r7, #15]
 800c53e:	e044      	b.n	800c5ca <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	681b      	ldr	r3, [r3, #0]
 800c544:	2b03      	cmp	r3, #3
 800c546:	d018      	beq.n	800c57a <RCCEx_PLLSAI1_Config+0x86>
 800c548:	2b03      	cmp	r3, #3
 800c54a:	d825      	bhi.n	800c598 <RCCEx_PLLSAI1_Config+0xa4>
 800c54c:	2b01      	cmp	r3, #1
 800c54e:	d002      	beq.n	800c556 <RCCEx_PLLSAI1_Config+0x62>
 800c550:	2b02      	cmp	r3, #2
 800c552:	d009      	beq.n	800c568 <RCCEx_PLLSAI1_Config+0x74>
 800c554:	e020      	b.n	800c598 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800c556:	4b60      	ldr	r3, [pc, #384]	; (800c6d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800c558:	681b      	ldr	r3, [r3, #0]
 800c55a:	f003 0302 	and.w	r3, r3, #2
 800c55e:	2b00      	cmp	r3, #0
 800c560:	d11d      	bne.n	800c59e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800c562:	2301      	movs	r3, #1
 800c564:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800c566:	e01a      	b.n	800c59e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800c568:	4b5b      	ldr	r3, [pc, #364]	; (800c6d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800c56a:	681b      	ldr	r3, [r3, #0]
 800c56c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c570:	2b00      	cmp	r3, #0
 800c572:	d116      	bne.n	800c5a2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800c574:	2301      	movs	r3, #1
 800c576:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800c578:	e013      	b.n	800c5a2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800c57a:	4b57      	ldr	r3, [pc, #348]	; (800c6d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800c57c:	681b      	ldr	r3, [r3, #0]
 800c57e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c582:	2b00      	cmp	r3, #0
 800c584:	d10f      	bne.n	800c5a6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800c586:	4b54      	ldr	r3, [pc, #336]	; (800c6d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800c588:	681b      	ldr	r3, [r3, #0]
 800c58a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800c58e:	2b00      	cmp	r3, #0
 800c590:	d109      	bne.n	800c5a6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800c592:	2301      	movs	r3, #1
 800c594:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800c596:	e006      	b.n	800c5a6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800c598:	2301      	movs	r3, #1
 800c59a:	73fb      	strb	r3, [r7, #15]
      break;
 800c59c:	e004      	b.n	800c5a8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800c59e:	bf00      	nop
 800c5a0:	e002      	b.n	800c5a8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800c5a2:	bf00      	nop
 800c5a4:	e000      	b.n	800c5a8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800c5a6:	bf00      	nop
    }

    if(status == HAL_OK)
 800c5a8:	7bfb      	ldrb	r3, [r7, #15]
 800c5aa:	2b00      	cmp	r3, #0
 800c5ac:	d10d      	bne.n	800c5ca <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800c5ae:	4b4a      	ldr	r3, [pc, #296]	; (800c6d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800c5b0:	68db      	ldr	r3, [r3, #12]
 800c5b2:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800c5b6:	687b      	ldr	r3, [r7, #4]
 800c5b8:	6819      	ldr	r1, [r3, #0]
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	685b      	ldr	r3, [r3, #4]
 800c5be:	3b01      	subs	r3, #1
 800c5c0:	011b      	lsls	r3, r3, #4
 800c5c2:	430b      	orrs	r3, r1
 800c5c4:	4944      	ldr	r1, [pc, #272]	; (800c6d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800c5c6:	4313      	orrs	r3, r2
 800c5c8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800c5ca:	7bfb      	ldrb	r3, [r7, #15]
 800c5cc:	2b00      	cmp	r3, #0
 800c5ce:	d17d      	bne.n	800c6cc <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800c5d0:	4b41      	ldr	r3, [pc, #260]	; (800c6d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800c5d2:	681b      	ldr	r3, [r3, #0]
 800c5d4:	4a40      	ldr	r2, [pc, #256]	; (800c6d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800c5d6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800c5da:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c5dc:	f7fc fa9e 	bl	8008b1c <HAL_GetTick>
 800c5e0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800c5e2:	e009      	b.n	800c5f8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800c5e4:	f7fc fa9a 	bl	8008b1c <HAL_GetTick>
 800c5e8:	4602      	mov	r2, r0
 800c5ea:	68bb      	ldr	r3, [r7, #8]
 800c5ec:	1ad3      	subs	r3, r2, r3
 800c5ee:	2b02      	cmp	r3, #2
 800c5f0:	d902      	bls.n	800c5f8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800c5f2:	2303      	movs	r3, #3
 800c5f4:	73fb      	strb	r3, [r7, #15]
        break;
 800c5f6:	e005      	b.n	800c604 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800c5f8:	4b37      	ldr	r3, [pc, #220]	; (800c6d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800c5fa:	681b      	ldr	r3, [r3, #0]
 800c5fc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c600:	2b00      	cmp	r3, #0
 800c602:	d1ef      	bne.n	800c5e4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800c604:	7bfb      	ldrb	r3, [r7, #15]
 800c606:	2b00      	cmp	r3, #0
 800c608:	d160      	bne.n	800c6cc <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800c60a:	683b      	ldr	r3, [r7, #0]
 800c60c:	2b00      	cmp	r3, #0
 800c60e:	d111      	bne.n	800c634 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800c610:	4b31      	ldr	r3, [pc, #196]	; (800c6d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800c612:	691b      	ldr	r3, [r3, #16]
 800c614:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800c618:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c61c:	687a      	ldr	r2, [r7, #4]
 800c61e:	6892      	ldr	r2, [r2, #8]
 800c620:	0211      	lsls	r1, r2, #8
 800c622:	687a      	ldr	r2, [r7, #4]
 800c624:	68d2      	ldr	r2, [r2, #12]
 800c626:	0912      	lsrs	r2, r2, #4
 800c628:	0452      	lsls	r2, r2, #17
 800c62a:	430a      	orrs	r2, r1
 800c62c:	492a      	ldr	r1, [pc, #168]	; (800c6d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800c62e:	4313      	orrs	r3, r2
 800c630:	610b      	str	r3, [r1, #16]
 800c632:	e027      	b.n	800c684 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800c634:	683b      	ldr	r3, [r7, #0]
 800c636:	2b01      	cmp	r3, #1
 800c638:	d112      	bne.n	800c660 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800c63a:	4b27      	ldr	r3, [pc, #156]	; (800c6d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800c63c:	691b      	ldr	r3, [r3, #16]
 800c63e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800c642:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800c646:	687a      	ldr	r2, [r7, #4]
 800c648:	6892      	ldr	r2, [r2, #8]
 800c64a:	0211      	lsls	r1, r2, #8
 800c64c:	687a      	ldr	r2, [r7, #4]
 800c64e:	6912      	ldr	r2, [r2, #16]
 800c650:	0852      	lsrs	r2, r2, #1
 800c652:	3a01      	subs	r2, #1
 800c654:	0552      	lsls	r2, r2, #21
 800c656:	430a      	orrs	r2, r1
 800c658:	491f      	ldr	r1, [pc, #124]	; (800c6d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800c65a:	4313      	orrs	r3, r2
 800c65c:	610b      	str	r3, [r1, #16]
 800c65e:	e011      	b.n	800c684 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800c660:	4b1d      	ldr	r3, [pc, #116]	; (800c6d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800c662:	691b      	ldr	r3, [r3, #16]
 800c664:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800c668:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800c66c:	687a      	ldr	r2, [r7, #4]
 800c66e:	6892      	ldr	r2, [r2, #8]
 800c670:	0211      	lsls	r1, r2, #8
 800c672:	687a      	ldr	r2, [r7, #4]
 800c674:	6952      	ldr	r2, [r2, #20]
 800c676:	0852      	lsrs	r2, r2, #1
 800c678:	3a01      	subs	r2, #1
 800c67a:	0652      	lsls	r2, r2, #25
 800c67c:	430a      	orrs	r2, r1
 800c67e:	4916      	ldr	r1, [pc, #88]	; (800c6d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800c680:	4313      	orrs	r3, r2
 800c682:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800c684:	4b14      	ldr	r3, [pc, #80]	; (800c6d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800c686:	681b      	ldr	r3, [r3, #0]
 800c688:	4a13      	ldr	r2, [pc, #76]	; (800c6d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800c68a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800c68e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c690:	f7fc fa44 	bl	8008b1c <HAL_GetTick>
 800c694:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800c696:	e009      	b.n	800c6ac <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800c698:	f7fc fa40 	bl	8008b1c <HAL_GetTick>
 800c69c:	4602      	mov	r2, r0
 800c69e:	68bb      	ldr	r3, [r7, #8]
 800c6a0:	1ad3      	subs	r3, r2, r3
 800c6a2:	2b02      	cmp	r3, #2
 800c6a4:	d902      	bls.n	800c6ac <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800c6a6:	2303      	movs	r3, #3
 800c6a8:	73fb      	strb	r3, [r7, #15]
          break;
 800c6aa:	e005      	b.n	800c6b8 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800c6ac:	4b0a      	ldr	r3, [pc, #40]	; (800c6d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800c6ae:	681b      	ldr	r3, [r3, #0]
 800c6b0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c6b4:	2b00      	cmp	r3, #0
 800c6b6:	d0ef      	beq.n	800c698 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800c6b8:	7bfb      	ldrb	r3, [r7, #15]
 800c6ba:	2b00      	cmp	r3, #0
 800c6bc:	d106      	bne.n	800c6cc <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800c6be:	4b06      	ldr	r3, [pc, #24]	; (800c6d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800c6c0:	691a      	ldr	r2, [r3, #16]
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	699b      	ldr	r3, [r3, #24]
 800c6c6:	4904      	ldr	r1, [pc, #16]	; (800c6d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800c6c8:	4313      	orrs	r3, r2
 800c6ca:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800c6cc:	7bfb      	ldrb	r3, [r7, #15]
}
 800c6ce:	4618      	mov	r0, r3
 800c6d0:	3710      	adds	r7, #16
 800c6d2:	46bd      	mov	sp, r7
 800c6d4:	bd80      	pop	{r7, pc}
 800c6d6:	bf00      	nop
 800c6d8:	40021000 	.word	0x40021000

0800c6dc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800c6dc:	b580      	push	{r7, lr}
 800c6de:	b084      	sub	sp, #16
 800c6e0:	af00      	add	r7, sp, #0
 800c6e2:	6078      	str	r0, [r7, #4]
 800c6e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800c6e6:	2300      	movs	r3, #0
 800c6e8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800c6ea:	4b6a      	ldr	r3, [pc, #424]	; (800c894 <RCCEx_PLLSAI2_Config+0x1b8>)
 800c6ec:	68db      	ldr	r3, [r3, #12]
 800c6ee:	f003 0303 	and.w	r3, r3, #3
 800c6f2:	2b00      	cmp	r3, #0
 800c6f4:	d018      	beq.n	800c728 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800c6f6:	4b67      	ldr	r3, [pc, #412]	; (800c894 <RCCEx_PLLSAI2_Config+0x1b8>)
 800c6f8:	68db      	ldr	r3, [r3, #12]
 800c6fa:	f003 0203 	and.w	r2, r3, #3
 800c6fe:	687b      	ldr	r3, [r7, #4]
 800c700:	681b      	ldr	r3, [r3, #0]
 800c702:	429a      	cmp	r2, r3
 800c704:	d10d      	bne.n	800c722 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	681b      	ldr	r3, [r3, #0]
       ||
 800c70a:	2b00      	cmp	r3, #0
 800c70c:	d009      	beq.n	800c722 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800c70e:	4b61      	ldr	r3, [pc, #388]	; (800c894 <RCCEx_PLLSAI2_Config+0x1b8>)
 800c710:	68db      	ldr	r3, [r3, #12]
 800c712:	091b      	lsrs	r3, r3, #4
 800c714:	f003 0307 	and.w	r3, r3, #7
 800c718:	1c5a      	adds	r2, r3, #1
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	685b      	ldr	r3, [r3, #4]
       ||
 800c71e:	429a      	cmp	r2, r3
 800c720:	d047      	beq.n	800c7b2 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800c722:	2301      	movs	r3, #1
 800c724:	73fb      	strb	r3, [r7, #15]
 800c726:	e044      	b.n	800c7b2 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	681b      	ldr	r3, [r3, #0]
 800c72c:	2b03      	cmp	r3, #3
 800c72e:	d018      	beq.n	800c762 <RCCEx_PLLSAI2_Config+0x86>
 800c730:	2b03      	cmp	r3, #3
 800c732:	d825      	bhi.n	800c780 <RCCEx_PLLSAI2_Config+0xa4>
 800c734:	2b01      	cmp	r3, #1
 800c736:	d002      	beq.n	800c73e <RCCEx_PLLSAI2_Config+0x62>
 800c738:	2b02      	cmp	r3, #2
 800c73a:	d009      	beq.n	800c750 <RCCEx_PLLSAI2_Config+0x74>
 800c73c:	e020      	b.n	800c780 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800c73e:	4b55      	ldr	r3, [pc, #340]	; (800c894 <RCCEx_PLLSAI2_Config+0x1b8>)
 800c740:	681b      	ldr	r3, [r3, #0]
 800c742:	f003 0302 	and.w	r3, r3, #2
 800c746:	2b00      	cmp	r3, #0
 800c748:	d11d      	bne.n	800c786 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800c74a:	2301      	movs	r3, #1
 800c74c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800c74e:	e01a      	b.n	800c786 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800c750:	4b50      	ldr	r3, [pc, #320]	; (800c894 <RCCEx_PLLSAI2_Config+0x1b8>)
 800c752:	681b      	ldr	r3, [r3, #0]
 800c754:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c758:	2b00      	cmp	r3, #0
 800c75a:	d116      	bne.n	800c78a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800c75c:	2301      	movs	r3, #1
 800c75e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800c760:	e013      	b.n	800c78a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800c762:	4b4c      	ldr	r3, [pc, #304]	; (800c894 <RCCEx_PLLSAI2_Config+0x1b8>)
 800c764:	681b      	ldr	r3, [r3, #0]
 800c766:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c76a:	2b00      	cmp	r3, #0
 800c76c:	d10f      	bne.n	800c78e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800c76e:	4b49      	ldr	r3, [pc, #292]	; (800c894 <RCCEx_PLLSAI2_Config+0x1b8>)
 800c770:	681b      	ldr	r3, [r3, #0]
 800c772:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800c776:	2b00      	cmp	r3, #0
 800c778:	d109      	bne.n	800c78e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800c77a:	2301      	movs	r3, #1
 800c77c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800c77e:	e006      	b.n	800c78e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800c780:	2301      	movs	r3, #1
 800c782:	73fb      	strb	r3, [r7, #15]
      break;
 800c784:	e004      	b.n	800c790 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800c786:	bf00      	nop
 800c788:	e002      	b.n	800c790 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800c78a:	bf00      	nop
 800c78c:	e000      	b.n	800c790 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800c78e:	bf00      	nop
    }

    if(status == HAL_OK)
 800c790:	7bfb      	ldrb	r3, [r7, #15]
 800c792:	2b00      	cmp	r3, #0
 800c794:	d10d      	bne.n	800c7b2 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800c796:	4b3f      	ldr	r3, [pc, #252]	; (800c894 <RCCEx_PLLSAI2_Config+0x1b8>)
 800c798:	68db      	ldr	r3, [r3, #12]
 800c79a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800c79e:	687b      	ldr	r3, [r7, #4]
 800c7a0:	6819      	ldr	r1, [r3, #0]
 800c7a2:	687b      	ldr	r3, [r7, #4]
 800c7a4:	685b      	ldr	r3, [r3, #4]
 800c7a6:	3b01      	subs	r3, #1
 800c7a8:	011b      	lsls	r3, r3, #4
 800c7aa:	430b      	orrs	r3, r1
 800c7ac:	4939      	ldr	r1, [pc, #228]	; (800c894 <RCCEx_PLLSAI2_Config+0x1b8>)
 800c7ae:	4313      	orrs	r3, r2
 800c7b0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800c7b2:	7bfb      	ldrb	r3, [r7, #15]
 800c7b4:	2b00      	cmp	r3, #0
 800c7b6:	d167      	bne.n	800c888 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800c7b8:	4b36      	ldr	r3, [pc, #216]	; (800c894 <RCCEx_PLLSAI2_Config+0x1b8>)
 800c7ba:	681b      	ldr	r3, [r3, #0]
 800c7bc:	4a35      	ldr	r2, [pc, #212]	; (800c894 <RCCEx_PLLSAI2_Config+0x1b8>)
 800c7be:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800c7c2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c7c4:	f7fc f9aa 	bl	8008b1c <HAL_GetTick>
 800c7c8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800c7ca:	e009      	b.n	800c7e0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800c7cc:	f7fc f9a6 	bl	8008b1c <HAL_GetTick>
 800c7d0:	4602      	mov	r2, r0
 800c7d2:	68bb      	ldr	r3, [r7, #8]
 800c7d4:	1ad3      	subs	r3, r2, r3
 800c7d6:	2b02      	cmp	r3, #2
 800c7d8:	d902      	bls.n	800c7e0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800c7da:	2303      	movs	r3, #3
 800c7dc:	73fb      	strb	r3, [r7, #15]
        break;
 800c7de:	e005      	b.n	800c7ec <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800c7e0:	4b2c      	ldr	r3, [pc, #176]	; (800c894 <RCCEx_PLLSAI2_Config+0x1b8>)
 800c7e2:	681b      	ldr	r3, [r3, #0]
 800c7e4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c7e8:	2b00      	cmp	r3, #0
 800c7ea:	d1ef      	bne.n	800c7cc <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800c7ec:	7bfb      	ldrb	r3, [r7, #15]
 800c7ee:	2b00      	cmp	r3, #0
 800c7f0:	d14a      	bne.n	800c888 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800c7f2:	683b      	ldr	r3, [r7, #0]
 800c7f4:	2b00      	cmp	r3, #0
 800c7f6:	d111      	bne.n	800c81c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800c7f8:	4b26      	ldr	r3, [pc, #152]	; (800c894 <RCCEx_PLLSAI2_Config+0x1b8>)
 800c7fa:	695b      	ldr	r3, [r3, #20]
 800c7fc:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800c800:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c804:	687a      	ldr	r2, [r7, #4]
 800c806:	6892      	ldr	r2, [r2, #8]
 800c808:	0211      	lsls	r1, r2, #8
 800c80a:	687a      	ldr	r2, [r7, #4]
 800c80c:	68d2      	ldr	r2, [r2, #12]
 800c80e:	0912      	lsrs	r2, r2, #4
 800c810:	0452      	lsls	r2, r2, #17
 800c812:	430a      	orrs	r2, r1
 800c814:	491f      	ldr	r1, [pc, #124]	; (800c894 <RCCEx_PLLSAI2_Config+0x1b8>)
 800c816:	4313      	orrs	r3, r2
 800c818:	614b      	str	r3, [r1, #20]
 800c81a:	e011      	b.n	800c840 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800c81c:	4b1d      	ldr	r3, [pc, #116]	; (800c894 <RCCEx_PLLSAI2_Config+0x1b8>)
 800c81e:	695b      	ldr	r3, [r3, #20]
 800c820:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800c824:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800c828:	687a      	ldr	r2, [r7, #4]
 800c82a:	6892      	ldr	r2, [r2, #8]
 800c82c:	0211      	lsls	r1, r2, #8
 800c82e:	687a      	ldr	r2, [r7, #4]
 800c830:	6912      	ldr	r2, [r2, #16]
 800c832:	0852      	lsrs	r2, r2, #1
 800c834:	3a01      	subs	r2, #1
 800c836:	0652      	lsls	r2, r2, #25
 800c838:	430a      	orrs	r2, r1
 800c83a:	4916      	ldr	r1, [pc, #88]	; (800c894 <RCCEx_PLLSAI2_Config+0x1b8>)
 800c83c:	4313      	orrs	r3, r2
 800c83e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800c840:	4b14      	ldr	r3, [pc, #80]	; (800c894 <RCCEx_PLLSAI2_Config+0x1b8>)
 800c842:	681b      	ldr	r3, [r3, #0]
 800c844:	4a13      	ldr	r2, [pc, #76]	; (800c894 <RCCEx_PLLSAI2_Config+0x1b8>)
 800c846:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c84a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c84c:	f7fc f966 	bl	8008b1c <HAL_GetTick>
 800c850:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800c852:	e009      	b.n	800c868 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800c854:	f7fc f962 	bl	8008b1c <HAL_GetTick>
 800c858:	4602      	mov	r2, r0
 800c85a:	68bb      	ldr	r3, [r7, #8]
 800c85c:	1ad3      	subs	r3, r2, r3
 800c85e:	2b02      	cmp	r3, #2
 800c860:	d902      	bls.n	800c868 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800c862:	2303      	movs	r3, #3
 800c864:	73fb      	strb	r3, [r7, #15]
          break;
 800c866:	e005      	b.n	800c874 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800c868:	4b0a      	ldr	r3, [pc, #40]	; (800c894 <RCCEx_PLLSAI2_Config+0x1b8>)
 800c86a:	681b      	ldr	r3, [r3, #0]
 800c86c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c870:	2b00      	cmp	r3, #0
 800c872:	d0ef      	beq.n	800c854 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800c874:	7bfb      	ldrb	r3, [r7, #15]
 800c876:	2b00      	cmp	r3, #0
 800c878:	d106      	bne.n	800c888 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800c87a:	4b06      	ldr	r3, [pc, #24]	; (800c894 <RCCEx_PLLSAI2_Config+0x1b8>)
 800c87c:	695a      	ldr	r2, [r3, #20]
 800c87e:	687b      	ldr	r3, [r7, #4]
 800c880:	695b      	ldr	r3, [r3, #20]
 800c882:	4904      	ldr	r1, [pc, #16]	; (800c894 <RCCEx_PLLSAI2_Config+0x1b8>)
 800c884:	4313      	orrs	r3, r2
 800c886:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800c888:	7bfb      	ldrb	r3, [r7, #15]
}
 800c88a:	4618      	mov	r0, r3
 800c88c:	3710      	adds	r7, #16
 800c88e:	46bd      	mov	sp, r7
 800c890:	bd80      	pop	{r7, pc}
 800c892:	bf00      	nop
 800c894:	40021000 	.word	0x40021000

0800c898 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800c898:	b580      	push	{r7, lr}
 800c89a:	b084      	sub	sp, #16
 800c89c:	af00      	add	r7, sp, #0
 800c89e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	2b00      	cmp	r3, #0
 800c8a4:	d101      	bne.n	800c8aa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800c8a6:	2301      	movs	r3, #1
 800c8a8:	e095      	b.n	800c9d6 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c8ae:	2b00      	cmp	r3, #0
 800c8b0:	d108      	bne.n	800c8c4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c8b2:	687b      	ldr	r3, [r7, #4]
 800c8b4:	685b      	ldr	r3, [r3, #4]
 800c8b6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c8ba:	d009      	beq.n	800c8d0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	2200      	movs	r2, #0
 800c8c0:	61da      	str	r2, [r3, #28]
 800c8c2:	e005      	b.n	800c8d0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	2200      	movs	r2, #0
 800c8c8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800c8ca:	687b      	ldr	r3, [r7, #4]
 800c8cc:	2200      	movs	r2, #0
 800c8ce:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	2200      	movs	r2, #0
 800c8d4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800c8dc:	b2db      	uxtb	r3, r3
 800c8de:	2b00      	cmp	r3, #0
 800c8e0:	d106      	bne.n	800c8f0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800c8e2:	687b      	ldr	r3, [r7, #4]
 800c8e4:	2200      	movs	r2, #0
 800c8e6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800c8ea:	6878      	ldr	r0, [r7, #4]
 800c8ec:	f000 f877 	bl	800c9de <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	2202      	movs	r2, #2
 800c8f4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	681b      	ldr	r3, [r3, #0]
 800c8fc:	681a      	ldr	r2, [r3, #0]
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	681b      	ldr	r3, [r3, #0]
 800c902:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c906:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	68db      	ldr	r3, [r3, #12]
 800c90c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800c910:	d902      	bls.n	800c918 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800c912:	2300      	movs	r3, #0
 800c914:	60fb      	str	r3, [r7, #12]
 800c916:	e002      	b.n	800c91e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800c918:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800c91c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800c91e:	687b      	ldr	r3, [r7, #4]
 800c920:	68db      	ldr	r3, [r3, #12]
 800c922:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800c926:	d007      	beq.n	800c938 <HAL_SPI_Init+0xa0>
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	68db      	ldr	r3, [r3, #12]
 800c92c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800c930:	d002      	beq.n	800c938 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	2200      	movs	r2, #0
 800c936:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800c938:	687b      	ldr	r3, [r7, #4]
 800c93a:	685b      	ldr	r3, [r3, #4]
 800c93c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	689b      	ldr	r3, [r3, #8]
 800c944:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800c948:	431a      	orrs	r2, r3
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	691b      	ldr	r3, [r3, #16]
 800c94e:	f003 0302 	and.w	r3, r3, #2
 800c952:	431a      	orrs	r2, r3
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	695b      	ldr	r3, [r3, #20]
 800c958:	f003 0301 	and.w	r3, r3, #1
 800c95c:	431a      	orrs	r2, r3
 800c95e:	687b      	ldr	r3, [r7, #4]
 800c960:	699b      	ldr	r3, [r3, #24]
 800c962:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800c966:	431a      	orrs	r2, r3
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	69db      	ldr	r3, [r3, #28]
 800c96c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800c970:	431a      	orrs	r2, r3
 800c972:	687b      	ldr	r3, [r7, #4]
 800c974:	6a1b      	ldr	r3, [r3, #32]
 800c976:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c97a:	ea42 0103 	orr.w	r1, r2, r3
 800c97e:	687b      	ldr	r3, [r7, #4]
 800c980:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c982:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800c986:	687b      	ldr	r3, [r7, #4]
 800c988:	681b      	ldr	r3, [r3, #0]
 800c98a:	430a      	orrs	r2, r1
 800c98c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800c98e:	687b      	ldr	r3, [r7, #4]
 800c990:	699b      	ldr	r3, [r3, #24]
 800c992:	0c1b      	lsrs	r3, r3, #16
 800c994:	f003 0204 	and.w	r2, r3, #4
 800c998:	687b      	ldr	r3, [r7, #4]
 800c99a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c99c:	f003 0310 	and.w	r3, r3, #16
 800c9a0:	431a      	orrs	r2, r3
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c9a6:	f003 0308 	and.w	r3, r3, #8
 800c9aa:	431a      	orrs	r2, r3
 800c9ac:	687b      	ldr	r3, [r7, #4]
 800c9ae:	68db      	ldr	r3, [r3, #12]
 800c9b0:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800c9b4:	ea42 0103 	orr.w	r1, r2, r3
 800c9b8:	68fb      	ldr	r3, [r7, #12]
 800c9ba:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800c9be:	687b      	ldr	r3, [r7, #4]
 800c9c0:	681b      	ldr	r3, [r3, #0]
 800c9c2:	430a      	orrs	r2, r1
 800c9c4:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800c9c6:	687b      	ldr	r3, [r7, #4]
 800c9c8:	2200      	movs	r2, #0
 800c9ca:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800c9cc:	687b      	ldr	r3, [r7, #4]
 800c9ce:	2201      	movs	r2, #1
 800c9d0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800c9d4:	2300      	movs	r3, #0
}
 800c9d6:	4618      	mov	r0, r3
 800c9d8:	3710      	adds	r7, #16
 800c9da:	46bd      	mov	sp, r7
 800c9dc:	bd80      	pop	{r7, pc}

0800c9de <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 800c9de:	b480      	push	{r7}
 800c9e0:	b083      	sub	sp, #12
 800c9e2:	af00      	add	r7, sp, #0
 800c9e4:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 800c9e6:	bf00      	nop
 800c9e8:	370c      	adds	r7, #12
 800c9ea:	46bd      	mov	sp, r7
 800c9ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9f0:	4770      	bx	lr

0800c9f2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800c9f2:	b580      	push	{r7, lr}
 800c9f4:	b08a      	sub	sp, #40	; 0x28
 800c9f6:	af00      	add	r7, sp, #0
 800c9f8:	60f8      	str	r0, [r7, #12]
 800c9fa:	60b9      	str	r1, [r7, #8]
 800c9fc:	607a      	str	r2, [r7, #4]
 800c9fe:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800ca00:	2301      	movs	r3, #1
 800ca02:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800ca04:	2300      	movs	r3, #0
 800ca06:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800ca0a:	68fb      	ldr	r3, [r7, #12]
 800ca0c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800ca10:	2b01      	cmp	r3, #1
 800ca12:	d101      	bne.n	800ca18 <HAL_SPI_TransmitReceive+0x26>
 800ca14:	2302      	movs	r3, #2
 800ca16:	e1fb      	b.n	800ce10 <HAL_SPI_TransmitReceive+0x41e>
 800ca18:	68fb      	ldr	r3, [r7, #12]
 800ca1a:	2201      	movs	r2, #1
 800ca1c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ca20:	f7fc f87c 	bl	8008b1c <HAL_GetTick>
 800ca24:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800ca26:	68fb      	ldr	r3, [r7, #12]
 800ca28:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800ca2c:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800ca2e:	68fb      	ldr	r3, [r7, #12]
 800ca30:	685b      	ldr	r3, [r3, #4]
 800ca32:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800ca34:	887b      	ldrh	r3, [r7, #2]
 800ca36:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800ca38:	887b      	ldrh	r3, [r7, #2]
 800ca3a:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800ca3c:	7efb      	ldrb	r3, [r7, #27]
 800ca3e:	2b01      	cmp	r3, #1
 800ca40:	d00e      	beq.n	800ca60 <HAL_SPI_TransmitReceive+0x6e>
 800ca42:	697b      	ldr	r3, [r7, #20]
 800ca44:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ca48:	d106      	bne.n	800ca58 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800ca4a:	68fb      	ldr	r3, [r7, #12]
 800ca4c:	689b      	ldr	r3, [r3, #8]
 800ca4e:	2b00      	cmp	r3, #0
 800ca50:	d102      	bne.n	800ca58 <HAL_SPI_TransmitReceive+0x66>
 800ca52:	7efb      	ldrb	r3, [r7, #27]
 800ca54:	2b04      	cmp	r3, #4
 800ca56:	d003      	beq.n	800ca60 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800ca58:	2302      	movs	r3, #2
 800ca5a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800ca5e:	e1cd      	b.n	800cdfc <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800ca60:	68bb      	ldr	r3, [r7, #8]
 800ca62:	2b00      	cmp	r3, #0
 800ca64:	d005      	beq.n	800ca72 <HAL_SPI_TransmitReceive+0x80>
 800ca66:	687b      	ldr	r3, [r7, #4]
 800ca68:	2b00      	cmp	r3, #0
 800ca6a:	d002      	beq.n	800ca72 <HAL_SPI_TransmitReceive+0x80>
 800ca6c:	887b      	ldrh	r3, [r7, #2]
 800ca6e:	2b00      	cmp	r3, #0
 800ca70:	d103      	bne.n	800ca7a <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800ca72:	2301      	movs	r3, #1
 800ca74:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800ca78:	e1c0      	b.n	800cdfc <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800ca7a:	68fb      	ldr	r3, [r7, #12]
 800ca7c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800ca80:	b2db      	uxtb	r3, r3
 800ca82:	2b04      	cmp	r3, #4
 800ca84:	d003      	beq.n	800ca8e <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800ca86:	68fb      	ldr	r3, [r7, #12]
 800ca88:	2205      	movs	r2, #5
 800ca8a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ca8e:	68fb      	ldr	r3, [r7, #12]
 800ca90:	2200      	movs	r2, #0
 800ca92:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800ca94:	68fb      	ldr	r3, [r7, #12]
 800ca96:	687a      	ldr	r2, [r7, #4]
 800ca98:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800ca9a:	68fb      	ldr	r3, [r7, #12]
 800ca9c:	887a      	ldrh	r2, [r7, #2]
 800ca9e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800caa2:	68fb      	ldr	r3, [r7, #12]
 800caa4:	887a      	ldrh	r2, [r7, #2]
 800caa6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800caaa:	68fb      	ldr	r3, [r7, #12]
 800caac:	68ba      	ldr	r2, [r7, #8]
 800caae:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800cab0:	68fb      	ldr	r3, [r7, #12]
 800cab2:	887a      	ldrh	r2, [r7, #2]
 800cab4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800cab6:	68fb      	ldr	r3, [r7, #12]
 800cab8:	887a      	ldrh	r2, [r7, #2]
 800caba:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800cabc:	68fb      	ldr	r3, [r7, #12]
 800cabe:	2200      	movs	r2, #0
 800cac0:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800cac2:	68fb      	ldr	r3, [r7, #12]
 800cac4:	2200      	movs	r2, #0
 800cac6:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800cac8:	68fb      	ldr	r3, [r7, #12]
 800caca:	68db      	ldr	r3, [r3, #12]
 800cacc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800cad0:	d802      	bhi.n	800cad8 <HAL_SPI_TransmitReceive+0xe6>
 800cad2:	8a3b      	ldrh	r3, [r7, #16]
 800cad4:	2b01      	cmp	r3, #1
 800cad6:	d908      	bls.n	800caea <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800cad8:	68fb      	ldr	r3, [r7, #12]
 800cada:	681b      	ldr	r3, [r3, #0]
 800cadc:	685a      	ldr	r2, [r3, #4]
 800cade:	68fb      	ldr	r3, [r7, #12]
 800cae0:	681b      	ldr	r3, [r3, #0]
 800cae2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800cae6:	605a      	str	r2, [r3, #4]
 800cae8:	e007      	b.n	800cafa <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800caea:	68fb      	ldr	r3, [r7, #12]
 800caec:	681b      	ldr	r3, [r3, #0]
 800caee:	685a      	ldr	r2, [r3, #4]
 800caf0:	68fb      	ldr	r3, [r7, #12]
 800caf2:	681b      	ldr	r3, [r3, #0]
 800caf4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800caf8:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800cafa:	68fb      	ldr	r3, [r7, #12]
 800cafc:	681b      	ldr	r3, [r3, #0]
 800cafe:	681b      	ldr	r3, [r3, #0]
 800cb00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cb04:	2b40      	cmp	r3, #64	; 0x40
 800cb06:	d007      	beq.n	800cb18 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800cb08:	68fb      	ldr	r3, [r7, #12]
 800cb0a:	681b      	ldr	r3, [r3, #0]
 800cb0c:	681a      	ldr	r2, [r3, #0]
 800cb0e:	68fb      	ldr	r3, [r7, #12]
 800cb10:	681b      	ldr	r3, [r3, #0]
 800cb12:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800cb16:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800cb18:	68fb      	ldr	r3, [r7, #12]
 800cb1a:	68db      	ldr	r3, [r3, #12]
 800cb1c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800cb20:	d97c      	bls.n	800cc1c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800cb22:	68fb      	ldr	r3, [r7, #12]
 800cb24:	685b      	ldr	r3, [r3, #4]
 800cb26:	2b00      	cmp	r3, #0
 800cb28:	d002      	beq.n	800cb30 <HAL_SPI_TransmitReceive+0x13e>
 800cb2a:	8a7b      	ldrh	r3, [r7, #18]
 800cb2c:	2b01      	cmp	r3, #1
 800cb2e:	d169      	bne.n	800cc04 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800cb30:	68fb      	ldr	r3, [r7, #12]
 800cb32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cb34:	881a      	ldrh	r2, [r3, #0]
 800cb36:	68fb      	ldr	r3, [r7, #12]
 800cb38:	681b      	ldr	r3, [r3, #0]
 800cb3a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800cb3c:	68fb      	ldr	r3, [r7, #12]
 800cb3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cb40:	1c9a      	adds	r2, r3, #2
 800cb42:	68fb      	ldr	r3, [r7, #12]
 800cb44:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800cb46:	68fb      	ldr	r3, [r7, #12]
 800cb48:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cb4a:	b29b      	uxth	r3, r3
 800cb4c:	3b01      	subs	r3, #1
 800cb4e:	b29a      	uxth	r2, r3
 800cb50:	68fb      	ldr	r3, [r7, #12]
 800cb52:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800cb54:	e056      	b.n	800cc04 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800cb56:	68fb      	ldr	r3, [r7, #12]
 800cb58:	681b      	ldr	r3, [r3, #0]
 800cb5a:	689b      	ldr	r3, [r3, #8]
 800cb5c:	f003 0302 	and.w	r3, r3, #2
 800cb60:	2b02      	cmp	r3, #2
 800cb62:	d11b      	bne.n	800cb9c <HAL_SPI_TransmitReceive+0x1aa>
 800cb64:	68fb      	ldr	r3, [r7, #12]
 800cb66:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cb68:	b29b      	uxth	r3, r3
 800cb6a:	2b00      	cmp	r3, #0
 800cb6c:	d016      	beq.n	800cb9c <HAL_SPI_TransmitReceive+0x1aa>
 800cb6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb70:	2b01      	cmp	r3, #1
 800cb72:	d113      	bne.n	800cb9c <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800cb74:	68fb      	ldr	r3, [r7, #12]
 800cb76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cb78:	881a      	ldrh	r2, [r3, #0]
 800cb7a:	68fb      	ldr	r3, [r7, #12]
 800cb7c:	681b      	ldr	r3, [r3, #0]
 800cb7e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800cb80:	68fb      	ldr	r3, [r7, #12]
 800cb82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cb84:	1c9a      	adds	r2, r3, #2
 800cb86:	68fb      	ldr	r3, [r7, #12]
 800cb88:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800cb8a:	68fb      	ldr	r3, [r7, #12]
 800cb8c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cb8e:	b29b      	uxth	r3, r3
 800cb90:	3b01      	subs	r3, #1
 800cb92:	b29a      	uxth	r2, r3
 800cb94:	68fb      	ldr	r3, [r7, #12]
 800cb96:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800cb98:	2300      	movs	r3, #0
 800cb9a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800cb9c:	68fb      	ldr	r3, [r7, #12]
 800cb9e:	681b      	ldr	r3, [r3, #0]
 800cba0:	689b      	ldr	r3, [r3, #8]
 800cba2:	f003 0301 	and.w	r3, r3, #1
 800cba6:	2b01      	cmp	r3, #1
 800cba8:	d11c      	bne.n	800cbe4 <HAL_SPI_TransmitReceive+0x1f2>
 800cbaa:	68fb      	ldr	r3, [r7, #12]
 800cbac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800cbb0:	b29b      	uxth	r3, r3
 800cbb2:	2b00      	cmp	r3, #0
 800cbb4:	d016      	beq.n	800cbe4 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800cbb6:	68fb      	ldr	r3, [r7, #12]
 800cbb8:	681b      	ldr	r3, [r3, #0]
 800cbba:	68da      	ldr	r2, [r3, #12]
 800cbbc:	68fb      	ldr	r3, [r7, #12]
 800cbbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cbc0:	b292      	uxth	r2, r2
 800cbc2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800cbc4:	68fb      	ldr	r3, [r7, #12]
 800cbc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cbc8:	1c9a      	adds	r2, r3, #2
 800cbca:	68fb      	ldr	r3, [r7, #12]
 800cbcc:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800cbce:	68fb      	ldr	r3, [r7, #12]
 800cbd0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800cbd4:	b29b      	uxth	r3, r3
 800cbd6:	3b01      	subs	r3, #1
 800cbd8:	b29a      	uxth	r2, r3
 800cbda:	68fb      	ldr	r3, [r7, #12]
 800cbdc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800cbe0:	2301      	movs	r3, #1
 800cbe2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800cbe4:	f7fb ff9a 	bl	8008b1c <HAL_GetTick>
 800cbe8:	4602      	mov	r2, r0
 800cbea:	69fb      	ldr	r3, [r7, #28]
 800cbec:	1ad3      	subs	r3, r2, r3
 800cbee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cbf0:	429a      	cmp	r2, r3
 800cbf2:	d807      	bhi.n	800cc04 <HAL_SPI_TransmitReceive+0x212>
 800cbf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cbf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cbfa:	d003      	beq.n	800cc04 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 800cbfc:	2303      	movs	r3, #3
 800cbfe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800cc02:	e0fb      	b.n	800cdfc <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800cc04:	68fb      	ldr	r3, [r7, #12]
 800cc06:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cc08:	b29b      	uxth	r3, r3
 800cc0a:	2b00      	cmp	r3, #0
 800cc0c:	d1a3      	bne.n	800cb56 <HAL_SPI_TransmitReceive+0x164>
 800cc0e:	68fb      	ldr	r3, [r7, #12]
 800cc10:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800cc14:	b29b      	uxth	r3, r3
 800cc16:	2b00      	cmp	r3, #0
 800cc18:	d19d      	bne.n	800cb56 <HAL_SPI_TransmitReceive+0x164>
 800cc1a:	e0df      	b.n	800cddc <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800cc1c:	68fb      	ldr	r3, [r7, #12]
 800cc1e:	685b      	ldr	r3, [r3, #4]
 800cc20:	2b00      	cmp	r3, #0
 800cc22:	d003      	beq.n	800cc2c <HAL_SPI_TransmitReceive+0x23a>
 800cc24:	8a7b      	ldrh	r3, [r7, #18]
 800cc26:	2b01      	cmp	r3, #1
 800cc28:	f040 80cb 	bne.w	800cdc2 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 800cc2c:	68fb      	ldr	r3, [r7, #12]
 800cc2e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cc30:	b29b      	uxth	r3, r3
 800cc32:	2b01      	cmp	r3, #1
 800cc34:	d912      	bls.n	800cc5c <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800cc36:	68fb      	ldr	r3, [r7, #12]
 800cc38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cc3a:	881a      	ldrh	r2, [r3, #0]
 800cc3c:	68fb      	ldr	r3, [r7, #12]
 800cc3e:	681b      	ldr	r3, [r3, #0]
 800cc40:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800cc42:	68fb      	ldr	r3, [r7, #12]
 800cc44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cc46:	1c9a      	adds	r2, r3, #2
 800cc48:	68fb      	ldr	r3, [r7, #12]
 800cc4a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800cc4c:	68fb      	ldr	r3, [r7, #12]
 800cc4e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cc50:	b29b      	uxth	r3, r3
 800cc52:	3b02      	subs	r3, #2
 800cc54:	b29a      	uxth	r2, r3
 800cc56:	68fb      	ldr	r3, [r7, #12]
 800cc58:	87da      	strh	r2, [r3, #62]	; 0x3e
 800cc5a:	e0b2      	b.n	800cdc2 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800cc5c:	68fb      	ldr	r3, [r7, #12]
 800cc5e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cc60:	68fb      	ldr	r3, [r7, #12]
 800cc62:	681b      	ldr	r3, [r3, #0]
 800cc64:	330c      	adds	r3, #12
 800cc66:	7812      	ldrb	r2, [r2, #0]
 800cc68:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800cc6a:	68fb      	ldr	r3, [r7, #12]
 800cc6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cc6e:	1c5a      	adds	r2, r3, #1
 800cc70:	68fb      	ldr	r3, [r7, #12]
 800cc72:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800cc74:	68fb      	ldr	r3, [r7, #12]
 800cc76:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cc78:	b29b      	uxth	r3, r3
 800cc7a:	3b01      	subs	r3, #1
 800cc7c:	b29a      	uxth	r2, r3
 800cc7e:	68fb      	ldr	r3, [r7, #12]
 800cc80:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800cc82:	e09e      	b.n	800cdc2 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800cc84:	68fb      	ldr	r3, [r7, #12]
 800cc86:	681b      	ldr	r3, [r3, #0]
 800cc88:	689b      	ldr	r3, [r3, #8]
 800cc8a:	f003 0302 	and.w	r3, r3, #2
 800cc8e:	2b02      	cmp	r3, #2
 800cc90:	d134      	bne.n	800ccfc <HAL_SPI_TransmitReceive+0x30a>
 800cc92:	68fb      	ldr	r3, [r7, #12]
 800cc94:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cc96:	b29b      	uxth	r3, r3
 800cc98:	2b00      	cmp	r3, #0
 800cc9a:	d02f      	beq.n	800ccfc <HAL_SPI_TransmitReceive+0x30a>
 800cc9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc9e:	2b01      	cmp	r3, #1
 800cca0:	d12c      	bne.n	800ccfc <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800cca2:	68fb      	ldr	r3, [r7, #12]
 800cca4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cca6:	b29b      	uxth	r3, r3
 800cca8:	2b01      	cmp	r3, #1
 800ccaa:	d912      	bls.n	800ccd2 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ccac:	68fb      	ldr	r3, [r7, #12]
 800ccae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ccb0:	881a      	ldrh	r2, [r3, #0]
 800ccb2:	68fb      	ldr	r3, [r7, #12]
 800ccb4:	681b      	ldr	r3, [r3, #0]
 800ccb6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800ccb8:	68fb      	ldr	r3, [r7, #12]
 800ccba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ccbc:	1c9a      	adds	r2, r3, #2
 800ccbe:	68fb      	ldr	r3, [r7, #12]
 800ccc0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800ccc2:	68fb      	ldr	r3, [r7, #12]
 800ccc4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ccc6:	b29b      	uxth	r3, r3
 800ccc8:	3b02      	subs	r3, #2
 800ccca:	b29a      	uxth	r2, r3
 800cccc:	68fb      	ldr	r3, [r7, #12]
 800ccce:	87da      	strh	r2, [r3, #62]	; 0x3e
 800ccd0:	e012      	b.n	800ccf8 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800ccd2:	68fb      	ldr	r3, [r7, #12]
 800ccd4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ccd6:	68fb      	ldr	r3, [r7, #12]
 800ccd8:	681b      	ldr	r3, [r3, #0]
 800ccda:	330c      	adds	r3, #12
 800ccdc:	7812      	ldrb	r2, [r2, #0]
 800ccde:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800cce0:	68fb      	ldr	r3, [r7, #12]
 800cce2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cce4:	1c5a      	adds	r2, r3, #1
 800cce6:	68fb      	ldr	r3, [r7, #12]
 800cce8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800ccea:	68fb      	ldr	r3, [r7, #12]
 800ccec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ccee:	b29b      	uxth	r3, r3
 800ccf0:	3b01      	subs	r3, #1
 800ccf2:	b29a      	uxth	r2, r3
 800ccf4:	68fb      	ldr	r3, [r7, #12]
 800ccf6:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800ccf8:	2300      	movs	r3, #0
 800ccfa:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800ccfc:	68fb      	ldr	r3, [r7, #12]
 800ccfe:	681b      	ldr	r3, [r3, #0]
 800cd00:	689b      	ldr	r3, [r3, #8]
 800cd02:	f003 0301 	and.w	r3, r3, #1
 800cd06:	2b01      	cmp	r3, #1
 800cd08:	d148      	bne.n	800cd9c <HAL_SPI_TransmitReceive+0x3aa>
 800cd0a:	68fb      	ldr	r3, [r7, #12]
 800cd0c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800cd10:	b29b      	uxth	r3, r3
 800cd12:	2b00      	cmp	r3, #0
 800cd14:	d042      	beq.n	800cd9c <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800cd16:	68fb      	ldr	r3, [r7, #12]
 800cd18:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800cd1c:	b29b      	uxth	r3, r3
 800cd1e:	2b01      	cmp	r3, #1
 800cd20:	d923      	bls.n	800cd6a <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800cd22:	68fb      	ldr	r3, [r7, #12]
 800cd24:	681b      	ldr	r3, [r3, #0]
 800cd26:	68da      	ldr	r2, [r3, #12]
 800cd28:	68fb      	ldr	r3, [r7, #12]
 800cd2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cd2c:	b292      	uxth	r2, r2
 800cd2e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800cd30:	68fb      	ldr	r3, [r7, #12]
 800cd32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cd34:	1c9a      	adds	r2, r3, #2
 800cd36:	68fb      	ldr	r3, [r7, #12]
 800cd38:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800cd3a:	68fb      	ldr	r3, [r7, #12]
 800cd3c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800cd40:	b29b      	uxth	r3, r3
 800cd42:	3b02      	subs	r3, #2
 800cd44:	b29a      	uxth	r2, r3
 800cd46:	68fb      	ldr	r3, [r7, #12]
 800cd48:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800cd4c:	68fb      	ldr	r3, [r7, #12]
 800cd4e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800cd52:	b29b      	uxth	r3, r3
 800cd54:	2b01      	cmp	r3, #1
 800cd56:	d81f      	bhi.n	800cd98 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800cd58:	68fb      	ldr	r3, [r7, #12]
 800cd5a:	681b      	ldr	r3, [r3, #0]
 800cd5c:	685a      	ldr	r2, [r3, #4]
 800cd5e:	68fb      	ldr	r3, [r7, #12]
 800cd60:	681b      	ldr	r3, [r3, #0]
 800cd62:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800cd66:	605a      	str	r2, [r3, #4]
 800cd68:	e016      	b.n	800cd98 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800cd6a:	68fb      	ldr	r3, [r7, #12]
 800cd6c:	681b      	ldr	r3, [r3, #0]
 800cd6e:	f103 020c 	add.w	r2, r3, #12
 800cd72:	68fb      	ldr	r3, [r7, #12]
 800cd74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cd76:	7812      	ldrb	r2, [r2, #0]
 800cd78:	b2d2      	uxtb	r2, r2
 800cd7a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800cd7c:	68fb      	ldr	r3, [r7, #12]
 800cd7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cd80:	1c5a      	adds	r2, r3, #1
 800cd82:	68fb      	ldr	r3, [r7, #12]
 800cd84:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800cd86:	68fb      	ldr	r3, [r7, #12]
 800cd88:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800cd8c:	b29b      	uxth	r3, r3
 800cd8e:	3b01      	subs	r3, #1
 800cd90:	b29a      	uxth	r2, r3
 800cd92:	68fb      	ldr	r3, [r7, #12]
 800cd94:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800cd98:	2301      	movs	r3, #1
 800cd9a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800cd9c:	f7fb febe 	bl	8008b1c <HAL_GetTick>
 800cda0:	4602      	mov	r2, r0
 800cda2:	69fb      	ldr	r3, [r7, #28]
 800cda4:	1ad3      	subs	r3, r2, r3
 800cda6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cda8:	429a      	cmp	r2, r3
 800cdaa:	d803      	bhi.n	800cdb4 <HAL_SPI_TransmitReceive+0x3c2>
 800cdac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cdae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cdb2:	d102      	bne.n	800cdba <HAL_SPI_TransmitReceive+0x3c8>
 800cdb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cdb6:	2b00      	cmp	r3, #0
 800cdb8:	d103      	bne.n	800cdc2 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 800cdba:	2303      	movs	r3, #3
 800cdbc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800cdc0:	e01c      	b.n	800cdfc <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800cdc2:	68fb      	ldr	r3, [r7, #12]
 800cdc4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cdc6:	b29b      	uxth	r3, r3
 800cdc8:	2b00      	cmp	r3, #0
 800cdca:	f47f af5b 	bne.w	800cc84 <HAL_SPI_TransmitReceive+0x292>
 800cdce:	68fb      	ldr	r3, [r7, #12]
 800cdd0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800cdd4:	b29b      	uxth	r3, r3
 800cdd6:	2b00      	cmp	r3, #0
 800cdd8:	f47f af54 	bne.w	800cc84 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800cddc:	69fa      	ldr	r2, [r7, #28]
 800cdde:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800cde0:	68f8      	ldr	r0, [r7, #12]
 800cde2:	f000 f945 	bl	800d070 <SPI_EndRxTxTransaction>
 800cde6:	4603      	mov	r3, r0
 800cde8:	2b00      	cmp	r3, #0
 800cdea:	d006      	beq.n	800cdfa <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 800cdec:	2301      	movs	r3, #1
 800cdee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800cdf2:	68fb      	ldr	r3, [r7, #12]
 800cdf4:	2220      	movs	r2, #32
 800cdf6:	661a      	str	r2, [r3, #96]	; 0x60
 800cdf8:	e000      	b.n	800cdfc <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800cdfa:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800cdfc:	68fb      	ldr	r3, [r7, #12]
 800cdfe:	2201      	movs	r2, #1
 800ce00:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800ce04:	68fb      	ldr	r3, [r7, #12]
 800ce06:	2200      	movs	r2, #0
 800ce08:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800ce0c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800ce10:	4618      	mov	r0, r3
 800ce12:	3728      	adds	r7, #40	; 0x28
 800ce14:	46bd      	mov	sp, r7
 800ce16:	bd80      	pop	{r7, pc}

0800ce18 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 800ce18:	b480      	push	{r7}
 800ce1a:	b083      	sub	sp, #12
 800ce1c:	af00      	add	r7, sp, #0
 800ce1e:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800ce20:	687b      	ldr	r3, [r7, #4]
 800ce22:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800ce26:	b2db      	uxtb	r3, r3
}
 800ce28:	4618      	mov	r0, r3
 800ce2a:	370c      	adds	r7, #12
 800ce2c:	46bd      	mov	sp, r7
 800ce2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce32:	4770      	bx	lr

0800ce34 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800ce34:	b580      	push	{r7, lr}
 800ce36:	b088      	sub	sp, #32
 800ce38:	af00      	add	r7, sp, #0
 800ce3a:	60f8      	str	r0, [r7, #12]
 800ce3c:	60b9      	str	r1, [r7, #8]
 800ce3e:	603b      	str	r3, [r7, #0]
 800ce40:	4613      	mov	r3, r2
 800ce42:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800ce44:	f7fb fe6a 	bl	8008b1c <HAL_GetTick>
 800ce48:	4602      	mov	r2, r0
 800ce4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ce4c:	1a9b      	subs	r3, r3, r2
 800ce4e:	683a      	ldr	r2, [r7, #0]
 800ce50:	4413      	add	r3, r2
 800ce52:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800ce54:	f7fb fe62 	bl	8008b1c <HAL_GetTick>
 800ce58:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800ce5a:	4b39      	ldr	r3, [pc, #228]	; (800cf40 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800ce5c:	681b      	ldr	r3, [r3, #0]
 800ce5e:	015b      	lsls	r3, r3, #5
 800ce60:	0d1b      	lsrs	r3, r3, #20
 800ce62:	69fa      	ldr	r2, [r7, #28]
 800ce64:	fb02 f303 	mul.w	r3, r2, r3
 800ce68:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ce6a:	e054      	b.n	800cf16 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800ce6c:	683b      	ldr	r3, [r7, #0]
 800ce6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ce72:	d050      	beq.n	800cf16 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800ce74:	f7fb fe52 	bl	8008b1c <HAL_GetTick>
 800ce78:	4602      	mov	r2, r0
 800ce7a:	69bb      	ldr	r3, [r7, #24]
 800ce7c:	1ad3      	subs	r3, r2, r3
 800ce7e:	69fa      	ldr	r2, [r7, #28]
 800ce80:	429a      	cmp	r2, r3
 800ce82:	d902      	bls.n	800ce8a <SPI_WaitFlagStateUntilTimeout+0x56>
 800ce84:	69fb      	ldr	r3, [r7, #28]
 800ce86:	2b00      	cmp	r3, #0
 800ce88:	d13d      	bne.n	800cf06 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800ce8a:	68fb      	ldr	r3, [r7, #12]
 800ce8c:	681b      	ldr	r3, [r3, #0]
 800ce8e:	685a      	ldr	r2, [r3, #4]
 800ce90:	68fb      	ldr	r3, [r7, #12]
 800ce92:	681b      	ldr	r3, [r3, #0]
 800ce94:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800ce98:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ce9a:	68fb      	ldr	r3, [r7, #12]
 800ce9c:	685b      	ldr	r3, [r3, #4]
 800ce9e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800cea2:	d111      	bne.n	800cec8 <SPI_WaitFlagStateUntilTimeout+0x94>
 800cea4:	68fb      	ldr	r3, [r7, #12]
 800cea6:	689b      	ldr	r3, [r3, #8]
 800cea8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ceac:	d004      	beq.n	800ceb8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ceae:	68fb      	ldr	r3, [r7, #12]
 800ceb0:	689b      	ldr	r3, [r3, #8]
 800ceb2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ceb6:	d107      	bne.n	800cec8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800ceb8:	68fb      	ldr	r3, [r7, #12]
 800ceba:	681b      	ldr	r3, [r3, #0]
 800cebc:	681a      	ldr	r2, [r3, #0]
 800cebe:	68fb      	ldr	r3, [r7, #12]
 800cec0:	681b      	ldr	r3, [r3, #0]
 800cec2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800cec6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800cec8:	68fb      	ldr	r3, [r7, #12]
 800ceca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cecc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ced0:	d10f      	bne.n	800cef2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800ced2:	68fb      	ldr	r3, [r7, #12]
 800ced4:	681b      	ldr	r3, [r3, #0]
 800ced6:	681a      	ldr	r2, [r3, #0]
 800ced8:	68fb      	ldr	r3, [r7, #12]
 800ceda:	681b      	ldr	r3, [r3, #0]
 800cedc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800cee0:	601a      	str	r2, [r3, #0]
 800cee2:	68fb      	ldr	r3, [r7, #12]
 800cee4:	681b      	ldr	r3, [r3, #0]
 800cee6:	681a      	ldr	r2, [r3, #0]
 800cee8:	68fb      	ldr	r3, [r7, #12]
 800ceea:	681b      	ldr	r3, [r3, #0]
 800ceec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800cef0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800cef2:	68fb      	ldr	r3, [r7, #12]
 800cef4:	2201      	movs	r2, #1
 800cef6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800cefa:	68fb      	ldr	r3, [r7, #12]
 800cefc:	2200      	movs	r2, #0
 800cefe:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800cf02:	2303      	movs	r3, #3
 800cf04:	e017      	b.n	800cf36 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800cf06:	697b      	ldr	r3, [r7, #20]
 800cf08:	2b00      	cmp	r3, #0
 800cf0a:	d101      	bne.n	800cf10 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800cf0c:	2300      	movs	r3, #0
 800cf0e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800cf10:	697b      	ldr	r3, [r7, #20]
 800cf12:	3b01      	subs	r3, #1
 800cf14:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800cf16:	68fb      	ldr	r3, [r7, #12]
 800cf18:	681b      	ldr	r3, [r3, #0]
 800cf1a:	689a      	ldr	r2, [r3, #8]
 800cf1c:	68bb      	ldr	r3, [r7, #8]
 800cf1e:	4013      	ands	r3, r2
 800cf20:	68ba      	ldr	r2, [r7, #8]
 800cf22:	429a      	cmp	r2, r3
 800cf24:	bf0c      	ite	eq
 800cf26:	2301      	moveq	r3, #1
 800cf28:	2300      	movne	r3, #0
 800cf2a:	b2db      	uxtb	r3, r3
 800cf2c:	461a      	mov	r2, r3
 800cf2e:	79fb      	ldrb	r3, [r7, #7]
 800cf30:	429a      	cmp	r2, r3
 800cf32:	d19b      	bne.n	800ce6c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800cf34:	2300      	movs	r3, #0
}
 800cf36:	4618      	mov	r0, r3
 800cf38:	3720      	adds	r7, #32
 800cf3a:	46bd      	mov	sp, r7
 800cf3c:	bd80      	pop	{r7, pc}
 800cf3e:	bf00      	nop
 800cf40:	20000020 	.word	0x20000020

0800cf44 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800cf44:	b580      	push	{r7, lr}
 800cf46:	b08a      	sub	sp, #40	; 0x28
 800cf48:	af00      	add	r7, sp, #0
 800cf4a:	60f8      	str	r0, [r7, #12]
 800cf4c:	60b9      	str	r1, [r7, #8]
 800cf4e:	607a      	str	r2, [r7, #4]
 800cf50:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800cf52:	2300      	movs	r3, #0
 800cf54:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800cf56:	f7fb fde1 	bl	8008b1c <HAL_GetTick>
 800cf5a:	4602      	mov	r2, r0
 800cf5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf5e:	1a9b      	subs	r3, r3, r2
 800cf60:	683a      	ldr	r2, [r7, #0]
 800cf62:	4413      	add	r3, r2
 800cf64:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800cf66:	f7fb fdd9 	bl	8008b1c <HAL_GetTick>
 800cf6a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800cf6c:	68fb      	ldr	r3, [r7, #12]
 800cf6e:	681b      	ldr	r3, [r3, #0]
 800cf70:	330c      	adds	r3, #12
 800cf72:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800cf74:	4b3d      	ldr	r3, [pc, #244]	; (800d06c <SPI_WaitFifoStateUntilTimeout+0x128>)
 800cf76:	681a      	ldr	r2, [r3, #0]
 800cf78:	4613      	mov	r3, r2
 800cf7a:	009b      	lsls	r3, r3, #2
 800cf7c:	4413      	add	r3, r2
 800cf7e:	00da      	lsls	r2, r3, #3
 800cf80:	1ad3      	subs	r3, r2, r3
 800cf82:	0d1b      	lsrs	r3, r3, #20
 800cf84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cf86:	fb02 f303 	mul.w	r3, r2, r3
 800cf8a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800cf8c:	e060      	b.n	800d050 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800cf8e:	68bb      	ldr	r3, [r7, #8]
 800cf90:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800cf94:	d107      	bne.n	800cfa6 <SPI_WaitFifoStateUntilTimeout+0x62>
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	2b00      	cmp	r3, #0
 800cf9a:	d104      	bne.n	800cfa6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800cf9c:	69fb      	ldr	r3, [r7, #28]
 800cf9e:	781b      	ldrb	r3, [r3, #0]
 800cfa0:	b2db      	uxtb	r3, r3
 800cfa2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800cfa4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800cfa6:	683b      	ldr	r3, [r7, #0]
 800cfa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cfac:	d050      	beq.n	800d050 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800cfae:	f7fb fdb5 	bl	8008b1c <HAL_GetTick>
 800cfb2:	4602      	mov	r2, r0
 800cfb4:	6a3b      	ldr	r3, [r7, #32]
 800cfb6:	1ad3      	subs	r3, r2, r3
 800cfb8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cfba:	429a      	cmp	r2, r3
 800cfbc:	d902      	bls.n	800cfc4 <SPI_WaitFifoStateUntilTimeout+0x80>
 800cfbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cfc0:	2b00      	cmp	r3, #0
 800cfc2:	d13d      	bne.n	800d040 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800cfc4:	68fb      	ldr	r3, [r7, #12]
 800cfc6:	681b      	ldr	r3, [r3, #0]
 800cfc8:	685a      	ldr	r2, [r3, #4]
 800cfca:	68fb      	ldr	r3, [r7, #12]
 800cfcc:	681b      	ldr	r3, [r3, #0]
 800cfce:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800cfd2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800cfd4:	68fb      	ldr	r3, [r7, #12]
 800cfd6:	685b      	ldr	r3, [r3, #4]
 800cfd8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800cfdc:	d111      	bne.n	800d002 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800cfde:	68fb      	ldr	r3, [r7, #12]
 800cfe0:	689b      	ldr	r3, [r3, #8]
 800cfe2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800cfe6:	d004      	beq.n	800cff2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800cfe8:	68fb      	ldr	r3, [r7, #12]
 800cfea:	689b      	ldr	r3, [r3, #8]
 800cfec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cff0:	d107      	bne.n	800d002 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800cff2:	68fb      	ldr	r3, [r7, #12]
 800cff4:	681b      	ldr	r3, [r3, #0]
 800cff6:	681a      	ldr	r2, [r3, #0]
 800cff8:	68fb      	ldr	r3, [r7, #12]
 800cffa:	681b      	ldr	r3, [r3, #0]
 800cffc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d000:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800d002:	68fb      	ldr	r3, [r7, #12]
 800d004:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d006:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d00a:	d10f      	bne.n	800d02c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800d00c:	68fb      	ldr	r3, [r7, #12]
 800d00e:	681b      	ldr	r3, [r3, #0]
 800d010:	681a      	ldr	r2, [r3, #0]
 800d012:	68fb      	ldr	r3, [r7, #12]
 800d014:	681b      	ldr	r3, [r3, #0]
 800d016:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800d01a:	601a      	str	r2, [r3, #0]
 800d01c:	68fb      	ldr	r3, [r7, #12]
 800d01e:	681b      	ldr	r3, [r3, #0]
 800d020:	681a      	ldr	r2, [r3, #0]
 800d022:	68fb      	ldr	r3, [r7, #12]
 800d024:	681b      	ldr	r3, [r3, #0]
 800d026:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800d02a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800d02c:	68fb      	ldr	r3, [r7, #12]
 800d02e:	2201      	movs	r2, #1
 800d030:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800d034:	68fb      	ldr	r3, [r7, #12]
 800d036:	2200      	movs	r2, #0
 800d038:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800d03c:	2303      	movs	r3, #3
 800d03e:	e010      	b.n	800d062 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800d040:	69bb      	ldr	r3, [r7, #24]
 800d042:	2b00      	cmp	r3, #0
 800d044:	d101      	bne.n	800d04a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800d046:	2300      	movs	r3, #0
 800d048:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800d04a:	69bb      	ldr	r3, [r7, #24]
 800d04c:	3b01      	subs	r3, #1
 800d04e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800d050:	68fb      	ldr	r3, [r7, #12]
 800d052:	681b      	ldr	r3, [r3, #0]
 800d054:	689a      	ldr	r2, [r3, #8]
 800d056:	68bb      	ldr	r3, [r7, #8]
 800d058:	4013      	ands	r3, r2
 800d05a:	687a      	ldr	r2, [r7, #4]
 800d05c:	429a      	cmp	r2, r3
 800d05e:	d196      	bne.n	800cf8e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800d060:	2300      	movs	r3, #0
}
 800d062:	4618      	mov	r0, r3
 800d064:	3728      	adds	r7, #40	; 0x28
 800d066:	46bd      	mov	sp, r7
 800d068:	bd80      	pop	{r7, pc}
 800d06a:	bf00      	nop
 800d06c:	20000020 	.word	0x20000020

0800d070 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800d070:	b580      	push	{r7, lr}
 800d072:	b086      	sub	sp, #24
 800d074:	af02      	add	r7, sp, #8
 800d076:	60f8      	str	r0, [r7, #12]
 800d078:	60b9      	str	r1, [r7, #8]
 800d07a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800d07c:	687b      	ldr	r3, [r7, #4]
 800d07e:	9300      	str	r3, [sp, #0]
 800d080:	68bb      	ldr	r3, [r7, #8]
 800d082:	2200      	movs	r2, #0
 800d084:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800d088:	68f8      	ldr	r0, [r7, #12]
 800d08a:	f7ff ff5b 	bl	800cf44 <SPI_WaitFifoStateUntilTimeout>
 800d08e:	4603      	mov	r3, r0
 800d090:	2b00      	cmp	r3, #0
 800d092:	d007      	beq.n	800d0a4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d094:	68fb      	ldr	r3, [r7, #12]
 800d096:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d098:	f043 0220 	orr.w	r2, r3, #32
 800d09c:	68fb      	ldr	r3, [r7, #12]
 800d09e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800d0a0:	2303      	movs	r3, #3
 800d0a2:	e027      	b.n	800d0f4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	9300      	str	r3, [sp, #0]
 800d0a8:	68bb      	ldr	r3, [r7, #8]
 800d0aa:	2200      	movs	r2, #0
 800d0ac:	2180      	movs	r1, #128	; 0x80
 800d0ae:	68f8      	ldr	r0, [r7, #12]
 800d0b0:	f7ff fec0 	bl	800ce34 <SPI_WaitFlagStateUntilTimeout>
 800d0b4:	4603      	mov	r3, r0
 800d0b6:	2b00      	cmp	r3, #0
 800d0b8:	d007      	beq.n	800d0ca <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d0ba:	68fb      	ldr	r3, [r7, #12]
 800d0bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d0be:	f043 0220 	orr.w	r2, r3, #32
 800d0c2:	68fb      	ldr	r3, [r7, #12]
 800d0c4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800d0c6:	2303      	movs	r3, #3
 800d0c8:	e014      	b.n	800d0f4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800d0ca:	687b      	ldr	r3, [r7, #4]
 800d0cc:	9300      	str	r3, [sp, #0]
 800d0ce:	68bb      	ldr	r3, [r7, #8]
 800d0d0:	2200      	movs	r2, #0
 800d0d2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800d0d6:	68f8      	ldr	r0, [r7, #12]
 800d0d8:	f7ff ff34 	bl	800cf44 <SPI_WaitFifoStateUntilTimeout>
 800d0dc:	4603      	mov	r3, r0
 800d0de:	2b00      	cmp	r3, #0
 800d0e0:	d007      	beq.n	800d0f2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d0e2:	68fb      	ldr	r3, [r7, #12]
 800d0e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d0e6:	f043 0220 	orr.w	r2, r3, #32
 800d0ea:	68fb      	ldr	r3, [r7, #12]
 800d0ec:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800d0ee:	2303      	movs	r3, #3
 800d0f0:	e000      	b.n	800d0f4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800d0f2:	2300      	movs	r3, #0
}
 800d0f4:	4618      	mov	r0, r3
 800d0f6:	3710      	adds	r7, #16
 800d0f8:	46bd      	mov	sp, r7
 800d0fa:	bd80      	pop	{r7, pc}

0800d0fc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d0fc:	b580      	push	{r7, lr}
 800d0fe:	b082      	sub	sp, #8
 800d100:	af00      	add	r7, sp, #0
 800d102:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d104:	687b      	ldr	r3, [r7, #4]
 800d106:	2b00      	cmp	r3, #0
 800d108:	d101      	bne.n	800d10e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d10a:	2301      	movs	r3, #1
 800d10c:	e040      	b.n	800d190 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800d10e:	687b      	ldr	r3, [r7, #4]
 800d110:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d112:	2b00      	cmp	r3, #0
 800d114:	d106      	bne.n	800d124 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	2200      	movs	r2, #0
 800d11a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d11e:	6878      	ldr	r0, [r7, #4]
 800d120:	f000 f83a 	bl	800d198 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	2224      	movs	r2, #36	; 0x24
 800d128:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800d12a:	687b      	ldr	r3, [r7, #4]
 800d12c:	681b      	ldr	r3, [r3, #0]
 800d12e:	681a      	ldr	r2, [r3, #0]
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	681b      	ldr	r3, [r3, #0]
 800d134:	f022 0201 	bic.w	r2, r2, #1
 800d138:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800d13a:	6878      	ldr	r0, [r7, #4]
 800d13c:	f000 f8ca 	bl	800d2d4 <UART_SetConfig>
 800d140:	4603      	mov	r3, r0
 800d142:	2b01      	cmp	r3, #1
 800d144:	d101      	bne.n	800d14a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800d146:	2301      	movs	r3, #1
 800d148:	e022      	b.n	800d190 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800d14a:	687b      	ldr	r3, [r7, #4]
 800d14c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d14e:	2b00      	cmp	r3, #0
 800d150:	d002      	beq.n	800d158 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800d152:	6878      	ldr	r0, [r7, #4]
 800d154:	f000 fb76 	bl	800d844 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d158:	687b      	ldr	r3, [r7, #4]
 800d15a:	681b      	ldr	r3, [r3, #0]
 800d15c:	685a      	ldr	r2, [r3, #4]
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	681b      	ldr	r3, [r3, #0]
 800d162:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800d166:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	681b      	ldr	r3, [r3, #0]
 800d16c:	689a      	ldr	r2, [r3, #8]
 800d16e:	687b      	ldr	r3, [r7, #4]
 800d170:	681b      	ldr	r3, [r3, #0]
 800d172:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800d176:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800d178:	687b      	ldr	r3, [r7, #4]
 800d17a:	681b      	ldr	r3, [r3, #0]
 800d17c:	681a      	ldr	r2, [r3, #0]
 800d17e:	687b      	ldr	r3, [r7, #4]
 800d180:	681b      	ldr	r3, [r3, #0]
 800d182:	f042 0201 	orr.w	r2, r2, #1
 800d186:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800d188:	6878      	ldr	r0, [r7, #4]
 800d18a:	f000 fbfd 	bl	800d988 <UART_CheckIdleState>
 800d18e:	4603      	mov	r3, r0
}
 800d190:	4618      	mov	r0, r3
 800d192:	3708      	adds	r7, #8
 800d194:	46bd      	mov	sp, r7
 800d196:	bd80      	pop	{r7, pc}

0800d198 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 800d198:	b480      	push	{r7}
 800d19a:	b083      	sub	sp, #12
 800d19c:	af00      	add	r7, sp, #0
 800d19e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 800d1a0:	bf00      	nop
 800d1a2:	370c      	adds	r7, #12
 800d1a4:	46bd      	mov	sp, r7
 800d1a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1aa:	4770      	bx	lr

0800d1ac <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d1ac:	b580      	push	{r7, lr}
 800d1ae:	b08a      	sub	sp, #40	; 0x28
 800d1b0:	af02      	add	r7, sp, #8
 800d1b2:	60f8      	str	r0, [r7, #12]
 800d1b4:	60b9      	str	r1, [r7, #8]
 800d1b6:	603b      	str	r3, [r7, #0]
 800d1b8:	4613      	mov	r3, r2
 800d1ba:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800d1bc:	68fb      	ldr	r3, [r7, #12]
 800d1be:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d1c0:	2b20      	cmp	r3, #32
 800d1c2:	f040 8082 	bne.w	800d2ca <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 800d1c6:	68bb      	ldr	r3, [r7, #8]
 800d1c8:	2b00      	cmp	r3, #0
 800d1ca:	d002      	beq.n	800d1d2 <HAL_UART_Transmit+0x26>
 800d1cc:	88fb      	ldrh	r3, [r7, #6]
 800d1ce:	2b00      	cmp	r3, #0
 800d1d0:	d101      	bne.n	800d1d6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800d1d2:	2301      	movs	r3, #1
 800d1d4:	e07a      	b.n	800d2cc <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 800d1d6:	68fb      	ldr	r3, [r7, #12]
 800d1d8:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800d1dc:	2b01      	cmp	r3, #1
 800d1de:	d101      	bne.n	800d1e4 <HAL_UART_Transmit+0x38>
 800d1e0:	2302      	movs	r3, #2
 800d1e2:	e073      	b.n	800d2cc <HAL_UART_Transmit+0x120>
 800d1e4:	68fb      	ldr	r3, [r7, #12]
 800d1e6:	2201      	movs	r2, #1
 800d1e8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d1ec:	68fb      	ldr	r3, [r7, #12]
 800d1ee:	2200      	movs	r2, #0
 800d1f0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800d1f4:	68fb      	ldr	r3, [r7, #12]
 800d1f6:	2221      	movs	r2, #33	; 0x21
 800d1f8:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800d1fa:	f7fb fc8f 	bl	8008b1c <HAL_GetTick>
 800d1fe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800d200:	68fb      	ldr	r3, [r7, #12]
 800d202:	88fa      	ldrh	r2, [r7, #6]
 800d204:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800d208:	68fb      	ldr	r3, [r7, #12]
 800d20a:	88fa      	ldrh	r2, [r7, #6]
 800d20c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d210:	68fb      	ldr	r3, [r7, #12]
 800d212:	689b      	ldr	r3, [r3, #8]
 800d214:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d218:	d108      	bne.n	800d22c <HAL_UART_Transmit+0x80>
 800d21a:	68fb      	ldr	r3, [r7, #12]
 800d21c:	691b      	ldr	r3, [r3, #16]
 800d21e:	2b00      	cmp	r3, #0
 800d220:	d104      	bne.n	800d22c <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800d222:	2300      	movs	r3, #0
 800d224:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800d226:	68bb      	ldr	r3, [r7, #8]
 800d228:	61bb      	str	r3, [r7, #24]
 800d22a:	e003      	b.n	800d234 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 800d22c:	68bb      	ldr	r3, [r7, #8]
 800d22e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800d230:	2300      	movs	r3, #0
 800d232:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800d234:	68fb      	ldr	r3, [r7, #12]
 800d236:	2200      	movs	r2, #0
 800d238:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 800d23c:	e02d      	b.n	800d29a <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800d23e:	683b      	ldr	r3, [r7, #0]
 800d240:	9300      	str	r3, [sp, #0]
 800d242:	697b      	ldr	r3, [r7, #20]
 800d244:	2200      	movs	r2, #0
 800d246:	2180      	movs	r1, #128	; 0x80
 800d248:	68f8      	ldr	r0, [r7, #12]
 800d24a:	f000 fbe6 	bl	800da1a <UART_WaitOnFlagUntilTimeout>
 800d24e:	4603      	mov	r3, r0
 800d250:	2b00      	cmp	r3, #0
 800d252:	d001      	beq.n	800d258 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 800d254:	2303      	movs	r3, #3
 800d256:	e039      	b.n	800d2cc <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 800d258:	69fb      	ldr	r3, [r7, #28]
 800d25a:	2b00      	cmp	r3, #0
 800d25c:	d10b      	bne.n	800d276 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800d25e:	69bb      	ldr	r3, [r7, #24]
 800d260:	881a      	ldrh	r2, [r3, #0]
 800d262:	68fb      	ldr	r3, [r7, #12]
 800d264:	681b      	ldr	r3, [r3, #0]
 800d266:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800d26a:	b292      	uxth	r2, r2
 800d26c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800d26e:	69bb      	ldr	r3, [r7, #24]
 800d270:	3302      	adds	r3, #2
 800d272:	61bb      	str	r3, [r7, #24]
 800d274:	e008      	b.n	800d288 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800d276:	69fb      	ldr	r3, [r7, #28]
 800d278:	781a      	ldrb	r2, [r3, #0]
 800d27a:	68fb      	ldr	r3, [r7, #12]
 800d27c:	681b      	ldr	r3, [r3, #0]
 800d27e:	b292      	uxth	r2, r2
 800d280:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800d282:	69fb      	ldr	r3, [r7, #28]
 800d284:	3301      	adds	r3, #1
 800d286:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800d288:	68fb      	ldr	r3, [r7, #12]
 800d28a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800d28e:	b29b      	uxth	r3, r3
 800d290:	3b01      	subs	r3, #1
 800d292:	b29a      	uxth	r2, r3
 800d294:	68fb      	ldr	r3, [r7, #12]
 800d296:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800d29a:	68fb      	ldr	r3, [r7, #12]
 800d29c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800d2a0:	b29b      	uxth	r3, r3
 800d2a2:	2b00      	cmp	r3, #0
 800d2a4:	d1cb      	bne.n	800d23e <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800d2a6:	683b      	ldr	r3, [r7, #0]
 800d2a8:	9300      	str	r3, [sp, #0]
 800d2aa:	697b      	ldr	r3, [r7, #20]
 800d2ac:	2200      	movs	r2, #0
 800d2ae:	2140      	movs	r1, #64	; 0x40
 800d2b0:	68f8      	ldr	r0, [r7, #12]
 800d2b2:	f000 fbb2 	bl	800da1a <UART_WaitOnFlagUntilTimeout>
 800d2b6:	4603      	mov	r3, r0
 800d2b8:	2b00      	cmp	r3, #0
 800d2ba:	d001      	beq.n	800d2c0 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 800d2bc:	2303      	movs	r3, #3
 800d2be:	e005      	b.n	800d2cc <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800d2c0:	68fb      	ldr	r3, [r7, #12]
 800d2c2:	2220      	movs	r2, #32
 800d2c4:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800d2c6:	2300      	movs	r3, #0
 800d2c8:	e000      	b.n	800d2cc <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 800d2ca:	2302      	movs	r3, #2
  }
}
 800d2cc:	4618      	mov	r0, r3
 800d2ce:	3720      	adds	r7, #32
 800d2d0:	46bd      	mov	sp, r7
 800d2d2:	bd80      	pop	{r7, pc}

0800d2d4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800d2d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d2d8:	b08a      	sub	sp, #40	; 0x28
 800d2da:	af00      	add	r7, sp, #0
 800d2dc:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800d2de:	2300      	movs	r3, #0
 800d2e0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800d2e4:	68fb      	ldr	r3, [r7, #12]
 800d2e6:	689a      	ldr	r2, [r3, #8]
 800d2e8:	68fb      	ldr	r3, [r7, #12]
 800d2ea:	691b      	ldr	r3, [r3, #16]
 800d2ec:	431a      	orrs	r2, r3
 800d2ee:	68fb      	ldr	r3, [r7, #12]
 800d2f0:	695b      	ldr	r3, [r3, #20]
 800d2f2:	431a      	orrs	r2, r3
 800d2f4:	68fb      	ldr	r3, [r7, #12]
 800d2f6:	69db      	ldr	r3, [r3, #28]
 800d2f8:	4313      	orrs	r3, r2
 800d2fa:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800d2fc:	68fb      	ldr	r3, [r7, #12]
 800d2fe:	681b      	ldr	r3, [r3, #0]
 800d300:	681a      	ldr	r2, [r3, #0]
 800d302:	4ba4      	ldr	r3, [pc, #656]	; (800d594 <UART_SetConfig+0x2c0>)
 800d304:	4013      	ands	r3, r2
 800d306:	68fa      	ldr	r2, [r7, #12]
 800d308:	6812      	ldr	r2, [r2, #0]
 800d30a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800d30c:	430b      	orrs	r3, r1
 800d30e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d310:	68fb      	ldr	r3, [r7, #12]
 800d312:	681b      	ldr	r3, [r3, #0]
 800d314:	685b      	ldr	r3, [r3, #4]
 800d316:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800d31a:	68fb      	ldr	r3, [r7, #12]
 800d31c:	68da      	ldr	r2, [r3, #12]
 800d31e:	68fb      	ldr	r3, [r7, #12]
 800d320:	681b      	ldr	r3, [r3, #0]
 800d322:	430a      	orrs	r2, r1
 800d324:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800d326:	68fb      	ldr	r3, [r7, #12]
 800d328:	699b      	ldr	r3, [r3, #24]
 800d32a:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800d32c:	68fb      	ldr	r3, [r7, #12]
 800d32e:	681b      	ldr	r3, [r3, #0]
 800d330:	4a99      	ldr	r2, [pc, #612]	; (800d598 <UART_SetConfig+0x2c4>)
 800d332:	4293      	cmp	r3, r2
 800d334:	d004      	beq.n	800d340 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800d336:	68fb      	ldr	r3, [r7, #12]
 800d338:	6a1b      	ldr	r3, [r3, #32]
 800d33a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d33c:	4313      	orrs	r3, r2
 800d33e:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800d340:	68fb      	ldr	r3, [r7, #12]
 800d342:	681b      	ldr	r3, [r3, #0]
 800d344:	689b      	ldr	r3, [r3, #8]
 800d346:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800d34a:	68fb      	ldr	r3, [r7, #12]
 800d34c:	681b      	ldr	r3, [r3, #0]
 800d34e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d350:	430a      	orrs	r2, r1
 800d352:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d354:	68fb      	ldr	r3, [r7, #12]
 800d356:	681b      	ldr	r3, [r3, #0]
 800d358:	4a90      	ldr	r2, [pc, #576]	; (800d59c <UART_SetConfig+0x2c8>)
 800d35a:	4293      	cmp	r3, r2
 800d35c:	d126      	bne.n	800d3ac <UART_SetConfig+0xd8>
 800d35e:	4b90      	ldr	r3, [pc, #576]	; (800d5a0 <UART_SetConfig+0x2cc>)
 800d360:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d364:	f003 0303 	and.w	r3, r3, #3
 800d368:	2b03      	cmp	r3, #3
 800d36a:	d81b      	bhi.n	800d3a4 <UART_SetConfig+0xd0>
 800d36c:	a201      	add	r2, pc, #4	; (adr r2, 800d374 <UART_SetConfig+0xa0>)
 800d36e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d372:	bf00      	nop
 800d374:	0800d385 	.word	0x0800d385
 800d378:	0800d395 	.word	0x0800d395
 800d37c:	0800d38d 	.word	0x0800d38d
 800d380:	0800d39d 	.word	0x0800d39d
 800d384:	2301      	movs	r3, #1
 800d386:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d38a:	e116      	b.n	800d5ba <UART_SetConfig+0x2e6>
 800d38c:	2302      	movs	r3, #2
 800d38e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d392:	e112      	b.n	800d5ba <UART_SetConfig+0x2e6>
 800d394:	2304      	movs	r3, #4
 800d396:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d39a:	e10e      	b.n	800d5ba <UART_SetConfig+0x2e6>
 800d39c:	2308      	movs	r3, #8
 800d39e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d3a2:	e10a      	b.n	800d5ba <UART_SetConfig+0x2e6>
 800d3a4:	2310      	movs	r3, #16
 800d3a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d3aa:	e106      	b.n	800d5ba <UART_SetConfig+0x2e6>
 800d3ac:	68fb      	ldr	r3, [r7, #12]
 800d3ae:	681b      	ldr	r3, [r3, #0]
 800d3b0:	4a7c      	ldr	r2, [pc, #496]	; (800d5a4 <UART_SetConfig+0x2d0>)
 800d3b2:	4293      	cmp	r3, r2
 800d3b4:	d138      	bne.n	800d428 <UART_SetConfig+0x154>
 800d3b6:	4b7a      	ldr	r3, [pc, #488]	; (800d5a0 <UART_SetConfig+0x2cc>)
 800d3b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d3bc:	f003 030c 	and.w	r3, r3, #12
 800d3c0:	2b0c      	cmp	r3, #12
 800d3c2:	d82d      	bhi.n	800d420 <UART_SetConfig+0x14c>
 800d3c4:	a201      	add	r2, pc, #4	; (adr r2, 800d3cc <UART_SetConfig+0xf8>)
 800d3c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d3ca:	bf00      	nop
 800d3cc:	0800d401 	.word	0x0800d401
 800d3d0:	0800d421 	.word	0x0800d421
 800d3d4:	0800d421 	.word	0x0800d421
 800d3d8:	0800d421 	.word	0x0800d421
 800d3dc:	0800d411 	.word	0x0800d411
 800d3e0:	0800d421 	.word	0x0800d421
 800d3e4:	0800d421 	.word	0x0800d421
 800d3e8:	0800d421 	.word	0x0800d421
 800d3ec:	0800d409 	.word	0x0800d409
 800d3f0:	0800d421 	.word	0x0800d421
 800d3f4:	0800d421 	.word	0x0800d421
 800d3f8:	0800d421 	.word	0x0800d421
 800d3fc:	0800d419 	.word	0x0800d419
 800d400:	2300      	movs	r3, #0
 800d402:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d406:	e0d8      	b.n	800d5ba <UART_SetConfig+0x2e6>
 800d408:	2302      	movs	r3, #2
 800d40a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d40e:	e0d4      	b.n	800d5ba <UART_SetConfig+0x2e6>
 800d410:	2304      	movs	r3, #4
 800d412:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d416:	e0d0      	b.n	800d5ba <UART_SetConfig+0x2e6>
 800d418:	2308      	movs	r3, #8
 800d41a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d41e:	e0cc      	b.n	800d5ba <UART_SetConfig+0x2e6>
 800d420:	2310      	movs	r3, #16
 800d422:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d426:	e0c8      	b.n	800d5ba <UART_SetConfig+0x2e6>
 800d428:	68fb      	ldr	r3, [r7, #12]
 800d42a:	681b      	ldr	r3, [r3, #0]
 800d42c:	4a5e      	ldr	r2, [pc, #376]	; (800d5a8 <UART_SetConfig+0x2d4>)
 800d42e:	4293      	cmp	r3, r2
 800d430:	d125      	bne.n	800d47e <UART_SetConfig+0x1aa>
 800d432:	4b5b      	ldr	r3, [pc, #364]	; (800d5a0 <UART_SetConfig+0x2cc>)
 800d434:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d438:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800d43c:	2b30      	cmp	r3, #48	; 0x30
 800d43e:	d016      	beq.n	800d46e <UART_SetConfig+0x19a>
 800d440:	2b30      	cmp	r3, #48	; 0x30
 800d442:	d818      	bhi.n	800d476 <UART_SetConfig+0x1a2>
 800d444:	2b20      	cmp	r3, #32
 800d446:	d00a      	beq.n	800d45e <UART_SetConfig+0x18a>
 800d448:	2b20      	cmp	r3, #32
 800d44a:	d814      	bhi.n	800d476 <UART_SetConfig+0x1a2>
 800d44c:	2b00      	cmp	r3, #0
 800d44e:	d002      	beq.n	800d456 <UART_SetConfig+0x182>
 800d450:	2b10      	cmp	r3, #16
 800d452:	d008      	beq.n	800d466 <UART_SetConfig+0x192>
 800d454:	e00f      	b.n	800d476 <UART_SetConfig+0x1a2>
 800d456:	2300      	movs	r3, #0
 800d458:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d45c:	e0ad      	b.n	800d5ba <UART_SetConfig+0x2e6>
 800d45e:	2302      	movs	r3, #2
 800d460:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d464:	e0a9      	b.n	800d5ba <UART_SetConfig+0x2e6>
 800d466:	2304      	movs	r3, #4
 800d468:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d46c:	e0a5      	b.n	800d5ba <UART_SetConfig+0x2e6>
 800d46e:	2308      	movs	r3, #8
 800d470:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d474:	e0a1      	b.n	800d5ba <UART_SetConfig+0x2e6>
 800d476:	2310      	movs	r3, #16
 800d478:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d47c:	e09d      	b.n	800d5ba <UART_SetConfig+0x2e6>
 800d47e:	68fb      	ldr	r3, [r7, #12]
 800d480:	681b      	ldr	r3, [r3, #0]
 800d482:	4a4a      	ldr	r2, [pc, #296]	; (800d5ac <UART_SetConfig+0x2d8>)
 800d484:	4293      	cmp	r3, r2
 800d486:	d125      	bne.n	800d4d4 <UART_SetConfig+0x200>
 800d488:	4b45      	ldr	r3, [pc, #276]	; (800d5a0 <UART_SetConfig+0x2cc>)
 800d48a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d48e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800d492:	2bc0      	cmp	r3, #192	; 0xc0
 800d494:	d016      	beq.n	800d4c4 <UART_SetConfig+0x1f0>
 800d496:	2bc0      	cmp	r3, #192	; 0xc0
 800d498:	d818      	bhi.n	800d4cc <UART_SetConfig+0x1f8>
 800d49a:	2b80      	cmp	r3, #128	; 0x80
 800d49c:	d00a      	beq.n	800d4b4 <UART_SetConfig+0x1e0>
 800d49e:	2b80      	cmp	r3, #128	; 0x80
 800d4a0:	d814      	bhi.n	800d4cc <UART_SetConfig+0x1f8>
 800d4a2:	2b00      	cmp	r3, #0
 800d4a4:	d002      	beq.n	800d4ac <UART_SetConfig+0x1d8>
 800d4a6:	2b40      	cmp	r3, #64	; 0x40
 800d4a8:	d008      	beq.n	800d4bc <UART_SetConfig+0x1e8>
 800d4aa:	e00f      	b.n	800d4cc <UART_SetConfig+0x1f8>
 800d4ac:	2300      	movs	r3, #0
 800d4ae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d4b2:	e082      	b.n	800d5ba <UART_SetConfig+0x2e6>
 800d4b4:	2302      	movs	r3, #2
 800d4b6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d4ba:	e07e      	b.n	800d5ba <UART_SetConfig+0x2e6>
 800d4bc:	2304      	movs	r3, #4
 800d4be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d4c2:	e07a      	b.n	800d5ba <UART_SetConfig+0x2e6>
 800d4c4:	2308      	movs	r3, #8
 800d4c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d4ca:	e076      	b.n	800d5ba <UART_SetConfig+0x2e6>
 800d4cc:	2310      	movs	r3, #16
 800d4ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d4d2:	e072      	b.n	800d5ba <UART_SetConfig+0x2e6>
 800d4d4:	68fb      	ldr	r3, [r7, #12]
 800d4d6:	681b      	ldr	r3, [r3, #0]
 800d4d8:	4a35      	ldr	r2, [pc, #212]	; (800d5b0 <UART_SetConfig+0x2dc>)
 800d4da:	4293      	cmp	r3, r2
 800d4dc:	d12a      	bne.n	800d534 <UART_SetConfig+0x260>
 800d4de:	4b30      	ldr	r3, [pc, #192]	; (800d5a0 <UART_SetConfig+0x2cc>)
 800d4e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d4e4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d4e8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800d4ec:	d01a      	beq.n	800d524 <UART_SetConfig+0x250>
 800d4ee:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800d4f2:	d81b      	bhi.n	800d52c <UART_SetConfig+0x258>
 800d4f4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d4f8:	d00c      	beq.n	800d514 <UART_SetConfig+0x240>
 800d4fa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d4fe:	d815      	bhi.n	800d52c <UART_SetConfig+0x258>
 800d500:	2b00      	cmp	r3, #0
 800d502:	d003      	beq.n	800d50c <UART_SetConfig+0x238>
 800d504:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d508:	d008      	beq.n	800d51c <UART_SetConfig+0x248>
 800d50a:	e00f      	b.n	800d52c <UART_SetConfig+0x258>
 800d50c:	2300      	movs	r3, #0
 800d50e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d512:	e052      	b.n	800d5ba <UART_SetConfig+0x2e6>
 800d514:	2302      	movs	r3, #2
 800d516:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d51a:	e04e      	b.n	800d5ba <UART_SetConfig+0x2e6>
 800d51c:	2304      	movs	r3, #4
 800d51e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d522:	e04a      	b.n	800d5ba <UART_SetConfig+0x2e6>
 800d524:	2308      	movs	r3, #8
 800d526:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d52a:	e046      	b.n	800d5ba <UART_SetConfig+0x2e6>
 800d52c:	2310      	movs	r3, #16
 800d52e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d532:	e042      	b.n	800d5ba <UART_SetConfig+0x2e6>
 800d534:	68fb      	ldr	r3, [r7, #12]
 800d536:	681b      	ldr	r3, [r3, #0]
 800d538:	4a17      	ldr	r2, [pc, #92]	; (800d598 <UART_SetConfig+0x2c4>)
 800d53a:	4293      	cmp	r3, r2
 800d53c:	d13a      	bne.n	800d5b4 <UART_SetConfig+0x2e0>
 800d53e:	4b18      	ldr	r3, [pc, #96]	; (800d5a0 <UART_SetConfig+0x2cc>)
 800d540:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d544:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800d548:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800d54c:	d01a      	beq.n	800d584 <UART_SetConfig+0x2b0>
 800d54e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800d552:	d81b      	bhi.n	800d58c <UART_SetConfig+0x2b8>
 800d554:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800d558:	d00c      	beq.n	800d574 <UART_SetConfig+0x2a0>
 800d55a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800d55e:	d815      	bhi.n	800d58c <UART_SetConfig+0x2b8>
 800d560:	2b00      	cmp	r3, #0
 800d562:	d003      	beq.n	800d56c <UART_SetConfig+0x298>
 800d564:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d568:	d008      	beq.n	800d57c <UART_SetConfig+0x2a8>
 800d56a:	e00f      	b.n	800d58c <UART_SetConfig+0x2b8>
 800d56c:	2300      	movs	r3, #0
 800d56e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d572:	e022      	b.n	800d5ba <UART_SetConfig+0x2e6>
 800d574:	2302      	movs	r3, #2
 800d576:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d57a:	e01e      	b.n	800d5ba <UART_SetConfig+0x2e6>
 800d57c:	2304      	movs	r3, #4
 800d57e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d582:	e01a      	b.n	800d5ba <UART_SetConfig+0x2e6>
 800d584:	2308      	movs	r3, #8
 800d586:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d58a:	e016      	b.n	800d5ba <UART_SetConfig+0x2e6>
 800d58c:	2310      	movs	r3, #16
 800d58e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d592:	e012      	b.n	800d5ba <UART_SetConfig+0x2e6>
 800d594:	efff69f3 	.word	0xefff69f3
 800d598:	40008000 	.word	0x40008000
 800d59c:	40013800 	.word	0x40013800
 800d5a0:	40021000 	.word	0x40021000
 800d5a4:	40004400 	.word	0x40004400
 800d5a8:	40004800 	.word	0x40004800
 800d5ac:	40004c00 	.word	0x40004c00
 800d5b0:	40005000 	.word	0x40005000
 800d5b4:	2310      	movs	r3, #16
 800d5b6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800d5ba:	68fb      	ldr	r3, [r7, #12]
 800d5bc:	681b      	ldr	r3, [r3, #0]
 800d5be:	4a9f      	ldr	r2, [pc, #636]	; (800d83c <UART_SetConfig+0x568>)
 800d5c0:	4293      	cmp	r3, r2
 800d5c2:	d17a      	bne.n	800d6ba <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800d5c4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800d5c8:	2b08      	cmp	r3, #8
 800d5ca:	d824      	bhi.n	800d616 <UART_SetConfig+0x342>
 800d5cc:	a201      	add	r2, pc, #4	; (adr r2, 800d5d4 <UART_SetConfig+0x300>)
 800d5ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d5d2:	bf00      	nop
 800d5d4:	0800d5f9 	.word	0x0800d5f9
 800d5d8:	0800d617 	.word	0x0800d617
 800d5dc:	0800d601 	.word	0x0800d601
 800d5e0:	0800d617 	.word	0x0800d617
 800d5e4:	0800d607 	.word	0x0800d607
 800d5e8:	0800d617 	.word	0x0800d617
 800d5ec:	0800d617 	.word	0x0800d617
 800d5f0:	0800d617 	.word	0x0800d617
 800d5f4:	0800d60f 	.word	0x0800d60f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d5f8:	f7fe fc06 	bl	800be08 <HAL_RCC_GetPCLK1Freq>
 800d5fc:	61f8      	str	r0, [r7, #28]
        break;
 800d5fe:	e010      	b.n	800d622 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d600:	4b8f      	ldr	r3, [pc, #572]	; (800d840 <UART_SetConfig+0x56c>)
 800d602:	61fb      	str	r3, [r7, #28]
        break;
 800d604:	e00d      	b.n	800d622 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d606:	f7fe fb67 	bl	800bcd8 <HAL_RCC_GetSysClockFreq>
 800d60a:	61f8      	str	r0, [r7, #28]
        break;
 800d60c:	e009      	b.n	800d622 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d60e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d612:	61fb      	str	r3, [r7, #28]
        break;
 800d614:	e005      	b.n	800d622 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800d616:	2300      	movs	r3, #0
 800d618:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800d61a:	2301      	movs	r3, #1
 800d61c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800d620:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800d622:	69fb      	ldr	r3, [r7, #28]
 800d624:	2b00      	cmp	r3, #0
 800d626:	f000 80fb 	beq.w	800d820 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800d62a:	68fb      	ldr	r3, [r7, #12]
 800d62c:	685a      	ldr	r2, [r3, #4]
 800d62e:	4613      	mov	r3, r2
 800d630:	005b      	lsls	r3, r3, #1
 800d632:	4413      	add	r3, r2
 800d634:	69fa      	ldr	r2, [r7, #28]
 800d636:	429a      	cmp	r2, r3
 800d638:	d305      	bcc.n	800d646 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800d63a:	68fb      	ldr	r3, [r7, #12]
 800d63c:	685b      	ldr	r3, [r3, #4]
 800d63e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800d640:	69fa      	ldr	r2, [r7, #28]
 800d642:	429a      	cmp	r2, r3
 800d644:	d903      	bls.n	800d64e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800d646:	2301      	movs	r3, #1
 800d648:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800d64c:	e0e8      	b.n	800d820 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800d64e:	69fb      	ldr	r3, [r7, #28]
 800d650:	2200      	movs	r2, #0
 800d652:	461c      	mov	r4, r3
 800d654:	4615      	mov	r5, r2
 800d656:	f04f 0200 	mov.w	r2, #0
 800d65a:	f04f 0300 	mov.w	r3, #0
 800d65e:	022b      	lsls	r3, r5, #8
 800d660:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800d664:	0222      	lsls	r2, r4, #8
 800d666:	68f9      	ldr	r1, [r7, #12]
 800d668:	6849      	ldr	r1, [r1, #4]
 800d66a:	0849      	lsrs	r1, r1, #1
 800d66c:	2000      	movs	r0, #0
 800d66e:	4688      	mov	r8, r1
 800d670:	4681      	mov	r9, r0
 800d672:	eb12 0a08 	adds.w	sl, r2, r8
 800d676:	eb43 0b09 	adc.w	fp, r3, r9
 800d67a:	68fb      	ldr	r3, [r7, #12]
 800d67c:	685b      	ldr	r3, [r3, #4]
 800d67e:	2200      	movs	r2, #0
 800d680:	603b      	str	r3, [r7, #0]
 800d682:	607a      	str	r2, [r7, #4]
 800d684:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d688:	4650      	mov	r0, sl
 800d68a:	4659      	mov	r1, fp
 800d68c:	f7f6 fffc 	bl	8004688 <__aeabi_uldivmod>
 800d690:	4602      	mov	r2, r0
 800d692:	460b      	mov	r3, r1
 800d694:	4613      	mov	r3, r2
 800d696:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800d698:	69bb      	ldr	r3, [r7, #24]
 800d69a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800d69e:	d308      	bcc.n	800d6b2 <UART_SetConfig+0x3de>
 800d6a0:	69bb      	ldr	r3, [r7, #24]
 800d6a2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d6a6:	d204      	bcs.n	800d6b2 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800d6a8:	68fb      	ldr	r3, [r7, #12]
 800d6aa:	681b      	ldr	r3, [r3, #0]
 800d6ac:	69ba      	ldr	r2, [r7, #24]
 800d6ae:	60da      	str	r2, [r3, #12]
 800d6b0:	e0b6      	b.n	800d820 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800d6b2:	2301      	movs	r3, #1
 800d6b4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800d6b8:	e0b2      	b.n	800d820 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d6ba:	68fb      	ldr	r3, [r7, #12]
 800d6bc:	69db      	ldr	r3, [r3, #28]
 800d6be:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d6c2:	d15e      	bne.n	800d782 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 800d6c4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800d6c8:	2b08      	cmp	r3, #8
 800d6ca:	d828      	bhi.n	800d71e <UART_SetConfig+0x44a>
 800d6cc:	a201      	add	r2, pc, #4	; (adr r2, 800d6d4 <UART_SetConfig+0x400>)
 800d6ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d6d2:	bf00      	nop
 800d6d4:	0800d6f9 	.word	0x0800d6f9
 800d6d8:	0800d701 	.word	0x0800d701
 800d6dc:	0800d709 	.word	0x0800d709
 800d6e0:	0800d71f 	.word	0x0800d71f
 800d6e4:	0800d70f 	.word	0x0800d70f
 800d6e8:	0800d71f 	.word	0x0800d71f
 800d6ec:	0800d71f 	.word	0x0800d71f
 800d6f0:	0800d71f 	.word	0x0800d71f
 800d6f4:	0800d717 	.word	0x0800d717
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d6f8:	f7fe fb86 	bl	800be08 <HAL_RCC_GetPCLK1Freq>
 800d6fc:	61f8      	str	r0, [r7, #28]
        break;
 800d6fe:	e014      	b.n	800d72a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d700:	f7fe fb98 	bl	800be34 <HAL_RCC_GetPCLK2Freq>
 800d704:	61f8      	str	r0, [r7, #28]
        break;
 800d706:	e010      	b.n	800d72a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d708:	4b4d      	ldr	r3, [pc, #308]	; (800d840 <UART_SetConfig+0x56c>)
 800d70a:	61fb      	str	r3, [r7, #28]
        break;
 800d70c:	e00d      	b.n	800d72a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d70e:	f7fe fae3 	bl	800bcd8 <HAL_RCC_GetSysClockFreq>
 800d712:	61f8      	str	r0, [r7, #28]
        break;
 800d714:	e009      	b.n	800d72a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d716:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d71a:	61fb      	str	r3, [r7, #28]
        break;
 800d71c:	e005      	b.n	800d72a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800d71e:	2300      	movs	r3, #0
 800d720:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800d722:	2301      	movs	r3, #1
 800d724:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800d728:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800d72a:	69fb      	ldr	r3, [r7, #28]
 800d72c:	2b00      	cmp	r3, #0
 800d72e:	d077      	beq.n	800d820 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800d730:	69fb      	ldr	r3, [r7, #28]
 800d732:	005a      	lsls	r2, r3, #1
 800d734:	68fb      	ldr	r3, [r7, #12]
 800d736:	685b      	ldr	r3, [r3, #4]
 800d738:	085b      	lsrs	r3, r3, #1
 800d73a:	441a      	add	r2, r3
 800d73c:	68fb      	ldr	r3, [r7, #12]
 800d73e:	685b      	ldr	r3, [r3, #4]
 800d740:	fbb2 f3f3 	udiv	r3, r2, r3
 800d744:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d746:	69bb      	ldr	r3, [r7, #24]
 800d748:	2b0f      	cmp	r3, #15
 800d74a:	d916      	bls.n	800d77a <UART_SetConfig+0x4a6>
 800d74c:	69bb      	ldr	r3, [r7, #24]
 800d74e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d752:	d212      	bcs.n	800d77a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800d754:	69bb      	ldr	r3, [r7, #24]
 800d756:	b29b      	uxth	r3, r3
 800d758:	f023 030f 	bic.w	r3, r3, #15
 800d75c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800d75e:	69bb      	ldr	r3, [r7, #24]
 800d760:	085b      	lsrs	r3, r3, #1
 800d762:	b29b      	uxth	r3, r3
 800d764:	f003 0307 	and.w	r3, r3, #7
 800d768:	b29a      	uxth	r2, r3
 800d76a:	8afb      	ldrh	r3, [r7, #22]
 800d76c:	4313      	orrs	r3, r2
 800d76e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800d770:	68fb      	ldr	r3, [r7, #12]
 800d772:	681b      	ldr	r3, [r3, #0]
 800d774:	8afa      	ldrh	r2, [r7, #22]
 800d776:	60da      	str	r2, [r3, #12]
 800d778:	e052      	b.n	800d820 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800d77a:	2301      	movs	r3, #1
 800d77c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800d780:	e04e      	b.n	800d820 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800d782:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800d786:	2b08      	cmp	r3, #8
 800d788:	d827      	bhi.n	800d7da <UART_SetConfig+0x506>
 800d78a:	a201      	add	r2, pc, #4	; (adr r2, 800d790 <UART_SetConfig+0x4bc>)
 800d78c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d790:	0800d7b5 	.word	0x0800d7b5
 800d794:	0800d7bd 	.word	0x0800d7bd
 800d798:	0800d7c5 	.word	0x0800d7c5
 800d79c:	0800d7db 	.word	0x0800d7db
 800d7a0:	0800d7cb 	.word	0x0800d7cb
 800d7a4:	0800d7db 	.word	0x0800d7db
 800d7a8:	0800d7db 	.word	0x0800d7db
 800d7ac:	0800d7db 	.word	0x0800d7db
 800d7b0:	0800d7d3 	.word	0x0800d7d3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d7b4:	f7fe fb28 	bl	800be08 <HAL_RCC_GetPCLK1Freq>
 800d7b8:	61f8      	str	r0, [r7, #28]
        break;
 800d7ba:	e014      	b.n	800d7e6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d7bc:	f7fe fb3a 	bl	800be34 <HAL_RCC_GetPCLK2Freq>
 800d7c0:	61f8      	str	r0, [r7, #28]
        break;
 800d7c2:	e010      	b.n	800d7e6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d7c4:	4b1e      	ldr	r3, [pc, #120]	; (800d840 <UART_SetConfig+0x56c>)
 800d7c6:	61fb      	str	r3, [r7, #28]
        break;
 800d7c8:	e00d      	b.n	800d7e6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d7ca:	f7fe fa85 	bl	800bcd8 <HAL_RCC_GetSysClockFreq>
 800d7ce:	61f8      	str	r0, [r7, #28]
        break;
 800d7d0:	e009      	b.n	800d7e6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d7d2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d7d6:	61fb      	str	r3, [r7, #28]
        break;
 800d7d8:	e005      	b.n	800d7e6 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800d7da:	2300      	movs	r3, #0
 800d7dc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800d7de:	2301      	movs	r3, #1
 800d7e0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800d7e4:	bf00      	nop
    }

    if (pclk != 0U)
 800d7e6:	69fb      	ldr	r3, [r7, #28]
 800d7e8:	2b00      	cmp	r3, #0
 800d7ea:	d019      	beq.n	800d820 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800d7ec:	68fb      	ldr	r3, [r7, #12]
 800d7ee:	685b      	ldr	r3, [r3, #4]
 800d7f0:	085a      	lsrs	r2, r3, #1
 800d7f2:	69fb      	ldr	r3, [r7, #28]
 800d7f4:	441a      	add	r2, r3
 800d7f6:	68fb      	ldr	r3, [r7, #12]
 800d7f8:	685b      	ldr	r3, [r3, #4]
 800d7fa:	fbb2 f3f3 	udiv	r3, r2, r3
 800d7fe:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d800:	69bb      	ldr	r3, [r7, #24]
 800d802:	2b0f      	cmp	r3, #15
 800d804:	d909      	bls.n	800d81a <UART_SetConfig+0x546>
 800d806:	69bb      	ldr	r3, [r7, #24]
 800d808:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d80c:	d205      	bcs.n	800d81a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800d80e:	69bb      	ldr	r3, [r7, #24]
 800d810:	b29a      	uxth	r2, r3
 800d812:	68fb      	ldr	r3, [r7, #12]
 800d814:	681b      	ldr	r3, [r3, #0]
 800d816:	60da      	str	r2, [r3, #12]
 800d818:	e002      	b.n	800d820 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800d81a:	2301      	movs	r3, #1
 800d81c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800d820:	68fb      	ldr	r3, [r7, #12]
 800d822:	2200      	movs	r2, #0
 800d824:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800d826:	68fb      	ldr	r3, [r7, #12]
 800d828:	2200      	movs	r2, #0
 800d82a:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800d82c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 800d830:	4618      	mov	r0, r3
 800d832:	3728      	adds	r7, #40	; 0x28
 800d834:	46bd      	mov	sp, r7
 800d836:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d83a:	bf00      	nop
 800d83c:	40008000 	.word	0x40008000
 800d840:	00f42400 	.word	0x00f42400

0800d844 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800d844:	b480      	push	{r7}
 800d846:	b083      	sub	sp, #12
 800d848:	af00      	add	r7, sp, #0
 800d84a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800d84c:	687b      	ldr	r3, [r7, #4]
 800d84e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d850:	f003 0301 	and.w	r3, r3, #1
 800d854:	2b00      	cmp	r3, #0
 800d856:	d00a      	beq.n	800d86e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800d858:	687b      	ldr	r3, [r7, #4]
 800d85a:	681b      	ldr	r3, [r3, #0]
 800d85c:	685b      	ldr	r3, [r3, #4]
 800d85e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800d862:	687b      	ldr	r3, [r7, #4]
 800d864:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d866:	687b      	ldr	r3, [r7, #4]
 800d868:	681b      	ldr	r3, [r3, #0]
 800d86a:	430a      	orrs	r2, r1
 800d86c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800d86e:	687b      	ldr	r3, [r7, #4]
 800d870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d872:	f003 0302 	and.w	r3, r3, #2
 800d876:	2b00      	cmp	r3, #0
 800d878:	d00a      	beq.n	800d890 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800d87a:	687b      	ldr	r3, [r7, #4]
 800d87c:	681b      	ldr	r3, [r3, #0]
 800d87e:	685b      	ldr	r3, [r3, #4]
 800d880:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d888:	687b      	ldr	r3, [r7, #4]
 800d88a:	681b      	ldr	r3, [r3, #0]
 800d88c:	430a      	orrs	r2, r1
 800d88e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800d890:	687b      	ldr	r3, [r7, #4]
 800d892:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d894:	f003 0304 	and.w	r3, r3, #4
 800d898:	2b00      	cmp	r3, #0
 800d89a:	d00a      	beq.n	800d8b2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800d89c:	687b      	ldr	r3, [r7, #4]
 800d89e:	681b      	ldr	r3, [r3, #0]
 800d8a0:	685b      	ldr	r3, [r3, #4]
 800d8a2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800d8a6:	687b      	ldr	r3, [r7, #4]
 800d8a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d8aa:	687b      	ldr	r3, [r7, #4]
 800d8ac:	681b      	ldr	r3, [r3, #0]
 800d8ae:	430a      	orrs	r2, r1
 800d8b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800d8b2:	687b      	ldr	r3, [r7, #4]
 800d8b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d8b6:	f003 0308 	and.w	r3, r3, #8
 800d8ba:	2b00      	cmp	r3, #0
 800d8bc:	d00a      	beq.n	800d8d4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800d8be:	687b      	ldr	r3, [r7, #4]
 800d8c0:	681b      	ldr	r3, [r3, #0]
 800d8c2:	685b      	ldr	r3, [r3, #4]
 800d8c4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800d8c8:	687b      	ldr	r3, [r7, #4]
 800d8ca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d8cc:	687b      	ldr	r3, [r7, #4]
 800d8ce:	681b      	ldr	r3, [r3, #0]
 800d8d0:	430a      	orrs	r2, r1
 800d8d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800d8d4:	687b      	ldr	r3, [r7, #4]
 800d8d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d8d8:	f003 0310 	and.w	r3, r3, #16
 800d8dc:	2b00      	cmp	r3, #0
 800d8de:	d00a      	beq.n	800d8f6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	681b      	ldr	r3, [r3, #0]
 800d8e4:	689b      	ldr	r3, [r3, #8]
 800d8e6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800d8ea:	687b      	ldr	r3, [r7, #4]
 800d8ec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d8ee:	687b      	ldr	r3, [r7, #4]
 800d8f0:	681b      	ldr	r3, [r3, #0]
 800d8f2:	430a      	orrs	r2, r1
 800d8f4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800d8f6:	687b      	ldr	r3, [r7, #4]
 800d8f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d8fa:	f003 0320 	and.w	r3, r3, #32
 800d8fe:	2b00      	cmp	r3, #0
 800d900:	d00a      	beq.n	800d918 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800d902:	687b      	ldr	r3, [r7, #4]
 800d904:	681b      	ldr	r3, [r3, #0]
 800d906:	689b      	ldr	r3, [r3, #8]
 800d908:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800d90c:	687b      	ldr	r3, [r7, #4]
 800d90e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d910:	687b      	ldr	r3, [r7, #4]
 800d912:	681b      	ldr	r3, [r3, #0]
 800d914:	430a      	orrs	r2, r1
 800d916:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800d918:	687b      	ldr	r3, [r7, #4]
 800d91a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d91c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d920:	2b00      	cmp	r3, #0
 800d922:	d01a      	beq.n	800d95a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800d924:	687b      	ldr	r3, [r7, #4]
 800d926:	681b      	ldr	r3, [r3, #0]
 800d928:	685b      	ldr	r3, [r3, #4]
 800d92a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800d92e:	687b      	ldr	r3, [r7, #4]
 800d930:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800d932:	687b      	ldr	r3, [r7, #4]
 800d934:	681b      	ldr	r3, [r3, #0]
 800d936:	430a      	orrs	r2, r1
 800d938:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800d93a:	687b      	ldr	r3, [r7, #4]
 800d93c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d93e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d942:	d10a      	bne.n	800d95a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800d944:	687b      	ldr	r3, [r7, #4]
 800d946:	681b      	ldr	r3, [r3, #0]
 800d948:	685b      	ldr	r3, [r3, #4]
 800d94a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800d94e:	687b      	ldr	r3, [r7, #4]
 800d950:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d952:	687b      	ldr	r3, [r7, #4]
 800d954:	681b      	ldr	r3, [r3, #0]
 800d956:	430a      	orrs	r2, r1
 800d958:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800d95a:	687b      	ldr	r3, [r7, #4]
 800d95c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d95e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d962:	2b00      	cmp	r3, #0
 800d964:	d00a      	beq.n	800d97c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800d966:	687b      	ldr	r3, [r7, #4]
 800d968:	681b      	ldr	r3, [r3, #0]
 800d96a:	685b      	ldr	r3, [r3, #4]
 800d96c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800d974:	687b      	ldr	r3, [r7, #4]
 800d976:	681b      	ldr	r3, [r3, #0]
 800d978:	430a      	orrs	r2, r1
 800d97a:	605a      	str	r2, [r3, #4]
  }
}
 800d97c:	bf00      	nop
 800d97e:	370c      	adds	r7, #12
 800d980:	46bd      	mov	sp, r7
 800d982:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d986:	4770      	bx	lr

0800d988 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800d988:	b580      	push	{r7, lr}
 800d98a:	b086      	sub	sp, #24
 800d98c:	af02      	add	r7, sp, #8
 800d98e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	2200      	movs	r2, #0
 800d994:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800d998:	f7fb f8c0 	bl	8008b1c <HAL_GetTick>
 800d99c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800d99e:	687b      	ldr	r3, [r7, #4]
 800d9a0:	681b      	ldr	r3, [r3, #0]
 800d9a2:	681b      	ldr	r3, [r3, #0]
 800d9a4:	f003 0308 	and.w	r3, r3, #8
 800d9a8:	2b08      	cmp	r3, #8
 800d9aa:	d10e      	bne.n	800d9ca <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d9ac:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800d9b0:	9300      	str	r3, [sp, #0]
 800d9b2:	68fb      	ldr	r3, [r7, #12]
 800d9b4:	2200      	movs	r2, #0
 800d9b6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800d9ba:	6878      	ldr	r0, [r7, #4]
 800d9bc:	f000 f82d 	bl	800da1a <UART_WaitOnFlagUntilTimeout>
 800d9c0:	4603      	mov	r3, r0
 800d9c2:	2b00      	cmp	r3, #0
 800d9c4:	d001      	beq.n	800d9ca <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d9c6:	2303      	movs	r3, #3
 800d9c8:	e023      	b.n	800da12 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800d9ca:	687b      	ldr	r3, [r7, #4]
 800d9cc:	681b      	ldr	r3, [r3, #0]
 800d9ce:	681b      	ldr	r3, [r3, #0]
 800d9d0:	f003 0304 	and.w	r3, r3, #4
 800d9d4:	2b04      	cmp	r3, #4
 800d9d6:	d10e      	bne.n	800d9f6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d9d8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800d9dc:	9300      	str	r3, [sp, #0]
 800d9de:	68fb      	ldr	r3, [r7, #12]
 800d9e0:	2200      	movs	r2, #0
 800d9e2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800d9e6:	6878      	ldr	r0, [r7, #4]
 800d9e8:	f000 f817 	bl	800da1a <UART_WaitOnFlagUntilTimeout>
 800d9ec:	4603      	mov	r3, r0
 800d9ee:	2b00      	cmp	r3, #0
 800d9f0:	d001      	beq.n	800d9f6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d9f2:	2303      	movs	r3, #3
 800d9f4:	e00d      	b.n	800da12 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800d9f6:	687b      	ldr	r3, [r7, #4]
 800d9f8:	2220      	movs	r2, #32
 800d9fa:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800d9fc:	687b      	ldr	r3, [r7, #4]
 800d9fe:	2220      	movs	r2, #32
 800da00:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800da02:	687b      	ldr	r3, [r7, #4]
 800da04:	2200      	movs	r2, #0
 800da06:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800da08:	687b      	ldr	r3, [r7, #4]
 800da0a:	2200      	movs	r2, #0
 800da0c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800da10:	2300      	movs	r3, #0
}
 800da12:	4618      	mov	r0, r3
 800da14:	3710      	adds	r7, #16
 800da16:	46bd      	mov	sp, r7
 800da18:	bd80      	pop	{r7, pc}

0800da1a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800da1a:	b580      	push	{r7, lr}
 800da1c:	b09c      	sub	sp, #112	; 0x70
 800da1e:	af00      	add	r7, sp, #0
 800da20:	60f8      	str	r0, [r7, #12]
 800da22:	60b9      	str	r1, [r7, #8]
 800da24:	603b      	str	r3, [r7, #0]
 800da26:	4613      	mov	r3, r2
 800da28:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800da2a:	e0a5      	b.n	800db78 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800da2c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800da2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800da32:	f000 80a1 	beq.w	800db78 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800da36:	f7fb f871 	bl	8008b1c <HAL_GetTick>
 800da3a:	4602      	mov	r2, r0
 800da3c:	683b      	ldr	r3, [r7, #0]
 800da3e:	1ad3      	subs	r3, r2, r3
 800da40:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800da42:	429a      	cmp	r2, r3
 800da44:	d302      	bcc.n	800da4c <UART_WaitOnFlagUntilTimeout+0x32>
 800da46:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800da48:	2b00      	cmp	r3, #0
 800da4a:	d13e      	bne.n	800daca <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800da4c:	68fb      	ldr	r3, [r7, #12]
 800da4e:	681b      	ldr	r3, [r3, #0]
 800da50:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da52:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800da54:	e853 3f00 	ldrex	r3, [r3]
 800da58:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800da5a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800da5c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800da60:	667b      	str	r3, [r7, #100]	; 0x64
 800da62:	68fb      	ldr	r3, [r7, #12]
 800da64:	681b      	ldr	r3, [r3, #0]
 800da66:	461a      	mov	r2, r3
 800da68:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800da6a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800da6c:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da6e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800da70:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800da72:	e841 2300 	strex	r3, r2, [r1]
 800da76:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800da78:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800da7a:	2b00      	cmp	r3, #0
 800da7c:	d1e6      	bne.n	800da4c <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800da7e:	68fb      	ldr	r3, [r7, #12]
 800da80:	681b      	ldr	r3, [r3, #0]
 800da82:	3308      	adds	r3, #8
 800da84:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800da88:	e853 3f00 	ldrex	r3, [r3]
 800da8c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800da8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800da90:	f023 0301 	bic.w	r3, r3, #1
 800da94:	663b      	str	r3, [r7, #96]	; 0x60
 800da96:	68fb      	ldr	r3, [r7, #12]
 800da98:	681b      	ldr	r3, [r3, #0]
 800da9a:	3308      	adds	r3, #8
 800da9c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800da9e:	64ba      	str	r2, [r7, #72]	; 0x48
 800daa0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800daa2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800daa4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800daa6:	e841 2300 	strex	r3, r2, [r1]
 800daaa:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800daac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800daae:	2b00      	cmp	r3, #0
 800dab0:	d1e5      	bne.n	800da7e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800dab2:	68fb      	ldr	r3, [r7, #12]
 800dab4:	2220      	movs	r2, #32
 800dab6:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800dab8:	68fb      	ldr	r3, [r7, #12]
 800daba:	2220      	movs	r2, #32
 800dabc:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800dabe:	68fb      	ldr	r3, [r7, #12]
 800dac0:	2200      	movs	r2, #0
 800dac2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800dac6:	2303      	movs	r3, #3
 800dac8:	e067      	b.n	800db9a <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800daca:	68fb      	ldr	r3, [r7, #12]
 800dacc:	681b      	ldr	r3, [r3, #0]
 800dace:	681b      	ldr	r3, [r3, #0]
 800dad0:	f003 0304 	and.w	r3, r3, #4
 800dad4:	2b00      	cmp	r3, #0
 800dad6:	d04f      	beq.n	800db78 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800dad8:	68fb      	ldr	r3, [r7, #12]
 800dada:	681b      	ldr	r3, [r3, #0]
 800dadc:	69db      	ldr	r3, [r3, #28]
 800dade:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800dae2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800dae6:	d147      	bne.n	800db78 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800dae8:	68fb      	ldr	r3, [r7, #12]
 800daea:	681b      	ldr	r3, [r3, #0]
 800daec:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800daf0:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800daf2:	68fb      	ldr	r3, [r7, #12]
 800daf4:	681b      	ldr	r3, [r3, #0]
 800daf6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800daf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dafa:	e853 3f00 	ldrex	r3, [r3]
 800dafe:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800db00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db02:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800db06:	66fb      	str	r3, [r7, #108]	; 0x6c
 800db08:	68fb      	ldr	r3, [r7, #12]
 800db0a:	681b      	ldr	r3, [r3, #0]
 800db0c:	461a      	mov	r2, r3
 800db0e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800db10:	637b      	str	r3, [r7, #52]	; 0x34
 800db12:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db14:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800db16:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800db18:	e841 2300 	strex	r3, r2, [r1]
 800db1c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800db1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800db20:	2b00      	cmp	r3, #0
 800db22:	d1e6      	bne.n	800daf2 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800db24:	68fb      	ldr	r3, [r7, #12]
 800db26:	681b      	ldr	r3, [r3, #0]
 800db28:	3308      	adds	r3, #8
 800db2a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db2c:	697b      	ldr	r3, [r7, #20]
 800db2e:	e853 3f00 	ldrex	r3, [r3]
 800db32:	613b      	str	r3, [r7, #16]
   return(result);
 800db34:	693b      	ldr	r3, [r7, #16]
 800db36:	f023 0301 	bic.w	r3, r3, #1
 800db3a:	66bb      	str	r3, [r7, #104]	; 0x68
 800db3c:	68fb      	ldr	r3, [r7, #12]
 800db3e:	681b      	ldr	r3, [r3, #0]
 800db40:	3308      	adds	r3, #8
 800db42:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800db44:	623a      	str	r2, [r7, #32]
 800db46:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db48:	69f9      	ldr	r1, [r7, #28]
 800db4a:	6a3a      	ldr	r2, [r7, #32]
 800db4c:	e841 2300 	strex	r3, r2, [r1]
 800db50:	61bb      	str	r3, [r7, #24]
   return(result);
 800db52:	69bb      	ldr	r3, [r7, #24]
 800db54:	2b00      	cmp	r3, #0
 800db56:	d1e5      	bne.n	800db24 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800db58:	68fb      	ldr	r3, [r7, #12]
 800db5a:	2220      	movs	r2, #32
 800db5c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800db5e:	68fb      	ldr	r3, [r7, #12]
 800db60:	2220      	movs	r2, #32
 800db62:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800db64:	68fb      	ldr	r3, [r7, #12]
 800db66:	2220      	movs	r2, #32
 800db68:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800db6c:	68fb      	ldr	r3, [r7, #12]
 800db6e:	2200      	movs	r2, #0
 800db70:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800db74:	2303      	movs	r3, #3
 800db76:	e010      	b.n	800db9a <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800db78:	68fb      	ldr	r3, [r7, #12]
 800db7a:	681b      	ldr	r3, [r3, #0]
 800db7c:	69da      	ldr	r2, [r3, #28]
 800db7e:	68bb      	ldr	r3, [r7, #8]
 800db80:	4013      	ands	r3, r2
 800db82:	68ba      	ldr	r2, [r7, #8]
 800db84:	429a      	cmp	r2, r3
 800db86:	bf0c      	ite	eq
 800db88:	2301      	moveq	r3, #1
 800db8a:	2300      	movne	r3, #0
 800db8c:	b2db      	uxtb	r3, r3
 800db8e:	461a      	mov	r2, r3
 800db90:	79fb      	ldrb	r3, [r7, #7]
 800db92:	429a      	cmp	r2, r3
 800db94:	f43f af4a 	beq.w	800da2c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800db98:	2300      	movs	r3, #0
}
 800db9a:	4618      	mov	r0, r3
 800db9c:	3770      	adds	r7, #112	; 0x70
 800db9e:	46bd      	mov	sp, r7
 800dba0:	bd80      	pop	{r7, pc}

0800dba2 <aci_gap_set_discoverable>:
                                    uint8_t Local_Name[],
                                    uint8_t Service_Uuid_length,
                                    uint8_t Service_Uuid_List[],
                                    uint16_t Slave_Conn_Interval_Min,
                                    uint16_t Slave_Conn_Interval_Max)
{
 800dba2:	b5b0      	push	{r4, r5, r7, lr}
 800dba4:	b0ce      	sub	sp, #312	; 0x138
 800dba6:	af00      	add	r7, sp, #0
 800dba8:	4605      	mov	r5, r0
 800dbaa:	460c      	mov	r4, r1
 800dbac:	4610      	mov	r0, r2
 800dbae:	4619      	mov	r1, r3
 800dbb0:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800dbb4:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 800dbb8:	462a      	mov	r2, r5
 800dbba:	701a      	strb	r2, [r3, #0]
 800dbbc:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800dbc0:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 800dbc4:	4622      	mov	r2, r4
 800dbc6:	801a      	strh	r2, [r3, #0]
 800dbc8:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800dbcc:	f5a3 739b 	sub.w	r3, r3, #310	; 0x136
 800dbd0:	4602      	mov	r2, r0
 800dbd2:	801a      	strh	r2, [r3, #0]
 800dbd4:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800dbd8:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 800dbdc:	460a      	mov	r2, r1
 800dbde:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gap_set_discoverable_cp0 *cp0 = (aci_gap_set_discoverable_cp0*)(cmd_buffer);
 800dbe0:	f107 030c 	add.w	r3, r7, #12
 800dbe4:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 800dbe8:	f897 314c 	ldrb.w	r3, [r7, #332]	; 0x14c
 800dbec:	3308      	adds	r3, #8
 800dbee:	f107 020c 	add.w	r2, r7, #12
 800dbf2:	4413      	add	r3, r2
 800dbf4:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 800dbf8:	f897 214c 	ldrb.w	r2, [r7, #332]	; 0x14c
 800dbfc:	f897 3154 	ldrb.w	r3, [r7, #340]	; 0x154
 800dc00:	4413      	add	r3, r2
 800dc02:	3309      	adds	r3, #9
 800dc04:	f107 020c 	add.w	r2, r7, #12
 800dc08:	4413      	add	r3, r2
 800dc0a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800dc0e:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800dc12:	f2a3 132d 	subw	r3, r3, #301	; 0x12d
 800dc16:	2200      	movs	r2, #0
 800dc18:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800dc1a:	2300      	movs	r3, #0
 800dc1c:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Advertising_Type = htob(Advertising_Type, 1);
 800dc20:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800dc24:	f507 729c 	add.w	r2, r7, #312	; 0x138
 800dc28:	f2a2 1231 	subw	r2, r2, #305	; 0x131
 800dc2c:	7812      	ldrb	r2, [r2, #0]
 800dc2e:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800dc30:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800dc34:	3301      	adds	r3, #1
 800dc36:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Advertising_Interval_Min = htob(Advertising_Interval_Min, 2);
 800dc3a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800dc3e:	f507 729c 	add.w	r2, r7, #312	; 0x138
 800dc42:	f5a2 729a 	sub.w	r2, r2, #308	; 0x134
 800dc46:	8812      	ldrh	r2, [r2, #0]
 800dc48:	f8a3 2001 	strh.w	r2, [r3, #1]
  index_input += 2;
 800dc4c:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800dc50:	3302      	adds	r3, #2
 800dc52:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Advertising_Interval_Max = htob(Advertising_Interval_Max, 2);
 800dc56:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800dc5a:	f507 729c 	add.w	r2, r7, #312	; 0x138
 800dc5e:	f5a2 729b 	sub.w	r2, r2, #310	; 0x136
 800dc62:	8812      	ldrh	r2, [r2, #0]
 800dc64:	f8a3 2003 	strh.w	r2, [r3, #3]
  index_input += 2;
 800dc68:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800dc6c:	3302      	adds	r3, #2
 800dc6e:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Own_Address_Type = htob(Own_Address_Type, 1);
 800dc72:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800dc76:	f507 729c 	add.w	r2, r7, #312	; 0x138
 800dc7a:	f5a2 7299 	sub.w	r2, r2, #306	; 0x132
 800dc7e:	7812      	ldrb	r2, [r2, #0]
 800dc80:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800dc82:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800dc86:	3301      	adds	r3, #1
 800dc88:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Advertising_Filter_Policy = htob(Advertising_Filter_Policy, 1);
 800dc8c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800dc90:	f897 2148 	ldrb.w	r2, [r7, #328]	; 0x148
 800dc94:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 800dc96:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800dc9a:	3301      	adds	r3, #1
 800dc9c:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Local_Name_Length = htob(Local_Name_Length, 1);
 800dca0:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800dca4:	f897 214c 	ldrb.w	r2, [r7, #332]	; 0x14c
 800dca8:	71da      	strb	r2, [r3, #7]
  index_input += 1;
 800dcaa:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800dcae:	3301      	adds	r3, #1
 800dcb0:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  /* var_len_data input */
  {
    BLUENRG_memcpy((void *) &cp0->Local_Name, (const void *) Local_Name, Local_Name_Length*sizeof(uint8_t));
 800dcb4:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800dcb8:	3308      	adds	r3, #8
 800dcba:	f897 214c 	ldrb.w	r2, [r7, #332]	; 0x14c
 800dcbe:	f8d7 1150 	ldr.w	r1, [r7, #336]	; 0x150
 800dcc2:	4618      	mov	r0, r3
 800dcc4:	f003 fc74 	bl	80115b0 <memcpy>
    index_input += Local_Name_Length*sizeof(uint8_t);
 800dcc8:	f897 212b 	ldrb.w	r2, [r7, #299]	; 0x12b
 800dccc:	f897 314c 	ldrb.w	r3, [r7, #332]	; 0x14c
 800dcd0:	4413      	add	r3, r2
 800dcd2:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
    {
      cp1->Service_Uuid_length = htob(Service_Uuid_length, 1);
 800dcd6:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800dcda:	f897 2154 	ldrb.w	r2, [r7, #340]	; 0x154
 800dcde:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 800dce0:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800dce4:	3301      	adds	r3, #1
 800dce6:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
    BLUENRG_memcpy((void *) &cp1->Service_Uuid_List, (const void *) Service_Uuid_List, Service_Uuid_length*sizeof(uint8_t));
 800dcea:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800dcee:	3301      	adds	r3, #1
 800dcf0:	f897 2154 	ldrb.w	r2, [r7, #340]	; 0x154
 800dcf4:	f8d7 1158 	ldr.w	r1, [r7, #344]	; 0x158
 800dcf8:	4618      	mov	r0, r3
 800dcfa:	f003 fc59 	bl	80115b0 <memcpy>
    index_input += Service_Uuid_length*sizeof(uint8_t);
 800dcfe:	f897 212b 	ldrb.w	r2, [r7, #299]	; 0x12b
 800dd02:	f897 3154 	ldrb.w	r3, [r7, #340]	; 0x154
 800dd06:	4413      	add	r3, r2
 800dd08:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
    {
      cp2->Slave_Conn_Interval_Min = htob(Slave_Conn_Interval_Min, 2);
 800dd0c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800dd10:	f8b7 215c 	ldrh.w	r2, [r7, #348]	; 0x15c
 800dd14:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 800dd16:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800dd1a:	3302      	adds	r3, #2
 800dd1c:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
    {
      cp2->Slave_Conn_Interval_Max = htob(Slave_Conn_Interval_Max, 2);
 800dd20:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800dd24:	f8b7 2160 	ldrh.w	r2, [r7, #352]	; 0x160
 800dd28:	805a      	strh	r2, [r3, #2]
    }
    index_input += 2;
 800dd2a:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800dd2e:	3302      	adds	r3, #2
 800dd30:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800dd34:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800dd38:	2218      	movs	r2, #24
 800dd3a:	2100      	movs	r1, #0
 800dd3c:	4618      	mov	r0, r3
 800dd3e:	f003 fbab 	bl	8011498 <memset>
  rq.ogf = 0x3f;
 800dd42:	233f      	movs	r3, #63	; 0x3f
 800dd44:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x083;
 800dd48:	2383      	movs	r3, #131	; 0x83
 800dd4a:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800dd4e:	f107 030c 	add.w	r3, r7, #12
 800dd52:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800dd56:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800dd5a:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800dd5e:	f107 030b 	add.w	r3, r7, #11
 800dd62:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800dd66:	2301      	movs	r3, #1
 800dd68:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800dd6c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800dd70:	2100      	movs	r1, #0
 800dd72:	4618      	mov	r0, r3
 800dd74:	f002 fdd6 	bl	8010924 <hci_send_req>
 800dd78:	4603      	mov	r3, r0
 800dd7a:	2b00      	cmp	r3, #0
 800dd7c:	da01      	bge.n	800dd82 <aci_gap_set_discoverable+0x1e0>
    return BLE_STATUS_TIMEOUT;
 800dd7e:	23ff      	movs	r3, #255	; 0xff
 800dd80:	e00d      	b.n	800dd9e <aci_gap_set_discoverable+0x1fc>
  if (status) {
 800dd82:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800dd86:	f2a3 132d 	subw	r3, r3, #301	; 0x12d
 800dd8a:	781b      	ldrb	r3, [r3, #0]
 800dd8c:	2b00      	cmp	r3, #0
 800dd8e:	d005      	beq.n	800dd9c <aci_gap_set_discoverable+0x1fa>
    return status;
 800dd90:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800dd94:	f2a3 132d 	subw	r3, r3, #301	; 0x12d
 800dd98:	781b      	ldrb	r3, [r3, #0]
 800dd9a:	e000      	b.n	800dd9e <aci_gap_set_discoverable+0x1fc>
  }
  return BLE_STATUS_SUCCESS;
 800dd9c:	2300      	movs	r3, #0
}
 800dd9e:	4618      	mov	r0, r3
 800dda0:	f507 779c 	add.w	r7, r7, #312	; 0x138
 800dda4:	46bd      	mov	sp, r7
 800dda6:	bdb0      	pop	{r4, r5, r7, pc}

0800dda8 <aci_gap_set_io_capability>:
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
tBleStatus aci_gap_set_io_capability(uint8_t IO_Capability)
{
 800dda8:	b580      	push	{r7, lr}
 800ddaa:	b0cc      	sub	sp, #304	; 0x130
 800ddac:	af00      	add	r7, sp, #0
 800ddae:	4602      	mov	r2, r0
 800ddb0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ddb4:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 800ddb8:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gap_set_io_capability_cp0 *cp0 = (aci_gap_set_io_capability_cp0*)(cmd_buffer);
 800ddba:	f107 030c 	add.w	r3, r7, #12
 800ddbe:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800ddc2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ddc6:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800ddca:	2200      	movs	r2, #0
 800ddcc:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800ddce:	2300      	movs	r3, #0
 800ddd0:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->IO_Capability = htob(IO_Capability, 1);
 800ddd4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ddd8:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800dddc:	f2a2 1229 	subw	r2, r2, #297	; 0x129
 800dde0:	7812      	ldrb	r2, [r2, #0]
 800dde2:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800dde4:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800dde8:	3301      	adds	r3, #1
 800ddea:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800ddee:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800ddf2:	2218      	movs	r2, #24
 800ddf4:	2100      	movs	r1, #0
 800ddf6:	4618      	mov	r0, r3
 800ddf8:	f003 fb4e 	bl	8011498 <memset>
  rq.ogf = 0x3f;
 800ddfc:	233f      	movs	r3, #63	; 0x3f
 800ddfe:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x085;
 800de02:	2385      	movs	r3, #133	; 0x85
 800de04:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800de08:	f107 030c 	add.w	r3, r7, #12
 800de0c:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800de10:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800de14:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800de18:	f107 030b 	add.w	r3, r7, #11
 800de1c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800de20:	2301      	movs	r3, #1
 800de22:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800de26:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800de2a:	2100      	movs	r1, #0
 800de2c:	4618      	mov	r0, r3
 800de2e:	f002 fd79 	bl	8010924 <hci_send_req>
 800de32:	4603      	mov	r3, r0
 800de34:	2b00      	cmp	r3, #0
 800de36:	da01      	bge.n	800de3c <aci_gap_set_io_capability+0x94>
    return BLE_STATUS_TIMEOUT;
 800de38:	23ff      	movs	r3, #255	; 0xff
 800de3a:	e00d      	b.n	800de58 <aci_gap_set_io_capability+0xb0>
  if (status) {
 800de3c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800de40:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800de44:	781b      	ldrb	r3, [r3, #0]
 800de46:	2b00      	cmp	r3, #0
 800de48:	d005      	beq.n	800de56 <aci_gap_set_io_capability+0xae>
    return status;
 800de4a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800de4e:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800de52:	781b      	ldrb	r3, [r3, #0]
 800de54:	e000      	b.n	800de58 <aci_gap_set_io_capability+0xb0>
  }
  return BLE_STATUS_SUCCESS;
 800de56:	2300      	movs	r3, #0
}
 800de58:	4618      	mov	r0, r3
 800de5a:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800de5e:	46bd      	mov	sp, r7
 800de60:	bd80      	pop	{r7, pc}

0800de62 <aci_gap_set_authentication_requirement>:
                                                  uint8_t Min_Encryption_Key_Size,
                                                  uint8_t Max_Encryption_Key_Size,
                                                  uint8_t Use_Fixed_Pin,
                                                  uint32_t Fixed_Pin,
                                                  uint8_t Identity_Address_Type)
{
 800de62:	b5b0      	push	{r4, r5, r7, lr}
 800de64:	b0cc      	sub	sp, #304	; 0x130
 800de66:	af00      	add	r7, sp, #0
 800de68:	4605      	mov	r5, r0
 800de6a:	460c      	mov	r4, r1
 800de6c:	4610      	mov	r0, r2
 800de6e:	4619      	mov	r1, r3
 800de70:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800de74:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 800de78:	462a      	mov	r2, r5
 800de7a:	701a      	strb	r2, [r3, #0]
 800de7c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800de80:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 800de84:	4622      	mov	r2, r4
 800de86:	701a      	strb	r2, [r3, #0]
 800de88:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800de8c:	f2a3 132b 	subw	r3, r3, #299	; 0x12b
 800de90:	4602      	mov	r2, r0
 800de92:	701a      	strb	r2, [r3, #0]
 800de94:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800de98:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800de9c:	460a      	mov	r2, r1
 800de9e:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gap_set_authentication_requirement_cp0 *cp0 = (aci_gap_set_authentication_requirement_cp0*)(cmd_buffer);
 800dea0:	f107 030c 	add.w	r3, r7, #12
 800dea4:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800dea8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800deac:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800deb0:	2200      	movs	r2, #0
 800deb2:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800deb4:	2300      	movs	r3, #0
 800deb6:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Bonding_Mode = htob(Bonding_Mode, 1);
 800deba:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800debe:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800dec2:	f2a2 1229 	subw	r2, r2, #297	; 0x129
 800dec6:	7812      	ldrb	r2, [r2, #0]
 800dec8:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800deca:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800dece:	3301      	adds	r3, #1
 800ded0:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->MITM_Mode = htob(MITM_Mode, 1);
 800ded4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ded8:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800dedc:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 800dee0:	7812      	ldrb	r2, [r2, #0]
 800dee2:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800dee4:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800dee8:	3301      	adds	r3, #1
 800deea:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->SC_Support = htob(SC_Support, 1);
 800deee:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800def2:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800def6:	f2a2 122b 	subw	r2, r2, #299	; 0x12b
 800defa:	7812      	ldrb	r2, [r2, #0]
 800defc:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800defe:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800df02:	3301      	adds	r3, #1
 800df04:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->KeyPress_Notification_Support = htob(KeyPress_Notification_Support, 1);
 800df08:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800df0c:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800df10:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 800df14:	7812      	ldrb	r2, [r2, #0]
 800df16:	70da      	strb	r2, [r3, #3]
  index_input += 1;
 800df18:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800df1c:	3301      	adds	r3, #1
 800df1e:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Min_Encryption_Key_Size = htob(Min_Encryption_Key_Size, 1);
 800df22:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800df26:	f897 2140 	ldrb.w	r2, [r7, #320]	; 0x140
 800df2a:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 800df2c:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800df30:	3301      	adds	r3, #1
 800df32:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Max_Encryption_Key_Size = htob(Max_Encryption_Key_Size, 1);
 800df36:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800df3a:	f897 2144 	ldrb.w	r2, [r7, #324]	; 0x144
 800df3e:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800df40:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800df44:	3301      	adds	r3, #1
 800df46:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Use_Fixed_Pin = htob(Use_Fixed_Pin, 1);
 800df4a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800df4e:	f897 2148 	ldrb.w	r2, [r7, #328]	; 0x148
 800df52:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 800df54:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800df58:	3301      	adds	r3, #1
 800df5a:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Fixed_Pin = htob(Fixed_Pin, 4);
 800df5e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800df62:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 800df66:	f8c3 2007 	str.w	r2, [r3, #7]
  index_input += 4;
 800df6a:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800df6e:	3304      	adds	r3, #4
 800df70:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Identity_Address_Type = htob(Identity_Address_Type, 1);
 800df74:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800df78:	f897 2150 	ldrb.w	r2, [r7, #336]	; 0x150
 800df7c:	72da      	strb	r2, [r3, #11]
  index_input += 1;
 800df7e:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800df82:	3301      	adds	r3, #1
 800df84:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800df88:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800df8c:	2218      	movs	r2, #24
 800df8e:	2100      	movs	r1, #0
 800df90:	4618      	mov	r0, r3
 800df92:	f003 fa81 	bl	8011498 <memset>
  rq.ogf = 0x3f;
 800df96:	233f      	movs	r3, #63	; 0x3f
 800df98:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x086;
 800df9c:	2386      	movs	r3, #134	; 0x86
 800df9e:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800dfa2:	f107 030c 	add.w	r3, r7, #12
 800dfa6:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800dfaa:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800dfae:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800dfb2:	f107 030b 	add.w	r3, r7, #11
 800dfb6:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800dfba:	2301      	movs	r3, #1
 800dfbc:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800dfc0:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800dfc4:	2100      	movs	r1, #0
 800dfc6:	4618      	mov	r0, r3
 800dfc8:	f002 fcac 	bl	8010924 <hci_send_req>
 800dfcc:	4603      	mov	r3, r0
 800dfce:	2b00      	cmp	r3, #0
 800dfd0:	da01      	bge.n	800dfd6 <aci_gap_set_authentication_requirement+0x174>
    return BLE_STATUS_TIMEOUT;
 800dfd2:	23ff      	movs	r3, #255	; 0xff
 800dfd4:	e00d      	b.n	800dff2 <aci_gap_set_authentication_requirement+0x190>
  if (status) {
 800dfd6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800dfda:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800dfde:	781b      	ldrb	r3, [r3, #0]
 800dfe0:	2b00      	cmp	r3, #0
 800dfe2:	d005      	beq.n	800dff0 <aci_gap_set_authentication_requirement+0x18e>
    return status;
 800dfe4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800dfe8:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800dfec:	781b      	ldrb	r3, [r3, #0]
 800dfee:	e000      	b.n	800dff2 <aci_gap_set_authentication_requirement+0x190>
  }
  return BLE_STATUS_SUCCESS;
 800dff0:	2300      	movs	r3, #0
}
 800dff2:	4618      	mov	r0, r3
 800dff4:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800dff8:	46bd      	mov	sp, r7
 800dffa:	bdb0      	pop	{r4, r5, r7, pc}

0800dffc <aci_gap_pass_key_resp>:
  }
  return BLE_STATUS_SUCCESS;
}
tBleStatus aci_gap_pass_key_resp(uint16_t Connection_Handle,
                                 uint32_t Pass_Key)
{
 800dffc:	b580      	push	{r7, lr}
 800dffe:	b0cc      	sub	sp, #304	; 0x130
 800e000:	af00      	add	r7, sp, #0
 800e002:	4602      	mov	r2, r0
 800e004:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800e008:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800e00c:	6019      	str	r1, [r3, #0]
 800e00e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800e012:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 800e016:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gap_pass_key_resp_cp0 *cp0 = (aci_gap_pass_key_resp_cp0*)(cmd_buffer);
 800e018:	f107 030c 	add.w	r3, r7, #12
 800e01c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800e020:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800e024:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800e028:	2200      	movs	r2, #0
 800e02a:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800e02c:	2300      	movs	r3, #0
 800e02e:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Connection_Handle = htob(Connection_Handle, 2);
 800e032:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800e036:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800e03a:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 800e03e:	8812      	ldrh	r2, [r2, #0]
 800e040:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800e042:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800e046:	3302      	adds	r3, #2
 800e048:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Pass_Key = htob(Pass_Key, 4);
 800e04c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800e050:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800e054:	f5a2 7298 	sub.w	r2, r2, #304	; 0x130
 800e058:	6812      	ldr	r2, [r2, #0]
 800e05a:	f8c3 2002 	str.w	r2, [r3, #2]
  index_input += 4;
 800e05e:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800e062:	3304      	adds	r3, #4
 800e064:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800e068:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800e06c:	2218      	movs	r2, #24
 800e06e:	2100      	movs	r1, #0
 800e070:	4618      	mov	r0, r3
 800e072:	f003 fa11 	bl	8011498 <memset>
  rq.ogf = 0x3f;
 800e076:	233f      	movs	r3, #63	; 0x3f
 800e078:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x088;
 800e07c:	2388      	movs	r3, #136	; 0x88
 800e07e:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800e082:	f107 030c 	add.w	r3, r7, #12
 800e086:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800e08a:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800e08e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800e092:	f107 030b 	add.w	r3, r7, #11
 800e096:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800e09a:	2301      	movs	r3, #1
 800e09c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800e0a0:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800e0a4:	2100      	movs	r1, #0
 800e0a6:	4618      	mov	r0, r3
 800e0a8:	f002 fc3c 	bl	8010924 <hci_send_req>
 800e0ac:	4603      	mov	r3, r0
 800e0ae:	2b00      	cmp	r3, #0
 800e0b0:	da01      	bge.n	800e0b6 <aci_gap_pass_key_resp+0xba>
    return BLE_STATUS_TIMEOUT;
 800e0b2:	23ff      	movs	r3, #255	; 0xff
 800e0b4:	e00d      	b.n	800e0d2 <aci_gap_pass_key_resp+0xd6>
  if (status) {
 800e0b6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800e0ba:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800e0be:	781b      	ldrb	r3, [r3, #0]
 800e0c0:	2b00      	cmp	r3, #0
 800e0c2:	d005      	beq.n	800e0d0 <aci_gap_pass_key_resp+0xd4>
    return status;
 800e0c4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800e0c8:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800e0cc:	781b      	ldrb	r3, [r3, #0]
 800e0ce:	e000      	b.n	800e0d2 <aci_gap_pass_key_resp+0xd6>
  }
  return BLE_STATUS_SUCCESS;
 800e0d0:	2300      	movs	r3, #0
}
 800e0d2:	4618      	mov	r0, r3
 800e0d4:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800e0d8:	46bd      	mov	sp, r7
 800e0da:	bd80      	pop	{r7, pc}

0800e0dc <aci_gap_init>:
                        uint8_t privacy_enabled,
                        uint8_t device_name_char_len,
                        uint16_t *Service_Handle,
                        uint16_t *Dev_Name_Char_Handle,
                        uint16_t *Appearance_Char_Handle)
{
 800e0dc:	b590      	push	{r4, r7, lr}
 800e0de:	b0cf      	sub	sp, #316	; 0x13c
 800e0e0:	af00      	add	r7, sp, #0
 800e0e2:	4604      	mov	r4, r0
 800e0e4:	4608      	mov	r0, r1
 800e0e6:	4611      	mov	r1, r2
 800e0e8:	f507 729c 	add.w	r2, r7, #312	; 0x138
 800e0ec:	f5a2 729c 	sub.w	r2, r2, #312	; 0x138
 800e0f0:	6013      	str	r3, [r2, #0]
 800e0f2:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800e0f6:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 800e0fa:	4622      	mov	r2, r4
 800e0fc:	701a      	strb	r2, [r3, #0]
 800e0fe:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800e102:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 800e106:	4602      	mov	r2, r0
 800e108:	701a      	strb	r2, [r3, #0]
 800e10a:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800e10e:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 800e112:	460a      	mov	r2, r1
 800e114:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gap_init_cp0 *cp0 = (aci_gap_init_cp0*)(cmd_buffer);
 800e116:	f107 0314 	add.w	r3, r7, #20
 800e11a:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  aci_gap_init_rp0 resp;
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800e11e:	f107 030c 	add.w	r3, r7, #12
 800e122:	2207      	movs	r2, #7
 800e124:	2100      	movs	r1, #0
 800e126:	4618      	mov	r0, r3
 800e128:	f003 f9b6 	bl	8011498 <memset>
  uint8_t index_input = 0;
 800e12c:	2300      	movs	r3, #0
 800e12e:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->Role = htob(Role, 1);
 800e132:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800e136:	f507 729c 	add.w	r2, r7, #312	; 0x138
 800e13a:	f2a2 1231 	subw	r2, r2, #305	; 0x131
 800e13e:	7812      	ldrb	r2, [r2, #0]
 800e140:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800e142:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 800e146:	3301      	adds	r3, #1
 800e148:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->privacy_enabled = htob(privacy_enabled, 1);
 800e14c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800e150:	f507 729c 	add.w	r2, r7, #312	; 0x138
 800e154:	f5a2 7299 	sub.w	r2, r2, #306	; 0x132
 800e158:	7812      	ldrb	r2, [r2, #0]
 800e15a:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800e15c:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 800e160:	3301      	adds	r3, #1
 800e162:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->device_name_char_len = htob(device_name_char_len, 1);
 800e166:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800e16a:	f507 729c 	add.w	r2, r7, #312	; 0x138
 800e16e:	f2a2 1233 	subw	r2, r2, #307	; 0x133
 800e172:	7812      	ldrb	r2, [r2, #0]
 800e174:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800e176:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 800e17a:	3301      	adds	r3, #1
 800e17c:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800e180:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800e184:	2218      	movs	r2, #24
 800e186:	2100      	movs	r1, #0
 800e188:	4618      	mov	r0, r3
 800e18a:	f003 f985 	bl	8011498 <memset>
  rq.ogf = 0x3f;
 800e18e:	233f      	movs	r3, #63	; 0x3f
 800e190:	f8a7 3118 	strh.w	r3, [r7, #280]	; 0x118
  rq.ocf = 0x08a;
 800e194:	238a      	movs	r3, #138	; 0x8a
 800e196:	f8a7 311a 	strh.w	r3, [r7, #282]	; 0x11a
  rq.cparam = cmd_buffer;
 800e19a:	f107 0314 	add.w	r3, r7, #20
 800e19e:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.clen = index_input;
 800e1a2:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 800e1a6:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  rq.rparam = &resp;
 800e1aa:	f107 030c 	add.w	r3, r7, #12
 800e1ae:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  rq.rlen = sizeof(resp);
 800e1b2:	2307      	movs	r3, #7
 800e1b4:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  if (hci_send_req(&rq, FALSE) < 0)
 800e1b8:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800e1bc:	2100      	movs	r1, #0
 800e1be:	4618      	mov	r0, r3
 800e1c0:	f002 fbb0 	bl	8010924 <hci_send_req>
 800e1c4:	4603      	mov	r3, r0
 800e1c6:	2b00      	cmp	r3, #0
 800e1c8:	da01      	bge.n	800e1ce <aci_gap_init+0xf2>
    return BLE_STATUS_TIMEOUT;
 800e1ca:	23ff      	movs	r3, #255	; 0xff
 800e1cc:	e02e      	b.n	800e22c <aci_gap_init+0x150>
  if (resp.Status) {
 800e1ce:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800e1d2:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800e1d6:	781b      	ldrb	r3, [r3, #0]
 800e1d8:	2b00      	cmp	r3, #0
 800e1da:	d005      	beq.n	800e1e8 <aci_gap_init+0x10c>
    return resp.Status;
 800e1dc:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800e1e0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800e1e4:	781b      	ldrb	r3, [r3, #0]
 800e1e6:	e021      	b.n	800e22c <aci_gap_init+0x150>
  }
  *Service_Handle = btoh(resp.Service_Handle, 2);
 800e1e8:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800e1ec:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800e1f0:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800e1f4:	b29a      	uxth	r2, r3
 800e1f6:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800e1fa:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800e1fe:	681b      	ldr	r3, [r3, #0]
 800e200:	801a      	strh	r2, [r3, #0]
  *Dev_Name_Char_Handle = btoh(resp.Dev_Name_Char_Handle, 2);
 800e202:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800e206:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800e20a:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800e20e:	b29a      	uxth	r2, r3
 800e210:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 800e214:	801a      	strh	r2, [r3, #0]
  *Appearance_Char_Handle = btoh(resp.Appearance_Char_Handle, 2);
 800e216:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800e21a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800e21e:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 800e222:	b29a      	uxth	r2, r3
 800e224:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800e228:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800e22a:	2300      	movs	r3, #0
}
 800e22c:	4618      	mov	r0, r3
 800e22e:	f507 779e 	add.w	r7, r7, #316	; 0x13c
 800e232:	46bd      	mov	sp, r7
 800e234:	bd90      	pop	{r4, r7, pc}

0800e236 <aci_gap_slave_security_req>:
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
tBleStatus aci_gap_slave_security_req(uint16_t Connection_Handle)
{
 800e236:	b580      	push	{r7, lr}
 800e238:	b0cc      	sub	sp, #304	; 0x130
 800e23a:	af00      	add	r7, sp, #0
 800e23c:	4602      	mov	r2, r0
 800e23e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800e242:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 800e246:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gap_slave_security_req_cp0 *cp0 = (aci_gap_slave_security_req_cp0*)(cmd_buffer);
 800e248:	f107 030c 	add.w	r3, r7, #12
 800e24c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800e250:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800e254:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800e258:	2200      	movs	r2, #0
 800e25a:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800e25c:	2300      	movs	r3, #0
 800e25e:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Connection_Handle = htob(Connection_Handle, 2);
 800e262:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800e266:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800e26a:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 800e26e:	8812      	ldrh	r2, [r2, #0]
 800e270:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800e272:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800e276:	3302      	adds	r3, #2
 800e278:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800e27c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800e280:	2218      	movs	r2, #24
 800e282:	2100      	movs	r1, #0
 800e284:	4618      	mov	r0, r3
 800e286:	f003 f907 	bl	8011498 <memset>
  rq.ogf = 0x3f;
 800e28a:	233f      	movs	r3, #63	; 0x3f
 800e28c:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x08d;
 800e290:	238d      	movs	r3, #141	; 0x8d
 800e292:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.event = 0x0F;
 800e296:	230f      	movs	r3, #15
 800e298:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  rq.cparam = cmd_buffer;
 800e29c:	f107 030c 	add.w	r3, r7, #12
 800e2a0:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800e2a4:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800e2a8:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800e2ac:	f107 030b 	add.w	r3, r7, #11
 800e2b0:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800e2b4:	2301      	movs	r3, #1
 800e2b6:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800e2ba:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800e2be:	2100      	movs	r1, #0
 800e2c0:	4618      	mov	r0, r3
 800e2c2:	f002 fb2f 	bl	8010924 <hci_send_req>
 800e2c6:	4603      	mov	r3, r0
 800e2c8:	2b00      	cmp	r3, #0
 800e2ca:	da01      	bge.n	800e2d0 <aci_gap_slave_security_req+0x9a>
    return BLE_STATUS_TIMEOUT;
 800e2cc:	23ff      	movs	r3, #255	; 0xff
 800e2ce:	e00d      	b.n	800e2ec <aci_gap_slave_security_req+0xb6>
  if (status) {
 800e2d0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800e2d4:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800e2d8:	781b      	ldrb	r3, [r3, #0]
 800e2da:	2b00      	cmp	r3, #0
 800e2dc:	d005      	beq.n	800e2ea <aci_gap_slave_security_req+0xb4>
    return status;
 800e2de:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800e2e2:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800e2e6:	781b      	ldrb	r3, [r3, #0]
 800e2e8:	e000      	b.n	800e2ec <aci_gap_slave_security_req+0xb6>
  }
  return BLE_STATUS_SUCCESS;
 800e2ea:	2300      	movs	r3, #0
}
 800e2ec:	4618      	mov	r0, r3
 800e2ee:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800e2f2:	46bd      	mov	sp, r7
 800e2f4:	bd80      	pop	{r7, pc}

0800e2f6 <aci_gap_update_adv_data>:
tBleStatus aci_gap_update_adv_data(uint8_t AdvDataLen,
                                   uint8_t AdvData[])
{
 800e2f6:	b580      	push	{r7, lr}
 800e2f8:	b0cc      	sub	sp, #304	; 0x130
 800e2fa:	af00      	add	r7, sp, #0
 800e2fc:	4602      	mov	r2, r0
 800e2fe:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800e302:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800e306:	6019      	str	r1, [r3, #0]
 800e308:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800e30c:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 800e310:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gap_update_adv_data_cp0 *cp0 = (aci_gap_update_adv_data_cp0*)(cmd_buffer);
 800e312:	f107 030c 	add.w	r3, r7, #12
 800e316:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800e31a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800e31e:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800e322:	2200      	movs	r2, #0
 800e324:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800e326:	2300      	movs	r3, #0
 800e328:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->AdvDataLen = htob(AdvDataLen, 1);
 800e32c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800e330:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800e334:	f2a2 1229 	subw	r2, r2, #297	; 0x129
 800e338:	7812      	ldrb	r2, [r2, #0]
 800e33a:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800e33c:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800e340:	3301      	adds	r3, #1
 800e342:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  /* var_len_data input */
  {
    BLUENRG_memcpy((void *) &cp0->AdvData, (const void *) AdvData, AdvDataLen*sizeof(uint8_t));
 800e346:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800e34a:	1c58      	adds	r0, r3, #1
 800e34c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800e350:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 800e354:	781a      	ldrb	r2, [r3, #0]
 800e356:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800e35a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800e35e:	6819      	ldr	r1, [r3, #0]
 800e360:	f003 f926 	bl	80115b0 <memcpy>
    index_input += AdvDataLen*sizeof(uint8_t);
 800e364:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800e368:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 800e36c:	f897 212b 	ldrb.w	r2, [r7, #299]	; 0x12b
 800e370:	781b      	ldrb	r3, [r3, #0]
 800e372:	4413      	add	r3, r2
 800e374:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800e378:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800e37c:	2218      	movs	r2, #24
 800e37e:	2100      	movs	r1, #0
 800e380:	4618      	mov	r0, r3
 800e382:	f003 f889 	bl	8011498 <memset>
  rq.ogf = 0x3f;
 800e386:	233f      	movs	r3, #63	; 0x3f
 800e388:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x08e;
 800e38c:	238e      	movs	r3, #142	; 0x8e
 800e38e:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800e392:	f107 030c 	add.w	r3, r7, #12
 800e396:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800e39a:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800e39e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800e3a2:	f107 030b 	add.w	r3, r7, #11
 800e3a6:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800e3aa:	2301      	movs	r3, #1
 800e3ac:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800e3b0:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800e3b4:	2100      	movs	r1, #0
 800e3b6:	4618      	mov	r0, r3
 800e3b8:	f002 fab4 	bl	8010924 <hci_send_req>
 800e3bc:	4603      	mov	r3, r0
 800e3be:	2b00      	cmp	r3, #0
 800e3c0:	da01      	bge.n	800e3c6 <aci_gap_update_adv_data+0xd0>
    return BLE_STATUS_TIMEOUT;
 800e3c2:	23ff      	movs	r3, #255	; 0xff
 800e3c4:	e00d      	b.n	800e3e2 <aci_gap_update_adv_data+0xec>
  if (status) {
 800e3c6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800e3ca:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800e3ce:	781b      	ldrb	r3, [r3, #0]
 800e3d0:	2b00      	cmp	r3, #0
 800e3d2:	d005      	beq.n	800e3e0 <aci_gap_update_adv_data+0xea>
    return status;
 800e3d4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800e3d8:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800e3dc:	781b      	ldrb	r3, [r3, #0]
 800e3de:	e000      	b.n	800e3e2 <aci_gap_update_adv_data+0xec>
  }
  return BLE_STATUS_SUCCESS;
 800e3e0:	2300      	movs	r3, #0
}
 800e3e2:	4618      	mov	r0, r3
 800e3e4:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800e3e8:	46bd      	mov	sp, r7
 800e3ea:	bd80      	pop	{r7, pc}

0800e3ec <aci_gap_clear_security_db>:
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
tBleStatus aci_gap_clear_security_db(void)
{
 800e3ec:	b580      	push	{r7, lr}
 800e3ee:	b088      	sub	sp, #32
 800e3f0:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800e3f2:	2300      	movs	r3, #0
 800e3f4:	71fb      	strb	r3, [r7, #7]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800e3f6:	f107 0308 	add.w	r3, r7, #8
 800e3fa:	2218      	movs	r2, #24
 800e3fc:	2100      	movs	r1, #0
 800e3fe:	4618      	mov	r0, r3
 800e400:	f003 f84a 	bl	8011498 <memset>
  rq.ogf = 0x3f;
 800e404:	233f      	movs	r3, #63	; 0x3f
 800e406:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x094;
 800e408:	2394      	movs	r3, #148	; 0x94
 800e40a:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800e40c:	1dfb      	adds	r3, r7, #7
 800e40e:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800e410:	2301      	movs	r3, #1
 800e412:	61fb      	str	r3, [r7, #28]
  if (hci_send_req(&rq, FALSE) < 0)
 800e414:	f107 0308 	add.w	r3, r7, #8
 800e418:	2100      	movs	r1, #0
 800e41a:	4618      	mov	r0, r3
 800e41c:	f002 fa82 	bl	8010924 <hci_send_req>
 800e420:	4603      	mov	r3, r0
 800e422:	2b00      	cmp	r3, #0
 800e424:	da01      	bge.n	800e42a <aci_gap_clear_security_db+0x3e>
    return BLE_STATUS_TIMEOUT;
 800e426:	23ff      	movs	r3, #255	; 0xff
 800e428:	e005      	b.n	800e436 <aci_gap_clear_security_db+0x4a>
  if (status) {
 800e42a:	79fb      	ldrb	r3, [r7, #7]
 800e42c:	2b00      	cmp	r3, #0
 800e42e:	d001      	beq.n	800e434 <aci_gap_clear_security_db+0x48>
    return status;
 800e430:	79fb      	ldrb	r3, [r7, #7]
 800e432:	e000      	b.n	800e436 <aci_gap_clear_security_db+0x4a>
  }
  return BLE_STATUS_SUCCESS;
 800e434:	2300      	movs	r3, #0
}
 800e436:	4618      	mov	r0, r3
 800e438:	3720      	adds	r7, #32
 800e43a:	46bd      	mov	sp, r7
 800e43c:	bd80      	pop	{r7, pc}

0800e43e <aci_gatt_init>:
  ******************************************************************************
  */
#include "ble_types.h"
#include "bluenrg1_gatt_aci.h"
tBleStatus aci_gatt_init(void)
{
 800e43e:	b580      	push	{r7, lr}
 800e440:	b088      	sub	sp, #32
 800e442:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800e444:	2300      	movs	r3, #0
 800e446:	71fb      	strb	r3, [r7, #7]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800e448:	f107 0308 	add.w	r3, r7, #8
 800e44c:	2218      	movs	r2, #24
 800e44e:	2100      	movs	r1, #0
 800e450:	4618      	mov	r0, r3
 800e452:	f003 f821 	bl	8011498 <memset>
  rq.ogf = 0x3f;
 800e456:	233f      	movs	r3, #63	; 0x3f
 800e458:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x101;
 800e45a:	f240 1301 	movw	r3, #257	; 0x101
 800e45e:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800e460:	1dfb      	adds	r3, r7, #7
 800e462:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800e464:	2301      	movs	r3, #1
 800e466:	61fb      	str	r3, [r7, #28]
  if (hci_send_req(&rq, FALSE) < 0)
 800e468:	f107 0308 	add.w	r3, r7, #8
 800e46c:	2100      	movs	r1, #0
 800e46e:	4618      	mov	r0, r3
 800e470:	f002 fa58 	bl	8010924 <hci_send_req>
 800e474:	4603      	mov	r3, r0
 800e476:	2b00      	cmp	r3, #0
 800e478:	da01      	bge.n	800e47e <aci_gatt_init+0x40>
    return BLE_STATUS_TIMEOUT;
 800e47a:	23ff      	movs	r3, #255	; 0xff
 800e47c:	e005      	b.n	800e48a <aci_gatt_init+0x4c>
  if (status) {
 800e47e:	79fb      	ldrb	r3, [r7, #7]
 800e480:	2b00      	cmp	r3, #0
 800e482:	d001      	beq.n	800e488 <aci_gatt_init+0x4a>
    return status;
 800e484:	79fb      	ldrb	r3, [r7, #7]
 800e486:	e000      	b.n	800e48a <aci_gatt_init+0x4c>
  }
  return BLE_STATUS_SUCCESS;
 800e488:	2300      	movs	r3, #0
}
 800e48a:	4618      	mov	r0, r3
 800e48c:	3720      	adds	r7, #32
 800e48e:	46bd      	mov	sp, r7
 800e490:	bd80      	pop	{r7, pc}

0800e492 <aci_gatt_add_service>:
tBleStatus aci_gatt_add_service(uint8_t Service_UUID_Type,
                                Service_UUID_t *Service_UUID,
                                uint8_t Service_Type,
                                uint8_t Max_Attribute_Records,
                                uint16_t *Service_Handle)
{
 800e492:	b590      	push	{r4, r7, lr}
 800e494:	b0cf      	sub	sp, #316	; 0x13c
 800e496:	af00      	add	r7, sp, #0
 800e498:	4604      	mov	r4, r0
 800e49a:	f507 709c 	add.w	r0, r7, #312	; 0x138
 800e49e:	f5a0 709c 	sub.w	r0, r0, #312	; 0x138
 800e4a2:	6001      	str	r1, [r0, #0]
 800e4a4:	4610      	mov	r0, r2
 800e4a6:	4619      	mov	r1, r3
 800e4a8:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800e4ac:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 800e4b0:	4622      	mov	r2, r4
 800e4b2:	701a      	strb	r2, [r3, #0]
 800e4b4:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800e4b8:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 800e4bc:	4602      	mov	r2, r0
 800e4be:	701a      	strb	r2, [r3, #0]
 800e4c0:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800e4c4:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 800e4c8:	460a      	mov	r2, r1
 800e4ca:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gatt_add_service_cp0 *cp0 = (aci_gatt_add_service_cp0*)(cmd_buffer);
 800e4cc:	f107 030c 	add.w	r3, r7, #12
 800e4d0:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 800e4d4:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800e4d8:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 800e4dc:	781b      	ldrb	r3, [r3, #0]
 800e4de:	2b01      	cmp	r3, #1
 800e4e0:	d00a      	beq.n	800e4f8 <aci_gatt_add_service+0x66>
 800e4e2:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800e4e6:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 800e4ea:	781b      	ldrb	r3, [r3, #0]
 800e4ec:	2b02      	cmp	r3, #2
 800e4ee:	d101      	bne.n	800e4f4 <aci_gatt_add_service+0x62>
 800e4f0:	2311      	movs	r3, #17
 800e4f2:	e002      	b.n	800e4fa <aci_gatt_add_service+0x68>
 800e4f4:	2301      	movs	r3, #1
 800e4f6:	e000      	b.n	800e4fa <aci_gatt_add_service+0x68>
 800e4f8:	2303      	movs	r3, #3
 800e4fa:	f107 020c 	add.w	r2, r7, #12
 800e4fe:	4413      	add	r3, r2
 800e500:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  aci_gatt_add_service_rp0 resp;
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800e504:	f107 0308 	add.w	r3, r7, #8
 800e508:	2203      	movs	r2, #3
 800e50a:	2100      	movs	r1, #0
 800e50c:	4618      	mov	r0, r3
 800e50e:	f002 ffc3 	bl	8011498 <memset>
  uint8_t index_input = 0;
 800e512:	2300      	movs	r3, #0
 800e514:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Service_UUID_Type = htob(Service_UUID_Type, 1);
 800e518:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800e51c:	f507 729c 	add.w	r2, r7, #312	; 0x138
 800e520:	f2a2 1231 	subw	r2, r2, #305	; 0x131
 800e524:	7812      	ldrb	r2, [r2, #0]
 800e526:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800e528:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800e52c:	3301      	adds	r3, #1
 800e52e:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  /* var_len_data input */
  {
    uint8_t size;
    switch (Service_UUID_Type) {
 800e532:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800e536:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 800e53a:	781b      	ldrb	r3, [r3, #0]
 800e53c:	2b01      	cmp	r3, #1
 800e53e:	d002      	beq.n	800e546 <aci_gatt_add_service+0xb4>
 800e540:	2b02      	cmp	r3, #2
 800e542:	d004      	beq.n	800e54e <aci_gatt_add_service+0xbc>
 800e544:	e007      	b.n	800e556 <aci_gatt_add_service+0xc4>
      case 1: size = 2; break;
 800e546:	2302      	movs	r3, #2
 800e548:	f887 3137 	strb.w	r3, [r7, #311]	; 0x137
 800e54c:	e005      	b.n	800e55a <aci_gatt_add_service+0xc8>
      case 2: size = 16; break;
 800e54e:	2310      	movs	r3, #16
 800e550:	f887 3137 	strb.w	r3, [r7, #311]	; 0x137
 800e554:	e001      	b.n	800e55a <aci_gatt_add_service+0xc8>
      default: return BLE_STATUS_ERROR;
 800e556:	2347      	movs	r3, #71	; 0x47
 800e558:	e06c      	b.n	800e634 <aci_gatt_add_service+0x1a2>
    }
    BLUENRG_memcpy((void *) &cp0->Service_UUID, (const void *) Service_UUID, size);
 800e55a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800e55e:	1c58      	adds	r0, r3, #1
 800e560:	f897 2137 	ldrb.w	r2, [r7, #311]	; 0x137
 800e564:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800e568:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800e56c:	6819      	ldr	r1, [r3, #0]
 800e56e:	f003 f81f 	bl	80115b0 <memcpy>
    index_input += size;
 800e572:	f897 212b 	ldrb.w	r2, [r7, #299]	; 0x12b
 800e576:	f897 3137 	ldrb.w	r3, [r7, #311]	; 0x137
 800e57a:	4413      	add	r3, r2
 800e57c:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
    {
      cp1->Service_Type = htob(Service_Type, 1);
 800e580:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800e584:	f507 729c 	add.w	r2, r7, #312	; 0x138
 800e588:	f5a2 7299 	sub.w	r2, r2, #306	; 0x132
 800e58c:	7812      	ldrb	r2, [r2, #0]
 800e58e:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 800e590:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800e594:	3301      	adds	r3, #1
 800e596:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
    {
      cp1->Max_Attribute_Records = htob(Max_Attribute_Records, 1);
 800e59a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800e59e:	f507 729c 	add.w	r2, r7, #312	; 0x138
 800e5a2:	f2a2 1233 	subw	r2, r2, #307	; 0x133
 800e5a6:	7812      	ldrb	r2, [r2, #0]
 800e5a8:	705a      	strb	r2, [r3, #1]
    }
    index_input += 1;
 800e5aa:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800e5ae:	3301      	adds	r3, #1
 800e5b0:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800e5b4:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800e5b8:	2218      	movs	r2, #24
 800e5ba:	2100      	movs	r1, #0
 800e5bc:	4618      	mov	r0, r3
 800e5be:	f002 ff6b 	bl	8011498 <memset>
  rq.ogf = 0x3f;
 800e5c2:	233f      	movs	r3, #63	; 0x3f
 800e5c4:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x102;
 800e5c8:	f44f 7381 	mov.w	r3, #258	; 0x102
 800e5cc:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800e5d0:	f107 030c 	add.w	r3, r7, #12
 800e5d4:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800e5d8:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800e5dc:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &resp;
 800e5e0:	f107 0308 	add.w	r3, r7, #8
 800e5e4:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = sizeof(resp);
 800e5e8:	2303      	movs	r3, #3
 800e5ea:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800e5ee:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800e5f2:	2100      	movs	r1, #0
 800e5f4:	4618      	mov	r0, r3
 800e5f6:	f002 f995 	bl	8010924 <hci_send_req>
 800e5fa:	4603      	mov	r3, r0
 800e5fc:	2b00      	cmp	r3, #0
 800e5fe:	da01      	bge.n	800e604 <aci_gatt_add_service+0x172>
    return BLE_STATUS_TIMEOUT;
 800e600:	23ff      	movs	r3, #255	; 0xff
 800e602:	e017      	b.n	800e634 <aci_gatt_add_service+0x1a2>
  if (resp.Status) {
 800e604:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800e608:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800e60c:	781b      	ldrb	r3, [r3, #0]
 800e60e:	2b00      	cmp	r3, #0
 800e610:	d005      	beq.n	800e61e <aci_gatt_add_service+0x18c>
    return resp.Status;
 800e612:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800e616:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800e61a:	781b      	ldrb	r3, [r3, #0]
 800e61c:	e00a      	b.n	800e634 <aci_gatt_add_service+0x1a2>
  }
  *Service_Handle = btoh(resp.Service_Handle, 2);
 800e61e:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800e622:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800e626:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800e62a:	b29a      	uxth	r2, r3
 800e62c:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 800e630:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800e632:	2300      	movs	r3, #0
}
 800e634:	4618      	mov	r0, r3
 800e636:	f507 779e 	add.w	r7, r7, #316	; 0x13c
 800e63a:	46bd      	mov	sp, r7
 800e63c:	bd90      	pop	{r4, r7, pc}

0800e63e <aci_gatt_add_char>:
                             uint8_t Security_Permissions,
                             uint8_t GATT_Evt_Mask,
                             uint8_t Enc_Key_Size,
                             uint8_t Is_Variable,
                             uint16_t *Char_Handle)
{
 800e63e:	b590      	push	{r4, r7, lr}
 800e640:	b0d1      	sub	sp, #324	; 0x144
 800e642:	af00      	add	r7, sp, #0
 800e644:	4604      	mov	r4, r0
 800e646:	4608      	mov	r0, r1
 800e648:	f507 71a0 	add.w	r1, r7, #320	; 0x140
 800e64c:	f5a1 719c 	sub.w	r1, r1, #312	; 0x138
 800e650:	600a      	str	r2, [r1, #0]
 800e652:	4619      	mov	r1, r3
 800e654:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800e658:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 800e65c:	4622      	mov	r2, r4
 800e65e:	801a      	strh	r2, [r3, #0]
 800e660:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800e664:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 800e668:	4602      	mov	r2, r0
 800e66a:	701a      	strb	r2, [r3, #0]
 800e66c:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800e670:	f5a3 739d 	sub.w	r3, r3, #314	; 0x13a
 800e674:	460a      	mov	r2, r1
 800e676:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gatt_add_char_cp0 *cp0 = (aci_gatt_add_char_cp0*)(cmd_buffer);
 800e678:	f107 0314 	add.w	r3, r7, #20
 800e67c:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 800e680:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800e684:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 800e688:	781b      	ldrb	r3, [r3, #0]
 800e68a:	2b01      	cmp	r3, #1
 800e68c:	d00a      	beq.n	800e6a4 <aci_gatt_add_char+0x66>
 800e68e:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800e692:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 800e696:	781b      	ldrb	r3, [r3, #0]
 800e698:	2b02      	cmp	r3, #2
 800e69a:	d101      	bne.n	800e6a0 <aci_gatt_add_char+0x62>
 800e69c:	2313      	movs	r3, #19
 800e69e:	e002      	b.n	800e6a6 <aci_gatt_add_char+0x68>
 800e6a0:	2303      	movs	r3, #3
 800e6a2:	e000      	b.n	800e6a6 <aci_gatt_add_char+0x68>
 800e6a4:	2305      	movs	r3, #5
 800e6a6:	f107 0214 	add.w	r2, r7, #20
 800e6aa:	4413      	add	r3, r2
 800e6ac:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  aci_gatt_add_char_rp0 resp;
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800e6b0:	f107 0310 	add.w	r3, r7, #16
 800e6b4:	2203      	movs	r2, #3
 800e6b6:	2100      	movs	r1, #0
 800e6b8:	4618      	mov	r0, r3
 800e6ba:	f002 feed 	bl	8011498 <memset>
  uint8_t index_input = 0;
 800e6be:	2300      	movs	r3, #0
 800e6c0:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->Service_Handle = htob(Service_Handle, 2);
 800e6c4:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800e6c8:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 800e6cc:	f5a2 7299 	sub.w	r2, r2, #306	; 0x132
 800e6d0:	8812      	ldrh	r2, [r2, #0]
 800e6d2:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800e6d4:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 800e6d8:	3302      	adds	r3, #2
 800e6da:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->Char_UUID_Type = htob(Char_UUID_Type, 1);
 800e6de:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800e6e2:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 800e6e6:	f2a2 1233 	subw	r2, r2, #307	; 0x133
 800e6ea:	7812      	ldrb	r2, [r2, #0]
 800e6ec:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800e6ee:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 800e6f2:	3301      	adds	r3, #1
 800e6f4:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  /* var_len_data input */
  {
    uint8_t size;
    switch (Char_UUID_Type) {
 800e6f8:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800e6fc:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 800e700:	781b      	ldrb	r3, [r3, #0]
 800e702:	2b01      	cmp	r3, #1
 800e704:	d002      	beq.n	800e70c <aci_gatt_add_char+0xce>
 800e706:	2b02      	cmp	r3, #2
 800e708:	d004      	beq.n	800e714 <aci_gatt_add_char+0xd6>
 800e70a:	e007      	b.n	800e71c <aci_gatt_add_char+0xde>
      case 1: size = 2; break;
 800e70c:	2302      	movs	r3, #2
 800e70e:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
 800e712:	e005      	b.n	800e720 <aci_gatt_add_char+0xe2>
      case 2: size = 16; break;
 800e714:	2310      	movs	r3, #16
 800e716:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
 800e71a:	e001      	b.n	800e720 <aci_gatt_add_char+0xe2>
      default: return BLE_STATUS_ERROR;
 800e71c:	2347      	movs	r3, #71	; 0x47
 800e71e:	e091      	b.n	800e844 <aci_gatt_add_char+0x206>
    }
    BLUENRG_memcpy((void *) &cp0->Char_UUID, (const void *) Char_UUID, size);
 800e720:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800e724:	1cd8      	adds	r0, r3, #3
 800e726:	f897 213f 	ldrb.w	r2, [r7, #319]	; 0x13f
 800e72a:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800e72e:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800e732:	6819      	ldr	r1, [r3, #0]
 800e734:	f002 ff3c 	bl	80115b0 <memcpy>
    index_input += size;
 800e738:	f897 2133 	ldrb.w	r2, [r7, #307]	; 0x133
 800e73c:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
 800e740:	4413      	add	r3, r2
 800e742:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
    {
      cp1->Char_Value_Length = htob(Char_Value_Length, 2);
 800e746:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800e74a:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 800e74e:	f5a2 729d 	sub.w	r2, r2, #314	; 0x13a
 800e752:	8812      	ldrh	r2, [r2, #0]
 800e754:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 800e756:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 800e75a:	3302      	adds	r3, #2
 800e75c:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
    {
      cp1->Char_Properties = htob(Char_Properties, 1);
 800e760:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800e764:	f897 2150 	ldrb.w	r2, [r7, #336]	; 0x150
 800e768:	709a      	strb	r2, [r3, #2]
    }
    index_input += 1;
 800e76a:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 800e76e:	3301      	adds	r3, #1
 800e770:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
    {
      cp1->Security_Permissions = htob(Security_Permissions, 1);
 800e774:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800e778:	f897 2154 	ldrb.w	r2, [r7, #340]	; 0x154
 800e77c:	70da      	strb	r2, [r3, #3]
    }
    index_input += 1;
 800e77e:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 800e782:	3301      	adds	r3, #1
 800e784:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
    {
      cp1->GATT_Evt_Mask = htob(GATT_Evt_Mask, 1);
 800e788:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800e78c:	f897 2158 	ldrb.w	r2, [r7, #344]	; 0x158
 800e790:	711a      	strb	r2, [r3, #4]
    }
    index_input += 1;
 800e792:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 800e796:	3301      	adds	r3, #1
 800e798:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
    {
      cp1->Enc_Key_Size = htob(Enc_Key_Size, 1);
 800e79c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800e7a0:	f897 215c 	ldrb.w	r2, [r7, #348]	; 0x15c
 800e7a4:	715a      	strb	r2, [r3, #5]
    }
    index_input += 1;
 800e7a6:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 800e7aa:	3301      	adds	r3, #1
 800e7ac:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
    {
      cp1->Is_Variable = htob(Is_Variable, 1);
 800e7b0:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800e7b4:	f897 2160 	ldrb.w	r2, [r7, #352]	; 0x160
 800e7b8:	719a      	strb	r2, [r3, #6]
    }
    index_input += 1;
 800e7ba:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 800e7be:	3301      	adds	r3, #1
 800e7c0:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800e7c4:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800e7c8:	2218      	movs	r2, #24
 800e7ca:	2100      	movs	r1, #0
 800e7cc:	4618      	mov	r0, r3
 800e7ce:	f002 fe63 	bl	8011498 <memset>
  rq.ogf = 0x3f;
 800e7d2:	233f      	movs	r3, #63	; 0x3f
 800e7d4:	f8a7 3118 	strh.w	r3, [r7, #280]	; 0x118
  rq.ocf = 0x104;
 800e7d8:	f44f 7382 	mov.w	r3, #260	; 0x104
 800e7dc:	f8a7 311a 	strh.w	r3, [r7, #282]	; 0x11a
  rq.cparam = cmd_buffer;
 800e7e0:	f107 0314 	add.w	r3, r7, #20
 800e7e4:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.clen = index_input;
 800e7e8:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 800e7ec:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  rq.rparam = &resp;
 800e7f0:	f107 0310 	add.w	r3, r7, #16
 800e7f4:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  rq.rlen = sizeof(resp);
 800e7f8:	2303      	movs	r3, #3
 800e7fa:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  if (hci_send_req(&rq, FALSE) < 0)
 800e7fe:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800e802:	2100      	movs	r1, #0
 800e804:	4618      	mov	r0, r3
 800e806:	f002 f88d 	bl	8010924 <hci_send_req>
 800e80a:	4603      	mov	r3, r0
 800e80c:	2b00      	cmp	r3, #0
 800e80e:	da01      	bge.n	800e814 <aci_gatt_add_char+0x1d6>
    return BLE_STATUS_TIMEOUT;
 800e810:	23ff      	movs	r3, #255	; 0xff
 800e812:	e017      	b.n	800e844 <aci_gatt_add_char+0x206>
  if (resp.Status) {
 800e814:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800e818:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800e81c:	781b      	ldrb	r3, [r3, #0]
 800e81e:	2b00      	cmp	r3, #0
 800e820:	d005      	beq.n	800e82e <aci_gatt_add_char+0x1f0>
    return resp.Status;
 800e822:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800e826:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800e82a:	781b      	ldrb	r3, [r3, #0]
 800e82c:	e00a      	b.n	800e844 <aci_gatt_add_char+0x206>
  }
  *Char_Handle = btoh(resp.Char_Handle, 2);
 800e82e:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800e832:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800e836:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800e83a:	b29a      	uxth	r2, r3
 800e83c:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 800e840:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800e842:	2300      	movs	r3, #0
}
 800e844:	4618      	mov	r0, r3
 800e846:	f507 77a2 	add.w	r7, r7, #324	; 0x144
 800e84a:	46bd      	mov	sp, r7
 800e84c:	bd90      	pop	{r4, r7, pc}

0800e84e <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value(uint16_t Service_Handle,
                                      uint16_t Char_Handle,
                                      uint8_t Val_Offset,
                                      uint8_t Char_Value_Length,
                                      uint8_t Char_Value[])
{
 800e84e:	b5b0      	push	{r4, r5, r7, lr}
 800e850:	b0cc      	sub	sp, #304	; 0x130
 800e852:	af00      	add	r7, sp, #0
 800e854:	4605      	mov	r5, r0
 800e856:	460c      	mov	r4, r1
 800e858:	4610      	mov	r0, r2
 800e85a:	4619      	mov	r1, r3
 800e85c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800e860:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 800e864:	462a      	mov	r2, r5
 800e866:	801a      	strh	r2, [r3, #0]
 800e868:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800e86c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800e870:	4622      	mov	r2, r4
 800e872:	801a      	strh	r2, [r3, #0]
 800e874:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800e878:	f2a3 132d 	subw	r3, r3, #301	; 0x12d
 800e87c:	4602      	mov	r2, r0
 800e87e:	701a      	strb	r2, [r3, #0]
 800e880:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800e884:	f5a3 7397 	sub.w	r3, r3, #302	; 0x12e
 800e888:	460a      	mov	r2, r1
 800e88a:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gatt_update_char_value_cp0 *cp0 = (aci_gatt_update_char_value_cp0*)(cmd_buffer);
 800e88c:	f107 030c 	add.w	r3, r7, #12
 800e890:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800e894:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800e898:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800e89c:	2200      	movs	r2, #0
 800e89e:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800e8a0:	2300      	movs	r3, #0
 800e8a2:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Service_Handle = htob(Service_Handle, 2);
 800e8a6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800e8aa:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800e8ae:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 800e8b2:	8812      	ldrh	r2, [r2, #0]
 800e8b4:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800e8b6:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800e8ba:	3302      	adds	r3, #2
 800e8bc:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Char_Handle = htob(Char_Handle, 2);
 800e8c0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800e8c4:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800e8c8:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 800e8cc:	8812      	ldrh	r2, [r2, #0]
 800e8ce:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 800e8d0:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800e8d4:	3302      	adds	r3, #2
 800e8d6:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Val_Offset = htob(Val_Offset, 1);
 800e8da:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800e8de:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800e8e2:	f2a2 122d 	subw	r2, r2, #301	; 0x12d
 800e8e6:	7812      	ldrb	r2, [r2, #0]
 800e8e8:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 800e8ea:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800e8ee:	3301      	adds	r3, #1
 800e8f0:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Char_Value_Length = htob(Char_Value_Length, 1);
 800e8f4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800e8f8:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800e8fc:	f5a2 7297 	sub.w	r2, r2, #302	; 0x12e
 800e900:	7812      	ldrb	r2, [r2, #0]
 800e902:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800e904:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800e908:	3301      	adds	r3, #1
 800e90a:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  /* var_len_data input */
  {
    BLUENRG_memcpy((void *) &cp0->Char_Value, (const void *) Char_Value, Char_Value_Length*sizeof(uint8_t));
 800e90e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800e912:	1d98      	adds	r0, r3, #6
 800e914:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800e918:	f5a3 7397 	sub.w	r3, r3, #302	; 0x12e
 800e91c:	781b      	ldrb	r3, [r3, #0]
 800e91e:	461a      	mov	r2, r3
 800e920:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 800e924:	f002 fe44 	bl	80115b0 <memcpy>
    index_input += Char_Value_Length*sizeof(uint8_t);
 800e928:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800e92c:	f5a3 7397 	sub.w	r3, r3, #302	; 0x12e
 800e930:	f897 212b 	ldrb.w	r2, [r7, #299]	; 0x12b
 800e934:	781b      	ldrb	r3, [r3, #0]
 800e936:	4413      	add	r3, r2
 800e938:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800e93c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800e940:	2218      	movs	r2, #24
 800e942:	2100      	movs	r1, #0
 800e944:	4618      	mov	r0, r3
 800e946:	f002 fda7 	bl	8011498 <memset>
  rq.ogf = 0x3f;
 800e94a:	233f      	movs	r3, #63	; 0x3f
 800e94c:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x106;
 800e950:	f44f 7383 	mov.w	r3, #262	; 0x106
 800e954:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800e958:	f107 030c 	add.w	r3, r7, #12
 800e95c:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800e960:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800e964:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800e968:	f107 030b 	add.w	r3, r7, #11
 800e96c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800e970:	2301      	movs	r3, #1
 800e972:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800e976:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800e97a:	2100      	movs	r1, #0
 800e97c:	4618      	mov	r0, r3
 800e97e:	f001 ffd1 	bl	8010924 <hci_send_req>
 800e982:	4603      	mov	r3, r0
 800e984:	2b00      	cmp	r3, #0
 800e986:	da01      	bge.n	800e98c <aci_gatt_update_char_value+0x13e>
    return BLE_STATUS_TIMEOUT;
 800e988:	23ff      	movs	r3, #255	; 0xff
 800e98a:	e00d      	b.n	800e9a8 <aci_gatt_update_char_value+0x15a>
  if (status) {
 800e98c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800e990:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800e994:	781b      	ldrb	r3, [r3, #0]
 800e996:	2b00      	cmp	r3, #0
 800e998:	d005      	beq.n	800e9a6 <aci_gatt_update_char_value+0x158>
    return status;
 800e99a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800e99e:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800e9a2:	781b      	ldrb	r3, [r3, #0]
 800e9a4:	e000      	b.n	800e9a8 <aci_gatt_update_char_value+0x15a>
  }
  return BLE_STATUS_SUCCESS;
 800e9a6:	2300      	movs	r3, #0
}
 800e9a8:	4618      	mov	r0, r3
 800e9aa:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800e9ae:	46bd      	mov	sp, r7
 800e9b0:	bdb0      	pop	{r4, r5, r7, pc}

0800e9b2 <aci_gatt_allow_read>:
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
tBleStatus aci_gatt_allow_read(uint16_t Connection_Handle)
{
 800e9b2:	b580      	push	{r7, lr}
 800e9b4:	b0cc      	sub	sp, #304	; 0x130
 800e9b6:	af00      	add	r7, sp, #0
 800e9b8:	4602      	mov	r2, r0
 800e9ba:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800e9be:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 800e9c2:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gatt_allow_read_cp0 *cp0 = (aci_gatt_allow_read_cp0*)(cmd_buffer);
 800e9c4:	f107 030c 	add.w	r3, r7, #12
 800e9c8:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800e9cc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800e9d0:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800e9d4:	2200      	movs	r2, #0
 800e9d6:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800e9d8:	2300      	movs	r3, #0
 800e9da:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Connection_Handle = htob(Connection_Handle, 2);
 800e9de:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800e9e2:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800e9e6:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 800e9ea:	8812      	ldrh	r2, [r2, #0]
 800e9ec:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800e9ee:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800e9f2:	3302      	adds	r3, #2
 800e9f4:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800e9f8:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800e9fc:	2218      	movs	r2, #24
 800e9fe:	2100      	movs	r1, #0
 800ea00:	4618      	mov	r0, r3
 800ea02:	f002 fd49 	bl	8011498 <memset>
  rq.ogf = 0x3f;
 800ea06:	233f      	movs	r3, #63	; 0x3f
 800ea08:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x127;
 800ea0c:	f240 1327 	movw	r3, #295	; 0x127
 800ea10:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800ea14:	f107 030c 	add.w	r3, r7, #12
 800ea18:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800ea1c:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800ea20:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800ea24:	f107 030b 	add.w	r3, r7, #11
 800ea28:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800ea2c:	2301      	movs	r3, #1
 800ea2e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800ea32:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800ea36:	2100      	movs	r1, #0
 800ea38:	4618      	mov	r0, r3
 800ea3a:	f001 ff73 	bl	8010924 <hci_send_req>
 800ea3e:	4603      	mov	r3, r0
 800ea40:	2b00      	cmp	r3, #0
 800ea42:	da01      	bge.n	800ea48 <aci_gatt_allow_read+0x96>
    return BLE_STATUS_TIMEOUT;
 800ea44:	23ff      	movs	r3, #255	; 0xff
 800ea46:	e00d      	b.n	800ea64 <aci_gatt_allow_read+0xb2>
  if (status) {
 800ea48:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ea4c:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800ea50:	781b      	ldrb	r3, [r3, #0]
 800ea52:	2b00      	cmp	r3, #0
 800ea54:	d005      	beq.n	800ea62 <aci_gatt_allow_read+0xb0>
    return status;
 800ea56:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ea5a:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800ea5e:	781b      	ldrb	r3, [r3, #0]
 800ea60:	e000      	b.n	800ea64 <aci_gatt_allow_read+0xb2>
  }
  return BLE_STATUS_SUCCESS;
 800ea62:	2300      	movs	r3, #0
}
 800ea64:	4618      	mov	r0, r3
 800ea66:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800ea6a:	46bd      	mov	sp, r7
 800ea6c:	bd80      	pop	{r7, pc}

0800ea6e <aci_hal_get_firmware_details>:
                                        uint8_t *BTLE_Stack_version_minor,
                                        uint8_t *BTLE_Stack_version_patch,
                                        uint8_t *BTLE_Stack_development,
                                        uint16_t *BTLE_Stack_variant,
                                        uint16_t *BTLE_Stack_Build_Number)
{
 800ea6e:	b580      	push	{r7, lr}
 800ea70:	b08e      	sub	sp, #56	; 0x38
 800ea72:	af00      	add	r7, sp, #0
 800ea74:	60f8      	str	r0, [r7, #12]
 800ea76:	60b9      	str	r1, [r7, #8]
 800ea78:	607a      	str	r2, [r7, #4]
 800ea7a:	603b      	str	r3, [r7, #0]
  struct hci_request rq;
  aci_hal_get_firmware_details_rp0 resp;
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800ea7c:	f107 0310 	add.w	r3, r7, #16
 800ea80:	220f      	movs	r2, #15
 800ea82:	2100      	movs	r1, #0
 800ea84:	4618      	mov	r0, r3
 800ea86:	f002 fd07 	bl	8011498 <memset>
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800ea8a:	f107 0320 	add.w	r3, r7, #32
 800ea8e:	2218      	movs	r2, #24
 800ea90:	2100      	movs	r1, #0
 800ea92:	4618      	mov	r0, r3
 800ea94:	f002 fd00 	bl	8011498 <memset>
  rq.ogf = 0x3f;
 800ea98:	233f      	movs	r3, #63	; 0x3f
 800ea9a:	843b      	strh	r3, [r7, #32]
  rq.ocf = 0x001;
 800ea9c:	2301      	movs	r3, #1
 800ea9e:	847b      	strh	r3, [r7, #34]	; 0x22
  rq.rparam = &resp;
 800eaa0:	f107 0310 	add.w	r3, r7, #16
 800eaa4:	633b      	str	r3, [r7, #48]	; 0x30
  rq.rlen = sizeof(resp);
 800eaa6:	230f      	movs	r3, #15
 800eaa8:	637b      	str	r3, [r7, #52]	; 0x34
  if (hci_send_req(&rq, FALSE) < 0)
 800eaaa:	f107 0320 	add.w	r3, r7, #32
 800eaae:	2100      	movs	r1, #0
 800eab0:	4618      	mov	r0, r3
 800eab2:	f001 ff37 	bl	8010924 <hci_send_req>
 800eab6:	4603      	mov	r3, r0
 800eab8:	2b00      	cmp	r3, #0
 800eaba:	da01      	bge.n	800eac0 <aci_hal_get_firmware_details+0x52>
    return BLE_STATUS_TIMEOUT;
 800eabc:	23ff      	movs	r3, #255	; 0xff
 800eabe:	e02c      	b.n	800eb1a <aci_hal_get_firmware_details+0xac>
  if (resp.Status) {
 800eac0:	7c3b      	ldrb	r3, [r7, #16]
 800eac2:	2b00      	cmp	r3, #0
 800eac4:	d001      	beq.n	800eaca <aci_hal_get_firmware_details+0x5c>
    return resp.Status;
 800eac6:	7c3b      	ldrb	r3, [r7, #16]
 800eac8:	e027      	b.n	800eb1a <aci_hal_get_firmware_details+0xac>
  }
  *DTM_version_major = btoh(resp.DTM_version_major, 1);
 800eaca:	7c7a      	ldrb	r2, [r7, #17]
 800eacc:	68fb      	ldr	r3, [r7, #12]
 800eace:	701a      	strb	r2, [r3, #0]
  *DTM_version_minor = btoh(resp.DTM_version_minor, 1);
 800ead0:	7cba      	ldrb	r2, [r7, #18]
 800ead2:	68bb      	ldr	r3, [r7, #8]
 800ead4:	701a      	strb	r2, [r3, #0]
  *DTM_version_patch = btoh(resp.DTM_version_patch, 1);
 800ead6:	7cfa      	ldrb	r2, [r7, #19]
 800ead8:	687b      	ldr	r3, [r7, #4]
 800eada:	701a      	strb	r2, [r3, #0]
  *DTM_variant = btoh(resp.DTM_variant, 1);
 800eadc:	7d3a      	ldrb	r2, [r7, #20]
 800eade:	683b      	ldr	r3, [r7, #0]
 800eae0:	701a      	strb	r2, [r3, #0]
  *DTM_Build_Number = btoh(resp.DTM_Build_Number, 2);
 800eae2:	f8b7 3015 	ldrh.w	r3, [r7, #21]
 800eae6:	b29a      	uxth	r2, r3
 800eae8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800eaea:	801a      	strh	r2, [r3, #0]
  *BTLE_Stack_version_major = btoh(resp.BTLE_Stack_version_major, 1);
 800eaec:	7dfa      	ldrb	r2, [r7, #23]
 800eaee:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800eaf0:	701a      	strb	r2, [r3, #0]
  *BTLE_Stack_version_minor = btoh(resp.BTLE_Stack_version_minor, 1);
 800eaf2:	7e3a      	ldrb	r2, [r7, #24]
 800eaf4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800eaf6:	701a      	strb	r2, [r3, #0]
  *BTLE_Stack_version_patch = btoh(resp.BTLE_Stack_version_patch, 1);
 800eaf8:	7e7a      	ldrb	r2, [r7, #25]
 800eafa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800eafc:	701a      	strb	r2, [r3, #0]
  *BTLE_Stack_development = btoh(resp.BTLE_Stack_development, 1);
 800eafe:	7eba      	ldrb	r2, [r7, #26]
 800eb00:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800eb02:	701a      	strb	r2, [r3, #0]
  *BTLE_Stack_variant = btoh(resp.BTLE_Stack_variant, 2);
 800eb04:	f8b7 301b 	ldrh.w	r3, [r7, #27]
 800eb08:	b29a      	uxth	r2, r3
 800eb0a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800eb0c:	801a      	strh	r2, [r3, #0]
  *BTLE_Stack_Build_Number = btoh(resp.BTLE_Stack_Build_Number, 2);
 800eb0e:	f8b7 301d 	ldrh.w	r3, [r7, #29]
 800eb12:	b29a      	uxth	r2, r3
 800eb14:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800eb16:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800eb18:	2300      	movs	r3, #0
}
 800eb1a:	4618      	mov	r0, r3
 800eb1c:	3738      	adds	r7, #56	; 0x38
 800eb1e:	46bd      	mov	sp, r7
 800eb20:	bd80      	pop	{r7, pc}

0800eb22 <aci_hal_write_config_data>:
tBleStatus aci_hal_write_config_data(uint8_t Offset,
                                     uint8_t Length,
                                     uint8_t Value[])
{
 800eb22:	b580      	push	{r7, lr}
 800eb24:	b0cc      	sub	sp, #304	; 0x130
 800eb26:	af00      	add	r7, sp, #0
 800eb28:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800eb2c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800eb30:	601a      	str	r2, [r3, #0]
 800eb32:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800eb36:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 800eb3a:	4602      	mov	r2, r0
 800eb3c:	701a      	strb	r2, [r3, #0]
 800eb3e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800eb42:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 800eb46:	460a      	mov	r2, r1
 800eb48:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_hal_write_config_data_cp0 *cp0 = (aci_hal_write_config_data_cp0*)(cmd_buffer);
 800eb4a:	f107 030c 	add.w	r3, r7, #12
 800eb4e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800eb52:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800eb56:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800eb5a:	2200      	movs	r2, #0
 800eb5c:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800eb5e:	2300      	movs	r3, #0
 800eb60:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Offset = htob(Offset, 1);
 800eb64:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800eb68:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800eb6c:	f2a2 1229 	subw	r2, r2, #297	; 0x129
 800eb70:	7812      	ldrb	r2, [r2, #0]
 800eb72:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800eb74:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800eb78:	3301      	adds	r3, #1
 800eb7a:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Length = htob(Length, 1);
 800eb7e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800eb82:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800eb86:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 800eb8a:	7812      	ldrb	r2, [r2, #0]
 800eb8c:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800eb8e:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800eb92:	3301      	adds	r3, #1
 800eb94:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  /* var_len_data input */
  {
    BLUENRG_memcpy((void *) &cp0->Value, (const void *) Value, Length*sizeof(uint8_t));
 800eb98:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800eb9c:	1c98      	adds	r0, r3, #2
 800eb9e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800eba2:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 800eba6:	781a      	ldrb	r2, [r3, #0]
 800eba8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ebac:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800ebb0:	6819      	ldr	r1, [r3, #0]
 800ebb2:	f002 fcfd 	bl	80115b0 <memcpy>
    index_input += Length*sizeof(uint8_t);
 800ebb6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ebba:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 800ebbe:	f897 212b 	ldrb.w	r2, [r7, #299]	; 0x12b
 800ebc2:	781b      	ldrb	r3, [r3, #0]
 800ebc4:	4413      	add	r3, r2
 800ebc6:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800ebca:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800ebce:	2218      	movs	r2, #24
 800ebd0:	2100      	movs	r1, #0
 800ebd2:	4618      	mov	r0, r3
 800ebd4:	f002 fc60 	bl	8011498 <memset>
  rq.ogf = 0x3f;
 800ebd8:	233f      	movs	r3, #63	; 0x3f
 800ebda:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x00c;
 800ebde:	230c      	movs	r3, #12
 800ebe0:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800ebe4:	f107 030c 	add.w	r3, r7, #12
 800ebe8:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800ebec:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800ebf0:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800ebf4:	f107 030b 	add.w	r3, r7, #11
 800ebf8:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800ebfc:	2301      	movs	r3, #1
 800ebfe:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800ec02:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800ec06:	2100      	movs	r1, #0
 800ec08:	4618      	mov	r0, r3
 800ec0a:	f001 fe8b 	bl	8010924 <hci_send_req>
 800ec0e:	4603      	mov	r3, r0
 800ec10:	2b00      	cmp	r3, #0
 800ec12:	da01      	bge.n	800ec18 <aci_hal_write_config_data+0xf6>
    return BLE_STATUS_TIMEOUT;
 800ec14:	23ff      	movs	r3, #255	; 0xff
 800ec16:	e00d      	b.n	800ec34 <aci_hal_write_config_data+0x112>
  if (status) {
 800ec18:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ec1c:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800ec20:	781b      	ldrb	r3, [r3, #0]
 800ec22:	2b00      	cmp	r3, #0
 800ec24:	d005      	beq.n	800ec32 <aci_hal_write_config_data+0x110>
    return status;
 800ec26:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ec2a:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800ec2e:	781b      	ldrb	r3, [r3, #0]
 800ec30:	e000      	b.n	800ec34 <aci_hal_write_config_data+0x112>
  }
  return BLE_STATUS_SUCCESS;
 800ec32:	2300      	movs	r3, #0
}
 800ec34:	4618      	mov	r0, r3
 800ec36:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800ec3a:	46bd      	mov	sp, r7
 800ec3c:	bd80      	pop	{r7, pc}

0800ec3e <aci_hal_read_config_data>:
tBleStatus aci_hal_read_config_data(uint8_t Offset,
                                    uint8_t *Data_Length,
                                    uint8_t Data[])
{
 800ec3e:	b580      	push	{r7, lr}
 800ec40:	b0ee      	sub	sp, #440	; 0x1b8
 800ec42:	af00      	add	r7, sp, #0
 800ec44:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 800ec48:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800ec4c:	6019      	str	r1, [r3, #0]
 800ec4e:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 800ec52:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800ec56:	601a      	str	r2, [r3, #0]
 800ec58:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 800ec5c:	f2a3 13a9 	subw	r3, r3, #425	; 0x1a9
 800ec60:	4602      	mov	r2, r0
 800ec62:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_hal_read_config_data_cp0 *cp0 = (aci_hal_read_config_data_cp0*)(cmd_buffer);
 800ec64:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800ec68:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
  aci_hal_read_config_data_rp0 resp;
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800ec6c:	f107 0314 	add.w	r3, r7, #20
 800ec70:	2280      	movs	r2, #128	; 0x80
 800ec72:	2100      	movs	r1, #0
 800ec74:	4618      	mov	r0, r3
 800ec76:	f002 fc0f 	bl	8011498 <memset>
  uint8_t index_input = 0;
 800ec7a:	2300      	movs	r3, #0
 800ec7c:	f887 31b3 	strb.w	r3, [r7, #435]	; 0x1b3
  cp0->Offset = htob(Offset, 1);
 800ec80:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 800ec84:	f507 72dc 	add.w	r2, r7, #440	; 0x1b8
 800ec88:	f2a2 12a9 	subw	r2, r2, #425	; 0x1a9
 800ec8c:	7812      	ldrb	r2, [r2, #0]
 800ec8e:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800ec90:	f897 31b3 	ldrb.w	r3, [r7, #435]	; 0x1b3
 800ec94:	3301      	adds	r3, #1
 800ec96:	f887 31b3 	strb.w	r3, [r7, #435]	; 0x1b3
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800ec9a:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 800ec9e:	2218      	movs	r2, #24
 800eca0:	2100      	movs	r1, #0
 800eca2:	4618      	mov	r0, r3
 800eca4:	f002 fbf8 	bl	8011498 <memset>
  rq.ogf = 0x3f;
 800eca8:	233f      	movs	r3, #63	; 0x3f
 800ecaa:	f8a7 3198 	strh.w	r3, [r7, #408]	; 0x198
  rq.ocf = 0x00d;
 800ecae:	230d      	movs	r3, #13
 800ecb0:	f8a7 319a 	strh.w	r3, [r7, #410]	; 0x19a
  rq.cparam = cmd_buffer;
 800ecb4:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800ecb8:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
  rq.clen = index_input;
 800ecbc:	f897 31b3 	ldrb.w	r3, [r7, #435]	; 0x1b3
 800ecc0:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
  rq.rparam = &resp;
 800ecc4:	f107 0314 	add.w	r3, r7, #20
 800ecc8:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
  rq.rlen = sizeof(resp);
 800eccc:	2380      	movs	r3, #128	; 0x80
 800ecce:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  if (hci_send_req(&rq, FALSE) < 0)
 800ecd2:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 800ecd6:	2100      	movs	r1, #0
 800ecd8:	4618      	mov	r0, r3
 800ecda:	f001 fe23 	bl	8010924 <hci_send_req>
 800ecde:	4603      	mov	r3, r0
 800ece0:	2b00      	cmp	r3, #0
 800ece2:	da01      	bge.n	800ece8 <aci_hal_read_config_data+0xaa>
    return BLE_STATUS_TIMEOUT;
 800ece4:	23ff      	movs	r3, #255	; 0xff
 800ece6:	e029      	b.n	800ed3c <aci_hal_read_config_data+0xfe>
  if (resp.Status) {
 800ece8:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 800ecec:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 800ecf0:	781b      	ldrb	r3, [r3, #0]
 800ecf2:	2b00      	cmp	r3, #0
 800ecf4:	d005      	beq.n	800ed02 <aci_hal_read_config_data+0xc4>
    return resp.Status;
 800ecf6:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 800ecfa:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 800ecfe:	781b      	ldrb	r3, [r3, #0]
 800ed00:	e01c      	b.n	800ed3c <aci_hal_read_config_data+0xfe>
  }
  *Data_Length = btoh(resp.Data_Length, 1);
 800ed02:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 800ed06:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 800ed0a:	785a      	ldrb	r2, [r3, #1]
 800ed0c:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 800ed10:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800ed14:	681b      	ldr	r3, [r3, #0]
 800ed16:	701a      	strb	r2, [r3, #0]
  BLUENRG_memcpy((void *) Data, (const void *) resp.Data, *Data_Length*sizeof(uint8_t));
 800ed18:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 800ed1c:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800ed20:	681b      	ldr	r3, [r3, #0]
 800ed22:	781b      	ldrb	r3, [r3, #0]
 800ed24:	461a      	mov	r2, r3
 800ed26:	f107 0314 	add.w	r3, r7, #20
 800ed2a:	1c99      	adds	r1, r3, #2
 800ed2c:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 800ed30:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800ed34:	6818      	ldr	r0, [r3, #0]
 800ed36:	f002 fc3b 	bl	80115b0 <memcpy>
  return BLE_STATUS_SUCCESS;
 800ed3a:	2300      	movs	r3, #0
}
 800ed3c:	4618      	mov	r0, r3
 800ed3e:	f507 77dc 	add.w	r7, r7, #440	; 0x1b8
 800ed42:	46bd      	mov	sp, r7
 800ed44:	bd80      	pop	{r7, pc}

0800ed46 <aci_hal_set_tx_power_level>:
tBleStatus aci_hal_set_tx_power_level(uint8_t En_High_Power,
                                      uint8_t PA_Level)
{
 800ed46:	b580      	push	{r7, lr}
 800ed48:	b0cc      	sub	sp, #304	; 0x130
 800ed4a:	af00      	add	r7, sp, #0
 800ed4c:	4602      	mov	r2, r0
 800ed4e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ed52:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 800ed56:	701a      	strb	r2, [r3, #0]
 800ed58:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ed5c:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 800ed60:	460a      	mov	r2, r1
 800ed62:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_hal_set_tx_power_level_cp0 *cp0 = (aci_hal_set_tx_power_level_cp0*)(cmd_buffer);
 800ed64:	f107 030c 	add.w	r3, r7, #12
 800ed68:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800ed6c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ed70:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800ed74:	2200      	movs	r2, #0
 800ed76:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800ed78:	2300      	movs	r3, #0
 800ed7a:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->En_High_Power = htob(En_High_Power, 1);
 800ed7e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ed82:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800ed86:	f2a2 1229 	subw	r2, r2, #297	; 0x129
 800ed8a:	7812      	ldrb	r2, [r2, #0]
 800ed8c:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800ed8e:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800ed92:	3301      	adds	r3, #1
 800ed94:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->PA_Level = htob(PA_Level, 1);
 800ed98:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ed9c:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800eda0:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 800eda4:	7812      	ldrb	r2, [r2, #0]
 800eda6:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800eda8:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800edac:	3301      	adds	r3, #1
 800edae:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800edb2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800edb6:	2218      	movs	r2, #24
 800edb8:	2100      	movs	r1, #0
 800edba:	4618      	mov	r0, r3
 800edbc:	f002 fb6c 	bl	8011498 <memset>
  rq.ogf = 0x3f;
 800edc0:	233f      	movs	r3, #63	; 0x3f
 800edc2:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x00f;
 800edc6:	230f      	movs	r3, #15
 800edc8:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800edcc:	f107 030c 	add.w	r3, r7, #12
 800edd0:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800edd4:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800edd8:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800eddc:	f107 030b 	add.w	r3, r7, #11
 800ede0:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800ede4:	2301      	movs	r3, #1
 800ede6:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800edea:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800edee:	2100      	movs	r1, #0
 800edf0:	4618      	mov	r0, r3
 800edf2:	f001 fd97 	bl	8010924 <hci_send_req>
 800edf6:	4603      	mov	r3, r0
 800edf8:	2b00      	cmp	r3, #0
 800edfa:	da01      	bge.n	800ee00 <aci_hal_set_tx_power_level+0xba>
    return BLE_STATUS_TIMEOUT;
 800edfc:	23ff      	movs	r3, #255	; 0xff
 800edfe:	e00d      	b.n	800ee1c <aci_hal_set_tx_power_level+0xd6>
  if (status) {
 800ee00:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ee04:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800ee08:	781b      	ldrb	r3, [r3, #0]
 800ee0a:	2b00      	cmp	r3, #0
 800ee0c:	d005      	beq.n	800ee1a <aci_hal_set_tx_power_level+0xd4>
    return status;
 800ee0e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ee12:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800ee16:	781b      	ldrb	r3, [r3, #0]
 800ee18:	e000      	b.n	800ee1c <aci_hal_set_tx_power_level+0xd6>
  }
  return BLE_STATUS_SUCCESS;
 800ee1a:	2300      	movs	r3, #0
}
 800ee1c:	4618      	mov	r0, r3
 800ee1e:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800ee22:	46bd      	mov	sp, r7
 800ee24:	bd80      	pop	{r7, pc}

0800ee26 <aci_l2cap_connection_parameter_update_req>:
tBleStatus aci_l2cap_connection_parameter_update_req(uint16_t Connection_Handle,
                                                     uint16_t Conn_Interval_Min,
                                                     uint16_t Conn_Interval_Max,
                                                     uint16_t Slave_latency,
                                                     uint16_t Timeout_Multiplier)
{
 800ee26:	b5b0      	push	{r4, r5, r7, lr}
 800ee28:	b0cc      	sub	sp, #304	; 0x130
 800ee2a:	af00      	add	r7, sp, #0
 800ee2c:	4605      	mov	r5, r0
 800ee2e:	460c      	mov	r4, r1
 800ee30:	4610      	mov	r0, r2
 800ee32:	4619      	mov	r1, r3
 800ee34:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ee38:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 800ee3c:	462a      	mov	r2, r5
 800ee3e:	801a      	strh	r2, [r3, #0]
 800ee40:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ee44:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800ee48:	4622      	mov	r2, r4
 800ee4a:	801a      	strh	r2, [r3, #0]
 800ee4c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ee50:	f5a3 7397 	sub.w	r3, r3, #302	; 0x12e
 800ee54:	4602      	mov	r2, r0
 800ee56:	801a      	strh	r2, [r3, #0]
 800ee58:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ee5c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800ee60:	460a      	mov	r2, r1
 800ee62:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_l2cap_connection_parameter_update_req_cp0 *cp0 = (aci_l2cap_connection_parameter_update_req_cp0*)(cmd_buffer);
 800ee64:	f107 030c 	add.w	r3, r7, #12
 800ee68:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800ee6c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ee70:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800ee74:	2200      	movs	r2, #0
 800ee76:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800ee78:	2300      	movs	r3, #0
 800ee7a:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Connection_Handle = htob(Connection_Handle, 2);
 800ee7e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ee82:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800ee86:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 800ee8a:	8812      	ldrh	r2, [r2, #0]
 800ee8c:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800ee8e:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800ee92:	3302      	adds	r3, #2
 800ee94:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Conn_Interval_Min = htob(Conn_Interval_Min, 2);
 800ee98:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ee9c:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800eea0:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 800eea4:	8812      	ldrh	r2, [r2, #0]
 800eea6:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 800eea8:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800eeac:	3302      	adds	r3, #2
 800eeae:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Conn_Interval_Max = htob(Conn_Interval_Max, 2);
 800eeb2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800eeb6:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800eeba:	f5a2 7297 	sub.w	r2, r2, #302	; 0x12e
 800eebe:	8812      	ldrh	r2, [r2, #0]
 800eec0:	809a      	strh	r2, [r3, #4]
  index_input += 2;
 800eec2:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800eec6:	3302      	adds	r3, #2
 800eec8:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Slave_latency = htob(Slave_latency, 2);
 800eecc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800eed0:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800eed4:	f5a2 7298 	sub.w	r2, r2, #304	; 0x130
 800eed8:	8812      	ldrh	r2, [r2, #0]
 800eeda:	80da      	strh	r2, [r3, #6]
  index_input += 2;
 800eedc:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800eee0:	3302      	adds	r3, #2
 800eee2:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Timeout_Multiplier = htob(Timeout_Multiplier, 2);
 800eee6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800eeea:	f8b7 2140 	ldrh.w	r2, [r7, #320]	; 0x140
 800eeee:	811a      	strh	r2, [r3, #8]
  index_input += 2;
 800eef0:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800eef4:	3302      	adds	r3, #2
 800eef6:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800eefa:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800eefe:	2218      	movs	r2, #24
 800ef00:	2100      	movs	r1, #0
 800ef02:	4618      	mov	r0, r3
 800ef04:	f002 fac8 	bl	8011498 <memset>
  rq.ogf = 0x3f;
 800ef08:	233f      	movs	r3, #63	; 0x3f
 800ef0a:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x181;
 800ef0e:	f240 1381 	movw	r3, #385	; 0x181
 800ef12:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.event = 0x0F;
 800ef16:	230f      	movs	r3, #15
 800ef18:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  rq.cparam = cmd_buffer;
 800ef1c:	f107 030c 	add.w	r3, r7, #12
 800ef20:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800ef24:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800ef28:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800ef2c:	f107 030b 	add.w	r3, r7, #11
 800ef30:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800ef34:	2301      	movs	r3, #1
 800ef36:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800ef3a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800ef3e:	2100      	movs	r1, #0
 800ef40:	4618      	mov	r0, r3
 800ef42:	f001 fcef 	bl	8010924 <hci_send_req>
 800ef46:	4603      	mov	r3, r0
 800ef48:	2b00      	cmp	r3, #0
 800ef4a:	da01      	bge.n	800ef50 <aci_l2cap_connection_parameter_update_req+0x12a>
    return BLE_STATUS_TIMEOUT;
 800ef4c:	23ff      	movs	r3, #255	; 0xff
 800ef4e:	e00d      	b.n	800ef6c <aci_l2cap_connection_parameter_update_req+0x146>
  if (status) {
 800ef50:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ef54:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800ef58:	781b      	ldrb	r3, [r3, #0]
 800ef5a:	2b00      	cmp	r3, #0
 800ef5c:	d005      	beq.n	800ef6a <aci_l2cap_connection_parameter_update_req+0x144>
    return status;
 800ef5e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ef62:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800ef66:	781b      	ldrb	r3, [r3, #0]
 800ef68:	e000      	b.n	800ef6c <aci_l2cap_connection_parameter_update_req+0x146>
  }
  return BLE_STATUS_SUCCESS;
 800ef6a:	2300      	movs	r3, #0
}
 800ef6c:	4618      	mov	r0, r3
 800ef6e:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800ef72:	46bd      	mov	sp, r7
 800ef74:	bdb0      	pop	{r4, r5, r7, pc}

0800ef76 <hci_disconnection_complete_event_process>:
 * @param Reason Reason for disconnection. See Error Codes.
 * @retval None
 */

tBleStatus hci_disconnection_complete_event_process(uint8_t *buffer_in)
{
 800ef76:	b580      	push	{r7, lr}
 800ef78:	b084      	sub	sp, #16
 800ef7a:	af00      	add	r7, sp, #0
 800ef7c:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800ef7e:	2300      	movs	r3, #0
 800ef80:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_disconnection_complete_event_rp0 *rp0 = (hci_disconnection_complete_event_rp0 *)buffer_in;
 800ef82:	687b      	ldr	r3, [r7, #4]
 800ef84:	60bb      	str	r3, [r7, #8]
  hci_disconnection_complete_event(rp0->Status,
 800ef86:	68bb      	ldr	r3, [r7, #8]
 800ef88:	7818      	ldrb	r0, [r3, #0]
 800ef8a:	68bb      	ldr	r3, [r7, #8]
 800ef8c:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800ef90:	b299      	uxth	r1, r3
 800ef92:	68bb      	ldr	r3, [r7, #8]
 800ef94:	78db      	ldrb	r3, [r3, #3]
 800ef96:	461a      	mov	r2, r3
 800ef98:	f7f7 fa96 	bl	80064c8 <hci_disconnection_complete_event>
                                   rp0->Connection_Handle,
                                   rp0->Reason);

  return status;
 800ef9c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ef9e:	4618      	mov	r0, r3
 800efa0:	3710      	adds	r7, #16
 800efa2:	46bd      	mov	sp, r7
 800efa4:	bd80      	pop	{r7, pc}

0800efa6 <hci_encryption_change_event_process>:
 *        - 0x01: Link Level Encryption is ON with AES-CCM
 * @retval None
 */

tBleStatus hci_encryption_change_event_process(uint8_t *buffer_in)
{
 800efa6:	b580      	push	{r7, lr}
 800efa8:	b084      	sub	sp, #16
 800efaa:	af00      	add	r7, sp, #0
 800efac:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800efae:	2300      	movs	r3, #0
 800efb0:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_encryption_change_event_rp0 *rp0 = (hci_encryption_change_event_rp0 *)buffer_in;
 800efb2:	687b      	ldr	r3, [r7, #4]
 800efb4:	60bb      	str	r3, [r7, #8]
  hci_encryption_change_event(rp0->Status,
 800efb6:	68bb      	ldr	r3, [r7, #8]
 800efb8:	7818      	ldrb	r0, [r3, #0]
 800efba:	68bb      	ldr	r3, [r7, #8]
 800efbc:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800efc0:	b299      	uxth	r1, r3
 800efc2:	68bb      	ldr	r3, [r7, #8]
 800efc4:	78db      	ldrb	r3, [r3, #3]
 800efc6:	461a      	mov	r2, r3
 800efc8:	f000 ffca 	bl	800ff60 <hci_encryption_change_event>
                              rp0->Connection_Handle,
                              rp0->Encryption_Enabled);

  return status;
 800efcc:	7bfb      	ldrb	r3, [r7, #15]
}
 800efce:	4618      	mov	r0, r3
 800efd0:	3710      	adds	r7, #16
 800efd2:	46bd      	mov	sp, r7
 800efd4:	bd80      	pop	{r7, pc}

0800efd6 <hci_read_remote_version_information_complete_event_process>:
 * @param Subversion Subversion of the LMP in the remote Controller
 * @retval None
 */

tBleStatus hci_read_remote_version_information_complete_event_process(uint8_t *buffer_in)
{
 800efd6:	b590      	push	{r4, r7, lr}
 800efd8:	b087      	sub	sp, #28
 800efda:	af02      	add	r7, sp, #8
 800efdc:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800efde:	2300      	movs	r3, #0
 800efe0:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_read_remote_version_information_complete_event_rp0 *rp0 = (hci_read_remote_version_information_complete_event_rp0 *)buffer_in;
 800efe2:	687b      	ldr	r3, [r7, #4]
 800efe4:	60bb      	str	r3, [r7, #8]
  hci_read_remote_version_information_complete_event(rp0->Status,
 800efe6:	68bb      	ldr	r3, [r7, #8]
 800efe8:	7818      	ldrb	r0, [r3, #0]
 800efea:	68bb      	ldr	r3, [r7, #8]
 800efec:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800eff0:	b299      	uxth	r1, r3
 800eff2:	68bb      	ldr	r3, [r7, #8]
 800eff4:	78da      	ldrb	r2, [r3, #3]
 800eff6:	68bb      	ldr	r3, [r7, #8]
 800eff8:	889b      	ldrh	r3, [r3, #4]
 800effa:	b29c      	uxth	r4, r3
 800effc:	68bb      	ldr	r3, [r7, #8]
 800effe:	88db      	ldrh	r3, [r3, #6]
 800f000:	b29b      	uxth	r3, r3
 800f002:	9300      	str	r3, [sp, #0]
 800f004:	4623      	mov	r3, r4
 800f006:	f000 ffba 	bl	800ff7e <hci_read_remote_version_information_complete_event>
                                                     rp0->Connection_Handle,
                                                     rp0->Version,
                                                     rp0->Manufacturer_Name,
                                                     rp0->Subversion);

  return status;
 800f00a:	7bfb      	ldrb	r3, [r7, #15]
}
 800f00c:	4618      	mov	r0, r3
 800f00e:	3714      	adds	r7, #20
 800f010:	46bd      	mov	sp, r7
 800f012:	bd90      	pop	{r4, r7, pc}

0800f014 <hci_hardware_error_event_process>:
 *        - 0x03: Internal queue overflow error
 * @retval None
 */

tBleStatus hci_hardware_error_event_process(uint8_t *buffer_in)
{
 800f014:	b580      	push	{r7, lr}
 800f016:	b084      	sub	sp, #16
 800f018:	af00      	add	r7, sp, #0
 800f01a:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800f01c:	2300      	movs	r3, #0
 800f01e:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_hardware_error_event_rp0 *rp0 = (hci_hardware_error_event_rp0 *)buffer_in;
 800f020:	687b      	ldr	r3, [r7, #4]
 800f022:	60bb      	str	r3, [r7, #8]
  hci_hardware_error_event(rp0->Hardware_Code);
 800f024:	68bb      	ldr	r3, [r7, #8]
 800f026:	781b      	ldrb	r3, [r3, #0]
 800f028:	4618      	mov	r0, r3
 800f02a:	f000 ffbc 	bl	800ffa6 <hci_hardware_error_event>

  return status;
 800f02e:	7bfb      	ldrb	r3, [r7, #15]
}
 800f030:	4618      	mov	r0, r3
 800f032:	3710      	adds	r7, #16
 800f034:	46bd      	mov	sp, r7
 800f036:	bd80      	pop	{r7, pc}

0800f038 <hci_number_of_completed_packets_event_process>:
 * @param Handle_Packets_Pair_Entry See @ref Handle_Packets_Pair_Entry_t
 * @retval None
 */

tBleStatus hci_number_of_completed_packets_event_process(uint8_t *buffer_in)
{
 800f038:	b580      	push	{r7, lr}
 800f03a:	b0a6      	sub	sp, #152	; 0x98
 800f03c:	af00      	add	r7, sp, #0
 800f03e:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800f040:	2300      	movs	r3, #0
 800f042:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
  /* Input params */
  hci_number_of_completed_packets_event_rp0 *rp0 = (hci_number_of_completed_packets_event_rp0 *)buffer_in;
 800f046:	687b      	ldr	r3, [r7, #4]
 800f048:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  uint8_t size = 1;
 800f04c:	2301      	movs	r3, #1
 800f04e:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  int i;
  Handle_Packets_Pair_Entry_t Handle_Packets_Pair_Entry[HCI_MAX_PAYLOAD_SIZE/sizeof(Handle_Packets_Pair_Entry_t)];
  for (i = 0; i < rp0->Number_of_Handles; i++) {
 800f052:	2300      	movs	r3, #0
 800f054:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800f058:	e02e      	b.n	800f0b8 <hci_number_of_completed_packets_event_process+0x80>
    Handle_Packets_Pair_Entry[i].Connection_Handle = rp0->Handle_Packets_Pair_Entry[i].Connection_Handle;
 800f05a:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800f05e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800f062:	009b      	lsls	r3, r3, #2
 800f064:	4413      	add	r3, r2
 800f066:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800f06a:	b29a      	uxth	r2, r3
 800f06c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800f070:	009b      	lsls	r3, r3, #2
 800f072:	3398      	adds	r3, #152	; 0x98
 800f074:	443b      	add	r3, r7
 800f076:	f823 2c90 	strh.w	r2, [r3, #-144]
    size += 2;
 800f07a:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800f07e:	3302      	adds	r3, #2
 800f080:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
    Handle_Packets_Pair_Entry[i].HC_Num_Of_Completed_Packets = rp0->Handle_Packets_Pair_Entry[i].HC_Num_Of_Completed_Packets;
 800f084:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800f088:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800f08c:	009b      	lsls	r3, r3, #2
 800f08e:	4413      	add	r3, r2
 800f090:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800f094:	b29a      	uxth	r2, r3
 800f096:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800f09a:	009b      	lsls	r3, r3, #2
 800f09c:	3398      	adds	r3, #152	; 0x98
 800f09e:	443b      	add	r3, r7
 800f0a0:	f823 2c8e 	strh.w	r2, [r3, #-142]
    size += 2;
 800f0a4:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800f0a8:	3302      	adds	r3, #2
 800f0aa:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  for (i = 0; i < rp0->Number_of_Handles; i++) {
 800f0ae:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800f0b2:	3301      	adds	r3, #1
 800f0b4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800f0b8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800f0bc:	781b      	ldrb	r3, [r3, #0]
 800f0be:	461a      	mov	r2, r3
 800f0c0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800f0c4:	4293      	cmp	r3, r2
 800f0c6:	dbc8      	blt.n	800f05a <hci_number_of_completed_packets_event_process+0x22>
  }
  hci_number_of_completed_packets_event(rp0->Number_of_Handles,
 800f0c8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800f0cc:	781b      	ldrb	r3, [r3, #0]
 800f0ce:	f107 0208 	add.w	r2, r7, #8
 800f0d2:	4611      	mov	r1, r2
 800f0d4:	4618      	mov	r0, r3
 800f0d6:	f000 ff71 	bl	800ffbc <hci_number_of_completed_packets_event>
                                        Handle_Packets_Pair_Entry);

  return status;
 800f0da:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
}
 800f0de:	4618      	mov	r0, r3
 800f0e0:	3798      	adds	r7, #152	; 0x98
 800f0e2:	46bd      	mov	sp, r7
 800f0e4:	bd80      	pop	{r7, pc}

0800f0e6 <hci_data_buffer_overflow_event_process>:
 *        - 0x01: ACL Buffer Overflow
 * @retval None
 */

tBleStatus hci_data_buffer_overflow_event_process(uint8_t *buffer_in)
{
 800f0e6:	b580      	push	{r7, lr}
 800f0e8:	b084      	sub	sp, #16
 800f0ea:	af00      	add	r7, sp, #0
 800f0ec:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800f0ee:	2300      	movs	r3, #0
 800f0f0:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_data_buffer_overflow_event_rp0 *rp0 = (hci_data_buffer_overflow_event_rp0 *)buffer_in;
 800f0f2:	687b      	ldr	r3, [r7, #4]
 800f0f4:	60bb      	str	r3, [r7, #8]
  hci_data_buffer_overflow_event(rp0->Link_Type);
 800f0f6:	68bb      	ldr	r3, [r7, #8]
 800f0f8:	781b      	ldrb	r3, [r3, #0]
 800f0fa:	4618      	mov	r0, r3
 800f0fc:	f000 ff6a 	bl	800ffd4 <hci_data_buffer_overflow_event>

  return status;
 800f100:	7bfb      	ldrb	r3, [r7, #15]
}
 800f102:	4618      	mov	r0, r3
 800f104:	3710      	adds	r7, #16
 800f106:	46bd      	mov	sp, r7
 800f108:	bd80      	pop	{r7, pc}

0800f10a <hci_encryption_key_refresh_complete_event_process>:
 *        - 0x0000 ... 0x0EFF
 * @retval None
 */

tBleStatus hci_encryption_key_refresh_complete_event_process(uint8_t *buffer_in)
{
 800f10a:	b580      	push	{r7, lr}
 800f10c:	b084      	sub	sp, #16
 800f10e:	af00      	add	r7, sp, #0
 800f110:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800f112:	2300      	movs	r3, #0
 800f114:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_encryption_key_refresh_complete_event_rp0 *rp0 = (hci_encryption_key_refresh_complete_event_rp0 *)buffer_in;
 800f116:	687b      	ldr	r3, [r7, #4]
 800f118:	60bb      	str	r3, [r7, #8]
  hci_encryption_key_refresh_complete_event(rp0->Status,
 800f11a:	68bb      	ldr	r3, [r7, #8]
 800f11c:	781a      	ldrb	r2, [r3, #0]
 800f11e:	68bb      	ldr	r3, [r7, #8]
 800f120:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800f124:	b29b      	uxth	r3, r3
 800f126:	4619      	mov	r1, r3
 800f128:	4610      	mov	r0, r2
 800f12a:	f000 ff5e 	bl	800ffea <hci_encryption_key_refresh_complete_event>
                                            rp0->Connection_Handle);

  return status;
 800f12e:	7bfb      	ldrb	r3, [r7, #15]
}
 800f130:	4618      	mov	r0, r3
 800f132:	3710      	adds	r7, #16
 800f134:	46bd      	mov	sp, r7
 800f136:	bd80      	pop	{r7, pc}

0800f138 <aci_blue_initialized_event_process>:
 *        - 0x09: System reset due to ECC error
 * @retval None
 */

tBleStatus aci_blue_initialized_event_process(uint8_t *buffer_in)
{
 800f138:	b580      	push	{r7, lr}
 800f13a:	b084      	sub	sp, #16
 800f13c:	af00      	add	r7, sp, #0
 800f13e:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800f140:	2300      	movs	r3, #0
 800f142:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_blue_initialized_event_rp0 *rp0 = (aci_blue_initialized_event_rp0 *)buffer_in;
 800f144:	687b      	ldr	r3, [r7, #4]
 800f146:	60bb      	str	r3, [r7, #8]
  aci_blue_initialized_event(rp0->Reason_Code);
 800f148:	68bb      	ldr	r3, [r7, #8]
 800f14a:	781b      	ldrb	r3, [r3, #0]
 800f14c:	4618      	mov	r0, r3
 800f14e:	f001 f9b8 	bl	80104c2 <aci_blue_initialized_event>

  return status;
 800f152:	7bfb      	ldrb	r3, [r7, #15]
}
 800f154:	4618      	mov	r0, r3
 800f156:	3710      	adds	r7, #16
 800f158:	46bd      	mov	sp, r7
 800f15a:	bd80      	pop	{r7, pc}

0800f15c <aci_blue_events_lost_event_process>:
 *        - 0x0080000000000000: ACI_GAP_KEYPRESS_NOTIFICATION_EVENT
 * @retval None
 */

tBleStatus aci_blue_events_lost_event_process(uint8_t *buffer_in)
{
 800f15c:	b580      	push	{r7, lr}
 800f15e:	b084      	sub	sp, #16
 800f160:	af00      	add	r7, sp, #0
 800f162:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800f164:	2300      	movs	r3, #0
 800f166:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_blue_events_lost_event_rp0 *rp0 = (aci_blue_events_lost_event_rp0 *)buffer_in;
 800f168:	687b      	ldr	r3, [r7, #4]
 800f16a:	60bb      	str	r3, [r7, #8]
  aci_blue_events_lost_event(rp0->Lost_Events);
 800f16c:	68bb      	ldr	r3, [r7, #8]
 800f16e:	4618      	mov	r0, r3
 800f170:	f001 f9b2 	bl	80104d8 <aci_blue_events_lost_event>

  return status;
 800f174:	7bfb      	ldrb	r3, [r7, #15]
}
 800f176:	4618      	mov	r0, r3
 800f178:	3710      	adds	r7, #16
 800f17a:	46bd      	mov	sp, r7
 800f17c:	bd80      	pop	{r7, pc}

0800f17e <aci_blue_crash_info_event_process>:
 * @param Debug_Data Debug data
 * @retval None
 */

tBleStatus aci_blue_crash_info_event_process(uint8_t *buffer_in)
{
 800f17e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f182:	b08d      	sub	sp, #52	; 0x34
 800f184:	af08      	add	r7, sp, #32
 800f186:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800f188:	2300      	movs	r3, #0
 800f18a:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_blue_crash_info_event_rp0 *rp0 = (aci_blue_crash_info_event_rp0 *)buffer_in;
 800f18c:	687b      	ldr	r3, [r7, #4]
 800f18e:	60bb      	str	r3, [r7, #8]
  aci_blue_crash_info_event(rp0->Crash_Type,
 800f190:	68bb      	ldr	r3, [r7, #8]
 800f192:	f893 c000 	ldrb.w	ip, [r3]
 800f196:	68bb      	ldr	r3, [r7, #8]
 800f198:	f8d3 e001 	ldr.w	lr, [r3, #1]
 800f19c:	68bb      	ldr	r3, [r7, #8]
 800f19e:	f8d3 8005 	ldr.w	r8, [r3, #5]
 800f1a2:	68bb      	ldr	r3, [r7, #8]
 800f1a4:	f8d3 9009 	ldr.w	r9, [r3, #9]
 800f1a8:	68bb      	ldr	r3, [r7, #8]
 800f1aa:	f8d3 300d 	ldr.w	r3, [r3, #13]
 800f1ae:	603b      	str	r3, [r7, #0]
 800f1b0:	68ba      	ldr	r2, [r7, #8]
 800f1b2:	f8d2 2011 	ldr.w	r2, [r2, #17]
 800f1b6:	68b9      	ldr	r1, [r7, #8]
 800f1b8:	f8d1 1015 	ldr.w	r1, [r1, #21]
 800f1bc:	68b8      	ldr	r0, [r7, #8]
 800f1be:	f8d0 0019 	ldr.w	r0, [r0, #25]
 800f1c2:	68bc      	ldr	r4, [r7, #8]
 800f1c4:	f8d4 401d 	ldr.w	r4, [r4, #29]
 800f1c8:	68bd      	ldr	r5, [r7, #8]
 800f1ca:	f8d5 5021 	ldr.w	r5, [r5, #33]	; 0x21
 800f1ce:	68be      	ldr	r6, [r7, #8]
 800f1d0:	f896 6025 	ldrb.w	r6, [r6, #37]	; 0x25
                            rp0->R12,
                            rp0->LR,
                            rp0->PC,
                            rp0->xPSR,
                            rp0->Debug_Data_Length,
                            rp0->Debug_Data);
 800f1d4:	68bb      	ldr	r3, [r7, #8]
 800f1d6:	3326      	adds	r3, #38	; 0x26
  aci_blue_crash_info_event(rp0->Crash_Type,
 800f1d8:	9307      	str	r3, [sp, #28]
 800f1da:	9606      	str	r6, [sp, #24]
 800f1dc:	9505      	str	r5, [sp, #20]
 800f1de:	9404      	str	r4, [sp, #16]
 800f1e0:	9003      	str	r0, [sp, #12]
 800f1e2:	9102      	str	r1, [sp, #8]
 800f1e4:	9201      	str	r2, [sp, #4]
 800f1e6:	683b      	ldr	r3, [r7, #0]
 800f1e8:	9300      	str	r3, [sp, #0]
 800f1ea:	464b      	mov	r3, r9
 800f1ec:	4642      	mov	r2, r8
 800f1ee:	4671      	mov	r1, lr
 800f1f0:	4660      	mov	r0, ip
 800f1f2:	f001 f97b 	bl	80104ec <aci_blue_crash_info_event>

  return status;
 800f1f6:	7bfb      	ldrb	r3, [r7, #15]
}
 800f1f8:	4618      	mov	r0, r3
 800f1fa:	3714      	adds	r7, #20
 800f1fc:	46bd      	mov	sp, r7
 800f1fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800f202 <aci_hal_end_of_radio_activity_event_process>:
 *        time units.
 * @retval None
 */

tBleStatus aci_hal_end_of_radio_activity_event_process(uint8_t *buffer_in)
{
 800f202:	b580      	push	{r7, lr}
 800f204:	b084      	sub	sp, #16
 800f206:	af00      	add	r7, sp, #0
 800f208:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800f20a:	2300      	movs	r3, #0
 800f20c:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_hal_end_of_radio_activity_event_rp0 *rp0 = (aci_hal_end_of_radio_activity_event_rp0 *)buffer_in;
 800f20e:	687b      	ldr	r3, [r7, #4]
 800f210:	60bb      	str	r3, [r7, #8]
  aci_hal_end_of_radio_activity_event(rp0->Last_State,
 800f212:	68bb      	ldr	r3, [r7, #8]
 800f214:	7818      	ldrb	r0, [r3, #0]
 800f216:	68bb      	ldr	r3, [r7, #8]
 800f218:	7859      	ldrb	r1, [r3, #1]
 800f21a:	68bb      	ldr	r3, [r7, #8]
 800f21c:	f8d3 3002 	ldr.w	r3, [r3, #2]
 800f220:	461a      	mov	r2, r3
 800f222:	f001 f971 	bl	8010508 <aci_hal_end_of_radio_activity_event>
                                      rp0->Next_State,
                                      rp0->Next_State_SysTime);

  return status;
 800f226:	7bfb      	ldrb	r3, [r7, #15]
}
 800f228:	4618      	mov	r0, r3
 800f22a:	3710      	adds	r7, #16
 800f22c:	46bd      	mov	sp, r7
 800f22e:	bd80      	pop	{r7, pc}

0800f230 <aci_hal_scan_req_report_event_process>:
 *        peer device
 * @retval None
 */

tBleStatus aci_hal_scan_req_report_event_process(uint8_t *buffer_in)
{
 800f230:	b580      	push	{r7, lr}
 800f232:	b084      	sub	sp, #16
 800f234:	af00      	add	r7, sp, #0
 800f236:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800f238:	2300      	movs	r3, #0
 800f23a:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_hal_scan_req_report_event_rp0 *rp0 = (aci_hal_scan_req_report_event_rp0 *)buffer_in;
 800f23c:	687b      	ldr	r3, [r7, #4]
 800f23e:	60bb      	str	r3, [r7, #8]
  aci_hal_scan_req_report_event(rp0->RSSI,
 800f240:	68bb      	ldr	r3, [r7, #8]
 800f242:	f993 0000 	ldrsb.w	r0, [r3]
 800f246:	68bb      	ldr	r3, [r7, #8]
 800f248:	7859      	ldrb	r1, [r3, #1]
                                rp0->Peer_Address_Type,
                                rp0->Peer_Address);
 800f24a:	68bb      	ldr	r3, [r7, #8]
 800f24c:	3302      	adds	r3, #2
  aci_hal_scan_req_report_event(rp0->RSSI,
 800f24e:	461a      	mov	r2, r3
 800f250:	f001 f968 	bl	8010524 <aci_hal_scan_req_report_event>

  return status;
 800f254:	7bfb      	ldrb	r3, [r7, #15]
}
 800f256:	4618      	mov	r0, r3
 800f258:	3710      	adds	r7, #16
 800f25a:	46bd      	mov	sp, r7
 800f25c:	bd80      	pop	{r7, pc}

0800f25e <aci_hal_fw_error_event_process>:
 *        the connection handle where the abnormal condition has occurred.
 * @retval None
 */

tBleStatus aci_hal_fw_error_event_process(uint8_t *buffer_in)
{
 800f25e:	b580      	push	{r7, lr}
 800f260:	b084      	sub	sp, #16
 800f262:	af00      	add	r7, sp, #0
 800f264:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800f266:	2300      	movs	r3, #0
 800f268:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_hal_fw_error_event_rp0 *rp0 = (aci_hal_fw_error_event_rp0 *)buffer_in;
 800f26a:	687b      	ldr	r3, [r7, #4]
 800f26c:	60bb      	str	r3, [r7, #8]
  aci_hal_fw_error_event(rp0->FW_Error_Type,
 800f26e:	68bb      	ldr	r3, [r7, #8]
 800f270:	7818      	ldrb	r0, [r3, #0]
 800f272:	68bb      	ldr	r3, [r7, #8]
 800f274:	7859      	ldrb	r1, [r3, #1]
                         rp0->Data_Length,
                         rp0->Data);
 800f276:	68bb      	ldr	r3, [r7, #8]
 800f278:	3302      	adds	r3, #2
  aci_hal_fw_error_event(rp0->FW_Error_Type,
 800f27a:	461a      	mov	r2, r3
 800f27c:	f001 f960 	bl	8010540 <aci_hal_fw_error_event>

  return status;
 800f280:	7bfb      	ldrb	r3, [r7, #15]
}
 800f282:	4618      	mov	r0, r3
 800f284:	3710      	adds	r7, #16
 800f286:	46bd      	mov	sp, r7
 800f288:	bd80      	pop	{r7, pc}

0800f28a <aci_gap_limited_discoverable_event_process>:
 *        discoverable mode ends due to timeout. The timeout is 180 seconds.
 * @retval None
 */

tBleStatus aci_gap_limited_discoverable_event_process(uint8_t *buffer_in)
{
 800f28a:	b580      	push	{r7, lr}
 800f28c:	b084      	sub	sp, #16
 800f28e:	af00      	add	r7, sp, #0
 800f290:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800f292:	2300      	movs	r3, #0
 800f294:	73fb      	strb	r3, [r7, #15]
  aci_gap_limited_discoverable_event();
 800f296:	f000 ff3e 	bl	8010116 <aci_gap_limited_discoverable_event>

  return status;
 800f29a:	7bfb      	ldrb	r3, [r7, #15]
}
 800f29c:	4618      	mov	r0, r3
 800f29e:	3710      	adds	r7, #16
 800f2a0:	46bd      	mov	sp, r7
 800f2a2:	bd80      	pop	{r7, pc}

0800f2a4 <aci_gap_pairing_complete_event_process>:
 *        - 0x0C: SMP_SC_NUMCOMPARISON_FAILED
 * @retval None
 */

tBleStatus aci_gap_pairing_complete_event_process(uint8_t *buffer_in)
{
 800f2a4:	b580      	push	{r7, lr}
 800f2a6:	b084      	sub	sp, #16
 800f2a8:	af00      	add	r7, sp, #0
 800f2aa:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800f2ac:	2300      	movs	r3, #0
 800f2ae:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_pairing_complete_event_rp0 *rp0 = (aci_gap_pairing_complete_event_rp0 *)buffer_in;
 800f2b0:	687b      	ldr	r3, [r7, #4]
 800f2b2:	60bb      	str	r3, [r7, #8]
  aci_gap_pairing_complete_event(rp0->Connection_Handle,
 800f2b4:	68bb      	ldr	r3, [r7, #8]
 800f2b6:	881b      	ldrh	r3, [r3, #0]
 800f2b8:	b298      	uxth	r0, r3
 800f2ba:	68bb      	ldr	r3, [r7, #8]
 800f2bc:	7899      	ldrb	r1, [r3, #2]
 800f2be:	68bb      	ldr	r3, [r7, #8]
 800f2c0:	78db      	ldrb	r3, [r3, #3]
 800f2c2:	461a      	mov	r2, r3
 800f2c4:	f7f7 f96e 	bl	80065a4 <aci_gap_pairing_complete_event>
                                 rp0->Status,
                                 rp0->Reason);

  return status;
 800f2c8:	7bfb      	ldrb	r3, [r7, #15]
}
 800f2ca:	4618      	mov	r0, r3
 800f2cc:	3710      	adds	r7, #16
 800f2ce:	46bd      	mov	sp, r7
 800f2d0:	bd80      	pop	{r7, pc}

0800f2d2 <aci_gap_pass_key_req_event_process>:
 *        requested.
 * @retval None
 */

tBleStatus aci_gap_pass_key_req_event_process(uint8_t *buffer_in)
{
 800f2d2:	b580      	push	{r7, lr}
 800f2d4:	b084      	sub	sp, #16
 800f2d6:	af00      	add	r7, sp, #0
 800f2d8:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800f2da:	2300      	movs	r3, #0
 800f2dc:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_pass_key_req_event_rp0 *rp0 = (aci_gap_pass_key_req_event_rp0 *)buffer_in;
 800f2de:	687b      	ldr	r3, [r7, #4]
 800f2e0:	60bb      	str	r3, [r7, #8]
  aci_gap_pass_key_req_event(rp0->Connection_Handle);
 800f2e2:	68bb      	ldr	r3, [r7, #8]
 800f2e4:	881b      	ldrh	r3, [r3, #0]
 800f2e6:	b29b      	uxth	r3, r3
 800f2e8:	4618      	mov	r0, r3
 800f2ea:	f7f7 f945 	bl	8006578 <aci_gap_pass_key_req_event>

  return status;
 800f2ee:	7bfb      	ldrb	r3, [r7, #15]
}
 800f2f0:	4618      	mov	r0, r3
 800f2f2:	3710      	adds	r7, #16
 800f2f4:	46bd      	mov	sp, r7
 800f2f6:	bd80      	pop	{r7, pc}

0800f2f8 <aci_gap_authorization_req_event_process>:
 *        requested.
 * @retval None
 */

tBleStatus aci_gap_authorization_req_event_process(uint8_t *buffer_in)
{
 800f2f8:	b580      	push	{r7, lr}
 800f2fa:	b084      	sub	sp, #16
 800f2fc:	af00      	add	r7, sp, #0
 800f2fe:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800f300:	2300      	movs	r3, #0
 800f302:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_authorization_req_event_rp0 *rp0 = (aci_gap_authorization_req_event_rp0 *)buffer_in;
 800f304:	687b      	ldr	r3, [r7, #4]
 800f306:	60bb      	str	r3, [r7, #8]
  aci_gap_authorization_req_event(rp0->Connection_Handle);
 800f308:	68bb      	ldr	r3, [r7, #8]
 800f30a:	881b      	ldrh	r3, [r3, #0]
 800f30c:	b29b      	uxth	r3, r3
 800f30e:	4618      	mov	r0, r3
 800f310:	f000 ff08 	bl	8010124 <aci_gap_authorization_req_event>

  return status;
 800f314:	7bfb      	ldrb	r3, [r7, #15]
}
 800f316:	4618      	mov	r0, r3
 800f318:	3710      	adds	r7, #16
 800f31a:	46bd      	mov	sp, r7
 800f31c:	bd80      	pop	{r7, pc}

0800f31e <aci_gap_slave_security_initiated_event_process>:
 *        successfully sent to the master.
 * @retval None
 */

tBleStatus aci_gap_slave_security_initiated_event_process(uint8_t *buffer_in)
{
 800f31e:	b580      	push	{r7, lr}
 800f320:	b084      	sub	sp, #16
 800f322:	af00      	add	r7, sp, #0
 800f324:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800f326:	2300      	movs	r3, #0
 800f328:	73fb      	strb	r3, [r7, #15]
  aci_gap_slave_security_initiated_event();
 800f32a:	f000 ff06 	bl	801013a <aci_gap_slave_security_initiated_event>

  return status;
 800f32e:	7bfb      	ldrb	r3, [r7, #15]
}
 800f330:	4618      	mov	r0, r3
 800f332:	3710      	adds	r7, #16
 800f334:	46bd      	mov	sp, r7
 800f336:	bd80      	pop	{r7, pc}

0800f338 <aci_gap_bond_lost_event_process>:
 *        force_rebond set to 1.
 * @retval None
 */

tBleStatus aci_gap_bond_lost_event_process(uint8_t *buffer_in)
{
 800f338:	b580      	push	{r7, lr}
 800f33a:	b084      	sub	sp, #16
 800f33c:	af00      	add	r7, sp, #0
 800f33e:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800f340:	2300      	movs	r3, #0
 800f342:	73fb      	strb	r3, [r7, #15]
  aci_gap_bond_lost_event();
 800f344:	f000 ff00 	bl	8010148 <aci_gap_bond_lost_event>

  return status;
 800f348:	7bfb      	ldrb	r3, [r7, #15]
}
 800f34a:	4618      	mov	r0, r3
 800f34c:	3710      	adds	r7, #16
 800f34e:	46bd      	mov	sp, r7
 800f350:	bd80      	pop	{r7, pc}

0800f352 <aci_gap_proc_complete_event_process>:
 *        of the peer device if the procedure completed successfully.
 * @retval None
 */

tBleStatus aci_gap_proc_complete_event_process(uint8_t *buffer_in)
{
 800f352:	b580      	push	{r7, lr}
 800f354:	b084      	sub	sp, #16
 800f356:	af00      	add	r7, sp, #0
 800f358:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800f35a:	2300      	movs	r3, #0
 800f35c:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_proc_complete_event_rp0 *rp0 = (aci_gap_proc_complete_event_rp0 *)buffer_in;
 800f35e:	687b      	ldr	r3, [r7, #4]
 800f360:	60bb      	str	r3, [r7, #8]
  aci_gap_proc_complete_event(rp0->Procedure_Code,
 800f362:	68bb      	ldr	r3, [r7, #8]
 800f364:	7818      	ldrb	r0, [r3, #0]
 800f366:	68bb      	ldr	r3, [r7, #8]
 800f368:	7859      	ldrb	r1, [r3, #1]
 800f36a:	68bb      	ldr	r3, [r7, #8]
 800f36c:	789a      	ldrb	r2, [r3, #2]
                              rp0->Status,
                              rp0->Data_Length,
                              rp0->Data);
 800f36e:	68bb      	ldr	r3, [r7, #8]
 800f370:	3303      	adds	r3, #3
  aci_gap_proc_complete_event(rp0->Procedure_Code,
 800f372:	f000 fef0 	bl	8010156 <aci_gap_proc_complete_event>

  return status;
 800f376:	7bfb      	ldrb	r3, [r7, #15]
}
 800f378:	4618      	mov	r0, r3
 800f37a:	3710      	adds	r7, #16
 800f37c:	46bd      	mov	sp, r7
 800f37e:	bd80      	pop	{r7, pc}

0800f380 <aci_gap_addr_not_resolved_event_process>:
 *        could not be resolved with any of the stored IRK's.
 * @retval None
 */

tBleStatus aci_gap_addr_not_resolved_event_process(uint8_t *buffer_in)
{
 800f380:	b580      	push	{r7, lr}
 800f382:	b084      	sub	sp, #16
 800f384:	af00      	add	r7, sp, #0
 800f386:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800f388:	2300      	movs	r3, #0
 800f38a:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_addr_not_resolved_event_rp0 *rp0 = (aci_gap_addr_not_resolved_event_rp0 *)buffer_in;
 800f38c:	687b      	ldr	r3, [r7, #4]
 800f38e:	60bb      	str	r3, [r7, #8]
  aci_gap_addr_not_resolved_event(rp0->Connection_Handle);
 800f390:	68bb      	ldr	r3, [r7, #8]
 800f392:	881b      	ldrh	r3, [r3, #0]
 800f394:	b29b      	uxth	r3, r3
 800f396:	4618      	mov	r0, r3
 800f398:	f000 feed 	bl	8010176 <aci_gap_addr_not_resolved_event>

  return status;
 800f39c:	7bfb      	ldrb	r3, [r7, #15]
}
 800f39e:	4618      	mov	r0, r3
 800f3a0:	3710      	adds	r7, #16
 800f3a2:	46bd      	mov	sp, r7
 800f3a4:	bd80      	pop	{r7, pc}

0800f3a6 <aci_gap_numeric_comparison_value_event_process>:
 * @param Numeric_Value
 * @retval None
 */

tBleStatus aci_gap_numeric_comparison_value_event_process(uint8_t *buffer_in)
{
 800f3a6:	b580      	push	{r7, lr}
 800f3a8:	b084      	sub	sp, #16
 800f3aa:	af00      	add	r7, sp, #0
 800f3ac:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800f3ae:	2300      	movs	r3, #0
 800f3b0:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_numeric_comparison_value_event_rp0 *rp0 = (aci_gap_numeric_comparison_value_event_rp0 *)buffer_in;
 800f3b2:	687b      	ldr	r3, [r7, #4]
 800f3b4:	60bb      	str	r3, [r7, #8]
  aci_gap_numeric_comparison_value_event(rp0->Connection_Handle,
 800f3b6:	68bb      	ldr	r3, [r7, #8]
 800f3b8:	881b      	ldrh	r3, [r3, #0]
 800f3ba:	b29a      	uxth	r2, r3
 800f3bc:	68bb      	ldr	r3, [r7, #8]
 800f3be:	f8d3 3002 	ldr.w	r3, [r3, #2]
 800f3c2:	4619      	mov	r1, r3
 800f3c4:	4610      	mov	r0, r2
 800f3c6:	f000 fee1 	bl	801018c <aci_gap_numeric_comparison_value_event>
                                         rp0->Numeric_Value);

  return status;
 800f3ca:	7bfb      	ldrb	r3, [r7, #15]
}
 800f3cc:	4618      	mov	r0, r3
 800f3ce:	3710      	adds	r7, #16
 800f3d0:	46bd      	mov	sp, r7
 800f3d2:	bd80      	pop	{r7, pc}

0800f3d4 <aci_gap_keypress_notification_event_process>:
 *        - 0x04: PASSKEY_ENTRY_COMPLETED
 * @retval None
 */

tBleStatus aci_gap_keypress_notification_event_process(uint8_t *buffer_in)
{
 800f3d4:	b580      	push	{r7, lr}
 800f3d6:	b084      	sub	sp, #16
 800f3d8:	af00      	add	r7, sp, #0
 800f3da:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800f3dc:	2300      	movs	r3, #0
 800f3de:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_keypress_notification_event_rp0 *rp0 = (aci_gap_keypress_notification_event_rp0 *)buffer_in;
 800f3e0:	687b      	ldr	r3, [r7, #4]
 800f3e2:	60bb      	str	r3, [r7, #8]
  aci_gap_keypress_notification_event(rp0->Connection_Handle,
 800f3e4:	68bb      	ldr	r3, [r7, #8]
 800f3e6:	881b      	ldrh	r3, [r3, #0]
 800f3e8:	b29a      	uxth	r2, r3
 800f3ea:	68bb      	ldr	r3, [r7, #8]
 800f3ec:	789b      	ldrb	r3, [r3, #2]
 800f3ee:	4619      	mov	r1, r3
 800f3f0:	4610      	mov	r0, r2
 800f3f2:	f000 fed7 	bl	80101a4 <aci_gap_keypress_notification_event>
                                      rp0->Notification_Type);

  return status;
 800f3f6:	7bfb      	ldrb	r3, [r7, #15]
}
 800f3f8:	4618      	mov	r0, r3
 800f3fa:	3710      	adds	r7, #16
 800f3fc:	46bd      	mov	sp, r7
 800f3fe:	bd80      	pop	{r7, pc}

0800f400 <aci_l2cap_connection_update_resp_event_process>:
 * @param Result
 * @retval None
 */

tBleStatus aci_l2cap_connection_update_resp_event_process(uint8_t *buffer_in)
{
 800f400:	b580      	push	{r7, lr}
 800f402:	b084      	sub	sp, #16
 800f404:	af00      	add	r7, sp, #0
 800f406:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800f408:	2300      	movs	r3, #0
 800f40a:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_l2cap_connection_update_resp_event_rp0 *rp0 = (aci_l2cap_connection_update_resp_event_rp0 *)buffer_in;
 800f40c:	687b      	ldr	r3, [r7, #4]
 800f40e:	60bb      	str	r3, [r7, #8]
  aci_l2cap_connection_update_resp_event(rp0->Connection_Handle,
 800f410:	68bb      	ldr	r3, [r7, #8]
 800f412:	881b      	ldrh	r3, [r3, #0]
 800f414:	b29a      	uxth	r2, r3
 800f416:	68bb      	ldr	r3, [r7, #8]
 800f418:	885b      	ldrh	r3, [r3, #2]
 800f41a:	b29b      	uxth	r3, r3
 800f41c:	4619      	mov	r1, r3
 800f41e:	4610      	mov	r0, r2
 800f420:	f001 f80b 	bl	801043a <aci_l2cap_connection_update_resp_event>
                                         rp0->Result);

  return status;
 800f424:	7bfb      	ldrb	r3, [r7, #15]
}
 800f426:	4618      	mov	r0, r3
 800f428:	3710      	adds	r7, #16
 800f42a:	46bd      	mov	sp, r7
 800f42c:	bd80      	pop	{r7, pc}

0800f42e <aci_l2cap_proc_timeout_event_process>:
 * @param Data
 * @retval None
 */

tBleStatus aci_l2cap_proc_timeout_event_process(uint8_t *buffer_in)
{
 800f42e:	b580      	push	{r7, lr}
 800f430:	b084      	sub	sp, #16
 800f432:	af00      	add	r7, sp, #0
 800f434:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800f436:	2300      	movs	r3, #0
 800f438:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_l2cap_proc_timeout_event_rp0 *rp0 = (aci_l2cap_proc_timeout_event_rp0 *)buffer_in;
 800f43a:	687b      	ldr	r3, [r7, #4]
 800f43c:	60bb      	str	r3, [r7, #8]
  aci_l2cap_proc_timeout_event(rp0->Connection_Handle,
 800f43e:	68bb      	ldr	r3, [r7, #8]
 800f440:	881b      	ldrh	r3, [r3, #0]
 800f442:	b298      	uxth	r0, r3
 800f444:	68bb      	ldr	r3, [r7, #8]
 800f446:	7899      	ldrb	r1, [r3, #2]
                               rp0->Data_Length,
                               rp0->Data);
 800f448:	68bb      	ldr	r3, [r7, #8]
 800f44a:	3303      	adds	r3, #3
  aci_l2cap_proc_timeout_event(rp0->Connection_Handle,
 800f44c:	461a      	mov	r2, r3
 800f44e:	f001 f802 	bl	8010456 <aci_l2cap_proc_timeout_event>

  return status;
 800f452:	7bfb      	ldrb	r3, [r7, #15]
}
 800f454:	4618      	mov	r0, r3
 800f456:	3710      	adds	r7, #16
 800f458:	46bd      	mov	sp, r7
 800f45a:	bd80      	pop	{r7, pc}

0800f45c <aci_l2cap_connection_update_req_event_process>:
 *        - 10 (100 ms)  ... 3200 (32000 ms) 
 * @retval None
 */

tBleStatus aci_l2cap_connection_update_req_event_process(uint8_t *buffer_in)
{
 800f45c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f45e:	b089      	sub	sp, #36	; 0x24
 800f460:	af04      	add	r7, sp, #16
 800f462:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800f464:	2300      	movs	r3, #0
 800f466:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_l2cap_connection_update_req_event_rp0 *rp0 = (aci_l2cap_connection_update_req_event_rp0 *)buffer_in;
 800f468:	687b      	ldr	r3, [r7, #4]
 800f46a:	60bb      	str	r3, [r7, #8]
  aci_l2cap_connection_update_req_event(rp0->Connection_Handle,
 800f46c:	68bb      	ldr	r3, [r7, #8]
 800f46e:	881b      	ldrh	r3, [r3, #0]
 800f470:	b298      	uxth	r0, r3
 800f472:	68bb      	ldr	r3, [r7, #8]
 800f474:	789c      	ldrb	r4, [r3, #2]
 800f476:	68bb      	ldr	r3, [r7, #8]
 800f478:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800f47c:	b29d      	uxth	r5, r3
 800f47e:	68bb      	ldr	r3, [r7, #8]
 800f480:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 800f484:	b29e      	uxth	r6, r3
 800f486:	68bb      	ldr	r3, [r7, #8]
 800f488:	f8b3 3007 	ldrh.w	r3, [r3, #7]
 800f48c:	b29b      	uxth	r3, r3
 800f48e:	68ba      	ldr	r2, [r7, #8]
 800f490:	f8b2 2009 	ldrh.w	r2, [r2, #9]
 800f494:	b292      	uxth	r2, r2
 800f496:	68b9      	ldr	r1, [r7, #8]
 800f498:	f8b1 100b 	ldrh.w	r1, [r1, #11]
 800f49c:	b289      	uxth	r1, r1
 800f49e:	9102      	str	r1, [sp, #8]
 800f4a0:	9201      	str	r2, [sp, #4]
 800f4a2:	9300      	str	r3, [sp, #0]
 800f4a4:	4633      	mov	r3, r6
 800f4a6:	462a      	mov	r2, r5
 800f4a8:	4621      	mov	r1, r4
 800f4aa:	f000 ffe2 	bl	8010472 <aci_l2cap_connection_update_req_event>
                                        rp0->Interval_Min,
                                        rp0->Interval_Max,
                                        rp0->Slave_Latency,
                                        rp0->Timeout_Multiplier);

  return status;
 800f4ae:	7bfb      	ldrb	r3, [r7, #15]
}
 800f4b0:	4618      	mov	r0, r3
 800f4b2:	3714      	adds	r7, #20
 800f4b4:	46bd      	mov	sp, r7
 800f4b6:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800f4b8 <aci_l2cap_command_reject_event_process>:
 * @param Data Data field associated with Reason
 * @retval None
 */

tBleStatus aci_l2cap_command_reject_event_process(uint8_t *buffer_in)
{
 800f4b8:	b590      	push	{r4, r7, lr}
 800f4ba:	b087      	sub	sp, #28
 800f4bc:	af02      	add	r7, sp, #8
 800f4be:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800f4c0:	2300      	movs	r3, #0
 800f4c2:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_l2cap_command_reject_event_rp0 *rp0 = (aci_l2cap_command_reject_event_rp0 *)buffer_in;
 800f4c4:	687b      	ldr	r3, [r7, #4]
 800f4c6:	60bb      	str	r3, [r7, #8]
  aci_l2cap_command_reject_event(rp0->Connection_Handle,
 800f4c8:	68bb      	ldr	r3, [r7, #8]
 800f4ca:	881b      	ldrh	r3, [r3, #0]
 800f4cc:	b298      	uxth	r0, r3
 800f4ce:	68bb      	ldr	r3, [r7, #8]
 800f4d0:	7899      	ldrb	r1, [r3, #2]
 800f4d2:	68bb      	ldr	r3, [r7, #8]
 800f4d4:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800f4d8:	b29a      	uxth	r2, r3
 800f4da:	68bb      	ldr	r3, [r7, #8]
 800f4dc:	795c      	ldrb	r4, [r3, #5]
                                 rp0->Identifier,
                                 rp0->Reason,
                                 rp0->Data_Length,
                                 rp0->Data);
 800f4de:	68bb      	ldr	r3, [r7, #8]
 800f4e0:	3306      	adds	r3, #6
  aci_l2cap_command_reject_event(rp0->Connection_Handle,
 800f4e2:	9300      	str	r3, [sp, #0]
 800f4e4:	4623      	mov	r3, r4
 800f4e6:	f000 ffd8 	bl	801049a <aci_l2cap_command_reject_event>

  return status;
 800f4ea:	7bfb      	ldrb	r3, [r7, #15]
}
 800f4ec:	4618      	mov	r0, r3
 800f4ee:	3714      	adds	r7, #20
 800f4f0:	46bd      	mov	sp, r7
 800f4f2:	bd90      	pop	{r4, r7, pc}

0800f4f4 <aci_gatt_attribute_modified_event_process>:
 * @param Attr_Data The modified value
 * @retval None
 */

tBleStatus aci_gatt_attribute_modified_event_process(uint8_t *buffer_in)
{
 800f4f4:	b590      	push	{r4, r7, lr}
 800f4f6:	b087      	sub	sp, #28
 800f4f8:	af02      	add	r7, sp, #8
 800f4fa:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800f4fc:	2300      	movs	r3, #0
 800f4fe:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_attribute_modified_event_rp0 *rp0 = (aci_gatt_attribute_modified_event_rp0 *)buffer_in;
 800f500:	687b      	ldr	r3, [r7, #4]
 800f502:	60bb      	str	r3, [r7, #8]
  aci_gatt_attribute_modified_event(rp0->Connection_Handle,
 800f504:	68bb      	ldr	r3, [r7, #8]
 800f506:	881b      	ldrh	r3, [r3, #0]
 800f508:	b298      	uxth	r0, r3
 800f50a:	68bb      	ldr	r3, [r7, #8]
 800f50c:	885b      	ldrh	r3, [r3, #2]
 800f50e:	b299      	uxth	r1, r3
 800f510:	68bb      	ldr	r3, [r7, #8]
 800f512:	889b      	ldrh	r3, [r3, #4]
 800f514:	b29a      	uxth	r2, r3
 800f516:	68bb      	ldr	r3, [r7, #8]
 800f518:	88db      	ldrh	r3, [r3, #6]
 800f51a:	b29c      	uxth	r4, r3
                                    rp0->Attr_Handle,
                                    rp0->Offset,
                                    rp0->Attr_Data_Length,
                                    rp0->Attr_Data);
 800f51c:	68bb      	ldr	r3, [r7, #8]
 800f51e:	3308      	adds	r3, #8
  aci_gatt_attribute_modified_event(rp0->Connection_Handle,
 800f520:	9300      	str	r3, [sp, #0]
 800f522:	4623      	mov	r3, r4
 800f524:	f7f7 f80b 	bl	800653e <aci_gatt_attribute_modified_event>

  return status;
 800f528:	7bfb      	ldrb	r3, [r7, #15]
}
 800f52a:	4618      	mov	r0, r3
 800f52c:	3714      	adds	r7, #20
 800f52e:	46bd      	mov	sp, r7
 800f530:	bd90      	pop	{r4, r7, pc}

0800f532 <aci_gatt_proc_timeout_event_process>:
 *        timed out
 * @retval None
 */

tBleStatus aci_gatt_proc_timeout_event_process(uint8_t *buffer_in)
{
 800f532:	b580      	push	{r7, lr}
 800f534:	b084      	sub	sp, #16
 800f536:	af00      	add	r7, sp, #0
 800f538:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800f53a:	2300      	movs	r3, #0
 800f53c:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_proc_timeout_event_rp0 *rp0 = (aci_gatt_proc_timeout_event_rp0 *)buffer_in;
 800f53e:	687b      	ldr	r3, [r7, #4]
 800f540:	60bb      	str	r3, [r7, #8]
  aci_gatt_proc_timeout_event(rp0->Connection_Handle);
 800f542:	68bb      	ldr	r3, [r7, #8]
 800f544:	881b      	ldrh	r3, [r3, #0]
 800f546:	b29b      	uxth	r3, r3
 800f548:	4618      	mov	r0, r3
 800f54a:	f000 fe39 	bl	80101c0 <aci_gatt_proc_timeout_event>

  return status;
 800f54e:	7bfb      	ldrb	r3, [r7, #15]
}
 800f550:	4618      	mov	r0, r3
 800f552:	3710      	adds	r7, #16
 800f554:	46bd      	mov	sp, r7
 800f556:	bd80      	pop	{r7, pc}

0800f558 <aci_att_exchange_mtu_resp_event_process>:
 * @param Server_RX_MTU ATT_MTU value agreed between server and client
 * @retval None
 */

tBleStatus aci_att_exchange_mtu_resp_event_process(uint8_t *buffer_in)
{
 800f558:	b580      	push	{r7, lr}
 800f55a:	b084      	sub	sp, #16
 800f55c:	af00      	add	r7, sp, #0
 800f55e:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800f560:	2300      	movs	r3, #0
 800f562:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_exchange_mtu_resp_event_rp0 *rp0 = (aci_att_exchange_mtu_resp_event_rp0 *)buffer_in;
 800f564:	687b      	ldr	r3, [r7, #4]
 800f566:	60bb      	str	r3, [r7, #8]
  aci_att_exchange_mtu_resp_event(rp0->Connection_Handle,
 800f568:	68bb      	ldr	r3, [r7, #8]
 800f56a:	881b      	ldrh	r3, [r3, #0]
 800f56c:	b29a      	uxth	r2, r3
 800f56e:	68bb      	ldr	r3, [r7, #8]
 800f570:	885b      	ldrh	r3, [r3, #2]
 800f572:	b29b      	uxth	r3, r3
 800f574:	4619      	mov	r1, r3
 800f576:	4610      	mov	r0, r2
 800f578:	f000 fe2d 	bl	80101d6 <aci_att_exchange_mtu_resp_event>
                                  rp0->Server_RX_MTU);

  return status;
 800f57c:	7bfb      	ldrb	r3, [r7, #15]
}
 800f57e:	4618      	mov	r0, r3
 800f580:	3710      	adds	r7, #16
 800f582:	46bd      	mov	sp, r7
 800f584:	bd80      	pop	{r7, pc}

0800f586 <aci_att_find_info_resp_event_process>:
 *        pair is:[2 octets for handle, 16 octets for UUIDs]
 * @retval None
 */

tBleStatus aci_att_find_info_resp_event_process(uint8_t *buffer_in)
{
 800f586:	b580      	push	{r7, lr}
 800f588:	b084      	sub	sp, #16
 800f58a:	af00      	add	r7, sp, #0
 800f58c:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800f58e:	2300      	movs	r3, #0
 800f590:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_find_info_resp_event_rp0 *rp0 = (aci_att_find_info_resp_event_rp0 *)buffer_in;
 800f592:	687b      	ldr	r3, [r7, #4]
 800f594:	60bb      	str	r3, [r7, #8]
  aci_att_find_info_resp_event(rp0->Connection_Handle,
 800f596:	68bb      	ldr	r3, [r7, #8]
 800f598:	881b      	ldrh	r3, [r3, #0]
 800f59a:	b298      	uxth	r0, r3
 800f59c:	68bb      	ldr	r3, [r7, #8]
 800f59e:	7899      	ldrb	r1, [r3, #2]
 800f5a0:	68bb      	ldr	r3, [r7, #8]
 800f5a2:	78da      	ldrb	r2, [r3, #3]
                               rp0->Format,
                               rp0->Event_Data_Length,
                               rp0->Handle_UUID_Pair);
 800f5a4:	68bb      	ldr	r3, [r7, #8]
 800f5a6:	3304      	adds	r3, #4
  aci_att_find_info_resp_event(rp0->Connection_Handle,
 800f5a8:	f000 fe23 	bl	80101f2 <aci_att_find_info_resp_event>

  return status;
 800f5ac:	7bfb      	ldrb	r3, [r7, #15]
}
 800f5ae:	4618      	mov	r0, r3
 800f5b0:	3710      	adds	r7, #16
 800f5b2:	46bd      	mov	sp, r7
 800f5b4:	bd80      	pop	{r7, pc}

0800f5b6 <aci_att_find_by_type_value_resp_event_process>:
 * @param Attribute_Group_Handle_Pair See @ref Attribute_Group_Handle_Pair_t
 * @retval None
 */

tBleStatus aci_att_find_by_type_value_resp_event_process(uint8_t *buffer_in)
{
 800f5b6:	b580      	push	{r7, lr}
 800f5b8:	b0a6      	sub	sp, #152	; 0x98
 800f5ba:	af00      	add	r7, sp, #0
 800f5bc:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800f5be:	2300      	movs	r3, #0
 800f5c0:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
  /* Input params */
  aci_att_find_by_type_value_resp_event_rp0 *rp0 = (aci_att_find_by_type_value_resp_event_rp0 *)buffer_in;
 800f5c4:	687b      	ldr	r3, [r7, #4]
 800f5c6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  uint8_t size = 3;
 800f5ca:	2303      	movs	r3, #3
 800f5cc:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  int i;
  Attribute_Group_Handle_Pair_t Attribute_Group_Handle_Pair[HCI_MAX_PAYLOAD_SIZE/sizeof(Attribute_Group_Handle_Pair_t)];
  for (i = 0; i < rp0->Num_of_Handle_Pair; i++) {
 800f5d0:	2300      	movs	r3, #0
 800f5d2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800f5d6:	e02e      	b.n	800f636 <aci_att_find_by_type_value_resp_event_process+0x80>
    Attribute_Group_Handle_Pair[i].Found_Attribute_Handle = rp0->Attribute_Group_Handle_Pair[i].Found_Attribute_Handle;
 800f5d8:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800f5dc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800f5e0:	009b      	lsls	r3, r3, #2
 800f5e2:	4413      	add	r3, r2
 800f5e4:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800f5e8:	b29a      	uxth	r2, r3
 800f5ea:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800f5ee:	009b      	lsls	r3, r3, #2
 800f5f0:	3398      	adds	r3, #152	; 0x98
 800f5f2:	443b      	add	r3, r7
 800f5f4:	f823 2c90 	strh.w	r2, [r3, #-144]
    size += 2;
 800f5f8:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800f5fc:	3302      	adds	r3, #2
 800f5fe:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
    Attribute_Group_Handle_Pair[i].Group_End_Handle = rp0->Attribute_Group_Handle_Pair[i].Group_End_Handle;
 800f602:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800f606:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800f60a:	009b      	lsls	r3, r3, #2
 800f60c:	4413      	add	r3, r2
 800f60e:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 800f612:	b29a      	uxth	r2, r3
 800f614:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800f618:	009b      	lsls	r3, r3, #2
 800f61a:	3398      	adds	r3, #152	; 0x98
 800f61c:	443b      	add	r3, r7
 800f61e:	f823 2c8e 	strh.w	r2, [r3, #-142]
    size += 2;
 800f622:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800f626:	3302      	adds	r3, #2
 800f628:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  for (i = 0; i < rp0->Num_of_Handle_Pair; i++) {
 800f62c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800f630:	3301      	adds	r3, #1
 800f632:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800f636:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800f63a:	789b      	ldrb	r3, [r3, #2]
 800f63c:	461a      	mov	r2, r3
 800f63e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800f642:	4293      	cmp	r3, r2
 800f644:	dbc8      	blt.n	800f5d8 <aci_att_find_by_type_value_resp_event_process+0x22>
  }
  aci_att_find_by_type_value_resp_event(rp0->Connection_Handle,
 800f646:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800f64a:	881b      	ldrh	r3, [r3, #0]
 800f64c:	b298      	uxth	r0, r3
 800f64e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800f652:	789b      	ldrb	r3, [r3, #2]
 800f654:	f107 0208 	add.w	r2, r7, #8
 800f658:	4619      	mov	r1, r3
 800f65a:	f000 fdda 	bl	8010212 <aci_att_find_by_type_value_resp_event>
                                        rp0->Num_of_Handle_Pair,
                                        Attribute_Group_Handle_Pair);

  return status;
 800f65e:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
}
 800f662:	4618      	mov	r0, r3
 800f664:	3798      	adds	r7, #152	; 0x98
 800f666:	46bd      	mov	sp, r7
 800f668:	bd80      	pop	{r7, pc}

0800f66a <aci_att_read_by_type_resp_event_process>:
 *        Value]
 * @retval None
 */

tBleStatus aci_att_read_by_type_resp_event_process(uint8_t *buffer_in)
{
 800f66a:	b580      	push	{r7, lr}
 800f66c:	b084      	sub	sp, #16
 800f66e:	af00      	add	r7, sp, #0
 800f670:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800f672:	2300      	movs	r3, #0
 800f674:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_read_by_type_resp_event_rp0 *rp0 = (aci_att_read_by_type_resp_event_rp0 *)buffer_in;
 800f676:	687b      	ldr	r3, [r7, #4]
 800f678:	60bb      	str	r3, [r7, #8]
  aci_att_read_by_type_resp_event(rp0->Connection_Handle,
 800f67a:	68bb      	ldr	r3, [r7, #8]
 800f67c:	881b      	ldrh	r3, [r3, #0]
 800f67e:	b298      	uxth	r0, r3
 800f680:	68bb      	ldr	r3, [r7, #8]
 800f682:	7899      	ldrb	r1, [r3, #2]
 800f684:	68bb      	ldr	r3, [r7, #8]
 800f686:	78da      	ldrb	r2, [r3, #3]
                                  rp0->Handle_Value_Pair_Length,
                                  rp0->Data_Length,
                                  rp0->Handle_Value_Pair_Data);
 800f688:	68bb      	ldr	r3, [r7, #8]
 800f68a:	3304      	adds	r3, #4
  aci_att_read_by_type_resp_event(rp0->Connection_Handle,
 800f68c:	f000 fdcf 	bl	801022e <aci_att_read_by_type_resp_event>

  return status;
 800f690:	7bfb      	ldrb	r3, [r7, #15]
}
 800f692:	4618      	mov	r0, r3
 800f694:	3710      	adds	r7, #16
 800f696:	46bd      	mov	sp, r7
 800f698:	bd80      	pop	{r7, pc}

0800f69a <aci_att_read_resp_event_process>:
 * @param Attribute_Value The value of the attribute.
 * @retval None
 */

tBleStatus aci_att_read_resp_event_process(uint8_t *buffer_in)
{
 800f69a:	b580      	push	{r7, lr}
 800f69c:	b084      	sub	sp, #16
 800f69e:	af00      	add	r7, sp, #0
 800f6a0:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800f6a2:	2300      	movs	r3, #0
 800f6a4:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_read_resp_event_rp0 *rp0 = (aci_att_read_resp_event_rp0 *)buffer_in;
 800f6a6:	687b      	ldr	r3, [r7, #4]
 800f6a8:	60bb      	str	r3, [r7, #8]
  aci_att_read_resp_event(rp0->Connection_Handle,
 800f6aa:	68bb      	ldr	r3, [r7, #8]
 800f6ac:	881b      	ldrh	r3, [r3, #0]
 800f6ae:	b298      	uxth	r0, r3
 800f6b0:	68bb      	ldr	r3, [r7, #8]
 800f6b2:	7899      	ldrb	r1, [r3, #2]
                          rp0->Event_Data_Length,
                          rp0->Attribute_Value);
 800f6b4:	68bb      	ldr	r3, [r7, #8]
 800f6b6:	3303      	adds	r3, #3
  aci_att_read_resp_event(rp0->Connection_Handle,
 800f6b8:	461a      	mov	r2, r3
 800f6ba:	f000 fdc8 	bl	801024e <aci_att_read_resp_event>

  return status;
 800f6be:	7bfb      	ldrb	r3, [r7, #15]
}
 800f6c0:	4618      	mov	r0, r3
 800f6c2:	3710      	adds	r7, #16
 800f6c4:	46bd      	mov	sp, r7
 800f6c6:	bd80      	pop	{r7, pc}

0800f6c8 <aci_att_read_blob_resp_event_process>:
 * @param Attribute_Value Part of the attribute value.
 * @retval None
 */

tBleStatus aci_att_read_blob_resp_event_process(uint8_t *buffer_in)
{
 800f6c8:	b580      	push	{r7, lr}
 800f6ca:	b084      	sub	sp, #16
 800f6cc:	af00      	add	r7, sp, #0
 800f6ce:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800f6d0:	2300      	movs	r3, #0
 800f6d2:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_read_blob_resp_event_rp0 *rp0 = (aci_att_read_blob_resp_event_rp0 *)buffer_in;
 800f6d4:	687b      	ldr	r3, [r7, #4]
 800f6d6:	60bb      	str	r3, [r7, #8]
  aci_att_read_blob_resp_event(rp0->Connection_Handle,
 800f6d8:	68bb      	ldr	r3, [r7, #8]
 800f6da:	881b      	ldrh	r3, [r3, #0]
 800f6dc:	b298      	uxth	r0, r3
 800f6de:	68bb      	ldr	r3, [r7, #8]
 800f6e0:	7899      	ldrb	r1, [r3, #2]
                               rp0->Event_Data_Length,
                               rp0->Attribute_Value);
 800f6e2:	68bb      	ldr	r3, [r7, #8]
 800f6e4:	3303      	adds	r3, #3
  aci_att_read_blob_resp_event(rp0->Connection_Handle,
 800f6e6:	461a      	mov	r2, r3
 800f6e8:	f000 fdbf 	bl	801026a <aci_att_read_blob_resp_event>

  return status;
 800f6ec:	7bfb      	ldrb	r3, [r7, #15]
}
 800f6ee:	4618      	mov	r0, r3
 800f6f0:	3710      	adds	r7, #16
 800f6f2:	46bd      	mov	sp, r7
 800f6f4:	bd80      	pop	{r7, pc}

0800f6f6 <aci_att_read_multiple_resp_event_process>:
 *        the order that they were requested.
 * @retval None
 */

tBleStatus aci_att_read_multiple_resp_event_process(uint8_t *buffer_in)
{
 800f6f6:	b580      	push	{r7, lr}
 800f6f8:	b084      	sub	sp, #16
 800f6fa:	af00      	add	r7, sp, #0
 800f6fc:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800f6fe:	2300      	movs	r3, #0
 800f700:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_read_multiple_resp_event_rp0 *rp0 = (aci_att_read_multiple_resp_event_rp0 *)buffer_in;
 800f702:	687b      	ldr	r3, [r7, #4]
 800f704:	60bb      	str	r3, [r7, #8]
  aci_att_read_multiple_resp_event(rp0->Connection_Handle,
 800f706:	68bb      	ldr	r3, [r7, #8]
 800f708:	881b      	ldrh	r3, [r3, #0]
 800f70a:	b298      	uxth	r0, r3
 800f70c:	68bb      	ldr	r3, [r7, #8]
 800f70e:	7899      	ldrb	r1, [r3, #2]
                                   rp0->Event_Data_Length,
                                   rp0->Set_Of_Values);
 800f710:	68bb      	ldr	r3, [r7, #8]
 800f712:	3303      	adds	r3, #3
  aci_att_read_multiple_resp_event(rp0->Connection_Handle,
 800f714:	461a      	mov	r2, r3
 800f716:	f000 fdb6 	bl	8010286 <aci_att_read_multiple_resp_event>

  return status;
 800f71a:	7bfb      	ldrb	r3, [r7, #15]
}
 800f71c:	4618      	mov	r0, r3
 800f71e:	3710      	adds	r7, #16
 800f720:	46bd      	mov	sp, r7
 800f722:	bd80      	pop	{r7, pc}

0800f724 <aci_att_read_by_group_type_resp_event_process>:
 *        Handle, (Attribute_Data_Length - 4 octets) for Attribute Value]
 * @retval None
 */

tBleStatus aci_att_read_by_group_type_resp_event_process(uint8_t *buffer_in)
{
 800f724:	b580      	push	{r7, lr}
 800f726:	b084      	sub	sp, #16
 800f728:	af00      	add	r7, sp, #0
 800f72a:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800f72c:	2300      	movs	r3, #0
 800f72e:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_read_by_group_type_resp_event_rp0 *rp0 = (aci_att_read_by_group_type_resp_event_rp0 *)buffer_in;
 800f730:	687b      	ldr	r3, [r7, #4]
 800f732:	60bb      	str	r3, [r7, #8]
  aci_att_read_by_group_type_resp_event(rp0->Connection_Handle,
 800f734:	68bb      	ldr	r3, [r7, #8]
 800f736:	881b      	ldrh	r3, [r3, #0]
 800f738:	b298      	uxth	r0, r3
 800f73a:	68bb      	ldr	r3, [r7, #8]
 800f73c:	7899      	ldrb	r1, [r3, #2]
 800f73e:	68bb      	ldr	r3, [r7, #8]
 800f740:	78da      	ldrb	r2, [r3, #3]
                                        rp0->Attribute_Data_Length,
                                        rp0->Data_Length,
                                        rp0->Attribute_Data_List);
 800f742:	68bb      	ldr	r3, [r7, #8]
 800f744:	3304      	adds	r3, #4
  aci_att_read_by_group_type_resp_event(rp0->Connection_Handle,
 800f746:	f000 fdac 	bl	80102a2 <aci_att_read_by_group_type_resp_event>

  return status;
 800f74a:	7bfb      	ldrb	r3, [r7, #15]
}
 800f74c:	4618      	mov	r0, r3
 800f74e:	3710      	adds	r7, #16
 800f750:	46bd      	mov	sp, r7
 800f752:	bd80      	pop	{r7, pc}

0800f754 <aci_att_prepare_write_resp_event_process>:
 * @param Part_Attribute_Value The value of the attribute to be written
 * @retval None
 */

tBleStatus aci_att_prepare_write_resp_event_process(uint8_t *buffer_in)
{
 800f754:	b590      	push	{r4, r7, lr}
 800f756:	b087      	sub	sp, #28
 800f758:	af02      	add	r7, sp, #8
 800f75a:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800f75c:	2300      	movs	r3, #0
 800f75e:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_prepare_write_resp_event_rp0 *rp0 = (aci_att_prepare_write_resp_event_rp0 *)buffer_in;
 800f760:	687b      	ldr	r3, [r7, #4]
 800f762:	60bb      	str	r3, [r7, #8]
  aci_att_prepare_write_resp_event(rp0->Connection_Handle,
 800f764:	68bb      	ldr	r3, [r7, #8]
 800f766:	881b      	ldrh	r3, [r3, #0]
 800f768:	b298      	uxth	r0, r3
 800f76a:	68bb      	ldr	r3, [r7, #8]
 800f76c:	885b      	ldrh	r3, [r3, #2]
 800f76e:	b299      	uxth	r1, r3
 800f770:	68bb      	ldr	r3, [r7, #8]
 800f772:	889b      	ldrh	r3, [r3, #4]
 800f774:	b29a      	uxth	r2, r3
 800f776:	68bb      	ldr	r3, [r7, #8]
 800f778:	799c      	ldrb	r4, [r3, #6]
                                   rp0->Attribute_Handle,
                                   rp0->Offset,
                                   rp0->Part_Attribute_Value_Length,
                                   rp0->Part_Attribute_Value);
 800f77a:	68bb      	ldr	r3, [r7, #8]
 800f77c:	3307      	adds	r3, #7
  aci_att_prepare_write_resp_event(rp0->Connection_Handle,
 800f77e:	9300      	str	r3, [sp, #0]
 800f780:	4623      	mov	r3, r4
 800f782:	f000 fd9e 	bl	80102c2 <aci_att_prepare_write_resp_event>

  return status;
 800f786:	7bfb      	ldrb	r3, [r7, #15]
}
 800f788:	4618      	mov	r0, r3
 800f78a:	3714      	adds	r7, #20
 800f78c:	46bd      	mov	sp, r7
 800f78e:	bd90      	pop	{r4, r7, pc}

0800f790 <aci_att_exec_write_resp_event_process>:
 * @param Connection_Handle Connection handle related to the response
 * @retval None
 */

tBleStatus aci_att_exec_write_resp_event_process(uint8_t *buffer_in)
{
 800f790:	b580      	push	{r7, lr}
 800f792:	b084      	sub	sp, #16
 800f794:	af00      	add	r7, sp, #0
 800f796:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800f798:	2300      	movs	r3, #0
 800f79a:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_exec_write_resp_event_rp0 *rp0 = (aci_att_exec_write_resp_event_rp0 *)buffer_in;
 800f79c:	687b      	ldr	r3, [r7, #4]
 800f79e:	60bb      	str	r3, [r7, #8]
  aci_att_exec_write_resp_event(rp0->Connection_Handle);
 800f7a0:	68bb      	ldr	r3, [r7, #8]
 800f7a2:	881b      	ldrh	r3, [r3, #0]
 800f7a4:	b29b      	uxth	r3, r3
 800f7a6:	4618      	mov	r0, r3
 800f7a8:	f000 fd9f 	bl	80102ea <aci_att_exec_write_resp_event>

  return status;
 800f7ac:	7bfb      	ldrb	r3, [r7, #15]
}
 800f7ae:	4618      	mov	r0, r3
 800f7b0:	3710      	adds	r7, #16
 800f7b2:	46bd      	mov	sp, r7
 800f7b4:	bd80      	pop	{r7, pc}

0800f7b6 <aci_gatt_indication_event_process>:
 * @param Attribute_Value The current value of the attribute
 * @retval None
 */

tBleStatus aci_gatt_indication_event_process(uint8_t *buffer_in)
{
 800f7b6:	b580      	push	{r7, lr}
 800f7b8:	b084      	sub	sp, #16
 800f7ba:	af00      	add	r7, sp, #0
 800f7bc:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800f7be:	2300      	movs	r3, #0
 800f7c0:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_indication_event_rp0 *rp0 = (aci_gatt_indication_event_rp0 *)buffer_in;
 800f7c2:	687b      	ldr	r3, [r7, #4]
 800f7c4:	60bb      	str	r3, [r7, #8]
  aci_gatt_indication_event(rp0->Connection_Handle,
 800f7c6:	68bb      	ldr	r3, [r7, #8]
 800f7c8:	881b      	ldrh	r3, [r3, #0]
 800f7ca:	b298      	uxth	r0, r3
 800f7cc:	68bb      	ldr	r3, [r7, #8]
 800f7ce:	885b      	ldrh	r3, [r3, #2]
 800f7d0:	b299      	uxth	r1, r3
 800f7d2:	68bb      	ldr	r3, [r7, #8]
 800f7d4:	791a      	ldrb	r2, [r3, #4]
                            rp0->Attribute_Handle,
                            rp0->Attribute_Value_Length,
                            rp0->Attribute_Value);
 800f7d6:	68bb      	ldr	r3, [r7, #8]
 800f7d8:	3305      	adds	r3, #5
  aci_gatt_indication_event(rp0->Connection_Handle,
 800f7da:	f000 fd91 	bl	8010300 <aci_gatt_indication_event>

  return status;
 800f7de:	7bfb      	ldrb	r3, [r7, #15]
}
 800f7e0:	4618      	mov	r0, r3
 800f7e2:	3710      	adds	r7, #16
 800f7e4:	46bd      	mov	sp, r7
 800f7e6:	bd80      	pop	{r7, pc}

0800f7e8 <aci_gatt_notification_event_process>:
 * @param Attribute_Value The current value of the attribute
 * @retval None
 */

tBleStatus aci_gatt_notification_event_process(uint8_t *buffer_in)
{
 800f7e8:	b580      	push	{r7, lr}
 800f7ea:	b084      	sub	sp, #16
 800f7ec:	af00      	add	r7, sp, #0
 800f7ee:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800f7f0:	2300      	movs	r3, #0
 800f7f2:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_notification_event_rp0 *rp0 = (aci_gatt_notification_event_rp0 *)buffer_in;
 800f7f4:	687b      	ldr	r3, [r7, #4]
 800f7f6:	60bb      	str	r3, [r7, #8]
  aci_gatt_notification_event(rp0->Connection_Handle,
 800f7f8:	68bb      	ldr	r3, [r7, #8]
 800f7fa:	881b      	ldrh	r3, [r3, #0]
 800f7fc:	b298      	uxth	r0, r3
 800f7fe:	68bb      	ldr	r3, [r7, #8]
 800f800:	885b      	ldrh	r3, [r3, #2]
 800f802:	b299      	uxth	r1, r3
 800f804:	68bb      	ldr	r3, [r7, #8]
 800f806:	791a      	ldrb	r2, [r3, #4]
                              rp0->Attribute_Handle,
                              rp0->Attribute_Value_Length,
                              rp0->Attribute_Value);
 800f808:	68bb      	ldr	r3, [r7, #8]
 800f80a:	3305      	adds	r3, #5
  aci_gatt_notification_event(rp0->Connection_Handle,
 800f80c:	f000 fd88 	bl	8010320 <aci_gatt_notification_event>

  return status;
 800f810:	7bfb      	ldrb	r3, [r7, #15]
}
 800f812:	4618      	mov	r0, r3
 800f814:	3710      	adds	r7, #16
 800f816:	46bd      	mov	sp, r7
 800f818:	bd80      	pop	{r7, pc}

0800f81a <aci_gatt_proc_complete_event_process>:
 *        was successful.
 * @retval None
 */

tBleStatus aci_gatt_proc_complete_event_process(uint8_t *buffer_in)
{
 800f81a:	b580      	push	{r7, lr}
 800f81c:	b084      	sub	sp, #16
 800f81e:	af00      	add	r7, sp, #0
 800f820:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800f822:	2300      	movs	r3, #0
 800f824:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_proc_complete_event_rp0 *rp0 = (aci_gatt_proc_complete_event_rp0 *)buffer_in;
 800f826:	687b      	ldr	r3, [r7, #4]
 800f828:	60bb      	str	r3, [r7, #8]
  aci_gatt_proc_complete_event(rp0->Connection_Handle,
 800f82a:	68bb      	ldr	r3, [r7, #8]
 800f82c:	881b      	ldrh	r3, [r3, #0]
 800f82e:	b29a      	uxth	r2, r3
 800f830:	68bb      	ldr	r3, [r7, #8]
 800f832:	789b      	ldrb	r3, [r3, #2]
 800f834:	4619      	mov	r1, r3
 800f836:	4610      	mov	r0, r2
 800f838:	f000 fd82 	bl	8010340 <aci_gatt_proc_complete_event>
                               rp0->Error_Code);

  return status;
 800f83c:	7bfb      	ldrb	r3, [r7, #15]
}
 800f83e:	4618      	mov	r0, r3
 800f840:	3710      	adds	r7, #16
 800f842:	46bd      	mov	sp, r7
 800f844:	bd80      	pop	{r7, pc}

0800f846 <aci_gatt_error_resp_event_process>:
 *        - 0x11: Insufficient resources
 * @retval None
 */

tBleStatus aci_gatt_error_resp_event_process(uint8_t *buffer_in)
{
 800f846:	b580      	push	{r7, lr}
 800f848:	b084      	sub	sp, #16
 800f84a:	af00      	add	r7, sp, #0
 800f84c:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800f84e:	2300      	movs	r3, #0
 800f850:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_error_resp_event_rp0 *rp0 = (aci_gatt_error_resp_event_rp0 *)buffer_in;
 800f852:	687b      	ldr	r3, [r7, #4]
 800f854:	60bb      	str	r3, [r7, #8]
  aci_gatt_error_resp_event(rp0->Connection_Handle,
 800f856:	68bb      	ldr	r3, [r7, #8]
 800f858:	881b      	ldrh	r3, [r3, #0]
 800f85a:	b298      	uxth	r0, r3
 800f85c:	68bb      	ldr	r3, [r7, #8]
 800f85e:	7899      	ldrb	r1, [r3, #2]
 800f860:	68bb      	ldr	r3, [r7, #8]
 800f862:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800f866:	b29a      	uxth	r2, r3
 800f868:	68bb      	ldr	r3, [r7, #8]
 800f86a:	795b      	ldrb	r3, [r3, #5]
 800f86c:	f000 fd76 	bl	801035c <aci_gatt_error_resp_event>
                            rp0->Req_Opcode,
                            rp0->Attribute_Handle,
                            rp0->Error_Code);

  return status;
 800f870:	7bfb      	ldrb	r3, [r7, #15]
}
 800f872:	4618      	mov	r0, r3
 800f874:	3710      	adds	r7, #16
 800f876:	46bd      	mov	sp, r7
 800f878:	bd80      	pop	{r7, pc}

0800f87a <aci_gatt_disc_read_char_by_uuid_resp_event_process>:
 *        been performed.
 * @retval None
 */

tBleStatus aci_gatt_disc_read_char_by_uuid_resp_event_process(uint8_t *buffer_in)
{
 800f87a:	b580      	push	{r7, lr}
 800f87c:	b084      	sub	sp, #16
 800f87e:	af00      	add	r7, sp, #0
 800f880:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800f882:	2300      	movs	r3, #0
 800f884:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_disc_read_char_by_uuid_resp_event_rp0 *rp0 = (aci_gatt_disc_read_char_by_uuid_resp_event_rp0 *)buffer_in;
 800f886:	687b      	ldr	r3, [r7, #4]
 800f888:	60bb      	str	r3, [r7, #8]
  aci_gatt_disc_read_char_by_uuid_resp_event(rp0->Connection_Handle,
 800f88a:	68bb      	ldr	r3, [r7, #8]
 800f88c:	881b      	ldrh	r3, [r3, #0]
 800f88e:	b298      	uxth	r0, r3
 800f890:	68bb      	ldr	r3, [r7, #8]
 800f892:	885b      	ldrh	r3, [r3, #2]
 800f894:	b299      	uxth	r1, r3
 800f896:	68bb      	ldr	r3, [r7, #8]
 800f898:	791a      	ldrb	r2, [r3, #4]
                                             rp0->Attribute_Handle,
                                             rp0->Attribute_Value_Length,
                                             rp0->Attribute_Value);
 800f89a:	68bb      	ldr	r3, [r7, #8]
 800f89c:	3305      	adds	r3, #5
  aci_gatt_disc_read_char_by_uuid_resp_event(rp0->Connection_Handle,
 800f89e:	f000 fd71 	bl	8010384 <aci_gatt_disc_read_char_by_uuid_resp_event>

  return status;
 800f8a2:	7bfb      	ldrb	r3, [r7, #15]
}
 800f8a4:	4618      	mov	r0, r3
 800f8a6:	3710      	adds	r7, #16
 800f8a8:	46bd      	mov	sp, r7
 800f8aa:	bd80      	pop	{r7, pc}

0800f8ac <aci_gatt_write_permit_req_event_process>:
 * @param Data The data that the client has requested to write
 * @retval None
 */

tBleStatus aci_gatt_write_permit_req_event_process(uint8_t *buffer_in)
{
 800f8ac:	b580      	push	{r7, lr}
 800f8ae:	b084      	sub	sp, #16
 800f8b0:	af00      	add	r7, sp, #0
 800f8b2:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800f8b4:	2300      	movs	r3, #0
 800f8b6:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_write_permit_req_event_rp0 *rp0 = (aci_gatt_write_permit_req_event_rp0 *)buffer_in;
 800f8b8:	687b      	ldr	r3, [r7, #4]
 800f8ba:	60bb      	str	r3, [r7, #8]
  aci_gatt_write_permit_req_event(rp0->Connection_Handle,
 800f8bc:	68bb      	ldr	r3, [r7, #8]
 800f8be:	881b      	ldrh	r3, [r3, #0]
 800f8c0:	b298      	uxth	r0, r3
 800f8c2:	68bb      	ldr	r3, [r7, #8]
 800f8c4:	885b      	ldrh	r3, [r3, #2]
 800f8c6:	b299      	uxth	r1, r3
 800f8c8:	68bb      	ldr	r3, [r7, #8]
 800f8ca:	791a      	ldrb	r2, [r3, #4]
                                  rp0->Attribute_Handle,
                                  rp0->Data_Length,
                                  rp0->Data);
 800f8cc:	68bb      	ldr	r3, [r7, #8]
 800f8ce:	3305      	adds	r3, #5
  aci_gatt_write_permit_req_event(rp0->Connection_Handle,
 800f8d0:	f000 fd68 	bl	80103a4 <aci_gatt_write_permit_req_event>

  return status;
 800f8d4:	7bfb      	ldrb	r3, [r7, #15]
}
 800f8d6:	4618      	mov	r0, r3
 800f8d8:	3710      	adds	r7, #16
 800f8da:	46bd      	mov	sp, r7
 800f8dc:	bd80      	pop	{r7, pc}

0800f8de <aci_gatt_read_permit_req_event_process>:
 * @param Offset Contains the offset from which the read has been requested
 * @retval None
 */

tBleStatus aci_gatt_read_permit_req_event_process(uint8_t *buffer_in)
{
 800f8de:	b580      	push	{r7, lr}
 800f8e0:	b084      	sub	sp, #16
 800f8e2:	af00      	add	r7, sp, #0
 800f8e4:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800f8e6:	2300      	movs	r3, #0
 800f8e8:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_read_permit_req_event_rp0 *rp0 = (aci_gatt_read_permit_req_event_rp0 *)buffer_in;
 800f8ea:	687b      	ldr	r3, [r7, #4]
 800f8ec:	60bb      	str	r3, [r7, #8]
  aci_gatt_read_permit_req_event(rp0->Connection_Handle,
 800f8ee:	68bb      	ldr	r3, [r7, #8]
 800f8f0:	881b      	ldrh	r3, [r3, #0]
 800f8f2:	b298      	uxth	r0, r3
 800f8f4:	68bb      	ldr	r3, [r7, #8]
 800f8f6:	885b      	ldrh	r3, [r3, #2]
 800f8f8:	b299      	uxth	r1, r3
 800f8fa:	68bb      	ldr	r3, [r7, #8]
 800f8fc:	889b      	ldrh	r3, [r3, #4]
 800f8fe:	b29b      	uxth	r3, r3
 800f900:	461a      	mov	r2, r3
 800f902:	f7f6 fe0b 	bl	800651c <aci_gatt_read_permit_req_event>
                                 rp0->Attribute_Handle,
                                 rp0->Offset);

  return status;
 800f906:	7bfb      	ldrb	r3, [r7, #15]
}
 800f908:	4618      	mov	r0, r3
 800f90a:	3710      	adds	r7, #16
 800f90c:	46bd      	mov	sp, r7
 800f90e:	bd80      	pop	{r7, pc}

0800f910 <aci_gatt_read_multi_permit_req_event_process>:
 * @param Handle_Item See @ref Handle_Item_t
 * @retval None
 */

tBleStatus aci_gatt_read_multi_permit_req_event_process(uint8_t *buffer_in)
{
 800f910:	b580      	push	{r7, lr}
 800f912:	b0a6      	sub	sp, #152	; 0x98
 800f914:	af00      	add	r7, sp, #0
 800f916:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800f918:	2300      	movs	r3, #0
 800f91a:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
  /* Input params */
  aci_gatt_read_multi_permit_req_event_rp0 *rp0 = (aci_gatt_read_multi_permit_req_event_rp0 *)buffer_in;
 800f91e:	687b      	ldr	r3, [r7, #4]
 800f920:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  uint8_t size = 3;
 800f924:	2303      	movs	r3, #3
 800f926:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  int i;
  Handle_Item_t Handle_Item[HCI_MAX_PAYLOAD_SIZE/sizeof(Handle_Item_t)];
  for (i = 0; i < rp0->Number_of_Handles; i++) {
 800f92a:	2300      	movs	r3, #0
 800f92c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800f930:	e019      	b.n	800f966 <aci_gatt_read_multi_permit_req_event_process+0x56>
    Handle_Item[i].Handle = rp0->Handle_Item[i].Handle;
 800f932:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800f936:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800f93a:	005b      	lsls	r3, r3, #1
 800f93c:	4413      	add	r3, r2
 800f93e:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800f942:	b29a      	uxth	r2, r3
 800f944:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800f948:	005b      	lsls	r3, r3, #1
 800f94a:	3398      	adds	r3, #152	; 0x98
 800f94c:	443b      	add	r3, r7
 800f94e:	f823 2c90 	strh.w	r2, [r3, #-144]
    size += 2;
 800f952:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800f956:	3302      	adds	r3, #2
 800f958:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  for (i = 0; i < rp0->Number_of_Handles; i++) {
 800f95c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800f960:	3301      	adds	r3, #1
 800f962:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800f966:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800f96a:	789b      	ldrb	r3, [r3, #2]
 800f96c:	461a      	mov	r2, r3
 800f96e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800f972:	4293      	cmp	r3, r2
 800f974:	dbdd      	blt.n	800f932 <aci_gatt_read_multi_permit_req_event_process+0x22>
  }
  aci_gatt_read_multi_permit_req_event(rp0->Connection_Handle,
 800f976:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800f97a:	881b      	ldrh	r3, [r3, #0]
 800f97c:	b298      	uxth	r0, r3
 800f97e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800f982:	789b      	ldrb	r3, [r3, #2]
 800f984:	f107 0208 	add.w	r2, r7, #8
 800f988:	4619      	mov	r1, r3
 800f98a:	f000 fd1b 	bl	80103c4 <aci_gatt_read_multi_permit_req_event>
                                       rp0->Number_of_Handles,
                                       Handle_Item);

  return status;
 800f98e:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
}
 800f992:	4618      	mov	r0, r3
 800f994:	3798      	adds	r7, #152	; 0x98
 800f996:	46bd      	mov	sp, r7
 800f998:	bd80      	pop	{r7, pc}

0800f99a <aci_gatt_tx_pool_available_event_process>:
 * @param Available_Buffers Not used.
 * @retval None
 */

tBleStatus aci_gatt_tx_pool_available_event_process(uint8_t *buffer_in)
{
 800f99a:	b580      	push	{r7, lr}
 800f99c:	b084      	sub	sp, #16
 800f99e:	af00      	add	r7, sp, #0
 800f9a0:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800f9a2:	2300      	movs	r3, #0
 800f9a4:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_tx_pool_available_event_rp0 *rp0 = (aci_gatt_tx_pool_available_event_rp0 *)buffer_in;
 800f9a6:	687b      	ldr	r3, [r7, #4]
 800f9a8:	60bb      	str	r3, [r7, #8]
  aci_gatt_tx_pool_available_event(rp0->Connection_Handle,
 800f9aa:	68bb      	ldr	r3, [r7, #8]
 800f9ac:	881b      	ldrh	r3, [r3, #0]
 800f9ae:	b29a      	uxth	r2, r3
 800f9b0:	68bb      	ldr	r3, [r7, #8]
 800f9b2:	885b      	ldrh	r3, [r3, #2]
 800f9b4:	b29b      	uxth	r3, r3
 800f9b6:	4619      	mov	r1, r3
 800f9b8:	4610      	mov	r0, r2
 800f9ba:	f000 fd11 	bl	80103e0 <aci_gatt_tx_pool_available_event>
                                   rp0->Available_Buffers);

  return status;
 800f9be:	7bfb      	ldrb	r3, [r7, #15]
}
 800f9c0:	4618      	mov	r0, r3
 800f9c2:	3710      	adds	r7, #16
 800f9c4:	46bd      	mov	sp, r7
 800f9c6:	bd80      	pop	{r7, pc}

0800f9c8 <aci_gatt_server_confirmation_event_process>:
 * @param Connection_Handle Connection handle related to the event
 * @retval None
 */

tBleStatus aci_gatt_server_confirmation_event_process(uint8_t *buffer_in)
{
 800f9c8:	b580      	push	{r7, lr}
 800f9ca:	b084      	sub	sp, #16
 800f9cc:	af00      	add	r7, sp, #0
 800f9ce:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800f9d0:	2300      	movs	r3, #0
 800f9d2:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_server_confirmation_event_rp0 *rp0 = (aci_gatt_server_confirmation_event_rp0 *)buffer_in;
 800f9d4:	687b      	ldr	r3, [r7, #4]
 800f9d6:	60bb      	str	r3, [r7, #8]
  aci_gatt_server_confirmation_event(rp0->Connection_Handle);
 800f9d8:	68bb      	ldr	r3, [r7, #8]
 800f9da:	881b      	ldrh	r3, [r3, #0]
 800f9dc:	b29b      	uxth	r3, r3
 800f9de:	4618      	mov	r0, r3
 800f9e0:	f000 fd0c 	bl	80103fc <aci_gatt_server_confirmation_event>

  return status;
 800f9e4:	7bfb      	ldrb	r3, [r7, #15]
}
 800f9e6:	4618      	mov	r0, r3
 800f9e8:	3710      	adds	r7, #16
 800f9ea:	46bd      	mov	sp, r7
 800f9ec:	bd80      	pop	{r7, pc}

0800f9ee <aci_gatt_prepare_write_permit_req_event_process>:
 * @param Data The data that the client has requested to write
 * @retval None
 */

tBleStatus aci_gatt_prepare_write_permit_req_event_process(uint8_t *buffer_in)
{
 800f9ee:	b590      	push	{r4, r7, lr}
 800f9f0:	b087      	sub	sp, #28
 800f9f2:	af02      	add	r7, sp, #8
 800f9f4:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800f9f6:	2300      	movs	r3, #0
 800f9f8:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_prepare_write_permit_req_event_rp0 *rp0 = (aci_gatt_prepare_write_permit_req_event_rp0 *)buffer_in;
 800f9fa:	687b      	ldr	r3, [r7, #4]
 800f9fc:	60bb      	str	r3, [r7, #8]
  aci_gatt_prepare_write_permit_req_event(rp0->Connection_Handle,
 800f9fe:	68bb      	ldr	r3, [r7, #8]
 800fa00:	881b      	ldrh	r3, [r3, #0]
 800fa02:	b298      	uxth	r0, r3
 800fa04:	68bb      	ldr	r3, [r7, #8]
 800fa06:	885b      	ldrh	r3, [r3, #2]
 800fa08:	b299      	uxth	r1, r3
 800fa0a:	68bb      	ldr	r3, [r7, #8]
 800fa0c:	889b      	ldrh	r3, [r3, #4]
 800fa0e:	b29a      	uxth	r2, r3
 800fa10:	68bb      	ldr	r3, [r7, #8]
 800fa12:	799c      	ldrb	r4, [r3, #6]
                                          rp0->Attribute_Handle,
                                          rp0->Offset,
                                          rp0->Data_Length,
                                          rp0->Data);
 800fa14:	68bb      	ldr	r3, [r7, #8]
 800fa16:	3307      	adds	r3, #7
  aci_gatt_prepare_write_permit_req_event(rp0->Connection_Handle,
 800fa18:	9300      	str	r3, [sp, #0]
 800fa1a:	4623      	mov	r3, r4
 800fa1c:	f000 fcf9 	bl	8010412 <aci_gatt_prepare_write_permit_req_event>

  return status;
 800fa20:	7bfb      	ldrb	r3, [r7, #15]
}
 800fa22:	4618      	mov	r0, r3
 800fa24:	3714      	adds	r7, #20
 800fa26:	46bd      	mov	sp, r7
 800fa28:	bd90      	pop	{r4, r7, pc}

0800fa2a <hci_le_connection_complete_event_process>:
 *        - 0x07: 20 ppm
 * @retval None
 */

tBleStatus hci_le_connection_complete_event_process(uint8_t *buffer_in)
{
 800fa2a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fa2c:	b08b      	sub	sp, #44	; 0x2c
 800fa2e:	af06      	add	r7, sp, #24
 800fa30:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800fa32:	2300      	movs	r3, #0
 800fa34:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_connection_complete_event_rp0 *rp0 = (hci_le_connection_complete_event_rp0 *)buffer_in;
 800fa36:	687b      	ldr	r3, [r7, #4]
 800fa38:	60bb      	str	r3, [r7, #8]
  hci_le_connection_complete_event(rp0->Status,
 800fa3a:	68bb      	ldr	r3, [r7, #8]
 800fa3c:	781d      	ldrb	r5, [r3, #0]
 800fa3e:	68bb      	ldr	r3, [r7, #8]
 800fa40:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800fa44:	b29e      	uxth	r6, r3
 800fa46:	68bb      	ldr	r3, [r7, #8]
 800fa48:	f893 c003 	ldrb.w	ip, [r3, #3]
 800fa4c:	68bb      	ldr	r3, [r7, #8]
 800fa4e:	f893 e004 	ldrb.w	lr, [r3, #4]
                                   rp0->Connection_Handle,
                                   rp0->Role,
                                   rp0->Peer_Address_Type,
                                   rp0->Peer_Address,
 800fa52:	68bb      	ldr	r3, [r7, #8]
 800fa54:	3305      	adds	r3, #5
  hci_le_connection_complete_event(rp0->Status,
 800fa56:	68ba      	ldr	r2, [r7, #8]
 800fa58:	f8b2 200b 	ldrh.w	r2, [r2, #11]
 800fa5c:	b292      	uxth	r2, r2
 800fa5e:	68b9      	ldr	r1, [r7, #8]
 800fa60:	f8b1 100d 	ldrh.w	r1, [r1, #13]
 800fa64:	b289      	uxth	r1, r1
 800fa66:	68b8      	ldr	r0, [r7, #8]
 800fa68:	f8b0 000f 	ldrh.w	r0, [r0, #15]
 800fa6c:	b280      	uxth	r0, r0
 800fa6e:	68bc      	ldr	r4, [r7, #8]
 800fa70:	7c64      	ldrb	r4, [r4, #17]
 800fa72:	9404      	str	r4, [sp, #16]
 800fa74:	9003      	str	r0, [sp, #12]
 800fa76:	9102      	str	r1, [sp, #8]
 800fa78:	9201      	str	r2, [sp, #4]
 800fa7a:	9300      	str	r3, [sp, #0]
 800fa7c:	4673      	mov	r3, lr
 800fa7e:	4662      	mov	r2, ip
 800fa80:	4631      	mov	r1, r6
 800fa82:	4628      	mov	r0, r5
 800fa84:	f7f6 fcf6 	bl	8006474 <hci_le_connection_complete_event>
                                   rp0->Conn_Interval,
                                   rp0->Conn_Latency,
                                   rp0->Supervision_Timeout,
                                   rp0->Master_Clock_Accuracy);

  return status;
 800fa88:	7bfb      	ldrb	r3, [r7, #15]
}
 800fa8a:	4618      	mov	r0, r3
 800fa8c:	3714      	adds	r7, #20
 800fa8e:	46bd      	mov	sp, r7
 800fa90:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800fa92 <hci_le_advertising_report_event_process>:
 * @param Advertising_Report See @ref Advertising_Report_t
 * @retval None
 */

tBleStatus hci_le_advertising_report_event_process(uint8_t *buffer_in)
{
 800fa92:	b580      	push	{r7, lr}
 800fa94:	b0a4      	sub	sp, #144	; 0x90
 800fa96:	af00      	add	r7, sp, #0
 800fa98:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800fa9a:	2300      	movs	r3, #0
 800fa9c:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
  /* Input params */
  hci_le_advertising_report_event_rp0 *rp0 = (hci_le_advertising_report_event_rp0 *)buffer_in;
 800faa0:	687b      	ldr	r3, [r7, #4]
 800faa2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  uint8_t size = 1;
 800faa6:	2301      	movs	r3, #1
 800faa8:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
  int i;
  Advertising_Report_t Advertising_Report[HCI_MAX_PAYLOAD_SIZE/sizeof(Advertising_Report_t)];
  for (i = 0; i < rp0->Num_Reports; i++) {
 800faac:	2300      	movs	r3, #0
 800faae:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800fab2:	e0b3      	b.n	800fc1c <hci_le_advertising_report_event_process+0x18a>
    Advertising_Report[i].Event_Type = rp0->Advertising_Report[i].Event_Type;
 800fab4:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800fab8:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800fabc:	4613      	mov	r3, r2
 800fabe:	009b      	lsls	r3, r3, #2
 800fac0:	4413      	add	r3, r2
 800fac2:	005b      	lsls	r3, r3, #1
 800fac4:	4413      	add	r3, r2
 800fac6:	440b      	add	r3, r1
 800fac8:	3301      	adds	r3, #1
 800faca:	7819      	ldrb	r1, [r3, #0]
 800facc:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800fad0:	4613      	mov	r3, r2
 800fad2:	009b      	lsls	r3, r3, #2
 800fad4:	4413      	add	r3, r2
 800fad6:	009b      	lsls	r3, r3, #2
 800fad8:	3390      	adds	r3, #144	; 0x90
 800fada:	443b      	add	r3, r7
 800fadc:	3b88      	subs	r3, #136	; 0x88
 800fade:	460a      	mov	r2, r1
 800fae0:	701a      	strb	r2, [r3, #0]
    size += 1;
 800fae2:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800fae6:	3301      	adds	r3, #1
 800fae8:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
    Advertising_Report[i].Address_Type = rp0->Advertising_Report[i].Address_Type;
 800faec:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800faf0:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800faf4:	4613      	mov	r3, r2
 800faf6:	009b      	lsls	r3, r3, #2
 800faf8:	4413      	add	r3, r2
 800fafa:	005b      	lsls	r3, r3, #1
 800fafc:	4413      	add	r3, r2
 800fafe:	440b      	add	r3, r1
 800fb00:	3302      	adds	r3, #2
 800fb02:	7819      	ldrb	r1, [r3, #0]
 800fb04:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800fb08:	4613      	mov	r3, r2
 800fb0a:	009b      	lsls	r3, r3, #2
 800fb0c:	4413      	add	r3, r2
 800fb0e:	009b      	lsls	r3, r3, #2
 800fb10:	3390      	adds	r3, #144	; 0x90
 800fb12:	443b      	add	r3, r7
 800fb14:	3b87      	subs	r3, #135	; 0x87
 800fb16:	460a      	mov	r2, r1
 800fb18:	701a      	strb	r2, [r3, #0]
    size += 1;
 800fb1a:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800fb1e:	3301      	adds	r3, #1
 800fb20:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
    BLUENRG_memcpy((void *) Advertising_Report[i].Address, (const void *) rp0->Advertising_Report[i].Address, 6);
 800fb24:	f107 0108 	add.w	r1, r7, #8
 800fb28:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800fb2c:	4613      	mov	r3, r2
 800fb2e:	009b      	lsls	r3, r3, #2
 800fb30:	4413      	add	r3, r2
 800fb32:	009b      	lsls	r3, r3, #2
 800fb34:	440b      	add	r3, r1
 800fb36:	1c98      	adds	r0, r3, #2
 800fb38:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800fb3c:	4613      	mov	r3, r2
 800fb3e:	009b      	lsls	r3, r3, #2
 800fb40:	4413      	add	r3, r2
 800fb42:	005b      	lsls	r3, r3, #1
 800fb44:	4413      	add	r3, r2
 800fb46:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800fb4a:	4413      	add	r3, r2
 800fb4c:	3303      	adds	r3, #3
 800fb4e:	2206      	movs	r2, #6
 800fb50:	4619      	mov	r1, r3
 800fb52:	f001 fd2d 	bl	80115b0 <memcpy>
    size += 6;
 800fb56:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800fb5a:	3306      	adds	r3, #6
 800fb5c:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
    Advertising_Report[i].Length_Data = rp0->Advertising_Report[i].Length_Data;
 800fb60:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800fb64:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800fb68:	4613      	mov	r3, r2
 800fb6a:	009b      	lsls	r3, r3, #2
 800fb6c:	4413      	add	r3, r2
 800fb6e:	005b      	lsls	r3, r3, #1
 800fb70:	4413      	add	r3, r2
 800fb72:	440b      	add	r3, r1
 800fb74:	3309      	adds	r3, #9
 800fb76:	7819      	ldrb	r1, [r3, #0]
 800fb78:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800fb7c:	4613      	mov	r3, r2
 800fb7e:	009b      	lsls	r3, r3, #2
 800fb80:	4413      	add	r3, r2
 800fb82:	009b      	lsls	r3, r3, #2
 800fb84:	3390      	adds	r3, #144	; 0x90
 800fb86:	443b      	add	r3, r7
 800fb88:	3b80      	subs	r3, #128	; 0x80
 800fb8a:	460a      	mov	r2, r1
 800fb8c:	701a      	strb	r2, [r3, #0]
    size += 1;
 800fb8e:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800fb92:	3301      	adds	r3, #1
 800fb94:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
    Advertising_Report[i].Data = rp0->Advertising_Report[i].Data;
 800fb98:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800fb9c:	4613      	mov	r3, r2
 800fb9e:	009b      	lsls	r3, r3, #2
 800fba0:	4413      	add	r3, r2
 800fba2:	005b      	lsls	r3, r3, #1
 800fba4:	4413      	add	r3, r2
 800fba6:	3308      	adds	r3, #8
 800fba8:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800fbac:	4413      	add	r3, r2
 800fbae:	1c99      	adds	r1, r3, #2
 800fbb0:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800fbb4:	4613      	mov	r3, r2
 800fbb6:	009b      	lsls	r3, r3, #2
 800fbb8:	4413      	add	r3, r2
 800fbba:	009b      	lsls	r3, r3, #2
 800fbbc:	3390      	adds	r3, #144	; 0x90
 800fbbe:	443b      	add	r3, r7
 800fbc0:	3b7c      	subs	r3, #124	; 0x7c
 800fbc2:	6019      	str	r1, [r3, #0]
    size += rp0->Advertising_Report[i].Length_Data;
 800fbc4:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800fbc8:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800fbcc:	4613      	mov	r3, r2
 800fbce:	009b      	lsls	r3, r3, #2
 800fbd0:	4413      	add	r3, r2
 800fbd2:	005b      	lsls	r3, r3, #1
 800fbd4:	4413      	add	r3, r2
 800fbd6:	440b      	add	r3, r1
 800fbd8:	3309      	adds	r3, #9
 800fbda:	781a      	ldrb	r2, [r3, #0]
 800fbdc:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800fbe0:	4413      	add	r3, r2
 800fbe2:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
    Advertising_Report[i].RSSI = (uint8_t)buffer_in[size];
 800fbe6:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800fbea:	687a      	ldr	r2, [r7, #4]
 800fbec:	4413      	add	r3, r2
 800fbee:	781b      	ldrb	r3, [r3, #0]
 800fbf0:	b259      	sxtb	r1, r3
 800fbf2:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800fbf6:	4613      	mov	r3, r2
 800fbf8:	009b      	lsls	r3, r3, #2
 800fbfa:	4413      	add	r3, r2
 800fbfc:	009b      	lsls	r3, r3, #2
 800fbfe:	3390      	adds	r3, #144	; 0x90
 800fc00:	443b      	add	r3, r7
 800fc02:	3b78      	subs	r3, #120	; 0x78
 800fc04:	460a      	mov	r2, r1
 800fc06:	701a      	strb	r2, [r3, #0]
    size += 1;
 800fc08:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800fc0c:	3301      	adds	r3, #1
 800fc0e:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
  for (i = 0; i < rp0->Num_Reports; i++) {
 800fc12:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800fc16:	3301      	adds	r3, #1
 800fc18:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800fc1c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800fc20:	781b      	ldrb	r3, [r3, #0]
 800fc22:	461a      	mov	r2, r3
 800fc24:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800fc28:	4293      	cmp	r3, r2
 800fc2a:	f6ff af43 	blt.w	800fab4 <hci_le_advertising_report_event_process+0x22>
  }
  hci_le_advertising_report_event(rp0->Num_Reports,
 800fc2e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800fc32:	781b      	ldrb	r3, [r3, #0]
 800fc34:	f107 0208 	add.w	r2, r7, #8
 800fc38:	4611      	mov	r1, r2
 800fc3a:	4618      	mov	r0, r3
 800fc3c:	f000 f9e3 	bl	8010006 <hci_le_advertising_report_event>
                                  Advertising_Report);

  return status;
 800fc40:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
}
 800fc44:	4618      	mov	r0, r3
 800fc46:	3790      	adds	r7, #144	; 0x90
 800fc48:	46bd      	mov	sp, r7
 800fc4a:	bd80      	pop	{r7, pc}

0800fc4c <hci_le_connection_update_complete_event_process>:
 *        - 0x000A (100 ms)  ... 0x0C80 (32000 ms) 
 * @retval None
 */

tBleStatus hci_le_connection_update_complete_event_process(uint8_t *buffer_in)
{
 800fc4c:	b590      	push	{r4, r7, lr}
 800fc4e:	b087      	sub	sp, #28
 800fc50:	af02      	add	r7, sp, #8
 800fc52:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800fc54:	2300      	movs	r3, #0
 800fc56:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_connection_update_complete_event_rp0 *rp0 = (hci_le_connection_update_complete_event_rp0 *)buffer_in;
 800fc58:	687b      	ldr	r3, [r7, #4]
 800fc5a:	60bb      	str	r3, [r7, #8]
  hci_le_connection_update_complete_event(rp0->Status,
 800fc5c:	68bb      	ldr	r3, [r7, #8]
 800fc5e:	7818      	ldrb	r0, [r3, #0]
 800fc60:	68bb      	ldr	r3, [r7, #8]
 800fc62:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800fc66:	b299      	uxth	r1, r3
 800fc68:	68bb      	ldr	r3, [r7, #8]
 800fc6a:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800fc6e:	b29a      	uxth	r2, r3
 800fc70:	68bb      	ldr	r3, [r7, #8]
 800fc72:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 800fc76:	b29c      	uxth	r4, r3
 800fc78:	68bb      	ldr	r3, [r7, #8]
 800fc7a:	f8b3 3007 	ldrh.w	r3, [r3, #7]
 800fc7e:	b29b      	uxth	r3, r3
 800fc80:	9300      	str	r3, [sp, #0]
 800fc82:	4623      	mov	r3, r4
 800fc84:	f000 f9cb 	bl	801001e <hci_le_connection_update_complete_event>
                                          rp0->Connection_Handle,
                                          rp0->Conn_Interval,
                                          rp0->Conn_Latency,
                                          rp0->Supervision_Timeout);

  return status;
 800fc88:	7bfb      	ldrb	r3, [r7, #15]
}
 800fc8a:	4618      	mov	r0, r3
 800fc8c:	3714      	adds	r7, #20
 800fc8e:	46bd      	mov	sp, r7
 800fc90:	bd90      	pop	{r4, r7, pc}

0800fc92 <hci_le_read_remote_used_features_complete_event_process>:
 *        Layer specification.
 * @retval None
 */

tBleStatus hci_le_read_remote_used_features_complete_event_process(uint8_t *buffer_in)
{
 800fc92:	b580      	push	{r7, lr}
 800fc94:	b084      	sub	sp, #16
 800fc96:	af00      	add	r7, sp, #0
 800fc98:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800fc9a:	2300      	movs	r3, #0
 800fc9c:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_read_remote_used_features_complete_event_rp0 *rp0 = (hci_le_read_remote_used_features_complete_event_rp0 *)buffer_in;
 800fc9e:	687b      	ldr	r3, [r7, #4]
 800fca0:	60bb      	str	r3, [r7, #8]
  hci_le_read_remote_used_features_complete_event(rp0->Status,
 800fca2:	68bb      	ldr	r3, [r7, #8]
 800fca4:	7818      	ldrb	r0, [r3, #0]
 800fca6:	68bb      	ldr	r3, [r7, #8]
 800fca8:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800fcac:	b299      	uxth	r1, r3
                                                  rp0->Connection_Handle,
                                                  rp0->LE_Features);
 800fcae:	68bb      	ldr	r3, [r7, #8]
 800fcb0:	3303      	adds	r3, #3
  hci_le_read_remote_used_features_complete_event(rp0->Status,
 800fcb2:	461a      	mov	r2, r3
 800fcb4:	f000 f9c7 	bl	8010046 <hci_le_read_remote_used_features_complete_event>

  return status;
 800fcb8:	7bfb      	ldrb	r3, [r7, #15]
}
 800fcba:	4618      	mov	r0, r3
 800fcbc:	3710      	adds	r7, #16
 800fcbe:	46bd      	mov	sp, r7
 800fcc0:	bd80      	pop	{r7, pc}

0800fcc2 <hci_le_long_term_key_request_event_process>:
 * @param Encrypted_Diversifier 16-bit encrypted diversifier
 * @retval None
 */

tBleStatus hci_le_long_term_key_request_event_process(uint8_t *buffer_in)
{
 800fcc2:	b580      	push	{r7, lr}
 800fcc4:	b084      	sub	sp, #16
 800fcc6:	af00      	add	r7, sp, #0
 800fcc8:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800fcca:	2300      	movs	r3, #0
 800fccc:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_long_term_key_request_event_rp0 *rp0 = (hci_le_long_term_key_request_event_rp0 *)buffer_in;
 800fcce:	687b      	ldr	r3, [r7, #4]
 800fcd0:	60bb      	str	r3, [r7, #8]
  hci_le_long_term_key_request_event(rp0->Connection_Handle,
 800fcd2:	68bb      	ldr	r3, [r7, #8]
 800fcd4:	881b      	ldrh	r3, [r3, #0]
 800fcd6:	b298      	uxth	r0, r3
                                     rp0->Random_Number,
 800fcd8:	68bb      	ldr	r3, [r7, #8]
 800fcda:	1c99      	adds	r1, r3, #2
  hci_le_long_term_key_request_event(rp0->Connection_Handle,
 800fcdc:	68bb      	ldr	r3, [r7, #8]
 800fcde:	895b      	ldrh	r3, [r3, #10]
 800fce0:	b29b      	uxth	r3, r3
 800fce2:	461a      	mov	r2, r3
 800fce4:	f000 f9bd 	bl	8010062 <hci_le_long_term_key_request_event>
                                     rp0->Encrypted_Diversifier);

  return status;
 800fce8:	7bfb      	ldrb	r3, [r7, #15]
}
 800fcea:	4618      	mov	r0, r3
 800fcec:	3710      	adds	r7, #16
 800fcee:	46bd      	mov	sp, r7
 800fcf0:	bd80      	pop	{r7, pc}

0800fcf2 <hci_le_data_length_change_event_process>:
 *        future use)
 * @retval None
 */

tBleStatus hci_le_data_length_change_event_process(uint8_t *buffer_in)
{
 800fcf2:	b590      	push	{r4, r7, lr}
 800fcf4:	b087      	sub	sp, #28
 800fcf6:	af02      	add	r7, sp, #8
 800fcf8:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800fcfa:	2300      	movs	r3, #0
 800fcfc:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_data_length_change_event_rp0 *rp0 = (hci_le_data_length_change_event_rp0 *)buffer_in;
 800fcfe:	687b      	ldr	r3, [r7, #4]
 800fd00:	60bb      	str	r3, [r7, #8]
  hci_le_data_length_change_event(rp0->Connection_Handle,
 800fd02:	68bb      	ldr	r3, [r7, #8]
 800fd04:	881b      	ldrh	r3, [r3, #0]
 800fd06:	b298      	uxth	r0, r3
 800fd08:	68bb      	ldr	r3, [r7, #8]
 800fd0a:	885b      	ldrh	r3, [r3, #2]
 800fd0c:	b299      	uxth	r1, r3
 800fd0e:	68bb      	ldr	r3, [r7, #8]
 800fd10:	889b      	ldrh	r3, [r3, #4]
 800fd12:	b29a      	uxth	r2, r3
 800fd14:	68bb      	ldr	r3, [r7, #8]
 800fd16:	88db      	ldrh	r3, [r3, #6]
 800fd18:	b29c      	uxth	r4, r3
 800fd1a:	68bb      	ldr	r3, [r7, #8]
 800fd1c:	891b      	ldrh	r3, [r3, #8]
 800fd1e:	b29b      	uxth	r3, r3
 800fd20:	9300      	str	r3, [sp, #0]
 800fd22:	4623      	mov	r3, r4
 800fd24:	f000 f9ab 	bl	801007e <hci_le_data_length_change_event>
                                  rp0->MaxTxOctets,
                                  rp0->MaxTxTime,
                                  rp0->MaxRxOctets,
                                  rp0->MaxRxTime);

  return status;
 800fd28:	7bfb      	ldrb	r3, [r7, #15]
}
 800fd2a:	4618      	mov	r0, r3
 800fd2c:	3714      	adds	r7, #20
 800fd2e:	46bd      	mov	sp, r7
 800fd30:	bd90      	pop	{r4, r7, pc}

0800fd32 <hci_le_read_local_p256_public_key_complete_event_process>:
 * @param Local_P256_Public_Key Local P-256 public key.
 * @retval None
 */

tBleStatus hci_le_read_local_p256_public_key_complete_event_process(uint8_t *buffer_in)
{
 800fd32:	b580      	push	{r7, lr}
 800fd34:	b084      	sub	sp, #16
 800fd36:	af00      	add	r7, sp, #0
 800fd38:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800fd3a:	2300      	movs	r3, #0
 800fd3c:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_read_local_p256_public_key_complete_event_rp0 *rp0 = (hci_le_read_local_p256_public_key_complete_event_rp0 *)buffer_in;
 800fd3e:	687b      	ldr	r3, [r7, #4]
 800fd40:	60bb      	str	r3, [r7, #8]
  hci_le_read_local_p256_public_key_complete_event(rp0->Status,
 800fd42:	68bb      	ldr	r3, [r7, #8]
 800fd44:	781a      	ldrb	r2, [r3, #0]
                                                   rp0->Local_P256_Public_Key);
 800fd46:	68bb      	ldr	r3, [r7, #8]
 800fd48:	3301      	adds	r3, #1
  hci_le_read_local_p256_public_key_complete_event(rp0->Status,
 800fd4a:	4619      	mov	r1, r3
 800fd4c:	4610      	mov	r0, r2
 800fd4e:	f000 f9aa 	bl	80100a6 <hci_le_read_local_p256_public_key_complete_event>

  return status;
 800fd52:	7bfb      	ldrb	r3, [r7, #15]
}
 800fd54:	4618      	mov	r0, r3
 800fd56:	3710      	adds	r7, #16
 800fd58:	46bd      	mov	sp, r7
 800fd5a:	bd80      	pop	{r7, pc}

0800fd5c <hci_le_generate_dhkey_complete_event_process>:
 * @param DHKey Diffie Hellman Key
 * @retval None
 */

tBleStatus hci_le_generate_dhkey_complete_event_process(uint8_t *buffer_in)
{
 800fd5c:	b580      	push	{r7, lr}
 800fd5e:	b084      	sub	sp, #16
 800fd60:	af00      	add	r7, sp, #0
 800fd62:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800fd64:	2300      	movs	r3, #0
 800fd66:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_generate_dhkey_complete_event_rp0 *rp0 = (hci_le_generate_dhkey_complete_event_rp0 *)buffer_in;
 800fd68:	687b      	ldr	r3, [r7, #4]
 800fd6a:	60bb      	str	r3, [r7, #8]
  hci_le_generate_dhkey_complete_event(rp0->Status,
 800fd6c:	68bb      	ldr	r3, [r7, #8]
 800fd6e:	781a      	ldrb	r2, [r3, #0]
                                       rp0->DHKey);
 800fd70:	68bb      	ldr	r3, [r7, #8]
 800fd72:	3301      	adds	r3, #1
  hci_le_generate_dhkey_complete_event(rp0->Status,
 800fd74:	4619      	mov	r1, r3
 800fd76:	4610      	mov	r0, r2
 800fd78:	f000 f9a1 	bl	80100be <hci_le_generate_dhkey_complete_event>

  return status;
 800fd7c:	7bfb      	ldrb	r3, [r7, #15]
}
 800fd7e:	4618      	mov	r0, r3
 800fd80:	3710      	adds	r7, #16
 800fd82:	46bd      	mov	sp, r7
 800fd84:	bd80      	pop	{r7, pc}

0800fd86 <hci_le_enhanced_connection_complete_event_process>:
 *        - 0x07: 20 ppm
 * @retval None
 */

tBleStatus hci_le_enhanced_connection_complete_event_process(uint8_t *buffer_in)
{
 800fd86:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800fd8a:	b08d      	sub	sp, #52	; 0x34
 800fd8c:	af08      	add	r7, sp, #32
 800fd8e:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800fd90:	2300      	movs	r3, #0
 800fd92:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_enhanced_connection_complete_event_rp0 *rp0 = (hci_le_enhanced_connection_complete_event_rp0 *)buffer_in;
 800fd94:	687b      	ldr	r3, [r7, #4]
 800fd96:	60bb      	str	r3, [r7, #8]
  hci_le_enhanced_connection_complete_event(rp0->Status,
 800fd98:	68bb      	ldr	r3, [r7, #8]
 800fd9a:	f893 c000 	ldrb.w	ip, [r3]
 800fd9e:	68bb      	ldr	r3, [r7, #8]
 800fda0:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800fda4:	fa1f fe83 	uxth.w	lr, r3
 800fda8:	68bb      	ldr	r3, [r7, #8]
 800fdaa:	f893 8003 	ldrb.w	r8, [r3, #3]
 800fdae:	68bb      	ldr	r3, [r7, #8]
 800fdb0:	f893 9004 	ldrb.w	r9, [r3, #4]
                                            rp0->Connection_Handle,
                                            rp0->Role,
                                            rp0->Peer_Address_Type,
                                            rp0->Peer_Address,
 800fdb4:	68bb      	ldr	r3, [r7, #8]
 800fdb6:	3305      	adds	r3, #5
                                            rp0->Local_Resolvable_Private_Address,
 800fdb8:	68ba      	ldr	r2, [r7, #8]
 800fdba:	320b      	adds	r2, #11
                                            rp0->Peer_Resolvable_Private_Address,
 800fdbc:	68b9      	ldr	r1, [r7, #8]
 800fdbe:	3111      	adds	r1, #17
  hci_le_enhanced_connection_complete_event(rp0->Status,
 800fdc0:	68b8      	ldr	r0, [r7, #8]
 800fdc2:	f8b0 0017 	ldrh.w	r0, [r0, #23]
 800fdc6:	b280      	uxth	r0, r0
 800fdc8:	68bc      	ldr	r4, [r7, #8]
 800fdca:	f8b4 4019 	ldrh.w	r4, [r4, #25]
 800fdce:	b2a4      	uxth	r4, r4
 800fdd0:	68bd      	ldr	r5, [r7, #8]
 800fdd2:	f8b5 501b 	ldrh.w	r5, [r5, #27]
 800fdd6:	b2ad      	uxth	r5, r5
 800fdd8:	68be      	ldr	r6, [r7, #8]
 800fdda:	7f76      	ldrb	r6, [r6, #29]
 800fddc:	9606      	str	r6, [sp, #24]
 800fdde:	9505      	str	r5, [sp, #20]
 800fde0:	9404      	str	r4, [sp, #16]
 800fde2:	9003      	str	r0, [sp, #12]
 800fde4:	9102      	str	r1, [sp, #8]
 800fde6:	9201      	str	r2, [sp, #4]
 800fde8:	9300      	str	r3, [sp, #0]
 800fdea:	464b      	mov	r3, r9
 800fdec:	4642      	mov	r2, r8
 800fdee:	4671      	mov	r1, lr
 800fdf0:	4660      	mov	r0, ip
 800fdf2:	f000 f970 	bl	80100d6 <hci_le_enhanced_connection_complete_event>
                                            rp0->Conn_Interval,
                                            rp0->Conn_Latency,
                                            rp0->Supervision_Timeout,
                                            rp0->Master_Clock_Accuracy);

  return status;
 800fdf6:	7bfb      	ldrb	r3, [r7, #15]
}
 800fdf8:	4618      	mov	r0, r3
 800fdfa:	3714      	adds	r7, #20
 800fdfc:	46bd      	mov	sp, r7
 800fdfe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800fe02 <hci_le_direct_advertising_report_event_process>:
 * @param Direct_Advertising_Report See @ref Direct_Advertising_Report_t
 * @retval None
 */

tBleStatus hci_le_direct_advertising_report_event_process(uint8_t *buffer_in)
{
 800fe02:	b580      	push	{r7, lr}
 800fe04:	b0a6      	sub	sp, #152	; 0x98
 800fe06:	af00      	add	r7, sp, #0
 800fe08:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800fe0a:	2300      	movs	r3, #0
 800fe0c:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
  /* Input params */
  hci_le_direct_advertising_report_event_rp0 *rp0 = (hci_le_direct_advertising_report_event_rp0 *)buffer_in;
 800fe10:	687b      	ldr	r3, [r7, #4]
 800fe12:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  uint8_t size = 1;
 800fe16:	2301      	movs	r3, #1
 800fe18:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  int i;
  Direct_Advertising_Report_t Direct_Advertising_Report[HCI_MAX_PAYLOAD_SIZE/sizeof(Direct_Advertising_Report_t)];
  for (i = 0; i < rp0->Num_Reports; i++) {
 800fe1c:	2300      	movs	r3, #0
 800fe1e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800fe22:	e085      	b.n	800ff30 <hci_le_direct_advertising_report_event_process+0x12e>
    Direct_Advertising_Report[i].Event_Type = rp0->Direct_Advertising_Report[i].Event_Type;
 800fe24:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800fe28:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800fe2c:	011b      	lsls	r3, r3, #4
 800fe2e:	4413      	add	r3, r2
 800fe30:	3301      	adds	r3, #1
 800fe32:	781a      	ldrb	r2, [r3, #0]
 800fe34:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800fe38:	011b      	lsls	r3, r3, #4
 800fe3a:	3398      	adds	r3, #152	; 0x98
 800fe3c:	443b      	add	r3, r7
 800fe3e:	3b90      	subs	r3, #144	; 0x90
 800fe40:	701a      	strb	r2, [r3, #0]
    size += 1;
 800fe42:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800fe46:	3301      	adds	r3, #1
 800fe48:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
    Direct_Advertising_Report[i].Address_Type = rp0->Direct_Advertising_Report[i].Address_Type;
 800fe4c:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800fe50:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800fe54:	011b      	lsls	r3, r3, #4
 800fe56:	4413      	add	r3, r2
 800fe58:	3302      	adds	r3, #2
 800fe5a:	781a      	ldrb	r2, [r3, #0]
 800fe5c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800fe60:	011b      	lsls	r3, r3, #4
 800fe62:	3398      	adds	r3, #152	; 0x98
 800fe64:	443b      	add	r3, r7
 800fe66:	3b8f      	subs	r3, #143	; 0x8f
 800fe68:	701a      	strb	r2, [r3, #0]
    size += 1;
 800fe6a:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800fe6e:	3301      	adds	r3, #1
 800fe70:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
    BLUENRG_memcpy((void *) Direct_Advertising_Report[i].Address, (const void *) rp0->Direct_Advertising_Report[i].Address, 6);
 800fe74:	f107 0208 	add.w	r2, r7, #8
 800fe78:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800fe7c:	011b      	lsls	r3, r3, #4
 800fe7e:	4413      	add	r3, r2
 800fe80:	1c98      	adds	r0, r3, #2
 800fe82:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800fe86:	011b      	lsls	r3, r3, #4
 800fe88:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800fe8c:	4413      	add	r3, r2
 800fe8e:	3303      	adds	r3, #3
 800fe90:	2206      	movs	r2, #6
 800fe92:	4619      	mov	r1, r3
 800fe94:	f001 fb8c 	bl	80115b0 <memcpy>
    size += 6;
 800fe98:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800fe9c:	3306      	adds	r3, #6
 800fe9e:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
    Direct_Advertising_Report[i].Direct_Address_Type = rp0->Direct_Advertising_Report[i].Direct_Address_Type;
 800fea2:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800fea6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800feaa:	011b      	lsls	r3, r3, #4
 800feac:	4413      	add	r3, r2
 800feae:	3309      	adds	r3, #9
 800feb0:	781a      	ldrb	r2, [r3, #0]
 800feb2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800feb6:	011b      	lsls	r3, r3, #4
 800feb8:	3398      	adds	r3, #152	; 0x98
 800feba:	443b      	add	r3, r7
 800febc:	3b88      	subs	r3, #136	; 0x88
 800febe:	701a      	strb	r2, [r3, #0]
    size += 1;
 800fec0:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800fec4:	3301      	adds	r3, #1
 800fec6:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
    BLUENRG_memcpy((void *) Direct_Advertising_Report[i].Direct_Address, (const void *) rp0->Direct_Advertising_Report[i].Direct_Address, 6);
 800feca:	f107 0208 	add.w	r2, r7, #8
 800fece:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800fed2:	011b      	lsls	r3, r3, #4
 800fed4:	3308      	adds	r3, #8
 800fed6:	4413      	add	r3, r2
 800fed8:	1c58      	adds	r0, r3, #1
 800feda:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800fede:	011b      	lsls	r3, r3, #4
 800fee0:	3308      	adds	r3, #8
 800fee2:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800fee6:	4413      	add	r3, r2
 800fee8:	3302      	adds	r3, #2
 800feea:	2206      	movs	r2, #6
 800feec:	4619      	mov	r1, r3
 800feee:	f001 fb5f 	bl	80115b0 <memcpy>
    size += 6;
 800fef2:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800fef6:	3306      	adds	r3, #6
 800fef8:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
    Direct_Advertising_Report[i].RSSI = rp0->Direct_Advertising_Report[i].RSSI;
 800fefc:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800ff00:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800ff04:	011b      	lsls	r3, r3, #4
 800ff06:	4413      	add	r3, r2
 800ff08:	3310      	adds	r3, #16
 800ff0a:	f993 2000 	ldrsb.w	r2, [r3]
 800ff0e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800ff12:	011b      	lsls	r3, r3, #4
 800ff14:	3398      	adds	r3, #152	; 0x98
 800ff16:	443b      	add	r3, r7
 800ff18:	3b81      	subs	r3, #129	; 0x81
 800ff1a:	701a      	strb	r2, [r3, #0]
    size += 1;
 800ff1c:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800ff20:	3301      	adds	r3, #1
 800ff22:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  for (i = 0; i < rp0->Num_Reports; i++) {
 800ff26:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800ff2a:	3301      	adds	r3, #1
 800ff2c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800ff30:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800ff34:	781b      	ldrb	r3, [r3, #0]
 800ff36:	461a      	mov	r2, r3
 800ff38:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800ff3c:	4293      	cmp	r3, r2
 800ff3e:	f6ff af71 	blt.w	800fe24 <hci_le_direct_advertising_report_event_process+0x22>
  }
  hci_le_direct_advertising_report_event(rp0->Num_Reports,
 800ff42:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800ff46:	781b      	ldrb	r3, [r3, #0]
 800ff48:	f107 0208 	add.w	r2, r7, #8
 800ff4c:	4611      	mov	r1, r2
 800ff4e:	4618      	mov	r0, r3
 800ff50:	f000 f8d5 	bl	80100fe <hci_le_direct_advertising_report_event>
                                         Direct_Advertising_Report);

  return status;
 800ff54:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
}
 800ff58:	4618      	mov	r0, r3
 800ff5a:	3798      	adds	r7, #152	; 0x98
 800ff5c:	46bd      	mov	sp, r7
 800ff5e:	bd80      	pop	{r7, pc}

0800ff60 <hci_encryption_change_event>:
  * @retval None
*/
WEAK_FUNCTION(void hci_encryption_change_event(uint8_t Status,
                                 uint16_t Connection_Handle,
                                 uint8_t Encryption_Enabled))
{
 800ff60:	b480      	push	{r7}
 800ff62:	b083      	sub	sp, #12
 800ff64:	af00      	add	r7, sp, #0
 800ff66:	4603      	mov	r3, r0
 800ff68:	71fb      	strb	r3, [r7, #7]
 800ff6a:	460b      	mov	r3, r1
 800ff6c:	80bb      	strh	r3, [r7, #4]
 800ff6e:	4613      	mov	r3, r2
 800ff70:	71bb      	strb	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_encryption_change_event\r\n");
}
 800ff72:	bf00      	nop
 800ff74:	370c      	adds	r7, #12
 800ff76:	46bd      	mov	sp, r7
 800ff78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff7c:	4770      	bx	lr

0800ff7e <hci_read_remote_version_information_complete_event>:
WEAK_FUNCTION(void hci_read_remote_version_information_complete_event(uint8_t Status,
                                                        uint16_t Connection_Handle,
                                                        uint8_t Version,
                                                        uint16_t Manufacturer_Name,
                                                        uint16_t Subversion))
{
 800ff7e:	b490      	push	{r4, r7}
 800ff80:	b082      	sub	sp, #8
 800ff82:	af00      	add	r7, sp, #0
 800ff84:	4604      	mov	r4, r0
 800ff86:	4608      	mov	r0, r1
 800ff88:	4611      	mov	r1, r2
 800ff8a:	461a      	mov	r2, r3
 800ff8c:	4623      	mov	r3, r4
 800ff8e:	71fb      	strb	r3, [r7, #7]
 800ff90:	4603      	mov	r3, r0
 800ff92:	80bb      	strh	r3, [r7, #4]
 800ff94:	460b      	mov	r3, r1
 800ff96:	71bb      	strb	r3, [r7, #6]
 800ff98:	4613      	mov	r3, r2
 800ff9a:	807b      	strh	r3, [r7, #2]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_read_remote_version_information_complete_event\r\n");
}
 800ff9c:	bf00      	nop
 800ff9e:	3708      	adds	r7, #8
 800ffa0:	46bd      	mov	sp, r7
 800ffa2:	bc90      	pop	{r4, r7}
 800ffa4:	4770      	bx	lr

0800ffa6 <hci_hardware_error_event>:
  - 0x02: Timer overrun error
  - 0x03: Internal queue overflow error
  * @retval None
*/
WEAK_FUNCTION(void hci_hardware_error_event(uint8_t Hardware_Code))
{
 800ffa6:	b480      	push	{r7}
 800ffa8:	b083      	sub	sp, #12
 800ffaa:	af00      	add	r7, sp, #0
 800ffac:	4603      	mov	r3, r0
 800ffae:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_hardware_error_event\r\n");
}
 800ffb0:	bf00      	nop
 800ffb2:	370c      	adds	r7, #12
 800ffb4:	46bd      	mov	sp, r7
 800ffb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffba:	4770      	bx	lr

0800ffbc <hci_number_of_completed_packets_event>:
  * @param Handle_Packets_Pair_Entry See @ref Handle_Packets_Pair_Entry_t
  * @retval None
*/
WEAK_FUNCTION(void hci_number_of_completed_packets_event(uint8_t Number_of_Handles,
                                           Handle_Packets_Pair_Entry_t Handle_Packets_Pair_Entry[]))
{
 800ffbc:	b480      	push	{r7}
 800ffbe:	b083      	sub	sp, #12
 800ffc0:	af00      	add	r7, sp, #0
 800ffc2:	4603      	mov	r3, r0
 800ffc4:	6039      	str	r1, [r7, #0]
 800ffc6:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_number_of_completed_packets_event\r\n");
}
 800ffc8:	bf00      	nop
 800ffca:	370c      	adds	r7, #12
 800ffcc:	46bd      	mov	sp, r7
 800ffce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffd2:	4770      	bx	lr

0800ffd4 <hci_data_buffer_overflow_event>:
  * Values:
  - 0x01: ACL Buffer Overflow
  * @retval None
*/
WEAK_FUNCTION(void hci_data_buffer_overflow_event(uint8_t Link_Type))
{
 800ffd4:	b480      	push	{r7}
 800ffd6:	b083      	sub	sp, #12
 800ffd8:	af00      	add	r7, sp, #0
 800ffda:	4603      	mov	r3, r0
 800ffdc:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_data_buffer_overflow_event\r\n");
}
 800ffde:	bf00      	nop
 800ffe0:	370c      	adds	r7, #12
 800ffe2:	46bd      	mov	sp, r7
 800ffe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffe8:	4770      	bx	lr

0800ffea <hci_encryption_key_refresh_complete_event>:
  - 0x0000 ... 0x0EFF
  * @retval None
*/
WEAK_FUNCTION(void hci_encryption_key_refresh_complete_event(uint8_t Status,
                                               uint16_t Connection_Handle))
{
 800ffea:	b480      	push	{r7}
 800ffec:	b083      	sub	sp, #12
 800ffee:	af00      	add	r7, sp, #0
 800fff0:	4603      	mov	r3, r0
 800fff2:	460a      	mov	r2, r1
 800fff4:	71fb      	strb	r3, [r7, #7]
 800fff6:	4613      	mov	r3, r2
 800fff8:	80bb      	strh	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_encryption_key_refresh_complete_event\r\n");
}
 800fffa:	bf00      	nop
 800fffc:	370c      	adds	r7, #12
 800fffe:	46bd      	mov	sp, r7
 8010000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010004:	4770      	bx	lr

08010006 <hci_le_advertising_report_event>:
  * @param Advertising_Report See @ref Advertising_Report_t
  * @retval None
*/
WEAK_FUNCTION(void hci_le_advertising_report_event(uint8_t Num_Reports,
                                     Advertising_Report_t Advertising_Report[]))
{
 8010006:	b480      	push	{r7}
 8010008:	b083      	sub	sp, #12
 801000a:	af00      	add	r7, sp, #0
 801000c:	4603      	mov	r3, r0
 801000e:	6039      	str	r1, [r7, #0]
 8010010:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_advertising_report_event\r\n");
}
 8010012:	bf00      	nop
 8010014:	370c      	adds	r7, #12
 8010016:	46bd      	mov	sp, r7
 8010018:	f85d 7b04 	ldr.w	r7, [sp], #4
 801001c:	4770      	bx	lr

0801001e <hci_le_connection_update_complete_event>:
WEAK_FUNCTION(void hci_le_connection_update_complete_event(uint8_t Status,
                                             uint16_t Connection_Handle,
                                             uint16_t Conn_Interval,
                                             uint16_t Conn_Latency,
                                             uint16_t Supervision_Timeout))
{
 801001e:	b490      	push	{r4, r7}
 8010020:	b082      	sub	sp, #8
 8010022:	af00      	add	r7, sp, #0
 8010024:	4604      	mov	r4, r0
 8010026:	4608      	mov	r0, r1
 8010028:	4611      	mov	r1, r2
 801002a:	461a      	mov	r2, r3
 801002c:	4623      	mov	r3, r4
 801002e:	71fb      	strb	r3, [r7, #7]
 8010030:	4603      	mov	r3, r0
 8010032:	80bb      	strh	r3, [r7, #4]
 8010034:	460b      	mov	r3, r1
 8010036:	807b      	strh	r3, [r7, #2]
 8010038:	4613      	mov	r3, r2
 801003a:	803b      	strh	r3, [r7, #0]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_connection_update_complete_event\r\n");
}
 801003c:	bf00      	nop
 801003e:	3708      	adds	r7, #8
 8010040:	46bd      	mov	sp, r7
 8010042:	bc90      	pop	{r4, r7}
 8010044:	4770      	bx	lr

08010046 <hci_le_read_remote_used_features_complete_event>:
  * @retval None
*/
WEAK_FUNCTION(void hci_le_read_remote_used_features_complete_event(uint8_t Status,
                                                     uint16_t Connection_Handle,
                                                     uint8_t LE_Features[8]))
{
 8010046:	b480      	push	{r7}
 8010048:	b083      	sub	sp, #12
 801004a:	af00      	add	r7, sp, #0
 801004c:	4603      	mov	r3, r0
 801004e:	603a      	str	r2, [r7, #0]
 8010050:	71fb      	strb	r3, [r7, #7]
 8010052:	460b      	mov	r3, r1
 8010054:	80bb      	strh	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_read_remote_used_features_complete_event\r\n");
}
 8010056:	bf00      	nop
 8010058:	370c      	adds	r7, #12
 801005a:	46bd      	mov	sp, r7
 801005c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010060:	4770      	bx	lr

08010062 <hci_le_long_term_key_request_event>:
  * @retval None
*/
WEAK_FUNCTION(void hci_le_long_term_key_request_event(uint16_t Connection_Handle,
                                        uint8_t Random_Number[8],
                                        uint16_t Encrypted_Diversifier))
{
 8010062:	b480      	push	{r7}
 8010064:	b083      	sub	sp, #12
 8010066:	af00      	add	r7, sp, #0
 8010068:	4603      	mov	r3, r0
 801006a:	6039      	str	r1, [r7, #0]
 801006c:	80fb      	strh	r3, [r7, #6]
 801006e:	4613      	mov	r3, r2
 8010070:	80bb      	strh	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_long_term_key_request_event\r\n");
}
 8010072:	bf00      	nop
 8010074:	370c      	adds	r7, #12
 8010076:	46bd      	mov	sp, r7
 8010078:	f85d 7b04 	ldr.w	r7, [sp], #4
 801007c:	4770      	bx	lr

0801007e <hci_le_data_length_change_event>:
WEAK_FUNCTION(void hci_le_data_length_change_event(uint16_t Connection_Handle,
                                     uint16_t MaxTxOctets,
                                     uint16_t MaxTxTime,
                                     uint16_t MaxRxOctets,
                                     uint16_t MaxRxTime))
{
 801007e:	b490      	push	{r4, r7}
 8010080:	b082      	sub	sp, #8
 8010082:	af00      	add	r7, sp, #0
 8010084:	4604      	mov	r4, r0
 8010086:	4608      	mov	r0, r1
 8010088:	4611      	mov	r1, r2
 801008a:	461a      	mov	r2, r3
 801008c:	4623      	mov	r3, r4
 801008e:	80fb      	strh	r3, [r7, #6]
 8010090:	4603      	mov	r3, r0
 8010092:	80bb      	strh	r3, [r7, #4]
 8010094:	460b      	mov	r3, r1
 8010096:	807b      	strh	r3, [r7, #2]
 8010098:	4613      	mov	r3, r2
 801009a:	803b      	strh	r3, [r7, #0]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_data_length_change_event\r\n");
}
 801009c:	bf00      	nop
 801009e:	3708      	adds	r7, #8
 80100a0:	46bd      	mov	sp, r7
 80100a2:	bc90      	pop	{r4, r7}
 80100a4:	4770      	bx	lr

080100a6 <hci_le_read_local_p256_public_key_complete_event>:
  * @param Local_P256_Public_Key Local P-256 public key.
  * @retval None
*/
WEAK_FUNCTION(void hci_le_read_local_p256_public_key_complete_event(uint8_t Status,
                                                      uint8_t Local_P256_Public_Key[64]))
{
 80100a6:	b480      	push	{r7}
 80100a8:	b083      	sub	sp, #12
 80100aa:	af00      	add	r7, sp, #0
 80100ac:	4603      	mov	r3, r0
 80100ae:	6039      	str	r1, [r7, #0]
 80100b0:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_read_local_p256_public_key_complete_event\r\n");
}
 80100b2:	bf00      	nop
 80100b4:	370c      	adds	r7, #12
 80100b6:	46bd      	mov	sp, r7
 80100b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100bc:	4770      	bx	lr

080100be <hci_le_generate_dhkey_complete_event>:
  * @param DHKey Diffie Hellman Key
  * @retval None
*/
WEAK_FUNCTION(void hci_le_generate_dhkey_complete_event(uint8_t Status,
                                          uint8_t DHKey[32]))
{
 80100be:	b480      	push	{r7}
 80100c0:	b083      	sub	sp, #12
 80100c2:	af00      	add	r7, sp, #0
 80100c4:	4603      	mov	r3, r0
 80100c6:	6039      	str	r1, [r7, #0]
 80100c8:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_generate_dhkey_complete_event\r\n");
}
 80100ca:	bf00      	nop
 80100cc:	370c      	adds	r7, #12
 80100ce:	46bd      	mov	sp, r7
 80100d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100d4:	4770      	bx	lr

080100d6 <hci_le_enhanced_connection_complete_event>:
                                               uint8_t Peer_Resolvable_Private_Address[6],
                                               uint16_t Conn_Interval,
                                               uint16_t Conn_Latency,
                                               uint16_t Supervision_Timeout,
                                               uint8_t Master_Clock_Accuracy))
{
 80100d6:	b490      	push	{r4, r7}
 80100d8:	b082      	sub	sp, #8
 80100da:	af00      	add	r7, sp, #0
 80100dc:	4604      	mov	r4, r0
 80100de:	4608      	mov	r0, r1
 80100e0:	4611      	mov	r1, r2
 80100e2:	461a      	mov	r2, r3
 80100e4:	4623      	mov	r3, r4
 80100e6:	71fb      	strb	r3, [r7, #7]
 80100e8:	4603      	mov	r3, r0
 80100ea:	80bb      	strh	r3, [r7, #4]
 80100ec:	460b      	mov	r3, r1
 80100ee:	71bb      	strb	r3, [r7, #6]
 80100f0:	4613      	mov	r3, r2
 80100f2:	70fb      	strb	r3, [r7, #3]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_enhanced_connection_complete_event\r\n");
}
 80100f4:	bf00      	nop
 80100f6:	3708      	adds	r7, #8
 80100f8:	46bd      	mov	sp, r7
 80100fa:	bc90      	pop	{r4, r7}
 80100fc:	4770      	bx	lr

080100fe <hci_le_direct_advertising_report_event>:
  * @param Direct_Advertising_Report See @ref Direct_Advertising_Report_t
  * @retval None
*/
WEAK_FUNCTION(void hci_le_direct_advertising_report_event(uint8_t Num_Reports,
                                            Direct_Advertising_Report_t Direct_Advertising_Report[]))
{
 80100fe:	b480      	push	{r7}
 8010100:	b083      	sub	sp, #12
 8010102:	af00      	add	r7, sp, #0
 8010104:	4603      	mov	r3, r0
 8010106:	6039      	str	r1, [r7, #0]
 8010108:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_direct_advertising_report_event\r\n");
}
 801010a:	bf00      	nop
 801010c:	370c      	adds	r7, #12
 801010e:	46bd      	mov	sp, r7
 8010110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010114:	4770      	bx	lr

08010116 <aci_gap_limited_discoverable_event>:
  * @brief This event is generated by the controller when the limited discoverable mode ends due to
timeout. The timeout is 180 seconds.
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_limited_discoverable_event(void))
{
 8010116:	b480      	push	{r7}
 8010118:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_limited_discoverable_event\r\n");
}
 801011a:	bf00      	nop
 801011c:	46bd      	mov	sp, r7
 801011e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010122:	4770      	bx	lr

08010124 <aci_gap_authorization_req_event>:
@ref aci_gap_authorization_resp command should be used to respond by the application.
  * @param Connection_Handle Connection handle for which authorization has been requested.
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_authorization_req_event(uint16_t Connection_Handle))
{
 8010124:	b480      	push	{r7}
 8010126:	b083      	sub	sp, #12
 8010128:	af00      	add	r7, sp, #0
 801012a:	4603      	mov	r3, r0
 801012c:	80fb      	strh	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_authorization_req_event\r\n");
}
 801012e:	bf00      	nop
 8010130:	370c      	adds	r7, #12
 8010132:	46bd      	mov	sp, r7
 8010134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010138:	4770      	bx	lr

0801013a <aci_gap_slave_security_initiated_event>:
/**
  * @brief This event is generated when the slave security request is successfully sent to the master.
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_slave_security_initiated_event(void))
{
 801013a:	b480      	push	{r7}
 801013c:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_slave_security_initiated_event\r\n");
}
 801013e:	bf00      	nop
 8010140:	46bd      	mov	sp, r7
 8010142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010146:	4770      	bx	lr

08010148 <aci_gap_bond_lost_event>:
received, the upper layer has to issue the command @ref aci_gap_allow_rebond in order to
allow the slave to continue the pairing process with the master.
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_bond_lost_event(void))
{
 8010148:	b480      	push	{r7}
 801014a:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_bond_lost_event\r\n");
}
 801014c:	bf00      	nop
 801014e:	46bd      	mov	sp, r7
 8010150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010154:	4770      	bx	lr

08010156 <aci_gap_proc_complete_event>:
*/
WEAK_FUNCTION(void aci_gap_proc_complete_event(uint8_t Procedure_Code,
                                 uint8_t Status,
                                 uint8_t Data_Length,
                                 uint8_t Data[]))
{
 8010156:	b480      	push	{r7}
 8010158:	b083      	sub	sp, #12
 801015a:	af00      	add	r7, sp, #0
 801015c:	603b      	str	r3, [r7, #0]
 801015e:	4603      	mov	r3, r0
 8010160:	71fb      	strb	r3, [r7, #7]
 8010162:	460b      	mov	r3, r1
 8010164:	71bb      	strb	r3, [r7, #6]
 8010166:	4613      	mov	r3, r2
 8010168:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_proc_complete_event\r\n");
}
 801016a:	bf00      	nop
 801016c:	370c      	adds	r7, #12
 801016e:	46bd      	mov	sp, r7
 8010170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010174:	4770      	bx	lr

08010176 <aci_gap_addr_not_resolved_event>:
  * @param Connection_Handle Connection handle for which the private address could not be
resolved with any of the stored IRK's.
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_addr_not_resolved_event(uint16_t Connection_Handle))
{
 8010176:	b480      	push	{r7}
 8010178:	b083      	sub	sp, #12
 801017a:	af00      	add	r7, sp, #0
 801017c:	4603      	mov	r3, r0
 801017e:	80fb      	strh	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_addr_not_resolved_event\r\n");
}
 8010180:	bf00      	nop
 8010182:	370c      	adds	r7, #12
 8010184:	46bd      	mov	sp, r7
 8010186:	f85d 7b04 	ldr.w	r7, [sp], #4
 801018a:	4770      	bx	lr

0801018c <aci_gap_numeric_comparison_value_event>:
  * @param Numeric_Value 
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_numeric_comparison_value_event(uint16_t Connection_Handle,
                                            uint32_t Numeric_Value))
{
 801018c:	b480      	push	{r7}
 801018e:	b083      	sub	sp, #12
 8010190:	af00      	add	r7, sp, #0
 8010192:	4603      	mov	r3, r0
 8010194:	6039      	str	r1, [r7, #0]
 8010196:	80fb      	strh	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_numeric_comparison_value_event\r\n");
}
 8010198:	bf00      	nop
 801019a:	370c      	adds	r7, #12
 801019c:	46bd      	mov	sp, r7
 801019e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101a2:	4770      	bx	lr

080101a4 <aci_gap_keypress_notification_event>:
  * @param Notification_Type Type of Keypress input notified/signaled by peer device (having Keyboard only I/O capabilities
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_keypress_notification_event(uint16_t Connection_Handle,
                                         uint8_t Notification_Type))
{
 80101a4:	b480      	push	{r7}
 80101a6:	b083      	sub	sp, #12
 80101a8:	af00      	add	r7, sp, #0
 80101aa:	4603      	mov	r3, r0
 80101ac:	460a      	mov	r2, r1
 80101ae:	80fb      	strh	r3, [r7, #6]
 80101b0:	4613      	mov	r3, r2
 80101b2:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_keypress_notification_event\r\n");
}
 80101b4:	bf00      	nop
 80101b6:	370c      	adds	r7, #12
 80101b8:	46bd      	mov	sp, r7
 80101ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101be:	4770      	bx	lr

080101c0 <aci_gatt_proc_timeout_event>:
seconds). This is a critical event that should not happen during normal operating conditions. It is an indication of either a major disruption in the communication link or a mistake in the application which does not provide a reply to GATT procedures. After this event, the GATT channel is closed and no more GATT communication can be performed. The applications is exptected to issue an @ref aci_gap_terminate to disconnect from the peer device. It is important to leave an 100 ms blank window before sending the @ref aci_gap_terminate, since immediately after this event, system could save important information in non volatile memory.
  * @param Connection_Handle Connection handle on which the GATT procedure has timed out
  * @retval None
*/
WEAK_FUNCTION(void aci_gatt_proc_timeout_event(uint16_t Connection_Handle))
{
 80101c0:	b480      	push	{r7}
 80101c2:	b083      	sub	sp, #12
 80101c4:	af00      	add	r7, sp, #0
 80101c6:	4603      	mov	r3, r0
 80101c8:	80fb      	strh	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_proc_timeout_event\r\n");
}
 80101ca:	bf00      	nop
 80101cc:	370c      	adds	r7, #12
 80101ce:	46bd      	mov	sp, r7
 80101d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101d4:	4770      	bx	lr

080101d6 <aci_att_exchange_mtu_resp_event>:
  * @param Server_RX_MTU ATT_MTU value agreed between server and client
  * @retval None
*/
WEAK_FUNCTION(void aci_att_exchange_mtu_resp_event(uint16_t Connection_Handle,
                                     uint16_t Server_RX_MTU))
{
 80101d6:	b480      	push	{r7}
 80101d8:	b083      	sub	sp, #12
 80101da:	af00      	add	r7, sp, #0
 80101dc:	4603      	mov	r3, r0
 80101de:	460a      	mov	r2, r1
 80101e0:	80fb      	strh	r3, [r7, #6]
 80101e2:	4613      	mov	r3, r2
 80101e4:	80bb      	strh	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_exchange_mtu_resp_event\r\n");
}
 80101e6:	bf00      	nop
 80101e8:	370c      	adds	r7, #12
 80101ea:	46bd      	mov	sp, r7
 80101ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101f0:	4770      	bx	lr

080101f2 <aci_att_find_info_resp_event>:
*/
WEAK_FUNCTION(void aci_att_find_info_resp_event(uint16_t Connection_Handle,
                                  uint8_t Format,
                                  uint8_t Event_Data_Length,
                                  uint8_t Handle_UUID_Pair[]))
{
 80101f2:	b480      	push	{r7}
 80101f4:	b083      	sub	sp, #12
 80101f6:	af00      	add	r7, sp, #0
 80101f8:	603b      	str	r3, [r7, #0]
 80101fa:	4603      	mov	r3, r0
 80101fc:	80fb      	strh	r3, [r7, #6]
 80101fe:	460b      	mov	r3, r1
 8010200:	717b      	strb	r3, [r7, #5]
 8010202:	4613      	mov	r3, r2
 8010204:	713b      	strb	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_find_info_resp_event\r\n");
}
 8010206:	bf00      	nop
 8010208:	370c      	adds	r7, #12
 801020a:	46bd      	mov	sp, r7
 801020c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010210:	4770      	bx	lr

08010212 <aci_att_find_by_type_value_resp_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_att_find_by_type_value_resp_event(uint16_t Connection_Handle,
                                           uint8_t Num_of_Handle_Pair,
                                           Attribute_Group_Handle_Pair_t Attribute_Group_Handle_Pair[]))
{
 8010212:	b480      	push	{r7}
 8010214:	b083      	sub	sp, #12
 8010216:	af00      	add	r7, sp, #0
 8010218:	4603      	mov	r3, r0
 801021a:	603a      	str	r2, [r7, #0]
 801021c:	80fb      	strh	r3, [r7, #6]
 801021e:	460b      	mov	r3, r1
 8010220:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_find_by_type_value_resp_event\r\n");
}
 8010222:	bf00      	nop
 8010224:	370c      	adds	r7, #12
 8010226:	46bd      	mov	sp, r7
 8010228:	f85d 7b04 	ldr.w	r7, [sp], #4
 801022c:	4770      	bx	lr

0801022e <aci_att_read_by_type_resp_event>:
*/
WEAK_FUNCTION(void aci_att_read_by_type_resp_event(uint16_t Connection_Handle,
                                     uint8_t Handle_Value_Pair_Length,
                                     uint8_t Data_Length,
                                     uint8_t Handle_Value_Pair_Data[]))
{
 801022e:	b480      	push	{r7}
 8010230:	b083      	sub	sp, #12
 8010232:	af00      	add	r7, sp, #0
 8010234:	603b      	str	r3, [r7, #0]
 8010236:	4603      	mov	r3, r0
 8010238:	80fb      	strh	r3, [r7, #6]
 801023a:	460b      	mov	r3, r1
 801023c:	717b      	strb	r3, [r7, #5]
 801023e:	4613      	mov	r3, r2
 8010240:	713b      	strb	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_read_by_type_resp_event\r\n");
}
 8010242:	bf00      	nop
 8010244:	370c      	adds	r7, #12
 8010246:	46bd      	mov	sp, r7
 8010248:	f85d 7b04 	ldr.w	r7, [sp], #4
 801024c:	4770      	bx	lr

0801024e <aci_att_read_resp_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_att_read_resp_event(uint16_t Connection_Handle,
                             uint8_t Event_Data_Length,
                             uint8_t Attribute_Value[]))
{
 801024e:	b480      	push	{r7}
 8010250:	b083      	sub	sp, #12
 8010252:	af00      	add	r7, sp, #0
 8010254:	4603      	mov	r3, r0
 8010256:	603a      	str	r2, [r7, #0]
 8010258:	80fb      	strh	r3, [r7, #6]
 801025a:	460b      	mov	r3, r1
 801025c:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_read_resp_event\r\n");
}
 801025e:	bf00      	nop
 8010260:	370c      	adds	r7, #12
 8010262:	46bd      	mov	sp, r7
 8010264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010268:	4770      	bx	lr

0801026a <aci_att_read_blob_resp_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_att_read_blob_resp_event(uint16_t Connection_Handle,
                                  uint8_t Event_Data_Length,
                                  uint8_t Attribute_Value[]))
{
 801026a:	b480      	push	{r7}
 801026c:	b083      	sub	sp, #12
 801026e:	af00      	add	r7, sp, #0
 8010270:	4603      	mov	r3, r0
 8010272:	603a      	str	r2, [r7, #0]
 8010274:	80fb      	strh	r3, [r7, #6]
 8010276:	460b      	mov	r3, r1
 8010278:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_read_blob_resp_event\r\n");
}
 801027a:	bf00      	nop
 801027c:	370c      	adds	r7, #12
 801027e:	46bd      	mov	sp, r7
 8010280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010284:	4770      	bx	lr

08010286 <aci_att_read_multiple_resp_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_att_read_multiple_resp_event(uint16_t Connection_Handle,
                                      uint8_t Event_Data_Length,
                                      uint8_t Set_Of_Values[]))
{
 8010286:	b480      	push	{r7}
 8010288:	b083      	sub	sp, #12
 801028a:	af00      	add	r7, sp, #0
 801028c:	4603      	mov	r3, r0
 801028e:	603a      	str	r2, [r7, #0]
 8010290:	80fb      	strh	r3, [r7, #6]
 8010292:	460b      	mov	r3, r1
 8010294:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_read_multiple_resp_event\r\n");
}
 8010296:	bf00      	nop
 8010298:	370c      	adds	r7, #12
 801029a:	46bd      	mov	sp, r7
 801029c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102a0:	4770      	bx	lr

080102a2 <aci_att_read_by_group_type_resp_event>:
*/
WEAK_FUNCTION(void aci_att_read_by_group_type_resp_event(uint16_t Connection_Handle,
                                           uint8_t Attribute_Data_Length,
                                           uint8_t Data_Length,
                                           uint8_t Attribute_Data_List[]))
{
 80102a2:	b480      	push	{r7}
 80102a4:	b083      	sub	sp, #12
 80102a6:	af00      	add	r7, sp, #0
 80102a8:	603b      	str	r3, [r7, #0]
 80102aa:	4603      	mov	r3, r0
 80102ac:	80fb      	strh	r3, [r7, #6]
 80102ae:	460b      	mov	r3, r1
 80102b0:	717b      	strb	r3, [r7, #5]
 80102b2:	4613      	mov	r3, r2
 80102b4:	713b      	strb	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_read_by_group_type_resp_event\r\n");
}
 80102b6:	bf00      	nop
 80102b8:	370c      	adds	r7, #12
 80102ba:	46bd      	mov	sp, r7
 80102bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102c0:	4770      	bx	lr

080102c2 <aci_att_prepare_write_resp_event>:
WEAK_FUNCTION(void aci_att_prepare_write_resp_event(uint16_t Connection_Handle,
                                      uint16_t Attribute_Handle,
                                      uint16_t Offset,
                                      uint8_t Part_Attribute_Value_Length,
                                      uint8_t Part_Attribute_Value[]))
{
 80102c2:	b490      	push	{r4, r7}
 80102c4:	b082      	sub	sp, #8
 80102c6:	af00      	add	r7, sp, #0
 80102c8:	4604      	mov	r4, r0
 80102ca:	4608      	mov	r0, r1
 80102cc:	4611      	mov	r1, r2
 80102ce:	461a      	mov	r2, r3
 80102d0:	4623      	mov	r3, r4
 80102d2:	80fb      	strh	r3, [r7, #6]
 80102d4:	4603      	mov	r3, r0
 80102d6:	80bb      	strh	r3, [r7, #4]
 80102d8:	460b      	mov	r3, r1
 80102da:	807b      	strh	r3, [r7, #2]
 80102dc:	4613      	mov	r3, r2
 80102de:	707b      	strb	r3, [r7, #1]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_prepare_write_resp_event\r\n");
}
 80102e0:	bf00      	nop
 80102e2:	3708      	adds	r7, #8
 80102e4:	46bd      	mov	sp, r7
 80102e6:	bc90      	pop	{r4, r7}
 80102e8:	4770      	bx	lr

080102ea <aci_att_exec_write_resp_event>:
  * @brief This event is generated in response to an Execute Write Request.
  * @param Connection_Handle Connection handle related to the response
  * @retval None
*/
WEAK_FUNCTION(void aci_att_exec_write_resp_event(uint16_t Connection_Handle))
{
 80102ea:	b480      	push	{r7}
 80102ec:	b083      	sub	sp, #12
 80102ee:	af00      	add	r7, sp, #0
 80102f0:	4603      	mov	r3, r0
 80102f2:	80fb      	strh	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_exec_write_resp_event\r\n");
}
 80102f4:	bf00      	nop
 80102f6:	370c      	adds	r7, #12
 80102f8:	46bd      	mov	sp, r7
 80102fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102fe:	4770      	bx	lr

08010300 <aci_gatt_indication_event>:
*/
WEAK_FUNCTION(void aci_gatt_indication_event(uint16_t Connection_Handle,
                               uint16_t Attribute_Handle,
                               uint8_t Attribute_Value_Length,
                               uint8_t Attribute_Value[]))
{
 8010300:	b480      	push	{r7}
 8010302:	b085      	sub	sp, #20
 8010304:	af00      	add	r7, sp, #0
 8010306:	607b      	str	r3, [r7, #4]
 8010308:	4603      	mov	r3, r0
 801030a:	81fb      	strh	r3, [r7, #14]
 801030c:	460b      	mov	r3, r1
 801030e:	81bb      	strh	r3, [r7, #12]
 8010310:	4613      	mov	r3, r2
 8010312:	72fb      	strb	r3, [r7, #11]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_indication_event\r\n");
}
 8010314:	bf00      	nop
 8010316:	3714      	adds	r7, #20
 8010318:	46bd      	mov	sp, r7
 801031a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801031e:	4770      	bx	lr

08010320 <aci_gatt_notification_event>:
*/
WEAK_FUNCTION(void aci_gatt_notification_event(uint16_t Connection_Handle,
                                 uint16_t Attribute_Handle,
                                 uint8_t Attribute_Value_Length,
                                 uint8_t Attribute_Value[]))
{
 8010320:	b480      	push	{r7}
 8010322:	b085      	sub	sp, #20
 8010324:	af00      	add	r7, sp, #0
 8010326:	607b      	str	r3, [r7, #4]
 8010328:	4603      	mov	r3, r0
 801032a:	81fb      	strh	r3, [r7, #14]
 801032c:	460b      	mov	r3, r1
 801032e:	81bb      	strh	r3, [r7, #12]
 8010330:	4613      	mov	r3, r2
 8010332:	72fb      	strb	r3, [r7, #11]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_notification_event\r\n");
}
 8010334:	bf00      	nop
 8010336:	3714      	adds	r7, #20
 8010338:	46bd      	mov	sp, r7
 801033a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801033e:	4770      	bx	lr

08010340 <aci_gatt_proc_complete_event>:
  - 0xFC: Flash erase failed
  * @retval None
*/
WEAK_FUNCTION(void aci_gatt_proc_complete_event(uint16_t Connection_Handle,
                                  uint8_t Error_Code))
{
 8010340:	b480      	push	{r7}
 8010342:	b083      	sub	sp, #12
 8010344:	af00      	add	r7, sp, #0
 8010346:	4603      	mov	r3, r0
 8010348:	460a      	mov	r2, r1
 801034a:	80fb      	strh	r3, [r7, #6]
 801034c:	4613      	mov	r3, r2
 801034e:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_proc_complete_event\r\n");
}
 8010350:	bf00      	nop
 8010352:	370c      	adds	r7, #12
 8010354:	46bd      	mov	sp, r7
 8010356:	f85d 7b04 	ldr.w	r7, [sp], #4
 801035a:	4770      	bx	lr

0801035c <aci_gatt_error_resp_event>:
*/
WEAK_FUNCTION(void aci_gatt_error_resp_event(uint16_t Connection_Handle,
                               uint8_t Req_Opcode,
                               uint16_t Attribute_Handle,
                               uint8_t Error_Code))
{
 801035c:	b490      	push	{r4, r7}
 801035e:	b082      	sub	sp, #8
 8010360:	af00      	add	r7, sp, #0
 8010362:	4604      	mov	r4, r0
 8010364:	4608      	mov	r0, r1
 8010366:	4611      	mov	r1, r2
 8010368:	461a      	mov	r2, r3
 801036a:	4623      	mov	r3, r4
 801036c:	80fb      	strh	r3, [r7, #6]
 801036e:	4603      	mov	r3, r0
 8010370:	717b      	strb	r3, [r7, #5]
 8010372:	460b      	mov	r3, r1
 8010374:	807b      	strh	r3, [r7, #2]
 8010376:	4613      	mov	r3, r2
 8010378:	713b      	strb	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_error_resp_event\r\n");
}
 801037a:	bf00      	nop
 801037c:	3708      	adds	r7, #8
 801037e:	46bd      	mov	sp, r7
 8010380:	bc90      	pop	{r4, r7}
 8010382:	4770      	bx	lr

08010384 <aci_gatt_disc_read_char_by_uuid_resp_event>:
*/
WEAK_FUNCTION(void aci_gatt_disc_read_char_by_uuid_resp_event(uint16_t Connection_Handle,
                                                uint16_t Attribute_Handle,
                                                uint8_t Attribute_Value_Length,
                                                uint8_t Attribute_Value[]))
{
 8010384:	b480      	push	{r7}
 8010386:	b085      	sub	sp, #20
 8010388:	af00      	add	r7, sp, #0
 801038a:	607b      	str	r3, [r7, #4]
 801038c:	4603      	mov	r3, r0
 801038e:	81fb      	strh	r3, [r7, #14]
 8010390:	460b      	mov	r3, r1
 8010392:	81bb      	strh	r3, [r7, #12]
 8010394:	4613      	mov	r3, r2
 8010396:	72fb      	strb	r3, [r7, #11]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_disc_read_char_by_uuid_resp_event\r\n");
}
 8010398:	bf00      	nop
 801039a:	3714      	adds	r7, #20
 801039c:	46bd      	mov	sp, r7
 801039e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103a2:	4770      	bx	lr

080103a4 <aci_gatt_write_permit_req_event>:
*/
WEAK_FUNCTION(void aci_gatt_write_permit_req_event(uint16_t Connection_Handle,
                                     uint16_t Attribute_Handle,
                                     uint8_t Data_Length,
                                     uint8_t Data[]))
{
 80103a4:	b480      	push	{r7}
 80103a6:	b085      	sub	sp, #20
 80103a8:	af00      	add	r7, sp, #0
 80103aa:	607b      	str	r3, [r7, #4]
 80103ac:	4603      	mov	r3, r0
 80103ae:	81fb      	strh	r3, [r7, #14]
 80103b0:	460b      	mov	r3, r1
 80103b2:	81bb      	strh	r3, [r7, #12]
 80103b4:	4613      	mov	r3, r2
 80103b6:	72fb      	strb	r3, [r7, #11]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_write_permit_req_event\r\n");
}
 80103b8:	bf00      	nop
 80103ba:	3714      	adds	r7, #20
 80103bc:	46bd      	mov	sp, r7
 80103be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103c2:	4770      	bx	lr

080103c4 <aci_gatt_read_multi_permit_req_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_gatt_read_multi_permit_req_event(uint16_t Connection_Handle,
                                          uint8_t Number_of_Handles,
                                          Handle_Item_t Handle_Item[]))
{
 80103c4:	b480      	push	{r7}
 80103c6:	b083      	sub	sp, #12
 80103c8:	af00      	add	r7, sp, #0
 80103ca:	4603      	mov	r3, r0
 80103cc:	603a      	str	r2, [r7, #0]
 80103ce:	80fb      	strh	r3, [r7, #6]
 80103d0:	460b      	mov	r3, r1
 80103d2:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_read_multi_permit_req_event\r\n");
}
 80103d4:	bf00      	nop
 80103d6:	370c      	adds	r7, #12
 80103d8:	46bd      	mov	sp, r7
 80103da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103de:	4770      	bx	lr

080103e0 <aci_gatt_tx_pool_available_event>:
  * @param Available_Buffers Not used.
  * @retval None
*/
WEAK_FUNCTION(void aci_gatt_tx_pool_available_event(uint16_t Connection_Handle,
                                      uint16_t Available_Buffers))
{
 80103e0:	b480      	push	{r7}
 80103e2:	b083      	sub	sp, #12
 80103e4:	af00      	add	r7, sp, #0
 80103e6:	4603      	mov	r3, r0
 80103e8:	460a      	mov	r2, r1
 80103ea:	80fb      	strh	r3, [r7, #6]
 80103ec:	4613      	mov	r3, r2
 80103ee:	80bb      	strh	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_tx_pool_available_event\r\n");
}
 80103f0:	bf00      	nop
 80103f2:	370c      	adds	r7, #12
 80103f4:	46bd      	mov	sp, r7
 80103f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103fa:	4770      	bx	lr

080103fc <aci_gatt_server_confirmation_event>:
  * @brief This event is generated when the client has sent the confirmation to a previously sent indication
  * @param Connection_Handle Connection handle related to the event
  * @retval None
*/
WEAK_FUNCTION(void aci_gatt_server_confirmation_event(uint16_t Connection_Handle))
{
 80103fc:	b480      	push	{r7}
 80103fe:	b083      	sub	sp, #12
 8010400:	af00      	add	r7, sp, #0
 8010402:	4603      	mov	r3, r0
 8010404:	80fb      	strh	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_server_confirmation_event\r\n");
}
 8010406:	bf00      	nop
 8010408:	370c      	adds	r7, #12
 801040a:	46bd      	mov	sp, r7
 801040c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010410:	4770      	bx	lr

08010412 <aci_gatt_prepare_write_permit_req_event>:
WEAK_FUNCTION(void aci_gatt_prepare_write_permit_req_event(uint16_t Connection_Handle,
                                             uint16_t Attribute_Handle,
                                             uint16_t Offset,
                                             uint8_t Data_Length,
                                             uint8_t Data[]))
{
 8010412:	b490      	push	{r4, r7}
 8010414:	b082      	sub	sp, #8
 8010416:	af00      	add	r7, sp, #0
 8010418:	4604      	mov	r4, r0
 801041a:	4608      	mov	r0, r1
 801041c:	4611      	mov	r1, r2
 801041e:	461a      	mov	r2, r3
 8010420:	4623      	mov	r3, r4
 8010422:	80fb      	strh	r3, [r7, #6]
 8010424:	4603      	mov	r3, r0
 8010426:	80bb      	strh	r3, [r7, #4]
 8010428:	460b      	mov	r3, r1
 801042a:	807b      	strh	r3, [r7, #2]
 801042c:	4613      	mov	r3, r2
 801042e:	707b      	strb	r3, [r7, #1]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_prepare_write_permit_req_event\r\n");
}
 8010430:	bf00      	nop
 8010432:	3708      	adds	r7, #8
 8010434:	46bd      	mov	sp, r7
 8010436:	bc90      	pop	{r4, r7}
 8010438:	4770      	bx	lr

0801043a <aci_l2cap_connection_update_resp_event>:
  * @param Result 
  * @retval None
*/
WEAK_FUNCTION(void aci_l2cap_connection_update_resp_event(uint16_t Connection_Handle,
                                            uint16_t Result))
{
 801043a:	b480      	push	{r7}
 801043c:	b083      	sub	sp, #12
 801043e:	af00      	add	r7, sp, #0
 8010440:	4603      	mov	r3, r0
 8010442:	460a      	mov	r2, r1
 8010444:	80fb      	strh	r3, [r7, #6]
 8010446:	4613      	mov	r3, r2
 8010448:	80bb      	strh	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_l2cap_connection_update_resp_event\r\n");
}
 801044a:	bf00      	nop
 801044c:	370c      	adds	r7, #12
 801044e:	46bd      	mov	sp, r7
 8010450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010454:	4770      	bx	lr

08010456 <aci_l2cap_proc_timeout_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_l2cap_proc_timeout_event(uint16_t Connection_Handle,
                                  uint8_t Data_Length,
                                  uint8_t Data[]))
{
 8010456:	b480      	push	{r7}
 8010458:	b083      	sub	sp, #12
 801045a:	af00      	add	r7, sp, #0
 801045c:	4603      	mov	r3, r0
 801045e:	603a      	str	r2, [r7, #0]
 8010460:	80fb      	strh	r3, [r7, #6]
 8010462:	460b      	mov	r3, r1
 8010464:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_l2cap_proc_timeout_event\r\n");
}
 8010466:	bf00      	nop
 8010468:	370c      	adds	r7, #12
 801046a:	46bd      	mov	sp, r7
 801046c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010470:	4770      	bx	lr

08010472 <aci_l2cap_connection_update_req_event>:
                                           uint16_t L2CAP_Length,
                                           uint16_t Interval_Min,
                                           uint16_t Interval_Max,
                                           uint16_t Slave_Latency,
                                           uint16_t Timeout_Multiplier))
{
 8010472:	b490      	push	{r4, r7}
 8010474:	b082      	sub	sp, #8
 8010476:	af00      	add	r7, sp, #0
 8010478:	4604      	mov	r4, r0
 801047a:	4608      	mov	r0, r1
 801047c:	4611      	mov	r1, r2
 801047e:	461a      	mov	r2, r3
 8010480:	4623      	mov	r3, r4
 8010482:	80fb      	strh	r3, [r7, #6]
 8010484:	4603      	mov	r3, r0
 8010486:	717b      	strb	r3, [r7, #5]
 8010488:	460b      	mov	r3, r1
 801048a:	807b      	strh	r3, [r7, #2]
 801048c:	4613      	mov	r3, r2
 801048e:	803b      	strh	r3, [r7, #0]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_l2cap_connection_update_req_event\r\n");
}
 8010490:	bf00      	nop
 8010492:	3708      	adds	r7, #8
 8010494:	46bd      	mov	sp, r7
 8010496:	bc90      	pop	{r4, r7}
 8010498:	4770      	bx	lr

0801049a <aci_l2cap_command_reject_event>:
WEAK_FUNCTION(void aci_l2cap_command_reject_event(uint16_t Connection_Handle,
                                    uint8_t Identifier,
                                    uint16_t Reason,
                                    uint8_t Data_Length,
                                    uint8_t Data[]))
{
 801049a:	b490      	push	{r4, r7}
 801049c:	b082      	sub	sp, #8
 801049e:	af00      	add	r7, sp, #0
 80104a0:	4604      	mov	r4, r0
 80104a2:	4608      	mov	r0, r1
 80104a4:	4611      	mov	r1, r2
 80104a6:	461a      	mov	r2, r3
 80104a8:	4623      	mov	r3, r4
 80104aa:	80fb      	strh	r3, [r7, #6]
 80104ac:	4603      	mov	r3, r0
 80104ae:	717b      	strb	r3, [r7, #5]
 80104b0:	460b      	mov	r3, r1
 80104b2:	807b      	strh	r3, [r7, #2]
 80104b4:	4613      	mov	r3, r2
 80104b6:	713b      	strb	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_l2cap_command_reject_event\r\n");
}
 80104b8:	bf00      	nop
 80104ba:	3708      	adds	r7, #8
 80104bc:	46bd      	mov	sp, r7
 80104be:	bc90      	pop	{r4, r7}
 80104c0:	4770      	bx	lr

080104c2 <aci_blue_initialized_event>:
  - 0x08: System reset due to crash
  - 0x09: System reset due to ECC error
  * @retval None
*/
WEAK_FUNCTION(void aci_blue_initialized_event(uint8_t Reason_Code))
{
 80104c2:	b480      	push	{r7}
 80104c4:	b083      	sub	sp, #12
 80104c6:	af00      	add	r7, sp, #0
 80104c8:	4603      	mov	r3, r0
 80104ca:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_blue_initialized_event Reason_Code=%x\r\n",Reason_Code);
}
 80104cc:	bf00      	nop
 80104ce:	370c      	adds	r7, #12
 80104d0:	46bd      	mov	sp, r7
 80104d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104d6:	4770      	bx	lr

080104d8 <aci_blue_events_lost_event>:
  - 0x0040000000000000: ACI_GAP_NUMERIC_COMPARISON_VALUE_EVENT
  - 0x0080000000000000: ACI_GAP_KEYPRESS_NOTIFICATION_EVENT
  * @retval None
*/
WEAK_FUNCTION(void aci_blue_events_lost_event(uint8_t Lost_Events[8]))
{
 80104d8:	b480      	push	{r7}
 80104da:	b083      	sub	sp, #12
 80104dc:	af00      	add	r7, sp, #0
 80104de:	6078      	str	r0, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_blue_events_lost_event\r\n");
}
 80104e0:	bf00      	nop
 80104e2:	370c      	adds	r7, #12
 80104e4:	46bd      	mov	sp, r7
 80104e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104ea:	4770      	bx	lr

080104ec <aci_blue_crash_info_event>:
                               uint32_t LR,
                               uint32_t PC,
                               uint32_t xPSR,
                               uint8_t Debug_Data_Length,
                               uint8_t Debug_Data[]))
{
 80104ec:	b480      	push	{r7}
 80104ee:	b085      	sub	sp, #20
 80104f0:	af00      	add	r7, sp, #0
 80104f2:	60b9      	str	r1, [r7, #8]
 80104f4:	607a      	str	r2, [r7, #4]
 80104f6:	603b      	str	r3, [r7, #0]
 80104f8:	4603      	mov	r3, r0
 80104fa:	73fb      	strb	r3, [r7, #15]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_blue_crash_info_event\r\n");
}
 80104fc:	bf00      	nop
 80104fe:	3714      	adds	r7, #20
 8010500:	46bd      	mov	sp, r7
 8010502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010506:	4770      	bx	lr

08010508 <aci_hal_end_of_radio_activity_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_hal_end_of_radio_activity_event(uint8_t Last_State,
                                         uint8_t Next_State,
                                         uint32_t Next_State_SysTime))
{
 8010508:	b480      	push	{r7}
 801050a:	b083      	sub	sp, #12
 801050c:	af00      	add	r7, sp, #0
 801050e:	4603      	mov	r3, r0
 8010510:	603a      	str	r2, [r7, #0]
 8010512:	71fb      	strb	r3, [r7, #7]
 8010514:	460b      	mov	r3, r1
 8010516:	71bb      	strb	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_hal_end_of_radio_activity_event\r\n");
}
 8010518:	bf00      	nop
 801051a:	370c      	adds	r7, #12
 801051c:	46bd      	mov	sp, r7
 801051e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010522:	4770      	bx	lr

08010524 <aci_hal_scan_req_report_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_hal_scan_req_report_event(int8_t RSSI,
                                   uint8_t Peer_Address_Type,
                                   uint8_t Peer_Address[6]))
{
 8010524:	b480      	push	{r7}
 8010526:	b083      	sub	sp, #12
 8010528:	af00      	add	r7, sp, #0
 801052a:	4603      	mov	r3, r0
 801052c:	603a      	str	r2, [r7, #0]
 801052e:	71fb      	strb	r3, [r7, #7]
 8010530:	460b      	mov	r3, r1
 8010532:	71bb      	strb	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_hal_scan_req_report_event\r\n");
}
 8010534:	bf00      	nop
 8010536:	370c      	adds	r7, #12
 8010538:	46bd      	mov	sp, r7
 801053a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801053e:	4770      	bx	lr

08010540 <aci_hal_fw_error_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_hal_fw_error_event(uint8_t FW_Error_Type,
                            uint8_t Data_Length,
                            uint8_t Data[]))
{
 8010540:	b480      	push	{r7}
 8010542:	b083      	sub	sp, #12
 8010544:	af00      	add	r7, sp, #0
 8010546:	4603      	mov	r3, r0
 8010548:	603a      	str	r2, [r7, #0]
 801054a:	71fb      	strb	r3, [r7, #7]
 801054c:	460b      	mov	r3, r1
 801054e:	71bb      	strb	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_hal_fw_error_event\r\n");
}
 8010550:	bf00      	nop
 8010552:	370c      	adds	r7, #12
 8010554:	46bd      	mov	sp, r7
 8010556:	f85d 7b04 	ldr.w	r7, [sp], #4
 801055a:	4770      	bx	lr

0801055c <hci_reset>:
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
tBleStatus hci_reset(void)
{
 801055c:	b580      	push	{r7, lr}
 801055e:	b088      	sub	sp, #32
 8010560:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8010562:	2300      	movs	r3, #0
 8010564:	71fb      	strb	r3, [r7, #7]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8010566:	f107 0308 	add.w	r3, r7, #8
 801056a:	2218      	movs	r2, #24
 801056c:	2100      	movs	r1, #0
 801056e:	4618      	mov	r0, r3
 8010570:	f000 ff92 	bl	8011498 <memset>
  rq.ogf = 0x03;
 8010574:	2303      	movs	r3, #3
 8010576:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x003;
 8010578:	2303      	movs	r3, #3
 801057a:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 801057c:	1dfb      	adds	r3, r7, #7
 801057e:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8010580:	2301      	movs	r3, #1
 8010582:	61fb      	str	r3, [r7, #28]
  if (hci_send_req(&rq, FALSE) < 0)
 8010584:	f107 0308 	add.w	r3, r7, #8
 8010588:	2100      	movs	r1, #0
 801058a:	4618      	mov	r0, r3
 801058c:	f000 f9ca 	bl	8010924 <hci_send_req>
 8010590:	4603      	mov	r3, r0
 8010592:	2b00      	cmp	r3, #0
 8010594:	da01      	bge.n	801059a <hci_reset+0x3e>
    return BLE_STATUS_TIMEOUT;
 8010596:	23ff      	movs	r3, #255	; 0xff
 8010598:	e005      	b.n	80105a6 <hci_reset+0x4a>
  if (status) {
 801059a:	79fb      	ldrb	r3, [r7, #7]
 801059c:	2b00      	cmp	r3, #0
 801059e:	d001      	beq.n	80105a4 <hci_reset+0x48>
    return status;
 80105a0:	79fb      	ldrb	r3, [r7, #7]
 80105a2:	e000      	b.n	80105a6 <hci_reset+0x4a>
  }
  return BLE_STATUS_SUCCESS;
 80105a4:	2300      	movs	r3, #0
}
 80105a6:	4618      	mov	r0, r3
 80105a8:	3720      	adds	r7, #32
 80105aa:	46bd      	mov	sp, r7
 80105ac:	bd80      	pop	{r7, pc}

080105ae <hci_read_local_version_information>:
tBleStatus hci_read_local_version_information(uint8_t *HCI_Version,
                                              uint16_t *HCI_Revision,
                                              uint8_t *LMP_PAL_Version,
                                              uint16_t *Manufacturer_Name,
                                              uint16_t *LMP_PAL_Subversion)
{
 80105ae:	b580      	push	{r7, lr}
 80105b0:	b08e      	sub	sp, #56	; 0x38
 80105b2:	af00      	add	r7, sp, #0
 80105b4:	60f8      	str	r0, [r7, #12]
 80105b6:	60b9      	str	r1, [r7, #8]
 80105b8:	607a      	str	r2, [r7, #4]
 80105ba:	603b      	str	r3, [r7, #0]
  struct hci_request rq;
  hci_read_local_version_information_rp0 resp;
  BLUENRG_memset(&resp, 0, sizeof(resp));
 80105bc:	f107 0314 	add.w	r3, r7, #20
 80105c0:	2209      	movs	r2, #9
 80105c2:	2100      	movs	r1, #0
 80105c4:	4618      	mov	r0, r3
 80105c6:	f000 ff67 	bl	8011498 <memset>
  BLUENRG_memset(&rq, 0, sizeof(rq));
 80105ca:	f107 0320 	add.w	r3, r7, #32
 80105ce:	2218      	movs	r2, #24
 80105d0:	2100      	movs	r1, #0
 80105d2:	4618      	mov	r0, r3
 80105d4:	f000 ff60 	bl	8011498 <memset>
  rq.ogf = 0x04;
 80105d8:	2304      	movs	r3, #4
 80105da:	843b      	strh	r3, [r7, #32]
  rq.ocf = 0x001;
 80105dc:	2301      	movs	r3, #1
 80105de:	847b      	strh	r3, [r7, #34]	; 0x22
  rq.rparam = &resp;
 80105e0:	f107 0314 	add.w	r3, r7, #20
 80105e4:	633b      	str	r3, [r7, #48]	; 0x30
  rq.rlen = sizeof(resp);
 80105e6:	2309      	movs	r3, #9
 80105e8:	637b      	str	r3, [r7, #52]	; 0x34
  if (hci_send_req(&rq, FALSE) < 0)
 80105ea:	f107 0320 	add.w	r3, r7, #32
 80105ee:	2100      	movs	r1, #0
 80105f0:	4618      	mov	r0, r3
 80105f2:	f000 f997 	bl	8010924 <hci_send_req>
 80105f6:	4603      	mov	r3, r0
 80105f8:	2b00      	cmp	r3, #0
 80105fa:	da01      	bge.n	8010600 <hci_read_local_version_information+0x52>
    return BLE_STATUS_TIMEOUT;
 80105fc:	23ff      	movs	r3, #255	; 0xff
 80105fe:	e018      	b.n	8010632 <hci_read_local_version_information+0x84>
  if (resp.Status) {
 8010600:	7d3b      	ldrb	r3, [r7, #20]
 8010602:	2b00      	cmp	r3, #0
 8010604:	d001      	beq.n	801060a <hci_read_local_version_information+0x5c>
    return resp.Status;
 8010606:	7d3b      	ldrb	r3, [r7, #20]
 8010608:	e013      	b.n	8010632 <hci_read_local_version_information+0x84>
  }
  *HCI_Version = btoh(resp.HCI_Version, 1);
 801060a:	7d7a      	ldrb	r2, [r7, #21]
 801060c:	68fb      	ldr	r3, [r7, #12]
 801060e:	701a      	strb	r2, [r3, #0]
  *HCI_Revision = btoh(resp.HCI_Revision, 2);
 8010610:	8afa      	ldrh	r2, [r7, #22]
 8010612:	68bb      	ldr	r3, [r7, #8]
 8010614:	801a      	strh	r2, [r3, #0]
  *LMP_PAL_Version = btoh(resp.LMP_PAL_Version, 1);
 8010616:	7e3a      	ldrb	r2, [r7, #24]
 8010618:	687b      	ldr	r3, [r7, #4]
 801061a:	701a      	strb	r2, [r3, #0]
  *Manufacturer_Name = btoh(resp.Manufacturer_Name, 2);
 801061c:	f8b7 3019 	ldrh.w	r3, [r7, #25]
 8010620:	b29a      	uxth	r2, r3
 8010622:	683b      	ldr	r3, [r7, #0]
 8010624:	801a      	strh	r2, [r3, #0]
  *LMP_PAL_Subversion = btoh(resp.LMP_PAL_Subversion, 2);
 8010626:	f8b7 301b 	ldrh.w	r3, [r7, #27]
 801062a:	b29a      	uxth	r2, r3
 801062c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801062e:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8010630:	2300      	movs	r3, #0
}
 8010632:	4618      	mov	r0, r3
 8010634:	3738      	adds	r7, #56	; 0x38
 8010636:	46bd      	mov	sp, r7
 8010638:	bd80      	pop	{r7, pc}

0801063a <hci_le_set_scan_response_data>:
  }
  return BLE_STATUS_SUCCESS;
}
tBleStatus hci_le_set_scan_response_data(uint8_t Scan_Response_Data_Length,
                                         uint8_t Scan_Response_Data[31])
{
 801063a:	b580      	push	{r7, lr}
 801063c:	b0cc      	sub	sp, #304	; 0x130
 801063e:	af00      	add	r7, sp, #0
 8010640:	4602      	mov	r2, r0
 8010642:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8010646:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 801064a:	6019      	str	r1, [r3, #0]
 801064c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8010650:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 8010654:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  hci_le_set_scan_response_data_cp0 *cp0 = (hci_le_set_scan_response_data_cp0*)(cmd_buffer);
 8010656:	f107 030c 	add.w	r3, r7, #12
 801065a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 801065e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8010662:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 8010666:	2200      	movs	r2, #0
 8010668:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 801066a:	2300      	movs	r3, #0
 801066c:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Scan_Response_Data_Length = htob(Scan_Response_Data_Length, 1);
 8010670:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8010674:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8010678:	f2a2 1229 	subw	r2, r2, #297	; 0x129
 801067c:	7812      	ldrb	r2, [r2, #0]
 801067e:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8010680:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8010684:	3301      	adds	r3, #1
 8010686:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  /* FIX: check on Scan_Response_Data introduced to fix issue in projects for Cortex-M33 */
  if (Scan_Response_Data != NULL) {
 801068a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 801068e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8010692:	681b      	ldr	r3, [r3, #0]
 8010694:	2b00      	cmp	r3, #0
 8010696:	d00a      	beq.n	80106ae <hci_le_set_scan_response_data+0x74>
    BLUENRG_memcpy((void *) &cp0->Scan_Response_Data, (const void *) Scan_Response_Data, 31);
 8010698:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 801069c:	1c58      	adds	r0, r3, #1
 801069e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80106a2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80106a6:	221f      	movs	r2, #31
 80106a8:	6819      	ldr	r1, [r3, #0]
 80106aa:	f000 ff81 	bl	80115b0 <memcpy>
  }
  index_input += 31;
 80106ae:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 80106b2:	331f      	adds	r3, #31
 80106b4:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  BLUENRG_memset(&rq, 0, sizeof(rq));
 80106b8:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80106bc:	2218      	movs	r2, #24
 80106be:	2100      	movs	r1, #0
 80106c0:	4618      	mov	r0, r3
 80106c2:	f000 fee9 	bl	8011498 <memset>
  rq.ogf = 0x08;
 80106c6:	2308      	movs	r3, #8
 80106c8:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x009;
 80106cc:	2309      	movs	r3, #9
 80106ce:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 80106d2:	f107 030c 	add.w	r3, r7, #12
 80106d6:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 80106da:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 80106de:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 80106e2:	f107 030b 	add.w	r3, r7, #11
 80106e6:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 80106ea:	2301      	movs	r3, #1
 80106ec:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 80106f0:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80106f4:	2100      	movs	r1, #0
 80106f6:	4618      	mov	r0, r3
 80106f8:	f000 f914 	bl	8010924 <hci_send_req>
 80106fc:	4603      	mov	r3, r0
 80106fe:	2b00      	cmp	r3, #0
 8010700:	da01      	bge.n	8010706 <hci_le_set_scan_response_data+0xcc>
    return BLE_STATUS_TIMEOUT;
 8010702:	23ff      	movs	r3, #255	; 0xff
 8010704:	e00d      	b.n	8010722 <hci_le_set_scan_response_data+0xe8>
  if (status) {
 8010706:	f507 7398 	add.w	r3, r7, #304	; 0x130
 801070a:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 801070e:	781b      	ldrb	r3, [r3, #0]
 8010710:	2b00      	cmp	r3, #0
 8010712:	d005      	beq.n	8010720 <hci_le_set_scan_response_data+0xe6>
    return status;
 8010714:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8010718:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 801071c:	781b      	ldrb	r3, [r3, #0]
 801071e:	e000      	b.n	8010722 <hci_le_set_scan_response_data+0xe8>
  }
  return BLE_STATUS_SUCCESS;
 8010720:	2300      	movs	r3, #0
}
 8010722:	4618      	mov	r0, r3
 8010724:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8010728:	46bd      	mov	sp, r7
 801072a:	bd80      	pop	{r7, pc}

0801072c <verify_packet>:
  *
  * @param  hciReadPacket The HCI data packet
  * @retval 0: valid packet, 1: incorrect packet, 2: wrong length (packet truncated or too long)
  */
static int verify_packet(const tHciDataPacket * hciReadPacket)
{
 801072c:	b480      	push	{r7}
 801072e:	b085      	sub	sp, #20
 8010730:	af00      	add	r7, sp, #0
 8010732:	6078      	str	r0, [r7, #4]
  const uint8_t *hci_pckt = hciReadPacket->dataBuff;
 8010734:	687b      	ldr	r3, [r7, #4]
 8010736:	3308      	adds	r3, #8
 8010738:	60fb      	str	r3, [r7, #12]
  
  if (hci_pckt[HCI_PCK_TYPE_OFFSET] != HCI_EVENT_PKT)
 801073a:	68fb      	ldr	r3, [r7, #12]
 801073c:	781b      	ldrb	r3, [r3, #0]
 801073e:	2b04      	cmp	r3, #4
 8010740:	d001      	beq.n	8010746 <verify_packet+0x1a>
    return 1; /* Incorrect type */
 8010742:	2301      	movs	r3, #1
 8010744:	e00c      	b.n	8010760 <verify_packet+0x34>
  
  if (hci_pckt[EVENT_PARAMETER_TOT_LEN_OFFSET] != hciReadPacket->data_len - (1+HCI_EVENT_HDR_SIZE))
 8010746:	68fb      	ldr	r3, [r7, #12]
 8010748:	3302      	adds	r3, #2
 801074a:	781b      	ldrb	r3, [r3, #0]
 801074c:	461a      	mov	r2, r3
 801074e:	687b      	ldr	r3, [r7, #4]
 8010750:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 8010754:	3b03      	subs	r3, #3
 8010756:	429a      	cmp	r2, r3
 8010758:	d001      	beq.n	801075e <verify_packet+0x32>
    return 2; /* Wrong length (packet truncated or too long) */
 801075a:	2302      	movs	r3, #2
 801075c:	e000      	b.n	8010760 <verify_packet+0x34>
  
  return 0;      
 801075e:	2300      	movs	r3, #0
}
 8010760:	4618      	mov	r0, r3
 8010762:	3714      	adds	r7, #20
 8010764:	46bd      	mov	sp, r7
 8010766:	f85d 7b04 	ldr.w	r7, [sp], #4
 801076a:	4770      	bx	lr

0801076c <send_cmd>:
  * @param  plen The HCI command length
  * @param  param The HCI command parameters
  * @retval None
  */
static void send_cmd(uint16_t ogf, uint16_t ocf, uint8_t plen, void *param)
{
 801076c:	b580      	push	{r7, lr}
 801076e:	b0a6      	sub	sp, #152	; 0x98
 8010770:	af00      	add	r7, sp, #0
 8010772:	607b      	str	r3, [r7, #4]
 8010774:	4603      	mov	r3, r0
 8010776:	81fb      	strh	r3, [r7, #14]
 8010778:	460b      	mov	r3, r1
 801077a:	81bb      	strh	r3, [r7, #12]
 801077c:	4613      	mov	r3, r2
 801077e:	72fb      	strb	r3, [r7, #11]
  uint8_t payload[HCI_MAX_PAYLOAD_SIZE];  
  hci_command_hdr hc;
  
  hc.opcode = htobs(cmd_opcode_pack(ogf, ocf));
 8010780:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8010784:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8010788:	b21a      	sxth	r2, r3
 801078a:	89fb      	ldrh	r3, [r7, #14]
 801078c:	029b      	lsls	r3, r3, #10
 801078e:	b21b      	sxth	r3, r3
 8010790:	4313      	orrs	r3, r2
 8010792:	b21b      	sxth	r3, r3
 8010794:	b29b      	uxth	r3, r3
 8010796:	82bb      	strh	r3, [r7, #20]
  hc.plen = plen;
 8010798:	7afb      	ldrb	r3, [r7, #11]
 801079a:	75bb      	strb	r3, [r7, #22]

  payload[0] = HCI_COMMAND_PKT;
 801079c:	2301      	movs	r3, #1
 801079e:	763b      	strb	r3, [r7, #24]
  BLUENRG_memcpy(payload + 1, &hc, sizeof(hc));
 80107a0:	f107 0318 	add.w	r3, r7, #24
 80107a4:	3301      	adds	r3, #1
 80107a6:	461a      	mov	r2, r3
 80107a8:	f107 0314 	add.w	r3, r7, #20
 80107ac:	8819      	ldrh	r1, [r3, #0]
 80107ae:	789b      	ldrb	r3, [r3, #2]
 80107b0:	8011      	strh	r1, [r2, #0]
 80107b2:	7093      	strb	r3, [r2, #2]
  BLUENRG_memcpy(payload + HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE, param, plen);
 80107b4:	f107 0318 	add.w	r3, r7, #24
 80107b8:	3304      	adds	r3, #4
 80107ba:	7afa      	ldrb	r2, [r7, #11]
 80107bc:	6879      	ldr	r1, [r7, #4]
 80107be:	4618      	mov	r0, r3
 80107c0:	f000 fef6 	bl	80115b0 <memcpy>
  
  if (hciContext.io.Send)
 80107c4:	4b08      	ldr	r3, [pc, #32]	; (80107e8 <send_cmd+0x7c>)
 80107c6:	691b      	ldr	r3, [r3, #16]
 80107c8:	2b00      	cmp	r3, #0
 80107ca:	d009      	beq.n	80107e0 <send_cmd+0x74>
  {
    hciContext.io.Send (payload, HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE + plen);
 80107cc:	4b06      	ldr	r3, [pc, #24]	; (80107e8 <send_cmd+0x7c>)
 80107ce:	691b      	ldr	r3, [r3, #16]
 80107d0:	7afa      	ldrb	r2, [r7, #11]
 80107d2:	b292      	uxth	r2, r2
 80107d4:	3204      	adds	r2, #4
 80107d6:	b291      	uxth	r1, r2
 80107d8:	f107 0218 	add.w	r2, r7, #24
 80107dc:	4610      	mov	r0, r2
 80107de:	4798      	blx	r3
  }
}
 80107e0:	bf00      	nop
 80107e2:	3798      	adds	r7, #152	; 0x98
 80107e4:	46bd      	mov	sp, r7
 80107e6:	bd80      	pop	{r7, pc}
 80107e8:	20000ae4 	.word	0x20000ae4

080107ec <move_list>:
  * @param  dest_list
  * @param  src_list
  * @retval None
  */
static void move_list(tListNode * dest_list, tListNode * src_list)
{
 80107ec:	b580      	push	{r7, lr}
 80107ee:	b084      	sub	sp, #16
 80107f0:	af00      	add	r7, sp, #0
 80107f2:	6078      	str	r0, [r7, #4]
 80107f4:	6039      	str	r1, [r7, #0]
  pListNode tmp_node;
  
  while (!list_is_empty(src_list))
 80107f6:	e00a      	b.n	801080e <move_list+0x22>
  {
    list_remove_tail(src_list, &tmp_node);
 80107f8:	f107 030c 	add.w	r3, r7, #12
 80107fc:	4619      	mov	r1, r3
 80107fe:	6838      	ldr	r0, [r7, #0]
 8010800:	f000 fae8 	bl	8010dd4 <list_remove_tail>
    list_insert_head(dest_list, tmp_node);
 8010804:	68fb      	ldr	r3, [r7, #12]
 8010806:	4619      	mov	r1, r3
 8010808:	6878      	ldr	r0, [r7, #4]
 801080a:	f000 fa4f 	bl	8010cac <list_insert_head>
  while (!list_is_empty(src_list))
 801080e:	6838      	ldr	r0, [r7, #0]
 8010810:	f000 fa2a 	bl	8010c68 <list_is_empty>
 8010814:	4603      	mov	r3, r0
 8010816:	2b00      	cmp	r3, #0
 8010818:	d0ee      	beq.n	80107f8 <move_list+0xc>
  }
}
 801081a:	bf00      	nop
 801081c:	bf00      	nop
 801081e:	3710      	adds	r7, #16
 8010820:	46bd      	mov	sp, r7
 8010822:	bd80      	pop	{r7, pc}

08010824 <free_event_list>:
  *
  * @param  None
  * @retval None
  */
static void free_event_list(void)
{
 8010824:	b580      	push	{r7, lr}
 8010826:	b082      	sub	sp, #8
 8010828:	af00      	add	r7, sp, #0
  tHciDataPacket * pckt;

  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 801082a:	e009      	b.n	8010840 <free_event_list+0x1c>
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&pckt);    
 801082c:	1d3b      	adds	r3, r7, #4
 801082e:	4619      	mov	r1, r3
 8010830:	4809      	ldr	r0, [pc, #36]	; (8010858 <free_event_list+0x34>)
 8010832:	f000 faa8 	bl	8010d86 <list_remove_head>
    list_insert_tail(&hciReadPktPool, (tListNode *)pckt);
 8010836:	687b      	ldr	r3, [r7, #4]
 8010838:	4619      	mov	r1, r3
 801083a:	4808      	ldr	r0, [pc, #32]	; (801085c <free_event_list+0x38>)
 801083c:	f000 fa5c 	bl	8010cf8 <list_insert_tail>
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 8010840:	4806      	ldr	r0, [pc, #24]	; (801085c <free_event_list+0x38>)
 8010842:	f000 faee 	bl	8010e22 <list_get_size>
 8010846:	4603      	mov	r3, r0
 8010848:	2b04      	cmp	r3, #4
 801084a:	ddef      	ble.n	801082c <free_event_list+0x8>
  }
}
 801084c:	bf00      	nop
 801084e:	bf00      	nop
 8010850:	3708      	adds	r7, #8
 8010852:	46bd      	mov	sp, r7
 8010854:	bd80      	pop	{r7, pc}
 8010856:	bf00      	nop
 8010858:	20000564 	.word	0x20000564
 801085c:	2000055c 	.word	0x2000055c

08010860 <hci_init>:

/********************** HCI Transport layer functions *****************************/

void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 8010860:	b580      	push	{r7, lr}
 8010862:	b084      	sub	sp, #16
 8010864:	af00      	add	r7, sp, #0
 8010866:	6078      	str	r0, [r7, #4]
 8010868:	6039      	str	r1, [r7, #0]
  uint8_t index;

  if(UserEvtRx != NULL)
 801086a:	687b      	ldr	r3, [r7, #4]
 801086c:	2b00      	cmp	r3, #0
 801086e:	d002      	beq.n	8010876 <hci_init+0x16>
  {
    hciContext.UserEvtRx = UserEvtRx;
 8010870:	4a18      	ldr	r2, [pc, #96]	; (80108d4 <hci_init+0x74>)
 8010872:	687b      	ldr	r3, [r7, #4]
 8010874:	61d3      	str	r3, [r2, #28]
  }
  
  /* Initialize list heads of ready and free hci data packet queues */
  list_init_head(&hciReadPktPool);
 8010876:	4818      	ldr	r0, [pc, #96]	; (80108d8 <hci_init+0x78>)
 8010878:	f000 f9e6 	bl	8010c48 <list_init_head>
  list_init_head(&hciReadPktRxQueue);
 801087c:	4817      	ldr	r0, [pc, #92]	; (80108dc <hci_init+0x7c>)
 801087e:	f000 f9e3 	bl	8010c48 <list_init_head>

  /* Initialize TL BLE layer */
  hci_tl_lowlevel_init();
 8010882:	f7f6 ff8d 	bl	80077a0 <hci_tl_lowlevel_init>

  /* Initialize the queue of free hci data packets */
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 8010886:	2300      	movs	r3, #0
 8010888:	73fb      	strb	r3, [r7, #15]
 801088a:	e00c      	b.n	80108a6 <hci_init+0x46>
  {
    list_insert_tail(&hciReadPktPool, (tListNode *)&hciReadPacketBuffer[index]);
 801088c:	7bfb      	ldrb	r3, [r7, #15]
 801088e:	228c      	movs	r2, #140	; 0x8c
 8010890:	fb02 f303 	mul.w	r3, r2, r3
 8010894:	4a12      	ldr	r2, [pc, #72]	; (80108e0 <hci_init+0x80>)
 8010896:	4413      	add	r3, r2
 8010898:	4619      	mov	r1, r3
 801089a:	480f      	ldr	r0, [pc, #60]	; (80108d8 <hci_init+0x78>)
 801089c:	f000 fa2c 	bl	8010cf8 <list_insert_tail>
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 80108a0:	7bfb      	ldrb	r3, [r7, #15]
 80108a2:	3301      	adds	r3, #1
 80108a4:	73fb      	strb	r3, [r7, #15]
 80108a6:	7bfb      	ldrb	r3, [r7, #15]
 80108a8:	2b09      	cmp	r3, #9
 80108aa:	d9ef      	bls.n	801088c <hci_init+0x2c>
  } 
  
  /* Initialize low level driver */
  if (hciContext.io.Init)  hciContext.io.Init(NULL);
 80108ac:	4b09      	ldr	r3, [pc, #36]	; (80108d4 <hci_init+0x74>)
 80108ae:	681b      	ldr	r3, [r3, #0]
 80108b0:	2b00      	cmp	r3, #0
 80108b2:	d003      	beq.n	80108bc <hci_init+0x5c>
 80108b4:	4b07      	ldr	r3, [pc, #28]	; (80108d4 <hci_init+0x74>)
 80108b6:	681b      	ldr	r3, [r3, #0]
 80108b8:	2000      	movs	r0, #0
 80108ba:	4798      	blx	r3
  if (hciContext.io.Reset) hciContext.io.Reset();
 80108bc:	4b05      	ldr	r3, [pc, #20]	; (80108d4 <hci_init+0x74>)
 80108be:	689b      	ldr	r3, [r3, #8]
 80108c0:	2b00      	cmp	r3, #0
 80108c2:	d002      	beq.n	80108ca <hci_init+0x6a>
 80108c4:	4b03      	ldr	r3, [pc, #12]	; (80108d4 <hci_init+0x74>)
 80108c6:	689b      	ldr	r3, [r3, #8]
 80108c8:	4798      	blx	r3
}
 80108ca:	bf00      	nop
 80108cc:	3710      	adds	r7, #16
 80108ce:	46bd      	mov	sp, r7
 80108d0:	bd80      	pop	{r7, pc}
 80108d2:	bf00      	nop
 80108d4:	20000ae4 	.word	0x20000ae4
 80108d8:	2000055c 	.word	0x2000055c
 80108dc:	20000564 	.word	0x20000564
 80108e0:	2000056c 	.word	0x2000056c

080108e4 <hci_register_io_bus>:

void hci_register_io_bus(tHciIO* fops)
{
 80108e4:	b480      	push	{r7}
 80108e6:	b083      	sub	sp, #12
 80108e8:	af00      	add	r7, sp, #0
 80108ea:	6078      	str	r0, [r7, #4]
  /* Register bus function */
  hciContext.io.Init    = fops->Init; 
 80108ec:	687b      	ldr	r3, [r7, #4]
 80108ee:	681b      	ldr	r3, [r3, #0]
 80108f0:	4a0b      	ldr	r2, [pc, #44]	; (8010920 <hci_register_io_bus+0x3c>)
 80108f2:	6013      	str	r3, [r2, #0]
  hciContext.io.Receive = fops->Receive;  
 80108f4:	687b      	ldr	r3, [r7, #4]
 80108f6:	68db      	ldr	r3, [r3, #12]
 80108f8:	4a09      	ldr	r2, [pc, #36]	; (8010920 <hci_register_io_bus+0x3c>)
 80108fa:	60d3      	str	r3, [r2, #12]
  hciContext.io.Send    = fops->Send;
 80108fc:	687b      	ldr	r3, [r7, #4]
 80108fe:	691b      	ldr	r3, [r3, #16]
 8010900:	4a07      	ldr	r2, [pc, #28]	; (8010920 <hci_register_io_bus+0x3c>)
 8010902:	6113      	str	r3, [r2, #16]
  hciContext.io.GetTick = fops->GetTick;
 8010904:	687b      	ldr	r3, [r7, #4]
 8010906:	699b      	ldr	r3, [r3, #24]
 8010908:	4a05      	ldr	r2, [pc, #20]	; (8010920 <hci_register_io_bus+0x3c>)
 801090a:	6193      	str	r3, [r2, #24]
  hciContext.io.Reset   = fops->Reset;
 801090c:	687b      	ldr	r3, [r7, #4]
 801090e:	689b      	ldr	r3, [r3, #8]
 8010910:	4a03      	ldr	r2, [pc, #12]	; (8010920 <hci_register_io_bus+0x3c>)
 8010912:	6093      	str	r3, [r2, #8]
}
 8010914:	bf00      	nop
 8010916:	370c      	adds	r7, #12
 8010918:	46bd      	mov	sp, r7
 801091a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801091e:	4770      	bx	lr
 8010920:	20000ae4 	.word	0x20000ae4

08010924 <hci_send_req>:

int hci_send_req(struct hci_request* r, BOOL async)
{
 8010924:	b580      	push	{r7, lr}
 8010926:	b08e      	sub	sp, #56	; 0x38
 8010928:	af00      	add	r7, sp, #0
 801092a:	6078      	str	r0, [r7, #4]
 801092c:	460b      	mov	r3, r1
 801092e:	70fb      	strb	r3, [r7, #3]
  uint8_t *ptr;
  uint16_t opcode = htobs(cmd_opcode_pack(r->ogf, r->ocf));
 8010930:	687b      	ldr	r3, [r7, #4]
 8010932:	885b      	ldrh	r3, [r3, #2]
 8010934:	b21b      	sxth	r3, r3
 8010936:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801093a:	b21a      	sxth	r2, r3
 801093c:	687b      	ldr	r3, [r7, #4]
 801093e:	881b      	ldrh	r3, [r3, #0]
 8010940:	029b      	lsls	r3, r3, #10
 8010942:	b21b      	sxth	r3, r3
 8010944:	4313      	orrs	r3, r2
 8010946:	b21b      	sxth	r3, r3
 8010948:	86fb      	strh	r3, [r7, #54]	; 0x36
  hci_event_pckt *event_pckt;
  hci_spi_pckt *hci_hdr;

  tHciDataPacket * hciReadPacket = NULL;
 801094a:	2300      	movs	r3, #0
 801094c:	613b      	str	r3, [r7, #16]
  tListNode hciTempQueue;
  
  list_init_head(&hciTempQueue);
 801094e:	f107 0308 	add.w	r3, r7, #8
 8010952:	4618      	mov	r0, r3
 8010954:	f000 f978 	bl	8010c48 <list_init_head>

  free_event_list();
 8010958:	f7ff ff64 	bl	8010824 <free_event_list>
  
  send_cmd(r->ogf, r->ocf, r->clen, r->cparam);
 801095c:	687b      	ldr	r3, [r7, #4]
 801095e:	8818      	ldrh	r0, [r3, #0]
 8010960:	687b      	ldr	r3, [r7, #4]
 8010962:	8859      	ldrh	r1, [r3, #2]
 8010964:	687b      	ldr	r3, [r7, #4]
 8010966:	68db      	ldr	r3, [r3, #12]
 8010968:	b2da      	uxtb	r2, r3
 801096a:	687b      	ldr	r3, [r7, #4]
 801096c:	689b      	ldr	r3, [r3, #8]
 801096e:	f7ff fefd 	bl	801076c <send_cmd>
  
  if (async)
 8010972:	78fb      	ldrb	r3, [r7, #3]
 8010974:	2b00      	cmp	r3, #0
 8010976:	d001      	beq.n	801097c <hci_send_req+0x58>
  {
    return 0;
 8010978:	2300      	movs	r3, #0
 801097a:	e0e2      	b.n	8010b42 <hci_send_req+0x21e>
    evt_cmd_complete  *cc;
    evt_cmd_status    *cs;
    evt_le_meta_event *me;
    uint32_t len;
    
    uint32_t tickstart = HAL_GetTick();
 801097c:	f7f8 f8ce 	bl	8008b1c <HAL_GetTick>
 8010980:	6338      	str	r0, [r7, #48]	; 0x30
      
    while (1)
    {
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 8010982:	f7f8 f8cb 	bl	8008b1c <HAL_GetTick>
 8010986:	4602      	mov	r2, r0
 8010988:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801098a:	1ad3      	subs	r3, r2, r3
 801098c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8010990:	f200 80b3 	bhi.w	8010afa <hci_send_req+0x1d6>
      {
        goto failed;
      }
      
      if (!list_is_empty(&hciReadPktRxQueue)) 
 8010994:	486d      	ldr	r0, [pc, #436]	; (8010b4c <hci_send_req+0x228>)
 8010996:	f000 f967 	bl	8010c68 <list_is_empty>
 801099a:	4603      	mov	r3, r0
 801099c:	2b00      	cmp	r3, #0
 801099e:	d000      	beq.n	80109a2 <hci_send_req+0x7e>
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 80109a0:	e7ef      	b.n	8010982 <hci_send_req+0x5e>
      {
        break;
 80109a2:	bf00      	nop
      }
    }
    
    /* Extract packet from HCI event queue. */
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&hciReadPacket);    
 80109a4:	f107 0310 	add.w	r3, r7, #16
 80109a8:	4619      	mov	r1, r3
 80109aa:	4868      	ldr	r0, [pc, #416]	; (8010b4c <hci_send_req+0x228>)
 80109ac:	f000 f9eb 	bl	8010d86 <list_remove_head>
    
    hci_hdr = (void *)hciReadPacket->dataBuff;
 80109b0:	693b      	ldr	r3, [r7, #16]
 80109b2:	3308      	adds	r3, #8
 80109b4:	62fb      	str	r3, [r7, #44]	; 0x2c

    if (hci_hdr->type == HCI_EVENT_PKT)
 80109b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80109b8:	781b      	ldrb	r3, [r3, #0]
 80109ba:	2b04      	cmp	r3, #4
 80109bc:	d17f      	bne.n	8010abe <hci_send_req+0x19a>
    {
      event_pckt = (void *)(hci_hdr->data);
 80109be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80109c0:	3301      	adds	r3, #1
 80109c2:	62bb      	str	r3, [r7, #40]	; 0x28
    
      ptr = hciReadPacket->dataBuff + (1 + HCI_EVENT_HDR_SIZE);
 80109c4:	693b      	ldr	r3, [r7, #16]
 80109c6:	3308      	adds	r3, #8
 80109c8:	3303      	adds	r3, #3
 80109ca:	627b      	str	r3, [r7, #36]	; 0x24
      len = hciReadPacket->data_len - (1 + HCI_EVENT_HDR_SIZE);
 80109cc:	693b      	ldr	r3, [r7, #16]
 80109ce:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 80109d2:	3b03      	subs	r3, #3
 80109d4:	623b      	str	r3, [r7, #32]
    
      switch (event_pckt->evt) 
 80109d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80109d8:	781b      	ldrb	r3, [r3, #0]
 80109da:	2b3e      	cmp	r3, #62	; 0x3e
 80109dc:	d04c      	beq.n	8010a78 <hci_send_req+0x154>
 80109de:	2b3e      	cmp	r3, #62	; 0x3e
 80109e0:	dc68      	bgt.n	8010ab4 <hci_send_req+0x190>
 80109e2:	2b10      	cmp	r3, #16
 80109e4:	f000 808b 	beq.w	8010afe <hci_send_req+0x1da>
 80109e8:	2b10      	cmp	r3, #16
 80109ea:	dc63      	bgt.n	8010ab4 <hci_send_req+0x190>
 80109ec:	2b0e      	cmp	r3, #14
 80109ee:	d023      	beq.n	8010a38 <hci_send_req+0x114>
 80109f0:	2b0f      	cmp	r3, #15
 80109f2:	d15f      	bne.n	8010ab4 <hci_send_req+0x190>
      {      
      case EVT_CMD_STATUS:
        cs = (void *) ptr;
 80109f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80109f6:	61bb      	str	r3, [r7, #24]
        
        if (cs->opcode != opcode)
 80109f8:	69bb      	ldr	r3, [r7, #24]
 80109fa:	885b      	ldrh	r3, [r3, #2]
 80109fc:	b29b      	uxth	r3, r3
 80109fe:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8010a00:	429a      	cmp	r2, r3
 8010a02:	d17e      	bne.n	8010b02 <hci_send_req+0x1de>
          goto failed;
        
        if (r->event != EVT_CMD_STATUS) {
 8010a04:	687b      	ldr	r3, [r7, #4]
 8010a06:	685b      	ldr	r3, [r3, #4]
 8010a08:	2b0f      	cmp	r3, #15
 8010a0a:	d004      	beq.n	8010a16 <hci_send_req+0xf2>
          if (cs->status) {
 8010a0c:	69bb      	ldr	r3, [r7, #24]
 8010a0e:	781b      	ldrb	r3, [r3, #0]
 8010a10:	2b00      	cmp	r3, #0
 8010a12:	d051      	beq.n	8010ab8 <hci_send_req+0x194>
            goto failed;
 8010a14:	e078      	b.n	8010b08 <hci_send_req+0x1e4>
          }
          break;
        }

        r->rlen = MIN(len, r->rlen);
 8010a16:	687b      	ldr	r3, [r7, #4]
 8010a18:	695a      	ldr	r2, [r3, #20]
 8010a1a:	6a3b      	ldr	r3, [r7, #32]
 8010a1c:	429a      	cmp	r2, r3
 8010a1e:	bf28      	it	cs
 8010a20:	461a      	movcs	r2, r3
 8010a22:	687b      	ldr	r3, [r7, #4]
 8010a24:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 8010a26:	687b      	ldr	r3, [r7, #4]
 8010a28:	6918      	ldr	r0, [r3, #16]
 8010a2a:	687b      	ldr	r3, [r7, #4]
 8010a2c:	695b      	ldr	r3, [r3, #20]
 8010a2e:	461a      	mov	r2, r3
 8010a30:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8010a32:	f000 fdbd 	bl	80115b0 <memcpy>
        goto done;
 8010a36:	e078      	b.n	8010b2a <hci_send_req+0x206>
      
      case EVT_CMD_COMPLETE:
        cc = (void *) ptr;
 8010a38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010a3a:	617b      	str	r3, [r7, #20]
      
        if (cc->opcode != opcode)
 8010a3c:	697b      	ldr	r3, [r7, #20]
 8010a3e:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8010a42:	b29b      	uxth	r3, r3
 8010a44:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8010a46:	429a      	cmp	r2, r3
 8010a48:	d15d      	bne.n	8010b06 <hci_send_req+0x1e2>
          goto failed;
      
        ptr += EVT_CMD_COMPLETE_SIZE;
 8010a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010a4c:	3303      	adds	r3, #3
 8010a4e:	627b      	str	r3, [r7, #36]	; 0x24
        len -= EVT_CMD_COMPLETE_SIZE;
 8010a50:	6a3b      	ldr	r3, [r7, #32]
 8010a52:	3b03      	subs	r3, #3
 8010a54:	623b      	str	r3, [r7, #32]
      
        r->rlen = MIN(len, r->rlen);
 8010a56:	687b      	ldr	r3, [r7, #4]
 8010a58:	695a      	ldr	r2, [r3, #20]
 8010a5a:	6a3b      	ldr	r3, [r7, #32]
 8010a5c:	429a      	cmp	r2, r3
 8010a5e:	bf28      	it	cs
 8010a60:	461a      	movcs	r2, r3
 8010a62:	687b      	ldr	r3, [r7, #4]
 8010a64:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 8010a66:	687b      	ldr	r3, [r7, #4]
 8010a68:	6918      	ldr	r0, [r3, #16]
 8010a6a:	687b      	ldr	r3, [r7, #4]
 8010a6c:	695b      	ldr	r3, [r3, #20]
 8010a6e:	461a      	mov	r2, r3
 8010a70:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8010a72:	f000 fd9d 	bl	80115b0 <memcpy>
        goto done;
 8010a76:	e058      	b.n	8010b2a <hci_send_req+0x206>
      
      case EVT_LE_META_EVENT:
        me = (void *) ptr;
 8010a78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010a7a:	61fb      	str	r3, [r7, #28]
      
        if (me->subevent != r->event)
 8010a7c:	69fb      	ldr	r3, [r7, #28]
 8010a7e:	781b      	ldrb	r3, [r3, #0]
 8010a80:	461a      	mov	r2, r3
 8010a82:	687b      	ldr	r3, [r7, #4]
 8010a84:	685b      	ldr	r3, [r3, #4]
 8010a86:	429a      	cmp	r2, r3
 8010a88:	d118      	bne.n	8010abc <hci_send_req+0x198>
          break;
      
        len -= 1;
 8010a8a:	6a3b      	ldr	r3, [r7, #32]
 8010a8c:	3b01      	subs	r3, #1
 8010a8e:	623b      	str	r3, [r7, #32]
        r->rlen = MIN(len, r->rlen);
 8010a90:	687b      	ldr	r3, [r7, #4]
 8010a92:	695a      	ldr	r2, [r3, #20]
 8010a94:	6a3b      	ldr	r3, [r7, #32]
 8010a96:	429a      	cmp	r2, r3
 8010a98:	bf28      	it	cs
 8010a9a:	461a      	movcs	r2, r3
 8010a9c:	687b      	ldr	r3, [r7, #4]
 8010a9e:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, me->data, r->rlen);
 8010aa0:	687b      	ldr	r3, [r7, #4]
 8010aa2:	6918      	ldr	r0, [r3, #16]
 8010aa4:	69fb      	ldr	r3, [r7, #28]
 8010aa6:	1c59      	adds	r1, r3, #1
 8010aa8:	687b      	ldr	r3, [r7, #4]
 8010aaa:	695b      	ldr	r3, [r3, #20]
 8010aac:	461a      	mov	r2, r3
 8010aae:	f000 fd7f 	bl	80115b0 <memcpy>
        goto done;
 8010ab2:	e03a      	b.n	8010b2a <hci_send_req+0x206>
      
      case EVT_HARDWARE_ERROR:            
        goto failed;
      
      default:      
        break;
 8010ab4:	bf00      	nop
 8010ab6:	e002      	b.n	8010abe <hci_send_req+0x19a>
          break;
 8010ab8:	bf00      	nop
 8010aba:	e000      	b.n	8010abe <hci_send_req+0x19a>
          break;
 8010abc:	bf00      	nop
    
    /* If there are no more packets to be processed, be sure there is at list one
       packet in the pool to process the expected event.
       If no free packets are available, discard the processed event and insert it
       into the pool. */
    if (list_is_empty(&hciReadPktPool) && list_is_empty(&hciReadPktRxQueue)) {
 8010abe:	4824      	ldr	r0, [pc, #144]	; (8010b50 <hci_send_req+0x22c>)
 8010ac0:	f000 f8d2 	bl	8010c68 <list_is_empty>
 8010ac4:	4603      	mov	r3, r0
 8010ac6:	2b00      	cmp	r3, #0
 8010ac8:	d00d      	beq.n	8010ae6 <hci_send_req+0x1c2>
 8010aca:	4820      	ldr	r0, [pc, #128]	; (8010b4c <hci_send_req+0x228>)
 8010acc:	f000 f8cc 	bl	8010c68 <list_is_empty>
 8010ad0:	4603      	mov	r3, r0
 8010ad2:	2b00      	cmp	r3, #0
 8010ad4:	d007      	beq.n	8010ae6 <hci_send_req+0x1c2>
      list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 8010ad6:	693b      	ldr	r3, [r7, #16]
 8010ad8:	4619      	mov	r1, r3
 8010ada:	481d      	ldr	r0, [pc, #116]	; (8010b50 <hci_send_req+0x22c>)
 8010adc:	f000 f90c 	bl	8010cf8 <list_insert_tail>
      hciReadPacket=NULL;
 8010ae0:	2300      	movs	r3, #0
 8010ae2:	613b      	str	r3, [r7, #16]
 8010ae4:	e008      	b.n	8010af8 <hci_send_req+0x1d4>
    else {
      /* Insert the packet in a different queue. These packets will be
      inserted back in the main queue just before exiting from send_req(), so that
      these events can be processed by the application.
    */
    list_insert_tail(&hciTempQueue, (tListNode *)hciReadPacket);
 8010ae6:	693a      	ldr	r2, [r7, #16]
 8010ae8:	f107 0308 	add.w	r3, r7, #8
 8010aec:	4611      	mov	r1, r2
 8010aee:	4618      	mov	r0, r3
 8010af0:	f000 f902 	bl	8010cf8 <list_insert_tail>
      hciReadPacket=NULL;
 8010af4:	2300      	movs	r3, #0
 8010af6:	613b      	str	r3, [r7, #16]
  {
 8010af8:	e740      	b.n	801097c <hci_send_req+0x58>
        goto failed;
 8010afa:	bf00      	nop
 8010afc:	e004      	b.n	8010b08 <hci_send_req+0x1e4>
        goto failed;
 8010afe:	bf00      	nop
 8010b00:	e002      	b.n	8010b08 <hci_send_req+0x1e4>
          goto failed;
 8010b02:	bf00      	nop
 8010b04:	e000      	b.n	8010b08 <hci_send_req+0x1e4>
          goto failed;
 8010b06:	bf00      	nop
    }
  }
  
failed: 
  if (hciReadPacket!=NULL) {
 8010b08:	693b      	ldr	r3, [r7, #16]
 8010b0a:	2b00      	cmp	r3, #0
 8010b0c:	d004      	beq.n	8010b18 <hci_send_req+0x1f4>
    list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 8010b0e:	693b      	ldr	r3, [r7, #16]
 8010b10:	4619      	mov	r1, r3
 8010b12:	480f      	ldr	r0, [pc, #60]	; (8010b50 <hci_send_req+0x22c>)
 8010b14:	f000 f8ca 	bl	8010cac <list_insert_head>
  }
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 8010b18:	f107 0308 	add.w	r3, r7, #8
 8010b1c:	4619      	mov	r1, r3
 8010b1e:	480b      	ldr	r0, [pc, #44]	; (8010b4c <hci_send_req+0x228>)
 8010b20:	f7ff fe64 	bl	80107ec <move_list>

  return -1;
 8010b24:	f04f 33ff 	mov.w	r3, #4294967295
 8010b28:	e00b      	b.n	8010b42 <hci_send_req+0x21e>
  
done:
  /* Insert the packet back into the pool.*/
  list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket); 
 8010b2a:	693b      	ldr	r3, [r7, #16]
 8010b2c:	4619      	mov	r1, r3
 8010b2e:	4808      	ldr	r0, [pc, #32]	; (8010b50 <hci_send_req+0x22c>)
 8010b30:	f000 f8bc 	bl	8010cac <list_insert_head>
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 8010b34:	f107 0308 	add.w	r3, r7, #8
 8010b38:	4619      	mov	r1, r3
 8010b3a:	4804      	ldr	r0, [pc, #16]	; (8010b4c <hci_send_req+0x228>)
 8010b3c:	f7ff fe56 	bl	80107ec <move_list>

  return 0;
 8010b40:	2300      	movs	r3, #0
}
 8010b42:	4618      	mov	r0, r3
 8010b44:	3738      	adds	r7, #56	; 0x38
 8010b46:	46bd      	mov	sp, r7
 8010b48:	bd80      	pop	{r7, pc}
 8010b4a:	bf00      	nop
 8010b4c:	20000564 	.word	0x20000564
 8010b50:	2000055c 	.word	0x2000055c

08010b54 <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 8010b54:	b580      	push	{r7, lr}
 8010b56:	b082      	sub	sp, #8
 8010b58:	af00      	add	r7, sp, #0
  tHciDataPacket * hciReadPacket = NULL;
 8010b5a:	2300      	movs	r3, #0
 8010b5c:	607b      	str	r3, [r7, #4]
     
  /* process any pending events read */
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 8010b5e:	e013      	b.n	8010b88 <hci_user_evt_proc+0x34>
  {
    list_remove_head (&hciReadPktRxQueue, (tListNode **)&hciReadPacket);
 8010b60:	1d3b      	adds	r3, r7, #4
 8010b62:	4619      	mov	r1, r3
 8010b64:	480e      	ldr	r0, [pc, #56]	; (8010ba0 <hci_user_evt_proc+0x4c>)
 8010b66:	f000 f90e 	bl	8010d86 <list_remove_head>

    if (hciContext.UserEvtRx != NULL)
 8010b6a:	4b0e      	ldr	r3, [pc, #56]	; (8010ba4 <hci_user_evt_proc+0x50>)
 8010b6c:	69db      	ldr	r3, [r3, #28]
 8010b6e:	2b00      	cmp	r3, #0
 8010b70:	d005      	beq.n	8010b7e <hci_user_evt_proc+0x2a>
    {
      hciContext.UserEvtRx(hciReadPacket->dataBuff);
 8010b72:	4b0c      	ldr	r3, [pc, #48]	; (8010ba4 <hci_user_evt_proc+0x50>)
 8010b74:	69db      	ldr	r3, [r3, #28]
 8010b76:	687a      	ldr	r2, [r7, #4]
 8010b78:	3208      	adds	r2, #8
 8010b7a:	4610      	mov	r0, r2
 8010b7c:	4798      	blx	r3
    }

    list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 8010b7e:	687b      	ldr	r3, [r7, #4]
 8010b80:	4619      	mov	r1, r3
 8010b82:	4809      	ldr	r0, [pc, #36]	; (8010ba8 <hci_user_evt_proc+0x54>)
 8010b84:	f000 f8b8 	bl	8010cf8 <list_insert_tail>
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 8010b88:	4805      	ldr	r0, [pc, #20]	; (8010ba0 <hci_user_evt_proc+0x4c>)
 8010b8a:	f000 f86d 	bl	8010c68 <list_is_empty>
 8010b8e:	4603      	mov	r3, r0
 8010b90:	2b00      	cmp	r3, #0
 8010b92:	d0e5      	beq.n	8010b60 <hci_user_evt_proc+0xc>
  }
}
 8010b94:	bf00      	nop
 8010b96:	bf00      	nop
 8010b98:	3708      	adds	r7, #8
 8010b9a:	46bd      	mov	sp, r7
 8010b9c:	bd80      	pop	{r7, pc}
 8010b9e:	bf00      	nop
 8010ba0:	20000564 	.word	0x20000564
 8010ba4:	20000ae4 	.word	0x20000ae4
 8010ba8:	2000055c 	.word	0x2000055c

08010bac <hci_notify_asynch_evt>:

int32_t hci_notify_asynch_evt(void* pdata)
{
 8010bac:	b580      	push	{r7, lr}
 8010bae:	b086      	sub	sp, #24
 8010bb0:	af00      	add	r7, sp, #0
 8010bb2:	6078      	str	r0, [r7, #4]
  tHciDataPacket * hciReadPacket = NULL;
 8010bb4:	2300      	movs	r3, #0
 8010bb6:	60fb      	str	r3, [r7, #12]
  uint8_t data_len;
  
  int32_t ret = 0;
 8010bb8:	2300      	movs	r3, #0
 8010bba:	617b      	str	r3, [r7, #20]
  
  if (list_is_empty (&hciReadPktPool) == FALSE)
 8010bbc:	481f      	ldr	r0, [pc, #124]	; (8010c3c <hci_notify_asynch_evt+0x90>)
 8010bbe:	f000 f853 	bl	8010c68 <list_is_empty>
 8010bc2:	4603      	mov	r3, r0
 8010bc4:	2b00      	cmp	r3, #0
 8010bc6:	d132      	bne.n	8010c2e <hci_notify_asynch_evt+0x82>
  {
    /* Queuing a packet to read */
    list_remove_head (&hciReadPktPool, (tListNode **)&hciReadPacket);
 8010bc8:	f107 030c 	add.w	r3, r7, #12
 8010bcc:	4619      	mov	r1, r3
 8010bce:	481b      	ldr	r0, [pc, #108]	; (8010c3c <hci_notify_asynch_evt+0x90>)
 8010bd0:	f000 f8d9 	bl	8010d86 <list_remove_head>
    
    if (hciContext.io.Receive)
 8010bd4:	4b1a      	ldr	r3, [pc, #104]	; (8010c40 <hci_notify_asynch_evt+0x94>)
 8010bd6:	68db      	ldr	r3, [r3, #12]
 8010bd8:	2b00      	cmp	r3, #0
 8010bda:	d02a      	beq.n	8010c32 <hci_notify_asynch_evt+0x86>
    {
      data_len = hciContext.io.Receive(hciReadPacket->dataBuff, HCI_READ_PACKET_SIZE);
 8010bdc:	4b18      	ldr	r3, [pc, #96]	; (8010c40 <hci_notify_asynch_evt+0x94>)
 8010bde:	68db      	ldr	r3, [r3, #12]
 8010be0:	68fa      	ldr	r2, [r7, #12]
 8010be2:	3208      	adds	r2, #8
 8010be4:	2180      	movs	r1, #128	; 0x80
 8010be6:	4610      	mov	r0, r2
 8010be8:	4798      	blx	r3
 8010bea:	4603      	mov	r3, r0
 8010bec:	74fb      	strb	r3, [r7, #19]
      if (data_len > 0)
 8010bee:	7cfb      	ldrb	r3, [r7, #19]
 8010bf0:	2b00      	cmp	r3, #0
 8010bf2:	d016      	beq.n	8010c22 <hci_notify_asynch_evt+0x76>
      {                    
        hciReadPacket->data_len = data_len;
 8010bf4:	68fb      	ldr	r3, [r7, #12]
 8010bf6:	7cfa      	ldrb	r2, [r7, #19]
 8010bf8:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
        if (verify_packet(hciReadPacket) == 0)
 8010bfc:	68fb      	ldr	r3, [r7, #12]
 8010bfe:	4618      	mov	r0, r3
 8010c00:	f7ff fd94 	bl	801072c <verify_packet>
 8010c04:	4603      	mov	r3, r0
 8010c06:	2b00      	cmp	r3, #0
 8010c08:	d105      	bne.n	8010c16 <hci_notify_asynch_evt+0x6a>
          list_insert_tail(&hciReadPktRxQueue, (tListNode *)hciReadPacket);
 8010c0a:	68fb      	ldr	r3, [r7, #12]
 8010c0c:	4619      	mov	r1, r3
 8010c0e:	480d      	ldr	r0, [pc, #52]	; (8010c44 <hci_notify_asynch_evt+0x98>)
 8010c10:	f000 f872 	bl	8010cf8 <list_insert_tail>
 8010c14:	e00d      	b.n	8010c32 <hci_notify_asynch_evt+0x86>
        else
          list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);          
 8010c16:	68fb      	ldr	r3, [r7, #12]
 8010c18:	4619      	mov	r1, r3
 8010c1a:	4808      	ldr	r0, [pc, #32]	; (8010c3c <hci_notify_asynch_evt+0x90>)
 8010c1c:	f000 f846 	bl	8010cac <list_insert_head>
 8010c20:	e007      	b.n	8010c32 <hci_notify_asynch_evt+0x86>
      }
      else 
      {
        /* Insert the packet back into the pool*/
        list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 8010c22:	68fb      	ldr	r3, [r7, #12]
 8010c24:	4619      	mov	r1, r3
 8010c26:	4805      	ldr	r0, [pc, #20]	; (8010c3c <hci_notify_asynch_evt+0x90>)
 8010c28:	f000 f840 	bl	8010cac <list_insert_head>
 8010c2c:	e001      	b.n	8010c32 <hci_notify_asynch_evt+0x86>
      }
    }
  }
  else 
  {
    ret = 1;
 8010c2e:	2301      	movs	r3, #1
 8010c30:	617b      	str	r3, [r7, #20]
  }
  return ret;
 8010c32:	697b      	ldr	r3, [r7, #20]
  
}
 8010c34:	4618      	mov	r0, r3
 8010c36:	3718      	adds	r7, #24
 8010c38:	46bd      	mov	sp, r7
 8010c3a:	bd80      	pop	{r7, pc}
 8010c3c:	2000055c 	.word	0x2000055c
 8010c40:	20000ae4 	.word	0x20000ae4
 8010c44:	20000564 	.word	0x20000564

08010c48 <list_init_head>:

/******************************************************************************
 * Function Definitions 
******************************************************************************/
void list_init_head (tListNode * listHead)
{
 8010c48:	b480      	push	{r7}
 8010c4a:	b083      	sub	sp, #12
 8010c4c:	af00      	add	r7, sp, #0
 8010c4e:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 8010c50:	687b      	ldr	r3, [r7, #4]
 8010c52:	687a      	ldr	r2, [r7, #4]
 8010c54:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;	
 8010c56:	687b      	ldr	r3, [r7, #4]
 8010c58:	687a      	ldr	r2, [r7, #4]
 8010c5a:	605a      	str	r2, [r3, #4]
}
 8010c5c:	bf00      	nop
 8010c5e:	370c      	adds	r7, #12
 8010c60:	46bd      	mov	sp, r7
 8010c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c66:	4770      	bx	lr

08010c68 <list_is_empty>:

uint8_t list_is_empty (tListNode * listHead)
{
 8010c68:	b480      	push	{r7}
 8010c6a:	b087      	sub	sp, #28
 8010c6c:	af00      	add	r7, sp, #0
 8010c6e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010c70:	f3ef 8310 	mrs	r3, PRIMASK
 8010c74:	60fb      	str	r3, [r7, #12]
  return(result);
 8010c76:	68fb      	ldr	r3, [r7, #12]
  uint8_t return_value;
  
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8010c78:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8010c7a:	b672      	cpsid	i
}
 8010c7c:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
   
  if(listHead->next == listHead)
 8010c7e:	687b      	ldr	r3, [r7, #4]
 8010c80:	681b      	ldr	r3, [r3, #0]
 8010c82:	687a      	ldr	r2, [r7, #4]
 8010c84:	429a      	cmp	r2, r3
 8010c86:	d102      	bne.n	8010c8e <list_is_empty+0x26>
  {
    return_value = 1;
 8010c88:	2301      	movs	r3, #1
 8010c8a:	75fb      	strb	r3, [r7, #23]
 8010c8c:	e001      	b.n	8010c92 <list_is_empty+0x2a>
  }
  else
  {
    return_value = 0;
 8010c8e:	2300      	movs	r3, #0
 8010c90:	75fb      	strb	r3, [r7, #23]
 8010c92:	693b      	ldr	r3, [r7, #16]
 8010c94:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8010c96:	68bb      	ldr	r3, [r7, #8]
 8010c98:	f383 8810 	msr	PRIMASK, r3
}
 8010c9c:	bf00      	nop
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return return_value;
 8010c9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8010ca0:	4618      	mov	r0, r3
 8010ca2:	371c      	adds	r7, #28
 8010ca4:	46bd      	mov	sp, r7
 8010ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010caa:	4770      	bx	lr

08010cac <list_insert_head>:

void list_insert_head (tListNode * listHead, tListNode * node)
{
 8010cac:	b480      	push	{r7}
 8010cae:	b087      	sub	sp, #28
 8010cb0:	af00      	add	r7, sp, #0
 8010cb2:	6078      	str	r0, [r7, #4]
 8010cb4:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010cb6:	f3ef 8310 	mrs	r3, PRIMASK
 8010cba:	60fb      	str	r3, [r7, #12]
  return(result);
 8010cbc:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8010cbe:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8010cc0:	b672      	cpsid	i
}
 8010cc2:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead->next;
 8010cc4:	687b      	ldr	r3, [r7, #4]
 8010cc6:	681a      	ldr	r2, [r3, #0]
 8010cc8:	683b      	ldr	r3, [r7, #0]
 8010cca:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 8010ccc:	683b      	ldr	r3, [r7, #0]
 8010cce:	687a      	ldr	r2, [r7, #4]
 8010cd0:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 8010cd2:	687b      	ldr	r3, [r7, #4]
 8010cd4:	683a      	ldr	r2, [r7, #0]
 8010cd6:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 8010cd8:	683b      	ldr	r3, [r7, #0]
 8010cda:	681b      	ldr	r3, [r3, #0]
 8010cdc:	683a      	ldr	r2, [r7, #0]
 8010cde:	605a      	str	r2, [r3, #4]
 8010ce0:	697b      	ldr	r3, [r7, #20]
 8010ce2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8010ce4:	693b      	ldr	r3, [r7, #16]
 8010ce6:	f383 8810 	msr	PRIMASK, r3
}
 8010cea:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8010cec:	bf00      	nop
 8010cee:	371c      	adds	r7, #28
 8010cf0:	46bd      	mov	sp, r7
 8010cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cf6:	4770      	bx	lr

08010cf8 <list_insert_tail>:

void list_insert_tail (tListNode * listHead, tListNode * node)
{
 8010cf8:	b480      	push	{r7}
 8010cfa:	b087      	sub	sp, #28
 8010cfc:	af00      	add	r7, sp, #0
 8010cfe:	6078      	str	r0, [r7, #4]
 8010d00:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010d02:	f3ef 8310 	mrs	r3, PRIMASK
 8010d06:	60fb      	str	r3, [r7, #12]
  return(result);
 8010d08:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8010d0a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8010d0c:	b672      	cpsid	i
}
 8010d0e:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead;
 8010d10:	683b      	ldr	r3, [r7, #0]
 8010d12:	687a      	ldr	r2, [r7, #4]
 8010d14:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 8010d16:	687b      	ldr	r3, [r7, #4]
 8010d18:	685a      	ldr	r2, [r3, #4]
 8010d1a:	683b      	ldr	r3, [r7, #0]
 8010d1c:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 8010d1e:	687b      	ldr	r3, [r7, #4]
 8010d20:	683a      	ldr	r2, [r7, #0]
 8010d22:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 8010d24:	683b      	ldr	r3, [r7, #0]
 8010d26:	685b      	ldr	r3, [r3, #4]
 8010d28:	683a      	ldr	r2, [r7, #0]
 8010d2a:	601a      	str	r2, [r3, #0]
 8010d2c:	697b      	ldr	r3, [r7, #20]
 8010d2e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8010d30:	693b      	ldr	r3, [r7, #16]
 8010d32:	f383 8810 	msr	PRIMASK, r3
}
 8010d36:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8010d38:	bf00      	nop
 8010d3a:	371c      	adds	r7, #28
 8010d3c:	46bd      	mov	sp, r7
 8010d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d42:	4770      	bx	lr

08010d44 <list_remove_node>:

void list_remove_node (tListNode * node)
{
 8010d44:	b480      	push	{r7}
 8010d46:	b087      	sub	sp, #28
 8010d48:	af00      	add	r7, sp, #0
 8010d4a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010d4c:	f3ef 8310 	mrs	r3, PRIMASK
 8010d50:	60fb      	str	r3, [r7, #12]
  return(result);
 8010d52:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8010d54:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8010d56:	b672      	cpsid	i
}
 8010d58:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  (node->prev)->next = node->next;
 8010d5a:	687b      	ldr	r3, [r7, #4]
 8010d5c:	685b      	ldr	r3, [r3, #4]
 8010d5e:	687a      	ldr	r2, [r7, #4]
 8010d60:	6812      	ldr	r2, [r2, #0]
 8010d62:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 8010d64:	687b      	ldr	r3, [r7, #4]
 8010d66:	681b      	ldr	r3, [r3, #0]
 8010d68:	687a      	ldr	r2, [r7, #4]
 8010d6a:	6852      	ldr	r2, [r2, #4]
 8010d6c:	605a      	str	r2, [r3, #4]
 8010d6e:	697b      	ldr	r3, [r7, #20]
 8010d70:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8010d72:	693b      	ldr	r3, [r7, #16]
 8010d74:	f383 8810 	msr	PRIMASK, r3
}
 8010d78:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8010d7a:	bf00      	nop
 8010d7c:	371c      	adds	r7, #28
 8010d7e:	46bd      	mov	sp, r7
 8010d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d84:	4770      	bx	lr

08010d86 <list_remove_head>:

void list_remove_head (tListNode * listHead, tListNode ** node )
{
 8010d86:	b580      	push	{r7, lr}
 8010d88:	b086      	sub	sp, #24
 8010d8a:	af00      	add	r7, sp, #0
 8010d8c:	6078      	str	r0, [r7, #4]
 8010d8e:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010d90:	f3ef 8310 	mrs	r3, PRIMASK
 8010d94:	60fb      	str	r3, [r7, #12]
  return(result);
 8010d96:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8010d98:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8010d9a:	b672      	cpsid	i
}
 8010d9c:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->next;
 8010d9e:	687b      	ldr	r3, [r7, #4]
 8010da0:	681a      	ldr	r2, [r3, #0]
 8010da2:	683b      	ldr	r3, [r7, #0]
 8010da4:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->next);
 8010da6:	687b      	ldr	r3, [r7, #4]
 8010da8:	681b      	ldr	r3, [r3, #0]
 8010daa:	4618      	mov	r0, r3
 8010dac:	f7ff ffca 	bl	8010d44 <list_remove_node>
  (*node)->next = NULL;
 8010db0:	683b      	ldr	r3, [r7, #0]
 8010db2:	681b      	ldr	r3, [r3, #0]
 8010db4:	2200      	movs	r2, #0
 8010db6:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 8010db8:	683b      	ldr	r3, [r7, #0]
 8010dba:	681b      	ldr	r3, [r3, #0]
 8010dbc:	2200      	movs	r2, #0
 8010dbe:	605a      	str	r2, [r3, #4]
 8010dc0:	697b      	ldr	r3, [r7, #20]
 8010dc2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8010dc4:	693b      	ldr	r3, [r7, #16]
 8010dc6:	f383 8810 	msr	PRIMASK, r3
}
 8010dca:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8010dcc:	bf00      	nop
 8010dce:	3718      	adds	r7, #24
 8010dd0:	46bd      	mov	sp, r7
 8010dd2:	bd80      	pop	{r7, pc}

08010dd4 <list_remove_tail>:

void list_remove_tail (tListNode * listHead, tListNode ** node )
{
 8010dd4:	b580      	push	{r7, lr}
 8010dd6:	b086      	sub	sp, #24
 8010dd8:	af00      	add	r7, sp, #0
 8010dda:	6078      	str	r0, [r7, #4]
 8010ddc:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010dde:	f3ef 8310 	mrs	r3, PRIMASK
 8010de2:	60fb      	str	r3, [r7, #12]
  return(result);
 8010de4:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8010de6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8010de8:	b672      	cpsid	i
}
 8010dea:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->prev;
 8010dec:	687b      	ldr	r3, [r7, #4]
 8010dee:	685a      	ldr	r2, [r3, #4]
 8010df0:	683b      	ldr	r3, [r7, #0]
 8010df2:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->prev);
 8010df4:	687b      	ldr	r3, [r7, #4]
 8010df6:	685b      	ldr	r3, [r3, #4]
 8010df8:	4618      	mov	r0, r3
 8010dfa:	f7ff ffa3 	bl	8010d44 <list_remove_node>
  (*node)->next = NULL;
 8010dfe:	683b      	ldr	r3, [r7, #0]
 8010e00:	681b      	ldr	r3, [r3, #0]
 8010e02:	2200      	movs	r2, #0
 8010e04:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 8010e06:	683b      	ldr	r3, [r7, #0]
 8010e08:	681b      	ldr	r3, [r3, #0]
 8010e0a:	2200      	movs	r2, #0
 8010e0c:	605a      	str	r2, [r3, #4]
 8010e0e:	697b      	ldr	r3, [r7, #20]
 8010e10:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8010e12:	693b      	ldr	r3, [r7, #16]
 8010e14:	f383 8810 	msr	PRIMASK, r3
}
 8010e18:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8010e1a:	bf00      	nop
 8010e1c:	3718      	adds	r7, #24
 8010e1e:	46bd      	mov	sp, r7
 8010e20:	bd80      	pop	{r7, pc}

08010e22 <list_get_size>:
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}

int list_get_size (tListNode * listHead)
{
 8010e22:	b480      	push	{r7}
 8010e24:	b089      	sub	sp, #36	; 0x24
 8010e26:	af00      	add	r7, sp, #0
 8010e28:	6078      	str	r0, [r7, #4]
  int size = 0;
 8010e2a:	2300      	movs	r3, #0
 8010e2c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010e2e:	f3ef 8310 	mrs	r3, PRIMASK
 8010e32:	613b      	str	r3, [r7, #16]
  return(result);
 8010e34:	693b      	ldr	r3, [r7, #16]
  tListNode * temp;

  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8010e36:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8010e38:	b672      	cpsid	i
}
 8010e3a:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  temp = listHead->next;
 8010e3c:	687b      	ldr	r3, [r7, #4]
 8010e3e:	681b      	ldr	r3, [r3, #0]
 8010e40:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 8010e42:	e005      	b.n	8010e50 <list_get_size+0x2e>
  {
    size++;
 8010e44:	69fb      	ldr	r3, [r7, #28]
 8010e46:	3301      	adds	r3, #1
 8010e48:	61fb      	str	r3, [r7, #28]
    temp = temp->next;		
 8010e4a:	69bb      	ldr	r3, [r7, #24]
 8010e4c:	681b      	ldr	r3, [r3, #0]
 8010e4e:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 8010e50:	69ba      	ldr	r2, [r7, #24]
 8010e52:	687b      	ldr	r3, [r7, #4]
 8010e54:	429a      	cmp	r2, r3
 8010e56:	d1f5      	bne.n	8010e44 <list_get_size+0x22>
 8010e58:	697b      	ldr	r3, [r7, #20]
 8010e5a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8010e5c:	68fb      	ldr	r3, [r7, #12]
 8010e5e:	f383 8810 	msr	PRIMASK, r3
}
 8010e62:	bf00      	nop
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return (size);
 8010e64:	69fb      	ldr	r3, [r7, #28]
}
 8010e66:	4618      	mov	r0, r3
 8010e68:	3724      	adds	r7, #36	; 0x24
 8010e6a:	46bd      	mov	sp, r7
 8010e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e70:	4770      	bx	lr

08010e72 <atoi>:
 8010e72:	220a      	movs	r2, #10
 8010e74:	2100      	movs	r1, #0
 8010e76:	f000 b8ef 	b.w	8011058 <strtol>
	...

08010e7c <srand>:
 8010e7c:	b538      	push	{r3, r4, r5, lr}
 8010e7e:	4b10      	ldr	r3, [pc, #64]	; (8010ec0 <srand+0x44>)
 8010e80:	681d      	ldr	r5, [r3, #0]
 8010e82:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8010e84:	4604      	mov	r4, r0
 8010e86:	b9b3      	cbnz	r3, 8010eb6 <srand+0x3a>
 8010e88:	2018      	movs	r0, #24
 8010e8a:	f000 fc09 	bl	80116a0 <malloc>
 8010e8e:	4602      	mov	r2, r0
 8010e90:	6328      	str	r0, [r5, #48]	; 0x30
 8010e92:	b920      	cbnz	r0, 8010e9e <srand+0x22>
 8010e94:	4b0b      	ldr	r3, [pc, #44]	; (8010ec4 <srand+0x48>)
 8010e96:	480c      	ldr	r0, [pc, #48]	; (8010ec8 <srand+0x4c>)
 8010e98:	2146      	movs	r1, #70	; 0x46
 8010e9a:	f000 fb97 	bl	80115cc <__assert_func>
 8010e9e:	490b      	ldr	r1, [pc, #44]	; (8010ecc <srand+0x50>)
 8010ea0:	4b0b      	ldr	r3, [pc, #44]	; (8010ed0 <srand+0x54>)
 8010ea2:	e9c0 1300 	strd	r1, r3, [r0]
 8010ea6:	4b0b      	ldr	r3, [pc, #44]	; (8010ed4 <srand+0x58>)
 8010ea8:	6083      	str	r3, [r0, #8]
 8010eaa:	230b      	movs	r3, #11
 8010eac:	8183      	strh	r3, [r0, #12]
 8010eae:	2100      	movs	r1, #0
 8010eb0:	2001      	movs	r0, #1
 8010eb2:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8010eb6:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8010eb8:	2200      	movs	r2, #0
 8010eba:	611c      	str	r4, [r3, #16]
 8010ebc:	615a      	str	r2, [r3, #20]
 8010ebe:	bd38      	pop	{r3, r4, r5, pc}
 8010ec0:	200000a4 	.word	0x200000a4
 8010ec4:	08012a78 	.word	0x08012a78
 8010ec8:	08012a8f 	.word	0x08012a8f
 8010ecc:	abcd330e 	.word	0xabcd330e
 8010ed0:	e66d1234 	.word	0xe66d1234
 8010ed4:	0005deec 	.word	0x0005deec

08010ed8 <rand>:
 8010ed8:	4b16      	ldr	r3, [pc, #88]	; (8010f34 <rand+0x5c>)
 8010eda:	b510      	push	{r4, lr}
 8010edc:	681c      	ldr	r4, [r3, #0]
 8010ede:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8010ee0:	b9b3      	cbnz	r3, 8010f10 <rand+0x38>
 8010ee2:	2018      	movs	r0, #24
 8010ee4:	f000 fbdc 	bl	80116a0 <malloc>
 8010ee8:	4602      	mov	r2, r0
 8010eea:	6320      	str	r0, [r4, #48]	; 0x30
 8010eec:	b920      	cbnz	r0, 8010ef8 <rand+0x20>
 8010eee:	4b12      	ldr	r3, [pc, #72]	; (8010f38 <rand+0x60>)
 8010ef0:	4812      	ldr	r0, [pc, #72]	; (8010f3c <rand+0x64>)
 8010ef2:	2152      	movs	r1, #82	; 0x52
 8010ef4:	f000 fb6a 	bl	80115cc <__assert_func>
 8010ef8:	4911      	ldr	r1, [pc, #68]	; (8010f40 <rand+0x68>)
 8010efa:	4b12      	ldr	r3, [pc, #72]	; (8010f44 <rand+0x6c>)
 8010efc:	e9c0 1300 	strd	r1, r3, [r0]
 8010f00:	4b11      	ldr	r3, [pc, #68]	; (8010f48 <rand+0x70>)
 8010f02:	6083      	str	r3, [r0, #8]
 8010f04:	230b      	movs	r3, #11
 8010f06:	8183      	strh	r3, [r0, #12]
 8010f08:	2100      	movs	r1, #0
 8010f0a:	2001      	movs	r0, #1
 8010f0c:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8010f10:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8010f12:	480e      	ldr	r0, [pc, #56]	; (8010f4c <rand+0x74>)
 8010f14:	690b      	ldr	r3, [r1, #16]
 8010f16:	694c      	ldr	r4, [r1, #20]
 8010f18:	4a0d      	ldr	r2, [pc, #52]	; (8010f50 <rand+0x78>)
 8010f1a:	4358      	muls	r0, r3
 8010f1c:	fb02 0004 	mla	r0, r2, r4, r0
 8010f20:	fba3 3202 	umull	r3, r2, r3, r2
 8010f24:	3301      	adds	r3, #1
 8010f26:	eb40 0002 	adc.w	r0, r0, r2
 8010f2a:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8010f2e:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8010f32:	bd10      	pop	{r4, pc}
 8010f34:	200000a4 	.word	0x200000a4
 8010f38:	08012a78 	.word	0x08012a78
 8010f3c:	08012a8f 	.word	0x08012a8f
 8010f40:	abcd330e 	.word	0xabcd330e
 8010f44:	e66d1234 	.word	0xe66d1234
 8010f48:	0005deec 	.word	0x0005deec
 8010f4c:	5851f42d 	.word	0x5851f42d
 8010f50:	4c957f2d 	.word	0x4c957f2d

08010f54 <_strtol_l.constprop.0>:
 8010f54:	2b01      	cmp	r3, #1
 8010f56:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010f5a:	d001      	beq.n	8010f60 <_strtol_l.constprop.0+0xc>
 8010f5c:	2b24      	cmp	r3, #36	; 0x24
 8010f5e:	d906      	bls.n	8010f6e <_strtol_l.constprop.0+0x1a>
 8010f60:	f000 fafa 	bl	8011558 <__errno>
 8010f64:	2316      	movs	r3, #22
 8010f66:	6003      	str	r3, [r0, #0]
 8010f68:	2000      	movs	r0, #0
 8010f6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010f6e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8011054 <_strtol_l.constprop.0+0x100>
 8010f72:	460d      	mov	r5, r1
 8010f74:	462e      	mov	r6, r5
 8010f76:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010f7a:	f81c 7004 	ldrb.w	r7, [ip, r4]
 8010f7e:	f017 0708 	ands.w	r7, r7, #8
 8010f82:	d1f7      	bne.n	8010f74 <_strtol_l.constprop.0+0x20>
 8010f84:	2c2d      	cmp	r4, #45	; 0x2d
 8010f86:	d132      	bne.n	8010fee <_strtol_l.constprop.0+0x9a>
 8010f88:	782c      	ldrb	r4, [r5, #0]
 8010f8a:	2701      	movs	r7, #1
 8010f8c:	1cb5      	adds	r5, r6, #2
 8010f8e:	2b00      	cmp	r3, #0
 8010f90:	d05b      	beq.n	801104a <_strtol_l.constprop.0+0xf6>
 8010f92:	2b10      	cmp	r3, #16
 8010f94:	d109      	bne.n	8010faa <_strtol_l.constprop.0+0x56>
 8010f96:	2c30      	cmp	r4, #48	; 0x30
 8010f98:	d107      	bne.n	8010faa <_strtol_l.constprop.0+0x56>
 8010f9a:	782c      	ldrb	r4, [r5, #0]
 8010f9c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8010fa0:	2c58      	cmp	r4, #88	; 0x58
 8010fa2:	d14d      	bne.n	8011040 <_strtol_l.constprop.0+0xec>
 8010fa4:	786c      	ldrb	r4, [r5, #1]
 8010fa6:	2310      	movs	r3, #16
 8010fa8:	3502      	adds	r5, #2
 8010faa:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8010fae:	f108 38ff 	add.w	r8, r8, #4294967295
 8010fb2:	f04f 0e00 	mov.w	lr, #0
 8010fb6:	fbb8 f9f3 	udiv	r9, r8, r3
 8010fba:	4676      	mov	r6, lr
 8010fbc:	fb03 8a19 	mls	sl, r3, r9, r8
 8010fc0:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8010fc4:	f1bc 0f09 	cmp.w	ip, #9
 8010fc8:	d816      	bhi.n	8010ff8 <_strtol_l.constprop.0+0xa4>
 8010fca:	4664      	mov	r4, ip
 8010fcc:	42a3      	cmp	r3, r4
 8010fce:	dd24      	ble.n	801101a <_strtol_l.constprop.0+0xc6>
 8010fd0:	f1be 3fff 	cmp.w	lr, #4294967295
 8010fd4:	d008      	beq.n	8010fe8 <_strtol_l.constprop.0+0x94>
 8010fd6:	45b1      	cmp	r9, r6
 8010fd8:	d31c      	bcc.n	8011014 <_strtol_l.constprop.0+0xc0>
 8010fda:	d101      	bne.n	8010fe0 <_strtol_l.constprop.0+0x8c>
 8010fdc:	45a2      	cmp	sl, r4
 8010fde:	db19      	blt.n	8011014 <_strtol_l.constprop.0+0xc0>
 8010fe0:	fb06 4603 	mla	r6, r6, r3, r4
 8010fe4:	f04f 0e01 	mov.w	lr, #1
 8010fe8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010fec:	e7e8      	b.n	8010fc0 <_strtol_l.constprop.0+0x6c>
 8010fee:	2c2b      	cmp	r4, #43	; 0x2b
 8010ff0:	bf04      	itt	eq
 8010ff2:	782c      	ldrbeq	r4, [r5, #0]
 8010ff4:	1cb5      	addeq	r5, r6, #2
 8010ff6:	e7ca      	b.n	8010f8e <_strtol_l.constprop.0+0x3a>
 8010ff8:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8010ffc:	f1bc 0f19 	cmp.w	ip, #25
 8011000:	d801      	bhi.n	8011006 <_strtol_l.constprop.0+0xb2>
 8011002:	3c37      	subs	r4, #55	; 0x37
 8011004:	e7e2      	b.n	8010fcc <_strtol_l.constprop.0+0x78>
 8011006:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 801100a:	f1bc 0f19 	cmp.w	ip, #25
 801100e:	d804      	bhi.n	801101a <_strtol_l.constprop.0+0xc6>
 8011010:	3c57      	subs	r4, #87	; 0x57
 8011012:	e7db      	b.n	8010fcc <_strtol_l.constprop.0+0x78>
 8011014:	f04f 3eff 	mov.w	lr, #4294967295
 8011018:	e7e6      	b.n	8010fe8 <_strtol_l.constprop.0+0x94>
 801101a:	f1be 3fff 	cmp.w	lr, #4294967295
 801101e:	d105      	bne.n	801102c <_strtol_l.constprop.0+0xd8>
 8011020:	2322      	movs	r3, #34	; 0x22
 8011022:	6003      	str	r3, [r0, #0]
 8011024:	4646      	mov	r6, r8
 8011026:	b942      	cbnz	r2, 801103a <_strtol_l.constprop.0+0xe6>
 8011028:	4630      	mov	r0, r6
 801102a:	e79e      	b.n	8010f6a <_strtol_l.constprop.0+0x16>
 801102c:	b107      	cbz	r7, 8011030 <_strtol_l.constprop.0+0xdc>
 801102e:	4276      	negs	r6, r6
 8011030:	2a00      	cmp	r2, #0
 8011032:	d0f9      	beq.n	8011028 <_strtol_l.constprop.0+0xd4>
 8011034:	f1be 0f00 	cmp.w	lr, #0
 8011038:	d000      	beq.n	801103c <_strtol_l.constprop.0+0xe8>
 801103a:	1e69      	subs	r1, r5, #1
 801103c:	6011      	str	r1, [r2, #0]
 801103e:	e7f3      	b.n	8011028 <_strtol_l.constprop.0+0xd4>
 8011040:	2430      	movs	r4, #48	; 0x30
 8011042:	2b00      	cmp	r3, #0
 8011044:	d1b1      	bne.n	8010faa <_strtol_l.constprop.0+0x56>
 8011046:	2308      	movs	r3, #8
 8011048:	e7af      	b.n	8010faa <_strtol_l.constprop.0+0x56>
 801104a:	2c30      	cmp	r4, #48	; 0x30
 801104c:	d0a5      	beq.n	8010f9a <_strtol_l.constprop.0+0x46>
 801104e:	230a      	movs	r3, #10
 8011050:	e7ab      	b.n	8010faa <_strtol_l.constprop.0+0x56>
 8011052:	bf00      	nop
 8011054:	08012ae8 	.word	0x08012ae8

08011058 <strtol>:
 8011058:	4613      	mov	r3, r2
 801105a:	460a      	mov	r2, r1
 801105c:	4601      	mov	r1, r0
 801105e:	4802      	ldr	r0, [pc, #8]	; (8011068 <strtol+0x10>)
 8011060:	6800      	ldr	r0, [r0, #0]
 8011062:	f7ff bf77 	b.w	8010f54 <_strtol_l.constprop.0>
 8011066:	bf00      	nop
 8011068:	200000a4 	.word	0x200000a4

0801106c <std>:
 801106c:	2300      	movs	r3, #0
 801106e:	b510      	push	{r4, lr}
 8011070:	4604      	mov	r4, r0
 8011072:	e9c0 3300 	strd	r3, r3, [r0]
 8011076:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801107a:	6083      	str	r3, [r0, #8]
 801107c:	8181      	strh	r1, [r0, #12]
 801107e:	6643      	str	r3, [r0, #100]	; 0x64
 8011080:	81c2      	strh	r2, [r0, #14]
 8011082:	6183      	str	r3, [r0, #24]
 8011084:	4619      	mov	r1, r3
 8011086:	2208      	movs	r2, #8
 8011088:	305c      	adds	r0, #92	; 0x5c
 801108a:	f000 fa05 	bl	8011498 <memset>
 801108e:	4b05      	ldr	r3, [pc, #20]	; (80110a4 <std+0x38>)
 8011090:	6263      	str	r3, [r4, #36]	; 0x24
 8011092:	4b05      	ldr	r3, [pc, #20]	; (80110a8 <std+0x3c>)
 8011094:	62a3      	str	r3, [r4, #40]	; 0x28
 8011096:	4b05      	ldr	r3, [pc, #20]	; (80110ac <std+0x40>)
 8011098:	62e3      	str	r3, [r4, #44]	; 0x2c
 801109a:	4b05      	ldr	r3, [pc, #20]	; (80110b0 <std+0x44>)
 801109c:	6224      	str	r4, [r4, #32]
 801109e:	6323      	str	r3, [r4, #48]	; 0x30
 80110a0:	bd10      	pop	{r4, pc}
 80110a2:	bf00      	nop
 80110a4:	080112e9 	.word	0x080112e9
 80110a8:	0801130b 	.word	0x0801130b
 80110ac:	08011343 	.word	0x08011343
 80110b0:	08011367 	.word	0x08011367

080110b4 <stdio_exit_handler>:
 80110b4:	4a02      	ldr	r2, [pc, #8]	; (80110c0 <stdio_exit_handler+0xc>)
 80110b6:	4903      	ldr	r1, [pc, #12]	; (80110c4 <stdio_exit_handler+0x10>)
 80110b8:	4803      	ldr	r0, [pc, #12]	; (80110c8 <stdio_exit_handler+0x14>)
 80110ba:	f000 b869 	b.w	8011190 <_fwalk_sglue>
 80110be:	bf00      	nop
 80110c0:	2000004c 	.word	0x2000004c
 80110c4:	0801216d 	.word	0x0801216d
 80110c8:	20000058 	.word	0x20000058

080110cc <cleanup_stdio>:
 80110cc:	6841      	ldr	r1, [r0, #4]
 80110ce:	4b0c      	ldr	r3, [pc, #48]	; (8011100 <cleanup_stdio+0x34>)
 80110d0:	4299      	cmp	r1, r3
 80110d2:	b510      	push	{r4, lr}
 80110d4:	4604      	mov	r4, r0
 80110d6:	d001      	beq.n	80110dc <cleanup_stdio+0x10>
 80110d8:	f001 f848 	bl	801216c <_fflush_r>
 80110dc:	68a1      	ldr	r1, [r4, #8]
 80110de:	4b09      	ldr	r3, [pc, #36]	; (8011104 <cleanup_stdio+0x38>)
 80110e0:	4299      	cmp	r1, r3
 80110e2:	d002      	beq.n	80110ea <cleanup_stdio+0x1e>
 80110e4:	4620      	mov	r0, r4
 80110e6:	f001 f841 	bl	801216c <_fflush_r>
 80110ea:	68e1      	ldr	r1, [r4, #12]
 80110ec:	4b06      	ldr	r3, [pc, #24]	; (8011108 <cleanup_stdio+0x3c>)
 80110ee:	4299      	cmp	r1, r3
 80110f0:	d004      	beq.n	80110fc <cleanup_stdio+0x30>
 80110f2:	4620      	mov	r0, r4
 80110f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80110f8:	f001 b838 	b.w	801216c <_fflush_r>
 80110fc:	bd10      	pop	{r4, pc}
 80110fe:	bf00      	nop
 8011100:	20000b04 	.word	0x20000b04
 8011104:	20000b6c 	.word	0x20000b6c
 8011108:	20000bd4 	.word	0x20000bd4

0801110c <global_stdio_init.part.0>:
 801110c:	b510      	push	{r4, lr}
 801110e:	4b0b      	ldr	r3, [pc, #44]	; (801113c <global_stdio_init.part.0+0x30>)
 8011110:	4c0b      	ldr	r4, [pc, #44]	; (8011140 <global_stdio_init.part.0+0x34>)
 8011112:	4a0c      	ldr	r2, [pc, #48]	; (8011144 <global_stdio_init.part.0+0x38>)
 8011114:	601a      	str	r2, [r3, #0]
 8011116:	4620      	mov	r0, r4
 8011118:	2200      	movs	r2, #0
 801111a:	2104      	movs	r1, #4
 801111c:	f7ff ffa6 	bl	801106c <std>
 8011120:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8011124:	2201      	movs	r2, #1
 8011126:	2109      	movs	r1, #9
 8011128:	f7ff ffa0 	bl	801106c <std>
 801112c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8011130:	2202      	movs	r2, #2
 8011132:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011136:	2112      	movs	r1, #18
 8011138:	f7ff bf98 	b.w	801106c <std>
 801113c:	20000c3c 	.word	0x20000c3c
 8011140:	20000b04 	.word	0x20000b04
 8011144:	080110b5 	.word	0x080110b5

08011148 <__sfp_lock_acquire>:
 8011148:	4801      	ldr	r0, [pc, #4]	; (8011150 <__sfp_lock_acquire+0x8>)
 801114a:	f000 ba2f 	b.w	80115ac <__retarget_lock_acquire_recursive>
 801114e:	bf00      	nop
 8011150:	20000c45 	.word	0x20000c45

08011154 <__sfp_lock_release>:
 8011154:	4801      	ldr	r0, [pc, #4]	; (801115c <__sfp_lock_release+0x8>)
 8011156:	f000 ba2a 	b.w	80115ae <__retarget_lock_release_recursive>
 801115a:	bf00      	nop
 801115c:	20000c45 	.word	0x20000c45

08011160 <__sinit>:
 8011160:	b510      	push	{r4, lr}
 8011162:	4604      	mov	r4, r0
 8011164:	f7ff fff0 	bl	8011148 <__sfp_lock_acquire>
 8011168:	6a23      	ldr	r3, [r4, #32]
 801116a:	b11b      	cbz	r3, 8011174 <__sinit+0x14>
 801116c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011170:	f7ff bff0 	b.w	8011154 <__sfp_lock_release>
 8011174:	4b04      	ldr	r3, [pc, #16]	; (8011188 <__sinit+0x28>)
 8011176:	6223      	str	r3, [r4, #32]
 8011178:	4b04      	ldr	r3, [pc, #16]	; (801118c <__sinit+0x2c>)
 801117a:	681b      	ldr	r3, [r3, #0]
 801117c:	2b00      	cmp	r3, #0
 801117e:	d1f5      	bne.n	801116c <__sinit+0xc>
 8011180:	f7ff ffc4 	bl	801110c <global_stdio_init.part.0>
 8011184:	e7f2      	b.n	801116c <__sinit+0xc>
 8011186:	bf00      	nop
 8011188:	080110cd 	.word	0x080110cd
 801118c:	20000c3c 	.word	0x20000c3c

08011190 <_fwalk_sglue>:
 8011190:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011194:	4607      	mov	r7, r0
 8011196:	4688      	mov	r8, r1
 8011198:	4614      	mov	r4, r2
 801119a:	2600      	movs	r6, #0
 801119c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80111a0:	f1b9 0901 	subs.w	r9, r9, #1
 80111a4:	d505      	bpl.n	80111b2 <_fwalk_sglue+0x22>
 80111a6:	6824      	ldr	r4, [r4, #0]
 80111a8:	2c00      	cmp	r4, #0
 80111aa:	d1f7      	bne.n	801119c <_fwalk_sglue+0xc>
 80111ac:	4630      	mov	r0, r6
 80111ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80111b2:	89ab      	ldrh	r3, [r5, #12]
 80111b4:	2b01      	cmp	r3, #1
 80111b6:	d907      	bls.n	80111c8 <_fwalk_sglue+0x38>
 80111b8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80111bc:	3301      	adds	r3, #1
 80111be:	d003      	beq.n	80111c8 <_fwalk_sglue+0x38>
 80111c0:	4629      	mov	r1, r5
 80111c2:	4638      	mov	r0, r7
 80111c4:	47c0      	blx	r8
 80111c6:	4306      	orrs	r6, r0
 80111c8:	3568      	adds	r5, #104	; 0x68
 80111ca:	e7e9      	b.n	80111a0 <_fwalk_sglue+0x10>

080111cc <iprintf>:
 80111cc:	b40f      	push	{r0, r1, r2, r3}
 80111ce:	b507      	push	{r0, r1, r2, lr}
 80111d0:	4906      	ldr	r1, [pc, #24]	; (80111ec <iprintf+0x20>)
 80111d2:	ab04      	add	r3, sp, #16
 80111d4:	6808      	ldr	r0, [r1, #0]
 80111d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80111da:	6881      	ldr	r1, [r0, #8]
 80111dc:	9301      	str	r3, [sp, #4]
 80111de:	f000 fc95 	bl	8011b0c <_vfiprintf_r>
 80111e2:	b003      	add	sp, #12
 80111e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80111e8:	b004      	add	sp, #16
 80111ea:	4770      	bx	lr
 80111ec:	200000a4 	.word	0x200000a4

080111f0 <_puts_r>:
 80111f0:	6a03      	ldr	r3, [r0, #32]
 80111f2:	b570      	push	{r4, r5, r6, lr}
 80111f4:	6884      	ldr	r4, [r0, #8]
 80111f6:	4605      	mov	r5, r0
 80111f8:	460e      	mov	r6, r1
 80111fa:	b90b      	cbnz	r3, 8011200 <_puts_r+0x10>
 80111fc:	f7ff ffb0 	bl	8011160 <__sinit>
 8011200:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011202:	07db      	lsls	r3, r3, #31
 8011204:	d405      	bmi.n	8011212 <_puts_r+0x22>
 8011206:	89a3      	ldrh	r3, [r4, #12]
 8011208:	0598      	lsls	r0, r3, #22
 801120a:	d402      	bmi.n	8011212 <_puts_r+0x22>
 801120c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801120e:	f000 f9cd 	bl	80115ac <__retarget_lock_acquire_recursive>
 8011212:	89a3      	ldrh	r3, [r4, #12]
 8011214:	0719      	lsls	r1, r3, #28
 8011216:	d513      	bpl.n	8011240 <_puts_r+0x50>
 8011218:	6923      	ldr	r3, [r4, #16]
 801121a:	b18b      	cbz	r3, 8011240 <_puts_r+0x50>
 801121c:	3e01      	subs	r6, #1
 801121e:	68a3      	ldr	r3, [r4, #8]
 8011220:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8011224:	3b01      	subs	r3, #1
 8011226:	60a3      	str	r3, [r4, #8]
 8011228:	b9e9      	cbnz	r1, 8011266 <_puts_r+0x76>
 801122a:	2b00      	cmp	r3, #0
 801122c:	da2e      	bge.n	801128c <_puts_r+0x9c>
 801122e:	4622      	mov	r2, r4
 8011230:	210a      	movs	r1, #10
 8011232:	4628      	mov	r0, r5
 8011234:	f000 f89b 	bl	801136e <__swbuf_r>
 8011238:	3001      	adds	r0, #1
 801123a:	d007      	beq.n	801124c <_puts_r+0x5c>
 801123c:	250a      	movs	r5, #10
 801123e:	e007      	b.n	8011250 <_puts_r+0x60>
 8011240:	4621      	mov	r1, r4
 8011242:	4628      	mov	r0, r5
 8011244:	f000 f8d0 	bl	80113e8 <__swsetup_r>
 8011248:	2800      	cmp	r0, #0
 801124a:	d0e7      	beq.n	801121c <_puts_r+0x2c>
 801124c:	f04f 35ff 	mov.w	r5, #4294967295
 8011250:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011252:	07da      	lsls	r2, r3, #31
 8011254:	d405      	bmi.n	8011262 <_puts_r+0x72>
 8011256:	89a3      	ldrh	r3, [r4, #12]
 8011258:	059b      	lsls	r3, r3, #22
 801125a:	d402      	bmi.n	8011262 <_puts_r+0x72>
 801125c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801125e:	f000 f9a6 	bl	80115ae <__retarget_lock_release_recursive>
 8011262:	4628      	mov	r0, r5
 8011264:	bd70      	pop	{r4, r5, r6, pc}
 8011266:	2b00      	cmp	r3, #0
 8011268:	da04      	bge.n	8011274 <_puts_r+0x84>
 801126a:	69a2      	ldr	r2, [r4, #24]
 801126c:	429a      	cmp	r2, r3
 801126e:	dc06      	bgt.n	801127e <_puts_r+0x8e>
 8011270:	290a      	cmp	r1, #10
 8011272:	d004      	beq.n	801127e <_puts_r+0x8e>
 8011274:	6823      	ldr	r3, [r4, #0]
 8011276:	1c5a      	adds	r2, r3, #1
 8011278:	6022      	str	r2, [r4, #0]
 801127a:	7019      	strb	r1, [r3, #0]
 801127c:	e7cf      	b.n	801121e <_puts_r+0x2e>
 801127e:	4622      	mov	r2, r4
 8011280:	4628      	mov	r0, r5
 8011282:	f000 f874 	bl	801136e <__swbuf_r>
 8011286:	3001      	adds	r0, #1
 8011288:	d1c9      	bne.n	801121e <_puts_r+0x2e>
 801128a:	e7df      	b.n	801124c <_puts_r+0x5c>
 801128c:	6823      	ldr	r3, [r4, #0]
 801128e:	250a      	movs	r5, #10
 8011290:	1c5a      	adds	r2, r3, #1
 8011292:	6022      	str	r2, [r4, #0]
 8011294:	701d      	strb	r5, [r3, #0]
 8011296:	e7db      	b.n	8011250 <_puts_r+0x60>

08011298 <puts>:
 8011298:	4b02      	ldr	r3, [pc, #8]	; (80112a4 <puts+0xc>)
 801129a:	4601      	mov	r1, r0
 801129c:	6818      	ldr	r0, [r3, #0]
 801129e:	f7ff bfa7 	b.w	80111f0 <_puts_r>
 80112a2:	bf00      	nop
 80112a4:	200000a4 	.word	0x200000a4

080112a8 <siprintf>:
 80112a8:	b40e      	push	{r1, r2, r3}
 80112aa:	b500      	push	{lr}
 80112ac:	b09c      	sub	sp, #112	; 0x70
 80112ae:	ab1d      	add	r3, sp, #116	; 0x74
 80112b0:	9002      	str	r0, [sp, #8]
 80112b2:	9006      	str	r0, [sp, #24]
 80112b4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80112b8:	4809      	ldr	r0, [pc, #36]	; (80112e0 <siprintf+0x38>)
 80112ba:	9107      	str	r1, [sp, #28]
 80112bc:	9104      	str	r1, [sp, #16]
 80112be:	4909      	ldr	r1, [pc, #36]	; (80112e4 <siprintf+0x3c>)
 80112c0:	f853 2b04 	ldr.w	r2, [r3], #4
 80112c4:	9105      	str	r1, [sp, #20]
 80112c6:	6800      	ldr	r0, [r0, #0]
 80112c8:	9301      	str	r3, [sp, #4]
 80112ca:	a902      	add	r1, sp, #8
 80112cc:	f000 faf6 	bl	80118bc <_svfiprintf_r>
 80112d0:	9b02      	ldr	r3, [sp, #8]
 80112d2:	2200      	movs	r2, #0
 80112d4:	701a      	strb	r2, [r3, #0]
 80112d6:	b01c      	add	sp, #112	; 0x70
 80112d8:	f85d eb04 	ldr.w	lr, [sp], #4
 80112dc:	b003      	add	sp, #12
 80112de:	4770      	bx	lr
 80112e0:	200000a4 	.word	0x200000a4
 80112e4:	ffff0208 	.word	0xffff0208

080112e8 <__sread>:
 80112e8:	b510      	push	{r4, lr}
 80112ea:	460c      	mov	r4, r1
 80112ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80112f0:	f000 f90e 	bl	8011510 <_read_r>
 80112f4:	2800      	cmp	r0, #0
 80112f6:	bfab      	itete	ge
 80112f8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80112fa:	89a3      	ldrhlt	r3, [r4, #12]
 80112fc:	181b      	addge	r3, r3, r0
 80112fe:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8011302:	bfac      	ite	ge
 8011304:	6563      	strge	r3, [r4, #84]	; 0x54
 8011306:	81a3      	strhlt	r3, [r4, #12]
 8011308:	bd10      	pop	{r4, pc}

0801130a <__swrite>:
 801130a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801130e:	461f      	mov	r7, r3
 8011310:	898b      	ldrh	r3, [r1, #12]
 8011312:	05db      	lsls	r3, r3, #23
 8011314:	4605      	mov	r5, r0
 8011316:	460c      	mov	r4, r1
 8011318:	4616      	mov	r6, r2
 801131a:	d505      	bpl.n	8011328 <__swrite+0x1e>
 801131c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011320:	2302      	movs	r3, #2
 8011322:	2200      	movs	r2, #0
 8011324:	f000 f8e2 	bl	80114ec <_lseek_r>
 8011328:	89a3      	ldrh	r3, [r4, #12]
 801132a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801132e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8011332:	81a3      	strh	r3, [r4, #12]
 8011334:	4632      	mov	r2, r6
 8011336:	463b      	mov	r3, r7
 8011338:	4628      	mov	r0, r5
 801133a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801133e:	f000 b8f9 	b.w	8011534 <_write_r>

08011342 <__sseek>:
 8011342:	b510      	push	{r4, lr}
 8011344:	460c      	mov	r4, r1
 8011346:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801134a:	f000 f8cf 	bl	80114ec <_lseek_r>
 801134e:	1c43      	adds	r3, r0, #1
 8011350:	89a3      	ldrh	r3, [r4, #12]
 8011352:	bf15      	itete	ne
 8011354:	6560      	strne	r0, [r4, #84]	; 0x54
 8011356:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801135a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801135e:	81a3      	strheq	r3, [r4, #12]
 8011360:	bf18      	it	ne
 8011362:	81a3      	strhne	r3, [r4, #12]
 8011364:	bd10      	pop	{r4, pc}

08011366 <__sclose>:
 8011366:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801136a:	f000 b8af 	b.w	80114cc <_close_r>

0801136e <__swbuf_r>:
 801136e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011370:	460e      	mov	r6, r1
 8011372:	4614      	mov	r4, r2
 8011374:	4605      	mov	r5, r0
 8011376:	b118      	cbz	r0, 8011380 <__swbuf_r+0x12>
 8011378:	6a03      	ldr	r3, [r0, #32]
 801137a:	b90b      	cbnz	r3, 8011380 <__swbuf_r+0x12>
 801137c:	f7ff fef0 	bl	8011160 <__sinit>
 8011380:	69a3      	ldr	r3, [r4, #24]
 8011382:	60a3      	str	r3, [r4, #8]
 8011384:	89a3      	ldrh	r3, [r4, #12]
 8011386:	071a      	lsls	r2, r3, #28
 8011388:	d525      	bpl.n	80113d6 <__swbuf_r+0x68>
 801138a:	6923      	ldr	r3, [r4, #16]
 801138c:	b31b      	cbz	r3, 80113d6 <__swbuf_r+0x68>
 801138e:	6823      	ldr	r3, [r4, #0]
 8011390:	6922      	ldr	r2, [r4, #16]
 8011392:	1a98      	subs	r0, r3, r2
 8011394:	6963      	ldr	r3, [r4, #20]
 8011396:	b2f6      	uxtb	r6, r6
 8011398:	4283      	cmp	r3, r0
 801139a:	4637      	mov	r7, r6
 801139c:	dc04      	bgt.n	80113a8 <__swbuf_r+0x3a>
 801139e:	4621      	mov	r1, r4
 80113a0:	4628      	mov	r0, r5
 80113a2:	f000 fee3 	bl	801216c <_fflush_r>
 80113a6:	b9e0      	cbnz	r0, 80113e2 <__swbuf_r+0x74>
 80113a8:	68a3      	ldr	r3, [r4, #8]
 80113aa:	3b01      	subs	r3, #1
 80113ac:	60a3      	str	r3, [r4, #8]
 80113ae:	6823      	ldr	r3, [r4, #0]
 80113b0:	1c5a      	adds	r2, r3, #1
 80113b2:	6022      	str	r2, [r4, #0]
 80113b4:	701e      	strb	r6, [r3, #0]
 80113b6:	6962      	ldr	r2, [r4, #20]
 80113b8:	1c43      	adds	r3, r0, #1
 80113ba:	429a      	cmp	r2, r3
 80113bc:	d004      	beq.n	80113c8 <__swbuf_r+0x5a>
 80113be:	89a3      	ldrh	r3, [r4, #12]
 80113c0:	07db      	lsls	r3, r3, #31
 80113c2:	d506      	bpl.n	80113d2 <__swbuf_r+0x64>
 80113c4:	2e0a      	cmp	r6, #10
 80113c6:	d104      	bne.n	80113d2 <__swbuf_r+0x64>
 80113c8:	4621      	mov	r1, r4
 80113ca:	4628      	mov	r0, r5
 80113cc:	f000 fece 	bl	801216c <_fflush_r>
 80113d0:	b938      	cbnz	r0, 80113e2 <__swbuf_r+0x74>
 80113d2:	4638      	mov	r0, r7
 80113d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80113d6:	4621      	mov	r1, r4
 80113d8:	4628      	mov	r0, r5
 80113da:	f000 f805 	bl	80113e8 <__swsetup_r>
 80113de:	2800      	cmp	r0, #0
 80113e0:	d0d5      	beq.n	801138e <__swbuf_r+0x20>
 80113e2:	f04f 37ff 	mov.w	r7, #4294967295
 80113e6:	e7f4      	b.n	80113d2 <__swbuf_r+0x64>

080113e8 <__swsetup_r>:
 80113e8:	b538      	push	{r3, r4, r5, lr}
 80113ea:	4b2a      	ldr	r3, [pc, #168]	; (8011494 <__swsetup_r+0xac>)
 80113ec:	4605      	mov	r5, r0
 80113ee:	6818      	ldr	r0, [r3, #0]
 80113f0:	460c      	mov	r4, r1
 80113f2:	b118      	cbz	r0, 80113fc <__swsetup_r+0x14>
 80113f4:	6a03      	ldr	r3, [r0, #32]
 80113f6:	b90b      	cbnz	r3, 80113fc <__swsetup_r+0x14>
 80113f8:	f7ff feb2 	bl	8011160 <__sinit>
 80113fc:	89a3      	ldrh	r3, [r4, #12]
 80113fe:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8011402:	0718      	lsls	r0, r3, #28
 8011404:	d422      	bmi.n	801144c <__swsetup_r+0x64>
 8011406:	06d9      	lsls	r1, r3, #27
 8011408:	d407      	bmi.n	801141a <__swsetup_r+0x32>
 801140a:	2309      	movs	r3, #9
 801140c:	602b      	str	r3, [r5, #0]
 801140e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8011412:	81a3      	strh	r3, [r4, #12]
 8011414:	f04f 30ff 	mov.w	r0, #4294967295
 8011418:	e034      	b.n	8011484 <__swsetup_r+0x9c>
 801141a:	0758      	lsls	r0, r3, #29
 801141c:	d512      	bpl.n	8011444 <__swsetup_r+0x5c>
 801141e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011420:	b141      	cbz	r1, 8011434 <__swsetup_r+0x4c>
 8011422:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011426:	4299      	cmp	r1, r3
 8011428:	d002      	beq.n	8011430 <__swsetup_r+0x48>
 801142a:	4628      	mov	r0, r5
 801142c:	f000 f8ec 	bl	8011608 <_free_r>
 8011430:	2300      	movs	r3, #0
 8011432:	6363      	str	r3, [r4, #52]	; 0x34
 8011434:	89a3      	ldrh	r3, [r4, #12]
 8011436:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801143a:	81a3      	strh	r3, [r4, #12]
 801143c:	2300      	movs	r3, #0
 801143e:	6063      	str	r3, [r4, #4]
 8011440:	6923      	ldr	r3, [r4, #16]
 8011442:	6023      	str	r3, [r4, #0]
 8011444:	89a3      	ldrh	r3, [r4, #12]
 8011446:	f043 0308 	orr.w	r3, r3, #8
 801144a:	81a3      	strh	r3, [r4, #12]
 801144c:	6923      	ldr	r3, [r4, #16]
 801144e:	b94b      	cbnz	r3, 8011464 <__swsetup_r+0x7c>
 8011450:	89a3      	ldrh	r3, [r4, #12]
 8011452:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8011456:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801145a:	d003      	beq.n	8011464 <__swsetup_r+0x7c>
 801145c:	4621      	mov	r1, r4
 801145e:	4628      	mov	r0, r5
 8011460:	f000 fee4 	bl	801222c <__smakebuf_r>
 8011464:	89a0      	ldrh	r0, [r4, #12]
 8011466:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801146a:	f010 0301 	ands.w	r3, r0, #1
 801146e:	d00a      	beq.n	8011486 <__swsetup_r+0x9e>
 8011470:	2300      	movs	r3, #0
 8011472:	60a3      	str	r3, [r4, #8]
 8011474:	6963      	ldr	r3, [r4, #20]
 8011476:	425b      	negs	r3, r3
 8011478:	61a3      	str	r3, [r4, #24]
 801147a:	6923      	ldr	r3, [r4, #16]
 801147c:	b943      	cbnz	r3, 8011490 <__swsetup_r+0xa8>
 801147e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8011482:	d1c4      	bne.n	801140e <__swsetup_r+0x26>
 8011484:	bd38      	pop	{r3, r4, r5, pc}
 8011486:	0781      	lsls	r1, r0, #30
 8011488:	bf58      	it	pl
 801148a:	6963      	ldrpl	r3, [r4, #20]
 801148c:	60a3      	str	r3, [r4, #8]
 801148e:	e7f4      	b.n	801147a <__swsetup_r+0x92>
 8011490:	2000      	movs	r0, #0
 8011492:	e7f7      	b.n	8011484 <__swsetup_r+0x9c>
 8011494:	200000a4 	.word	0x200000a4

08011498 <memset>:
 8011498:	4402      	add	r2, r0
 801149a:	4603      	mov	r3, r0
 801149c:	4293      	cmp	r3, r2
 801149e:	d100      	bne.n	80114a2 <memset+0xa>
 80114a0:	4770      	bx	lr
 80114a2:	f803 1b01 	strb.w	r1, [r3], #1
 80114a6:	e7f9      	b.n	801149c <memset+0x4>

080114a8 <strncmp>:
 80114a8:	b510      	push	{r4, lr}
 80114aa:	b16a      	cbz	r2, 80114c8 <strncmp+0x20>
 80114ac:	3901      	subs	r1, #1
 80114ae:	1884      	adds	r4, r0, r2
 80114b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80114b4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80114b8:	429a      	cmp	r2, r3
 80114ba:	d103      	bne.n	80114c4 <strncmp+0x1c>
 80114bc:	42a0      	cmp	r0, r4
 80114be:	d001      	beq.n	80114c4 <strncmp+0x1c>
 80114c0:	2a00      	cmp	r2, #0
 80114c2:	d1f5      	bne.n	80114b0 <strncmp+0x8>
 80114c4:	1ad0      	subs	r0, r2, r3
 80114c6:	bd10      	pop	{r4, pc}
 80114c8:	4610      	mov	r0, r2
 80114ca:	e7fc      	b.n	80114c6 <strncmp+0x1e>

080114cc <_close_r>:
 80114cc:	b538      	push	{r3, r4, r5, lr}
 80114ce:	4d06      	ldr	r5, [pc, #24]	; (80114e8 <_close_r+0x1c>)
 80114d0:	2300      	movs	r3, #0
 80114d2:	4604      	mov	r4, r0
 80114d4:	4608      	mov	r0, r1
 80114d6:	602b      	str	r3, [r5, #0]
 80114d8:	f7f6 ff4f 	bl	800837a <_close>
 80114dc:	1c43      	adds	r3, r0, #1
 80114de:	d102      	bne.n	80114e6 <_close_r+0x1a>
 80114e0:	682b      	ldr	r3, [r5, #0]
 80114e2:	b103      	cbz	r3, 80114e6 <_close_r+0x1a>
 80114e4:	6023      	str	r3, [r4, #0]
 80114e6:	bd38      	pop	{r3, r4, r5, pc}
 80114e8:	20000c40 	.word	0x20000c40

080114ec <_lseek_r>:
 80114ec:	b538      	push	{r3, r4, r5, lr}
 80114ee:	4d07      	ldr	r5, [pc, #28]	; (801150c <_lseek_r+0x20>)
 80114f0:	4604      	mov	r4, r0
 80114f2:	4608      	mov	r0, r1
 80114f4:	4611      	mov	r1, r2
 80114f6:	2200      	movs	r2, #0
 80114f8:	602a      	str	r2, [r5, #0]
 80114fa:	461a      	mov	r2, r3
 80114fc:	f7f6 ff64 	bl	80083c8 <_lseek>
 8011500:	1c43      	adds	r3, r0, #1
 8011502:	d102      	bne.n	801150a <_lseek_r+0x1e>
 8011504:	682b      	ldr	r3, [r5, #0]
 8011506:	b103      	cbz	r3, 801150a <_lseek_r+0x1e>
 8011508:	6023      	str	r3, [r4, #0]
 801150a:	bd38      	pop	{r3, r4, r5, pc}
 801150c:	20000c40 	.word	0x20000c40

08011510 <_read_r>:
 8011510:	b538      	push	{r3, r4, r5, lr}
 8011512:	4d07      	ldr	r5, [pc, #28]	; (8011530 <_read_r+0x20>)
 8011514:	4604      	mov	r4, r0
 8011516:	4608      	mov	r0, r1
 8011518:	4611      	mov	r1, r2
 801151a:	2200      	movs	r2, #0
 801151c:	602a      	str	r2, [r5, #0]
 801151e:	461a      	mov	r2, r3
 8011520:	f7f6 fef2 	bl	8008308 <_read>
 8011524:	1c43      	adds	r3, r0, #1
 8011526:	d102      	bne.n	801152e <_read_r+0x1e>
 8011528:	682b      	ldr	r3, [r5, #0]
 801152a:	b103      	cbz	r3, 801152e <_read_r+0x1e>
 801152c:	6023      	str	r3, [r4, #0]
 801152e:	bd38      	pop	{r3, r4, r5, pc}
 8011530:	20000c40 	.word	0x20000c40

08011534 <_write_r>:
 8011534:	b538      	push	{r3, r4, r5, lr}
 8011536:	4d07      	ldr	r5, [pc, #28]	; (8011554 <_write_r+0x20>)
 8011538:	4604      	mov	r4, r0
 801153a:	4608      	mov	r0, r1
 801153c:	4611      	mov	r1, r2
 801153e:	2200      	movs	r2, #0
 8011540:	602a      	str	r2, [r5, #0]
 8011542:	461a      	mov	r2, r3
 8011544:	f7f6 fefd 	bl	8008342 <_write>
 8011548:	1c43      	adds	r3, r0, #1
 801154a:	d102      	bne.n	8011552 <_write_r+0x1e>
 801154c:	682b      	ldr	r3, [r5, #0]
 801154e:	b103      	cbz	r3, 8011552 <_write_r+0x1e>
 8011550:	6023      	str	r3, [r4, #0]
 8011552:	bd38      	pop	{r3, r4, r5, pc}
 8011554:	20000c40 	.word	0x20000c40

08011558 <__errno>:
 8011558:	4b01      	ldr	r3, [pc, #4]	; (8011560 <__errno+0x8>)
 801155a:	6818      	ldr	r0, [r3, #0]
 801155c:	4770      	bx	lr
 801155e:	bf00      	nop
 8011560:	200000a4 	.word	0x200000a4

08011564 <__libc_init_array>:
 8011564:	b570      	push	{r4, r5, r6, lr}
 8011566:	4d0d      	ldr	r5, [pc, #52]	; (801159c <__libc_init_array+0x38>)
 8011568:	4c0d      	ldr	r4, [pc, #52]	; (80115a0 <__libc_init_array+0x3c>)
 801156a:	1b64      	subs	r4, r4, r5
 801156c:	10a4      	asrs	r4, r4, #2
 801156e:	2600      	movs	r6, #0
 8011570:	42a6      	cmp	r6, r4
 8011572:	d109      	bne.n	8011588 <__libc_init_array+0x24>
 8011574:	4d0b      	ldr	r5, [pc, #44]	; (80115a4 <__libc_init_array+0x40>)
 8011576:	4c0c      	ldr	r4, [pc, #48]	; (80115a8 <__libc_init_array+0x44>)
 8011578:	f000 ff62 	bl	8012440 <_init>
 801157c:	1b64      	subs	r4, r4, r5
 801157e:	10a4      	asrs	r4, r4, #2
 8011580:	2600      	movs	r6, #0
 8011582:	42a6      	cmp	r6, r4
 8011584:	d105      	bne.n	8011592 <__libc_init_array+0x2e>
 8011586:	bd70      	pop	{r4, r5, r6, pc}
 8011588:	f855 3b04 	ldr.w	r3, [r5], #4
 801158c:	4798      	blx	r3
 801158e:	3601      	adds	r6, #1
 8011590:	e7ee      	b.n	8011570 <__libc_init_array+0xc>
 8011592:	f855 3b04 	ldr.w	r3, [r5], #4
 8011596:	4798      	blx	r3
 8011598:	3601      	adds	r6, #1
 801159a:	e7f2      	b.n	8011582 <__libc_init_array+0x1e>
 801159c:	08012c60 	.word	0x08012c60
 80115a0:	08012c60 	.word	0x08012c60
 80115a4:	08012c60 	.word	0x08012c60
 80115a8:	08012c64 	.word	0x08012c64

080115ac <__retarget_lock_acquire_recursive>:
 80115ac:	4770      	bx	lr

080115ae <__retarget_lock_release_recursive>:
 80115ae:	4770      	bx	lr

080115b0 <memcpy>:
 80115b0:	440a      	add	r2, r1
 80115b2:	4291      	cmp	r1, r2
 80115b4:	f100 33ff 	add.w	r3, r0, #4294967295
 80115b8:	d100      	bne.n	80115bc <memcpy+0xc>
 80115ba:	4770      	bx	lr
 80115bc:	b510      	push	{r4, lr}
 80115be:	f811 4b01 	ldrb.w	r4, [r1], #1
 80115c2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80115c6:	4291      	cmp	r1, r2
 80115c8:	d1f9      	bne.n	80115be <memcpy+0xe>
 80115ca:	bd10      	pop	{r4, pc}

080115cc <__assert_func>:
 80115cc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80115ce:	4614      	mov	r4, r2
 80115d0:	461a      	mov	r2, r3
 80115d2:	4b09      	ldr	r3, [pc, #36]	; (80115f8 <__assert_func+0x2c>)
 80115d4:	681b      	ldr	r3, [r3, #0]
 80115d6:	4605      	mov	r5, r0
 80115d8:	68d8      	ldr	r0, [r3, #12]
 80115da:	b14c      	cbz	r4, 80115f0 <__assert_func+0x24>
 80115dc:	4b07      	ldr	r3, [pc, #28]	; (80115fc <__assert_func+0x30>)
 80115de:	9100      	str	r1, [sp, #0]
 80115e0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80115e4:	4906      	ldr	r1, [pc, #24]	; (8011600 <__assert_func+0x34>)
 80115e6:	462b      	mov	r3, r5
 80115e8:	f000 fde8 	bl	80121bc <fiprintf>
 80115ec:	f000 fea6 	bl	801233c <abort>
 80115f0:	4b04      	ldr	r3, [pc, #16]	; (8011604 <__assert_func+0x38>)
 80115f2:	461c      	mov	r4, r3
 80115f4:	e7f3      	b.n	80115de <__assert_func+0x12>
 80115f6:	bf00      	nop
 80115f8:	200000a4 	.word	0x200000a4
 80115fc:	08012be8 	.word	0x08012be8
 8011600:	08012bf5 	.word	0x08012bf5
 8011604:	08012c23 	.word	0x08012c23

08011608 <_free_r>:
 8011608:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801160a:	2900      	cmp	r1, #0
 801160c:	d044      	beq.n	8011698 <_free_r+0x90>
 801160e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011612:	9001      	str	r0, [sp, #4]
 8011614:	2b00      	cmp	r3, #0
 8011616:	f1a1 0404 	sub.w	r4, r1, #4
 801161a:	bfb8      	it	lt
 801161c:	18e4      	addlt	r4, r4, r3
 801161e:	f000 f8e7 	bl	80117f0 <__malloc_lock>
 8011622:	4a1e      	ldr	r2, [pc, #120]	; (801169c <_free_r+0x94>)
 8011624:	9801      	ldr	r0, [sp, #4]
 8011626:	6813      	ldr	r3, [r2, #0]
 8011628:	b933      	cbnz	r3, 8011638 <_free_r+0x30>
 801162a:	6063      	str	r3, [r4, #4]
 801162c:	6014      	str	r4, [r2, #0]
 801162e:	b003      	add	sp, #12
 8011630:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8011634:	f000 b8e2 	b.w	80117fc <__malloc_unlock>
 8011638:	42a3      	cmp	r3, r4
 801163a:	d908      	bls.n	801164e <_free_r+0x46>
 801163c:	6825      	ldr	r5, [r4, #0]
 801163e:	1961      	adds	r1, r4, r5
 8011640:	428b      	cmp	r3, r1
 8011642:	bf01      	itttt	eq
 8011644:	6819      	ldreq	r1, [r3, #0]
 8011646:	685b      	ldreq	r3, [r3, #4]
 8011648:	1949      	addeq	r1, r1, r5
 801164a:	6021      	streq	r1, [r4, #0]
 801164c:	e7ed      	b.n	801162a <_free_r+0x22>
 801164e:	461a      	mov	r2, r3
 8011650:	685b      	ldr	r3, [r3, #4]
 8011652:	b10b      	cbz	r3, 8011658 <_free_r+0x50>
 8011654:	42a3      	cmp	r3, r4
 8011656:	d9fa      	bls.n	801164e <_free_r+0x46>
 8011658:	6811      	ldr	r1, [r2, #0]
 801165a:	1855      	adds	r5, r2, r1
 801165c:	42a5      	cmp	r5, r4
 801165e:	d10b      	bne.n	8011678 <_free_r+0x70>
 8011660:	6824      	ldr	r4, [r4, #0]
 8011662:	4421      	add	r1, r4
 8011664:	1854      	adds	r4, r2, r1
 8011666:	42a3      	cmp	r3, r4
 8011668:	6011      	str	r1, [r2, #0]
 801166a:	d1e0      	bne.n	801162e <_free_r+0x26>
 801166c:	681c      	ldr	r4, [r3, #0]
 801166e:	685b      	ldr	r3, [r3, #4]
 8011670:	6053      	str	r3, [r2, #4]
 8011672:	440c      	add	r4, r1
 8011674:	6014      	str	r4, [r2, #0]
 8011676:	e7da      	b.n	801162e <_free_r+0x26>
 8011678:	d902      	bls.n	8011680 <_free_r+0x78>
 801167a:	230c      	movs	r3, #12
 801167c:	6003      	str	r3, [r0, #0]
 801167e:	e7d6      	b.n	801162e <_free_r+0x26>
 8011680:	6825      	ldr	r5, [r4, #0]
 8011682:	1961      	adds	r1, r4, r5
 8011684:	428b      	cmp	r3, r1
 8011686:	bf04      	itt	eq
 8011688:	6819      	ldreq	r1, [r3, #0]
 801168a:	685b      	ldreq	r3, [r3, #4]
 801168c:	6063      	str	r3, [r4, #4]
 801168e:	bf04      	itt	eq
 8011690:	1949      	addeq	r1, r1, r5
 8011692:	6021      	streq	r1, [r4, #0]
 8011694:	6054      	str	r4, [r2, #4]
 8011696:	e7ca      	b.n	801162e <_free_r+0x26>
 8011698:	b003      	add	sp, #12
 801169a:	bd30      	pop	{r4, r5, pc}
 801169c:	20000c48 	.word	0x20000c48

080116a0 <malloc>:
 80116a0:	4b02      	ldr	r3, [pc, #8]	; (80116ac <malloc+0xc>)
 80116a2:	4601      	mov	r1, r0
 80116a4:	6818      	ldr	r0, [r3, #0]
 80116a6:	f000 b823 	b.w	80116f0 <_malloc_r>
 80116aa:	bf00      	nop
 80116ac:	200000a4 	.word	0x200000a4

080116b0 <sbrk_aligned>:
 80116b0:	b570      	push	{r4, r5, r6, lr}
 80116b2:	4e0e      	ldr	r6, [pc, #56]	; (80116ec <sbrk_aligned+0x3c>)
 80116b4:	460c      	mov	r4, r1
 80116b6:	6831      	ldr	r1, [r6, #0]
 80116b8:	4605      	mov	r5, r0
 80116ba:	b911      	cbnz	r1, 80116c2 <sbrk_aligned+0x12>
 80116bc:	f000 fe2e 	bl	801231c <_sbrk_r>
 80116c0:	6030      	str	r0, [r6, #0]
 80116c2:	4621      	mov	r1, r4
 80116c4:	4628      	mov	r0, r5
 80116c6:	f000 fe29 	bl	801231c <_sbrk_r>
 80116ca:	1c43      	adds	r3, r0, #1
 80116cc:	d00a      	beq.n	80116e4 <sbrk_aligned+0x34>
 80116ce:	1cc4      	adds	r4, r0, #3
 80116d0:	f024 0403 	bic.w	r4, r4, #3
 80116d4:	42a0      	cmp	r0, r4
 80116d6:	d007      	beq.n	80116e8 <sbrk_aligned+0x38>
 80116d8:	1a21      	subs	r1, r4, r0
 80116da:	4628      	mov	r0, r5
 80116dc:	f000 fe1e 	bl	801231c <_sbrk_r>
 80116e0:	3001      	adds	r0, #1
 80116e2:	d101      	bne.n	80116e8 <sbrk_aligned+0x38>
 80116e4:	f04f 34ff 	mov.w	r4, #4294967295
 80116e8:	4620      	mov	r0, r4
 80116ea:	bd70      	pop	{r4, r5, r6, pc}
 80116ec:	20000c4c 	.word	0x20000c4c

080116f0 <_malloc_r>:
 80116f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80116f4:	1ccd      	adds	r5, r1, #3
 80116f6:	f025 0503 	bic.w	r5, r5, #3
 80116fa:	3508      	adds	r5, #8
 80116fc:	2d0c      	cmp	r5, #12
 80116fe:	bf38      	it	cc
 8011700:	250c      	movcc	r5, #12
 8011702:	2d00      	cmp	r5, #0
 8011704:	4607      	mov	r7, r0
 8011706:	db01      	blt.n	801170c <_malloc_r+0x1c>
 8011708:	42a9      	cmp	r1, r5
 801170a:	d905      	bls.n	8011718 <_malloc_r+0x28>
 801170c:	230c      	movs	r3, #12
 801170e:	603b      	str	r3, [r7, #0]
 8011710:	2600      	movs	r6, #0
 8011712:	4630      	mov	r0, r6
 8011714:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011718:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80117ec <_malloc_r+0xfc>
 801171c:	f000 f868 	bl	80117f0 <__malloc_lock>
 8011720:	f8d8 3000 	ldr.w	r3, [r8]
 8011724:	461c      	mov	r4, r3
 8011726:	bb5c      	cbnz	r4, 8011780 <_malloc_r+0x90>
 8011728:	4629      	mov	r1, r5
 801172a:	4638      	mov	r0, r7
 801172c:	f7ff ffc0 	bl	80116b0 <sbrk_aligned>
 8011730:	1c43      	adds	r3, r0, #1
 8011732:	4604      	mov	r4, r0
 8011734:	d155      	bne.n	80117e2 <_malloc_r+0xf2>
 8011736:	f8d8 4000 	ldr.w	r4, [r8]
 801173a:	4626      	mov	r6, r4
 801173c:	2e00      	cmp	r6, #0
 801173e:	d145      	bne.n	80117cc <_malloc_r+0xdc>
 8011740:	2c00      	cmp	r4, #0
 8011742:	d048      	beq.n	80117d6 <_malloc_r+0xe6>
 8011744:	6823      	ldr	r3, [r4, #0]
 8011746:	4631      	mov	r1, r6
 8011748:	4638      	mov	r0, r7
 801174a:	eb04 0903 	add.w	r9, r4, r3
 801174e:	f000 fde5 	bl	801231c <_sbrk_r>
 8011752:	4581      	cmp	r9, r0
 8011754:	d13f      	bne.n	80117d6 <_malloc_r+0xe6>
 8011756:	6821      	ldr	r1, [r4, #0]
 8011758:	1a6d      	subs	r5, r5, r1
 801175a:	4629      	mov	r1, r5
 801175c:	4638      	mov	r0, r7
 801175e:	f7ff ffa7 	bl	80116b0 <sbrk_aligned>
 8011762:	3001      	adds	r0, #1
 8011764:	d037      	beq.n	80117d6 <_malloc_r+0xe6>
 8011766:	6823      	ldr	r3, [r4, #0]
 8011768:	442b      	add	r3, r5
 801176a:	6023      	str	r3, [r4, #0]
 801176c:	f8d8 3000 	ldr.w	r3, [r8]
 8011770:	2b00      	cmp	r3, #0
 8011772:	d038      	beq.n	80117e6 <_malloc_r+0xf6>
 8011774:	685a      	ldr	r2, [r3, #4]
 8011776:	42a2      	cmp	r2, r4
 8011778:	d12b      	bne.n	80117d2 <_malloc_r+0xe2>
 801177a:	2200      	movs	r2, #0
 801177c:	605a      	str	r2, [r3, #4]
 801177e:	e00f      	b.n	80117a0 <_malloc_r+0xb0>
 8011780:	6822      	ldr	r2, [r4, #0]
 8011782:	1b52      	subs	r2, r2, r5
 8011784:	d41f      	bmi.n	80117c6 <_malloc_r+0xd6>
 8011786:	2a0b      	cmp	r2, #11
 8011788:	d917      	bls.n	80117ba <_malloc_r+0xca>
 801178a:	1961      	adds	r1, r4, r5
 801178c:	42a3      	cmp	r3, r4
 801178e:	6025      	str	r5, [r4, #0]
 8011790:	bf18      	it	ne
 8011792:	6059      	strne	r1, [r3, #4]
 8011794:	6863      	ldr	r3, [r4, #4]
 8011796:	bf08      	it	eq
 8011798:	f8c8 1000 	streq.w	r1, [r8]
 801179c:	5162      	str	r2, [r4, r5]
 801179e:	604b      	str	r3, [r1, #4]
 80117a0:	4638      	mov	r0, r7
 80117a2:	f104 060b 	add.w	r6, r4, #11
 80117a6:	f000 f829 	bl	80117fc <__malloc_unlock>
 80117aa:	f026 0607 	bic.w	r6, r6, #7
 80117ae:	1d23      	adds	r3, r4, #4
 80117b0:	1af2      	subs	r2, r6, r3
 80117b2:	d0ae      	beq.n	8011712 <_malloc_r+0x22>
 80117b4:	1b9b      	subs	r3, r3, r6
 80117b6:	50a3      	str	r3, [r4, r2]
 80117b8:	e7ab      	b.n	8011712 <_malloc_r+0x22>
 80117ba:	42a3      	cmp	r3, r4
 80117bc:	6862      	ldr	r2, [r4, #4]
 80117be:	d1dd      	bne.n	801177c <_malloc_r+0x8c>
 80117c0:	f8c8 2000 	str.w	r2, [r8]
 80117c4:	e7ec      	b.n	80117a0 <_malloc_r+0xb0>
 80117c6:	4623      	mov	r3, r4
 80117c8:	6864      	ldr	r4, [r4, #4]
 80117ca:	e7ac      	b.n	8011726 <_malloc_r+0x36>
 80117cc:	4634      	mov	r4, r6
 80117ce:	6876      	ldr	r6, [r6, #4]
 80117d0:	e7b4      	b.n	801173c <_malloc_r+0x4c>
 80117d2:	4613      	mov	r3, r2
 80117d4:	e7cc      	b.n	8011770 <_malloc_r+0x80>
 80117d6:	230c      	movs	r3, #12
 80117d8:	603b      	str	r3, [r7, #0]
 80117da:	4638      	mov	r0, r7
 80117dc:	f000 f80e 	bl	80117fc <__malloc_unlock>
 80117e0:	e797      	b.n	8011712 <_malloc_r+0x22>
 80117e2:	6025      	str	r5, [r4, #0]
 80117e4:	e7dc      	b.n	80117a0 <_malloc_r+0xb0>
 80117e6:	605b      	str	r3, [r3, #4]
 80117e8:	deff      	udf	#255	; 0xff
 80117ea:	bf00      	nop
 80117ec:	20000c48 	.word	0x20000c48

080117f0 <__malloc_lock>:
 80117f0:	4801      	ldr	r0, [pc, #4]	; (80117f8 <__malloc_lock+0x8>)
 80117f2:	f7ff bedb 	b.w	80115ac <__retarget_lock_acquire_recursive>
 80117f6:	bf00      	nop
 80117f8:	20000c44 	.word	0x20000c44

080117fc <__malloc_unlock>:
 80117fc:	4801      	ldr	r0, [pc, #4]	; (8011804 <__malloc_unlock+0x8>)
 80117fe:	f7ff bed6 	b.w	80115ae <__retarget_lock_release_recursive>
 8011802:	bf00      	nop
 8011804:	20000c44 	.word	0x20000c44

08011808 <__ssputs_r>:
 8011808:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801180c:	688e      	ldr	r6, [r1, #8]
 801180e:	461f      	mov	r7, r3
 8011810:	42be      	cmp	r6, r7
 8011812:	680b      	ldr	r3, [r1, #0]
 8011814:	4682      	mov	sl, r0
 8011816:	460c      	mov	r4, r1
 8011818:	4690      	mov	r8, r2
 801181a:	d82c      	bhi.n	8011876 <__ssputs_r+0x6e>
 801181c:	898a      	ldrh	r2, [r1, #12]
 801181e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8011822:	d026      	beq.n	8011872 <__ssputs_r+0x6a>
 8011824:	6965      	ldr	r5, [r4, #20]
 8011826:	6909      	ldr	r1, [r1, #16]
 8011828:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801182c:	eba3 0901 	sub.w	r9, r3, r1
 8011830:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8011834:	1c7b      	adds	r3, r7, #1
 8011836:	444b      	add	r3, r9
 8011838:	106d      	asrs	r5, r5, #1
 801183a:	429d      	cmp	r5, r3
 801183c:	bf38      	it	cc
 801183e:	461d      	movcc	r5, r3
 8011840:	0553      	lsls	r3, r2, #21
 8011842:	d527      	bpl.n	8011894 <__ssputs_r+0x8c>
 8011844:	4629      	mov	r1, r5
 8011846:	f7ff ff53 	bl	80116f0 <_malloc_r>
 801184a:	4606      	mov	r6, r0
 801184c:	b360      	cbz	r0, 80118a8 <__ssputs_r+0xa0>
 801184e:	6921      	ldr	r1, [r4, #16]
 8011850:	464a      	mov	r2, r9
 8011852:	f7ff fead 	bl	80115b0 <memcpy>
 8011856:	89a3      	ldrh	r3, [r4, #12]
 8011858:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801185c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011860:	81a3      	strh	r3, [r4, #12]
 8011862:	6126      	str	r6, [r4, #16]
 8011864:	6165      	str	r5, [r4, #20]
 8011866:	444e      	add	r6, r9
 8011868:	eba5 0509 	sub.w	r5, r5, r9
 801186c:	6026      	str	r6, [r4, #0]
 801186e:	60a5      	str	r5, [r4, #8]
 8011870:	463e      	mov	r6, r7
 8011872:	42be      	cmp	r6, r7
 8011874:	d900      	bls.n	8011878 <__ssputs_r+0x70>
 8011876:	463e      	mov	r6, r7
 8011878:	6820      	ldr	r0, [r4, #0]
 801187a:	4632      	mov	r2, r6
 801187c:	4641      	mov	r1, r8
 801187e:	f000 fd11 	bl	80122a4 <memmove>
 8011882:	68a3      	ldr	r3, [r4, #8]
 8011884:	1b9b      	subs	r3, r3, r6
 8011886:	60a3      	str	r3, [r4, #8]
 8011888:	6823      	ldr	r3, [r4, #0]
 801188a:	4433      	add	r3, r6
 801188c:	6023      	str	r3, [r4, #0]
 801188e:	2000      	movs	r0, #0
 8011890:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011894:	462a      	mov	r2, r5
 8011896:	f000 fd58 	bl	801234a <_realloc_r>
 801189a:	4606      	mov	r6, r0
 801189c:	2800      	cmp	r0, #0
 801189e:	d1e0      	bne.n	8011862 <__ssputs_r+0x5a>
 80118a0:	6921      	ldr	r1, [r4, #16]
 80118a2:	4650      	mov	r0, sl
 80118a4:	f7ff feb0 	bl	8011608 <_free_r>
 80118a8:	230c      	movs	r3, #12
 80118aa:	f8ca 3000 	str.w	r3, [sl]
 80118ae:	89a3      	ldrh	r3, [r4, #12]
 80118b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80118b4:	81a3      	strh	r3, [r4, #12]
 80118b6:	f04f 30ff 	mov.w	r0, #4294967295
 80118ba:	e7e9      	b.n	8011890 <__ssputs_r+0x88>

080118bc <_svfiprintf_r>:
 80118bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80118c0:	4698      	mov	r8, r3
 80118c2:	898b      	ldrh	r3, [r1, #12]
 80118c4:	061b      	lsls	r3, r3, #24
 80118c6:	b09d      	sub	sp, #116	; 0x74
 80118c8:	4607      	mov	r7, r0
 80118ca:	460d      	mov	r5, r1
 80118cc:	4614      	mov	r4, r2
 80118ce:	d50e      	bpl.n	80118ee <_svfiprintf_r+0x32>
 80118d0:	690b      	ldr	r3, [r1, #16]
 80118d2:	b963      	cbnz	r3, 80118ee <_svfiprintf_r+0x32>
 80118d4:	2140      	movs	r1, #64	; 0x40
 80118d6:	f7ff ff0b 	bl	80116f0 <_malloc_r>
 80118da:	6028      	str	r0, [r5, #0]
 80118dc:	6128      	str	r0, [r5, #16]
 80118de:	b920      	cbnz	r0, 80118ea <_svfiprintf_r+0x2e>
 80118e0:	230c      	movs	r3, #12
 80118e2:	603b      	str	r3, [r7, #0]
 80118e4:	f04f 30ff 	mov.w	r0, #4294967295
 80118e8:	e0d0      	b.n	8011a8c <_svfiprintf_r+0x1d0>
 80118ea:	2340      	movs	r3, #64	; 0x40
 80118ec:	616b      	str	r3, [r5, #20]
 80118ee:	2300      	movs	r3, #0
 80118f0:	9309      	str	r3, [sp, #36]	; 0x24
 80118f2:	2320      	movs	r3, #32
 80118f4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80118f8:	f8cd 800c 	str.w	r8, [sp, #12]
 80118fc:	2330      	movs	r3, #48	; 0x30
 80118fe:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8011aa4 <_svfiprintf_r+0x1e8>
 8011902:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011906:	f04f 0901 	mov.w	r9, #1
 801190a:	4623      	mov	r3, r4
 801190c:	469a      	mov	sl, r3
 801190e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011912:	b10a      	cbz	r2, 8011918 <_svfiprintf_r+0x5c>
 8011914:	2a25      	cmp	r2, #37	; 0x25
 8011916:	d1f9      	bne.n	801190c <_svfiprintf_r+0x50>
 8011918:	ebba 0b04 	subs.w	fp, sl, r4
 801191c:	d00b      	beq.n	8011936 <_svfiprintf_r+0x7a>
 801191e:	465b      	mov	r3, fp
 8011920:	4622      	mov	r2, r4
 8011922:	4629      	mov	r1, r5
 8011924:	4638      	mov	r0, r7
 8011926:	f7ff ff6f 	bl	8011808 <__ssputs_r>
 801192a:	3001      	adds	r0, #1
 801192c:	f000 80a9 	beq.w	8011a82 <_svfiprintf_r+0x1c6>
 8011930:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011932:	445a      	add	r2, fp
 8011934:	9209      	str	r2, [sp, #36]	; 0x24
 8011936:	f89a 3000 	ldrb.w	r3, [sl]
 801193a:	2b00      	cmp	r3, #0
 801193c:	f000 80a1 	beq.w	8011a82 <_svfiprintf_r+0x1c6>
 8011940:	2300      	movs	r3, #0
 8011942:	f04f 32ff 	mov.w	r2, #4294967295
 8011946:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801194a:	f10a 0a01 	add.w	sl, sl, #1
 801194e:	9304      	str	r3, [sp, #16]
 8011950:	9307      	str	r3, [sp, #28]
 8011952:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011956:	931a      	str	r3, [sp, #104]	; 0x68
 8011958:	4654      	mov	r4, sl
 801195a:	2205      	movs	r2, #5
 801195c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011960:	4850      	ldr	r0, [pc, #320]	; (8011aa4 <_svfiprintf_r+0x1e8>)
 8011962:	f7f2 fc35 	bl	80041d0 <memchr>
 8011966:	9a04      	ldr	r2, [sp, #16]
 8011968:	b9d8      	cbnz	r0, 80119a2 <_svfiprintf_r+0xe6>
 801196a:	06d0      	lsls	r0, r2, #27
 801196c:	bf44      	itt	mi
 801196e:	2320      	movmi	r3, #32
 8011970:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011974:	0711      	lsls	r1, r2, #28
 8011976:	bf44      	itt	mi
 8011978:	232b      	movmi	r3, #43	; 0x2b
 801197a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801197e:	f89a 3000 	ldrb.w	r3, [sl]
 8011982:	2b2a      	cmp	r3, #42	; 0x2a
 8011984:	d015      	beq.n	80119b2 <_svfiprintf_r+0xf6>
 8011986:	9a07      	ldr	r2, [sp, #28]
 8011988:	4654      	mov	r4, sl
 801198a:	2000      	movs	r0, #0
 801198c:	f04f 0c0a 	mov.w	ip, #10
 8011990:	4621      	mov	r1, r4
 8011992:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011996:	3b30      	subs	r3, #48	; 0x30
 8011998:	2b09      	cmp	r3, #9
 801199a:	d94d      	bls.n	8011a38 <_svfiprintf_r+0x17c>
 801199c:	b1b0      	cbz	r0, 80119cc <_svfiprintf_r+0x110>
 801199e:	9207      	str	r2, [sp, #28]
 80119a0:	e014      	b.n	80119cc <_svfiprintf_r+0x110>
 80119a2:	eba0 0308 	sub.w	r3, r0, r8
 80119a6:	fa09 f303 	lsl.w	r3, r9, r3
 80119aa:	4313      	orrs	r3, r2
 80119ac:	9304      	str	r3, [sp, #16]
 80119ae:	46a2      	mov	sl, r4
 80119b0:	e7d2      	b.n	8011958 <_svfiprintf_r+0x9c>
 80119b2:	9b03      	ldr	r3, [sp, #12]
 80119b4:	1d19      	adds	r1, r3, #4
 80119b6:	681b      	ldr	r3, [r3, #0]
 80119b8:	9103      	str	r1, [sp, #12]
 80119ba:	2b00      	cmp	r3, #0
 80119bc:	bfbb      	ittet	lt
 80119be:	425b      	neglt	r3, r3
 80119c0:	f042 0202 	orrlt.w	r2, r2, #2
 80119c4:	9307      	strge	r3, [sp, #28]
 80119c6:	9307      	strlt	r3, [sp, #28]
 80119c8:	bfb8      	it	lt
 80119ca:	9204      	strlt	r2, [sp, #16]
 80119cc:	7823      	ldrb	r3, [r4, #0]
 80119ce:	2b2e      	cmp	r3, #46	; 0x2e
 80119d0:	d10c      	bne.n	80119ec <_svfiprintf_r+0x130>
 80119d2:	7863      	ldrb	r3, [r4, #1]
 80119d4:	2b2a      	cmp	r3, #42	; 0x2a
 80119d6:	d134      	bne.n	8011a42 <_svfiprintf_r+0x186>
 80119d8:	9b03      	ldr	r3, [sp, #12]
 80119da:	1d1a      	adds	r2, r3, #4
 80119dc:	681b      	ldr	r3, [r3, #0]
 80119de:	9203      	str	r2, [sp, #12]
 80119e0:	2b00      	cmp	r3, #0
 80119e2:	bfb8      	it	lt
 80119e4:	f04f 33ff 	movlt.w	r3, #4294967295
 80119e8:	3402      	adds	r4, #2
 80119ea:	9305      	str	r3, [sp, #20]
 80119ec:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8011ab4 <_svfiprintf_r+0x1f8>
 80119f0:	7821      	ldrb	r1, [r4, #0]
 80119f2:	2203      	movs	r2, #3
 80119f4:	4650      	mov	r0, sl
 80119f6:	f7f2 fbeb 	bl	80041d0 <memchr>
 80119fa:	b138      	cbz	r0, 8011a0c <_svfiprintf_r+0x150>
 80119fc:	9b04      	ldr	r3, [sp, #16]
 80119fe:	eba0 000a 	sub.w	r0, r0, sl
 8011a02:	2240      	movs	r2, #64	; 0x40
 8011a04:	4082      	lsls	r2, r0
 8011a06:	4313      	orrs	r3, r2
 8011a08:	3401      	adds	r4, #1
 8011a0a:	9304      	str	r3, [sp, #16]
 8011a0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011a10:	4825      	ldr	r0, [pc, #148]	; (8011aa8 <_svfiprintf_r+0x1ec>)
 8011a12:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011a16:	2206      	movs	r2, #6
 8011a18:	f7f2 fbda 	bl	80041d0 <memchr>
 8011a1c:	2800      	cmp	r0, #0
 8011a1e:	d038      	beq.n	8011a92 <_svfiprintf_r+0x1d6>
 8011a20:	4b22      	ldr	r3, [pc, #136]	; (8011aac <_svfiprintf_r+0x1f0>)
 8011a22:	bb1b      	cbnz	r3, 8011a6c <_svfiprintf_r+0x1b0>
 8011a24:	9b03      	ldr	r3, [sp, #12]
 8011a26:	3307      	adds	r3, #7
 8011a28:	f023 0307 	bic.w	r3, r3, #7
 8011a2c:	3308      	adds	r3, #8
 8011a2e:	9303      	str	r3, [sp, #12]
 8011a30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011a32:	4433      	add	r3, r6
 8011a34:	9309      	str	r3, [sp, #36]	; 0x24
 8011a36:	e768      	b.n	801190a <_svfiprintf_r+0x4e>
 8011a38:	fb0c 3202 	mla	r2, ip, r2, r3
 8011a3c:	460c      	mov	r4, r1
 8011a3e:	2001      	movs	r0, #1
 8011a40:	e7a6      	b.n	8011990 <_svfiprintf_r+0xd4>
 8011a42:	2300      	movs	r3, #0
 8011a44:	3401      	adds	r4, #1
 8011a46:	9305      	str	r3, [sp, #20]
 8011a48:	4619      	mov	r1, r3
 8011a4a:	f04f 0c0a 	mov.w	ip, #10
 8011a4e:	4620      	mov	r0, r4
 8011a50:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011a54:	3a30      	subs	r2, #48	; 0x30
 8011a56:	2a09      	cmp	r2, #9
 8011a58:	d903      	bls.n	8011a62 <_svfiprintf_r+0x1a6>
 8011a5a:	2b00      	cmp	r3, #0
 8011a5c:	d0c6      	beq.n	80119ec <_svfiprintf_r+0x130>
 8011a5e:	9105      	str	r1, [sp, #20]
 8011a60:	e7c4      	b.n	80119ec <_svfiprintf_r+0x130>
 8011a62:	fb0c 2101 	mla	r1, ip, r1, r2
 8011a66:	4604      	mov	r4, r0
 8011a68:	2301      	movs	r3, #1
 8011a6a:	e7f0      	b.n	8011a4e <_svfiprintf_r+0x192>
 8011a6c:	ab03      	add	r3, sp, #12
 8011a6e:	9300      	str	r3, [sp, #0]
 8011a70:	462a      	mov	r2, r5
 8011a72:	4b0f      	ldr	r3, [pc, #60]	; (8011ab0 <_svfiprintf_r+0x1f4>)
 8011a74:	a904      	add	r1, sp, #16
 8011a76:	4638      	mov	r0, r7
 8011a78:	f3af 8000 	nop.w
 8011a7c:	1c42      	adds	r2, r0, #1
 8011a7e:	4606      	mov	r6, r0
 8011a80:	d1d6      	bne.n	8011a30 <_svfiprintf_r+0x174>
 8011a82:	89ab      	ldrh	r3, [r5, #12]
 8011a84:	065b      	lsls	r3, r3, #25
 8011a86:	f53f af2d 	bmi.w	80118e4 <_svfiprintf_r+0x28>
 8011a8a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011a8c:	b01d      	add	sp, #116	; 0x74
 8011a8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011a92:	ab03      	add	r3, sp, #12
 8011a94:	9300      	str	r3, [sp, #0]
 8011a96:	462a      	mov	r2, r5
 8011a98:	4b05      	ldr	r3, [pc, #20]	; (8011ab0 <_svfiprintf_r+0x1f4>)
 8011a9a:	a904      	add	r1, sp, #16
 8011a9c:	4638      	mov	r0, r7
 8011a9e:	f000 f9bd 	bl	8011e1c <_printf_i>
 8011aa2:	e7eb      	b.n	8011a7c <_svfiprintf_r+0x1c0>
 8011aa4:	08012c24 	.word	0x08012c24
 8011aa8:	08012c2e 	.word	0x08012c2e
 8011aac:	00000000 	.word	0x00000000
 8011ab0:	08011809 	.word	0x08011809
 8011ab4:	08012c2a 	.word	0x08012c2a

08011ab8 <__sfputc_r>:
 8011ab8:	6893      	ldr	r3, [r2, #8]
 8011aba:	3b01      	subs	r3, #1
 8011abc:	2b00      	cmp	r3, #0
 8011abe:	b410      	push	{r4}
 8011ac0:	6093      	str	r3, [r2, #8]
 8011ac2:	da08      	bge.n	8011ad6 <__sfputc_r+0x1e>
 8011ac4:	6994      	ldr	r4, [r2, #24]
 8011ac6:	42a3      	cmp	r3, r4
 8011ac8:	db01      	blt.n	8011ace <__sfputc_r+0x16>
 8011aca:	290a      	cmp	r1, #10
 8011acc:	d103      	bne.n	8011ad6 <__sfputc_r+0x1e>
 8011ace:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011ad2:	f7ff bc4c 	b.w	801136e <__swbuf_r>
 8011ad6:	6813      	ldr	r3, [r2, #0]
 8011ad8:	1c58      	adds	r0, r3, #1
 8011ada:	6010      	str	r0, [r2, #0]
 8011adc:	7019      	strb	r1, [r3, #0]
 8011ade:	4608      	mov	r0, r1
 8011ae0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011ae4:	4770      	bx	lr

08011ae6 <__sfputs_r>:
 8011ae6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011ae8:	4606      	mov	r6, r0
 8011aea:	460f      	mov	r7, r1
 8011aec:	4614      	mov	r4, r2
 8011aee:	18d5      	adds	r5, r2, r3
 8011af0:	42ac      	cmp	r4, r5
 8011af2:	d101      	bne.n	8011af8 <__sfputs_r+0x12>
 8011af4:	2000      	movs	r0, #0
 8011af6:	e007      	b.n	8011b08 <__sfputs_r+0x22>
 8011af8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011afc:	463a      	mov	r2, r7
 8011afe:	4630      	mov	r0, r6
 8011b00:	f7ff ffda 	bl	8011ab8 <__sfputc_r>
 8011b04:	1c43      	adds	r3, r0, #1
 8011b06:	d1f3      	bne.n	8011af0 <__sfputs_r+0xa>
 8011b08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08011b0c <_vfiprintf_r>:
 8011b0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011b10:	460d      	mov	r5, r1
 8011b12:	b09d      	sub	sp, #116	; 0x74
 8011b14:	4614      	mov	r4, r2
 8011b16:	4698      	mov	r8, r3
 8011b18:	4606      	mov	r6, r0
 8011b1a:	b118      	cbz	r0, 8011b24 <_vfiprintf_r+0x18>
 8011b1c:	6a03      	ldr	r3, [r0, #32]
 8011b1e:	b90b      	cbnz	r3, 8011b24 <_vfiprintf_r+0x18>
 8011b20:	f7ff fb1e 	bl	8011160 <__sinit>
 8011b24:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011b26:	07d9      	lsls	r1, r3, #31
 8011b28:	d405      	bmi.n	8011b36 <_vfiprintf_r+0x2a>
 8011b2a:	89ab      	ldrh	r3, [r5, #12]
 8011b2c:	059a      	lsls	r2, r3, #22
 8011b2e:	d402      	bmi.n	8011b36 <_vfiprintf_r+0x2a>
 8011b30:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011b32:	f7ff fd3b 	bl	80115ac <__retarget_lock_acquire_recursive>
 8011b36:	89ab      	ldrh	r3, [r5, #12]
 8011b38:	071b      	lsls	r3, r3, #28
 8011b3a:	d501      	bpl.n	8011b40 <_vfiprintf_r+0x34>
 8011b3c:	692b      	ldr	r3, [r5, #16]
 8011b3e:	b99b      	cbnz	r3, 8011b68 <_vfiprintf_r+0x5c>
 8011b40:	4629      	mov	r1, r5
 8011b42:	4630      	mov	r0, r6
 8011b44:	f7ff fc50 	bl	80113e8 <__swsetup_r>
 8011b48:	b170      	cbz	r0, 8011b68 <_vfiprintf_r+0x5c>
 8011b4a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011b4c:	07dc      	lsls	r4, r3, #31
 8011b4e:	d504      	bpl.n	8011b5a <_vfiprintf_r+0x4e>
 8011b50:	f04f 30ff 	mov.w	r0, #4294967295
 8011b54:	b01d      	add	sp, #116	; 0x74
 8011b56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011b5a:	89ab      	ldrh	r3, [r5, #12]
 8011b5c:	0598      	lsls	r0, r3, #22
 8011b5e:	d4f7      	bmi.n	8011b50 <_vfiprintf_r+0x44>
 8011b60:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011b62:	f7ff fd24 	bl	80115ae <__retarget_lock_release_recursive>
 8011b66:	e7f3      	b.n	8011b50 <_vfiprintf_r+0x44>
 8011b68:	2300      	movs	r3, #0
 8011b6a:	9309      	str	r3, [sp, #36]	; 0x24
 8011b6c:	2320      	movs	r3, #32
 8011b6e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011b72:	f8cd 800c 	str.w	r8, [sp, #12]
 8011b76:	2330      	movs	r3, #48	; 0x30
 8011b78:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8011d2c <_vfiprintf_r+0x220>
 8011b7c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011b80:	f04f 0901 	mov.w	r9, #1
 8011b84:	4623      	mov	r3, r4
 8011b86:	469a      	mov	sl, r3
 8011b88:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011b8c:	b10a      	cbz	r2, 8011b92 <_vfiprintf_r+0x86>
 8011b8e:	2a25      	cmp	r2, #37	; 0x25
 8011b90:	d1f9      	bne.n	8011b86 <_vfiprintf_r+0x7a>
 8011b92:	ebba 0b04 	subs.w	fp, sl, r4
 8011b96:	d00b      	beq.n	8011bb0 <_vfiprintf_r+0xa4>
 8011b98:	465b      	mov	r3, fp
 8011b9a:	4622      	mov	r2, r4
 8011b9c:	4629      	mov	r1, r5
 8011b9e:	4630      	mov	r0, r6
 8011ba0:	f7ff ffa1 	bl	8011ae6 <__sfputs_r>
 8011ba4:	3001      	adds	r0, #1
 8011ba6:	f000 80a9 	beq.w	8011cfc <_vfiprintf_r+0x1f0>
 8011baa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011bac:	445a      	add	r2, fp
 8011bae:	9209      	str	r2, [sp, #36]	; 0x24
 8011bb0:	f89a 3000 	ldrb.w	r3, [sl]
 8011bb4:	2b00      	cmp	r3, #0
 8011bb6:	f000 80a1 	beq.w	8011cfc <_vfiprintf_r+0x1f0>
 8011bba:	2300      	movs	r3, #0
 8011bbc:	f04f 32ff 	mov.w	r2, #4294967295
 8011bc0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011bc4:	f10a 0a01 	add.w	sl, sl, #1
 8011bc8:	9304      	str	r3, [sp, #16]
 8011bca:	9307      	str	r3, [sp, #28]
 8011bcc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011bd0:	931a      	str	r3, [sp, #104]	; 0x68
 8011bd2:	4654      	mov	r4, sl
 8011bd4:	2205      	movs	r2, #5
 8011bd6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011bda:	4854      	ldr	r0, [pc, #336]	; (8011d2c <_vfiprintf_r+0x220>)
 8011bdc:	f7f2 faf8 	bl	80041d0 <memchr>
 8011be0:	9a04      	ldr	r2, [sp, #16]
 8011be2:	b9d8      	cbnz	r0, 8011c1c <_vfiprintf_r+0x110>
 8011be4:	06d1      	lsls	r1, r2, #27
 8011be6:	bf44      	itt	mi
 8011be8:	2320      	movmi	r3, #32
 8011bea:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011bee:	0713      	lsls	r3, r2, #28
 8011bf0:	bf44      	itt	mi
 8011bf2:	232b      	movmi	r3, #43	; 0x2b
 8011bf4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011bf8:	f89a 3000 	ldrb.w	r3, [sl]
 8011bfc:	2b2a      	cmp	r3, #42	; 0x2a
 8011bfe:	d015      	beq.n	8011c2c <_vfiprintf_r+0x120>
 8011c00:	9a07      	ldr	r2, [sp, #28]
 8011c02:	4654      	mov	r4, sl
 8011c04:	2000      	movs	r0, #0
 8011c06:	f04f 0c0a 	mov.w	ip, #10
 8011c0a:	4621      	mov	r1, r4
 8011c0c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011c10:	3b30      	subs	r3, #48	; 0x30
 8011c12:	2b09      	cmp	r3, #9
 8011c14:	d94d      	bls.n	8011cb2 <_vfiprintf_r+0x1a6>
 8011c16:	b1b0      	cbz	r0, 8011c46 <_vfiprintf_r+0x13a>
 8011c18:	9207      	str	r2, [sp, #28]
 8011c1a:	e014      	b.n	8011c46 <_vfiprintf_r+0x13a>
 8011c1c:	eba0 0308 	sub.w	r3, r0, r8
 8011c20:	fa09 f303 	lsl.w	r3, r9, r3
 8011c24:	4313      	orrs	r3, r2
 8011c26:	9304      	str	r3, [sp, #16]
 8011c28:	46a2      	mov	sl, r4
 8011c2a:	e7d2      	b.n	8011bd2 <_vfiprintf_r+0xc6>
 8011c2c:	9b03      	ldr	r3, [sp, #12]
 8011c2e:	1d19      	adds	r1, r3, #4
 8011c30:	681b      	ldr	r3, [r3, #0]
 8011c32:	9103      	str	r1, [sp, #12]
 8011c34:	2b00      	cmp	r3, #0
 8011c36:	bfbb      	ittet	lt
 8011c38:	425b      	neglt	r3, r3
 8011c3a:	f042 0202 	orrlt.w	r2, r2, #2
 8011c3e:	9307      	strge	r3, [sp, #28]
 8011c40:	9307      	strlt	r3, [sp, #28]
 8011c42:	bfb8      	it	lt
 8011c44:	9204      	strlt	r2, [sp, #16]
 8011c46:	7823      	ldrb	r3, [r4, #0]
 8011c48:	2b2e      	cmp	r3, #46	; 0x2e
 8011c4a:	d10c      	bne.n	8011c66 <_vfiprintf_r+0x15a>
 8011c4c:	7863      	ldrb	r3, [r4, #1]
 8011c4e:	2b2a      	cmp	r3, #42	; 0x2a
 8011c50:	d134      	bne.n	8011cbc <_vfiprintf_r+0x1b0>
 8011c52:	9b03      	ldr	r3, [sp, #12]
 8011c54:	1d1a      	adds	r2, r3, #4
 8011c56:	681b      	ldr	r3, [r3, #0]
 8011c58:	9203      	str	r2, [sp, #12]
 8011c5a:	2b00      	cmp	r3, #0
 8011c5c:	bfb8      	it	lt
 8011c5e:	f04f 33ff 	movlt.w	r3, #4294967295
 8011c62:	3402      	adds	r4, #2
 8011c64:	9305      	str	r3, [sp, #20]
 8011c66:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8011d3c <_vfiprintf_r+0x230>
 8011c6a:	7821      	ldrb	r1, [r4, #0]
 8011c6c:	2203      	movs	r2, #3
 8011c6e:	4650      	mov	r0, sl
 8011c70:	f7f2 faae 	bl	80041d0 <memchr>
 8011c74:	b138      	cbz	r0, 8011c86 <_vfiprintf_r+0x17a>
 8011c76:	9b04      	ldr	r3, [sp, #16]
 8011c78:	eba0 000a 	sub.w	r0, r0, sl
 8011c7c:	2240      	movs	r2, #64	; 0x40
 8011c7e:	4082      	lsls	r2, r0
 8011c80:	4313      	orrs	r3, r2
 8011c82:	3401      	adds	r4, #1
 8011c84:	9304      	str	r3, [sp, #16]
 8011c86:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011c8a:	4829      	ldr	r0, [pc, #164]	; (8011d30 <_vfiprintf_r+0x224>)
 8011c8c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011c90:	2206      	movs	r2, #6
 8011c92:	f7f2 fa9d 	bl	80041d0 <memchr>
 8011c96:	2800      	cmp	r0, #0
 8011c98:	d03f      	beq.n	8011d1a <_vfiprintf_r+0x20e>
 8011c9a:	4b26      	ldr	r3, [pc, #152]	; (8011d34 <_vfiprintf_r+0x228>)
 8011c9c:	bb1b      	cbnz	r3, 8011ce6 <_vfiprintf_r+0x1da>
 8011c9e:	9b03      	ldr	r3, [sp, #12]
 8011ca0:	3307      	adds	r3, #7
 8011ca2:	f023 0307 	bic.w	r3, r3, #7
 8011ca6:	3308      	adds	r3, #8
 8011ca8:	9303      	str	r3, [sp, #12]
 8011caa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011cac:	443b      	add	r3, r7
 8011cae:	9309      	str	r3, [sp, #36]	; 0x24
 8011cb0:	e768      	b.n	8011b84 <_vfiprintf_r+0x78>
 8011cb2:	fb0c 3202 	mla	r2, ip, r2, r3
 8011cb6:	460c      	mov	r4, r1
 8011cb8:	2001      	movs	r0, #1
 8011cba:	e7a6      	b.n	8011c0a <_vfiprintf_r+0xfe>
 8011cbc:	2300      	movs	r3, #0
 8011cbe:	3401      	adds	r4, #1
 8011cc0:	9305      	str	r3, [sp, #20]
 8011cc2:	4619      	mov	r1, r3
 8011cc4:	f04f 0c0a 	mov.w	ip, #10
 8011cc8:	4620      	mov	r0, r4
 8011cca:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011cce:	3a30      	subs	r2, #48	; 0x30
 8011cd0:	2a09      	cmp	r2, #9
 8011cd2:	d903      	bls.n	8011cdc <_vfiprintf_r+0x1d0>
 8011cd4:	2b00      	cmp	r3, #0
 8011cd6:	d0c6      	beq.n	8011c66 <_vfiprintf_r+0x15a>
 8011cd8:	9105      	str	r1, [sp, #20]
 8011cda:	e7c4      	b.n	8011c66 <_vfiprintf_r+0x15a>
 8011cdc:	fb0c 2101 	mla	r1, ip, r1, r2
 8011ce0:	4604      	mov	r4, r0
 8011ce2:	2301      	movs	r3, #1
 8011ce4:	e7f0      	b.n	8011cc8 <_vfiprintf_r+0x1bc>
 8011ce6:	ab03      	add	r3, sp, #12
 8011ce8:	9300      	str	r3, [sp, #0]
 8011cea:	462a      	mov	r2, r5
 8011cec:	4b12      	ldr	r3, [pc, #72]	; (8011d38 <_vfiprintf_r+0x22c>)
 8011cee:	a904      	add	r1, sp, #16
 8011cf0:	4630      	mov	r0, r6
 8011cf2:	f3af 8000 	nop.w
 8011cf6:	4607      	mov	r7, r0
 8011cf8:	1c78      	adds	r0, r7, #1
 8011cfa:	d1d6      	bne.n	8011caa <_vfiprintf_r+0x19e>
 8011cfc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011cfe:	07d9      	lsls	r1, r3, #31
 8011d00:	d405      	bmi.n	8011d0e <_vfiprintf_r+0x202>
 8011d02:	89ab      	ldrh	r3, [r5, #12]
 8011d04:	059a      	lsls	r2, r3, #22
 8011d06:	d402      	bmi.n	8011d0e <_vfiprintf_r+0x202>
 8011d08:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011d0a:	f7ff fc50 	bl	80115ae <__retarget_lock_release_recursive>
 8011d0e:	89ab      	ldrh	r3, [r5, #12]
 8011d10:	065b      	lsls	r3, r3, #25
 8011d12:	f53f af1d 	bmi.w	8011b50 <_vfiprintf_r+0x44>
 8011d16:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011d18:	e71c      	b.n	8011b54 <_vfiprintf_r+0x48>
 8011d1a:	ab03      	add	r3, sp, #12
 8011d1c:	9300      	str	r3, [sp, #0]
 8011d1e:	462a      	mov	r2, r5
 8011d20:	4b05      	ldr	r3, [pc, #20]	; (8011d38 <_vfiprintf_r+0x22c>)
 8011d22:	a904      	add	r1, sp, #16
 8011d24:	4630      	mov	r0, r6
 8011d26:	f000 f879 	bl	8011e1c <_printf_i>
 8011d2a:	e7e4      	b.n	8011cf6 <_vfiprintf_r+0x1ea>
 8011d2c:	08012c24 	.word	0x08012c24
 8011d30:	08012c2e 	.word	0x08012c2e
 8011d34:	00000000 	.word	0x00000000
 8011d38:	08011ae7 	.word	0x08011ae7
 8011d3c:	08012c2a 	.word	0x08012c2a

08011d40 <_printf_common>:
 8011d40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011d44:	4616      	mov	r6, r2
 8011d46:	4699      	mov	r9, r3
 8011d48:	688a      	ldr	r2, [r1, #8]
 8011d4a:	690b      	ldr	r3, [r1, #16]
 8011d4c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8011d50:	4293      	cmp	r3, r2
 8011d52:	bfb8      	it	lt
 8011d54:	4613      	movlt	r3, r2
 8011d56:	6033      	str	r3, [r6, #0]
 8011d58:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8011d5c:	4607      	mov	r7, r0
 8011d5e:	460c      	mov	r4, r1
 8011d60:	b10a      	cbz	r2, 8011d66 <_printf_common+0x26>
 8011d62:	3301      	adds	r3, #1
 8011d64:	6033      	str	r3, [r6, #0]
 8011d66:	6823      	ldr	r3, [r4, #0]
 8011d68:	0699      	lsls	r1, r3, #26
 8011d6a:	bf42      	ittt	mi
 8011d6c:	6833      	ldrmi	r3, [r6, #0]
 8011d6e:	3302      	addmi	r3, #2
 8011d70:	6033      	strmi	r3, [r6, #0]
 8011d72:	6825      	ldr	r5, [r4, #0]
 8011d74:	f015 0506 	ands.w	r5, r5, #6
 8011d78:	d106      	bne.n	8011d88 <_printf_common+0x48>
 8011d7a:	f104 0a19 	add.w	sl, r4, #25
 8011d7e:	68e3      	ldr	r3, [r4, #12]
 8011d80:	6832      	ldr	r2, [r6, #0]
 8011d82:	1a9b      	subs	r3, r3, r2
 8011d84:	42ab      	cmp	r3, r5
 8011d86:	dc26      	bgt.n	8011dd6 <_printf_common+0x96>
 8011d88:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8011d8c:	1e13      	subs	r3, r2, #0
 8011d8e:	6822      	ldr	r2, [r4, #0]
 8011d90:	bf18      	it	ne
 8011d92:	2301      	movne	r3, #1
 8011d94:	0692      	lsls	r2, r2, #26
 8011d96:	d42b      	bmi.n	8011df0 <_printf_common+0xb0>
 8011d98:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8011d9c:	4649      	mov	r1, r9
 8011d9e:	4638      	mov	r0, r7
 8011da0:	47c0      	blx	r8
 8011da2:	3001      	adds	r0, #1
 8011da4:	d01e      	beq.n	8011de4 <_printf_common+0xa4>
 8011da6:	6823      	ldr	r3, [r4, #0]
 8011da8:	6922      	ldr	r2, [r4, #16]
 8011daa:	f003 0306 	and.w	r3, r3, #6
 8011dae:	2b04      	cmp	r3, #4
 8011db0:	bf02      	ittt	eq
 8011db2:	68e5      	ldreq	r5, [r4, #12]
 8011db4:	6833      	ldreq	r3, [r6, #0]
 8011db6:	1aed      	subeq	r5, r5, r3
 8011db8:	68a3      	ldr	r3, [r4, #8]
 8011dba:	bf0c      	ite	eq
 8011dbc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011dc0:	2500      	movne	r5, #0
 8011dc2:	4293      	cmp	r3, r2
 8011dc4:	bfc4      	itt	gt
 8011dc6:	1a9b      	subgt	r3, r3, r2
 8011dc8:	18ed      	addgt	r5, r5, r3
 8011dca:	2600      	movs	r6, #0
 8011dcc:	341a      	adds	r4, #26
 8011dce:	42b5      	cmp	r5, r6
 8011dd0:	d11a      	bne.n	8011e08 <_printf_common+0xc8>
 8011dd2:	2000      	movs	r0, #0
 8011dd4:	e008      	b.n	8011de8 <_printf_common+0xa8>
 8011dd6:	2301      	movs	r3, #1
 8011dd8:	4652      	mov	r2, sl
 8011dda:	4649      	mov	r1, r9
 8011ddc:	4638      	mov	r0, r7
 8011dde:	47c0      	blx	r8
 8011de0:	3001      	adds	r0, #1
 8011de2:	d103      	bne.n	8011dec <_printf_common+0xac>
 8011de4:	f04f 30ff 	mov.w	r0, #4294967295
 8011de8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011dec:	3501      	adds	r5, #1
 8011dee:	e7c6      	b.n	8011d7e <_printf_common+0x3e>
 8011df0:	18e1      	adds	r1, r4, r3
 8011df2:	1c5a      	adds	r2, r3, #1
 8011df4:	2030      	movs	r0, #48	; 0x30
 8011df6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8011dfa:	4422      	add	r2, r4
 8011dfc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8011e00:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8011e04:	3302      	adds	r3, #2
 8011e06:	e7c7      	b.n	8011d98 <_printf_common+0x58>
 8011e08:	2301      	movs	r3, #1
 8011e0a:	4622      	mov	r2, r4
 8011e0c:	4649      	mov	r1, r9
 8011e0e:	4638      	mov	r0, r7
 8011e10:	47c0      	blx	r8
 8011e12:	3001      	adds	r0, #1
 8011e14:	d0e6      	beq.n	8011de4 <_printf_common+0xa4>
 8011e16:	3601      	adds	r6, #1
 8011e18:	e7d9      	b.n	8011dce <_printf_common+0x8e>
	...

08011e1c <_printf_i>:
 8011e1c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011e20:	7e0f      	ldrb	r7, [r1, #24]
 8011e22:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8011e24:	2f78      	cmp	r7, #120	; 0x78
 8011e26:	4691      	mov	r9, r2
 8011e28:	4680      	mov	r8, r0
 8011e2a:	460c      	mov	r4, r1
 8011e2c:	469a      	mov	sl, r3
 8011e2e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8011e32:	d807      	bhi.n	8011e44 <_printf_i+0x28>
 8011e34:	2f62      	cmp	r7, #98	; 0x62
 8011e36:	d80a      	bhi.n	8011e4e <_printf_i+0x32>
 8011e38:	2f00      	cmp	r7, #0
 8011e3a:	f000 80d4 	beq.w	8011fe6 <_printf_i+0x1ca>
 8011e3e:	2f58      	cmp	r7, #88	; 0x58
 8011e40:	f000 80c0 	beq.w	8011fc4 <_printf_i+0x1a8>
 8011e44:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011e48:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8011e4c:	e03a      	b.n	8011ec4 <_printf_i+0xa8>
 8011e4e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8011e52:	2b15      	cmp	r3, #21
 8011e54:	d8f6      	bhi.n	8011e44 <_printf_i+0x28>
 8011e56:	a101      	add	r1, pc, #4	; (adr r1, 8011e5c <_printf_i+0x40>)
 8011e58:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8011e5c:	08011eb5 	.word	0x08011eb5
 8011e60:	08011ec9 	.word	0x08011ec9
 8011e64:	08011e45 	.word	0x08011e45
 8011e68:	08011e45 	.word	0x08011e45
 8011e6c:	08011e45 	.word	0x08011e45
 8011e70:	08011e45 	.word	0x08011e45
 8011e74:	08011ec9 	.word	0x08011ec9
 8011e78:	08011e45 	.word	0x08011e45
 8011e7c:	08011e45 	.word	0x08011e45
 8011e80:	08011e45 	.word	0x08011e45
 8011e84:	08011e45 	.word	0x08011e45
 8011e88:	08011fcd 	.word	0x08011fcd
 8011e8c:	08011ef5 	.word	0x08011ef5
 8011e90:	08011f87 	.word	0x08011f87
 8011e94:	08011e45 	.word	0x08011e45
 8011e98:	08011e45 	.word	0x08011e45
 8011e9c:	08011fef 	.word	0x08011fef
 8011ea0:	08011e45 	.word	0x08011e45
 8011ea4:	08011ef5 	.word	0x08011ef5
 8011ea8:	08011e45 	.word	0x08011e45
 8011eac:	08011e45 	.word	0x08011e45
 8011eb0:	08011f8f 	.word	0x08011f8f
 8011eb4:	682b      	ldr	r3, [r5, #0]
 8011eb6:	1d1a      	adds	r2, r3, #4
 8011eb8:	681b      	ldr	r3, [r3, #0]
 8011eba:	602a      	str	r2, [r5, #0]
 8011ebc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011ec0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8011ec4:	2301      	movs	r3, #1
 8011ec6:	e09f      	b.n	8012008 <_printf_i+0x1ec>
 8011ec8:	6820      	ldr	r0, [r4, #0]
 8011eca:	682b      	ldr	r3, [r5, #0]
 8011ecc:	0607      	lsls	r7, r0, #24
 8011ece:	f103 0104 	add.w	r1, r3, #4
 8011ed2:	6029      	str	r1, [r5, #0]
 8011ed4:	d501      	bpl.n	8011eda <_printf_i+0xbe>
 8011ed6:	681e      	ldr	r6, [r3, #0]
 8011ed8:	e003      	b.n	8011ee2 <_printf_i+0xc6>
 8011eda:	0646      	lsls	r6, r0, #25
 8011edc:	d5fb      	bpl.n	8011ed6 <_printf_i+0xba>
 8011ede:	f9b3 6000 	ldrsh.w	r6, [r3]
 8011ee2:	2e00      	cmp	r6, #0
 8011ee4:	da03      	bge.n	8011eee <_printf_i+0xd2>
 8011ee6:	232d      	movs	r3, #45	; 0x2d
 8011ee8:	4276      	negs	r6, r6
 8011eea:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011eee:	485a      	ldr	r0, [pc, #360]	; (8012058 <_printf_i+0x23c>)
 8011ef0:	230a      	movs	r3, #10
 8011ef2:	e012      	b.n	8011f1a <_printf_i+0xfe>
 8011ef4:	682b      	ldr	r3, [r5, #0]
 8011ef6:	6820      	ldr	r0, [r4, #0]
 8011ef8:	1d19      	adds	r1, r3, #4
 8011efa:	6029      	str	r1, [r5, #0]
 8011efc:	0605      	lsls	r5, r0, #24
 8011efe:	d501      	bpl.n	8011f04 <_printf_i+0xe8>
 8011f00:	681e      	ldr	r6, [r3, #0]
 8011f02:	e002      	b.n	8011f0a <_printf_i+0xee>
 8011f04:	0641      	lsls	r1, r0, #25
 8011f06:	d5fb      	bpl.n	8011f00 <_printf_i+0xe4>
 8011f08:	881e      	ldrh	r6, [r3, #0]
 8011f0a:	4853      	ldr	r0, [pc, #332]	; (8012058 <_printf_i+0x23c>)
 8011f0c:	2f6f      	cmp	r7, #111	; 0x6f
 8011f0e:	bf0c      	ite	eq
 8011f10:	2308      	moveq	r3, #8
 8011f12:	230a      	movne	r3, #10
 8011f14:	2100      	movs	r1, #0
 8011f16:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8011f1a:	6865      	ldr	r5, [r4, #4]
 8011f1c:	60a5      	str	r5, [r4, #8]
 8011f1e:	2d00      	cmp	r5, #0
 8011f20:	bfa2      	ittt	ge
 8011f22:	6821      	ldrge	r1, [r4, #0]
 8011f24:	f021 0104 	bicge.w	r1, r1, #4
 8011f28:	6021      	strge	r1, [r4, #0]
 8011f2a:	b90e      	cbnz	r6, 8011f30 <_printf_i+0x114>
 8011f2c:	2d00      	cmp	r5, #0
 8011f2e:	d04b      	beq.n	8011fc8 <_printf_i+0x1ac>
 8011f30:	4615      	mov	r5, r2
 8011f32:	fbb6 f1f3 	udiv	r1, r6, r3
 8011f36:	fb03 6711 	mls	r7, r3, r1, r6
 8011f3a:	5dc7      	ldrb	r7, [r0, r7]
 8011f3c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8011f40:	4637      	mov	r7, r6
 8011f42:	42bb      	cmp	r3, r7
 8011f44:	460e      	mov	r6, r1
 8011f46:	d9f4      	bls.n	8011f32 <_printf_i+0x116>
 8011f48:	2b08      	cmp	r3, #8
 8011f4a:	d10b      	bne.n	8011f64 <_printf_i+0x148>
 8011f4c:	6823      	ldr	r3, [r4, #0]
 8011f4e:	07de      	lsls	r6, r3, #31
 8011f50:	d508      	bpl.n	8011f64 <_printf_i+0x148>
 8011f52:	6923      	ldr	r3, [r4, #16]
 8011f54:	6861      	ldr	r1, [r4, #4]
 8011f56:	4299      	cmp	r1, r3
 8011f58:	bfde      	ittt	le
 8011f5a:	2330      	movle	r3, #48	; 0x30
 8011f5c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8011f60:	f105 35ff 	addle.w	r5, r5, #4294967295
 8011f64:	1b52      	subs	r2, r2, r5
 8011f66:	6122      	str	r2, [r4, #16]
 8011f68:	f8cd a000 	str.w	sl, [sp]
 8011f6c:	464b      	mov	r3, r9
 8011f6e:	aa03      	add	r2, sp, #12
 8011f70:	4621      	mov	r1, r4
 8011f72:	4640      	mov	r0, r8
 8011f74:	f7ff fee4 	bl	8011d40 <_printf_common>
 8011f78:	3001      	adds	r0, #1
 8011f7a:	d14a      	bne.n	8012012 <_printf_i+0x1f6>
 8011f7c:	f04f 30ff 	mov.w	r0, #4294967295
 8011f80:	b004      	add	sp, #16
 8011f82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011f86:	6823      	ldr	r3, [r4, #0]
 8011f88:	f043 0320 	orr.w	r3, r3, #32
 8011f8c:	6023      	str	r3, [r4, #0]
 8011f8e:	4833      	ldr	r0, [pc, #204]	; (801205c <_printf_i+0x240>)
 8011f90:	2778      	movs	r7, #120	; 0x78
 8011f92:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8011f96:	6823      	ldr	r3, [r4, #0]
 8011f98:	6829      	ldr	r1, [r5, #0]
 8011f9a:	061f      	lsls	r7, r3, #24
 8011f9c:	f851 6b04 	ldr.w	r6, [r1], #4
 8011fa0:	d402      	bmi.n	8011fa8 <_printf_i+0x18c>
 8011fa2:	065f      	lsls	r7, r3, #25
 8011fa4:	bf48      	it	mi
 8011fa6:	b2b6      	uxthmi	r6, r6
 8011fa8:	07df      	lsls	r7, r3, #31
 8011faa:	bf48      	it	mi
 8011fac:	f043 0320 	orrmi.w	r3, r3, #32
 8011fb0:	6029      	str	r1, [r5, #0]
 8011fb2:	bf48      	it	mi
 8011fb4:	6023      	strmi	r3, [r4, #0]
 8011fb6:	b91e      	cbnz	r6, 8011fc0 <_printf_i+0x1a4>
 8011fb8:	6823      	ldr	r3, [r4, #0]
 8011fba:	f023 0320 	bic.w	r3, r3, #32
 8011fbe:	6023      	str	r3, [r4, #0]
 8011fc0:	2310      	movs	r3, #16
 8011fc2:	e7a7      	b.n	8011f14 <_printf_i+0xf8>
 8011fc4:	4824      	ldr	r0, [pc, #144]	; (8012058 <_printf_i+0x23c>)
 8011fc6:	e7e4      	b.n	8011f92 <_printf_i+0x176>
 8011fc8:	4615      	mov	r5, r2
 8011fca:	e7bd      	b.n	8011f48 <_printf_i+0x12c>
 8011fcc:	682b      	ldr	r3, [r5, #0]
 8011fce:	6826      	ldr	r6, [r4, #0]
 8011fd0:	6961      	ldr	r1, [r4, #20]
 8011fd2:	1d18      	adds	r0, r3, #4
 8011fd4:	6028      	str	r0, [r5, #0]
 8011fd6:	0635      	lsls	r5, r6, #24
 8011fd8:	681b      	ldr	r3, [r3, #0]
 8011fda:	d501      	bpl.n	8011fe0 <_printf_i+0x1c4>
 8011fdc:	6019      	str	r1, [r3, #0]
 8011fde:	e002      	b.n	8011fe6 <_printf_i+0x1ca>
 8011fe0:	0670      	lsls	r0, r6, #25
 8011fe2:	d5fb      	bpl.n	8011fdc <_printf_i+0x1c0>
 8011fe4:	8019      	strh	r1, [r3, #0]
 8011fe6:	2300      	movs	r3, #0
 8011fe8:	6123      	str	r3, [r4, #16]
 8011fea:	4615      	mov	r5, r2
 8011fec:	e7bc      	b.n	8011f68 <_printf_i+0x14c>
 8011fee:	682b      	ldr	r3, [r5, #0]
 8011ff0:	1d1a      	adds	r2, r3, #4
 8011ff2:	602a      	str	r2, [r5, #0]
 8011ff4:	681d      	ldr	r5, [r3, #0]
 8011ff6:	6862      	ldr	r2, [r4, #4]
 8011ff8:	2100      	movs	r1, #0
 8011ffa:	4628      	mov	r0, r5
 8011ffc:	f7f2 f8e8 	bl	80041d0 <memchr>
 8012000:	b108      	cbz	r0, 8012006 <_printf_i+0x1ea>
 8012002:	1b40      	subs	r0, r0, r5
 8012004:	6060      	str	r0, [r4, #4]
 8012006:	6863      	ldr	r3, [r4, #4]
 8012008:	6123      	str	r3, [r4, #16]
 801200a:	2300      	movs	r3, #0
 801200c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012010:	e7aa      	b.n	8011f68 <_printf_i+0x14c>
 8012012:	6923      	ldr	r3, [r4, #16]
 8012014:	462a      	mov	r2, r5
 8012016:	4649      	mov	r1, r9
 8012018:	4640      	mov	r0, r8
 801201a:	47d0      	blx	sl
 801201c:	3001      	adds	r0, #1
 801201e:	d0ad      	beq.n	8011f7c <_printf_i+0x160>
 8012020:	6823      	ldr	r3, [r4, #0]
 8012022:	079b      	lsls	r3, r3, #30
 8012024:	d413      	bmi.n	801204e <_printf_i+0x232>
 8012026:	68e0      	ldr	r0, [r4, #12]
 8012028:	9b03      	ldr	r3, [sp, #12]
 801202a:	4298      	cmp	r0, r3
 801202c:	bfb8      	it	lt
 801202e:	4618      	movlt	r0, r3
 8012030:	e7a6      	b.n	8011f80 <_printf_i+0x164>
 8012032:	2301      	movs	r3, #1
 8012034:	4632      	mov	r2, r6
 8012036:	4649      	mov	r1, r9
 8012038:	4640      	mov	r0, r8
 801203a:	47d0      	blx	sl
 801203c:	3001      	adds	r0, #1
 801203e:	d09d      	beq.n	8011f7c <_printf_i+0x160>
 8012040:	3501      	adds	r5, #1
 8012042:	68e3      	ldr	r3, [r4, #12]
 8012044:	9903      	ldr	r1, [sp, #12]
 8012046:	1a5b      	subs	r3, r3, r1
 8012048:	42ab      	cmp	r3, r5
 801204a:	dcf2      	bgt.n	8012032 <_printf_i+0x216>
 801204c:	e7eb      	b.n	8012026 <_printf_i+0x20a>
 801204e:	2500      	movs	r5, #0
 8012050:	f104 0619 	add.w	r6, r4, #25
 8012054:	e7f5      	b.n	8012042 <_printf_i+0x226>
 8012056:	bf00      	nop
 8012058:	08012c35 	.word	0x08012c35
 801205c:	08012c46 	.word	0x08012c46

08012060 <__sflush_r>:
 8012060:	898a      	ldrh	r2, [r1, #12]
 8012062:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012066:	4605      	mov	r5, r0
 8012068:	0710      	lsls	r0, r2, #28
 801206a:	460c      	mov	r4, r1
 801206c:	d458      	bmi.n	8012120 <__sflush_r+0xc0>
 801206e:	684b      	ldr	r3, [r1, #4]
 8012070:	2b00      	cmp	r3, #0
 8012072:	dc05      	bgt.n	8012080 <__sflush_r+0x20>
 8012074:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8012076:	2b00      	cmp	r3, #0
 8012078:	dc02      	bgt.n	8012080 <__sflush_r+0x20>
 801207a:	2000      	movs	r0, #0
 801207c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012080:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8012082:	2e00      	cmp	r6, #0
 8012084:	d0f9      	beq.n	801207a <__sflush_r+0x1a>
 8012086:	2300      	movs	r3, #0
 8012088:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801208c:	682f      	ldr	r7, [r5, #0]
 801208e:	6a21      	ldr	r1, [r4, #32]
 8012090:	602b      	str	r3, [r5, #0]
 8012092:	d032      	beq.n	80120fa <__sflush_r+0x9a>
 8012094:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8012096:	89a3      	ldrh	r3, [r4, #12]
 8012098:	075a      	lsls	r2, r3, #29
 801209a:	d505      	bpl.n	80120a8 <__sflush_r+0x48>
 801209c:	6863      	ldr	r3, [r4, #4]
 801209e:	1ac0      	subs	r0, r0, r3
 80120a0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80120a2:	b10b      	cbz	r3, 80120a8 <__sflush_r+0x48>
 80120a4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80120a6:	1ac0      	subs	r0, r0, r3
 80120a8:	2300      	movs	r3, #0
 80120aa:	4602      	mov	r2, r0
 80120ac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80120ae:	6a21      	ldr	r1, [r4, #32]
 80120b0:	4628      	mov	r0, r5
 80120b2:	47b0      	blx	r6
 80120b4:	1c43      	adds	r3, r0, #1
 80120b6:	89a3      	ldrh	r3, [r4, #12]
 80120b8:	d106      	bne.n	80120c8 <__sflush_r+0x68>
 80120ba:	6829      	ldr	r1, [r5, #0]
 80120bc:	291d      	cmp	r1, #29
 80120be:	d82b      	bhi.n	8012118 <__sflush_r+0xb8>
 80120c0:	4a29      	ldr	r2, [pc, #164]	; (8012168 <__sflush_r+0x108>)
 80120c2:	410a      	asrs	r2, r1
 80120c4:	07d6      	lsls	r6, r2, #31
 80120c6:	d427      	bmi.n	8012118 <__sflush_r+0xb8>
 80120c8:	2200      	movs	r2, #0
 80120ca:	6062      	str	r2, [r4, #4]
 80120cc:	04d9      	lsls	r1, r3, #19
 80120ce:	6922      	ldr	r2, [r4, #16]
 80120d0:	6022      	str	r2, [r4, #0]
 80120d2:	d504      	bpl.n	80120de <__sflush_r+0x7e>
 80120d4:	1c42      	adds	r2, r0, #1
 80120d6:	d101      	bne.n	80120dc <__sflush_r+0x7c>
 80120d8:	682b      	ldr	r3, [r5, #0]
 80120da:	b903      	cbnz	r3, 80120de <__sflush_r+0x7e>
 80120dc:	6560      	str	r0, [r4, #84]	; 0x54
 80120de:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80120e0:	602f      	str	r7, [r5, #0]
 80120e2:	2900      	cmp	r1, #0
 80120e4:	d0c9      	beq.n	801207a <__sflush_r+0x1a>
 80120e6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80120ea:	4299      	cmp	r1, r3
 80120ec:	d002      	beq.n	80120f4 <__sflush_r+0x94>
 80120ee:	4628      	mov	r0, r5
 80120f0:	f7ff fa8a 	bl	8011608 <_free_r>
 80120f4:	2000      	movs	r0, #0
 80120f6:	6360      	str	r0, [r4, #52]	; 0x34
 80120f8:	e7c0      	b.n	801207c <__sflush_r+0x1c>
 80120fa:	2301      	movs	r3, #1
 80120fc:	4628      	mov	r0, r5
 80120fe:	47b0      	blx	r6
 8012100:	1c41      	adds	r1, r0, #1
 8012102:	d1c8      	bne.n	8012096 <__sflush_r+0x36>
 8012104:	682b      	ldr	r3, [r5, #0]
 8012106:	2b00      	cmp	r3, #0
 8012108:	d0c5      	beq.n	8012096 <__sflush_r+0x36>
 801210a:	2b1d      	cmp	r3, #29
 801210c:	d001      	beq.n	8012112 <__sflush_r+0xb2>
 801210e:	2b16      	cmp	r3, #22
 8012110:	d101      	bne.n	8012116 <__sflush_r+0xb6>
 8012112:	602f      	str	r7, [r5, #0]
 8012114:	e7b1      	b.n	801207a <__sflush_r+0x1a>
 8012116:	89a3      	ldrh	r3, [r4, #12]
 8012118:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801211c:	81a3      	strh	r3, [r4, #12]
 801211e:	e7ad      	b.n	801207c <__sflush_r+0x1c>
 8012120:	690f      	ldr	r7, [r1, #16]
 8012122:	2f00      	cmp	r7, #0
 8012124:	d0a9      	beq.n	801207a <__sflush_r+0x1a>
 8012126:	0793      	lsls	r3, r2, #30
 8012128:	680e      	ldr	r6, [r1, #0]
 801212a:	bf08      	it	eq
 801212c:	694b      	ldreq	r3, [r1, #20]
 801212e:	600f      	str	r7, [r1, #0]
 8012130:	bf18      	it	ne
 8012132:	2300      	movne	r3, #0
 8012134:	eba6 0807 	sub.w	r8, r6, r7
 8012138:	608b      	str	r3, [r1, #8]
 801213a:	f1b8 0f00 	cmp.w	r8, #0
 801213e:	dd9c      	ble.n	801207a <__sflush_r+0x1a>
 8012140:	6a21      	ldr	r1, [r4, #32]
 8012142:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8012144:	4643      	mov	r3, r8
 8012146:	463a      	mov	r2, r7
 8012148:	4628      	mov	r0, r5
 801214a:	47b0      	blx	r6
 801214c:	2800      	cmp	r0, #0
 801214e:	dc06      	bgt.n	801215e <__sflush_r+0xfe>
 8012150:	89a3      	ldrh	r3, [r4, #12]
 8012152:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012156:	81a3      	strh	r3, [r4, #12]
 8012158:	f04f 30ff 	mov.w	r0, #4294967295
 801215c:	e78e      	b.n	801207c <__sflush_r+0x1c>
 801215e:	4407      	add	r7, r0
 8012160:	eba8 0800 	sub.w	r8, r8, r0
 8012164:	e7e9      	b.n	801213a <__sflush_r+0xda>
 8012166:	bf00      	nop
 8012168:	dfbffffe 	.word	0xdfbffffe

0801216c <_fflush_r>:
 801216c:	b538      	push	{r3, r4, r5, lr}
 801216e:	690b      	ldr	r3, [r1, #16]
 8012170:	4605      	mov	r5, r0
 8012172:	460c      	mov	r4, r1
 8012174:	b913      	cbnz	r3, 801217c <_fflush_r+0x10>
 8012176:	2500      	movs	r5, #0
 8012178:	4628      	mov	r0, r5
 801217a:	bd38      	pop	{r3, r4, r5, pc}
 801217c:	b118      	cbz	r0, 8012186 <_fflush_r+0x1a>
 801217e:	6a03      	ldr	r3, [r0, #32]
 8012180:	b90b      	cbnz	r3, 8012186 <_fflush_r+0x1a>
 8012182:	f7fe ffed 	bl	8011160 <__sinit>
 8012186:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801218a:	2b00      	cmp	r3, #0
 801218c:	d0f3      	beq.n	8012176 <_fflush_r+0xa>
 801218e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8012190:	07d0      	lsls	r0, r2, #31
 8012192:	d404      	bmi.n	801219e <_fflush_r+0x32>
 8012194:	0599      	lsls	r1, r3, #22
 8012196:	d402      	bmi.n	801219e <_fflush_r+0x32>
 8012198:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801219a:	f7ff fa07 	bl	80115ac <__retarget_lock_acquire_recursive>
 801219e:	4628      	mov	r0, r5
 80121a0:	4621      	mov	r1, r4
 80121a2:	f7ff ff5d 	bl	8012060 <__sflush_r>
 80121a6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80121a8:	07da      	lsls	r2, r3, #31
 80121aa:	4605      	mov	r5, r0
 80121ac:	d4e4      	bmi.n	8012178 <_fflush_r+0xc>
 80121ae:	89a3      	ldrh	r3, [r4, #12]
 80121b0:	059b      	lsls	r3, r3, #22
 80121b2:	d4e1      	bmi.n	8012178 <_fflush_r+0xc>
 80121b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80121b6:	f7ff f9fa 	bl	80115ae <__retarget_lock_release_recursive>
 80121ba:	e7dd      	b.n	8012178 <_fflush_r+0xc>

080121bc <fiprintf>:
 80121bc:	b40e      	push	{r1, r2, r3}
 80121be:	b503      	push	{r0, r1, lr}
 80121c0:	4601      	mov	r1, r0
 80121c2:	ab03      	add	r3, sp, #12
 80121c4:	4805      	ldr	r0, [pc, #20]	; (80121dc <fiprintf+0x20>)
 80121c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80121ca:	6800      	ldr	r0, [r0, #0]
 80121cc:	9301      	str	r3, [sp, #4]
 80121ce:	f7ff fc9d 	bl	8011b0c <_vfiprintf_r>
 80121d2:	b002      	add	sp, #8
 80121d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80121d8:	b003      	add	sp, #12
 80121da:	4770      	bx	lr
 80121dc:	200000a4 	.word	0x200000a4

080121e0 <__swhatbuf_r>:
 80121e0:	b570      	push	{r4, r5, r6, lr}
 80121e2:	460c      	mov	r4, r1
 80121e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80121e8:	2900      	cmp	r1, #0
 80121ea:	b096      	sub	sp, #88	; 0x58
 80121ec:	4615      	mov	r5, r2
 80121ee:	461e      	mov	r6, r3
 80121f0:	da0d      	bge.n	801220e <__swhatbuf_r+0x2e>
 80121f2:	89a3      	ldrh	r3, [r4, #12]
 80121f4:	f013 0f80 	tst.w	r3, #128	; 0x80
 80121f8:	f04f 0100 	mov.w	r1, #0
 80121fc:	bf0c      	ite	eq
 80121fe:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8012202:	2340      	movne	r3, #64	; 0x40
 8012204:	2000      	movs	r0, #0
 8012206:	6031      	str	r1, [r6, #0]
 8012208:	602b      	str	r3, [r5, #0]
 801220a:	b016      	add	sp, #88	; 0x58
 801220c:	bd70      	pop	{r4, r5, r6, pc}
 801220e:	466a      	mov	r2, sp
 8012210:	f000 f862 	bl	80122d8 <_fstat_r>
 8012214:	2800      	cmp	r0, #0
 8012216:	dbec      	blt.n	80121f2 <__swhatbuf_r+0x12>
 8012218:	9901      	ldr	r1, [sp, #4]
 801221a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 801221e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8012222:	4259      	negs	r1, r3
 8012224:	4159      	adcs	r1, r3
 8012226:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801222a:	e7eb      	b.n	8012204 <__swhatbuf_r+0x24>

0801222c <__smakebuf_r>:
 801222c:	898b      	ldrh	r3, [r1, #12]
 801222e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8012230:	079d      	lsls	r5, r3, #30
 8012232:	4606      	mov	r6, r0
 8012234:	460c      	mov	r4, r1
 8012236:	d507      	bpl.n	8012248 <__smakebuf_r+0x1c>
 8012238:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801223c:	6023      	str	r3, [r4, #0]
 801223e:	6123      	str	r3, [r4, #16]
 8012240:	2301      	movs	r3, #1
 8012242:	6163      	str	r3, [r4, #20]
 8012244:	b002      	add	sp, #8
 8012246:	bd70      	pop	{r4, r5, r6, pc}
 8012248:	ab01      	add	r3, sp, #4
 801224a:	466a      	mov	r2, sp
 801224c:	f7ff ffc8 	bl	80121e0 <__swhatbuf_r>
 8012250:	9900      	ldr	r1, [sp, #0]
 8012252:	4605      	mov	r5, r0
 8012254:	4630      	mov	r0, r6
 8012256:	f7ff fa4b 	bl	80116f0 <_malloc_r>
 801225a:	b948      	cbnz	r0, 8012270 <__smakebuf_r+0x44>
 801225c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012260:	059a      	lsls	r2, r3, #22
 8012262:	d4ef      	bmi.n	8012244 <__smakebuf_r+0x18>
 8012264:	f023 0303 	bic.w	r3, r3, #3
 8012268:	f043 0302 	orr.w	r3, r3, #2
 801226c:	81a3      	strh	r3, [r4, #12]
 801226e:	e7e3      	b.n	8012238 <__smakebuf_r+0xc>
 8012270:	89a3      	ldrh	r3, [r4, #12]
 8012272:	6020      	str	r0, [r4, #0]
 8012274:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012278:	81a3      	strh	r3, [r4, #12]
 801227a:	9b00      	ldr	r3, [sp, #0]
 801227c:	6163      	str	r3, [r4, #20]
 801227e:	9b01      	ldr	r3, [sp, #4]
 8012280:	6120      	str	r0, [r4, #16]
 8012282:	b15b      	cbz	r3, 801229c <__smakebuf_r+0x70>
 8012284:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012288:	4630      	mov	r0, r6
 801228a:	f000 f837 	bl	80122fc <_isatty_r>
 801228e:	b128      	cbz	r0, 801229c <__smakebuf_r+0x70>
 8012290:	89a3      	ldrh	r3, [r4, #12]
 8012292:	f023 0303 	bic.w	r3, r3, #3
 8012296:	f043 0301 	orr.w	r3, r3, #1
 801229a:	81a3      	strh	r3, [r4, #12]
 801229c:	89a3      	ldrh	r3, [r4, #12]
 801229e:	431d      	orrs	r5, r3
 80122a0:	81a5      	strh	r5, [r4, #12]
 80122a2:	e7cf      	b.n	8012244 <__smakebuf_r+0x18>

080122a4 <memmove>:
 80122a4:	4288      	cmp	r0, r1
 80122a6:	b510      	push	{r4, lr}
 80122a8:	eb01 0402 	add.w	r4, r1, r2
 80122ac:	d902      	bls.n	80122b4 <memmove+0x10>
 80122ae:	4284      	cmp	r4, r0
 80122b0:	4623      	mov	r3, r4
 80122b2:	d807      	bhi.n	80122c4 <memmove+0x20>
 80122b4:	1e43      	subs	r3, r0, #1
 80122b6:	42a1      	cmp	r1, r4
 80122b8:	d008      	beq.n	80122cc <memmove+0x28>
 80122ba:	f811 2b01 	ldrb.w	r2, [r1], #1
 80122be:	f803 2f01 	strb.w	r2, [r3, #1]!
 80122c2:	e7f8      	b.n	80122b6 <memmove+0x12>
 80122c4:	4402      	add	r2, r0
 80122c6:	4601      	mov	r1, r0
 80122c8:	428a      	cmp	r2, r1
 80122ca:	d100      	bne.n	80122ce <memmove+0x2a>
 80122cc:	bd10      	pop	{r4, pc}
 80122ce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80122d2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80122d6:	e7f7      	b.n	80122c8 <memmove+0x24>

080122d8 <_fstat_r>:
 80122d8:	b538      	push	{r3, r4, r5, lr}
 80122da:	4d07      	ldr	r5, [pc, #28]	; (80122f8 <_fstat_r+0x20>)
 80122dc:	2300      	movs	r3, #0
 80122de:	4604      	mov	r4, r0
 80122e0:	4608      	mov	r0, r1
 80122e2:	4611      	mov	r1, r2
 80122e4:	602b      	str	r3, [r5, #0]
 80122e6:	f7f6 f854 	bl	8008392 <_fstat>
 80122ea:	1c43      	adds	r3, r0, #1
 80122ec:	d102      	bne.n	80122f4 <_fstat_r+0x1c>
 80122ee:	682b      	ldr	r3, [r5, #0]
 80122f0:	b103      	cbz	r3, 80122f4 <_fstat_r+0x1c>
 80122f2:	6023      	str	r3, [r4, #0]
 80122f4:	bd38      	pop	{r3, r4, r5, pc}
 80122f6:	bf00      	nop
 80122f8:	20000c40 	.word	0x20000c40

080122fc <_isatty_r>:
 80122fc:	b538      	push	{r3, r4, r5, lr}
 80122fe:	4d06      	ldr	r5, [pc, #24]	; (8012318 <_isatty_r+0x1c>)
 8012300:	2300      	movs	r3, #0
 8012302:	4604      	mov	r4, r0
 8012304:	4608      	mov	r0, r1
 8012306:	602b      	str	r3, [r5, #0]
 8012308:	f7f6 f853 	bl	80083b2 <_isatty>
 801230c:	1c43      	adds	r3, r0, #1
 801230e:	d102      	bne.n	8012316 <_isatty_r+0x1a>
 8012310:	682b      	ldr	r3, [r5, #0]
 8012312:	b103      	cbz	r3, 8012316 <_isatty_r+0x1a>
 8012314:	6023      	str	r3, [r4, #0]
 8012316:	bd38      	pop	{r3, r4, r5, pc}
 8012318:	20000c40 	.word	0x20000c40

0801231c <_sbrk_r>:
 801231c:	b538      	push	{r3, r4, r5, lr}
 801231e:	4d06      	ldr	r5, [pc, #24]	; (8012338 <_sbrk_r+0x1c>)
 8012320:	2300      	movs	r3, #0
 8012322:	4604      	mov	r4, r0
 8012324:	4608      	mov	r0, r1
 8012326:	602b      	str	r3, [r5, #0]
 8012328:	f7f6 f85c 	bl	80083e4 <_sbrk>
 801232c:	1c43      	adds	r3, r0, #1
 801232e:	d102      	bne.n	8012336 <_sbrk_r+0x1a>
 8012330:	682b      	ldr	r3, [r5, #0]
 8012332:	b103      	cbz	r3, 8012336 <_sbrk_r+0x1a>
 8012334:	6023      	str	r3, [r4, #0]
 8012336:	bd38      	pop	{r3, r4, r5, pc}
 8012338:	20000c40 	.word	0x20000c40

0801233c <abort>:
 801233c:	b508      	push	{r3, lr}
 801233e:	2006      	movs	r0, #6
 8012340:	f000 f85a 	bl	80123f8 <raise>
 8012344:	2001      	movs	r0, #1
 8012346:	f7f5 ffd5 	bl	80082f4 <_exit>

0801234a <_realloc_r>:
 801234a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801234e:	4680      	mov	r8, r0
 8012350:	4614      	mov	r4, r2
 8012352:	460e      	mov	r6, r1
 8012354:	b921      	cbnz	r1, 8012360 <_realloc_r+0x16>
 8012356:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801235a:	4611      	mov	r1, r2
 801235c:	f7ff b9c8 	b.w	80116f0 <_malloc_r>
 8012360:	b92a      	cbnz	r2, 801236e <_realloc_r+0x24>
 8012362:	f7ff f951 	bl	8011608 <_free_r>
 8012366:	4625      	mov	r5, r4
 8012368:	4628      	mov	r0, r5
 801236a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801236e:	f000 f85f 	bl	8012430 <_malloc_usable_size_r>
 8012372:	4284      	cmp	r4, r0
 8012374:	4607      	mov	r7, r0
 8012376:	d802      	bhi.n	801237e <_realloc_r+0x34>
 8012378:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801237c:	d812      	bhi.n	80123a4 <_realloc_r+0x5a>
 801237e:	4621      	mov	r1, r4
 8012380:	4640      	mov	r0, r8
 8012382:	f7ff f9b5 	bl	80116f0 <_malloc_r>
 8012386:	4605      	mov	r5, r0
 8012388:	2800      	cmp	r0, #0
 801238a:	d0ed      	beq.n	8012368 <_realloc_r+0x1e>
 801238c:	42bc      	cmp	r4, r7
 801238e:	4622      	mov	r2, r4
 8012390:	4631      	mov	r1, r6
 8012392:	bf28      	it	cs
 8012394:	463a      	movcs	r2, r7
 8012396:	f7ff f90b 	bl	80115b0 <memcpy>
 801239a:	4631      	mov	r1, r6
 801239c:	4640      	mov	r0, r8
 801239e:	f7ff f933 	bl	8011608 <_free_r>
 80123a2:	e7e1      	b.n	8012368 <_realloc_r+0x1e>
 80123a4:	4635      	mov	r5, r6
 80123a6:	e7df      	b.n	8012368 <_realloc_r+0x1e>

080123a8 <_raise_r>:
 80123a8:	291f      	cmp	r1, #31
 80123aa:	b538      	push	{r3, r4, r5, lr}
 80123ac:	4604      	mov	r4, r0
 80123ae:	460d      	mov	r5, r1
 80123b0:	d904      	bls.n	80123bc <_raise_r+0x14>
 80123b2:	2316      	movs	r3, #22
 80123b4:	6003      	str	r3, [r0, #0]
 80123b6:	f04f 30ff 	mov.w	r0, #4294967295
 80123ba:	bd38      	pop	{r3, r4, r5, pc}
 80123bc:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80123be:	b112      	cbz	r2, 80123c6 <_raise_r+0x1e>
 80123c0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80123c4:	b94b      	cbnz	r3, 80123da <_raise_r+0x32>
 80123c6:	4620      	mov	r0, r4
 80123c8:	f000 f830 	bl	801242c <_getpid_r>
 80123cc:	462a      	mov	r2, r5
 80123ce:	4601      	mov	r1, r0
 80123d0:	4620      	mov	r0, r4
 80123d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80123d6:	f000 b817 	b.w	8012408 <_kill_r>
 80123da:	2b01      	cmp	r3, #1
 80123dc:	d00a      	beq.n	80123f4 <_raise_r+0x4c>
 80123de:	1c59      	adds	r1, r3, #1
 80123e0:	d103      	bne.n	80123ea <_raise_r+0x42>
 80123e2:	2316      	movs	r3, #22
 80123e4:	6003      	str	r3, [r0, #0]
 80123e6:	2001      	movs	r0, #1
 80123e8:	e7e7      	b.n	80123ba <_raise_r+0x12>
 80123ea:	2400      	movs	r4, #0
 80123ec:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80123f0:	4628      	mov	r0, r5
 80123f2:	4798      	blx	r3
 80123f4:	2000      	movs	r0, #0
 80123f6:	e7e0      	b.n	80123ba <_raise_r+0x12>

080123f8 <raise>:
 80123f8:	4b02      	ldr	r3, [pc, #8]	; (8012404 <raise+0xc>)
 80123fa:	4601      	mov	r1, r0
 80123fc:	6818      	ldr	r0, [r3, #0]
 80123fe:	f7ff bfd3 	b.w	80123a8 <_raise_r>
 8012402:	bf00      	nop
 8012404:	200000a4 	.word	0x200000a4

08012408 <_kill_r>:
 8012408:	b538      	push	{r3, r4, r5, lr}
 801240a:	4d07      	ldr	r5, [pc, #28]	; (8012428 <_kill_r+0x20>)
 801240c:	2300      	movs	r3, #0
 801240e:	4604      	mov	r4, r0
 8012410:	4608      	mov	r0, r1
 8012412:	4611      	mov	r1, r2
 8012414:	602b      	str	r3, [r5, #0]
 8012416:	f7f5 ff5d 	bl	80082d4 <_kill>
 801241a:	1c43      	adds	r3, r0, #1
 801241c:	d102      	bne.n	8012424 <_kill_r+0x1c>
 801241e:	682b      	ldr	r3, [r5, #0]
 8012420:	b103      	cbz	r3, 8012424 <_kill_r+0x1c>
 8012422:	6023      	str	r3, [r4, #0]
 8012424:	bd38      	pop	{r3, r4, r5, pc}
 8012426:	bf00      	nop
 8012428:	20000c40 	.word	0x20000c40

0801242c <_getpid_r>:
 801242c:	f7f5 bf4a 	b.w	80082c4 <_getpid>

08012430 <_malloc_usable_size_r>:
 8012430:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012434:	1f18      	subs	r0, r3, #4
 8012436:	2b00      	cmp	r3, #0
 8012438:	bfbc      	itt	lt
 801243a:	580b      	ldrlt	r3, [r1, r0]
 801243c:	18c0      	addlt	r0, r0, r3
 801243e:	4770      	bx	lr

08012440 <_init>:
 8012440:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012442:	bf00      	nop
 8012444:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012446:	bc08      	pop	{r3}
 8012448:	469e      	mov	lr, r3
 801244a:	4770      	bx	lr

0801244c <_fini>:
 801244c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801244e:	bf00      	nop
 8012450:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012452:	bc08      	pop	{r3}
 8012454:	469e      	mov	lr, r3
 8012456:	4770      	bx	lr
