library ieee;
use ieee.std_logic_1164.all;

entity topo_comparador is
port (seq: in STD_LOGIC_VECTOR(12 downto 0);
      premio: out STD_LOGIC_VECTOR(7 downto 0)
);
end topo_comparador;

architecture topo_Comp_estru of topo_comparador is  
	
component Comparador 
port (hab_premio: in std_logic;
      address : in std_logic_vector(12 downto 0);
      data : out std_logic_vector(12 downto 0)
);
end component;

begin

L1: Comparador port map(hab_premio, SEQ, Premio);

end 
topo_Comp_estru;