
I2C_AM2031.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004634  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c0  08004814  08004814  00005814  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080048d4  080048d4  0000605c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080048d4  080048d4  000058d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080048dc  080048dc  0000605c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080048dc  080048dc  000058dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080048e0  080048e0  000058e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  080048e4  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000254  2000005c  08004940  0000605c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002b0  08004940  000062b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000605c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f40d  00000000  00000000  0000608c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002024  00000000  00000000  00015499  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cb8  00000000  00000000  000174c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009e3  00000000  00000000  00018178  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000255f5  00000000  00000000  00018b5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fa83  00000000  00000000  0003e150  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ec6b5  00000000  00000000  0004dbd3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013a288  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000039cc  00000000  00000000  0013a2cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  0013dc98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000005c 	.word	0x2000005c
 80001fc:	00000000 	.word	0x00000000
 8000200:	080047fc 	.word	0x080047fc

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000060 	.word	0x20000060
 800021c:	080047fc 	.word	0x080047fc

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_uldivmod>:
 80002d0:	b953      	cbnz	r3, 80002e8 <__aeabi_uldivmod+0x18>
 80002d2:	b94a      	cbnz	r2, 80002e8 <__aeabi_uldivmod+0x18>
 80002d4:	2900      	cmp	r1, #0
 80002d6:	bf08      	it	eq
 80002d8:	2800      	cmpeq	r0, #0
 80002da:	bf1c      	itt	ne
 80002dc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002e0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002e4:	f000 b988 	b.w	80005f8 <__aeabi_idiv0>
 80002e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f0:	f000 f806 	bl	8000300 <__udivmoddi4>
 80002f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002fc:	b004      	add	sp, #16
 80002fe:	4770      	bx	lr

08000300 <__udivmoddi4>:
 8000300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000304:	9d08      	ldr	r5, [sp, #32]
 8000306:	468e      	mov	lr, r1
 8000308:	4604      	mov	r4, r0
 800030a:	4688      	mov	r8, r1
 800030c:	2b00      	cmp	r3, #0
 800030e:	d14a      	bne.n	80003a6 <__udivmoddi4+0xa6>
 8000310:	428a      	cmp	r2, r1
 8000312:	4617      	mov	r7, r2
 8000314:	d962      	bls.n	80003dc <__udivmoddi4+0xdc>
 8000316:	fab2 f682 	clz	r6, r2
 800031a:	b14e      	cbz	r6, 8000330 <__udivmoddi4+0x30>
 800031c:	f1c6 0320 	rsb	r3, r6, #32
 8000320:	fa01 f806 	lsl.w	r8, r1, r6
 8000324:	fa20 f303 	lsr.w	r3, r0, r3
 8000328:	40b7      	lsls	r7, r6
 800032a:	ea43 0808 	orr.w	r8, r3, r8
 800032e:	40b4      	lsls	r4, r6
 8000330:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000334:	fa1f fc87 	uxth.w	ip, r7
 8000338:	fbb8 f1fe 	udiv	r1, r8, lr
 800033c:	0c23      	lsrs	r3, r4, #16
 800033e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000342:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000346:	fb01 f20c 	mul.w	r2, r1, ip
 800034a:	429a      	cmp	r2, r3
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0x62>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000354:	f080 80ea 	bcs.w	800052c <__udivmoddi4+0x22c>
 8000358:	429a      	cmp	r2, r3
 800035a:	f240 80e7 	bls.w	800052c <__udivmoddi4+0x22c>
 800035e:	3902      	subs	r1, #2
 8000360:	443b      	add	r3, r7
 8000362:	1a9a      	subs	r2, r3, r2
 8000364:	b2a3      	uxth	r3, r4
 8000366:	fbb2 f0fe 	udiv	r0, r2, lr
 800036a:	fb0e 2210 	mls	r2, lr, r0, r2
 800036e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000372:	fb00 fc0c 	mul.w	ip, r0, ip
 8000376:	459c      	cmp	ip, r3
 8000378:	d909      	bls.n	800038e <__udivmoddi4+0x8e>
 800037a:	18fb      	adds	r3, r7, r3
 800037c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000380:	f080 80d6 	bcs.w	8000530 <__udivmoddi4+0x230>
 8000384:	459c      	cmp	ip, r3
 8000386:	f240 80d3 	bls.w	8000530 <__udivmoddi4+0x230>
 800038a:	443b      	add	r3, r7
 800038c:	3802      	subs	r0, #2
 800038e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000392:	eba3 030c 	sub.w	r3, r3, ip
 8000396:	2100      	movs	r1, #0
 8000398:	b11d      	cbz	r5, 80003a2 <__udivmoddi4+0xa2>
 800039a:	40f3      	lsrs	r3, r6
 800039c:	2200      	movs	r2, #0
 800039e:	e9c5 3200 	strd	r3, r2, [r5]
 80003a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a6:	428b      	cmp	r3, r1
 80003a8:	d905      	bls.n	80003b6 <__udivmoddi4+0xb6>
 80003aa:	b10d      	cbz	r5, 80003b0 <__udivmoddi4+0xb0>
 80003ac:	e9c5 0100 	strd	r0, r1, [r5]
 80003b0:	2100      	movs	r1, #0
 80003b2:	4608      	mov	r0, r1
 80003b4:	e7f5      	b.n	80003a2 <__udivmoddi4+0xa2>
 80003b6:	fab3 f183 	clz	r1, r3
 80003ba:	2900      	cmp	r1, #0
 80003bc:	d146      	bne.n	800044c <__udivmoddi4+0x14c>
 80003be:	4573      	cmp	r3, lr
 80003c0:	d302      	bcc.n	80003c8 <__udivmoddi4+0xc8>
 80003c2:	4282      	cmp	r2, r0
 80003c4:	f200 8105 	bhi.w	80005d2 <__udivmoddi4+0x2d2>
 80003c8:	1a84      	subs	r4, r0, r2
 80003ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ce:	2001      	movs	r0, #1
 80003d0:	4690      	mov	r8, r2
 80003d2:	2d00      	cmp	r5, #0
 80003d4:	d0e5      	beq.n	80003a2 <__udivmoddi4+0xa2>
 80003d6:	e9c5 4800 	strd	r4, r8, [r5]
 80003da:	e7e2      	b.n	80003a2 <__udivmoddi4+0xa2>
 80003dc:	2a00      	cmp	r2, #0
 80003de:	f000 8090 	beq.w	8000502 <__udivmoddi4+0x202>
 80003e2:	fab2 f682 	clz	r6, r2
 80003e6:	2e00      	cmp	r6, #0
 80003e8:	f040 80a4 	bne.w	8000534 <__udivmoddi4+0x234>
 80003ec:	1a8a      	subs	r2, r1, r2
 80003ee:	0c03      	lsrs	r3, r0, #16
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	b280      	uxth	r0, r0
 80003f6:	b2bc      	uxth	r4, r7
 80003f8:	2101      	movs	r1, #1
 80003fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000402:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000406:	fb04 f20c 	mul.w	r2, r4, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d907      	bls.n	800041e <__udivmoddi4+0x11e>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000414:	d202      	bcs.n	800041c <__udivmoddi4+0x11c>
 8000416:	429a      	cmp	r2, r3
 8000418:	f200 80e0 	bhi.w	80005dc <__udivmoddi4+0x2dc>
 800041c:	46c4      	mov	ip, r8
 800041e:	1a9b      	subs	r3, r3, r2
 8000420:	fbb3 f2fe 	udiv	r2, r3, lr
 8000424:	fb0e 3312 	mls	r3, lr, r2, r3
 8000428:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800042c:	fb02 f404 	mul.w	r4, r2, r4
 8000430:	429c      	cmp	r4, r3
 8000432:	d907      	bls.n	8000444 <__udivmoddi4+0x144>
 8000434:	18fb      	adds	r3, r7, r3
 8000436:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x142>
 800043c:	429c      	cmp	r4, r3
 800043e:	f200 80ca 	bhi.w	80005d6 <__udivmoddi4+0x2d6>
 8000442:	4602      	mov	r2, r0
 8000444:	1b1b      	subs	r3, r3, r4
 8000446:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800044a:	e7a5      	b.n	8000398 <__udivmoddi4+0x98>
 800044c:	f1c1 0620 	rsb	r6, r1, #32
 8000450:	408b      	lsls	r3, r1
 8000452:	fa22 f706 	lsr.w	r7, r2, r6
 8000456:	431f      	orrs	r7, r3
 8000458:	fa0e f401 	lsl.w	r4, lr, r1
 800045c:	fa20 f306 	lsr.w	r3, r0, r6
 8000460:	fa2e fe06 	lsr.w	lr, lr, r6
 8000464:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000468:	4323      	orrs	r3, r4
 800046a:	fa00 f801 	lsl.w	r8, r0, r1
 800046e:	fa1f fc87 	uxth.w	ip, r7
 8000472:	fbbe f0f9 	udiv	r0, lr, r9
 8000476:	0c1c      	lsrs	r4, r3, #16
 8000478:	fb09 ee10 	mls	lr, r9, r0, lr
 800047c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000480:	fb00 fe0c 	mul.w	lr, r0, ip
 8000484:	45a6      	cmp	lr, r4
 8000486:	fa02 f201 	lsl.w	r2, r2, r1
 800048a:	d909      	bls.n	80004a0 <__udivmoddi4+0x1a0>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000492:	f080 809c 	bcs.w	80005ce <__udivmoddi4+0x2ce>
 8000496:	45a6      	cmp	lr, r4
 8000498:	f240 8099 	bls.w	80005ce <__udivmoddi4+0x2ce>
 800049c:	3802      	subs	r0, #2
 800049e:	443c      	add	r4, r7
 80004a0:	eba4 040e 	sub.w	r4, r4, lr
 80004a4:	fa1f fe83 	uxth.w	lr, r3
 80004a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004ac:	fb09 4413 	mls	r4, r9, r3, r4
 80004b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004b8:	45a4      	cmp	ip, r4
 80004ba:	d908      	bls.n	80004ce <__udivmoddi4+0x1ce>
 80004bc:	193c      	adds	r4, r7, r4
 80004be:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004c2:	f080 8082 	bcs.w	80005ca <__udivmoddi4+0x2ca>
 80004c6:	45a4      	cmp	ip, r4
 80004c8:	d97f      	bls.n	80005ca <__udivmoddi4+0x2ca>
 80004ca:	3b02      	subs	r3, #2
 80004cc:	443c      	add	r4, r7
 80004ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004d2:	eba4 040c 	sub.w	r4, r4, ip
 80004d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004da:	4564      	cmp	r4, ip
 80004dc:	4673      	mov	r3, lr
 80004de:	46e1      	mov	r9, ip
 80004e0:	d362      	bcc.n	80005a8 <__udivmoddi4+0x2a8>
 80004e2:	d05f      	beq.n	80005a4 <__udivmoddi4+0x2a4>
 80004e4:	b15d      	cbz	r5, 80004fe <__udivmoddi4+0x1fe>
 80004e6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ea:	eb64 0409 	sbc.w	r4, r4, r9
 80004ee:	fa04 f606 	lsl.w	r6, r4, r6
 80004f2:	fa22 f301 	lsr.w	r3, r2, r1
 80004f6:	431e      	orrs	r6, r3
 80004f8:	40cc      	lsrs	r4, r1
 80004fa:	e9c5 6400 	strd	r6, r4, [r5]
 80004fe:	2100      	movs	r1, #0
 8000500:	e74f      	b.n	80003a2 <__udivmoddi4+0xa2>
 8000502:	fbb1 fcf2 	udiv	ip, r1, r2
 8000506:	0c01      	lsrs	r1, r0, #16
 8000508:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800050c:	b280      	uxth	r0, r0
 800050e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000512:	463b      	mov	r3, r7
 8000514:	4638      	mov	r0, r7
 8000516:	463c      	mov	r4, r7
 8000518:	46b8      	mov	r8, r7
 800051a:	46be      	mov	lr, r7
 800051c:	2620      	movs	r6, #32
 800051e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000522:	eba2 0208 	sub.w	r2, r2, r8
 8000526:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800052a:	e766      	b.n	80003fa <__udivmoddi4+0xfa>
 800052c:	4601      	mov	r1, r0
 800052e:	e718      	b.n	8000362 <__udivmoddi4+0x62>
 8000530:	4610      	mov	r0, r2
 8000532:	e72c      	b.n	800038e <__udivmoddi4+0x8e>
 8000534:	f1c6 0220 	rsb	r2, r6, #32
 8000538:	fa2e f302 	lsr.w	r3, lr, r2
 800053c:	40b7      	lsls	r7, r6
 800053e:	40b1      	lsls	r1, r6
 8000540:	fa20 f202 	lsr.w	r2, r0, r2
 8000544:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000548:	430a      	orrs	r2, r1
 800054a:	fbb3 f8fe 	udiv	r8, r3, lr
 800054e:	b2bc      	uxth	r4, r7
 8000550:	fb0e 3318 	mls	r3, lr, r8, r3
 8000554:	0c11      	lsrs	r1, r2, #16
 8000556:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055a:	fb08 f904 	mul.w	r9, r8, r4
 800055e:	40b0      	lsls	r0, r6
 8000560:	4589      	cmp	r9, r1
 8000562:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000566:	b280      	uxth	r0, r0
 8000568:	d93e      	bls.n	80005e8 <__udivmoddi4+0x2e8>
 800056a:	1879      	adds	r1, r7, r1
 800056c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000570:	d201      	bcs.n	8000576 <__udivmoddi4+0x276>
 8000572:	4589      	cmp	r9, r1
 8000574:	d81f      	bhi.n	80005b6 <__udivmoddi4+0x2b6>
 8000576:	eba1 0109 	sub.w	r1, r1, r9
 800057a:	fbb1 f9fe 	udiv	r9, r1, lr
 800057e:	fb09 f804 	mul.w	r8, r9, r4
 8000582:	fb0e 1119 	mls	r1, lr, r9, r1
 8000586:	b292      	uxth	r2, r2
 8000588:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800058c:	4542      	cmp	r2, r8
 800058e:	d229      	bcs.n	80005e4 <__udivmoddi4+0x2e4>
 8000590:	18ba      	adds	r2, r7, r2
 8000592:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000596:	d2c4      	bcs.n	8000522 <__udivmoddi4+0x222>
 8000598:	4542      	cmp	r2, r8
 800059a:	d2c2      	bcs.n	8000522 <__udivmoddi4+0x222>
 800059c:	f1a9 0102 	sub.w	r1, r9, #2
 80005a0:	443a      	add	r2, r7
 80005a2:	e7be      	b.n	8000522 <__udivmoddi4+0x222>
 80005a4:	45f0      	cmp	r8, lr
 80005a6:	d29d      	bcs.n	80004e4 <__udivmoddi4+0x1e4>
 80005a8:	ebbe 0302 	subs.w	r3, lr, r2
 80005ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b0:	3801      	subs	r0, #1
 80005b2:	46e1      	mov	r9, ip
 80005b4:	e796      	b.n	80004e4 <__udivmoddi4+0x1e4>
 80005b6:	eba7 0909 	sub.w	r9, r7, r9
 80005ba:	4449      	add	r1, r9
 80005bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c4:	fb09 f804 	mul.w	r8, r9, r4
 80005c8:	e7db      	b.n	8000582 <__udivmoddi4+0x282>
 80005ca:	4673      	mov	r3, lr
 80005cc:	e77f      	b.n	80004ce <__udivmoddi4+0x1ce>
 80005ce:	4650      	mov	r0, sl
 80005d0:	e766      	b.n	80004a0 <__udivmoddi4+0x1a0>
 80005d2:	4608      	mov	r0, r1
 80005d4:	e6fd      	b.n	80003d2 <__udivmoddi4+0xd2>
 80005d6:	443b      	add	r3, r7
 80005d8:	3a02      	subs	r2, #2
 80005da:	e733      	b.n	8000444 <__udivmoddi4+0x144>
 80005dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e0:	443b      	add	r3, r7
 80005e2:	e71c      	b.n	800041e <__udivmoddi4+0x11e>
 80005e4:	4649      	mov	r1, r9
 80005e6:	e79c      	b.n	8000522 <__udivmoddi4+0x222>
 80005e8:	eba1 0109 	sub.w	r1, r1, r9
 80005ec:	46c4      	mov	ip, r8
 80005ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80005f2:	fb09 f804 	mul.w	r8, r9, r4
 80005f6:	e7c4      	b.n	8000582 <__udivmoddi4+0x282>

080005f8 <__aeabi_idiv0>:
 80005f8:	4770      	bx	lr
 80005fa:	bf00      	nop

080005fc <uart_print>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

static void uart_print(const char *msg)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b082      	sub	sp, #8
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
 8000604:	6878      	ldr	r0, [r7, #4]
 8000606:	f7ff fe0b 	bl	8000220 <strlen>
 800060a:	4603      	mov	r3, r0
 800060c:	b29a      	uxth	r2, r3
 800060e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000612:	6879      	ldr	r1, [r7, #4]
 8000614:	4803      	ldr	r0, [pc, #12]	@ (8000624 <uart_print+0x28>)
 8000616:	f002 fd91 	bl	800313c <HAL_UART_Transmit>
}
 800061a:	bf00      	nop
 800061c:	3708      	adds	r7, #8
 800061e:	46bd      	mov	sp, r7
 8000620:	bd80      	pop	{r7, pc}
 8000622:	bf00      	nop
 8000624:	200000cc 	.word	0x200000cc

08000628 <am2301b_read_status>:
  return crc;
}

// Read one status byte (command 0x71)
static HAL_StatusTypeDef am2301b_read_status(I2C_HandleTypeDef *hi2c, uint8_t *status)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	b086      	sub	sp, #24
 800062c:	af02      	add	r7, sp, #8
 800062e:	6078      	str	r0, [r7, #4]
 8000630:	6039      	str	r1, [r7, #0]
  uint8_t cmd = 0x71;
 8000632:	2371      	movs	r3, #113	@ 0x71
 8000634:	73bb      	strb	r3, [r7, #14]
  HAL_StatusTypeDef ok;

  ok = HAL_I2C_Master_Transmit(hi2c, AM2301B_ADDR_8BIT, &cmd, 1, 100);
 8000636:	f107 020e 	add.w	r2, r7, #14
 800063a:	2364      	movs	r3, #100	@ 0x64
 800063c:	9300      	str	r3, [sp, #0]
 800063e:	2301      	movs	r3, #1
 8000640:	2170      	movs	r1, #112	@ 0x70
 8000642:	6878      	ldr	r0, [r7, #4]
 8000644:	f000 ffae 	bl	80015a4 <HAL_I2C_Master_Transmit>
 8000648:	4603      	mov	r3, r0
 800064a:	73fb      	strb	r3, [r7, #15]
  if (ok != HAL_OK) return ok;
 800064c:	7bfb      	ldrb	r3, [r7, #15]
 800064e:	2b00      	cmp	r3, #0
 8000650:	d001      	beq.n	8000656 <am2301b_read_status+0x2e>
 8000652:	7bfb      	ldrb	r3, [r7, #15]
 8000654:	e008      	b.n	8000668 <am2301b_read_status+0x40>

  return HAL_I2C_Master_Receive(hi2c, AM2301B_ADDR_8BIT, status, 1, 100);
 8000656:	2364      	movs	r3, #100	@ 0x64
 8000658:	9300      	str	r3, [sp, #0]
 800065a:	2301      	movs	r3, #1
 800065c:	683a      	ldr	r2, [r7, #0]
 800065e:	2170      	movs	r1, #112	@ 0x70
 8000660:	6878      	ldr	r0, [r7, #4]
 8000662:	f001 f8b7 	bl	80017d4 <HAL_I2C_Master_Receive>
 8000666:	4603      	mov	r3, r0
}
 8000668:	4618      	mov	r0, r3
 800066a:	3710      	adds	r7, #16
 800066c:	46bd      	mov	sp, r7
 800066e:	bd80      	pop	{r7, pc}

08000670 <am2301b_trigger_measurement>:

// Trigger measurement (0xAC 0x33 0x00)
static HAL_StatusTypeDef am2301b_trigger_measurement(I2C_HandleTypeDef *hi2c)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	b086      	sub	sp, #24
 8000674:	af02      	add	r7, sp, #8
 8000676:	6078      	str	r0, [r7, #4]
  uint8_t cmd[3] = {0xAC, 0x33, 0x00};
 8000678:	4a0b      	ldr	r2, [pc, #44]	@ (80006a8 <am2301b_trigger_measurement+0x38>)
 800067a:	f107 030c 	add.w	r3, r7, #12
 800067e:	6812      	ldr	r2, [r2, #0]
 8000680:	4611      	mov	r1, r2
 8000682:	8019      	strh	r1, [r3, #0]
 8000684:	3302      	adds	r3, #2
 8000686:	0c12      	lsrs	r2, r2, #16
 8000688:	701a      	strb	r2, [r3, #0]
  return HAL_I2C_Master_Transmit(hi2c, AM2301B_ADDR_8BIT, cmd, sizeof(cmd), 100);
 800068a:	f107 020c 	add.w	r2, r7, #12
 800068e:	2364      	movs	r3, #100	@ 0x64
 8000690:	9300      	str	r3, [sp, #0]
 8000692:	2303      	movs	r3, #3
 8000694:	2170      	movs	r1, #112	@ 0x70
 8000696:	6878      	ldr	r0, [r7, #4]
 8000698:	f000 ff84 	bl	80015a4 <HAL_I2C_Master_Transmit>
 800069c:	4603      	mov	r3, r0
}
 800069e:	4618      	mov	r0, r3
 80006a0:	3710      	adds	r7, #16
 80006a2:	46bd      	mov	sp, r7
 80006a4:	bd80      	pop	{r7, pc}
 80006a6:	bf00      	nop
 80006a8:	08004814 	.word	0x08004814

080006ac <am2301b_read_data6>:

// Read 6 data bytes
static HAL_StatusTypeDef am2301b_read_data6(I2C_HandleTypeDef *hi2c, uint8_t data6[6])
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b084      	sub	sp, #16
 80006b0:	af02      	add	r7, sp, #8
 80006b2:	6078      	str	r0, [r7, #4]
 80006b4:	6039      	str	r1, [r7, #0]
  return HAL_I2C_Master_Receive(hi2c, AM2301B_ADDR_8BIT, data6, 6, 200);
 80006b6:	23c8      	movs	r3, #200	@ 0xc8
 80006b8:	9300      	str	r3, [sp, #0]
 80006ba:	2306      	movs	r3, #6
 80006bc:	683a      	ldr	r2, [r7, #0]
 80006be:	2170      	movs	r1, #112	@ 0x70
 80006c0:	6878      	ldr	r0, [r7, #4]
 80006c2:	f001 f887 	bl	80017d4 <HAL_I2C_Master_Receive>
 80006c6:	4603      	mov	r3, r0
}
 80006c8:	4618      	mov	r0, r3
 80006ca:	3708      	adds	r7, #8
 80006cc:	46bd      	mov	sp, r7
 80006ce:	bd80      	pop	{r7, pc}

080006d0 <am2301b_convert>:

// Convert raw bytes to humidity (%) and temperature (°C)
static void am2301b_convert(const uint8_t d[6], float *rh_percent, float *temp_c)
{
 80006d0:	b480      	push	{r7}
 80006d2:	b087      	sub	sp, #28
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	60f8      	str	r0, [r7, #12]
 80006d8:	60b9      	str	r1, [r7, #8]
 80006da:	607a      	str	r2, [r7, #4]

  // d0 = status, then 20-bit humidity, then 20-bit temperature in remaining bits.
  // humidity_raw = d1<<12 | d2<<4 | (d3>>4)
  // temp_raw     = (d3&0x0F)<<16 | d4<<8 | d5

  uint32_t humidity_raw = ((uint32_t)d[1] << 12) | ((uint32_t)d[2] << 4) | ((uint32_t)(d[3] >> 4));
 80006dc:	68fb      	ldr	r3, [r7, #12]
 80006de:	3301      	adds	r3, #1
 80006e0:	781b      	ldrb	r3, [r3, #0]
 80006e2:	031a      	lsls	r2, r3, #12
 80006e4:	68fb      	ldr	r3, [r7, #12]
 80006e6:	3302      	adds	r3, #2
 80006e8:	781b      	ldrb	r3, [r3, #0]
 80006ea:	011b      	lsls	r3, r3, #4
 80006ec:	4313      	orrs	r3, r2
 80006ee:	68fa      	ldr	r2, [r7, #12]
 80006f0:	3203      	adds	r2, #3
 80006f2:	7812      	ldrb	r2, [r2, #0]
 80006f4:	0912      	lsrs	r2, r2, #4
 80006f6:	b2d2      	uxtb	r2, r2
 80006f8:	4313      	orrs	r3, r2
 80006fa:	617b      	str	r3, [r7, #20]
  uint32_t temp_raw     = ((uint32_t)(d[3] & 0x0F) << 16) | ((uint32_t)d[4] << 8) | (uint32_t)d[5];
 80006fc:	68fb      	ldr	r3, [r7, #12]
 80006fe:	3303      	adds	r3, #3
 8000700:	781b      	ldrb	r3, [r3, #0]
 8000702:	041b      	lsls	r3, r3, #16
 8000704:	f403 2270 	and.w	r2, r3, #983040	@ 0xf0000
 8000708:	68fb      	ldr	r3, [r7, #12]
 800070a:	3304      	adds	r3, #4
 800070c:	781b      	ldrb	r3, [r3, #0]
 800070e:	021b      	lsls	r3, r3, #8
 8000710:	4313      	orrs	r3, r2
 8000712:	68fa      	ldr	r2, [r7, #12]
 8000714:	3205      	adds	r2, #5
 8000716:	7812      	ldrb	r2, [r2, #0]
 8000718:	4313      	orrs	r3, r2
 800071a:	613b      	str	r3, [r7, #16]

  // RH[%] = (SRH / 2^20) * 100
  // T[°C] = (ST / 2^20) * 200 - 50
  *rh_percent = ((float)humidity_raw * 100.0f) / 1048576.0f; // 2^20
 800071c:	697b      	ldr	r3, [r7, #20]
 800071e:	ee07 3a90 	vmov	s15, r3
 8000722:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000726:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8000770 <am2301b_convert+0xa0>
 800072a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800072e:	eddf 6a11 	vldr	s13, [pc, #68]	@ 8000774 <am2301b_convert+0xa4>
 8000732:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000736:	68bb      	ldr	r3, [r7, #8]
 8000738:	edc3 7a00 	vstr	s15, [r3]
  *temp_c     = ((float)temp_raw     * 200.0f) / 1048576.0f - 50.0f;
 800073c:	693b      	ldr	r3, [r7, #16]
 800073e:	ee07 3a90 	vmov	s15, r3
 8000742:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000746:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8000778 <am2301b_convert+0xa8>
 800074a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800074e:	eddf 6a09 	vldr	s13, [pc, #36]	@ 8000774 <am2301b_convert+0xa4>
 8000752:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000756:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 800077c <am2301b_convert+0xac>
 800075a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	edc3 7a00 	vstr	s15, [r3]
}
 8000764:	bf00      	nop
 8000766:	371c      	adds	r7, #28
 8000768:	46bd      	mov	sp, r7
 800076a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800076e:	4770      	bx	lr
 8000770:	42c80000 	.word	0x42c80000
 8000774:	49800000 	.word	0x49800000
 8000778:	43480000 	.word	0x43480000
 800077c:	42480000 	.word	0x42480000

08000780 <am2301b_read>:

// returns HAL_OK on success, else HAL error
static HAL_StatusTypeDef am2301b_read(float *rh_percent, float *temp_c)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	b086      	sub	sp, #24
 8000784:	af00      	add	r7, sp, #0
 8000786:	6078      	str	r0, [r7, #4]
 8000788:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ok;
  uint8_t status = 0;
 800078a:	2300      	movs	r3, #0
 800078c:	74bb      	strb	r3, [r7, #18]

  // Read status (0x71).
  ok = am2301b_read_status(&hi2c1, &status);
 800078e:	f107 0312 	add.w	r3, r7, #18
 8000792:	4619      	mov	r1, r3
 8000794:	482c      	ldr	r0, [pc, #176]	@ (8000848 <am2301b_read+0xc8>)
 8000796:	f7ff ff47 	bl	8000628 <am2301b_read_status>
 800079a:	4603      	mov	r3, r0
 800079c:	74fb      	strb	r3, [r7, #19]
  if (ok != HAL_OK) return ok;
 800079e:	7cfb      	ldrb	r3, [r7, #19]
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d001      	beq.n	80007a8 <am2301b_read+0x28>
 80007a4:	7cfb      	ldrb	r3, [r7, #19]
 80007a6:	e04b      	b.n	8000840 <am2301b_read+0xc0>

  // Trigger measurement
  ok = am2301b_trigger_measurement(&hi2c1);
 80007a8:	4827      	ldr	r0, [pc, #156]	@ (8000848 <am2301b_read+0xc8>)
 80007aa:	f7ff ff61 	bl	8000670 <am2301b_trigger_measurement>
 80007ae:	4603      	mov	r3, r0
 80007b0:	74fb      	strb	r3, [r7, #19]
  if (ok != HAL_OK) return ok;
 80007b2:	7cfb      	ldrb	r3, [r7, #19]
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d001      	beq.n	80007bc <am2301b_read+0x3c>
 80007b8:	7cfb      	ldrb	r3, [r7, #19]
 80007ba:	e041      	b.n	8000840 <am2301b_read+0xc0>

  // Wait >=80ms, then poll busy bit (Bit7) until 0
  HAL_Delay(80);
 80007bc:	2050      	movs	r0, #80	@ 0x50
 80007be:	f000 fbcd 	bl	8000f5c <HAL_Delay>

  for (int tries = 0; tries < 10; tries++) {
 80007c2:	2300      	movs	r3, #0
 80007c4:	617b      	str	r3, [r7, #20]
 80007c6:	e016      	b.n	80007f6 <am2301b_read+0x76>
    ok = am2301b_read_status(&hi2c1, &status);
 80007c8:	f107 0312 	add.w	r3, r7, #18
 80007cc:	4619      	mov	r1, r3
 80007ce:	481e      	ldr	r0, [pc, #120]	@ (8000848 <am2301b_read+0xc8>)
 80007d0:	f7ff ff2a 	bl	8000628 <am2301b_read_status>
 80007d4:	4603      	mov	r3, r0
 80007d6:	74fb      	strb	r3, [r7, #19]
    if (ok != HAL_OK) return ok;
 80007d8:	7cfb      	ldrb	r3, [r7, #19]
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d001      	beq.n	80007e2 <am2301b_read+0x62>
 80007de:	7cfb      	ldrb	r3, [r7, #19]
 80007e0:	e02e      	b.n	8000840 <am2301b_read+0xc0>

    if ((status & 0x80) == 0) break; // Bit7 == 0 => ready
 80007e2:	7cbb      	ldrb	r3, [r7, #18]
 80007e4:	b25b      	sxtb	r3, r3
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	da09      	bge.n	80007fe <am2301b_read+0x7e>
    HAL_Delay(10);
 80007ea:	200a      	movs	r0, #10
 80007ec:	f000 fbb6 	bl	8000f5c <HAL_Delay>
  for (int tries = 0; tries < 10; tries++) {
 80007f0:	697b      	ldr	r3, [r7, #20]
 80007f2:	3301      	adds	r3, #1
 80007f4:	617b      	str	r3, [r7, #20]
 80007f6:	697b      	ldr	r3, [r7, #20]
 80007f8:	2b09      	cmp	r3, #9
 80007fa:	dde5      	ble.n	80007c8 <am2301b_read+0x48>
 80007fc:	e000      	b.n	8000800 <am2301b_read+0x80>
    if ((status & 0x80) == 0) break; // Bit7 == 0 => ready
 80007fe:	bf00      	nop
  }

  if (status & 0x80) {
 8000800:	7cbb      	ldrb	r3, [r7, #18]
 8000802:	b25b      	sxtb	r3, r3
 8000804:	2b00      	cmp	r3, #0
 8000806:	da01      	bge.n	800080c <am2301b_read+0x8c>
    // still busy after polling
    return HAL_TIMEOUT;
 8000808:	2303      	movs	r3, #3
 800080a:	e019      	b.n	8000840 <am2301b_read+0xc0>
  }

  // Read 6 bytes
  uint8_t d[6] = {0};
 800080c:	f107 030c 	add.w	r3, r7, #12
 8000810:	2200      	movs	r2, #0
 8000812:	601a      	str	r2, [r3, #0]
 8000814:	809a      	strh	r2, [r3, #4]
  ok = am2301b_read_data6(&hi2c1, d);
 8000816:	f107 030c 	add.w	r3, r7, #12
 800081a:	4619      	mov	r1, r3
 800081c:	480a      	ldr	r0, [pc, #40]	@ (8000848 <am2301b_read+0xc8>)
 800081e:	f7ff ff45 	bl	80006ac <am2301b_read_data6>
 8000822:	4603      	mov	r3, r0
 8000824:	74fb      	strb	r3, [r7, #19]
  if (ok != HAL_OK) return ok;
 8000826:	7cfb      	ldrb	r3, [r7, #19]
 8000828:	2b00      	cmp	r3, #0
 800082a:	d001      	beq.n	8000830 <am2301b_read+0xb0>
 800082c:	7cfb      	ldrb	r3, [r7, #19]
 800082e:	e007      	b.n	8000840 <am2301b_read+0xc0>

  // Convert
  am2301b_convert(d, rh_percent, temp_c);
 8000830:	f107 030c 	add.w	r3, r7, #12
 8000834:	683a      	ldr	r2, [r7, #0]
 8000836:	6879      	ldr	r1, [r7, #4]
 8000838:	4618      	mov	r0, r3
 800083a:	f7ff ff49 	bl	80006d0 <am2301b_convert>

  return HAL_OK;
 800083e:	2300      	movs	r3, #0
}
 8000840:	4618      	mov	r0, r3
 8000842:	3718      	adds	r7, #24
 8000844:	46bd      	mov	sp, r7
 8000846:	bd80      	pop	{r7, pc}
 8000848:	20000078 	.word	0x20000078

0800084c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800084c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800084e:	b0a5      	sub	sp, #148	@ 0x94
 8000850:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000852:	f000 fb12 	bl	8000e7a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000856:	f000 f8a3 	bl	80009a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800085a:	f000 f96d 	bl	8000b38 <MX_GPIO_Init>
  MX_I2C1_Init();
 800085e:	f000 f8df 	bl	8000a20 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8000862:	f000 f91d 	bl	8000aa0 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_Delay(150);
 8000866:	2096      	movs	r0, #150	@ 0x96
 8000868:	f000 fb78 	bl	8000f5c <HAL_Delay>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  float rh = 0.0f, tc = 0.0f;
 800086c:	f04f 0300 	mov.w	r3, #0
 8000870:	66bb      	str	r3, [r7, #104]	@ 0x68
 8000872:	f04f 0300 	mov.w	r3, #0
 8000876:	667b      	str	r3, [r7, #100]	@ 0x64
	  char buf[96];

	  if (am2301b_read(&rh, &tc) == HAL_OK)
 8000878:	f107 0264 	add.w	r2, r7, #100	@ 0x64
 800087c:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8000880:	4611      	mov	r1, r2
 8000882:	4618      	mov	r0, r3
 8000884:	f7ff ff7c 	bl	8000780 <am2301b_read>
 8000888:	4603      	mov	r3, r0
 800088a:	2b00      	cmp	r3, #0
 800088c:	d17a      	bne.n	8000984 <main+0x138>
	  {
	    int rh_x10 = (int)(rh * 10.0f);   // humidity ×10
 800088e:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8000892:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8000896:	ee67 7a87 	vmul.f32	s15, s15, s14
 800089a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800089e:	ee17 3a90 	vmov	r3, s15
 80008a2:	677b      	str	r3, [r7, #116]	@ 0x74
	    int tc_x10 = (int)(tc * 10.0f);   // Celsius ×10
 80008a4:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 80008a8:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80008ac:	ee67 7a87 	vmul.f32	s15, s15, s14
 80008b0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80008b4:	ee17 3a90 	vmov	r3, s15
 80008b8:	673b      	str	r3, [r7, #112]	@ 0x70

	    // Fahrenheit ×10: F = C * 9/5 + 32
	    int tf_x10 = (tc_x10 * 9) / 5 + 320;
 80008ba:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80008bc:	4613      	mov	r3, r2
 80008be:	00db      	lsls	r3, r3, #3
 80008c0:	4413      	add	r3, r2
 80008c2:	4a34      	ldr	r2, [pc, #208]	@ (8000994 <main+0x148>)
 80008c4:	fb82 1203 	smull	r1, r2, r2, r3
 80008c8:	1052      	asrs	r2, r2, #1
 80008ca:	17db      	asrs	r3, r3, #31
 80008cc:	1ad3      	subs	r3, r2, r3
 80008ce:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 80008d2:	66fb      	str	r3, [r7, #108]	@ 0x6c

	    snprintf(buf, sizeof(buf),
 80008d4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80008d6:	4a2f      	ldr	r2, [pc, #188]	@ (8000994 <main+0x148>)
 80008d8:	fb82 1203 	smull	r1, r2, r2, r3
 80008dc:	1092      	asrs	r2, r2, #2
 80008de:	17db      	asrs	r3, r3, #31
 80008e0:	eba2 0e03 	sub.w	lr, r2, r3
	             "Humidity: %d.%d %%RH, Temp: %d.%d C / %d.%d F\r\n",
	             rh_x10 / 10, abs(rh_x10 % 10),
 80008e4:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 80008e6:	4b2b      	ldr	r3, [pc, #172]	@ (8000994 <main+0x148>)
 80008e8:	fb83 2301 	smull	r2, r3, r3, r1
 80008ec:	109a      	asrs	r2, r3, #2
 80008ee:	17cb      	asrs	r3, r1, #31
 80008f0:	1ad2      	subs	r2, r2, r3
 80008f2:	4613      	mov	r3, r2
 80008f4:	009b      	lsls	r3, r3, #2
 80008f6:	4413      	add	r3, r2
 80008f8:	005b      	lsls	r3, r3, #1
 80008fa:	1aca      	subs	r2, r1, r3
	    snprintf(buf, sizeof(buf),
 80008fc:	ea82 70e2 	eor.w	r0, r2, r2, asr #31
 8000900:	eba0 70e2 	sub.w	r0, r0, r2, asr #31
 8000904:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8000906:	4a23      	ldr	r2, [pc, #140]	@ (8000994 <main+0x148>)
 8000908:	fb82 1203 	smull	r1, r2, r2, r3
 800090c:	1092      	asrs	r2, r2, #2
 800090e:	17db      	asrs	r3, r3, #31
 8000910:	1ad4      	subs	r4, r2, r3
	             tc_x10 / 10, abs(tc_x10 % 10),
 8000912:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 8000914:	4b1f      	ldr	r3, [pc, #124]	@ (8000994 <main+0x148>)
 8000916:	fb83 2301 	smull	r2, r3, r3, r1
 800091a:	109a      	asrs	r2, r3, #2
 800091c:	17cb      	asrs	r3, r1, #31
 800091e:	1ad2      	subs	r2, r2, r3
 8000920:	4613      	mov	r3, r2
 8000922:	009b      	lsls	r3, r3, #2
 8000924:	4413      	add	r3, r2
 8000926:	005b      	lsls	r3, r3, #1
 8000928:	1aca      	subs	r2, r1, r3
	    snprintf(buf, sizeof(buf),
 800092a:	ea82 75e2 	eor.w	r5, r2, r2, asr #31
 800092e:	eba5 75e2 	sub.w	r5, r5, r2, asr #31
 8000932:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000934:	4a17      	ldr	r2, [pc, #92]	@ (8000994 <main+0x148>)
 8000936:	fb82 1203 	smull	r1, r2, r2, r3
 800093a:	1092      	asrs	r2, r2, #2
 800093c:	17db      	asrs	r3, r3, #31
 800093e:	1ad6      	subs	r6, r2, r3
	             tf_x10 / 10, abs(tf_x10 % 10));
 8000940:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8000942:	4b14      	ldr	r3, [pc, #80]	@ (8000994 <main+0x148>)
 8000944:	fb83 2301 	smull	r2, r3, r3, r1
 8000948:	109a      	asrs	r2, r3, #2
 800094a:	17cb      	asrs	r3, r1, #31
 800094c:	1ad2      	subs	r2, r2, r3
 800094e:	4613      	mov	r3, r2
 8000950:	009b      	lsls	r3, r3, #2
 8000952:	4413      	add	r3, r2
 8000954:	005b      	lsls	r3, r3, #1
 8000956:	1aca      	subs	r2, r1, r3
	    snprintf(buf, sizeof(buf),
 8000958:	ea82 73e2 	eor.w	r3, r2, r2, asr #31
 800095c:	eba3 73e2 	sub.w	r3, r3, r2, asr #31
 8000960:	f107 0c04 	add.w	ip, r7, #4
 8000964:	9304      	str	r3, [sp, #16]
 8000966:	9603      	str	r6, [sp, #12]
 8000968:	9502      	str	r5, [sp, #8]
 800096a:	9401      	str	r4, [sp, #4]
 800096c:	9000      	str	r0, [sp, #0]
 800096e:	4673      	mov	r3, lr
 8000970:	4a09      	ldr	r2, [pc, #36]	@ (8000998 <main+0x14c>)
 8000972:	2160      	movs	r1, #96	@ 0x60
 8000974:	4660      	mov	r0, ip
 8000976:	f003 fa8d 	bl	8003e94 <sniprintf>

	    uart_print(buf);
 800097a:	1d3b      	adds	r3, r7, #4
 800097c:	4618      	mov	r0, r3
 800097e:	f7ff fe3d 	bl	80005fc <uart_print>
 8000982:	e002      	b.n	800098a <main+0x13e>
	  }
	  else
	  {
	    uart_print("AM2301B read error\r\n");
 8000984:	4805      	ldr	r0, [pc, #20]	@ (800099c <main+0x150>)
 8000986:	f7ff fe39 	bl	80005fc <uart_print>
	  }

	  HAL_Delay(2000);
 800098a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800098e:	f000 fae5 	bl	8000f5c <HAL_Delay>
  {
 8000992:	e76b      	b.n	800086c <main+0x20>
 8000994:	66666667 	.word	0x66666667
 8000998:	08004818 	.word	0x08004818
 800099c:	08004848 	.word	0x08004848

080009a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b094      	sub	sp, #80	@ 0x50
 80009a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009a6:	f107 0318 	add.w	r3, r7, #24
 80009aa:	2238      	movs	r2, #56	@ 0x38
 80009ac:	2100      	movs	r1, #0
 80009ae:	4618      	mov	r0, r3
 80009b0:	f003 faa6 	bl	8003f00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009b4:	1d3b      	adds	r3, r7, #4
 80009b6:	2200      	movs	r2, #0
 80009b8:	601a      	str	r2, [r3, #0]
 80009ba:	605a      	str	r2, [r3, #4]
 80009bc:	609a      	str	r2, [r3, #8]
 80009be:	60da      	str	r2, [r3, #12]
 80009c0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80009c2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80009c6:	f001 fb39 	bl	800203c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80009ca:	2302      	movs	r3, #2
 80009cc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80009ce:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80009d2:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80009d4:	2340      	movs	r3, #64	@ 0x40
 80009d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80009d8:	2300      	movs	r3, #0
 80009da:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009dc:	f107 0318 	add.w	r3, r7, #24
 80009e0:	4618      	mov	r0, r3
 80009e2:	f001 fbdf 	bl	80021a4 <HAL_RCC_OscConfig>
 80009e6:	4603      	mov	r3, r0
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d001      	beq.n	80009f0 <SystemClock_Config+0x50>
  {
    Error_Handler();
 80009ec:	f000 f8c8 	bl	8000b80 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009f0:	230f      	movs	r3, #15
 80009f2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80009f4:	2301      	movs	r3, #1
 80009f6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009f8:	2300      	movs	r3, #0
 80009fa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80009fc:	2300      	movs	r3, #0
 80009fe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a00:	2300      	movs	r3, #0
 8000a02:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000a04:	1d3b      	adds	r3, r7, #4
 8000a06:	2100      	movs	r1, #0
 8000a08:	4618      	mov	r0, r3
 8000a0a:	f001 fedd 	bl	80027c8 <HAL_RCC_ClockConfig>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d001      	beq.n	8000a18 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000a14:	f000 f8b4 	bl	8000b80 <Error_Handler>
  }
}
 8000a18:	bf00      	nop
 8000a1a:	3750      	adds	r7, #80	@ 0x50
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bd80      	pop	{r7, pc}

08000a20 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000a24:	4b1b      	ldr	r3, [pc, #108]	@ (8000a94 <MX_I2C1_Init+0x74>)
 8000a26:	4a1c      	ldr	r2, [pc, #112]	@ (8000a98 <MX_I2C1_Init+0x78>)
 8000a28:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00503D58;
 8000a2a:	4b1a      	ldr	r3, [pc, #104]	@ (8000a94 <MX_I2C1_Init+0x74>)
 8000a2c:	4a1b      	ldr	r2, [pc, #108]	@ (8000a9c <MX_I2C1_Init+0x7c>)
 8000a2e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000a30:	4b18      	ldr	r3, [pc, #96]	@ (8000a94 <MX_I2C1_Init+0x74>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a36:	4b17      	ldr	r3, [pc, #92]	@ (8000a94 <MX_I2C1_Init+0x74>)
 8000a38:	2201      	movs	r2, #1
 8000a3a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a3c:	4b15      	ldr	r3, [pc, #84]	@ (8000a94 <MX_I2C1_Init+0x74>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000a42:	4b14      	ldr	r3, [pc, #80]	@ (8000a94 <MX_I2C1_Init+0x74>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000a48:	4b12      	ldr	r3, [pc, #72]	@ (8000a94 <MX_I2C1_Init+0x74>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a4e:	4b11      	ldr	r3, [pc, #68]	@ (8000a94 <MX_I2C1_Init+0x74>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a54:	4b0f      	ldr	r3, [pc, #60]	@ (8000a94 <MX_I2C1_Init+0x74>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000a5a:	480e      	ldr	r0, [pc, #56]	@ (8000a94 <MX_I2C1_Init+0x74>)
 8000a5c:	f000 fd06 	bl	800146c <HAL_I2C_Init>
 8000a60:	4603      	mov	r3, r0
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d001      	beq.n	8000a6a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000a66:	f000 f88b 	bl	8000b80 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000a6a:	2100      	movs	r1, #0
 8000a6c:	4809      	ldr	r0, [pc, #36]	@ (8000a94 <MX_I2C1_Init+0x74>)
 8000a6e:	f001 fa4d 	bl	8001f0c <HAL_I2CEx_ConfigAnalogFilter>
 8000a72:	4603      	mov	r3, r0
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d001      	beq.n	8000a7c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000a78:	f000 f882 	bl	8000b80 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000a7c:	2100      	movs	r1, #0
 8000a7e:	4805      	ldr	r0, [pc, #20]	@ (8000a94 <MX_I2C1_Init+0x74>)
 8000a80:	f001 fa8f 	bl	8001fa2 <HAL_I2CEx_ConfigDigitalFilter>
 8000a84:	4603      	mov	r3, r0
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d001      	beq.n	8000a8e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000a8a:	f000 f879 	bl	8000b80 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000a8e:	bf00      	nop
 8000a90:	bd80      	pop	{r7, pc}
 8000a92:	bf00      	nop
 8000a94:	20000078 	.word	0x20000078
 8000a98:	40005400 	.word	0x40005400
 8000a9c:	00503d58 	.word	0x00503d58

08000aa0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000aa4:	4b22      	ldr	r3, [pc, #136]	@ (8000b30 <MX_USART2_UART_Init+0x90>)
 8000aa6:	4a23      	ldr	r2, [pc, #140]	@ (8000b34 <MX_USART2_UART_Init+0x94>)
 8000aa8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000aaa:	4b21      	ldr	r3, [pc, #132]	@ (8000b30 <MX_USART2_UART_Init+0x90>)
 8000aac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000ab0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000ab2:	4b1f      	ldr	r3, [pc, #124]	@ (8000b30 <MX_USART2_UART_Init+0x90>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000ab8:	4b1d      	ldr	r3, [pc, #116]	@ (8000b30 <MX_USART2_UART_Init+0x90>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000abe:	4b1c      	ldr	r3, [pc, #112]	@ (8000b30 <MX_USART2_UART_Init+0x90>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000ac4:	4b1a      	ldr	r3, [pc, #104]	@ (8000b30 <MX_USART2_UART_Init+0x90>)
 8000ac6:	220c      	movs	r2, #12
 8000ac8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000aca:	4b19      	ldr	r3, [pc, #100]	@ (8000b30 <MX_USART2_UART_Init+0x90>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ad0:	4b17      	ldr	r3, [pc, #92]	@ (8000b30 <MX_USART2_UART_Init+0x90>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ad6:	4b16      	ldr	r3, [pc, #88]	@ (8000b30 <MX_USART2_UART_Init+0x90>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000adc:	4b14      	ldr	r3, [pc, #80]	@ (8000b30 <MX_USART2_UART_Init+0x90>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ae2:	4b13      	ldr	r3, [pc, #76]	@ (8000b30 <MX_USART2_UART_Init+0x90>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000ae8:	4811      	ldr	r0, [pc, #68]	@ (8000b30 <MX_USART2_UART_Init+0x90>)
 8000aea:	f002 fad7 	bl	800309c <HAL_UART_Init>
 8000aee:	4603      	mov	r3, r0
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d001      	beq.n	8000af8 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000af4:	f000 f844 	bl	8000b80 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000af8:	2100      	movs	r1, #0
 8000afa:	480d      	ldr	r0, [pc, #52]	@ (8000b30 <MX_USART2_UART_Init+0x90>)
 8000afc:	f003 f900 	bl	8003d00 <HAL_UARTEx_SetTxFifoThreshold>
 8000b00:	4603      	mov	r3, r0
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d001      	beq.n	8000b0a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000b06:	f000 f83b 	bl	8000b80 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b0a:	2100      	movs	r1, #0
 8000b0c:	4808      	ldr	r0, [pc, #32]	@ (8000b30 <MX_USART2_UART_Init+0x90>)
 8000b0e:	f003 f935 	bl	8003d7c <HAL_UARTEx_SetRxFifoThreshold>
 8000b12:	4603      	mov	r3, r0
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d001      	beq.n	8000b1c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000b18:	f000 f832 	bl	8000b80 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000b1c:	4804      	ldr	r0, [pc, #16]	@ (8000b30 <MX_USART2_UART_Init+0x90>)
 8000b1e:	f003 f8b6 	bl	8003c8e <HAL_UARTEx_DisableFifoMode>
 8000b22:	4603      	mov	r3, r0
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d001      	beq.n	8000b2c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000b28:	f000 f82a 	bl	8000b80 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000b2c:	bf00      	nop
 8000b2e:	bd80      	pop	{r7, pc}
 8000b30:	200000cc 	.word	0x200000cc
 8000b34:	40004400 	.word	0x40004400

08000b38 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	b083      	sub	sp, #12
 8000b3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b3e:	4b0f      	ldr	r3, [pc, #60]	@ (8000b7c <MX_GPIO_Init+0x44>)
 8000b40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b42:	4a0e      	ldr	r2, [pc, #56]	@ (8000b7c <MX_GPIO_Init+0x44>)
 8000b44:	f043 0301 	orr.w	r3, r3, #1
 8000b48:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b4a:	4b0c      	ldr	r3, [pc, #48]	@ (8000b7c <MX_GPIO_Init+0x44>)
 8000b4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b4e:	f003 0301 	and.w	r3, r3, #1
 8000b52:	607b      	str	r3, [r7, #4]
 8000b54:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b56:	4b09      	ldr	r3, [pc, #36]	@ (8000b7c <MX_GPIO_Init+0x44>)
 8000b58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b5a:	4a08      	ldr	r2, [pc, #32]	@ (8000b7c <MX_GPIO_Init+0x44>)
 8000b5c:	f043 0302 	orr.w	r3, r3, #2
 8000b60:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b62:	4b06      	ldr	r3, [pc, #24]	@ (8000b7c <MX_GPIO_Init+0x44>)
 8000b64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b66:	f003 0302 	and.w	r3, r3, #2
 8000b6a:	603b      	str	r3, [r7, #0]
 8000b6c:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000b6e:	bf00      	nop
 8000b70:	370c      	adds	r7, #12
 8000b72:	46bd      	mov	sp, r7
 8000b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b78:	4770      	bx	lr
 8000b7a:	bf00      	nop
 8000b7c:	40021000 	.word	0x40021000

08000b80 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b80:	b480      	push	{r7}
 8000b82:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b84:	b672      	cpsid	i
}
 8000b86:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b88:	bf00      	nop
 8000b8a:	e7fd      	b.n	8000b88 <Error_Handler+0x8>

08000b8c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b082      	sub	sp, #8
 8000b90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b92:	4b0f      	ldr	r3, [pc, #60]	@ (8000bd0 <HAL_MspInit+0x44>)
 8000b94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b96:	4a0e      	ldr	r2, [pc, #56]	@ (8000bd0 <HAL_MspInit+0x44>)
 8000b98:	f043 0301 	orr.w	r3, r3, #1
 8000b9c:	6613      	str	r3, [r2, #96]	@ 0x60
 8000b9e:	4b0c      	ldr	r3, [pc, #48]	@ (8000bd0 <HAL_MspInit+0x44>)
 8000ba0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ba2:	f003 0301 	and.w	r3, r3, #1
 8000ba6:	607b      	str	r3, [r7, #4]
 8000ba8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000baa:	4b09      	ldr	r3, [pc, #36]	@ (8000bd0 <HAL_MspInit+0x44>)
 8000bac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bae:	4a08      	ldr	r2, [pc, #32]	@ (8000bd0 <HAL_MspInit+0x44>)
 8000bb0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000bb4:	6593      	str	r3, [r2, #88]	@ 0x58
 8000bb6:	4b06      	ldr	r3, [pc, #24]	@ (8000bd0 <HAL_MspInit+0x44>)
 8000bb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000bbe:	603b      	str	r3, [r7, #0]
 8000bc0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000bc2:	f001 fadf 	bl	8002184 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bc6:	bf00      	nop
 8000bc8:	3708      	adds	r7, #8
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bd80      	pop	{r7, pc}
 8000bce:	bf00      	nop
 8000bd0:	40021000 	.word	0x40021000

08000bd4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b09e      	sub	sp, #120	@ 0x78
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bdc:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000be0:	2200      	movs	r2, #0
 8000be2:	601a      	str	r2, [r3, #0]
 8000be4:	605a      	str	r2, [r3, #4]
 8000be6:	609a      	str	r2, [r3, #8]
 8000be8:	60da      	str	r2, [r3, #12]
 8000bea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000bec:	f107 0310 	add.w	r3, r7, #16
 8000bf0:	2254      	movs	r2, #84	@ 0x54
 8000bf2:	2100      	movs	r1, #0
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	f003 f983 	bl	8003f00 <memset>
  if(hi2c->Instance==I2C1)
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	4a1f      	ldr	r2, [pc, #124]	@ (8000c7c <HAL_I2C_MspInit+0xa8>)
 8000c00:	4293      	cmp	r3, r2
 8000c02:	d136      	bne.n	8000c72 <HAL_I2C_MspInit+0x9e>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000c04:	2340      	movs	r3, #64	@ 0x40
 8000c06:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c0c:	f107 0310 	add.w	r3, r7, #16
 8000c10:	4618      	mov	r0, r3
 8000c12:	f001 fff5 	bl	8002c00 <HAL_RCCEx_PeriphCLKConfig>
 8000c16:	4603      	mov	r3, r0
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d001      	beq.n	8000c20 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000c1c:	f7ff ffb0 	bl	8000b80 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c20:	4b17      	ldr	r3, [pc, #92]	@ (8000c80 <HAL_I2C_MspInit+0xac>)
 8000c22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c24:	4a16      	ldr	r2, [pc, #88]	@ (8000c80 <HAL_I2C_MspInit+0xac>)
 8000c26:	f043 0302 	orr.w	r3, r3, #2
 8000c2a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c2c:	4b14      	ldr	r3, [pc, #80]	@ (8000c80 <HAL_I2C_MspInit+0xac>)
 8000c2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c30:	f003 0302 	and.w	r3, r3, #2
 8000c34:	60fb      	str	r3, [r7, #12]
 8000c36:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8-BOOT0     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000c38:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000c3c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c3e:	2312      	movs	r3, #18
 8000c40:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c42:	2300      	movs	r3, #0
 8000c44:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c46:	2300      	movs	r3, #0
 8000c48:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000c4a:	2304      	movs	r3, #4
 8000c4c:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c4e:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000c52:	4619      	mov	r1, r3
 8000c54:	480b      	ldr	r0, [pc, #44]	@ (8000c84 <HAL_I2C_MspInit+0xb0>)
 8000c56:	f000 fa87 	bl	8001168 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000c5a:	4b09      	ldr	r3, [pc, #36]	@ (8000c80 <HAL_I2C_MspInit+0xac>)
 8000c5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c5e:	4a08      	ldr	r2, [pc, #32]	@ (8000c80 <HAL_I2C_MspInit+0xac>)
 8000c60:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000c64:	6593      	str	r3, [r2, #88]	@ 0x58
 8000c66:	4b06      	ldr	r3, [pc, #24]	@ (8000c80 <HAL_I2C_MspInit+0xac>)
 8000c68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c6a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000c6e:	60bb      	str	r3, [r7, #8]
 8000c70:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000c72:	bf00      	nop
 8000c74:	3778      	adds	r7, #120	@ 0x78
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bd80      	pop	{r7, pc}
 8000c7a:	bf00      	nop
 8000c7c:	40005400 	.word	0x40005400
 8000c80:	40021000 	.word	0x40021000
 8000c84:	48000400 	.word	0x48000400

08000c88 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b09e      	sub	sp, #120	@ 0x78
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c90:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000c94:	2200      	movs	r2, #0
 8000c96:	601a      	str	r2, [r3, #0]
 8000c98:	605a      	str	r2, [r3, #4]
 8000c9a:	609a      	str	r2, [r3, #8]
 8000c9c:	60da      	str	r2, [r3, #12]
 8000c9e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ca0:	f107 0310 	add.w	r3, r7, #16
 8000ca4:	2254      	movs	r2, #84	@ 0x54
 8000ca6:	2100      	movs	r1, #0
 8000ca8:	4618      	mov	r0, r3
 8000caa:	f003 f929 	bl	8003f00 <memset>
  if(huart->Instance==USART2)
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	4a1f      	ldr	r2, [pc, #124]	@ (8000d30 <HAL_UART_MspInit+0xa8>)
 8000cb4:	4293      	cmp	r3, r2
 8000cb6:	d136      	bne.n	8000d26 <HAL_UART_MspInit+0x9e>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000cb8:	2302      	movs	r3, #2
 8000cba:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000cc0:	f107 0310 	add.w	r3, r7, #16
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	f001 ff9b 	bl	8002c00 <HAL_RCCEx_PeriphCLKConfig>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d001      	beq.n	8000cd4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000cd0:	f7ff ff56 	bl	8000b80 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000cd4:	4b17      	ldr	r3, [pc, #92]	@ (8000d34 <HAL_UART_MspInit+0xac>)
 8000cd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000cd8:	4a16      	ldr	r2, [pc, #88]	@ (8000d34 <HAL_UART_MspInit+0xac>)
 8000cda:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000cde:	6593      	str	r3, [r2, #88]	@ 0x58
 8000ce0:	4b14      	ldr	r3, [pc, #80]	@ (8000d34 <HAL_UART_MspInit+0xac>)
 8000ce2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ce4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ce8:	60fb      	str	r3, [r7, #12]
 8000cea:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cec:	4b11      	ldr	r3, [pc, #68]	@ (8000d34 <HAL_UART_MspInit+0xac>)
 8000cee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cf0:	4a10      	ldr	r2, [pc, #64]	@ (8000d34 <HAL_UART_MspInit+0xac>)
 8000cf2:	f043 0301 	orr.w	r3, r3, #1
 8000cf6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000cf8:	4b0e      	ldr	r3, [pc, #56]	@ (8000d34 <HAL_UART_MspInit+0xac>)
 8000cfa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cfc:	f003 0301 	and.w	r3, r3, #1
 8000d00:	60bb      	str	r3, [r7, #8]
 8000d02:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000d04:	230c      	movs	r3, #12
 8000d06:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d08:	2302      	movs	r3, #2
 8000d0a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d10:	2300      	movs	r3, #0
 8000d12:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000d14:	2307      	movs	r3, #7
 8000d16:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d18:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000d1c:	4619      	mov	r1, r3
 8000d1e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d22:	f000 fa21 	bl	8001168 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000d26:	bf00      	nop
 8000d28:	3778      	adds	r7, #120	@ 0x78
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	bd80      	pop	{r7, pc}
 8000d2e:	bf00      	nop
 8000d30:	40004400 	.word	0x40004400
 8000d34:	40021000 	.word	0x40021000

08000d38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d3c:	bf00      	nop
 8000d3e:	e7fd      	b.n	8000d3c <NMI_Handler+0x4>

08000d40 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d40:	b480      	push	{r7}
 8000d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d44:	bf00      	nop
 8000d46:	e7fd      	b.n	8000d44 <HardFault_Handler+0x4>

08000d48 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d4c:	bf00      	nop
 8000d4e:	e7fd      	b.n	8000d4c <MemManage_Handler+0x4>

08000d50 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d50:	b480      	push	{r7}
 8000d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d54:	bf00      	nop
 8000d56:	e7fd      	b.n	8000d54 <BusFault_Handler+0x4>

08000d58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d5c:	bf00      	nop
 8000d5e:	e7fd      	b.n	8000d5c <UsageFault_Handler+0x4>

08000d60 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d60:	b480      	push	{r7}
 8000d62:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d64:	bf00      	nop
 8000d66:	46bd      	mov	sp, r7
 8000d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6c:	4770      	bx	lr

08000d6e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d6e:	b480      	push	{r7}
 8000d70:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d72:	bf00      	nop
 8000d74:	46bd      	mov	sp, r7
 8000d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7a:	4770      	bx	lr

08000d7c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d80:	bf00      	nop
 8000d82:	46bd      	mov	sp, r7
 8000d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d88:	4770      	bx	lr

08000d8a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d8a:	b580      	push	{r7, lr}
 8000d8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d8e:	f000 f8c7 	bl	8000f20 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d92:	bf00      	nop
 8000d94:	bd80      	pop	{r7, pc}
	...

08000d98 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b086      	sub	sp, #24
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000da0:	4a14      	ldr	r2, [pc, #80]	@ (8000df4 <_sbrk+0x5c>)
 8000da2:	4b15      	ldr	r3, [pc, #84]	@ (8000df8 <_sbrk+0x60>)
 8000da4:	1ad3      	subs	r3, r2, r3
 8000da6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000da8:	697b      	ldr	r3, [r7, #20]
 8000daa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000dac:	4b13      	ldr	r3, [pc, #76]	@ (8000dfc <_sbrk+0x64>)
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d102      	bne.n	8000dba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000db4:	4b11      	ldr	r3, [pc, #68]	@ (8000dfc <_sbrk+0x64>)
 8000db6:	4a12      	ldr	r2, [pc, #72]	@ (8000e00 <_sbrk+0x68>)
 8000db8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000dba:	4b10      	ldr	r3, [pc, #64]	@ (8000dfc <_sbrk+0x64>)
 8000dbc:	681a      	ldr	r2, [r3, #0]
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	4413      	add	r3, r2
 8000dc2:	693a      	ldr	r2, [r7, #16]
 8000dc4:	429a      	cmp	r2, r3
 8000dc6:	d207      	bcs.n	8000dd8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000dc8:	f003 f8a2 	bl	8003f10 <__errno>
 8000dcc:	4603      	mov	r3, r0
 8000dce:	220c      	movs	r2, #12
 8000dd0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000dd2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000dd6:	e009      	b.n	8000dec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000dd8:	4b08      	ldr	r3, [pc, #32]	@ (8000dfc <_sbrk+0x64>)
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000dde:	4b07      	ldr	r3, [pc, #28]	@ (8000dfc <_sbrk+0x64>)
 8000de0:	681a      	ldr	r2, [r3, #0]
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	4413      	add	r3, r2
 8000de6:	4a05      	ldr	r2, [pc, #20]	@ (8000dfc <_sbrk+0x64>)
 8000de8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000dea:	68fb      	ldr	r3, [r7, #12]
}
 8000dec:	4618      	mov	r0, r3
 8000dee:	3718      	adds	r7, #24
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bd80      	pop	{r7, pc}
 8000df4:	20020000 	.word	0x20020000
 8000df8:	00000400 	.word	0x00000400
 8000dfc:	20000160 	.word	0x20000160
 8000e00:	200002b0 	.word	0x200002b0

08000e04 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000e04:	b480      	push	{r7}
 8000e06:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000e08:	4b06      	ldr	r3, [pc, #24]	@ (8000e24 <SystemInit+0x20>)
 8000e0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000e0e:	4a05      	ldr	r2, [pc, #20]	@ (8000e24 <SystemInit+0x20>)
 8000e10:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000e14:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e18:	bf00      	nop
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e20:	4770      	bx	lr
 8000e22:	bf00      	nop
 8000e24:	e000ed00 	.word	0xe000ed00

08000e28 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000e28:	480d      	ldr	r0, [pc, #52]	@ (8000e60 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000e2a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000e2c:	f7ff ffea 	bl	8000e04 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e30:	480c      	ldr	r0, [pc, #48]	@ (8000e64 <LoopForever+0x6>)
  ldr r1, =_edata
 8000e32:	490d      	ldr	r1, [pc, #52]	@ (8000e68 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e34:	4a0d      	ldr	r2, [pc, #52]	@ (8000e6c <LoopForever+0xe>)
  movs r3, #0
 8000e36:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000e38:	e002      	b.n	8000e40 <LoopCopyDataInit>

08000e3a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e3a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e3c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e3e:	3304      	adds	r3, #4

08000e40 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e40:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e42:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e44:	d3f9      	bcc.n	8000e3a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e46:	4a0a      	ldr	r2, [pc, #40]	@ (8000e70 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e48:	4c0a      	ldr	r4, [pc, #40]	@ (8000e74 <LoopForever+0x16>)
  movs r3, #0
 8000e4a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e4c:	e001      	b.n	8000e52 <LoopFillZerobss>

08000e4e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e4e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e50:	3204      	adds	r2, #4

08000e52 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e52:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e54:	d3fb      	bcc.n	8000e4e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e56:	f003 f861 	bl	8003f1c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000e5a:	f7ff fcf7 	bl	800084c <main>

08000e5e <LoopForever>:

LoopForever:
    b LoopForever
 8000e5e:	e7fe      	b.n	8000e5e <LoopForever>
  ldr   r0, =_estack
 8000e60:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000e64:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e68:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000e6c:	080048e4 	.word	0x080048e4
  ldr r2, =_sbss
 8000e70:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000e74:	200002b0 	.word	0x200002b0

08000e78 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000e78:	e7fe      	b.n	8000e78 <ADC1_2_IRQHandler>

08000e7a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e7a:	b580      	push	{r7, lr}
 8000e7c:	b082      	sub	sp, #8
 8000e7e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000e80:	2300      	movs	r3, #0
 8000e82:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e84:	2003      	movs	r0, #3
 8000e86:	f000 f93d 	bl	8001104 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e8a:	200f      	movs	r0, #15
 8000e8c:	f000 f80e 	bl	8000eac <HAL_InitTick>
 8000e90:	4603      	mov	r3, r0
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d002      	beq.n	8000e9c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000e96:	2301      	movs	r3, #1
 8000e98:	71fb      	strb	r3, [r7, #7]
 8000e9a:	e001      	b.n	8000ea0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000e9c:	f7ff fe76 	bl	8000b8c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000ea0:	79fb      	ldrb	r3, [r7, #7]

}
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	3708      	adds	r7, #8
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	bd80      	pop	{r7, pc}
	...

08000eac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b084      	sub	sp, #16
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000eb8:	4b16      	ldr	r3, [pc, #88]	@ (8000f14 <HAL_InitTick+0x68>)
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d022      	beq.n	8000f06 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000ec0:	4b15      	ldr	r3, [pc, #84]	@ (8000f18 <HAL_InitTick+0x6c>)
 8000ec2:	681a      	ldr	r2, [r3, #0]
 8000ec4:	4b13      	ldr	r3, [pc, #76]	@ (8000f14 <HAL_InitTick+0x68>)
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000ecc:	fbb1 f3f3 	udiv	r3, r1, r3
 8000ed0:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	f000 f93a 	bl	800114e <HAL_SYSTICK_Config>
 8000eda:	4603      	mov	r3, r0
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d10f      	bne.n	8000f00 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	2b0f      	cmp	r3, #15
 8000ee4:	d809      	bhi.n	8000efa <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	6879      	ldr	r1, [r7, #4]
 8000eea:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000eee:	f000 f914 	bl	800111a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000ef2:	4a0a      	ldr	r2, [pc, #40]	@ (8000f1c <HAL_InitTick+0x70>)
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	6013      	str	r3, [r2, #0]
 8000ef8:	e007      	b.n	8000f0a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000efa:	2301      	movs	r3, #1
 8000efc:	73fb      	strb	r3, [r7, #15]
 8000efe:	e004      	b.n	8000f0a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000f00:	2301      	movs	r3, #1
 8000f02:	73fb      	strb	r3, [r7, #15]
 8000f04:	e001      	b.n	8000f0a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000f06:	2301      	movs	r3, #1
 8000f08:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000f0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	3710      	adds	r7, #16
 8000f10:	46bd      	mov	sp, r7
 8000f12:	bd80      	pop	{r7, pc}
 8000f14:	20000008 	.word	0x20000008
 8000f18:	20000000 	.word	0x20000000
 8000f1c:	20000004 	.word	0x20000004

08000f20 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f20:	b480      	push	{r7}
 8000f22:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f24:	4b05      	ldr	r3, [pc, #20]	@ (8000f3c <HAL_IncTick+0x1c>)
 8000f26:	681a      	ldr	r2, [r3, #0]
 8000f28:	4b05      	ldr	r3, [pc, #20]	@ (8000f40 <HAL_IncTick+0x20>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	4413      	add	r3, r2
 8000f2e:	4a03      	ldr	r2, [pc, #12]	@ (8000f3c <HAL_IncTick+0x1c>)
 8000f30:	6013      	str	r3, [r2, #0]
}
 8000f32:	bf00      	nop
 8000f34:	46bd      	mov	sp, r7
 8000f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3a:	4770      	bx	lr
 8000f3c:	20000164 	.word	0x20000164
 8000f40:	20000008 	.word	0x20000008

08000f44 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f44:	b480      	push	{r7}
 8000f46:	af00      	add	r7, sp, #0
  return uwTick;
 8000f48:	4b03      	ldr	r3, [pc, #12]	@ (8000f58 <HAL_GetTick+0x14>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
}
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f54:	4770      	bx	lr
 8000f56:	bf00      	nop
 8000f58:	20000164 	.word	0x20000164

08000f5c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b084      	sub	sp, #16
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f64:	f7ff ffee 	bl	8000f44 <HAL_GetTick>
 8000f68:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000f74:	d004      	beq.n	8000f80 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f76:	4b09      	ldr	r3, [pc, #36]	@ (8000f9c <HAL_Delay+0x40>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	68fa      	ldr	r2, [r7, #12]
 8000f7c:	4413      	add	r3, r2
 8000f7e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000f80:	bf00      	nop
 8000f82:	f7ff ffdf 	bl	8000f44 <HAL_GetTick>
 8000f86:	4602      	mov	r2, r0
 8000f88:	68bb      	ldr	r3, [r7, #8]
 8000f8a:	1ad3      	subs	r3, r2, r3
 8000f8c:	68fa      	ldr	r2, [r7, #12]
 8000f8e:	429a      	cmp	r2, r3
 8000f90:	d8f7      	bhi.n	8000f82 <HAL_Delay+0x26>
  {
  }
}
 8000f92:	bf00      	nop
 8000f94:	bf00      	nop
 8000f96:	3710      	adds	r7, #16
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bd80      	pop	{r7, pc}
 8000f9c:	20000008 	.word	0x20000008

08000fa0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	b085      	sub	sp, #20
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	f003 0307 	and.w	r3, r3, #7
 8000fae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fb0:	4b0c      	ldr	r3, [pc, #48]	@ (8000fe4 <__NVIC_SetPriorityGrouping+0x44>)
 8000fb2:	68db      	ldr	r3, [r3, #12]
 8000fb4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000fb6:	68ba      	ldr	r2, [r7, #8]
 8000fb8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000fbc:	4013      	ands	r3, r2
 8000fbe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000fc4:	68bb      	ldr	r3, [r7, #8]
 8000fc6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000fc8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000fcc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000fd0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000fd2:	4a04      	ldr	r2, [pc, #16]	@ (8000fe4 <__NVIC_SetPriorityGrouping+0x44>)
 8000fd4:	68bb      	ldr	r3, [r7, #8]
 8000fd6:	60d3      	str	r3, [r2, #12]
}
 8000fd8:	bf00      	nop
 8000fda:	3714      	adds	r7, #20
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe2:	4770      	bx	lr
 8000fe4:	e000ed00 	.word	0xe000ed00

08000fe8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fec:	4b04      	ldr	r3, [pc, #16]	@ (8001000 <__NVIC_GetPriorityGrouping+0x18>)
 8000fee:	68db      	ldr	r3, [r3, #12]
 8000ff0:	0a1b      	lsrs	r3, r3, #8
 8000ff2:	f003 0307 	and.w	r3, r3, #7
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffe:	4770      	bx	lr
 8001000:	e000ed00 	.word	0xe000ed00

08001004 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001004:	b480      	push	{r7}
 8001006:	b083      	sub	sp, #12
 8001008:	af00      	add	r7, sp, #0
 800100a:	4603      	mov	r3, r0
 800100c:	6039      	str	r1, [r7, #0]
 800100e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001010:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001014:	2b00      	cmp	r3, #0
 8001016:	db0a      	blt.n	800102e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	b2da      	uxtb	r2, r3
 800101c:	490c      	ldr	r1, [pc, #48]	@ (8001050 <__NVIC_SetPriority+0x4c>)
 800101e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001022:	0112      	lsls	r2, r2, #4
 8001024:	b2d2      	uxtb	r2, r2
 8001026:	440b      	add	r3, r1
 8001028:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800102c:	e00a      	b.n	8001044 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800102e:	683b      	ldr	r3, [r7, #0]
 8001030:	b2da      	uxtb	r2, r3
 8001032:	4908      	ldr	r1, [pc, #32]	@ (8001054 <__NVIC_SetPriority+0x50>)
 8001034:	79fb      	ldrb	r3, [r7, #7]
 8001036:	f003 030f 	and.w	r3, r3, #15
 800103a:	3b04      	subs	r3, #4
 800103c:	0112      	lsls	r2, r2, #4
 800103e:	b2d2      	uxtb	r2, r2
 8001040:	440b      	add	r3, r1
 8001042:	761a      	strb	r2, [r3, #24]
}
 8001044:	bf00      	nop
 8001046:	370c      	adds	r7, #12
 8001048:	46bd      	mov	sp, r7
 800104a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104e:	4770      	bx	lr
 8001050:	e000e100 	.word	0xe000e100
 8001054:	e000ed00 	.word	0xe000ed00

08001058 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001058:	b480      	push	{r7}
 800105a:	b089      	sub	sp, #36	@ 0x24
 800105c:	af00      	add	r7, sp, #0
 800105e:	60f8      	str	r0, [r7, #12]
 8001060:	60b9      	str	r1, [r7, #8]
 8001062:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	f003 0307 	and.w	r3, r3, #7
 800106a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800106c:	69fb      	ldr	r3, [r7, #28]
 800106e:	f1c3 0307 	rsb	r3, r3, #7
 8001072:	2b04      	cmp	r3, #4
 8001074:	bf28      	it	cs
 8001076:	2304      	movcs	r3, #4
 8001078:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800107a:	69fb      	ldr	r3, [r7, #28]
 800107c:	3304      	adds	r3, #4
 800107e:	2b06      	cmp	r3, #6
 8001080:	d902      	bls.n	8001088 <NVIC_EncodePriority+0x30>
 8001082:	69fb      	ldr	r3, [r7, #28]
 8001084:	3b03      	subs	r3, #3
 8001086:	e000      	b.n	800108a <NVIC_EncodePriority+0x32>
 8001088:	2300      	movs	r3, #0
 800108a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800108c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001090:	69bb      	ldr	r3, [r7, #24]
 8001092:	fa02 f303 	lsl.w	r3, r2, r3
 8001096:	43da      	mvns	r2, r3
 8001098:	68bb      	ldr	r3, [r7, #8]
 800109a:	401a      	ands	r2, r3
 800109c:	697b      	ldr	r3, [r7, #20]
 800109e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010a0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80010a4:	697b      	ldr	r3, [r7, #20]
 80010a6:	fa01 f303 	lsl.w	r3, r1, r3
 80010aa:	43d9      	mvns	r1, r3
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010b0:	4313      	orrs	r3, r2
         );
}
 80010b2:	4618      	mov	r0, r3
 80010b4:	3724      	adds	r7, #36	@ 0x24
 80010b6:	46bd      	mov	sp, r7
 80010b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010bc:	4770      	bx	lr
	...

080010c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b082      	sub	sp, #8
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	3b01      	subs	r3, #1
 80010cc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80010d0:	d301      	bcc.n	80010d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80010d2:	2301      	movs	r3, #1
 80010d4:	e00f      	b.n	80010f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010d6:	4a0a      	ldr	r2, [pc, #40]	@ (8001100 <SysTick_Config+0x40>)
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	3b01      	subs	r3, #1
 80010dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80010de:	210f      	movs	r1, #15
 80010e0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80010e4:	f7ff ff8e 	bl	8001004 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010e8:	4b05      	ldr	r3, [pc, #20]	@ (8001100 <SysTick_Config+0x40>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010ee:	4b04      	ldr	r3, [pc, #16]	@ (8001100 <SysTick_Config+0x40>)
 80010f0:	2207      	movs	r2, #7
 80010f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80010f4:	2300      	movs	r3, #0
}
 80010f6:	4618      	mov	r0, r3
 80010f8:	3708      	adds	r7, #8
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	bf00      	nop
 8001100:	e000e010 	.word	0xe000e010

08001104 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b082      	sub	sp, #8
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800110c:	6878      	ldr	r0, [r7, #4]
 800110e:	f7ff ff47 	bl	8000fa0 <__NVIC_SetPriorityGrouping>
}
 8001112:	bf00      	nop
 8001114:	3708      	adds	r7, #8
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}

0800111a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800111a:	b580      	push	{r7, lr}
 800111c:	b086      	sub	sp, #24
 800111e:	af00      	add	r7, sp, #0
 8001120:	4603      	mov	r3, r0
 8001122:	60b9      	str	r1, [r7, #8]
 8001124:	607a      	str	r2, [r7, #4]
 8001126:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001128:	f7ff ff5e 	bl	8000fe8 <__NVIC_GetPriorityGrouping>
 800112c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800112e:	687a      	ldr	r2, [r7, #4]
 8001130:	68b9      	ldr	r1, [r7, #8]
 8001132:	6978      	ldr	r0, [r7, #20]
 8001134:	f7ff ff90 	bl	8001058 <NVIC_EncodePriority>
 8001138:	4602      	mov	r2, r0
 800113a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800113e:	4611      	mov	r1, r2
 8001140:	4618      	mov	r0, r3
 8001142:	f7ff ff5f 	bl	8001004 <__NVIC_SetPriority>
}
 8001146:	bf00      	nop
 8001148:	3718      	adds	r7, #24
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}

0800114e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800114e:	b580      	push	{r7, lr}
 8001150:	b082      	sub	sp, #8
 8001152:	af00      	add	r7, sp, #0
 8001154:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001156:	6878      	ldr	r0, [r7, #4]
 8001158:	f7ff ffb2 	bl	80010c0 <SysTick_Config>
 800115c:	4603      	mov	r3, r0
}
 800115e:	4618      	mov	r0, r3
 8001160:	3708      	adds	r7, #8
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}
	...

08001168 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001168:	b480      	push	{r7}
 800116a:	b087      	sub	sp, #28
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
 8001170:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001172:	2300      	movs	r3, #0
 8001174:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001176:	e15a      	b.n	800142e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	681a      	ldr	r2, [r3, #0]
 800117c:	2101      	movs	r1, #1
 800117e:	697b      	ldr	r3, [r7, #20]
 8001180:	fa01 f303 	lsl.w	r3, r1, r3
 8001184:	4013      	ands	r3, r2
 8001186:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	2b00      	cmp	r3, #0
 800118c:	f000 814c 	beq.w	8001428 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	685b      	ldr	r3, [r3, #4]
 8001194:	f003 0303 	and.w	r3, r3, #3
 8001198:	2b01      	cmp	r3, #1
 800119a:	d005      	beq.n	80011a8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	685b      	ldr	r3, [r3, #4]
 80011a0:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80011a4:	2b02      	cmp	r3, #2
 80011a6:	d130      	bne.n	800120a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	689b      	ldr	r3, [r3, #8]
 80011ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80011ae:	697b      	ldr	r3, [r7, #20]
 80011b0:	005b      	lsls	r3, r3, #1
 80011b2:	2203      	movs	r2, #3
 80011b4:	fa02 f303 	lsl.w	r3, r2, r3
 80011b8:	43db      	mvns	r3, r3
 80011ba:	693a      	ldr	r2, [r7, #16]
 80011bc:	4013      	ands	r3, r2
 80011be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	68da      	ldr	r2, [r3, #12]
 80011c4:	697b      	ldr	r3, [r7, #20]
 80011c6:	005b      	lsls	r3, r3, #1
 80011c8:	fa02 f303 	lsl.w	r3, r2, r3
 80011cc:	693a      	ldr	r2, [r7, #16]
 80011ce:	4313      	orrs	r3, r2
 80011d0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	693a      	ldr	r2, [r7, #16]
 80011d6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	685b      	ldr	r3, [r3, #4]
 80011dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80011de:	2201      	movs	r2, #1
 80011e0:	697b      	ldr	r3, [r7, #20]
 80011e2:	fa02 f303 	lsl.w	r3, r2, r3
 80011e6:	43db      	mvns	r3, r3
 80011e8:	693a      	ldr	r2, [r7, #16]
 80011ea:	4013      	ands	r3, r2
 80011ec:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	685b      	ldr	r3, [r3, #4]
 80011f2:	091b      	lsrs	r3, r3, #4
 80011f4:	f003 0201 	and.w	r2, r3, #1
 80011f8:	697b      	ldr	r3, [r7, #20]
 80011fa:	fa02 f303 	lsl.w	r3, r2, r3
 80011fe:	693a      	ldr	r2, [r7, #16]
 8001200:	4313      	orrs	r3, r2
 8001202:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	693a      	ldr	r2, [r7, #16]
 8001208:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	685b      	ldr	r3, [r3, #4]
 800120e:	f003 0303 	and.w	r3, r3, #3
 8001212:	2b03      	cmp	r3, #3
 8001214:	d017      	beq.n	8001246 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	68db      	ldr	r3, [r3, #12]
 800121a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800121c:	697b      	ldr	r3, [r7, #20]
 800121e:	005b      	lsls	r3, r3, #1
 8001220:	2203      	movs	r2, #3
 8001222:	fa02 f303 	lsl.w	r3, r2, r3
 8001226:	43db      	mvns	r3, r3
 8001228:	693a      	ldr	r2, [r7, #16]
 800122a:	4013      	ands	r3, r2
 800122c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800122e:	683b      	ldr	r3, [r7, #0]
 8001230:	689a      	ldr	r2, [r3, #8]
 8001232:	697b      	ldr	r3, [r7, #20]
 8001234:	005b      	lsls	r3, r3, #1
 8001236:	fa02 f303 	lsl.w	r3, r2, r3
 800123a:	693a      	ldr	r2, [r7, #16]
 800123c:	4313      	orrs	r3, r2
 800123e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	693a      	ldr	r2, [r7, #16]
 8001244:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001246:	683b      	ldr	r3, [r7, #0]
 8001248:	685b      	ldr	r3, [r3, #4]
 800124a:	f003 0303 	and.w	r3, r3, #3
 800124e:	2b02      	cmp	r3, #2
 8001250:	d123      	bne.n	800129a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001252:	697b      	ldr	r3, [r7, #20]
 8001254:	08da      	lsrs	r2, r3, #3
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	3208      	adds	r2, #8
 800125a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800125e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001260:	697b      	ldr	r3, [r7, #20]
 8001262:	f003 0307 	and.w	r3, r3, #7
 8001266:	009b      	lsls	r3, r3, #2
 8001268:	220f      	movs	r2, #15
 800126a:	fa02 f303 	lsl.w	r3, r2, r3
 800126e:	43db      	mvns	r3, r3
 8001270:	693a      	ldr	r2, [r7, #16]
 8001272:	4013      	ands	r3, r2
 8001274:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001276:	683b      	ldr	r3, [r7, #0]
 8001278:	691a      	ldr	r2, [r3, #16]
 800127a:	697b      	ldr	r3, [r7, #20]
 800127c:	f003 0307 	and.w	r3, r3, #7
 8001280:	009b      	lsls	r3, r3, #2
 8001282:	fa02 f303 	lsl.w	r3, r2, r3
 8001286:	693a      	ldr	r2, [r7, #16]
 8001288:	4313      	orrs	r3, r2
 800128a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800128c:	697b      	ldr	r3, [r7, #20]
 800128e:	08da      	lsrs	r2, r3, #3
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	3208      	adds	r2, #8
 8001294:	6939      	ldr	r1, [r7, #16]
 8001296:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80012a0:	697b      	ldr	r3, [r7, #20]
 80012a2:	005b      	lsls	r3, r3, #1
 80012a4:	2203      	movs	r2, #3
 80012a6:	fa02 f303 	lsl.w	r3, r2, r3
 80012aa:	43db      	mvns	r3, r3
 80012ac:	693a      	ldr	r2, [r7, #16]
 80012ae:	4013      	ands	r3, r2
 80012b0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80012b2:	683b      	ldr	r3, [r7, #0]
 80012b4:	685b      	ldr	r3, [r3, #4]
 80012b6:	f003 0203 	and.w	r2, r3, #3
 80012ba:	697b      	ldr	r3, [r7, #20]
 80012bc:	005b      	lsls	r3, r3, #1
 80012be:	fa02 f303 	lsl.w	r3, r2, r3
 80012c2:	693a      	ldr	r2, [r7, #16]
 80012c4:	4313      	orrs	r3, r2
 80012c6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	693a      	ldr	r2, [r7, #16]
 80012cc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80012ce:	683b      	ldr	r3, [r7, #0]
 80012d0:	685b      	ldr	r3, [r3, #4]
 80012d2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	f000 80a6 	beq.w	8001428 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012dc:	4b5b      	ldr	r3, [pc, #364]	@ (800144c <HAL_GPIO_Init+0x2e4>)
 80012de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012e0:	4a5a      	ldr	r2, [pc, #360]	@ (800144c <HAL_GPIO_Init+0x2e4>)
 80012e2:	f043 0301 	orr.w	r3, r3, #1
 80012e6:	6613      	str	r3, [r2, #96]	@ 0x60
 80012e8:	4b58      	ldr	r3, [pc, #352]	@ (800144c <HAL_GPIO_Init+0x2e4>)
 80012ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012ec:	f003 0301 	and.w	r3, r3, #1
 80012f0:	60bb      	str	r3, [r7, #8]
 80012f2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80012f4:	4a56      	ldr	r2, [pc, #344]	@ (8001450 <HAL_GPIO_Init+0x2e8>)
 80012f6:	697b      	ldr	r3, [r7, #20]
 80012f8:	089b      	lsrs	r3, r3, #2
 80012fa:	3302      	adds	r3, #2
 80012fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001300:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001302:	697b      	ldr	r3, [r7, #20]
 8001304:	f003 0303 	and.w	r3, r3, #3
 8001308:	009b      	lsls	r3, r3, #2
 800130a:	220f      	movs	r2, #15
 800130c:	fa02 f303 	lsl.w	r3, r2, r3
 8001310:	43db      	mvns	r3, r3
 8001312:	693a      	ldr	r2, [r7, #16]
 8001314:	4013      	ands	r3, r2
 8001316:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800131e:	d01f      	beq.n	8001360 <HAL_GPIO_Init+0x1f8>
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	4a4c      	ldr	r2, [pc, #304]	@ (8001454 <HAL_GPIO_Init+0x2ec>)
 8001324:	4293      	cmp	r3, r2
 8001326:	d019      	beq.n	800135c <HAL_GPIO_Init+0x1f4>
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	4a4b      	ldr	r2, [pc, #300]	@ (8001458 <HAL_GPIO_Init+0x2f0>)
 800132c:	4293      	cmp	r3, r2
 800132e:	d013      	beq.n	8001358 <HAL_GPIO_Init+0x1f0>
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	4a4a      	ldr	r2, [pc, #296]	@ (800145c <HAL_GPIO_Init+0x2f4>)
 8001334:	4293      	cmp	r3, r2
 8001336:	d00d      	beq.n	8001354 <HAL_GPIO_Init+0x1ec>
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	4a49      	ldr	r2, [pc, #292]	@ (8001460 <HAL_GPIO_Init+0x2f8>)
 800133c:	4293      	cmp	r3, r2
 800133e:	d007      	beq.n	8001350 <HAL_GPIO_Init+0x1e8>
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	4a48      	ldr	r2, [pc, #288]	@ (8001464 <HAL_GPIO_Init+0x2fc>)
 8001344:	4293      	cmp	r3, r2
 8001346:	d101      	bne.n	800134c <HAL_GPIO_Init+0x1e4>
 8001348:	2305      	movs	r3, #5
 800134a:	e00a      	b.n	8001362 <HAL_GPIO_Init+0x1fa>
 800134c:	2306      	movs	r3, #6
 800134e:	e008      	b.n	8001362 <HAL_GPIO_Init+0x1fa>
 8001350:	2304      	movs	r3, #4
 8001352:	e006      	b.n	8001362 <HAL_GPIO_Init+0x1fa>
 8001354:	2303      	movs	r3, #3
 8001356:	e004      	b.n	8001362 <HAL_GPIO_Init+0x1fa>
 8001358:	2302      	movs	r3, #2
 800135a:	e002      	b.n	8001362 <HAL_GPIO_Init+0x1fa>
 800135c:	2301      	movs	r3, #1
 800135e:	e000      	b.n	8001362 <HAL_GPIO_Init+0x1fa>
 8001360:	2300      	movs	r3, #0
 8001362:	697a      	ldr	r2, [r7, #20]
 8001364:	f002 0203 	and.w	r2, r2, #3
 8001368:	0092      	lsls	r2, r2, #2
 800136a:	4093      	lsls	r3, r2
 800136c:	693a      	ldr	r2, [r7, #16]
 800136e:	4313      	orrs	r3, r2
 8001370:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001372:	4937      	ldr	r1, [pc, #220]	@ (8001450 <HAL_GPIO_Init+0x2e8>)
 8001374:	697b      	ldr	r3, [r7, #20]
 8001376:	089b      	lsrs	r3, r3, #2
 8001378:	3302      	adds	r3, #2
 800137a:	693a      	ldr	r2, [r7, #16]
 800137c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001380:	4b39      	ldr	r3, [pc, #228]	@ (8001468 <HAL_GPIO_Init+0x300>)
 8001382:	689b      	ldr	r3, [r3, #8]
 8001384:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	43db      	mvns	r3, r3
 800138a:	693a      	ldr	r2, [r7, #16]
 800138c:	4013      	ands	r3, r2
 800138e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001390:	683b      	ldr	r3, [r7, #0]
 8001392:	685b      	ldr	r3, [r3, #4]
 8001394:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001398:	2b00      	cmp	r3, #0
 800139a:	d003      	beq.n	80013a4 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800139c:	693a      	ldr	r2, [r7, #16]
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	4313      	orrs	r3, r2
 80013a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80013a4:	4a30      	ldr	r2, [pc, #192]	@ (8001468 <HAL_GPIO_Init+0x300>)
 80013a6:	693b      	ldr	r3, [r7, #16]
 80013a8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80013aa:	4b2f      	ldr	r3, [pc, #188]	@ (8001468 <HAL_GPIO_Init+0x300>)
 80013ac:	68db      	ldr	r3, [r3, #12]
 80013ae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	43db      	mvns	r3, r3
 80013b4:	693a      	ldr	r2, [r7, #16]
 80013b6:	4013      	ands	r3, r2
 80013b8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80013ba:	683b      	ldr	r3, [r7, #0]
 80013bc:	685b      	ldr	r3, [r3, #4]
 80013be:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d003      	beq.n	80013ce <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80013c6:	693a      	ldr	r2, [r7, #16]
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	4313      	orrs	r3, r2
 80013cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80013ce:	4a26      	ldr	r2, [pc, #152]	@ (8001468 <HAL_GPIO_Init+0x300>)
 80013d0:	693b      	ldr	r3, [r7, #16]
 80013d2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80013d4:	4b24      	ldr	r3, [pc, #144]	@ (8001468 <HAL_GPIO_Init+0x300>)
 80013d6:	685b      	ldr	r3, [r3, #4]
 80013d8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	43db      	mvns	r3, r3
 80013de:	693a      	ldr	r2, [r7, #16]
 80013e0:	4013      	ands	r3, r2
 80013e2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80013e4:	683b      	ldr	r3, [r7, #0]
 80013e6:	685b      	ldr	r3, [r3, #4]
 80013e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d003      	beq.n	80013f8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80013f0:	693a      	ldr	r2, [r7, #16]
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	4313      	orrs	r3, r2
 80013f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80013f8:	4a1b      	ldr	r2, [pc, #108]	@ (8001468 <HAL_GPIO_Init+0x300>)
 80013fa:	693b      	ldr	r3, [r7, #16]
 80013fc:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80013fe:	4b1a      	ldr	r3, [pc, #104]	@ (8001468 <HAL_GPIO_Init+0x300>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	43db      	mvns	r3, r3
 8001408:	693a      	ldr	r2, [r7, #16]
 800140a:	4013      	ands	r3, r2
 800140c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800140e:	683b      	ldr	r3, [r7, #0]
 8001410:	685b      	ldr	r3, [r3, #4]
 8001412:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001416:	2b00      	cmp	r3, #0
 8001418:	d003      	beq.n	8001422 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800141a:	693a      	ldr	r2, [r7, #16]
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	4313      	orrs	r3, r2
 8001420:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001422:	4a11      	ldr	r2, [pc, #68]	@ (8001468 <HAL_GPIO_Init+0x300>)
 8001424:	693b      	ldr	r3, [r7, #16]
 8001426:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001428:	697b      	ldr	r3, [r7, #20]
 800142a:	3301      	adds	r3, #1
 800142c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800142e:	683b      	ldr	r3, [r7, #0]
 8001430:	681a      	ldr	r2, [r3, #0]
 8001432:	697b      	ldr	r3, [r7, #20]
 8001434:	fa22 f303 	lsr.w	r3, r2, r3
 8001438:	2b00      	cmp	r3, #0
 800143a:	f47f ae9d 	bne.w	8001178 <HAL_GPIO_Init+0x10>
  }
}
 800143e:	bf00      	nop
 8001440:	bf00      	nop
 8001442:	371c      	adds	r7, #28
 8001444:	46bd      	mov	sp, r7
 8001446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144a:	4770      	bx	lr
 800144c:	40021000 	.word	0x40021000
 8001450:	40010000 	.word	0x40010000
 8001454:	48000400 	.word	0x48000400
 8001458:	48000800 	.word	0x48000800
 800145c:	48000c00 	.word	0x48000c00
 8001460:	48001000 	.word	0x48001000
 8001464:	48001400 	.word	0x48001400
 8001468:	40010400 	.word	0x40010400

0800146c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b082      	sub	sp, #8
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	2b00      	cmp	r3, #0
 8001478:	d101      	bne.n	800147e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800147a:	2301      	movs	r3, #1
 800147c:	e08d      	b.n	800159a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001484:	b2db      	uxtb	r3, r3
 8001486:	2b00      	cmp	r3, #0
 8001488:	d106      	bne.n	8001498 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	2200      	movs	r2, #0
 800148e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001492:	6878      	ldr	r0, [r7, #4]
 8001494:	f7ff fb9e 	bl	8000bd4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	2224      	movs	r2, #36	@ 0x24
 800149c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	681a      	ldr	r2, [r3, #0]
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f022 0201 	bic.w	r2, r2, #1
 80014ae:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	685a      	ldr	r2, [r3, #4]
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80014bc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	689a      	ldr	r2, [r3, #8]
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80014cc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	68db      	ldr	r3, [r3, #12]
 80014d2:	2b01      	cmp	r3, #1
 80014d4:	d107      	bne.n	80014e6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	689a      	ldr	r2, [r3, #8]
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80014e2:	609a      	str	r2, [r3, #8]
 80014e4:	e006      	b.n	80014f4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	689a      	ldr	r2, [r3, #8]
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80014f2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	68db      	ldr	r3, [r3, #12]
 80014f8:	2b02      	cmp	r3, #2
 80014fa:	d108      	bne.n	800150e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	685a      	ldr	r2, [r3, #4]
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800150a:	605a      	str	r2, [r3, #4]
 800150c:	e007      	b.n	800151e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	685a      	ldr	r2, [r3, #4]
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800151c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	685b      	ldr	r3, [r3, #4]
 8001524:	687a      	ldr	r2, [r7, #4]
 8001526:	6812      	ldr	r2, [r2, #0]
 8001528:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800152c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001530:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	68da      	ldr	r2, [r3, #12]
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001540:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	691a      	ldr	r2, [r3, #16]
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	695b      	ldr	r3, [r3, #20]
 800154a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	699b      	ldr	r3, [r3, #24]
 8001552:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	430a      	orrs	r2, r1
 800155a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	69d9      	ldr	r1, [r3, #28]
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	6a1a      	ldr	r2, [r3, #32]
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	430a      	orrs	r2, r1
 800156a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	681a      	ldr	r2, [r3, #0]
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f042 0201 	orr.w	r2, r2, #1
 800157a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	2200      	movs	r2, #0
 8001580:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	2220      	movs	r2, #32
 8001586:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	2200      	movs	r2, #0
 800158e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	2200      	movs	r2, #0
 8001594:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8001598:	2300      	movs	r3, #0
}
 800159a:	4618      	mov	r0, r3
 800159c:	3708      	adds	r7, #8
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}
	...

080015a4 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b088      	sub	sp, #32
 80015a8:	af02      	add	r7, sp, #8
 80015aa:	60f8      	str	r0, [r7, #12]
 80015ac:	607a      	str	r2, [r7, #4]
 80015ae:	461a      	mov	r2, r3
 80015b0:	460b      	mov	r3, r1
 80015b2:	817b      	strh	r3, [r7, #10]
 80015b4:	4613      	mov	r3, r2
 80015b6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80015be:	b2db      	uxtb	r3, r3
 80015c0:	2b20      	cmp	r3, #32
 80015c2:	f040 80fd 	bne.w	80017c0 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80015cc:	2b01      	cmp	r3, #1
 80015ce:	d101      	bne.n	80015d4 <HAL_I2C_Master_Transmit+0x30>
 80015d0:	2302      	movs	r3, #2
 80015d2:	e0f6      	b.n	80017c2 <HAL_I2C_Master_Transmit+0x21e>
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	2201      	movs	r2, #1
 80015d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80015dc:	f7ff fcb2 	bl	8000f44 <HAL_GetTick>
 80015e0:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80015e2:	693b      	ldr	r3, [r7, #16]
 80015e4:	9300      	str	r3, [sp, #0]
 80015e6:	2319      	movs	r3, #25
 80015e8:	2201      	movs	r2, #1
 80015ea:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80015ee:	68f8      	ldr	r0, [r7, #12]
 80015f0:	f000 fa0a 	bl	8001a08 <I2C_WaitOnFlagUntilTimeout>
 80015f4:	4603      	mov	r3, r0
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d001      	beq.n	80015fe <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80015fa:	2301      	movs	r3, #1
 80015fc:	e0e1      	b.n	80017c2 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	2221      	movs	r2, #33	@ 0x21
 8001602:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	2210      	movs	r2, #16
 800160a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	2200      	movs	r2, #0
 8001612:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	687a      	ldr	r2, [r7, #4]
 8001618:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	893a      	ldrh	r2, [r7, #8]
 800161e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	2200      	movs	r2, #0
 8001624:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800162a:	b29b      	uxth	r3, r3
 800162c:	2bff      	cmp	r3, #255	@ 0xff
 800162e:	d906      	bls.n	800163e <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	22ff      	movs	r2, #255	@ 0xff
 8001634:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8001636:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800163a:	617b      	str	r3, [r7, #20]
 800163c:	e007      	b.n	800164e <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001642:	b29a      	uxth	r2, r3
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8001648:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800164c:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001652:	2b00      	cmp	r3, #0
 8001654:	d024      	beq.n	80016a0 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800165a:	781a      	ldrb	r2, [r3, #0]
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001666:	1c5a      	adds	r2, r3, #1
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001670:	b29b      	uxth	r3, r3
 8001672:	3b01      	subs	r3, #1
 8001674:	b29a      	uxth	r2, r3
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800167e:	3b01      	subs	r3, #1
 8001680:	b29a      	uxth	r2, r3
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800168a:	b2db      	uxtb	r3, r3
 800168c:	3301      	adds	r3, #1
 800168e:	b2da      	uxtb	r2, r3
 8001690:	8979      	ldrh	r1, [r7, #10]
 8001692:	4b4e      	ldr	r3, [pc, #312]	@ (80017cc <HAL_I2C_Master_Transmit+0x228>)
 8001694:	9300      	str	r3, [sp, #0]
 8001696:	697b      	ldr	r3, [r7, #20]
 8001698:	68f8      	ldr	r0, [r7, #12]
 800169a:	f000 fc05 	bl	8001ea8 <I2C_TransferConfig>
 800169e:	e066      	b.n	800176e <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80016a4:	b2da      	uxtb	r2, r3
 80016a6:	8979      	ldrh	r1, [r7, #10]
 80016a8:	4b48      	ldr	r3, [pc, #288]	@ (80017cc <HAL_I2C_Master_Transmit+0x228>)
 80016aa:	9300      	str	r3, [sp, #0]
 80016ac:	697b      	ldr	r3, [r7, #20]
 80016ae:	68f8      	ldr	r0, [r7, #12]
 80016b0:	f000 fbfa 	bl	8001ea8 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80016b4:	e05b      	b.n	800176e <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80016b6:	693a      	ldr	r2, [r7, #16]
 80016b8:	6a39      	ldr	r1, [r7, #32]
 80016ba:	68f8      	ldr	r0, [r7, #12]
 80016bc:	f000 f9fd 	bl	8001aba <I2C_WaitOnTXISFlagUntilTimeout>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d001      	beq.n	80016ca <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 80016c6:	2301      	movs	r3, #1
 80016c8:	e07b      	b.n	80017c2 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016ce:	781a      	ldrb	r2, [r3, #0]
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016da:	1c5a      	adds	r2, r3, #1
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80016e4:	b29b      	uxth	r3, r3
 80016e6:	3b01      	subs	r3, #1
 80016e8:	b29a      	uxth	r2, r3
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80016f2:	3b01      	subs	r3, #1
 80016f4:	b29a      	uxth	r2, r3
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80016fe:	b29b      	uxth	r3, r3
 8001700:	2b00      	cmp	r3, #0
 8001702:	d034      	beq.n	800176e <HAL_I2C_Master_Transmit+0x1ca>
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001708:	2b00      	cmp	r3, #0
 800170a:	d130      	bne.n	800176e <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800170c:	693b      	ldr	r3, [r7, #16]
 800170e:	9300      	str	r3, [sp, #0]
 8001710:	6a3b      	ldr	r3, [r7, #32]
 8001712:	2200      	movs	r2, #0
 8001714:	2180      	movs	r1, #128	@ 0x80
 8001716:	68f8      	ldr	r0, [r7, #12]
 8001718:	f000 f976 	bl	8001a08 <I2C_WaitOnFlagUntilTimeout>
 800171c:	4603      	mov	r3, r0
 800171e:	2b00      	cmp	r3, #0
 8001720:	d001      	beq.n	8001726 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8001722:	2301      	movs	r3, #1
 8001724:	e04d      	b.n	80017c2 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800172a:	b29b      	uxth	r3, r3
 800172c:	2bff      	cmp	r3, #255	@ 0xff
 800172e:	d90e      	bls.n	800174e <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	22ff      	movs	r2, #255	@ 0xff
 8001734:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800173a:	b2da      	uxtb	r2, r3
 800173c:	8979      	ldrh	r1, [r7, #10]
 800173e:	2300      	movs	r3, #0
 8001740:	9300      	str	r3, [sp, #0]
 8001742:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001746:	68f8      	ldr	r0, [r7, #12]
 8001748:	f000 fbae 	bl	8001ea8 <I2C_TransferConfig>
 800174c:	e00f      	b.n	800176e <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001752:	b29a      	uxth	r2, r3
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800175c:	b2da      	uxtb	r2, r3
 800175e:	8979      	ldrh	r1, [r7, #10]
 8001760:	2300      	movs	r3, #0
 8001762:	9300      	str	r3, [sp, #0]
 8001764:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001768:	68f8      	ldr	r0, [r7, #12]
 800176a:	f000 fb9d 	bl	8001ea8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001772:	b29b      	uxth	r3, r3
 8001774:	2b00      	cmp	r3, #0
 8001776:	d19e      	bne.n	80016b6 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001778:	693a      	ldr	r2, [r7, #16]
 800177a:	6a39      	ldr	r1, [r7, #32]
 800177c:	68f8      	ldr	r0, [r7, #12]
 800177e:	f000 f9e3 	bl	8001b48 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001782:	4603      	mov	r3, r0
 8001784:	2b00      	cmp	r3, #0
 8001786:	d001      	beq.n	800178c <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8001788:	2301      	movs	r3, #1
 800178a:	e01a      	b.n	80017c2 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	2220      	movs	r2, #32
 8001792:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	6859      	ldr	r1, [r3, #4]
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	681a      	ldr	r2, [r3, #0]
 800179e:	4b0c      	ldr	r3, [pc, #48]	@ (80017d0 <HAL_I2C_Master_Transmit+0x22c>)
 80017a0:	400b      	ands	r3, r1
 80017a2:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	2220      	movs	r2, #32
 80017a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	2200      	movs	r2, #0
 80017b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	2200      	movs	r2, #0
 80017b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80017bc:	2300      	movs	r3, #0
 80017be:	e000      	b.n	80017c2 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 80017c0:	2302      	movs	r3, #2
  }
}
 80017c2:	4618      	mov	r0, r3
 80017c4:	3718      	adds	r7, #24
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	80002000 	.word	0x80002000
 80017d0:	fe00e800 	.word	0xfe00e800

080017d4 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b088      	sub	sp, #32
 80017d8:	af02      	add	r7, sp, #8
 80017da:	60f8      	str	r0, [r7, #12]
 80017dc:	607a      	str	r2, [r7, #4]
 80017de:	461a      	mov	r2, r3
 80017e0:	460b      	mov	r3, r1
 80017e2:	817b      	strh	r3, [r7, #10]
 80017e4:	4613      	mov	r3, r2
 80017e6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80017ee:	b2db      	uxtb	r3, r3
 80017f0:	2b20      	cmp	r3, #32
 80017f2:	f040 80db 	bne.w	80019ac <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80017fc:	2b01      	cmp	r3, #1
 80017fe:	d101      	bne.n	8001804 <HAL_I2C_Master_Receive+0x30>
 8001800:	2302      	movs	r3, #2
 8001802:	e0d4      	b.n	80019ae <HAL_I2C_Master_Receive+0x1da>
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	2201      	movs	r2, #1
 8001808:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800180c:	f7ff fb9a 	bl	8000f44 <HAL_GetTick>
 8001810:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001812:	697b      	ldr	r3, [r7, #20]
 8001814:	9300      	str	r3, [sp, #0]
 8001816:	2319      	movs	r3, #25
 8001818:	2201      	movs	r2, #1
 800181a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800181e:	68f8      	ldr	r0, [r7, #12]
 8001820:	f000 f8f2 	bl	8001a08 <I2C_WaitOnFlagUntilTimeout>
 8001824:	4603      	mov	r3, r0
 8001826:	2b00      	cmp	r3, #0
 8001828:	d001      	beq.n	800182e <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800182a:	2301      	movs	r3, #1
 800182c:	e0bf      	b.n	80019ae <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	2222      	movs	r2, #34	@ 0x22
 8001832:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	2210      	movs	r2, #16
 800183a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	2200      	movs	r2, #0
 8001842:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	687a      	ldr	r2, [r7, #4]
 8001848:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	893a      	ldrh	r2, [r7, #8]
 800184e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	2200      	movs	r2, #0
 8001854:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800185a:	b29b      	uxth	r3, r3
 800185c:	2bff      	cmp	r3, #255	@ 0xff
 800185e:	d90e      	bls.n	800187e <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	22ff      	movs	r2, #255	@ 0xff
 8001864:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800186a:	b2da      	uxtb	r2, r3
 800186c:	8979      	ldrh	r1, [r7, #10]
 800186e:	4b52      	ldr	r3, [pc, #328]	@ (80019b8 <HAL_I2C_Master_Receive+0x1e4>)
 8001870:	9300      	str	r3, [sp, #0]
 8001872:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001876:	68f8      	ldr	r0, [r7, #12]
 8001878:	f000 fb16 	bl	8001ea8 <I2C_TransferConfig>
 800187c:	e06d      	b.n	800195a <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001882:	b29a      	uxth	r2, r3
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800188c:	b2da      	uxtb	r2, r3
 800188e:	8979      	ldrh	r1, [r7, #10]
 8001890:	4b49      	ldr	r3, [pc, #292]	@ (80019b8 <HAL_I2C_Master_Receive+0x1e4>)
 8001892:	9300      	str	r3, [sp, #0]
 8001894:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001898:	68f8      	ldr	r0, [r7, #12]
 800189a:	f000 fb05 	bl	8001ea8 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800189e:	e05c      	b.n	800195a <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80018a0:	697a      	ldr	r2, [r7, #20]
 80018a2:	6a39      	ldr	r1, [r7, #32]
 80018a4:	68f8      	ldr	r0, [r7, #12]
 80018a6:	f000 f993 	bl	8001bd0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80018aa:	4603      	mov	r3, r0
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d001      	beq.n	80018b4 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80018b0:	2301      	movs	r3, #1
 80018b2:	e07c      	b.n	80019ae <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018be:	b2d2      	uxtb	r2, r2
 80018c0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018c6:	1c5a      	adds	r2, r3, #1
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80018d0:	3b01      	subs	r3, #1
 80018d2:	b29a      	uxth	r2, r3
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80018dc:	b29b      	uxth	r3, r3
 80018de:	3b01      	subs	r3, #1
 80018e0:	b29a      	uxth	r2, r3
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80018ea:	b29b      	uxth	r3, r3
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d034      	beq.n	800195a <HAL_I2C_Master_Receive+0x186>
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d130      	bne.n	800195a <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80018f8:	697b      	ldr	r3, [r7, #20]
 80018fa:	9300      	str	r3, [sp, #0]
 80018fc:	6a3b      	ldr	r3, [r7, #32]
 80018fe:	2200      	movs	r2, #0
 8001900:	2180      	movs	r1, #128	@ 0x80
 8001902:	68f8      	ldr	r0, [r7, #12]
 8001904:	f000 f880 	bl	8001a08 <I2C_WaitOnFlagUntilTimeout>
 8001908:	4603      	mov	r3, r0
 800190a:	2b00      	cmp	r3, #0
 800190c:	d001      	beq.n	8001912 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800190e:	2301      	movs	r3, #1
 8001910:	e04d      	b.n	80019ae <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001916:	b29b      	uxth	r3, r3
 8001918:	2bff      	cmp	r3, #255	@ 0xff
 800191a:	d90e      	bls.n	800193a <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	22ff      	movs	r2, #255	@ 0xff
 8001920:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001926:	b2da      	uxtb	r2, r3
 8001928:	8979      	ldrh	r1, [r7, #10]
 800192a:	2300      	movs	r3, #0
 800192c:	9300      	str	r3, [sp, #0]
 800192e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001932:	68f8      	ldr	r0, [r7, #12]
 8001934:	f000 fab8 	bl	8001ea8 <I2C_TransferConfig>
 8001938:	e00f      	b.n	800195a <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800193e:	b29a      	uxth	r2, r3
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001948:	b2da      	uxtb	r2, r3
 800194a:	8979      	ldrh	r1, [r7, #10]
 800194c:	2300      	movs	r3, #0
 800194e:	9300      	str	r3, [sp, #0]
 8001950:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001954:	68f8      	ldr	r0, [r7, #12]
 8001956:	f000 faa7 	bl	8001ea8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800195e:	b29b      	uxth	r3, r3
 8001960:	2b00      	cmp	r3, #0
 8001962:	d19d      	bne.n	80018a0 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001964:	697a      	ldr	r2, [r7, #20]
 8001966:	6a39      	ldr	r1, [r7, #32]
 8001968:	68f8      	ldr	r0, [r7, #12]
 800196a:	f000 f8ed 	bl	8001b48 <I2C_WaitOnSTOPFlagUntilTimeout>
 800196e:	4603      	mov	r3, r0
 8001970:	2b00      	cmp	r3, #0
 8001972:	d001      	beq.n	8001978 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8001974:	2301      	movs	r3, #1
 8001976:	e01a      	b.n	80019ae <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	2220      	movs	r2, #32
 800197e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	6859      	ldr	r1, [r3, #4]
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	681a      	ldr	r2, [r3, #0]
 800198a:	4b0c      	ldr	r3, [pc, #48]	@ (80019bc <HAL_I2C_Master_Receive+0x1e8>)
 800198c:	400b      	ands	r3, r1
 800198e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	2220      	movs	r2, #32
 8001994:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	2200      	movs	r2, #0
 800199c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	2200      	movs	r2, #0
 80019a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80019a8:	2300      	movs	r3, #0
 80019aa:	e000      	b.n	80019ae <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80019ac:	2302      	movs	r3, #2
  }
}
 80019ae:	4618      	mov	r0, r3
 80019b0:	3718      	adds	r7, #24
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd80      	pop	{r7, pc}
 80019b6:	bf00      	nop
 80019b8:	80002400 	.word	0x80002400
 80019bc:	fe00e800 	.word	0xfe00e800

080019c0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80019c0:	b480      	push	{r7}
 80019c2:	b083      	sub	sp, #12
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	699b      	ldr	r3, [r3, #24]
 80019ce:	f003 0302 	and.w	r3, r3, #2
 80019d2:	2b02      	cmp	r3, #2
 80019d4:	d103      	bne.n	80019de <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	2200      	movs	r2, #0
 80019dc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	699b      	ldr	r3, [r3, #24]
 80019e4:	f003 0301 	and.w	r3, r3, #1
 80019e8:	2b01      	cmp	r3, #1
 80019ea:	d007      	beq.n	80019fc <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	699a      	ldr	r2, [r3, #24]
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	f042 0201 	orr.w	r2, r2, #1
 80019fa:	619a      	str	r2, [r3, #24]
  }
}
 80019fc:	bf00      	nop
 80019fe:	370c      	adds	r7, #12
 8001a00:	46bd      	mov	sp, r7
 8001a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a06:	4770      	bx	lr

08001a08 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b084      	sub	sp, #16
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	60f8      	str	r0, [r7, #12]
 8001a10:	60b9      	str	r1, [r7, #8]
 8001a12:	603b      	str	r3, [r7, #0]
 8001a14:	4613      	mov	r3, r2
 8001a16:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001a18:	e03b      	b.n	8001a92 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001a1a:	69ba      	ldr	r2, [r7, #24]
 8001a1c:	6839      	ldr	r1, [r7, #0]
 8001a1e:	68f8      	ldr	r0, [r7, #12]
 8001a20:	f000 f962 	bl	8001ce8 <I2C_IsErrorOccurred>
 8001a24:	4603      	mov	r3, r0
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d001      	beq.n	8001a2e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	e041      	b.n	8001ab2 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001a2e:	683b      	ldr	r3, [r7, #0]
 8001a30:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001a34:	d02d      	beq.n	8001a92 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001a36:	f7ff fa85 	bl	8000f44 <HAL_GetTick>
 8001a3a:	4602      	mov	r2, r0
 8001a3c:	69bb      	ldr	r3, [r7, #24]
 8001a3e:	1ad3      	subs	r3, r2, r3
 8001a40:	683a      	ldr	r2, [r7, #0]
 8001a42:	429a      	cmp	r2, r3
 8001a44:	d302      	bcc.n	8001a4c <I2C_WaitOnFlagUntilTimeout+0x44>
 8001a46:	683b      	ldr	r3, [r7, #0]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d122      	bne.n	8001a92 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	699a      	ldr	r2, [r3, #24]
 8001a52:	68bb      	ldr	r3, [r7, #8]
 8001a54:	4013      	ands	r3, r2
 8001a56:	68ba      	ldr	r2, [r7, #8]
 8001a58:	429a      	cmp	r2, r3
 8001a5a:	bf0c      	ite	eq
 8001a5c:	2301      	moveq	r3, #1
 8001a5e:	2300      	movne	r3, #0
 8001a60:	b2db      	uxtb	r3, r3
 8001a62:	461a      	mov	r2, r3
 8001a64:	79fb      	ldrb	r3, [r7, #7]
 8001a66:	429a      	cmp	r2, r3
 8001a68:	d113      	bne.n	8001a92 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a6e:	f043 0220 	orr.w	r2, r3, #32
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	2220      	movs	r2, #32
 8001a7a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	2200      	movs	r2, #0
 8001a82:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	2200      	movs	r2, #0
 8001a8a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8001a8e:	2301      	movs	r3, #1
 8001a90:	e00f      	b.n	8001ab2 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	699a      	ldr	r2, [r3, #24]
 8001a98:	68bb      	ldr	r3, [r7, #8]
 8001a9a:	4013      	ands	r3, r2
 8001a9c:	68ba      	ldr	r2, [r7, #8]
 8001a9e:	429a      	cmp	r2, r3
 8001aa0:	bf0c      	ite	eq
 8001aa2:	2301      	moveq	r3, #1
 8001aa4:	2300      	movne	r3, #0
 8001aa6:	b2db      	uxtb	r3, r3
 8001aa8:	461a      	mov	r2, r3
 8001aaa:	79fb      	ldrb	r3, [r7, #7]
 8001aac:	429a      	cmp	r2, r3
 8001aae:	d0b4      	beq.n	8001a1a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001ab0:	2300      	movs	r3, #0
}
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	3710      	adds	r7, #16
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}

08001aba <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001aba:	b580      	push	{r7, lr}
 8001abc:	b084      	sub	sp, #16
 8001abe:	af00      	add	r7, sp, #0
 8001ac0:	60f8      	str	r0, [r7, #12]
 8001ac2:	60b9      	str	r1, [r7, #8]
 8001ac4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001ac6:	e033      	b.n	8001b30 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001ac8:	687a      	ldr	r2, [r7, #4]
 8001aca:	68b9      	ldr	r1, [r7, #8]
 8001acc:	68f8      	ldr	r0, [r7, #12]
 8001ace:	f000 f90b 	bl	8001ce8 <I2C_IsErrorOccurred>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d001      	beq.n	8001adc <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001ad8:	2301      	movs	r3, #1
 8001ada:	e031      	b.n	8001b40 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001adc:	68bb      	ldr	r3, [r7, #8]
 8001ade:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001ae2:	d025      	beq.n	8001b30 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001ae4:	f7ff fa2e 	bl	8000f44 <HAL_GetTick>
 8001ae8:	4602      	mov	r2, r0
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	1ad3      	subs	r3, r2, r3
 8001aee:	68ba      	ldr	r2, [r7, #8]
 8001af0:	429a      	cmp	r2, r3
 8001af2:	d302      	bcc.n	8001afa <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8001af4:	68bb      	ldr	r3, [r7, #8]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d11a      	bne.n	8001b30 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	699b      	ldr	r3, [r3, #24]
 8001b00:	f003 0302 	and.w	r3, r3, #2
 8001b04:	2b02      	cmp	r3, #2
 8001b06:	d013      	beq.n	8001b30 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b0c:	f043 0220 	orr.w	r2, r3, #32
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	2220      	movs	r2, #32
 8001b18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	2200      	movs	r2, #0
 8001b20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	2200      	movs	r2, #0
 8001b28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8001b2c:	2301      	movs	r3, #1
 8001b2e:	e007      	b.n	8001b40 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	699b      	ldr	r3, [r3, #24]
 8001b36:	f003 0302 	and.w	r3, r3, #2
 8001b3a:	2b02      	cmp	r3, #2
 8001b3c:	d1c4      	bne.n	8001ac8 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001b3e:	2300      	movs	r3, #0
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	3710      	adds	r7, #16
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd80      	pop	{r7, pc}

08001b48 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b084      	sub	sp, #16
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	60f8      	str	r0, [r7, #12]
 8001b50:	60b9      	str	r1, [r7, #8]
 8001b52:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001b54:	e02f      	b.n	8001bb6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001b56:	687a      	ldr	r2, [r7, #4]
 8001b58:	68b9      	ldr	r1, [r7, #8]
 8001b5a:	68f8      	ldr	r0, [r7, #12]
 8001b5c:	f000 f8c4 	bl	8001ce8 <I2C_IsErrorOccurred>
 8001b60:	4603      	mov	r3, r0
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d001      	beq.n	8001b6a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001b66:	2301      	movs	r3, #1
 8001b68:	e02d      	b.n	8001bc6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001b6a:	f7ff f9eb 	bl	8000f44 <HAL_GetTick>
 8001b6e:	4602      	mov	r2, r0
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	1ad3      	subs	r3, r2, r3
 8001b74:	68ba      	ldr	r2, [r7, #8]
 8001b76:	429a      	cmp	r2, r3
 8001b78:	d302      	bcc.n	8001b80 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001b7a:	68bb      	ldr	r3, [r7, #8]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d11a      	bne.n	8001bb6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	699b      	ldr	r3, [r3, #24]
 8001b86:	f003 0320 	and.w	r3, r3, #32
 8001b8a:	2b20      	cmp	r3, #32
 8001b8c:	d013      	beq.n	8001bb6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b92:	f043 0220 	orr.w	r2, r3, #32
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	2220      	movs	r2, #32
 8001b9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	2200      	movs	r2, #0
 8001bae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8001bb2:	2301      	movs	r3, #1
 8001bb4:	e007      	b.n	8001bc6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	699b      	ldr	r3, [r3, #24]
 8001bbc:	f003 0320 	and.w	r3, r3, #32
 8001bc0:	2b20      	cmp	r3, #32
 8001bc2:	d1c8      	bne.n	8001b56 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001bc4:	2300      	movs	r3, #0
}
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	3710      	adds	r7, #16
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd80      	pop	{r7, pc}
	...

08001bd0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b086      	sub	sp, #24
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	60f8      	str	r0, [r7, #12]
 8001bd8:	60b9      	str	r1, [r7, #8]
 8001bda:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8001be0:	e071      	b.n	8001cc6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001be2:	687a      	ldr	r2, [r7, #4]
 8001be4:	68b9      	ldr	r1, [r7, #8]
 8001be6:	68f8      	ldr	r0, [r7, #12]
 8001be8:	f000 f87e 	bl	8001ce8 <I2C_IsErrorOccurred>
 8001bec:	4603      	mov	r3, r0
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d001      	beq.n	8001bf6 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	699b      	ldr	r3, [r3, #24]
 8001bfc:	f003 0320 	and.w	r3, r3, #32
 8001c00:	2b20      	cmp	r3, #32
 8001c02:	d13b      	bne.n	8001c7c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8001c04:	7dfb      	ldrb	r3, [r7, #23]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d138      	bne.n	8001c7c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	699b      	ldr	r3, [r3, #24]
 8001c10:	f003 0304 	and.w	r3, r3, #4
 8001c14:	2b04      	cmp	r3, #4
 8001c16:	d105      	bne.n	8001c24 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d001      	beq.n	8001c24 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8001c20:	2300      	movs	r3, #0
 8001c22:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	699b      	ldr	r3, [r3, #24]
 8001c2a:	f003 0310 	and.w	r3, r3, #16
 8001c2e:	2b10      	cmp	r3, #16
 8001c30:	d121      	bne.n	8001c76 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	2210      	movs	r2, #16
 8001c38:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	2204      	movs	r2, #4
 8001c3e:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	2220      	movs	r2, #32
 8001c46:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	6859      	ldr	r1, [r3, #4]
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	681a      	ldr	r2, [r3, #0]
 8001c52:	4b24      	ldr	r3, [pc, #144]	@ (8001ce4 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8001c54:	400b      	ands	r3, r1
 8001c56:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	2220      	movs	r2, #32
 8001c5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	2200      	movs	r2, #0
 8001c64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8001c70:	2301      	movs	r3, #1
 8001c72:	75fb      	strb	r3, [r7, #23]
 8001c74:	e002      	b.n	8001c7c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	2200      	movs	r2, #0
 8001c7a:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8001c7c:	f7ff f962 	bl	8000f44 <HAL_GetTick>
 8001c80:	4602      	mov	r2, r0
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	1ad3      	subs	r3, r2, r3
 8001c86:	68ba      	ldr	r2, [r7, #8]
 8001c88:	429a      	cmp	r2, r3
 8001c8a:	d302      	bcc.n	8001c92 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8001c8c:	68bb      	ldr	r3, [r7, #8]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d119      	bne.n	8001cc6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8001c92:	7dfb      	ldrb	r3, [r7, #23]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d116      	bne.n	8001cc6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	699b      	ldr	r3, [r3, #24]
 8001c9e:	f003 0304 	and.w	r3, r3, #4
 8001ca2:	2b04      	cmp	r3, #4
 8001ca4:	d00f      	beq.n	8001cc6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001caa:	f043 0220 	orr.w	r2, r3, #32
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	2220      	movs	r2, #32
 8001cb6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	699b      	ldr	r3, [r3, #24]
 8001ccc:	f003 0304 	and.w	r3, r3, #4
 8001cd0:	2b04      	cmp	r3, #4
 8001cd2:	d002      	beq.n	8001cda <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8001cd4:	7dfb      	ldrb	r3, [r7, #23]
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d083      	beq.n	8001be2 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8001cda:	7dfb      	ldrb	r3, [r7, #23]
}
 8001cdc:	4618      	mov	r0, r3
 8001cde:	3718      	adds	r7, #24
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bd80      	pop	{r7, pc}
 8001ce4:	fe00e800 	.word	0xfe00e800

08001ce8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b08a      	sub	sp, #40	@ 0x28
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	60f8      	str	r0, [r7, #12]
 8001cf0:	60b9      	str	r1, [r7, #8]
 8001cf2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	699b      	ldr	r3, [r3, #24]
 8001d00:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8001d02:	2300      	movs	r3, #0
 8001d04:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8001d0a:	69bb      	ldr	r3, [r7, #24]
 8001d0c:	f003 0310 	and.w	r3, r3, #16
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d068      	beq.n	8001de6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	2210      	movs	r2, #16
 8001d1a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001d1c:	e049      	b.n	8001db2 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8001d1e:	68bb      	ldr	r3, [r7, #8]
 8001d20:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001d24:	d045      	beq.n	8001db2 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001d26:	f7ff f90d 	bl	8000f44 <HAL_GetTick>
 8001d2a:	4602      	mov	r2, r0
 8001d2c:	69fb      	ldr	r3, [r7, #28]
 8001d2e:	1ad3      	subs	r3, r2, r3
 8001d30:	68ba      	ldr	r2, [r7, #8]
 8001d32:	429a      	cmp	r2, r3
 8001d34:	d302      	bcc.n	8001d3c <I2C_IsErrorOccurred+0x54>
 8001d36:	68bb      	ldr	r3, [r7, #8]
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d13a      	bne.n	8001db2 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	685b      	ldr	r3, [r3, #4]
 8001d42:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d46:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001d4e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	699b      	ldr	r3, [r3, #24]
 8001d56:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001d5a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001d5e:	d121      	bne.n	8001da4 <I2C_IsErrorOccurred+0xbc>
 8001d60:	697b      	ldr	r3, [r7, #20]
 8001d62:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001d66:	d01d      	beq.n	8001da4 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8001d68:	7cfb      	ldrb	r3, [r7, #19]
 8001d6a:	2b20      	cmp	r3, #32
 8001d6c:	d01a      	beq.n	8001da4 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	685a      	ldr	r2, [r3, #4]
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001d7c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8001d7e:	f7ff f8e1 	bl	8000f44 <HAL_GetTick>
 8001d82:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001d84:	e00e      	b.n	8001da4 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8001d86:	f7ff f8dd 	bl	8000f44 <HAL_GetTick>
 8001d8a:	4602      	mov	r2, r0
 8001d8c:	69fb      	ldr	r3, [r7, #28]
 8001d8e:	1ad3      	subs	r3, r2, r3
 8001d90:	2b19      	cmp	r3, #25
 8001d92:	d907      	bls.n	8001da4 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8001d94:	6a3b      	ldr	r3, [r7, #32]
 8001d96:	f043 0320 	orr.w	r3, r3, #32
 8001d9a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8001d9c:	2301      	movs	r3, #1
 8001d9e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8001da2:	e006      	b.n	8001db2 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	699b      	ldr	r3, [r3, #24]
 8001daa:	f003 0320 	and.w	r3, r3, #32
 8001dae:	2b20      	cmp	r3, #32
 8001db0:	d1e9      	bne.n	8001d86 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	699b      	ldr	r3, [r3, #24]
 8001db8:	f003 0320 	and.w	r3, r3, #32
 8001dbc:	2b20      	cmp	r3, #32
 8001dbe:	d003      	beq.n	8001dc8 <I2C_IsErrorOccurred+0xe0>
 8001dc0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d0aa      	beq.n	8001d1e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8001dc8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d103      	bne.n	8001dd8 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	2220      	movs	r2, #32
 8001dd6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8001dd8:	6a3b      	ldr	r3, [r7, #32]
 8001dda:	f043 0304 	orr.w	r3, r3, #4
 8001dde:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8001de0:	2301      	movs	r3, #1
 8001de2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	699b      	ldr	r3, [r3, #24]
 8001dec:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8001dee:	69bb      	ldr	r3, [r7, #24]
 8001df0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d00b      	beq.n	8001e10 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8001df8:	6a3b      	ldr	r3, [r7, #32]
 8001dfa:	f043 0301 	orr.w	r3, r3, #1
 8001dfe:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001e08:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8001e10:	69bb      	ldr	r3, [r7, #24]
 8001e12:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d00b      	beq.n	8001e32 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8001e1a:	6a3b      	ldr	r3, [r7, #32]
 8001e1c:	f043 0308 	orr.w	r3, r3, #8
 8001e20:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001e2a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001e2c:	2301      	movs	r3, #1
 8001e2e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8001e32:	69bb      	ldr	r3, [r7, #24]
 8001e34:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d00b      	beq.n	8001e54 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8001e3c:	6a3b      	ldr	r3, [r7, #32]
 8001e3e:	f043 0302 	orr.w	r3, r3, #2
 8001e42:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001e4c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001e4e:	2301      	movs	r3, #1
 8001e50:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8001e54:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d01c      	beq.n	8001e96 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001e5c:	68f8      	ldr	r0, [r7, #12]
 8001e5e:	f7ff fdaf 	bl	80019c0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	6859      	ldr	r1, [r3, #4]
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	681a      	ldr	r2, [r3, #0]
 8001e6c:	4b0d      	ldr	r3, [pc, #52]	@ (8001ea4 <I2C_IsErrorOccurred+0x1bc>)
 8001e6e:	400b      	ands	r3, r1
 8001e70:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001e76:	6a3b      	ldr	r3, [r7, #32]
 8001e78:	431a      	orrs	r2, r3
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	2220      	movs	r2, #32
 8001e82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	2200      	movs	r2, #0
 8001e8a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	2200      	movs	r2, #0
 8001e92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8001e96:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	3728      	adds	r7, #40	@ 0x28
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd80      	pop	{r7, pc}
 8001ea2:	bf00      	nop
 8001ea4:	fe00e800 	.word	0xfe00e800

08001ea8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b087      	sub	sp, #28
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	60f8      	str	r0, [r7, #12]
 8001eb0:	607b      	str	r3, [r7, #4]
 8001eb2:	460b      	mov	r3, r1
 8001eb4:	817b      	strh	r3, [r7, #10]
 8001eb6:	4613      	mov	r3, r2
 8001eb8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001eba:	897b      	ldrh	r3, [r7, #10]
 8001ebc:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001ec0:	7a7b      	ldrb	r3, [r7, #9]
 8001ec2:	041b      	lsls	r3, r3, #16
 8001ec4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001ec8:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001ece:	6a3b      	ldr	r3, [r7, #32]
 8001ed0:	4313      	orrs	r3, r2
 8001ed2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001ed6:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	685a      	ldr	r2, [r3, #4]
 8001ede:	6a3b      	ldr	r3, [r7, #32]
 8001ee0:	0d5b      	lsrs	r3, r3, #21
 8001ee2:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8001ee6:	4b08      	ldr	r3, [pc, #32]	@ (8001f08 <I2C_TransferConfig+0x60>)
 8001ee8:	430b      	orrs	r3, r1
 8001eea:	43db      	mvns	r3, r3
 8001eec:	ea02 0103 	and.w	r1, r2, r3
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	697a      	ldr	r2, [r7, #20]
 8001ef6:	430a      	orrs	r2, r1
 8001ef8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8001efa:	bf00      	nop
 8001efc:	371c      	adds	r7, #28
 8001efe:	46bd      	mov	sp, r7
 8001f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f04:	4770      	bx	lr
 8001f06:	bf00      	nop
 8001f08:	03ff63ff 	.word	0x03ff63ff

08001f0c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	b083      	sub	sp, #12
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
 8001f14:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001f1c:	b2db      	uxtb	r3, r3
 8001f1e:	2b20      	cmp	r3, #32
 8001f20:	d138      	bne.n	8001f94 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001f28:	2b01      	cmp	r3, #1
 8001f2a:	d101      	bne.n	8001f30 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001f2c:	2302      	movs	r3, #2
 8001f2e:	e032      	b.n	8001f96 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	2201      	movs	r2, #1
 8001f34:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	2224      	movs	r2, #36	@ 0x24
 8001f3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	681a      	ldr	r2, [r3, #0]
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f022 0201 	bic.w	r2, r2, #1
 8001f4e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	681a      	ldr	r2, [r3, #0]
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001f5e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	6819      	ldr	r1, [r3, #0]
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	683a      	ldr	r2, [r7, #0]
 8001f6c:	430a      	orrs	r2, r1
 8001f6e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	681a      	ldr	r2, [r3, #0]
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f042 0201 	orr.w	r2, r2, #1
 8001f7e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2220      	movs	r2, #32
 8001f84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001f90:	2300      	movs	r3, #0
 8001f92:	e000      	b.n	8001f96 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001f94:	2302      	movs	r3, #2
  }
}
 8001f96:	4618      	mov	r0, r3
 8001f98:	370c      	adds	r7, #12
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa0:	4770      	bx	lr

08001fa2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001fa2:	b480      	push	{r7}
 8001fa4:	b085      	sub	sp, #20
 8001fa6:	af00      	add	r7, sp, #0
 8001fa8:	6078      	str	r0, [r7, #4]
 8001faa:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001fb2:	b2db      	uxtb	r3, r3
 8001fb4:	2b20      	cmp	r3, #32
 8001fb6:	d139      	bne.n	800202c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001fbe:	2b01      	cmp	r3, #1
 8001fc0:	d101      	bne.n	8001fc6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001fc2:	2302      	movs	r3, #2
 8001fc4:	e033      	b.n	800202e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	2201      	movs	r2, #1
 8001fca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	2224      	movs	r2, #36	@ 0x24
 8001fd2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	681a      	ldr	r2, [r3, #0]
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f022 0201 	bic.w	r2, r2, #1
 8001fe4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001ff4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	021b      	lsls	r3, r3, #8
 8001ffa:	68fa      	ldr	r2, [r7, #12]
 8001ffc:	4313      	orrs	r3, r2
 8001ffe:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	68fa      	ldr	r2, [r7, #12]
 8002006:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	681a      	ldr	r2, [r3, #0]
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f042 0201 	orr.w	r2, r2, #1
 8002016:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	2220      	movs	r2, #32
 800201c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	2200      	movs	r2, #0
 8002024:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002028:	2300      	movs	r3, #0
 800202a:	e000      	b.n	800202e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800202c:	2302      	movs	r3, #2
  }
}
 800202e:	4618      	mov	r0, r3
 8002030:	3714      	adds	r7, #20
 8002032:	46bd      	mov	sp, r7
 8002034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002038:	4770      	bx	lr
	...

0800203c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800203c:	b480      	push	{r7}
 800203e:	b085      	sub	sp, #20
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	2b00      	cmp	r3, #0
 8002048:	d141      	bne.n	80020ce <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800204a:	4b4b      	ldr	r3, [pc, #300]	@ (8002178 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002052:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002056:	d131      	bne.n	80020bc <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002058:	4b47      	ldr	r3, [pc, #284]	@ (8002178 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800205a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800205e:	4a46      	ldr	r2, [pc, #280]	@ (8002178 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002060:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002064:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002068:	4b43      	ldr	r3, [pc, #268]	@ (8002178 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002070:	4a41      	ldr	r2, [pc, #260]	@ (8002178 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002072:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002076:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002078:	4b40      	ldr	r3, [pc, #256]	@ (800217c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	2232      	movs	r2, #50	@ 0x32
 800207e:	fb02 f303 	mul.w	r3, r2, r3
 8002082:	4a3f      	ldr	r2, [pc, #252]	@ (8002180 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002084:	fba2 2303 	umull	r2, r3, r2, r3
 8002088:	0c9b      	lsrs	r3, r3, #18
 800208a:	3301      	adds	r3, #1
 800208c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800208e:	e002      	b.n	8002096 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	3b01      	subs	r3, #1
 8002094:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002096:	4b38      	ldr	r3, [pc, #224]	@ (8002178 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002098:	695b      	ldr	r3, [r3, #20]
 800209a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800209e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80020a2:	d102      	bne.n	80020aa <HAL_PWREx_ControlVoltageScaling+0x6e>
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d1f2      	bne.n	8002090 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80020aa:	4b33      	ldr	r3, [pc, #204]	@ (8002178 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020ac:	695b      	ldr	r3, [r3, #20]
 80020ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80020b6:	d158      	bne.n	800216a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80020b8:	2303      	movs	r3, #3
 80020ba:	e057      	b.n	800216c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80020bc:	4b2e      	ldr	r3, [pc, #184]	@ (8002178 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80020c2:	4a2d      	ldr	r2, [pc, #180]	@ (8002178 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80020c8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80020cc:	e04d      	b.n	800216a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80020d4:	d141      	bne.n	800215a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80020d6:	4b28      	ldr	r3, [pc, #160]	@ (8002178 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80020de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80020e2:	d131      	bne.n	8002148 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80020e4:	4b24      	ldr	r3, [pc, #144]	@ (8002178 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80020ea:	4a23      	ldr	r2, [pc, #140]	@ (8002178 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80020f0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80020f4:	4b20      	ldr	r3, [pc, #128]	@ (8002178 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80020fc:	4a1e      	ldr	r2, [pc, #120]	@ (8002178 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020fe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002102:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002104:	4b1d      	ldr	r3, [pc, #116]	@ (800217c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	2232      	movs	r2, #50	@ 0x32
 800210a:	fb02 f303 	mul.w	r3, r2, r3
 800210e:	4a1c      	ldr	r2, [pc, #112]	@ (8002180 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002110:	fba2 2303 	umull	r2, r3, r2, r3
 8002114:	0c9b      	lsrs	r3, r3, #18
 8002116:	3301      	adds	r3, #1
 8002118:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800211a:	e002      	b.n	8002122 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	3b01      	subs	r3, #1
 8002120:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002122:	4b15      	ldr	r3, [pc, #84]	@ (8002178 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002124:	695b      	ldr	r3, [r3, #20]
 8002126:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800212a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800212e:	d102      	bne.n	8002136 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	2b00      	cmp	r3, #0
 8002134:	d1f2      	bne.n	800211c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002136:	4b10      	ldr	r3, [pc, #64]	@ (8002178 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002138:	695b      	ldr	r3, [r3, #20]
 800213a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800213e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002142:	d112      	bne.n	800216a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002144:	2303      	movs	r3, #3
 8002146:	e011      	b.n	800216c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002148:	4b0b      	ldr	r3, [pc, #44]	@ (8002178 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800214a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800214e:	4a0a      	ldr	r2, [pc, #40]	@ (8002178 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002150:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002154:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002158:	e007      	b.n	800216a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800215a:	4b07      	ldr	r3, [pc, #28]	@ (8002178 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002162:	4a05      	ldr	r2, [pc, #20]	@ (8002178 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002164:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002168:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800216a:	2300      	movs	r3, #0
}
 800216c:	4618      	mov	r0, r3
 800216e:	3714      	adds	r7, #20
 8002170:	46bd      	mov	sp, r7
 8002172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002176:	4770      	bx	lr
 8002178:	40007000 	.word	0x40007000
 800217c:	20000000 	.word	0x20000000
 8002180:	431bde83 	.word	0x431bde83

08002184 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8002184:	b480      	push	{r7}
 8002186:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8002188:	4b05      	ldr	r3, [pc, #20]	@ (80021a0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800218a:	689b      	ldr	r3, [r3, #8]
 800218c:	4a04      	ldr	r2, [pc, #16]	@ (80021a0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800218e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002192:	6093      	str	r3, [r2, #8]
}
 8002194:	bf00      	nop
 8002196:	46bd      	mov	sp, r7
 8002198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219c:	4770      	bx	lr
 800219e:	bf00      	nop
 80021a0:	40007000 	.word	0x40007000

080021a4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b088      	sub	sp, #32
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d101      	bne.n	80021b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80021b2:	2301      	movs	r3, #1
 80021b4:	e2fe      	b.n	80027b4 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f003 0301 	and.w	r3, r3, #1
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d075      	beq.n	80022ae <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80021c2:	4b97      	ldr	r3, [pc, #604]	@ (8002420 <HAL_RCC_OscConfig+0x27c>)
 80021c4:	689b      	ldr	r3, [r3, #8]
 80021c6:	f003 030c 	and.w	r3, r3, #12
 80021ca:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80021cc:	4b94      	ldr	r3, [pc, #592]	@ (8002420 <HAL_RCC_OscConfig+0x27c>)
 80021ce:	68db      	ldr	r3, [r3, #12]
 80021d0:	f003 0303 	and.w	r3, r3, #3
 80021d4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80021d6:	69bb      	ldr	r3, [r7, #24]
 80021d8:	2b0c      	cmp	r3, #12
 80021da:	d102      	bne.n	80021e2 <HAL_RCC_OscConfig+0x3e>
 80021dc:	697b      	ldr	r3, [r7, #20]
 80021de:	2b03      	cmp	r3, #3
 80021e0:	d002      	beq.n	80021e8 <HAL_RCC_OscConfig+0x44>
 80021e2:	69bb      	ldr	r3, [r7, #24]
 80021e4:	2b08      	cmp	r3, #8
 80021e6:	d10b      	bne.n	8002200 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021e8:	4b8d      	ldr	r3, [pc, #564]	@ (8002420 <HAL_RCC_OscConfig+0x27c>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d05b      	beq.n	80022ac <HAL_RCC_OscConfig+0x108>
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d157      	bne.n	80022ac <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80021fc:	2301      	movs	r3, #1
 80021fe:	e2d9      	b.n	80027b4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002208:	d106      	bne.n	8002218 <HAL_RCC_OscConfig+0x74>
 800220a:	4b85      	ldr	r3, [pc, #532]	@ (8002420 <HAL_RCC_OscConfig+0x27c>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	4a84      	ldr	r2, [pc, #528]	@ (8002420 <HAL_RCC_OscConfig+0x27c>)
 8002210:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002214:	6013      	str	r3, [r2, #0]
 8002216:	e01d      	b.n	8002254 <HAL_RCC_OscConfig+0xb0>
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002220:	d10c      	bne.n	800223c <HAL_RCC_OscConfig+0x98>
 8002222:	4b7f      	ldr	r3, [pc, #508]	@ (8002420 <HAL_RCC_OscConfig+0x27c>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	4a7e      	ldr	r2, [pc, #504]	@ (8002420 <HAL_RCC_OscConfig+0x27c>)
 8002228:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800222c:	6013      	str	r3, [r2, #0]
 800222e:	4b7c      	ldr	r3, [pc, #496]	@ (8002420 <HAL_RCC_OscConfig+0x27c>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	4a7b      	ldr	r2, [pc, #492]	@ (8002420 <HAL_RCC_OscConfig+0x27c>)
 8002234:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002238:	6013      	str	r3, [r2, #0]
 800223a:	e00b      	b.n	8002254 <HAL_RCC_OscConfig+0xb0>
 800223c:	4b78      	ldr	r3, [pc, #480]	@ (8002420 <HAL_RCC_OscConfig+0x27c>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	4a77      	ldr	r2, [pc, #476]	@ (8002420 <HAL_RCC_OscConfig+0x27c>)
 8002242:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002246:	6013      	str	r3, [r2, #0]
 8002248:	4b75      	ldr	r3, [pc, #468]	@ (8002420 <HAL_RCC_OscConfig+0x27c>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	4a74      	ldr	r2, [pc, #464]	@ (8002420 <HAL_RCC_OscConfig+0x27c>)
 800224e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002252:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	685b      	ldr	r3, [r3, #4]
 8002258:	2b00      	cmp	r3, #0
 800225a:	d013      	beq.n	8002284 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800225c:	f7fe fe72 	bl	8000f44 <HAL_GetTick>
 8002260:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002262:	e008      	b.n	8002276 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002264:	f7fe fe6e 	bl	8000f44 <HAL_GetTick>
 8002268:	4602      	mov	r2, r0
 800226a:	693b      	ldr	r3, [r7, #16]
 800226c:	1ad3      	subs	r3, r2, r3
 800226e:	2b64      	cmp	r3, #100	@ 0x64
 8002270:	d901      	bls.n	8002276 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002272:	2303      	movs	r3, #3
 8002274:	e29e      	b.n	80027b4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002276:	4b6a      	ldr	r3, [pc, #424]	@ (8002420 <HAL_RCC_OscConfig+0x27c>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800227e:	2b00      	cmp	r3, #0
 8002280:	d0f0      	beq.n	8002264 <HAL_RCC_OscConfig+0xc0>
 8002282:	e014      	b.n	80022ae <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002284:	f7fe fe5e 	bl	8000f44 <HAL_GetTick>
 8002288:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800228a:	e008      	b.n	800229e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800228c:	f7fe fe5a 	bl	8000f44 <HAL_GetTick>
 8002290:	4602      	mov	r2, r0
 8002292:	693b      	ldr	r3, [r7, #16]
 8002294:	1ad3      	subs	r3, r2, r3
 8002296:	2b64      	cmp	r3, #100	@ 0x64
 8002298:	d901      	bls.n	800229e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800229a:	2303      	movs	r3, #3
 800229c:	e28a      	b.n	80027b4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800229e:	4b60      	ldr	r3, [pc, #384]	@ (8002420 <HAL_RCC_OscConfig+0x27c>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d1f0      	bne.n	800228c <HAL_RCC_OscConfig+0xe8>
 80022aa:	e000      	b.n	80022ae <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f003 0302 	and.w	r3, r3, #2
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d075      	beq.n	80023a6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80022ba:	4b59      	ldr	r3, [pc, #356]	@ (8002420 <HAL_RCC_OscConfig+0x27c>)
 80022bc:	689b      	ldr	r3, [r3, #8]
 80022be:	f003 030c 	and.w	r3, r3, #12
 80022c2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80022c4:	4b56      	ldr	r3, [pc, #344]	@ (8002420 <HAL_RCC_OscConfig+0x27c>)
 80022c6:	68db      	ldr	r3, [r3, #12]
 80022c8:	f003 0303 	and.w	r3, r3, #3
 80022cc:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80022ce:	69bb      	ldr	r3, [r7, #24]
 80022d0:	2b0c      	cmp	r3, #12
 80022d2:	d102      	bne.n	80022da <HAL_RCC_OscConfig+0x136>
 80022d4:	697b      	ldr	r3, [r7, #20]
 80022d6:	2b02      	cmp	r3, #2
 80022d8:	d002      	beq.n	80022e0 <HAL_RCC_OscConfig+0x13c>
 80022da:	69bb      	ldr	r3, [r7, #24]
 80022dc:	2b04      	cmp	r3, #4
 80022de:	d11f      	bne.n	8002320 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80022e0:	4b4f      	ldr	r3, [pc, #316]	@ (8002420 <HAL_RCC_OscConfig+0x27c>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d005      	beq.n	80022f8 <HAL_RCC_OscConfig+0x154>
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	68db      	ldr	r3, [r3, #12]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d101      	bne.n	80022f8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80022f4:	2301      	movs	r3, #1
 80022f6:	e25d      	b.n	80027b4 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022f8:	4b49      	ldr	r3, [pc, #292]	@ (8002420 <HAL_RCC_OscConfig+0x27c>)
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	691b      	ldr	r3, [r3, #16]
 8002304:	061b      	lsls	r3, r3, #24
 8002306:	4946      	ldr	r1, [pc, #280]	@ (8002420 <HAL_RCC_OscConfig+0x27c>)
 8002308:	4313      	orrs	r3, r2
 800230a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800230c:	4b45      	ldr	r3, [pc, #276]	@ (8002424 <HAL_RCC_OscConfig+0x280>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	4618      	mov	r0, r3
 8002312:	f7fe fdcb 	bl	8000eac <HAL_InitTick>
 8002316:	4603      	mov	r3, r0
 8002318:	2b00      	cmp	r3, #0
 800231a:	d043      	beq.n	80023a4 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800231c:	2301      	movs	r3, #1
 800231e:	e249      	b.n	80027b4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	68db      	ldr	r3, [r3, #12]
 8002324:	2b00      	cmp	r3, #0
 8002326:	d023      	beq.n	8002370 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002328:	4b3d      	ldr	r3, [pc, #244]	@ (8002420 <HAL_RCC_OscConfig+0x27c>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	4a3c      	ldr	r2, [pc, #240]	@ (8002420 <HAL_RCC_OscConfig+0x27c>)
 800232e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002332:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002334:	f7fe fe06 	bl	8000f44 <HAL_GetTick>
 8002338:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800233a:	e008      	b.n	800234e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800233c:	f7fe fe02 	bl	8000f44 <HAL_GetTick>
 8002340:	4602      	mov	r2, r0
 8002342:	693b      	ldr	r3, [r7, #16]
 8002344:	1ad3      	subs	r3, r2, r3
 8002346:	2b02      	cmp	r3, #2
 8002348:	d901      	bls.n	800234e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800234a:	2303      	movs	r3, #3
 800234c:	e232      	b.n	80027b4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800234e:	4b34      	ldr	r3, [pc, #208]	@ (8002420 <HAL_RCC_OscConfig+0x27c>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002356:	2b00      	cmp	r3, #0
 8002358:	d0f0      	beq.n	800233c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800235a:	4b31      	ldr	r3, [pc, #196]	@ (8002420 <HAL_RCC_OscConfig+0x27c>)
 800235c:	685b      	ldr	r3, [r3, #4]
 800235e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	691b      	ldr	r3, [r3, #16]
 8002366:	061b      	lsls	r3, r3, #24
 8002368:	492d      	ldr	r1, [pc, #180]	@ (8002420 <HAL_RCC_OscConfig+0x27c>)
 800236a:	4313      	orrs	r3, r2
 800236c:	604b      	str	r3, [r1, #4]
 800236e:	e01a      	b.n	80023a6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002370:	4b2b      	ldr	r3, [pc, #172]	@ (8002420 <HAL_RCC_OscConfig+0x27c>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4a2a      	ldr	r2, [pc, #168]	@ (8002420 <HAL_RCC_OscConfig+0x27c>)
 8002376:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800237a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800237c:	f7fe fde2 	bl	8000f44 <HAL_GetTick>
 8002380:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002382:	e008      	b.n	8002396 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002384:	f7fe fdde 	bl	8000f44 <HAL_GetTick>
 8002388:	4602      	mov	r2, r0
 800238a:	693b      	ldr	r3, [r7, #16]
 800238c:	1ad3      	subs	r3, r2, r3
 800238e:	2b02      	cmp	r3, #2
 8002390:	d901      	bls.n	8002396 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002392:	2303      	movs	r3, #3
 8002394:	e20e      	b.n	80027b4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002396:	4b22      	ldr	r3, [pc, #136]	@ (8002420 <HAL_RCC_OscConfig+0x27c>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d1f0      	bne.n	8002384 <HAL_RCC_OscConfig+0x1e0>
 80023a2:	e000      	b.n	80023a6 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80023a4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f003 0308 	and.w	r3, r3, #8
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d041      	beq.n	8002436 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	695b      	ldr	r3, [r3, #20]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d01c      	beq.n	80023f4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80023ba:	4b19      	ldr	r3, [pc, #100]	@ (8002420 <HAL_RCC_OscConfig+0x27c>)
 80023bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80023c0:	4a17      	ldr	r2, [pc, #92]	@ (8002420 <HAL_RCC_OscConfig+0x27c>)
 80023c2:	f043 0301 	orr.w	r3, r3, #1
 80023c6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023ca:	f7fe fdbb 	bl	8000f44 <HAL_GetTick>
 80023ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80023d0:	e008      	b.n	80023e4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023d2:	f7fe fdb7 	bl	8000f44 <HAL_GetTick>
 80023d6:	4602      	mov	r2, r0
 80023d8:	693b      	ldr	r3, [r7, #16]
 80023da:	1ad3      	subs	r3, r2, r3
 80023dc:	2b02      	cmp	r3, #2
 80023de:	d901      	bls.n	80023e4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80023e0:	2303      	movs	r3, #3
 80023e2:	e1e7      	b.n	80027b4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80023e4:	4b0e      	ldr	r3, [pc, #56]	@ (8002420 <HAL_RCC_OscConfig+0x27c>)
 80023e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80023ea:	f003 0302 	and.w	r3, r3, #2
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d0ef      	beq.n	80023d2 <HAL_RCC_OscConfig+0x22e>
 80023f2:	e020      	b.n	8002436 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80023f4:	4b0a      	ldr	r3, [pc, #40]	@ (8002420 <HAL_RCC_OscConfig+0x27c>)
 80023f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80023fa:	4a09      	ldr	r2, [pc, #36]	@ (8002420 <HAL_RCC_OscConfig+0x27c>)
 80023fc:	f023 0301 	bic.w	r3, r3, #1
 8002400:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002404:	f7fe fd9e 	bl	8000f44 <HAL_GetTick>
 8002408:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800240a:	e00d      	b.n	8002428 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800240c:	f7fe fd9a 	bl	8000f44 <HAL_GetTick>
 8002410:	4602      	mov	r2, r0
 8002412:	693b      	ldr	r3, [r7, #16]
 8002414:	1ad3      	subs	r3, r2, r3
 8002416:	2b02      	cmp	r3, #2
 8002418:	d906      	bls.n	8002428 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800241a:	2303      	movs	r3, #3
 800241c:	e1ca      	b.n	80027b4 <HAL_RCC_OscConfig+0x610>
 800241e:	bf00      	nop
 8002420:	40021000 	.word	0x40021000
 8002424:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002428:	4b8c      	ldr	r3, [pc, #560]	@ (800265c <HAL_RCC_OscConfig+0x4b8>)
 800242a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800242e:	f003 0302 	and.w	r3, r3, #2
 8002432:	2b00      	cmp	r3, #0
 8002434:	d1ea      	bne.n	800240c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f003 0304 	and.w	r3, r3, #4
 800243e:	2b00      	cmp	r3, #0
 8002440:	f000 80a6 	beq.w	8002590 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002444:	2300      	movs	r3, #0
 8002446:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002448:	4b84      	ldr	r3, [pc, #528]	@ (800265c <HAL_RCC_OscConfig+0x4b8>)
 800244a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800244c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002450:	2b00      	cmp	r3, #0
 8002452:	d101      	bne.n	8002458 <HAL_RCC_OscConfig+0x2b4>
 8002454:	2301      	movs	r3, #1
 8002456:	e000      	b.n	800245a <HAL_RCC_OscConfig+0x2b6>
 8002458:	2300      	movs	r3, #0
 800245a:	2b00      	cmp	r3, #0
 800245c:	d00d      	beq.n	800247a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800245e:	4b7f      	ldr	r3, [pc, #508]	@ (800265c <HAL_RCC_OscConfig+0x4b8>)
 8002460:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002462:	4a7e      	ldr	r2, [pc, #504]	@ (800265c <HAL_RCC_OscConfig+0x4b8>)
 8002464:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002468:	6593      	str	r3, [r2, #88]	@ 0x58
 800246a:	4b7c      	ldr	r3, [pc, #496]	@ (800265c <HAL_RCC_OscConfig+0x4b8>)
 800246c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800246e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002472:	60fb      	str	r3, [r7, #12]
 8002474:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002476:	2301      	movs	r3, #1
 8002478:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800247a:	4b79      	ldr	r3, [pc, #484]	@ (8002660 <HAL_RCC_OscConfig+0x4bc>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002482:	2b00      	cmp	r3, #0
 8002484:	d118      	bne.n	80024b8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002486:	4b76      	ldr	r3, [pc, #472]	@ (8002660 <HAL_RCC_OscConfig+0x4bc>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	4a75      	ldr	r2, [pc, #468]	@ (8002660 <HAL_RCC_OscConfig+0x4bc>)
 800248c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002490:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002492:	f7fe fd57 	bl	8000f44 <HAL_GetTick>
 8002496:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002498:	e008      	b.n	80024ac <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800249a:	f7fe fd53 	bl	8000f44 <HAL_GetTick>
 800249e:	4602      	mov	r2, r0
 80024a0:	693b      	ldr	r3, [r7, #16]
 80024a2:	1ad3      	subs	r3, r2, r3
 80024a4:	2b02      	cmp	r3, #2
 80024a6:	d901      	bls.n	80024ac <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80024a8:	2303      	movs	r3, #3
 80024aa:	e183      	b.n	80027b4 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80024ac:	4b6c      	ldr	r3, [pc, #432]	@ (8002660 <HAL_RCC_OscConfig+0x4bc>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d0f0      	beq.n	800249a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	689b      	ldr	r3, [r3, #8]
 80024bc:	2b01      	cmp	r3, #1
 80024be:	d108      	bne.n	80024d2 <HAL_RCC_OscConfig+0x32e>
 80024c0:	4b66      	ldr	r3, [pc, #408]	@ (800265c <HAL_RCC_OscConfig+0x4b8>)
 80024c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024c6:	4a65      	ldr	r2, [pc, #404]	@ (800265c <HAL_RCC_OscConfig+0x4b8>)
 80024c8:	f043 0301 	orr.w	r3, r3, #1
 80024cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80024d0:	e024      	b.n	800251c <HAL_RCC_OscConfig+0x378>
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	689b      	ldr	r3, [r3, #8]
 80024d6:	2b05      	cmp	r3, #5
 80024d8:	d110      	bne.n	80024fc <HAL_RCC_OscConfig+0x358>
 80024da:	4b60      	ldr	r3, [pc, #384]	@ (800265c <HAL_RCC_OscConfig+0x4b8>)
 80024dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024e0:	4a5e      	ldr	r2, [pc, #376]	@ (800265c <HAL_RCC_OscConfig+0x4b8>)
 80024e2:	f043 0304 	orr.w	r3, r3, #4
 80024e6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80024ea:	4b5c      	ldr	r3, [pc, #368]	@ (800265c <HAL_RCC_OscConfig+0x4b8>)
 80024ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024f0:	4a5a      	ldr	r2, [pc, #360]	@ (800265c <HAL_RCC_OscConfig+0x4b8>)
 80024f2:	f043 0301 	orr.w	r3, r3, #1
 80024f6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80024fa:	e00f      	b.n	800251c <HAL_RCC_OscConfig+0x378>
 80024fc:	4b57      	ldr	r3, [pc, #348]	@ (800265c <HAL_RCC_OscConfig+0x4b8>)
 80024fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002502:	4a56      	ldr	r2, [pc, #344]	@ (800265c <HAL_RCC_OscConfig+0x4b8>)
 8002504:	f023 0301 	bic.w	r3, r3, #1
 8002508:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800250c:	4b53      	ldr	r3, [pc, #332]	@ (800265c <HAL_RCC_OscConfig+0x4b8>)
 800250e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002512:	4a52      	ldr	r2, [pc, #328]	@ (800265c <HAL_RCC_OscConfig+0x4b8>)
 8002514:	f023 0304 	bic.w	r3, r3, #4
 8002518:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	689b      	ldr	r3, [r3, #8]
 8002520:	2b00      	cmp	r3, #0
 8002522:	d016      	beq.n	8002552 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002524:	f7fe fd0e 	bl	8000f44 <HAL_GetTick>
 8002528:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800252a:	e00a      	b.n	8002542 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800252c:	f7fe fd0a 	bl	8000f44 <HAL_GetTick>
 8002530:	4602      	mov	r2, r0
 8002532:	693b      	ldr	r3, [r7, #16]
 8002534:	1ad3      	subs	r3, r2, r3
 8002536:	f241 3288 	movw	r2, #5000	@ 0x1388
 800253a:	4293      	cmp	r3, r2
 800253c:	d901      	bls.n	8002542 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800253e:	2303      	movs	r3, #3
 8002540:	e138      	b.n	80027b4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002542:	4b46      	ldr	r3, [pc, #280]	@ (800265c <HAL_RCC_OscConfig+0x4b8>)
 8002544:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002548:	f003 0302 	and.w	r3, r3, #2
 800254c:	2b00      	cmp	r3, #0
 800254e:	d0ed      	beq.n	800252c <HAL_RCC_OscConfig+0x388>
 8002550:	e015      	b.n	800257e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002552:	f7fe fcf7 	bl	8000f44 <HAL_GetTick>
 8002556:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002558:	e00a      	b.n	8002570 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800255a:	f7fe fcf3 	bl	8000f44 <HAL_GetTick>
 800255e:	4602      	mov	r2, r0
 8002560:	693b      	ldr	r3, [r7, #16]
 8002562:	1ad3      	subs	r3, r2, r3
 8002564:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002568:	4293      	cmp	r3, r2
 800256a:	d901      	bls.n	8002570 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800256c:	2303      	movs	r3, #3
 800256e:	e121      	b.n	80027b4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002570:	4b3a      	ldr	r3, [pc, #232]	@ (800265c <HAL_RCC_OscConfig+0x4b8>)
 8002572:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002576:	f003 0302 	and.w	r3, r3, #2
 800257a:	2b00      	cmp	r3, #0
 800257c:	d1ed      	bne.n	800255a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800257e:	7ffb      	ldrb	r3, [r7, #31]
 8002580:	2b01      	cmp	r3, #1
 8002582:	d105      	bne.n	8002590 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002584:	4b35      	ldr	r3, [pc, #212]	@ (800265c <HAL_RCC_OscConfig+0x4b8>)
 8002586:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002588:	4a34      	ldr	r2, [pc, #208]	@ (800265c <HAL_RCC_OscConfig+0x4b8>)
 800258a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800258e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f003 0320 	and.w	r3, r3, #32
 8002598:	2b00      	cmp	r3, #0
 800259a:	d03c      	beq.n	8002616 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	699b      	ldr	r3, [r3, #24]
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d01c      	beq.n	80025de <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80025a4:	4b2d      	ldr	r3, [pc, #180]	@ (800265c <HAL_RCC_OscConfig+0x4b8>)
 80025a6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80025aa:	4a2c      	ldr	r2, [pc, #176]	@ (800265c <HAL_RCC_OscConfig+0x4b8>)
 80025ac:	f043 0301 	orr.w	r3, r3, #1
 80025b0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025b4:	f7fe fcc6 	bl	8000f44 <HAL_GetTick>
 80025b8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80025ba:	e008      	b.n	80025ce <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80025bc:	f7fe fcc2 	bl	8000f44 <HAL_GetTick>
 80025c0:	4602      	mov	r2, r0
 80025c2:	693b      	ldr	r3, [r7, #16]
 80025c4:	1ad3      	subs	r3, r2, r3
 80025c6:	2b02      	cmp	r3, #2
 80025c8:	d901      	bls.n	80025ce <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80025ca:	2303      	movs	r3, #3
 80025cc:	e0f2      	b.n	80027b4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80025ce:	4b23      	ldr	r3, [pc, #140]	@ (800265c <HAL_RCC_OscConfig+0x4b8>)
 80025d0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80025d4:	f003 0302 	and.w	r3, r3, #2
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d0ef      	beq.n	80025bc <HAL_RCC_OscConfig+0x418>
 80025dc:	e01b      	b.n	8002616 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80025de:	4b1f      	ldr	r3, [pc, #124]	@ (800265c <HAL_RCC_OscConfig+0x4b8>)
 80025e0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80025e4:	4a1d      	ldr	r2, [pc, #116]	@ (800265c <HAL_RCC_OscConfig+0x4b8>)
 80025e6:	f023 0301 	bic.w	r3, r3, #1
 80025ea:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025ee:	f7fe fca9 	bl	8000f44 <HAL_GetTick>
 80025f2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80025f4:	e008      	b.n	8002608 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80025f6:	f7fe fca5 	bl	8000f44 <HAL_GetTick>
 80025fa:	4602      	mov	r2, r0
 80025fc:	693b      	ldr	r3, [r7, #16]
 80025fe:	1ad3      	subs	r3, r2, r3
 8002600:	2b02      	cmp	r3, #2
 8002602:	d901      	bls.n	8002608 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002604:	2303      	movs	r3, #3
 8002606:	e0d5      	b.n	80027b4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002608:	4b14      	ldr	r3, [pc, #80]	@ (800265c <HAL_RCC_OscConfig+0x4b8>)
 800260a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800260e:	f003 0302 	and.w	r3, r3, #2
 8002612:	2b00      	cmp	r3, #0
 8002614:	d1ef      	bne.n	80025f6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	69db      	ldr	r3, [r3, #28]
 800261a:	2b00      	cmp	r3, #0
 800261c:	f000 80c9 	beq.w	80027b2 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002620:	4b0e      	ldr	r3, [pc, #56]	@ (800265c <HAL_RCC_OscConfig+0x4b8>)
 8002622:	689b      	ldr	r3, [r3, #8]
 8002624:	f003 030c 	and.w	r3, r3, #12
 8002628:	2b0c      	cmp	r3, #12
 800262a:	f000 8083 	beq.w	8002734 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	69db      	ldr	r3, [r3, #28]
 8002632:	2b02      	cmp	r3, #2
 8002634:	d15e      	bne.n	80026f4 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002636:	4b09      	ldr	r3, [pc, #36]	@ (800265c <HAL_RCC_OscConfig+0x4b8>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	4a08      	ldr	r2, [pc, #32]	@ (800265c <HAL_RCC_OscConfig+0x4b8>)
 800263c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002640:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002642:	f7fe fc7f 	bl	8000f44 <HAL_GetTick>
 8002646:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002648:	e00c      	b.n	8002664 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800264a:	f7fe fc7b 	bl	8000f44 <HAL_GetTick>
 800264e:	4602      	mov	r2, r0
 8002650:	693b      	ldr	r3, [r7, #16]
 8002652:	1ad3      	subs	r3, r2, r3
 8002654:	2b02      	cmp	r3, #2
 8002656:	d905      	bls.n	8002664 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002658:	2303      	movs	r3, #3
 800265a:	e0ab      	b.n	80027b4 <HAL_RCC_OscConfig+0x610>
 800265c:	40021000 	.word	0x40021000
 8002660:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002664:	4b55      	ldr	r3, [pc, #340]	@ (80027bc <HAL_RCC_OscConfig+0x618>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800266c:	2b00      	cmp	r3, #0
 800266e:	d1ec      	bne.n	800264a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002670:	4b52      	ldr	r3, [pc, #328]	@ (80027bc <HAL_RCC_OscConfig+0x618>)
 8002672:	68da      	ldr	r2, [r3, #12]
 8002674:	4b52      	ldr	r3, [pc, #328]	@ (80027c0 <HAL_RCC_OscConfig+0x61c>)
 8002676:	4013      	ands	r3, r2
 8002678:	687a      	ldr	r2, [r7, #4]
 800267a:	6a11      	ldr	r1, [r2, #32]
 800267c:	687a      	ldr	r2, [r7, #4]
 800267e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002680:	3a01      	subs	r2, #1
 8002682:	0112      	lsls	r2, r2, #4
 8002684:	4311      	orrs	r1, r2
 8002686:	687a      	ldr	r2, [r7, #4]
 8002688:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800268a:	0212      	lsls	r2, r2, #8
 800268c:	4311      	orrs	r1, r2
 800268e:	687a      	ldr	r2, [r7, #4]
 8002690:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002692:	0852      	lsrs	r2, r2, #1
 8002694:	3a01      	subs	r2, #1
 8002696:	0552      	lsls	r2, r2, #21
 8002698:	4311      	orrs	r1, r2
 800269a:	687a      	ldr	r2, [r7, #4]
 800269c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800269e:	0852      	lsrs	r2, r2, #1
 80026a0:	3a01      	subs	r2, #1
 80026a2:	0652      	lsls	r2, r2, #25
 80026a4:	4311      	orrs	r1, r2
 80026a6:	687a      	ldr	r2, [r7, #4]
 80026a8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80026aa:	06d2      	lsls	r2, r2, #27
 80026ac:	430a      	orrs	r2, r1
 80026ae:	4943      	ldr	r1, [pc, #268]	@ (80027bc <HAL_RCC_OscConfig+0x618>)
 80026b0:	4313      	orrs	r3, r2
 80026b2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80026b4:	4b41      	ldr	r3, [pc, #260]	@ (80027bc <HAL_RCC_OscConfig+0x618>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4a40      	ldr	r2, [pc, #256]	@ (80027bc <HAL_RCC_OscConfig+0x618>)
 80026ba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80026be:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80026c0:	4b3e      	ldr	r3, [pc, #248]	@ (80027bc <HAL_RCC_OscConfig+0x618>)
 80026c2:	68db      	ldr	r3, [r3, #12]
 80026c4:	4a3d      	ldr	r2, [pc, #244]	@ (80027bc <HAL_RCC_OscConfig+0x618>)
 80026c6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80026ca:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026cc:	f7fe fc3a 	bl	8000f44 <HAL_GetTick>
 80026d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026d2:	e008      	b.n	80026e6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026d4:	f7fe fc36 	bl	8000f44 <HAL_GetTick>
 80026d8:	4602      	mov	r2, r0
 80026da:	693b      	ldr	r3, [r7, #16]
 80026dc:	1ad3      	subs	r3, r2, r3
 80026de:	2b02      	cmp	r3, #2
 80026e0:	d901      	bls.n	80026e6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80026e2:	2303      	movs	r3, #3
 80026e4:	e066      	b.n	80027b4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026e6:	4b35      	ldr	r3, [pc, #212]	@ (80027bc <HAL_RCC_OscConfig+0x618>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d0f0      	beq.n	80026d4 <HAL_RCC_OscConfig+0x530>
 80026f2:	e05e      	b.n	80027b2 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026f4:	4b31      	ldr	r3, [pc, #196]	@ (80027bc <HAL_RCC_OscConfig+0x618>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	4a30      	ldr	r2, [pc, #192]	@ (80027bc <HAL_RCC_OscConfig+0x618>)
 80026fa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80026fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002700:	f7fe fc20 	bl	8000f44 <HAL_GetTick>
 8002704:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002706:	e008      	b.n	800271a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002708:	f7fe fc1c 	bl	8000f44 <HAL_GetTick>
 800270c:	4602      	mov	r2, r0
 800270e:	693b      	ldr	r3, [r7, #16]
 8002710:	1ad3      	subs	r3, r2, r3
 8002712:	2b02      	cmp	r3, #2
 8002714:	d901      	bls.n	800271a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8002716:	2303      	movs	r3, #3
 8002718:	e04c      	b.n	80027b4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800271a:	4b28      	ldr	r3, [pc, #160]	@ (80027bc <HAL_RCC_OscConfig+0x618>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002722:	2b00      	cmp	r3, #0
 8002724:	d1f0      	bne.n	8002708 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002726:	4b25      	ldr	r3, [pc, #148]	@ (80027bc <HAL_RCC_OscConfig+0x618>)
 8002728:	68da      	ldr	r2, [r3, #12]
 800272a:	4924      	ldr	r1, [pc, #144]	@ (80027bc <HAL_RCC_OscConfig+0x618>)
 800272c:	4b25      	ldr	r3, [pc, #148]	@ (80027c4 <HAL_RCC_OscConfig+0x620>)
 800272e:	4013      	ands	r3, r2
 8002730:	60cb      	str	r3, [r1, #12]
 8002732:	e03e      	b.n	80027b2 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	69db      	ldr	r3, [r3, #28]
 8002738:	2b01      	cmp	r3, #1
 800273a:	d101      	bne.n	8002740 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800273c:	2301      	movs	r3, #1
 800273e:	e039      	b.n	80027b4 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002740:	4b1e      	ldr	r3, [pc, #120]	@ (80027bc <HAL_RCC_OscConfig+0x618>)
 8002742:	68db      	ldr	r3, [r3, #12]
 8002744:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002746:	697b      	ldr	r3, [r7, #20]
 8002748:	f003 0203 	and.w	r2, r3, #3
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6a1b      	ldr	r3, [r3, #32]
 8002750:	429a      	cmp	r2, r3
 8002752:	d12c      	bne.n	80027ae <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002754:	697b      	ldr	r3, [r7, #20]
 8002756:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800275e:	3b01      	subs	r3, #1
 8002760:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002762:	429a      	cmp	r2, r3
 8002764:	d123      	bne.n	80027ae <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002766:	697b      	ldr	r3, [r7, #20]
 8002768:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002770:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002772:	429a      	cmp	r2, r3
 8002774:	d11b      	bne.n	80027ae <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002776:	697b      	ldr	r3, [r7, #20]
 8002778:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002780:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002782:	429a      	cmp	r2, r3
 8002784:	d113      	bne.n	80027ae <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002786:	697b      	ldr	r3, [r7, #20]
 8002788:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002790:	085b      	lsrs	r3, r3, #1
 8002792:	3b01      	subs	r3, #1
 8002794:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002796:	429a      	cmp	r2, r3
 8002798:	d109      	bne.n	80027ae <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800279a:	697b      	ldr	r3, [r7, #20]
 800279c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80027a4:	085b      	lsrs	r3, r3, #1
 80027a6:	3b01      	subs	r3, #1
 80027a8:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80027aa:	429a      	cmp	r2, r3
 80027ac:	d001      	beq.n	80027b2 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80027ae:	2301      	movs	r3, #1
 80027b0:	e000      	b.n	80027b4 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80027b2:	2300      	movs	r3, #0
}
 80027b4:	4618      	mov	r0, r3
 80027b6:	3720      	adds	r7, #32
 80027b8:	46bd      	mov	sp, r7
 80027ba:	bd80      	pop	{r7, pc}
 80027bc:	40021000 	.word	0x40021000
 80027c0:	019f800c 	.word	0x019f800c
 80027c4:	feeefffc 	.word	0xfeeefffc

080027c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b086      	sub	sp, #24
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
 80027d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80027d2:	2300      	movs	r3, #0
 80027d4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d101      	bne.n	80027e0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80027dc:	2301      	movs	r3, #1
 80027de:	e11e      	b.n	8002a1e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80027e0:	4b91      	ldr	r3, [pc, #580]	@ (8002a28 <HAL_RCC_ClockConfig+0x260>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f003 030f 	and.w	r3, r3, #15
 80027e8:	683a      	ldr	r2, [r7, #0]
 80027ea:	429a      	cmp	r2, r3
 80027ec:	d910      	bls.n	8002810 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027ee:	4b8e      	ldr	r3, [pc, #568]	@ (8002a28 <HAL_RCC_ClockConfig+0x260>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f023 020f 	bic.w	r2, r3, #15
 80027f6:	498c      	ldr	r1, [pc, #560]	@ (8002a28 <HAL_RCC_ClockConfig+0x260>)
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	4313      	orrs	r3, r2
 80027fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80027fe:	4b8a      	ldr	r3, [pc, #552]	@ (8002a28 <HAL_RCC_ClockConfig+0x260>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f003 030f 	and.w	r3, r3, #15
 8002806:	683a      	ldr	r2, [r7, #0]
 8002808:	429a      	cmp	r2, r3
 800280a:	d001      	beq.n	8002810 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800280c:	2301      	movs	r3, #1
 800280e:	e106      	b.n	8002a1e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f003 0301 	and.w	r3, r3, #1
 8002818:	2b00      	cmp	r3, #0
 800281a:	d073      	beq.n	8002904 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	685b      	ldr	r3, [r3, #4]
 8002820:	2b03      	cmp	r3, #3
 8002822:	d129      	bne.n	8002878 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002824:	4b81      	ldr	r3, [pc, #516]	@ (8002a2c <HAL_RCC_ClockConfig+0x264>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800282c:	2b00      	cmp	r3, #0
 800282e:	d101      	bne.n	8002834 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002830:	2301      	movs	r3, #1
 8002832:	e0f4      	b.n	8002a1e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002834:	f000 f99e 	bl	8002b74 <RCC_GetSysClockFreqFromPLLSource>
 8002838:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800283a:	693b      	ldr	r3, [r7, #16]
 800283c:	4a7c      	ldr	r2, [pc, #496]	@ (8002a30 <HAL_RCC_ClockConfig+0x268>)
 800283e:	4293      	cmp	r3, r2
 8002840:	d93f      	bls.n	80028c2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002842:	4b7a      	ldr	r3, [pc, #488]	@ (8002a2c <HAL_RCC_ClockConfig+0x264>)
 8002844:	689b      	ldr	r3, [r3, #8]
 8002846:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800284a:	2b00      	cmp	r3, #0
 800284c:	d009      	beq.n	8002862 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002856:	2b00      	cmp	r3, #0
 8002858:	d033      	beq.n	80028c2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800285e:	2b00      	cmp	r3, #0
 8002860:	d12f      	bne.n	80028c2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002862:	4b72      	ldr	r3, [pc, #456]	@ (8002a2c <HAL_RCC_ClockConfig+0x264>)
 8002864:	689b      	ldr	r3, [r3, #8]
 8002866:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800286a:	4a70      	ldr	r2, [pc, #448]	@ (8002a2c <HAL_RCC_ClockConfig+0x264>)
 800286c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002870:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002872:	2380      	movs	r3, #128	@ 0x80
 8002874:	617b      	str	r3, [r7, #20]
 8002876:	e024      	b.n	80028c2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	685b      	ldr	r3, [r3, #4]
 800287c:	2b02      	cmp	r3, #2
 800287e:	d107      	bne.n	8002890 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002880:	4b6a      	ldr	r3, [pc, #424]	@ (8002a2c <HAL_RCC_ClockConfig+0x264>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002888:	2b00      	cmp	r3, #0
 800288a:	d109      	bne.n	80028a0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800288c:	2301      	movs	r3, #1
 800288e:	e0c6      	b.n	8002a1e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002890:	4b66      	ldr	r3, [pc, #408]	@ (8002a2c <HAL_RCC_ClockConfig+0x264>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002898:	2b00      	cmp	r3, #0
 800289a:	d101      	bne.n	80028a0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800289c:	2301      	movs	r3, #1
 800289e:	e0be      	b.n	8002a1e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80028a0:	f000 f8ce 	bl	8002a40 <HAL_RCC_GetSysClockFreq>
 80028a4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80028a6:	693b      	ldr	r3, [r7, #16]
 80028a8:	4a61      	ldr	r2, [pc, #388]	@ (8002a30 <HAL_RCC_ClockConfig+0x268>)
 80028aa:	4293      	cmp	r3, r2
 80028ac:	d909      	bls.n	80028c2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80028ae:	4b5f      	ldr	r3, [pc, #380]	@ (8002a2c <HAL_RCC_ClockConfig+0x264>)
 80028b0:	689b      	ldr	r3, [r3, #8]
 80028b2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80028b6:	4a5d      	ldr	r2, [pc, #372]	@ (8002a2c <HAL_RCC_ClockConfig+0x264>)
 80028b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80028bc:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80028be:	2380      	movs	r3, #128	@ 0x80
 80028c0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80028c2:	4b5a      	ldr	r3, [pc, #360]	@ (8002a2c <HAL_RCC_ClockConfig+0x264>)
 80028c4:	689b      	ldr	r3, [r3, #8]
 80028c6:	f023 0203 	bic.w	r2, r3, #3
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	685b      	ldr	r3, [r3, #4]
 80028ce:	4957      	ldr	r1, [pc, #348]	@ (8002a2c <HAL_RCC_ClockConfig+0x264>)
 80028d0:	4313      	orrs	r3, r2
 80028d2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80028d4:	f7fe fb36 	bl	8000f44 <HAL_GetTick>
 80028d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028da:	e00a      	b.n	80028f2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028dc:	f7fe fb32 	bl	8000f44 <HAL_GetTick>
 80028e0:	4602      	mov	r2, r0
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	1ad3      	subs	r3, r2, r3
 80028e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d901      	bls.n	80028f2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80028ee:	2303      	movs	r3, #3
 80028f0:	e095      	b.n	8002a1e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028f2:	4b4e      	ldr	r3, [pc, #312]	@ (8002a2c <HAL_RCC_ClockConfig+0x264>)
 80028f4:	689b      	ldr	r3, [r3, #8]
 80028f6:	f003 020c 	and.w	r2, r3, #12
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	685b      	ldr	r3, [r3, #4]
 80028fe:	009b      	lsls	r3, r3, #2
 8002900:	429a      	cmp	r2, r3
 8002902:	d1eb      	bne.n	80028dc <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f003 0302 	and.w	r3, r3, #2
 800290c:	2b00      	cmp	r3, #0
 800290e:	d023      	beq.n	8002958 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f003 0304 	and.w	r3, r3, #4
 8002918:	2b00      	cmp	r3, #0
 800291a:	d005      	beq.n	8002928 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800291c:	4b43      	ldr	r3, [pc, #268]	@ (8002a2c <HAL_RCC_ClockConfig+0x264>)
 800291e:	689b      	ldr	r3, [r3, #8]
 8002920:	4a42      	ldr	r2, [pc, #264]	@ (8002a2c <HAL_RCC_ClockConfig+0x264>)
 8002922:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002926:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f003 0308 	and.w	r3, r3, #8
 8002930:	2b00      	cmp	r3, #0
 8002932:	d007      	beq.n	8002944 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002934:	4b3d      	ldr	r3, [pc, #244]	@ (8002a2c <HAL_RCC_ClockConfig+0x264>)
 8002936:	689b      	ldr	r3, [r3, #8]
 8002938:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800293c:	4a3b      	ldr	r2, [pc, #236]	@ (8002a2c <HAL_RCC_ClockConfig+0x264>)
 800293e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002942:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002944:	4b39      	ldr	r3, [pc, #228]	@ (8002a2c <HAL_RCC_ClockConfig+0x264>)
 8002946:	689b      	ldr	r3, [r3, #8]
 8002948:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	689b      	ldr	r3, [r3, #8]
 8002950:	4936      	ldr	r1, [pc, #216]	@ (8002a2c <HAL_RCC_ClockConfig+0x264>)
 8002952:	4313      	orrs	r3, r2
 8002954:	608b      	str	r3, [r1, #8]
 8002956:	e008      	b.n	800296a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002958:	697b      	ldr	r3, [r7, #20]
 800295a:	2b80      	cmp	r3, #128	@ 0x80
 800295c:	d105      	bne.n	800296a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800295e:	4b33      	ldr	r3, [pc, #204]	@ (8002a2c <HAL_RCC_ClockConfig+0x264>)
 8002960:	689b      	ldr	r3, [r3, #8]
 8002962:	4a32      	ldr	r2, [pc, #200]	@ (8002a2c <HAL_RCC_ClockConfig+0x264>)
 8002964:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002968:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800296a:	4b2f      	ldr	r3, [pc, #188]	@ (8002a28 <HAL_RCC_ClockConfig+0x260>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f003 030f 	and.w	r3, r3, #15
 8002972:	683a      	ldr	r2, [r7, #0]
 8002974:	429a      	cmp	r2, r3
 8002976:	d21d      	bcs.n	80029b4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002978:	4b2b      	ldr	r3, [pc, #172]	@ (8002a28 <HAL_RCC_ClockConfig+0x260>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f023 020f 	bic.w	r2, r3, #15
 8002980:	4929      	ldr	r1, [pc, #164]	@ (8002a28 <HAL_RCC_ClockConfig+0x260>)
 8002982:	683b      	ldr	r3, [r7, #0]
 8002984:	4313      	orrs	r3, r2
 8002986:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002988:	f7fe fadc 	bl	8000f44 <HAL_GetTick>
 800298c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800298e:	e00a      	b.n	80029a6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002990:	f7fe fad8 	bl	8000f44 <HAL_GetTick>
 8002994:	4602      	mov	r2, r0
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	1ad3      	subs	r3, r2, r3
 800299a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800299e:	4293      	cmp	r3, r2
 80029a0:	d901      	bls.n	80029a6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80029a2:	2303      	movs	r3, #3
 80029a4:	e03b      	b.n	8002a1e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029a6:	4b20      	ldr	r3, [pc, #128]	@ (8002a28 <HAL_RCC_ClockConfig+0x260>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f003 030f 	and.w	r3, r3, #15
 80029ae:	683a      	ldr	r2, [r7, #0]
 80029b0:	429a      	cmp	r2, r3
 80029b2:	d1ed      	bne.n	8002990 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f003 0304 	and.w	r3, r3, #4
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d008      	beq.n	80029d2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80029c0:	4b1a      	ldr	r3, [pc, #104]	@ (8002a2c <HAL_RCC_ClockConfig+0x264>)
 80029c2:	689b      	ldr	r3, [r3, #8]
 80029c4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	68db      	ldr	r3, [r3, #12]
 80029cc:	4917      	ldr	r1, [pc, #92]	@ (8002a2c <HAL_RCC_ClockConfig+0x264>)
 80029ce:	4313      	orrs	r3, r2
 80029d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f003 0308 	and.w	r3, r3, #8
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d009      	beq.n	80029f2 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80029de:	4b13      	ldr	r3, [pc, #76]	@ (8002a2c <HAL_RCC_ClockConfig+0x264>)
 80029e0:	689b      	ldr	r3, [r3, #8]
 80029e2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	691b      	ldr	r3, [r3, #16]
 80029ea:	00db      	lsls	r3, r3, #3
 80029ec:	490f      	ldr	r1, [pc, #60]	@ (8002a2c <HAL_RCC_ClockConfig+0x264>)
 80029ee:	4313      	orrs	r3, r2
 80029f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80029f2:	f000 f825 	bl	8002a40 <HAL_RCC_GetSysClockFreq>
 80029f6:	4602      	mov	r2, r0
 80029f8:	4b0c      	ldr	r3, [pc, #48]	@ (8002a2c <HAL_RCC_ClockConfig+0x264>)
 80029fa:	689b      	ldr	r3, [r3, #8]
 80029fc:	091b      	lsrs	r3, r3, #4
 80029fe:	f003 030f 	and.w	r3, r3, #15
 8002a02:	490c      	ldr	r1, [pc, #48]	@ (8002a34 <HAL_RCC_ClockConfig+0x26c>)
 8002a04:	5ccb      	ldrb	r3, [r1, r3]
 8002a06:	f003 031f 	and.w	r3, r3, #31
 8002a0a:	fa22 f303 	lsr.w	r3, r2, r3
 8002a0e:	4a0a      	ldr	r2, [pc, #40]	@ (8002a38 <HAL_RCC_ClockConfig+0x270>)
 8002a10:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002a12:	4b0a      	ldr	r3, [pc, #40]	@ (8002a3c <HAL_RCC_ClockConfig+0x274>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	4618      	mov	r0, r3
 8002a18:	f7fe fa48 	bl	8000eac <HAL_InitTick>
 8002a1c:	4603      	mov	r3, r0
}
 8002a1e:	4618      	mov	r0, r3
 8002a20:	3718      	adds	r7, #24
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}
 8002a26:	bf00      	nop
 8002a28:	40022000 	.word	0x40022000
 8002a2c:	40021000 	.word	0x40021000
 8002a30:	04c4b400 	.word	0x04c4b400
 8002a34:	08004860 	.word	0x08004860
 8002a38:	20000000 	.word	0x20000000
 8002a3c:	20000004 	.word	0x20000004

08002a40 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a40:	b480      	push	{r7}
 8002a42:	b087      	sub	sp, #28
 8002a44:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002a46:	4b2c      	ldr	r3, [pc, #176]	@ (8002af8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002a48:	689b      	ldr	r3, [r3, #8]
 8002a4a:	f003 030c 	and.w	r3, r3, #12
 8002a4e:	2b04      	cmp	r3, #4
 8002a50:	d102      	bne.n	8002a58 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002a52:	4b2a      	ldr	r3, [pc, #168]	@ (8002afc <HAL_RCC_GetSysClockFreq+0xbc>)
 8002a54:	613b      	str	r3, [r7, #16]
 8002a56:	e047      	b.n	8002ae8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002a58:	4b27      	ldr	r3, [pc, #156]	@ (8002af8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002a5a:	689b      	ldr	r3, [r3, #8]
 8002a5c:	f003 030c 	and.w	r3, r3, #12
 8002a60:	2b08      	cmp	r3, #8
 8002a62:	d102      	bne.n	8002a6a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002a64:	4b26      	ldr	r3, [pc, #152]	@ (8002b00 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002a66:	613b      	str	r3, [r7, #16]
 8002a68:	e03e      	b.n	8002ae8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002a6a:	4b23      	ldr	r3, [pc, #140]	@ (8002af8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002a6c:	689b      	ldr	r3, [r3, #8]
 8002a6e:	f003 030c 	and.w	r3, r3, #12
 8002a72:	2b0c      	cmp	r3, #12
 8002a74:	d136      	bne.n	8002ae4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002a76:	4b20      	ldr	r3, [pc, #128]	@ (8002af8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002a78:	68db      	ldr	r3, [r3, #12]
 8002a7a:	f003 0303 	and.w	r3, r3, #3
 8002a7e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002a80:	4b1d      	ldr	r3, [pc, #116]	@ (8002af8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002a82:	68db      	ldr	r3, [r3, #12]
 8002a84:	091b      	lsrs	r3, r3, #4
 8002a86:	f003 030f 	and.w	r3, r3, #15
 8002a8a:	3301      	adds	r3, #1
 8002a8c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	2b03      	cmp	r3, #3
 8002a92:	d10c      	bne.n	8002aae <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002a94:	4a1a      	ldr	r2, [pc, #104]	@ (8002b00 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002a96:	68bb      	ldr	r3, [r7, #8]
 8002a98:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a9c:	4a16      	ldr	r2, [pc, #88]	@ (8002af8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002a9e:	68d2      	ldr	r2, [r2, #12]
 8002aa0:	0a12      	lsrs	r2, r2, #8
 8002aa2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002aa6:	fb02 f303 	mul.w	r3, r2, r3
 8002aaa:	617b      	str	r3, [r7, #20]
      break;
 8002aac:	e00c      	b.n	8002ac8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002aae:	4a13      	ldr	r2, [pc, #76]	@ (8002afc <HAL_RCC_GetSysClockFreq+0xbc>)
 8002ab0:	68bb      	ldr	r3, [r7, #8]
 8002ab2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ab6:	4a10      	ldr	r2, [pc, #64]	@ (8002af8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002ab8:	68d2      	ldr	r2, [r2, #12]
 8002aba:	0a12      	lsrs	r2, r2, #8
 8002abc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002ac0:	fb02 f303 	mul.w	r3, r2, r3
 8002ac4:	617b      	str	r3, [r7, #20]
      break;
 8002ac6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002ac8:	4b0b      	ldr	r3, [pc, #44]	@ (8002af8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002aca:	68db      	ldr	r3, [r3, #12]
 8002acc:	0e5b      	lsrs	r3, r3, #25
 8002ace:	f003 0303 	and.w	r3, r3, #3
 8002ad2:	3301      	adds	r3, #1
 8002ad4:	005b      	lsls	r3, r3, #1
 8002ad6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002ad8:	697a      	ldr	r2, [r7, #20]
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ae0:	613b      	str	r3, [r7, #16]
 8002ae2:	e001      	b.n	8002ae8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002ae8:	693b      	ldr	r3, [r7, #16]
}
 8002aea:	4618      	mov	r0, r3
 8002aec:	371c      	adds	r7, #28
 8002aee:	46bd      	mov	sp, r7
 8002af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af4:	4770      	bx	lr
 8002af6:	bf00      	nop
 8002af8:	40021000 	.word	0x40021000
 8002afc:	00f42400 	.word	0x00f42400
 8002b00:	007a1200 	.word	0x007a1200

08002b04 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b04:	b480      	push	{r7}
 8002b06:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002b08:	4b03      	ldr	r3, [pc, #12]	@ (8002b18 <HAL_RCC_GetHCLKFreq+0x14>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
}
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b14:	4770      	bx	lr
 8002b16:	bf00      	nop
 8002b18:	20000000 	.word	0x20000000

08002b1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002b20:	f7ff fff0 	bl	8002b04 <HAL_RCC_GetHCLKFreq>
 8002b24:	4602      	mov	r2, r0
 8002b26:	4b06      	ldr	r3, [pc, #24]	@ (8002b40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002b28:	689b      	ldr	r3, [r3, #8]
 8002b2a:	0a1b      	lsrs	r3, r3, #8
 8002b2c:	f003 0307 	and.w	r3, r3, #7
 8002b30:	4904      	ldr	r1, [pc, #16]	@ (8002b44 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002b32:	5ccb      	ldrb	r3, [r1, r3]
 8002b34:	f003 031f 	and.w	r3, r3, #31
 8002b38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	bd80      	pop	{r7, pc}
 8002b40:	40021000 	.word	0x40021000
 8002b44:	08004870 	.word	0x08004870

08002b48 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002b4c:	f7ff ffda 	bl	8002b04 <HAL_RCC_GetHCLKFreq>
 8002b50:	4602      	mov	r2, r0
 8002b52:	4b06      	ldr	r3, [pc, #24]	@ (8002b6c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002b54:	689b      	ldr	r3, [r3, #8]
 8002b56:	0adb      	lsrs	r3, r3, #11
 8002b58:	f003 0307 	and.w	r3, r3, #7
 8002b5c:	4904      	ldr	r1, [pc, #16]	@ (8002b70 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002b5e:	5ccb      	ldrb	r3, [r1, r3]
 8002b60:	f003 031f 	and.w	r3, r3, #31
 8002b64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b68:	4618      	mov	r0, r3
 8002b6a:	bd80      	pop	{r7, pc}
 8002b6c:	40021000 	.word	0x40021000
 8002b70:	08004870 	.word	0x08004870

08002b74 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002b74:	b480      	push	{r7}
 8002b76:	b087      	sub	sp, #28
 8002b78:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002b7a:	4b1e      	ldr	r3, [pc, #120]	@ (8002bf4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002b7c:	68db      	ldr	r3, [r3, #12]
 8002b7e:	f003 0303 	and.w	r3, r3, #3
 8002b82:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002b84:	4b1b      	ldr	r3, [pc, #108]	@ (8002bf4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002b86:	68db      	ldr	r3, [r3, #12]
 8002b88:	091b      	lsrs	r3, r3, #4
 8002b8a:	f003 030f 	and.w	r3, r3, #15
 8002b8e:	3301      	adds	r3, #1
 8002b90:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002b92:	693b      	ldr	r3, [r7, #16]
 8002b94:	2b03      	cmp	r3, #3
 8002b96:	d10c      	bne.n	8002bb2 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002b98:	4a17      	ldr	r2, [pc, #92]	@ (8002bf8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ba0:	4a14      	ldr	r2, [pc, #80]	@ (8002bf4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002ba2:	68d2      	ldr	r2, [r2, #12]
 8002ba4:	0a12      	lsrs	r2, r2, #8
 8002ba6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002baa:	fb02 f303 	mul.w	r3, r2, r3
 8002bae:	617b      	str	r3, [r7, #20]
    break;
 8002bb0:	e00c      	b.n	8002bcc <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002bb2:	4a12      	ldr	r2, [pc, #72]	@ (8002bfc <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bba:	4a0e      	ldr	r2, [pc, #56]	@ (8002bf4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002bbc:	68d2      	ldr	r2, [r2, #12]
 8002bbe:	0a12      	lsrs	r2, r2, #8
 8002bc0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002bc4:	fb02 f303 	mul.w	r3, r2, r3
 8002bc8:	617b      	str	r3, [r7, #20]
    break;
 8002bca:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002bcc:	4b09      	ldr	r3, [pc, #36]	@ (8002bf4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002bce:	68db      	ldr	r3, [r3, #12]
 8002bd0:	0e5b      	lsrs	r3, r3, #25
 8002bd2:	f003 0303 	and.w	r3, r3, #3
 8002bd6:	3301      	adds	r3, #1
 8002bd8:	005b      	lsls	r3, r3, #1
 8002bda:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002bdc:	697a      	ldr	r2, [r7, #20]
 8002bde:	68bb      	ldr	r3, [r7, #8]
 8002be0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002be4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8002be6:	687b      	ldr	r3, [r7, #4]
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	371c      	adds	r7, #28
 8002bec:	46bd      	mov	sp, r7
 8002bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf2:	4770      	bx	lr
 8002bf4:	40021000 	.word	0x40021000
 8002bf8:	007a1200 	.word	0x007a1200
 8002bfc:	00f42400 	.word	0x00f42400

08002c00 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b086      	sub	sp, #24
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002c08:	2300      	movs	r3, #0
 8002c0a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	f000 8098 	beq.w	8002d4e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c1e:	2300      	movs	r3, #0
 8002c20:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c22:	4b43      	ldr	r3, [pc, #268]	@ (8002d30 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002c24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d10d      	bne.n	8002c4a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c2e:	4b40      	ldr	r3, [pc, #256]	@ (8002d30 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002c30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c32:	4a3f      	ldr	r2, [pc, #252]	@ (8002d30 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002c34:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c38:	6593      	str	r3, [r2, #88]	@ 0x58
 8002c3a:	4b3d      	ldr	r3, [pc, #244]	@ (8002d30 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002c3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c42:	60bb      	str	r3, [r7, #8]
 8002c44:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c46:	2301      	movs	r3, #1
 8002c48:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002c4a:	4b3a      	ldr	r3, [pc, #232]	@ (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	4a39      	ldr	r2, [pc, #228]	@ (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002c50:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c54:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002c56:	f7fe f975 	bl	8000f44 <HAL_GetTick>
 8002c5a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002c5c:	e009      	b.n	8002c72 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c5e:	f7fe f971 	bl	8000f44 <HAL_GetTick>
 8002c62:	4602      	mov	r2, r0
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	1ad3      	subs	r3, r2, r3
 8002c68:	2b02      	cmp	r3, #2
 8002c6a:	d902      	bls.n	8002c72 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8002c6c:	2303      	movs	r3, #3
 8002c6e:	74fb      	strb	r3, [r7, #19]
        break;
 8002c70:	e005      	b.n	8002c7e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002c72:	4b30      	ldr	r3, [pc, #192]	@ (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d0ef      	beq.n	8002c5e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8002c7e:	7cfb      	ldrb	r3, [r7, #19]
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d159      	bne.n	8002d38 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002c84:	4b2a      	ldr	r3, [pc, #168]	@ (8002d30 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002c86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c8a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002c8e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002c90:	697b      	ldr	r3, [r7, #20]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d01e      	beq.n	8002cd4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c9a:	697a      	ldr	r2, [r7, #20]
 8002c9c:	429a      	cmp	r2, r3
 8002c9e:	d019      	beq.n	8002cd4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002ca0:	4b23      	ldr	r3, [pc, #140]	@ (8002d30 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002ca2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ca6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002caa:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002cac:	4b20      	ldr	r3, [pc, #128]	@ (8002d30 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002cae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cb2:	4a1f      	ldr	r2, [pc, #124]	@ (8002d30 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002cb4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002cb8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002cbc:	4b1c      	ldr	r3, [pc, #112]	@ (8002d30 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002cbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cc2:	4a1b      	ldr	r2, [pc, #108]	@ (8002d30 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002cc4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002cc8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002ccc:	4a18      	ldr	r2, [pc, #96]	@ (8002d30 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002cce:	697b      	ldr	r3, [r7, #20]
 8002cd0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002cd4:	697b      	ldr	r3, [r7, #20]
 8002cd6:	f003 0301 	and.w	r3, r3, #1
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d016      	beq.n	8002d0c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cde:	f7fe f931 	bl	8000f44 <HAL_GetTick>
 8002ce2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ce4:	e00b      	b.n	8002cfe <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ce6:	f7fe f92d 	bl	8000f44 <HAL_GetTick>
 8002cea:	4602      	mov	r2, r0
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	1ad3      	subs	r3, r2, r3
 8002cf0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cf4:	4293      	cmp	r3, r2
 8002cf6:	d902      	bls.n	8002cfe <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8002cf8:	2303      	movs	r3, #3
 8002cfa:	74fb      	strb	r3, [r7, #19]
            break;
 8002cfc:	e006      	b.n	8002d0c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002cfe:	4b0c      	ldr	r3, [pc, #48]	@ (8002d30 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002d00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d04:	f003 0302 	and.w	r3, r3, #2
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d0ec      	beq.n	8002ce6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8002d0c:	7cfb      	ldrb	r3, [r7, #19]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d10b      	bne.n	8002d2a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002d12:	4b07      	ldr	r3, [pc, #28]	@ (8002d30 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002d14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d18:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002d20:	4903      	ldr	r1, [pc, #12]	@ (8002d30 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002d22:	4313      	orrs	r3, r2
 8002d24:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002d28:	e008      	b.n	8002d3c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002d2a:	7cfb      	ldrb	r3, [r7, #19]
 8002d2c:	74bb      	strb	r3, [r7, #18]
 8002d2e:	e005      	b.n	8002d3c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8002d30:	40021000 	.word	0x40021000
 8002d34:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d38:	7cfb      	ldrb	r3, [r7, #19]
 8002d3a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002d3c:	7c7b      	ldrb	r3, [r7, #17]
 8002d3e:	2b01      	cmp	r3, #1
 8002d40:	d105      	bne.n	8002d4e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d42:	4ba7      	ldr	r3, [pc, #668]	@ (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002d44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d46:	4aa6      	ldr	r2, [pc, #664]	@ (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002d48:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002d4c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f003 0301 	and.w	r3, r3, #1
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d00a      	beq.n	8002d70 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002d5a:	4ba1      	ldr	r3, [pc, #644]	@ (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002d5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d60:	f023 0203 	bic.w	r2, r3, #3
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	685b      	ldr	r3, [r3, #4]
 8002d68:	499d      	ldr	r1, [pc, #628]	@ (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002d6a:	4313      	orrs	r3, r2
 8002d6c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f003 0302 	and.w	r3, r3, #2
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d00a      	beq.n	8002d92 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002d7c:	4b98      	ldr	r3, [pc, #608]	@ (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002d7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d82:	f023 020c 	bic.w	r2, r3, #12
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	689b      	ldr	r3, [r3, #8]
 8002d8a:	4995      	ldr	r1, [pc, #596]	@ (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002d8c:	4313      	orrs	r3, r2
 8002d8e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f003 0304 	and.w	r3, r3, #4
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d00a      	beq.n	8002db4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002d9e:	4b90      	ldr	r3, [pc, #576]	@ (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002da0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002da4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	68db      	ldr	r3, [r3, #12]
 8002dac:	498c      	ldr	r1, [pc, #560]	@ (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002dae:	4313      	orrs	r3, r2
 8002db0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f003 0308 	and.w	r3, r3, #8
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d00a      	beq.n	8002dd6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002dc0:	4b87      	ldr	r3, [pc, #540]	@ (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002dc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002dc6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	691b      	ldr	r3, [r3, #16]
 8002dce:	4984      	ldr	r1, [pc, #528]	@ (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002dd0:	4313      	orrs	r3, r2
 8002dd2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f003 0310 	and.w	r3, r3, #16
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d00a      	beq.n	8002df8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002de2:	4b7f      	ldr	r3, [pc, #508]	@ (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002de4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002de8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	695b      	ldr	r3, [r3, #20]
 8002df0:	497b      	ldr	r1, [pc, #492]	@ (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002df2:	4313      	orrs	r3, r2
 8002df4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f003 0320 	and.w	r3, r3, #32
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d00a      	beq.n	8002e1a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002e04:	4b76      	ldr	r3, [pc, #472]	@ (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002e06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e0a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	699b      	ldr	r3, [r3, #24]
 8002e12:	4973      	ldr	r1, [pc, #460]	@ (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002e14:	4313      	orrs	r3, r2
 8002e16:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d00a      	beq.n	8002e3c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002e26:	4b6e      	ldr	r3, [pc, #440]	@ (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002e28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e2c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	69db      	ldr	r3, [r3, #28]
 8002e34:	496a      	ldr	r1, [pc, #424]	@ (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002e36:	4313      	orrs	r3, r2
 8002e38:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d00a      	beq.n	8002e5e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002e48:	4b65      	ldr	r3, [pc, #404]	@ (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002e4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e4e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6a1b      	ldr	r3, [r3, #32]
 8002e56:	4962      	ldr	r1, [pc, #392]	@ (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002e58:	4313      	orrs	r3, r2
 8002e5a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d00a      	beq.n	8002e80 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002e6a:	4b5d      	ldr	r3, [pc, #372]	@ (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002e6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e70:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e78:	4959      	ldr	r1, [pc, #356]	@ (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002e7a:	4313      	orrs	r3, r2
 8002e7c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d00a      	beq.n	8002ea2 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002e8c:	4b54      	ldr	r3, [pc, #336]	@ (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002e8e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002e92:	f023 0203 	bic.w	r2, r3, #3
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e9a:	4951      	ldr	r1, [pc, #324]	@ (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002e9c:	4313      	orrs	r3, r2
 8002e9e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d00a      	beq.n	8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002eae:	4b4c      	ldr	r3, [pc, #304]	@ (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002eb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002eb4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ebc:	4948      	ldr	r1, [pc, #288]	@ (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002ebe:	4313      	orrs	r3, r2
 8002ec0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d015      	beq.n	8002efc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002ed0:	4b43      	ldr	r3, [pc, #268]	@ (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002ed2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ed6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ede:	4940      	ldr	r1, [pc, #256]	@ (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002ee0:	4313      	orrs	r3, r2
 8002ee2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002eea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002eee:	d105      	bne.n	8002efc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002ef0:	4b3b      	ldr	r3, [pc, #236]	@ (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002ef2:	68db      	ldr	r3, [r3, #12]
 8002ef4:	4a3a      	ldr	r2, [pc, #232]	@ (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002ef6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002efa:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d015      	beq.n	8002f34 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002f08:	4b35      	ldr	r3, [pc, #212]	@ (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002f0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f0e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f16:	4932      	ldr	r1, [pc, #200]	@ (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002f18:	4313      	orrs	r3, r2
 8002f1a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f22:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002f26:	d105      	bne.n	8002f34 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002f28:	4b2d      	ldr	r3, [pc, #180]	@ (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002f2a:	68db      	ldr	r3, [r3, #12]
 8002f2c:	4a2c      	ldr	r2, [pc, #176]	@ (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002f2e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002f32:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d015      	beq.n	8002f6c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002f40:	4b27      	ldr	r3, [pc, #156]	@ (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002f42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f46:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f4e:	4924      	ldr	r1, [pc, #144]	@ (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002f50:	4313      	orrs	r3, r2
 8002f52:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f5a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002f5e:	d105      	bne.n	8002f6c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002f60:	4b1f      	ldr	r3, [pc, #124]	@ (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002f62:	68db      	ldr	r3, [r3, #12]
 8002f64:	4a1e      	ldr	r2, [pc, #120]	@ (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002f66:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002f6a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d015      	beq.n	8002fa4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002f78:	4b19      	ldr	r3, [pc, #100]	@ (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002f7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f7e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f86:	4916      	ldr	r1, [pc, #88]	@ (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002f88:	4313      	orrs	r3, r2
 8002f8a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f92:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002f96:	d105      	bne.n	8002fa4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002f98:	4b11      	ldr	r3, [pc, #68]	@ (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002f9a:	68db      	ldr	r3, [r3, #12]
 8002f9c:	4a10      	ldr	r2, [pc, #64]	@ (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002f9e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002fa2:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d019      	beq.n	8002fe4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002fb0:	4b0b      	ldr	r3, [pc, #44]	@ (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002fb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fb6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fbe:	4908      	ldr	r1, [pc, #32]	@ (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002fc0:	4313      	orrs	r3, r2
 8002fc2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fca:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002fce:	d109      	bne.n	8002fe4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002fd0:	4b03      	ldr	r3, [pc, #12]	@ (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002fd2:	68db      	ldr	r3, [r3, #12]
 8002fd4:	4a02      	ldr	r2, [pc, #8]	@ (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002fd6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002fda:	60d3      	str	r3, [r2, #12]
 8002fdc:	e002      	b.n	8002fe4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8002fde:	bf00      	nop
 8002fe0:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d015      	beq.n	800301c <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002ff0:	4b29      	ldr	r3, [pc, #164]	@ (8003098 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002ff2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ff6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ffe:	4926      	ldr	r1, [pc, #152]	@ (8003098 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003000:	4313      	orrs	r3, r2
 8003002:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800300a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800300e:	d105      	bne.n	800301c <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003010:	4b21      	ldr	r3, [pc, #132]	@ (8003098 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003012:	68db      	ldr	r3, [r3, #12]
 8003014:	4a20      	ldr	r2, [pc, #128]	@ (8003098 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003016:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800301a:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003024:	2b00      	cmp	r3, #0
 8003026:	d015      	beq.n	8003054 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8003028:	4b1b      	ldr	r3, [pc, #108]	@ (8003098 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800302a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800302e:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003036:	4918      	ldr	r1, [pc, #96]	@ (8003098 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003038:	4313      	orrs	r3, r2
 800303a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003042:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003046:	d105      	bne.n	8003054 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003048:	4b13      	ldr	r3, [pc, #76]	@ (8003098 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800304a:	68db      	ldr	r3, [r3, #12]
 800304c:	4a12      	ldr	r2, [pc, #72]	@ (8003098 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800304e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003052:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800305c:	2b00      	cmp	r3, #0
 800305e:	d015      	beq.n	800308c <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003060:	4b0d      	ldr	r3, [pc, #52]	@ (8003098 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003062:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003066:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800306e:	490a      	ldr	r1, [pc, #40]	@ (8003098 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003070:	4313      	orrs	r3, r2
 8003072:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800307a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800307e:	d105      	bne.n	800308c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003080:	4b05      	ldr	r3, [pc, #20]	@ (8003098 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003082:	68db      	ldr	r3, [r3, #12]
 8003084:	4a04      	ldr	r2, [pc, #16]	@ (8003098 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003086:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800308a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800308c:	7cbb      	ldrb	r3, [r7, #18]
}
 800308e:	4618      	mov	r0, r3
 8003090:	3718      	adds	r7, #24
 8003092:	46bd      	mov	sp, r7
 8003094:	bd80      	pop	{r7, pc}
 8003096:	bf00      	nop
 8003098:	40021000 	.word	0x40021000

0800309c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b082      	sub	sp, #8
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d101      	bne.n	80030ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80030aa:	2301      	movs	r3, #1
 80030ac:	e042      	b.n	8003134 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d106      	bne.n	80030c6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2200      	movs	r2, #0
 80030bc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80030c0:	6878      	ldr	r0, [r7, #4]
 80030c2:	f7fd fde1 	bl	8000c88 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	2224      	movs	r2, #36	@ 0x24
 80030ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	681a      	ldr	r2, [r3, #0]
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f022 0201 	bic.w	r2, r2, #1
 80030dc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d002      	beq.n	80030ec <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80030e6:	6878      	ldr	r0, [r7, #4]
 80030e8:	f000 fbb2 	bl	8003850 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80030ec:	6878      	ldr	r0, [r7, #4]
 80030ee:	f000 f8b3 	bl	8003258 <UART_SetConfig>
 80030f2:	4603      	mov	r3, r0
 80030f4:	2b01      	cmp	r3, #1
 80030f6:	d101      	bne.n	80030fc <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80030f8:	2301      	movs	r3, #1
 80030fa:	e01b      	b.n	8003134 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	685a      	ldr	r2, [r3, #4]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800310a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	689a      	ldr	r2, [r3, #8]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800311a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	681a      	ldr	r2, [r3, #0]
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f042 0201 	orr.w	r2, r2, #1
 800312a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800312c:	6878      	ldr	r0, [r7, #4]
 800312e:	f000 fc31 	bl	8003994 <UART_CheckIdleState>
 8003132:	4603      	mov	r3, r0
}
 8003134:	4618      	mov	r0, r3
 8003136:	3708      	adds	r7, #8
 8003138:	46bd      	mov	sp, r7
 800313a:	bd80      	pop	{r7, pc}

0800313c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b08a      	sub	sp, #40	@ 0x28
 8003140:	af02      	add	r7, sp, #8
 8003142:	60f8      	str	r0, [r7, #12]
 8003144:	60b9      	str	r1, [r7, #8]
 8003146:	603b      	str	r3, [r7, #0]
 8003148:	4613      	mov	r3, r2
 800314a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003152:	2b20      	cmp	r3, #32
 8003154:	d17b      	bne.n	800324e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8003156:	68bb      	ldr	r3, [r7, #8]
 8003158:	2b00      	cmp	r3, #0
 800315a:	d002      	beq.n	8003162 <HAL_UART_Transmit+0x26>
 800315c:	88fb      	ldrh	r3, [r7, #6]
 800315e:	2b00      	cmp	r3, #0
 8003160:	d101      	bne.n	8003166 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003162:	2301      	movs	r3, #1
 8003164:	e074      	b.n	8003250 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	2200      	movs	r2, #0
 800316a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	2221      	movs	r2, #33	@ 0x21
 8003172:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003176:	f7fd fee5 	bl	8000f44 <HAL_GetTick>
 800317a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	88fa      	ldrh	r2, [r7, #6]
 8003180:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	88fa      	ldrh	r2, [r7, #6]
 8003188:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	689b      	ldr	r3, [r3, #8]
 8003190:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003194:	d108      	bne.n	80031a8 <HAL_UART_Transmit+0x6c>
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	691b      	ldr	r3, [r3, #16]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d104      	bne.n	80031a8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800319e:	2300      	movs	r3, #0
 80031a0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80031a2:	68bb      	ldr	r3, [r7, #8]
 80031a4:	61bb      	str	r3, [r7, #24]
 80031a6:	e003      	b.n	80031b0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80031a8:	68bb      	ldr	r3, [r7, #8]
 80031aa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80031ac:	2300      	movs	r3, #0
 80031ae:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80031b0:	e030      	b.n	8003214 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	9300      	str	r3, [sp, #0]
 80031b6:	697b      	ldr	r3, [r7, #20]
 80031b8:	2200      	movs	r2, #0
 80031ba:	2180      	movs	r1, #128	@ 0x80
 80031bc:	68f8      	ldr	r0, [r7, #12]
 80031be:	f000 fc93 	bl	8003ae8 <UART_WaitOnFlagUntilTimeout>
 80031c2:	4603      	mov	r3, r0
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d005      	beq.n	80031d4 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	2220      	movs	r2, #32
 80031cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80031d0:	2303      	movs	r3, #3
 80031d2:	e03d      	b.n	8003250 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80031d4:	69fb      	ldr	r3, [r7, #28]
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d10b      	bne.n	80031f2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80031da:	69bb      	ldr	r3, [r7, #24]
 80031dc:	881b      	ldrh	r3, [r3, #0]
 80031de:	461a      	mov	r2, r3
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80031e8:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80031ea:	69bb      	ldr	r3, [r7, #24]
 80031ec:	3302      	adds	r3, #2
 80031ee:	61bb      	str	r3, [r7, #24]
 80031f0:	e007      	b.n	8003202 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80031f2:	69fb      	ldr	r3, [r7, #28]
 80031f4:	781a      	ldrb	r2, [r3, #0]
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80031fc:	69fb      	ldr	r3, [r7, #28]
 80031fe:	3301      	adds	r3, #1
 8003200:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8003208:	b29b      	uxth	r3, r3
 800320a:	3b01      	subs	r3, #1
 800320c:	b29a      	uxth	r2, r3
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800321a:	b29b      	uxth	r3, r3
 800321c:	2b00      	cmp	r3, #0
 800321e:	d1c8      	bne.n	80031b2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	9300      	str	r3, [sp, #0]
 8003224:	697b      	ldr	r3, [r7, #20]
 8003226:	2200      	movs	r2, #0
 8003228:	2140      	movs	r1, #64	@ 0x40
 800322a:	68f8      	ldr	r0, [r7, #12]
 800322c:	f000 fc5c 	bl	8003ae8 <UART_WaitOnFlagUntilTimeout>
 8003230:	4603      	mov	r3, r0
 8003232:	2b00      	cmp	r3, #0
 8003234:	d005      	beq.n	8003242 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	2220      	movs	r2, #32
 800323a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800323e:	2303      	movs	r3, #3
 8003240:	e006      	b.n	8003250 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	2220      	movs	r2, #32
 8003246:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800324a:	2300      	movs	r3, #0
 800324c:	e000      	b.n	8003250 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800324e:	2302      	movs	r3, #2
  }
}
 8003250:	4618      	mov	r0, r3
 8003252:	3720      	adds	r7, #32
 8003254:	46bd      	mov	sp, r7
 8003256:	bd80      	pop	{r7, pc}

08003258 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003258:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800325c:	b08c      	sub	sp, #48	@ 0x30
 800325e:	af00      	add	r7, sp, #0
 8003260:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003262:	2300      	movs	r3, #0
 8003264:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003268:	697b      	ldr	r3, [r7, #20]
 800326a:	689a      	ldr	r2, [r3, #8]
 800326c:	697b      	ldr	r3, [r7, #20]
 800326e:	691b      	ldr	r3, [r3, #16]
 8003270:	431a      	orrs	r2, r3
 8003272:	697b      	ldr	r3, [r7, #20]
 8003274:	695b      	ldr	r3, [r3, #20]
 8003276:	431a      	orrs	r2, r3
 8003278:	697b      	ldr	r3, [r7, #20]
 800327a:	69db      	ldr	r3, [r3, #28]
 800327c:	4313      	orrs	r3, r2
 800327e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003280:	697b      	ldr	r3, [r7, #20]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	681a      	ldr	r2, [r3, #0]
 8003286:	4baa      	ldr	r3, [pc, #680]	@ (8003530 <UART_SetConfig+0x2d8>)
 8003288:	4013      	ands	r3, r2
 800328a:	697a      	ldr	r2, [r7, #20]
 800328c:	6812      	ldr	r2, [r2, #0]
 800328e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003290:	430b      	orrs	r3, r1
 8003292:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003294:	697b      	ldr	r3, [r7, #20]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	685b      	ldr	r3, [r3, #4]
 800329a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800329e:	697b      	ldr	r3, [r7, #20]
 80032a0:	68da      	ldr	r2, [r3, #12]
 80032a2:	697b      	ldr	r3, [r7, #20]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	430a      	orrs	r2, r1
 80032a8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80032aa:	697b      	ldr	r3, [r7, #20]
 80032ac:	699b      	ldr	r3, [r3, #24]
 80032ae:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80032b0:	697b      	ldr	r3, [r7, #20]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	4a9f      	ldr	r2, [pc, #636]	@ (8003534 <UART_SetConfig+0x2dc>)
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d004      	beq.n	80032c4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80032ba:	697b      	ldr	r3, [r7, #20]
 80032bc:	6a1b      	ldr	r3, [r3, #32]
 80032be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80032c0:	4313      	orrs	r3, r2
 80032c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80032c4:	697b      	ldr	r3, [r7, #20]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	689b      	ldr	r3, [r3, #8]
 80032ca:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80032ce:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80032d2:	697a      	ldr	r2, [r7, #20]
 80032d4:	6812      	ldr	r2, [r2, #0]
 80032d6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80032d8:	430b      	orrs	r3, r1
 80032da:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80032dc:	697b      	ldr	r3, [r7, #20]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032e2:	f023 010f 	bic.w	r1, r3, #15
 80032e6:	697b      	ldr	r3, [r7, #20]
 80032e8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80032ea:	697b      	ldr	r3, [r7, #20]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	430a      	orrs	r2, r1
 80032f0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80032f2:	697b      	ldr	r3, [r7, #20]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	4a90      	ldr	r2, [pc, #576]	@ (8003538 <UART_SetConfig+0x2e0>)
 80032f8:	4293      	cmp	r3, r2
 80032fa:	d125      	bne.n	8003348 <UART_SetConfig+0xf0>
 80032fc:	4b8f      	ldr	r3, [pc, #572]	@ (800353c <UART_SetConfig+0x2e4>)
 80032fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003302:	f003 0303 	and.w	r3, r3, #3
 8003306:	2b03      	cmp	r3, #3
 8003308:	d81a      	bhi.n	8003340 <UART_SetConfig+0xe8>
 800330a:	a201      	add	r2, pc, #4	@ (adr r2, 8003310 <UART_SetConfig+0xb8>)
 800330c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003310:	08003321 	.word	0x08003321
 8003314:	08003331 	.word	0x08003331
 8003318:	08003329 	.word	0x08003329
 800331c:	08003339 	.word	0x08003339
 8003320:	2301      	movs	r3, #1
 8003322:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003326:	e116      	b.n	8003556 <UART_SetConfig+0x2fe>
 8003328:	2302      	movs	r3, #2
 800332a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800332e:	e112      	b.n	8003556 <UART_SetConfig+0x2fe>
 8003330:	2304      	movs	r3, #4
 8003332:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003336:	e10e      	b.n	8003556 <UART_SetConfig+0x2fe>
 8003338:	2308      	movs	r3, #8
 800333a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800333e:	e10a      	b.n	8003556 <UART_SetConfig+0x2fe>
 8003340:	2310      	movs	r3, #16
 8003342:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003346:	e106      	b.n	8003556 <UART_SetConfig+0x2fe>
 8003348:	697b      	ldr	r3, [r7, #20]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4a7c      	ldr	r2, [pc, #496]	@ (8003540 <UART_SetConfig+0x2e8>)
 800334e:	4293      	cmp	r3, r2
 8003350:	d138      	bne.n	80033c4 <UART_SetConfig+0x16c>
 8003352:	4b7a      	ldr	r3, [pc, #488]	@ (800353c <UART_SetConfig+0x2e4>)
 8003354:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003358:	f003 030c 	and.w	r3, r3, #12
 800335c:	2b0c      	cmp	r3, #12
 800335e:	d82d      	bhi.n	80033bc <UART_SetConfig+0x164>
 8003360:	a201      	add	r2, pc, #4	@ (adr r2, 8003368 <UART_SetConfig+0x110>)
 8003362:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003366:	bf00      	nop
 8003368:	0800339d 	.word	0x0800339d
 800336c:	080033bd 	.word	0x080033bd
 8003370:	080033bd 	.word	0x080033bd
 8003374:	080033bd 	.word	0x080033bd
 8003378:	080033ad 	.word	0x080033ad
 800337c:	080033bd 	.word	0x080033bd
 8003380:	080033bd 	.word	0x080033bd
 8003384:	080033bd 	.word	0x080033bd
 8003388:	080033a5 	.word	0x080033a5
 800338c:	080033bd 	.word	0x080033bd
 8003390:	080033bd 	.word	0x080033bd
 8003394:	080033bd 	.word	0x080033bd
 8003398:	080033b5 	.word	0x080033b5
 800339c:	2300      	movs	r3, #0
 800339e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80033a2:	e0d8      	b.n	8003556 <UART_SetConfig+0x2fe>
 80033a4:	2302      	movs	r3, #2
 80033a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80033aa:	e0d4      	b.n	8003556 <UART_SetConfig+0x2fe>
 80033ac:	2304      	movs	r3, #4
 80033ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80033b2:	e0d0      	b.n	8003556 <UART_SetConfig+0x2fe>
 80033b4:	2308      	movs	r3, #8
 80033b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80033ba:	e0cc      	b.n	8003556 <UART_SetConfig+0x2fe>
 80033bc:	2310      	movs	r3, #16
 80033be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80033c2:	e0c8      	b.n	8003556 <UART_SetConfig+0x2fe>
 80033c4:	697b      	ldr	r3, [r7, #20]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	4a5e      	ldr	r2, [pc, #376]	@ (8003544 <UART_SetConfig+0x2ec>)
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d125      	bne.n	800341a <UART_SetConfig+0x1c2>
 80033ce:	4b5b      	ldr	r3, [pc, #364]	@ (800353c <UART_SetConfig+0x2e4>)
 80033d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033d4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80033d8:	2b30      	cmp	r3, #48	@ 0x30
 80033da:	d016      	beq.n	800340a <UART_SetConfig+0x1b2>
 80033dc:	2b30      	cmp	r3, #48	@ 0x30
 80033de:	d818      	bhi.n	8003412 <UART_SetConfig+0x1ba>
 80033e0:	2b20      	cmp	r3, #32
 80033e2:	d00a      	beq.n	80033fa <UART_SetConfig+0x1a2>
 80033e4:	2b20      	cmp	r3, #32
 80033e6:	d814      	bhi.n	8003412 <UART_SetConfig+0x1ba>
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d002      	beq.n	80033f2 <UART_SetConfig+0x19a>
 80033ec:	2b10      	cmp	r3, #16
 80033ee:	d008      	beq.n	8003402 <UART_SetConfig+0x1aa>
 80033f0:	e00f      	b.n	8003412 <UART_SetConfig+0x1ba>
 80033f2:	2300      	movs	r3, #0
 80033f4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80033f8:	e0ad      	b.n	8003556 <UART_SetConfig+0x2fe>
 80033fa:	2302      	movs	r3, #2
 80033fc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003400:	e0a9      	b.n	8003556 <UART_SetConfig+0x2fe>
 8003402:	2304      	movs	r3, #4
 8003404:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003408:	e0a5      	b.n	8003556 <UART_SetConfig+0x2fe>
 800340a:	2308      	movs	r3, #8
 800340c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003410:	e0a1      	b.n	8003556 <UART_SetConfig+0x2fe>
 8003412:	2310      	movs	r3, #16
 8003414:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003418:	e09d      	b.n	8003556 <UART_SetConfig+0x2fe>
 800341a:	697b      	ldr	r3, [r7, #20]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	4a4a      	ldr	r2, [pc, #296]	@ (8003548 <UART_SetConfig+0x2f0>)
 8003420:	4293      	cmp	r3, r2
 8003422:	d125      	bne.n	8003470 <UART_SetConfig+0x218>
 8003424:	4b45      	ldr	r3, [pc, #276]	@ (800353c <UART_SetConfig+0x2e4>)
 8003426:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800342a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800342e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003430:	d016      	beq.n	8003460 <UART_SetConfig+0x208>
 8003432:	2bc0      	cmp	r3, #192	@ 0xc0
 8003434:	d818      	bhi.n	8003468 <UART_SetConfig+0x210>
 8003436:	2b80      	cmp	r3, #128	@ 0x80
 8003438:	d00a      	beq.n	8003450 <UART_SetConfig+0x1f8>
 800343a:	2b80      	cmp	r3, #128	@ 0x80
 800343c:	d814      	bhi.n	8003468 <UART_SetConfig+0x210>
 800343e:	2b00      	cmp	r3, #0
 8003440:	d002      	beq.n	8003448 <UART_SetConfig+0x1f0>
 8003442:	2b40      	cmp	r3, #64	@ 0x40
 8003444:	d008      	beq.n	8003458 <UART_SetConfig+0x200>
 8003446:	e00f      	b.n	8003468 <UART_SetConfig+0x210>
 8003448:	2300      	movs	r3, #0
 800344a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800344e:	e082      	b.n	8003556 <UART_SetConfig+0x2fe>
 8003450:	2302      	movs	r3, #2
 8003452:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003456:	e07e      	b.n	8003556 <UART_SetConfig+0x2fe>
 8003458:	2304      	movs	r3, #4
 800345a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800345e:	e07a      	b.n	8003556 <UART_SetConfig+0x2fe>
 8003460:	2308      	movs	r3, #8
 8003462:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003466:	e076      	b.n	8003556 <UART_SetConfig+0x2fe>
 8003468:	2310      	movs	r3, #16
 800346a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800346e:	e072      	b.n	8003556 <UART_SetConfig+0x2fe>
 8003470:	697b      	ldr	r3, [r7, #20]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	4a35      	ldr	r2, [pc, #212]	@ (800354c <UART_SetConfig+0x2f4>)
 8003476:	4293      	cmp	r3, r2
 8003478:	d12a      	bne.n	80034d0 <UART_SetConfig+0x278>
 800347a:	4b30      	ldr	r3, [pc, #192]	@ (800353c <UART_SetConfig+0x2e4>)
 800347c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003480:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003484:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003488:	d01a      	beq.n	80034c0 <UART_SetConfig+0x268>
 800348a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800348e:	d81b      	bhi.n	80034c8 <UART_SetConfig+0x270>
 8003490:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003494:	d00c      	beq.n	80034b0 <UART_SetConfig+0x258>
 8003496:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800349a:	d815      	bhi.n	80034c8 <UART_SetConfig+0x270>
 800349c:	2b00      	cmp	r3, #0
 800349e:	d003      	beq.n	80034a8 <UART_SetConfig+0x250>
 80034a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80034a4:	d008      	beq.n	80034b8 <UART_SetConfig+0x260>
 80034a6:	e00f      	b.n	80034c8 <UART_SetConfig+0x270>
 80034a8:	2300      	movs	r3, #0
 80034aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80034ae:	e052      	b.n	8003556 <UART_SetConfig+0x2fe>
 80034b0:	2302      	movs	r3, #2
 80034b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80034b6:	e04e      	b.n	8003556 <UART_SetConfig+0x2fe>
 80034b8:	2304      	movs	r3, #4
 80034ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80034be:	e04a      	b.n	8003556 <UART_SetConfig+0x2fe>
 80034c0:	2308      	movs	r3, #8
 80034c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80034c6:	e046      	b.n	8003556 <UART_SetConfig+0x2fe>
 80034c8:	2310      	movs	r3, #16
 80034ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80034ce:	e042      	b.n	8003556 <UART_SetConfig+0x2fe>
 80034d0:	697b      	ldr	r3, [r7, #20]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4a17      	ldr	r2, [pc, #92]	@ (8003534 <UART_SetConfig+0x2dc>)
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d13a      	bne.n	8003550 <UART_SetConfig+0x2f8>
 80034da:	4b18      	ldr	r3, [pc, #96]	@ (800353c <UART_SetConfig+0x2e4>)
 80034dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034e0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80034e4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80034e8:	d01a      	beq.n	8003520 <UART_SetConfig+0x2c8>
 80034ea:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80034ee:	d81b      	bhi.n	8003528 <UART_SetConfig+0x2d0>
 80034f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80034f4:	d00c      	beq.n	8003510 <UART_SetConfig+0x2b8>
 80034f6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80034fa:	d815      	bhi.n	8003528 <UART_SetConfig+0x2d0>
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d003      	beq.n	8003508 <UART_SetConfig+0x2b0>
 8003500:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003504:	d008      	beq.n	8003518 <UART_SetConfig+0x2c0>
 8003506:	e00f      	b.n	8003528 <UART_SetConfig+0x2d0>
 8003508:	2300      	movs	r3, #0
 800350a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800350e:	e022      	b.n	8003556 <UART_SetConfig+0x2fe>
 8003510:	2302      	movs	r3, #2
 8003512:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003516:	e01e      	b.n	8003556 <UART_SetConfig+0x2fe>
 8003518:	2304      	movs	r3, #4
 800351a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800351e:	e01a      	b.n	8003556 <UART_SetConfig+0x2fe>
 8003520:	2308      	movs	r3, #8
 8003522:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003526:	e016      	b.n	8003556 <UART_SetConfig+0x2fe>
 8003528:	2310      	movs	r3, #16
 800352a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800352e:	e012      	b.n	8003556 <UART_SetConfig+0x2fe>
 8003530:	cfff69f3 	.word	0xcfff69f3
 8003534:	40008000 	.word	0x40008000
 8003538:	40013800 	.word	0x40013800
 800353c:	40021000 	.word	0x40021000
 8003540:	40004400 	.word	0x40004400
 8003544:	40004800 	.word	0x40004800
 8003548:	40004c00 	.word	0x40004c00
 800354c:	40005000 	.word	0x40005000
 8003550:	2310      	movs	r3, #16
 8003552:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003556:	697b      	ldr	r3, [r7, #20]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	4aae      	ldr	r2, [pc, #696]	@ (8003814 <UART_SetConfig+0x5bc>)
 800355c:	4293      	cmp	r3, r2
 800355e:	f040 8097 	bne.w	8003690 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003562:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003566:	2b08      	cmp	r3, #8
 8003568:	d823      	bhi.n	80035b2 <UART_SetConfig+0x35a>
 800356a:	a201      	add	r2, pc, #4	@ (adr r2, 8003570 <UART_SetConfig+0x318>)
 800356c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003570:	08003595 	.word	0x08003595
 8003574:	080035b3 	.word	0x080035b3
 8003578:	0800359d 	.word	0x0800359d
 800357c:	080035b3 	.word	0x080035b3
 8003580:	080035a3 	.word	0x080035a3
 8003584:	080035b3 	.word	0x080035b3
 8003588:	080035b3 	.word	0x080035b3
 800358c:	080035b3 	.word	0x080035b3
 8003590:	080035ab 	.word	0x080035ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003594:	f7ff fac2 	bl	8002b1c <HAL_RCC_GetPCLK1Freq>
 8003598:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800359a:	e010      	b.n	80035be <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800359c:	4b9e      	ldr	r3, [pc, #632]	@ (8003818 <UART_SetConfig+0x5c0>)
 800359e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80035a0:	e00d      	b.n	80035be <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80035a2:	f7ff fa4d 	bl	8002a40 <HAL_RCC_GetSysClockFreq>
 80035a6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80035a8:	e009      	b.n	80035be <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80035aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80035ae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80035b0:	e005      	b.n	80035be <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80035b2:	2300      	movs	r3, #0
 80035b4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80035b6:	2301      	movs	r3, #1
 80035b8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80035bc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80035be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	f000 8130 	beq.w	8003826 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80035c6:	697b      	ldr	r3, [r7, #20]
 80035c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035ca:	4a94      	ldr	r2, [pc, #592]	@ (800381c <UART_SetConfig+0x5c4>)
 80035cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80035d0:	461a      	mov	r2, r3
 80035d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035d4:	fbb3 f3f2 	udiv	r3, r3, r2
 80035d8:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80035da:	697b      	ldr	r3, [r7, #20]
 80035dc:	685a      	ldr	r2, [r3, #4]
 80035de:	4613      	mov	r3, r2
 80035e0:	005b      	lsls	r3, r3, #1
 80035e2:	4413      	add	r3, r2
 80035e4:	69ba      	ldr	r2, [r7, #24]
 80035e6:	429a      	cmp	r2, r3
 80035e8:	d305      	bcc.n	80035f6 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80035ea:	697b      	ldr	r3, [r7, #20]
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80035f0:	69ba      	ldr	r2, [r7, #24]
 80035f2:	429a      	cmp	r2, r3
 80035f4:	d903      	bls.n	80035fe <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80035f6:	2301      	movs	r3, #1
 80035f8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80035fc:	e113      	b.n	8003826 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80035fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003600:	2200      	movs	r2, #0
 8003602:	60bb      	str	r3, [r7, #8]
 8003604:	60fa      	str	r2, [r7, #12]
 8003606:	697b      	ldr	r3, [r7, #20]
 8003608:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800360a:	4a84      	ldr	r2, [pc, #528]	@ (800381c <UART_SetConfig+0x5c4>)
 800360c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003610:	b29b      	uxth	r3, r3
 8003612:	2200      	movs	r2, #0
 8003614:	603b      	str	r3, [r7, #0]
 8003616:	607a      	str	r2, [r7, #4]
 8003618:	e9d7 2300 	ldrd	r2, r3, [r7]
 800361c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003620:	f7fc fe56 	bl	80002d0 <__aeabi_uldivmod>
 8003624:	4602      	mov	r2, r0
 8003626:	460b      	mov	r3, r1
 8003628:	4610      	mov	r0, r2
 800362a:	4619      	mov	r1, r3
 800362c:	f04f 0200 	mov.w	r2, #0
 8003630:	f04f 0300 	mov.w	r3, #0
 8003634:	020b      	lsls	r3, r1, #8
 8003636:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800363a:	0202      	lsls	r2, r0, #8
 800363c:	6979      	ldr	r1, [r7, #20]
 800363e:	6849      	ldr	r1, [r1, #4]
 8003640:	0849      	lsrs	r1, r1, #1
 8003642:	2000      	movs	r0, #0
 8003644:	460c      	mov	r4, r1
 8003646:	4605      	mov	r5, r0
 8003648:	eb12 0804 	adds.w	r8, r2, r4
 800364c:	eb43 0905 	adc.w	r9, r3, r5
 8003650:	697b      	ldr	r3, [r7, #20]
 8003652:	685b      	ldr	r3, [r3, #4]
 8003654:	2200      	movs	r2, #0
 8003656:	469a      	mov	sl, r3
 8003658:	4693      	mov	fp, r2
 800365a:	4652      	mov	r2, sl
 800365c:	465b      	mov	r3, fp
 800365e:	4640      	mov	r0, r8
 8003660:	4649      	mov	r1, r9
 8003662:	f7fc fe35 	bl	80002d0 <__aeabi_uldivmod>
 8003666:	4602      	mov	r2, r0
 8003668:	460b      	mov	r3, r1
 800366a:	4613      	mov	r3, r2
 800366c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800366e:	6a3b      	ldr	r3, [r7, #32]
 8003670:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003674:	d308      	bcc.n	8003688 <UART_SetConfig+0x430>
 8003676:	6a3b      	ldr	r3, [r7, #32]
 8003678:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800367c:	d204      	bcs.n	8003688 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800367e:	697b      	ldr	r3, [r7, #20]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	6a3a      	ldr	r2, [r7, #32]
 8003684:	60da      	str	r2, [r3, #12]
 8003686:	e0ce      	b.n	8003826 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8003688:	2301      	movs	r3, #1
 800368a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800368e:	e0ca      	b.n	8003826 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003690:	697b      	ldr	r3, [r7, #20]
 8003692:	69db      	ldr	r3, [r3, #28]
 8003694:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003698:	d166      	bne.n	8003768 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800369a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800369e:	2b08      	cmp	r3, #8
 80036a0:	d827      	bhi.n	80036f2 <UART_SetConfig+0x49a>
 80036a2:	a201      	add	r2, pc, #4	@ (adr r2, 80036a8 <UART_SetConfig+0x450>)
 80036a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036a8:	080036cd 	.word	0x080036cd
 80036ac:	080036d5 	.word	0x080036d5
 80036b0:	080036dd 	.word	0x080036dd
 80036b4:	080036f3 	.word	0x080036f3
 80036b8:	080036e3 	.word	0x080036e3
 80036bc:	080036f3 	.word	0x080036f3
 80036c0:	080036f3 	.word	0x080036f3
 80036c4:	080036f3 	.word	0x080036f3
 80036c8:	080036eb 	.word	0x080036eb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80036cc:	f7ff fa26 	bl	8002b1c <HAL_RCC_GetPCLK1Freq>
 80036d0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80036d2:	e014      	b.n	80036fe <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80036d4:	f7ff fa38 	bl	8002b48 <HAL_RCC_GetPCLK2Freq>
 80036d8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80036da:	e010      	b.n	80036fe <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80036dc:	4b4e      	ldr	r3, [pc, #312]	@ (8003818 <UART_SetConfig+0x5c0>)
 80036de:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80036e0:	e00d      	b.n	80036fe <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80036e2:	f7ff f9ad 	bl	8002a40 <HAL_RCC_GetSysClockFreq>
 80036e6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80036e8:	e009      	b.n	80036fe <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80036ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80036ee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80036f0:	e005      	b.n	80036fe <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80036f2:	2300      	movs	r3, #0
 80036f4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80036f6:	2301      	movs	r3, #1
 80036f8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80036fc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80036fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003700:	2b00      	cmp	r3, #0
 8003702:	f000 8090 	beq.w	8003826 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003706:	697b      	ldr	r3, [r7, #20]
 8003708:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800370a:	4a44      	ldr	r2, [pc, #272]	@ (800381c <UART_SetConfig+0x5c4>)
 800370c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003710:	461a      	mov	r2, r3
 8003712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003714:	fbb3 f3f2 	udiv	r3, r3, r2
 8003718:	005a      	lsls	r2, r3, #1
 800371a:	697b      	ldr	r3, [r7, #20]
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	085b      	lsrs	r3, r3, #1
 8003720:	441a      	add	r2, r3
 8003722:	697b      	ldr	r3, [r7, #20]
 8003724:	685b      	ldr	r3, [r3, #4]
 8003726:	fbb2 f3f3 	udiv	r3, r2, r3
 800372a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800372c:	6a3b      	ldr	r3, [r7, #32]
 800372e:	2b0f      	cmp	r3, #15
 8003730:	d916      	bls.n	8003760 <UART_SetConfig+0x508>
 8003732:	6a3b      	ldr	r3, [r7, #32]
 8003734:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003738:	d212      	bcs.n	8003760 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800373a:	6a3b      	ldr	r3, [r7, #32]
 800373c:	b29b      	uxth	r3, r3
 800373e:	f023 030f 	bic.w	r3, r3, #15
 8003742:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003744:	6a3b      	ldr	r3, [r7, #32]
 8003746:	085b      	lsrs	r3, r3, #1
 8003748:	b29b      	uxth	r3, r3
 800374a:	f003 0307 	and.w	r3, r3, #7
 800374e:	b29a      	uxth	r2, r3
 8003750:	8bfb      	ldrh	r3, [r7, #30]
 8003752:	4313      	orrs	r3, r2
 8003754:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8003756:	697b      	ldr	r3, [r7, #20]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	8bfa      	ldrh	r2, [r7, #30]
 800375c:	60da      	str	r2, [r3, #12]
 800375e:	e062      	b.n	8003826 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8003760:	2301      	movs	r3, #1
 8003762:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003766:	e05e      	b.n	8003826 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003768:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800376c:	2b08      	cmp	r3, #8
 800376e:	d828      	bhi.n	80037c2 <UART_SetConfig+0x56a>
 8003770:	a201      	add	r2, pc, #4	@ (adr r2, 8003778 <UART_SetConfig+0x520>)
 8003772:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003776:	bf00      	nop
 8003778:	0800379d 	.word	0x0800379d
 800377c:	080037a5 	.word	0x080037a5
 8003780:	080037ad 	.word	0x080037ad
 8003784:	080037c3 	.word	0x080037c3
 8003788:	080037b3 	.word	0x080037b3
 800378c:	080037c3 	.word	0x080037c3
 8003790:	080037c3 	.word	0x080037c3
 8003794:	080037c3 	.word	0x080037c3
 8003798:	080037bb 	.word	0x080037bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800379c:	f7ff f9be 	bl	8002b1c <HAL_RCC_GetPCLK1Freq>
 80037a0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80037a2:	e014      	b.n	80037ce <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80037a4:	f7ff f9d0 	bl	8002b48 <HAL_RCC_GetPCLK2Freq>
 80037a8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80037aa:	e010      	b.n	80037ce <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80037ac:	4b1a      	ldr	r3, [pc, #104]	@ (8003818 <UART_SetConfig+0x5c0>)
 80037ae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80037b0:	e00d      	b.n	80037ce <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80037b2:	f7ff f945 	bl	8002a40 <HAL_RCC_GetSysClockFreq>
 80037b6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80037b8:	e009      	b.n	80037ce <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80037ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80037be:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80037c0:	e005      	b.n	80037ce <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80037c2:	2300      	movs	r3, #0
 80037c4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80037c6:	2301      	movs	r3, #1
 80037c8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80037cc:	bf00      	nop
    }

    if (pclk != 0U)
 80037ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d028      	beq.n	8003826 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80037d4:	697b      	ldr	r3, [r7, #20]
 80037d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037d8:	4a10      	ldr	r2, [pc, #64]	@ (800381c <UART_SetConfig+0x5c4>)
 80037da:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80037de:	461a      	mov	r2, r3
 80037e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037e2:	fbb3 f2f2 	udiv	r2, r3, r2
 80037e6:	697b      	ldr	r3, [r7, #20]
 80037e8:	685b      	ldr	r3, [r3, #4]
 80037ea:	085b      	lsrs	r3, r3, #1
 80037ec:	441a      	add	r2, r3
 80037ee:	697b      	ldr	r3, [r7, #20]
 80037f0:	685b      	ldr	r3, [r3, #4]
 80037f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80037f6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80037f8:	6a3b      	ldr	r3, [r7, #32]
 80037fa:	2b0f      	cmp	r3, #15
 80037fc:	d910      	bls.n	8003820 <UART_SetConfig+0x5c8>
 80037fe:	6a3b      	ldr	r3, [r7, #32]
 8003800:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003804:	d20c      	bcs.n	8003820 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003806:	6a3b      	ldr	r3, [r7, #32]
 8003808:	b29a      	uxth	r2, r3
 800380a:	697b      	ldr	r3, [r7, #20]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	60da      	str	r2, [r3, #12]
 8003810:	e009      	b.n	8003826 <UART_SetConfig+0x5ce>
 8003812:	bf00      	nop
 8003814:	40008000 	.word	0x40008000
 8003818:	00f42400 	.word	0x00f42400
 800381c:	08004878 	.word	0x08004878
      }
      else
      {
        ret = HAL_ERROR;
 8003820:	2301      	movs	r3, #1
 8003822:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003826:	697b      	ldr	r3, [r7, #20]
 8003828:	2201      	movs	r2, #1
 800382a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800382e:	697b      	ldr	r3, [r7, #20]
 8003830:	2201      	movs	r2, #1
 8003832:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003836:	697b      	ldr	r3, [r7, #20]
 8003838:	2200      	movs	r2, #0
 800383a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800383c:	697b      	ldr	r3, [r7, #20]
 800383e:	2200      	movs	r2, #0
 8003840:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8003842:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8003846:	4618      	mov	r0, r3
 8003848:	3730      	adds	r7, #48	@ 0x30
 800384a:	46bd      	mov	sp, r7
 800384c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08003850 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003850:	b480      	push	{r7}
 8003852:	b083      	sub	sp, #12
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800385c:	f003 0308 	and.w	r3, r3, #8
 8003860:	2b00      	cmp	r3, #0
 8003862:	d00a      	beq.n	800387a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	685b      	ldr	r3, [r3, #4]
 800386a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	430a      	orrs	r2, r1
 8003878:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800387e:	f003 0301 	and.w	r3, r3, #1
 8003882:	2b00      	cmp	r3, #0
 8003884:	d00a      	beq.n	800389c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	430a      	orrs	r2, r1
 800389a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038a0:	f003 0302 	and.w	r3, r3, #2
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d00a      	beq.n	80038be <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	685b      	ldr	r3, [r3, #4]
 80038ae:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	430a      	orrs	r2, r1
 80038bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038c2:	f003 0304 	and.w	r3, r3, #4
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d00a      	beq.n	80038e0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	685b      	ldr	r3, [r3, #4]
 80038d0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	430a      	orrs	r2, r1
 80038de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038e4:	f003 0310 	and.w	r3, r3, #16
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d00a      	beq.n	8003902 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	689b      	ldr	r3, [r3, #8]
 80038f2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	430a      	orrs	r2, r1
 8003900:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003906:	f003 0320 	and.w	r3, r3, #32
 800390a:	2b00      	cmp	r3, #0
 800390c:	d00a      	beq.n	8003924 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	689b      	ldr	r3, [r3, #8]
 8003914:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	430a      	orrs	r2, r1
 8003922:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003928:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800392c:	2b00      	cmp	r3, #0
 800392e:	d01a      	beq.n	8003966 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	685b      	ldr	r3, [r3, #4]
 8003936:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	430a      	orrs	r2, r1
 8003944:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800394a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800394e:	d10a      	bne.n	8003966 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	685b      	ldr	r3, [r3, #4]
 8003956:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	430a      	orrs	r2, r1
 8003964:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800396a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800396e:	2b00      	cmp	r3, #0
 8003970:	d00a      	beq.n	8003988 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	685b      	ldr	r3, [r3, #4]
 8003978:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	430a      	orrs	r2, r1
 8003986:	605a      	str	r2, [r3, #4]
  }
}
 8003988:	bf00      	nop
 800398a:	370c      	adds	r7, #12
 800398c:	46bd      	mov	sp, r7
 800398e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003992:	4770      	bx	lr

08003994 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b098      	sub	sp, #96	@ 0x60
 8003998:	af02      	add	r7, sp, #8
 800399a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2200      	movs	r2, #0
 80039a0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80039a4:	f7fd face 	bl	8000f44 <HAL_GetTick>
 80039a8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f003 0308 	and.w	r3, r3, #8
 80039b4:	2b08      	cmp	r3, #8
 80039b6:	d12f      	bne.n	8003a18 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80039b8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80039bc:	9300      	str	r3, [sp, #0]
 80039be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80039c0:	2200      	movs	r2, #0
 80039c2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80039c6:	6878      	ldr	r0, [r7, #4]
 80039c8:	f000 f88e 	bl	8003ae8 <UART_WaitOnFlagUntilTimeout>
 80039cc:	4603      	mov	r3, r0
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d022      	beq.n	8003a18 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80039da:	e853 3f00 	ldrex	r3, [r3]
 80039de:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80039e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039e2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80039e6:	653b      	str	r3, [r7, #80]	@ 0x50
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	461a      	mov	r2, r3
 80039ee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80039f0:	647b      	str	r3, [r7, #68]	@ 0x44
 80039f2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039f4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80039f6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80039f8:	e841 2300 	strex	r3, r2, [r1]
 80039fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80039fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d1e6      	bne.n	80039d2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2220      	movs	r2, #32
 8003a08:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2200      	movs	r2, #0
 8003a10:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003a14:	2303      	movs	r3, #3
 8003a16:	e063      	b.n	8003ae0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f003 0304 	and.w	r3, r3, #4
 8003a22:	2b04      	cmp	r3, #4
 8003a24:	d149      	bne.n	8003aba <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003a26:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003a2a:	9300      	str	r3, [sp, #0]
 8003a2c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003a2e:	2200      	movs	r2, #0
 8003a30:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003a34:	6878      	ldr	r0, [r7, #4]
 8003a36:	f000 f857 	bl	8003ae8 <UART_WaitOnFlagUntilTimeout>
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d03c      	beq.n	8003aba <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a48:	e853 3f00 	ldrex	r3, [r3]
 8003a4c:	623b      	str	r3, [r7, #32]
   return(result);
 8003a4e:	6a3b      	ldr	r3, [r7, #32]
 8003a50:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003a54:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	461a      	mov	r2, r3
 8003a5c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003a5e:	633b      	str	r3, [r7, #48]	@ 0x30
 8003a60:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a62:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003a64:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003a66:	e841 2300 	strex	r3, r2, [r1]
 8003a6a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003a6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d1e6      	bne.n	8003a40 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	3308      	adds	r3, #8
 8003a78:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a7a:	693b      	ldr	r3, [r7, #16]
 8003a7c:	e853 3f00 	ldrex	r3, [r3]
 8003a80:	60fb      	str	r3, [r7, #12]
   return(result);
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	f023 0301 	bic.w	r3, r3, #1
 8003a88:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	3308      	adds	r3, #8
 8003a90:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003a92:	61fa      	str	r2, [r7, #28]
 8003a94:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a96:	69b9      	ldr	r1, [r7, #24]
 8003a98:	69fa      	ldr	r2, [r7, #28]
 8003a9a:	e841 2300 	strex	r3, r2, [r1]
 8003a9e:	617b      	str	r3, [r7, #20]
   return(result);
 8003aa0:	697b      	ldr	r3, [r7, #20]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d1e5      	bne.n	8003a72 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	2220      	movs	r2, #32
 8003aaa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003ab6:	2303      	movs	r3, #3
 8003ab8:	e012      	b.n	8003ae0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	2220      	movs	r2, #32
 8003abe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	2220      	movs	r2, #32
 8003ac6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	2200      	movs	r2, #0
 8003ace:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2200      	movs	r2, #0
 8003ada:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003ade:	2300      	movs	r3, #0
}
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	3758      	adds	r7, #88	@ 0x58
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	bd80      	pop	{r7, pc}

08003ae8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b084      	sub	sp, #16
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	60f8      	str	r0, [r7, #12]
 8003af0:	60b9      	str	r1, [r7, #8]
 8003af2:	603b      	str	r3, [r7, #0]
 8003af4:	4613      	mov	r3, r2
 8003af6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003af8:	e04f      	b.n	8003b9a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003afa:	69bb      	ldr	r3, [r7, #24]
 8003afc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003b00:	d04b      	beq.n	8003b9a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b02:	f7fd fa1f 	bl	8000f44 <HAL_GetTick>
 8003b06:	4602      	mov	r2, r0
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	1ad3      	subs	r3, r2, r3
 8003b0c:	69ba      	ldr	r2, [r7, #24]
 8003b0e:	429a      	cmp	r2, r3
 8003b10:	d302      	bcc.n	8003b18 <UART_WaitOnFlagUntilTimeout+0x30>
 8003b12:	69bb      	ldr	r3, [r7, #24]
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d101      	bne.n	8003b1c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003b18:	2303      	movs	r3, #3
 8003b1a:	e04e      	b.n	8003bba <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f003 0304 	and.w	r3, r3, #4
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d037      	beq.n	8003b9a <UART_WaitOnFlagUntilTimeout+0xb2>
 8003b2a:	68bb      	ldr	r3, [r7, #8]
 8003b2c:	2b80      	cmp	r3, #128	@ 0x80
 8003b2e:	d034      	beq.n	8003b9a <UART_WaitOnFlagUntilTimeout+0xb2>
 8003b30:	68bb      	ldr	r3, [r7, #8]
 8003b32:	2b40      	cmp	r3, #64	@ 0x40
 8003b34:	d031      	beq.n	8003b9a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	69db      	ldr	r3, [r3, #28]
 8003b3c:	f003 0308 	and.w	r3, r3, #8
 8003b40:	2b08      	cmp	r3, #8
 8003b42:	d110      	bne.n	8003b66 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	2208      	movs	r2, #8
 8003b4a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003b4c:	68f8      	ldr	r0, [r7, #12]
 8003b4e:	f000 f838 	bl	8003bc2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	2208      	movs	r2, #8
 8003b56:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8003b62:	2301      	movs	r3, #1
 8003b64:	e029      	b.n	8003bba <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	69db      	ldr	r3, [r3, #28]
 8003b6c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003b70:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003b74:	d111      	bne.n	8003b9a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003b7e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003b80:	68f8      	ldr	r0, [r7, #12]
 8003b82:	f000 f81e 	bl	8003bc2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	2220      	movs	r2, #32
 8003b8a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	2200      	movs	r2, #0
 8003b92:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8003b96:	2303      	movs	r3, #3
 8003b98:	e00f      	b.n	8003bba <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	69da      	ldr	r2, [r3, #28]
 8003ba0:	68bb      	ldr	r3, [r7, #8]
 8003ba2:	4013      	ands	r3, r2
 8003ba4:	68ba      	ldr	r2, [r7, #8]
 8003ba6:	429a      	cmp	r2, r3
 8003ba8:	bf0c      	ite	eq
 8003baa:	2301      	moveq	r3, #1
 8003bac:	2300      	movne	r3, #0
 8003bae:	b2db      	uxtb	r3, r3
 8003bb0:	461a      	mov	r2, r3
 8003bb2:	79fb      	ldrb	r3, [r7, #7]
 8003bb4:	429a      	cmp	r2, r3
 8003bb6:	d0a0      	beq.n	8003afa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003bb8:	2300      	movs	r3, #0
}
 8003bba:	4618      	mov	r0, r3
 8003bbc:	3710      	adds	r7, #16
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	bd80      	pop	{r7, pc}

08003bc2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003bc2:	b480      	push	{r7}
 8003bc4:	b095      	sub	sp, #84	@ 0x54
 8003bc6:	af00      	add	r7, sp, #0
 8003bc8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003bd2:	e853 3f00 	ldrex	r3, [r3]
 8003bd6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003bd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bda:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003bde:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	461a      	mov	r2, r3
 8003be6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003be8:	643b      	str	r3, [r7, #64]	@ 0x40
 8003bea:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bec:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003bee:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003bf0:	e841 2300 	strex	r3, r2, [r1]
 8003bf4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003bf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d1e6      	bne.n	8003bca <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	3308      	adds	r3, #8
 8003c02:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c04:	6a3b      	ldr	r3, [r7, #32]
 8003c06:	e853 3f00 	ldrex	r3, [r3]
 8003c0a:	61fb      	str	r3, [r7, #28]
   return(result);
 8003c0c:	69fb      	ldr	r3, [r7, #28]
 8003c0e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c12:	f023 0301 	bic.w	r3, r3, #1
 8003c16:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	3308      	adds	r3, #8
 8003c1e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003c20:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003c22:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c24:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003c26:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003c28:	e841 2300 	strex	r3, r2, [r1]
 8003c2c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003c2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d1e3      	bne.n	8003bfc <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003c38:	2b01      	cmp	r3, #1
 8003c3a:	d118      	bne.n	8003c6e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	e853 3f00 	ldrex	r3, [r3]
 8003c48:	60bb      	str	r3, [r7, #8]
   return(result);
 8003c4a:	68bb      	ldr	r3, [r7, #8]
 8003c4c:	f023 0310 	bic.w	r3, r3, #16
 8003c50:	647b      	str	r3, [r7, #68]	@ 0x44
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	461a      	mov	r2, r3
 8003c58:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003c5a:	61bb      	str	r3, [r7, #24]
 8003c5c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c5e:	6979      	ldr	r1, [r7, #20]
 8003c60:	69ba      	ldr	r2, [r7, #24]
 8003c62:	e841 2300 	strex	r3, r2, [r1]
 8003c66:	613b      	str	r3, [r7, #16]
   return(result);
 8003c68:	693b      	ldr	r3, [r7, #16]
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d1e6      	bne.n	8003c3c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	2220      	movs	r2, #32
 8003c72:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	2200      	movs	r2, #0
 8003c7a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2200      	movs	r2, #0
 8003c80:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8003c82:	bf00      	nop
 8003c84:	3754      	adds	r7, #84	@ 0x54
 8003c86:	46bd      	mov	sp, r7
 8003c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8c:	4770      	bx	lr

08003c8e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8003c8e:	b480      	push	{r7}
 8003c90:	b085      	sub	sp, #20
 8003c92:	af00      	add	r7, sp, #0
 8003c94:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8003c9c:	2b01      	cmp	r3, #1
 8003c9e:	d101      	bne.n	8003ca4 <HAL_UARTEx_DisableFifoMode+0x16>
 8003ca0:	2302      	movs	r3, #2
 8003ca2:	e027      	b.n	8003cf4 <HAL_UARTEx_DisableFifoMode+0x66>
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2201      	movs	r2, #1
 8003ca8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2224      	movs	r2, #36	@ 0x24
 8003cb0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	681a      	ldr	r2, [r3, #0]
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f022 0201 	bic.w	r2, r2, #1
 8003cca:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8003cd2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	68fa      	ldr	r2, [r7, #12]
 8003ce0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2220      	movs	r2, #32
 8003ce6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	2200      	movs	r2, #0
 8003cee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003cf2:	2300      	movs	r3, #0
}
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	3714      	adds	r7, #20
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfe:	4770      	bx	lr

08003d00 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003d00:	b580      	push	{r7, lr}
 8003d02:	b084      	sub	sp, #16
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
 8003d08:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8003d10:	2b01      	cmp	r3, #1
 8003d12:	d101      	bne.n	8003d18 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8003d14:	2302      	movs	r3, #2
 8003d16:	e02d      	b.n	8003d74 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2201      	movs	r2, #1
 8003d1c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2224      	movs	r2, #36	@ 0x24
 8003d24:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	681a      	ldr	r2, [r3, #0]
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f022 0201 	bic.w	r2, r2, #1
 8003d3e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	689b      	ldr	r3, [r3, #8]
 8003d46:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	683a      	ldr	r2, [r7, #0]
 8003d50:	430a      	orrs	r2, r1
 8003d52:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003d54:	6878      	ldr	r0, [r7, #4]
 8003d56:	f000 f84f 	bl	8003df8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	68fa      	ldr	r2, [r7, #12]
 8003d60:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2220      	movs	r2, #32
 8003d66:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003d72:	2300      	movs	r3, #0
}
 8003d74:	4618      	mov	r0, r3
 8003d76:	3710      	adds	r7, #16
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	bd80      	pop	{r7, pc}

08003d7c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b084      	sub	sp, #16
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
 8003d84:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8003d8c:	2b01      	cmp	r3, #1
 8003d8e:	d101      	bne.n	8003d94 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8003d90:	2302      	movs	r3, #2
 8003d92:	e02d      	b.n	8003df0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2201      	movs	r2, #1
 8003d98:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2224      	movs	r2, #36	@ 0x24
 8003da0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	681a      	ldr	r2, [r3, #0]
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f022 0201 	bic.w	r2, r2, #1
 8003dba:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	689b      	ldr	r3, [r3, #8]
 8003dc2:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	683a      	ldr	r2, [r7, #0]
 8003dcc:	430a      	orrs	r2, r1
 8003dce:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003dd0:	6878      	ldr	r0, [r7, #4]
 8003dd2:	f000 f811 	bl	8003df8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	68fa      	ldr	r2, [r7, #12]
 8003ddc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	2220      	movs	r2, #32
 8003de2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	2200      	movs	r2, #0
 8003dea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003dee:	2300      	movs	r3, #0
}
 8003df0:	4618      	mov	r0, r3
 8003df2:	3710      	adds	r7, #16
 8003df4:	46bd      	mov	sp, r7
 8003df6:	bd80      	pop	{r7, pc}

08003df8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8003df8:	b480      	push	{r7}
 8003dfa:	b085      	sub	sp, #20
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d108      	bne.n	8003e1a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2201      	movs	r2, #1
 8003e0c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2201      	movs	r2, #1
 8003e14:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003e18:	e031      	b.n	8003e7e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8003e1a:	2308      	movs	r3, #8
 8003e1c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8003e1e:	2308      	movs	r3, #8
 8003e20:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	689b      	ldr	r3, [r3, #8]
 8003e28:	0e5b      	lsrs	r3, r3, #25
 8003e2a:	b2db      	uxtb	r3, r3
 8003e2c:	f003 0307 	and.w	r3, r3, #7
 8003e30:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	689b      	ldr	r3, [r3, #8]
 8003e38:	0f5b      	lsrs	r3, r3, #29
 8003e3a:	b2db      	uxtb	r3, r3
 8003e3c:	f003 0307 	and.w	r3, r3, #7
 8003e40:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003e42:	7bbb      	ldrb	r3, [r7, #14]
 8003e44:	7b3a      	ldrb	r2, [r7, #12]
 8003e46:	4911      	ldr	r1, [pc, #68]	@ (8003e8c <UARTEx_SetNbDataToProcess+0x94>)
 8003e48:	5c8a      	ldrb	r2, [r1, r2]
 8003e4a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8003e4e:	7b3a      	ldrb	r2, [r7, #12]
 8003e50:	490f      	ldr	r1, [pc, #60]	@ (8003e90 <UARTEx_SetNbDataToProcess+0x98>)
 8003e52:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003e54:	fb93 f3f2 	sdiv	r3, r3, r2
 8003e58:	b29a      	uxth	r2, r3
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003e60:	7bfb      	ldrb	r3, [r7, #15]
 8003e62:	7b7a      	ldrb	r2, [r7, #13]
 8003e64:	4909      	ldr	r1, [pc, #36]	@ (8003e8c <UARTEx_SetNbDataToProcess+0x94>)
 8003e66:	5c8a      	ldrb	r2, [r1, r2]
 8003e68:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8003e6c:	7b7a      	ldrb	r2, [r7, #13]
 8003e6e:	4908      	ldr	r1, [pc, #32]	@ (8003e90 <UARTEx_SetNbDataToProcess+0x98>)
 8003e70:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003e72:	fb93 f3f2 	sdiv	r3, r3, r2
 8003e76:	b29a      	uxth	r2, r3
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8003e7e:	bf00      	nop
 8003e80:	3714      	adds	r7, #20
 8003e82:	46bd      	mov	sp, r7
 8003e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e88:	4770      	bx	lr
 8003e8a:	bf00      	nop
 8003e8c:	08004890 	.word	0x08004890
 8003e90:	08004898 	.word	0x08004898

08003e94 <sniprintf>:
 8003e94:	b40c      	push	{r2, r3}
 8003e96:	b530      	push	{r4, r5, lr}
 8003e98:	4b18      	ldr	r3, [pc, #96]	@ (8003efc <sniprintf+0x68>)
 8003e9a:	1e0c      	subs	r4, r1, #0
 8003e9c:	681d      	ldr	r5, [r3, #0]
 8003e9e:	b09d      	sub	sp, #116	@ 0x74
 8003ea0:	da08      	bge.n	8003eb4 <sniprintf+0x20>
 8003ea2:	238b      	movs	r3, #139	@ 0x8b
 8003ea4:	602b      	str	r3, [r5, #0]
 8003ea6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003eaa:	b01d      	add	sp, #116	@ 0x74
 8003eac:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003eb0:	b002      	add	sp, #8
 8003eb2:	4770      	bx	lr
 8003eb4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8003eb8:	f8ad 3014 	strh.w	r3, [sp, #20]
 8003ebc:	f04f 0300 	mov.w	r3, #0
 8003ec0:	931b      	str	r3, [sp, #108]	@ 0x6c
 8003ec2:	bf14      	ite	ne
 8003ec4:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8003ec8:	4623      	moveq	r3, r4
 8003eca:	9304      	str	r3, [sp, #16]
 8003ecc:	9307      	str	r3, [sp, #28]
 8003ece:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003ed2:	9002      	str	r0, [sp, #8]
 8003ed4:	9006      	str	r0, [sp, #24]
 8003ed6:	f8ad 3016 	strh.w	r3, [sp, #22]
 8003eda:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8003edc:	ab21      	add	r3, sp, #132	@ 0x84
 8003ede:	a902      	add	r1, sp, #8
 8003ee0:	4628      	mov	r0, r5
 8003ee2:	9301      	str	r3, [sp, #4]
 8003ee4:	f000 f89c 	bl	8004020 <_svfiprintf_r>
 8003ee8:	1c43      	adds	r3, r0, #1
 8003eea:	bfbc      	itt	lt
 8003eec:	238b      	movlt	r3, #139	@ 0x8b
 8003eee:	602b      	strlt	r3, [r5, #0]
 8003ef0:	2c00      	cmp	r4, #0
 8003ef2:	d0da      	beq.n	8003eaa <sniprintf+0x16>
 8003ef4:	9b02      	ldr	r3, [sp, #8]
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	701a      	strb	r2, [r3, #0]
 8003efa:	e7d6      	b.n	8003eaa <sniprintf+0x16>
 8003efc:	2000000c 	.word	0x2000000c

08003f00 <memset>:
 8003f00:	4402      	add	r2, r0
 8003f02:	4603      	mov	r3, r0
 8003f04:	4293      	cmp	r3, r2
 8003f06:	d100      	bne.n	8003f0a <memset+0xa>
 8003f08:	4770      	bx	lr
 8003f0a:	f803 1b01 	strb.w	r1, [r3], #1
 8003f0e:	e7f9      	b.n	8003f04 <memset+0x4>

08003f10 <__errno>:
 8003f10:	4b01      	ldr	r3, [pc, #4]	@ (8003f18 <__errno+0x8>)
 8003f12:	6818      	ldr	r0, [r3, #0]
 8003f14:	4770      	bx	lr
 8003f16:	bf00      	nop
 8003f18:	2000000c 	.word	0x2000000c

08003f1c <__libc_init_array>:
 8003f1c:	b570      	push	{r4, r5, r6, lr}
 8003f1e:	4d0d      	ldr	r5, [pc, #52]	@ (8003f54 <__libc_init_array+0x38>)
 8003f20:	4c0d      	ldr	r4, [pc, #52]	@ (8003f58 <__libc_init_array+0x3c>)
 8003f22:	1b64      	subs	r4, r4, r5
 8003f24:	10a4      	asrs	r4, r4, #2
 8003f26:	2600      	movs	r6, #0
 8003f28:	42a6      	cmp	r6, r4
 8003f2a:	d109      	bne.n	8003f40 <__libc_init_array+0x24>
 8003f2c:	4d0b      	ldr	r5, [pc, #44]	@ (8003f5c <__libc_init_array+0x40>)
 8003f2e:	4c0c      	ldr	r4, [pc, #48]	@ (8003f60 <__libc_init_array+0x44>)
 8003f30:	f000 fc64 	bl	80047fc <_init>
 8003f34:	1b64      	subs	r4, r4, r5
 8003f36:	10a4      	asrs	r4, r4, #2
 8003f38:	2600      	movs	r6, #0
 8003f3a:	42a6      	cmp	r6, r4
 8003f3c:	d105      	bne.n	8003f4a <__libc_init_array+0x2e>
 8003f3e:	bd70      	pop	{r4, r5, r6, pc}
 8003f40:	f855 3b04 	ldr.w	r3, [r5], #4
 8003f44:	4798      	blx	r3
 8003f46:	3601      	adds	r6, #1
 8003f48:	e7ee      	b.n	8003f28 <__libc_init_array+0xc>
 8003f4a:	f855 3b04 	ldr.w	r3, [r5], #4
 8003f4e:	4798      	blx	r3
 8003f50:	3601      	adds	r6, #1
 8003f52:	e7f2      	b.n	8003f3a <__libc_init_array+0x1e>
 8003f54:	080048dc 	.word	0x080048dc
 8003f58:	080048dc 	.word	0x080048dc
 8003f5c:	080048dc 	.word	0x080048dc
 8003f60:	080048e0 	.word	0x080048e0

08003f64 <__retarget_lock_acquire_recursive>:
 8003f64:	4770      	bx	lr

08003f66 <__retarget_lock_release_recursive>:
 8003f66:	4770      	bx	lr

08003f68 <__ssputs_r>:
 8003f68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003f6c:	688e      	ldr	r6, [r1, #8]
 8003f6e:	461f      	mov	r7, r3
 8003f70:	42be      	cmp	r6, r7
 8003f72:	680b      	ldr	r3, [r1, #0]
 8003f74:	4682      	mov	sl, r0
 8003f76:	460c      	mov	r4, r1
 8003f78:	4690      	mov	r8, r2
 8003f7a:	d82d      	bhi.n	8003fd8 <__ssputs_r+0x70>
 8003f7c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003f80:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003f84:	d026      	beq.n	8003fd4 <__ssputs_r+0x6c>
 8003f86:	6965      	ldr	r5, [r4, #20]
 8003f88:	6909      	ldr	r1, [r1, #16]
 8003f8a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003f8e:	eba3 0901 	sub.w	r9, r3, r1
 8003f92:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003f96:	1c7b      	adds	r3, r7, #1
 8003f98:	444b      	add	r3, r9
 8003f9a:	106d      	asrs	r5, r5, #1
 8003f9c:	429d      	cmp	r5, r3
 8003f9e:	bf38      	it	cc
 8003fa0:	461d      	movcc	r5, r3
 8003fa2:	0553      	lsls	r3, r2, #21
 8003fa4:	d527      	bpl.n	8003ff6 <__ssputs_r+0x8e>
 8003fa6:	4629      	mov	r1, r5
 8003fa8:	f000 f958 	bl	800425c <_malloc_r>
 8003fac:	4606      	mov	r6, r0
 8003fae:	b360      	cbz	r0, 800400a <__ssputs_r+0xa2>
 8003fb0:	6921      	ldr	r1, [r4, #16]
 8003fb2:	464a      	mov	r2, r9
 8003fb4:	f000 fbc2 	bl	800473c <memcpy>
 8003fb8:	89a3      	ldrh	r3, [r4, #12]
 8003fba:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003fbe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003fc2:	81a3      	strh	r3, [r4, #12]
 8003fc4:	6126      	str	r6, [r4, #16]
 8003fc6:	6165      	str	r5, [r4, #20]
 8003fc8:	444e      	add	r6, r9
 8003fca:	eba5 0509 	sub.w	r5, r5, r9
 8003fce:	6026      	str	r6, [r4, #0]
 8003fd0:	60a5      	str	r5, [r4, #8]
 8003fd2:	463e      	mov	r6, r7
 8003fd4:	42be      	cmp	r6, r7
 8003fd6:	d900      	bls.n	8003fda <__ssputs_r+0x72>
 8003fd8:	463e      	mov	r6, r7
 8003fda:	6820      	ldr	r0, [r4, #0]
 8003fdc:	4632      	mov	r2, r6
 8003fde:	4641      	mov	r1, r8
 8003fe0:	f000 fb82 	bl	80046e8 <memmove>
 8003fe4:	68a3      	ldr	r3, [r4, #8]
 8003fe6:	1b9b      	subs	r3, r3, r6
 8003fe8:	60a3      	str	r3, [r4, #8]
 8003fea:	6823      	ldr	r3, [r4, #0]
 8003fec:	4433      	add	r3, r6
 8003fee:	6023      	str	r3, [r4, #0]
 8003ff0:	2000      	movs	r0, #0
 8003ff2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ff6:	462a      	mov	r2, r5
 8003ff8:	f000 fb48 	bl	800468c <_realloc_r>
 8003ffc:	4606      	mov	r6, r0
 8003ffe:	2800      	cmp	r0, #0
 8004000:	d1e0      	bne.n	8003fc4 <__ssputs_r+0x5c>
 8004002:	6921      	ldr	r1, [r4, #16]
 8004004:	4650      	mov	r0, sl
 8004006:	f000 fba7 	bl	8004758 <_free_r>
 800400a:	230c      	movs	r3, #12
 800400c:	f8ca 3000 	str.w	r3, [sl]
 8004010:	89a3      	ldrh	r3, [r4, #12]
 8004012:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004016:	81a3      	strh	r3, [r4, #12]
 8004018:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800401c:	e7e9      	b.n	8003ff2 <__ssputs_r+0x8a>
	...

08004020 <_svfiprintf_r>:
 8004020:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004024:	4698      	mov	r8, r3
 8004026:	898b      	ldrh	r3, [r1, #12]
 8004028:	061b      	lsls	r3, r3, #24
 800402a:	b09d      	sub	sp, #116	@ 0x74
 800402c:	4607      	mov	r7, r0
 800402e:	460d      	mov	r5, r1
 8004030:	4614      	mov	r4, r2
 8004032:	d510      	bpl.n	8004056 <_svfiprintf_r+0x36>
 8004034:	690b      	ldr	r3, [r1, #16]
 8004036:	b973      	cbnz	r3, 8004056 <_svfiprintf_r+0x36>
 8004038:	2140      	movs	r1, #64	@ 0x40
 800403a:	f000 f90f 	bl	800425c <_malloc_r>
 800403e:	6028      	str	r0, [r5, #0]
 8004040:	6128      	str	r0, [r5, #16]
 8004042:	b930      	cbnz	r0, 8004052 <_svfiprintf_r+0x32>
 8004044:	230c      	movs	r3, #12
 8004046:	603b      	str	r3, [r7, #0]
 8004048:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800404c:	b01d      	add	sp, #116	@ 0x74
 800404e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004052:	2340      	movs	r3, #64	@ 0x40
 8004054:	616b      	str	r3, [r5, #20]
 8004056:	2300      	movs	r3, #0
 8004058:	9309      	str	r3, [sp, #36]	@ 0x24
 800405a:	2320      	movs	r3, #32
 800405c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004060:	f8cd 800c 	str.w	r8, [sp, #12]
 8004064:	2330      	movs	r3, #48	@ 0x30
 8004066:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8004204 <_svfiprintf_r+0x1e4>
 800406a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800406e:	f04f 0901 	mov.w	r9, #1
 8004072:	4623      	mov	r3, r4
 8004074:	469a      	mov	sl, r3
 8004076:	f813 2b01 	ldrb.w	r2, [r3], #1
 800407a:	b10a      	cbz	r2, 8004080 <_svfiprintf_r+0x60>
 800407c:	2a25      	cmp	r2, #37	@ 0x25
 800407e:	d1f9      	bne.n	8004074 <_svfiprintf_r+0x54>
 8004080:	ebba 0b04 	subs.w	fp, sl, r4
 8004084:	d00b      	beq.n	800409e <_svfiprintf_r+0x7e>
 8004086:	465b      	mov	r3, fp
 8004088:	4622      	mov	r2, r4
 800408a:	4629      	mov	r1, r5
 800408c:	4638      	mov	r0, r7
 800408e:	f7ff ff6b 	bl	8003f68 <__ssputs_r>
 8004092:	3001      	adds	r0, #1
 8004094:	f000 80a7 	beq.w	80041e6 <_svfiprintf_r+0x1c6>
 8004098:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800409a:	445a      	add	r2, fp
 800409c:	9209      	str	r2, [sp, #36]	@ 0x24
 800409e:	f89a 3000 	ldrb.w	r3, [sl]
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	f000 809f 	beq.w	80041e6 <_svfiprintf_r+0x1c6>
 80040a8:	2300      	movs	r3, #0
 80040aa:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80040ae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80040b2:	f10a 0a01 	add.w	sl, sl, #1
 80040b6:	9304      	str	r3, [sp, #16]
 80040b8:	9307      	str	r3, [sp, #28]
 80040ba:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80040be:	931a      	str	r3, [sp, #104]	@ 0x68
 80040c0:	4654      	mov	r4, sl
 80040c2:	2205      	movs	r2, #5
 80040c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80040c8:	484e      	ldr	r0, [pc, #312]	@ (8004204 <_svfiprintf_r+0x1e4>)
 80040ca:	f7fc f8b1 	bl	8000230 <memchr>
 80040ce:	9a04      	ldr	r2, [sp, #16]
 80040d0:	b9d8      	cbnz	r0, 800410a <_svfiprintf_r+0xea>
 80040d2:	06d0      	lsls	r0, r2, #27
 80040d4:	bf44      	itt	mi
 80040d6:	2320      	movmi	r3, #32
 80040d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80040dc:	0711      	lsls	r1, r2, #28
 80040de:	bf44      	itt	mi
 80040e0:	232b      	movmi	r3, #43	@ 0x2b
 80040e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80040e6:	f89a 3000 	ldrb.w	r3, [sl]
 80040ea:	2b2a      	cmp	r3, #42	@ 0x2a
 80040ec:	d015      	beq.n	800411a <_svfiprintf_r+0xfa>
 80040ee:	9a07      	ldr	r2, [sp, #28]
 80040f0:	4654      	mov	r4, sl
 80040f2:	2000      	movs	r0, #0
 80040f4:	f04f 0c0a 	mov.w	ip, #10
 80040f8:	4621      	mov	r1, r4
 80040fa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80040fe:	3b30      	subs	r3, #48	@ 0x30
 8004100:	2b09      	cmp	r3, #9
 8004102:	d94b      	bls.n	800419c <_svfiprintf_r+0x17c>
 8004104:	b1b0      	cbz	r0, 8004134 <_svfiprintf_r+0x114>
 8004106:	9207      	str	r2, [sp, #28]
 8004108:	e014      	b.n	8004134 <_svfiprintf_r+0x114>
 800410a:	eba0 0308 	sub.w	r3, r0, r8
 800410e:	fa09 f303 	lsl.w	r3, r9, r3
 8004112:	4313      	orrs	r3, r2
 8004114:	9304      	str	r3, [sp, #16]
 8004116:	46a2      	mov	sl, r4
 8004118:	e7d2      	b.n	80040c0 <_svfiprintf_r+0xa0>
 800411a:	9b03      	ldr	r3, [sp, #12]
 800411c:	1d19      	adds	r1, r3, #4
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	9103      	str	r1, [sp, #12]
 8004122:	2b00      	cmp	r3, #0
 8004124:	bfbb      	ittet	lt
 8004126:	425b      	neglt	r3, r3
 8004128:	f042 0202 	orrlt.w	r2, r2, #2
 800412c:	9307      	strge	r3, [sp, #28]
 800412e:	9307      	strlt	r3, [sp, #28]
 8004130:	bfb8      	it	lt
 8004132:	9204      	strlt	r2, [sp, #16]
 8004134:	7823      	ldrb	r3, [r4, #0]
 8004136:	2b2e      	cmp	r3, #46	@ 0x2e
 8004138:	d10a      	bne.n	8004150 <_svfiprintf_r+0x130>
 800413a:	7863      	ldrb	r3, [r4, #1]
 800413c:	2b2a      	cmp	r3, #42	@ 0x2a
 800413e:	d132      	bne.n	80041a6 <_svfiprintf_r+0x186>
 8004140:	9b03      	ldr	r3, [sp, #12]
 8004142:	1d1a      	adds	r2, r3, #4
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	9203      	str	r2, [sp, #12]
 8004148:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800414c:	3402      	adds	r4, #2
 800414e:	9305      	str	r3, [sp, #20]
 8004150:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8004214 <_svfiprintf_r+0x1f4>
 8004154:	7821      	ldrb	r1, [r4, #0]
 8004156:	2203      	movs	r2, #3
 8004158:	4650      	mov	r0, sl
 800415a:	f7fc f869 	bl	8000230 <memchr>
 800415e:	b138      	cbz	r0, 8004170 <_svfiprintf_r+0x150>
 8004160:	9b04      	ldr	r3, [sp, #16]
 8004162:	eba0 000a 	sub.w	r0, r0, sl
 8004166:	2240      	movs	r2, #64	@ 0x40
 8004168:	4082      	lsls	r2, r0
 800416a:	4313      	orrs	r3, r2
 800416c:	3401      	adds	r4, #1
 800416e:	9304      	str	r3, [sp, #16]
 8004170:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004174:	4824      	ldr	r0, [pc, #144]	@ (8004208 <_svfiprintf_r+0x1e8>)
 8004176:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800417a:	2206      	movs	r2, #6
 800417c:	f7fc f858 	bl	8000230 <memchr>
 8004180:	2800      	cmp	r0, #0
 8004182:	d036      	beq.n	80041f2 <_svfiprintf_r+0x1d2>
 8004184:	4b21      	ldr	r3, [pc, #132]	@ (800420c <_svfiprintf_r+0x1ec>)
 8004186:	bb1b      	cbnz	r3, 80041d0 <_svfiprintf_r+0x1b0>
 8004188:	9b03      	ldr	r3, [sp, #12]
 800418a:	3307      	adds	r3, #7
 800418c:	f023 0307 	bic.w	r3, r3, #7
 8004190:	3308      	adds	r3, #8
 8004192:	9303      	str	r3, [sp, #12]
 8004194:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004196:	4433      	add	r3, r6
 8004198:	9309      	str	r3, [sp, #36]	@ 0x24
 800419a:	e76a      	b.n	8004072 <_svfiprintf_r+0x52>
 800419c:	fb0c 3202 	mla	r2, ip, r2, r3
 80041a0:	460c      	mov	r4, r1
 80041a2:	2001      	movs	r0, #1
 80041a4:	e7a8      	b.n	80040f8 <_svfiprintf_r+0xd8>
 80041a6:	2300      	movs	r3, #0
 80041a8:	3401      	adds	r4, #1
 80041aa:	9305      	str	r3, [sp, #20]
 80041ac:	4619      	mov	r1, r3
 80041ae:	f04f 0c0a 	mov.w	ip, #10
 80041b2:	4620      	mov	r0, r4
 80041b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80041b8:	3a30      	subs	r2, #48	@ 0x30
 80041ba:	2a09      	cmp	r2, #9
 80041bc:	d903      	bls.n	80041c6 <_svfiprintf_r+0x1a6>
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d0c6      	beq.n	8004150 <_svfiprintf_r+0x130>
 80041c2:	9105      	str	r1, [sp, #20]
 80041c4:	e7c4      	b.n	8004150 <_svfiprintf_r+0x130>
 80041c6:	fb0c 2101 	mla	r1, ip, r1, r2
 80041ca:	4604      	mov	r4, r0
 80041cc:	2301      	movs	r3, #1
 80041ce:	e7f0      	b.n	80041b2 <_svfiprintf_r+0x192>
 80041d0:	ab03      	add	r3, sp, #12
 80041d2:	9300      	str	r3, [sp, #0]
 80041d4:	462a      	mov	r2, r5
 80041d6:	4b0e      	ldr	r3, [pc, #56]	@ (8004210 <_svfiprintf_r+0x1f0>)
 80041d8:	a904      	add	r1, sp, #16
 80041da:	4638      	mov	r0, r7
 80041dc:	f3af 8000 	nop.w
 80041e0:	1c42      	adds	r2, r0, #1
 80041e2:	4606      	mov	r6, r0
 80041e4:	d1d6      	bne.n	8004194 <_svfiprintf_r+0x174>
 80041e6:	89ab      	ldrh	r3, [r5, #12]
 80041e8:	065b      	lsls	r3, r3, #25
 80041ea:	f53f af2d 	bmi.w	8004048 <_svfiprintf_r+0x28>
 80041ee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80041f0:	e72c      	b.n	800404c <_svfiprintf_r+0x2c>
 80041f2:	ab03      	add	r3, sp, #12
 80041f4:	9300      	str	r3, [sp, #0]
 80041f6:	462a      	mov	r2, r5
 80041f8:	4b05      	ldr	r3, [pc, #20]	@ (8004210 <_svfiprintf_r+0x1f0>)
 80041fa:	a904      	add	r1, sp, #16
 80041fc:	4638      	mov	r0, r7
 80041fe:	f000 f91b 	bl	8004438 <_printf_i>
 8004202:	e7ed      	b.n	80041e0 <_svfiprintf_r+0x1c0>
 8004204:	080048a0 	.word	0x080048a0
 8004208:	080048aa 	.word	0x080048aa
 800420c:	00000000 	.word	0x00000000
 8004210:	08003f69 	.word	0x08003f69
 8004214:	080048a6 	.word	0x080048a6

08004218 <sbrk_aligned>:
 8004218:	b570      	push	{r4, r5, r6, lr}
 800421a:	4e0f      	ldr	r6, [pc, #60]	@ (8004258 <sbrk_aligned+0x40>)
 800421c:	460c      	mov	r4, r1
 800421e:	6831      	ldr	r1, [r6, #0]
 8004220:	4605      	mov	r5, r0
 8004222:	b911      	cbnz	r1, 800422a <sbrk_aligned+0x12>
 8004224:	f000 fa7a 	bl	800471c <_sbrk_r>
 8004228:	6030      	str	r0, [r6, #0]
 800422a:	4621      	mov	r1, r4
 800422c:	4628      	mov	r0, r5
 800422e:	f000 fa75 	bl	800471c <_sbrk_r>
 8004232:	1c43      	adds	r3, r0, #1
 8004234:	d103      	bne.n	800423e <sbrk_aligned+0x26>
 8004236:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800423a:	4620      	mov	r0, r4
 800423c:	bd70      	pop	{r4, r5, r6, pc}
 800423e:	1cc4      	adds	r4, r0, #3
 8004240:	f024 0403 	bic.w	r4, r4, #3
 8004244:	42a0      	cmp	r0, r4
 8004246:	d0f8      	beq.n	800423a <sbrk_aligned+0x22>
 8004248:	1a21      	subs	r1, r4, r0
 800424a:	4628      	mov	r0, r5
 800424c:	f000 fa66 	bl	800471c <_sbrk_r>
 8004250:	3001      	adds	r0, #1
 8004252:	d1f2      	bne.n	800423a <sbrk_aligned+0x22>
 8004254:	e7ef      	b.n	8004236 <sbrk_aligned+0x1e>
 8004256:	bf00      	nop
 8004258:	200002a4 	.word	0x200002a4

0800425c <_malloc_r>:
 800425c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004260:	1ccd      	adds	r5, r1, #3
 8004262:	f025 0503 	bic.w	r5, r5, #3
 8004266:	3508      	adds	r5, #8
 8004268:	2d0c      	cmp	r5, #12
 800426a:	bf38      	it	cc
 800426c:	250c      	movcc	r5, #12
 800426e:	2d00      	cmp	r5, #0
 8004270:	4606      	mov	r6, r0
 8004272:	db01      	blt.n	8004278 <_malloc_r+0x1c>
 8004274:	42a9      	cmp	r1, r5
 8004276:	d904      	bls.n	8004282 <_malloc_r+0x26>
 8004278:	230c      	movs	r3, #12
 800427a:	6033      	str	r3, [r6, #0]
 800427c:	2000      	movs	r0, #0
 800427e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004282:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004358 <_malloc_r+0xfc>
 8004286:	f000 f9f5 	bl	8004674 <__malloc_lock>
 800428a:	f8d8 3000 	ldr.w	r3, [r8]
 800428e:	461c      	mov	r4, r3
 8004290:	bb44      	cbnz	r4, 80042e4 <_malloc_r+0x88>
 8004292:	4629      	mov	r1, r5
 8004294:	4630      	mov	r0, r6
 8004296:	f7ff ffbf 	bl	8004218 <sbrk_aligned>
 800429a:	1c43      	adds	r3, r0, #1
 800429c:	4604      	mov	r4, r0
 800429e:	d158      	bne.n	8004352 <_malloc_r+0xf6>
 80042a0:	f8d8 4000 	ldr.w	r4, [r8]
 80042a4:	4627      	mov	r7, r4
 80042a6:	2f00      	cmp	r7, #0
 80042a8:	d143      	bne.n	8004332 <_malloc_r+0xd6>
 80042aa:	2c00      	cmp	r4, #0
 80042ac:	d04b      	beq.n	8004346 <_malloc_r+0xea>
 80042ae:	6823      	ldr	r3, [r4, #0]
 80042b0:	4639      	mov	r1, r7
 80042b2:	4630      	mov	r0, r6
 80042b4:	eb04 0903 	add.w	r9, r4, r3
 80042b8:	f000 fa30 	bl	800471c <_sbrk_r>
 80042bc:	4581      	cmp	r9, r0
 80042be:	d142      	bne.n	8004346 <_malloc_r+0xea>
 80042c0:	6821      	ldr	r1, [r4, #0]
 80042c2:	1a6d      	subs	r5, r5, r1
 80042c4:	4629      	mov	r1, r5
 80042c6:	4630      	mov	r0, r6
 80042c8:	f7ff ffa6 	bl	8004218 <sbrk_aligned>
 80042cc:	3001      	adds	r0, #1
 80042ce:	d03a      	beq.n	8004346 <_malloc_r+0xea>
 80042d0:	6823      	ldr	r3, [r4, #0]
 80042d2:	442b      	add	r3, r5
 80042d4:	6023      	str	r3, [r4, #0]
 80042d6:	f8d8 3000 	ldr.w	r3, [r8]
 80042da:	685a      	ldr	r2, [r3, #4]
 80042dc:	bb62      	cbnz	r2, 8004338 <_malloc_r+0xdc>
 80042de:	f8c8 7000 	str.w	r7, [r8]
 80042e2:	e00f      	b.n	8004304 <_malloc_r+0xa8>
 80042e4:	6822      	ldr	r2, [r4, #0]
 80042e6:	1b52      	subs	r2, r2, r5
 80042e8:	d420      	bmi.n	800432c <_malloc_r+0xd0>
 80042ea:	2a0b      	cmp	r2, #11
 80042ec:	d917      	bls.n	800431e <_malloc_r+0xc2>
 80042ee:	1961      	adds	r1, r4, r5
 80042f0:	42a3      	cmp	r3, r4
 80042f2:	6025      	str	r5, [r4, #0]
 80042f4:	bf18      	it	ne
 80042f6:	6059      	strne	r1, [r3, #4]
 80042f8:	6863      	ldr	r3, [r4, #4]
 80042fa:	bf08      	it	eq
 80042fc:	f8c8 1000 	streq.w	r1, [r8]
 8004300:	5162      	str	r2, [r4, r5]
 8004302:	604b      	str	r3, [r1, #4]
 8004304:	4630      	mov	r0, r6
 8004306:	f000 f9bb 	bl	8004680 <__malloc_unlock>
 800430a:	f104 000b 	add.w	r0, r4, #11
 800430e:	1d23      	adds	r3, r4, #4
 8004310:	f020 0007 	bic.w	r0, r0, #7
 8004314:	1ac2      	subs	r2, r0, r3
 8004316:	bf1c      	itt	ne
 8004318:	1a1b      	subne	r3, r3, r0
 800431a:	50a3      	strne	r3, [r4, r2]
 800431c:	e7af      	b.n	800427e <_malloc_r+0x22>
 800431e:	6862      	ldr	r2, [r4, #4]
 8004320:	42a3      	cmp	r3, r4
 8004322:	bf0c      	ite	eq
 8004324:	f8c8 2000 	streq.w	r2, [r8]
 8004328:	605a      	strne	r2, [r3, #4]
 800432a:	e7eb      	b.n	8004304 <_malloc_r+0xa8>
 800432c:	4623      	mov	r3, r4
 800432e:	6864      	ldr	r4, [r4, #4]
 8004330:	e7ae      	b.n	8004290 <_malloc_r+0x34>
 8004332:	463c      	mov	r4, r7
 8004334:	687f      	ldr	r7, [r7, #4]
 8004336:	e7b6      	b.n	80042a6 <_malloc_r+0x4a>
 8004338:	461a      	mov	r2, r3
 800433a:	685b      	ldr	r3, [r3, #4]
 800433c:	42a3      	cmp	r3, r4
 800433e:	d1fb      	bne.n	8004338 <_malloc_r+0xdc>
 8004340:	2300      	movs	r3, #0
 8004342:	6053      	str	r3, [r2, #4]
 8004344:	e7de      	b.n	8004304 <_malloc_r+0xa8>
 8004346:	230c      	movs	r3, #12
 8004348:	6033      	str	r3, [r6, #0]
 800434a:	4630      	mov	r0, r6
 800434c:	f000 f998 	bl	8004680 <__malloc_unlock>
 8004350:	e794      	b.n	800427c <_malloc_r+0x20>
 8004352:	6005      	str	r5, [r0, #0]
 8004354:	e7d6      	b.n	8004304 <_malloc_r+0xa8>
 8004356:	bf00      	nop
 8004358:	200002a8 	.word	0x200002a8

0800435c <_printf_common>:
 800435c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004360:	4616      	mov	r6, r2
 8004362:	4698      	mov	r8, r3
 8004364:	688a      	ldr	r2, [r1, #8]
 8004366:	690b      	ldr	r3, [r1, #16]
 8004368:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800436c:	4293      	cmp	r3, r2
 800436e:	bfb8      	it	lt
 8004370:	4613      	movlt	r3, r2
 8004372:	6033      	str	r3, [r6, #0]
 8004374:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004378:	4607      	mov	r7, r0
 800437a:	460c      	mov	r4, r1
 800437c:	b10a      	cbz	r2, 8004382 <_printf_common+0x26>
 800437e:	3301      	adds	r3, #1
 8004380:	6033      	str	r3, [r6, #0]
 8004382:	6823      	ldr	r3, [r4, #0]
 8004384:	0699      	lsls	r1, r3, #26
 8004386:	bf42      	ittt	mi
 8004388:	6833      	ldrmi	r3, [r6, #0]
 800438a:	3302      	addmi	r3, #2
 800438c:	6033      	strmi	r3, [r6, #0]
 800438e:	6825      	ldr	r5, [r4, #0]
 8004390:	f015 0506 	ands.w	r5, r5, #6
 8004394:	d106      	bne.n	80043a4 <_printf_common+0x48>
 8004396:	f104 0a19 	add.w	sl, r4, #25
 800439a:	68e3      	ldr	r3, [r4, #12]
 800439c:	6832      	ldr	r2, [r6, #0]
 800439e:	1a9b      	subs	r3, r3, r2
 80043a0:	42ab      	cmp	r3, r5
 80043a2:	dc26      	bgt.n	80043f2 <_printf_common+0x96>
 80043a4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80043a8:	6822      	ldr	r2, [r4, #0]
 80043aa:	3b00      	subs	r3, #0
 80043ac:	bf18      	it	ne
 80043ae:	2301      	movne	r3, #1
 80043b0:	0692      	lsls	r2, r2, #26
 80043b2:	d42b      	bmi.n	800440c <_printf_common+0xb0>
 80043b4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80043b8:	4641      	mov	r1, r8
 80043ba:	4638      	mov	r0, r7
 80043bc:	47c8      	blx	r9
 80043be:	3001      	adds	r0, #1
 80043c0:	d01e      	beq.n	8004400 <_printf_common+0xa4>
 80043c2:	6823      	ldr	r3, [r4, #0]
 80043c4:	6922      	ldr	r2, [r4, #16]
 80043c6:	f003 0306 	and.w	r3, r3, #6
 80043ca:	2b04      	cmp	r3, #4
 80043cc:	bf02      	ittt	eq
 80043ce:	68e5      	ldreq	r5, [r4, #12]
 80043d0:	6833      	ldreq	r3, [r6, #0]
 80043d2:	1aed      	subeq	r5, r5, r3
 80043d4:	68a3      	ldr	r3, [r4, #8]
 80043d6:	bf0c      	ite	eq
 80043d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80043dc:	2500      	movne	r5, #0
 80043de:	4293      	cmp	r3, r2
 80043e0:	bfc4      	itt	gt
 80043e2:	1a9b      	subgt	r3, r3, r2
 80043e4:	18ed      	addgt	r5, r5, r3
 80043e6:	2600      	movs	r6, #0
 80043e8:	341a      	adds	r4, #26
 80043ea:	42b5      	cmp	r5, r6
 80043ec:	d11a      	bne.n	8004424 <_printf_common+0xc8>
 80043ee:	2000      	movs	r0, #0
 80043f0:	e008      	b.n	8004404 <_printf_common+0xa8>
 80043f2:	2301      	movs	r3, #1
 80043f4:	4652      	mov	r2, sl
 80043f6:	4641      	mov	r1, r8
 80043f8:	4638      	mov	r0, r7
 80043fa:	47c8      	blx	r9
 80043fc:	3001      	adds	r0, #1
 80043fe:	d103      	bne.n	8004408 <_printf_common+0xac>
 8004400:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004404:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004408:	3501      	adds	r5, #1
 800440a:	e7c6      	b.n	800439a <_printf_common+0x3e>
 800440c:	18e1      	adds	r1, r4, r3
 800440e:	1c5a      	adds	r2, r3, #1
 8004410:	2030      	movs	r0, #48	@ 0x30
 8004412:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004416:	4422      	add	r2, r4
 8004418:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800441c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004420:	3302      	adds	r3, #2
 8004422:	e7c7      	b.n	80043b4 <_printf_common+0x58>
 8004424:	2301      	movs	r3, #1
 8004426:	4622      	mov	r2, r4
 8004428:	4641      	mov	r1, r8
 800442a:	4638      	mov	r0, r7
 800442c:	47c8      	blx	r9
 800442e:	3001      	adds	r0, #1
 8004430:	d0e6      	beq.n	8004400 <_printf_common+0xa4>
 8004432:	3601      	adds	r6, #1
 8004434:	e7d9      	b.n	80043ea <_printf_common+0x8e>
	...

08004438 <_printf_i>:
 8004438:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800443c:	7e0f      	ldrb	r7, [r1, #24]
 800443e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004440:	2f78      	cmp	r7, #120	@ 0x78
 8004442:	4691      	mov	r9, r2
 8004444:	4680      	mov	r8, r0
 8004446:	460c      	mov	r4, r1
 8004448:	469a      	mov	sl, r3
 800444a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800444e:	d807      	bhi.n	8004460 <_printf_i+0x28>
 8004450:	2f62      	cmp	r7, #98	@ 0x62
 8004452:	d80a      	bhi.n	800446a <_printf_i+0x32>
 8004454:	2f00      	cmp	r7, #0
 8004456:	f000 80d1 	beq.w	80045fc <_printf_i+0x1c4>
 800445a:	2f58      	cmp	r7, #88	@ 0x58
 800445c:	f000 80b8 	beq.w	80045d0 <_printf_i+0x198>
 8004460:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004464:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004468:	e03a      	b.n	80044e0 <_printf_i+0xa8>
 800446a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800446e:	2b15      	cmp	r3, #21
 8004470:	d8f6      	bhi.n	8004460 <_printf_i+0x28>
 8004472:	a101      	add	r1, pc, #4	@ (adr r1, 8004478 <_printf_i+0x40>)
 8004474:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004478:	080044d1 	.word	0x080044d1
 800447c:	080044e5 	.word	0x080044e5
 8004480:	08004461 	.word	0x08004461
 8004484:	08004461 	.word	0x08004461
 8004488:	08004461 	.word	0x08004461
 800448c:	08004461 	.word	0x08004461
 8004490:	080044e5 	.word	0x080044e5
 8004494:	08004461 	.word	0x08004461
 8004498:	08004461 	.word	0x08004461
 800449c:	08004461 	.word	0x08004461
 80044a0:	08004461 	.word	0x08004461
 80044a4:	080045e3 	.word	0x080045e3
 80044a8:	0800450f 	.word	0x0800450f
 80044ac:	0800459d 	.word	0x0800459d
 80044b0:	08004461 	.word	0x08004461
 80044b4:	08004461 	.word	0x08004461
 80044b8:	08004605 	.word	0x08004605
 80044bc:	08004461 	.word	0x08004461
 80044c0:	0800450f 	.word	0x0800450f
 80044c4:	08004461 	.word	0x08004461
 80044c8:	08004461 	.word	0x08004461
 80044cc:	080045a5 	.word	0x080045a5
 80044d0:	6833      	ldr	r3, [r6, #0]
 80044d2:	1d1a      	adds	r2, r3, #4
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	6032      	str	r2, [r6, #0]
 80044d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80044dc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80044e0:	2301      	movs	r3, #1
 80044e2:	e09c      	b.n	800461e <_printf_i+0x1e6>
 80044e4:	6833      	ldr	r3, [r6, #0]
 80044e6:	6820      	ldr	r0, [r4, #0]
 80044e8:	1d19      	adds	r1, r3, #4
 80044ea:	6031      	str	r1, [r6, #0]
 80044ec:	0606      	lsls	r6, r0, #24
 80044ee:	d501      	bpl.n	80044f4 <_printf_i+0xbc>
 80044f0:	681d      	ldr	r5, [r3, #0]
 80044f2:	e003      	b.n	80044fc <_printf_i+0xc4>
 80044f4:	0645      	lsls	r5, r0, #25
 80044f6:	d5fb      	bpl.n	80044f0 <_printf_i+0xb8>
 80044f8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80044fc:	2d00      	cmp	r5, #0
 80044fe:	da03      	bge.n	8004508 <_printf_i+0xd0>
 8004500:	232d      	movs	r3, #45	@ 0x2d
 8004502:	426d      	negs	r5, r5
 8004504:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004508:	4858      	ldr	r0, [pc, #352]	@ (800466c <_printf_i+0x234>)
 800450a:	230a      	movs	r3, #10
 800450c:	e011      	b.n	8004532 <_printf_i+0xfa>
 800450e:	6821      	ldr	r1, [r4, #0]
 8004510:	6833      	ldr	r3, [r6, #0]
 8004512:	0608      	lsls	r0, r1, #24
 8004514:	f853 5b04 	ldr.w	r5, [r3], #4
 8004518:	d402      	bmi.n	8004520 <_printf_i+0xe8>
 800451a:	0649      	lsls	r1, r1, #25
 800451c:	bf48      	it	mi
 800451e:	b2ad      	uxthmi	r5, r5
 8004520:	2f6f      	cmp	r7, #111	@ 0x6f
 8004522:	4852      	ldr	r0, [pc, #328]	@ (800466c <_printf_i+0x234>)
 8004524:	6033      	str	r3, [r6, #0]
 8004526:	bf14      	ite	ne
 8004528:	230a      	movne	r3, #10
 800452a:	2308      	moveq	r3, #8
 800452c:	2100      	movs	r1, #0
 800452e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004532:	6866      	ldr	r6, [r4, #4]
 8004534:	60a6      	str	r6, [r4, #8]
 8004536:	2e00      	cmp	r6, #0
 8004538:	db05      	blt.n	8004546 <_printf_i+0x10e>
 800453a:	6821      	ldr	r1, [r4, #0]
 800453c:	432e      	orrs	r6, r5
 800453e:	f021 0104 	bic.w	r1, r1, #4
 8004542:	6021      	str	r1, [r4, #0]
 8004544:	d04b      	beq.n	80045de <_printf_i+0x1a6>
 8004546:	4616      	mov	r6, r2
 8004548:	fbb5 f1f3 	udiv	r1, r5, r3
 800454c:	fb03 5711 	mls	r7, r3, r1, r5
 8004550:	5dc7      	ldrb	r7, [r0, r7]
 8004552:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004556:	462f      	mov	r7, r5
 8004558:	42bb      	cmp	r3, r7
 800455a:	460d      	mov	r5, r1
 800455c:	d9f4      	bls.n	8004548 <_printf_i+0x110>
 800455e:	2b08      	cmp	r3, #8
 8004560:	d10b      	bne.n	800457a <_printf_i+0x142>
 8004562:	6823      	ldr	r3, [r4, #0]
 8004564:	07df      	lsls	r7, r3, #31
 8004566:	d508      	bpl.n	800457a <_printf_i+0x142>
 8004568:	6923      	ldr	r3, [r4, #16]
 800456a:	6861      	ldr	r1, [r4, #4]
 800456c:	4299      	cmp	r1, r3
 800456e:	bfde      	ittt	le
 8004570:	2330      	movle	r3, #48	@ 0x30
 8004572:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004576:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800457a:	1b92      	subs	r2, r2, r6
 800457c:	6122      	str	r2, [r4, #16]
 800457e:	f8cd a000 	str.w	sl, [sp]
 8004582:	464b      	mov	r3, r9
 8004584:	aa03      	add	r2, sp, #12
 8004586:	4621      	mov	r1, r4
 8004588:	4640      	mov	r0, r8
 800458a:	f7ff fee7 	bl	800435c <_printf_common>
 800458e:	3001      	adds	r0, #1
 8004590:	d14a      	bne.n	8004628 <_printf_i+0x1f0>
 8004592:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004596:	b004      	add	sp, #16
 8004598:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800459c:	6823      	ldr	r3, [r4, #0]
 800459e:	f043 0320 	orr.w	r3, r3, #32
 80045a2:	6023      	str	r3, [r4, #0]
 80045a4:	4832      	ldr	r0, [pc, #200]	@ (8004670 <_printf_i+0x238>)
 80045a6:	2778      	movs	r7, #120	@ 0x78
 80045a8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80045ac:	6823      	ldr	r3, [r4, #0]
 80045ae:	6831      	ldr	r1, [r6, #0]
 80045b0:	061f      	lsls	r7, r3, #24
 80045b2:	f851 5b04 	ldr.w	r5, [r1], #4
 80045b6:	d402      	bmi.n	80045be <_printf_i+0x186>
 80045b8:	065f      	lsls	r7, r3, #25
 80045ba:	bf48      	it	mi
 80045bc:	b2ad      	uxthmi	r5, r5
 80045be:	6031      	str	r1, [r6, #0]
 80045c0:	07d9      	lsls	r1, r3, #31
 80045c2:	bf44      	itt	mi
 80045c4:	f043 0320 	orrmi.w	r3, r3, #32
 80045c8:	6023      	strmi	r3, [r4, #0]
 80045ca:	b11d      	cbz	r5, 80045d4 <_printf_i+0x19c>
 80045cc:	2310      	movs	r3, #16
 80045ce:	e7ad      	b.n	800452c <_printf_i+0xf4>
 80045d0:	4826      	ldr	r0, [pc, #152]	@ (800466c <_printf_i+0x234>)
 80045d2:	e7e9      	b.n	80045a8 <_printf_i+0x170>
 80045d4:	6823      	ldr	r3, [r4, #0]
 80045d6:	f023 0320 	bic.w	r3, r3, #32
 80045da:	6023      	str	r3, [r4, #0]
 80045dc:	e7f6      	b.n	80045cc <_printf_i+0x194>
 80045de:	4616      	mov	r6, r2
 80045e0:	e7bd      	b.n	800455e <_printf_i+0x126>
 80045e2:	6833      	ldr	r3, [r6, #0]
 80045e4:	6825      	ldr	r5, [r4, #0]
 80045e6:	6961      	ldr	r1, [r4, #20]
 80045e8:	1d18      	adds	r0, r3, #4
 80045ea:	6030      	str	r0, [r6, #0]
 80045ec:	062e      	lsls	r6, r5, #24
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	d501      	bpl.n	80045f6 <_printf_i+0x1be>
 80045f2:	6019      	str	r1, [r3, #0]
 80045f4:	e002      	b.n	80045fc <_printf_i+0x1c4>
 80045f6:	0668      	lsls	r0, r5, #25
 80045f8:	d5fb      	bpl.n	80045f2 <_printf_i+0x1ba>
 80045fa:	8019      	strh	r1, [r3, #0]
 80045fc:	2300      	movs	r3, #0
 80045fe:	6123      	str	r3, [r4, #16]
 8004600:	4616      	mov	r6, r2
 8004602:	e7bc      	b.n	800457e <_printf_i+0x146>
 8004604:	6833      	ldr	r3, [r6, #0]
 8004606:	1d1a      	adds	r2, r3, #4
 8004608:	6032      	str	r2, [r6, #0]
 800460a:	681e      	ldr	r6, [r3, #0]
 800460c:	6862      	ldr	r2, [r4, #4]
 800460e:	2100      	movs	r1, #0
 8004610:	4630      	mov	r0, r6
 8004612:	f7fb fe0d 	bl	8000230 <memchr>
 8004616:	b108      	cbz	r0, 800461c <_printf_i+0x1e4>
 8004618:	1b80      	subs	r0, r0, r6
 800461a:	6060      	str	r0, [r4, #4]
 800461c:	6863      	ldr	r3, [r4, #4]
 800461e:	6123      	str	r3, [r4, #16]
 8004620:	2300      	movs	r3, #0
 8004622:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004626:	e7aa      	b.n	800457e <_printf_i+0x146>
 8004628:	6923      	ldr	r3, [r4, #16]
 800462a:	4632      	mov	r2, r6
 800462c:	4649      	mov	r1, r9
 800462e:	4640      	mov	r0, r8
 8004630:	47d0      	blx	sl
 8004632:	3001      	adds	r0, #1
 8004634:	d0ad      	beq.n	8004592 <_printf_i+0x15a>
 8004636:	6823      	ldr	r3, [r4, #0]
 8004638:	079b      	lsls	r3, r3, #30
 800463a:	d413      	bmi.n	8004664 <_printf_i+0x22c>
 800463c:	68e0      	ldr	r0, [r4, #12]
 800463e:	9b03      	ldr	r3, [sp, #12]
 8004640:	4298      	cmp	r0, r3
 8004642:	bfb8      	it	lt
 8004644:	4618      	movlt	r0, r3
 8004646:	e7a6      	b.n	8004596 <_printf_i+0x15e>
 8004648:	2301      	movs	r3, #1
 800464a:	4632      	mov	r2, r6
 800464c:	4649      	mov	r1, r9
 800464e:	4640      	mov	r0, r8
 8004650:	47d0      	blx	sl
 8004652:	3001      	adds	r0, #1
 8004654:	d09d      	beq.n	8004592 <_printf_i+0x15a>
 8004656:	3501      	adds	r5, #1
 8004658:	68e3      	ldr	r3, [r4, #12]
 800465a:	9903      	ldr	r1, [sp, #12]
 800465c:	1a5b      	subs	r3, r3, r1
 800465e:	42ab      	cmp	r3, r5
 8004660:	dcf2      	bgt.n	8004648 <_printf_i+0x210>
 8004662:	e7eb      	b.n	800463c <_printf_i+0x204>
 8004664:	2500      	movs	r5, #0
 8004666:	f104 0619 	add.w	r6, r4, #25
 800466a:	e7f5      	b.n	8004658 <_printf_i+0x220>
 800466c:	080048b1 	.word	0x080048b1
 8004670:	080048c2 	.word	0x080048c2

08004674 <__malloc_lock>:
 8004674:	4801      	ldr	r0, [pc, #4]	@ (800467c <__malloc_lock+0x8>)
 8004676:	f7ff bc75 	b.w	8003f64 <__retarget_lock_acquire_recursive>
 800467a:	bf00      	nop
 800467c:	200002a0 	.word	0x200002a0

08004680 <__malloc_unlock>:
 8004680:	4801      	ldr	r0, [pc, #4]	@ (8004688 <__malloc_unlock+0x8>)
 8004682:	f7ff bc70 	b.w	8003f66 <__retarget_lock_release_recursive>
 8004686:	bf00      	nop
 8004688:	200002a0 	.word	0x200002a0

0800468c <_realloc_r>:
 800468c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004690:	4607      	mov	r7, r0
 8004692:	4614      	mov	r4, r2
 8004694:	460d      	mov	r5, r1
 8004696:	b921      	cbnz	r1, 80046a2 <_realloc_r+0x16>
 8004698:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800469c:	4611      	mov	r1, r2
 800469e:	f7ff bddd 	b.w	800425c <_malloc_r>
 80046a2:	b92a      	cbnz	r2, 80046b0 <_realloc_r+0x24>
 80046a4:	f000 f858 	bl	8004758 <_free_r>
 80046a8:	4625      	mov	r5, r4
 80046aa:	4628      	mov	r0, r5
 80046ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80046b0:	f000 f89c 	bl	80047ec <_malloc_usable_size_r>
 80046b4:	4284      	cmp	r4, r0
 80046b6:	4606      	mov	r6, r0
 80046b8:	d802      	bhi.n	80046c0 <_realloc_r+0x34>
 80046ba:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80046be:	d8f4      	bhi.n	80046aa <_realloc_r+0x1e>
 80046c0:	4621      	mov	r1, r4
 80046c2:	4638      	mov	r0, r7
 80046c4:	f7ff fdca 	bl	800425c <_malloc_r>
 80046c8:	4680      	mov	r8, r0
 80046ca:	b908      	cbnz	r0, 80046d0 <_realloc_r+0x44>
 80046cc:	4645      	mov	r5, r8
 80046ce:	e7ec      	b.n	80046aa <_realloc_r+0x1e>
 80046d0:	42b4      	cmp	r4, r6
 80046d2:	4622      	mov	r2, r4
 80046d4:	4629      	mov	r1, r5
 80046d6:	bf28      	it	cs
 80046d8:	4632      	movcs	r2, r6
 80046da:	f000 f82f 	bl	800473c <memcpy>
 80046de:	4629      	mov	r1, r5
 80046e0:	4638      	mov	r0, r7
 80046e2:	f000 f839 	bl	8004758 <_free_r>
 80046e6:	e7f1      	b.n	80046cc <_realloc_r+0x40>

080046e8 <memmove>:
 80046e8:	4288      	cmp	r0, r1
 80046ea:	b510      	push	{r4, lr}
 80046ec:	eb01 0402 	add.w	r4, r1, r2
 80046f0:	d902      	bls.n	80046f8 <memmove+0x10>
 80046f2:	4284      	cmp	r4, r0
 80046f4:	4623      	mov	r3, r4
 80046f6:	d807      	bhi.n	8004708 <memmove+0x20>
 80046f8:	1e43      	subs	r3, r0, #1
 80046fa:	42a1      	cmp	r1, r4
 80046fc:	d008      	beq.n	8004710 <memmove+0x28>
 80046fe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004702:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004706:	e7f8      	b.n	80046fa <memmove+0x12>
 8004708:	4402      	add	r2, r0
 800470a:	4601      	mov	r1, r0
 800470c:	428a      	cmp	r2, r1
 800470e:	d100      	bne.n	8004712 <memmove+0x2a>
 8004710:	bd10      	pop	{r4, pc}
 8004712:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004716:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800471a:	e7f7      	b.n	800470c <memmove+0x24>

0800471c <_sbrk_r>:
 800471c:	b538      	push	{r3, r4, r5, lr}
 800471e:	4d06      	ldr	r5, [pc, #24]	@ (8004738 <_sbrk_r+0x1c>)
 8004720:	2300      	movs	r3, #0
 8004722:	4604      	mov	r4, r0
 8004724:	4608      	mov	r0, r1
 8004726:	602b      	str	r3, [r5, #0]
 8004728:	f7fc fb36 	bl	8000d98 <_sbrk>
 800472c:	1c43      	adds	r3, r0, #1
 800472e:	d102      	bne.n	8004736 <_sbrk_r+0x1a>
 8004730:	682b      	ldr	r3, [r5, #0]
 8004732:	b103      	cbz	r3, 8004736 <_sbrk_r+0x1a>
 8004734:	6023      	str	r3, [r4, #0]
 8004736:	bd38      	pop	{r3, r4, r5, pc}
 8004738:	200002ac 	.word	0x200002ac

0800473c <memcpy>:
 800473c:	440a      	add	r2, r1
 800473e:	4291      	cmp	r1, r2
 8004740:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8004744:	d100      	bne.n	8004748 <memcpy+0xc>
 8004746:	4770      	bx	lr
 8004748:	b510      	push	{r4, lr}
 800474a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800474e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004752:	4291      	cmp	r1, r2
 8004754:	d1f9      	bne.n	800474a <memcpy+0xe>
 8004756:	bd10      	pop	{r4, pc}

08004758 <_free_r>:
 8004758:	b538      	push	{r3, r4, r5, lr}
 800475a:	4605      	mov	r5, r0
 800475c:	2900      	cmp	r1, #0
 800475e:	d041      	beq.n	80047e4 <_free_r+0x8c>
 8004760:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004764:	1f0c      	subs	r4, r1, #4
 8004766:	2b00      	cmp	r3, #0
 8004768:	bfb8      	it	lt
 800476a:	18e4      	addlt	r4, r4, r3
 800476c:	f7ff ff82 	bl	8004674 <__malloc_lock>
 8004770:	4a1d      	ldr	r2, [pc, #116]	@ (80047e8 <_free_r+0x90>)
 8004772:	6813      	ldr	r3, [r2, #0]
 8004774:	b933      	cbnz	r3, 8004784 <_free_r+0x2c>
 8004776:	6063      	str	r3, [r4, #4]
 8004778:	6014      	str	r4, [r2, #0]
 800477a:	4628      	mov	r0, r5
 800477c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004780:	f7ff bf7e 	b.w	8004680 <__malloc_unlock>
 8004784:	42a3      	cmp	r3, r4
 8004786:	d908      	bls.n	800479a <_free_r+0x42>
 8004788:	6820      	ldr	r0, [r4, #0]
 800478a:	1821      	adds	r1, r4, r0
 800478c:	428b      	cmp	r3, r1
 800478e:	bf01      	itttt	eq
 8004790:	6819      	ldreq	r1, [r3, #0]
 8004792:	685b      	ldreq	r3, [r3, #4]
 8004794:	1809      	addeq	r1, r1, r0
 8004796:	6021      	streq	r1, [r4, #0]
 8004798:	e7ed      	b.n	8004776 <_free_r+0x1e>
 800479a:	461a      	mov	r2, r3
 800479c:	685b      	ldr	r3, [r3, #4]
 800479e:	b10b      	cbz	r3, 80047a4 <_free_r+0x4c>
 80047a0:	42a3      	cmp	r3, r4
 80047a2:	d9fa      	bls.n	800479a <_free_r+0x42>
 80047a4:	6811      	ldr	r1, [r2, #0]
 80047a6:	1850      	adds	r0, r2, r1
 80047a8:	42a0      	cmp	r0, r4
 80047aa:	d10b      	bne.n	80047c4 <_free_r+0x6c>
 80047ac:	6820      	ldr	r0, [r4, #0]
 80047ae:	4401      	add	r1, r0
 80047b0:	1850      	adds	r0, r2, r1
 80047b2:	4283      	cmp	r3, r0
 80047b4:	6011      	str	r1, [r2, #0]
 80047b6:	d1e0      	bne.n	800477a <_free_r+0x22>
 80047b8:	6818      	ldr	r0, [r3, #0]
 80047ba:	685b      	ldr	r3, [r3, #4]
 80047bc:	6053      	str	r3, [r2, #4]
 80047be:	4408      	add	r0, r1
 80047c0:	6010      	str	r0, [r2, #0]
 80047c2:	e7da      	b.n	800477a <_free_r+0x22>
 80047c4:	d902      	bls.n	80047cc <_free_r+0x74>
 80047c6:	230c      	movs	r3, #12
 80047c8:	602b      	str	r3, [r5, #0]
 80047ca:	e7d6      	b.n	800477a <_free_r+0x22>
 80047cc:	6820      	ldr	r0, [r4, #0]
 80047ce:	1821      	adds	r1, r4, r0
 80047d0:	428b      	cmp	r3, r1
 80047d2:	bf04      	itt	eq
 80047d4:	6819      	ldreq	r1, [r3, #0]
 80047d6:	685b      	ldreq	r3, [r3, #4]
 80047d8:	6063      	str	r3, [r4, #4]
 80047da:	bf04      	itt	eq
 80047dc:	1809      	addeq	r1, r1, r0
 80047de:	6021      	streq	r1, [r4, #0]
 80047e0:	6054      	str	r4, [r2, #4]
 80047e2:	e7ca      	b.n	800477a <_free_r+0x22>
 80047e4:	bd38      	pop	{r3, r4, r5, pc}
 80047e6:	bf00      	nop
 80047e8:	200002a8 	.word	0x200002a8

080047ec <_malloc_usable_size_r>:
 80047ec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80047f0:	1f18      	subs	r0, r3, #4
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	bfbc      	itt	lt
 80047f6:	580b      	ldrlt	r3, [r1, r0]
 80047f8:	18c0      	addlt	r0, r0, r3
 80047fa:	4770      	bx	lr

080047fc <_init>:
 80047fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047fe:	bf00      	nop
 8004800:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004802:	bc08      	pop	{r3}
 8004804:	469e      	mov	lr, r3
 8004806:	4770      	bx	lr

08004808 <_fini>:
 8004808:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800480a:	bf00      	nop
 800480c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800480e:	bc08      	pop	{r3}
 8004810:	469e      	mov	lr, r3
 8004812:	4770      	bx	lr
