$date
	Fri Aug 18 17:45:30 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module RESDMAC_tb $end
$var wire 1 ! BGACK_IO_ $end
$var wire 1 " BR $end
$var wire 32 # DATA_IO [31:0] $end
$var wire 32 $ DATA_o [31:0] $end
$var wire 1 % INT $end
$var wire 8 & PD_PORT_IO [7:0] $end
$var wire 8 ' PD_PORT_o [7:0] $end
$var wire 1 ( R_W_IO $end
$var wire 1 ) R_W_o $end
$var wire 1 * _AS_IO $end
$var wire 1 + _AS_o $end
$var wire 2 , _DSACK_IO [1:0] $end
$var wire 1 - _DS_IO $end
$var wire 1 . _DS_o $end
$var wire 1 / _SIZ1 $end
$var wire 1 0 _LED_WR $end
$var wire 1 1 _LED_RD $end
$var wire 1 2 _LED_DMA $end
$var wire 1 3 _IOW $end
$var wire 1 4 _IOR $end
$var wire 1 5 _DMAEN $end
$var wire 1 6 _DACK $end
$var wire 1 7 _CSS $end
$var wire 1 8 PDATA_OE_ $end
$var wire 1 9 OWN $end
$var wire 1 : DATA_OE_ $end
$var parameter 32 ; CLK_FREQ $end
$var real 1 < PERIOD $end
$var reg 32 = ADDR [31:0] $end
$var reg 32 > DATA_i [31:0] $end
$var reg 1 ? INTA $end
$var reg 8 @ PD_PORT_i [7:0] $end
$var reg 1 A R_W_i $end
$var reg 1 B SCLK $end
$var reg 1 C _AS_i $end
$var reg 1 D _BERR $end
$var reg 1 E _BG $end
$var reg 1 F _CS $end
$var reg 1 G _DREQ $end
$var reg 1 H _DS_i $end
$var reg 1 I _RST $end
$var reg 1 J _STERM $end
$scope module uut $end
$var wire 5 K ADDR [6:2] $end
$var wire 1 " BR $end
$var wire 1 L BnDS_O_ $end
$var wire 32 M DATA_IO [31:0] $end
$var wire 1 : DATA_OE_ $end
$var wire 1 N DREQ_ $end
$var wire 1 O DSK0_IN_ $end
$var wire 1 P DSK1_IN_ $end
$var wire 32 Q ID [31:0] $end
$var wire 1 R INCNI $end
$var wire 1 S INCNO $end
$var wire 1 % INT $end
$var wire 1 ? INTA $end
$var wire 1 9 OWN $end
$var wire 1 8 PDATA_OE_ $end
$var wire 16 T PD_PORT [15:0] $end
$var wire 1 U R_W $end
$var wire 1 ( R_W_IO $end
$var wire 1 B SCLK $end
$var wire 1 V _AS $end
$var wire 1 * _AS_IO $end
$var wire 1 W _BERR $end
$var wire 1 E _BG $end
$var wire 1 X _BGACK_I $end
$var wire 1 ! _BGACK_IO $end
$var wire 1 F _CS $end
$var wire 1 7 _CSS $end
$var wire 1 6 _DACK $end
$var wire 1 5 _DMAEN $end
$var wire 1 Y _DREQ $end
$var wire 1 Z _DS $end
$var wire 2 [ _DSACK_IO [1:0] $end
$var wire 1 - _DS_IO $end
$var wire 1 4 _IOR $end
$var wire 1 3 _IOW $end
$var wire 1 2 _LED_DMA $end
$var wire 1 I _RST $end
$var wire 1 / _SIZ1 $end
$var wire 1 \ _STERM $end
$var wire 1 ] nR_W $end
$var wire 1 ^ n_AS $end
$var wire 1 _ n_DS $end
$var wire 1 ` nCLK $end
$var wire 1 0 _LED_WR $end
$var wire 1 1 _LED_RD $end
$var wire 1 a _INT $end
$var wire 1 b WE $end
$var wire 1 c WDREGREQ $end
$var wire 1 d STOPFLUSH $end
$var wire 1 e SIZE1_CPUSM $end
$var wire 1 f SCSI_CS $end
$var wire 1 g S2F $end
$var wire 1 h S2CPU $end
$var wire 1 i RIFIFO_o $end
$var wire 1 j REG_DSK_ $end
$var wire 1 k RE $end
$var wire 1 l RDFIFO_o $end
$var wire 1 m QnCPUCLK $end
$var wire 1 n PRESET $end
$var wire 1 o PLLW $end
$var wire 1 p PLLLOCKED $end
$var wire 1 q PLHW $end
$var wire 1 r PDS $end
$var wire 1 s PAS $end
$var wire 32 t OD [31:0] $end
$var wire 32 u MOD [31:0] $end
$var wire 32 v MID [31:0] $end
$var wire 1 w LS2CPU $end
$var wire 1 x LBYTE_ $end
$var wire 1 y INCNO_SCSI $end
$var wire 1 z INCNO_CPU $end
$var wire 1 { INCNI_SCSI $end
$var wire 1 | INCNI_CPU $end
$var wire 1 } INCFIFO $end
$var wire 1 ~ INCBO $end
$var wire 1 !" H_0C $end
$var wire 1 "" FLUSHFIFO $end
$var wire 1 #" FIFOFULL $end
$var wire 1 $" FIFOEMPTY $end
$var wire 1 %" F2S $end
$var wire 1 &" F2CPUL $end
$var wire 1 '" F2CPUH $end
$var wire 1 (" DMAENA $end
$var wire 1 )" DMADIR $end
$var wire 1 *" DIEL $end
$var wire 1 +" DIEH $end
$var wire 1 ," DECFIFO $end
$var wire 1 -" DACK_o $end
$var wire 1 ." CPUSM_BGACK $end
$var wire 1 /" CPU2S $end
$var wire 1 0" BRIDGEOUT $end
$var wire 1 1" BRIDGEIN $end
$var wire 1 2" BREQ $end
$var wire 1 3" BOEQ3 $end
$var wire 1 4" BOEQ0 $end
$var wire 1 5" BO1 $end
$var wire 1 6" BO0 $end
$var wire 1 7" BCLK $end
$var wire 1 8" BBCLK $end
$var wire 1 9" ACR_WR $end
$var wire 1 :" A3 $end
$var wire 1 ;" A1 $end
$var reg 1 <" AS_O_ $end
$var reg 1 =" DS_O_ $end
$var reg 1 >" LHW $end
$var reg 1 ?" LLW $end
$scope module int_fifo $end
$var wire 32 @" ID [31:0] $end
$var wire 1 R INCNI $end
$var wire 1 S INCNO $end
$var wire 1 >" LHWORD $end
$var wire 1 ?" LLWORD $end
$var wire 1 A" MID25 $end
$var wire 32 B" OD [31:0] $end
$var wire 3 C" WRITE_PTR [2:0] $end
$var wire 1 D" UUWS $end
$var wire 1 E" UMWS $end
$var wire 1 p RST_FIFO_ $end
$var wire 3 F" READ_PTR [2:0] $end
$var wire 1 G" LMWS $end
$var wire 1 H" LLWS $end
$var wire 1 x LBYTE_ $end
$var wire 1 } INCFIFO $end
$var wire 1 ~ INCBO $end
$var wire 1 !" H_0C $end
$var wire 1 #" FIFOFULL $end
$var wire 1 $" FIFOEMPTY $end
$var wire 1 ," DECFIFO $end
$var wire 2 I" BYTE_PTR [1:0] $end
$var wire 1 3" BOEQ3 $end
$var wire 1 4" BOEQ0 $end
$var wire 1 5" BO1 $end
$var wire 1 6" BO0 $end
$var wire 1 9" ACR_WR $end
$scope module u_byte_ptr $end
$var wire 1 J" BO1_CLK $end
$var wire 1 A" MID25 $end
$var wire 1 p RST_FIFO_ $end
$var wire 2 K" PTR [1:0] $end
$var wire 1 L" MUXZ $end
$var wire 1 ~ INCBO $end
$var wire 1 !" H_0C $end
$var wire 1 9" ACR_WR $end
$var reg 1 M" BO0 $end
$var reg 1 N" BO1 $end
$upscope $end
$scope module u_full_empty_ctr $end
$var wire 1 O" FIFOEMPTY_RST $end
$var wire 1 P" FIFOFULL_RST $end
$var wire 1 Q" UP_RST $end
$var wire 1 p RST_FIFO_ $end
$var wire 1 } INCFIFO $end
$var wire 1 ," DECFIFO $end
$var reg 7 R" DOWN [6:0] $end
$var reg 1 $" FIFOEMPTY $end
$var reg 1 #" FIFOFULL $end
$var reg 8 S" UP [7:0] $end
$upscope $end
$scope module u_next_in_cntr $end
$var wire 1 R CLK $end
$var wire 1 p RST_FIFO_ $end
$var reg 3 T" COUNT [2:0] $end
$upscope $end
$scope module u_next_out_cntr $end
$var wire 1 S CLK $end
$var wire 1 p RST_FIFO_ $end
$var reg 3 U" COUNT [2:0] $end
$upscope $end
$scope module u_write_strobes $end
$var wire 1 >" LHWORD $end
$var wire 1 ?" LLWORD $end
$var wire 1 H" LLWS $end
$var wire 1 G" LMWS $end
$var wire 2 V" PTR [1:0] $end
$var wire 1 E" UMWS $end
$var wire 1 D" UUWS $end
$var wire 1 x LBYTE_ $end
$var wire 1 W" BO1 $end
$var wire 1 X" BO0 $end
$upscope $end
$upscope $end
$scope module u_CPU_SM $end
$var wire 1 V AS_ $end
$var wire 1 X BGACK_I_ $end
$var wire 1 4" BOEQ0 $end
$var wire 1 3" BOEQ3 $end
$var wire 1 Y" CYCLEDONE $end
$var wire 1 Z" DSACK $end
$var wire 1 O DSACK0_ $end
$var wire 1 P DSACK1_ $end
$var wire 1 $" FIFOEMPTY $end
$var wire 1 #" FIFOFULL $end
$var wire 1 [" LASTWORD $end
$var wire 1 \" RDFIFO_ $end
$var wire 1 ]" RIFIFO_ $end
$var wire 1 ^" STERM_ $end
$var wire 1 E aBGRANT_ $end
$var wire 1 _" aCYCLEDONE_ $end
$var wire 1 N aDREQ_ $end
$var wire 1 `" iDSACK $end
$var wire 1 \ iSTERM_ $end
$var wire 1 ^ nAS_ $end
$var wire 1 a" nDSACK $end
$var wire 1 b" nSTERM_ $end
$var wire 1 c" nSTOPFLUSH_d $end
$var wire 1 d" nINCNI_d $end
$var wire 63 e" nE [62:0] $end
$var wire 1 ` nCLK $end
$var wire 1 f" nBRIDGEIN_d $end
$var wire 1 g" nBREQ_d $end
$var wire 1 h" cpudff5_d $end
$var wire 1 i" cpudff4_d $end
$var wire 1 j" cpudff3_d $end
$var wire 1 k" cpudff2_d $end
$var wire 1 l" cpudff1_d $end
$var wire 1 p aRESET_ $end
$var wire 1 "" aFLUSHFIFO $end
$var wire 1 (" aDMAENA $end
$var wire 1 m" SIZE1_d $end
$var wire 1 n" PLLW_d $end
$var wire 1 o" PLHW_d $end
$var wire 1 p" PDS_d $end
$var wire 1 q" PAS_d $end
$var wire 5 r" NEXT_STATE [4:0] $end
$var wire 1 s" INCNO_d $end
$var wire 1 t" INCFIFO_d $end
$var wire 1 u" F2CPUL_d $end
$var wire 1 v" F2CPUH_d $end
$var wire 63 w" E [62:0] $end
$var wire 1 )" DMADIR $end
$var wire 1 x" DIEL_d $end
$var wire 1 y" DIEH_d $end
$var wire 1 z" DECFIFO_d $end
$var wire 1 {" BRIDGEOUT_d $end
$var wire 1 |" BGACK_d $end
$var wire 1 7" BCLK $end
$var wire 1 8" BBCLK $end
$var wire 1 ;" A1 $end
$var reg 1 ." BGACK $end
$var reg 1 }" BGRANT_ $end
$var reg 1 2" BREQ $end
$var reg 1 1" BRIDGEIN $end
$var reg 1 0" BRIDGEOUT $end
$var reg 1 ~" CCRESET_ $end
$var reg 1 ," DECFIFO $end
$var reg 1 +" DIEH $end
$var reg 1 *" DIEL $end
$var reg 1 !# DMAENA $end
$var reg 1 "# DREQ_ $end
$var reg 2 ## DSACK_LATCHED_ [1:0] $end
$var reg 1 '" F2CPUH $end
$var reg 1 &" F2CPUL $end
$var reg 1 $# FLUSHFIFO $end
$var reg 1 } INCFIFO $end
$var reg 1 | INCNI $end
$var reg 1 z INCNO $end
$var reg 1 s PAS $end
$var reg 1 r PDS $end
$var reg 1 q PLHW $end
$var reg 1 o PLLW $end
$var reg 1 e SIZE1 $end
$var reg 5 %# STATE [4:0] $end
$var reg 1 d STOPFLUSH $end
$var reg 1 &# nCYCLEDONE $end
$scope module u_CPU_SM_inputs $end
$var wire 1 }" BGRANT_ $end
$var wire 1 3" BOEQ3 $end
$var wire 1 Y" CYCLEDONE $end
$var wire 1 !# DMAENA $end
$var wire 1 "# DREQ_ $end
$var wire 1 O DSACK0_ $end
$var wire 1 P DSACK1_ $end
$var wire 1 $" FIFOEMPTY $end
$var wire 1 #" FIFOFULL $end
$var wire 1 $# FLUSHFIFO $end
$var wire 1 [" LASTWORD $end
$var wire 5 '# STATE [4:0] $end
$var wire 1 (# nA1 $end
$var wire 1 )# nBGRANT_ $end
$var wire 1 *# nBOEQ3 $end
$var wire 1 +# nCYCLEDONE $end
$var wire 1 ,# nDMADIR $end
$var wire 1 -# nDMAENA $end
$var wire 1 .# nDREQ_ $end
$var wire 1 /# nDSACK0_ $end
$var wire 1 0# nDSACK1_ $end
$var wire 1 1# nFIFOEMPTY $end
$var wire 1 2# nFIFOFULL $end
$var wire 1 3# nLASTWORD $end
$var wire 63 4# nE [62:0] $end
$var wire 63 5# E [62:0] $end
$var wire 1 )" DMADIR $end
$var wire 1 ;" A1 $end
$upscope $end
$scope module u_CPU_SM_outputs $end
$var wire 1 6# AA $end
$var wire 1 7# BB $end
$var wire 1 8# BGACK_W $end
$var wire 1 9# BGACK_X $end
$var wire 1 |" BGACK_d $end
$var wire 1 }" BGRANT_ $end
$var wire 1 :# BRIDGEOUT_X $end
$var wire 1 ;# BRIDGEOUT_Y $end
$var wire 1 <# BRIDGEOUT_Z $end
$var wire 1 {" BRIDGEOUT_d $end
$var wire 1 =# CC $end
$var wire 1 Y" CYCLEDONE $end
$var wire 1 ># DD $end
$var wire 1 z" DECFIFO_d $end
$var wire 1 ?# DIEH_X $end
$var wire 1 @# DIEH_Y $end
$var wire 1 A# DIEH_Z $end
$var wire 1 y" DIEH_d $end
$var wire 1 B# DIEL_X $end
$var wire 1 C# DIEL_Y $end
$var wire 1 D# DIEL_Z $end
$var wire 1 x" DIEL_d $end
$var wire 1 Z" DSACK $end
$var wire 63 E# E [62:0] $end
$var wire 1 F# EE $end
$var wire 1 G# F2CPUH_X $end
$var wire 1 H# F2CPUH_Y $end
$var wire 1 I# F2CPUH_Z $end
$var wire 1 v" F2CPUH_d $end
$var wire 1 J# F2CPUL_X $end
$var wire 1 K# F2CPUL_Y $end
$var wire 1 L# F2CPUL_Z $end
$var wire 1 u" F2CPUL_d $end
$var wire 1 M# FF $end
$var wire 1 t" INCFIFO_d $end
$var wire 1 s" INCNO_d $end
$var wire 1 N# PAS_X $end
$var wire 1 O# PAS_Y $end
$var wire 1 q" PAS_d $end
$var wire 1 P# PDS_X $end
$var wire 1 Q# PDS_Y $end
$var wire 1 p" PDS_d $end
$var wire 1 o" PLHW_d $end
$var wire 1 R# PLLW_X $end
$var wire 1 S# PLLW_Y $end
$var wire 1 n" PLLW_d $end
$var wire 1 \" RDFIFO_ $end
$var wire 1 ]" RIFIFO_ $end
$var wire 1 T# S2ORS8 $end
$var wire 1 U# SIZE1_X $end
$var wire 1 V# SIZE1_Y $end
$var wire 1 W# SIZE1_Z $end
$var wire 1 m" SIZE1_d $end
$var wire 5 X# STATE [4:0] $end
$var wire 1 ^" STERM_ $end
$var wire 1 g" nBREQ_d $end
$var wire 1 f" nBRIDGEIN_d $end
$var wire 1 a" nDSACK $end
$var wire 63 Y# nE [62:0] $end
$var wire 1 d" nINCNI_d $end
$var wire 1 b" nSTERM_ $end
$var wire 1 c" nSTOPFLUSH_d $end
$upscope $end
$scope module u_cpudff1 $end
$var wire 1 Z" DSACK $end
$var wire 63 Z# E [62:0] $end
$var wire 1 ^" STERM_ $end
$var wire 1 l" cpudff1_d $end
$var wire 1 a" nDSACK $end
$var wire 63 [# nE [62:0] $end
$var wire 1 b" nSTERM_ $end
$var wire 1 \# p1a $end
$var wire 1 ]# p1b $end
$var wire 1 ^# p1c $end
$upscope $end
$scope module u_cpudff2 $end
$var wire 1 Z" DSACK $end
$var wire 63 _# E [62:0] $end
$var wire 1 ^" STERM_ $end
$var wire 1 k" cpudff2_d $end
$var wire 1 a" nDSACK $end
$var wire 63 `# nE [62:0] $end
$var wire 1 b" nSTERM_ $end
$var wire 1 a# p2a $end
$var wire 1 b# p2b $end
$var wire 1 c# p2c $end
$upscope $end
$scope module u_cpudff3 $end
$var wire 1 Z" DSACK $end
$var wire 63 d# E [62:0] $end
$var wire 1 ^" STERM_ $end
$var wire 1 j" cpudff3_d $end
$var wire 1 a" nDSACK $end
$var wire 63 e# nE [62:0] $end
$var wire 1 b" nSTERM_ $end
$var wire 1 f# p3a $end
$var wire 1 g# p3b $end
$var wire 1 h# p3c $end
$upscope $end
$scope module u_cpudff4 $end
$var wire 1 Z" DSACK $end
$var wire 63 i# E [62:0] $end
$var wire 1 ^" STERM_ $end
$var wire 1 i" cpudff4_d $end
$var wire 1 a" nDSACK $end
$var wire 63 j# nE [62:0] $end
$var wire 1 b" nSTERM_ $end
$var wire 1 k# p4a $end
$var wire 1 l# p4b $end
$var wire 1 m# p4c $end
$upscope $end
$scope module u_cpudff5 $end
$var wire 1 Z" DSACK $end
$var wire 63 n# E [62:0] $end
$var wire 1 ^" STERM_ $end
$var wire 1 h" cpudff5_d $end
$var wire 1 a" nDSACK $end
$var wire 63 o# nE [62:0] $end
$var wire 1 b" nSTERM_ $end
$var wire 1 p# p5a $end
$var wire 1 q# p5b $end
$var wire 1 r# p5c $end
$upscope $end
$upscope $end
$scope module u_PLL $end
$var wire 1 8" BBCLK $end
$var wire 1 7" BCLK $end
$var wire 1 B CPUCLK_I $end
$var wire 1 m QnCPUCLK $end
$var wire 1 p locked $end
$var wire 1 ` nCLK $end
$var wire 1 s# rst $end
$var reg 1 p Slocked $end
$var reg 1 t# c1 $end
$var reg 1 u# c2 $end
$var reg 1 v# c3 $end
$upscope $end
$scope module u_SCSI_SM $end
$var wire 1 8" BBCLK $end
$var wire 1 7" BCLK $end
$var wire 1 3" BOEQ3 $end
$var wire 1 ," DECFIFO $end
$var wire 1 N DREQ_ $end
$var wire 1 w# DSACK_ $end
$var wire 1 $" FIFOEMPTY $end
$var wire 1 #" FIFOFULL $end
$var wire 1 } INCFIFO $end
$var wire 1 x LBYTE_ $end
$var wire 1 w LS2CPU $end
$var wire 1 x# RDRST_ $end
$var wire 1 p RESET_ $end
$var wire 1 y# RIRST_ $end
$var wire 1 U RW $end
$var wire 1 ^ nAS_ $end
$var wire 1 ` nCLK $end
$var wire 1 z# WE $end
$var wire 1 {# SET_DSACK $end
$var wire 1 |# SCSI_CS $end
$var wire 1 }# S2F $end
$var wire 1 ~# S2CPU $end
$var wire 1 !$ RIFIFO $end
$var wire 1 "$ RE $end
$var wire 1 #$ RDFIFO $end
$var wire 1 $$ INCNO $end
$var wire 1 %$ INCNI $end
$var wire 1 &$ INCBO $end
$var wire 1 '$ F2S $end
$var wire 1 )" DMADIR $end
$var wire 1 ($ DACK $end
$var wire 1 c CPUREQ $end
$var wire 1 )$ CPU2S $end
$var reg 1 *$ CCPUREQ $end
$var reg 1 +$ CDREQ_ $end
$var reg 1 ,$ CDSACK_ $end
$var reg 1 /" CPU2S_o $end
$var reg 1 -$ CRESET_ $end
$var reg 1 -" DACK_o $end
$var reg 1 %" F2S_o $end
$var reg 1 ~ INCBO_o $end
$var reg 1 { INCNI_o $end
$var reg 1 y INCNO_o $end
$var reg 1 .$ RDFIFO_d $end
$var reg 1 l RDFIFO_o $end
$var reg 1 k RE_o $end
$var reg 1 /$ RIFIFO_d $end
$var reg 1 i RIFIFO_o $end
$var reg 1 h S2CPU_o $end
$var reg 1 g S2F_o $end
$var reg 1 f SCSI_CS_o $end
$var reg 1 b WE_o $end
$var reg 1 0$ nLS2CPU $end
$scope module u_SCSI_SM_INTERNALS $end
$var wire 1 3" BOEQ3 $end
$var wire 1 *$ CCPUREQ $end
$var wire 1 +$ CDREQ_ $end
$var wire 1 ,$ CDSACK_ $end
$var wire 1 7" CLK $end
$var wire 1 $" FIFOEMPTY $end
$var wire 1 #" FIFOFULL $end
$var wire 1 l RDFIFO_o $end
$var wire 1 i RIFIFO_o $end
$var wire 1 U RW $end
$var wire 1 -$ nRESET $end
$var wire 1 )" DMADIR $end
$var parameter 5 1$ s0 $end
$var parameter 5 2$ s1 $end
$var parameter 5 3$ s10 $end
$var parameter 5 4$ s12 $end
$var parameter 5 5$ s14 $end
$var parameter 5 6$ s16 $end
$var parameter 5 7$ s17 $end
$var parameter 5 8$ s18 $end
$var parameter 5 9$ s19 $end
$var parameter 5 :$ s2 $end
$var parameter 5 ;$ s20 $end
$var parameter 5 <$ s22 $end
$var parameter 5 =$ s24 $end
$var parameter 5 >$ s25 $end
$var parameter 5 ?$ s26 $end
$var parameter 5 @$ s28 $end
$var parameter 5 A$ s3 $end
$var parameter 5 B$ s30 $end
$var parameter 5 C$ s4 $end
$var parameter 5 D$ s6 $end
$var parameter 5 E$ s8 $end
$var parameter 5 F$ s9 $end
$var reg 1 )$ CPU2S $end
$var reg 1 ($ DACK $end
$var reg 1 '$ F2S $end
$var reg 1 &$ INCBO $end
$var reg 1 %$ INCNI $end
$var reg 1 $$ INCNO $end
$var reg 1 #$ RDFIFO $end
$var reg 1 "$ RE $end
$var reg 1 !$ RIFIFO $end
$var reg 1 ~# S2CPU $end
$var reg 1 }# S2F $end
$var reg 1 |# SCSI_CS $end
$var reg 1 {# SET_DSACK $end
$var reg 1 z# WE $end
$var reg 5 G$ state_next [4:0] $end
$var reg 5 H$ state_reg [4:0] $end
$upscope $end
$upscope $end
$scope module u_datapath $end
$var wire 1 :" A3 $end
$var wire 1 6" BO0 $end
$var wire 1 5" BO1 $end
$var wire 1 1" BRIDGEIN $end
$var wire 1 0" BRIDGEOUT $end
$var wire 1 L BnDS_O_ $end
$var wire 1 /" CPU2S $end
$var wire 32 I$ DATA_IO [31:0] $end
$var wire 1 +" DIEH $end
$var wire 1 *" DIEL $end
$var wire 1 J$ DOEH_ $end
$var wire 1 K$ DOEL_ $end
$var wire 1 '" F2CPUH $end
$var wire 1 &" F2CPUL $end
$var wire 1 %" F2S $end
$var wire 32 L$ ID [31:0] $end
$var wire 1 w LS2CPU $end
$var wire 32 M$ OD [31:0] $end
$var wire 1 s PAS $end
$var wire 8 N$ PD [7:0] $end
$var wire 1 U RW $end
$var wire 1 h S2CPU $end
$var wire 1 g S2F $end
$var wire 1 O$ bBRIDGEIN $end
$var wire 1 P$ bDIEH $end
$var wire 1 Q$ bDIEL $end
$var wire 1 R$ nDMAC_ $end
$var wire 1 _ nDS_ $end
$var wire 1 ." nOWN_ $end
$var wire 32 S$ MOD_TX [31:0] $end
$var wire 32 T$ MOD_SCSI [31:0] $end
$var wire 32 U$ MOD [31:0] $end
$var wire 32 V$ MID [31:0] $end
$var wire 1 )" DMADIR $end
$scope module u_datapath_input $end
$var wire 1 L BnDS_O_ $end
$var wire 32 W$ DATA [31:0] $end
$var wire 32 X$ ID [31:0] $end
$var wire 32 Y$ MID [31:0] $end
$var wire 1 O$ bBRIDGEIN $end
$var wire 1 P$ bDIEH $end
$var wire 1 Q$ bDIEL $end
$var wire 16 Z$ UPPDER_OUTPUT_DATA [15:0] $end
$var wire 16 [$ UPPDER_INTPUT_DATA [15:0] $end
$var wire 16 \$ LOWER_OUTPUT_DATA [15:0] $end
$var wire 16 ]$ LOWER_INPUT_DATA [15:0] $end
$var reg 16 ^$ UD_LATCH [15:0] $end
$upscope $end
$scope module u_datapath_output $end
$var wire 1 0" BRIDGEOUT $end
$var wire 32 _$ DATA [31:0] $end
$var wire 1 J$ DOEH_ $end
$var wire 1 K$ DOEL_ $end
$var wire 1 '" F2CPUH $end
$var wire 1 &" F2CPUL $end
$var wire 1 `$ LOD1_F2CPU $end
$var wire 1 a$ LOD2_F2CPU $end
$var wire 32 b$ MOD [31:0] $end
$var wire 32 c$ OD [31:0] $end
$var wire 1 s PAS $end
$var wire 1 h S2CPU $end
$var wire 16 d$ UPPER_OUTPUT_DATA [15:0] $end
$var wire 16 e$ UPPER_INPUT_DATA [15:0] $end
$var wire 16 f$ LOWER_OUTPUT_DATA [15:0] $end
$var wire 16 g$ LOWER_INPUT_DATA [15:0] $end
$var reg 16 h$ LD_LATCH [15:0] $end
$var reg 16 i$ UD_LATCH [15:0] $end
$upscope $end
$scope module u_datapath_scsi $end
$var wire 1 :" A3 $end
$var wire 1 6" BO0 $end
$var wire 1 5" BO1 $end
$var wire 1 /" CPU2S $end
$var wire 1 %" F2S $end
$var wire 32 j$ ID [31:0] $end
$var wire 1 w LS2CPU $end
$var wire 32 k$ OD [31:0] $end
$var wire 1 h S2CPU $end
$var wire 1 g S2F $end
$var wire 8 l$ SCSI_DATA [7:0] $end
$var wire 1 m$ SCSI_IN $end
$var wire 1 n$ SCSI_OUT $end
$var wire 8 o$ SCSI_DATA_TX [7:0] $end
$var wire 8 p$ SCSI_DATA_RX [7:0] $end
$var wire 32 q$ MOD [31:0] $end
$var wire 1 r$ F2S_UUD $end
$var wire 1 s$ F2S_UMD $end
$var wire 1 t$ F2S_LMD $end
$var wire 1 u$ F2S_LLD $end
$var reg 8 v$ SCSI_DATA_LATCHED [7:0] $end
$scope module u_datapath_24dec $end
$var wire 1 6" A $end
$var wire 1 5" B $end
$var wire 1 %" G $end
$var wire 1 r$ Z0 $end
$var wire 1 s$ Z1 $end
$var wire 1 t$ Z2 $end
$var wire 1 u$ Z3 $end
$upscope $end
$scope module u_datapath_8b_MUX $end
$var wire 8 w$ A [7:0] $end
$var wire 8 x$ B [7:0] $end
$var wire 8 y$ C [7:0] $end
$var wire 8 z$ D [7:0] $end
$var wire 8 {$ E [7:0] $end
$var wire 8 |$ F [7:0] $end
$var wire 6 }$ S [5:0] $end
$var reg 8 ~$ Z [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module u_registers $end
$var wire 8 !% ADDR [7:0] $end
$var wire 1 V AS_ $end
$var wire 1 "% CLR_FLUSHFIFO $end
$var wire 1 F DMAC_ $end
$var wire 1 $" FIFOEMPTY $end
$var wire 1 #" FIFOFULL $end
$var wire 1 ? INTA_I $end
$var wire 32 #% MID [31:0] $end
$var wire 32 $% MOD [31:0] $end
$var wire 1 p RST_ $end
$var wire 1 U RW $end
$var wire 1 d STOPFLUSH $end
$var wire 1 ` nCPUCLK $end
$var wire 1 !" h_0C $end
$var wire 1 %% WTC_RD_ $end
$var wire 32 &% WTC [31:0] $end
$var wire 1 c WDREGREQ $end
$var wire 1 '% ST_DMA $end
$var wire 1 (% SP_DMA $end
$var wire 1 j REG_DSK_ $end
$var wire 1 n PRESET $end
$var wire 1 )% ISTR_RD_ $end
$var wire 9 *% ISTR_O [8:0] $end
$var wire 32 +% ISTR [31:0] $end
$var wire 1 a INT_O_ $end
$var wire 1 ,% INTENA $end
$var wire 1 -% FLUSH_ $end
$var wire 1 (" DMAENA $end
$var wire 1 )" DMADIR $end
$var wire 1 .% CONTR_WR $end
$var wire 1 /% CONTR_RD_ $end
$var wire 9 0% CNTR_O [8:0] $end
$var wire 32 1% CNTR [31:0] $end
$var wire 1 2% CLR_INT $end
$var wire 1 9" ACR_WR $end
$var reg 1 ;" A1 $end
$var reg 1 "" FLUSHFIFO $end
$scope module u_addr_decoder $end
$var wire 1 9" ACR_WR $end
$var wire 8 3% ADDR [7:0] $end
$var wire 1 4% ADDR_VALID $end
$var wire 1 V AS_ $end
$var wire 1 2% CLR_INT $end
$var wire 1 /% CONTR_RD_ $end
$var wire 1 .% CONTR_WR $end
$var wire 1 F DMAC_ $end
$var wire 1 -% FLUSH_ $end
$var wire 1 )% ISTR_RD_ $end
$var wire 1 U RW $end
$var wire 1 (% SP_DMA $end
$var wire 1 '% ST_DMA $end
$var wire 1 c WDREGREQ $end
$var wire 1 %% WTC_RD_ $end
$var wire 1 5% h_04 $end
$var wire 1 6% h_08 $end
$var wire 1 !" h_0C $end
$var wire 1 7% h_10 $end
$var wire 1 8% h_14 $end
$var wire 1 9% h_18 $end
$var wire 1 :% h_1C $end
$var wire 1 ;% h_3C $end
$var wire 1 )" DMADIR $end
$upscope $end
$scope module u_registers_cntr $end
$var wire 1 <% CLR_DMAENA $end
$var wire 1 .% CONTR_WR $end
$var wire 9 =% MID [8:0] $end
$var wire 1 p RESET_ $end
$var wire 1 (% SP_DMA $end
$var wire 1 '% ST_DMA $end
$var wire 9 >% CNTR_O [8:0] $end
$var reg 1 )" DMADIR $end
$var reg 1 (" DMAENA $end
$var reg 1 ,% INTENA $end
$var reg 1 n PRESET $end
$upscope $end
$scope module u_registers_istr $end
$var wire 1 2% CLR_INT $end
$var wire 1 ?% CLR_INT_ $end
$var wire 1 $" FIFOEMPTY $end
$var wire 1 #" FIFOFULL $end
$var wire 1 @% INT $end
$var wire 1 ? INTA_I $end
$var wire 1 ,% INTENA $end
$var wire 1 )% ISTR_RD_ $end
$var wire 1 p RESET_ $end
$var wire 9 A% ISTR_O [8:0] $end
$var wire 1 a INT_O_ $end
$var reg 1 B% E_INT $end
$var reg 1 C% FE $end
$var reg 1 D% FF $end
$var reg 1 E% INTS $end
$var reg 1 F% INT_F $end
$var reg 1 G% INT_P $end
$upscope $end
$scope module u_registers_term $end
$var wire 1 V AS_ $end
$var wire 1 H% CYCLE_ACTIVE $end
$var wire 1 F DMAC_ $end
$var wire 1 c WDREGREQ $end
$var wire 1 !" h_0C $end
$var wire 1 ` nCPUCLK $end
$var reg 1 j REG_DSK_ $end
$var reg 3 I% TERM_COUNTER [2:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope task wait_n_clk $end
$var integer 32 J% i [31:0] $end
$upscope $end
$scope task wait_n_clko $end
$var integer 32 K% i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1001 F$
b1000 E$
b110 D$
b100 C$
b11110 B$
b11 A$
b11100 @$
b11010 ?$
b11001 >$
b11000 =$
b10110 <$
b10100 ;$
b10 :$
b10011 9$
b10010 8$
b10001 7$
b10000 6$
b1110 5$
b1100 4$
b1010 3$
b1 2$
b0 1$
r40 <
b1011111010111100001000000 ;
$end
#0
$dumpvars
bx K%
b1 J%
bx I%
0H%
xG%
xF%
xE%
xD%
xC%
xB%
b0xxxx00xx A%
0@%
x?%
bx000x0xx0 >%
bx =%
x<%
0;%
0:%
09%
08%
07%
06%
05%
04%
b1111100 3%
02%
bz 1%
bx000x0xx0 0%
1/%
0.%
1-%
x,%
bz +%
b0xxxx00xx *%
1)%
0(%
0'%
bz &%
1%%
bz $%
bx #%
x"%
b1111100 !%
bz ~$
b0xxxxx }$
bx |$
bx {$
bx z$
bx y$
bx x$
bx w$
bx v$
xu$
xt$
xs$
xr$
bxzzzzzzzzxxxxxxxxzzzzzzzz q$
bx p$
bz o$
xn$
xm$
bx l$
bx k$
bx j$
bx i$
bx h$
bx g$
bx f$
bx e$
bx d$
bx c$
bxzzzzzzzzxxxxxxxxzzzzzzzz b$
xa$
x`$
bx _$
bx ^$
bx ]$
bx \$
bx [$
bx Z$
bx Y$
bx X$
bx W$
bx V$
bz U$
bxzzzzzzzzxxxxxxxxzzzzzzzz T$
bxzzzzzzzzxxxxxxxxzzzzzzzz S$
0R$
xQ$
xP$
xO$
bx N$
bx M$
bx L$
xK$
xJ$
bx I$
bx H$
bx G$
x0$
x/$
x.$
x-$
x,$
x+$
x*$
x)$
x($
x'$
x&$
x%$
x$$
x#$
x"$
x!$
x~#
x}#
x|#
x{#
xz#
xy#
xx#
xw#
0v#
0u#
0t#
0s#
xr#
1q#
xp#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx o#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx n#
xm#
1l#
xk#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx j#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx i#
xh#
1g#
xf#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx e#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx d#
xc#
1b#
xa#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx `#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx _#
x^#
1]#
x\#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx [#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx Z#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx Y#
bx X#
xW#
1V#
xU#
xT#
xS#
xR#
xQ#
xP#
xO#
xN#
xM#
xL#
1K#
xJ#
xI#
1H#
xG#
xF#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx E#
xD#
1C#
xB#
xA#
1@#
x?#
1>#
1=#
x<#
1;#
x:#
x9#
x8#
x7#
16#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 5#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 4#
x3#
x2#
x1#
x0#
x/#
x.#
x-#
x,#
x+#
x*#
x)#
x(#
bx '#
x&#
bx %#
x$#
b11 ##
x"#
x!#
x~"
x}"
x|"
x{"
xz"
xy"
xx"
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx w"
xv"
xu"
xt"
0s"
bx r"
xq"
xp"
xo"
xn"
xm"
xl"
xk"
xj"
xi"
xh"
xg"
xf"
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx e"
xd"
xc"
0b"
1a"
0`"
x_"
1^"
x]"
x\"
x["
0Z"
xY"
xX"
xW"
bx V"
bx U"
bx T"
bx S"
bx R"
xQ"
xP"
xO"
xN"
xM"
xL"
bx K"
xJ"
bx I"
xH"
xG"
bx F"
xE"
xD"
bx C"
bx B"
xA"
bx @"
x?"
x>"
x="
x<"
x;"
1:"
09"
08"
07"
x6"
x5"
x4"
x3"
x2"
x1"
x0"
x/"
x."
x-"
x,"
x+"
x*"
x)"
x("
x'"
x&"
x%"
x$"
x#"
x""
0!"
x~
x}
x|
x{
xz
xy
xx
xw
bx v
bz u
bx t
xs
xr
xq
xp
xo
xn
1m
xl
xk
xj
xi
xh
xg
xf
xe
xd
0c
xb
1a
1`
x_
x^
x]
1\
bx [
xZ
1Y
xX
1W
xV
xU
b11111111xxxxxxxx T
xS
xR
bx Q
xP
xO
1N
bx M
xL
b11111 K
1J
1I
1H
1G
1F
1E
1D
1C
0B
1A
b1010101 @
0?
bz >
b11111111111111111111111111111111 =
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
bx ,
x+
x*
x)
x(
bx '
bx &
0%
bx $
bx #
x"
x!
$end
#200
0z"
bx11111111 =%
bx11111111 ]$
bx11111111 [$
bx11111111xxxxxxxx11111111 $
bx11111111xxxxxxxx11111111 v
bx11111111xxxxxxxx11111111 V$
bx11111111xxxxxxxx11111111 Y$
bx11111111xxxxxxxx11111111 #%
bx11111111xxxxxxxx11111111 #
bx11111111xxxxxxxx11111111 M
bx11111111xxxxxxxx11111111 I$
bx11111111xxxxxxxx11111111 W$
bx11111111xxxxxxxx11111111 _$
1F#
1M#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0xx0x0xx0x0000x0 w"
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0xx0x0xx0x0000x0 5#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0xx0x0xx0x0000x0 E#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0xx0x0xx0x0000x0 Z#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0xx0x0xx0x0000x0 _#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0xx0x0xx0x0000x0 d#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0xx0x0xx0x0000x0 i#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0xx0x0xx0x0000x0 n#
13#
0s$
1L"
0t$
b0xx000 }$
0u$
1J$
1K$
0["
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1xx1x1xx1x1111x1 e"
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1xx1x1xx1x1111x1 4#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1xx1x1xx1x1111x1 Y#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1xx1x1xx1x1111x1 [#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1xx1x1xx1x1111x1 `#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1xx1x1xx1x1111x1 e#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1xx1x1xx1x1111x1 j#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1xx1x1xx1x1111x1 o#
11
1\"
1]"
12#
0W"
05"
0X"
1*#
06"
01#
1(#
1,#
0{#
0z#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0l
0i
0""
0F%
0E%
0B%
0G%
0#"
0("
b0 S"
14"
0N"
03"
b0 I"
b0 K"
b0 V"
0M"
1$"
b0 R"
b0 C"
b0 T"
b0 F"
b0 U"
0;"
0n
0,%
b0 0%
b0 >%
0)"
0D%
b1 *%
b1 A%
1C%
0x#
0y#
0"%
0?%
0P"
1O"
1<%
0Q"
0p
1s#
0m
b1 K%
0I
1B
#225
0`
1t#
#300
b11111111 '
b11111111 &
b11111111 N$
b11111111 l$
b1111111111111111 T
13
b111111111 =%
1A"
b1111111111111111 ]$
b1111111111111111 [$
bz p$
14
1x
18
17
bz S$
bz b$
b11111111111111111111111111111111 $
b11111111111111111111111111111111 v
b11111111111111111111111111111111 V$
b11111111111111111111111111111111 Y$
b11111111111111111111111111111111 #%
b11111111111111111111111111111111 #
b11111111111111111111111111111111 M
b11111111111111111111111111111111 I$
b11111111111111111111111111111111 W$
b11111111111111111111111111111111 _$
0m$
bz T$
bz q$
0S
0J"
0r$
16
0n$
b0 }$
0z
0,"
0b
0f
0g
0h
0/$
0k
0.$
0y
0{
0~
0%"
0-"
0/"
1+$
0*$
17"
1u#
#350
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 w"
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 5#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 E#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 Z#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 _#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 d#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 i#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 n#
08#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1x1111x11x111111 e"
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1x1111x11x111111 4#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1x1111x11x111111 Y#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1x1111x11x111111 [#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1x1111x11x111111 `#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1x1111x11x111111 e#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1x1111x11x111111 j#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1x1111x11x111111 o#
0.#
1-#
0)#
0$#
1"#
0!#
1}"
18"
1v#
#400
1m
0B
#425
0_"
0/#
00#
1O
1P
b11 ,
b11 [
1w#
1w
1j
b0 I%
00$
0i"
0h"
1k#
1p#
1m"
0n"
0l"
0j"
b0 r"
0k"
1W#
1S#
1^#
1h#
1m#
1r#
0U#
0t"
0p"
1c#
0q"
0y"
1a#
0x"
1\#
1f#
1O#
1Q#
0u"
1N#
17#
0v"
1?#
1g"
1L#
0{"
1f"
1R#
1J#
1B#
1I#
1G#
1<#
1:#
0o"
1P#
1d"
1A#
1D#
1c"
0|"
1Z
1V
1U
bz |$
1:
0_
0^
0]
09#
bz {$
bz \$
10
1X
1!
1/
1.
1-
1+
1*
1)
1(
1+#
b10000 G$
b111z1111z1z11z1z11z11z11z11111111111111111111111111111111111111 e"
b111z1111z1z11z1z11z11z11z11111111111111111111111111111111111111 4#
b111z1111z1z11z1z11z11z11z11111111111111111111111111111111111111 Y#
b111z1111z1z11z1z11z11z11z11111111111111111111111111111111111111 [#
b111z1111z1z11z1z11z11z11z11111111111111111111111111111111111111 `#
b111z1111z1z11z1z11z11z11z11111111111111111111111111111111111111 e#
b111z1111z1z11z1z11z11z11z11111111111111111111111111111111111111 j#
b111z1111z1z11z1z11z11z11z11111111111111111111111111111111111111 o#
b0z0000z0z00z0z00z00z00z00000000000000000000000000000000000000 w"
b0z0000z0z00z0z00z00z00z00000000000000000000000000000000000000 5#
b0z0000z0z00z0z00z00z00z00000000000000000000000000000000000000 E#
b0z0000z0z00z0z00z00z00z00000000000000000000000000000000000000 Z#
b0z0000z0z00z0z00z00z00z00000000000000000000000000000000000000 _#
b0z0000z0z00z0z00z00z00z00000000000000000000000000000000000000 d#
b0z0000z0z00z0z00z00z00z00000000000000000000000000000000000000 i#
b0z0000z0z00z0z00z00z00z00000000000000000000000000000000000000 n#
0T#
0R
bz f$
bz d$
0Q$
bz Q
bz @"
bz L$
bz X$
bz j$
bz Z$
0"
12
15
0Y"
1,$
b0 H$
b0 %#
b0 '#
b0 X#
0d
0e
0o
0q
0|
0}
0&"
0'"
0*"
0P$
0+"
00"
0O$
01"
02"
0r
0`$
0a$
0s
09
0."
1&#
0z"
0s"
1=#
1a"
0Z"
0`"
b11 ##
0-$
0~"
1`
0t#
#500
07"
0u#
#550
08"
0v#
#600
0m
1B
#610
0s#
b11 K%
1I
#625
0`
1t#
#700
1x#
1y#
1"%
1?%
1P"
0<%
1Q"
1p
17"
1u#
#750
18"
1v#
#800
bz z$
bz e$
bz y$
bz x$
bz g$
bz w$
bz t
bz B"
bz M$
bz c$
bz k$
0D"
0E"
0G"
0H"
0L
0>"
0?"
1="
1<"
1m
0B
#825
1~"
1-$
1`
0t#
#900
07"
0u#
#950
08"
0v#
#1000
0m
1B
#1025
0`
1t#
#1100
b0 G$
1e
b10000 H$
17"
1u#
#1150
0+#
1Y"
0&#
18"
1v#
#1200
1m
0B
#1225
1`
0t#
#1300
07"
0u#
#1350
08"
0v#
#1400
0m
1B
#1425
0`
1t#
#1500
b10000 G$
b0 H$
17"
1u#
#1550
18"
1v#
#1600
1m
0B
#1625
1`
0t#
#1700
07"
0u#
#1750
08"
0v#
#1800
0m
1B
#1810
1R$
0F
0:"
b1000000 !%
b1000000 3%
b10000 K
b110111010000000001000000 =
b1 K%
#1825
0`
1t#
#1900
b0 G$
b10000 H$
17"
1u#
#1950
18"
1v#
#2000
1m
0B
#2025
1`
0t#
#2100
07"
0u#
#2150
08"
0v#
#2200
0m
1B
#2210
1_"
01
0:
1c
0H%
14%
0V
1^
0+
0*
0C
#2225
0`
1t#
#2300
b1000 G$
b0 H$
1*$
17"
1u#
#2350
1+#
0Y"
1&#
18"
1v#
#2400
1m
0B
#2425
1`
0t#
#2500
07"
0u#
#2550
08"
0v#
#2600
0m
1B
#2610
0J$
0K$
0Z
1_
0.
0-
b101 K%
0H
#2625
0`
1t#
#2700
b1010 G$
1~#
1"$
1|#
b1000 H$
17"
1u#
#2750
18"
1v#
#2800
1m
0B
#2825
1`
0t#
#2900
07"
0u#
#2950
08"
0v#
#3000
0m
1B
#3025
0`
1t#
#3100
b0 v$
b1010101 '
b1010101 &
b1010101 N$
b1010101 l$
b1111111101010101 T
b0zzzzzzzz d$
b0zzzzzzzz f$
b11111111 =%
0A"
b11111111 ]$
b11111111 [$
08
b111111110000000011111111 $
b111111110000000011111111 v
b111111110000000011111111 V$
b111111110000000011111111 Y$
b111111110000000011111111 #%
b111111110000000011111111 #
b111111110000000011111111 M
b111111110000000011111111 I$
b111111110000000011111111 W$
b111111110000000011111111 _$
b1010101 p$
04
07
b0zzzzzzzz00000000zzzzzzzz S$
b0zzzzzzzz00000000zzzzzzzz b$
1m$
b0zzzzzzzz00000000zzzzzzzz T$
b0zzzzzzzz00000000zzzzzzzz q$
b11110 G$
1|#
1~#
1"$
1f
1h
1k
b1010 H$
17"
1u#
#3150
18"
1v#
#3200
1m
0B
#3225
1`
0t#
#3300
07"
0u#
#3350
08"
0v#
#3400
0m
1B
#3425
0`
1t#
#3500
b11 G$
1|#
1~#
1"$
b11110 H$
17"
1u#
#3550
18"
1v#
#3600
1m
0B
#3625
1`
0t#
#3700
07"
0u#
#3750
08"
0v#
#3800
0m
1B
#3825
0`
1t#
#3900
b10011 G$
1|#
1~#
1"$
b11 H$
17"
1u#
#3950
18"
1v#
#4000
1m
0B
#4025
1`
0t#
#4100
07"
0u#
#4150
08"
0v#
#4200
0m
1B
#4225
0`
1t#
#4300
b1010101zzzzzzzz d$
b1010101zzzzzzzz f$
b111111111 =%
b101010111111111 ]$
b101010111111111 [$
b1010101111111110101010111111111 $
b1010101111111110101010111111111 v
b1010101111111110101010111111111 V$
b1010101111111110101010111111111 Y$
b1010101111111110101010111111111 #%
b1010101111111110101010111111111 #
b1010101111111110101010111111111 M
b1010101111111110101010111111111 I$
b1010101111111110101010111111111 W$
b1010101111111110101010111111111 _$
b1010101zzzzzzzz01010101zzzzzzzz S$
b1010101zzzzzzzz01010101zzzzzzzz b$
b1010101zzzzzzzz01010101zzzzzzzz T$
b1010101zzzzzzzz01010101zzzzzzzz q$
b1010101 v$
1/#
10#
0O
0P
b0 ,
b0 [
0w#
0w
10$
b1001 G$
1{#
0|#
1~#
1"$
b10011 H$
17"
1u#
#4350
18"
1v#
#4400
1m
0B
#4425
0a"
1Z"
1`"
b0 ##
1`
0t#
#4500
07"
0u#
#4550
08"
0v#
#4600
0_"
0/#
00#
1O
1P
1a"
0Z"
0`"
b11 ,
b11 [
1w#
1w
b11 ##
00$
1J$
1K$
11
1:
0c
04%
1Z
1V
0_
0^
1.
1-
1+
1*
1H
1C
0m
1B
#4610
b10 K%
#4625
0`
1t#
#4700
18
17
b11001 G$
0{#
1~#
0"$
0f
b1001 H$
0*$
17"
1u#
#4750
0+#
1Y"
0&#
18"
1v#
#4800
1m
0B
#4825
1`
0t#
#4900
07"
0u#
#4950
08"
0v#
#5000
0m
1B
#5025
0`
1t#
#5100
b11111111 p$
b11111111 '
b11111111 &
b11111111 N$
b11111111 l$
b1111111111111111 T
14
b0 G$
1~#
0k
b11001 H$
17"
1u#
#5150
18"
1v#
#5200
1m
0B
#5225
1`
0t#
#5300
07"
0u#
#5350
08"
0v#
#5400
0m
1B
#5410
0R$
1F
1:"
b1111100 !%
b1111100 3%
b11111 K
b11111111111111111111111111111111 =
#5425
0`
1t#
#5500
b10000 G$
0~#
b0 H$
17"
1u#
#5550
18"
1v#
#5600
1m
0B
#5625
1`
0t#
#5700
07"
0u#
#5750
08"
0v#
#5800
0m
1B
#5825
0`
1t#
#5900
bz d$
bz f$
1A"
b1111111111111111 ]$
b1111111111111111 [$
bz p$
bz S$
bz b$
b11111111111111111111111111111111 $
b11111111111111111111111111111111 v
b11111111111111111111111111111111 V$
b11111111111111111111111111111111 Y$
b11111111111111111111111111111111 #%
b11111111111111111111111111111111 #
b11111111111111111111111111111111 M
b11111111111111111111111111111111 I$
b11111111111111111111111111111111 W$
b11111111111111111111111111111111 _$
0m$
bz T$
bz q$
b0 G$
0h
b10000 H$
17"
1u#
#5950
18"
1v#
#6000
1m
0B
#6025
1`
0t#
#6100
07"
0u#
#6150
08"
0v#
#6200
0m
1B
#6210
