{"files":[{"patch":"@@ -686,0 +686,4 @@\n+void MacroAssembler::zext_b(Register Rd, Register Rs) {\n+  andi(Rd, Rs, 0xFF);\n+}\n+\n@@ -3440,2 +3444,7 @@\n-  slli(dst, src, XLEN - bits);\n-  srli(dst, dst, XLEN - bits);\n+\n+  if (bits == 8) {\n+    zext_b(dst, src);\n+  } else {\n+    slli(dst, src, XLEN - bits);\n+    srli(dst, dst, XLEN - bits);\n+  }\n","filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp","additions":11,"deletions":2,"binary":false,"changes":13,"status":"modified"},{"patch":"@@ -406,0 +406,1 @@\n+  void zext_b(Register Rd, Register Rs);\n","filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp","additions":1,"deletions":0,"binary":false,"changes":1,"status":"modified"}]}