ARM GAS  /tmp/ccXgAUhV.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"arm_depthwise_conv_s8_opt.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.arm_depthwise_conv_s8_opt,"ax",%progbits
  18              		.align	1
  19              		.global	arm_depthwise_conv_s8_opt
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	arm_depthwise_conv_s8_opt:
  27              	.LVL0:
  28              	.LFB47:
  29              		.file 1 "Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_con
   1:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** /*
   2:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****  * SPDX-FileCopyrightText: Copyright 2010-2023 Arm Limited and/or its affiliates <open-source-offic
   3:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****  *
   4:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****  * SPDX-License-Identifier: Apache-2.0
   5:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****  *
   6:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
   7:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****  * not use this file except in compliance with the License.
   8:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****  * You may obtain a copy of the License at
   9:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****  *
  10:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****  * www.apache.org/licenses/LICENSE-2.0
  11:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****  *
  12:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****  * Unless required by applicable law or agreed to in writing, software
  13:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  14:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  15:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****  * See the License for the specific language governing permissions and
  16:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****  * limitations under the License.
  17:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****  */
  18:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
  19:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** /* ----------------------------------------------------------------------
  20:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****  * Project:      CMSIS NN Library
  21:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****  * Title:        arm_depthwise_conv_s8_opt.c
  22:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****  * Description:  Optimized s8 depthwise separable convolution function for
  23:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****  *               channel multiplier of 1.
  24:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****  *
  25:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****  * $Date:        30 January 2023
  26:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****  * $Revision:    V.3.3.0
  27:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****  *
  28:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****  * Target :  Arm(R) M-Profile Architecture
  29:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****  *
ARM GAS  /tmp/ccXgAUhV.s 			page 2


  30:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****  * -------------------------------------------------------------------- */
  31:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
  32:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** #include "arm_nnfunctions.h"
  33:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** #include "arm_nnsupportfunctions.h"
  34:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
  35:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** /**
  36:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****  *  @ingroup Public
  37:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****  */
  38:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
  39:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** /**
  40:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****  * @addtogroup NNConv
  41:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****  * @{
  42:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****  */
  43:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
  44:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** /*
  45:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****  * Optimized s8 depthwise convolution function with constraint that in_channel equals out_channel
  46:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****  *
  47:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****  *  Refer prototype header file for details.
  48:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****  *
  49:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****  */
  50:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
  51:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** arm_cmsis_nn_status arm_depthwise_conv_s8_opt(const cmsis_nn_context *ctx,
  52:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                                               const cmsis_nn_dw_conv_params *dw_conv_params,
  53:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                                               const cmsis_nn_per_channel_quant_params *quant_params
  54:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                                               const cmsis_nn_dims *input_dims,
  55:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                                               const int8_t *input,
  56:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                                               const cmsis_nn_dims *filter_dims,
  57:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                                               const int8_t *kernel,
  58:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                                               const cmsis_nn_dims *bias_dims,
  59:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                                               const int32_t *bias,
  60:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                                               const cmsis_nn_dims *output_dims,
  61:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                                               int8_t *output)
  62:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** {
  30              		.loc 1 62 1 view -0
  31              		.cfi_startproc
  32              		@ args = 28, pretend = 0, frame = 120
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 62 1 is_stmt 0 view .LVU1
  35 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 36
  38              		.cfi_offset 4, -36
  39              		.cfi_offset 5, -32
  40              		.cfi_offset 6, -28
  41              		.cfi_offset 7, -24
  42              		.cfi_offset 8, -20
  43              		.cfi_offset 9, -16
  44              		.cfi_offset 10, -12
  45              		.cfi_offset 11, -8
  46              		.cfi_offset 14, -4
  47 0004 9FB0     		sub	sp, sp, #124
  48              	.LCFI1:
  49              		.cfi_def_cfa_offset 160
  50 0006 1E46     		mov	r6, r3
  51 0008 299D     		ldr	r5, [sp, #164]
  52 000a DDF8B490 		ldr	r9, [sp, #180]
  63:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
ARM GAS  /tmp/ccXgAUhV.s 			page 3


  64:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     const int32_t input_ch = input_dims->c;
  53              		.loc 1 64 5 is_stmt 1 view .LVU2
  54              		.loc 1 64 19 is_stmt 0 view .LVU3
  55 000e D3F80CA0 		ldr	r10, [r3, #12]
  56              	.LVL1:
  65:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     const int32_t output_ch = output_dims->c;
  57              		.loc 1 65 5 is_stmt 1 view .LVU4
  58              		.loc 1 65 19 is_stmt 0 view .LVU5
  59 0012 D9F80C30 		ldr	r3, [r9, #12]
  60              	.LVL2:
  61              		.loc 1 65 19 view .LVU6
  62 0016 1193     		str	r3, [sp, #68]
  63              	.LVL3:
  66:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
  67:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     /* Check depth multiplier is 1 */
  68:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     if (input_ch != output_ch)
  64              		.loc 1 68 5 is_stmt 1 view .LVU7
  65              		.loc 1 68 8 is_stmt 0 view .LVU8
  66 0018 9A45     		cmp	r10, r3
  67 001a 40F0F682 		bne	.L46
  68 001e 0746     		mov	r7, r0
  69 0020 0C46     		mov	r4, r1
  70 0022 9046     		mov	r8, r2
  69:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     {
  70:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****         return ARM_CMSIS_NN_ARG_ERROR;
  71:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     }
  72:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
  73:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     if (ctx->buf == NULL && arm_depthwise_conv_s8_opt_get_buffer_size(input_dims, filter_dims) > 0)
  71              		.loc 1 73 5 is_stmt 1 view .LVU9
  72              		.loc 1 73 12 is_stmt 0 view .LVU10
  73 0024 0368     		ldr	r3, [r0]
  74              	.LVL4:
  75              		.loc 1 73 8 view .LVU11
  76 0026 002B     		cmp	r3, #0
  77 0028 28D0     		beq	.L58
  78              	.LVL5:
  79              	.L3:
  74:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     {
  75:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****         return ARM_CMSIS_NN_ARG_ERROR;
  76:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     }
  77:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** #ifdef ARM_MATH_DSP
  78:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     (void)bias_dims;
  80              		.loc 1 78 5 is_stmt 1 view .LVU12
  79:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     const int32_t input_x = input_dims->w;
  81              		.loc 1 79 5 view .LVU13
  82              		.loc 1 79 19 is_stmt 0 view .LVU14
  83 002a B368     		ldr	r3, [r6, #8]
  84 002c 1493     		str	r3, [sp, #80]
  85              	.LVL6:
  80:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     const int32_t input_y = input_dims->h;
  86              		.loc 1 80 5 is_stmt 1 view .LVU15
  87              		.loc 1 80 19 is_stmt 0 view .LVU16
  88 002e 7368     		ldr	r3, [r6, #4]
  89              	.LVL7:
  90              		.loc 1 80 19 view .LVU17
  91 0030 1593     		str	r3, [sp, #84]
  92              	.LVL8:
ARM GAS  /tmp/ccXgAUhV.s 			page 4


  81:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     const int32_t kernel_x = filter_dims->w;
  93              		.loc 1 81 5 is_stmt 1 view .LVU18
  94              		.loc 1 81 19 is_stmt 0 view .LVU19
  95 0032 AB68     		ldr	r3, [r5, #8]
  96              	.LVL9:
  97              		.loc 1 81 19 view .LVU20
  98 0034 0D93     		str	r3, [sp, #52]
  99              	.LVL10:
  82:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     const int32_t kernel_y = filter_dims->h;
 100              		.loc 1 82 5 is_stmt 1 view .LVU21
 101              		.loc 1 82 19 is_stmt 0 view .LVU22
 102 0036 6B68     		ldr	r3, [r5, #4]
 103              	.LVL11:
 104              		.loc 1 82 19 view .LVU23
 105 0038 0B93     		str	r3, [sp, #44]
 106              	.LVL12:
  83:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     const int32_t pad_x = dw_conv_params->padding.w;
 107              		.loc 1 83 5 is_stmt 1 view .LVU24
 108              		.loc 1 83 19 is_stmt 0 view .LVU25
 109 003a 6369     		ldr	r3, [r4, #20]
 110              	.LVL13:
 111              		.loc 1 83 19 view .LVU26
 112 003c 1693     		str	r3, [sp, #88]
 113              	.LVL14:
  84:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     const int32_t pad_y = dw_conv_params->padding.h;
 114              		.loc 1 84 5 is_stmt 1 view .LVU27
 115              		.loc 1 84 19 is_stmt 0 view .LVU28
 116 003e A369     		ldr	r3, [r4, #24]
 117              	.LVL15:
 118              		.loc 1 84 19 view .LVU29
 119 0040 1B93     		str	r3, [sp, #108]
 120              	.LVL16:
  85:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     const int32_t stride_x = dw_conv_params->stride.w;
 121              		.loc 1 85 5 is_stmt 1 view .LVU30
 122              		.loc 1 85 19 is_stmt 0 view .LVU31
 123 0042 E368     		ldr	r3, [r4, #12]
 124              	.LVL17:
 125              		.loc 1 85 19 view .LVU32
 126 0044 1793     		str	r3, [sp, #92]
 127              	.LVL18:
  86:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     const int32_t stride_y = dw_conv_params->stride.h;
 128              		.loc 1 86 5 is_stmt 1 view .LVU33
 129              		.loc 1 86 19 is_stmt 0 view .LVU34
 130 0046 2369     		ldr	r3, [r4, #16]
 131              	.LVL19:
 132              		.loc 1 86 19 view .LVU35
 133 0048 1C93     		str	r3, [sp, #112]
 134              	.LVL20:
  87:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     const int32_t *output_shift = quant_params->shift;
 135              		.loc 1 87 5 is_stmt 1 view .LVU36
 136              		.loc 1 87 20 is_stmt 0 view .LVU37
 137 004a D8F80430 		ldr	r3, [r8, #4]
 138              	.LVL21:
 139              		.loc 1 87 20 view .LVU38
 140 004e 1893     		str	r3, [sp, #96]
 141              	.LVL22:
  88:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     const int32_t *output_mult = quant_params->multiplier;
ARM GAS  /tmp/ccXgAUhV.s 			page 5


 142              		.loc 1 88 5 is_stmt 1 view .LVU39
 143              		.loc 1 88 20 is_stmt 0 view .LVU40
 144 0050 D8F80030 		ldr	r3, [r8]
 145              	.LVL23:
 146              		.loc 1 88 20 view .LVU41
 147 0054 1993     		str	r3, [sp, #100]
 148              	.LVL24:
  89:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     const int32_t output_x = output_dims->w;
 149              		.loc 1 89 5 is_stmt 1 view .LVU42
 150              		.loc 1 89 19 is_stmt 0 view .LVU43
 151 0056 D9F80830 		ldr	r3, [r9, #8]
 152              	.LVL25:
 153              		.loc 1 89 19 view .LVU44
 154 005a 1393     		str	r3, [sp, #76]
 155              	.LVL26:
  90:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     const int32_t output_y = output_dims->h;
 156              		.loc 1 90 5 is_stmt 1 view .LVU45
 157              		.loc 1 90 19 is_stmt 0 view .LVU46
 158 005c D9F80430 		ldr	r3, [r9, #4]
 159              	.LVL27:
 160              		.loc 1 90 19 view .LVU47
 161 0060 1D93     		str	r3, [sp, #116]
 162              	.LVL28:
  91:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     const int32_t output_offset = dw_conv_params->output_offset;
 163              		.loc 1 91 5 is_stmt 1 view .LVU48
 164              		.loc 1 91 19 is_stmt 0 view .LVU49
 165 0062 6368     		ldr	r3, [r4, #4]
 166              	.LVL29:
 167              		.loc 1 91 19 view .LVU50
 168 0064 0793     		str	r3, [sp, #28]
 169              	.LVL30:
  92:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     const int32_t input_offset = dw_conv_params->input_offset;
 170              		.loc 1 92 5 is_stmt 1 view .LVU51
 171              		.loc 1 92 19 is_stmt 0 view .LVU52
 172 0066 2368     		ldr	r3, [r4]
 173              	.LVL31:
 174              		.loc 1 92 19 view .LVU53
 175 0068 0E93     		str	r3, [sp, #56]
 176              	.LVL32:
  93:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     const int32_t output_activation_min = dw_conv_params->activation.min;
 177              		.loc 1 93 5 is_stmt 1 view .LVU54
 178              		.loc 1 93 19 is_stmt 0 view .LVU55
 179 006a 636A     		ldr	r3, [r4, #36]
 180              	.LVL33:
 181              		.loc 1 93 19 view .LVU56
 182 006c 0893     		str	r3, [sp, #32]
 183              	.LVL34:
  94:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     const int32_t output_activation_max = dw_conv_params->activation.max;
 184              		.loc 1 94 5 is_stmt 1 view .LVU57
 185              		.loc 1 94 19 is_stmt 0 view .LVU58
 186 006e A36A     		ldr	r3, [r4, #40]
 187              	.LVL35:
 188              		.loc 1 94 19 view .LVU59
 189 0070 0993     		str	r3, [sp, #36]
 190              	.LVL36:
  95:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     int16_t *buffer_a = (int16_t *)ctx->buf;
 191              		.loc 1 95 5 is_stmt 1 view .LVU60
ARM GAS  /tmp/ccXgAUhV.s 			page 6


 192              		.loc 1 95 14 is_stmt 0 view .LVU61
 193 0072 3B68     		ldr	r3, [r7]
 194              	.LVL37:
 195              		.loc 1 95 14 view .LVU62
 196 0074 0F93     		str	r3, [sp, #60]
 197              	.LVL38:
  96:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
  97:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     #ifdef ARM_MATH_MVEI
  98:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     /* Generate two columns from the input tensor */
  99:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     int8_t *lhs_buffer = (int8_t *)buffer_a;
 100:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     int8_t *out = output;
 101:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     int padded = 0;
 102:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     int buffer_count = 0;
 103:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     const int32_t kernel_size = kernel_x * kernel_y;
 104:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
 105:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     const int32_t ch_loop = (input_ch + (CH_IN_BLOCK_MVE - 1)) / CH_IN_BLOCK_MVE;
 106:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     int32_t remaining_ch = output_ch;
 107:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     int32_t active_ch = MIN(CH_IN_BLOCK_MVE, remaining_ch);
 108:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     remaining_ch -= CH_IN_BLOCK_MVE;
 109:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
 110:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     for (int i_ch = 0; i_ch < ch_loop; i_ch++)
 111:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     {
 112:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****         out = output + i_ch * CH_IN_BLOCK_MVE;
 113:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****         const int8_t *input_slice = input + (i_ch * CH_IN_BLOCK_MVE);
 114:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
 115:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****         for (int i_out_y = 0, base_idx_y = -pad_y; i_out_y < output_y; base_idx_y += stride_y, i_ou
 116:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****         {
 117:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             for (int i_out_x = 0, base_idx_x = -pad_x; i_out_x < output_x; base_idx_x += stride_x, 
 118:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             {
 119:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 for (int i_ker_y = base_idx_y; i_ker_y < base_idx_y + kernel_y; i_ker_y++)
 120:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 {
 121:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     for (int i_ker_x = base_idx_x; i_ker_x < base_idx_x + kernel_x; i_ker_x++)
 122:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     {
 123:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                         if (i_ker_y < 0 || i_ker_y >= input_y || i_ker_x < 0 || i_ker_x >= input_x)
 124:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                         {
 125:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                             arm_memset_s8(lhs_buffer, (int8_t)-input_offset, (uint32_t)active_ch);
 126:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                             padded = 1;
 127:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                         }
 128:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                         else
 129:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                         {
 130:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                             arm_memcpy_s8(lhs_buffer,
 131:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                                           input_slice + (i_ker_y * input_x + i_ker_x) * input_ch,
 132:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                                           (uint32_t)active_ch);
 133:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                         }
 134:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                         lhs_buffer += CH_IN_BLOCK_MVE;
 135:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     }
 136:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 }
 137:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 buffer_count++;
 138:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
 139:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 if (buffer_count == 4)
 140:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 {
 141:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     const int32_t block_offset = i_ch * CH_IN_BLOCK_MVE;
 142:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     lhs_buffer = (int8_t *)buffer_a;
 143:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     if (padded == 0)
 144:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     {
 145:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                         arm_nn_depthwise_conv_nt_t_s8(lhs_buffer,
 146:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                                                       kernel + block_offset,
ARM GAS  /tmp/ccXgAUhV.s 			page 7


 147:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                                                       input_offset,
 148:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                                                       active_ch,
 149:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                                                       input_ch,
 150:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                                                       output_shift + block_offset,
 151:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                                                       output_mult + block_offset,
 152:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                                                       output_offset,
 153:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                                                       output_activation_min,
 154:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                                                       output_activation_max,
 155:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                                                       kernel_size,
 156:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                                                       bias + block_offset,
 157:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                                                       out);
 158:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     }
 159:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     else
 160:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     {
 161:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                         arm_nn_depthwise_conv_nt_t_padded_s8(lhs_buffer,
 162:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                                                              kernel + block_offset,
 163:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                                                              input_offset,
 164:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                                                              active_ch,
 165:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                                                              input_ch,
 166:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                                                              output_shift + block_offset,
 167:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                                                              output_mult + block_offset,
 168:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                                                              output_offset,
 169:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                                                              output_activation_min,
 170:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                                                              output_activation_max,
 171:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                                                              kernel_size,
 172:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                                                              bias + block_offset,
 173:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                                                              out);
 174:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                         padded = 0;
 175:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     }
 176:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     out += (4 * input_ch);
 177:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     buffer_count = 0;
 178:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 }
 179:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             }
 180:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****         }
 181:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****         /* Handle left over buffers */
 182:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****         lhs_buffer = (int8_t *)buffer_a;
 183:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
 184:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****         int8_t *out_base = out;
 185:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****         for (int i_buf = 0; i_buf < buffer_count; i_buf++)
 186:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****         {
 187:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             int32_t loop_count = (active_ch + 3) / 4;
 188:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             int32_t num_ch_to_process = active_ch;
 189:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             out = out_base + (i_buf * input_ch);
 190:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             for (int i_loop_cnt = 0, offset = i_ch * CH_IN_BLOCK_MVE; i_loop_cnt < loop_count;
 191:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                  num_ch_to_process -= 4, offset += 4, i_loop_cnt++)
 192:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             {
 193:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 const int8_t *col_0 = lhs_buffer + (kernel_size * CH_IN_BLOCK_MVE * i_buf) + (i_loo
 194:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 const int8_t *row_0 = kernel + offset;
 195:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 int32x4_t out_0 = vdupq_n_s32(0);
 196:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 if (bias)
 197:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 {
 198:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     out_0 = vldrwq_s32(&bias[offset]);
 199:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 }
 200:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
 201:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 for (int i_ker = 0; i_ker < kernel_size; i_ker++)
 202:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 {
 203:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     const int32x4_t ker_0 = vldrbq_s32(row_0);
ARM GAS  /tmp/ccXgAUhV.s 			page 8


 204:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     int32x4_t ip_0 = vldrbq_s32(col_0);
 205:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     ip_0 = vaddq_n_s32(ip_0, input_offset);
 206:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     out_0 += vmulq_s32(ip_0, ker_0);
 207:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
 208:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     col_0 += CH_IN_BLOCK_MVE;
 209:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     row_0 += input_ch;
 210:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 }
 211:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
 212:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 const int32x4_t mult = vldrwq_s32(&output_mult[offset]);
 213:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 const int32x4_t shift = vldrwq_s32(&output_shift[offset]);
 214:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
 215:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 out_0 = arm_requantize_mve_32x4(out_0, mult, shift);
 216:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 out_0 = vaddq_n_s32(out_0, output_offset);
 217:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 out_0 = vmaxq_s32(out_0, vdupq_n_s32(output_activation_min));
 218:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 out_0 = vminq_s32(out_0, vdupq_n_s32(output_activation_max));
 219:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 mve_pred16_t p = vctp32q((uint32_t)num_ch_to_process);
 220:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 vstrbq_p_s32(out, out_0, p);
 221:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
 222:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 out += 4;
 223:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             }
 224:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****         }
 225:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****         buffer_count = 0;
 226:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
 227:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****         active_ch = MIN(CH_IN_BLOCK_MVE, remaining_ch);
 228:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****         remaining_ch -= CH_IN_BLOCK_MVE;
 229:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     }
 230:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
 231:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     #else // ARM_MATH_DSP
 232:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     /* Run the following code in cores using DSP extension */
 233:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     int16_t *const col_buffer_start = buffer_a;
 198              		.loc 1 233 5 is_stmt 1 view .LVU63
 234:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     int16_t *col_buffer = col_buffer_start;
 199              		.loc 1 234 5 view .LVU64
 235:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     const int32_t *const bias_start_pos = bias;
 200              		.loc 1 235 5 view .LVU65
 236:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     const int32_t *const out_mult_start_pos = output_mult;
 201              		.loc 1 236 5 view .LVU66
 237:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     const int32_t *const out_shift_start_pos = output_shift;
 202              		.loc 1 237 5 view .LVU67
 238:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     uint16_t row_count;
 203              		.loc 1 238 5 view .LVU68
 239:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     uint16_t row_shift;
 204              		.loc 1 239 5 view .LVU69
 240:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
 241:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     for (int i_out_y = 0; i_out_y < output_y; i_out_y++)
 205              		.loc 1 241 5 view .LVU70
 206              	.LBB88:
 207              		.loc 1 241 10 view .LVU71
 208              		.loc 1 241 14 is_stmt 0 view .LVU72
 209 0076 0023     		movs	r3, #0
 210              	.LVL39:
 211              		.loc 1 241 14 view .LVU73
 212 0078 1A93     		str	r3, [sp, #104]
 213              		.loc 1 241 5 view .LVU74
 214 007a B3E2     		b	.L4
 215              	.LVL40:
 216              	.L58:
ARM GAS  /tmp/ccXgAUhV.s 			page 9


 217              		.loc 1 241 5 view .LVU75
 218              	.LBE88:
  73:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     {
 219              		.loc 1 73 29 discriminator 1 view .LVU76
 220 007c 2946     		mov	r1, r5
 221              	.LVL41:
  73:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     {
 222              		.loc 1 73 29 discriminator 1 view .LVU77
 223 007e 3046     		mov	r0, r6
 224              	.LVL42:
  73:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     {
 225              		.loc 1 73 29 discriminator 1 view .LVU78
 226 0080 FFF7FEFF 		bl	arm_depthwise_conv_s8_opt_get_buffer_size
 227              	.LVL43:
  73:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     {
 228              		.loc 1 73 26 discriminator 1 view .LVU79
 229 0084 0028     		cmp	r0, #0
 230 0086 D0DD     		ble	.L3
  75:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     }
 231              		.loc 1 75 16 view .LVU80
 232 0088 4FF0FF30 		mov	r0, #-1
 233 008c BAE2     		b	.L2
 234              	.LVL44:
 235              	.L77:
 236              	.LBB217:
 237              	.LBB89:
 238              	.LBB90:
 239              	.LBB91:
 242:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     {
 243:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****         const int16_t base_idx_y = (i_out_y * stride_y) - pad_y;
 244:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****         for (int i_out_x = 0; i_out_x < output_x; i_out_x++)
 245:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****         {
 246:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             const int16_t base_idx_x = (i_out_x * stride_x) - pad_x;
 247:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
 248:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             /* Out of bounds is only considered for the y axis as it provides a contiguous zero'ing
 249:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                along the x axis */
 250:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             const int ker_y_start = MAX(0, -base_idx_y);
 240              		.loc 1 250 37 discriminator 1 view .LVU81
 241 008e 5F42     		rsbs	r7, r3, #0
 242 0090 8EE2     		b	.L6
 243              	.LVL45:
 244              	.L78:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             /* Condition for kernel end dimension: (base_idx_y + ker_y_end) < input_y */
 252:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             const int ker_y_end = MIN(kernel_y, input_y - base_idx_y);
 253:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
 254:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             int32_t index = 0;
 255:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             if (ker_y_start != 0)
 256:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             {
 257:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 memset(&col_buffer[index], 0, (kernel_x * input_ch) * ker_y_start * sizeof(int16_t)
 245              		.loc 1 257 17 is_stmt 1 view .LVU82
 246              		.loc 1 257 57 is_stmt 0 view .LVU83
 247 0092 0D9C     		ldr	r4, [sp, #52]
 248 0094 04FB0AF5 		mul	r5, r4, r10
 249              		.loc 1 257 69 view .LVU84
 250 0098 07FB05F5 		mul	r5, r7, r5
 251              		.loc 1 257 17 view .LVU85
 252 009c 6A00     		lsls	r2, r5, #1
ARM GAS  /tmp/ccXgAUhV.s 			page 10


 253 009e 0021     		movs	r1, #0
 254 00a0 0F98     		ldr	r0, [sp, #60]
 255 00a2 FFF7FEFF 		bl	memset
 256              	.LVL46:
 258:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 index += (kernel_x * input_ch) * ker_y_start;
 257              		.loc 1 258 17 is_stmt 1 view .LVU86
 258              		.loc 1 258 17 is_stmt 0 view .LVU87
 259 00a6 CDF814B0 		str	fp, [sp, #20]
 260 00aa DDF850B0 		ldr	fp, [sp, #80]
 261 00ae A046     		mov	r8, r4
 262 00b0 CDF81090 		str	r9, [sp, #16]
 263 00b4 DDF83C90 		ldr	r9, [sp, #60]
 264              	.LVL47:
 265              		.loc 1 258 17 view .LVU88
 266 00b8 1EE0     		b	.L13
 267              	.LVL48:
 268              	.L9:
 269              	.LBB92:
 270              	.LBB93:
 271              	.LBB94:
 272              	.LBB95:
 259:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             }
 260:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
 261:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             for (int i_ker_y = ker_y_start; i_ker_y < ker_y_end; i_ker_y++)
 262:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             {
 263:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 const int32_t idx_y = base_idx_y + i_ker_y;
 264:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
 265:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 for (int i_ker_x = 0; i_ker_x < kernel_x; i_ker_x++)
 266:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 {
 267:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     const int32_t idx_x = base_idx_x + i_ker_x;
 268:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     if (idx_x < 0 || idx_x >= input_x)
 269:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     {
 270:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                         memset(&col_buffer[index], 0, input_ch * sizeof(int16_t));
 273              		.loc 1 270 25 is_stmt 1 view .LVU89
 274 00ba 4FEA4A02 		lsl	r2, r10, #1
 275 00be 0021     		movs	r1, #0
 276 00c0 09EB4500 		add	r0, r9, r5, lsl #1
 277              	.LVL49:
 278              		.loc 1 270 25 is_stmt 0 view .LVU90
 279 00c4 FFF7FEFF 		bl	memset
 280              	.LVL50:
 281              	.L11:
 271:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     }
 272:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     else
 273:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     {
 274:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                         arm_q7_to_q15_with_offset((int8_t *)input + (idx_y * input_x + idx_x) * inp
 275:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                                                   &col_buffer[index],
 276:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                                                   input_ch,
 277:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                                                   input_offset);
 278:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     }
 279:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     index += input_ch;
 282              		.loc 1 279 21 is_stmt 1 discriminator 2 view .LVU91
 283              		.loc 1 279 27 is_stmt 0 discriminator 2 view .LVU92
 284 00c8 5544     		add	r5, r5, r10
 285              	.LVL51:
 286              		.loc 1 279 27 discriminator 2 view .LVU93
 287              	.LBE95:
ARM GAS  /tmp/ccXgAUhV.s 			page 11


 265:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 {
 288              		.loc 1 265 59 is_stmt 1 discriminator 2 view .LVU94
 265:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 {
 289              		.loc 1 265 66 is_stmt 0 discriminator 2 view .LVU95
 290 00ca 0134     		adds	r4, r4, #1
 291              	.LVL52:
 292              	.L8:
 265:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 {
 293              		.loc 1 265 39 is_stmt 1 discriminator 1 view .LVU96
 265:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 {
 294              		.loc 1 265 17 is_stmt 0 discriminator 1 view .LVU97
 295 00cc 4445     		cmp	r4, r8
 296 00ce 11DA     		bge	.L59
 297              	.LBB96:
 267:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     if (idx_x < 0 || idx_x >= input_x)
 298              		.loc 1 267 21 is_stmt 1 view .LVU98
 299              	.LVL53:
 268:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     {
 300              		.loc 1 268 21 view .LVU99
 268:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     {
 301              		.loc 1 268 24 is_stmt 0 view .LVU100
 302 00d0 3019     		adds	r0, r6, r4
 303              	.LVL54:
 268:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     {
 304              		.loc 1 268 24 view .LVU101
 305 00d2 F2D4     		bmi	.L9
 268:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     {
 306              		.loc 1 268 35 discriminator 1 view .LVU102
 307 00d4 8345     		cmp	fp, r0
 308 00d6 F0DD     		ble	.L9
 274:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                                                   &col_buffer[index],
 309              		.loc 1 274 25 is_stmt 1 view .LVU103
 274:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                                                   &col_buffer[index],
 310              		.loc 1 274 86 is_stmt 0 view .LVU104
 311 00d8 009B     		ldr	r3, [sp]
 312 00da 03FB0B00 		mla	r0, r3, fp, r0
 313              	.LVL55:
 274:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                                                   &col_buffer[index],
 314              		.loc 1 274 25 view .LVU105
 315 00de BDF93830 		ldrsh	r3, [sp, #56]
 316 00e2 5246     		mov	r2, r10
 317 00e4 09EB4501 		add	r1, r9, r5, lsl #1
 318 00e8 289F     		ldr	r7, [sp, #160]
 319 00ea 0AFB0070 		mla	r0, r10, r0, r7
 320 00ee FFF7FEFF 		bl	arm_q7_to_q15_with_offset
 321              	.LVL56:
 322 00f2 E9E7     		b	.L11
 323              	.LVL57:
 324              	.L59:
 274:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                                                   &col_buffer[index],
 325              		.loc 1 274 25 view .LVU106
 326 00f4 029F     		ldr	r7, [sp, #8]
 327              	.LBE96:
 328              	.LBE94:
 329              	.LBE93:
 261:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             {
 330              		.loc 1 261 66 is_stmt 1 discriminator 2 view .LVU107
ARM GAS  /tmp/ccXgAUhV.s 			page 12


 261:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             {
 331              		.loc 1 261 73 is_stmt 0 discriminator 2 view .LVU108
 332 00f6 0137     		adds	r7, r7, #1
 333              	.LVL58:
 334              	.L13:
 261:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             {
 335              		.loc 1 261 45 is_stmt 1 discriminator 1 view .LVU109
 261:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             {
 336              		.loc 1 261 13 is_stmt 0 discriminator 1 view .LVU110
 337 00f8 049B     		ldr	r3, [sp, #16]
 338 00fa 9F42     		cmp	r7, r3
 339 00fc 05DA     		bge	.L60
 340              	.LBB98:
 263:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
 341              		.loc 1 263 17 is_stmt 1 view .LVU111
 263:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
 342              		.loc 1 263 31 is_stmt 0 view .LVU112
 343 00fe 059B     		ldr	r3, [sp, #20]
 344 0100 3B44     		add	r3, r3, r7
 345 0102 0093     		str	r3, [sp]
 346              	.LVL59:
 265:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 {
 347              		.loc 1 265 17 is_stmt 1 view .LVU113
 348              	.LBB97:
 265:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 {
 349              		.loc 1 265 22 view .LVU114
 265:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 {
 350              		.loc 1 265 26 is_stmt 0 view .LVU115
 351 0104 0024     		movs	r4, #0
 352 0106 0297     		str	r7, [sp, #8]
 265:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 {
 353              		.loc 1 265 17 view .LVU116
 354 0108 E0E7     		b	.L8
 355              	.LVL60:
 356              	.L60:
 265:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 {
 357              		.loc 1 265 17 view .LVU117
 358 010a 9946     		mov	r9, r3
 359              	.LBE97:
 360              	.LBE98:
 361              	.LBE92:
 280:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 }
 281:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             }
 282:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
 283:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             const int diff = kernel_y - ker_y_end;
 362              		.loc 1 283 13 is_stmt 1 view .LVU118
 363              	.LVL61:
 284:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             if (diff != 0)
 364              		.loc 1 284 13 view .LVU119
 365              		.loc 1 284 16 is_stmt 0 view .LVU120
 366 010c 0B9B     		ldr	r3, [sp, #44]
 367 010e B3EB0909 		subs	r9, r3, r9
 368              	.LVL62:
 369              		.loc 1 284 16 view .LVU121
 370 0112 0FD1     		bne	.L61
 371              	.LVL63:
 372              	.L15:
ARM GAS  /tmp/ccXgAUhV.s 			page 13


 285:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             {
 286:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 memset(&col_buffer[index], 0, (kernel_x * input_ch) * diff * sizeof(int16_t));
 287:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             }
 288:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
 289:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             row_count = output_ch / 4;
 373              		.loc 1 289 13 is_stmt 1 view .LVU122
 374              		.loc 1 289 35 is_stmt 0 view .LVU123
 375 0114 119A     		ldr	r2, [sp, #68]
 376 0116 1346     		mov	r3, r2
 377 0118 002A     		cmp	r2, #0
 378 011a 19DB     		blt	.L62
 379              	.L16:
 380              		.loc 1 289 23 view .LVU124
 381 011c C3F38F03 		ubfx	r3, r3, #2, #16
 382 0120 0C93     		str	r3, [sp, #48]
 383              	.LVL64:
 290:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             row_shift = 0;
 384              		.loc 1 290 13 is_stmt 1 view .LVU125
 291:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             bias = bias_start_pos;
 385              		.loc 1 291 13 view .LVU126
 292:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             output_mult = out_mult_start_pos;
 386              		.loc 1 292 13 view .LVU127
 293:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             output_shift = out_shift_start_pos;
 387              		.loc 1 293 13 view .LVU128
 294:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
 295:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             while (row_count)
 388              		.loc 1 295 13 view .LVU129
 292:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             output_shift = out_shift_start_pos;
 389              		.loc 1 292 25 is_stmt 0 view .LVU130
 390 0122 199B     		ldr	r3, [sp, #100]
 391 0124 0593     		str	r3, [sp, #20]
 293:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             output_shift = out_shift_start_pos;
 392              		.loc 1 293 26 view .LVU131
 393 0126 189B     		ldr	r3, [sp, #96]
 394 0128 0493     		str	r3, [sp, #16]
 395              	.LVL65:
 291:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             output_mult = out_mult_start_pos;
 396              		.loc 1 291 18 view .LVU132
 397 012a 2C9B     		ldr	r3, [sp, #176]
 398 012c 0A93     		str	r3, [sp, #40]
 290:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             bias = bias_start_pos;
 399              		.loc 1 290 23 view .LVU133
 400 012e 0023     		movs	r3, #0
 401 0130 0693     		str	r3, [sp, #24]
 402              		.loc 1 295 19 view .LVU134
 403 0132 81E1     		b	.L17
 404              	.LVL66:
 405              	.L61:
 286:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             }
 406              		.loc 1 286 17 is_stmt 1 view .LVU135
 286:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             }
 407              		.loc 1 286 57 is_stmt 0 view .LVU136
 408 0134 0D9B     		ldr	r3, [sp, #52]
 409 0136 03FB0AF3 		mul	r3, r3, r10
 286:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             }
 410              		.loc 1 286 69 view .LVU137
 411 013a 09FB03F9 		mul	r9, r9, r3
ARM GAS  /tmp/ccXgAUhV.s 			page 14


 412              	.LVL67:
 286:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             }
 413              		.loc 1 286 17 view .LVU138
 414 013e 4FEA4902 		lsl	r2, r9, #1
 415 0142 0021     		movs	r1, #0
 416 0144 0F9B     		ldr	r3, [sp, #60]
 417 0146 03EB4500 		add	r0, r3, r5, lsl #1
 418 014a FFF7FEFF 		bl	memset
 419              	.LVL68:
 420 014e E1E7     		b	.L15
 421              	.L62:
 289:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             row_shift = 0;
 422              		.loc 1 289 35 view .LVU139
 423 0150 D31C     		adds	r3, r2, #3
 424 0152 E3E7     		b	.L16
 425              	.LVL69:
 426              	.L50:
 427              	.LBB99:
 296:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             {
 297:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 int32_t sum = 0;
 298:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 int32_t sum_2 = 0;
 299:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 int32_t sum_3 = 0;
 300:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 int32_t sum_4 = 0;
 428              		.loc 1 300 25 view .LVU140
 429 0154 4FF00008 		mov	r8, #0
 299:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 int32_t sum_4 = 0;
 430              		.loc 1 299 25 view .LVU141
 431 0158 C146     		mov	r9, r8
 298:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 int32_t sum_3 = 0;
 432              		.loc 1 298 25 view .LVU142
 433 015a 4246     		mov	r2, r8
 297:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 int32_t sum_2 = 0;
 434              		.loc 1 297 25 view .LVU143
 435 015c 4646     		mov	r6, r8
 436 015e 7AE1     		b	.L18
 437              	.LVL70:
 438              	.L20:
 439              	.LBB100:
 301:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 if (bias)
 302:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 {
 303:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     sum = *bias++;
 304:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     sum_2 = *bias++;
 305:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     sum_3 = *bias++;
 306:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     sum_4 = *bias++;
 307:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 }
 308:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
 309:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 uint16_t col_count = (kernel_x * kernel_y) / 2;
 310:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 int16_t *col_pos = col_buffer_start + row_shift;
 311:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 const int8_t *row_pos = kernel + row_shift;
 312:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 row_shift += 4;
 313:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
 314:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 while (col_count)
 315:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 {
 316:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     /* General idea is to read 4 + 4 (input, kernel) pair and re-arrange them in th
 317:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     use in a SMLAD instruction . One run of this loop produces 4 partial outputs wi
 318:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     /* Note: variable names can be improved here to align with rows and columns. */
 319:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     int32_t ip_a1, ip_a2, ip_b1, ip_b2, op_a, op_b, op_c;
ARM GAS  /tmp/ccXgAUhV.s 			page 15


 440              		.loc 1 319 21 is_stmt 1 view .LVU144
 320:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     /* Read 4 weights */
 321:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     ip_b1 = arm_nn_read_s8x4(row_pos);
 441              		.loc 1 321 21 view .LVU145
 442              		.loc 1 321 21 is_stmt 0 view .LVU146
 443              	.LBE100:
 444              	.LBE99:
 445              	.LBE91:
 446              	.LBE90:
 447              	.LBE89:
 448              	.LBE217:
 449              		.file 2 "Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h"
   1:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /*
   2:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * SPDX-FileCopyrightText: Copyright 2010-2023 Arm Limited and/or its affiliates <open-source-offic
   3:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
   4:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * SPDX-License-Identifier: Apache-2.0
   5:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
   6:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
   7:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * not use this file except in compliance with the License.
   8:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * You may obtain a copy of the License at
   9:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
  10:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * www.apache.org/licenses/LICENSE-2.0
  11:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
  12:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Unless required by applicable law or agreed to in writing, software
  13:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  14:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  15:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * See the License for the specific language governing permissions and
  16:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * limitations under the License.
  17:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
  18:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  19:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /* ----------------------------------------------------------------------
  20:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Project:      CMSIS NN Library
  21:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Title:        arm_nnsupportfunctions.h
  22:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Description:  Public header file of support functions for CMSIS NN Library
  23:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
  24:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * $Date:        13 Februari 2023
  25:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * $Revision:    V.15.0.0
  26:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
  27:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Target :  Arm(R) M-Profile Architecture
  28:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * -------------------------------------------------------------------- */
  29:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  30:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #ifndef _ARM_NNSUPPORTFUNCTIONS_H_
  31:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define _ARM_NNSUPPORTFUNCTIONS_H_
  32:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  33:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #include "Internal/arm_nn_compiler.h"
  34:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #include "arm_nn_math_types.h"
  35:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #include "arm_nn_types.h"
  36:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  37:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #include <stdbool.h>
  38:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  39:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #ifdef __cplusplus
  40:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** extern "C" {
  41:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #endif
  42:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  43:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define USE_FAST_DW_CONV_S16_FUNCTION(dw_conv_params, filter_dims, input_dims)                     
  44:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     (dw_conv_params->ch_mult == 1 && dw_conv_params->dilation.w == 1 && dw_conv_params->dilation.h 
  45:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****      filter_dims->w * filter_dims->h < 512)
ARM GAS  /tmp/ccXgAUhV.s 			page 16


  46:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  47:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define LEFT_SHIFT(_shift) (_shift > 0 ? _shift : 0)
  48:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define RIGHT_SHIFT(_shift) (_shift > 0 ? 0 : -_shift)
  49:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MASK_IF_ZERO(x) (x) == 0 ? ~0 : 0
  50:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MASK_IF_NON_ZERO(x) (x) != 0 ? ~0 : 0
  51:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define SELECT_USING_MASK(mask, a, b) ((mask) & (a)) ^ (~(mask) & (b))
  52:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  53:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MAX(A, B) ((A) > (B) ? (A) : (B))
  54:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MIN(A, B) ((A) < (B) ? (A) : (B))
  55:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define CLAMP(x, h, l) MAX(MIN((x), (h)), (l))
  56:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define REDUCE_MULTIPLIER(_mult) ((_mult < 0x7FFF0000) ? ((_mult + (1 << 15)) >> 16) : 0x7FFF)
  57:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  58:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // Number of channels processed in a block for DW Conv(MVE)
  59:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // Requirement: Greater than 0 & less than 128
  60:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // This can be fine tuned to match number of input channels for best performance.
  61:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // A layer with lower number of channels than CH_IN_BLOCK_MVE will result in higher
  62:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // scratch buffer usage and a layer with higher number of channels than CH_IN_BLOCK_MVE
  63:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // will result in lower scratch buffer usage.
  64:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define CH_IN_BLOCK_MVE (124)
  65:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  66:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
  67:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief definition to pack four 8 bit values.
  68:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
  69:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define PACK_S8x4_32x1(v0, v1, v2, v3)                                                             
  70:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     ((((int32_t)(v0) << 0) & (int32_t)0x000000FF) | (((int32_t)(v1) << 8) & (int32_t)0x0000FF00) | 
  71:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****      (((int32_t)(v2) << 16) & (int32_t)0x00FF0000) | (((int32_t)(v3) << 24) & (int32_t)0xFF000000))
  72:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  73:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
  74:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief definition to pack two 16 bit values.
  75:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
  76:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define PACK_Q15x2_32x1(v0, v1) (((int32_t)v0 & (int32_t)0xFFFF) | ((int32_t)v1 << 16))
  77:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  78:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
  79:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Union for SIMD access of q31/s16/s8 types
  80:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
  81:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** union arm_nnword
  82:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
  83:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t word;
  84:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     /**< q31 type */
  85:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int16_t half_words[2];
  86:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     /**< s16 type */
  87:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int8_t bytes[4];
  88:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     /**< s8 type */
  89:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** };
  90:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  91:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
  92:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Union for data type long long
  93:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
  94:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** struct arm_nn_double
  95:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
  96:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     uint32_t low;
  97:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t high;
  98:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** };
  99:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 100:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** union arm_nn_long_long
 101:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 102:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int64_t long_long;
ARM GAS  /tmp/ccXgAUhV.s 			page 17


 103:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     struct arm_nn_double word;
 104:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** };
 105:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 106:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 107:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @defgroup groupSupport Private
 108:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 109:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Internal Support functions. Not intended to be called direclty by a CMSIS-NN user.
 110:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 111:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 112:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 113:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 114:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @defgroup supportConversion Data Conversion
 115:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 116:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Perform data type conversion in-between neural network operations
 117:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 118:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 119:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 120:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 121:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Converts the elements from a s8 vector to a s16 vector with an added offset
 122:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    src        pointer to the s8 input vector
 123:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]   dst        pointer to the s16 output vector
 124:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    block_size length of the input vector
 125:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    offset     s8 offset to be added to each input vector element.
 126:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 127:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * \par Description:
 128:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 129:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * The equation used for the conversion process is:
 130:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 131:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * <pre>
 132:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *  dst[n] = (int16_t) src[n] + offset;   0 <= n < block_size.
 133:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * </pre>
 134:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 135:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 136:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** void arm_q7_to_q15_with_offset(const int8_t *src, int16_t *dst, uint32_t block_size, int16_t offset
 137:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 138:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 139:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Depthwise conv on an im2col buffer where the input channel equals output channel.
 140:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    row     pointer to row
 141:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    col     pointer to im2col buffer, always consists of 2 columns.
 142:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    num_ch   number of channels
 143:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    out_shift  pointer to per output channel requantization shift parameter.
 144:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    out_mult   pointer to per output channel requantization multiplier parameter.
 145:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    out_offset      output tensor offset.
 146:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    activation_min   minimum value to clamp the output to. Range : int8
 147:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    activation_max   maximum value to clamp the output to. Range : int8
 148:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    kernel_size   number of elements in one column.
 149:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    output_bias per output channel bias. Range : int32
 150:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]   out         pointer to output
 151:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function returns one of the two
 152:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              1. The incremented output pointer for a successful operation or
 153:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              2. NULL if implementation is not available.
 154:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 155:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @details     Supported framework: TensorFlow Lite micro.
 156:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 157:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** int8_t *arm_nn_depthwise_conv_s8_core(const int8_t *row,
 158:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int16_t *col,
 159:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const uint16_t num_ch,
ARM GAS  /tmp/ccXgAUhV.s 			page 18


 160:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t *out_shift,
 161:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t *out_mult,
 162:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t out_offset,
 163:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t activation_min,
 164:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t activation_max,
 165:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const uint16_t kernel_size,
 166:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t *const output_bias,
 167:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       int8_t *out);
 168:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 169:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 170:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief General Matrix-multiplication function with per-channel requantization.
 171:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       input_row    pointer to row operand
 172:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       input_col    pointer to col operand
 173:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_ch    number of rows of input_row
 174:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       col_batches  number of column batches. Range: 1 to 4
 175:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_shift  pointer to per output channel requantization shift parameter.
 176:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_mult   pointer to per output channel requantization multiplier parameter
 177:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_offset    output tensor offset.
 178:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       col_offset    input tensor(col) offset.
 179:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_offset    kernel offset(row). Not used.
 180:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_activation_min   minimum value to clamp the output to. Range : int8
 181:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_activation_max   maximum value to clamp the output to. Range : int8
 182:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_len       number of elements in each row
 183:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       bias          per output channel bias. Range : int32
 184:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in,out]   out           pointer to output
 185:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function returns one of the two
 186:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              1. The incremented output pointer for a successful operation or
 187:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              2. NULL if implementation is not available.
 188:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 189:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @details   Supported framework: TensorFlow Lite
 190:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 191:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** int8_t *arm_nn_mat_mult_s8(const int8_t *input_row,
 192:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int8_t *input_col,
 193:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const uint16_t output_ch,
 194:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const uint16_t col_batches,
 195:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int32_t *output_shift,
 196:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int32_t *output_mult,
 197:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int32_t out_offset,
 198:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int32_t col_offset,
 199:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int32_t row_offset,
 200:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int16_t out_activation_min,
 201:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int16_t out_activation_max,
 202:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const uint16_t row_len,
 203:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int32_t *const bias,
 204:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            int8_t *out);
 205:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 206:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Matrix-multiplication function for convolution with per-channel requantization for 16 bit
 207:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       input_a     pointer to operand A
 208:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       input_b     pointer to operand B, always consists of 2 vectors.
 209:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_ch   number of rows of A
 210:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_shift  pointer to per output channel requantization shift parameter.
 211:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_mult   pointer to per output channel requantization multiplier parameter.
 212:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       activation_min   minimum value to clamp the output to. Range : int16
 213:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       activation_max   maximum value to clamp the output to. Range : int16
 214:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       num_col_a   number of columns of A
 215:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_bias per output channel bias. Range : int64
 216:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in,out]   out_0       pointer to output
ARM GAS  /tmp/ccXgAUhV.s 			page 19


 217:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function returns one of the two
 218:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              1. The incremented output pointer for a successful operation or
 219:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              2. NULL if implementation is not available.
 220:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 221:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @details   This function does the matrix multiplication of weight matrix for all output channels
 222:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *            with 2 columns from im2col and produces two elements/output_channel. The outputs are
 223:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *            clamped in the range provided by activation min and max.
 224:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *            Supported framework: TensorFlow Lite micro.
 225:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 226:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** int16_t *arm_nn_mat_mult_kernel_s16(const int8_t *input_a,
 227:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int16_t *input_b,
 228:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int32_t output_ch,
 229:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int32_t *out_shift,
 230:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int32_t *out_mult,
 231:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int16_t activation_min,
 232:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int16_t activation_max,
 233:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int32_t num_col_a,
 234:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int64_t *const output_bias,
 235:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     int16_t *out_0);
 236:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 238:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief General Vector by Matrix multiplication with requantization and storage of result.
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_elements          number of row elements
 240:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       skipped_row_elements  number of row elements skipped due to padding.
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                        row_elements + skipped_row_elements = (kernel_x * kernel_
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_base_ref          pointer to row operand
 243:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       col_base_ref          pointer to col operand
 244:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]      out_ch                Number of output channels
 245:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       conv_params           Pointer to convolution parameters like offsets and activa
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       quant_params          Pointer to per-channel quantization parameters
 247:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       bias                  Pointer to optional per-channel bias
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]      output                Pointer to output where int8 results are stored.
 249:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function performs matrix(row_base_ref) multiplication with vector(col_base_ref) 
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *             scaled result is stored in memory.
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 252:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @details Pseudo-code
 253:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *      *output = 0
 254:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *      sum_col = 0
 255:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *      for (j = 0; j < out_ch; j++)
 256:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *      for (i = 0; i < row_elements; i++)
 257:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *          *output += row_base_ref[i] * col_base_ref[i]
 258:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *          sum_col += col_base_ref[i]
 259:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *      scale sum_col using quant_params and bias
 260:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *      store result in 'output'
 261:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 262:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 263:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 264:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_mat_mul_core_1x_s8(int32_t row_elements,
 265:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t skipped_row_elements,
 266:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int8_t *row_base_ref,
 267:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int8_t *col_base_ref,
 268:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t out_ch,
 269:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const cmsis_nn_conv_params *conv_params,
 270:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const cmsis_nn_per_channel_quant_params *quant_params
 271:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t *bias,
 272:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               int8_t *output);
 273:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
ARM GAS  /tmp/ccXgAUhV.s 			page 20


 274:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 275:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Matrix-multiplication with requantization & activation function for four rows and one col
 276:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_elements  number of row elements
 277:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       offset        offset between rows. Can be the same as row_elements.
 278:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                For e.g, in a 1x1 conv scenario with stride as 1.
 279:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_base      pointer to row operand
 280:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       col_base      pointer to col operand
 281:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_ch        Number of output channels
 282:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       conv_params   Pointer to convolution parameters like offsets and activation val
 283:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       quant_params  Pointer to per-channel quantization parameters
 284:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       bias          Pointer to per-channel bias
 285:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]      output        Pointer to output where int8 results are stored.
 286:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 287:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function returns the updated output pointer or NULL if implementation is not ava
 288:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 289:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @details Compliant to TFLM int8 specification. MVE implementation only
 290:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 291:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** int8_t *arm_nn_mat_mul_core_4x_s8(const int32_t row_elements,
 292:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const int32_t offset,
 293:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const int8_t *row_base,
 294:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const int8_t *col_base,
 295:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const int32_t out_ch,
 296:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const cmsis_nn_conv_params *conv_params,
 297:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const cmsis_nn_per_channel_quant_params *quant_params,
 298:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const int32_t *bias,
 299:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   int8_t *output);
 300:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 301:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 302:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief General Matrix-multiplication function with per-channel requantization.
 303:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *        This function assumes:
 304:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *        - LHS input matrix NOT transposed (nt)
 305:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *        - RHS input matrix transposed (t)
 306:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 307:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *  @note This operation also performs the broadcast bias addition before the requantization
 308:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 309:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  lhs                Pointer to the LHS input matrix
 310:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  rhs                Pointer to the RHS input matrix
 311:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  bias               Pointer to the bias vector. The length of this vector is equal to
 312:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * output columns (or RHS input rows)
 313:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out] dst                Pointer to the output matrix with "m" rows and "n" columns
 314:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  dst_multipliers    Pointer to the multipliers vector needed for the per-channel requ
 315:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                The length of this vector is equal to the number of output column
 316:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * rows)
 317:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  dst_shifts         Pointer to the shifts vector needed for the per-channel requantiz
 318:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * of this vector is equal to the number of output columns (or RHS input rows)
 319:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  lhs_rows           Number of LHS input rows
 320:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  rhs_rows           Number of RHS input rows
 321:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  rhs_cols           Number of LHS/RHS input columns
 322:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  lhs_offset         Offset to be applied to the LHS input value
 323:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  dst_offset         Offset to be applied the output result
 324:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  activation_min     Minimum value to clamp down the output. Range : int8
 325:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  activation_max     Maximum value to clamp up the output. Range : int8
 326:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  rhs_cols_offset    Offset between input columns. Used to handle non-unity strides
 327:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                Expected value : x * rhs_cols, where x >= 1
 328:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 329:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function returns <code>ARM_CMSIS_NN_SUCCESS</code>
 330:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
ARM GAS  /tmp/ccXgAUhV.s 			page 21


 331:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 332:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_mat_mult_nt_t_s8(const int8_t *lhs,
 333:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int8_t *rhs,
 334:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t *bias,
 335:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             int8_t *dst,
 336:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t *dst_multipliers,
 337:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t *dst_shifts,
 338:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t lhs_rows,
 339:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t rhs_rows,
 340:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t rhs_cols,
 341:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t lhs_offset,
 342:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t dst_offset,
 343:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t activation_min,
 344:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t activation_max,
 345:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t rhs_cols_offset);
 346:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 347:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 348:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief s8 Vector by Matrix (transposed) multiplication
 349:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 350:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs             Input left-hand side vector
 351:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs             Input right-hand side matrix (transposed)
 352:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      bias            Input bias
 353:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]     dst             Output vector
 354:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs_offset      Offset to be added to the input values of the left-hand side vec
 355:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                 Range: -127 to 128
 356:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_offset      Offset to be added to the output values. Range: -127 to 128
 357:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_multiplier  Output multiplier
 358:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_shift       Output shift
 359:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs_cols        Number of columns in the right-hand side input matrix
 360:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs_rows        Number of rows in the right-hand side input matrix
 361:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_min  Minimum value to clamp the output to. Range: int8
 362:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_max  Maximum value to clamp the output to. Range: int8
 363:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      address_offset  Memory position offset for dst. First output is stored at 'dst',
 364:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                 second at 'dst + address_offset' and so on. Default value is typ
 365:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 366:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return         The function returns <code>ARM_CMSIS_NN_SUCCESS</code>
 367:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 368:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 369:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_vec_mat_mult_t_s8(const int8_t *lhs,
 370:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int8_t *rhs,
 371:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t *bias,
 372:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              int8_t *dst,
 373:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t lhs_offset,
 374:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t dst_offset,
 375:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t dst_multiplier,
 376:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t dst_shift,
 377:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t rhs_cols,
 378:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t rhs_rows,
 379:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t activation_min,
 380:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t activation_max,
 381:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t address_offset);
 382:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 383:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 384:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief s16 Vector by Matrix (transposed) multiplication
 385:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 386:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs             Input left-hand side vector
 387:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs             Input right-hand side matrix (transposed)
ARM GAS  /tmp/ccXgAUhV.s 			page 22


 388:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      bias            Input bias
 389:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]     dst             Output vector
 390:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_multiplier  Output multiplier
 391:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_shift       Output shift
 392:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs_cols        Number of columns in the right-hand side input matrix
 393:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs_rows        Number of rows in the right-hand side input matrix
 394:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_min  Minimum value to clamp the output to. Range: int16
 395:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_max  Maximum value to clamp the output to. Range: int16
 396:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 397:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return         The function returns <code>ARM_CMSIS_NN_SUCCESS</code>
 398:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 399:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 400:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_vec_mat_mult_t_s16(const int16_t *lhs,
 401:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int8_t *rhs,
 402:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int64_t *bias,
 403:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               int16_t *dst,
 404:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t dst_multiplier,
 405:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t dst_shift,
 406:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t rhs_cols,
 407:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t rhs_rows,
 408:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t activation_min,
 409:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t activation_max);
 410:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 411:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 412:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief s8 Vector by Matrix (transposed) multiplication with s16 output
 413:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 414:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs             Input left-hand side vector
 415:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs             Input right-hand side matrix (transposed)
 416:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]     dst             Output vector
 417:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs_offset      Offset to be added to the input values of the left-hand side
 418:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                 vector. Range: -127 to 128
 419:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      scatter_offset  Address offset for dst. First output is stored at 'dst', the
 420:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                 second at 'dst + scatter_offset' and so on.
 421:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_multiplier  Output multiplier
 422:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_shift       Output shift
 423:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs_cols        Number of columns in the right-hand side input matrix
 424:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs_rows        Number of rows in the right-hand side input matrix
 425:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_min  Minimum value to clamp the output to. Range: int16
 426:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_max  Maximum value to clamp the output to. Range: int16
 427:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 428:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return         The function returns <code>ARM_CMSIS_NN_SUCCESS</code>
 429:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 430:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 431:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_vec_mat_mult_t_svdf_s8(const int8_t *lhs,
 432:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int8_t *rhs,
 433:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   int16_t *dst,
 434:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t lhs_offset,
 435:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t scatter_offset,
 436:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t dst_multiplier,
 437:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t dst_shift,
 438:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t rhs_cols,
 439:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t rhs_rows,
 440:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t activation_min,
 441:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t activation_max);
 442:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 443:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 444:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Depthwise convolution of transposed rhs matrix with 4 lhs matrices. To be used in padded 
ARM GAS  /tmp/ccXgAUhV.s 			page 23


 445:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *        the padding is -lhs_offset(Range: int8). Dimensions are the same for lhs and rhs.
 446:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 447:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs             Input left-hand side matrix
 448:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs             Input right-hand side matrix (transposed)
 449:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs_offset      LHS matrix offset(input offset). Range: -127 to 128
 450:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      active_ch       Subset of total_ch processed
 451:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      total_ch        Number of channels in LHS/RHS
 452:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_shift       Per channel output shift. Length of vector is equal to number of
 453:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_mult        Per channel output multiplier. Length of vector is equal to numb
 454:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_offset      Offset to be added to the output values. Range: -127 to 128
 455:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_min  Minimum value to clamp the output to. Range: int8
 456:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_max  Maximum value to clamp the output to. Range: int8
 457:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_x_col       (row_dimension * col_dimension) of LHS/RHS matrix
 458:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      output_bias     Per channel output bias. Length of vector is equal to number of 
 459:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out             Output pointer
 460:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 461:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return         The function returns one of the two
 462:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Updated output pointer if an implementation is available
 463:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - NULL if no implementation is available.
 464:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 465:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @note           If number of channels is not a multiple of 4, upto 3 elements outside the bounda
 466:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * out for the following.
 467:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output shift
 468:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output multiplier
 469:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output bias
 470:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - rhs
 471:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 472:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_depthwise_conv_nt_t_padded_s8(const int8_t *lhs,
 473:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int8_t *rhs,
 474:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t lhs_offset,
 475:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t active_ch,
 476:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t total_ch,
 477:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t *out_shift,
 478:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t *out_mult,
 479:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t out_offset,
 480:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t activation_min,
 481:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t activation_max,
 482:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const uint16_t row_x_col,
 483:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t *const output_bias,
 484:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          int8_t *out);
 485:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 486:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 487:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Depthwise convolution of transposed rhs matrix with 4 lhs matrices. To be used in non-pad
 488:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *        Dimensions are the same for lhs and rhs.
 489:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 490:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs             Input left-hand side matrix
 491:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs             Input right-hand side matrix (transposed)
 492:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs_offset      LHS matrix offset(input offset). Range: -127 to 128
 493:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      active_ch       Subset of total_ch processed
 494:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      total_ch        Number of channels in LHS/RHS
 495:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_shift       Per channel output shift. Length of vector is equal to number of
 496:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_mult        Per channel output multiplier. Length of vector is equal to numb
 497:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_offset      Offset to be added to the output values. Range: -127 to 128
 498:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_min  Minimum value to clamp the output to. Range: int8
 499:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_max  Maximum value to clamp the output to. Range: int8
 500:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_x_col       (row_dimension * col_dimension) of LHS/RHS matrix
 501:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      output_bias     Per channel output bias. Length of vector is equal to number of 
ARM GAS  /tmp/ccXgAUhV.s 			page 24


 502:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out             Output pointer
 503:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 504:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return         The function returns one of the two
 505:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Updated output pointer if an implementation is available
 506:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - NULL if no implementation is available.
 507:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 508:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @note           If number of channels is not a multiple of 4, upto 3 elements outside the bounda
 509:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * out for the following.
 510:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output shift
 511:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output multiplier
 512:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output bias
 513:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - rhs
 514:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 515:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_depthwise_conv_nt_t_s8(const int8_t *lhs,
 516:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int8_t *rhs,
 517:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t lhs_offset,
 518:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t active_ch,
 519:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t total_ch,
 520:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t *out_shift,
 521:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t *out_mult,
 522:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t out_offset,
 523:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t activation_min,
 524:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t activation_max,
 525:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const uint16_t row_x_col,
 526:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t *const output_bias,
 527:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   int8_t *out);
 528:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 529:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 530:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Depthwise convolution of transposed rhs matrix with 4 lhs matrices. To be used in non-pad
 531:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *        Dimensions are the same for lhs and rhs.
 532:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 533:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs             Input left-hand side matrix
 534:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs             Input right-hand side matrix (transposed)
 535:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      num_ch          Number of channels in LHS/RHS
 536:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_shift       Per channel output shift. Length of vector is equal to number of
 537:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_mult        Per channel output multiplier. Length of vector is equal to numb
 538:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_min  Minimum value to clamp the output to. Range: int8
 539:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_max  Maximum value to clamp the output to. Range: int8
 540:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_x_col       (row_dimension * col_dimension) of LHS/RHS matrix
 541:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      output_bias     Per channel output bias. Length of vector is equal to number of 
 542:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out             Output pointer
 543:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 544:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return         The function returns one of the two
 545:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Updated output pointer if an implementation is available
 546:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - NULL if no implementation is available.
 547:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 548:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @note           If number of channels is not a multiple of 4, upto 3 elements outside the bounda
 549:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * out for the following.
 550:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output shift
 551:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output multiplier
 552:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output bias
 553:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - rhs
 554:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 555:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** int16_t *arm_nn_depthwise_conv_nt_t_s16(const int16_t *lhs,
 556:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const int8_t *rhs,
 557:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const uint16_t num_ch,
 558:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const int32_t *out_shift,
ARM GAS  /tmp/ccXgAUhV.s 			page 25


 559:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const int32_t *out_mult,
 560:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const int32_t activation_min,
 561:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const int32_t activation_max,
 562:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const uint16_t row_x_col,
 563:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const int64_t *const output_bias,
 564:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         int16_t *out);
 565:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 566:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 567:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @brief         Read 2 s16 elements and post increment pointer.
 568:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @param[in]     in_q15   Pointer to pointer that holds address of input.
 569:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @return        q31 value
 570:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 571:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_read_q15x2_ia(const int16_t **in_q15)
 572:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 573:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t val;
 574:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 575:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, *in_q15, 4);
 576:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_q15 += 2;
 577:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 578:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return (val);
 579:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 580:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 581:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 582:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @brief         Read 4 s8 from s8 pointer and post increment pointer.
 583:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @param[in]     in_s8       Pointer to pointer that holds address of input.
 584:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @return        q31 value
 585:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 586:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_read_s8x4_ia(const int8_t **in_s8)
 587:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 588:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t val;
 589:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, *in_s8, 4);
 590:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_s8 += 4;
 591:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return (val);
 593:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 594:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 595:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 596:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @brief         Read 2 int16 values from int16 pointer.
 597:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @param[in]     in     pointer to address of input.
 598:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @return        s32    value
 599:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 600:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_read_s16x2(const int16_t *in)
 601:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 602:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t val;
 603:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, in, 4);
 604:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 605:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return (val);
 606:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 607:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 608:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 609:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @brief         Read 4 s8 values.
 610:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @param[in]     in_s8       pointer to address of input.
 611:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @return        s32 value
 612:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 613:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_read_s8x4(const int8_t *in_s8)
 614:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 615:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t val;
ARM GAS  /tmp/ccXgAUhV.s 			page 26


 450              		.loc 2 615 5 is_stmt 1 view .LVU147
 616:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, in_s8, 4);
 451              		.loc 2 616 5 view .LVU148
 452 0160 2068     		ldr	r0, [r4]	@ unaligned
 453              	.LVL71:
 617:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 618:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return (val);
 454              		.loc 2 618 5 view .LVU149
 455              	.LBB218:
 456              	.LBB210:
 457              	.LBB203:
 458              	.LBB196:
 459              	.LBB175:
 460              	.LBB129:
 322:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     ip_a1 = arm_nn_read_s8x4(row_pos + input_ch);
 461              		.loc 1 322 21 view .LVU150
 462              		.loc 1 322 21 is_stmt 0 view .LVU151
 463              	.LBE129:
 464              	.LBE175:
 465              	.LBE196:
 466              	.LBE203:
 467              	.LBE210:
 468              	.LBE218:
 615:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, in_s8, 4);
 469              		.loc 2 615 5 is_stmt 1 view .LVU152
 616:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 470              		.loc 2 616 5 view .LVU153
 471 0162 54F80A50 		ldr	r5, [r4, r10]	@ unaligned
 472              	.LVL72:
 473              		.loc 2 618 5 view .LVU154
 474              	.LBB219:
 475              	.LBB211:
 476              	.LBB204:
 477              	.LBB197:
 478              	.LBB176:
 479              	.LBB130:
 323:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     op_a = arm_nn_read_s16x2(col_pos);
 480              		.loc 1 323 21 view .LVU155
 481              		.loc 1 323 21 is_stmt 0 view .LVU156
 482              	.LBE130:
 483              	.LBE176:
 484              	.LBE197:
 485              	.LBE204:
 486              	.LBE211:
 487              	.LBE219:
 602:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, in, 4);
 488              		.loc 2 602 5 is_stmt 1 view .LVU157
 603:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 489              		.loc 2 603 5 view .LVU158
 490 0166 D3F800B0 		ldr	fp, [r3]	@ unaligned
 491              	.LVL73:
 605:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 492              		.loc 2 605 5 view .LVU159
 493              	.LBB220:
 494              	.LBB212:
 495              	.LBB205:
 496              	.LBB198:
ARM GAS  /tmp/ccXgAUhV.s 			page 27


 497              	.LBB177:
 498              	.LBB131:
 324:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     op_b = arm_nn_read_s16x2(col_pos + input_ch);
 499              		.loc 1 324 21 view .LVU160
 500              		.loc 1 324 21 is_stmt 0 view .LVU161
 501              	.LBE131:
 502              	.LBE177:
 503              	.LBE198:
 504              	.LBE205:
 505              	.LBE212:
 506              	.LBE220:
 602:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, in, 4);
 507              		.loc 2 602 5 is_stmt 1 view .LVU162
 603:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 508              		.loc 2 603 5 view .LVU163
 509 016a 53F81A60 		ldr	r6, [r3, r10, lsl #1]	@ unaligned
 510              	.LVL74:
 605:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 511              		.loc 2 605 5 view .LVU164
 512              	.LBB221:
 513              	.LBB213:
 514              	.LBB206:
 515              	.LBB199:
 516              	.LBB178:
 517              	.LBB132:
 325:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
 326:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     ip_a2 = SXTB16(ip_b1);
 518              		.loc 1 326 21 view .LVU165
 519              	.LBB101:
 520              	.LBI101:
 521              		.file 3 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h"
   1:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** /*
   2:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * SPDX-FileCopyrightText: Copyright 2023 Arm Limited and/or its affiliates <open-source-office@arm
   3:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
   4:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * SPDX-License-Identifier: Apache-2.0
   5:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
   6:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
   7:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * not use this file except in compliance with the License.
   8:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * You may obtain a copy of the License at
   9:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
  10:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * www.apache.org/licenses/LICENSE-2.0
  11:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
  12:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * Unless required by applicable law or agreed to in writing, software
  13:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  14:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  15:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * See the License for the specific language governing permissions and
  16:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * limitations under the License.
  17:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  */
  18:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  19:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** /* ----------------------------------------------------------------------
  20:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * Project:      CMSIS NN Library
  21:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * Title:        arm_nn_compiler.h
  22:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * Description:  Generic compiler header
  23:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
  24:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * $Date:        31 January 2023
  25:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * $Revision:    V.1.1.0
  26:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
ARM GAS  /tmp/ccXgAUhV.s 			page 28


  27:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * Target :  Arm(R) M-Profile Architecture
  28:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * -------------------------------------------------------------------- */
  29:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  30:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #ifndef ARM_NN_COMPILER_H
  31:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #define ARM_NN_COMPILER_H
  32:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #include <stdint.h>
  33:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  34:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** /**
  35:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
  36:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * @brief Arm C-Language Extension(ACLE) Includes
  37:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
  38:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  */
  39:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  40:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #if defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  41:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  42:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __ASM
  43:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __ASM __asm
  44:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  45:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __INLINE
  46:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __INLINE __inline
  47:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  48:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_INLINE
  49:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_INLINE static __inline
  50:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  51:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_FORCEINLINE
  52:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_FORCEINLINE __attribute__((always_inline)) static __inline
  53:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  54:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __RESTRICT
  55:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __RESTRICT __restrict
  56:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  57:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  58:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #elif defined(__ICCARM__)
  59:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  60:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     // #warning IAR support is not tested
  61:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __ASM
  62:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __ASM __asm
  63:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  64:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __INLINE
  65:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __INLINE inline
  66:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  67:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_INLINE
  68:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_INLINE static inline
  69:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  70:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __FORCEINLINE
  71:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __FORCEINLINE _Pragma("inline=forced")
  72:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  73:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_FORCEINLINE
  74:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_FORCEINLINE __FORCEINLINE __STATIC_INLINE
  75:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  76:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __RESTRICT
  77:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __RESTRICT restrict
  78:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  79:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  80:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #elif defined(_MSC_VER)
  81:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  82:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     // Build for non Arm Cortex-M processors is not tested or supported.
  83:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     // Use this section to stub any macros or intrinsics
ARM GAS  /tmp/ccXgAUhV.s 			page 29


  84:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #warning Unsupported compiler
  85:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_FORCEINLINE
  86:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_FORCEINLINE static __forceinline
  87:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  88:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_INLINE
  89:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_INLINE static __inline
  90:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  91:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __ALIGNED
  92:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __ALIGNED(x) __declspec(align(x))
  93:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  94:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  95:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #elif defined(__GNUC__)
  96:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  97:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __ASM
  98:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __ASM __asm
  99:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
 100:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __INLINE
 101:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __INLINE inline
 102:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
 103:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_INLINE
 104:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_INLINE static inline
 105:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
 106:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_FORCEINLINE
 107:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_FORCEINLINE __attribute__((always_inline)) static inline
 108:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
 109:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __RESTRICT
 110:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __RESTRICT __restrict
 111:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
 112:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 113:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #else
 114:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 115:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #error Unsupported compiler. Add support as needed
 116:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 117:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #endif
 118:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 119:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** /**
 120:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
 121:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * @brief Compiler specific diagnostic adjustment / fixes if applicable
 122:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
 123:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  */
 124:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 125:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** // Note: __ARM_ARCH is used with M-profile architecture as the target here.
 126:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #if defined(__GNUC__)
 127:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #if (__GNUC__ == 12 && (__GNUC_MINOR__ <= 2)) && defined(__ARM_ARCH)
 128:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         // Workaround for 'Internal Compiler Error' on Arm GNU Toolchain rel 12.2.x
 129:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         // https://gcc.gnu.org/pipermail/gcc-patches/2022-December/607963.html
 130:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define ARM_GCC_12_2_ICE
 131:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
 132:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #endif
 133:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 134:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #if ((__ARM_FEATURE_MVE & 3) == 3) || (__ARM_FEATURE_MVE & 1)
 135:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #include <arm_mve.h>
 136:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #endif
 137:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 138:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #if defined(__ARM_ARCH) || defined(__ARM_ACLE)
 139:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #include <arm_acle.h>
 140:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #endif
ARM GAS  /tmp/ccXgAUhV.s 			page 30


 141:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 142:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** /**
 143:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
 144:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * @brief ACLE and Intrinsics
 145:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
 146:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  */
 147:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 148:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** // Note: Have __GNUC__, that is used to check for GCC , checks at the end
 149:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** // as __GNUC__ is defined by non-GCC compilers as well
 150:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 151:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** /* Common intrinsics for all architectures */
 152:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #if defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) || defined(__ICCARM__)
 153:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #define CLZ __clz
 154:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #elif defined(__GNUC__)
 155:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** /**
 156:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****   \brief   Count leading zeros
 157:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****   \details Counts the number of leading zeros of a data value.
 158:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****   \param [in]  value  Value to count the leading zeros
 159:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****   \return             number of leading zeros in value
 160:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  */
 161:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** __STATIC_FORCEINLINE uint8_t CLZ(uint32_t value)
 162:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 163:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 164:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****        __builtin_clz(0) is undefined behaviour, so handle this case specially.
 165:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****        This guarantees Arm-compatible results if compiling on a non-Arm
 166:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****        target, and ensures the compiler doesn't decide to activate any
 167:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****        optimisations using the logic "value was passed to __builtin_clz, so it
 168:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****        is non-zero".
 169:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****        ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 170:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****        single CLZ instruction.
 171:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****      */
 172:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (value == 0U)
 173:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 174:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         return 32U;
 175:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 176:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return __builtin_clz(value);
 177:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 178:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #endif
 179:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 180:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** // ACLE intrinsics under groups __ARM_FEATURE_QBIT, __ARM_FEATURE_DSP , __ARM_FEATURE_SAT, __ARM_FE
 181:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 182:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** // Note: Just __ARM_FEATURE_DSP is checked to collect all intrinsics from the above mentioned group
 183:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 184:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #if (defined(__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
 185:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 186:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     // Common intrinsics
 187:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #define SMLABB __smlabb
 188:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #define SMLATT __smlatt
 189:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #define QADD __qadd
 190:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #define QSUB8 __qsub8
 191:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #define QSUB16 __qsub16
 192:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #define SADD16 __sadd16
 193:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 194:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     // Compiler specifc variants of intrinsics. Create a new section or file for IAR if needed
 195:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #if defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) || defined(__ICCARM__)
 196:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 197:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define SMULBB __smulbb
ARM GAS  /tmp/ccXgAUhV.s 			page 31


 198:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define SMULTT __smultt
 199:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define ROR __ror
 200:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define SXTB16 __sxtb16
 201:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define SXTAB16 __sxtab16
 202:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define SXTB16_RORn(ARG1, ARG2) SXTB16(ROR(ARG1, ARG2))
 203:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define SXTAB16_RORn(ARG1, ARG2, ARG3) SXTAB16(ARG1, ROR(ARG2, ARG3))
 204:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define SMLAD __smlad
 205:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         // PKH<XY> translates into pkh<xy> on AC6
 206:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define PKHBT(ARG1, ARG2, ARG3)                                                            
 207:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****             (((((uint32_t)(ARG1))) & 0x0000FFFFUL) | ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL
 208:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define PKHTB(ARG1, ARG2, ARG3)                                                            
 209:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****             (((((uint32_t)(ARG1))) & 0xFFFF0000UL) | ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL
 210:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 211:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #elif defined(__GNUC__)
 212:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 213:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define PKHBT(ARG1, ARG2, ARG3)                                                            
 214:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****             __extension__({                                                                        
 215:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****                 uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2);                                  
 216:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****                 __ASM("pkhbt %0, %1, %2, lsl %3" : "=r"(__RES) : "r"(__ARG1), "r"(__ARG2), "I"(ARG3
 217:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****                 __RES;                                                                             
 218:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****             })
 219:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define PKHTB(ARG1, ARG2, ARG3)                                                            
 220:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****             __extension__({                                                                        
 221:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****                 uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2);                                  
 222:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****                 if (ARG3 == 0)                                                                     
 223:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****                     __ASM("pkhtb %0, %1, %2" : "=r"(__RES) : "r"(__ARG1), "r"(__ARG2));            
 224:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****                 else                                                                               
 225:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****                     __ASM("pkhtb %0, %1, %2, asr %3" : "=r"(__RES) : "r"(__ARG1), "r"(__ARG2), "I"(
 226:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****                 __RES;                                                                             
 227:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****             })
 228:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 229:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** __STATIC_FORCEINLINE uint32_t SXTAB16(uint32_t op1, uint32_t op2)
 230:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 231:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     uint32_t result;
 232:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 233:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 234:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 235:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 236:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** __STATIC_FORCEINLINE uint32_t SXTB16(uint32_t op1)
 522              		.loc 3 237 31 view .LVU166
 523              	.LBB102:
 238:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     uint32_t result;
 524              		.loc 3 239 5 view .LVU167
 240:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 525              		.loc 3 241 5 view .LVU168
 526              		.syntax unified
 527              	@ 241 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 528 016e 2FFA80FC 		sxtb16 ip, r0
 529              	@ 0 "" 2
 530              	.LVL75:
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 531              		.loc 3 242 5 view .LVU169
 532              		.loc 3 242 5 is_stmt 0 view .LVU170
 533              		.thumb
ARM GAS  /tmp/ccXgAUhV.s 			page 32


 534              		.syntax unified
 535              	.LBE102:
 536              	.LBE101:
 327:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     ip_b1 = SXTB16(ROR(ip_b1, 8));
 537              		.loc 1 327 21 is_stmt 1 view .LVU171
 538              	.LBB103:
 539              	.LBI103:
 243:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 244:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 245:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** // __smlad is defined by GCC, but results in a performance drop(Tested on Arm GNU Toolchain version
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** __STATIC_FORCEINLINE uint32_t SMLAD(uint32_t op1, uint32_t op2, uint32_t op3)
 247:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     uint32_t result;
 249:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 252:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 253:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 254:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** __STATIC_FORCEINLINE uint32_t ROR(uint32_t op1, uint32_t op2)
 540              		.loc 3 254 31 view .LVU172
 541              	.LBB104:
 255:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 256:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     op2 %= 32U;
 542              		.loc 3 256 5 view .LVU173
 257:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (op2 == 0U)
 543              		.loc 3 257 5 view .LVU174
 258:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 259:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         return op1;
 260:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 261:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (op1 >> op2) | (op1 << (32U - op2));
 544              		.loc 3 261 5 view .LVU175
 545              		.loc 3 261 25 is_stmt 0 view .LVU176
 546 0172 4FEA3020 		ror	r0, r0, #8
 547              	.LVL76:
 548              		.loc 3 261 25 view .LVU177
 549              	.LBE104:
 550              	.LBE103:
 551              	.LBB105:
 552              	.LBI105:
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 553              		.loc 3 237 31 is_stmt 1 view .LVU178
 554              	.LBB106:
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 555              		.loc 3 239 5 view .LVU179
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 556              		.loc 3 241 5 view .LVU180
 557              		.syntax unified
 558              	@ 241 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 559 0176 2FFA80F0 		sxtb16 r0, r0
 560              	@ 0 "" 2
 561              	.LVL77:
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 562              		.loc 3 242 5 view .LVU181
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 563              		.loc 3 242 5 is_stmt 0 view .LVU182
 564              		.thumb
 565              		.syntax unified
ARM GAS  /tmp/ccXgAUhV.s 			page 33


 566              	.LBE106:
 567              	.LBE105:
 328:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
 329:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     ip_b2 = SXTB16(ip_a1);
 568              		.loc 1 329 21 is_stmt 1 view .LVU183
 569              	.LBB107:
 570              	.LBI107:
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 571              		.loc 3 237 31 view .LVU184
 572              	.LBB108:
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 573              		.loc 3 239 5 view .LVU185
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 574              		.loc 3 241 5 view .LVU186
 575              		.syntax unified
 576              	@ 241 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 577 017a 2FFA85FE 		sxtb16 lr, r5
 578              	@ 0 "" 2
 579              	.LVL78:
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 580              		.loc 3 242 5 view .LVU187
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 581              		.loc 3 242 5 is_stmt 0 view .LVU188
 582              		.thumb
 583              		.syntax unified
 584              	.LBE108:
 585              	.LBE107:
 330:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     ip_a1 = SXTB16(ROR(ip_a1, 8));
 586              		.loc 1 330 21 is_stmt 1 view .LVU189
 587              	.LBB109:
 588              	.LBI109:
 254:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 589              		.loc 3 254 31 view .LVU190
 590              	.LBB110:
 256:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (op2 == 0U)
 591              		.loc 3 256 5 view .LVU191
 257:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 592              		.loc 3 257 5 view .LVU192
 593              		.loc 3 261 5 view .LVU193
 594              		.loc 3 261 25 is_stmt 0 view .LVU194
 595 017e 4FEA3521 		ror	r1, r5, #8
 596              	.LVL79:
 597              		.loc 3 261 25 view .LVU195
 598              	.LBE110:
 599              	.LBE109:
 600              	.LBB111:
 601              	.LBI111:
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 602              		.loc 3 237 31 is_stmt 1 view .LVU196
 603              	.LBB112:
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 604              		.loc 3 239 5 view .LVU197
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 605              		.loc 3 241 5 view .LVU198
 606              		.syntax unified
 607              	@ 241 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 608 0182 2FFA81F1 		sxtb16 r1, r1
ARM GAS  /tmp/ccXgAUhV.s 			page 34


 609              	@ 0 "" 2
 610              	.LVL80:
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 611              		.loc 3 242 5 view .LVU199
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 612              		.loc 3 242 5 is_stmt 0 view .LVU200
 613              		.thumb
 614              		.syntax unified
 615              	.LBE112:
 616              	.LBE111:
 331:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
 332:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     op_c = PKHBT(op_b, op_a, 16);
 617              		.loc 1 332 21 is_stmt 1 view .LVU201
 618              	.LBB113:
 619              		.loc 1 332 28 view .LVU202
 620              		.loc 1 332 28 view .LVU203
 621              		.syntax unified
 622              	@ 332 "Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s
 623 0186 C6EA0B42 		pkhbt r2, r6, fp, lsl #16
 624              	@ 0 "" 2
 625              	.LVL81:
 626              		.loc 1 332 28 view .LVU204
 627              		.loc 1 332 28 is_stmt 0 view .LVU205
 628              		.thumb
 629              		.syntax unified
 630              	.LBE113:
 333:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     op_a = PKHTB(op_b, op_a, 16);
 631              		.loc 1 333 21 is_stmt 1 view .LVU206
 632              	.LBB114:
 633              		.loc 1 333 28 view .LVU207
 634              		.loc 1 333 28 view .LVU208
 635              		.loc 1 333 28 view .LVU209
 636              		.syntax unified
 637              	@ 333 "Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s
 638 018a C6EA2B46 		pkhtb r6, r6, fp, asr #16
 639              	@ 0 "" 2
 640              	.LVL82:
 641              		.loc 1 333 28 view .LVU210
 642              		.loc 1 333 28 is_stmt 0 view .LVU211
 643              		.thumb
 644              		.syntax unified
 645              	.LBE114:
 334:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     op_b = PKHBT(ip_b2, ip_a2, 16);
 646              		.loc 1 334 21 is_stmt 1 view .LVU212
 647              	.LBB115:
 648              		.loc 1 334 28 view .LVU213
 649              		.loc 1 334 28 view .LVU214
 650              		.syntax unified
 651              	@ 334 "Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s
 652 018e CEEA0C4B 		pkhbt fp, lr, ip, lsl #16
 653              	@ 0 "" 2
 654              	.LVL83:
 655              		.loc 1 334 28 view .LVU215
 656              		.loc 1 334 28 is_stmt 0 view .LVU216
 657              		.thumb
 658              		.syntax unified
 659              	.LBE115:
ARM GAS  /tmp/ccXgAUhV.s 			page 35


 335:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     sum = SMLAD(op_c, op_b, sum);
 660              		.loc 1 335 21 is_stmt 1 view .LVU217
 661              	.LBB116:
 662              	.LBI116:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 663              		.loc 3 246 31 view .LVU218
 664              	.LBB117:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 665              		.loc 3 248 5 view .LVU219
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 666              		.loc 3 250 5 view .LVU220
 667 0192 009D     		ldr	r5, [sp]
 668              		.syntax unified
 669              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 670 0194 22FB0B55 		smlad r5, r2, fp, r5
 671              	@ 0 "" 2
 672              	.LVL84:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 673              		.loc 3 251 5 view .LVU221
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 674              		.loc 3 251 5 is_stmt 0 view .LVU222
 675              		.thumb
 676              		.syntax unified
 677              	.LBE117:
 678              	.LBE116:
 679              		.loc 1 335 25 view .LVU223
 680 0198 0095     		str	r5, [sp]
 681              	.LVL85:
 336:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
 337:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     op_b = PKHBT(ip_b1, ip_a1, 16);
 682              		.loc 1 337 21 is_stmt 1 view .LVU224
 683              	.LBB118:
 684              		.loc 1 337 28 view .LVU225
 685              		.loc 1 337 28 view .LVU226
 686              		.syntax unified
 687              	@ 337 "Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s
 688 019a C0EA0145 		pkhbt r5, r0, r1, lsl #16
 689              	@ 0 "" 2
 690              	.LVL86:
 691              		.loc 1 337 28 view .LVU227
 692              		.loc 1 337 28 is_stmt 0 view .LVU228
 693              		.thumb
 694              		.syntax unified
 695              	.LBE118:
 338:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     sum_2 = SMLAD(op_a, op_b, sum_2);
 696              		.loc 1 338 21 is_stmt 1 view .LVU229
 697              	.LBB119:
 698              	.LBI119:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 699              		.loc 3 246 31 view .LVU230
 700              	.LBB120:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 701              		.loc 3 248 5 view .LVU231
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 702              		.loc 3 250 5 view .LVU232
 703 019e 029A     		ldr	r2, [sp, #8]
 704              	.LVL87:
ARM GAS  /tmp/ccXgAUhV.s 			page 36


 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 705              		.loc 3 250 5 is_stmt 0 view .LVU233
 706              		.syntax unified
 707              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 708 01a0 26FB0522 		smlad r2, r6, r5, r2
 709              	@ 0 "" 2
 710              	.LVL88:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 711              		.loc 3 251 5 is_stmt 1 view .LVU234
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 712              		.loc 3 251 5 is_stmt 0 view .LVU235
 713              		.thumb
 714              		.syntax unified
 715              	.LBE120:
 716              	.LBE119:
 717              		.loc 1 338 27 view .LVU236
 718 01a4 0292     		str	r2, [sp, #8]
 719              	.LVL89:
 339:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
 340:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     op_a = arm_nn_read_s16x2(col_pos + 2);
 720              		.loc 1 340 21 is_stmt 1 view .LVU237
 721              		.loc 1 340 21 is_stmt 0 view .LVU238
 722              	.LBE132:
 723              	.LBE178:
 724              	.LBE199:
 725              	.LBE206:
 726              	.LBE213:
 727              	.LBE221:
 602:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, in, 4);
 728              		.loc 2 602 5 is_stmt 1 view .LVU239
 603:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 729              		.loc 2 603 5 view .LVU240
 730 01a6 D3F804B0 		ldr	fp, [r3, #4]	@ unaligned
 731              	.LVL90:
 605:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 732              		.loc 2 605 5 view .LVU241
 733              	.LBB222:
 734              	.LBB214:
 735              	.LBB207:
 736              	.LBB200:
 737              	.LBB179:
 738              	.LBB133:
 341:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     op_b = arm_nn_read_s16x2(col_pos + input_ch + 2);
 739              		.loc 1 341 21 view .LVU242
 740              		.loc 1 341 65 is_stmt 0 view .LVU243
 741 01aa 0AF10205 		add	r5, r10, #2
 742              	.LVL91:
 743              		.loc 1 341 65 view .LVU244
 744              	.LBE133:
 745              	.LBE179:
 746              	.LBE200:
 747              	.LBE207:
 748              	.LBE214:
 749              	.LBE222:
 602:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, in, 4);
 750              		.loc 2 602 5 is_stmt 1 view .LVU245
 603:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
ARM GAS  /tmp/ccXgAUhV.s 			page 37


 751              		.loc 2 603 5 view .LVU246
 752 01ae 53F81550 		ldr	r5, [r3, r5, lsl #1]	@ unaligned
 753              	.LVL92:
 605:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 754              		.loc 2 605 5 view .LVU247
 755              	.LBB223:
 756              	.LBB215:
 757              	.LBB208:
 758              	.LBB201:
 759              	.LBB180:
 760              	.LBB134:
 342:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
 343:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     op_c = PKHBT(op_b, op_a, 16);
 761              		.loc 1 343 21 view .LVU248
 762              	.LBB121:
 763              		.loc 1 343 28 view .LVU249
 764              		.loc 1 343 28 view .LVU250
 765              		.syntax unified
 766              	@ 343 "Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s
 767 01b2 C5EA0B46 		pkhbt r6, r5, fp, lsl #16
 768              	@ 0 "" 2
 769              	.LVL93:
 770              		.loc 1 343 28 view .LVU251
 771              		.loc 1 343 28 is_stmt 0 view .LVU252
 772              		.thumb
 773              		.syntax unified
 774              	.LBE121:
 344:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     op_a = PKHTB(op_b, op_a, 16);
 775              		.loc 1 344 21 is_stmt 1 view .LVU253
 776              	.LBB122:
 777              		.loc 1 344 28 view .LVU254
 778              		.loc 1 344 28 view .LVU255
 779              		.loc 1 344 28 view .LVU256
 780              		.syntax unified
 781              	@ 344 "Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s
 782 01b6 C5EA2B45 		pkhtb r5, r5, fp, asr #16
 783              	@ 0 "" 2
 784              	.LVL94:
 785              		.loc 1 344 28 view .LVU257
 786              		.loc 1 344 28 is_stmt 0 view .LVU258
 787              		.thumb
 788              		.syntax unified
 789              	.LBE122:
 345:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     op_b = PKHTB(ip_a2, ip_b2, 16);
 790              		.loc 1 345 21 is_stmt 1 view .LVU259
 791              	.LBB123:
 792              		.loc 1 345 28 view .LVU260
 793              		.loc 1 345 28 view .LVU261
 794              		.loc 1 345 28 view .LVU262
 795              		.syntax unified
 796              	@ 345 "Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s
 797 01ba CCEA2E4C 		pkhtb ip, ip, lr, asr #16
 798              	@ 0 "" 2
 799              	.LVL95:
 800              		.loc 1 345 28 view .LVU263
 801              		.loc 1 345 28 is_stmt 0 view .LVU264
 802              		.thumb
ARM GAS  /tmp/ccXgAUhV.s 			page 38


 803              		.syntax unified
 804              	.LBE123:
 346:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     sum_3 = SMLAD(op_c, op_b, sum_3);
 805              		.loc 1 346 21 is_stmt 1 view .LVU265
 806              	.LBB124:
 807              	.LBI124:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 808              		.loc 3 246 31 view .LVU266
 809              	.LBB125:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 810              		.loc 3 248 5 view .LVU267
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 811              		.loc 3 250 5 view .LVU268
 812              		.syntax unified
 813              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 814 01be 26FB0C99 		smlad r9, r6, ip, r9
 815              	@ 0 "" 2
 816              	.LVL96:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 817              		.loc 3 251 5 view .LVU269
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 818              		.loc 3 251 5 is_stmt 0 view .LVU270
 819              		.thumb
 820              		.syntax unified
 821              	.LBE125:
 822              	.LBE124:
 347:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
 348:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     op_b = PKHTB(ip_a1, ip_b1, 16);
 823              		.loc 1 348 21 is_stmt 1 view .LVU271
 824              	.LBB126:
 825              		.loc 1 348 28 view .LVU272
 826              		.loc 1 348 28 view .LVU273
 827              		.loc 1 348 28 view .LVU274
 828              		.syntax unified
 829              	@ 348 "Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s
 830 01c2 C1EA2041 		pkhtb r1, r1, r0, asr #16
 831              	@ 0 "" 2
 832              	.LVL97:
 833              		.loc 1 348 28 view .LVU275
 834              		.loc 1 348 28 is_stmt 0 view .LVU276
 835              		.thumb
 836              		.syntax unified
 837              	.LBE126:
 349:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     sum_4 = SMLAD(op_a, op_b, sum_4);
 838              		.loc 1 349 21 is_stmt 1 view .LVU277
 839              	.LBB127:
 840              	.LBI127:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 841              		.loc 3 246 31 view .LVU278
 842              	.LBB128:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 843              		.loc 3 248 5 view .LVU279
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 844              		.loc 3 250 5 view .LVU280
 845              		.syntax unified
 846              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 847 01c6 25FB0188 		smlad r8, r5, r1, r8
ARM GAS  /tmp/ccXgAUhV.s 			page 39


 848              	@ 0 "" 2
 849              	.LVL98:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 850              		.loc 3 251 5 view .LVU281
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 851              		.loc 3 251 5 is_stmt 0 view .LVU282
 852              		.thumb
 853              		.syntax unified
 854              	.LBE128:
 855              	.LBE127:
 350:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
 351:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     row_pos += input_ch << 1;
 856              		.loc 1 351 21 is_stmt 1 view .LVU283
 857              		.loc 1 351 29 is_stmt 0 view .LVU284
 858 01ca 4FEA4A01 		lsl	r1, r10, #1
 859              	.LVL99:
 860              		.loc 1 351 29 view .LVU285
 861 01ce 0C44     		add	r4, r4, r1
 862              	.LVL100:
 352:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     col_pos += input_ch << 1;
 863              		.loc 1 352 21 is_stmt 1 view .LVU286
 864              		.loc 1 352 29 is_stmt 0 view .LVU287
 865 01d0 03EB8A03 		add	r3, r3, r10, lsl #2
 866              	.LVL101:
 353:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     col_count--;
 867              		.loc 1 353 21 is_stmt 1 view .LVU288
 868              		.loc 1 353 30 is_stmt 0 view .LVU289
 869 01d4 013F     		subs	r7, r7, #1
 870              	.LVL102:
 871              		.loc 1 353 30 view .LVU290
 872 01d6 BFB2     		uxth	r7, r7
 873              	.LVL103:
 874              	.L19:
 875              		.loc 1 353 30 view .LVU291
 876              	.LBE134:
 314:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 {
 877              		.loc 1 314 23 is_stmt 1 view .LVU292
 878 01d8 002F     		cmp	r7, #0
 879 01da C1D1     		bne	.L20
 314:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 {
 880              		.loc 1 314 23 is_stmt 0 view .LVU293
 881 01dc 009E     		ldr	r6, [sp]
 882 01de 029A     		ldr	r2, [sp, #8]
 354:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 }
 355:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
 356:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 col_count = (kernel_x * kernel_y) & 0x1;
 883              		.loc 1 356 17 is_stmt 1 view .LVU294
 884              		.loc 1 356 51 is_stmt 0 view .LVU295
 885 01e0 0D99     		ldr	r1, [sp, #52]
 886 01e2 0B98     		ldr	r0, [sp, #44]
 887 01e4 11FB00F1 		smulbb	r1, r1, r0
 888              		.loc 1 356 27 view .LVU296
 889 01e8 01F00101 		and	r1, r1, #1
 890              	.LVL104:
 357:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 while (col_count)
 891              		.loc 1 357 17 is_stmt 1 view .LVU297
 892              	.L21:
ARM GAS  /tmp/ccXgAUhV.s 			page 40


 893              		.loc 1 357 23 view .LVU298
 894 01ec E9B1     		cbz	r1, .L63
 358:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 {
 359:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     sum += row_pos[0] * col_pos[0];
 895              		.loc 1 359 21 view .LVU299
 896              		.loc 1 359 35 is_stmt 0 view .LVU300
 897 01ee 94F90000 		ldrsb	r0, [r4]
 898              		.loc 1 359 48 view .LVU301
 899 01f2 B3F90050 		ldrsh	r5, [r3]
 900              		.loc 1 359 25 view .LVU302
 901 01f6 05FB0066 		mla	r6, r5, r0, r6
 902              	.LVL105:
 360:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     sum_2 += row_pos[1] * col_pos[1];
 903              		.loc 1 360 21 is_stmt 1 view .LVU303
 904              		.loc 1 360 37 is_stmt 0 view .LVU304
 905 01fa 94F90100 		ldrsb	r0, [r4, #1]
 906              		.loc 1 360 50 view .LVU305
 907 01fe B3F90250 		ldrsh	r5, [r3, #2]
 908              		.loc 1 360 27 view .LVU306
 909 0202 05FB0022 		mla	r2, r5, r0, r2
 910              	.LVL106:
 361:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     sum_3 += row_pos[2] * col_pos[2];
 911              		.loc 1 361 21 is_stmt 1 view .LVU307
 912              		.loc 1 361 37 is_stmt 0 view .LVU308
 913 0206 94F90200 		ldrsb	r0, [r4, #2]
 914              		.loc 1 361 50 view .LVU309
 915 020a B3F90450 		ldrsh	r5, [r3, #4]
 916              		.loc 1 361 27 view .LVU310
 917 020e 05FB0099 		mla	r9, r5, r0, r9
 918              	.LVL107:
 362:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     sum_4 += row_pos[3] * col_pos[3];
 919              		.loc 1 362 21 is_stmt 1 view .LVU311
 920              		.loc 1 362 37 is_stmt 0 view .LVU312
 921 0212 94F90300 		ldrsb	r0, [r4, #3]
 922              		.loc 1 362 50 view .LVU313
 923 0216 B3F90650 		ldrsh	r5, [r3, #6]
 924              		.loc 1 362 27 view .LVU314
 925 021a 05FB0088 		mla	r8, r5, r0, r8
 926              	.LVL108:
 363:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
 364:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     row_pos += input_ch;
 927              		.loc 1 364 21 is_stmt 1 view .LVU315
 928              		.loc 1 364 29 is_stmt 0 view .LVU316
 929 021e 5444     		add	r4, r4, r10
 930              	.LVL109:
 365:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     col_pos += input_ch;
 931              		.loc 1 365 21 is_stmt 1 view .LVU317
 932              		.loc 1 365 29 is_stmt 0 view .LVU318
 933 0220 03EB4A03 		add	r3, r3, r10, lsl #1
 934              	.LVL110:
 366:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
 367:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     col_count--;
 935              		.loc 1 367 21 is_stmt 1 view .LVU319
 936              		.loc 1 367 30 is_stmt 0 view .LVU320
 937 0224 0139     		subs	r1, r1, #1
 938              	.LVL111:
 939              		.loc 1 367 30 view .LVU321
ARM GAS  /tmp/ccXgAUhV.s 			page 41


 940 0226 89B2     		uxth	r1, r1
 941              	.LVL112:
 942              		.loc 1 367 30 view .LVU322
 943 0228 E0E7     		b	.L21
 944              	.L63:
 368:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 }
 369:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 sum = arm_nn_requantize(sum, *output_mult++, *output_shift++);
 945              		.loc 1 369 17 is_stmt 1 view .LVU323
 946              	.LVL113:
 947              		.loc 1 369 23 is_stmt 0 view .LVU324
 948 022a 059B     		ldr	r3, [sp, #20]
 949              	.LVL114:
 950              		.loc 1 369 23 view .LVU325
 951 022c 1F68     		ldr	r7, [r3]
 952              	.LVL115:
 953              		.loc 1 369 23 view .LVU326
 954 022e 049B     		ldr	r3, [sp, #16]
 955 0230 D3F800C0 		ldr	ip, [r3]
 956              	.LVL116:
 957              	.LBB135:
 958              	.LBI135:
 619:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 620:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 621:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 622:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @brief         Write four s8 to s8 pointer and increment pointer afterwards.
 623:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @param[in]     in       Double pointer to input value
 624:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @param[in]     value    Four bytes to copy
 625:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 626:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE void arm_nn_write_s8x4_ia(int8_t **in, int32_t value)
 627:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 628:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(*in, &value, 4);
 629:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in += 4;
 630:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 631:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 632:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 633:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           memset optimized for MVE
 634:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in, out]  dst         Destination pointer
 635:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       val         Value to set
 636:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       block_size  Number of bytes to copy.
 637:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 638:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 639:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE void arm_memset_s8(int8_t *dst, const int8_t val, uint32_t block_size)
 640:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 641:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #if defined(ARM_MATH_MVEI)
 642:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     __asm volatile("   vdup.8                  q0, %[set_val]             \n"
 643:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "   wlstp.8                 lr, %[cnt], 1f             \n"
 644:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "2:                                                    \n"
 645:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "   vstrb.8                 q0, [%[in]], #16            \n"
 646:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "   letp                    lr, 2b                     \n"
 647:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "1:                                                    \n"
 648:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    : [in] "+r"(dst)
 649:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    : [cnt] "r"(block_size), [set_val] "r"(val)
 650:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    : "q0", "memory", "r14");
 651:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #else
 652:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memset(dst, val, block_size);
 653:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #endif
 654:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
ARM GAS  /tmp/ccXgAUhV.s 			page 42


 655:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 656:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #if defined(ARM_MATH_DSP)
 657:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 658:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 659:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief read and expand one s8 word into two s16 words
 660:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 661:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 662:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE const int8_t *read_and_pad(const int8_t *source, int32_t *out1, int32_t *out2)
 663:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 664:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t inA = arm_nn_read_s8x4_ia(&source);
 665:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t inAbuf1 = SXTB16_RORn((uint32_t)inA, 8);
 666:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t inAbuf2 = SXTB16(inA);
 667:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 668:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #ifndef ARM_MATH_BIG_ENDIAN
 669:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out2 = (int32_t)(PKHTB(inAbuf1, inAbuf2, 16));
 670:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 671:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #else
 672:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = (int32_t)(PKHTB(inAbuf1, inAbuf2, 16));
 673:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out2 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 674:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #endif
 675:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 676:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return source;
 677:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 678:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 679:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 680:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief read and expand one s8 word into two s16 words with reordering
 681:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 682:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 683:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE const int8_t *read_and_pad_reordered(const int8_t *source, int32_t *out1, int3
 684:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 685:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t inA = arm_nn_read_s8x4_ia(&source);
 686:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #ifndef ARM_MATH_BIG_ENDIAN
 687:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out2 = SXTB16(ROR((uint32_t)inA, 8));
 688:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = SXTB16(inA);
 689:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #else
 690:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = SXTB16(ROR((uint32_t)inA, 8));
 691:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out2 = SXTB16(inA);
 692:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #endif
 693:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 694:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return source;
 695:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 696:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 697:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #endif
 698:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 699:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 700:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Matrix-multiplication function for convolution with per-channel requantization.
 701:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       input_a     pointer to operand A
 702:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       input_b     pointer to operand B, always consists of 2 vectors.
 703:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_ch   number of rows of A
 704:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_shift  pointer to per output channel requantization shift parameter.
 705:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_mult   pointer to per output channel requantization multiplier parameter.
 706:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_offset      output tensor offset.
 707:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       activation_min   minimum value to clamp the output to. Range : int8
 708:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       activation_max   maximum value to clamp the output to. Range : int8
 709:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       num_col_a   number of columns of A
 710:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_bias per output channel bias. Range : int32
 711:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in,out]   out_0       pointer to output
ARM GAS  /tmp/ccXgAUhV.s 			page 43


 712:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function returns one of the two
 713:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              1. The incremented output pointer for a successful operation or
 714:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              2. NULL if implementation is not available.
 715:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 716:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @details   This function does the matrix multiplication of weight matrix for all output channels
 717:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *            with 2 columns from im2col and produces two elements/output_channel. The outputs are
 718:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *            clamped in the range provided by activation min and max.
 719:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *            Supported framework: TensorFlow Lite micro.
 720:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 721:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** int8_t *arm_nn_mat_mult_kernel_s8_s16(const int8_t *input_a,
 722:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int16_t *input_b,
 723:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const uint16_t output_ch,
 724:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t *out_shift,
 725:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t *out_mult,
 726:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t out_offset,
 727:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int16_t activation_min,
 728:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int16_t activation_max,
 729:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const uint16_t num_col_a,
 730:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t *const output_bias,
 731:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       int8_t *out_0);
 732:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 733:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 734:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Common softmax function for s8 input and s8 or s16 output
 735:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  input          Pointer to the input tensor
 736:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  num_rows       Number of rows in the input tensor
 737:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  row_size       Number of elements in each input row
 738:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  mult           Input quantization multiplier
 739:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  shift          Input quantization shift within the range [0, 31]
 740:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  diff_min       Minimum difference with max in row. Used to check if
 741:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                            the quantized exponential operation can be performed
 742:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  int16_output   Indicating s8 output if 0 else s16 output
 743:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out] output         Pointer to the output tensor
 744:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 745:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @note Supported framework: TensorFlow Lite micro (bit-accurate)
 746:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 747:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 748:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** void arm_nn_softmax_common_s8(const int8_t *input,
 749:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               const int32_t num_rows,
 750:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               const int32_t row_size,
 751:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               const int32_t mult,
 752:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               const int32_t shift,
 753:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               const int32_t diff_min,
 754:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               const bool int16_output,
 755:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               void *output);
 756:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 757:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 758:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief macro for adding rounding offset
 759:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 760:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #ifndef ARM_NN_TRUNCATE
 761:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #define NN_ROUND(out_shift) ((0x1 << out_shift) >> 1)
 762:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #else
 763:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #define NN_ROUND(out_shift) 0
 764:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #endif
 765:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 766:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // Macros for shortening quantization functions' names and avoid long lines
 767:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MUL_SAT(a, b) arm_nn_doubling_high_mult((a), (b))
 768:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MUL_SAT_MVE(a, b) arm_doubling_high_mult_mve_32x4((a), (b))
ARM GAS  /tmp/ccXgAUhV.s 			page 44


 769:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MUL_POW2(a, b) arm_nn_mult_by_power_of_two((a), (b))
 770:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 771:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define DIV_POW2(a, b) arm_nn_divide_by_power_of_two((a), (b))
 772:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define DIV_POW2_MVE(a, b) arm_divide_by_power_of_two_mve((a), (b))
 773:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 774:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define EXP_ON_NEG(x) arm_nn_exp_on_negative_values((x))
 775:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define ONE_OVER1(x) arm_nn_one_over_one_plus_x_for_x_in_0_1((x))
 776:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 777:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 778:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           Saturating doubling high multiply. Result matches
 779:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  NEON instruction VQRDMULH.
 780:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       m1        Multiplicand. Range: {NN_Q31_MIN, NN_Q31_MAX}
 781:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       m2        Multiplier. Range: {NN_Q31_MIN, NN_Q31_MAX}
 782:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return          Result of multiplication.
 783:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 784:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_doubling_high_mult(const int32_t m1, const int32_t m2)
 786:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t result = 0;
 788:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int64_t mult = 1 << 30;
 790:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if ((m1 < 0) ^ (m2 < 0))
 792:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****         mult = 1 - mult;
 794:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 795:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Gets resolved as a SMLAL instruction
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult = mult + (int64_t)m1 * m2;
 797:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 798:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Utilize all of the upper 32 bits. This is the doubling step
 799:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // as well.
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (int32_t)(mult / (1ll << 31));
 801:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if ((m1 == m2) && (m1 == (int32_t)NN_Q31_MIN))
 803:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****         result = NN_Q31_MAX;
 805:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 807:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 808:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 809:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 810:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           Doubling high multiply without saturation. This is intended
 811:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  for requantization where the scale is a positive integer
 812:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 813:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       m1        Multiplicand. Range: {NN_Q31_MIN, NN_Q31_MAX}
 814:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       m2        Multiplier Range: {NN_Q31_MIN, NN_Q31_MAX}
 815:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return          Result of multiplication.
 816:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @note            The result of this matches that of neon instruction
 817:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  VQRDMULH for m1 in range {NN_Q31_MIN, NN_Q31_MAX} and m2 in
 818:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  range {NN_Q31_MIN + 1, NN_Q31_MAX}. Saturation occurs when
 819:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  m1 equals m2 equals NN_Q31_MIN and that is not handled by
 820:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  this function.
 821:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 822:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 823:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_doubling_high_mult_no_sat(const int32_t m1, const int32_t m2)
 824:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 825:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t result = 0;
ARM GAS  /tmp/ccXgAUhV.s 			page 45


 826:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     union arm_nn_long_long mult;
 827:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 828:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 829:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.word.low = 1 << 30;
 830:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.word.high = 0;
 831:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 832:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Gets resolved as a SMLAL instruction
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.long_long = mult.long_long + (int64_t)m1 * m2;
 834:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 835:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Utilize all of the upper 32 bits. This is the doubling step
 836:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // as well.
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (int32_t)(mult.long_long >> 31);
 838:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 840:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 841:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 842:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 843:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           Rounding divide by power of two.
 844:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       dividend - Dividend
 845:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       exponent - Divisor = power(2, exponent)
 846:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                             Range: [0, 31]
 847:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return          Rounded result of division. Midpoint is rounded away from zero.
 848:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 849:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 850:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_divide_by_power_of_two(const int32_t dividend, const int32_t ex
 851:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 852:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t result = 0;
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder_mask = (1 << exponent) - 1;
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 855:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 856:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Basic division
 857:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = dividend >> exponent;
 858:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 859:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Adjust 'result' for rounding (mid point away from zero)
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t threshold = remainder_mask >> 1;
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 862:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****         threshold++;
 864:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (remainder > threshold)
 866:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****         result++;
 868:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 869:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 871:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 872:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 873:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 874:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           Requantize a given value.
 875:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       val         Value to be requantized
 876:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       multiplier  multiplier. Range {NN_Q31_MIN + 1, Q32_MAX}
 877:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       shift       left or right shift for 'val * multiplier'
 878:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 879:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return          Returns (val * multiplier)/(2 ^ shift)
 880:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 881:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 882:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_requantize(const int32_t val, const int32_t multiplier, const i
ARM GAS  /tmp/ccXgAUhV.s 			page 46


 959              		.loc 2 882 30 is_stmt 1 view .LVU327
 960              	.LBB136:
 883:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 884:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #ifdef CMSIS_NN_USE_SINGLE_ROUNDING
 885:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int64_t total_shift = 31 - shift;
 886:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int64_t new_val = val * (int64_t)multiplier;
 887:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 888:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t result = new_val >> (total_shift - 1);
 889:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (result + 1) >> 1;
 890:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 891:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 892:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #else
 893:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(sh
 961              		.loc 2 893 5 view .LVU328
 962              		.loc 2 893 87 is_stmt 0 view .LVU329
 963 0234 2CEAEC73 		bic	r3, ip, ip, asr #31
 964              		.loc 2 893 12 view .LVU330
 965 0238 9E40     		lsls	r6, r6, r3
 966              	.LVL117:
 967              	.LBB137:
 968              	.LBI137:
 823:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 969              		.loc 2 823 30 is_stmt 1 view .LVU331
 970              	.LBB138:
 825:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     union arm_nn_long_long mult;
 971              		.loc 2 825 5 view .LVU332
 826:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 972              		.loc 2 826 5 view .LVU333
 829:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.word.high = 0;
 973              		.loc 2 829 5 view .LVU334
 830:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 974              		.loc 2 830 5 view .LVU335
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 975              		.loc 2 833 5 view .LVU336
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 976              		.loc 2 833 26 is_stmt 0 view .LVU337
 977 023a 4FF08043 		mov	r3, #1073741824
 978 023e 4FF0000E 		mov	lr, #0
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 979              		.loc 2 833 39 view .LVU338
 980 0242 F517     		asrs	r5, r6, #31
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 981              		.loc 2 833 51 view .LVU339
 982 0244 3846     		mov	r0, r7
 983 0246 F917     		asrs	r1, r7, #31
 984              	.LVL118:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 985              		.loc 2 833 51 view .LVU340
 986 0248 CDE90001 		strd	r0, [sp]
 987 024c 07FB05F0 		mul	r0, r7, r5
 988 0250 0199     		ldr	r1, [sp, #4]
 989 0252 06FB0101 		mla	r1, r6, r1, r0
 990 0256 A7FB0667 		umull	r6, r7, r7, r6
 991              	.LVL119:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 992              		.loc 2 833 51 view .LVU341
 993 025a 0F44     		add	r7, r7, r1
ARM GAS  /tmp/ccXgAUhV.s 			page 47


 994              	.LVL120:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 995              		.loc 2 833 37 view .LVU342
 996 025c 9B19     		adds	r3, r3, r6
 997 025e 4EEB070E 		adc	lr, lr, r7
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 998              		.loc 2 837 5 is_stmt 1 view .LVU343
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 999              		.loc 2 837 39 is_stmt 0 view .LVU344
 1000 0262 DB0F     		lsrs	r3, r3, #31
 1001 0264 43EA4E0E 		orr	lr, r3, lr, lsl #1
 1002              	.LVL121:
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1003              		.loc 2 839 5 is_stmt 1 view .LVU345
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1004              		.loc 2 839 5 is_stmt 0 view .LVU346
 1005              	.LBE138:
 1006              	.LBE137:
 1007              		.loc 2 893 12 view .LVU347
 1008 0268 BCF1000F 		cmp	ip, #0
 1009 026c 40F30881 		ble	.L64
 1010 0270 4FF0000C 		mov	ip, #0
 1011              	.LVL122:
 1012              	.L23:
 1013              	.LBB139:
 1014              	.LBI139:
 850:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1015              		.loc 2 850 30 is_stmt 1 view .LVU348
 1016              	.LBB140:
 852:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder_mask = (1 << exponent) - 1;
 1017              		.loc 2 852 5 view .LVU349
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 1018              		.loc 2 853 5 view .LVU350
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 1019              		.loc 2 853 39 is_stmt 0 view .LVU351
 1020 0274 0123     		movs	r3, #1
 1021 0276 03FA0CF3 		lsl	r3, r3, ip
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 1022              		.loc 2 853 19 view .LVU352
 1023 027a 013B     		subs	r3, r3, #1
 1024              	.LVL123:
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1025              		.loc 2 854 5 is_stmt 1 view .LVU353
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1026              		.loc 2 854 13 is_stmt 0 view .LVU354
 1027 027c 0EEA0301 		and	r1, lr, r3
 1028              	.LVL124:
 857:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1029              		.loc 2 857 5 is_stmt 1 view .LVU355
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 1030              		.loc 2 860 5 view .LVU356
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 1031              		.loc 2 860 13 is_stmt 0 view .LVU357
 1032 0280 5B10     		asrs	r3, r3, #1
 1033              	.LVL125:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1034              		.loc 2 861 5 is_stmt 1 view .LVU358
ARM GAS  /tmp/ccXgAUhV.s 			page 48


 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1035              		.loc 2 861 8 is_stmt 0 view .LVU359
 1036 0282 5EFA0CFC 		asrs	ip, lr, ip
 1037              	.LVL126:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1038              		.loc 2 861 8 view .LVU360
 1039 0286 00F1FE80 		bmi	.L65
 1040              	.L24:
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1041              		.loc 2 865 5 is_stmt 1 view .LVU361
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1042              		.loc 2 865 8 is_stmt 0 view .LVU362
 1043 028a 9942     		cmp	r1, r3
 1044 028c 01DD     		ble	.L25
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1045              		.loc 2 867 9 is_stmt 1 view .LVU363
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1046              		.loc 2 867 15 is_stmt 0 view .LVU364
 1047 028e 0CF1010C 		add	ip, ip, #1
 1048              	.LVL127:
 1049              	.L25:
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1050              		.loc 2 870 5 is_stmt 1 view .LVU365
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1051              		.loc 2 870 5 is_stmt 0 view .LVU366
 1052              	.LBE140:
 1053              	.LBE139:
 1054              	.LBE136:
 1055              	.LBE135:
 370:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 sum += output_offset;
 1056              		.loc 1 370 17 is_stmt 1 view .LVU367
 1057              		.loc 1 370 21 is_stmt 0 view .LVU368
 1058 0292 079B     		ldr	r3, [sp, #28]
 1059 0294 9C44     		add	ip, ip, r3
 1060              	.LVL128:
 371:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 sum = MAX(sum, output_activation_min);
 1061              		.loc 1 371 17 is_stmt 1 view .LVU369
 1062              		.loc 1 371 21 is_stmt 0 view .LVU370
 1063 0296 089B     		ldr	r3, [sp, #32]
 1064 0298 9C45     		cmp	ip, r3
 1065 029a B8BF     		it	lt
 1066 029c 9C46     		movlt	ip, r3
 1067              	.LVL129:
 372:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 sum = MIN(sum, output_activation_max);
 1068              		.loc 1 372 17 is_stmt 1 view .LVU371
 1069              		.loc 1 372 21 is_stmt 0 view .LVU372
 1070 029e 099B     		ldr	r3, [sp, #36]
 1071 02a0 9C45     		cmp	ip, r3
 1072 02a2 A8BF     		it	ge
 1073 02a4 9C46     		movge	ip, r3
 1074              	.LVL130:
 373:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 *output++ = (int8_t)sum;
 1075              		.loc 1 373 17 is_stmt 1 view .LVU373
 1076              		.loc 1 373 27 is_stmt 0 view .LVU374
 1077 02a6 2E9B     		ldr	r3, [sp, #184]
 1078 02a8 83F800C0 		strb	ip, [r3]
 374:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
ARM GAS  /tmp/ccXgAUhV.s 			page 49


 375:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 sum_2 = arm_nn_requantize(sum_2, *output_mult++, *output_shift++);
 1079              		.loc 1 375 17 is_stmt 1 view .LVU375
 1080              	.LVL131:
 1081              		.loc 1 375 25 is_stmt 0 view .LVU376
 1082 02ac 059B     		ldr	r3, [sp, #20]
 1083 02ae 5B68     		ldr	r3, [r3, #4]
 1084              	.LVL132:
 1085              		.loc 1 375 25 view .LVU377
 1086 02b0 0499     		ldr	r1, [sp, #16]
 1087 02b2 4F68     		ldr	r7, [r1, #4]
 1088              	.LVL133:
 1089              	.LBB144:
 1090              	.LBI144:
 882:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1091              		.loc 2 882 30 is_stmt 1 view .LVU378
 1092              	.LBB145:
 1093              		.loc 2 893 5 view .LVU379
 1094              		.loc 2 893 87 is_stmt 0 view .LVU380
 1095 02b4 27EAE771 		bic	r1, r7, r7, asr #31
 1096              		.loc 2 893 12 view .LVU381
 1097 02b8 8A40     		lsls	r2, r2, r1
 1098              	.LVL134:
 1099              	.LBB146:
 1100              	.LBI146:
 823:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1101              		.loc 2 823 30 is_stmt 1 view .LVU382
 1102              	.LBB147:
 825:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     union arm_nn_long_long mult;
 1103              		.loc 2 825 5 view .LVU383
 826:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1104              		.loc 2 826 5 view .LVU384
 829:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.word.high = 0;
 1105              		.loc 2 829 5 view .LVU385
 830:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1106              		.loc 2 830 5 view .LVU386
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1107              		.loc 2 833 5 view .LVU387
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1108              		.loc 2 833 26 is_stmt 0 view .LVU388
 1109 02ba 4FF08046 		mov	r6, #1073741824
 1110 02be 4FF0000C 		mov	ip, #0
 1111              	.LVL135:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1112              		.loc 2 833 39 view .LVU389
 1113 02c2 D517     		asrs	r5, r2, #31
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1114              		.loc 2 833 51 view .LVU390
 1115 02c4 1846     		mov	r0, r3
 1116 02c6 D917     		asrs	r1, r3, #31
 1117 02c8 CDE90001 		strd	r0, [sp]
 1118 02cc 03FB05F0 		mul	r0, r3, r5
 1119 02d0 0199     		ldr	r1, [sp, #4]
 1120 02d2 02FB0101 		mla	r1, r2, r1, r0
 1121 02d6 A3FB0223 		umull	r2, r3, r3, r2
 1122              	.LVL136:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1123              		.loc 2 833 51 view .LVU391
ARM GAS  /tmp/ccXgAUhV.s 			page 50


 1124 02da 0B44     		add	r3, r3, r1
 1125              	.LVL137:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1126              		.loc 2 833 37 view .LVU392
 1127 02dc B618     		adds	r6, r6, r2
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1128              		.loc 2 833 37 view .LVU393
 1129 02de 4CEB030C 		adc	ip, ip, r3
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1130              		.loc 2 837 5 is_stmt 1 view .LVU394
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1131              		.loc 2 837 39 is_stmt 0 view .LVU395
 1132 02e2 F60F     		lsrs	r6, r6, #31
 1133 02e4 46EA4C0C 		orr	ip, r6, ip, lsl #1
 1134              	.LVL138:
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1135              		.loc 2 839 5 is_stmt 1 view .LVU396
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1136              		.loc 2 839 5 is_stmt 0 view .LVU397
 1137              	.LBE147:
 1138              	.LBE146:
 1139              		.loc 2 893 12 view .LVU398
 1140 02e8 002F     		cmp	r7, #0
 1141 02ea 40F3CE80 		ble	.L66
 1142 02ee 0027     		movs	r7, #0
 1143              	.LVL139:
 1144              	.L26:
 1145              	.LBB148:
 1146              	.LBI148:
 850:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1147              		.loc 2 850 30 is_stmt 1 view .LVU399
 1148              	.LBB149:
 852:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder_mask = (1 << exponent) - 1;
 1149              		.loc 2 852 5 view .LVU400
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 1150              		.loc 2 853 5 view .LVU401
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 1151              		.loc 2 853 39 is_stmt 0 view .LVU402
 1152 02f0 0123     		movs	r3, #1
 1153 02f2 BB40     		lsls	r3, r3, r7
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 1154              		.loc 2 853 19 view .LVU403
 1155 02f4 013B     		subs	r3, r3, #1
 1156              	.LVL140:
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1157              		.loc 2 854 5 is_stmt 1 view .LVU404
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1158              		.loc 2 854 13 is_stmt 0 view .LVU405
 1159 02f6 0CEA0302 		and	r2, ip, r3
 1160              	.LVL141:
 857:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1161              		.loc 2 857 5 is_stmt 1 view .LVU406
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 1162              		.loc 2 860 5 view .LVU407
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 1163              		.loc 2 860 13 is_stmt 0 view .LVU408
 1164 02fa 5B10     		asrs	r3, r3, #1
ARM GAS  /tmp/ccXgAUhV.s 			page 51


 1165              	.LVL142:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1166              		.loc 2 861 5 is_stmt 1 view .LVU409
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1167              		.loc 2 861 8 is_stmt 0 view .LVU410
 1168 02fc 5CFA07F7 		asrs	r7, ip, r7
 1169              	.LVL143:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1170              		.loc 2 861 8 view .LVU411
 1171 0300 00F1C580 		bmi	.L67
 1172              	.L27:
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1173              		.loc 2 865 5 is_stmt 1 view .LVU412
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1174              		.loc 2 865 8 is_stmt 0 view .LVU413
 1175 0304 9A42     		cmp	r2, r3
 1176 0306 00DD     		ble	.L28
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1177              		.loc 2 867 9 is_stmt 1 view .LVU414
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1178              		.loc 2 867 15 is_stmt 0 view .LVU415
 1179 0308 0137     		adds	r7, r7, #1
 1180              	.LVL144:
 1181              	.L28:
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1182              		.loc 2 870 5 is_stmt 1 view .LVU416
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1183              		.loc 2 870 5 is_stmt 0 view .LVU417
 1184              	.LBE149:
 1185              	.LBE148:
 1186              	.LBE145:
 1187              	.LBE144:
 376:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 sum_2 += output_offset;
 1188              		.loc 1 376 17 is_stmt 1 view .LVU418
 1189              		.loc 1 376 23 is_stmt 0 view .LVU419
 1190 030a 079B     		ldr	r3, [sp, #28]
 1191 030c 1F44     		add	r7, r7, r3
 1192              	.LVL145:
 377:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 sum_2 = MAX(sum_2, output_activation_min);
 1193              		.loc 1 377 17 is_stmt 1 view .LVU420
 1194              		.loc 1 377 23 is_stmt 0 view .LVU421
 1195 030e 089B     		ldr	r3, [sp, #32]
 1196 0310 9F42     		cmp	r7, r3
 1197 0312 B8BF     		it	lt
 1198 0314 1F46     		movlt	r7, r3
 1199              	.LVL146:
 378:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 sum_2 = MIN(sum_2, output_activation_max);
 1200              		.loc 1 378 17 is_stmt 1 view .LVU422
 1201              		.loc 1 378 23 is_stmt 0 view .LVU423
 1202 0316 099B     		ldr	r3, [sp, #36]
 1203 0318 9F42     		cmp	r7, r3
 1204 031a A8BF     		it	ge
 1205 031c 1F46     		movge	r7, r3
 1206              	.LVL147:
 379:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 *output++ = (int8_t)sum_2;
 1207              		.loc 1 379 17 is_stmt 1 view .LVU424
 1208              		.loc 1 379 27 is_stmt 0 view .LVU425
ARM GAS  /tmp/ccXgAUhV.s 			page 52


 1209 031e 2E9B     		ldr	r3, [sp, #184]
 1210 0320 5F70     		strb	r7, [r3, #1]
 380:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 sum_3 = arm_nn_requantize(sum_3, *output_mult++, *output_shift++);
 1211              		.loc 1 380 17 is_stmt 1 view .LVU426
 1212              	.LVL148:
 1213              		.loc 1 380 25 is_stmt 0 view .LVU427
 1214 0322 059B     		ldr	r3, [sp, #20]
 1215 0324 9868     		ldr	r0, [r3, #8]
 1216              	.LVL149:
 1217              		.loc 1 380 25 view .LVU428
 1218 0326 049B     		ldr	r3, [sp, #16]
 1219 0328 9F68     		ldr	r7, [r3, #8]
 1220              	.LVL150:
 1221              	.LBB153:
 1222              	.LBI153:
 882:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1223              		.loc 2 882 30 is_stmt 1 view .LVU429
 1224              	.LBB154:
 1225              		.loc 2 893 5 view .LVU430
 1226              		.loc 2 893 87 is_stmt 0 view .LVU431
 1227 032a 27EAE77E 		bic	lr, r7, r7, asr #31
 1228              		.loc 2 893 12 view .LVU432
 1229 032e 09FA0EFE 		lsl	lr, r9, lr
 1230              	.LVL151:
 1231              	.LBB155:
 1232              	.LBI155:
 823:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1233              		.loc 2 823 30 is_stmt 1 view .LVU433
 1234              	.LBB156:
 825:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     union arm_nn_long_long mult;
 1235              		.loc 2 825 5 view .LVU434
 826:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1236              		.loc 2 826 5 view .LVU435
 829:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.word.high = 0;
 1237              		.loc 2 829 5 view .LVU436
 830:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1238              		.loc 2 830 5 view .LVU437
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1239              		.loc 2 833 5 view .LVU438
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1240              		.loc 2 833 26 is_stmt 0 view .LVU439
 1241 0332 4FF08046 		mov	r6, #1073741824
 1242 0336 4FF0000C 		mov	ip, #0
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1243              		.loc 2 833 39 view .LVU440
 1244 033a 7446     		mov	r4, lr
 1245              	.LVL152:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1246              		.loc 2 833 39 view .LVU441
 1247 033c E517     		asrs	r5, r4, #31
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1248              		.loc 2 833 51 view .LVU442
 1249 033e 0246     		mov	r2, r0
 1250 0340 C317     		asrs	r3, r0, #31
 1251 0342 CDE90023 		strd	r2, [sp]
 1252 0346 00FB05F2 		mul	r2, r0, r5
 1253 034a 019B     		ldr	r3, [sp, #4]
ARM GAS  /tmp/ccXgAUhV.s 			page 53


 1254 034c 0EFB0323 		mla	r3, lr, r3, r2
 1255 0350 A0FB0E01 		umull	r0, r1, r0, lr
 1256              	.LVL153:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1257              		.loc 2 833 51 view .LVU443
 1258 0354 1944     		add	r1, r1, r3
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1259              		.loc 2 833 37 view .LVU444
 1260 0356 3618     		adds	r6, r6, r0
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1261              		.loc 2 833 37 view .LVU445
 1262 0358 4CEB010C 		adc	ip, ip, r1
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1263              		.loc 2 837 5 is_stmt 1 view .LVU446
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1264              		.loc 2 837 39 is_stmt 0 view .LVU447
 1265 035c F60F     		lsrs	r6, r6, #31
 1266 035e 46EA4C0C 		orr	ip, r6, ip, lsl #1
 1267              	.LVL154:
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1268              		.loc 2 839 5 is_stmt 1 view .LVU448
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1269              		.loc 2 839 5 is_stmt 0 view .LVU449
 1270              	.LBE156:
 1271              	.LBE155:
 1272              		.loc 2 893 12 view .LVU450
 1273 0362 002F     		cmp	r7, #0
 1274 0364 40F39580 		ble	.L68
 1275 0368 0027     		movs	r7, #0
 1276              	.LVL155:
 1277              	.L29:
 1278              	.LBB157:
 1279              	.LBI157:
 850:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1280              		.loc 2 850 30 is_stmt 1 view .LVU451
 1281              	.LBB158:
 852:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder_mask = (1 << exponent) - 1;
 1282              		.loc 2 852 5 view .LVU452
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 1283              		.loc 2 853 5 view .LVU453
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 1284              		.loc 2 853 39 is_stmt 0 view .LVU454
 1285 036a 0123     		movs	r3, #1
 1286 036c BB40     		lsls	r3, r3, r7
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 1287              		.loc 2 853 19 view .LVU455
 1288 036e 013B     		subs	r3, r3, #1
 1289              	.LVL156:
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1290              		.loc 2 854 5 is_stmt 1 view .LVU456
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1291              		.loc 2 854 13 is_stmt 0 view .LVU457
 1292 0370 0CEA0302 		and	r2, ip, r3
 1293              	.LVL157:
 857:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1294              		.loc 2 857 5 is_stmt 1 view .LVU458
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
ARM GAS  /tmp/ccXgAUhV.s 			page 54


 1295              		.loc 2 860 5 view .LVU459
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 1296              		.loc 2 860 13 is_stmt 0 view .LVU460
 1297 0374 5B10     		asrs	r3, r3, #1
 1298              	.LVL158:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1299              		.loc 2 861 5 is_stmt 1 view .LVU461
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1300              		.loc 2 861 8 is_stmt 0 view .LVU462
 1301 0376 5CFA07F7 		asrs	r7, ip, r7
 1302              	.LVL159:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1303              		.loc 2 861 8 view .LVU463
 1304 037a 00F18C80 		bmi	.L69
 1305              	.L30:
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1306              		.loc 2 865 5 is_stmt 1 view .LVU464
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1307              		.loc 2 865 8 is_stmt 0 view .LVU465
 1308 037e 9A42     		cmp	r2, r3
 1309 0380 00DD     		ble	.L31
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1310              		.loc 2 867 9 is_stmt 1 view .LVU466
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1311              		.loc 2 867 15 is_stmt 0 view .LVU467
 1312 0382 0137     		adds	r7, r7, #1
 1313              	.LVL160:
 1314              	.L31:
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1315              		.loc 2 870 5 is_stmt 1 view .LVU468
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1316              		.loc 2 870 5 is_stmt 0 view .LVU469
 1317              	.LBE158:
 1318              	.LBE157:
 1319              	.LBE154:
 1320              	.LBE153:
 381:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 sum_3 += output_offset;
 1321              		.loc 1 381 17 is_stmt 1 view .LVU470
 1322              		.loc 1 381 23 is_stmt 0 view .LVU471
 1323 0384 079B     		ldr	r3, [sp, #28]
 1324 0386 1F44     		add	r7, r7, r3
 1325              	.LVL161:
 382:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 sum_3 = MAX(sum_3, output_activation_min);
 1326              		.loc 1 382 17 is_stmt 1 view .LVU472
 1327              		.loc 1 382 23 is_stmt 0 view .LVU473
 1328 0388 089B     		ldr	r3, [sp, #32]
 1329 038a 9F42     		cmp	r7, r3
 1330 038c B8BF     		it	lt
 1331 038e 1F46     		movlt	r7, r3
 1332              	.LVL162:
 383:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 sum_3 = MIN(sum_3, output_activation_max);
 1333              		.loc 1 383 17 is_stmt 1 view .LVU474
 1334              		.loc 1 383 23 is_stmt 0 view .LVU475
 1335 0390 099B     		ldr	r3, [sp, #36]
 1336 0392 9F42     		cmp	r7, r3
 1337 0394 A8BF     		it	ge
 1338 0396 1F46     		movge	r7, r3
ARM GAS  /tmp/ccXgAUhV.s 			page 55


 1339              	.LVL163:
 384:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 *output++ = (int8_t)sum_3;
 1340              		.loc 1 384 17 is_stmt 1 view .LVU476
 1341              		.loc 1 384 27 is_stmt 0 view .LVU477
 1342 0398 2E9B     		ldr	r3, [sp, #184]
 1343 039a 9F70     		strb	r7, [r3, #2]
 385:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
 386:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 sum_4 = arm_nn_requantize(sum_4, *output_mult++, *output_shift++);
 1344              		.loc 1 386 17 is_stmt 1 view .LVU478
 1345              		.loc 1 386 62 is_stmt 0 view .LVU479
 1346 039c 059B     		ldr	r3, [sp, #20]
 1347 039e 03F1100C 		add	ip, r3, #16
 1348              	.LVL164:
 1349              		.loc 1 386 25 view .LVU480
 1350 03a2 D868     		ldr	r0, [r3, #12]
 1351              		.loc 1 386 79 view .LVU481
 1352 03a4 049B     		ldr	r3, [sp, #16]
 1353 03a6 1A46     		mov	r2, r3
 1354 03a8 1032     		adds	r2, r2, #16
 1355              	.LVL165:
 1356              		.loc 1 386 25 view .LVU482
 1357 03aa D3F80CE0 		ldr	lr, [r3, #12]
 1358              	.LVL166:
 1359              	.LBB162:
 1360              	.LBI162:
 882:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1361              		.loc 2 882 30 is_stmt 1 view .LVU483
 1362              	.LBB163:
 1363              		.loc 2 893 5 view .LVU484
 1364              		.loc 2 893 87 is_stmt 0 view .LVU485
 1365 03ae 2EEAEE71 		bic	r1, lr, lr, asr #31
 1366              		.loc 2 893 12 view .LVU486
 1367 03b2 08FA01F1 		lsl	r1, r8, r1
 1368              	.LVL167:
 1369              	.LBB164:
 1370              	.LBI164:
 823:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1371              		.loc 2 823 30 is_stmt 1 view .LVU487
 1372              	.LBB165:
 825:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     union arm_nn_long_long mult;
 1373              		.loc 2 825 5 view .LVU488
 826:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1374              		.loc 2 826 5 view .LVU489
 829:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.word.high = 0;
 1375              		.loc 2 829 5 view .LVU490
 830:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1376              		.loc 2 830 5 view .LVU491
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1377              		.loc 2 833 5 view .LVU492
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1378              		.loc 2 833 26 is_stmt 0 view .LVU493
 1379 03b6 4FF08043 		mov	r3, #1073741824
 1380 03ba 4FF00008 		mov	r8, #0
 1381              	.LVL168:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1382              		.loc 2 833 39 view .LVU494
 1383 03be CF17     		asrs	r7, r1, #31
ARM GAS  /tmp/ccXgAUhV.s 			page 56


 1384              	.LVL169:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1385              		.loc 2 833 51 view .LVU495
 1386 03c0 0446     		mov	r4, r0
 1387 03c2 C517     		asrs	r5, r0, #31
 1388 03c4 CDE90045 		strd	r4, [sp]
 1389 03c8 00FB07F4 		mul	r4, r0, r7
 1390 03cc 019D     		ldr	r5, [sp, #4]
 1391 03ce 01FB0544 		mla	r4, r1, r5, r4
 1392 03d2 A0FB0101 		umull	r0, r1, r0, r1
 1393              	.LVL170:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1394              		.loc 2 833 51 view .LVU496
 1395 03d6 2144     		add	r1, r1, r4
 1396              	.LVL171:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1397              		.loc 2 833 37 view .LVU497
 1398 03d8 1B18     		adds	r3, r3, r0
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1399              		.loc 2 833 37 view .LVU498
 1400 03da 48EB0108 		adc	r8, r8, r1
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1401              		.loc 2 837 5 is_stmt 1 view .LVU499
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1402              		.loc 2 837 39 is_stmt 0 view .LVU500
 1403 03de DB0F     		lsrs	r3, r3, #31
 1404 03e0 43EA4808 		orr	r8, r3, r8, lsl #1
 1405              	.LVL172:
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1406              		.loc 2 839 5 is_stmt 1 view .LVU501
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1407              		.loc 2 839 5 is_stmt 0 view .LVU502
 1408              	.LBE165:
 1409              	.LBE164:
 1410              		.loc 2 893 12 view .LVU503
 1411 03e4 BEF1000F 		cmp	lr, #0
 1412 03e8 57DD     		ble	.L70
 1413 03ea 4FF0000E 		mov	lr, #0
 1414              	.LVL173:
 1415              	.L32:
 1416              	.LBB166:
 1417              	.LBI166:
 850:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1418              		.loc 2 850 30 is_stmt 1 view .LVU504
 1419              	.LBB167:
 852:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder_mask = (1 << exponent) - 1;
 1420              		.loc 2 852 5 view .LVU505
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 1421              		.loc 2 853 5 view .LVU506
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 1422              		.loc 2 853 39 is_stmt 0 view .LVU507
 1423 03ee 0123     		movs	r3, #1
 1424 03f0 03FA0EF3 		lsl	r3, r3, lr
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 1425              		.loc 2 853 19 view .LVU508
 1426 03f4 013B     		subs	r3, r3, #1
 1427              	.LVL174:
ARM GAS  /tmp/ccXgAUhV.s 			page 57


 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1428              		.loc 2 854 5 is_stmt 1 view .LVU509
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1429              		.loc 2 854 13 is_stmt 0 view .LVU510
 1430 03f6 08EA0301 		and	r1, r8, r3
 1431              	.LVL175:
 857:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1432              		.loc 2 857 5 is_stmt 1 view .LVU511
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 1433              		.loc 2 860 5 view .LVU512
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 1434              		.loc 2 860 13 is_stmt 0 view .LVU513
 1435 03fa 5B10     		asrs	r3, r3, #1
 1436              	.LVL176:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1437              		.loc 2 861 5 is_stmt 1 view .LVU514
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1438              		.loc 2 861 8 is_stmt 0 view .LVU515
 1439 03fc 58FA0EFE 		asrs	lr, r8, lr
 1440              	.LVL177:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1441              		.loc 2 861 8 view .LVU516
 1442 0400 4ED4     		bmi	.L71
 1443              	.L33:
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1444              		.loc 2 865 5 is_stmt 1 view .LVU517
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1445              		.loc 2 865 8 is_stmt 0 view .LVU518
 1446 0402 9942     		cmp	r1, r3
 1447 0404 01DD     		ble	.L34
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1448              		.loc 2 867 9 is_stmt 1 view .LVU519
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1449              		.loc 2 867 15 is_stmt 0 view .LVU520
 1450 0406 0EF1010E 		add	lr, lr, #1
 1451              	.LVL178:
 1452              	.L34:
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1453              		.loc 2 870 5 is_stmt 1 view .LVU521
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1454              		.loc 2 870 5 is_stmt 0 view .LVU522
 1455              	.LBE167:
 1456              	.LBE166:
 1457              	.LBE163:
 1458              	.LBE162:
 387:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 sum_4 += output_offset;
 1459              		.loc 1 387 17 is_stmt 1 view .LVU523
 1460              		.loc 1 387 23 is_stmt 0 view .LVU524
 1461 040a 079B     		ldr	r3, [sp, #28]
 1462 040c 9E44     		add	lr, lr, r3
 1463              	.LVL179:
 388:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 sum_4 = MAX(sum_4, output_activation_min);
 1464              		.loc 1 388 17 is_stmt 1 view .LVU525
 1465              		.loc 1 388 23 is_stmt 0 view .LVU526
 1466 040e 089B     		ldr	r3, [sp, #32]
 1467 0410 9E45     		cmp	lr, r3
 1468 0412 B8BF     		it	lt
ARM GAS  /tmp/ccXgAUhV.s 			page 58


 1469 0414 9E46     		movlt	lr, r3
 1470              	.LVL180:
 389:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 sum_4 = MIN(sum_4, output_activation_max);
 1471              		.loc 1 389 17 is_stmt 1 view .LVU527
 1472              		.loc 1 389 23 is_stmt 0 view .LVU528
 1473 0416 099B     		ldr	r3, [sp, #36]
 1474 0418 9E45     		cmp	lr, r3
 1475 041a A8BF     		it	ge
 1476 041c 9E46     		movge	lr, r3
 1477              	.LVL181:
 390:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 *output++ = (int8_t)sum_4;
 1478              		.loc 1 390 17 is_stmt 1 view .LVU529
 1479              		.loc 1 390 27 is_stmt 0 view .LVU530
 1480 041e 2E9B     		ldr	r3, [sp, #184]
 1481 0420 83F803E0 		strb	lr, [r3, #3]
 391:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
 392:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 row_count--;
 1482              		.loc 1 392 17 is_stmt 1 view .LVU531
 1483              		.loc 1 392 26 is_stmt 0 view .LVU532
 1484 0424 0C9B     		ldr	r3, [sp, #48]
 1485 0426 013B     		subs	r3, r3, #1
 1486 0428 9BB2     		uxth	r3, r3
 1487 042a 0C93     		str	r3, [sp, #48]
 1488              	.LVL182:
 386:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 sum_4 += output_offset;
 1489              		.loc 1 386 62 view .LVU533
 1490 042c CDF814C0 		str	ip, [sp, #20]
 386:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 sum_4 += output_offset;
 1491              		.loc 1 386 79 view .LVU534
 1492 0430 0492     		str	r2, [sp, #16]
 390:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 *output++ = (int8_t)sum_4;
 1493              		.loc 1 390 24 view .LVU535
 1494 0432 2E9B     		ldr	r3, [sp, #184]
 1495 0434 0433     		adds	r3, r3, #4
 1496              	.LVL183:
 390:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 *output++ = (int8_t)sum_4;
 1497              		.loc 1 390 24 view .LVU536
 1498 0436 2E93     		str	r3, [sp, #184]
 1499              	.LVL184:
 1500              	.L17:
 390:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 *output++ = (int8_t)sum_4;
 1501              		.loc 1 390 24 view .LVU537
 1502              	.LBE180:
 295:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             {
 1503              		.loc 1 295 19 is_stmt 1 view .LVU538
 1504 0438 0C9B     		ldr	r3, [sp, #48]
 1505 043a 002B     		cmp	r3, #0
 1506 043c 32D0     		beq	.L72
 1507              	.LBB181:
 297:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 int32_t sum_2 = 0;
 1508              		.loc 1 297 17 view .LVU539
 1509              	.LVL185:
 298:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 int32_t sum_3 = 0;
 1510              		.loc 1 298 17 view .LVU540
 299:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 int32_t sum_4 = 0;
 1511              		.loc 1 299 17 view .LVU541
 300:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 if (bias)
ARM GAS  /tmp/ccXgAUhV.s 			page 59


 1512              		.loc 1 300 17 view .LVU542
 301:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 {
 1513              		.loc 1 301 17 view .LVU543
 301:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 {
 1514              		.loc 1 301 20 is_stmt 0 view .LVU544
 1515 043e 0A9B     		ldr	r3, [sp, #40]
 1516 0440 002B     		cmp	r3, #0
 1517 0442 3FF487AE 		beq	.L50
 303:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     sum_2 = *bias++;
 1518              		.loc 1 303 21 is_stmt 1 view .LVU545
 1519              	.LVL186:
 303:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     sum_2 = *bias++;
 1520              		.loc 1 303 25 is_stmt 0 view .LVU546
 1521 0446 1E68     		ldr	r6, [r3]
 1522              	.LVL187:
 304:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     sum_3 = *bias++;
 1523              		.loc 1 304 21 is_stmt 1 view .LVU547
 304:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     sum_3 = *bias++;
 1524              		.loc 1 304 27 is_stmt 0 view .LVU548
 1525 0448 5A68     		ldr	r2, [r3, #4]
 1526              	.LVL188:
 305:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     sum_4 = *bias++;
 1527              		.loc 1 305 21 is_stmt 1 view .LVU549
 305:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     sum_4 = *bias++;
 1528              		.loc 1 305 27 is_stmt 0 view .LVU550
 1529 044a D3F80890 		ldr	r9, [r3, #8]
 1530              	.LVL189:
 306:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 }
 1531              		.loc 1 306 21 is_stmt 1 view .LVU551
 306:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 }
 1532              		.loc 1 306 27 is_stmt 0 view .LVU552
 1533 044e D3F80C80 		ldr	r8, [r3, #12]
 1534              	.LVL190:
 306:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 }
 1535              		.loc 1 306 34 view .LVU553
 1536 0452 1033     		adds	r3, r3, #16
 1537              	.LVL191:
 306:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 }
 1538              		.loc 1 306 34 view .LVU554
 1539 0454 0A93     		str	r3, [sp, #40]
 1540              	.LVL192:
 1541              	.L18:
 309:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 int16_t *col_pos = col_buffer_start + row_shift;
 1542              		.loc 1 309 17 is_stmt 1 view .LVU555
 309:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 int16_t *col_pos = col_buffer_start + row_shift;
 1543              		.loc 1 309 48 is_stmt 0 view .LVU556
 1544 0456 0B9B     		ldr	r3, [sp, #44]
 1545 0458 0D99     		ldr	r1, [sp, #52]
 1546 045a 03FB01FC 		mul	ip, r3, r1
 309:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 int16_t *col_pos = col_buffer_start + row_shift;
 1547              		.loc 1 309 60 view .LVU557
 1548 045e 0CEBDC7C 		add	ip, ip, ip, lsr #31
 309:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 int16_t *col_pos = col_buffer_start + row_shift;
 1549              		.loc 1 309 26 view .LVU558
 1550 0462 CCF34F0C 		ubfx	ip, ip, #1, #16
 1551              	.LVL193:
 310:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 const int8_t *row_pos = kernel + row_shift;
ARM GAS  /tmp/ccXgAUhV.s 			page 60


 1552              		.loc 1 310 17 is_stmt 1 view .LVU559
 310:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 const int8_t *row_pos = kernel + row_shift;
 1553              		.loc 1 310 26 is_stmt 0 view .LVU560
 1554 0466 0F9B     		ldr	r3, [sp, #60]
 1555 0468 0699     		ldr	r1, [sp, #24]
 1556 046a 03EB4103 		add	r3, r3, r1, lsl #1
 1557              	.LVL194:
 311:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 row_shift += 4;
 1558              		.loc 1 311 17 is_stmt 1 view .LVU561
 311:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 row_shift += 4;
 1559              		.loc 1 311 31 is_stmt 0 view .LVU562
 1560 046e 2A98     		ldr	r0, [sp, #168]
 1561 0470 4418     		adds	r4, r0, r1
 1562              	.LVL195:
 312:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
 1563              		.loc 1 312 17 is_stmt 1 view .LVU563
 312:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
 1564              		.loc 1 312 27 is_stmt 0 view .LVU564
 1565 0472 0431     		adds	r1, r1, #4
 1566 0474 89B2     		uxth	r1, r1
 1567 0476 0691     		str	r1, [sp, #24]
 1568              	.LVL196:
 314:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 {
 1569              		.loc 1 314 17 is_stmt 1 view .LVU565
 1570 0478 0096     		str	r6, [sp]
 1571 047a 0292     		str	r2, [sp, #8]
 1572 047c 6746     		mov	r7, ip
 314:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 {
 1573              		.loc 1 314 23 is_stmt 0 view .LVU566
 1574 047e ABE6     		b	.L19
 1575              	.LVL197:
 1576              	.L64:
 1577              	.LBB171:
 1578              	.LBB143:
 1579              		.loc 2 893 12 view .LVU567
 1580 0480 CCF1000C 		rsb	ip, ip, #0
 1581              	.LVL198:
 1582              		.loc 2 893 12 view .LVU568
 1583 0484 F6E6     		b	.L23
 1584              	.LVL199:
 1585              	.L65:
 1586              	.LBB142:
 1587              	.LBB141:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1588              		.loc 2 863 9 is_stmt 1 view .LVU569
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1589              		.loc 2 863 18 is_stmt 0 view .LVU570
 1590 0486 0133     		adds	r3, r3, #1
 1591              	.LVL200:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1592              		.loc 2 863 18 view .LVU571
 1593 0488 FFE6     		b	.L24
 1594              	.LVL201:
 1595              	.L66:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1596              		.loc 2 863 18 view .LVU572
 1597              	.LBE141:
ARM GAS  /tmp/ccXgAUhV.s 			page 61


 1598              	.LBE142:
 1599              	.LBE143:
 1600              	.LBE171:
 1601              	.LBB172:
 1602              	.LBB152:
 1603              		.loc 2 893 12 view .LVU573
 1604 048a 7F42     		rsbs	r7, r7, #0
 1605              	.LVL202:
 1606              		.loc 2 893 12 view .LVU574
 1607 048c 30E7     		b	.L26
 1608              	.LVL203:
 1609              	.L67:
 1610              	.LBB151:
 1611              	.LBB150:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1612              		.loc 2 863 9 is_stmt 1 view .LVU575
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1613              		.loc 2 863 18 is_stmt 0 view .LVU576
 1614 048e 0133     		adds	r3, r3, #1
 1615              	.LVL204:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1616              		.loc 2 863 18 view .LVU577
 1617 0490 38E7     		b	.L27
 1618              	.LVL205:
 1619              	.L68:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1620              		.loc 2 863 18 view .LVU578
 1621              	.LBE150:
 1622              	.LBE151:
 1623              	.LBE152:
 1624              	.LBE172:
 1625              	.LBB173:
 1626              	.LBB161:
 1627              		.loc 2 893 12 view .LVU579
 1628 0492 7F42     		rsbs	r7, r7, #0
 1629              	.LVL206:
 1630              		.loc 2 893 12 view .LVU580
 1631 0494 69E7     		b	.L29
 1632              	.LVL207:
 1633              	.L69:
 1634              	.LBB160:
 1635              	.LBB159:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1636              		.loc 2 863 9 is_stmt 1 view .LVU581
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1637              		.loc 2 863 18 is_stmt 0 view .LVU582
 1638 0496 0133     		adds	r3, r3, #1
 1639              	.LVL208:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1640              		.loc 2 863 18 view .LVU583
 1641 0498 71E7     		b	.L30
 1642              	.LVL209:
 1643              	.L70:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1644              		.loc 2 863 18 view .LVU584
 1645              	.LBE159:
 1646              	.LBE160:
ARM GAS  /tmp/ccXgAUhV.s 			page 62


 1647              	.LBE161:
 1648              	.LBE173:
 1649              	.LBB174:
 1650              	.LBB170:
 1651              		.loc 2 893 12 view .LVU585
 1652 049a CEF1000E 		rsb	lr, lr, #0
 1653              	.LVL210:
 1654              		.loc 2 893 12 view .LVU586
 1655 049e A6E7     		b	.L32
 1656              	.LVL211:
 1657              	.L71:
 1658              	.LBB169:
 1659              	.LBB168:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1660              		.loc 2 863 9 is_stmt 1 view .LVU587
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1661              		.loc 2 863 18 is_stmt 0 view .LVU588
 1662 04a0 0133     		adds	r3, r3, #1
 1663              	.LVL212:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1664              		.loc 2 863 18 view .LVU589
 1665 04a2 AEE7     		b	.L33
 1666              	.LVL213:
 1667              	.L72:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1668              		.loc 2 863 18 view .LVU590
 1669              	.LBE168:
 1670              	.LBE169:
 1671              	.LBE170:
 1672              	.LBE174:
 1673              	.LBE181:
 393:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             }
 394:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
 395:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             row_count = output_ch & 0x3;
 1674              		.loc 1 395 13 is_stmt 1 view .LVU591
 1675              		.loc 1 395 23 is_stmt 0 view .LVU592
 1676 04a4 119B     		ldr	r3, [sp, #68]
 1677 04a6 03F0030C 		and	ip, r3, #3
 1678              	.LVL214:
 396:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             while (row_count)
 1679              		.loc 1 396 13 is_stmt 1 view .LVU593
 1680 04aa DDF810B0 		ldr	fp, [sp, #16]
 1681 04ae DDF814E0 		ldr	lr, [sp, #20]
 1682 04b2 0F9A     		ldr	r2, [sp, #60]
 1683 04b4 2A9C     		ldr	r4, [sp, #168]
 1684              		.loc 1 396 19 is_stmt 0 view .LVU594
 1685 04b6 4FE0     		b	.L36
 1686              	.LVL215:
 1687              	.L55:
 1688              	.LBB182:
 397:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             {
 398:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 int16_t *col_pos = col_buffer_start + row_shift;
 399:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 const int8_t *row_pos = kernel + row_shift;
 400:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 int32_t sum = 0;
 1689              		.loc 1 400 25 view .LVU595
 1690 04b8 0021     		movs	r1, #0
 1691 04ba 57E0     		b	.L37
ARM GAS  /tmp/ccXgAUhV.s 			page 63


 1692              	.LVL216:
 1693              	.L39:
 1694              	.LBB183:
 401:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 if (bias)
 402:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 {
 403:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     sum = *bias++;
 404:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 }
 405:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 const uint16_t col_count = (kernel_x * kernel_y);
 406:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 row_shift += 1;
 407:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
 408:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 for (int i = 0; i < col_count; i++)
 409:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 {
 410:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                     sum += row_pos[i * input_ch] * col_pos[i * input_ch];
 1695              		.loc 1 410 21 is_stmt 1 discriminator 3 view .LVU596
 1696 04bc 0AFB0370 		mla	r0, r10, r3, r7
 1697              		.loc 1 410 35 is_stmt 0 discriminator 3 view .LVU597
 1698 04c0 2556     		ldrsb	r5, [r4, r0]
 1699              		.loc 1 410 59 discriminator 3 view .LVU598
 1700 04c2 32F91000 		ldrsh	r0, [r2, r0, lsl #1]
 1701              		.loc 1 410 25 discriminator 3 view .LVU599
 1702 04c6 00FB0511 		mla	r1, r0, r5, r1
 1703              	.LVL217:
 408:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 {
 1704              		.loc 1 408 48 is_stmt 1 discriminator 3 view .LVU600
 408:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 {
 1705              		.loc 1 408 49 is_stmt 0 discriminator 3 view .LVU601
 1706 04ca 0133     		adds	r3, r3, #1
 1707              	.LVL218:
 1708              	.L38:
 408:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 {
 1709              		.loc 1 408 33 is_stmt 1 discriminator 1 view .LVU602
 408:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 {
 1710              		.loc 1 408 17 is_stmt 0 discriminator 1 view .LVU603
 1711 04cc 9E42     		cmp	r6, r3
 1712 04ce F5DC     		bgt	.L39
 408:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 {
 1713              		.loc 1 408 17 discriminator 1 view .LVU604
 1714              	.LBE183:
 411:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 }
 412:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 sum = arm_nn_requantize(sum, *output_mult++, *output_shift++);
 1715              		.loc 1 412 17 is_stmt 1 view .LVU605
 1716              		.loc 1 412 58 is_stmt 0 view .LVU606
 1717 04d0 7346     		mov	r3, lr
 1718              	.LVL219:
 1719              		.loc 1 412 23 view .LVU607
 1720 04d2 53F8040B 		ldr	r0, [r3], #4
 1721              	.LVL220:
 1722              		.loc 1 412 23 view .LVU608
 1723 04d6 0093     		str	r3, [sp]
 1724              	.LVL221:
 1725              		.loc 1 412 23 view .LVU609
 1726 04d8 5BF8045B 		ldr	r5, [fp], #4
 1727              	.LVL222:
 1728              	.LBB184:
 1729              	.LBI184:
 882:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1730              		.loc 2 882 30 is_stmt 1 view .LVU610
ARM GAS  /tmp/ccXgAUhV.s 			page 64


 1731              	.LBB185:
 1732              		.loc 2 893 5 view .LVU611
 1733              		.loc 2 893 87 is_stmt 0 view .LVU612
 1734 04dc 25EAE573 		bic	r3, r5, r5, asr #31
 1735              	.LVL223:
 1736              		.loc 2 893 12 view .LVU613
 1737 04e0 9940     		lsls	r1, r1, r3
 1738              	.LVL224:
 1739              	.LBB186:
 1740              	.LBI186:
 823:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1741              		.loc 2 823 30 is_stmt 1 view .LVU614
 1742              	.LBB187:
 825:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     union arm_nn_long_long mult;
 1743              		.loc 2 825 5 view .LVU615
 826:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1744              		.loc 2 826 5 view .LVU616
 829:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.word.high = 0;
 1745              		.loc 2 829 5 view .LVU617
 830:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1746              		.loc 2 830 5 view .LVU618
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1747              		.loc 2 833 5 view .LVU619
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1748              		.loc 2 833 26 is_stmt 0 view .LVU620
 1749 04e2 4FF08043 		mov	r3, #1073741824
 1750 04e6 4FF0000E 		mov	lr, #0
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1751              		.loc 2 833 39 view .LVU621
 1752 04ea 4FEAE179 		asr	r9, r1, #31
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1753              		.loc 2 833 51 view .LVU622
 1754 04ee 0646     		mov	r6, r0
 1755              	.LVL225:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1756              		.loc 2 833 51 view .LVU623
 1757 04f0 C717     		asrs	r7, r0, #31
 1758              	.LVL226:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1759              		.loc 2 833 51 view .LVU624
 1760 04f2 CDE90267 		strd	r6, [sp, #8]
 1761 04f6 00FB09F6 		mul	r6, r0, r9
 1762 04fa 039F     		ldr	r7, [sp, #12]
 1763 04fc 01FB0766 		mla	r6, r1, r7, r6
 1764 0500 A0FB0101 		umull	r0, r1, r0, r1
 1765              	.LVL227:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1766              		.loc 2 833 51 view .LVU625
 1767 0504 3144     		add	r1, r1, r6
 1768              	.LVL228:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1769              		.loc 2 833 37 view .LVU626
 1770 0506 1B18     		adds	r3, r3, r0
 1771 0508 4EEB010E 		adc	lr, lr, r1
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1772              		.loc 2 837 5 is_stmt 1 view .LVU627
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
ARM GAS  /tmp/ccXgAUhV.s 			page 65


 1773              		.loc 2 837 39 is_stmt 0 view .LVU628
 1774 050c DB0F     		lsrs	r3, r3, #31
 1775 050e 43EA4E0E 		orr	lr, r3, lr, lsl #1
 1776              	.LVL229:
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1777              		.loc 2 839 5 is_stmt 1 view .LVU629
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1778              		.loc 2 839 5 is_stmt 0 view .LVU630
 1779              	.LBE187:
 1780              	.LBE186:
 1781              		.loc 2 893 12 view .LVU631
 1782 0512 002D     		cmp	r5, #0
 1783 0514 35DD     		ble	.L73
 1784 0516 0025     		movs	r5, #0
 1785              	.LVL230:
 1786              	.L40:
 1787              	.LBB188:
 1788              	.LBI188:
 850:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1789              		.loc 2 850 30 is_stmt 1 view .LVU632
 1790              	.LBB189:
 852:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder_mask = (1 << exponent) - 1;
 1791              		.loc 2 852 5 view .LVU633
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 1792              		.loc 2 853 5 view .LVU634
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 1793              		.loc 2 853 39 is_stmt 0 view .LVU635
 1794 0518 0123     		movs	r3, #1
 1795 051a AB40     		lsls	r3, r3, r5
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 1796              		.loc 2 853 19 view .LVU636
 1797 051c 013B     		subs	r3, r3, #1
 1798              	.LVL231:
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1799              		.loc 2 854 5 is_stmt 1 view .LVU637
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1800              		.loc 2 854 13 is_stmt 0 view .LVU638
 1801 051e 0EEA0301 		and	r1, lr, r3
 1802              	.LVL232:
 857:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1803              		.loc 2 857 5 is_stmt 1 view .LVU639
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 1804              		.loc 2 860 5 view .LVU640
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 1805              		.loc 2 860 13 is_stmt 0 view .LVU641
 1806 0522 5B10     		asrs	r3, r3, #1
 1807              	.LVL233:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1808              		.loc 2 861 5 is_stmt 1 view .LVU642
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1809              		.loc 2 861 8 is_stmt 0 view .LVU643
 1810 0524 5EFA05F5 		asrs	r5, lr, r5
 1811              	.LVL234:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1812              		.loc 2 861 8 view .LVU644
 1813 0528 2DD4     		bmi	.L74
 1814              	.L41:
ARM GAS  /tmp/ccXgAUhV.s 			page 66


 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1815              		.loc 2 865 5 is_stmt 1 view .LVU645
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1816              		.loc 2 865 8 is_stmt 0 view .LVU646
 1817 052a 9942     		cmp	r1, r3
 1818 052c 00DD     		ble	.L42
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1819              		.loc 2 867 9 is_stmt 1 view .LVU647
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1820              		.loc 2 867 15 is_stmt 0 view .LVU648
 1821 052e 0135     		adds	r5, r5, #1
 1822              	.LVL235:
 1823              	.L42:
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1824              		.loc 2 870 5 is_stmt 1 view .LVU649
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1825              		.loc 2 870 5 is_stmt 0 view .LVU650
 1826              	.LBE189:
 1827              	.LBE188:
 1828              	.LBE185:
 1829              	.LBE184:
 413:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 sum += output_offset;
 1830              		.loc 1 413 17 is_stmt 1 view .LVU651
 1831              		.loc 1 413 21 is_stmt 0 view .LVU652
 1832 0530 079B     		ldr	r3, [sp, #28]
 1833 0532 1D44     		add	r5, r5, r3
 1834              	.LVL236:
 414:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 sum = MAX(sum, output_activation_min);
 1835              		.loc 1 414 17 is_stmt 1 view .LVU653
 1836              		.loc 1 414 21 is_stmt 0 view .LVU654
 1837 0534 089B     		ldr	r3, [sp, #32]
 1838 0536 9D42     		cmp	r5, r3
 1839 0538 B8BF     		it	lt
 1840 053a 1D46     		movlt	r5, r3
 1841              	.LVL237:
 415:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 sum = MIN(sum, output_activation_max);
 1842              		.loc 1 415 17 is_stmt 1 view .LVU655
 1843              		.loc 1 415 21 is_stmt 0 view .LVU656
 1844 053c 099B     		ldr	r3, [sp, #36]
 1845 053e 9D42     		cmp	r5, r3
 1846 0540 A8BF     		it	ge
 1847 0542 1D46     		movge	r5, r3
 1848              	.LVL238:
 416:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 *output++ = (int8_t)sum;
 1849              		.loc 1 416 17 is_stmt 1 view .LVU657
 1850              		.loc 1 416 24 is_stmt 0 view .LVU658
 1851 0544 2E9B     		ldr	r3, [sp, #184]
 1852              	.LVL239:
 1853              		.loc 1 416 27 view .LVU659
 1854 0546 03F8015B 		strb	r5, [r3], #1
 1855              	.LVL240:
 417:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
 418:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 row_count--;
 1856              		.loc 1 418 17 is_stmt 1 view .LVU660
 1857              		.loc 1 418 26 is_stmt 0 view .LVU661
 1858 054a 0CF1FF3C 		add	ip, ip, #-1
 1859              	.LVL241:
ARM GAS  /tmp/ccXgAUhV.s 			page 67


 1860              		.loc 1 418 26 view .LVU662
 1861 054e 1FFA8CFC 		uxth	ip, ip
 1862              	.LVL242:
 412:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 sum += output_offset;
 1863              		.loc 1 412 58 view .LVU663
 1864 0552 DDF800E0 		ldr	lr, [sp]
 416:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 *output++ = (int8_t)sum;
 1865              		.loc 1 416 24 view .LVU664
 1866 0556 2E93     		str	r3, [sp, #184]
 1867              	.LVL243:
 1868              	.L36:
 416:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 *output++ = (int8_t)sum;
 1869              		.loc 1 416 24 view .LVU665
 1870              	.LBE182:
 396:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             {
 1871              		.loc 1 396 19 is_stmt 1 view .LVU666
 1872 0558 BCF1000F 		cmp	ip, #0
 1873 055c 15D0     		beq	.L75
 1874              	.LBB195:
 398:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 const int8_t *row_pos = kernel + row_shift;
 1875              		.loc 1 398 17 view .LVU667
 398:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 const int8_t *row_pos = kernel + row_shift;
 1876              		.loc 1 398 53 is_stmt 0 view .LVU668
 1877 055e 069F     		ldr	r7, [sp, #24]
 1878              	.LVL244:
 399:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 int32_t sum = 0;
 1879              		.loc 1 399 17 is_stmt 1 view .LVU669
 400:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 if (bias)
 1880              		.loc 1 400 17 view .LVU670
 401:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 {
 1881              		.loc 1 401 17 view .LVU671
 401:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 {
 1882              		.loc 1 401 20 is_stmt 0 view .LVU672
 1883 0560 0A9B     		ldr	r3, [sp, #40]
 1884 0562 002B     		cmp	r3, #0
 1885 0564 A8D0     		beq	.L55
 403:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 }
 1886              		.loc 1 403 21 is_stmt 1 view .LVU673
 1887              	.LVL245:
 403:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 }
 1888              		.loc 1 403 25 is_stmt 0 view .LVU674
 1889 0566 53F8041B 		ldr	r1, [r3], #4
 1890              	.LVL246:
 403:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 }
 1891              		.loc 1 403 32 view .LVU675
 1892 056a 0A93     		str	r3, [sp, #40]
 1893              	.LVL247:
 1894              	.L37:
 405:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 row_shift += 1;
 1895              		.loc 1 405 17 is_stmt 1 view .LVU676
 405:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 row_shift += 1;
 1896              		.loc 1 405 32 is_stmt 0 view .LVU677
 1897 056c 0D9B     		ldr	r3, [sp, #52]
 1898 056e 0B98     		ldr	r0, [sp, #44]
 1899 0570 13FB00F6 		smulbb	r6, r3, r0
 1900 0574 B6B2     		uxth	r6, r6
 1901              	.LVL248:
ARM GAS  /tmp/ccXgAUhV.s 			page 68


 406:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
 1902              		.loc 1 406 17 is_stmt 1 view .LVU678
 406:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
 1903              		.loc 1 406 27 is_stmt 0 view .LVU679
 1904 0576 069B     		ldr	r3, [sp, #24]
 1905 0578 0133     		adds	r3, r3, #1
 1906 057a 9BB2     		uxth	r3, r3
 1907 057c 0693     		str	r3, [sp, #24]
 1908              	.LVL249:
 408:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 {
 1909              		.loc 1 408 17 is_stmt 1 view .LVU680
 1910              	.LBB193:
 408:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 {
 1911              		.loc 1 408 22 view .LVU681
 408:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 {
 1912              		.loc 1 408 26 is_stmt 0 view .LVU682
 1913 057e 0023     		movs	r3, #0
 408:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 {
 1914              		.loc 1 408 17 view .LVU683
 1915 0580 A4E7     		b	.L38
 1916              	.LVL250:
 1917              	.L73:
 408:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                 {
 1918              		.loc 1 408 17 view .LVU684
 1919              	.LBE193:
 1920              	.LBB194:
 1921              	.LBB192:
 1922              		.loc 2 893 12 view .LVU685
 1923 0582 6D42     		rsbs	r5, r5, #0
 1924              	.LVL251:
 1925              		.loc 2 893 12 view .LVU686
 1926 0584 C8E7     		b	.L40
 1927              	.LVL252:
 1928              	.L74:
 1929              	.LBB191:
 1930              	.LBB190:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1931              		.loc 2 863 9 is_stmt 1 view .LVU687
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1932              		.loc 2 863 18 is_stmt 0 view .LVU688
 1933 0586 0133     		adds	r3, r3, #1
 1934              	.LVL253:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1935              		.loc 2 863 18 view .LVU689
 1936 0588 CFE7     		b	.L41
 1937              	.LVL254:
 1938              	.L75:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1939              		.loc 2 863 18 view .LVU690
 1940              	.LBE190:
 1941              	.LBE191:
 1942              	.LBE192:
 1943              	.LBE194:
 1944              	.LBE195:
 419:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             }
 420:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
 421:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             // clear counter and pointers
ARM GAS  /tmp/ccXgAUhV.s 			page 69


 422:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             col_buffer = col_buffer_start;
 1945              		.loc 1 422 13 is_stmt 1 discriminator 2 view .LVU691
 1946              		.loc 1 422 13 is_stmt 0 discriminator 2 view .LVU692
 1947              	.LBE201:
 244:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****         {
 1948              		.loc 1 244 51 is_stmt 1 discriminator 2 view .LVU693
 244:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****         {
 1949              		.loc 1 244 58 is_stmt 0 discriminator 2 view .LVU694
 1950 058a 109B     		ldr	r3, [sp, #64]
 1951 058c 0133     		adds	r3, r3, #1
 1952 058e 1093     		str	r3, [sp, #64]
 1953              	.LVL255:
 1954              	.L5:
 244:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****         {
 1955              		.loc 1 244 31 is_stmt 1 discriminator 1 view .LVU695
 244:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****         {
 1956              		.loc 1 244 9 is_stmt 0 discriminator 1 view .LVU696
 1957 0590 109B     		ldr	r3, [sp, #64]
 1958 0592 139A     		ldr	r2, [sp, #76]
 1959 0594 9342     		cmp	r3, r2
 1960 0596 22DA     		bge	.L76
 1961              	.LBB202:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
 1962              		.loc 1 246 13 is_stmt 1 view .LVU697
 246:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
 1963              		.loc 1 246 61 is_stmt 0 view .LVU698
 1964 0598 109B     		ldr	r3, [sp, #64]
 1965 059a 179A     		ldr	r2, [sp, #92]
 1966 059c 13FB02F6 		smulbb	r6, r3, r2
 1967 05a0 169B     		ldr	r3, [sp, #88]
 1968 05a2 F61A     		subs	r6, r6, r3
 246:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
 1969              		.loc 1 246 27 view .LVU699
 1970 05a4 36B2     		sxth	r6, r6
 1971              	.LVL256:
 250:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             /* Condition for kernel end dimension: (base_idx_y + ker_y_end) < input_y */
 1972              		.loc 1 250 13 is_stmt 1 view .LVU700
 250:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             /* Condition for kernel end dimension: (base_idx_y + ker_y_end) < input_y */
 1973              		.loc 1 250 37 is_stmt 0 view .LVU701
 1974 05a6 129B     		ldr	r3, [sp, #72]
 1975 05a8 002B     		cmp	r3, #0
 1976 05aa 7FF770AD 		ble	.L77
 1977 05ae 0027     		movs	r7, #0
 1978              	.L6:
 1979              	.LVL257:
 252:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
 1980              		.loc 1 252 13 is_stmt 1 discriminator 4 view .LVU702
 252:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
 1981              		.loc 1 252 35 is_stmt 0 discriminator 4 view .LVU703
 1982 05b0 129A     		ldr	r2, [sp, #72]
 1983 05b2 9346     		mov	fp, r2
 1984 05b4 159B     		ldr	r3, [sp, #84]
 1985 05b6 A3EB0209 		sub	r9, r3, r2
 252:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
 1986              		.loc 1 252 23 discriminator 4 view .LVU704
 1987 05ba 0B9B     		ldr	r3, [sp, #44]
 1988 05bc 9945     		cmp	r9, r3
ARM GAS  /tmp/ccXgAUhV.s 			page 70


 1989 05be A8BF     		it	ge
 1990 05c0 9946     		movge	r9, r3
 1991              	.LVL258:
 254:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             if (ker_y_start != 0)
 1992              		.loc 1 254 13 is_stmt 1 discriminator 4 view .LVU705
 255:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             {
 1993              		.loc 1 255 13 discriminator 4 view .LVU706
 255:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             {
 1994              		.loc 1 255 16 is_stmt 0 discriminator 4 view .LVU707
 1995 05c2 002F     		cmp	r7, #0
 1996 05c4 7FF465AD 		bne	.L78
 254:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             if (ker_y_start != 0)
 1997              		.loc 1 254 21 view .LVU708
 1998 05c8 3D46     		mov	r5, r7
 1999 05ca 0592     		str	r2, [sp, #20]
 2000 05cc DDF850B0 		ldr	fp, [sp, #80]
 2001 05d0 DDF83480 		ldr	r8, [sp, #52]
 2002 05d4 CDF81090 		str	r9, [sp, #16]
 2003 05d8 DDF83C90 		ldr	r9, [sp, #60]
 2004              	.LVL259:
 254:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             if (ker_y_start != 0)
 2005              		.loc 1 254 21 view .LVU709
 2006 05dc 8CE5     		b	.L13
 2007              	.LVL260:
 2008              	.L76:
 254:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****             if (ker_y_start != 0)
 2009              		.loc 1 254 21 view .LVU710
 2010              	.LBE202:
 2011              	.LBE208:
 2012              	.LBE215:
 241:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     {
 2013              		.loc 1 241 47 is_stmt 1 discriminator 2 view .LVU711
 241:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     {
 2014              		.loc 1 241 54 is_stmt 0 discriminator 2 view .LVU712
 2015 05de 1A9B     		ldr	r3, [sp, #104]
 2016              	.LVL261:
 241:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     {
 2017              		.loc 1 241 54 discriminator 2 view .LVU713
 2018 05e0 0133     		adds	r3, r3, #1
 2019 05e2 1A93     		str	r3, [sp, #104]
 2020              	.LVL262:
 2021              	.L4:
 241:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     {
 2022              		.loc 1 241 27 is_stmt 1 discriminator 1 view .LVU714
 241:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     {
 2023              		.loc 1 241 5 is_stmt 0 discriminator 1 view .LVU715
 2024 05e4 1A9B     		ldr	r3, [sp, #104]
 2025 05e6 1D9A     		ldr	r2, [sp, #116]
 2026 05e8 9342     		cmp	r3, r2
 2027 05ea 0ADA     		bge	.L79
 2028              	.LBB216:
 243:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****         for (int i_out_x = 0; i_out_x < output_x; i_out_x++)
 2029              		.loc 1 243 9 is_stmt 1 view .LVU716
 243:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****         for (int i_out_x = 0; i_out_x < output_x; i_out_x++)
 2030              		.loc 1 243 57 is_stmt 0 view .LVU717
 2031 05ec 1A9B     		ldr	r3, [sp, #104]
 2032 05ee 1C9A     		ldr	r2, [sp, #112]
ARM GAS  /tmp/ccXgAUhV.s 			page 71


 2033 05f0 13FB02F3 		smulbb	r3, r3, r2
 2034 05f4 1B9A     		ldr	r2, [sp, #108]
 2035 05f6 9B1A     		subs	r3, r3, r2
 243:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****         for (int i_out_x = 0; i_out_x < output_x; i_out_x++)
 2036              		.loc 1 243 23 view .LVU718
 2037 05f8 1BB2     		sxth	r3, r3
 2038 05fa 1293     		str	r3, [sp, #72]
 2039              	.LVL263:
 244:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****         {
 2040              		.loc 1 244 9 is_stmt 1 view .LVU719
 2041              	.LBB209:
 244:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****         {
 2042              		.loc 1 244 14 view .LVU720
 244:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****         {
 2043              		.loc 1 244 18 is_stmt 0 view .LVU721
 2044 05fc 0023     		movs	r3, #0
 2045 05fe 1093     		str	r3, [sp, #64]
 244:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****         {
 2046              		.loc 1 244 9 view .LVU722
 2047 0600 C6E7     		b	.L5
 2048              	.LVL264:
 2049              	.L79:
 244:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****         {
 2050              		.loc 1 244 9 view .LVU723
 2051              	.LBE209:
 2052              	.LBE216:
 2053              	.LBE223:
 423:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****         }
 424:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     }
 425:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     #endif
 426:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** #else
 427:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     /* Run the following code as reference implementation for Cortex-M0 and Cortex-M3 */
 428:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     return arm_depthwise_conv_s8(ctx,
 429:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                                  dw_conv_params,
 430:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                                  quant_params,
 431:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                                  input_dims,
 432:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                                  input,
 433:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                                  filter_dims,
 434:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                                  kernel,
 435:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                                  bias_dims,
 436:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                                  bias,
 437:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                                  output_dims,
 438:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****                                  output);
 439:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** #endif /* ARM_MATH_MVEI | ARM_MATH_DSP */
 440:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** 
 441:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     /* Return to application */
 442:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     return ARM_CMSIS_NN_SUCCESS;
 2054              		.loc 1 442 12 view .LVU724
 2055 0602 0020     		movs	r0, #0
 2056              	.LVL265:
 2057              	.L2:
 443:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c **** }
 2058              		.loc 1 443 1 view .LVU725
 2059 0604 1FB0     		add	sp, sp, #124
 2060              	.LCFI2:
 2061              		.cfi_remember_state
 2062              		.cfi_def_cfa_offset 36
ARM GAS  /tmp/ccXgAUhV.s 			page 72


 2063              		@ sp needed
 2064 0606 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 2065              	.LVL266:
 2066              	.L46:
 2067              	.LCFI3:
 2068              		.cfi_restore_state
  70:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     }
 2069              		.loc 1 70 16 view .LVU726
 2070 060a 4FF0FF30 		mov	r0, #-1
 2071              	.LVL267:
  70:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_s8_opt.c ****     }
 2072              		.loc 1 70 16 view .LVU727
 2073 060e F9E7     		b	.L2
 2074              		.cfi_endproc
 2075              	.LFE47:
 2077              		.text
 2078              	.Letext0:
 2079              		.file 4 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 2080              		.file 5 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 2081              		.file 6 "/usr/include/newlib/sys/_types.h"
 2082              		.file 7 "/usr/include/newlib/sys/reent.h"
 2083              		.file 8 "/usr/include/newlib/sys/lock.h"
 2084              		.file 9 "Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nn_types.h"
 2085              		.file 10 "Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnfunctions.h"
 2086              		.file 11 "<built-in>"
ARM GAS  /tmp/ccXgAUhV.s 			page 73


DEFINED SYMBOLS
                            *ABS*:0000000000000000 arm_depthwise_conv_s8_opt.c
     /tmp/ccXgAUhV.s:18     .text.arm_depthwise_conv_s8_opt:0000000000000000 $t
     /tmp/ccXgAUhV.s:26     .text.arm_depthwise_conv_s8_opt:0000000000000000 arm_depthwise_conv_s8_opt

UNDEFINED SYMBOLS
arm_depthwise_conv_s8_opt_get_buffer_size
memset
arm_q7_to_q15_with_offset
