Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 08:28:33 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/NonUniformILP/fir_SHI_NonUniformILP_32_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.560ns  (required time - arrival time)
  Source:                 Delay1No19_instance/Y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum7_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.310ns  (logic 1.008ns (30.453%)  route 2.302ns (69.547%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.872ns = ( 5.872 - 4.000 ) 
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.411ns (routing 0.338ns, distribution 1.073ns)
  Clock Net Delay (Destination): 1.212ns (routing 0.309ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=7704, routed)        1.411     2.362    Delay1No19_instance/clk_IBUF_BUFG
    SLICE_X131Y420       FDCE                                         r  Delay1No19_instance/Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y420       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.442 r  Delay1No19_instance/Y_reg[0]/Q
                         net (fo=5, routed)           0.419     2.861    Delay1No18_instance/Y_reg[33]_0[0]
    SLICE_X130Y439       LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     2.985 r  Delay1No18_instance/geqOp_carry_i_16__5/O
                         net (fo=1, routed)           0.009     2.994    Sum7_2_impl_instance/FPAddSubOp_instance/S[0]
    SLICE_X130Y439       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     3.184 r  Sum7_2_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.210    Sum7_2_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X130Y440       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.225 r  Sum7_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.251    Sum7_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X130Y441       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.303 r  Sum7_2_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.484     3.787    Delay1No18_instance/CO[0]
    SLICE_X126Y445       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.125     3.912 r  Delay1No18_instance/shiftedFracY_d1[32]_i_5__5/O
                         net (fo=3, routed)           0.398     4.310    Delay1No18_instance/Sum7_2_impl_instance/FPAddSubOp_instance/expDiff__26[2]
    SLICE_X128Y446       LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052     4.362 r  Delay1No18_instance/shiftedFracY_d1[49]_i_8__5/O
                         net (fo=1, routed)           0.089     4.451    Delay1No18_instance/shiftedFracY_d1[49]_i_8__5_n_0
    SLICE_X128Y446       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     4.541 r  Delay1No18_instance/shiftedFracY_d1[49]_i_3__5/O
                         net (fo=3, routed)           0.151     4.692    Delay1No18_instance/Sum7_2_impl_instance/FPAddSubOp_instance/shiftedOut
    SLICE_X127Y445       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     4.727 r  Delay1No18_instance/shiftedFracY_d1[33]_i_3__5/O
                         net (fo=48, routed)          0.454     5.181    Delay1No18_instance/shiftVal__5[1]
    SLICE_X133Y442       LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     5.304 r  Delay1No18_instance/shiftedFracY_d1[0]_i_1__5/O
                         net (fo=2, routed)           0.197     5.501    Delay1No18_instance/level4__0[0]
    SLICE_X130Y444       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     5.623 r  Delay1No18_instance/shiftedFracY_d1[16]_i_1__5/O
                         net (fo=1, routed)           0.049     5.672    Sum7_2_impl_instance/FPAddSubOp_instance/D[5]
    SLICE_X130Y444       FDRE                                         r  Sum7_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=7704, routed)        1.212     5.872    Sum7_2_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X130Y444       FDRE                                         r  Sum7_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[16]/C
                         clock pessimism              0.370     6.242    
                         clock uncertainty           -0.035     6.206    
    SLICE_X130Y444       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.231    Sum7_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[16]
  -------------------------------------------------------------------
                         required time                          6.231    
                         arrival time                          -5.672    
  -------------------------------------------------------------------
                         slack                                  0.560    




