{"children":[{"children":[{"data":[462,782,0,0,49],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 192 bits wide with a buffer size of 0 elements.","type":"text"},{"text":"192b wide with 0 elements.","type":"brief"}],"name":"Component call","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 1 bit wide with a buffer size of 0 elements.","type":"text"},{"text":"1b wide with 0 elements.","type":"brief"}],"name":"Component return","type":"resource"},{"data":[14,46,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 6 bits and depth 1","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 6 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'c' (stencil2d.cpp:23)","type":"resource"},{"data":[31,108,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 3 bits and depth 1","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 3 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'k1' (stencil2d.cpp:25)","type":"resource"},{"data":[14,43,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 3 bits and depth 1","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 3 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'k2' (stencil2d.cpp:26)","type":"resource"},{"data":[31,111,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 6 bits and depth 1","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 6 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'r' (stencil2d.cpp:22)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Shift Register (1 or fewer tap point)","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Shift Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'temp' (stencil2d.cpp:19)","type":"resource"},{"children":[{"count":6,"data":[533,2231,4,0,27],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[535,2232,4,0,27],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp"}]],"name":"Stream Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp","line":17}]],"name":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp:17","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp"}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[2,0,0,0,0],"debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp","line":22}]],"name":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp:22","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[55,0,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[92,272,0,0,4],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp"}]],"name":"Store","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp"}]],"name":"1-bit Or","type":"resource"}],"data":[180,273,0,0,4],"debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp","line":31}]],"name":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp:31","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp"}]],"name":"Stream Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp","line":35}]],"name":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp:35","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp"}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[2,0,0,0,0],"debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp","line":23}]],"name":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp:23","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp"}]],"name":"3-bit Integer Compare","type":"resource"},{"count":2,"data":[16,0,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp"}]],"name":"32-bit Integer Add","type":"resource"}],"data":[17,0,0,0,0],"debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp","line":25}]],"name":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp:25","replace_name":"true","type":"resource"},{"children":[{"count":6,"data":[143,0,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp"}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[123,35,0,2,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":2,"data":[502,442,0,0,8],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp"}]],"name":"Load","type":"resource"}],"data":[768,477,0,2,8],"debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp","line":27}]],"name":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp:27","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp"}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp"}]],"name":"3-bit Integer Compare","type":"resource"}],"data":[5,1,0,0,0],"debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp","line":26}]],"name":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp:26","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp"}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp","line":28}]],"name":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp:28","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2104,4111,4,2,88],"debug":[[{"filename":"stencil2d.cpp","line":19}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"details":[{"links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp","line":"26"}],"text":"%L with depth 5","type":"text"}],"text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:","type":"text"},{"text":"1 compute unit.\n1 loop nested 3 levels deep or more.","type":"brief"}],"name":"stencil_2d","total_kernel_resources":[2104,4111,4,2,88],"total_percent":[5.0328,3.52645,1.87594,0.77821,1.78571],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[2104,4111,4,2,88],"debug_enabled":"true","max_resources":[109572,219144,514,112,5478],"name":"System","total":[2104,4111,4,2,88],"total_percent":[5.0328,3.52645,1.87594,0.77821,1.78571],"type":"module"}