

================================================================
== Vitis HLS Report for 'ClefiaF0Xor'
================================================================
* Date:           Tue Dec  6 19:11:02 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.750 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    4|    4|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    351|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    239|    -|
|Register         |        -|    -|     159|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|     159|    590|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |                Module               | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |clefia_s0_U  |ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R  |        1|  0|   0|    0|   256|    8|     1|         2048|
    |clefia_s1_U  |ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R  |        1|  0|   0|    0|   256|    8|     1|         2048|
    +-------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                     |        2|  0|   0|    0|   512|   16|     2|         4096|
    +-------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln121_82_fu_335_p2     |         +|   0|  0|  15|           8|           2|
    |add_ln121_83_fu_345_p2     |         +|   0|  0|  15|           8|           2|
    |add_ln121_fu_324_p2        |         +|   0|  0|  15|           8|           1|
    |select_ln131_66_fu_541_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_67_fu_583_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_68_fu_617_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_69_fu_659_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_70_fu_431_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_71_fu_473_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_72_fu_507_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_fu_389_p3     |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |grp_fu_299_p2              |       xor|   0|  0|   8|           8|           8|
    |grp_fu_305_p2              |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_140_fu_691_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_141_fu_696_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_142_fu_701_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_143_fu_706_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_144_fu_719_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_145_fu_724_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_146_fu_729_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_147_fu_735_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_148_fu_759_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_149_fu_764_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_150_fu_769_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_151_fu_774_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_152_fu_787_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_153_fu_793_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_154_fu_798_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_155_fu_803_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_65_fu_712_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_66_fu_740_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_67_fu_780_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_68_fu_808_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln132_66_fu_535_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_67_fu_577_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_68_fu_611_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_69_fu_653_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_70_fu_425_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_71_fu_467_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_72_fu_501_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_fu_383_p2        |       xor|   0|  0|   8|           8|           4|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 351|         273|         279|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  25|          5|    1|          5|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |clefia_s0_address0       |  14|          3|    8|         24|
    |clefia_s1_address0       |  14|          3|    8|         24|
    |dst_address0             |  25|          5|    4|         20|
    |dst_address1             |  25|          5|    4|         20|
    |dst_d0                   |  20|          4|    8|         32|
    |dst_d1                   |  20|          4|    8|         32|
    |rk_address0              |  14|          3|    8|         24|
    |rk_address1              |  14|          3|    8|         24|
    |src_address0             |  25|          5|    4|         20|
    |src_address1             |  25|          5|    4|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 239|         49|   67|        249|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+---+----+-----+-----------+
    |                 Name                 | FF| LUT| Bits| Const Bits|
    +--------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                             |  4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0_reg           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |  1|   0|    1|          0|
    |reg_311                               |  8|   0|    8|          0|
    |reg_315                               |  8|   0|    8|          0|
    |rk_offset_read_reg_815                |  8|   0|    8|          0|
    |tmp_149_reg_944                       |  1|   0|    1|          0|
    |tmp_153_reg_960                       |  1|   0|    1|          0|
    |tmp_157_reg_908                       |  1|   0|    1|          0|
    |tmp_157_reg_908_pp0_iter1_reg         |  1|   0|    1|          0|
    |tmp_159_reg_918                       |  1|   0|    1|          0|
    |tmp_159_reg_918_pp0_iter1_reg         |  1|   0|    1|          0|
    |trunc_ln134_67_reg_939                |  7|   0|    7|          0|
    |trunc_ln134_69_reg_955                |  7|   0|    7|          0|
    |trunc_ln134_71_reg_903                |  7|   0|    7|          0|
    |trunc_ln134_71_reg_903_pp0_iter1_reg  |  7|   0|    7|          0|
    |trunc_ln134_72_reg_913                |  7|   0|    7|          0|
    |trunc_ln134_72_reg_913_pp0_iter1_reg  |  7|   0|    7|          0|
    |x_assign_29_reg_933                   |  8|   0|    8|          0|
    |x_assign_30_reg_949                   |  8|   0|    8|          0|
    |x_assign_31_reg_897                   |  8|   0|    8|          0|
    |x_assign_31_reg_897_pp0_iter1_reg     |  8|   0|    8|          0|
    |x_assign_s_reg_891                    |  8|   0|    8|          0|
    |x_assign_s_reg_891_pp0_iter1_reg      |  8|   0|    8|          0|
    |z_22_reg_876                          |  8|   0|    8|          0|
    |z_23_reg_923                          |  8|   0|    8|          0|
    |z_24_reg_928                          |  8|   0|    8|          0|
    |z_reg_871                             |  8|   0|    8|          0|
    +--------------------------------------+---+----+-----+-----------+
    |Total                                 |159|   0|  159|          0|
    +--------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|   ClefiaF0Xor|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|   ClefiaF0Xor|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|   ClefiaF0Xor|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|   ClefiaF0Xor|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|   ClefiaF0Xor|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|   ClefiaF0Xor|  return value|
|dst_address0  |  out|    4|   ap_memory|           dst|         array|
|dst_ce0       |  out|    1|   ap_memory|           dst|         array|
|dst_we0       |  out|    1|   ap_memory|           dst|         array|
|dst_d0        |  out|    8|   ap_memory|           dst|         array|
|dst_address1  |  out|    4|   ap_memory|           dst|         array|
|dst_ce1       |  out|    1|   ap_memory|           dst|         array|
|dst_we1       |  out|    1|   ap_memory|           dst|         array|
|dst_d1        |  out|    8|   ap_memory|           dst|         array|
|src_address0  |  out|    4|   ap_memory|           src|         array|
|src_ce0       |  out|    1|   ap_memory|           src|         array|
|src_q0        |   in|    8|   ap_memory|           src|         array|
|src_address1  |  out|    4|   ap_memory|           src|         array|
|src_ce1       |  out|    1|   ap_memory|           src|         array|
|src_q1        |   in|    8|   ap_memory|           src|         array|
|rk_address0   |  out|    8|   ap_memory|            rk|         array|
|rk_ce0        |  out|    1|   ap_memory|            rk|         array|
|rk_q0         |   in|    8|   ap_memory|            rk|         array|
|rk_address1   |  out|    8|   ap_memory|            rk|         array|
|rk_ce1        |  out|    1|   ap_memory|            rk|         array|
|rk_q1         |   in|    8|   ap_memory|            rk|         array|
|rk_offset     |   in|    8|     ap_none|     rk_offset|        scalar|
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 4, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.16>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%rk_offset_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rk_offset"   --->   Operation 10 'read' 'rk_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%rk_offset_cast = zext i8 %rk_offset_read"   --->   Operation 11 'zext' 'rk_offset_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%rk_addr = getelementptr i8 %rk, i64 0, i64 %rk_offset_cast" [clefia.c:121]   --->   Operation 12 'getelementptr' 'rk_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%src_addr = getelementptr i8 %src, i64 0, i64 0" [clefia.c:121]   --->   Operation 13 'getelementptr' 'src_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (2.32ns)   --->   "%src_load = load i4 %src_addr" [clefia.c:124]   --->   Operation 14 'load' 'src_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 15 [2/2] (3.25ns)   --->   "%rk_load = load i8 %rk_addr" [clefia.c:124]   --->   Operation 15 'load' 'rk_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_1 : Operation 16 [1/1] (1.91ns)   --->   "%add_ln121 = add i8 %rk_offset_read, i8 1" [clefia.c:121]   --->   Operation 16 'add' 'add_ln121' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i8 %add_ln121" [clefia.c:121]   --->   Operation 17 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%rk_addr_37 = getelementptr i8 %rk, i64 0, i64 %zext_ln121" [clefia.c:121]   --->   Operation 18 'getelementptr' 'rk_addr_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%src_addr_50 = getelementptr i8 %src, i64 0, i64 1" [clefia.c:121]   --->   Operation 19 'getelementptr' 'src_addr_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (2.32ns)   --->   "%src_load_50 = load i4 %src_addr_50" [clefia.c:124]   --->   Operation 20 'load' 'src_load_50' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 21 [2/2] (3.25ns)   --->   "%rk_load_22 = load i8 %rk_addr_37" [clefia.c:124]   --->   Operation 21 'load' 'rk_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 2 <SV = 1> <Delay = 5.16>
ST_2 : Operation 22 [1/2] (2.32ns)   --->   "%src_load = load i4 %src_addr" [clefia.c:124]   --->   Operation 22 'load' 'src_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 23 [1/2] (3.25ns)   --->   "%rk_load = load i8 %rk_addr" [clefia.c:124]   --->   Operation 23 'load' 'rk_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_2 : Operation 24 [1/1] (0.99ns)   --->   "%xor_ln124 = xor i8 %rk_load, i8 %src_load" [clefia.c:124]   --->   Operation 24 'xor' 'xor_ln124' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/2] (2.32ns)   --->   "%src_load_50 = load i4 %src_addr_50" [clefia.c:124]   --->   Operation 25 'load' 'src_load_50' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 26 [1/2] (3.25ns)   --->   "%rk_load_22 = load i8 %rk_addr_37" [clefia.c:124]   --->   Operation 26 'load' 'rk_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_2 : Operation 27 [1/1] (0.99ns)   --->   "%xor_ln124_1 = xor i8 %rk_load_22, i8 %src_load_50" [clefia.c:124]   --->   Operation 27 'xor' 'xor_ln124_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.91ns)   --->   "%add_ln121_82 = add i8 %rk_offset_read, i8 2" [clefia.c:121]   --->   Operation 28 'add' 'add_ln121_82' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln121_117 = zext i8 %add_ln121_82" [clefia.c:121]   --->   Operation 29 'zext' 'zext_ln121_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%rk_addr_38 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_117" [clefia.c:121]   --->   Operation 30 'getelementptr' 'rk_addr_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%src_addr_51 = getelementptr i8 %src, i64 0, i64 2" [clefia.c:121]   --->   Operation 31 'getelementptr' 'src_addr_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (2.32ns)   --->   "%src_load_51 = load i4 %src_addr_51" [clefia.c:124]   --->   Operation 32 'load' 'src_load_51' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 33 [2/2] (3.25ns)   --->   "%rk_load_23 = load i8 %rk_addr_38" [clefia.c:124]   --->   Operation 33 'load' 'rk_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_2 : Operation 34 [1/1] (1.91ns)   --->   "%add_ln121_83 = add i8 %rk_offset_read, i8 3" [clefia.c:121]   --->   Operation 34 'add' 'add_ln121_83' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln121_118 = zext i8 %add_ln121_83" [clefia.c:121]   --->   Operation 35 'zext' 'zext_ln121_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%rk_addr_39 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_118" [clefia.c:121]   --->   Operation 36 'getelementptr' 'rk_addr_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%src_addr_52 = getelementptr i8 %src, i64 0, i64 3" [clefia.c:121]   --->   Operation 37 'getelementptr' 'src_addr_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (2.32ns)   --->   "%src_load_52 = load i4 %src_addr_52" [clefia.c:124]   --->   Operation 38 'load' 'src_load_52' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 39 [2/2] (3.25ns)   --->   "%rk_load_24 = load i8 %rk_addr_39" [clefia.c:124]   --->   Operation 39 'load' 'rk_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%dst_addr = getelementptr i8 %dst, i64 0, i64 0" [clefia.c:114]   --->   Operation 40 'getelementptr' 'dst_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %src_load, i4 %dst_addr" [clefia.c:117]   --->   Operation 41 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%dst_addr_50 = getelementptr i8 %dst, i64 0, i64 1" [clefia.c:114]   --->   Operation 42 'getelementptr' 'dst_addr_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %src_load_50, i4 %dst_addr_50" [clefia.c:117]   --->   Operation 43 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 4.64>
ST_3 : Operation 44 [1/2] (2.32ns)   --->   "%src_load_51 = load i4 %src_addr_51" [clefia.c:124]   --->   Operation 44 'load' 'src_load_51' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 45 [1/2] (3.25ns)   --->   "%rk_load_23 = load i8 %rk_addr_38" [clefia.c:124]   --->   Operation 45 'load' 'rk_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_3 : Operation 46 [1/1] (0.99ns)   --->   "%xor_ln124_2 = xor i8 %rk_load_23, i8 %src_load_51" [clefia.c:124]   --->   Operation 46 'xor' 'xor_ln124_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/2] (2.32ns)   --->   "%src_load_52 = load i4 %src_addr_52" [clefia.c:124]   --->   Operation 47 'load' 'src_load_52' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 48 [1/2] (3.25ns)   --->   "%rk_load_24 = load i8 %rk_addr_39" [clefia.c:124]   --->   Operation 48 'load' 'rk_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_3 : Operation 49 [1/1] (0.99ns)   --->   "%xor_ln124_34 = xor i8 %rk_load_24, i8 %src_load_52" [clefia.c:124]   --->   Operation 49 'xor' 'xor_ln124_34' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i8 %xor_ln124" [clefia.c:150]   --->   Operation 50 'zext' 'zext_ln150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%clefia_s0_addr = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln150" [clefia.c:150]   --->   Operation 51 'getelementptr' 'clefia_s0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (3.25ns)   --->   "%z = load i8 %clefia_s0_addr" [clefia.c:150]   --->   Operation 52 'load' 'z' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln151 = zext i8 %xor_ln124_1" [clefia.c:151]   --->   Operation 53 'zext' 'zext_ln151' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%clefia_s1_addr = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln151" [clefia.c:151]   --->   Operation 54 'getelementptr' 'clefia_s1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [2/2] (3.25ns)   --->   "%z_22 = load i8 %clefia_s1_addr" [clefia.c:151]   --->   Operation 55 'load' 'z_22' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%dst_addr_51 = getelementptr i8 %dst, i64 0, i64 2" [clefia.c:114]   --->   Operation 56 'getelementptr' 'dst_addr_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %src_load_51, i4 %dst_addr_51" [clefia.c:117]   --->   Operation 57 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%dst_addr_52 = getelementptr i8 %dst, i64 0, i64 3" [clefia.c:114]   --->   Operation 58 'getelementptr' 'dst_addr_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %src_load_52, i4 %dst_addr_52" [clefia.c:117]   --->   Operation 59 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 5.75>
ST_4 : Operation 60 [1/2] (3.25ns)   --->   "%z = load i8 %clefia_s0_addr" [clefia.c:150]   --->   Operation 60 'load' 'z' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 61 [1/2] (3.25ns)   --->   "%z_22 = load i8 %clefia_s1_addr" [clefia.c:151]   --->   Operation 61 'load' 'z_22' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln152 = zext i8 %xor_ln124_2" [clefia.c:152]   --->   Operation 62 'zext' 'zext_ln152' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%clefia_s0_addr_2 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln152" [clefia.c:152]   --->   Operation 63 'getelementptr' 'clefia_s0_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [2/2] (3.25ns)   --->   "%z_23 = load i8 %clefia_s0_addr_2" [clefia.c:152]   --->   Operation 64 'load' 'z_23' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln153 = zext i8 %xor_ln124_34" [clefia.c:153]   --->   Operation 65 'zext' 'zext_ln153' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%clefia_s1_addr_2 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln153" [clefia.c:153]   --->   Operation 66 'getelementptr' 'clefia_s1_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [2/2] (3.25ns)   --->   "%z_24 = load i8 %clefia_s1_addr_2" [clefia.c:153]   --->   Operation 67 'load' 'z_24' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln131)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_22, i32 7" [clefia.c:131]   --->   Operation 68 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln131)   --->   "%xor_ln132 = xor i8 %z_22, i8 14" [clefia.c:132]   --->   Operation 69 'xor' 'xor_ln132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131 = select i1 %tmp, i8 %xor_ln132, i8 %z_22" [clefia.c:131]   --->   Operation 70 'select' 'select_ln131' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln134 = trunc i8 %select_ln131" [clefia.c:134]   --->   Operation 71 'trunc' 'trunc_ln134' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_145 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 7" [clefia.c:134]   --->   Operation 72 'bitselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%x_assign_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134, i1 %tmp_145" [clefia.c:134]   --->   Operation 73 'bitconcatenate' 'x_assign_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_70)   --->   "%tmp_154 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z, i32 7" [clefia.c:131]   --->   Operation 74 'bitselect' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_70)   --->   "%xor_ln132_70 = xor i8 %z, i8 14" [clefia.c:132]   --->   Operation 75 'xor' 'xor_ln132_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_70 = select i1 %tmp_154, i8 %xor_ln132_70, i8 %z" [clefia.c:131]   --->   Operation 76 'select' 'select_ln131_70' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln134_70 = trunc i8 %select_ln131_70" [clefia.c:134]   --->   Operation 77 'trunc' 'trunc_ln134_70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_155 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_70, i32 7" [clefia.c:134]   --->   Operation 78 'bitselect' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%x_assign_31 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_70, i1 %tmp_155" [clefia.c:134]   --->   Operation 79 'bitconcatenate' 'x_assign_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_71)   --->   "%tmp_156 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_70, i32 6" [clefia.c:131]   --->   Operation 80 'bitselect' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_71)   --->   "%xor_ln132_71 = xor i8 %x_assign_31, i8 14" [clefia.c:132]   --->   Operation 81 'xor' 'xor_ln132_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_71 = select i1 %tmp_156, i8 %xor_ln132_71, i8 %x_assign_31" [clefia.c:131]   --->   Operation 82 'select' 'select_ln131_71' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln134_71 = trunc i8 %select_ln131_71" [clefia.c:134]   --->   Operation 83 'trunc' 'trunc_ln134_71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_157 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_71, i32 7" [clefia.c:134]   --->   Operation 84 'bitselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_72)   --->   "%tmp_158 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 6" [clefia.c:131]   --->   Operation 85 'bitselect' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_72)   --->   "%xor_ln132_72 = xor i8 %x_assign_s, i8 14" [clefia.c:132]   --->   Operation 86 'xor' 'xor_ln132_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_72 = select i1 %tmp_158, i8 %xor_ln132_72, i8 %x_assign_s" [clefia.c:131]   --->   Operation 87 'select' 'select_ln131_72' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln134_72 = trunc i8 %select_ln131_72" [clefia.c:134]   --->   Operation 88 'trunc' 'trunc_ln134_72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_159 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_72, i32 7" [clefia.c:134]   --->   Operation 89 'bitselect' 'tmp_159' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.75>
ST_5 : Operation 90 [1/2] (3.25ns)   --->   "%z_23 = load i8 %clefia_s0_addr_2" [clefia.c:152]   --->   Operation 90 'load' 'z_23' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 91 [1/2] (3.25ns)   --->   "%z_24 = load i8 %clefia_s1_addr_2" [clefia.c:153]   --->   Operation 91 'load' 'z_24' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_66)   --->   "%tmp_146 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_23, i32 7" [clefia.c:131]   --->   Operation 92 'bitselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_66)   --->   "%xor_ln132_66 = xor i8 %z_23, i8 14" [clefia.c:132]   --->   Operation 93 'xor' 'xor_ln132_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_66 = select i1 %tmp_146, i8 %xor_ln132_66, i8 %z_23" [clefia.c:131]   --->   Operation 94 'select' 'select_ln131_66' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln134_66 = trunc i8 %select_ln131_66" [clefia.c:134]   --->   Operation 95 'trunc' 'trunc_ln134_66' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_147 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_66, i32 7" [clefia.c:134]   --->   Operation 96 'bitselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%x_assign_29 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_66, i1 %tmp_147" [clefia.c:134]   --->   Operation 97 'bitconcatenate' 'x_assign_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_67)   --->   "%tmp_148 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_66, i32 6" [clefia.c:131]   --->   Operation 98 'bitselect' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_67)   --->   "%xor_ln132_67 = xor i8 %x_assign_29, i8 14" [clefia.c:132]   --->   Operation 99 'xor' 'xor_ln132_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_67 = select i1 %tmp_148, i8 %xor_ln132_67, i8 %x_assign_29" [clefia.c:131]   --->   Operation 100 'select' 'select_ln131_67' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln134_67 = trunc i8 %select_ln131_67" [clefia.c:134]   --->   Operation 101 'trunc' 'trunc_ln134_67' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_149 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_67, i32 7" [clefia.c:134]   --->   Operation 102 'bitselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_68)   --->   "%tmp_150 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_24, i32 7" [clefia.c:131]   --->   Operation 103 'bitselect' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_68)   --->   "%xor_ln132_68 = xor i8 %z_24, i8 14" [clefia.c:132]   --->   Operation 104 'xor' 'xor_ln132_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_68 = select i1 %tmp_150, i8 %xor_ln132_68, i8 %z_24" [clefia.c:131]   --->   Operation 105 'select' 'select_ln131_68' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln134_68 = trunc i8 %select_ln131_68" [clefia.c:134]   --->   Operation 106 'trunc' 'trunc_ln134_68' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_151 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_68, i32 7" [clefia.c:134]   --->   Operation 107 'bitselect' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%x_assign_30 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_68, i1 %tmp_151" [clefia.c:134]   --->   Operation 108 'bitconcatenate' 'x_assign_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_69)   --->   "%tmp_152 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_68, i32 6" [clefia.c:131]   --->   Operation 109 'bitselect' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_69)   --->   "%xor_ln132_69 = xor i8 %x_assign_30, i8 14" [clefia.c:132]   --->   Operation 110 'xor' 'xor_ln132_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_69 = select i1 %tmp_152, i8 %xor_ln132_69, i8 %x_assign_30" [clefia.c:131]   --->   Operation 111 'select' 'select_ln131_69' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln134_69 = trunc i8 %select_ln131_69" [clefia.c:134]   --->   Operation 112 'trunc' 'trunc_ln134_69' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_153 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_69, i32 7" [clefia.c:134]   --->   Operation 113 'bitselect' 'tmp_153' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%src_addr_53 = getelementptr i8 %src, i64 0, i64 4" [clefia.c:121]   --->   Operation 114 'getelementptr' 'src_addr_53' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [2/2] (2.32ns)   --->   "%src_load_53 = load i4 %src_addr_53" [clefia.c:124]   --->   Operation 115 'load' 'src_load_53' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%src_addr_54 = getelementptr i8 %src, i64 0, i64 5" [clefia.c:121]   --->   Operation 116 'getelementptr' 'src_addr_54' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [2/2] (2.32ns)   --->   "%src_load_54 = load i4 %src_addr_54" [clefia.c:124]   --->   Operation 117 'load' 'src_load_54' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 5.63>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%or_ln134_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_67, i1 %tmp_149" [clefia.c:134]   --->   Operation 118 'bitconcatenate' 'or_ln134_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%or_ln134_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_69, i1 %tmp_153" [clefia.c:134]   --->   Operation 119 'bitconcatenate' 'or_ln134_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%dst_addr_53 = getelementptr i8 %dst, i64 0, i64 4" [clefia.c:121]   --->   Operation 120 'getelementptr' 'dst_addr_53' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/2] (2.32ns)   --->   "%src_load_53 = load i4 %src_addr_53" [clefia.c:124]   --->   Operation 121 'load' 'src_load_53' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_65)   --->   "%xor_ln124_140 = xor i8 %src_load_53, i8 %x_assign_s" [clefia.c:124]   --->   Operation 122 'xor' 'xor_ln124_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_65)   --->   "%xor_ln124_141 = xor i8 %xor_ln124_140, i8 %z" [clefia.c:124]   --->   Operation 123 'xor' 'xor_ln124_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_65)   --->   "%xor_ln124_142 = xor i8 %x_assign_30, i8 %or_ln134_7" [clefia.c:124]   --->   Operation 124 'xor' 'xor_ln124_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_65)   --->   "%xor_ln124_143 = xor i8 %xor_ln124_142, i8 %or_ln134_s" [clefia.c:124]   --->   Operation 125 'xor' 'xor_ln124_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_65 = xor i8 %xor_ln124_143, i8 %xor_ln124_141" [clefia.c:124]   --->   Operation 126 'xor' 'xor_ln124_65' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_65, i4 %dst_addr_53" [clefia.c:124]   --->   Operation 127 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%dst_addr_54 = getelementptr i8 %dst, i64 0, i64 5" [clefia.c:121]   --->   Operation 128 'getelementptr' 'dst_addr_54' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 129 [1/2] (2.32ns)   --->   "%src_load_54 = load i4 %src_addr_54" [clefia.c:124]   --->   Operation 129 'load' 'src_load_54' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_66)   --->   "%xor_ln124_144 = xor i8 %src_load_54, i8 %x_assign_31" [clefia.c:124]   --->   Operation 130 'xor' 'xor_ln124_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_66)   --->   "%xor_ln124_145 = xor i8 %xor_ln124_144, i8 %z_22" [clefia.c:124]   --->   Operation 131 'xor' 'xor_ln124_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_66)   --->   "%xor_ln124_146 = xor i8 %or_ln134_s, i8 %or_ln134_7" [clefia.c:124]   --->   Operation 132 'xor' 'xor_ln124_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_66)   --->   "%xor_ln124_147 = xor i8 %xor_ln124_146, i8 %x_assign_29" [clefia.c:124]   --->   Operation 133 'xor' 'xor_ln124_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 134 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_66 = xor i8 %xor_ln124_147, i8 %xor_ln124_145" [clefia.c:124]   --->   Operation 134 'xor' 'xor_ln124_66' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 135 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_66, i4 %dst_addr_54" [clefia.c:124]   --->   Operation 135 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%src_addr_55 = getelementptr i8 %src, i64 0, i64 6" [clefia.c:121]   --->   Operation 136 'getelementptr' 'src_addr_55' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 137 [2/2] (2.32ns)   --->   "%src_load_55 = load i4 %src_addr_55" [clefia.c:124]   --->   Operation 137 'load' 'src_load_55' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%src_addr_56 = getelementptr i8 %src, i64 0, i64 7" [clefia.c:121]   --->   Operation 138 'getelementptr' 'src_addr_56' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [2/2] (2.32ns)   --->   "%src_load_56 = load i4 %src_addr_56" [clefia.c:124]   --->   Operation 139 'load' 'src_load_56' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 9 <SV = 8> <Delay = 5.63>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%or_ln134_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_71, i1 %tmp_157" [clefia.c:134]   --->   Operation 140 'bitconcatenate' 'or_ln134_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_72, i1 %tmp_159" [clefia.c:134]   --->   Operation 141 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%dst_addr_55 = getelementptr i8 %dst, i64 0, i64 6" [clefia.c:121]   --->   Operation 142 'getelementptr' 'dst_addr_55' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 143 [1/2] (2.32ns)   --->   "%src_load_55 = load i4 %src_addr_55" [clefia.c:124]   --->   Operation 143 'load' 'src_load_55' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_67)   --->   "%xor_ln124_148 = xor i8 %src_load_55, i8 %x_assign_s" [clefia.c:124]   --->   Operation 144 'xor' 'xor_ln124_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_67)   --->   "%xor_ln124_149 = xor i8 %xor_ln124_148, i8 %z_23" [clefia.c:124]   --->   Operation 145 'xor' 'xor_ln124_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_67)   --->   "%xor_ln124_150 = xor i8 %or_ln, i8 %x_assign_30" [clefia.c:124]   --->   Operation 146 'xor' 'xor_ln124_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_67)   --->   "%xor_ln124_151 = xor i8 %xor_ln124_150, i8 %or_ln134_8" [clefia.c:124]   --->   Operation 147 'xor' 'xor_ln124_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 148 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_67 = xor i8 %xor_ln124_151, i8 %xor_ln124_149" [clefia.c:124]   --->   Operation 148 'xor' 'xor_ln124_67' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 149 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_67, i4 %dst_addr_55" [clefia.c:124]   --->   Operation 149 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%dst_addr_56 = getelementptr i8 %dst, i64 0, i64 7" [clefia.c:121]   --->   Operation 150 'getelementptr' 'dst_addr_56' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 151 [1/2] (2.32ns)   --->   "%src_load_56 = load i4 %src_addr_56" [clefia.c:124]   --->   Operation 151 'load' 'src_load_56' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_68)   --->   "%xor_ln124_152 = xor i8 %src_load_56, i8 %or_ln134_8" [clefia.c:124]   --->   Operation 152 'xor' 'xor_ln124_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_68)   --->   "%xor_ln124_153 = xor i8 %xor_ln124_152, i8 %z_24" [clefia.c:124]   --->   Operation 153 'xor' 'xor_ln124_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_68)   --->   "%xor_ln124_154 = xor i8 %or_ln, i8 %x_assign_29" [clefia.c:124]   --->   Operation 154 'xor' 'xor_ln124_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_68)   --->   "%xor_ln124_155 = xor i8 %xor_ln124_154, i8 %x_assign_31" [clefia.c:124]   --->   Operation 155 'xor' 'xor_ln124_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 156 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_68 = xor i8 %xor_ln124_155, i8 %xor_ln124_153" [clefia.c:124]   --->   Operation 156 'xor' 'xor_ln124_68' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 157 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_68, i4 %dst_addr_56" [clefia.c:124]   --->   Operation 157 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%ret_ln163 = ret" [clefia.c:163]   --->   Operation 158 'ret' 'ret_ln163' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dst]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ src]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ rk]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ rk_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ clefia_s0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ clefia_s1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rk_offset_read   (read          ) [ 0010000000]
rk_offset_cast   (zext          ) [ 0000000000]
rk_addr          (getelementptr ) [ 0010000000]
src_addr         (getelementptr ) [ 0010000000]
add_ln121        (add           ) [ 0000000000]
zext_ln121       (zext          ) [ 0000000000]
rk_addr_37       (getelementptr ) [ 0010000000]
src_addr_50      (getelementptr ) [ 0010000000]
src_load         (load          ) [ 0000000000]
rk_load          (load          ) [ 0000000000]
xor_ln124        (xor           ) [ 0001000000]
src_load_50      (load          ) [ 0000000000]
rk_load_22       (load          ) [ 0000000000]
xor_ln124_1      (xor           ) [ 0001000000]
add_ln121_82     (add           ) [ 0000000000]
zext_ln121_117   (zext          ) [ 0000000000]
rk_addr_38       (getelementptr ) [ 0001000000]
src_addr_51      (getelementptr ) [ 0001000000]
add_ln121_83     (add           ) [ 0000000000]
zext_ln121_118   (zext          ) [ 0000000000]
rk_addr_39       (getelementptr ) [ 0001000000]
src_addr_52      (getelementptr ) [ 0001000000]
dst_addr         (getelementptr ) [ 0000000000]
store_ln117      (store         ) [ 0000000000]
dst_addr_50      (getelementptr ) [ 0000000000]
store_ln117      (store         ) [ 0000000000]
src_load_51      (load          ) [ 0000000000]
rk_load_23       (load          ) [ 0000000000]
xor_ln124_2      (xor           ) [ 0000100000]
src_load_52      (load          ) [ 0000000000]
rk_load_24       (load          ) [ 0000000000]
xor_ln124_34     (xor           ) [ 0000100000]
zext_ln150       (zext          ) [ 0000000000]
clefia_s0_addr   (getelementptr ) [ 0000100000]
zext_ln151       (zext          ) [ 0000000000]
clefia_s1_addr   (getelementptr ) [ 0000100000]
dst_addr_51      (getelementptr ) [ 0000000000]
store_ln117      (store         ) [ 0000000000]
dst_addr_52      (getelementptr ) [ 0000000000]
store_ln117      (store         ) [ 0000000000]
z                (load          ) [ 0111111110]
z_22             (load          ) [ 0111111110]
zext_ln152       (zext          ) [ 0000000000]
clefia_s0_addr_2 (getelementptr ) [ 0100010000]
zext_ln153       (zext          ) [ 0000000000]
clefia_s1_addr_2 (getelementptr ) [ 0100010000]
tmp              (bitselect     ) [ 0000000000]
xor_ln132        (xor           ) [ 0000000000]
select_ln131     (select        ) [ 0000000000]
trunc_ln134      (trunc         ) [ 0000000000]
tmp_145          (bitselect     ) [ 0000000000]
x_assign_s       (bitconcatenate) [ 0111111111]
tmp_154          (bitselect     ) [ 0000000000]
xor_ln132_70     (xor           ) [ 0000000000]
select_ln131_70  (select        ) [ 0000000000]
trunc_ln134_70   (trunc         ) [ 0000000000]
tmp_155          (bitselect     ) [ 0000000000]
x_assign_31      (bitconcatenate) [ 0111111111]
tmp_156          (bitselect     ) [ 0000000000]
xor_ln132_71     (xor           ) [ 0000000000]
select_ln131_71  (select        ) [ 0000000000]
trunc_ln134_71   (trunc         ) [ 0111111111]
tmp_157          (bitselect     ) [ 0111111111]
tmp_158          (bitselect     ) [ 0000000000]
xor_ln132_72     (xor           ) [ 0000000000]
select_ln131_72  (select        ) [ 0000000000]
trunc_ln134_72   (trunc         ) [ 0111111111]
tmp_159          (bitselect     ) [ 0111111111]
z_23             (load          ) [ 0111101111]
z_24             (load          ) [ 0111101111]
tmp_146          (bitselect     ) [ 0000000000]
xor_ln132_66     (xor           ) [ 0000000000]
select_ln131_66  (select        ) [ 0000000000]
trunc_ln134_66   (trunc         ) [ 0000000000]
tmp_147          (bitselect     ) [ 0000000000]
x_assign_29      (bitconcatenate) [ 0111101111]
tmp_148          (bitselect     ) [ 0000000000]
xor_ln132_67     (xor           ) [ 0000000000]
select_ln131_67  (select        ) [ 0000000000]
trunc_ln134_67   (trunc         ) [ 0011101110]
tmp_149          (bitselect     ) [ 0011101110]
tmp_150          (bitselect     ) [ 0000000000]
xor_ln132_68     (xor           ) [ 0000000000]
select_ln131_68  (select        ) [ 0000000000]
trunc_ln134_68   (trunc         ) [ 0000000000]
tmp_151          (bitselect     ) [ 0000000000]
x_assign_30      (bitconcatenate) [ 0111101111]
tmp_152          (bitselect     ) [ 0000000000]
xor_ln132_69     (xor           ) [ 0000000000]
select_ln131_69  (select        ) [ 0000000000]
trunc_ln134_69   (trunc         ) [ 0011101110]
tmp_153          (bitselect     ) [ 0011101110]
src_addr_53      (getelementptr ) [ 0000100010]
src_addr_54      (getelementptr ) [ 0000100010]
or_ln134_s       (bitconcatenate) [ 0000000000]
or_ln134_7       (bitconcatenate) [ 0000000000]
dst_addr_53      (getelementptr ) [ 0000000000]
src_load_53      (load          ) [ 0000000000]
xor_ln124_140    (xor           ) [ 0000000000]
xor_ln124_141    (xor           ) [ 0000000000]
xor_ln124_142    (xor           ) [ 0000000000]
xor_ln124_143    (xor           ) [ 0000000000]
xor_ln124_65     (xor           ) [ 0000000000]
store_ln124      (store         ) [ 0000000000]
dst_addr_54      (getelementptr ) [ 0000000000]
src_load_54      (load          ) [ 0000000000]
xor_ln124_144    (xor           ) [ 0000000000]
xor_ln124_145    (xor           ) [ 0000000000]
xor_ln124_146    (xor           ) [ 0000000000]
xor_ln124_147    (xor           ) [ 0000000000]
xor_ln124_66     (xor           ) [ 0000000000]
store_ln124      (store         ) [ 0000000000]
src_addr_55      (getelementptr ) [ 0100000001]
src_addr_56      (getelementptr ) [ 0100000001]
or_ln134_8       (bitconcatenate) [ 0000000000]
or_ln            (bitconcatenate) [ 0000000000]
dst_addr_55      (getelementptr ) [ 0000000000]
src_load_55      (load          ) [ 0000000000]
xor_ln124_148    (xor           ) [ 0000000000]
xor_ln124_149    (xor           ) [ 0000000000]
xor_ln124_150    (xor           ) [ 0000000000]
xor_ln124_151    (xor           ) [ 0000000000]
xor_ln124_67     (xor           ) [ 0000000000]
store_ln124      (store         ) [ 0000000000]
dst_addr_56      (getelementptr ) [ 0000000000]
src_load_56      (load          ) [ 0000000000]
xor_ln124_152    (xor           ) [ 0000000000]
xor_ln124_153    (xor           ) [ 0000000000]
xor_ln124_154    (xor           ) [ 0000000000]
xor_ln124_155    (xor           ) [ 0000000000]
xor_ln124_68     (xor           ) [ 0000000000]
store_ln124      (store         ) [ 0000000000]
ret_ln163        (ret           ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dst">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rk">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rk"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rk_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rk_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="clefia_s0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clefia_s0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="clefia_s1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clefia_s1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="rk_offset_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="8" slack="0"/>
<pin id="48" dir="0" index="1" bw="8" slack="0"/>
<pin id="49" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rk_offset_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="rk_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="8" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="8" slack="0"/>
<pin id="56" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="src_addr_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="8" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="1" slack="0"/>
<pin id="63" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="4" slack="0"/>
<pin id="69" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="70" dir="0" index="2" bw="0" slack="0"/>
<pin id="72" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="73" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="74" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="8" slack="0"/>
<pin id="75" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_load/1 src_load_50/1 src_load_51/2 src_load_52/2 src_load_53/7 src_load_54/7 src_load_55/8 src_load_56/8 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="8" slack="0"/>
<pin id="79" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="0" slack="0"/>
<pin id="82" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="83" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="84" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="8" slack="0"/>
<pin id="85" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rk_load/1 rk_load_22/1 rk_load_23/2 rk_load_24/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="rk_addr_37_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="8" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="8" slack="0"/>
<pin id="91" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_37/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="src_addr_50_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="1" slack="0"/>
<pin id="98" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_50/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="rk_addr_38_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="8" slack="0"/>
<pin id="108" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_38/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="src_addr_51_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="8" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="3" slack="0"/>
<pin id="115" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_51/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="rk_addr_39_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="8" slack="0"/>
<pin id="125" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_39/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="src_addr_52_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="3" slack="0"/>
<pin id="132" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_52/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="dst_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="1" slack="0"/>
<pin id="142" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="4" slack="0"/>
<pin id="148" dir="0" index="1" bw="8" slack="0"/>
<pin id="149" dir="0" index="2" bw="0" slack="0"/>
<pin id="151" dir="0" index="4" bw="4" slack="0"/>
<pin id="152" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="153" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="154" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln117/2 store_ln117/2 store_ln117/3 store_ln117/3 store_ln124/8 store_ln124/8 store_ln124/9 store_ln124/9 "/>
</bind>
</comp>

<comp id="157" class="1004" name="dst_addr_50_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="1" slack="0"/>
<pin id="161" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_50/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="clefia_s0_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="8" slack="0"/>
<pin id="171" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clefia_s0_addr/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z/3 z_23/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="clefia_s1_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="8" slack="0"/>
<pin id="184" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clefia_s1_addr/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="0"/>
<pin id="189" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_22/3 z_24/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="dst_addr_51_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="3" slack="0"/>
<pin id="197" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_51/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="dst_addr_52_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="3" slack="0"/>
<pin id="206" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_52/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="clefia_s0_addr_2_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="8" slack="0"/>
<pin id="215" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clefia_s0_addr_2/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="clefia_s1_addr_2_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="8" slack="0"/>
<pin id="223" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clefia_s1_addr_2/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="src_addr_53_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="4" slack="0"/>
<pin id="231" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_53/7 "/>
</bind>
</comp>

<comp id="236" class="1004" name="src_addr_54_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="4" slack="0"/>
<pin id="240" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_54/7 "/>
</bind>
</comp>

<comp id="245" class="1004" name="dst_addr_53_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="4" slack="0"/>
<pin id="249" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_53/8 "/>
</bind>
</comp>

<comp id="254" class="1004" name="dst_addr_54_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="4" slack="0"/>
<pin id="258" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_54/8 "/>
</bind>
</comp>

<comp id="263" class="1004" name="src_addr_55_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="4" slack="0"/>
<pin id="267" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_55/8 "/>
</bind>
</comp>

<comp id="272" class="1004" name="src_addr_56_gep_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="4" slack="0"/>
<pin id="276" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_56/8 "/>
</bind>
</comp>

<comp id="281" class="1004" name="dst_addr_55_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="4" slack="0"/>
<pin id="285" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_55/9 "/>
</bind>
</comp>

<comp id="290" class="1004" name="dst_addr_56_gep_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="4" slack="0"/>
<pin id="294" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_56/9 "/>
</bind>
</comp>

<comp id="299" class="1004" name="grp_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="0"/>
<pin id="301" dir="0" index="1" bw="8" slack="0"/>
<pin id="302" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124/2 xor_ln124_2/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="0"/>
<pin id="307" dir="0" index="1" bw="8" slack="0"/>
<pin id="308" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_1/2 xor_ln124_34/3 "/>
</bind>
</comp>

<comp id="311" class="1005" name="reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="1"/>
<pin id="313" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln124 xor_ln124_2 "/>
</bind>
</comp>

<comp id="315" class="1005" name="reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="1"/>
<pin id="317" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln124_1 xor_ln124_34 "/>
</bind>
</comp>

<comp id="319" class="1004" name="rk_offset_cast_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="0"/>
<pin id="321" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rk_offset_cast/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="add_ln121_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="zext_ln121_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="8" slack="0"/>
<pin id="332" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="add_ln121_82_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8" slack="1"/>
<pin id="337" dir="0" index="1" bw="3" slack="0"/>
<pin id="338" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121_82/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="zext_ln121_117_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="8" slack="0"/>
<pin id="342" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_117/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="add_ln121_83_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="1"/>
<pin id="347" dir="0" index="1" bw="3" slack="0"/>
<pin id="348" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121_83/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="zext_ln121_118_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="0"/>
<pin id="352" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_118/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="zext_ln150_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="1"/>
<pin id="357" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln150/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="zext_ln151_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="1"/>
<pin id="362" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln151/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="zext_ln152_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="1"/>
<pin id="367" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln152/4 "/>
</bind>
</comp>

<comp id="370" class="1004" name="zext_ln153_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="1"/>
<pin id="372" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln153/4 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="8" slack="0"/>
<pin id="378" dir="0" index="2" bw="4" slack="0"/>
<pin id="379" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="383" class="1004" name="xor_ln132_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="0"/>
<pin id="385" dir="0" index="1" bw="8" slack="0"/>
<pin id="386" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132/4 "/>
</bind>
</comp>

<comp id="389" class="1004" name="select_ln131_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="8" slack="0"/>
<pin id="392" dir="0" index="2" bw="8" slack="0"/>
<pin id="393" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131/4 "/>
</bind>
</comp>

<comp id="397" class="1004" name="trunc_ln134_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="0"/>
<pin id="399" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134/4 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_145_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="8" slack="0"/>
<pin id="404" dir="0" index="2" bw="4" slack="0"/>
<pin id="405" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_145/4 "/>
</bind>
</comp>

<comp id="409" class="1004" name="x_assign_s_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="8" slack="0"/>
<pin id="411" dir="0" index="1" bw="7" slack="0"/>
<pin id="412" dir="0" index="2" bw="1" slack="0"/>
<pin id="413" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_s/4 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_154_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="8" slack="0"/>
<pin id="420" dir="0" index="2" bw="4" slack="0"/>
<pin id="421" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_154/4 "/>
</bind>
</comp>

<comp id="425" class="1004" name="xor_ln132_70_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="8" slack="0"/>
<pin id="427" dir="0" index="1" bw="8" slack="0"/>
<pin id="428" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_70/4 "/>
</bind>
</comp>

<comp id="431" class="1004" name="select_ln131_70_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="8" slack="0"/>
<pin id="434" dir="0" index="2" bw="8" slack="0"/>
<pin id="435" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_70/4 "/>
</bind>
</comp>

<comp id="439" class="1004" name="trunc_ln134_70_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="8" slack="0"/>
<pin id="441" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_70/4 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_155_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="8" slack="0"/>
<pin id="446" dir="0" index="2" bw="4" slack="0"/>
<pin id="447" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_155/4 "/>
</bind>
</comp>

<comp id="451" class="1004" name="x_assign_31_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="8" slack="0"/>
<pin id="453" dir="0" index="1" bw="7" slack="0"/>
<pin id="454" dir="0" index="2" bw="1" slack="0"/>
<pin id="455" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_31/4 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_156_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="8" slack="0"/>
<pin id="462" dir="0" index="2" bw="4" slack="0"/>
<pin id="463" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_156/4 "/>
</bind>
</comp>

<comp id="467" class="1004" name="xor_ln132_71_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="8" slack="0"/>
<pin id="469" dir="0" index="1" bw="8" slack="0"/>
<pin id="470" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_71/4 "/>
</bind>
</comp>

<comp id="473" class="1004" name="select_ln131_71_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="8" slack="0"/>
<pin id="476" dir="0" index="2" bw="8" slack="0"/>
<pin id="477" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_71/4 "/>
</bind>
</comp>

<comp id="481" class="1004" name="trunc_ln134_71_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="8" slack="0"/>
<pin id="483" dir="1" index="1" bw="7" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_71/4 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_157_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="8" slack="0"/>
<pin id="488" dir="0" index="2" bw="4" slack="0"/>
<pin id="489" dir="1" index="3" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_157/4 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_158_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="8" slack="0"/>
<pin id="496" dir="0" index="2" bw="4" slack="0"/>
<pin id="497" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_158/4 "/>
</bind>
</comp>

<comp id="501" class="1004" name="xor_ln132_72_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="8" slack="0"/>
<pin id="503" dir="0" index="1" bw="8" slack="0"/>
<pin id="504" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_72/4 "/>
</bind>
</comp>

<comp id="507" class="1004" name="select_ln131_72_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="8" slack="0"/>
<pin id="510" dir="0" index="2" bw="8" slack="0"/>
<pin id="511" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_72/4 "/>
</bind>
</comp>

<comp id="515" class="1004" name="trunc_ln134_72_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="8" slack="0"/>
<pin id="517" dir="1" index="1" bw="7" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_72/4 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp_159_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="8" slack="0"/>
<pin id="522" dir="0" index="2" bw="4" slack="0"/>
<pin id="523" dir="1" index="3" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_159/4 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_146_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="0"/>
<pin id="529" dir="0" index="1" bw="8" slack="0"/>
<pin id="530" dir="0" index="2" bw="4" slack="0"/>
<pin id="531" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_146/5 "/>
</bind>
</comp>

<comp id="535" class="1004" name="xor_ln132_66_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="8" slack="0"/>
<pin id="537" dir="0" index="1" bw="8" slack="0"/>
<pin id="538" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_66/5 "/>
</bind>
</comp>

<comp id="541" class="1004" name="select_ln131_66_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="8" slack="0"/>
<pin id="544" dir="0" index="2" bw="8" slack="0"/>
<pin id="545" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_66/5 "/>
</bind>
</comp>

<comp id="549" class="1004" name="trunc_ln134_66_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="8" slack="0"/>
<pin id="551" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_66/5 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_147_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="8" slack="0"/>
<pin id="556" dir="0" index="2" bw="4" slack="0"/>
<pin id="557" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_147/5 "/>
</bind>
</comp>

<comp id="561" class="1004" name="x_assign_29_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="8" slack="0"/>
<pin id="563" dir="0" index="1" bw="7" slack="0"/>
<pin id="564" dir="0" index="2" bw="1" slack="0"/>
<pin id="565" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_29/5 "/>
</bind>
</comp>

<comp id="569" class="1004" name="tmp_148_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="0"/>
<pin id="571" dir="0" index="1" bw="8" slack="0"/>
<pin id="572" dir="0" index="2" bw="4" slack="0"/>
<pin id="573" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_148/5 "/>
</bind>
</comp>

<comp id="577" class="1004" name="xor_ln132_67_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="8" slack="0"/>
<pin id="579" dir="0" index="1" bw="8" slack="0"/>
<pin id="580" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_67/5 "/>
</bind>
</comp>

<comp id="583" class="1004" name="select_ln131_67_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="8" slack="0"/>
<pin id="586" dir="0" index="2" bw="8" slack="0"/>
<pin id="587" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_67/5 "/>
</bind>
</comp>

<comp id="591" class="1004" name="trunc_ln134_67_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="8" slack="0"/>
<pin id="593" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_67/5 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_149_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="0"/>
<pin id="597" dir="0" index="1" bw="8" slack="0"/>
<pin id="598" dir="0" index="2" bw="4" slack="0"/>
<pin id="599" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_149/5 "/>
</bind>
</comp>

<comp id="603" class="1004" name="tmp_150_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="0" index="1" bw="8" slack="0"/>
<pin id="606" dir="0" index="2" bw="4" slack="0"/>
<pin id="607" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_150/5 "/>
</bind>
</comp>

<comp id="611" class="1004" name="xor_ln132_68_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="8" slack="0"/>
<pin id="613" dir="0" index="1" bw="8" slack="0"/>
<pin id="614" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_68/5 "/>
</bind>
</comp>

<comp id="617" class="1004" name="select_ln131_68_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="0"/>
<pin id="619" dir="0" index="1" bw="8" slack="0"/>
<pin id="620" dir="0" index="2" bw="8" slack="0"/>
<pin id="621" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_68/5 "/>
</bind>
</comp>

<comp id="625" class="1004" name="trunc_ln134_68_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="8" slack="0"/>
<pin id="627" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_68/5 "/>
</bind>
</comp>

<comp id="629" class="1004" name="tmp_151_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="0"/>
<pin id="631" dir="0" index="1" bw="8" slack="0"/>
<pin id="632" dir="0" index="2" bw="4" slack="0"/>
<pin id="633" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_151/5 "/>
</bind>
</comp>

<comp id="637" class="1004" name="x_assign_30_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="8" slack="0"/>
<pin id="639" dir="0" index="1" bw="7" slack="0"/>
<pin id="640" dir="0" index="2" bw="1" slack="0"/>
<pin id="641" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_30/5 "/>
</bind>
</comp>

<comp id="645" class="1004" name="tmp_152_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="0" index="1" bw="8" slack="0"/>
<pin id="648" dir="0" index="2" bw="4" slack="0"/>
<pin id="649" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_152/5 "/>
</bind>
</comp>

<comp id="653" class="1004" name="xor_ln132_69_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="8" slack="0"/>
<pin id="655" dir="0" index="1" bw="8" slack="0"/>
<pin id="656" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_69/5 "/>
</bind>
</comp>

<comp id="659" class="1004" name="select_ln131_69_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="0"/>
<pin id="661" dir="0" index="1" bw="8" slack="0"/>
<pin id="662" dir="0" index="2" bw="8" slack="0"/>
<pin id="663" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_69/5 "/>
</bind>
</comp>

<comp id="667" class="1004" name="trunc_ln134_69_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="8" slack="0"/>
<pin id="669" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_69/5 "/>
</bind>
</comp>

<comp id="671" class="1004" name="tmp_153_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="0"/>
<pin id="673" dir="0" index="1" bw="8" slack="0"/>
<pin id="674" dir="0" index="2" bw="4" slack="0"/>
<pin id="675" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_153/5 "/>
</bind>
</comp>

<comp id="679" class="1004" name="or_ln134_s_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="8" slack="0"/>
<pin id="681" dir="0" index="1" bw="7" slack="3"/>
<pin id="682" dir="0" index="2" bw="1" slack="3"/>
<pin id="683" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln134_s/8 "/>
</bind>
</comp>

<comp id="685" class="1004" name="or_ln134_7_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="8" slack="0"/>
<pin id="687" dir="0" index="1" bw="7" slack="3"/>
<pin id="688" dir="0" index="2" bw="1" slack="3"/>
<pin id="689" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln134_7/8 "/>
</bind>
</comp>

<comp id="691" class="1004" name="xor_ln124_140_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="8" slack="0"/>
<pin id="693" dir="0" index="1" bw="8" slack="4"/>
<pin id="694" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_140/8 "/>
</bind>
</comp>

<comp id="696" class="1004" name="xor_ln124_141_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="8" slack="0"/>
<pin id="698" dir="0" index="1" bw="8" slack="4"/>
<pin id="699" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_141/8 "/>
</bind>
</comp>

<comp id="701" class="1004" name="xor_ln124_142_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="8" slack="3"/>
<pin id="703" dir="0" index="1" bw="8" slack="0"/>
<pin id="704" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_142/8 "/>
</bind>
</comp>

<comp id="706" class="1004" name="xor_ln124_143_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="8" slack="0"/>
<pin id="708" dir="0" index="1" bw="8" slack="0"/>
<pin id="709" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_143/8 "/>
</bind>
</comp>

<comp id="712" class="1004" name="xor_ln124_65_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="8" slack="0"/>
<pin id="714" dir="0" index="1" bw="8" slack="0"/>
<pin id="715" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_65/8 "/>
</bind>
</comp>

<comp id="719" class="1004" name="xor_ln124_144_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="8" slack="0"/>
<pin id="721" dir="0" index="1" bw="8" slack="4"/>
<pin id="722" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_144/8 "/>
</bind>
</comp>

<comp id="724" class="1004" name="xor_ln124_145_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="8" slack="0"/>
<pin id="726" dir="0" index="1" bw="8" slack="4"/>
<pin id="727" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_145/8 "/>
</bind>
</comp>

<comp id="729" class="1004" name="xor_ln124_146_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="8" slack="0"/>
<pin id="731" dir="0" index="1" bw="8" slack="0"/>
<pin id="732" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_146/8 "/>
</bind>
</comp>

<comp id="735" class="1004" name="xor_ln124_147_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="8" slack="0"/>
<pin id="737" dir="0" index="1" bw="8" slack="3"/>
<pin id="738" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_147/8 "/>
</bind>
</comp>

<comp id="740" class="1004" name="xor_ln124_66_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="8" slack="0"/>
<pin id="742" dir="0" index="1" bw="8" slack="0"/>
<pin id="743" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_66/8 "/>
</bind>
</comp>

<comp id="747" class="1004" name="or_ln134_8_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="8" slack="0"/>
<pin id="749" dir="0" index="1" bw="7" slack="5"/>
<pin id="750" dir="0" index="2" bw="1" slack="5"/>
<pin id="751" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln134_8/9 "/>
</bind>
</comp>

<comp id="753" class="1004" name="or_ln_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="8" slack="0"/>
<pin id="755" dir="0" index="1" bw="7" slack="5"/>
<pin id="756" dir="0" index="2" bw="1" slack="5"/>
<pin id="757" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/9 "/>
</bind>
</comp>

<comp id="759" class="1004" name="xor_ln124_148_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="8" slack="0"/>
<pin id="761" dir="0" index="1" bw="8" slack="5"/>
<pin id="762" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_148/9 "/>
</bind>
</comp>

<comp id="764" class="1004" name="xor_ln124_149_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="8" slack="0"/>
<pin id="766" dir="0" index="1" bw="8" slack="4"/>
<pin id="767" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_149/9 "/>
</bind>
</comp>

<comp id="769" class="1004" name="xor_ln124_150_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="8" slack="0"/>
<pin id="771" dir="0" index="1" bw="8" slack="4"/>
<pin id="772" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_150/9 "/>
</bind>
</comp>

<comp id="774" class="1004" name="xor_ln124_151_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="8" slack="0"/>
<pin id="776" dir="0" index="1" bw="8" slack="0"/>
<pin id="777" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_151/9 "/>
</bind>
</comp>

<comp id="780" class="1004" name="xor_ln124_67_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="8" slack="0"/>
<pin id="782" dir="0" index="1" bw="8" slack="0"/>
<pin id="783" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_67/9 "/>
</bind>
</comp>

<comp id="787" class="1004" name="xor_ln124_152_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="8" slack="0"/>
<pin id="789" dir="0" index="1" bw="8" slack="0"/>
<pin id="790" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_152/9 "/>
</bind>
</comp>

<comp id="793" class="1004" name="xor_ln124_153_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="8" slack="0"/>
<pin id="795" dir="0" index="1" bw="8" slack="4"/>
<pin id="796" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_153/9 "/>
</bind>
</comp>

<comp id="798" class="1004" name="xor_ln124_154_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="8" slack="0"/>
<pin id="800" dir="0" index="1" bw="8" slack="4"/>
<pin id="801" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_154/9 "/>
</bind>
</comp>

<comp id="803" class="1004" name="xor_ln124_155_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="8" slack="0"/>
<pin id="805" dir="0" index="1" bw="8" slack="5"/>
<pin id="806" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_155/9 "/>
</bind>
</comp>

<comp id="808" class="1004" name="xor_ln124_68_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="8" slack="0"/>
<pin id="810" dir="0" index="1" bw="8" slack="0"/>
<pin id="811" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_68/9 "/>
</bind>
</comp>

<comp id="815" class="1005" name="rk_offset_read_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="8" slack="1"/>
<pin id="817" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_offset_read "/>
</bind>
</comp>

<comp id="821" class="1005" name="rk_addr_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="8" slack="1"/>
<pin id="823" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr "/>
</bind>
</comp>

<comp id="826" class="1005" name="src_addr_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="4" slack="1"/>
<pin id="828" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="src_addr "/>
</bind>
</comp>

<comp id="831" class="1005" name="rk_addr_37_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="8" slack="1"/>
<pin id="833" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_37 "/>
</bind>
</comp>

<comp id="836" class="1005" name="src_addr_50_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="4" slack="1"/>
<pin id="838" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_50 "/>
</bind>
</comp>

<comp id="841" class="1005" name="rk_addr_38_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="8" slack="1"/>
<pin id="843" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_38 "/>
</bind>
</comp>

<comp id="846" class="1005" name="src_addr_51_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="4" slack="1"/>
<pin id="848" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_51 "/>
</bind>
</comp>

<comp id="851" class="1005" name="rk_addr_39_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="8" slack="1"/>
<pin id="853" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_39 "/>
</bind>
</comp>

<comp id="856" class="1005" name="src_addr_52_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="4" slack="1"/>
<pin id="858" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_52 "/>
</bind>
</comp>

<comp id="861" class="1005" name="clefia_s0_addr_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="8" slack="1"/>
<pin id="863" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="clefia_s0_addr "/>
</bind>
</comp>

<comp id="866" class="1005" name="clefia_s1_addr_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="8" slack="1"/>
<pin id="868" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="clefia_s1_addr "/>
</bind>
</comp>

<comp id="871" class="1005" name="z_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="8" slack="4"/>
<pin id="873" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="z "/>
</bind>
</comp>

<comp id="876" class="1005" name="z_22_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="8" slack="4"/>
<pin id="878" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="z_22 "/>
</bind>
</comp>

<comp id="881" class="1005" name="clefia_s0_addr_2_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="8" slack="1"/>
<pin id="883" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="clefia_s0_addr_2 "/>
</bind>
</comp>

<comp id="886" class="1005" name="clefia_s1_addr_2_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="8" slack="1"/>
<pin id="888" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="clefia_s1_addr_2 "/>
</bind>
</comp>

<comp id="891" class="1005" name="x_assign_s_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="8" slack="4"/>
<pin id="893" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="x_assign_s "/>
</bind>
</comp>

<comp id="897" class="1005" name="x_assign_31_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="8" slack="4"/>
<pin id="899" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="x_assign_31 "/>
</bind>
</comp>

<comp id="903" class="1005" name="trunc_ln134_71_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="7" slack="5"/>
<pin id="905" dir="1" index="1" bw="7" slack="5"/>
</pin_list>
<bind>
<opset="trunc_ln134_71 "/>
</bind>
</comp>

<comp id="908" class="1005" name="tmp_157_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="1" slack="5"/>
<pin id="910" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_157 "/>
</bind>
</comp>

<comp id="913" class="1005" name="trunc_ln134_72_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="7" slack="5"/>
<pin id="915" dir="1" index="1" bw="7" slack="5"/>
</pin_list>
<bind>
<opset="trunc_ln134_72 "/>
</bind>
</comp>

<comp id="918" class="1005" name="tmp_159_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="1" slack="5"/>
<pin id="920" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_159 "/>
</bind>
</comp>

<comp id="923" class="1005" name="z_23_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="8" slack="4"/>
<pin id="925" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="z_23 "/>
</bind>
</comp>

<comp id="928" class="1005" name="z_24_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="8" slack="4"/>
<pin id="930" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="z_24 "/>
</bind>
</comp>

<comp id="933" class="1005" name="x_assign_29_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="8" slack="3"/>
<pin id="935" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="x_assign_29 "/>
</bind>
</comp>

<comp id="939" class="1005" name="trunc_ln134_67_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="7" slack="3"/>
<pin id="941" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln134_67 "/>
</bind>
</comp>

<comp id="944" class="1005" name="tmp_149_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="1" slack="3"/>
<pin id="946" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_149 "/>
</bind>
</comp>

<comp id="949" class="1005" name="x_assign_30_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="8" slack="3"/>
<pin id="951" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="x_assign_30 "/>
</bind>
</comp>

<comp id="955" class="1005" name="trunc_ln134_69_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="7" slack="3"/>
<pin id="957" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln134_69 "/>
</bind>
</comp>

<comp id="960" class="1005" name="tmp_153_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="1" slack="3"/>
<pin id="962" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_153 "/>
</bind>
</comp>

<comp id="965" class="1005" name="src_addr_53_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="4" slack="1"/>
<pin id="967" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_53 "/>
</bind>
</comp>

<comp id="970" class="1005" name="src_addr_54_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="4" slack="1"/>
<pin id="972" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_54 "/>
</bind>
</comp>

<comp id="975" class="1005" name="src_addr_55_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="4" slack="1"/>
<pin id="977" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_55 "/>
</bind>
</comp>

<comp id="980" class="1005" name="src_addr_56_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="4" slack="1"/>
<pin id="982" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_56 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="12" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="14" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="2" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="14" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="66"><net_src comp="14" pin="0"/><net_sink comp="59" pin=2"/></net>

<net id="76"><net_src comp="59" pin="3"/><net_sink comp="67" pin=2"/></net>

<net id="86"><net_src comp="52" pin="3"/><net_sink comp="77" pin=2"/></net>

<net id="92"><net_src comp="4" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="14" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="14" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="102"><net_src comp="94" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="103"><net_src comp="87" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="14" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="2" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="14" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="118"><net_src comp="22" pin="0"/><net_sink comp="111" pin=2"/></net>

<net id="119"><net_src comp="111" pin="3"/><net_sink comp="67" pin=2"/></net>

<net id="120"><net_src comp="104" pin="3"/><net_sink comp="77" pin=2"/></net>

<net id="126"><net_src comp="4" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="14" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="14" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="26" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="136"><net_src comp="128" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="137"><net_src comp="121" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="14" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="14" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="155"><net_src comp="67" pin="7"/><net_sink comp="146" pin=4"/></net>

<net id="156"><net_src comp="138" pin="3"/><net_sink comp="146" pin=2"/></net>

<net id="162"><net_src comp="0" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="14" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="18" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="165"><net_src comp="67" pin="3"/><net_sink comp="146" pin=1"/></net>

<net id="166"><net_src comp="157" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="172"><net_src comp="8" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="14" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="167" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="185"><net_src comp="10" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="14" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="180" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="198"><net_src comp="0" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="14" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="22" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="201"><net_src comp="193" pin="3"/><net_sink comp="146" pin=2"/></net>

<net id="207"><net_src comp="0" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="14" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="26" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="210"><net_src comp="202" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="216"><net_src comp="8" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="14" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="211" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="224"><net_src comp="10" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="14" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="219" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="232"><net_src comp="2" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="14" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="38" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="235"><net_src comp="227" pin="3"/><net_sink comp="67" pin=2"/></net>

<net id="241"><net_src comp="2" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="14" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="40" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="244"><net_src comp="236" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="250"><net_src comp="0" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="14" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="38" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="253"><net_src comp="245" pin="3"/><net_sink comp="146" pin=2"/></net>

<net id="259"><net_src comp="0" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="14" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="40" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="262"><net_src comp="254" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="268"><net_src comp="2" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="14" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="42" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="271"><net_src comp="263" pin="3"/><net_sink comp="67" pin=2"/></net>

<net id="277"><net_src comp="2" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="14" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="44" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="280"><net_src comp="272" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="286"><net_src comp="0" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="14" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="42" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="289"><net_src comp="281" pin="3"/><net_sink comp="146" pin=2"/></net>

<net id="295"><net_src comp="0" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="14" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="44" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="298"><net_src comp="290" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="303"><net_src comp="77" pin="7"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="67" pin="7"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="77" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="67" pin="3"/><net_sink comp="305" pin=1"/></net>

<net id="314"><net_src comp="299" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="305" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="46" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="328"><net_src comp="46" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="16" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="333"><net_src comp="324" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="339"><net_src comp="20" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="343"><net_src comp="335" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="349"><net_src comp="24" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="353"><net_src comp="345" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="358"><net_src comp="311" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="363"><net_src comp="315" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="368"><net_src comp="311" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="373"><net_src comp="315" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="380"><net_src comp="28" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="187" pin="3"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="30" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="387"><net_src comp="187" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="32" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="394"><net_src comp="375" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="383" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="187" pin="3"/><net_sink comp="389" pin=2"/></net>

<net id="400"><net_src comp="389" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="406"><net_src comp="28" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="389" pin="3"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="30" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="414"><net_src comp="34" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="397" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="416"><net_src comp="401" pin="3"/><net_sink comp="409" pin=2"/></net>

<net id="422"><net_src comp="28" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="423"><net_src comp="174" pin="3"/><net_sink comp="417" pin=1"/></net>

<net id="424"><net_src comp="30" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="429"><net_src comp="174" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="32" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="436"><net_src comp="417" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="425" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="438"><net_src comp="174" pin="3"/><net_sink comp="431" pin=2"/></net>

<net id="442"><net_src comp="431" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="448"><net_src comp="28" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="431" pin="3"/><net_sink comp="443" pin=1"/></net>

<net id="450"><net_src comp="30" pin="0"/><net_sink comp="443" pin=2"/></net>

<net id="456"><net_src comp="34" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="439" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="458"><net_src comp="443" pin="3"/><net_sink comp="451" pin=2"/></net>

<net id="464"><net_src comp="28" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="431" pin="3"/><net_sink comp="459" pin=1"/></net>

<net id="466"><net_src comp="36" pin="0"/><net_sink comp="459" pin=2"/></net>

<net id="471"><net_src comp="451" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="32" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="478"><net_src comp="459" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="467" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="480"><net_src comp="451" pin="3"/><net_sink comp="473" pin=2"/></net>

<net id="484"><net_src comp="473" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="490"><net_src comp="28" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="473" pin="3"/><net_sink comp="485" pin=1"/></net>

<net id="492"><net_src comp="30" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="498"><net_src comp="28" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="389" pin="3"/><net_sink comp="493" pin=1"/></net>

<net id="500"><net_src comp="36" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="505"><net_src comp="409" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="32" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="512"><net_src comp="493" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="501" pin="2"/><net_sink comp="507" pin=1"/></net>

<net id="514"><net_src comp="409" pin="3"/><net_sink comp="507" pin=2"/></net>

<net id="518"><net_src comp="507" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="524"><net_src comp="28" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="525"><net_src comp="507" pin="3"/><net_sink comp="519" pin=1"/></net>

<net id="526"><net_src comp="30" pin="0"/><net_sink comp="519" pin=2"/></net>

<net id="532"><net_src comp="28" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="533"><net_src comp="174" pin="3"/><net_sink comp="527" pin=1"/></net>

<net id="534"><net_src comp="30" pin="0"/><net_sink comp="527" pin=2"/></net>

<net id="539"><net_src comp="174" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="32" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="546"><net_src comp="527" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="547"><net_src comp="535" pin="2"/><net_sink comp="541" pin=1"/></net>

<net id="548"><net_src comp="174" pin="3"/><net_sink comp="541" pin=2"/></net>

<net id="552"><net_src comp="541" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="558"><net_src comp="28" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="541" pin="3"/><net_sink comp="553" pin=1"/></net>

<net id="560"><net_src comp="30" pin="0"/><net_sink comp="553" pin=2"/></net>

<net id="566"><net_src comp="34" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="567"><net_src comp="549" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="568"><net_src comp="553" pin="3"/><net_sink comp="561" pin=2"/></net>

<net id="574"><net_src comp="28" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="575"><net_src comp="541" pin="3"/><net_sink comp="569" pin=1"/></net>

<net id="576"><net_src comp="36" pin="0"/><net_sink comp="569" pin=2"/></net>

<net id="581"><net_src comp="561" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="32" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="588"><net_src comp="569" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="589"><net_src comp="577" pin="2"/><net_sink comp="583" pin=1"/></net>

<net id="590"><net_src comp="561" pin="3"/><net_sink comp="583" pin=2"/></net>

<net id="594"><net_src comp="583" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="600"><net_src comp="28" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="601"><net_src comp="583" pin="3"/><net_sink comp="595" pin=1"/></net>

<net id="602"><net_src comp="30" pin="0"/><net_sink comp="595" pin=2"/></net>

<net id="608"><net_src comp="28" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="609"><net_src comp="187" pin="3"/><net_sink comp="603" pin=1"/></net>

<net id="610"><net_src comp="30" pin="0"/><net_sink comp="603" pin=2"/></net>

<net id="615"><net_src comp="187" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="32" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="622"><net_src comp="603" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="623"><net_src comp="611" pin="2"/><net_sink comp="617" pin=1"/></net>

<net id="624"><net_src comp="187" pin="3"/><net_sink comp="617" pin=2"/></net>

<net id="628"><net_src comp="617" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="634"><net_src comp="28" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="635"><net_src comp="617" pin="3"/><net_sink comp="629" pin=1"/></net>

<net id="636"><net_src comp="30" pin="0"/><net_sink comp="629" pin=2"/></net>

<net id="642"><net_src comp="34" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="643"><net_src comp="625" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="644"><net_src comp="629" pin="3"/><net_sink comp="637" pin=2"/></net>

<net id="650"><net_src comp="28" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="651"><net_src comp="617" pin="3"/><net_sink comp="645" pin=1"/></net>

<net id="652"><net_src comp="36" pin="0"/><net_sink comp="645" pin=2"/></net>

<net id="657"><net_src comp="637" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="32" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="664"><net_src comp="645" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="665"><net_src comp="653" pin="2"/><net_sink comp="659" pin=1"/></net>

<net id="666"><net_src comp="637" pin="3"/><net_sink comp="659" pin=2"/></net>

<net id="670"><net_src comp="659" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="676"><net_src comp="28" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="677"><net_src comp="659" pin="3"/><net_sink comp="671" pin=1"/></net>

<net id="678"><net_src comp="30" pin="0"/><net_sink comp="671" pin=2"/></net>

<net id="684"><net_src comp="34" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="690"><net_src comp="34" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="695"><net_src comp="67" pin="7"/><net_sink comp="691" pin=0"/></net>

<net id="700"><net_src comp="691" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="705"><net_src comp="685" pin="3"/><net_sink comp="701" pin=1"/></net>

<net id="710"><net_src comp="701" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="679" pin="3"/><net_sink comp="706" pin=1"/></net>

<net id="716"><net_src comp="706" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="696" pin="2"/><net_sink comp="712" pin=1"/></net>

<net id="718"><net_src comp="712" pin="2"/><net_sink comp="146" pin=4"/></net>

<net id="723"><net_src comp="67" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="728"><net_src comp="719" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="733"><net_src comp="679" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="685" pin="3"/><net_sink comp="729" pin=1"/></net>

<net id="739"><net_src comp="729" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="744"><net_src comp="735" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="724" pin="2"/><net_sink comp="740" pin=1"/></net>

<net id="746"><net_src comp="740" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="752"><net_src comp="34" pin="0"/><net_sink comp="747" pin=0"/></net>

<net id="758"><net_src comp="34" pin="0"/><net_sink comp="753" pin=0"/></net>

<net id="763"><net_src comp="67" pin="7"/><net_sink comp="759" pin=0"/></net>

<net id="768"><net_src comp="759" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="773"><net_src comp="753" pin="3"/><net_sink comp="769" pin=0"/></net>

<net id="778"><net_src comp="769" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="779"><net_src comp="747" pin="3"/><net_sink comp="774" pin=1"/></net>

<net id="784"><net_src comp="774" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="785"><net_src comp="764" pin="2"/><net_sink comp="780" pin=1"/></net>

<net id="786"><net_src comp="780" pin="2"/><net_sink comp="146" pin=4"/></net>

<net id="791"><net_src comp="67" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="747" pin="3"/><net_sink comp="787" pin=1"/></net>

<net id="797"><net_src comp="787" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="802"><net_src comp="753" pin="3"/><net_sink comp="798" pin=0"/></net>

<net id="807"><net_src comp="798" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="812"><net_src comp="803" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="793" pin="2"/><net_sink comp="808" pin=1"/></net>

<net id="814"><net_src comp="808" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="818"><net_src comp="46" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="820"><net_src comp="815" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="824"><net_src comp="52" pin="3"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="829"><net_src comp="59" pin="3"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="834"><net_src comp="87" pin="3"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="839"><net_src comp="94" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="844"><net_src comp="104" pin="3"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="849"><net_src comp="111" pin="3"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="854"><net_src comp="121" pin="3"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="859"><net_src comp="128" pin="3"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="864"><net_src comp="167" pin="3"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="869"><net_src comp="180" pin="3"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="874"><net_src comp="174" pin="3"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="879"><net_src comp="187" pin="3"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="884"><net_src comp="211" pin="3"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="889"><net_src comp="219" pin="3"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="894"><net_src comp="409" pin="3"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="896"><net_src comp="891" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="900"><net_src comp="451" pin="3"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="902"><net_src comp="897" pin="1"/><net_sink comp="803" pin=1"/></net>

<net id="906"><net_src comp="481" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="747" pin=1"/></net>

<net id="911"><net_src comp="485" pin="3"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="747" pin=2"/></net>

<net id="916"><net_src comp="515" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="921"><net_src comp="519" pin="3"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="753" pin=2"/></net>

<net id="926"><net_src comp="174" pin="3"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="764" pin=1"/></net>

<net id="931"><net_src comp="187" pin="3"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="936"><net_src comp="561" pin="3"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="938"><net_src comp="933" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="942"><net_src comp="591" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="679" pin=1"/></net>

<net id="947"><net_src comp="595" pin="3"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="679" pin=2"/></net>

<net id="952"><net_src comp="637" pin="3"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="954"><net_src comp="949" pin="1"/><net_sink comp="769" pin=1"/></net>

<net id="958"><net_src comp="667" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="963"><net_src comp="671" pin="3"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="685" pin=2"/></net>

<net id="968"><net_src comp="227" pin="3"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="973"><net_src comp="236" pin="3"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="978"><net_src comp="263" pin="3"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="983"><net_src comp="272" pin="3"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="67" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst | {2 3 8 9 }
	Port: src | {}
	Port: rk | {}
	Port: rk_offset | {}
	Port: clefia_s0 | {}
	Port: clefia_s1 | {}
 - Input state : 
	Port: ClefiaF0Xor : dst | {}
	Port: ClefiaF0Xor : src | {1 2 3 7 8 9 }
	Port: ClefiaF0Xor : rk | {1 2 3 }
	Port: ClefiaF0Xor : rk_offset | {1 }
	Port: ClefiaF0Xor : clefia_s0 | {3 4 5 }
	Port: ClefiaF0Xor : clefia_s1 | {3 4 5 }
  - Chain level:
	State 1
		rk_addr : 1
		src_load : 1
		rk_load : 2
		zext_ln121 : 1
		rk_addr_37 : 2
		src_load_50 : 1
		rk_load_22 : 3
	State 2
		xor_ln124 : 1
		xor_ln124_1 : 1
		zext_ln121_117 : 1
		rk_addr_38 : 2
		src_load_51 : 1
		rk_load_23 : 3
		zext_ln121_118 : 1
		rk_addr_39 : 2
		src_load_52 : 1
		rk_load_24 : 3
		store_ln117 : 1
		store_ln117 : 1
	State 3
		xor_ln124_2 : 1
		xor_ln124_34 : 1
		clefia_s0_addr : 1
		z : 2
		clefia_s1_addr : 1
		z_22 : 2
		store_ln117 : 1
		store_ln117 : 1
	State 4
		clefia_s0_addr_2 : 1
		z_23 : 2
		clefia_s1_addr_2 : 1
		z_24 : 2
		tmp : 1
		xor_ln132 : 1
		select_ln131 : 1
		trunc_ln134 : 2
		tmp_145 : 2
		x_assign_s : 3
		tmp_154 : 1
		xor_ln132_70 : 1
		select_ln131_70 : 1
		trunc_ln134_70 : 2
		tmp_155 : 2
		x_assign_31 : 3
		tmp_156 : 2
		xor_ln132_71 : 4
		select_ln131_71 : 4
		trunc_ln134_71 : 5
		tmp_157 : 5
		tmp_158 : 2
		xor_ln132_72 : 4
		select_ln131_72 : 4
		trunc_ln134_72 : 5
		tmp_159 : 5
	State 5
		tmp_146 : 1
		xor_ln132_66 : 1
		select_ln131_66 : 1
		trunc_ln134_66 : 2
		tmp_147 : 2
		x_assign_29 : 3
		tmp_148 : 2
		xor_ln132_67 : 4
		select_ln131_67 : 4
		trunc_ln134_67 : 5
		tmp_149 : 5
		tmp_150 : 1
		xor_ln132_68 : 1
		select_ln131_68 : 1
		trunc_ln134_68 : 2
		tmp_151 : 2
		x_assign_30 : 3
		tmp_152 : 2
		xor_ln132_69 : 4
		select_ln131_69 : 4
		trunc_ln134_69 : 5
		tmp_153 : 5
	State 6
	State 7
		src_load_53 : 1
		src_load_54 : 1
	State 8
		xor_ln124_140 : 1
		xor_ln124_141 : 1
		xor_ln124_142 : 1
		xor_ln124_143 : 1
		xor_ln124_65 : 1
		store_ln124 : 1
		xor_ln124_144 : 1
		xor_ln124_145 : 1
		xor_ln124_146 : 1
		xor_ln124_147 : 1
		xor_ln124_66 : 1
		store_ln124 : 1
		src_load_55 : 1
		src_load_56 : 1
	State 9
		xor_ln124_148 : 1
		xor_ln124_149 : 1
		xor_ln124_150 : 1
		xor_ln124_151 : 1
		xor_ln124_67 : 1
		store_ln124 : 1
		xor_ln124_152 : 1
		xor_ln124_153 : 1
		xor_ln124_154 : 1
		xor_ln124_155 : 1
		xor_ln124_68 : 1
		store_ln124 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |         grp_fu_299        |    0    |    8    |
|          |         grp_fu_305        |    0    |    8    |
|          |      xor_ln132_fu_383     |    0    |    8    |
|          |    xor_ln132_70_fu_425    |    0    |    8    |
|          |    xor_ln132_71_fu_467    |    0    |    8    |
|          |    xor_ln132_72_fu_501    |    0    |    8    |
|          |    xor_ln132_66_fu_535    |    0    |    8    |
|          |    xor_ln132_67_fu_577    |    0    |    8    |
|          |    xor_ln132_68_fu_611    |    0    |    8    |
|          |    xor_ln132_69_fu_653    |    0    |    8    |
|          |    xor_ln124_140_fu_691   |    0    |    8    |
|          |    xor_ln124_141_fu_696   |    0    |    8    |
|          |    xor_ln124_142_fu_701   |    0    |    8    |
|          |    xor_ln124_143_fu_706   |    0    |    8    |
|    xor   |    xor_ln124_65_fu_712    |    0    |    8    |
|          |    xor_ln124_144_fu_719   |    0    |    8    |
|          |    xor_ln124_145_fu_724   |    0    |    8    |
|          |    xor_ln124_146_fu_729   |    0    |    8    |
|          |    xor_ln124_147_fu_735   |    0    |    8    |
|          |    xor_ln124_66_fu_740    |    0    |    8    |
|          |    xor_ln124_148_fu_759   |    0    |    8    |
|          |    xor_ln124_149_fu_764   |    0    |    8    |
|          |    xor_ln124_150_fu_769   |    0    |    8    |
|          |    xor_ln124_151_fu_774   |    0    |    8    |
|          |    xor_ln124_67_fu_780    |    0    |    8    |
|          |    xor_ln124_152_fu_787   |    0    |    8    |
|          |    xor_ln124_153_fu_793   |    0    |    8    |
|          |    xor_ln124_154_fu_798   |    0    |    8    |
|          |    xor_ln124_155_fu_803   |    0    |    8    |
|          |    xor_ln124_68_fu_808    |    0    |    8    |
|----------|---------------------------|---------|---------|
|          |    select_ln131_fu_389    |    0    |    8    |
|          |   select_ln131_70_fu_431  |    0    |    8    |
|          |   select_ln131_71_fu_473  |    0    |    8    |
|  select  |   select_ln131_72_fu_507  |    0    |    8    |
|          |   select_ln131_66_fu_541  |    0    |    8    |
|          |   select_ln131_67_fu_583  |    0    |    8    |
|          |   select_ln131_68_fu_617  |    0    |    8    |
|          |   select_ln131_69_fu_659  |    0    |    8    |
|----------|---------------------------|---------|---------|
|          |      add_ln121_fu_324     |    0    |    15   |
|    add   |    add_ln121_82_fu_335    |    0    |    15   |
|          |    add_ln121_83_fu_345    |    0    |    15   |
|----------|---------------------------|---------|---------|
|   read   | rk_offset_read_read_fu_46 |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |   rk_offset_cast_fu_319   |    0    |    0    |
|          |     zext_ln121_fu_330     |    0    |    0    |
|          |   zext_ln121_117_fu_340   |    0    |    0    |
|   zext   |   zext_ln121_118_fu_350   |    0    |    0    |
|          |     zext_ln150_fu_355     |    0    |    0    |
|          |     zext_ln151_fu_360     |    0    |    0    |
|          |     zext_ln152_fu_365     |    0    |    0    |
|          |     zext_ln153_fu_370     |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |         tmp_fu_375        |    0    |    0    |
|          |       tmp_145_fu_401      |    0    |    0    |
|          |       tmp_154_fu_417      |    0    |    0    |
|          |       tmp_155_fu_443      |    0    |    0    |
|          |       tmp_156_fu_459      |    0    |    0    |
|          |       tmp_157_fu_485      |    0    |    0    |
|          |       tmp_158_fu_493      |    0    |    0    |
| bitselect|       tmp_159_fu_519      |    0    |    0    |
|          |       tmp_146_fu_527      |    0    |    0    |
|          |       tmp_147_fu_553      |    0    |    0    |
|          |       tmp_148_fu_569      |    0    |    0    |
|          |       tmp_149_fu_595      |    0    |    0    |
|          |       tmp_150_fu_603      |    0    |    0    |
|          |       tmp_151_fu_629      |    0    |    0    |
|          |       tmp_152_fu_645      |    0    |    0    |
|          |       tmp_153_fu_671      |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     trunc_ln134_fu_397    |    0    |    0    |
|          |   trunc_ln134_70_fu_439   |    0    |    0    |
|          |   trunc_ln134_71_fu_481   |    0    |    0    |
|   trunc  |   trunc_ln134_72_fu_515   |    0    |    0    |
|          |   trunc_ln134_66_fu_549   |    0    |    0    |
|          |   trunc_ln134_67_fu_591   |    0    |    0    |
|          |   trunc_ln134_68_fu_625   |    0    |    0    |
|          |   trunc_ln134_69_fu_667   |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     x_assign_s_fu_409     |    0    |    0    |
|          |     x_assign_31_fu_451    |    0    |    0    |
|          |     x_assign_29_fu_561    |    0    |    0    |
|bitconcatenate|     x_assign_30_fu_637    |    0    |    0    |
|          |     or_ln134_s_fu_679     |    0    |    0    |
|          |     or_ln134_7_fu_685     |    0    |    0    |
|          |     or_ln134_8_fu_747     |    0    |    0    |
|          |        or_ln_fu_753       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   349   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|clefia_s0_addr_2_reg_881|    8   |
| clefia_s0_addr_reg_861 |    8   |
|clefia_s1_addr_2_reg_886|    8   |
| clefia_s1_addr_reg_866 |    8   |
|         reg_311        |    8   |
|         reg_315        |    8   |
|   rk_addr_37_reg_831   |    8   |
|   rk_addr_38_reg_841   |    8   |
|   rk_addr_39_reg_851   |    8   |
|     rk_addr_reg_821    |    8   |
| rk_offset_read_reg_815 |    8   |
|   src_addr_50_reg_836  |    4   |
|   src_addr_51_reg_846  |    4   |
|   src_addr_52_reg_856  |    4   |
|   src_addr_53_reg_965  |    4   |
|   src_addr_54_reg_970  |    4   |
|   src_addr_55_reg_975  |    4   |
|   src_addr_56_reg_980  |    4   |
|    src_addr_reg_826    |    4   |
|     tmp_149_reg_944    |    1   |
|     tmp_153_reg_960    |    1   |
|     tmp_157_reg_908    |    1   |
|     tmp_159_reg_918    |    1   |
| trunc_ln134_67_reg_939 |    7   |
| trunc_ln134_69_reg_955 |    7   |
| trunc_ln134_71_reg_903 |    7   |
| trunc_ln134_72_reg_913 |    7   |
|   x_assign_29_reg_933  |    8   |
|   x_assign_30_reg_949  |    8   |
|   x_assign_31_reg_897  |    8   |
|   x_assign_s_reg_891   |    8   |
|      z_22_reg_876      |    8   |
|      z_23_reg_923      |    8   |
|      z_24_reg_928      |    8   |
|        z_reg_871       |    8   |
+------------------------+--------+
|          Total         |   216  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_67 |  p0  |   8  |   4  |   32   ||    42   |
|  grp_access_fu_67 |  p2  |   8  |   0  |    0   ||    42   |
|  grp_access_fu_77 |  p0  |   4  |   8  |   32   ||    20   |
|  grp_access_fu_77 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_146 |  p0  |   4  |   4  |   16   ||    20   |
| grp_access_fu_146 |  p1  |   3  |   8  |   24   ||    14   |
| grp_access_fu_146 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_146 |  p4  |   3  |   4  |   12   ||    14   |
| grp_access_fu_174 |  p0  |   4  |   8  |   32   ||    20   |
| grp_access_fu_187 |  p0  |   4  |   8  |   32   ||    20   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   180  || 18.9818 ||   232   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   349  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   18   |    -   |   232  |
|  Register |    -   |   216  |    -   |
+-----------+--------+--------+--------+
|   Total   |   18   |   216  |   581  |
+-----------+--------+--------+--------+
