# do mult_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying /tools/intel/quartus/13.1/modelsim_ase/linux/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /tools/intel/quartus/13.1/modelsim_ase/linux/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+/home/gme/guilherme.manske/quartus/Verilog/mult {/home/gme/guilherme.manske/quartus/Verilog/mult/mult.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mult
# 
# Top level modules:
# 	mult
# 
# vlog -vlog01compat -work work +incdir+/home/gme/guilherme.manske/quartus/Verilog/mult {/home/gme/guilherme.manske/quartus/Verilog/mult/tb_mult.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module tb_mult
# 
# Top level modules:
# 	tb_mult
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs="+acc"  tb_mult
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps tb_mult 
# Loading work.tb_mult
# Loading work.mult
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Time	A	B	P
# -------------------------
# 10000	0000	0000	00000000	  0
# 20000	0011	0010	00000110	  6
# 30000	1111	1111	11100001	225
# 40000	0101	0011	00001111	 15
# 50000	1001	0110	00110110	 54
# 60000	1010	0101	00110010	 50
# Break in Module tb_mult at /home/gme/guilherme.manske/quartus/Verilog/mult/tb_mult.v line 46
# Simulation Breakpoint: Break in Module tb_mult at /home/gme/guilherme.manske/quartus/Verilog/mult/tb_mult.v line 46
# MACRO ./mult_run_msim_rtl_verilog.do PAUSED at line 17
