Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Tue Oct  2 13:01:50 2018
| Host             : te7aegdev08.te.rl.ac.uk running 64-bit CentOS Linux release 7.5.1804 (Core)
| Command          : report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb
| Design           : system_top
| Device           : xc7z020clg484-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.835 |
| Dynamic (W)              | 1.672 |
| Device Static (W)        | 0.163 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 63.8  |
| Junction Temperature (C) | 46.2  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.042 |        9 |       --- |             --- |
| Slice Logic              |     0.011 |    14217 |       --- |             --- |
|   LUT as Logic           |     0.009 |     4658 |     53200 |            8.76 |
|   Register               |     0.001 |     6955 |    106400 |            6.54 |
|   CARRY4                 |    <0.001 |      179 |     13300 |            1.35 |
|   LUT as Distributed RAM |    <0.001 |       64 |     17400 |            0.37 |
|   Others                 |    <0.001 |      751 |       --- |             --- |
|   LUT as Shift Register  |    <0.001 |      332 |     17400 |            1.91 |
|   F7/F8 Muxes            |    <0.001 |       71 |     53200 |            0.13 |
| Signals                  |     0.017 |    10618 |       --- |             --- |
| Block RAM                |     0.007 |       12 |       140 |            8.57 |
| MMCM                     |     0.107 |        1 |         4 |           25.00 |
| I/O                      |     0.125 |       72 |       200 |           36.00 |
| XADC                     |     0.002 |        1 |       --- |             --- |
| PS7                      |     1.361 |        1 |       --- |             --- |
| Static Power             |     0.163 |          |           |                 |
| Total                    |     1.835 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.096 |       0.080 |      0.016 |
| Vccaux    |       1.800 |     0.106 |       0.085 |      0.021 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.043 |       0.042 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.001 |       0.000 |      0.001 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.771 |       0.739 |      0.032 |
| Vccpaux   |       1.800 |     0.049 |       0.039 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.350 |     0.381 |       0.379 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                   | Domain                                                                                                                                                      | Constraint (ns) |
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| axi_c2c_selio_rx_clk_in | V7_2_ZY_CK                                                                                                                                                  |             5.0 |
| clk_fpga_0              | i_system/processing_system7_0/inst/FCLK_CLK_unbuffered[0]                                                                                                   |            10.0 |
| clk_fpga_1              | i_system/processing_system7_0/inst/FCLK_CLK_unbuffered[1]                                                                                                   |            20.0 |
| clk_fpga_2              | i_system/processing_system7_0/inst/FCLK_CLK_unbuffered[2]                                                                                                   |             5.0 |
| clk_out                 | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out  |             5.0 |
| clkfbout                | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clkfbout |             5.0 |
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------------------------+-----------+
| Name                                                                                      | Power (W) |
+-------------------------------------------------------------------------------------------+-----------+
| system_top                                                                                |     1.672 |
|   I2C0_SCL_IOBUF_inst                                                                     |    <0.001 |
|   I2C0_SDA_IOBUF_inst                                                                     |    <0.001 |
|   I2C1_SCL_IOBUF_inst                                                                     |    <0.001 |
|   I2C1_SDA_IOBUF_inst                                                                     |    <0.001 |
|   i_system                                                                                |     1.668 |
|     axi_bram_ctrl_0                                                                       |     0.002 |
|       U0                                                                                  |     0.002 |
|         gext_inst.abcv4_0_ext_inst                                                        |     0.002 |
|           GEN_AXI4.I_FULL_AXI                                                             |     0.002 |
|             GEN_ARB.I_SNG_PORT                                                            |    <0.001 |
|             I_RD_CHNL                                                                     |    <0.001 |
|               I_WRAP_BRST                                                                 |    <0.001 |
|             I_WR_CHNL                                                                     |    <0.001 |
|               BID_FIFO                                                                    |    <0.001 |
|               I_WRAP_BRST                                                                 |    <0.001 |
|     axi_chip2chip_0                                                                       |     0.265 |
|       inst                                                                                |     0.265 |
|         master_fpga_gen.axi_chip2chip_master_inst                                         |     0.027 |
|           axi_chip2chip_ar_fifo_inst                                                      |     0.004 |
|             axi_chip2chip_async_fifo_inst                                                 |     0.004 |
|               U0                                                                          |     0.004 |
|                 inst_fifo_gen                                                             |     0.004 |
|                   gconvfifo.rf                                                            |     0.004 |
|                     grf.rf                                                                |     0.004 |
|                       gntv_or_sync_fifo.gcx.clkx                                          |     0.001 |
|                         gsync_stage[1].rd_stg_inst                                        |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                        |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                        |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                        |    <0.001 |
|                         gsync_stage[3].rd_stg_inst                                        |    <0.001 |
|                         gsync_stage[3].wr_stg_inst                                        |    <0.001 |
|                         gsync_stage[4].rd_stg_inst                                        |    <0.001 |
|                         gsync_stage[4].wr_stg_inst                                        |    <0.001 |
|                         gsync_stage[5].rd_stg_inst                                        |    <0.001 |
|                         gsync_stage[5].wr_stg_inst                                        |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                            |    <0.001 |
|                         gr1.rfwft                                                         |    <0.001 |
|                         gras.rsts                                                         |    <0.001 |
|                         rpntr                                                             |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                            |    <0.001 |
|                         gwas.wsts                                                         |    <0.001 |
|                         wpntr                                                             |    <0.001 |
|                       gntv_or_sync_fifo.mem                                               |     0.002 |
|                         gbm.gbmg.gbmga.ngecc.bmg                                          |     0.001 |
|                           inst_blk_mem_gen                                                |     0.001 |
|                             gnativebmg.native_blk_mem_gen                                 |     0.001 |
|                               valid.cstr                                                  |     0.001 |
|                                 ramloop[0].ram.r                                          |     0.001 |
|                                   prim_noinit.ram                                         |     0.001 |
|                       rstblk                                                              |    <0.001 |
|             axi_chip2chip_unpacker_inst                                                   |    <0.001 |
|           axi_chip2chip_aw_fifo_inst                                                      |     0.004 |
|             axi_chip2chip_async_fifo_inst                                                 |     0.004 |
|               U0                                                                          |     0.004 |
|                 inst_fifo_gen                                                             |     0.004 |
|                   gconvfifo.rf                                                            |     0.004 |
|                     grf.rf                                                                |     0.004 |
|                       gntv_or_sync_fifo.gcx.clkx                                          |     0.001 |
|                         gsync_stage[1].rd_stg_inst                                        |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                        |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                        |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                        |    <0.001 |
|                         gsync_stage[3].rd_stg_inst                                        |    <0.001 |
|                         gsync_stage[3].wr_stg_inst                                        |    <0.001 |
|                         gsync_stage[4].rd_stg_inst                                        |    <0.001 |
|                         gsync_stage[4].wr_stg_inst                                        |    <0.001 |
|                         gsync_stage[5].rd_stg_inst                                        |    <0.001 |
|                         gsync_stage[5].wr_stg_inst                                        |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                            |    <0.001 |
|                         gr1.rfwft                                                         |    <0.001 |
|                         gras.rsts                                                         |    <0.001 |
|                         rpntr                                                             |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                            |    <0.001 |
|                         gwas.wsts                                                         |    <0.001 |
|                         wpntr                                                             |    <0.001 |
|                       gntv_or_sync_fifo.mem                                               |     0.002 |
|                         gbm.gbmg.gbmga.ngecc.bmg                                          |     0.001 |
|                           inst_blk_mem_gen                                                |     0.001 |
|                             gnativebmg.native_blk_mem_gen                                 |     0.001 |
|                               valid.cstr                                                  |     0.001 |
|                                 ramloop[0].ram.r                                          |     0.001 |
|                                   prim_noinit.ram                                         |     0.001 |
|                       rstblk                                                              |    <0.001 |
|             axi_chip2chip_unpacker_inst                                                   |    <0.001 |
|           axi_chip2chip_b_fifo_inst                                                       |     0.004 |
|             axi_chip2chip_async_fifo_inst                                                 |     0.004 |
|               U0                                                                          |     0.004 |
|                 inst_fifo_gen                                                             |     0.004 |
|                   gconvfifo.rf                                                            |     0.004 |
|                     grf.rf                                                                |     0.004 |
|                       gntv_or_sync_fifo.gcx.clkx                                          |     0.002 |
|                         gsync_stage[1].rd_stg_inst                                        |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                        |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                        |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                        |    <0.001 |
|                         gsync_stage[3].rd_stg_inst                                        |    <0.001 |
|                         gsync_stage[3].wr_stg_inst                                        |    <0.001 |
|                         gsync_stage[4].rd_stg_inst                                        |    <0.001 |
|                         gsync_stage[4].wr_stg_inst                                        |    <0.001 |
|                         gsync_stage[5].rd_stg_inst                                        |    <0.001 |
|                         gsync_stage[5].wr_stg_inst                                        |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                            |    <0.001 |
|                         gr1.rfwft                                                         |    <0.001 |
|                         gras.rsts                                                         |    <0.001 |
|                         rpntr                                                             |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                            |    <0.001 |
|                         gwas.gpf.wrpf                                                     |    <0.001 |
|                         gwas.wsts                                                         |    <0.001 |
|                         wpntr                                                             |    <0.001 |
|                       gntv_or_sync_fifo.mem                                               |    <0.001 |
|                         gdm.dm                                                            |    <0.001 |
|                           RAM_reg_0_63_0_2                                                |    <0.001 |
|                           RAM_reg_0_63_3_5                                                |    <0.001 |
|                           RAM_reg_0_63_6_6                                                |    <0.001 |
|                           RAM_reg_0_63_7_7                                                |    <0.001 |
|                           RAM_reg_128_191_0_2                                             |    <0.001 |
|                           RAM_reg_128_191_3_5                                             |    <0.001 |
|                           RAM_reg_128_191_6_6                                             |    <0.001 |
|                           RAM_reg_128_191_7_7                                             |    <0.001 |
|                           RAM_reg_192_255_0_2                                             |    <0.001 |
|                           RAM_reg_192_255_3_5                                             |    <0.001 |
|                           RAM_reg_192_255_6_6                                             |    <0.001 |
|                           RAM_reg_192_255_7_7                                             |    <0.001 |
|                           RAM_reg_64_127_0_2                                              |    <0.001 |
|                           RAM_reg_64_127_3_5                                              |    <0.001 |
|                           RAM_reg_64_127_6_6                                              |    <0.001 |
|                           RAM_reg_64_127_7_7                                              |    <0.001 |
|                       rstblk                                                              |    <0.001 |
|           axi_chip2chip_ch0_ctrl_inst                                                     |    <0.001 |
|             axi_chip2chip_sync_cell_intr_in_inst                                          |    <0.001 |
|           axi_chip2chip_decoder_inst                                                      |    <0.001 |
|           axi_chip2chip_r_fifo_inst                                                       |     0.005 |
|             axi_chip2chip_async_fifo_inst                                                 |     0.005 |
|               U0                                                                          |     0.005 |
|                 inst_fifo_gen                                                             |     0.005 |
|                   gconvfifo.rf                                                            |     0.005 |
|                     grf.rf                                                                |     0.005 |
|                       gntv_or_sync_fifo.gcx.clkx                                          |     0.002 |
|                         gsync_stage[1].rd_stg_inst                                        |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                        |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                        |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                        |    <0.001 |
|                         gsync_stage[3].rd_stg_inst                                        |    <0.001 |
|                         gsync_stage[3].wr_stg_inst                                        |    <0.001 |
|                         gsync_stage[4].rd_stg_inst                                        |    <0.001 |
|                         gsync_stage[4].wr_stg_inst                                        |    <0.001 |
|                         gsync_stage[5].rd_stg_inst                                        |    <0.001 |
|                         gsync_stage[5].wr_stg_inst                                        |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                            |    <0.001 |
|                         gr1.rfwft                                                         |    <0.001 |
|                         gras.rsts                                                         |    <0.001 |
|                           c0                                                              |    <0.001 |
|                           c1                                                              |    <0.001 |
|                         rpntr                                                             |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                            |    <0.001 |
|                         gwas.gpf.wrpf                                                     |    <0.001 |
|                         gwas.wsts                                                         |    <0.001 |
|                           c1                                                              |    <0.001 |
|                           c2                                                              |    <0.001 |
|                         wpntr                                                             |    <0.001 |
|                       gntv_or_sync_fifo.mem                                               |     0.002 |
|                         gbm.gbmg.gbmga.ngecc.bmg                                          |     0.002 |
|                           inst_blk_mem_gen                                                |     0.002 |
|                             gnativebmg.native_blk_mem_gen                                 |     0.002 |
|                               valid.cstr                                                  |     0.002 |
|                                 ramloop[0].ram.r                                          |     0.002 |
|                                   prim_noinit.ram                                         |     0.002 |
|                       rstblk                                                              |    <0.001 |
|             axi_chip2chip_packer_inst                                                     |    <0.001 |
|           axi_chip2chip_tdm_inst                                                          |     0.001 |
|           axi_chip2chip_w_fifo_inst                                                       |     0.004 |
|             axi_chip2chip_async_fifo_inst                                                 |     0.004 |
|               U0                                                                          |     0.004 |
|                 inst_fifo_gen                                                             |     0.004 |
|                   gconvfifo.rf                                                            |     0.004 |
|                     grf.rf                                                                |     0.004 |
|                       gntv_or_sync_fifo.gcx.clkx                                          |     0.002 |
|                         gsync_stage[1].rd_stg_inst                                        |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                        |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                        |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                        |    <0.001 |
|                         gsync_stage[3].rd_stg_inst                                        |    <0.001 |
|                         gsync_stage[3].wr_stg_inst                                        |    <0.001 |
|                         gsync_stage[4].rd_stg_inst                                        |    <0.001 |
|                         gsync_stage[4].wr_stg_inst                                        |    <0.001 |
|                         gsync_stage[5].rd_stg_inst                                        |    <0.001 |
|                         gsync_stage[5].wr_stg_inst                                        |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                            |    <0.001 |
|                         gr1.rfwft                                                         |    <0.001 |
|                         gras.rsts                                                         |    <0.001 |
|                           c0                                                              |    <0.001 |
|                           c1                                                              |    <0.001 |
|                         rpntr                                                             |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                            |    <0.001 |
|                         gwas.wsts                                                         |    <0.001 |
|                           c1                                                              |    <0.001 |
|                           c2                                                              |    <0.001 |
|                         wpntr                                                             |    <0.001 |
|                       gntv_or_sync_fifo.mem                                               |     0.002 |
|                         gbm.gbmg.gbmga.ngecc.bmg                                          |     0.001 |
|                           inst_blk_mem_gen                                                |     0.001 |
|                             gnativebmg.native_blk_mem_gen                                 |     0.001 |
|                               valid.cstr                                                  |     0.001 |
|                                 ramloop[0].ram.r                                          |     0.001 |
|                                   prim_noinit.ram                                         |     0.001 |
|                       rstblk                                                              |    <0.001 |
|             axi_chip2chip_unpacker_inst                                                   |    <0.001 |
|           sio_io_stage.axi_chip2chip_cir_buf_inst                                         |     0.001 |
|         master_fpga_gen.axi_chip2chip_master_phy_inst                                     |     0.238 |
|           axi_chip2chip_phy_init_inst                                                     |    <0.001 |
|             axi_chip2chip_sync_cell_inst                                                  |    <0.001 |
|           master_sio_phy.axi_chip2chip_cir_buf_inst                                       |     0.001 |
|           master_sio_phy.axi_chip2chip_phy_calib_inst                                     |     0.005 |
|           master_sio_phy.axi_chip2chip_sio_input_inst                                     |     0.144 |
|             axi_chip2chip_clk_gen_inst                                                    |     0.108 |
|           master_sio_phy.axi_chip2chip_sio_output_inst                                    |     0.088 |
|           master_sio_phy.rx_reset_sync_inst                                               |    <0.001 |
|           master_sio_phy.tx_reset_sync_inst                                               |    <0.001 |
|     axi_gpio_0                                                                            |    <0.001 |
|       U0                                                                                  |    <0.001 |
|         AXI_LITE_IPIF_I                                                                   |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                              |    <0.001 |
|             I_DECODER                                                                     |    <0.001 |
|         gpio_core_1                                                                       |    <0.001 |
|     axi_interconnect_0                                                                    |     0.000 |
|       s00_couplers                                                                        |     0.000 |
|         auto_pc                                                                           |     0.000 |
|     axi_quad_spi_0                                                                        |     0.003 |
|       U0                                                                                  |     0.003 |
|         QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                                |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                              |    <0.001 |
|             I_DECODER                                                                     |    <0.001 |
|         QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                                          |     0.003 |
|           CONTROL_REG_I                                                                   |    <0.001 |
|           FIFO_EXISTS.CLK_CROSS_I                                                         |    <0.001 |
|             LOGIC_GENERATION_CDC.CMD_ERR_S2AX_1                                           |    <0.001 |
|             LOGIC_GENERATION_CDC.DRR_OVERRUN_S2AX_1                                       |    <0.001 |
|             LOGIC_GENERATION_CDC.MODF_STROBE_S2AX_1                                       |    <0.001 |
|             LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_1                                       |    <0.001 |
|             LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1                                       |    <0.001 |
|             LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1                                 |    <0.001 |
|             LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1                                      |    <0.001 |
|             LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1                                      |    <0.001 |
|             LOGIC_GENERATION_CDC.SPICR_5_TXFIFO_AX2S_1                                    |    <0.001 |
|             LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1                                |    <0.001 |
|             LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC |    <0.001 |
|             LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC |    <0.001 |
|             LOGIC_GENERATION_CDC.SPISEL_D1_REG_S2AX_1                                     |    <0.001 |
|             LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC[0].SPISSR_AX2S_1_CDC                 |    <0.001 |
|             LOGIC_GENERATION_CDC.SR_3_MODF_AX2S_1                                         |    <0.001 |
|             LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1                                 |    <0.001 |
|             LOGIC_GENERATION_CDC.TX_EMPT_4_SPISR_S2AX_1                                   |    <0.001 |
|           FIFO_EXISTS.FIFO_IF_MODULE_I                                                    |    <0.001 |
|           FIFO_EXISTS.RX_FIFO_FULL_CNTR_I                                                 |    <0.001 |
|           FIFO_EXISTS.RX_FIFO_II                                                          |    <0.001 |
|             USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                                |    <0.001 |
|               inst_fifo_gen                                                               |    <0.001 |
|                 gconvfifo.rf                                                              |    <0.001 |
|                   grf.rf                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                            |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                          |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                          |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                          |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                          |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                              |    <0.001 |
|                       gr1.rfwft                                                           |    <0.001 |
|                       gras.rsts                                                           |    <0.001 |
|                       rpntr                                                               |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                              |    <0.001 |
|                       gwas.wsts                                                           |    <0.001 |
|                       wpntr                                                               |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                 |    <0.001 |
|                       gdm.dm                                                              |    <0.001 |
|                         RAM_reg_0_15_0_5                                                  |    <0.001 |
|                         RAM_reg_0_15_6_7                                                  |    <0.001 |
|                     rstblk                                                                |    <0.001 |
|           FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                                |    <0.001 |
|           FIFO_EXISTS.TX_FIFO_II                                                          |    <0.001 |
|             USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                                |    <0.001 |
|               inst_fifo_gen                                                               |    <0.001 |
|                 gconvfifo.rf                                                              |    <0.001 |
|                   grf.rf                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                            |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                          |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                          |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                          |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                          |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                              |    <0.001 |
|                       gr1.rfwft                                                           |    <0.001 |
|                       gras.rsts                                                           |    <0.001 |
|                       rpntr                                                               |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                              |    <0.001 |
|                       gwas.wsts                                                           |    <0.001 |
|                       wpntr                                                               |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                 |    <0.001 |
|                       gdm.dm                                                              |    <0.001 |
|                         RAM_reg_0_15_0_5                                                  |    <0.001 |
|                         RAM_reg_0_15_6_7                                                  |    <0.001 |
|                     rstblk                                                                |    <0.001 |
|           INTERRUPT_CONTROL_I                                                             |    <0.001 |
|           LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I                                      |    <0.001 |
|             QSPI_LOOK_UP_MODE_2_MEMORY_3.C_SPI_MODE_1_MIXED_ROM_I                         |    <0.001 |
|               synth_options.dist_mem_inst                                                 |    <0.001 |
|                 gen_rom.rom_inst                                                          |    <0.001 |
|           LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I                                    |    <0.001 |
|           RESET_SYNC_AXI_SPI_CLK_INST                                                     |    <0.001 |
|           SOFT_RESET_I                                                                    |    <0.001 |
|           STATUS_REG_MODE_12_GEN.STATUS_SLAVE_SEL_REG_I                                   |    <0.001 |
|     blk_mem_gen_0                                                                         |     0.002 |
|       U0                                                                                  |     0.002 |
|         inst_blk_mem_gen                                                                  |     0.002 |
|           gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                  |     0.002 |
|             valid.cstr                                                                    |     0.002 |
|               ramloop[0].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                           |    <0.001 |
|               ramloop[1].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                           |    <0.001 |
|               ramloop[2].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                           |    <0.001 |
|               ramloop[3].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                           |    <0.001 |
|               ramloop[4].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                           |    <0.001 |
|               ramloop[5].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                           |    <0.001 |
|               ramloop[6].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                           |    <0.001 |
|               ramloop[7].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                           |    <0.001 |
|     processing_system7_0                                                                  |     1.363 |
|       inst                                                                                |     1.363 |
|     processing_system7_0_axi_periph                                                       |     0.026 |
|       m00_couplers                                                                        |     0.004 |
|         auto_pc                                                                           |     0.004 |
|           inst                                                                            |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                          |     0.004 |
|               RD.ar_channel_0                                                             |    <0.001 |
|                 ar_cmd_fsm_0                                                              |    <0.001 |
|                 cmd_translator_0                                                          |    <0.001 |
|                   incr_cmd_0                                                              |    <0.001 |
|                   wrap_cmd_0                                                              |    <0.001 |
|               RD.r_channel_0                                                              |    <0.001 |
|                 rd_data_fifo_0                                                            |    <0.001 |
|                 transaction_fifo_0                                                        |    <0.001 |
|               SI_REG                                                                      |     0.001 |
|                 ar_pipe                                                                   |    <0.001 |
|                 aw_pipe                                                                   |    <0.001 |
|                 b_pipe                                                                    |    <0.001 |
|                 r_pipe                                                                    |    <0.001 |
|               WR.aw_channel_0                                                             |    <0.001 |
|                 aw_cmd_fsm_0                                                              |    <0.001 |
|                 cmd_translator_0                                                          |    <0.001 |
|                   incr_cmd_0                                                              |    <0.001 |
|                   wrap_cmd_0                                                              |    <0.001 |
|               WR.b_channel_0                                                              |    <0.001 |
|                 bid_fifo_0                                                                |    <0.001 |
|                 bresp_fifo_0                                                              |    <0.001 |
|       m01_couplers                                                                        |     0.005 |
|         auto_pc                                                                           |     0.005 |
|           inst                                                                            |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                          |     0.005 |
|               RD.ar_channel_0                                                             |    <0.001 |
|                 ar_cmd_fsm_0                                                              |    <0.001 |
|                 cmd_translator_0                                                          |    <0.001 |
|                   incr_cmd_0                                                              |    <0.001 |
|                   wrap_cmd_0                                                              |    <0.001 |
|               RD.r_channel_0                                                              |     0.001 |
|                 rd_data_fifo_0                                                            |    <0.001 |
|                 transaction_fifo_0                                                        |    <0.001 |
|               SI_REG                                                                      |     0.002 |
|                 ar_pipe                                                                   |    <0.001 |
|                 aw_pipe                                                                   |    <0.001 |
|                 b_pipe                                                                    |    <0.001 |
|                 r_pipe                                                                    |    <0.001 |
|               WR.aw_channel_0                                                             |     0.001 |
|                 aw_cmd_fsm_0                                                              |    <0.001 |
|                 cmd_translator_0                                                          |    <0.001 |
|                   incr_cmd_0                                                              |    <0.001 |
|                   wrap_cmd_0                                                              |    <0.001 |
|               WR.b_channel_0                                                              |    <0.001 |
|                 bid_fifo_0                                                                |    <0.001 |
|                 bresp_fifo_0                                                              |    <0.001 |
|       m02_couplers                                                                        |     0.004 |
|         auto_pc                                                                           |     0.004 |
|           inst                                                                            |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                          |     0.004 |
|               RD.ar_channel_0                                                             |    <0.001 |
|                 ar_cmd_fsm_0                                                              |    <0.001 |
|                 cmd_translator_0                                                          |    <0.001 |
|                   incr_cmd_0                                                              |    <0.001 |
|                   wrap_cmd_0                                                              |    <0.001 |
|               RD.r_channel_0                                                              |    <0.001 |
|                 rd_data_fifo_0                                                            |    <0.001 |
|                 transaction_fifo_0                                                        |    <0.001 |
|               SI_REG                                                                      |     0.001 |
|                 ar_pipe                                                                   |    <0.001 |
|                 aw_pipe                                                                   |    <0.001 |
|                 b_pipe                                                                    |    <0.001 |
|                 r_pipe                                                                    |    <0.001 |
|               WR.aw_channel_0                                                             |    <0.001 |
|                 aw_cmd_fsm_0                                                              |    <0.001 |
|                 cmd_translator_0                                                          |    <0.001 |
|                   incr_cmd_0                                                              |    <0.001 |
|                   wrap_cmd_0                                                              |    <0.001 |
|               WR.b_channel_0                                                              |    <0.001 |
|                 bid_fifo_0                                                                |    <0.001 |
|                 bresp_fifo_0                                                              |    <0.001 |
|       m04_couplers                                                                        |     0.004 |
|         auto_pc                                                                           |     0.004 |
|           inst                                                                            |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                          |     0.004 |
|               RD.ar_channel_0                                                             |    <0.001 |
|                 ar_cmd_fsm_0                                                              |    <0.001 |
|                 cmd_translator_0                                                          |    <0.001 |
|                   incr_cmd_0                                                              |    <0.001 |
|                   wrap_cmd_0                                                              |    <0.001 |
|               RD.r_channel_0                                                              |    <0.001 |
|                 rd_data_fifo_0                                                            |    <0.001 |
|                 transaction_fifo_0                                                        |    <0.001 |
|               SI_REG                                                                      |     0.001 |
|                 ar_pipe                                                                   |    <0.001 |
|                 aw_pipe                                                                   |    <0.001 |
|                 b_pipe                                                                    |    <0.001 |
|                 r_pipe                                                                    |    <0.001 |
|               WR.aw_channel_0                                                             |    <0.001 |
|                 aw_cmd_fsm_0                                                              |    <0.001 |
|                 cmd_translator_0                                                          |    <0.001 |
|                   incr_cmd_0                                                              |    <0.001 |
|                   wrap_cmd_0                                                              |    <0.001 |
|               WR.b_channel_0                                                              |    <0.001 |
|                 bid_fifo_0                                                                |    <0.001 |
|                 bresp_fifo_0                                                              |    <0.001 |
|       m05_couplers                                                                        |     0.004 |
|         auto_pc                                                                           |     0.004 |
|           inst                                                                            |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                          |     0.004 |
|               RD.ar_channel_0                                                             |    <0.001 |
|                 ar_cmd_fsm_0                                                              |    <0.001 |
|                 cmd_translator_0                                                          |    <0.001 |
|                   incr_cmd_0                                                              |    <0.001 |
|                   wrap_cmd_0                                                              |    <0.001 |
|               RD.r_channel_0                                                              |    <0.001 |
|                 rd_data_fifo_0                                                            |    <0.001 |
|                 transaction_fifo_0                                                        |    <0.001 |
|               SI_REG                                                                      |     0.001 |
|                 ar_pipe                                                                   |    <0.001 |
|                 aw_pipe                                                                   |    <0.001 |
|                 b_pipe                                                                    |    <0.001 |
|                 r_pipe                                                                    |    <0.001 |
|               WR.aw_channel_0                                                             |    <0.001 |
|                 aw_cmd_fsm_0                                                              |    <0.001 |
|                 cmd_translator_0                                                          |    <0.001 |
|                   incr_cmd_0                                                              |    <0.001 |
|                   wrap_cmd_0                                                              |    <0.001 |
|               WR.b_channel_0                                                              |    <0.001 |
|                 bid_fifo_0                                                                |    <0.001 |
|                 bresp_fifo_0                                                              |    <0.001 |
|       s00_couplers                                                                        |     0.000 |
|         auto_pc                                                                           |     0.000 |
|       xbar                                                                                |     0.006 |
|         inst                                                                              |     0.006 |
|           gen_samd.crossbar_samd                                                          |     0.006 |
|             addr_arbiter_ar                                                               |    <0.001 |
|             addr_arbiter_aw                                                               |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                            |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                              |    <0.001 |
|               b_pipe                                                                      |    <0.001 |
|               r_pipe                                                                      |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                              |    <0.001 |
|               b_pipe                                                                      |    <0.001 |
|               r_pipe                                                                      |    <0.001 |
|             gen_master_slots[2].reg_slice_mi                                              |    <0.001 |
|               b_pipe                                                                      |    <0.001 |
|               r_pipe                                                                      |    <0.001 |
|             gen_master_slots[3].reg_slice_mi                                              |    <0.001 |
|               b_pipe                                                                      |    <0.001 |
|               r_pipe                                                                      |    <0.001 |
|             gen_master_slots[4].reg_slice_mi                                              |    <0.001 |
|               b_pipe                                                                      |    <0.001 |
|               r_pipe                                                                      |    <0.001 |
|             gen_master_slots[5].reg_slice_mi                                              |    <0.001 |
|               b_pipe                                                                      |    <0.001 |
|               r_pipe                                                                      |    <0.001 |
|             gen_master_slots[6].reg_slice_mi                                              |    <0.001 |
|               b_pipe                                                                      |    <0.001 |
|               r_pipe                                                                      |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                               |    <0.001 |
|               gen_multi_thread.arbiter_resp_inst                                          |    <0.001 |
|               gen_multi_thread.mux_resp_multi_thread                                      |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                              |    <0.001 |
|               gen_multi_thread.arbiter_resp_inst                                          |    <0.001 |
|               gen_multi_thread.mux_resp_multi_thread                                      |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                                |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                                |    <0.001 |
|               wrouter_aw_fifo                                                             |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                            |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                            |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                            |    <0.001 |
|                 gen_srls[0].gen_rep[3].srl_nx1                                            |    <0.001 |
|             splitter_aw_mi                                                                |    <0.001 |
|     reset_reg                                                                             |    <0.001 |
|       U0                                                                                  |    <0.001 |
|         AXI_LITE_IPIF_I                                                                   |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                              |    <0.001 |
|             I_DECODER                                                                     |    <0.001 |
|         gpio_core_1                                                                       |    <0.001 |
|     rst_processing_system7_0_50M                                                          |    <0.001 |
|       U0                                                                                  |    <0.001 |
|         EXT_LPF                                                                           |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                       |    <0.001 |
|         SEQ                                                                               |    <0.001 |
|           SEQ_COUNTER                                                                     |    <0.001 |
|     rst_processing_system7_0_50M1                                                         |    <0.001 |
|       U0                                                                                  |    <0.001 |
|         EXT_LPF                                                                           |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                       |    <0.001 |
|         SEQ                                                                               |    <0.001 |
|           SEQ_COUNTER                                                                     |    <0.001 |
|     status_control                                                                        |     0.001 |
|       U0                                                                                  |     0.001 |
|         AXI_LITE_IPIF_I                                                                   |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                              |    <0.001 |
|             I_DECODER                                                                     |    <0.001 |
|         gpio_core_1                                                                       |    <0.001 |
|           Dual.INPUT_DOUBLE_REGS4                                                         |    <0.001 |
|           Dual.INPUT_DOUBLE_REGS5                                                         |    <0.001 |
|     xadc_wiz_0                                                                            |     0.004 |
|       inst                                                                                |     0.004 |
|         AXI_LITE_IPIF_I                                                                   |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                              |    <0.001 |
|             I_DECODER                                                                     |    <0.001 |
|         AXI_XADC_CORE_I                                                                   |     0.002 |
|         INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I                                              |    <0.001 |
|         SOFT_RESET_I                                                                      |    <0.001 |
|     xlconcat_0                                                                            |     0.000 |
|     xlconcat_1                                                                            |     0.000 |
|   spi_0_io0_iobuf                                                                         |    <0.001 |
|   spi_0_io1_iobuf                                                                         |    <0.001 |
|   spi_0_io2_iobuf                                                                         |    <0.001 |
|   spi_0_io3_iobuf                                                                         |    <0.001 |
|   spi_0_sck_iobuf                                                                         |    <0.001 |
|   spi_0_ss_iobuf_0                                                                        |    <0.001 |
+-------------------------------------------------------------------------------------------+-----------+


