// Seed: 82777055
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_0 = 32'd34,
    parameter id_1 = 32'd85
) (
    input  tri1 _id_0,
    input  tri0 _id_1,
    output wire id_2,
    output tri  id_3
);
  wire [id_0 : -1  |  id_0  <  -1] id_5;
  logic [-1 'b0 : id_1] id_6;
  ;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_6
  );
endmodule
