INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab_design/ethernetSwitch/ethernetSwitch.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab_design/ethernetSwitch/ethernetSwitch.srcs/sources_1/new/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab_design/ethernetSwitch/ethernetSwitch.srcs/sources_1/new/intergapDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module intergapDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab_design/ethernetSwitch/ethernetSwitch.srcs/sources_1/new/macRetriever.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module macRetriever
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab_design/ethernetSwitch/ethernetSwitch.srcs/sources_1/new/preambleDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module preambleDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab_design/ethernetSwitch/ethernetSwitch.srcs/sources_1/new/TOP2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP2_tb
WARNING: [VRFC 10-3248] data object 'PORT_A_Down' is already declared [C:/Users/lucas/Documents/fpga/lab_design/ethernetSwitch/ethernetSwitch.srcs/sources_1/new/TOP2_tb.v:33]
WARNING: [VRFC 10-3703] second declaration of 'PORT_A_Down' ignored [C:/Users/lucas/Documents/fpga/lab_design/ethernetSwitch/ethernetSwitch.srcs/sources_1/new/TOP2_tb.v:33]
WARNING: [VRFC 10-3248] data object 'i' is already declared [C:/Users/lucas/Documents/fpga/lab_design/ethernetSwitch/ethernetSwitch.srcs/sources_1/new/TOP2_tb.v:43]
WARNING: [VRFC 10-3703] second declaration of 'i' ignored [C:/Users/lucas/Documents/fpga/lab_design/ethernetSwitch/ethernetSwitch.srcs/sources_1/new/TOP2_tb.v:43]
