#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Mar 17 13:48:55 2025
# Process ID         : 35232
# Current directory  : C:/work/research/Accelerator/VIT/vit_accel
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent7188 C:\work\research\Accelerator\VIT\vit_accel\vit_accel.xpr
# Log file           : C:/work/research/Accelerator/VIT/vit_accel/vivado.log
# Journal file       : C:/work/research/Accelerator/VIT/vit_accel\vivado.jou
# Running On         : LAPTOP-OEFK15M3
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 9 5900HS with Radeon Graphics        
# CPU Frequency      : 3294 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16541 MB
# Swap memory        : 11274 MB
# Total Virtual      : 27815 MB
# Available Virtual  : 7261 MB
#-----------------------------------------------------------
start_gui
open_project C:/work/research/Accelerator/VIT/vit_accel/vit_accel.xpr
launch_simulation -simset [get_filesets sim_2 ] -mode post-synthesis -type timing
source pe_v2_tb.tcl
relaunch_sim
close [ open C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/mac_temporal_asic.v w ]
add_files C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/mac_temporal_asic.v
close_sim
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top PE_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top PE_wrapper_tb [get_filesets sim_2]
set_property top_lib xil_defaultlib [get_filesets sim_2]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top adder_col_tb [get_filesets sim_2]
set_property top_lib xil_defaultlib [get_filesets sim_2]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation -simset [get_filesets sim_2 ]
launch_simulation -simset [get_filesets sim_2 ]
source adder_col_tb.tcl
open_wave_config {C:/work/research/Accelerator/VIT/vit_accel/waveform_configs/adder_col_tb_behav.wcfg}
relaunch_sim
relaunch_sim
close_sim
close [ open C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/workload_controller.v w ]
add_files C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/workload_controller.v
launch_simulation -simset [get_filesets sim_2 ]
source adder_col_tb.tcl
open_wave_config {C:/work/research/Accelerator/VIT/vit_accel/waveform_configs/adder_col_tb_behav.wcfg}
relaunch_sim
relaunch_sim
close_sim
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run synth_1 -name synth_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
