--------------------------------------------------------------------------------
Release 14.1 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml practica3.twx
practica3.ncd practica3.pcf

Design file:              practica3.ncd
Physical constraint file: practica3.pcf
Device,package,speed:     xc3s1000,ft256,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk_pin
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
RX_pin      |    3.342(R)|   -1.221(R)|Clk_pin_BUFGP     |   0.000|
Rst_pin     |    3.956(R)|    0.864(R)|Clk_pin_BUFGP     |   0.000|
------------+------------+------------+------------------+--------+

Clock Clk_pin to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
TX_pin      |    6.523(R)|Clk_pin_BUFGP     |   0.000|
leds<0>     |   12.237(R)|Clk_pin_BUFGP     |   0.000|
leds<1>     |   13.561(R)|Clk_pin_BUFGP     |   0.000|
leds<2>     |   12.555(R)|Clk_pin_BUFGP     |   0.000|
leds<3>     |   12.452(R)|Clk_pin_BUFGP     |   0.000|
leds<4>     |   13.590(R)|Clk_pin_BUFGP     |   0.000|
leds<5>     |   11.863(R)|Clk_pin_BUFGP     |   0.000|
leds<6>     |   13.083(R)|Clk_pin_BUFGP     |   0.000|
leds<7>     |   11.985(R)|Clk_pin_BUFGP     |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock Clk_pin
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_pin        |   10.612|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
switches<0>    |leds<0>        |   11.136|
switches<0>    |leds<1>        |   12.034|
switches<0>    |leds<2>        |   12.677|
switches<0>    |leds<3>        |   12.282|
switches<0>    |leds<4>        |   12.449|
switches<0>    |leds<5>        |   10.918|
switches<0>    |leds<6>        |   11.358|
switches<0>    |leds<7>        |   11.671|
switches<2>    |leds<0>        |   12.635|
switches<2>    |leds<1>        |   13.151|
switches<2>    |leds<2>        |   13.662|
switches<2>    |leds<3>        |   13.000|
switches<2>    |leds<4>        |   14.079|
switches<2>    |leds<5>        |   13.273|
switches<2>    |leds<6>        |   13.236|
switches<2>    |leds<7>        |   13.330|
switches<3>    |leds<0>        |   12.062|
switches<3>    |leds<1>        |   13.580|
switches<3>    |leds<2>        |   14.061|
switches<3>    |leds<3>        |   13.675|
switches<3>    |leds<4>        |   13.928|
switches<3>    |leds<5>        |   13.001|
switches<3>    |leds<6>        |   13.779|
switches<3>    |leds<7>        |   13.140|
---------------+---------------+---------+


Analysis completed Thu Nov 24 00:29:12 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 154 MB



