{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 23 18:32:28 2025 " "Info: Processing started: Wed Apr 23 18:32:28 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off kurs_Sxem -c kurs_Sxem --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off kurs_Sxem -c kurs_Sxem --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Block2.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block2.bdf" { { 216 -16 152 232 "clk" "" } { 168 712 776 180 "clk" "" } { 328 522 584 340 "clk" "" } { 208 152 240 224 "clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk memory lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_0k71:auto_generated\|ram_block1a0~porta_we_reg memory lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_0k71:auto_generated\|ram_block1a0~porta_datain_reg1 313.58 MHz 3.189 ns Internal " "Info: Clock \"clk\" has Internal fmax of 313.58 MHz between source memory \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_0k71:auto_generated\|ram_block1a0~porta_we_reg\" and destination memory \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_0k71:auto_generated\|ram_block1a0~porta_datain_reg1\" (period= 3.189 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.031 ns + Longest memory memory " "Info: + Longest memory to memory delay is 3.031 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_0k71:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X32_Y6 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X32_Y6; Fanout = 8; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_0k71:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_0k71:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_0k71.tdf" "" { Text "C:/altera/91/quartus/projects/kurs_Sxem32/db/altsyncram_0k71.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.850 ns) 1.850 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_0k71:auto_generated\|q_a\[1\] 2 MEM M4K_X32_Y6 2 " "Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X32_Y6; Fanout = 2; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_0k71:auto_generated\|q_a\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_0k71:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_0k71:auto_generated|q_a[1] } "NODE_NAME" } } { "db/altsyncram_0k71.tdf" "" { Text "C:/altera/91/quartus/projects/kurs_Sxem32/db/altsyncram_0k71.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.485 ns) + CELL(0.053 ns) 2.388 ns ram_o\[1\]~6 3 COMB LCCOMB_X33_Y6_N8 1 " "Info: 3: + IC(0.485 ns) + CELL(0.053 ns) = 2.388 ns; Loc. = LCCOMB_X33_Y6_N8; Fanout = 1; COMB Node = 'ram_o\[1\]~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_0k71:auto_generated|q_a[1] ram_o[1]~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.547 ns) + CELL(0.096 ns) 3.031 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_0k71:auto_generated\|ram_block1a0~porta_datain_reg1 4 MEM M4K_X32_Y6 1 " "Info: 4: + IC(0.547 ns) + CELL(0.096 ns) = 3.031 ns; Loc. = M4K_X32_Y6; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_0k71:auto_generated\|ram_block1a0~porta_datain_reg1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.643 ns" { ram_o[1]~6 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_0k71:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "db/altsyncram_0k71.tdf" "" { Text "C:/altera/91/quartus/projects/kurs_Sxem32/db/altsyncram_0k71.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.999 ns ( 65.95 % ) " "Info: Total cell delay = 1.999 ns ( 65.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.032 ns ( 34.05 % ) " "Info: Total interconnect delay = 1.032 ns ( 34.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.031 ns" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_0k71:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_0k71:auto_generated|q_a[1] ram_o[1]~6 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_0k71:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.031 ns" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_0k71:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_0k71:auto_generated|q_a[1] {} ram_o[1]~6 {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_0k71:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.000ns 0.485ns 0.547ns } { 0.000ns 1.850ns 0.053ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.343 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.343 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block2.bdf" { { 216 -16 152 232 "clk" "" } { 168 712 776 180 "clk" "" } { 328 522 584 340 "clk" "" } { 208 152 240 224 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 33 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block2.bdf" { { 216 -16 152 232 "clk" "" } { 168 712 776 180 "clk" "" } { 328 522 584 340 "clk" "" } { 208 152 240 224 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.481 ns) 2.343 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_0k71:auto_generated\|ram_block1a0~porta_datain_reg1 3 MEM M4K_X32_Y6 1 " "Info: 3: + IC(0.665 ns) + CELL(0.481 ns) = 2.343 ns; Loc. = M4K_X32_Y6; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_0k71:auto_generated\|ram_block1a0~porta_datain_reg1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.146 ns" { clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_0k71:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "db/altsyncram_0k71.tdf" "" { Text "C:/altera/91/quartus/projects/kurs_Sxem32/db/altsyncram_0k71.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.98 % ) " "Info: Total cell delay = 1.335 ns ( 56.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.008 ns ( 43.02 % ) " "Info: Total interconnect delay = 1.008 ns ( 43.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.343 ns" { clk clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_0k71:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.343 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_0k71:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.343 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 2.343 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block2.bdf" { { 216 -16 152 232 "clk" "" } { 168 712 776 180 "clk" "" } { 328 522 584 340 "clk" "" } { 208 152 240 224 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 33 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block2.bdf" { { 216 -16 152 232 "clk" "" } { 168 712 776 180 "clk" "" } { 328 522 584 340 "clk" "" } { 208 152 240 224 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.481 ns) 2.343 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_0k71:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X32_Y6 8 " "Info: 3: + IC(0.665 ns) + CELL(0.481 ns) = 2.343 ns; Loc. = M4K_X32_Y6; Fanout = 8; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_0k71:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.146 ns" { clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_0k71:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_0k71.tdf" "" { Text "C:/altera/91/quartus/projects/kurs_Sxem32/db/altsyncram_0k71.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.98 % ) " "Info: Total cell delay = 1.335 ns ( 56.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.008 ns ( 43.02 % ) " "Info: Total interconnect delay = 1.008 ns ( 43.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.343 ns" { clk clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_0k71:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.343 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_0k71:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.343 ns" { clk clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_0k71:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.343 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_0k71:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.343 ns" { clk clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_0k71:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.343 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_0k71:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_0k71.tdf" "" { Text "C:/altera/91/quartus/projects/kurs_Sxem32/db/altsyncram_0k71.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_0k71.tdf" "" { Text "C:/altera/91/quartus/projects/kurs_Sxem32/db/altsyncram_0k71.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.031 ns" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_0k71:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_0k71:auto_generated|q_a[1] ram_o[1]~6 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_0k71:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.031 ns" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_0k71:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_0k71:auto_generated|q_a[1] {} ram_o[1]~6 {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_0k71:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.000ns 0.485ns 0.547ns } { 0.000ns 1.850ns 0.053ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.343 ns" { clk clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_0k71:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.343 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_0k71:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.343 ns" { clk clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_0k71:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.343 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_0k71:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_0k71:auto_generated\|ram_block1a0~porta_we_reg ram_oe clk 4.209 ns memory " "Info: tsu for memory \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_0k71:auto_generated\|ram_block1a0~porta_we_reg\" (data pin = \"ram_oe\", clock pin = \"clk\") is 4.209 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.530 ns + Longest pin memory " "Info: + Longest pin to memory delay is 6.530 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns ram_oe 1 PIN PIN_U5 25 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_U5; Fanout = 25; PIN Node = 'ram_oe'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_oe } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block2.bdf" { { 360 -16 152 376 "ram_oe" "" } { 216 712 798 228 "ram_oe" "" } { 352 152 198 368 "ram_oe" "" } { 352 290 336 368 "ram_oe" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.354 ns) + CELL(0.154 ns) 5.318 ns lpm_ram_io:inst1\|_~0 2 COMB LCCOMB_X37_Y10_N18 1 " "Info: 2: + IC(4.354 ns) + CELL(0.154 ns) = 5.318 ns; Loc. = LCCOMB_X37_Y10_N18; Fanout = 1; COMB Node = 'lpm_ram_io:inst1\|_~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.508 ns" { ram_oe lpm_ram_io:inst1|_~0 } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block2.bdf" { { 136 584 712 264 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.234 ns) 6.530 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_0k71:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X32_Y6 8 " "Info: 3: + IC(0.978 ns) + CELL(0.234 ns) = 6.530 ns; Loc. = M4K_X32_Y6; Fanout = 8; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_0k71:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { lpm_ram_io:inst1|_~0 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_0k71:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_0k71.tdf" "" { Text "C:/altera/91/quartus/projects/kurs_Sxem32/db/altsyncram_0k71.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.198 ns ( 18.35 % ) " "Info: Total cell delay = 1.198 ns ( 18.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.332 ns ( 81.65 % ) " "Info: Total interconnect delay = 5.332 ns ( 81.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.530 ns" { ram_oe lpm_ram_io:inst1|_~0 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_0k71:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.530 ns" { ram_oe {} ram_oe~combout {} lpm_ram_io:inst1|_~0 {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_0k71:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 4.354ns 0.978ns } { 0.000ns 0.810ns 0.154ns 0.234ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_0k71.tdf" "" { Text "C:/altera/91/quartus/projects/kurs_Sxem32/db/altsyncram_0k71.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.343 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk\" to destination memory is 2.343 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block2.bdf" { { 216 -16 152 232 "clk" "" } { 168 712 776 180 "clk" "" } { 328 522 584 340 "clk" "" } { 208 152 240 224 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 33 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block2.bdf" { { 216 -16 152 232 "clk" "" } { 168 712 776 180 "clk" "" } { 328 522 584 340 "clk" "" } { 208 152 240 224 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.481 ns) 2.343 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_0k71:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X32_Y6 8 " "Info: 3: + IC(0.665 ns) + CELL(0.481 ns) = 2.343 ns; Loc. = M4K_X32_Y6; Fanout = 8; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_0k71:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.146 ns" { clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_0k71:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_0k71.tdf" "" { Text "C:/altera/91/quartus/projects/kurs_Sxem32/db/altsyncram_0k71.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.98 % ) " "Info: Total cell delay = 1.335 ns ( 56.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.008 ns ( 43.02 % ) " "Info: Total interconnect delay = 1.008 ns ( 43.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.343 ns" { clk clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_0k71:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.343 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_0k71:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.530 ns" { ram_oe lpm_ram_io:inst1|_~0 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_0k71:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.530 ns" { ram_oe {} ram_oe~combout {} lpm_ram_io:inst1|_~0 {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_0k71:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 4.354ns 0.978ns } { 0.000ns 0.810ns 0.154ns 0.234ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.343 ns" { clk clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_0k71:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.343 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_0k71:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk readed_data\[7\] Block1:inst\|inst75 6.275 ns register " "Info: tco from clock \"clk\" to destination pin \"readed_data\[7\]\" through register \"Block1:inst\|inst75\" is 6.275 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.481 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block2.bdf" { { 216 -16 152 232 "clk" "" } { 168 712 776 180 "clk" "" } { 328 522 584 340 "clk" "" } { 208 152 240 224 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 33 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block2.bdf" { { 216 -16 152 232 "clk" "" } { 168 712 776 180 "clk" "" } { 328 522 584 340 "clk" "" } { 208 152 240 224 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.618 ns) 2.481 ns Block1:inst\|inst75 3 REG LCFF_X33_Y6_N1 3 " "Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X33_Y6_N1; Fanout = 3; REG Node = 'Block1:inst\|inst75'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { clk~clkctrl Block1:inst|inst75 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block1.bdf" { { 257 384 448 337 "inst75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.33 % ) " "Info: Total cell delay = 1.472 ns ( 59.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 40.67 % ) " "Info: Total interconnect delay = 1.009 ns ( 40.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clk clk~clkctrl Block1:inst|inst75 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { clk {} clk~combout {} clk~clkctrl {} Block1:inst|inst75 {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Block1.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block1.bdf" { { 257 384 448 337 "inst75" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.700 ns + Longest register pin " "Info: + Longest register to pin delay is 3.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Block1:inst\|inst75 1 REG LCFF_X33_Y6_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y6_N1; Fanout = 3; REG Node = 'Block1:inst\|inst75'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Block1:inst|inst75 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block1.bdf" { { 257 384 448 337 "inst75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.596 ns) + CELL(2.104 ns) 3.700 ns readed_data\[7\] 2 PIN PIN_L8 0 " "Info: 2: + IC(1.596 ns) + CELL(2.104 ns) = 3.700 ns; Loc. = PIN_L8; Fanout = 0; PIN Node = 'readed_data\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { Block1:inst|inst75 readed_data[7] } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block2.bdf" { { 384 376 552 400 "readed_data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.104 ns ( 56.86 % ) " "Info: Total cell delay = 2.104 ns ( 56.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.596 ns ( 43.14 % ) " "Info: Total interconnect delay = 1.596 ns ( 43.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { Block1:inst|inst75 readed_data[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.700 ns" { Block1:inst|inst75 {} readed_data[7] {} } { 0.000ns 1.596ns } { 0.000ns 2.104ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clk clk~clkctrl Block1:inst|inst75 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { clk {} clk~combout {} clk~clkctrl {} Block1:inst|inst75 {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { Block1:inst|inst75 readed_data[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.700 ns" { Block1:inst|inst75 {} readed_data[7] {} } { 0.000ns 1.596ns } { 0.000ns 2.104ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "ram_oe readed_data\[7\] 7.588 ns Longest " "Info: Longest tpd from source pin \"ram_oe\" to destination pin \"readed_data\[7\]\" is 7.588 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns ram_oe 1 PIN PIN_U5 25 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_U5; Fanout = 25; PIN Node = 'ram_oe'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_oe } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block2.bdf" { { 360 -16 152 376 "ram_oe" "" } { 216 712 798 228 "ram_oe" "" } { 352 152 198 368 "ram_oe" "" } { 352 290 336 368 "ram_oe" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.678 ns) + CELL(2.100 ns) 7.588 ns readed_data\[7\] 2 PIN PIN_L8 0 " "Info: 2: + IC(4.678 ns) + CELL(2.100 ns) = 7.588 ns; Loc. = PIN_L8; Fanout = 0; PIN Node = 'readed_data\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.778 ns" { ram_oe readed_data[7] } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block2.bdf" { { 384 376 552 400 "readed_data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.910 ns ( 38.35 % ) " "Info: Total cell delay = 2.910 ns ( 38.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.678 ns ( 61.65 % ) " "Info: Total interconnect delay = 4.678 ns ( 61.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.588 ns" { ram_oe readed_data[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.588 ns" { ram_oe {} ram_oe~combout {} readed_data[7] {} } { 0.000ns 0.000ns 4.678ns } { 0.000ns 0.810ns 2.100ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\] addr\[1\] clk -2.341 ns register " "Info: th for register \"lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\]\" (data pin = \"addr\[1\]\", clock pin = \"clk\") is -2.341 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.479 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block2.bdf" { { 216 -16 152 232 "clk" "" } { 168 712 776 180 "clk" "" } { 328 522 584 340 "clk" "" } { 208 152 240 224 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 33 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block2.bdf" { { 216 -16 152 232 "clk" "" } { 168 712 776 180 "clk" "" } { 328 522 584 340 "clk" "" } { 208 152 240 224 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 2.479 ns lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LCFF_X31_Y5_N3 1 " "Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X31_Y5_N3; Fanout = 1; REG Node = 'lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { clk~clkctrl lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.38 % ) " "Info: Total cell delay = 1.472 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 40.62 % ) " "Info: Total interconnect delay = 1.007 ns ( 40.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.969 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.969 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.867 ns) 0.867 ns addr\[1\] 1 PIN PIN_AB5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.867 ns) = 0.867 ns; Loc. = PIN_AB5; Fanout = 1; PIN Node = 'addr\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[1] } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block2.bdf" { { 312 360 528 328 "addr\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.894 ns) + CELL(0.053 ns) 4.814 ns lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\]~feeder 2 COMB LCCOMB_X31_Y5_N2 1 " "Info: 2: + IC(3.894 ns) + CELL(0.053 ns) = 4.814 ns; Loc. = LCCOMB_X31_Y5_N2; Fanout = 1; COMB Node = 'lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\]~feeder'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.947 ns" { addr[1] lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.969 ns lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LCFF_X31_Y5_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.969 ns; Loc. = LCFF_X31_Y5_N3; Fanout = 1; REG Node = 'lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]~feeder lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.075 ns ( 21.63 % ) " "Info: Total cell delay = 1.075 ns ( 21.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.894 ns ( 78.37 % ) " "Info: Total interconnect delay = 3.894 ns ( 78.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.969 ns" { addr[1] lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]~feeder lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.969 ns" { addr[1] {} addr[1]~combout {} lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]~feeder {} lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 3.894ns 0.000ns } { 0.000ns 0.867ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.969 ns" { addr[1] lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]~feeder lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.969 ns" { addr[1] {} addr[1]~combout {} lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]~feeder {} lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 3.894ns 0.000ns } { 0.000ns 0.867ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "174 " "Info: Peak virtual memory: 174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 23 18:32:28 2025 " "Info: Processing ended: Wed Apr 23 18:32:28 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
