// Seed: 4046967618
module module_0 (
    id_1
);
  input wire id_1;
  always
    if (-1) id_2 = id_1;
    else id_3 = -1;
  wire id_4;
  assign id_2 = id_4;
  assign module_2.type_0 = 0;
  wire id_5;
  always_latch disable id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  buf primCall (id_2, id_1);
  assign id_1 = -1;
  id_4(
      .id_0(id_1 - 1 * id_1)
  );
  module_0 modCall_1 (id_3);
endmodule
module module_2 (
    input supply0 id_0
);
  assign id_2 = -1;
  assign id_3 = 1;
  module_0 modCall_1 (id_3);
  uwire id_4 = id_3;
endmodule
