design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_MAX_FANOUT,SYNTH_STRATEGY
/home/hosni/caravel_ips/caravel_ips_tc/openlane/caravel_ips,caravel_ips,23_06_08_09_20,flow completed,0h16m38s0ms,0h6m35s0ms,7864.87024623349,1.5067,3932.435123116745,2.99,-1,2596.62,3539,0,0,0,0,0,0,0,2,2,0,-1,-1,222616,43792,0.0,-1,-1,-1,0.0,0.0,-1,-1,-1,0.0,120060627.0,0.0,4.12,4.6,1.06,0.88,-1,2601,4604,293,2220,0,0,0,3230,65,18,75,94,379,270,31,811,832,1242,16,101269,20746,2637,23767,5925,154344,1466156.1600000001,-1,-1,-1,0.00352,0.00185,1.06e-07,-1,-1,-1,5.510000000000002,25.0,40.0,25,1,50,153.18,81.6,0.3,1,0.4,1,sky130_fd_sc_hd,16,AREA 0
