
*** Running vivado
    with args -log image_rom.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source image_rom.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source image_rom.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 323.875 ; gain = 114.105
INFO: [Synth 8-638] synthesizing module 'image_rom' [e:/FPGA/vivado/HDMI_DEMO_2017_03_28_01/hdmi_display_demon/hdmi_display_demon.srcs/sources_1/ip/image_rom/synth/image_rom.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'image_rom' (11#1) [e:/FPGA/vivado/HDMI_DEMO_2017_03_28_01/hdmi_display_demon/hdmi_display_demon.srcs/sources_1/ip/image_rom/synth/image_rom.vhd:67]
Finished RTL Elaboration : Time (s): cpu = 00:01:02 ; elapsed = 00:01:06 . Memory (MB): peak = 523.313 ; gain = 313.543
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:02 ; elapsed = 00:01:06 . Memory (MB): peak = 523.313 ; gain = 313.543
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 653.293 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 653.293 ; gain = 443.523
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 653.293 ; gain = 443.523
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 653.293 ; gain = 443.523
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:13 ; elapsed = 00:01:17 . Memory (MB): peak = 653.293 ; gain = 443.523
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:17 . Memory (MB): peak = 653.293 ; gain = 443.523
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:23 ; elapsed = 00:01:27 . Memory (MB): peak = 653.293 ; gain = 443.523
Finished Timing Optimization : Time (s): cpu = 00:01:23 ; elapsed = 00:01:27 . Memory (MB): peak = 653.293 ; gain = 443.523
Finished Technology Mapping : Time (s): cpu = 00:01:23 ; elapsed = 00:01:27 . Memory (MB): peak = 653.293 ; gain = 443.523
Finished IO Insertion : Time (s): cpu = 00:01:23 ; elapsed = 00:01:28 . Memory (MB): peak = 653.293 ; gain = 443.523
Finished Renaming Generated Instances : Time (s): cpu = 00:01:23 ; elapsed = 00:01:28 . Memory (MB): peak = 653.293 ; gain = 443.523
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:23 ; elapsed = 00:01:28 . Memory (MB): peak = 653.293 ; gain = 443.523
Finished Renaming Generated Ports : Time (s): cpu = 00:01:23 ; elapsed = 00:01:28 . Memory (MB): peak = 653.293 ; gain = 443.523
Finished Handling Custom Attributes : Time (s): cpu = 00:01:23 ; elapsed = 00:01:28 . Memory (MB): peak = 653.293 ; gain = 443.523
Finished Renaming Generated Nets : Time (s): cpu = 00:01:23 ; elapsed = 00:01:28 . Memory (MB): peak = 653.293 ; gain = 443.523

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT3       |     5|
|2     |LUT5       |     1|
|3     |LUT6       |    32|
|4     |MUXF7      |    16|
|5     |RAMB18E1   |     1|
|6     |RAMB36E1   |     1|
|7     |RAMB36E1_1 |     1|
|8     |RAMB36E1_2 |     1|
|9     |RAMB36E1_3 |     1|
|10    |RAMB36E1_4 |     1|
|11    |RAMB36E1_5 |     1|
|12    |RAMB36E1_6 |     1|
|13    |RAMB36E1_7 |     1|
|14    |RAMB36E1_8 |     1|
|15    |RAMB36E1_9 |     1|
|16    |FDRE       |     5|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:23 ; elapsed = 00:01:28 . Memory (MB): peak = 653.293 ; gain = 443.523
synth_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:25 . Memory (MB): peak = 679.762 ; gain = 434.332
