<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
  "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="es" lang="es" dir="ltr">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    <title>The Design Space Layer: Supporting Early Design Space Exploration for Core-based Design</title>
    <link type="text/css" rel="stylesheet" media="all" href="http://arco.esi.uclm.es/public/papers/style.css" />
      </head>


<body>
  
  <div class="cv-title">The Design Space Layer: Supporting Early Design Space Exploration for Core-based Design</div>

  <table class="cv-table">
  <tr>
    <td class="data">

        <div class="cv-authors">
    H.P.  Peixoto; M. Jacome; A. Royo; J.C. López
    </div>

        <div class="cv-legend">
          <div> <b>Cenference:</b> Design, Automation and Test in Europe</div>
    
              <div><b>Location:</b> Munich (Alemania)</div>
      <div><b>Date:</b> 09/03/1999 - 12/03/1999</div>
    
              <div><b>Pages:</b> 676-683</div>
      <div><b>ISBN:</b> 0-7695-0078-1</div>
      
      
    
                
              <div><a href="http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=761202&abstractAccess=no&userType=inst"
       title="publisher link"> Published link </a></div>
    
              <div><a class="cv-download-pdf"
      href="http://arco.esi.uclm.es/public/papers/1999-DATE.pdf"
      title="download paper">Download PDF </a></div>
        </div>
    </td>

        <td>
    <a class="cv-first-page"
     href="http://arco.esi.uclm.es/public/papers/1999-DATE.pdf"
     title="download paper"> <img src="http://arco.esi.uclm.es/public/papers/1999-DATE-page1.png" alt="[link]"/></a>
    </td>
  
  </tr>
  </table>

        <div class="cv-abstract">
    <div><b>Abstract</b></div>
    A novel library layer, called the “design space layer,” is proposed, aimed at supporting both IP-based and traditional “in-house” design methodologies, during early design space exploration. Strategies for effectively pruning the large design spaces characteristic of system-on-a-chip designs, and for transparently retrieving information on cores adequate for implementing the system components, are supported by the proposed layer. The layer is self-documented and highly compartmentalized into hierarchies of classes of design objects, and is thus easily scalable. A design space layer developed for encryption applications is presented and discussed in some detail
    </div>
  
</body>

</html>



<!-- Local Variables: -->
<!--   mode: nxml -->
<!--   mode: auto-revert -->
<!-- End: -->