$date
	Tue Sep  5 14:33:05 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module c3_tb $end
$var wire 1 ! l $end
$var wire 1 " g $end
$var wire 1 # e $end
$var reg 3 $ a [2:0] $end
$var reg 3 % b [2:0] $end
$scope module uut $end
$var wire 3 & a [2:0] $end
$var wire 3 ' b [2:0] $end
$var wire 1 # e $end
$var wire 1 " g $end
$var wire 1 ! l $end
$var wire 3 ( q [2:0] $end
$var wire 3 ) p [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11 )
b1 (
b1 '
b101 &
b1 %
b101 $
0#
1"
0!
$end
#20
1!
0"
b0 )
b0 (
b100 %
b100 '
b11 $
b11 &
#40
0!
1#
1"
b111 )
b101 (
b101 %
b101 '
b101 $
b101 &
#60
0#
b11 )
b1 (
b11 %
b11 '
b111 $
b111 &
#80
