{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717356297167 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717356297176 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 02 16:24:56 2024 " "Processing started: Sun Jun 02 16:24:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717356297176 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356297176 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Rega_Automatizada_Melhorias -c Rega_Automatizada_Melhorias " "Command: quartus_map --read_settings_files=on --write_settings_files=off Rega_Automatizada_Melhorias -c Rega_Automatizada_Melhorias" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356297176 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717356298440 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717356298440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_project/sprinkler_trigger.v 1 1 " "Found 1 design units, including 1 entities, in source file first_project/sprinkler_trigger.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprinkler_trigger " "Found entity 1: sprinkler_trigger" {  } { { "first_project/sprinkler_trigger.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/first_project/sprinkler_trigger.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356312531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356312531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_project/mux_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file first_project/mux_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1 " "Found entity 1: mux_2_1" {  } { { "first_project/mux_2_1.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/first_project/mux_2_1.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356312541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356312541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_project/irrigation_trigger.v 1 1 " "Found 1 design units, including 1 entities, in source file first_project/irrigation_trigger.v" { { "Info" "ISGN_ENTITY_NAME" "1 irrigation_trigger " "Found entity 1: irrigation_trigger" {  } { { "first_project/irrigation_trigger.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/first_project/irrigation_trigger.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356312550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356312550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_project/inlet_valve_trigger.v 1 1 " "Found 1 design units, including 1 entities, in source file first_project/inlet_valve_trigger.v" { { "Info" "ISGN_ENTITY_NAME" "1 inlet_valve_trigger " "Found entity 1: inlet_valve_trigger" {  } { { "first_project/inlet_valve_trigger.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/first_project/inlet_valve_trigger.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356312559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356312559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_project/error_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file first_project/error_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 error_detector " "Found entity 1: error_detector" {  } { { "first_project/error_detector.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/first_project/error_detector.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356312569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356312569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_project/encoder_water_tank_level.v 1 1 " "Found 1 design units, including 1 entities, in source file first_project/encoder_water_tank_level.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_water_tank_level " "Found entity 1: encoder_water_tank_level" {  } { { "first_project/encoder_water_tank_level.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/first_project/encoder_water_tank_level.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356312578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356312578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_project/drip_trigger.v 1 1 " "Found 1 design units, including 1 entities, in source file first_project/drip_trigger.v" { { "Info" "ISGN_ENTITY_NAME" "1 drip_trigger " "Found entity 1: drip_trigger" {  } { { "first_project/drip_trigger.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/first_project/drip_trigger.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356312587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356312587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_project/decoder_water_tank_level.v 1 1 " "Found 1 design units, including 1 entities, in source file first_project/decoder_water_tank_level.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_water_tank_level " "Found entity 1: decoder_water_tank_level" {  } { { "first_project/decoder_water_tank_level.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/first_project/decoder_water_tank_level.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356312596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356312596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_project/decoder_irrigation_condition.v 1 1 " "Found 1 design units, including 1 entities, in source file first_project/decoder_irrigation_condition.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_irrigation_condition " "Found entity 1: decoder_irrigation_condition" {  } { { "first_project/decoder_irrigation_condition.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/first_project/decoder_irrigation_condition.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356312605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356312605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_project/alarm_trigger.v 1 1 " "Found 1 design units, including 1 entities, in source file first_project/alarm_trigger.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_trigger " "Found entity 1: alarm_trigger" {  } { { "first_project/alarm_trigger.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/first_project/alarm_trigger.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356312614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356312614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flops/t_flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file flip_flops/t_flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_flip_flop " "Found entity 1: t_flip_flop" {  } { { "flip_flops/t_flip_flop.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/flip_flops/t_flip_flop.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356312623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356312623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flops/jk_flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file flip_flops/jk_flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 jk_flip_flop " "Found entity 1: jk_flip_flop" {  } { { "flip_flops/jk_flip_flop.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/flip_flops/jk_flip_flop.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356312633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356312633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flops/ffjk.v 1 1 " "Found 1 design units, including 1 entities, in source file flip_flops/ffjk.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFJK " "Found entity 1: FFJK" {  } { { "flip_flops/FFJK.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/flip_flops/FFJK.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356312644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356312644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flops/ffd.v 1 1 " "Found 1 design units, including 1 entities, in source file flip_flops/ffd.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "flip_flops/FFD.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/flip_flops/FFD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356312654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356312654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_matrix/driver/driver_zero_four_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file led_matrix/driver/driver_zero_four_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 driver_zero_four_counter " "Found entity 1: driver_zero_four_counter" {  } { { "led_matrix/driver/driver_zero_four_counter.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/led_matrix/driver/driver_zero_four_counter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356312665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356312665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_matrix/driver/driver_rows_muxes.v 1 1 " "Found 1 design units, including 1 entities, in source file led_matrix/driver/driver_rows_muxes.v" { { "Info" "ISGN_ENTITY_NAME" "1 driver_rows_muxes " "Found entity 1: driver_rows_muxes" {  } { { "led_matrix/driver/driver_rows_muxes.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/led_matrix/driver/driver_rows_muxes.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356312675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356312675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_matrix/driver/driver_mux_5x1.v 1 1 " "Found 1 design units, including 1 entities, in source file led_matrix/driver/driver_mux_5x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 driver_mux_5x1 " "Found entity 1: driver_mux_5x1" {  } { { "led_matrix/driver/driver_mux_5x1.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/led_matrix/driver/driver_mux_5x1.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356312684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356312684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_matrix/driver/driver_mux_4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file led_matrix/driver/driver_mux_4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 driver_mux_4x1 " "Found entity 1: driver_mux_4x1" {  } { { "led_matrix/driver/driver_mux_4x1.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/led_matrix/driver/driver_mux_4x1.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356312727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356312727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_matrix/driver/driver_mux_2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file led_matrix/driver/driver_mux_2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 driver_mux_2x1 " "Found entity 1: driver_mux_2x1" {  } { { "led_matrix/driver/driver_mux_2x1.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/led_matrix/driver/driver_mux_2x1.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356312737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356312737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_matrix/driver/driver_columns_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file led_matrix/driver/driver_columns_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 driver_columns_decoder " "Found entity 1: driver_columns_decoder" {  } { { "led_matrix/driver/driver_columns_decoder.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/led_matrix/driver/driver_columns_decoder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356312765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356312765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_matrix/driver/driver.v 1 1 " "Found 1 design units, including 1 entities, in source file led_matrix/driver/driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 driver " "Found entity 1: driver" {  } { { "led_matrix/driver/driver.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/led_matrix/driver/driver.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356312795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356312795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_matrix/irrigation_status_decoders/irrigation_status_decoder_column4.v 1 1 " "Found 1 design units, including 1 entities, in source file led_matrix/irrigation_status_decoders/irrigation_status_decoder_column4.v" { { "Info" "ISGN_ENTITY_NAME" "1 irrigation_status_decoder_column4 " "Found entity 1: irrigation_status_decoder_column4" {  } { { "led_matrix/irrigation_status_decoders/irrigation_status_decoder_column4.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/led_matrix/irrigation_status_decoders/irrigation_status_decoder_column4.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356312806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356312806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_matrix/irrigation_status_decoders/irrigation_status_decoder_column3.v 1 1 " "Found 1 design units, including 1 entities, in source file led_matrix/irrigation_status_decoders/irrigation_status_decoder_column3.v" { { "Info" "ISGN_ENTITY_NAME" "1 irrigation_status_decoder_column3 " "Found entity 1: irrigation_status_decoder_column3" {  } { { "led_matrix/irrigation_status_decoders/irrigation_status_decoder_column3.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/led_matrix/irrigation_status_decoders/irrigation_status_decoder_column3.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356312817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356312817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_matrix/irrigation_status_decoders/irrigation_status_decoder_column2.v 1 1 " "Found 1 design units, including 1 entities, in source file led_matrix/irrigation_status_decoders/irrigation_status_decoder_column2.v" { { "Info" "ISGN_ENTITY_NAME" "1 irrigation_status_decoder_column2 " "Found entity 1: irrigation_status_decoder_column2" {  } { { "led_matrix/irrigation_status_decoders/irrigation_status_decoder_column2.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/led_matrix/irrigation_status_decoders/irrigation_status_decoder_column2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356312828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356312828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_matrix/irrigation_status_decoders/irrigation_status_decoder_column1.v 1 1 " "Found 1 design units, including 1 entities, in source file led_matrix/irrigation_status_decoders/irrigation_status_decoder_column1.v" { { "Info" "ISGN_ENTITY_NAME" "1 irrigation_status_decoder_column1 " "Found entity 1: irrigation_status_decoder_column1" {  } { { "led_matrix/irrigation_status_decoders/irrigation_status_decoder_column1.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/led_matrix/irrigation_status_decoders/irrigation_status_decoder_column1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356312842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356312842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_matrix/irrigation_status_decoders/irrigation_status_decoder_column0.v 1 1 " "Found 1 design units, including 1 entities, in source file led_matrix/irrigation_status_decoders/irrigation_status_decoder_column0.v" { { "Info" "ISGN_ENTITY_NAME" "1 irrigation_status_decoder_column0 " "Found entity 1: irrigation_status_decoder_column0" {  } { { "led_matrix/irrigation_status_decoders/irrigation_status_decoder_column0.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/led_matrix/irrigation_status_decoders/irrigation_status_decoder_column0.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356312855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356312855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_matrix/irrigation_status_decoders/irrigation_status_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file led_matrix/irrigation_status_decoders/irrigation_status_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 irrigation_status_decoder " "Found entity 1: irrigation_status_decoder" {  } { { "led_matrix/irrigation_status_decoders/irrigation_status_decoder.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/led_matrix/irrigation_status_decoders/irrigation_status_decoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356312868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356312868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer/counters/nine_to_zero.v 1 1 " "Found 1 design units, including 1 entities, in source file timer/counters/nine_to_zero.v" { { "Info" "ISGN_ENTITY_NAME" "1 nine_to_zero " "Found entity 1: nine_to_zero" {  } { { "timer/counters/nine_to_zero.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/counters/nine_to_zero.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356312882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356312882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer/counters/five_to_zero.v 1 1 " "Found 1 design units, including 1 entities, in source file timer/counters/five_to_zero.v" { { "Info" "ISGN_ENTITY_NAME" "1 five_to_zero " "Found entity 1: five_to_zero" {  } { { "timer/counters/five_to_zero.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/counters/five_to_zero.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356312892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356312892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer/timer_decoder_7seg_display.v 1 1 " "Found 1 design units, including 1 entities, in source file timer/timer_decoder_7seg_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer_decoder_7seg_display " "Found entity 1: timer_decoder_7seg_display" {  } { { "timer/timer_decoder_7seg_display.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/timer_decoder_7seg_display.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356312902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356312902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer/mux_4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file timer/mux_4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1 " "Found entity 1: mux_4x1" {  } { { "timer/mux_4x1.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/mux_4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356312914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356312914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer/mux_2x1_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file timer/mux_2x1_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_4bit " "Found entity 1: mux_2x1_4bit" {  } { { "timer/mux_2x1_4bit.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/mux_2x1_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356312925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356312925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer/mux_2x1_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file timer/mux_2x1_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_1bit " "Found entity 1: mux_2x1_1bit" {  } { { "timer/mux_2x1_1bit.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/mux_2x1_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356312936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356312936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer/kronos.v 1 1 " "Found 1 design units, including 1 entities, in source file timer/kronos.v" { { "Info" "ISGN_ENTITY_NAME" "1 kronos " "Found entity 1: kronos" {  } { { "timer/kronos.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/kronos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356312947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356312947 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "frequency_divider.v(59) " "Verilog HDL Module Instantiation warning at frequency_divider.v(59): ignored dangling comma in List of Port Connections" {  } { { "timer/frequency_divider.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/frequency_divider.v" 59 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717356312954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer/frequency_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file timer/frequency_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider " "Found entity 1: frequency_divider" {  } { { "timer/frequency_divider.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/frequency_divider.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356312959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356312959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer/demux1x4.v 1 1 " "Found 1 design units, including 1 entities, in source file timer/demux1x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux1x4 " "Found entity 1: demux1x4" {  } { { "timer/demux1x4.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/demux1x4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356312970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356312970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file timer/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "timer/debounce.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356312982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356312982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356312992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356312992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_matrix_syncer.v 1 1 " "Found 1 design units, including 1 entities, in source file led_matrix_syncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_matrix_syncer " "Found entity 1: led_matrix_syncer" {  } { { "led_matrix_syncer.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/led_matrix_syncer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356313002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356313002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer/new_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file timer/new_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 new_mux " "Found entity 1: new_mux" {  } { { "timer/new_mux.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/new_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356313014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356313014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer/settimer_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file timer/settimer_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 settimer_mux " "Found entity 1: settimer_mux" {  } { { "timer/settimer_mux.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/settimer_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356313025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356313025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356313036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356313036 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q0_bar nine_to_zero.v(6) " "Verilog HDL Implicit Net warning at nine_to_zero.v(6): created implicit net for \"Q0_bar\"" {  } { { "timer/counters/nine_to_zero.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/counters/nine_to_zero.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313037 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q1_bar nine_to_zero.v(7) " "Verilog HDL Implicit Net warning at nine_to_zero.v(7): created implicit net for \"Q1_bar\"" {  } { { "timer/counters/nine_to_zero.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/counters/nine_to_zero.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313037 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q2_bar nine_to_zero.v(8) " "Verilog HDL Implicit Net warning at nine_to_zero.v(8): created implicit net for \"Q2_bar\"" {  } { { "timer/counters/nine_to_zero.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/counters/nine_to_zero.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313037 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q3_bar nine_to_zero.v(9) " "Verilog HDL Implicit Net warning at nine_to_zero.v(9): created implicit net for \"Q3_bar\"" {  } { { "timer/counters/nine_to_zero.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/counters/nine_to_zero.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313037 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "W0 nine_to_zero.v(12) " "Verilog HDL Implicit Net warning at nine_to_zero.v(12): created implicit net for \"W0\"" {  } { { "timer/counters/nine_to_zero.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/counters/nine_to_zero.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313038 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "TH kronos.v(19) " "Verilog HDL Implicit Net warning at kronos.v(19): created implicit net for \"TH\"" {  } { { "timer/kronos.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/kronos.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313038 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T_bar kronos.v(25) " "Verilog HDL Implicit Net warning at kronos.v(25): created implicit net for \"T_bar\"" {  } { { "timer/kronos.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/kronos.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313038 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Ua_bar kronos.v(26) " "Verilog HDL Implicit Net warning at kronos.v(26): created implicit net for \"Ua_bar\"" {  } { { "timer/kronos.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/kronos.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313038 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "H_bar kronos.v(27) " "Verilog HDL Implicit Net warning at kronos.v(27): created implicit net for \"H_bar\"" {  } { { "timer/kronos.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/kronos.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313038 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w0 kronos.v(34) " "Verilog HDL Implicit Net warning at kronos.v(34): created implicit net for \"w0\"" {  } { { "timer/kronos.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/kronos.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313038 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w1 kronos.v(35) " "Verilog HDL Implicit Net warning at kronos.v(35): created implicit net for \"w1\"" {  } { { "timer/kronos.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/kronos.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313038 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w3 kronos.v(37) " "Verilog HDL Implicit Net warning at kronos.v(37): created implicit net for \"w3\"" {  } { { "timer/kronos.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/kronos.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313038 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aux kronos.v(38) " "Verilog HDL Implicit Net warning at kronos.v(38): created implicit net for \"aux\"" {  } { { "timer/kronos.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/kronos.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313038 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aux1 kronos.v(53) " "Verilog HDL Implicit Net warning at kronos.v(53): created implicit net for \"aux1\"" {  } { { "timer/kronos.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/kronos.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313038 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w5 kronos.v(57) " "Verilog HDL Implicit Net warning at kronos.v(57): created implicit net for \"w5\"" {  } { { "timer/kronos.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/kronos.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313038 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w6 kronos.v(59) " "Verilog HDL Implicit Net warning at kronos.v(59): created implicit net for \"w6\"" {  } { { "timer/kronos.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/kronos.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313038 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aux2 kronos.v(60) " "Verilog HDL Implicit Net warning at kronos.v(60): created implicit net for \"aux2\"" {  } { { "timer/kronos.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/kronos.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313039 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aux3 kronos.v(66) " "Verilog HDL Implicit Net warning at kronos.v(66): created implicit net for \"aux3\"" {  } { { "timer/kronos.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/kronos.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313039 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w7 kronos.v(75) " "Verilog HDL Implicit Net warning at kronos.v(75): created implicit net for \"w7\"" {  } { { "timer/kronos.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/kronos.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313039 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w8 kronos.v(79) " "Verilog HDL Implicit Net warning at kronos.v(79): created implicit net for \"w8\"" {  } { { "timer/kronos.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/kronos.v" 79 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313039 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S0_bar demux1x4.v(3) " "Verilog HDL Implicit Net warning at demux1x4.v(3): created implicit net for \"S0_bar\"" {  } { { "timer/demux1x4.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/demux1x4.v" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313039 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S1_bar demux1x4.v(4) " "Verilog HDL Implicit Net warning at demux1x4.v(4): created implicit net for \"S1_bar\"" {  } { { "timer/demux1x4.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/demux1x4.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313039 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q0 debounce.v(3) " "Verilog HDL Implicit Net warning at debounce.v(3): created implicit net for \"Q0\"" {  } { { "timer/debounce.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/debounce.v" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313039 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q1 debounce.v(4) " "Verilog HDL Implicit Net warning at debounce.v(4): created implicit net for \"Q1\"" {  } { { "timer/debounce.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/debounce.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313039 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q2 debounce.v(5) " "Verilog HDL Implicit Net warning at debounce.v(5): created implicit net for \"Q2\"" {  } { { "timer/debounce.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/debounce.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313039 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q2_bar debounce.v(7) " "Verilog HDL Implicit Net warning at debounce.v(7): created implicit net for \"Q2_bar\"" {  } { { "timer/debounce.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/debounce.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313039 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "segment_a_o main.v(118) " "Verilog HDL Implicit Net warning at main.v(118): created implicit net for \"segment_a_o\"" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 118 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313039 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "segment_b_o main.v(125) " "Verilog HDL Implicit Net warning at main.v(125): created implicit net for \"segment_b_o\"" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 125 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313039 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "segment_c_o main.v(132) " "Verilog HDL Implicit Net warning at main.v(132): created implicit net for \"segment_c_o\"" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 132 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313039 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "segment_d_o main.v(139) " "Verilog HDL Implicit Net warning at main.v(139): created implicit net for \"segment_d_o\"" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 139 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313039 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "segment_e_o main.v(146) " "Verilog HDL Implicit Net warning at main.v(146): created implicit net for \"segment_e_o\"" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 146 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313039 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "segment_f_o main.v(153) " "Verilog HDL Implicit Net warning at main.v(153): created implicit net for \"segment_f_o\"" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 153 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313040 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "segment_g_o main.v(160) " "Verilog HDL Implicit Net warning at main.v(160): created implicit net for \"segment_g_o\"" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 160 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313040 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "new_clock main.v(162) " "Verilog HDL Implicit Net warning at main.v(162): created implicit net for \"new_clock\"" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 162 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313040 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PresetUS main.v(170) " "Verilog HDL Implicit Net warning at main.v(170): created implicit net for \"PresetUS\"" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 170 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313040 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PresetDS main.v(171) " "Verilog HDL Implicit Net warning at main.v(171): created implicit net for \"PresetDS\"" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 171 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313040 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PresetUM main.v(172) " "Verilog HDL Implicit Net warning at main.v(172): created implicit net for \"PresetUM\"" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 172 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313040 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PresetDM main.v(173) " "Verilog HDL Implicit Net warning at main.v(173): created implicit net for \"PresetDM\"" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 173 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313040 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ClearUS main.v(174) " "Verilog HDL Implicit Net warning at main.v(174): created implicit net for \"ClearUS\"" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 174 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313040 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ClearDS main.v(175) " "Verilog HDL Implicit Net warning at main.v(175): created implicit net for \"ClearDS\"" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 175 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313040 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ClearUM main.v(176) " "Verilog HDL Implicit Net warning at main.v(176): created implicit net for \"ClearUM\"" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 176 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313040 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ClearDM main.v(178) " "Verilog HDL Implicit Net warning at main.v(178): created implicit net for \"ClearDM\"" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 178 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313040 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "stop main.v(182) " "Verilog HDL Implicit Net warning at main.v(182): created implicit net for \"stop\"" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 182 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313040 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CUS main.v(191) " "Verilog HDL Implicit Net warning at main.v(191): created implicit net for \"CUS\"" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 191 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313040 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CDS main.v(192) " "Verilog HDL Implicit Net warning at main.v(192): created implicit net for \"CDS\"" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 192 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313040 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CUM main.v(193) " "Verilog HDL Implicit Net warning at main.v(193): created implicit net for \"CUM\"" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 193 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313040 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CDM main.v(194) " "Verilog HDL Implicit Net warning at main.v(194): created implicit net for \"CDM\"" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 194 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313040 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PUS main.v(195) " "Verilog HDL Implicit Net warning at main.v(195): created implicit net for \"PUS\"" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 195 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313041 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PDS main.v(196) " "Verilog HDL Implicit Net warning at main.v(196): created implicit net for \"PDS\"" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 196 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313041 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PUM main.v(197) " "Verilog HDL Implicit Net warning at main.v(197): created implicit net for \"PUM\"" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 197 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313041 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PDM main.v(199) " "Verilog HDL Implicit Net warning at main.v(199): created implicit net for \"PDM\"" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 199 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313041 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "init_bar new_mux.v(4) " "Verilog HDL Implicit Net warning at new_mux.v(4): created implicit net for \"init_bar\"" {  } { { "timer/new_mux.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/new_mux.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313041 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w0 new_mux.v(7) " "Verilog HDL Implicit Net warning at new_mux.v(7): created implicit net for \"w0\"" {  } { { "timer/new_mux.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/new_mux.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313041 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w1 new_mux.v(9) " "Verilog HDL Implicit Net warning at new_mux.v(9): created implicit net for \"w1\"" {  } { { "timer/new_mux.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/new_mux.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313041 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w2 new_mux.v(10) " "Verilog HDL Implicit Net warning at new_mux.v(10): created implicit net for \"w2\"" {  } { { "timer/new_mux.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/new_mux.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313041 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w3 new_mux.v(11) " "Verilog HDL Implicit Net warning at new_mux.v(11): created implicit net for \"w3\"" {  } { { "timer/new_mux.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/new_mux.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313041 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w4 new_mux.v(12) " "Verilog HDL Implicit Net warning at new_mux.v(12): created implicit net for \"w4\"" {  } { { "timer/new_mux.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/new_mux.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313041 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "barril timer.v(40) " "Verilog HDL Implicit Net warning at timer.v(40): created implicit net for \"barril\"" {  } { { "timer.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313041 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "barril_dobrado timer.v(47) " "Verilog HDL Implicit Net warning at timer.v(47): created implicit net for \"barril_dobrado\"" {  } { { "timer.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313041 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "barril_triplicado timer.v(53) " "Verilog HDL Implicit Net warning at timer.v(53): created implicit net for \"barril_triplicado\"" {  } { { "timer.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313041 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "nine_to_zero.v(6) " "Verilog HDL Instantiation warning at nine_to_zero.v(6): instance has no name" {  } { { "timer/counters/nine_to_zero.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/counters/nine_to_zero.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717356313042 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "nine_to_zero.v(7) " "Verilog HDL Instantiation warning at nine_to_zero.v(7): instance has no name" {  } { { "timer/counters/nine_to_zero.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/counters/nine_to_zero.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717356313042 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "nine_to_zero.v(8) " "Verilog HDL Instantiation warning at nine_to_zero.v(8): instance has no name" {  } { { "timer/counters/nine_to_zero.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/counters/nine_to_zero.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717356313042 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "nine_to_zero.v(9) " "Verilog HDL Instantiation warning at nine_to_zero.v(9): instance has no name" {  } { { "timer/counters/nine_to_zero.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/counters/nine_to_zero.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717356313043 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "debounce.v(3) " "Verilog HDL Instantiation warning at debounce.v(3): instance has no name" {  } { { "timer/debounce.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/debounce.v" 3 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717356313043 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "debounce.v(4) " "Verilog HDL Instantiation warning at debounce.v(4): instance has no name" {  } { { "timer/debounce.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/debounce.v" 4 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717356313043 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "debounce.v(5) " "Verilog HDL Instantiation warning at debounce.v(5): instance has no name" {  } { { "timer/debounce.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/debounce.v" 5 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717356313043 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(162) " "Verilog HDL Instantiation warning at main.v(162): instance has no name" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 162 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717356313044 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(178) " "Verilog HDL Instantiation warning at main.v(178): instance has no name" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 178 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717356313044 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "settimer_mux.v(23) " "Verilog HDL Instantiation warning at settimer_mux.v(23): instance has no name" {  } { { "timer/settimer_mux.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/settimer_mux.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717356313044 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "settimer_mux.v(24) " "Verilog HDL Instantiation warning at settimer_mux.v(24): instance has no name" {  } { { "timer/settimer_mux.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/settimer_mux.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717356313044 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "settimer_mux.v(25) " "Verilog HDL Instantiation warning at settimer_mux.v(25): instance has no name" {  } { { "timer/settimer_mux.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/settimer_mux.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717356313044 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "settimer_mux.v(26) " "Verilog HDL Instantiation warning at settimer_mux.v(26): instance has no name" {  } { { "timer/settimer_mux.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/settimer_mux.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717356313044 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "settimer_mux.v(28) " "Verilog HDL Instantiation warning at settimer_mux.v(28): instance has no name" {  } { { "timer/settimer_mux.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/settimer_mux.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717356313044 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "settimer_mux.v(29) " "Verilog HDL Instantiation warning at settimer_mux.v(29): instance has no name" {  } { { "timer/settimer_mux.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/settimer_mux.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717356313044 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "settimer_mux.v(30) " "Verilog HDL Instantiation warning at settimer_mux.v(30): instance has no name" {  } { { "timer/settimer_mux.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/settimer_mux.v" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717356313044 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "settimer_mux.v(31) " "Verilog HDL Instantiation warning at settimer_mux.v(31): instance has no name" {  } { { "timer/settimer_mux.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/settimer_mux.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717356313044 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(199) " "Verilog HDL Instantiation warning at main.v(199): instance has no name" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 199 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717356313044 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "timer.v(28) " "Verilog HDL Instantiation warning at timer.v(28): instance has no name" {  } { { "timer.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717356313044 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "timer.v(36) " "Verilog HDL Instantiation warning at timer.v(36): instance has no name" {  } { { "timer.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer.v" 36 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717356313045 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "timer.v(44) " "Verilog HDL Instantiation warning at timer.v(44): instance has no name" {  } { { "timer.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer.v" 44 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717356313045 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "timer.v(50) " "Verilog HDL Instantiation warning at timer.v(50): instance has no name" {  } { { "timer.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer.v" 50 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717356313045 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "timer.v(56) " "Verilog HDL Instantiation warning at timer.v(56): instance has no name" {  } { { "timer.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer.v" 56 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717356313045 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "timer.v(61) " "Verilog HDL Instantiation warning at timer.v(61): instance has no name" {  } { { "timer.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer.v" 61 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717356313045 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "timer.v(62) " "Verilog HDL Instantiation warning at timer.v(62): instance has no name" {  } { { "timer.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer.v" 62 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717356313045 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(218) " "Verilog HDL Instantiation warning at main.v(218): instance has no name" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 218 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717356313045 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(224) " "Verilog HDL Instantiation warning at main.v(224): instance has no name" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 224 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717356313045 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717356313138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "error_detector error_detector:detects_error " "Elaborating entity \"error_detector\" for hierarchy \"error_detector:detects_error\"" {  } { { "main.v" "detects_error" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_trigger alarm_trigger:triggers_alarm " "Elaborating entity \"alarm_trigger\" for hierarchy \"alarm_trigger:triggers_alarm\"" {  } { { "main.v" "triggers_alarm" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inlet_valve_trigger inlet_valve_trigger:triggers_inlet_valve " "Elaborating entity \"inlet_valve_trigger\" for hierarchy \"inlet_valve_trigger:triggers_inlet_valve\"" {  } { { "main.v" "triggers_inlet_valve" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "irrigation_trigger irrigation_trigger:triggers_irrigation " "Elaborating entity \"irrigation_trigger\" for hierarchy \"irrigation_trigger:triggers_irrigation\"" {  } { { "main.v" "triggers_irrigation" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprinkler_trigger sprinkler_trigger:triggers_sprinkler " "Elaborating entity \"sprinkler_trigger\" for hierarchy \"sprinkler_trigger:triggers_sprinkler\"" {  } { { "main.v" "triggers_sprinkler" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drip_trigger drip_trigger:triggers_drip " "Elaborating entity \"drip_trigger\" for hierarchy \"drip_trigger:triggers_drip\"" {  } { { "main.v" "triggers_drip" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_water_tank_level encoder_water_tank_level:encodes_water_tank_level " "Elaborating entity \"encoder_water_tank_level\" for hierarchy \"encoder_water_tank_level:encodes_water_tank_level\"" {  } { { "main.v" "encodes_water_tank_level" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_water_tank_level decoder_water_tank_level:decodes_water_tank_level " "Elaborating entity \"decoder_water_tank_level\" for hierarchy \"decoder_water_tank_level:decodes_water_tank_level\"" {  } { { "main.v" "decodes_water_tank_level" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_irrigation_condition decoder_irrigation_condition:decodes_irrigation_condition " "Elaborating entity \"decoder_irrigation_condition\" for hierarchy \"decoder_irrigation_condition:decodes_irrigation_condition\"" {  } { { "main.v" "decodes_irrigation_condition" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_1 mux_2_1:mux_segment_a " "Elaborating entity \"mux_2_1\" for hierarchy \"mux_2_1:mux_segment_a\"" {  } { { "main.v" "mux_segment_a" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:comb_4 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:comb_4\"" {  } { { "main.v" "comb_4" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_flip_flop frequency_divider:comb_4\|t_flip_flop:t_ff0 " "Elaborating entity \"t_flip_flop\" for hierarchy \"frequency_divider:comb_4\|t_flip_flop:t_ff0\"" {  } { { "timer/frequency_divider.v" "t_ff0" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/frequency_divider.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kronos kronos:comb_5 " "Elaborating entity \"kronos\" for hierarchy \"kronos:comb_5\"" {  } { { "main.v" "comb_5" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "settimer_mux settimer_mux:comb_6 " "Elaborating entity \"settimer_mux\" for hierarchy \"settimer_mux:comb_6\"" {  } { { "main.v" "comb_6" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "new_mux settimer_mux:comb_6\|new_mux:comb_3 " "Elaborating entity \"new_mux\" for hierarchy \"settimer_mux:comb_6\|new_mux:comb_3\"" {  } { { "timer/settimer_mux.v" "comb_3" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/settimer_mux.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:comb_7 " "Elaborating entity \"timer\" for hierarchy \"timer:comb_7\"" {  } { { "main.v" "comb_7" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux1x4 timer:comb_7\|demux1x4:comb_3 " "Elaborating entity \"demux1x4\" for hierarchy \"timer:comb_7\|demux1x4:comb_3\"" {  } { { "timer.v" "comb_3" { Text "F:/intelFPGA_lite/18.1/pbl2/timer.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nine_to_zero timer:comb_7\|nine_to_zero:comb_4 " "Elaborating entity \"nine_to_zero\" for hierarchy \"timer:comb_7\|nine_to_zero:comb_4\"" {  } { { "timer.v" "comb_4" { Text "F:/intelFPGA_lite/18.1/pbl2/timer.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFJK timer:comb_7\|nine_to_zero:comb_4\|FFJK:comb_3 " "Elaborating entity \"FFJK\" for hierarchy \"timer:comb_7\|nine_to_zero:comb_4\|FFJK:comb_3\"" {  } { { "timer/counters/nine_to_zero.v" "comb_3" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/counters/nine_to_zero.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "five_to_zero timer:comb_7\|five_to_zero:comb_8 " "Elaborating entity \"five_to_zero\" for hierarchy \"timer:comb_7\|five_to_zero:comb_8\"" {  } { { "timer.v" "comb_8" { Text "F:/intelFPGA_lite/18.1/pbl2/timer.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4x1 timer:comb_7\|mux_4x1:comb_17 " "Elaborating entity \"mux_4x1\" for hierarchy \"timer:comb_7\|mux_4x1:comb_17\"" {  } { { "timer.v" "comb_17" { Text "F:/intelFPGA_lite/18.1/pbl2/timer.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1_4bit timer:comb_7\|mux_4x1:comb_17\|mux_2x1_4bit:mux0 " "Elaborating entity \"mux_2x1_4bit\" for hierarchy \"timer:comb_7\|mux_4x1:comb_17\|mux_2x1_4bit:mux0\"" {  } { { "timer/mux_4x1.v" "mux0" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/mux_4x1.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1_1bit timer:comb_7\|mux_4x1:comb_17\|mux_2x1_4bit:mux0\|mux_2x1_1bit:mux0 " "Elaborating entity \"mux_2x1_1bit\" for hierarchy \"timer:comb_7\|mux_4x1:comb_17\|mux_2x1_4bit:mux0\|mux_2x1_1bit:mux0\"" {  } { { "timer/mux_2x1_4bit.v" "mux0" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/mux_2x1_4bit.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_decoder_7seg_display timer:comb_7\|timer_decoder_7seg_display:comb_18 " "Elaborating entity \"timer_decoder_7seg_display\" for hierarchy \"timer:comb_7\|timer_decoder_7seg_display:comb_18\"" {  } { { "timer.v" "comb_18" { Text "F:/intelFPGA_lite/18.1/pbl2/timer.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:comb_8 " "Elaborating entity \"debounce\" for hierarchy \"debounce:comb_8\"" {  } { { "main.v" "comb_8" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD debounce:comb_8\|FFD:comb_3 " "Elaborating entity \"FFD\" for hierarchy \"debounce:comb_8\|FFD:comb_3\"" {  } { { "timer/debounce.v" "comb_3" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/debounce.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356313409 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_3 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "timer/counters/nine_to_zero.v" "comb_3" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/counters/nine_to_zero.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717356313438 "|main|timer:comb_7|nine_to_zero:comb_4|FFJK:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 comb_3 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "timer/counters/nine_to_zero.v" "comb_3" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/counters/nine_to_zero.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717356313438 "|main|timer:comb_7|nine_to_zero:comb_4|FFJK:comb_3"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1717356313709 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "soil_humidity_i " "No output dependent on input pin \"soil_humidity_i\"" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717356313784 "|main|soil_humidity_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "selector_i " "No output dependent on input pin \"selector_i\"" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717356313784 "|main|selector_i"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1717356313784 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "110 " "Implemented 110 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717356313784 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717356313784 ""} { "Info" "ICUT_CUT_TM_LCELLS" "86 " "Implemented 86 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717356313784 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717356313784 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 95 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 95 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717356313886 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 02 16:25:13 2024 " "Processing ended: Sun Jun 02 16:25:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717356313886 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717356313886 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717356313886 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356313886 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1717356315528 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717356315537 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 02 16:25:14 2024 " "Processing started: Sun Jun 02 16:25:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717356315537 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1717356315537 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Rega_Automatizada_Melhorias -c Rega_Automatizada_Melhorias " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Rega_Automatizada_Melhorias -c Rega_Automatizada_Melhorias" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1717356315537 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1717356315800 ""}
{ "Info" "0" "" "Project  = Rega_Automatizada_Melhorias" {  } {  } 0 0 "Project  = Rega_Automatizada_Melhorias" 0 0 "Fitter" 0 0 1717356315800 ""}
{ "Info" "0" "" "Revision = Rega_Automatizada_Melhorias" {  } {  } 0 0 "Revision = Rega_Automatizada_Melhorias" 0 0 "Fitter" 0 0 1717356315800 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1717356315898 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1717356315899 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Rega_Automatizada_Melhorias EPM240T100C5 " "Selected device EPM240T100C5 for design \"Rega_Automatizada_Melhorias\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1717356315903 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1717356315964 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1717356315964 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1717356316006 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1717356316017 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717356316615 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717356316615 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717356316615 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717356316615 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717356316615 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1717356316615 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "24 24 " "No exact pin location assignment(s) for 24 pins of 24 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1717356316625 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Rega_Automatizada_Melhorias.sdc " "Synopsys Design Constraints File file not found: 'Rega_Automatizada_Melhorias.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1717356316653 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1717356316654 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1717356316662 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1717356316662 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 30 clocks " "Found 30 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717356316662 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717356316662 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717356316662 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divider:comb_4\|t_flip_flop:t_ff0\|q " "   1.000 frequency_divider:comb_4\|t_flip_flop:t_ff0\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717356316662 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divider:comb_4\|t_flip_flop:t_ff1\|q " "   1.000 frequency_divider:comb_4\|t_flip_flop:t_ff1\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717356316662 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divider:comb_4\|t_flip_flop:t_ff2\|q " "   1.000 frequency_divider:comb_4\|t_flip_flop:t_ff2\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717356316662 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divider:comb_4\|t_flip_flop:t_ff3\|q " "   1.000 frequency_divider:comb_4\|t_flip_flop:t_ff3\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717356316662 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divider:comb_4\|t_flip_flop:t_ff4\|q " "   1.000 frequency_divider:comb_4\|t_flip_flop:t_ff4\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717356316662 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divider:comb_4\|t_flip_flop:t_ff5\|q " "   1.000 frequency_divider:comb_4\|t_flip_flop:t_ff5\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717356316662 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divider:comb_4\|t_flip_flop:t_ff6\|q " "   1.000 frequency_divider:comb_4\|t_flip_flop:t_ff6\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717356316662 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divider:comb_4\|t_flip_flop:t_ff7\|q " "   1.000 frequency_divider:comb_4\|t_flip_flop:t_ff7\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717356316662 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divider:comb_4\|t_flip_flop:t_ff8\|q " "   1.000 frequency_divider:comb_4\|t_flip_flop:t_ff8\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717356316662 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divider:comb_4\|t_flip_flop:t_ff9\|q " "   1.000 frequency_divider:comb_4\|t_flip_flop:t_ff9\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717356316662 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divider:comb_4\|t_flip_flop:t_ff10\|q " "   1.000 frequency_divider:comb_4\|t_flip_flop:t_ff10\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717356316662 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divider:comb_4\|t_flip_flop:t_ff11\|q " "   1.000 frequency_divider:comb_4\|t_flip_flop:t_ff11\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717356316662 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divider:comb_4\|t_flip_flop:t_ff12\|q " "   1.000 frequency_divider:comb_4\|t_flip_flop:t_ff12\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717356316662 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divider:comb_4\|t_flip_flop:t_ff13\|q " "   1.000 frequency_divider:comb_4\|t_flip_flop:t_ff13\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717356316662 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divider:comb_4\|t_flip_flop:t_ff14\|q " "   1.000 frequency_divider:comb_4\|t_flip_flop:t_ff14\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717356316662 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divider:comb_4\|t_flip_flop:t_ff15\|q " "   1.000 frequency_divider:comb_4\|t_flip_flop:t_ff15\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717356316662 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divider:comb_4\|t_flip_flop:t_ff16\|q " "   1.000 frequency_divider:comb_4\|t_flip_flop:t_ff16\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717356316662 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divider:comb_4\|t_flip_flop:t_ff17\|q " "   1.000 frequency_divider:comb_4\|t_flip_flop:t_ff17\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717356316662 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divider:comb_4\|t_flip_flop:t_ff18\|q " "   1.000 frequency_divider:comb_4\|t_flip_flop:t_ff18\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717356316662 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divider:comb_4\|t_flip_flop:t_ff19\|q " "   1.000 frequency_divider:comb_4\|t_flip_flop:t_ff19\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717356316662 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divider:comb_4\|t_flip_flop:t_ff20\|q " "   1.000 frequency_divider:comb_4\|t_flip_flop:t_ff20\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717356316662 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divider:comb_4\|t_flip_flop:t_ff21\|q " "   1.000 frequency_divider:comb_4\|t_flip_flop:t_ff21\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717356316662 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divider:comb_4\|t_flip_flop:t_ff22\|q " "   1.000 frequency_divider:comb_4\|t_flip_flop:t_ff22\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717356316662 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divider:comb_4\|t_flip_flop:t_ff23\|q " "   1.000 frequency_divider:comb_4\|t_flip_flop:t_ff23\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717356316662 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divider:comb_4\|t_flip_flop:t_ff24\|q " "   1.000 frequency_divider:comb_4\|t_flip_flop:t_ff24\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717356316662 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divider:comb_4\|t_flip_flop:t_ff25\|q " "   1.000 frequency_divider:comb_4\|t_flip_flop:t_ff25\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717356316662 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 timer:comb_7\|five_to_zero:comb_8\|FFJK:jk_ff0\|Q " "   1.000 timer:comb_7\|five_to_zero:comb_8\|FFJK:jk_ff0\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717356316662 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 timer:comb_7\|nine_to_zero:comb_4\|FFJK:comb_3\|Q " "   1.000 timer:comb_7\|nine_to_zero:comb_4\|FFJK:comb_3\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717356316662 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 timer:comb_7\|nine_to_zero:comb_12\|FFJK:comb_3\|Q " "   1.000 timer:comb_7\|nine_to_zero:comb_12\|FFJK:comb_3\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717356316662 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1717356316662 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1717356316666 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1717356316666 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1717356316669 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "frequency_divider:comb_4\|t_flip_flop:t_ff16\|q Global clock " "Automatically promoted some destinations of signal \"frequency_divider:comb_4\|t_flip_flop:t_ff16\|q\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "frequency_divider:comb_4\|t_flip_flop:t_ff16\|q " "Destination \"frequency_divider:comb_4\|t_flip_flop:t_ff16\|q\" may be non-global or may not use global clock" {  } { { "flip_flops/t_flip_flop.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/flip_flops/t_flip_flop.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1717356316674 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "timer:comb_7\|mux_4x1:comb_17\|mux_2x1_4bit:mux2\|mux_2x1_1bit:mux2\|or0~0 " "Destination \"timer:comb_7\|mux_4x1:comb_17\|mux_2x1_4bit:mux2\|mux_2x1_1bit:mux2\|or0~0\" may be non-global or may not use global clock" {  } { { "timer/mux_2x1_1bit.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/mux_2x1_1bit.v" 16 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1717356316674 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "timer:comb_7\|mux_4x1:comb_17\|mux_2x1_4bit:mux2\|mux_2x1_1bit:mux3\|or0~0 " "Destination \"timer:comb_7\|mux_4x1:comb_17\|mux_2x1_4bit:mux2\|mux_2x1_1bit:mux3\|or0~0\" may be non-global or may not use global clock" {  } { { "timer/mux_2x1_1bit.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/mux_2x1_1bit.v" 16 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1717356316674 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "timer:comb_7\|mux_4x1:comb_17\|mux_2x1_4bit:mux2\|mux_2x1_1bit:mux0\|or0~0 " "Destination \"timer:comb_7\|mux_4x1:comb_17\|mux_2x1_4bit:mux2\|mux_2x1_1bit:mux0\|or0~0\" may be non-global or may not use global clock" {  } { { "timer/mux_2x1_1bit.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/mux_2x1_1bit.v" 16 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1717356316674 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "timer:comb_7\|mux_4x1:comb_17\|mux_2x1_4bit:mux2\|mux_2x1_1bit:mux1\|or0~0 " "Destination \"timer:comb_7\|mux_4x1:comb_17\|mux_2x1_4bit:mux2\|mux_2x1_1bit:mux1\|or0~0\" may be non-global or may not use global clock" {  } { { "timer/mux_2x1_1bit.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/mux_2x1_1bit.v" 16 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1717356316674 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "timer:comb_7\|demux1x4:comb_3\|WideNand1~0 " "Destination \"timer:comb_7\|demux1x4:comb_3\|WideNand1~0\" may be non-global or may not use global clock" {  } { { "timer/demux1x4.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/demux1x4.v" 7 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1717356316674 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "timer:comb_7\|demux1x4:comb_3\|WideNand1~1 " "Destination \"timer:comb_7\|demux1x4:comb_3\|WideNand1~1\" may be non-global or may not use global clock" {  } { { "timer/demux1x4.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/demux1x4.v" 7 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1717356316674 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "timer:comb_7\|demux1x4:comb_3\|WideNand1~2 " "Destination \"timer:comb_7\|demux1x4:comb_3\|WideNand1~2\" may be non-global or may not use global clock" {  } { { "timer/demux1x4.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/demux1x4.v" 7 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1717356316674 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "timer:comb_7\|demux1x4:comb_3\|WideNand3 " "Destination \"timer:comb_7\|demux1x4:comb_3\|WideNand3\" may be non-global or may not use global clock" {  } { { "timer/demux1x4.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/demux1x4.v" 9 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1717356316674 ""}  } { { "flip_flops/t_flip_flop.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/flip_flops/t_flip_flop.v" 6 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1717356316674 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "frequency_divider:comb_4\|t_flip_flop:t_ff25\|q Global clock " "Automatically promoted some destinations of signal \"frequency_divider:comb_4\|t_flip_flop:t_ff25\|q\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "frequency_divider:comb_4\|t_flip_flop:t_ff25\|q " "Destination \"frequency_divider:comb_4\|t_flip_flop:t_ff25\|q\" may be non-global or may not use global clock" {  } { { "flip_flops/t_flip_flop.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/flip_flops/t_flip_flop.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1717356316677 ""}  } { { "flip_flops/t_flip_flop.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/flip_flops/t_flip_flop.v" 6 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1717356316677 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "timer:comb_7\|WideAnd1 Global clock " "Automatically promoted signal \"timer:comb_7\|WideAnd1\" to use Global clock" {  } { { "timer.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer.v" 47 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1717356316677 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "timer:comb_7\|WideAnd0 Global clock " "Automatically promoted signal \"timer:comb_7\|WideAnd0\" to use Global clock" {  } { { "timer.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer.v" 40 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1717356316678 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1717356316678 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1717356316679 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1717356316702 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1717356316741 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1717356316741 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1717356316741 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1717356316741 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "24 unused 3.3V 9 15 0 " "Number of I/O pins in group: 24 (unused VREF, 3.3V VCCIO, 9 input, 15 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1717356316742 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1717356316742 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1717356316742 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 38 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1717356316742 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 42 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1717356316742 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1717356316742 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1717356316742 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717356316755 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1717356316759 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1717356316872 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717356316950 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1717356316952 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1717356317734 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717356317734 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1717356317763 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "F:/intelFPGA_lite/18.1/pbl2/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1717356317880 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1717356317880 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1717356318044 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1717356318044 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717356318045 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.54 " "Total time spent on timing analysis during the Fitter is 0.54 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1717356318055 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717356318064 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1717356318080 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/intelFPGA_lite/18.1/pbl2/output_files/Rega_Automatizada_Melhorias.fit.smsg " "Generated suppressed messages file F:/intelFPGA_lite/18.1/pbl2/output_files/Rega_Automatizada_Melhorias.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1717356318116 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5318 " "Peak virtual memory: 5318 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717356318163 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 02 16:25:18 2024 " "Processing ended: Sun Jun 02 16:25:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717356318163 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717356318163 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717356318163 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1717356318163 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1717356319819 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717356319828 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 02 16:25:19 2024 " "Processing started: Sun Jun 02 16:25:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717356319828 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1717356319828 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Rega_Automatizada_Melhorias -c Rega_Automatizada_Melhorias " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Rega_Automatizada_Melhorias -c Rega_Automatizada_Melhorias" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1717356319829 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1717356320249 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1717356320274 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1717356320289 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4651 " "Peak virtual memory: 4651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717356320450 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 02 16:25:20 2024 " "Processing ended: Sun Jun 02 16:25:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717356320450 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717356320450 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717356320450 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1717356320450 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1717356321096 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1717356322162 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717356322171 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 02 16:25:21 2024 " "Processing started: Sun Jun 02 16:25:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717356322171 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1717356322171 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Rega_Automatizada_Melhorias -c Rega_Automatizada_Melhorias " "Command: quartus_sta Rega_Automatizada_Melhorias -c Rega_Automatizada_Melhorias" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1717356322171 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1717356322425 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1717356323229 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1717356323229 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717356323288 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717356323288 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1717356323364 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1717356323459 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Rega_Automatizada_Melhorias.sdc " "Synopsys Design Constraints File file not found: 'Rega_Automatizada_Melhorias.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1717356323495 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1717356323495 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divider:comb_4\|t_flip_flop:t_ff14\|q frequency_divider:comb_4\|t_flip_flop:t_ff14\|q " "create_clock -period 1.000 -name frequency_divider:comb_4\|t_flip_flop:t_ff14\|q frequency_divider:comb_4\|t_flip_flop:t_ff14\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717356323498 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divider:comb_4\|t_flip_flop:t_ff13\|q frequency_divider:comb_4\|t_flip_flop:t_ff13\|q " "create_clock -period 1.000 -name frequency_divider:comb_4\|t_flip_flop:t_ff13\|q frequency_divider:comb_4\|t_flip_flop:t_ff13\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717356323498 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name timer:comb_7\|five_to_zero:comb_8\|FFJK:jk_ff0\|Q timer:comb_7\|five_to_zero:comb_8\|FFJK:jk_ff0\|Q " "create_clock -period 1.000 -name timer:comb_7\|five_to_zero:comb_8\|FFJK:jk_ff0\|Q timer:comb_7\|five_to_zero:comb_8\|FFJK:jk_ff0\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717356323498 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divider:comb_4\|t_flip_flop:t_ff15\|q frequency_divider:comb_4\|t_flip_flop:t_ff15\|q " "create_clock -period 1.000 -name frequency_divider:comb_4\|t_flip_flop:t_ff15\|q frequency_divider:comb_4\|t_flip_flop:t_ff15\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717356323498 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divider:comb_4\|t_flip_flop:t_ff25\|q frequency_divider:comb_4\|t_flip_flop:t_ff25\|q " "create_clock -period 1.000 -name frequency_divider:comb_4\|t_flip_flop:t_ff25\|q frequency_divider:comb_4\|t_flip_flop:t_ff25\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717356323498 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divider:comb_4\|t_flip_flop:t_ff24\|q frequency_divider:comb_4\|t_flip_flop:t_ff24\|q " "create_clock -period 1.000 -name frequency_divider:comb_4\|t_flip_flop:t_ff24\|q frequency_divider:comb_4\|t_flip_flop:t_ff24\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717356323498 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name timer:comb_7\|nine_to_zero:comb_4\|FFJK:comb_3\|Q timer:comb_7\|nine_to_zero:comb_4\|FFJK:comb_3\|Q " "create_clock -period 1.000 -name timer:comb_7\|nine_to_zero:comb_4\|FFJK:comb_3\|Q timer:comb_7\|nine_to_zero:comb_4\|FFJK:comb_3\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717356323498 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name timer:comb_7\|nine_to_zero:comb_12\|FFJK:comb_3\|Q timer:comb_7\|nine_to_zero:comb_12\|FFJK:comb_3\|Q " "create_clock -period 1.000 -name timer:comb_7\|nine_to_zero:comb_12\|FFJK:comb_3\|Q timer:comb_7\|nine_to_zero:comb_12\|FFJK:comb_3\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717356323498 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divider:comb_4\|t_flip_flop:t_ff23\|q frequency_divider:comb_4\|t_flip_flop:t_ff23\|q " "create_clock -period 1.000 -name frequency_divider:comb_4\|t_flip_flop:t_ff23\|q frequency_divider:comb_4\|t_flip_flop:t_ff23\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717356323498 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divider:comb_4\|t_flip_flop:t_ff16\|q frequency_divider:comb_4\|t_flip_flop:t_ff16\|q " "create_clock -period 1.000 -name frequency_divider:comb_4\|t_flip_flop:t_ff16\|q frequency_divider:comb_4\|t_flip_flop:t_ff16\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717356323498 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divider:comb_4\|t_flip_flop:t_ff12\|q frequency_divider:comb_4\|t_flip_flop:t_ff12\|q " "create_clock -period 1.000 -name frequency_divider:comb_4\|t_flip_flop:t_ff12\|q frequency_divider:comb_4\|t_flip_flop:t_ff12\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717356323498 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divider:comb_4\|t_flip_flop:t_ff11\|q frequency_divider:comb_4\|t_flip_flop:t_ff11\|q " "create_clock -period 1.000 -name frequency_divider:comb_4\|t_flip_flop:t_ff11\|q frequency_divider:comb_4\|t_flip_flop:t_ff11\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717356323498 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divider:comb_4\|t_flip_flop:t_ff22\|q frequency_divider:comb_4\|t_flip_flop:t_ff22\|q " "create_clock -period 1.000 -name frequency_divider:comb_4\|t_flip_flop:t_ff22\|q frequency_divider:comb_4\|t_flip_flop:t_ff22\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717356323498 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divider:comb_4\|t_flip_flop:t_ff10\|q frequency_divider:comb_4\|t_flip_flop:t_ff10\|q " "create_clock -period 1.000 -name frequency_divider:comb_4\|t_flip_flop:t_ff10\|q frequency_divider:comb_4\|t_flip_flop:t_ff10\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717356323498 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divider:comb_4\|t_flip_flop:t_ff21\|q frequency_divider:comb_4\|t_flip_flop:t_ff21\|q " "create_clock -period 1.000 -name frequency_divider:comb_4\|t_flip_flop:t_ff21\|q frequency_divider:comb_4\|t_flip_flop:t_ff21\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717356323498 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divider:comb_4\|t_flip_flop:t_ff9\|q frequency_divider:comb_4\|t_flip_flop:t_ff9\|q " "create_clock -period 1.000 -name frequency_divider:comb_4\|t_flip_flop:t_ff9\|q frequency_divider:comb_4\|t_flip_flop:t_ff9\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717356323498 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divider:comb_4\|t_flip_flop:t_ff20\|q frequency_divider:comb_4\|t_flip_flop:t_ff20\|q " "create_clock -period 1.000 -name frequency_divider:comb_4\|t_flip_flop:t_ff20\|q frequency_divider:comb_4\|t_flip_flop:t_ff20\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717356323498 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divider:comb_4\|t_flip_flop:t_ff8\|q frequency_divider:comb_4\|t_flip_flop:t_ff8\|q " "create_clock -period 1.000 -name frequency_divider:comb_4\|t_flip_flop:t_ff8\|q frequency_divider:comb_4\|t_flip_flop:t_ff8\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717356323498 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divider:comb_4\|t_flip_flop:t_ff19\|q frequency_divider:comb_4\|t_flip_flop:t_ff19\|q " "create_clock -period 1.000 -name frequency_divider:comb_4\|t_flip_flop:t_ff19\|q frequency_divider:comb_4\|t_flip_flop:t_ff19\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717356323498 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divider:comb_4\|t_flip_flop:t_ff7\|q frequency_divider:comb_4\|t_flip_flop:t_ff7\|q " "create_clock -period 1.000 -name frequency_divider:comb_4\|t_flip_flop:t_ff7\|q frequency_divider:comb_4\|t_flip_flop:t_ff7\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717356323498 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divider:comb_4\|t_flip_flop:t_ff18\|q frequency_divider:comb_4\|t_flip_flop:t_ff18\|q " "create_clock -period 1.000 -name frequency_divider:comb_4\|t_flip_flop:t_ff18\|q frequency_divider:comb_4\|t_flip_flop:t_ff18\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717356323498 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divider:comb_4\|t_flip_flop:t_ff6\|q frequency_divider:comb_4\|t_flip_flop:t_ff6\|q " "create_clock -period 1.000 -name frequency_divider:comb_4\|t_flip_flop:t_ff6\|q frequency_divider:comb_4\|t_flip_flop:t_ff6\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717356323498 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divider:comb_4\|t_flip_flop:t_ff17\|q frequency_divider:comb_4\|t_flip_flop:t_ff17\|q " "create_clock -period 1.000 -name frequency_divider:comb_4\|t_flip_flop:t_ff17\|q frequency_divider:comb_4\|t_flip_flop:t_ff17\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717356323498 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divider:comb_4\|t_flip_flop:t_ff5\|q frequency_divider:comb_4\|t_flip_flop:t_ff5\|q " "create_clock -period 1.000 -name frequency_divider:comb_4\|t_flip_flop:t_ff5\|q frequency_divider:comb_4\|t_flip_flop:t_ff5\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717356323498 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divider:comb_4\|t_flip_flop:t_ff4\|q frequency_divider:comb_4\|t_flip_flop:t_ff4\|q " "create_clock -period 1.000 -name frequency_divider:comb_4\|t_flip_flop:t_ff4\|q frequency_divider:comb_4\|t_flip_flop:t_ff4\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717356323498 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divider:comb_4\|t_flip_flop:t_ff3\|q frequency_divider:comb_4\|t_flip_flop:t_ff3\|q " "create_clock -period 1.000 -name frequency_divider:comb_4\|t_flip_flop:t_ff3\|q frequency_divider:comb_4\|t_flip_flop:t_ff3\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717356323498 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divider:comb_4\|t_flip_flop:t_ff2\|q frequency_divider:comb_4\|t_flip_flop:t_ff2\|q " "create_clock -period 1.000 -name frequency_divider:comb_4\|t_flip_flop:t_ff2\|q frequency_divider:comb_4\|t_flip_flop:t_ff2\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717356323498 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divider:comb_4\|t_flip_flop:t_ff1\|q frequency_divider:comb_4\|t_flip_flop:t_ff1\|q " "create_clock -period 1.000 -name frequency_divider:comb_4\|t_flip_flop:t_ff1\|q frequency_divider:comb_4\|t_flip_flop:t_ff1\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717356323498 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divider:comb_4\|t_flip_flop:t_ff0\|q frequency_divider:comb_4\|t_flip_flop:t_ff0\|q " "create_clock -period 1.000 -name frequency_divider:comb_4\|t_flip_flop:t_ff0\|q frequency_divider:comb_4\|t_flip_flop:t_ff0\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717356323498 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717356323498 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1717356323498 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1717356323503 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1717356323536 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1717356323539 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.741 " "Worst-case setup slack is -2.741" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.741              -6.729 timer:comb_7\|nine_to_zero:comb_12\|FFJK:comb_3\|Q  " "   -2.741              -6.729 timer:comb_7\|nine_to_zero:comb_12\|FFJK:comb_3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.871              -5.480 timer:comb_7\|five_to_zero:comb_8\|FFJK:jk_ff0\|Q  " "   -1.871              -5.480 timer:comb_7\|five_to_zero:comb_8\|FFJK:jk_ff0\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.842              -5.281 frequency_divider:comb_4\|t_flip_flop:t_ff25\|q  " "   -1.842              -5.281 frequency_divider:comb_4\|t_flip_flop:t_ff25\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.690              -2.924 timer:comb_7\|nine_to_zero:comb_4\|FFJK:comb_3\|Q  " "   -1.690              -2.924 timer:comb_7\|nine_to_zero:comb_4\|FFJK:comb_3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.009              -1.993 frequency_divider:comb_4\|t_flip_flop:t_ff16\|q  " "   -1.009              -1.993 frequency_divider:comb_4\|t_flip_flop:t_ff16\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff9\|q  " "    0.208               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff9\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.458               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff23\|q  " "    0.458               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff23\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff11\|q  " "    0.466               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff11\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff17\|q  " "    0.466               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff17\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff1\|q  " "    0.466               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff13\|q  " "    0.467               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff13\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff19\|q  " "    0.467               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff19\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff21\|q  " "    0.467               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff21\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff3\|q  " "    0.467               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff5\|q  " "    0.467               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff7\|q  " "    0.467               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.540               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff22\|q  " "    0.540               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff22\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.577               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff14\|q  " "    0.577               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff14\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.699               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff15\|q  " "    0.699               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff15\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.807               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff6\|q  " "    0.807               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.808               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff4\|q  " "    0.808               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.808               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff8\|q  " "    0.808               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff8\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.819               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff20\|q  " "    0.819               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff20\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.825               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff12\|q  " "    0.825               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff12\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.825               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff18\|q  " "    0.825               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff18\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.833               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff2\|q  " "    0.833               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.169               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff10\|q  " "    1.169               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff10\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.522               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff0\|q  " "    1.522               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.685               0.000 clk  " "    1.685               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.142               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff24\|q  " "    2.142               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff24\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323542 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717356323542 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.250 " "Worst-case hold slack is -5.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.250             -20.079 timer:comb_7\|five_to_zero:comb_8\|FFJK:jk_ff0\|Q  " "   -5.250             -20.079 timer:comb_7\|five_to_zero:comb_8\|FFJK:jk_ff0\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.305              -7.989 timer:comb_7\|nine_to_zero:comb_4\|FFJK:comb_3\|Q  " "   -4.305              -7.989 timer:comb_7\|nine_to_zero:comb_4\|FFJK:comb_3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.196              -2.196 frequency_divider:comb_4\|t_flip_flop:t_ff24\|q  " "   -2.196              -2.196 frequency_divider:comb_4\|t_flip_flop:t_ff24\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.122              -2.122 frequency_divider:comb_4\|t_flip_flop:t_ff16\|q  " "   -2.122              -2.122 frequency_divider:comb_4\|t_flip_flop:t_ff16\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.110              -6.447 frequency_divider:comb_4\|t_flip_flop:t_ff25\|q  " "   -2.110              -6.447 frequency_divider:comb_4\|t_flip_flop:t_ff25\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.739              -1.739 clk  " "   -1.739              -1.739 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.576              -1.576 frequency_divider:comb_4\|t_flip_flop:t_ff0\|q  " "   -1.576              -1.576 frequency_divider:comb_4\|t_flip_flop:t_ff0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.223              -1.223 frequency_divider:comb_4\|t_flip_flop:t_ff10\|q  " "   -1.223              -1.223 frequency_divider:comb_4\|t_flip_flop:t_ff10\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.887              -0.887 frequency_divider:comb_4\|t_flip_flop:t_ff2\|q  " "   -0.887              -0.887 frequency_divider:comb_4\|t_flip_flop:t_ff2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.879              -0.879 frequency_divider:comb_4\|t_flip_flop:t_ff12\|q  " "   -0.879              -0.879 frequency_divider:comb_4\|t_flip_flop:t_ff12\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.879              -0.879 frequency_divider:comb_4\|t_flip_flop:t_ff18\|q  " "   -0.879              -0.879 frequency_divider:comb_4\|t_flip_flop:t_ff18\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.873              -0.873 frequency_divider:comb_4\|t_flip_flop:t_ff20\|q  " "   -0.873              -0.873 frequency_divider:comb_4\|t_flip_flop:t_ff20\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.862              -0.862 frequency_divider:comb_4\|t_flip_flop:t_ff4\|q  " "   -0.862              -0.862 frequency_divider:comb_4\|t_flip_flop:t_ff4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.862              -0.862 frequency_divider:comb_4\|t_flip_flop:t_ff8\|q  " "   -0.862              -0.862 frequency_divider:comb_4\|t_flip_flop:t_ff8\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.861              -0.861 frequency_divider:comb_4\|t_flip_flop:t_ff6\|q  " "   -0.861              -0.861 frequency_divider:comb_4\|t_flip_flop:t_ff6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.753              -0.753 frequency_divider:comb_4\|t_flip_flop:t_ff15\|q  " "   -0.753              -0.753 frequency_divider:comb_4\|t_flip_flop:t_ff15\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.631              -0.631 frequency_divider:comb_4\|t_flip_flop:t_ff14\|q  " "   -0.631              -0.631 frequency_divider:comb_4\|t_flip_flop:t_ff14\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.594              -0.594 frequency_divider:comb_4\|t_flip_flop:t_ff22\|q  " "   -0.594              -0.594 frequency_divider:comb_4\|t_flip_flop:t_ff22\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 frequency_divider:comb_4\|t_flip_flop:t_ff13\|q  " "   -0.521              -0.521 frequency_divider:comb_4\|t_flip_flop:t_ff13\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 frequency_divider:comb_4\|t_flip_flop:t_ff19\|q  " "   -0.521              -0.521 frequency_divider:comb_4\|t_flip_flop:t_ff19\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 frequency_divider:comb_4\|t_flip_flop:t_ff21\|q  " "   -0.521              -0.521 frequency_divider:comb_4\|t_flip_flop:t_ff21\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 frequency_divider:comb_4\|t_flip_flop:t_ff3\|q  " "   -0.521              -0.521 frequency_divider:comb_4\|t_flip_flop:t_ff3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 frequency_divider:comb_4\|t_flip_flop:t_ff5\|q  " "   -0.521              -0.521 frequency_divider:comb_4\|t_flip_flop:t_ff5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 frequency_divider:comb_4\|t_flip_flop:t_ff7\|q  " "   -0.521              -0.521 frequency_divider:comb_4\|t_flip_flop:t_ff7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 frequency_divider:comb_4\|t_flip_flop:t_ff11\|q  " "   -0.520              -0.520 frequency_divider:comb_4\|t_flip_flop:t_ff11\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 frequency_divider:comb_4\|t_flip_flop:t_ff17\|q  " "   -0.520              -0.520 frequency_divider:comb_4\|t_flip_flop:t_ff17\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 frequency_divider:comb_4\|t_flip_flop:t_ff1\|q  " "   -0.520              -0.520 frequency_divider:comb_4\|t_flip_flop:t_ff1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.512              -0.512 frequency_divider:comb_4\|t_flip_flop:t_ff23\|q  " "   -0.512              -0.512 frequency_divider:comb_4\|t_flip_flop:t_ff23\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.262              -0.262 frequency_divider:comb_4\|t_flip_flop:t_ff9\|q  " "   -0.262              -0.262 frequency_divider:comb_4\|t_flip_flop:t_ff9\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.078               0.000 timer:comb_7\|nine_to_zero:comb_12\|FFJK:comb_3\|Q  " "    1.078               0.000 timer:comb_7\|nine_to_zero:comb_12\|FFJK:comb_3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323550 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717356323550 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -11.878 " "Worst-case recovery slack is -11.878" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.878             -11.878 frequency_divider:comb_4\|t_flip_flop:t_ff25\|q  " "  -11.878             -11.878 frequency_divider:comb_4\|t_flip_flop:t_ff25\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.526             -10.526 timer:comb_7\|nine_to_zero:comb_12\|FFJK:comb_3\|Q  " "  -10.526             -10.526 timer:comb_7\|nine_to_zero:comb_12\|FFJK:comb_3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.516              -8.516 timer:comb_7\|nine_to_zero:comb_4\|FFJK:comb_3\|Q  " "   -8.516              -8.516 timer:comb_7\|nine_to_zero:comb_4\|FFJK:comb_3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.262              -8.262 timer:comb_7\|five_to_zero:comb_8\|FFJK:jk_ff0\|Q  " "   -8.262              -8.262 timer:comb_7\|five_to_zero:comb_8\|FFJK:jk_ff0\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.573              -1.573 frequency_divider:comb_4\|t_flip_flop:t_ff23\|q  " "   -1.573              -1.573 frequency_divider:comb_4\|t_flip_flop:t_ff23\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.224              -1.224 frequency_divider:comb_4\|t_flip_flop:t_ff22\|q  " "   -1.224              -1.224 frequency_divider:comb_4\|t_flip_flop:t_ff22\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323555 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717356323555 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.621 " "Worst-case removal slack is -0.621" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.621              -0.621 timer:comb_7\|five_to_zero:comb_8\|FFJK:jk_ff0\|Q  " "   -0.621              -0.621 timer:comb_7\|five_to_zero:comb_8\|FFJK:jk_ff0\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.367              -0.367 timer:comb_7\|nine_to_zero:comb_4\|FFJK:comb_3\|Q  " "   -0.367              -0.367 timer:comb_7\|nine_to_zero:comb_4\|FFJK:comb_3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.808               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff22\|q  " "    0.808               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff22\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.157               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff23\|q  " "    1.157               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff23\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.643               0.000 timer:comb_7\|nine_to_zero:comb_12\|FFJK:comb_3\|Q  " "    1.643               0.000 timer:comb_7\|nine_to_zero:comb_12\|FFJK:comb_3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.995               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff25\|q  " "    2.995               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff25\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323560 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717356323560 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clk  " "   -2.289              -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff0\|q  " "    0.234               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff10\|q  " "    0.234               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff10\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff11\|q  " "    0.234               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff11\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff12\|q  " "    0.234               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff12\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff13\|q  " "    0.234               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff13\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff14\|q  " "    0.234               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff14\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff15\|q  " "    0.234               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff15\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff16\|q  " "    0.234               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff16\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff17\|q  " "    0.234               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff17\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff18\|q  " "    0.234               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff18\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff19\|q  " "    0.234               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff19\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff1\|q  " "    0.234               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff20\|q  " "    0.234               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff20\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff21\|q  " "    0.234               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff21\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff22\|q  " "    0.234               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff22\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff23\|q  " "    0.234               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff23\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff24\|q  " "    0.234               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff24\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff25\|q  " "    0.234               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff25\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff2\|q  " "    0.234               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff3\|q  " "    0.234               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff4\|q  " "    0.234               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff5\|q  " "    0.234               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff6\|q  " "    0.234               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff7\|q  " "    0.234               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff8\|q  " "    0.234               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff8\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff9\|q  " "    0.234               0.000 frequency_divider:comb_4\|t_flip_flop:t_ff9\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 timer:comb_7\|five_to_zero:comb_8\|FFJK:jk_ff0\|Q  " "    0.234               0.000 timer:comb_7\|five_to_zero:comb_8\|FFJK:jk_ff0\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 timer:comb_7\|nine_to_zero:comb_12\|FFJK:comb_3\|Q  " "    0.234               0.000 timer:comb_7\|nine_to_zero:comb_12\|FFJK:comb_3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 timer:comb_7\|nine_to_zero:comb_4\|FFJK:comb_3\|Q  " "    0.234               0.000 timer:comb_7\|nine_to_zero:comb_4\|FFJK:comb_3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717356323563 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717356323563 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1717356323875 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1717356323898 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1717356323898 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4679 " "Peak virtual memory: 4679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717356323953 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 02 16:25:23 2024 " "Processing ended: Sun Jun 02 16:25:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717356323953 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717356323953 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717356323953 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1717356323953 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 104 s " "Quartus Prime Full Compilation was successful. 0 errors, 104 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1717356324666 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717356349431 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717356349440 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 02 16:25:49 2024 " "Processing started: Sun Jun 02 16:25:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717356349440 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1717356349440 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Rega_Automatizada_Melhorias -c Rega_Automatizada_Melhorias --netlist_type=sgate " "Command: quartus_npp Rega_Automatizada_Melhorias -c Rega_Automatizada_Melhorias --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1717356349441 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1717356349775 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4538 " "Peak virtual memory: 4538 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717356349806 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 02 16:25:49 2024 " "Processing ended: Sun Jun 02 16:25:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717356349806 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717356349806 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717356349806 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1717356349806 ""}
