;redcode
;assert 1
	SPL -9, @-12
	SPL -9, @-12
	SUB #-2, @3
	SUB 421, 1
	SUB #-0, -9
	SPL 0, <-54
	MOV -7, <-20
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, -320
	ADD 710, 30
	MOV -7, <-20
	ADD -130, 9
	SUB <0, @-2
	SUB @127, 106
	SPL 100, 10
	ADD 210, 30
	DJN 412, 710
	SUB -100, -100
	SPL @-2, #3
	SUB #-2, @3
	ADD 710, 30
	SPL 0, <-742
	SUB #0, -5
	SPL 300, 90
	SLT 1, <0
	SPL 0, <-24
	SUB <0, @-2
	MOV -7, <-20
	SUB #30, 9
	SPL 100, 10
	SUB @127, 106
	SLT 1, <0
	SPL 100, 10
	DJN -1, @-20
	ADD 210, 30
	ADD 210, 30
	SUB #30, <9
	SUB 421, 1
	ADD 6, 100
	SUB 421, 1
	SUB 421, 1
	SPL -9, @-12
	SUB 421, 1
	ADD 710, 30
	ADD 0, 100
	SPL -9, @-12
	SPL -9, @-12
	SUB #-2, @3
	SUB #-2, @3
	SUB 421, 1
	SPL -9, @-12
	SPL -9, @-12
