axi4stream_vip_axi4streampc.sv,systemverilog,xilinx_vip,../../../../../../opt/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv,incdir="$ref_dir/../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/e257/hdl"incdir="../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/ec67/hdl"incdir="../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/e257/hdl"
axi_vip_axi4pc.sv,systemverilog,xilinx_vip,../../../../../../opt/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv,incdir="$ref_dir/../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/e257/hdl"incdir="../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/ec67/hdl"incdir="../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/e257/hdl"
xil_common_vip_pkg.sv,systemverilog,xilinx_vip,../../../../../../opt/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/xil_common_vip_pkg.sv,incdir="$ref_dir/../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/e257/hdl"incdir="../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/ec67/hdl"incdir="../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/e257/hdl"
axi4stream_vip_pkg.sv,systemverilog,xilinx_vip,../../../../../../opt/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv,incdir="$ref_dir/../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/e257/hdl"incdir="../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/ec67/hdl"incdir="../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/e257/hdl"
axi_vip_pkg.sv,systemverilog,xilinx_vip,../../../../../../opt/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/axi_vip_pkg.sv,incdir="$ref_dir/../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/e257/hdl"incdir="../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/ec67/hdl"incdir="../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/e257/hdl"
axi4stream_vip_if.sv,systemverilog,xilinx_vip,../../../../../../opt/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/axi4stream_vip_if.sv,incdir="$ref_dir/../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/e257/hdl"incdir="../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/ec67/hdl"incdir="../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/e257/hdl"
axi_vip_if.sv,systemverilog,xilinx_vip,../../../../../../opt/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/axi_vip_if.sv,incdir="$ref_dir/../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/e257/hdl"incdir="../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/ec67/hdl"incdir="../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/e257/hdl"
clk_vip_if.sv,systemverilog,xilinx_vip,../../../../../../opt/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/clk_vip_if.sv,incdir="$ref_dir/../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/e257/hdl"incdir="../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/ec67/hdl"incdir="../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/e257/hdl"
rst_vip_if.sv,systemverilog,xilinx_vip,../../../../../../opt/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/rst_vip_if.sv,incdir="$ref_dir/../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/e257/hdl"incdir="../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/ec67/hdl"incdir="../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/e257/hdl"
UART_TEST.v,verilog,xil_defaultlib,../../../bd/UART_TEST/sim/UART_TEST.v,incdir="$ref_dir/../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/e257/hdl"incdir="../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/ec67/hdl"incdir="../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/e257/hdl"
axi_infrastructure_v1_1_vl_rfs.v,verilog,axi_infrastructure_v1_1_0,../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v,incdir="$ref_dir/../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/e257/hdl"incdir="../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/ec67/hdl"incdir="../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/e257/hdl"
axi_vip_v1_1_vl_rfs.sv,systemverilog,axi_vip_v1_1_7,../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/ce6c/hdl/axi_vip_v1_1_vl_rfs.sv,incdir="$ref_dir/../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/e257/hdl"incdir="../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/ec67/hdl"incdir="../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/e257/hdl"
zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv,systemverilog,zynq_ultra_ps_e_vip_v1_0_7,../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/e257/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv,incdir="$ref_dir/../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/e257/hdl"incdir="../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/ec67/hdl"incdir="../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/e257/hdl"
UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v,verilog,xil_defaultlib,../../../bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v,incdir="$ref_dir/../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/e257/hdl"incdir="../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/ec67/hdl"incdir="../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/e257/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
