
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000017                       # Number of seconds simulated (Second)
simTicks                                     16961000                       # Number of ticks simulated (Tick)
finalTick                                    16961000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.08                       # Real time elapsed on the host (Second)
hostTickRate                                220987349                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8522664                       # Number of bytes of host memory used (Byte)
simInsts                                        11492                       # Number of instructions simulated (Count)
simOps                                          20758                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   149568                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     270144                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                           33894                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                          20315                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                       3                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                         17399                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                    33                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined                9939                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined            13300                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                  2                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples              19403                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              0.896717                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             1.816908                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                    14408     74.26%     74.26% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                     1034      5.33%     79.59% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                      903      4.65%     84.24% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                      675      3.48%     87.72% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                      785      4.05%     91.76% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                      598      3.08%     94.85% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                      680      3.50%     98.35% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                      236      1.22%     99.57% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                       84      0.43%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total                19403                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                    174     82.08%     82.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%     82.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%     82.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%     82.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%     82.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%     82.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%     82.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%     82.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%     82.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%     82.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%     82.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     0      0.00%     82.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     82.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                     0      0.00%     82.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%     82.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                     0      0.00%     82.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                    0      0.00%     82.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%     82.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     82.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                   0      0.00%     82.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%     82.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%     82.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%     82.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                0      0.00%     82.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     82.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     82.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     82.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     82.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     82.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     82.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     82.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     82.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     82.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     82.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     82.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     82.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     82.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     82.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     82.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     82.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     82.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     82.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     82.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     82.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     82.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     82.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                    22     10.38%     92.45% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                   16      7.55%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass           43      0.25%      0.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu        14149     81.32%     81.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult           24      0.14%     81.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv            7      0.04%     81.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd            0      0.00%     81.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     81.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt            0      0.00%     81.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     81.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     81.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     81.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     81.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     81.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd            0      0.00%     81.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     81.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu            0      0.00%     81.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            0      0.00%     81.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt            0      0.00%     81.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc            0      0.00%     81.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     81.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     81.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift            0      0.00%     81.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     81.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     81.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     81.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd            0      0.00%     81.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     81.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     81.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt            0      0.00%     81.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv            0      0.00%     81.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     81.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult            0      0.00%     81.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     81.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     81.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     81.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     81.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     81.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     81.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     81.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     81.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     81.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     81.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     81.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     81.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     81.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     81.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     81.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     81.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead         1896     10.90%     92.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite         1276      7.33%     99.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead            0      0.00%     99.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite            4      0.02%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total         17399                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        0.513336                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                                212                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.012185                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads                   54438                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites                  30265                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses          16464                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                        8                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                       8                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses               4                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                      17564                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                           4                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                            16836                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                         1814                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                      563                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                              3052                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                          1798                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                        1238                       # Number of stores executed (Count)
system.cpu0.numRate                          0.496725                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                            156                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                          14491                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.committedInsts                       5746                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                        10379                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              5.898712                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         5.898712                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              0.169529                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         0.169529                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                     21638                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                    13219                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                          4                       # Number of floating regfile reads (Count)
system.cpu0.ccRegfileReads                       8920                       # number of cc regfile reads (Count)
system.cpu0.ccRegfileWrites                      5334                       # number of cc regfile writes (Count)
system.cpu0.miscRegfileReads                     7413                       # number of misc regfile reads (Count)
system.cpu0.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu0.MemDepUnit__0.insertedLoads          2074                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores         1375                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads           21                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores            3                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups                   3316                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted             2459                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect              481                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups                1444                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBHits                    762                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.527701                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                    297                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                 2                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups            100                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits                12                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses              88                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted           40                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts           9765                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls              1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts              352                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples        17943                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     0.578443                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     1.496202                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0          14503     80.83%     80.83% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1           1012      5.64%     86.47% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2            629      3.51%     89.97% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3            793      4.42%     94.39% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4            405      2.26%     96.65% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5            137      0.76%     97.41% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6            104      0.58%     97.99% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7             79      0.44%     98.43% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8            281      1.57%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total        17943                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted                5746                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted                 10379                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                       2022                       # Number of memory references committed (Count)
system.cpu0.commit.loads                         1080                       # Number of loads committed (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                      1317                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                         0                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                      10266                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls                  113                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu         8343     80.38%     80.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult            7      0.07%     80.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv            7      0.07%     80.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead         1080     10.41%     90.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite          942      9.08%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total        10379                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples          281                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.dcache.demandHits::cpu0.data         2360                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total             2360                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data         2360                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total            2360                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data          184                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total            184                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data          184                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total           184                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data     10844500                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total     10844500                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data     10844500                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total     10844500                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data         2544                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total         2544                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data         2544                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total         2544                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.072327                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.072327                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.072327                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.072327                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 58937.500000                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.demandAvgMissLatency::total 58937.500000                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 58937.500000                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMissLatency::total 58937.500000                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.blockedCycles::no_mshrs          192                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs            4                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs            48                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks            1                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total                1                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data           47                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total           47                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data           47                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total           47                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data          137                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total          137                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data          137                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total          137                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data      8663000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total      8663000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data      8663000                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total      8663000                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.053852                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.053852                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.053852                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.053852                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 63233.576642                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 63233.576642                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 63233.576642                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 63233.576642                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.replacements                     1                       # number of replacements (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data         1495                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total           1495                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data          107                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total          107                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data      5931000                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total      5931000                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data         1602                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total         1602                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.066792                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.066792                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 55429.906542                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 55429.906542                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data           47                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total           47                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data           60                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data      3826500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total      3826500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.037453                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.037453                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data        63775                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total        63775                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data          865                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total           865                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data           77                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total           77                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data      4913500                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total      4913500                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data          942                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total          942                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.081741                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.081741                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 63811.688312                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 63811.688312                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data           77                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total           77                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data      4836500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total      4836500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.081741                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.081741                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 62811.688312                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 62811.688312                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     16961000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse           79.741086                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs                2497                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs               137                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             18.226277                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             128500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data    79.741086                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.155744                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.155744                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024          136                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0           58                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1           78                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024     0.265625                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses              5225                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses             5225                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     16961000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                   10400                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles                 5101                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                     3167                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles                  354                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                   381                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved                 852                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                  159                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts                 22929                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                  823                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     16961000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     16961000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.fetch.icacheStallCycles             10500                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                         14542                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                       3316                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches              1071                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                         8038                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                   1076                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                  42                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles          264                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.pendingQuiesceStallCycles           21                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu0.fetch.cacheLines                     2006                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                  258                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples             19403                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             1.318611                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            2.808571                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0                   15543     80.11%     80.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                     123      0.63%     80.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                     186      0.96%     81.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                     180      0.93%     82.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                     256      1.32%     83.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                     188      0.97%     84.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                     310      1.60%     86.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                     210      1.08%     87.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                    2407     12.41%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total               19403                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.097834                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       0.429043                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.icache.demandHits::cpu0.inst         1630                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total             1630                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst         1630                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total            1630                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst          376                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total            376                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst          376                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total           376                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst     21967000                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total     21967000                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst     21967000                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total     21967000                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst         2006                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total         2006                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst         2006                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total         2006                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.187438                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.187438                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.187438                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.187438                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 58422.872340                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.demandAvgMissLatency::total 58422.872340                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 58422.872340                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMissLatency::total 58422.872340                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.blockedCycles::no_mshrs           23                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs            1                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs            23                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks           28                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total               28                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu0.inst          100                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          100                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu0.inst          100                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          100                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst          276                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total          276                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst          276                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total          276                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst     17207500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total     17207500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst     17207500                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total     17207500                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.137587                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.137587                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.137587                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.137587                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 62346.014493                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 62346.014493                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 62346.014493                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 62346.014493                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.replacements                    28                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst         1630                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total           1630                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst          376                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total          376                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst     21967000                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total     21967000                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst         2006                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total         2006                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.187438                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.187438                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 58422.872340                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 58422.872340                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu0.inst          100                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          100                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst          276                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total          276                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst     17207500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total     17207500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.137587                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.137587                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 62346.014493                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 62346.014493                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED     16961000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          122.433531                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs                1906                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs               276                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs              6.905797                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              62500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   122.433531                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.239128                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.239128                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          248                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0          172                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1           76                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024     0.484375                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses              4288                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses             4288                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     16961000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                      381                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                      1157                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                      14                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts                 20318                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                  29                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                    2074                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                   1375                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                    3                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                        1                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                      12                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents            17                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect            35                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect          354                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts                 389                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit                   16671                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount                  16468                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                    11255                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                    17655                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       0.485868                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.637496                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     16961000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     16961000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                        196                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                    994                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                   6                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                 17                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                   433                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                     2                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples              1080                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean             8.752778                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev           26.006291                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9                  1029     95.28%     95.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19                   1      0.09%     95.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29                   1      0.09%     95.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49                   1      0.09%     95.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79                   1      0.09%     95.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89                   1      0.09%     95.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119                 4      0.37%     96.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129                17      1.57%     97.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139                23      2.13%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149                 1      0.09%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159                 1      0.09%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value             158                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total                1080                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses                   1829                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                   1238                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                       43                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                       13                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     16961000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                   2056                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                       87                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     16961000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON     16961000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                   381                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                   10698                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles                   1319                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles            54                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                     3205                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles                 3746                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts                 22070                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents                   10                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents                    68                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.SQFullEvents                  3643                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.renamedOperands              26042                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                      55338                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                   30590                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                        4                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps                11912                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                   14130                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                      6                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                  5                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                     1164                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                           37637                       # The number of ROB reads (Count)
system.cpu0.rob.writes                          41754                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                    5746                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                     10379                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                   11                       # Number of system calls (Count)
system.cpu1.numCycles                           33923                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                          20334                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                       3                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                         17410                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                    31                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined                9941                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined            13335                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                  1                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples              19416                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              0.896683                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             1.817373                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                    14422     74.28%     74.28% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                     1031      5.31%     79.59% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                      903      4.65%     84.24% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                      673      3.47%     87.71% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                      786      4.05%     91.75% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                      602      3.10%     94.85% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                      677      3.49%     98.34% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                      238      1.23%     99.57% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                       84      0.43%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total                19416                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                    172     81.90%     81.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%     81.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%     81.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%     81.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%     81.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%     81.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%     81.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%     81.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%     81.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%     81.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%     81.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0      0.00%     81.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%     81.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     0      0.00%     81.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%     81.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     0      0.00%     81.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%     81.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%     81.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%     81.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%     81.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%     81.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%     81.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%     81.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0      0.00%     81.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     81.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     81.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     81.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     81.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     81.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%     81.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     81.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     81.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     81.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     81.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     81.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     81.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     81.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     81.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     81.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     81.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     81.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     81.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     81.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     81.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     81.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     81.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                    22     10.48%     92.38% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                   16      7.62%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass           42      0.24%      0.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu        14158     81.32%     81.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult           24      0.14%     81.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv            7      0.04%     81.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd            0      0.00%     81.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     81.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt            0      0.00%     81.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     81.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     81.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     81.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     81.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     81.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd            0      0.00%     81.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     81.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu            0      0.00%     81.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     81.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt            0      0.00%     81.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc            0      0.00%     81.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     81.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     81.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift            0      0.00%     81.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     81.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     81.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     81.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd            0      0.00%     81.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     81.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     81.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     81.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     81.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     81.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult            0      0.00%     81.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     81.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     81.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     81.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     81.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     81.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     81.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     81.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     81.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     81.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     81.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     81.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     81.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     81.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     81.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     81.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     81.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead         1898     10.90%     92.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite         1277      7.33%     99.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead            0      0.00%     99.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite            4      0.02%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total         17410                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        0.513221                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                                210                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.012062                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads                   54469                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites                  30286                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses          16479                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                        8                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                       8                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses               4                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                      17574                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                           4                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                            16852                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                         1816                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                      558                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                              3055                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                          1798                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                        1239                       # Number of stores executed (Count)
system.cpu1.numRate                          0.496772                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                            154                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                          14507                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.committedInsts                       5746                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                        10379                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                              5.903759                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                         5.903759                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              0.169384                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         0.169384                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                     21656                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                    13231                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                          4                       # Number of floating regfile reads (Count)
system.cpu1.ccRegfileReads                       8920                       # number of cc regfile reads (Count)
system.cpu1.ccRegfileWrites                      5334                       # number of cc regfile writes (Count)
system.cpu1.miscRegfileReads                     7419                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads          2077                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores         1376                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads           21                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores            3                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups                   3318                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted             2461                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect              481                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups                1444                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBHits                    762                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.527701                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                    297                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                 2                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups            100                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                12                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses              88                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted           40                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts           9762                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls              1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts              351                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples        17956                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     0.578024                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     1.495741                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0          14516     80.84%     80.84% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1           1012      5.64%     86.48% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2            629      3.50%     89.98% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3            793      4.42%     94.40% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4            405      2.26%     96.65% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5            137      0.76%     97.42% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6            104      0.58%     98.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7             79      0.44%     98.44% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8            281      1.56%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total        17956                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted                5746                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted                 10379                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                       2022                       # Number of memory references committed (Count)
system.cpu1.commit.loads                         1080                       # Number of loads committed (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                      1317                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                         0                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                      10266                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls                  113                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu         8343     80.38%     80.38% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult            7      0.07%     80.45% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv            7      0.07%     80.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead         1080     10.41%     90.92% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite          942      9.08%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total        10379                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples          281                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.dcache.demandHits::cpu1.data         2362                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total             2362                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data         2362                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total            2362                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data          184                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total            184                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data          184                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total           184                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu1.data     10892500                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total     10892500                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu1.data     10892500                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total     10892500                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data         2546                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total         2546                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data         2546                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total         2546                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.072270                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.072270                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.072270                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.072270                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu1.data 59198.369565                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.demandAvgMissLatency::total 59198.369565                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu1.data 59198.369565                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMissLatency::total 59198.369565                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.blockedCycles::no_mshrs          214                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs            4                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs     53.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.demandMshrHits::cpu1.data           47                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total           47                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu1.data           47                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total           47                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu1.data          137                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total          137                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.data          137                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total          137                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu1.data      8708500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total      8708500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.data      8708500                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total      8708500                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu1.data     0.053810                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.053810                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.data     0.053810                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.053810                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu1.data 63565.693431                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 63565.693431                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.data 63565.693431                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 63565.693431                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.replacements                     0                       # number of replacements (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data         1497                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total           1497                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data          107                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total          107                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu1.data      5963000                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total      5963000                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data         1604                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total         1604                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.066708                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.066708                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu1.data 55728.971963                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 55728.971963                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu1.data           47                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total           47                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu1.data           60                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu1.data      3856000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total      3856000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu1.data     0.037406                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.037406                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu1.data 64266.666667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 64266.666667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu1.data          865                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total           865                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data           77                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total           77                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu1.data      4929500                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total      4929500                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu1.data          942                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total          942                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.081741                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.081741                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu1.data 64019.480519                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 64019.480519                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrMisses::cpu1.data           77                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total           77                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu1.data      4852500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total      4852500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu1.data     0.081741                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.081741                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu1.data 63019.480519                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 63019.480519                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     16961000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse           79.645897                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs                2499                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs               137                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs             18.240876                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick             138500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data    79.645897                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.155558                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.155558                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024          137                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::0           59                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::1           78                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.267578                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses              5229                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses             5229                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     16961000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                   10407                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles                 5105                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                     3171                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles                  354                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                   379                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved                 852                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                  159                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts                 22968                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                  823                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     16961000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     16961000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.fetch.icacheStallCycles             10525                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                         14568                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                       3318                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches              1071                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                         8047                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                   1072                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                  41                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles          260                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.pendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu1.fetch.cacheLines                     2007                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                  258                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples             19416                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             1.319685                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            2.809303                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                   15550     80.09%     80.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                     123      0.63%     80.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                     186      0.96%     81.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                     180      0.93%     82.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                     258      1.33%     83.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                     188      0.97%     84.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                     311      1.60%     86.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                     210      1.08%     87.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                    2410     12.41%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total               19416                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.097810                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       0.429443                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.icache.demandHits::cpu1.inst         1631                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total             1631                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst         1631                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total            1631                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst          376                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            376                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst          376                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           376                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu1.inst     22013000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total     22013000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu1.inst     22013000                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total     22013000                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst         2007                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total         2007                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst         2007                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total         2007                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.187344                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.187344                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.187344                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.187344                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu1.inst 58545.212766                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.demandAvgMissLatency::total 58545.212766                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMissLatency::cpu1.inst 58545.212766                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMissLatency::total 58545.212766                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.blockedCycles::no_mshrs           23                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            1                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs            23                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks           28                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total               28                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::cpu1.inst          100                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total          100                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu1.inst          100                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total          100                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu1.inst          276                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total          276                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu1.inst          276                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total          276                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu1.inst     17233000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total     17233000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu1.inst     17233000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total     17233000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu1.inst     0.137519                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.137519                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu1.inst     0.137519                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.137519                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu1.inst 62438.405797                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 62438.405797                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu1.inst 62438.405797                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 62438.405797                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.replacements                    28                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst         1631                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total           1631                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst          376                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          376                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu1.inst     22013000                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total     22013000                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst         2007                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total         2007                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.187344                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.187344                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu1.inst 58545.212766                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 58545.212766                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu1.inst          100                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total          100                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu1.inst          276                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total          276                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu1.inst     17233000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total     17233000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu1.inst     0.137519                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.137519                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu1.inst 62438.405797                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 62438.405797                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED     16961000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          122.159550                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs                1907                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               276                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs              6.909420                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick              67500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   122.159550                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.238593                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.238593                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          248                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::0          172                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::1           76                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.484375                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses              4290                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses             4290                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     16961000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                      379                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                      1159                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                      14                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts                 20337                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                  29                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                    2077                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                   1376                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                    3                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                        1                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                      12                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents            17                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect            35                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect          353                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                 388                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                   16686                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount                  16483                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                    11268                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                    17676                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       0.485895                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.637475                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     16961000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     16961000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                        196                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                    997                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   6                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                 17                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                   434                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                     2                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples              1080                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean             8.789815                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev           26.208038                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9                  1029     95.28%     95.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19                   1      0.09%     95.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29                   1      0.09%     95.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39                   1      0.09%     95.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79                   1      0.09%     95.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89                   1      0.09%     95.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119                 4      0.37%     96.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129                15      1.39%     97.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139                22      2.04%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149                 4      0.37%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159                 1      0.09%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value             158                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total                1080                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses                   1831                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                   1239                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                       42                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                       14                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     16961000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                   2056                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                       89                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     16961000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON     16961000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                   379                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                   10707                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles                   1323                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles            54                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                     3207                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles                 3746                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts                 22093                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents                   10                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents                    68                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.SQFullEvents                  3643                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.renamedOperands              26076                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                      55426                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                   30632                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                        4                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps                11912                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                   14148                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                      6                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                  5                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                     1164                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                           37660                       # The number of ROB reads (Count)
system.cpu1.rob.writes                          41770                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                    5746                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                     10379                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.workload.numSyscalls                   11                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu0.inst                     3                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu0.data                     1                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.inst                     3                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.data                     1                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                         8                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu0.inst                    3                       # number of overall hits (Count)
system.l2.overallHits::cpu0.data                    1                       # number of overall hits (Count)
system.l2.overallHits::cpu1.inst                    3                       # number of overall hits (Count)
system.l2.overallHits::cpu1.data                    1                       # number of overall hits (Count)
system.l2.overallHits::total                        8                       # number of overall hits (Count)
system.l2.demandMisses::cpu0.inst                 273                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu0.data                 136                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.inst                 273                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.data                 136                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                     818                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu0.inst                273                       # number of overall misses (Count)
system.l2.overallMisses::cpu0.data                136                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.inst                273                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.data                136                       # number of overall misses (Count)
system.l2.overallMisses::total                    818                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu0.inst       16759500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu0.data        8444000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu1.inst       16786000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu1.data        8491000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total           50480500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu0.inst      16759500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu0.data       8444000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu1.inst      16786000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu1.data       8491000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total          50480500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu0.inst               276                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu0.data               137                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.inst               276                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.data               137                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                   826                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.inst              276                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.data              137                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.inst              276                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.data              137                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                  826                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu0.inst          0.989130                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu0.data          0.992701                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.inst          0.989130                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.data          0.992701                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.990315                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu0.inst         0.989130                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu0.data         0.992701                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.inst         0.989130                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.data         0.992701                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.990315                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu0.inst 61390.109890                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu0.data 62088.235294                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu1.inst 61487.179487                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu1.data 62433.823529                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::total    61712.102689                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu0.inst 61390.109890                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu0.data 62088.235294                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu1.inst 61487.179487                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu1.data 62433.823529                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::total   61712.102689                       # average overall miss latency ((Cycle/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.demandMshrMisses::cpu0.inst             273                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu0.data             136                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu1.inst             273                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu1.data             136                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                 818                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.inst            273                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.data            136                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu1.inst            273                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu1.data            136                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total                818                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu0.inst     14029500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu0.data      7084000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu1.inst     14056000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu1.data      7131000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total       42300500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.inst     14029500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.data      7084000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu1.inst     14056000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu1.data      7131000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total      42300500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu0.inst      0.989130                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu0.data      0.992701                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu1.inst      0.989130                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu1.data      0.992701                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.990315                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.inst     0.989130                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.data     0.992701                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu1.inst     0.989130                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu1.data     0.992701                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.990315                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu0.inst 51390.109890                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu0.data 52088.235294                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu1.inst 51487.179487                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu1.data 52433.823529                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::total 51712.102689                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu0.inst 51390.109890                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu0.data 52088.235294                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu1.inst 51487.179487                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu1.data 52433.823529                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::total 51712.102689                       # average overall mshr miss latency ((Cycle/Count))
system.l2.replacements                              1                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu0.inst              3                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu1.inst              3                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                  6                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu0.inst          273                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu1.inst          273                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              546                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu0.inst     16759500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu1.inst     16786000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     33545500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu0.inst          276                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu1.inst          276                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            552                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu0.inst     0.989130                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu1.inst     0.989130                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.989130                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu0.inst 61390.109890                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu1.inst 61487.179487                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 61438.644689                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu0.inst          273                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu1.inst          273                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          546                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu0.inst     14029500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu1.inst     14056000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     28085500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu0.inst     0.989130                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu1.inst     0.989130                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.989130                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu0.inst 51390.109890                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu1.inst 51487.179487                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 51438.644689                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.misses::cpu0.data              77                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu1.data              77                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                 154                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu0.data      4719000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu1.data      4736500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total        9455500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu0.data            77                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu1.data            77                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total               154                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu0.data             1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu1.data             1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total                 1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu0.data 61285.714286                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu1.data 61512.987013                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 61399.350649                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu0.data           77                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu1.data           77                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total             154                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu0.data      3949000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu1.data      3966500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total      7915500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu1.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total             1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu0.data 51285.714286                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu1.data 51512.987013                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 51399.350649                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu0.data             1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu1.data             1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total                 2                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu0.data           59                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu1.data           59                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total             118                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu0.data      3725000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu1.data      3754500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total      7479500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu0.data           60                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu1.data           60                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total           120                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu0.data     0.983333                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu1.data     0.983333                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.983333                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu0.data 63135.593220                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu1.data 63635.593220                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 63385.593220                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu0.data           59                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu1.data           59                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total          118                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu0.data      3135000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu1.data      3164500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total      6299500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu0.data     0.983333                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu1.data     0.983333                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.983333                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu0.data 53135.593220                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu1.data 53635.593220                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 53385.593220                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks           56                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total               56                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks           56                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total           56                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks            1                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total                1                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks            1                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total            1                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     16961000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                   423.241813                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                          883                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                        818                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.079462                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       52000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::cpu0.inst      132.275700                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.data       79.541481                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.inst      131.976366                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.data       79.448267                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::cpu0.inst            0.064588                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.data            0.038839                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.inst            0.064442                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.data            0.038793                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.206661                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024            817                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  474                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  343                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.398926                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                       4350                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                      4350                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     16961000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.bytesRead::cpu0.inst           17472                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu0.data            8704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu1.inst           17472                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu1.data            8704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total               52352                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu0.inst        17472                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu1.inst        17472                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total           34944                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.numReads::cpu0.inst              273                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu0.data              136                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu1.inst              273                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu1.data              136                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total                  818                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu0.inst         1030127941                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu0.data          513177289                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu1.inst         1030127941                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu1.data          513177289                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total             3086610459                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu0.inst     1030127941                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu1.inst     1030127941                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total         2060255881                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu0.inst        1030127941                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu0.data         513177289                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu1.inst        1030127941                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu1.data         513177289                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total            3086610459                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     16961000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 664                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                154                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               154                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            664                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         1636                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total         1636                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    1636                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port        52352                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total        52352                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    52352                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               1029                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     1029    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 1029                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     16961000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer4.occupancy             1278432                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            4090000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           1029                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp                672                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty            1                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean           56                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict                1                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq               154                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp              154                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            552                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq           120                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port          580                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port          275                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port          580                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port          274                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                   1709                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port        19456                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port         8832                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port        19456                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port         8768                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                   56512                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                               1                       # Total snoops (Count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples               827                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.003628                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.060156                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                     824     99.64%     99.64% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                       3      0.36%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::5                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::6                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::7                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::8                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total                 827                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     16961000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy             498500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            414000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy            205500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer4.occupancy            414000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer5.occupancy            205500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests           883                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests           59                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               1                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
