m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Altera_SDRAM_Controller/user/modelsim
T_opt
!s110 1741262726
V[B9]>iPYF^IB1QE1OK5dD1
04 13 4 work tb_sdram_init fast 0
=1-b445069ea0ef-67c98f85-36f-6214
o-quiet -auto_acc_if_foreign -work work -L altera_lib -L work
n@_opt
OL;O;10.4;61
vclk_gen
!s110 1741262724
!i10b 1
!s100 zn<Un[PzJaej5E9;bGJVJ3
IkR9CehIaj1:8?n_]735?m3
Z1 VDg1SIo80bB@j0V0VzS_@n1
R0
w1741249612
8C:/Altera_SDRAM_Controller/user/ip/clk_gen/clk_gen.v
FC:/Altera_SDRAM_Controller/user/ip/clk_gen/clk_gen.v
L0 39
Z2 OL;L;10.4;61
r1
!s85 0
31
!s108 1741262724.808000
!s107 C:/Altera_SDRAM_Controller/user/ip/clk_gen/clk_gen.v|
!s90 -reportprogress|300|-work|work|C:/Altera_SDRAM_Controller/user/ip/clk_gen/clk_gen.v|
!i113 0
Z3 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
vsdram_init
Z4 !s110 1741262725
!i10b 1
!s100 e6lE`cMcBz6fZ>;8MeRi62
IcFfT81ijT<[c][NLPaKCb2
R1
R0
w1741259961
8C:/Altera_SDRAM_Controller/user/src/sdram_init.v
FC:/Altera_SDRAM_Controller/user/src/sdram_init.v
L0 1
R2
r1
!s85 0
31
!s108 1741262724.983000
!s107 C:/Altera_SDRAM_Controller/user/src/sdram_init.v|
!s90 -reportprogress|300|-work|work|C:/Altera_SDRAM_Controller/user/src/sdram_init.v|
!i113 0
R3
vtb_sdram_init
R4
!i10b 1
!s100 A^SJ95Fe[IF5?RZKJNNaH3
ImCJMH:7S?ojCdPM@hmdhG0
R1
R0
w1741261989
8C:/Altera_SDRAM_Controller/user/sim/tb_sdram_init.v
FC:/Altera_SDRAM_Controller/user/sim/tb_sdram_init.v
L0 2
R2
r1
!s85 0
31
!s108 1741262725.209000
!s107 C:/Altera_SDRAM_Controller/user/sim/tb_sdram_init.v|
!s90 -reportprogress|300|-work|work|C:/Altera_SDRAM_Controller/user/sim/tb_sdram_init.v|
!i113 0
R3
