Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 18:17:18 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_utilization -file postRoute.utilization.rpt
| Design       : LU8PEEng
| Device       : xcku035
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 16292 |     0 |    203128 |  8.02 |
|   LUT as Logic             | 16211 |     0 |    203128 |  7.98 |
|   LUT as Memory            |    81 |     0 |    112800 |  0.07 |
|     LUT as Distributed RAM |     0 |     0 |           |       |
|     LUT as Shift Register  |    81 |     0 |           |       |
| CLB Registers              |  5408 |     0 |    406256 |  1.33 |
|   Register as Flip Flop    |  4832 |     0 |    406256 |  1.18 |
|   Register as Latch        |   576 |     0 |    406256 |  0.14 |
| CARRY8                     |   394 |     0 |     30300 |  1.30 |
| F7 Muxes                   |    95 |     0 |    121200 |  0.07 |
| F8 Muxes                   |     0 |     0 |     60600 |  0.00 |
| F9 Muxes                   |     0 |     0 |     30300 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 576   |          Yes |           - |        Reset |
| 124   |          Yes |         Set |            - |
| 4708  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+-------------------------------------------------------------+-----------+-------+-----------+-------+
|                          Site Type                          |    Used   | Fixed | Available | Util% |
+-------------------------------------------------------------+-----------+-------+-----------+-------+
| CLB                                                         |      2534 |     0 |     30300 |  8.36 |
|   CLBL                                                      |      1230 |     0 |           |       |
|   CLBM                                                      |      1304 |     0 |           |       |
| LUT as Logic                                                |     16211 |     0 |    203128 |  7.98 |
|   using O5 output only                                      |        90 |       |           |       |
|   using O6 output only                                      |     13586 |       |           |       |
|   using O5 and O6                                           |      2535 |       |           |       |
| LUT as Memory                                               |        81 |     0 |    112800 |  0.07 |
|   LUT as Distributed RAM                                    |         0 |     0 |           |       |
|   LUT as Shift Register                                     |        81 |     0 |           |       |
|     using O5 output only                                    |         0 |       |           |       |
|     using O6 output only                                    |        57 |       |           |       |
|     using O5 and O6                                         |        24 |       |           |       |
| LUT Flip Flop Pairs                                         |     16965 |     0 |    203128 |  8.35 |
|   fully used LUT-FF pairs                                   |      2891 |       |           |       |
|   LUT-FF pairs with unused LUT                              |       763 |       |           |       |
|   LUT-FF pairs with unused Flip Flop                        |     13311 |       |           |       |
| Unique Control Sets                                         |       146 |       |           |       |
| Minimum number of registers lost to control set restriction | 120(Lost) |       |           |       |
+-------------------------------------------------------------+-----------+-------+-----------+-------+


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   23 |     0 |       540 |  4.25 |
|   RAMB36/FIFO*    |   22 |     0 |       540 |  4.07 |
|     RAMB36E2 only |   22 |       |           |       |
|   RAMB18          |    2 |     0 |      1080 |  0.18 |
|     RAMB18E2 only |    2 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   16 |     0 |      1700 |  0.94 |
|   DSP48E2 only |   16 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |  216 |     0 |       520 | 41.53 |
| HPIOB            |  165 |     0 |       416 | 39.66 |
|   INPUT          |   93 |       |           |       |
|   OUTPUT         |   72 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HRIO             |   51 |     0 |       104 | 49.03 |
|   INPUT          |   21 |       |           |       |
|   OUTPUT         |   30 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOBDIFFINBUF   |    0 |     0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HRIODIFFINBUF    |    0 |     0 |        48 |  0.00 |
| HRIODIFFOUTBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        80 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       520 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        80 |  0.00 |
| RIU_OR           |    0 |     0 |        40 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    3 |     0 |       240 |  1.25 |
|   BUFGCE             |    3 |     0 |           |       |
| BUFG_GT_SYNC         |    0 |     0 |        55 |  0.00 |
| BUFG_GT              |    0 |     0 |       120 |  0.00 |
| PLLE3_ADV            |    0 |     0 |        20 |  0.00 |
| MMCME3_ADV           |    0 |     0 |        10 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE3_CHANNEL   |    0 |     0 |        20 |  0.00 |
| GTHE3_COMMON    |    0 |     0 |         5 |  0.00 |
| IBUFDS_GTE3     |    0 |     0 |         5 |  0.00 |
| OBUFDS_GTE3     |    0 |     0 |         5 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |         5 |  0.00 |
| PCIE_3_1        |    0 |     0 |         3 |  0.00 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| BSCANE2   |    0 |     0 |         4 |  0.00 |
| EFUSE_USR |    0 |     0 |         1 |  0.00 |
+-----------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 8321 |                 CLB |
| LUT5     | 4788 |                 CLB |
| FDRE     | 4708 |            Register |
| LUT3     | 2345 |                 CLB |
| LUT4     | 1958 |                 CLB |
| LUT2     | 1091 |                 CLB |
| LDCE     |  576 |            Register |
| CARRY8   |  394 |                 CLB |
| LUT1     |  243 |                 CLB |
| FDSE     |  124 |            Register |
| INBUF    |  114 |                 I/O |
| IBUFCTRL |  114 |              Others |
| OBUF     |  102 |                 I/O |
| MUXF7    |   95 |                 CLB |
| SRL16E   |   93 |                 CLB |
| RAMB36E2 |   22 |           Block Ram |
| DSP48E2  |   16 |          Arithmetic |
| SRLC32E  |   12 |                 CLB |
| BUFGCE   |    3 |               Clock |
| RAMB18E2 |    2 |           Block Ram |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


