Oh no...

Cycle: 3
MARS instruction number: 4	Instruction: srl $2,$1,0
Expected:	Register Write to Reg: 0x02 Val: 0xFEDBCA98
Got     :	Register Write to Reg: 0x02 Val: 0x00000000
Incorrect write

Cycle: 4
MARS instruction number: 5	Instruction: srl $2,$1,1
Expected:	Register Write to Reg: 0x02 Val: 0x7F6DE54C
Got     :	Register Write to Reg: 0x02 Val: 0x00000000
Incorrect write

Cycle: 5
MARS instruction number: 6	Instruction: srl $2,$1,2
Expected:	Register Write to Reg: 0x02 Val: 0x3FB6F2A6
Got     :	Register Write to Reg: 0x02 Val: 0x00000000
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


