INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/endle/Desktop/VHDL/BCD to SSD_dataflow_with testbench/BCD to SSD_dataflow_with testbench.srcs/sources_1/new/BCD to SSD_dataflow_with testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bcd2ssd'
