#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Sep 10 18:05:29 2024
# Process ID: 12640
# Current directory: Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.runs/impl_1
# Command line: vivado.exe -log top_design.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_design.tcl -notrace
# Log file: Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.runs/impl_1/top_design.vdi
# Journal file: Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.runs/impl_1\vivado.jou
# Running On: SaverZY, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 24, Host memory: 68518 MB
#-----------------------------------------------------------
source top_design.tcl -notrace
Command: link_design -top top_design -part xc7a75tfgg484-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a75tfgg484-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 899.148 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc]
WARNING: [Vivado 12-584] No ports matched 'key[1]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'key[2]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'key[3]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'key[4]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'beep'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sd_miso_DAT0'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sd_mosi_CMD'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sd_clk'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sd_cs_DAT3'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sd_DAT1'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sd_DAT2'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_RXD'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_TXD'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vn_in'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'VGA_VSYNC'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_HSYNC'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_D[0]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:69]
CRITICAL WARNING: [Common 17-161] Invalid option value '//VGA' specified for 'objects'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'VGA_D[1]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:70]
CRITICAL WARNING: [Common 17-161] Invalid option value '//VGA' specified for 'objects'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'VGA_D[2]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:71]
CRITICAL WARNING: [Common 17-161] Invalid option value '//VGA' specified for 'objects'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'VGA_HSYNC'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_VSYNC'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_D[2]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_D[1]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_D[0]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_p[0]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_p[1]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_p[2]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_p[2]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_p[1]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_p[0]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_clk_p'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_clk_p_A'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hpdin'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hpdin'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_n_A[1]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_n_A[2]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_n_A[2]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_n_A[1]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_n_A[0]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_clk_n_A'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_clk_n_A'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_p_A[0]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_p_A[1]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_p_A[2]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_p_A[2]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_p_A[1]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_p_A[0]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_clk_p_A'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_clk_p_A'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hpdin'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hpdin'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_n_A[1]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_n_A[2]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_n_A[2]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_n_A[1]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_n_A[0]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_clk_n_A'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_clk_n_A'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_pclk'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:122]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports cam_pclk]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:122]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-507] No nets matched 'cam_pclk_IBUF'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_pclk'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_rst_n'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_pwdn'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_data[0]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_data[1]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_data[2]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_data[3]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_data[4]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_data[5]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_data[6]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_data[7]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_vsync'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_href'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_scl'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_sda'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rst_n'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rxc'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rx_ctl'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rxd[0]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:144]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rxd[1]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:145]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rxd[2]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rxd[3]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_txc'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:149]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:149]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_tx_ctl'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:150]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:150]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_txd[0]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:152]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:152]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_txd[1]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_txd[2]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:154]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:154]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_txd[3]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:155]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:155]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'P1IO[0]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'P1IO[1]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:159]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:159]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'P1IO[2]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:160]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:160]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'P1IO[3]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:161]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:161]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'P1IO[4]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:162]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:162]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'P1IO[5]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:163]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:163]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'P1IO[6]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:164]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:164]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'P1IO[7]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:165]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:165]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'P1IO[8]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:166]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:166]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'P1IO[9]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:167]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:167]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'P1IO[10]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:168]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:168]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'P1IO[11]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:169]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:169]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'P1IO[12]'. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:170]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:170]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:170]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Common 17-14] Message 'Common 17-55' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:170]
Finished Parsing XDC File [Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1032.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

9 Infos, 104 Warnings, 105 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a75t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.537 . Memory (MB): peak = 1056.629 ; gain = 19.945

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 187e276ba

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1611.578 ; gain = 554.949

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 187e276ba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1972.789 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 187e276ba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1972.789 ; gain = 0.000
Phase 1 Initialization | Checksum: 187e276ba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1972.789 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 187e276ba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1972.789 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 187e276ba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1972.789 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 187e276ba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1972.789 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 187e276ba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1972.789 ; gain = 0.000
Retarget | Checksum: 187e276ba
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 187e276ba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1972.789 ; gain = 0.000
Constant propagation | Checksum: 187e276ba
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 240704e65

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1972.789 ; gain = 0.000
Sweep | Checksum: 240704e65
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 240704e65

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1972.789 ; gain = 0.000
BUFG optimization | Checksum: 240704e65
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 240704e65

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1972.789 ; gain = 0.000
Shift Register Optimization | Checksum: 240704e65
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1e398f86f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1972.789 ; gain = 0.000
Post Processing Netlist | Checksum: 1e398f86f
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 13626c78d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1972.789 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1972.789 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 13626c78d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1972.789 ; gain = 0.000
Phase 9 Finalization | Checksum: 13626c78d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1972.789 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               8  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 13626c78d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1972.789 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1972.789 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 13626c78d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1972.789 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 13626c78d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1972.789 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1972.789 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 13626c78d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1972.789 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 104 Warnings, 105 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1972.789 ; gain = 936.105
INFO: [runtcl-4] Executing : report_drc -file top_design_drc_opted.rpt -pb top_design_drc_opted.pb -rpx top_design_drc_opted.rpx
Command: report_drc -file top_design_drc_opted.rpt -pb top_design_drc_opted.pb -rpx top_design_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/F-FPGA/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.runs/impl_1/top_design_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1972.789 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1972.789 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1972.789 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1972.789 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1972.789 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1972.789 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1972.789 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.runs/impl_1/top_design_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a75t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1972.789 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11ec93a0c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1972.789 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1972.789 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10da731ae

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.347 . Memory (MB): peak = 1972.789 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1437e4bac

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.441 . Memory (MB): peak = 1972.789 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1437e4bac

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.443 . Memory (MB): peak = 1972.789 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1437e4bac

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.445 . Memory (MB): peak = 1972.789 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1378fa9a7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.481 . Memory (MB): peak = 1972.789 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1b8927f87

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.506 . Memory (MB): peak = 1972.789 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1b8927f87

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.506 . Memory (MB): peak = 1972.789 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 200da231e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1972.789 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1972.789 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 200da231e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1972.789 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1769fce10

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1972.789 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1769fce10

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1972.789 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1fb7c0899

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1972.789 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 138689e7a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1972.789 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15953db1d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1972.789 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 195238c94

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1972.789 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 15b7d6370

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1972.789 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1198ab132

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1972.789 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1d5bb62bd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1972.789 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1d5bb62bd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1972.789 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 22e76a5dd

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=17.156 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 16df56b42

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1972.789 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 16df56b42

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1972.789 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 22e76a5dd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1972.789 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=17.156. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 22568ffd0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1972.789 ; gain = 0.000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1972.789 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 22568ffd0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1972.789 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 22568ffd0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1972.789 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 22568ffd0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1972.789 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 22568ffd0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1972.789 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1972.789 ; gain = 0.000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1972.789 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 227dd0146

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1972.789 ; gain = 0.000
Ending Placer Task | Checksum: 1590bdf37

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1972.789 ; gain = 0.000
63 Infos, 104 Warnings, 105 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file top_design_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 1972.789 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_design_utilization_placed.rpt -pb top_design_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_design_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1972.789 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1972.789 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1972.789 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1972.789 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1972.789 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1972.789 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1972.789 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1972.789 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.runs/impl_1/top_design_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a75t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1979.082 ; gain = 6.293
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 104 Warnings, 105 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1996.965 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1996.984 ; gain = 0.020
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1996.984 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1996.984 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1996.984 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1996.984 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1996.984 ; gain = 0.020
INFO: [Common 17-1381] The checkpoint 'Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.runs/impl_1/top_design_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a75t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: a378c220 ConstDB: 0 ShapeSum: b5931d17 RouteDB: 0
Post Restoration Checksum: NetGraph: 5455b172 | NumContArr: 219448bf | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1fb3bef6b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2140.867 ; gain = 134.832

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1fb3bef6b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2140.867 ; gain = 134.832

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1fb3bef6b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2140.867 ; gain = 134.832
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 271369d55

Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2211.402 ; gain = 205.367
INFO: [Route 35-416] Intermediate Timing Summary | WNS=17.144 | TNS=0.000  | WHS=-0.114 | THS=-1.927 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00248074 %
  Global Horizontal Routing Utilization  = 0.00291276 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 167
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 160
  Number of Partially Routed Nets     = 7
  Number of Node Overlaps             = 9

Phase 2 Router Initialization | Checksum: 281193f96

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2220.078 ; gain = 214.043

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 281193f96

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2220.078 ; gain = 214.043

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 2f0f7e876

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2220.078 ; gain = 214.043
Phase 3 Initial Routing | Checksum: 2f0f7e876

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2220.078 ; gain = 214.043

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=16.735 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 209839124

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2220.078 ; gain = 214.043
Phase 4 Rip-up And Reroute | Checksum: 209839124

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2220.078 ; gain = 214.043

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 209839124

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2220.078 ; gain = 214.043

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 209839124

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2220.078 ; gain = 214.043
Phase 5 Delay and Skew Optimization | Checksum: 209839124

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2220.078 ; gain = 214.043

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 274c9eed1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2220.078 ; gain = 214.043
INFO: [Route 35-416] Intermediate Timing Summary | WNS=16.819 | TNS=0.000  | WHS=0.183  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 274c9eed1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2220.078 ; gain = 214.043
Phase 6 Post Hold Fix | Checksum: 274c9eed1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2220.078 ; gain = 214.043

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0254602 %
  Global Horizontal Routing Utilization  = 0.056337 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 274c9eed1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2220.078 ; gain = 214.043

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 274c9eed1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2220.078 ; gain = 214.043

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 20c52cbad

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2220.078 ; gain = 214.043

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=16.819 | TNS=0.000  | WHS=0.183  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 20c52cbad

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2220.078 ; gain = 214.043
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 17f8a17ea

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2220.078 ; gain = 214.043
Ending Routing Task | Checksum: 17f8a17ea

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2220.078 ; gain = 214.043

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 104 Warnings, 105 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2220.078 ; gain = 223.094
INFO: [runtcl-4] Executing : report_drc -file top_design_drc_routed.rpt -pb top_design_drc_routed.pb -rpx top_design_drc_routed.rpx
Command: report_drc -file top_design_drc_routed.rpt -pb top_design_drc_routed.pb -rpx top_design_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.runs/impl_1/top_design_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_design_methodology_drc_routed.rpt -pb top_design_methodology_drc_routed.pb -rpx top_design_methodology_drc_routed.rpx
Command: report_methodology -file top_design_methodology_drc_routed.rpt -pb top_design_methodology_drc_routed.pb -rpx top_design_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.runs/impl_1/top_design_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_design_power_routed.rpt -pb top_design_power_summary_routed.pb -rpx top_design_power_routed.rpx
Command: report_power -file top_design_power_routed.rpt -pb top_design_power_summary_routed.pb -rpx top_design_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
96 Infos, 104 Warnings, 105 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_design_route_status.rpt -pb top_design_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_design_timing_summary_routed.rpt -pb top_design_timing_summary_routed.pb -rpx top_design_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_design_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_design_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_design_bus_skew_routed.rpt -pb top_design_bus_skew_routed.pb -rpx top_design_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2224.941 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2224.941 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2224.941 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2224.941 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2224.941 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2224.941 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2224.941 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'Z:/FPGA/Railway_System/Railway_System_V2/hx75_key_7seg.runs/impl_1/top_design_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue Sep 10 18:06:12 2024...
