<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3222" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3222{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_3222{left:103px;bottom:68px;letter-spacing:0.1px;}
#t3_3222{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_3222{left:69px;bottom:1083px;letter-spacing:0.15px;}
#t5_3222{left:69px;bottom:1039px;letter-spacing:0.13px;word-spacing:0.02px;}
#t6_3222{left:210px;bottom:1038px;letter-spacing:-0.09px;}
#t7_3222{left:69px;bottom:999px;letter-spacing:0.13px;}
#t8_3222{left:69px;bottom:975px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t9_3222{left:69px;bottom:950px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ta_3222{left:69px;bottom:924px;}
#tb_3222{left:95px;bottom:927px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#tc_3222{left:95px;bottom:910px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#td_3222{left:69px;bottom:884px;}
#te_3222{left:95px;bottom:888px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tf_3222{left:95px;bottom:871px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tg_3222{left:69px;bottom:844px;}
#th_3222{left:95px;bottom:848px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ti_3222{left:95px;bottom:831px;letter-spacing:-0.21px;word-spacing:-1.29px;}
#tj_3222{left:220px;bottom:831px;}
#tk_3222{left:229px;bottom:831px;letter-spacing:-0.14px;word-spacing:-1.3px;}
#tl_3222{left:95px;bottom:814px;letter-spacing:-0.23px;word-spacing:-0.37px;}
#tm_3222{left:69px;bottom:790px;letter-spacing:-0.15px;word-spacing:-0.92px;}
#tn_3222{left:69px;bottom:773px;letter-spacing:-0.14px;word-spacing:-0.61px;}
#to_3222{left:69px;bottom:756px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tp_3222{left:69px;bottom:732px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tq_3222{left:69px;bottom:715px;letter-spacing:-0.15px;word-spacing:-1.31px;}
#tr_3222{left:69px;bottom:698px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#ts_3222{left:69px;bottom:681px;letter-spacing:-0.15px;word-spacing:-1.01px;}
#tt_3222{left:69px;bottom:664px;letter-spacing:-0.15px;word-spacing:-1.29px;}
#tu_3222{left:69px;bottom:648px;letter-spacing:-0.14px;word-spacing:-1.25px;}
#tv_3222{left:69px;bottom:631px;letter-spacing:-0.12px;}
#tw_3222{left:69px;bottom:606px;letter-spacing:-0.14px;word-spacing:-1.05px;}
#tx_3222{left:69px;bottom:590px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#ty_3222{left:69px;bottom:573px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tz_3222{left:69px;bottom:556px;letter-spacing:-0.14px;word-spacing:-1.15px;}
#t10_3222{left:69px;bottom:539px;letter-spacing:-0.18px;word-spacing:-1.11px;}
#t11_3222{left:612px;bottom:539px;letter-spacing:-0.14px;word-spacing:-1.15px;}
#t12_3222{left:799px;bottom:539px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t13_3222{left:69px;bottom:522px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t14_3222{left:69px;bottom:506px;letter-spacing:-0.27px;word-spacing:-0.37px;}
#t15_3222{left:69px;bottom:466px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t16_3222{left:69px;bottom:441px;letter-spacing:-0.16px;}
#t17_3222{left:69px;bottom:402px;letter-spacing:0.13px;word-spacing:0.02px;}
#t18_3222{left:69px;bottom:377px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t19_3222{left:69px;bottom:360px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1a_3222{left:69px;bottom:321px;letter-spacing:0.14px;word-spacing:-0.03px;}
#t1b_3222{left:69px;bottom:296px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1c_3222{left:69px;bottom:279px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1d_3222{left:69px;bottom:255px;letter-spacing:-0.13px;word-spacing:-1.25px;}
#t1e_3222{left:69px;bottom:238px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1f_3222{left:69px;bottom:214px;letter-spacing:-0.14px;word-spacing:-1.1px;}
#t1g_3222{left:69px;bottom:197px;letter-spacing:-0.15px;word-spacing:-0.44px;}

.s1_3222{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3222{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3222{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3222{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3222{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3222{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s7_3222{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s8_3222{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3222" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3222Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3222" style="-webkit-user-select: none;"><object width="935" height="1210" data="3222/3222.svg" type="image/svg+xml" id="pdf3222" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3222" class="t s1_3222">6-32 </span><span id="t2_3222" class="t s1_3222">Vol. 3A </span>
<span id="t3_3222" class="t s2_3222">INTERRUPT AND EXCEPTION HANDLING </span>
<span id="t4_3222" class="t s3_3222">Interrupt 7—Device Not Available Exception (#NM) </span>
<span id="t5_3222" class="t s4_3222">Exception Class </span><span id="t6_3222" class="t s5_3222">Fault. </span>
<span id="t7_3222" class="t s4_3222">Description </span>
<span id="t8_3222" class="t s6_3222">Indicates one of the following things: </span>
<span id="t9_3222" class="t s6_3222">The device-not-available exception is generated by either of three conditions: </span>
<span id="ta_3222" class="t s7_3222">• </span><span id="tb_3222" class="t s6_3222">The processor executed an x87 FPU floating-point instruction while the EM flag in control register CR0 was set </span>
<span id="tc_3222" class="t s6_3222">(1). See the paragraph below for the special case of the WAIT/FWAIT instruction. </span>
<span id="td_3222" class="t s7_3222">• </span><span id="te_3222" class="t s6_3222">The processor executed a WAIT/FWAIT instruction while the MP and TS flags of register CR0 were set, </span>
<span id="tf_3222" class="t s6_3222">regardless of the setting of the EM flag. </span>
<span id="tg_3222" class="t s7_3222">• </span><span id="th_3222" class="t s6_3222">The processor executed an x87 FPU, MMX, or SSE/SSE2/SSE3 instruction (with the exception of MOVNTI, </span>
<span id="ti_3222" class="t s6_3222">PAUSE, PREFETCH</span><span id="tj_3222" class="t s8_3222">h</span><span id="tk_3222" class="t s6_3222">, SFENCE, LFENCE, MFENCE, and CLFLUSH) while the TS flag in control register CR0 was set </span>
<span id="tl_3222" class="t s6_3222">and the EM flag is clear. </span>
<span id="tm_3222" class="t s6_3222">The EM flag is set when the processor does not have an internal x87 FPU floating-point unit. A device-not-available </span>
<span id="tn_3222" class="t s6_3222">exception is then generated each time an x87 FPU floating-point instruction is encountered, allowing an exception </span>
<span id="to_3222" class="t s6_3222">handler to call floating-point instruction emulation routines. </span>
<span id="tp_3222" class="t s6_3222">The TS flag indicates that a context switch (task switch) has occurred since the last time an x87 floating-point, </span>
<span id="tq_3222" class="t s6_3222">MMX, or SSE/SSE2/SSE3 instruction was executed; but that the context of the x87 FPU, XMM, and MXCSR registers </span>
<span id="tr_3222" class="t s6_3222">were not saved. When the TS flag is set and the EM flag is clear, the processor generates a device-not-available </span>
<span id="ts_3222" class="t s6_3222">exception each time an x87 floating-point, MMX, or SSE/SSE2/SSE3 instruction is encountered (with the exception </span>
<span id="tt_3222" class="t s6_3222">of the instructions listed above). The exception handler can then save the context of the x87 FPU, XMM, and MXCSR </span>
<span id="tu_3222" class="t s6_3222">registers before it executes the instruction. See Section 2.5, “Control Registers,” for more information about the TS </span>
<span id="tv_3222" class="t s6_3222">flag. </span>
<span id="tw_3222" class="t s6_3222">The MP flag in control register CR0 is used along with the TS flag to determine if WAIT or FWAIT instructions should </span>
<span id="tx_3222" class="t s6_3222">generate a device-not-available exception. It extends the function of the TS flag to the WAIT and FWAIT instruc- </span>
<span id="ty_3222" class="t s6_3222">tions, giving the exception handler an opportunity to save the context of the x87 FPU before the WAIT or FWAIT </span>
<span id="tz_3222" class="t s6_3222">instruction is executed. The MP flag is provided primarily for use with the Intel 286 and Intel386 DX processors. For </span>
<span id="t10_3222" class="t s6_3222">programs running on the Pentium 4, Intel Xeon, P6 family, Pentium, or Intel486 </span><span id="t11_3222" class="t s6_3222">DX processors, or the Intel </span><span id="t12_3222" class="t s6_3222">487 SX </span>
<span id="t13_3222" class="t s6_3222">coprocessors, the MP flag should always be set; for programs running on the Intel486 SX processor, the MP flag </span>
<span id="t14_3222" class="t s6_3222">should be clear. </span>
<span id="t15_3222" class="t s4_3222">Exception Error Code </span>
<span id="t16_3222" class="t s6_3222">None. </span>
<span id="t17_3222" class="t s4_3222">Saved Instruction Pointer </span>
<span id="t18_3222" class="t s6_3222">The saved contents of CS and EIP registers point to the floating-point instruction or the WAIT/FWAIT instruction </span>
<span id="t19_3222" class="t s6_3222">that generated the exception. </span>
<span id="t1a_3222" class="t s4_3222">Program State Change </span>
<span id="t1b_3222" class="t s6_3222">A program-state change does not accompany a device-not-available fault, because the instruction that generated </span>
<span id="t1c_3222" class="t s6_3222">the exception is not executed. </span>
<span id="t1d_3222" class="t s6_3222">If the EM flag is set, the exception handler can then read the floating-point instruction pointed to by the EIP and call </span>
<span id="t1e_3222" class="t s6_3222">the appropriate emulation routine. </span>
<span id="t1f_3222" class="t s6_3222">If the MP and TS flags are set or the TS flag alone is set, the exception handler can save the context of the x87 FPU, </span>
<span id="t1g_3222" class="t s6_3222">clear the TS flag, and continue execution at the interrupted floating-point or WAIT/FWAIT instruction. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
