// Seed: 3444686621
module module_0;
  assign id_1 = 1;
endmodule
module module_1 (
    input logic   id_0,
    input uwire   id_1,
    input logic   id_2,
    input supply1 id_3
);
  assign id_5 = id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  parameter id_6 = id_2 + -1;
  assign id_5 = -1;
  always id_5 <= id_0;
endmodule
module module_2 (
    inout uwire id_0,
    input uwire id_1,
    output supply0 id_2,
    input supply0 id_3,
    input wor id_4,
    input supply1 id_5,
    input supply1 id_6,
    input wand id_7,
    input wire id_8,
    output uwire id_9,
    output tri0 id_10,
    input tri0 id_11,
    input supply0 id_12,
    input supply0 id_13,
    input supply0 id_14,
    input wor id_15,
    output tri id_16,
    input wor id_17,
    input tri id_18,
    input supply0 id_19,
    output wand id_20
);
  uwire id_22, id_23;
  assign id_22 = id_15;
  tri0 id_24 = 1 + id_17;
  supply1 id_25 = id_1;
  assign id_9 = id_3;
  assign id_0 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
