<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="pc_subtractor.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="pc_subtractor.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="pc_subtractor.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="pc_subtractor.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="pc_subtractor.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="pc_subtractor.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="pc_subtractor.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="pc_subtractor.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="pc_subtractor.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="pc_subtractor.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="pc_subtractor.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="pc_subtractor.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="pc_subtractor.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="pc_subtractor.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pc_subtractor.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="pc_subtractor.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="pc_subtractor.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="pc_subtractor.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="pc_subtractor.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="pc_subtractor.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="pc_subtractor.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="pc_subtractor.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="pc_subtractor.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="pc_subtractor.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="pc_subtractor_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="pc_subtractor_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="pc_subtractor_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="pc_subtractor_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="pc_subtractor_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="pc_subtractor_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="pc_subtractor_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="pc_subtractor_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="pc_subtractor_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="pc_subtractor_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="pc_subtractor_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="pc_subtractor_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="pc_subtractor_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="pc_subtractor_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pc_subtractor_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="pc_subtractor_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1314301910" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1314301910">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1314301910" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8155687159057118330" xil_pn:start_ts="1314301910">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1314301910" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8111518101566536401" xil_pn:start_ts="1314301910">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1314301910" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1314301910">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1314301910" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8045561647202942302" xil_pn:start_ts="1314301910">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1314301910" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8569866560980815065" xil_pn:start_ts="1314301910">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1314301910" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="705789341692135323" xil_pn:start_ts="1314301910">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1314676685" xil_pn:in_ck="-3581356620514024652" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-1256382922710397332" xil_pn:start_ts="1314676680">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="pc_subtractor.lso"/>
      <outfile xil_pn:name="pc_subtractor.ngc"/>
      <outfile xil_pn:name="pc_subtractor.ngr"/>
      <outfile xil_pn:name="pc_subtractor.prj"/>
      <outfile xil_pn:name="pc_subtractor.stx"/>
      <outfile xil_pn:name="pc_subtractor.syr"/>
      <outfile xil_pn:name="pc_subtractor.xst"/>
      <outfile xil_pn:name="pc_subtractor_vhdl.prj"/>
      <outfile xil_pn:name="pc_subtractor_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1314301969" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1498007078239567827" xil_pn:start_ts="1314301969">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1314676687" xil_pn:in_ck="3247317509331897281" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-2410769861190699000" xil_pn:start_ts="1314676685">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="pc_subtractor.bld"/>
      <outfile xil_pn:name="pc_subtractor.ngd"/>
      <outfile xil_pn:name="pc_subtractor_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1314676689" xil_pn:in_ck="3247317509331897282" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="8244252997095731546" xil_pn:start_ts="1314676687">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="pc_subtractor.pcf"/>
      <outfile xil_pn:name="pc_subtractor_map.map"/>
      <outfile xil_pn:name="pc_subtractor_map.mrp"/>
      <outfile xil_pn:name="pc_subtractor_map.ncd"/>
      <outfile xil_pn:name="pc_subtractor_map.ngm"/>
      <outfile xil_pn:name="pc_subtractor_map.xrpt"/>
      <outfile xil_pn:name="pc_subtractor_summary.xml"/>
      <outfile xil_pn:name="pc_subtractor_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1314676698" xil_pn:in_ck="9054694431497333723" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="7122883464624052383" xil_pn:start_ts="1314676689">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="pc_subtractor.ncd"/>
      <outfile xil_pn:name="pc_subtractor.pad"/>
      <outfile xil_pn:name="pc_subtractor.par"/>
      <outfile xil_pn:name="pc_subtractor.ptwx"/>
      <outfile xil_pn:name="pc_subtractor.unroutes"/>
      <outfile xil_pn:name="pc_subtractor.xpi"/>
      <outfile xil_pn:name="pc_subtractor_pad.csv"/>
      <outfile xil_pn:name="pc_subtractor_pad.txt"/>
      <outfile xil_pn:name="pc_subtractor_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1314676705" xil_pn:in_ck="3247317509331897150" xil_pn:name="TRANEXT_bitFile_spartan3a" xil_pn:prop_ck="-6609643118607267034" xil_pn:start_ts="1314676698">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="pc_subtractor.bgn"/>
      <outfile xil_pn:name="pc_subtractor.bit"/>
      <outfile xil_pn:name="pc_subtractor.drc"/>
      <outfile xil_pn:name="pc_subtractor.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1314676698" xil_pn:in_ck="3247317509331897150" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1314676696">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="pc_subtractor.twr"/>
      <outfile xil_pn:name="pc_subtractor.twx"/>
    </transform>
  </transforms>

</generated_project>
