
STM32_tasks.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008d2c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000488  08008ed0  08008ed0  00009ed0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009358  08009358  0000b1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009358  08009358  0000a358  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009360  08009360  0000b1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009360  08009360  0000a360  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009364  08009364  0000a364  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08009368  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e8  200001d4  0800953c  0000b1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004bc  0800953c  0000b4bc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f036  00000000  00000000  0000b204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002173  00000000  00000000  0001a23a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e58  00000000  00000000  0001c3b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b37  00000000  00000000  0001d208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018a26  00000000  00000000  0001dd3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f639  00000000  00000000  00036765  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009d4e4  00000000  00000000  00045d9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e3282  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004eec  00000000  00000000  000e32c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  000e81b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d4 	.word	0x200001d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008eb4 	.word	0x08008eb4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	08008eb4 	.word	0x08008eb4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bcc:	f000 b988 	b.w	8000ee0 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	468e      	mov	lr, r1
 8000bf0:	4604      	mov	r4, r0
 8000bf2:	4688      	mov	r8, r1
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d14a      	bne.n	8000c8e <__udivmoddi4+0xa6>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4617      	mov	r7, r2
 8000bfc:	d962      	bls.n	8000cc4 <__udivmoddi4+0xdc>
 8000bfe:	fab2 f682 	clz	r6, r2
 8000c02:	b14e      	cbz	r6, 8000c18 <__udivmoddi4+0x30>
 8000c04:	f1c6 0320 	rsb	r3, r6, #32
 8000c08:	fa01 f806 	lsl.w	r8, r1, r6
 8000c0c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c10:	40b7      	lsls	r7, r6
 8000c12:	ea43 0808 	orr.w	r8, r3, r8
 8000c16:	40b4      	lsls	r4, r6
 8000c18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c1c:	fa1f fc87 	uxth.w	ip, r7
 8000c20:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c24:	0c23      	lsrs	r3, r4, #16
 8000c26:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c2a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c2e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c32:	429a      	cmp	r2, r3
 8000c34:	d909      	bls.n	8000c4a <__udivmoddi4+0x62>
 8000c36:	18fb      	adds	r3, r7, r3
 8000c38:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c3c:	f080 80ea 	bcs.w	8000e14 <__udivmoddi4+0x22c>
 8000c40:	429a      	cmp	r2, r3
 8000c42:	f240 80e7 	bls.w	8000e14 <__udivmoddi4+0x22c>
 8000c46:	3902      	subs	r1, #2
 8000c48:	443b      	add	r3, r7
 8000c4a:	1a9a      	subs	r2, r3, r2
 8000c4c:	b2a3      	uxth	r3, r4
 8000c4e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c52:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c5a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c5e:	459c      	cmp	ip, r3
 8000c60:	d909      	bls.n	8000c76 <__udivmoddi4+0x8e>
 8000c62:	18fb      	adds	r3, r7, r3
 8000c64:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000c68:	f080 80d6 	bcs.w	8000e18 <__udivmoddi4+0x230>
 8000c6c:	459c      	cmp	ip, r3
 8000c6e:	f240 80d3 	bls.w	8000e18 <__udivmoddi4+0x230>
 8000c72:	443b      	add	r3, r7
 8000c74:	3802      	subs	r0, #2
 8000c76:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c7a:	eba3 030c 	sub.w	r3, r3, ip
 8000c7e:	2100      	movs	r1, #0
 8000c80:	b11d      	cbz	r5, 8000c8a <__udivmoddi4+0xa2>
 8000c82:	40f3      	lsrs	r3, r6
 8000c84:	2200      	movs	r2, #0
 8000c86:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d905      	bls.n	8000c9e <__udivmoddi4+0xb6>
 8000c92:	b10d      	cbz	r5, 8000c98 <__udivmoddi4+0xb0>
 8000c94:	e9c5 0100 	strd	r0, r1, [r5]
 8000c98:	2100      	movs	r1, #0
 8000c9a:	4608      	mov	r0, r1
 8000c9c:	e7f5      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000c9e:	fab3 f183 	clz	r1, r3
 8000ca2:	2900      	cmp	r1, #0
 8000ca4:	d146      	bne.n	8000d34 <__udivmoddi4+0x14c>
 8000ca6:	4573      	cmp	r3, lr
 8000ca8:	d302      	bcc.n	8000cb0 <__udivmoddi4+0xc8>
 8000caa:	4282      	cmp	r2, r0
 8000cac:	f200 8105 	bhi.w	8000eba <__udivmoddi4+0x2d2>
 8000cb0:	1a84      	subs	r4, r0, r2
 8000cb2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cb6:	2001      	movs	r0, #1
 8000cb8:	4690      	mov	r8, r2
 8000cba:	2d00      	cmp	r5, #0
 8000cbc:	d0e5      	beq.n	8000c8a <__udivmoddi4+0xa2>
 8000cbe:	e9c5 4800 	strd	r4, r8, [r5]
 8000cc2:	e7e2      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	f000 8090 	beq.w	8000dea <__udivmoddi4+0x202>
 8000cca:	fab2 f682 	clz	r6, r2
 8000cce:	2e00      	cmp	r6, #0
 8000cd0:	f040 80a4 	bne.w	8000e1c <__udivmoddi4+0x234>
 8000cd4:	1a8a      	subs	r2, r1, r2
 8000cd6:	0c03      	lsrs	r3, r0, #16
 8000cd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cdc:	b280      	uxth	r0, r0
 8000cde:	b2bc      	uxth	r4, r7
 8000ce0:	2101      	movs	r1, #1
 8000ce2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000ce6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cee:	fb04 f20c 	mul.w	r2, r4, ip
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	d907      	bls.n	8000d06 <__udivmoddi4+0x11e>
 8000cf6:	18fb      	adds	r3, r7, r3
 8000cf8:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000cfc:	d202      	bcs.n	8000d04 <__udivmoddi4+0x11c>
 8000cfe:	429a      	cmp	r2, r3
 8000d00:	f200 80e0 	bhi.w	8000ec4 <__udivmoddi4+0x2dc>
 8000d04:	46c4      	mov	ip, r8
 8000d06:	1a9b      	subs	r3, r3, r2
 8000d08:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d0c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d10:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d14:	fb02 f404 	mul.w	r4, r2, r4
 8000d18:	429c      	cmp	r4, r3
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x144>
 8000d1c:	18fb      	adds	r3, r7, r3
 8000d1e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x142>
 8000d24:	429c      	cmp	r4, r3
 8000d26:	f200 80ca 	bhi.w	8000ebe <__udivmoddi4+0x2d6>
 8000d2a:	4602      	mov	r2, r0
 8000d2c:	1b1b      	subs	r3, r3, r4
 8000d2e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d32:	e7a5      	b.n	8000c80 <__udivmoddi4+0x98>
 8000d34:	f1c1 0620 	rsb	r6, r1, #32
 8000d38:	408b      	lsls	r3, r1
 8000d3a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d3e:	431f      	orrs	r7, r3
 8000d40:	fa0e f401 	lsl.w	r4, lr, r1
 8000d44:	fa20 f306 	lsr.w	r3, r0, r6
 8000d48:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d4c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d50:	4323      	orrs	r3, r4
 8000d52:	fa00 f801 	lsl.w	r8, r0, r1
 8000d56:	fa1f fc87 	uxth.w	ip, r7
 8000d5a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d5e:	0c1c      	lsrs	r4, r3, #16
 8000d60:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d64:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d68:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d6c:	45a6      	cmp	lr, r4
 8000d6e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d72:	d909      	bls.n	8000d88 <__udivmoddi4+0x1a0>
 8000d74:	193c      	adds	r4, r7, r4
 8000d76:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000d7a:	f080 809c 	bcs.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d7e:	45a6      	cmp	lr, r4
 8000d80:	f240 8099 	bls.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d84:	3802      	subs	r0, #2
 8000d86:	443c      	add	r4, r7
 8000d88:	eba4 040e 	sub.w	r4, r4, lr
 8000d8c:	fa1f fe83 	uxth.w	lr, r3
 8000d90:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d94:	fb09 4413 	mls	r4, r9, r3, r4
 8000d98:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d9c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da0:	45a4      	cmp	ip, r4
 8000da2:	d908      	bls.n	8000db6 <__udivmoddi4+0x1ce>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000daa:	f080 8082 	bcs.w	8000eb2 <__udivmoddi4+0x2ca>
 8000dae:	45a4      	cmp	ip, r4
 8000db0:	d97f      	bls.n	8000eb2 <__udivmoddi4+0x2ca>
 8000db2:	3b02      	subs	r3, #2
 8000db4:	443c      	add	r4, r7
 8000db6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dba:	eba4 040c 	sub.w	r4, r4, ip
 8000dbe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dc2:	4564      	cmp	r4, ip
 8000dc4:	4673      	mov	r3, lr
 8000dc6:	46e1      	mov	r9, ip
 8000dc8:	d362      	bcc.n	8000e90 <__udivmoddi4+0x2a8>
 8000dca:	d05f      	beq.n	8000e8c <__udivmoddi4+0x2a4>
 8000dcc:	b15d      	cbz	r5, 8000de6 <__udivmoddi4+0x1fe>
 8000dce:	ebb8 0203 	subs.w	r2, r8, r3
 8000dd2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dd6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dda:	fa22 f301 	lsr.w	r3, r2, r1
 8000dde:	431e      	orrs	r6, r3
 8000de0:	40cc      	lsrs	r4, r1
 8000de2:	e9c5 6400 	strd	r6, r4, [r5]
 8000de6:	2100      	movs	r1, #0
 8000de8:	e74f      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000dea:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dee:	0c01      	lsrs	r1, r0, #16
 8000df0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000df4:	b280      	uxth	r0, r0
 8000df6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dfa:	463b      	mov	r3, r7
 8000dfc:	4638      	mov	r0, r7
 8000dfe:	463c      	mov	r4, r7
 8000e00:	46b8      	mov	r8, r7
 8000e02:	46be      	mov	lr, r7
 8000e04:	2620      	movs	r6, #32
 8000e06:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e0a:	eba2 0208 	sub.w	r2, r2, r8
 8000e0e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e12:	e766      	b.n	8000ce2 <__udivmoddi4+0xfa>
 8000e14:	4601      	mov	r1, r0
 8000e16:	e718      	b.n	8000c4a <__udivmoddi4+0x62>
 8000e18:	4610      	mov	r0, r2
 8000e1a:	e72c      	b.n	8000c76 <__udivmoddi4+0x8e>
 8000e1c:	f1c6 0220 	rsb	r2, r6, #32
 8000e20:	fa2e f302 	lsr.w	r3, lr, r2
 8000e24:	40b7      	lsls	r7, r6
 8000e26:	40b1      	lsls	r1, r6
 8000e28:	fa20 f202 	lsr.w	r2, r0, r2
 8000e2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e30:	430a      	orrs	r2, r1
 8000e32:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e36:	b2bc      	uxth	r4, r7
 8000e38:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e3c:	0c11      	lsrs	r1, r2, #16
 8000e3e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e42:	fb08 f904 	mul.w	r9, r8, r4
 8000e46:	40b0      	lsls	r0, r6
 8000e48:	4589      	cmp	r9, r1
 8000e4a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e4e:	b280      	uxth	r0, r0
 8000e50:	d93e      	bls.n	8000ed0 <__udivmoddi4+0x2e8>
 8000e52:	1879      	adds	r1, r7, r1
 8000e54:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e58:	d201      	bcs.n	8000e5e <__udivmoddi4+0x276>
 8000e5a:	4589      	cmp	r9, r1
 8000e5c:	d81f      	bhi.n	8000e9e <__udivmoddi4+0x2b6>
 8000e5e:	eba1 0109 	sub.w	r1, r1, r9
 8000e62:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e66:	fb09 f804 	mul.w	r8, r9, r4
 8000e6a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e6e:	b292      	uxth	r2, r2
 8000e70:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e74:	4542      	cmp	r2, r8
 8000e76:	d229      	bcs.n	8000ecc <__udivmoddi4+0x2e4>
 8000e78:	18ba      	adds	r2, r7, r2
 8000e7a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000e7e:	d2c4      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e80:	4542      	cmp	r2, r8
 8000e82:	d2c2      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e84:	f1a9 0102 	sub.w	r1, r9, #2
 8000e88:	443a      	add	r2, r7
 8000e8a:	e7be      	b.n	8000e0a <__udivmoddi4+0x222>
 8000e8c:	45f0      	cmp	r8, lr
 8000e8e:	d29d      	bcs.n	8000dcc <__udivmoddi4+0x1e4>
 8000e90:	ebbe 0302 	subs.w	r3, lr, r2
 8000e94:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e98:	3801      	subs	r0, #1
 8000e9a:	46e1      	mov	r9, ip
 8000e9c:	e796      	b.n	8000dcc <__udivmoddi4+0x1e4>
 8000e9e:	eba7 0909 	sub.w	r9, r7, r9
 8000ea2:	4449      	add	r1, r9
 8000ea4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ea8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eac:	fb09 f804 	mul.w	r8, r9, r4
 8000eb0:	e7db      	b.n	8000e6a <__udivmoddi4+0x282>
 8000eb2:	4673      	mov	r3, lr
 8000eb4:	e77f      	b.n	8000db6 <__udivmoddi4+0x1ce>
 8000eb6:	4650      	mov	r0, sl
 8000eb8:	e766      	b.n	8000d88 <__udivmoddi4+0x1a0>
 8000eba:	4608      	mov	r0, r1
 8000ebc:	e6fd      	b.n	8000cba <__udivmoddi4+0xd2>
 8000ebe:	443b      	add	r3, r7
 8000ec0:	3a02      	subs	r2, #2
 8000ec2:	e733      	b.n	8000d2c <__udivmoddi4+0x144>
 8000ec4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ec8:	443b      	add	r3, r7
 8000eca:	e71c      	b.n	8000d06 <__udivmoddi4+0x11e>
 8000ecc:	4649      	mov	r1, r9
 8000ece:	e79c      	b.n	8000e0a <__udivmoddi4+0x222>
 8000ed0:	eba1 0109 	sub.w	r1, r1, r9
 8000ed4:	46c4      	mov	ip, r8
 8000ed6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eda:	fb09 f804 	mul.w	r8, r9, r4
 8000ede:	e7c4      	b.n	8000e6a <__udivmoddi4+0x282>

08000ee0 <__aeabi_idiv0>:
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop

08000ee4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ee4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000ee8:	b091      	sub	sp, #68	@ 0x44
 8000eea:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000eec:	f001 fa48 	bl	8002380 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ef0:	f000 f8ce 	bl	8001090 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ef4:	f000 faa8 	bl	8001448 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000ef8:	f000 fa7c 	bl	80013f4 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000efc:	f000 fa06 	bl	800130c <MX_TIM2_Init>
  MX_ADC1_Init();
 8000f00:	f000 f92e 	bl	8001160 <MX_ADC1_Init>
  MX_TIM1_Init();
 8000f04:	f000 f97e 	bl	8001204 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  /* Start 20 kHz PWM on TIM1 CH1 -> PA8 (D7) */

  if (HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1) != HAL_OK) {
 8000f08:	2100      	movs	r1, #0
 8000f0a:	4854      	ldr	r0, [pc, #336]	@ (800105c <main+0x178>)
 8000f0c:	f003 f80e 	bl	8003f2c <HAL_TIM_PWM_Start>
 8000f10:	4603      	mov	r3, r0
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d001      	beq.n	8000f1a <main+0x36>
      Error_Handler();
 8000f16:	f000 ffa9 	bl	8001e6c <Error_Handler>
  }
  __HAL_TIM_MOE_ENABLE(&htim1);
 8000f1a:	4b50      	ldr	r3, [pc, #320]	@ (800105c <main+0x178>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000f20:	4b4e      	ldr	r3, [pc, #312]	@ (800105c <main+0x178>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8000f28:	645a      	str	r2, [r3, #68]	@ 0x44
  TIM1_CH1_SetDutyPercent(0.0f);
 8000f2a:	ed9f 0a4d 	vldr	s0, [pc, #308]	@ 8001060 <main+0x17c>
 8000f2e:	f000 fdf7 	bl	8001b20 <TIM1_CH1_SetDutyPercent>

  HAL_UART_Receive_IT(&huart2, (uint8_t*)&uart2_rx_byte, 1);
 8000f32:	2201      	movs	r2, #1
 8000f34:	494b      	ldr	r1, [pc, #300]	@ (8001064 <main+0x180>)
 8000f36:	484c      	ldr	r0, [pc, #304]	@ (8001068 <main+0x184>)
 8000f38:	f004 f827 	bl	8004f8a <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start_IT(&htim2);
 8000f3c:	484b      	ldr	r0, [pc, #300]	@ (800106c <main+0x188>)
 8000f3e:	f002 feeb 	bl	8003d18 <HAL_TIM_Base_Start_IT>

      /* ===== Streaming :S =====
       * Emits: Corriente;Temperatura;DuttyCycle;Potencia\n
       * Potencia = 24V * (duty%/100) * Corriente
       */
      if (stream_on) {
 8000f42:	4b4b      	ldr	r3, [pc, #300]	@ (8001070 <main+0x18c>)
 8000f44:	781b      	ldrb	r3, [r3, #0]
 8000f46:	b2db      	uxtb	r3, r3
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d03d      	beq.n	8000fc8 <main+0xe4>
          float i_A = Mesure_current_A();
 8000f4c:	f000 fc2e 	bl	80017ac <Mesure_current_A>
 8000f50:	ed87 0a03 	vstr	s0, [r7, #12]
          float t_C = Mesure_Temperature_C();
 8000f54:	f000 fc50 	bl	80017f8 <Mesure_Temperature_C>
 8000f58:	ed87 0a02 	vstr	s0, [r7, #8]
          float p_W = SUPPLY_VOLTAGE_V * ((float)duty_pct / 100.0f) * i_A;
 8000f5c:	4b45      	ldr	r3, [pc, #276]	@ (8001074 <main+0x190>)
 8000f5e:	781b      	ldrb	r3, [r3, #0]
 8000f60:	b2db      	uxtb	r3, r3
 8000f62:	ee07 3a90 	vmov	s15, r3
 8000f66:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000f6a:	eddf 6a43 	vldr	s13, [pc, #268]	@ 8001078 <main+0x194>
 8000f6e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f72:	eeb3 7a08 	vmov.f32	s14, #56	@ 0x41c00000  24.0
 8000f76:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f7a:	ed97 7a03 	vldr	s14, [r7, #12]
 8000f7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f82:	edc7 7a01 	vstr	s15, [r7, #4]

          /* Format EXACTLY: Corriente;Temperatura;DuttyCycle;Potencia\n */
          uart2_printf("%.4f;%.2f;%u;%.2f\r\n",
 8000f86:	68f8      	ldr	r0, [r7, #12]
 8000f88:	f7ff fae6 	bl	8000558 <__aeabi_f2d>
 8000f8c:	4680      	mov	r8, r0
 8000f8e:	4689      	mov	r9, r1
 8000f90:	68b8      	ldr	r0, [r7, #8]
 8000f92:	f7ff fae1 	bl	8000558 <__aeabi_f2d>
 8000f96:	4604      	mov	r4, r0
 8000f98:	460d      	mov	r5, r1
 8000f9a:	4b36      	ldr	r3, [pc, #216]	@ (8001074 <main+0x190>)
 8000f9c:	781b      	ldrb	r3, [r3, #0]
 8000f9e:	b2db      	uxtb	r3, r3
 8000fa0:	461e      	mov	r6, r3
 8000fa2:	6878      	ldr	r0, [r7, #4]
 8000fa4:	f7ff fad8 	bl	8000558 <__aeabi_f2d>
 8000fa8:	4602      	mov	r2, r0
 8000faa:	460b      	mov	r3, r1
 8000fac:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8000fb0:	9602      	str	r6, [sp, #8]
 8000fb2:	e9cd 4500 	strd	r4, r5, [sp]
 8000fb6:	4642      	mov	r2, r8
 8000fb8:	464b      	mov	r3, r9
 8000fba:	4830      	ldr	r0, [pc, #192]	@ (800107c <main+0x198>)
 8000fbc:	f000 fdfe 	bl	8001bbc <uart2_printf>
                       i_A, t_C, (unsigned)duty_pct, p_W);

          HAL_Delay(100);   // ~10 Hz stream
 8000fc0:	2064      	movs	r0, #100	@ 0x64
 8000fc2:	f001 fa4f 	bl	8002464 <HAL_Delay>
          continue;
 8000fc6:	e047      	b.n	8001058 <main+0x174>
      }

      /* ===== Test mode :K (prints only when streaming is OFF) ===== */
      if (pwm_test_mode) {
 8000fc8:	4b2d      	ldr	r3, [pc, #180]	@ (8001080 <main+0x19c>)
 8000fca:	781b      	ldrb	r3, [r3, #0]
 8000fcc:	b2db      	uxtb	r3, r3
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d0b7      	beq.n	8000f42 <main+0x5e>
          static uint8_t header_printed_k = 0;
          if (!header_printed_k) {
 8000fd2:	4b2c      	ldr	r3, [pc, #176]	@ (8001084 <main+0x1a0>)
 8000fd4:	781b      	ldrb	r3, [r3, #0]
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d105      	bne.n	8000fe6 <main+0x102>
              uart2_printf("\r\nVraw_I [V]\tI [A]\tVraw_T [V]\tT [C]\tDuty [%]\r\n");
 8000fda:	482b      	ldr	r0, [pc, #172]	@ (8001088 <main+0x1a4>)
 8000fdc:	f000 fdee 	bl	8001bbc <uart2_printf>
              header_printed_k = 1;
 8000fe0:	4b28      	ldr	r3, [pc, #160]	@ (8001084 <main+0x1a0>)
 8000fe2:	2201      	movs	r2, #1
 8000fe4:	701a      	strb	r2, [r3, #0]
          }

          float vraw_a0 = ADC1_Read_Average_V(ISENSE_ADC_CHANNEL);
 8000fe6:	2000      	movs	r0, #0
 8000fe8:	f000 fbaa 	bl	8001740 <ADC1_Read_Average_V>
 8000fec:	ed87 0a07 	vstr	s0, [r7, #28]
          float vraw_a1 = ADC1_Read_Average_V(TEMP_ADC_CHANNEL);
 8000ff0:	2001      	movs	r0, #1
 8000ff2:	f000 fba5 	bl	8001740 <ADC1_Read_Average_V>
 8000ff6:	ed87 0a06 	vstr	s0, [r7, #24]
          float i_A     = Mesure_current_A();
 8000ffa:	f000 fbd7 	bl	80017ac <Mesure_current_A>
 8000ffe:	ed87 0a05 	vstr	s0, [r7, #20]
          float t_C     = Mesure_Temperature_C();
 8001002:	f000 fbf9 	bl	80017f8 <Mesure_Temperature_C>
 8001006:	ed87 0a04 	vstr	s0, [r7, #16]

          uart2_printf("%.4f [V]\t%.4f [A]\t%.4f [V]\t%.2f [C]\t%u [%%]\r\n",
 800100a:	69f8      	ldr	r0, [r7, #28]
 800100c:	f7ff faa4 	bl	8000558 <__aeabi_f2d>
 8001010:	4682      	mov	sl, r0
 8001012:	468b      	mov	fp, r1
 8001014:	6978      	ldr	r0, [r7, #20]
 8001016:	f7ff fa9f 	bl	8000558 <__aeabi_f2d>
 800101a:	4604      	mov	r4, r0
 800101c:	460d      	mov	r5, r1
 800101e:	69b8      	ldr	r0, [r7, #24]
 8001020:	f7ff fa9a 	bl	8000558 <__aeabi_f2d>
 8001024:	4680      	mov	r8, r0
 8001026:	4689      	mov	r9, r1
 8001028:	6938      	ldr	r0, [r7, #16]
 800102a:	f7ff fa95 	bl	8000558 <__aeabi_f2d>
 800102e:	4602      	mov	r2, r0
 8001030:	460b      	mov	r3, r1
 8001032:	4910      	ldr	r1, [pc, #64]	@ (8001074 <main+0x190>)
 8001034:	7809      	ldrb	r1, [r1, #0]
 8001036:	b2c9      	uxtb	r1, r1
 8001038:	9106      	str	r1, [sp, #24]
 800103a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800103e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001042:	e9cd 4500 	strd	r4, r5, [sp]
 8001046:	4652      	mov	r2, sl
 8001048:	465b      	mov	r3, fp
 800104a:	4810      	ldr	r0, [pc, #64]	@ (800108c <main+0x1a8>)
 800104c:	f000 fdb6 	bl	8001bbc <uart2_printf>
                       vraw_a0, i_A, vraw_a1, t_C, (unsigned)duty_pct);

          HAL_Delay(100);
 8001050:	2064      	movs	r0, #100	@ 0x64
 8001052:	f001 fa07 	bl	8002464 <HAL_Delay>
          continue;
 8001056:	bf00      	nop
      if (stream_on) {
 8001058:	e773      	b.n	8000f42 <main+0x5e>
 800105a:	bf00      	nop
 800105c:	20000238 	.word	0x20000238
 8001060:	00000000 	.word	0x00000000
 8001064:	20000310 	.word	0x20000310
 8001068:	200002c8 	.word	0x200002c8
 800106c:	20000280 	.word	0x20000280
 8001070:	20000355 	.word	0x20000355
 8001074:	20000356 	.word	0x20000356
 8001078:	42c80000 	.word	0x42c80000
 800107c:	08008ed0 	.word	0x08008ed0
 8001080:	20000354 	.word	0x20000354
 8001084:	20000357 	.word	0x20000357
 8001088:	08008ee4 	.word	0x08008ee4
 800108c:	08008f18 	.word	0x08008f18

08001090 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b094      	sub	sp, #80	@ 0x50
 8001094:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001096:	f107 0320 	add.w	r3, r7, #32
 800109a:	2230      	movs	r2, #48	@ 0x30
 800109c:	2100      	movs	r1, #0
 800109e:	4618      	mov	r0, r3
 80010a0:	f005 fd14 	bl	8006acc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010a4:	f107 030c 	add.w	r3, r7, #12
 80010a8:	2200      	movs	r2, #0
 80010aa:	601a      	str	r2, [r3, #0]
 80010ac:	605a      	str	r2, [r3, #4]
 80010ae:	609a      	str	r2, [r3, #8]
 80010b0:	60da      	str	r2, [r3, #12]
 80010b2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80010b4:	2300      	movs	r3, #0
 80010b6:	60bb      	str	r3, [r7, #8]
 80010b8:	4b27      	ldr	r3, [pc, #156]	@ (8001158 <SystemClock_Config+0xc8>)
 80010ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010bc:	4a26      	ldr	r2, [pc, #152]	@ (8001158 <SystemClock_Config+0xc8>)
 80010be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010c2:	6413      	str	r3, [r2, #64]	@ 0x40
 80010c4:	4b24      	ldr	r3, [pc, #144]	@ (8001158 <SystemClock_Config+0xc8>)
 80010c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010cc:	60bb      	str	r3, [r7, #8]
 80010ce:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80010d0:	2300      	movs	r3, #0
 80010d2:	607b      	str	r3, [r7, #4]
 80010d4:	4b21      	ldr	r3, [pc, #132]	@ (800115c <SystemClock_Config+0xcc>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	4a20      	ldr	r2, [pc, #128]	@ (800115c <SystemClock_Config+0xcc>)
 80010da:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80010de:	6013      	str	r3, [r2, #0]
 80010e0:	4b1e      	ldr	r3, [pc, #120]	@ (800115c <SystemClock_Config+0xcc>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80010e8:	607b      	str	r3, [r7, #4]
 80010ea:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80010ec:	2301      	movs	r3, #1
 80010ee:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80010f0:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80010f4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010f6:	2302      	movs	r3, #2
 80010f8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80010fa:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80010fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001100:	2308      	movs	r3, #8
 8001102:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 200;
 8001104:	23c8      	movs	r3, #200	@ 0xc8
 8001106:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001108:	2302      	movs	r3, #2
 800110a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800110c:	2304      	movs	r3, #4
 800110e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001110:	f107 0320 	add.w	r3, r7, #32
 8001114:	4618      	mov	r0, r3
 8001116:	f002 f917 	bl	8003348 <HAL_RCC_OscConfig>
 800111a:	4603      	mov	r3, r0
 800111c:	2b00      	cmp	r3, #0
 800111e:	d001      	beq.n	8001124 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001120:	f000 fea4 	bl	8001e6c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001124:	230f      	movs	r3, #15
 8001126:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001128:	2302      	movs	r3, #2
 800112a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800112c:	2300      	movs	r3, #0
 800112e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001130:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001134:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001136:	2300      	movs	r3, #0
 8001138:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800113a:	f107 030c 	add.w	r3, r7, #12
 800113e:	2103      	movs	r1, #3
 8001140:	4618      	mov	r0, r3
 8001142:	f002 fb79 	bl	8003838 <HAL_RCC_ClockConfig>
 8001146:	4603      	mov	r3, r0
 8001148:	2b00      	cmp	r3, #0
 800114a:	d001      	beq.n	8001150 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 800114c:	f000 fe8e 	bl	8001e6c <Error_Handler>
  }
}
 8001150:	bf00      	nop
 8001152:	3750      	adds	r7, #80	@ 0x50
 8001154:	46bd      	mov	sp, r7
 8001156:	bd80      	pop	{r7, pc}
 8001158:	40023800 	.word	0x40023800
 800115c:	40007000 	.word	0x40007000

08001160 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b084      	sub	sp, #16
 8001164:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001166:	463b      	mov	r3, r7
 8001168:	2200      	movs	r2, #0
 800116a:	601a      	str	r2, [r3, #0]
 800116c:	605a      	str	r2, [r3, #4]
 800116e:	609a      	str	r2, [r3, #8]
 8001170:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001172:	4b21      	ldr	r3, [pc, #132]	@ (80011f8 <MX_ADC1_Init+0x98>)
 8001174:	4a21      	ldr	r2, [pc, #132]	@ (80011fc <MX_ADC1_Init+0x9c>)
 8001176:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001178:	4b1f      	ldr	r3, [pc, #124]	@ (80011f8 <MX_ADC1_Init+0x98>)
 800117a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800117e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001180:	4b1d      	ldr	r3, [pc, #116]	@ (80011f8 <MX_ADC1_Init+0x98>)
 8001182:	2200      	movs	r2, #0
 8001184:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001186:	4b1c      	ldr	r3, [pc, #112]	@ (80011f8 <MX_ADC1_Init+0x98>)
 8001188:	2200      	movs	r2, #0
 800118a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800118c:	4b1a      	ldr	r3, [pc, #104]	@ (80011f8 <MX_ADC1_Init+0x98>)
 800118e:	2200      	movs	r2, #0
 8001190:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001192:	4b19      	ldr	r3, [pc, #100]	@ (80011f8 <MX_ADC1_Init+0x98>)
 8001194:	2200      	movs	r2, #0
 8001196:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800119a:	4b17      	ldr	r3, [pc, #92]	@ (80011f8 <MX_ADC1_Init+0x98>)
 800119c:	2200      	movs	r2, #0
 800119e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80011a0:	4b15      	ldr	r3, [pc, #84]	@ (80011f8 <MX_ADC1_Init+0x98>)
 80011a2:	4a17      	ldr	r2, [pc, #92]	@ (8001200 <MX_ADC1_Init+0xa0>)
 80011a4:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011a6:	4b14      	ldr	r3, [pc, #80]	@ (80011f8 <MX_ADC1_Init+0x98>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80011ac:	4b12      	ldr	r3, [pc, #72]	@ (80011f8 <MX_ADC1_Init+0x98>)
 80011ae:	2201      	movs	r2, #1
 80011b0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80011b2:	4b11      	ldr	r3, [pc, #68]	@ (80011f8 <MX_ADC1_Init+0x98>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80011ba:	4b0f      	ldr	r3, [pc, #60]	@ (80011f8 <MX_ADC1_Init+0x98>)
 80011bc:	2201      	movs	r2, #1
 80011be:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80011c0:	480d      	ldr	r0, [pc, #52]	@ (80011f8 <MX_ADC1_Init+0x98>)
 80011c2:	f001 f973 	bl	80024ac <HAL_ADC_Init>
 80011c6:	4603      	mov	r3, r0
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d001      	beq.n	80011d0 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80011cc:	f000 fe4e 	bl	8001e6c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80011d0:	2300      	movs	r3, #0
 80011d2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80011d4:	2301      	movs	r3, #1
 80011d6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80011d8:	2300      	movs	r3, #0
 80011da:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80011dc:	463b      	mov	r3, r7
 80011de:	4619      	mov	r1, r3
 80011e0:	4805      	ldr	r0, [pc, #20]	@ (80011f8 <MX_ADC1_Init+0x98>)
 80011e2:	f001 fb27 	bl	8002834 <HAL_ADC_ConfigChannel>
 80011e6:	4603      	mov	r3, r0
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d001      	beq.n	80011f0 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80011ec:	f000 fe3e 	bl	8001e6c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80011f0:	bf00      	nop
 80011f2:	3710      	adds	r7, #16
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	200001f0 	.word	0x200001f0
 80011fc:	40012000 	.word	0x40012000
 8001200:	0f000001 	.word	0x0f000001

08001204 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b092      	sub	sp, #72	@ 0x48
 8001208:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800120a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800120e:	2200      	movs	r2, #0
 8001210:	601a      	str	r2, [r3, #0]
 8001212:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001214:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001218:	2200      	movs	r2, #0
 800121a:	601a      	str	r2, [r3, #0]
 800121c:	605a      	str	r2, [r3, #4]
 800121e:	609a      	str	r2, [r3, #8]
 8001220:	60da      	str	r2, [r3, #12]
 8001222:	611a      	str	r2, [r3, #16]
 8001224:	615a      	str	r2, [r3, #20]
 8001226:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001228:	1d3b      	adds	r3, r7, #4
 800122a:	2220      	movs	r2, #32
 800122c:	2100      	movs	r1, #0
 800122e:	4618      	mov	r0, r3
 8001230:	f005 fc4c 	bl	8006acc <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001234:	4b33      	ldr	r3, [pc, #204]	@ (8001304 <MX_TIM1_Init+0x100>)
 8001236:	4a34      	ldr	r2, [pc, #208]	@ (8001308 <MX_TIM1_Init+0x104>)
 8001238:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800123a:	4b32      	ldr	r3, [pc, #200]	@ (8001304 <MX_TIM1_Init+0x100>)
 800123c:	2200      	movs	r2, #0
 800123e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001240:	4b30      	ldr	r3, [pc, #192]	@ (8001304 <MX_TIM1_Init+0x100>)
 8001242:	2200      	movs	r2, #0
 8001244:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4999;
 8001246:	4b2f      	ldr	r3, [pc, #188]	@ (8001304 <MX_TIM1_Init+0x100>)
 8001248:	f241 3287 	movw	r2, #4999	@ 0x1387
 800124c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800124e:	4b2d      	ldr	r3, [pc, #180]	@ (8001304 <MX_TIM1_Init+0x100>)
 8001250:	2200      	movs	r2, #0
 8001252:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001254:	4b2b      	ldr	r3, [pc, #172]	@ (8001304 <MX_TIM1_Init+0x100>)
 8001256:	2200      	movs	r2, #0
 8001258:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800125a:	4b2a      	ldr	r3, [pc, #168]	@ (8001304 <MX_TIM1_Init+0x100>)
 800125c:	2280      	movs	r2, #128	@ 0x80
 800125e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001260:	4828      	ldr	r0, [pc, #160]	@ (8001304 <MX_TIM1_Init+0x100>)
 8001262:	f002 fe14 	bl	8003e8e <HAL_TIM_PWM_Init>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 800126c:	f000 fdfe 	bl	8001e6c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001270:	2300      	movs	r3, #0
 8001272:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001274:	2300      	movs	r3, #0
 8001276:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001278:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800127c:	4619      	mov	r1, r3
 800127e:	4821      	ldr	r0, [pc, #132]	@ (8001304 <MX_TIM1_Init+0x100>)
 8001280:	f003 fcd4 	bl	8004c2c <HAL_TIMEx_MasterConfigSynchronization>
 8001284:	4603      	mov	r3, r0
 8001286:	2b00      	cmp	r3, #0
 8001288:	d001      	beq.n	800128e <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 800128a:	f000 fdef 	bl	8001e6c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800128e:	2360      	movs	r3, #96	@ 0x60
 8001290:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001292:	2300      	movs	r3, #0
 8001294:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001296:	2300      	movs	r3, #0
 8001298:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800129a:	2300      	movs	r3, #0
 800129c:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800129e:	2300      	movs	r3, #0
 80012a0:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80012a2:	2300      	movs	r3, #0
 80012a4:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80012a6:	2300      	movs	r3, #0
 80012a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80012aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012ae:	2200      	movs	r2, #0
 80012b0:	4619      	mov	r1, r3
 80012b2:	4814      	ldr	r0, [pc, #80]	@ (8001304 <MX_TIM1_Init+0x100>)
 80012b4:	f003 f836 	bl	8004324 <HAL_TIM_PWM_ConfigChannel>
 80012b8:	4603      	mov	r3, r0
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d001      	beq.n	80012c2 <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 80012be:	f000 fdd5 	bl	8001e6c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80012c2:	2300      	movs	r3, #0
 80012c4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80012c6:	2300      	movs	r3, #0
 80012c8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80012ca:	2300      	movs	r3, #0
 80012cc:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80012ce:	2300      	movs	r3, #0
 80012d0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80012d2:	2300      	movs	r3, #0
 80012d4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80012d6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80012da:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80012dc:	2300      	movs	r3, #0
 80012de:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80012e0:	1d3b      	adds	r3, r7, #4
 80012e2:	4619      	mov	r1, r3
 80012e4:	4807      	ldr	r0, [pc, #28]	@ (8001304 <MX_TIM1_Init+0x100>)
 80012e6:	f003 fd0f 	bl	8004d08 <HAL_TIMEx_ConfigBreakDeadTime>
 80012ea:	4603      	mov	r3, r0
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d001      	beq.n	80012f4 <MX_TIM1_Init+0xf0>
  {
    Error_Handler();
 80012f0:	f000 fdbc 	bl	8001e6c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80012f4:	4803      	ldr	r0, [pc, #12]	@ (8001304 <MX_TIM1_Init+0x100>)
 80012f6:	f000 fe73 	bl	8001fe0 <HAL_TIM_MspPostInit>

}
 80012fa:	bf00      	nop
 80012fc:	3748      	adds	r7, #72	@ 0x48
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}
 8001302:	bf00      	nop
 8001304:	20000238 	.word	0x20000238
 8001308:	40010000 	.word	0x40010000

0800130c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b08e      	sub	sp, #56	@ 0x38
 8001310:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001312:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001316:	2200      	movs	r2, #0
 8001318:	601a      	str	r2, [r3, #0]
 800131a:	605a      	str	r2, [r3, #4]
 800131c:	609a      	str	r2, [r3, #8]
 800131e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001320:	f107 0320 	add.w	r3, r7, #32
 8001324:	2200      	movs	r2, #0
 8001326:	601a      	str	r2, [r3, #0]
 8001328:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800132a:	1d3b      	adds	r3, r7, #4
 800132c:	2200      	movs	r2, #0
 800132e:	601a      	str	r2, [r3, #0]
 8001330:	605a      	str	r2, [r3, #4]
 8001332:	609a      	str	r2, [r3, #8]
 8001334:	60da      	str	r2, [r3, #12]
 8001336:	611a      	str	r2, [r3, #16]
 8001338:	615a      	str	r2, [r3, #20]
 800133a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800133c:	4b2c      	ldr	r3, [pc, #176]	@ (80013f0 <MX_TIM2_Init+0xe4>)
 800133e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001342:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 49999;
 8001344:	4b2a      	ldr	r3, [pc, #168]	@ (80013f0 <MX_TIM2_Init+0xe4>)
 8001346:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 800134a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800134c:	4b28      	ldr	r3, [pc, #160]	@ (80013f0 <MX_TIM2_Init+0xe4>)
 800134e:	2200      	movs	r2, #0
 8001350:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000;
 8001352:	4b27      	ldr	r3, [pc, #156]	@ (80013f0 <MX_TIM2_Init+0xe4>)
 8001354:	f242 7210 	movw	r2, #10000	@ 0x2710
 8001358:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800135a:	4b25      	ldr	r3, [pc, #148]	@ (80013f0 <MX_TIM2_Init+0xe4>)
 800135c:	2200      	movs	r2, #0
 800135e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001360:	4b23      	ldr	r3, [pc, #140]	@ (80013f0 <MX_TIM2_Init+0xe4>)
 8001362:	2200      	movs	r2, #0
 8001364:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001366:	4822      	ldr	r0, [pc, #136]	@ (80013f0 <MX_TIM2_Init+0xe4>)
 8001368:	f002 fc86 	bl	8003c78 <HAL_TIM_Base_Init>
 800136c:	4603      	mov	r3, r0
 800136e:	2b00      	cmp	r3, #0
 8001370:	d001      	beq.n	8001376 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8001372:	f000 fd7b 	bl	8001e6c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001376:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800137a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800137c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001380:	4619      	mov	r1, r3
 8001382:	481b      	ldr	r0, [pc, #108]	@ (80013f0 <MX_TIM2_Init+0xe4>)
 8001384:	f003 f890 	bl	80044a8 <HAL_TIM_ConfigClockSource>
 8001388:	4603      	mov	r3, r0
 800138a:	2b00      	cmp	r3, #0
 800138c:	d001      	beq.n	8001392 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 800138e:	f000 fd6d 	bl	8001e6c <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 8001392:	4817      	ldr	r0, [pc, #92]	@ (80013f0 <MX_TIM2_Init+0xe4>)
 8001394:	f002 fd22 	bl	8003ddc <HAL_TIM_OC_Init>
 8001398:	4603      	mov	r3, r0
 800139a:	2b00      	cmp	r3, #0
 800139c:	d001      	beq.n	80013a2 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 800139e:	f000 fd65 	bl	8001e6c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013a2:	2300      	movs	r3, #0
 80013a4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013a6:	2300      	movs	r3, #0
 80013a8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80013aa:	f107 0320 	add.w	r3, r7, #32
 80013ae:	4619      	mov	r1, r3
 80013b0:	480f      	ldr	r0, [pc, #60]	@ (80013f0 <MX_TIM2_Init+0xe4>)
 80013b2:	f003 fc3b 	bl	8004c2c <HAL_TIMEx_MasterConfigSynchronization>
 80013b6:	4603      	mov	r3, r0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d001      	beq.n	80013c0 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80013bc:	f000 fd56 	bl	8001e6c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 80013c0:	2330      	movs	r3, #48	@ 0x30
 80013c2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 10000;
 80013c4:	f242 7310 	movw	r3, #10000	@ 0x2710
 80013c8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013ca:	2300      	movs	r3, #0
 80013cc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80013ce:	2300      	movs	r3, #0
 80013d0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80013d2:	1d3b      	adds	r3, r7, #4
 80013d4:	2200      	movs	r2, #0
 80013d6:	4619      	mov	r1, r3
 80013d8:	4805      	ldr	r0, [pc, #20]	@ (80013f0 <MX_TIM2_Init+0xe4>)
 80013da:	f002 ff47 	bl	800426c <HAL_TIM_OC_ConfigChannel>
 80013de:	4603      	mov	r3, r0
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d001      	beq.n	80013e8 <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 80013e4:	f000 fd42 	bl	8001e6c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80013e8:	bf00      	nop
 80013ea:	3738      	adds	r7, #56	@ 0x38
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bd80      	pop	{r7, pc}
 80013f0:	20000280 	.word	0x20000280

080013f4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80013f8:	4b11      	ldr	r3, [pc, #68]	@ (8001440 <MX_USART2_UART_Init+0x4c>)
 80013fa:	4a12      	ldr	r2, [pc, #72]	@ (8001444 <MX_USART2_UART_Init+0x50>)
 80013fc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80013fe:	4b10      	ldr	r3, [pc, #64]	@ (8001440 <MX_USART2_UART_Init+0x4c>)
 8001400:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001404:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001406:	4b0e      	ldr	r3, [pc, #56]	@ (8001440 <MX_USART2_UART_Init+0x4c>)
 8001408:	2200      	movs	r2, #0
 800140a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800140c:	4b0c      	ldr	r3, [pc, #48]	@ (8001440 <MX_USART2_UART_Init+0x4c>)
 800140e:	2200      	movs	r2, #0
 8001410:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001412:	4b0b      	ldr	r3, [pc, #44]	@ (8001440 <MX_USART2_UART_Init+0x4c>)
 8001414:	2200      	movs	r2, #0
 8001416:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001418:	4b09      	ldr	r3, [pc, #36]	@ (8001440 <MX_USART2_UART_Init+0x4c>)
 800141a:	220c      	movs	r2, #12
 800141c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800141e:	4b08      	ldr	r3, [pc, #32]	@ (8001440 <MX_USART2_UART_Init+0x4c>)
 8001420:	2200      	movs	r2, #0
 8001422:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001424:	4b06      	ldr	r3, [pc, #24]	@ (8001440 <MX_USART2_UART_Init+0x4c>)
 8001426:	2200      	movs	r2, #0
 8001428:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800142a:	4805      	ldr	r0, [pc, #20]	@ (8001440 <MX_USART2_UART_Init+0x4c>)
 800142c:	f003 fcd2 	bl	8004dd4 <HAL_UART_Init>
 8001430:	4603      	mov	r3, r0
 8001432:	2b00      	cmp	r3, #0
 8001434:	d001      	beq.n	800143a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001436:	f000 fd19 	bl	8001e6c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800143a:	bf00      	nop
 800143c:	bd80      	pop	{r7, pc}
 800143e:	bf00      	nop
 8001440:	200002c8 	.word	0x200002c8
 8001444:	40004400 	.word	0x40004400

08001448 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b08a      	sub	sp, #40	@ 0x28
 800144c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800144e:	f107 0314 	add.w	r3, r7, #20
 8001452:	2200      	movs	r2, #0
 8001454:	601a      	str	r2, [r3, #0]
 8001456:	605a      	str	r2, [r3, #4]
 8001458:	609a      	str	r2, [r3, #8]
 800145a:	60da      	str	r2, [r3, #12]
 800145c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800145e:	2300      	movs	r3, #0
 8001460:	613b      	str	r3, [r7, #16]
 8001462:	4b2d      	ldr	r3, [pc, #180]	@ (8001518 <MX_GPIO_Init+0xd0>)
 8001464:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001466:	4a2c      	ldr	r2, [pc, #176]	@ (8001518 <MX_GPIO_Init+0xd0>)
 8001468:	f043 0304 	orr.w	r3, r3, #4
 800146c:	6313      	str	r3, [r2, #48]	@ 0x30
 800146e:	4b2a      	ldr	r3, [pc, #168]	@ (8001518 <MX_GPIO_Init+0xd0>)
 8001470:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001472:	f003 0304 	and.w	r3, r3, #4
 8001476:	613b      	str	r3, [r7, #16]
 8001478:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800147a:	2300      	movs	r3, #0
 800147c:	60fb      	str	r3, [r7, #12]
 800147e:	4b26      	ldr	r3, [pc, #152]	@ (8001518 <MX_GPIO_Init+0xd0>)
 8001480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001482:	4a25      	ldr	r2, [pc, #148]	@ (8001518 <MX_GPIO_Init+0xd0>)
 8001484:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001488:	6313      	str	r3, [r2, #48]	@ 0x30
 800148a:	4b23      	ldr	r3, [pc, #140]	@ (8001518 <MX_GPIO_Init+0xd0>)
 800148c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800148e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001492:	60fb      	str	r3, [r7, #12]
 8001494:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001496:	2300      	movs	r3, #0
 8001498:	60bb      	str	r3, [r7, #8]
 800149a:	4b1f      	ldr	r3, [pc, #124]	@ (8001518 <MX_GPIO_Init+0xd0>)
 800149c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800149e:	4a1e      	ldr	r2, [pc, #120]	@ (8001518 <MX_GPIO_Init+0xd0>)
 80014a0:	f043 0301 	orr.w	r3, r3, #1
 80014a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80014a6:	4b1c      	ldr	r3, [pc, #112]	@ (8001518 <MX_GPIO_Init+0xd0>)
 80014a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014aa:	f003 0301 	and.w	r3, r3, #1
 80014ae:	60bb      	str	r3, [r7, #8]
 80014b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014b2:	2300      	movs	r3, #0
 80014b4:	607b      	str	r3, [r7, #4]
 80014b6:	4b18      	ldr	r3, [pc, #96]	@ (8001518 <MX_GPIO_Init+0xd0>)
 80014b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ba:	4a17      	ldr	r2, [pc, #92]	@ (8001518 <MX_GPIO_Init+0xd0>)
 80014bc:	f043 0302 	orr.w	r3, r3, #2
 80014c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80014c2:	4b15      	ldr	r3, [pc, #84]	@ (8001518 <MX_GPIO_Init+0xd0>)
 80014c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014c6:	f003 0302 	and.w	r3, r3, #2
 80014ca:	607b      	str	r3, [r7, #4]
 80014cc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80014ce:	2200      	movs	r2, #0
 80014d0:	2120      	movs	r1, #32
 80014d2:	4812      	ldr	r0, [pc, #72]	@ (800151c <MX_GPIO_Init+0xd4>)
 80014d4:	f001 ff04 	bl	80032e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80014d8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80014dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80014de:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80014e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e4:	2300      	movs	r3, #0
 80014e6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80014e8:	f107 0314 	add.w	r3, r7, #20
 80014ec:	4619      	mov	r1, r3
 80014ee:	480c      	ldr	r0, [pc, #48]	@ (8001520 <MX_GPIO_Init+0xd8>)
 80014f0:	f001 fd72 	bl	8002fd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80014f4:	2320      	movs	r3, #32
 80014f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014f8:	2301      	movs	r3, #1
 80014fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014fc:	2300      	movs	r3, #0
 80014fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001500:	2300      	movs	r3, #0
 8001502:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001504:	f107 0314 	add.w	r3, r7, #20
 8001508:	4619      	mov	r1, r3
 800150a:	4804      	ldr	r0, [pc, #16]	@ (800151c <MX_GPIO_Init+0xd4>)
 800150c:	f001 fd64 	bl	8002fd8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001510:	bf00      	nop
 8001512:	3728      	adds	r7, #40	@ 0x28
 8001514:	46bd      	mov	sp, r7
 8001516:	bd80      	pop	{r7, pc}
 8001518:	40023800 	.word	0x40023800
 800151c:	40020000 	.word	0x40020000
 8001520:	40020800 	.word	0x40020800

08001524 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b082      	sub	sp, #8
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2) {
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001534:	d103      	bne.n	800153e <HAL_TIM_PeriodElapsedCallback+0x1a>
        HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin); // Toggle LED L2 (PA5)
 8001536:	2120      	movs	r1, #32
 8001538:	4803      	ldr	r0, [pc, #12]	@ (8001548 <HAL_TIM_PeriodElapsedCallback+0x24>)
 800153a:	f001 feea 	bl	8003312 <HAL_GPIO_TogglePin>
    }
}
 800153e:	bf00      	nop
 8001540:	3708      	adds	r7, #8
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	40020000 	.word	0x40020000

0800154c <HAL_UART_RxCpltCallback>:



void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b084      	sub	sp, #16
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2) {
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	4a52      	ldr	r2, [pc, #328]	@ (80016a4 <HAL_UART_RxCpltCallback+0x158>)
 800155a:	4293      	cmp	r3, r2
 800155c:	f040 809d 	bne.w	800169a <HAL_UART_RxCpltCallback+0x14e>
        uint8_t b = uart2_rx_byte;
 8001560:	4b51      	ldr	r3, [pc, #324]	@ (80016a8 <HAL_UART_RxCpltCallback+0x15c>)
 8001562:	781b      	ldrb	r3, [r3, #0]
 8001564:	73fb      	strb	r3, [r7, #15]

        if (b == ':') {
 8001566:	7bfb      	ldrb	r3, [r7, #15]
 8001568:	2b3a      	cmp	r3, #58	@ 0x3a
 800156a:	d103      	bne.n	8001574 <HAL_UART_RxCpltCallback+0x28>
            /* Start of a new command: drop ':' and reset the buffer */
            cmd_idx = 0;
 800156c:	4b4f      	ldr	r3, [pc, #316]	@ (80016ac <HAL_UART_RxCpltCallback+0x160>)
 800156e:	2200      	movs	r2, #0
 8001570:	701a      	strb	r2, [r3, #0]
 8001572:	e08d      	b.n	8001690 <HAL_UART_RxCpltCallback+0x144>

        } else if (b == '\r' || b == '\n') {
 8001574:	7bfb      	ldrb	r3, [r7, #15]
 8001576:	2b0d      	cmp	r3, #13
 8001578:	d002      	beq.n	8001580 <HAL_UART_RxCpltCallback+0x34>
 800157a:	7bfb      	ldrb	r3, [r7, #15]
 800157c:	2b0a      	cmp	r3, #10
 800157e:	d134      	bne.n	80015ea <HAL_UART_RxCpltCallback+0x9e>
            /* ENTER pressed: close special modes or dispatch buffered command */

            if (pwm_test_mode) {
 8001580:	4b4b      	ldr	r3, [pc, #300]	@ (80016b0 <HAL_UART_RxCpltCallback+0x164>)
 8001582:	781b      	ldrb	r3, [r3, #0]
 8001584:	b2db      	uxtb	r3, r3
 8001586:	2b00      	cmp	r3, #0
 8001588:	d014      	beq.n	80015b4 <HAL_UART_RxCpltCallback+0x68>
                /* Exit K-mode on ENTER (return to 0% for safety) */
                pwm_test_mode = 0;
 800158a:	4b49      	ldr	r3, [pc, #292]	@ (80016b0 <HAL_UART_RxCpltCallback+0x164>)
 800158c:	2200      	movs	r2, #0
 800158e:	701a      	strb	r2, [r3, #0]
                duty_pct = 0;
 8001590:	4b48      	ldr	r3, [pc, #288]	@ (80016b4 <HAL_UART_RxCpltCallback+0x168>)
 8001592:	2200      	movs	r2, #0
 8001594:	701a      	strb	r2, [r3, #0]
                TIM1_CH1_SetDutyPercent(0.0f);
 8001596:	ed9f 0a48 	vldr	s0, [pc, #288]	@ 80016b8 <HAL_UART_RxCpltCallback+0x16c>
 800159a:	f000 fac1 	bl	8001b20 <TIM1_CH1_SetDutyPercent>
                htim1.Instance->EGR = TIM_EGR_UG;  /* force immediate update */
 800159e:	4b47      	ldr	r3, [pc, #284]	@ (80016bc <HAL_UART_RxCpltCallback+0x170>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	2201      	movs	r2, #1
 80015a4:	615a      	str	r2, [r3, #20]
                cmd_idx = 0;
 80015a6:	4b41      	ldr	r3, [pc, #260]	@ (80016ac <HAL_UART_RxCpltCallback+0x160>)
 80015a8:	2200      	movs	r2, #0
 80015aa:	701a      	strb	r2, [r3, #0]
                uart2_printf("PWM test END -> duty=0%%\r\n");
 80015ac:	4844      	ldr	r0, [pc, #272]	@ (80016c0 <HAL_UART_RxCpltCallback+0x174>)
 80015ae:	f000 fb05 	bl	8001bbc <uart2_printf>
            if (pwm_test_mode) {
 80015b2:	e06c      	b.n	800168e <HAL_UART_RxCpltCallback+0x142>

            } else {
                /* No special mode: if we have a buffered command, run it */
                if (cmd_idx > 0) {
 80015b4:	4b3d      	ldr	r3, [pc, #244]	@ (80016ac <HAL_UART_RxCpltCallback+0x160>)
 80015b6:	781b      	ldrb	r3, [r3, #0]
 80015b8:	b2db      	uxtb	r3, r3
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d067      	beq.n	800168e <HAL_UART_RxCpltCallback+0x142>
                    if (cmd_idx >= CMD_BUF_LEN) cmd_idx = CMD_BUF_LEN - 1;
 80015be:	4b3b      	ldr	r3, [pc, #236]	@ (80016ac <HAL_UART_RxCpltCallback+0x160>)
 80015c0:	781b      	ldrb	r3, [r3, #0]
 80015c2:	b2db      	uxtb	r3, r3
 80015c4:	2b3f      	cmp	r3, #63	@ 0x3f
 80015c6:	d902      	bls.n	80015ce <HAL_UART_RxCpltCallback+0x82>
 80015c8:	4b38      	ldr	r3, [pc, #224]	@ (80016ac <HAL_UART_RxCpltCallback+0x160>)
 80015ca:	223f      	movs	r2, #63	@ 0x3f
 80015cc:	701a      	strb	r2, [r3, #0]
                    cmd_buf[cmd_idx] = '\0';
 80015ce:	4b37      	ldr	r3, [pc, #220]	@ (80016ac <HAL_UART_RxCpltCallback+0x160>)
 80015d0:	781b      	ldrb	r3, [r3, #0]
 80015d2:	b2db      	uxtb	r3, r3
 80015d4:	461a      	mov	r2, r3
 80015d6:	4b3b      	ldr	r3, [pc, #236]	@ (80016c4 <HAL_UART_RxCpltCallback+0x178>)
 80015d8:	2100      	movs	r1, #0
 80015da:	5499      	strb	r1, [r3, r2]
                    Command_Interpreter((const char*)cmd_buf);
 80015dc:	4839      	ldr	r0, [pc, #228]	@ (80016c4 <HAL_UART_RxCpltCallback+0x178>)
 80015de:	f000 fb83 	bl	8001ce8 <Command_Interpreter>
                    cmd_idx = 0;
 80015e2:	4b32      	ldr	r3, [pc, #200]	@ (80016ac <HAL_UART_RxCpltCallback+0x160>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	701a      	strb	r2, [r3, #0]
            if (pwm_test_mode) {
 80015e8:	e051      	b.n	800168e <HAL_UART_RxCpltCallback+0x142>
                }
            }

        } else if ((b == '+' || b == '-') && pwm_test_mode) {
 80015ea:	7bfb      	ldrb	r3, [r7, #15]
 80015ec:	2b2b      	cmp	r3, #43	@ 0x2b
 80015ee:	d002      	beq.n	80015f6 <HAL_UART_RxCpltCallback+0xaa>
 80015f0:	7bfb      	ldrb	r3, [r7, #15]
 80015f2:	2b2d      	cmp	r3, #45	@ 0x2d
 80015f4:	d134      	bne.n	8001660 <HAL_UART_RxCpltCallback+0x114>
 80015f6:	4b2e      	ldr	r3, [pc, #184]	@ (80016b0 <HAL_UART_RxCpltCallback+0x164>)
 80015f8:	781b      	ldrb	r3, [r3, #0]
 80015fa:	b2db      	uxtb	r3, r3
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d02f      	beq.n	8001660 <HAL_UART_RxCpltCallback+0x114>
            /* Jog duty in K-mode by 10% steps, clamped to 0..100 */
            if (b == '+') {
 8001600:	7bfb      	ldrb	r3, [r7, #15]
 8001602:	2b2b      	cmp	r3, #43	@ 0x2b
 8001604:	d10e      	bne.n	8001624 <HAL_UART_RxCpltCallback+0xd8>
                duty_pct = (duty_pct >= 90) ? 100 : (uint8_t)(duty_pct + 10);
 8001606:	4b2b      	ldr	r3, [pc, #172]	@ (80016b4 <HAL_UART_RxCpltCallback+0x168>)
 8001608:	781b      	ldrb	r3, [r3, #0]
 800160a:	b2db      	uxtb	r3, r3
 800160c:	2b59      	cmp	r3, #89	@ 0x59
 800160e:	d805      	bhi.n	800161c <HAL_UART_RxCpltCallback+0xd0>
 8001610:	4b28      	ldr	r3, [pc, #160]	@ (80016b4 <HAL_UART_RxCpltCallback+0x168>)
 8001612:	781b      	ldrb	r3, [r3, #0]
 8001614:	b2db      	uxtb	r3, r3
 8001616:	330a      	adds	r3, #10
 8001618:	b2db      	uxtb	r3, r3
 800161a:	e000      	b.n	800161e <HAL_UART_RxCpltCallback+0xd2>
 800161c:	2364      	movs	r3, #100	@ 0x64
 800161e:	4a25      	ldr	r2, [pc, #148]	@ (80016b4 <HAL_UART_RxCpltCallback+0x168>)
 8001620:	7013      	strb	r3, [r2, #0]
 8001622:	e00d      	b.n	8001640 <HAL_UART_RxCpltCallback+0xf4>
            } else {
                duty_pct = (duty_pct <= 10) ?   0 : (uint8_t)(duty_pct - 10);
 8001624:	4b23      	ldr	r3, [pc, #140]	@ (80016b4 <HAL_UART_RxCpltCallback+0x168>)
 8001626:	781b      	ldrb	r3, [r3, #0]
 8001628:	b2db      	uxtb	r3, r3
 800162a:	2b0a      	cmp	r3, #10
 800162c:	d905      	bls.n	800163a <HAL_UART_RxCpltCallback+0xee>
 800162e:	4b21      	ldr	r3, [pc, #132]	@ (80016b4 <HAL_UART_RxCpltCallback+0x168>)
 8001630:	781b      	ldrb	r3, [r3, #0]
 8001632:	b2db      	uxtb	r3, r3
 8001634:	3b0a      	subs	r3, #10
 8001636:	b2db      	uxtb	r3, r3
 8001638:	e000      	b.n	800163c <HAL_UART_RxCpltCallback+0xf0>
 800163a:	2300      	movs	r3, #0
 800163c:	4a1d      	ldr	r2, [pc, #116]	@ (80016b4 <HAL_UART_RxCpltCallback+0x168>)
 800163e:	7013      	strb	r3, [r2, #0]
            }
            TIM1_CH1_SetDutyPercent((float)duty_pct);
 8001640:	4b1c      	ldr	r3, [pc, #112]	@ (80016b4 <HAL_UART_RxCpltCallback+0x168>)
 8001642:	781b      	ldrb	r3, [r3, #0]
 8001644:	b2db      	uxtb	r3, r3
 8001646:	ee07 3a90 	vmov	s15, r3
 800164a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800164e:	eeb0 0a67 	vmov.f32	s0, s15
 8001652:	f000 fa65 	bl	8001b20 <TIM1_CH1_SetDutyPercent>
            htim1.Instance->EGR = TIM_EGR_UG;  /* make the new CCR1 effective now */
 8001656:	4b19      	ldr	r3, [pc, #100]	@ (80016bc <HAL_UART_RxCpltCallback+0x170>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	2201      	movs	r2, #1
 800165c:	615a      	str	r2, [r3, #20]
 800165e:	e017      	b.n	8001690 <HAL_UART_RxCpltCallback+0x144>
        } else {
            /* Accumulate printable characters for a command payload */
            if (cmd_idx < CMD_BUF_LEN - 1) {
 8001660:	4b12      	ldr	r3, [pc, #72]	@ (80016ac <HAL_UART_RxCpltCallback+0x160>)
 8001662:	781b      	ldrb	r3, [r3, #0]
 8001664:	b2db      	uxtb	r3, r3
 8001666:	2b3e      	cmp	r3, #62	@ 0x3e
 8001668:	d812      	bhi.n	8001690 <HAL_UART_RxCpltCallback+0x144>
                if (b >= 32 && b <= 126) {
 800166a:	7bfb      	ldrb	r3, [r7, #15]
 800166c:	2b1f      	cmp	r3, #31
 800166e:	d90f      	bls.n	8001690 <HAL_UART_RxCpltCallback+0x144>
 8001670:	7bfb      	ldrb	r3, [r7, #15]
 8001672:	2b7e      	cmp	r3, #126	@ 0x7e
 8001674:	d80c      	bhi.n	8001690 <HAL_UART_RxCpltCallback+0x144>
                    cmd_buf[cmd_idx++] = (char)b;
 8001676:	4b0d      	ldr	r3, [pc, #52]	@ (80016ac <HAL_UART_RxCpltCallback+0x160>)
 8001678:	781b      	ldrb	r3, [r3, #0]
 800167a:	b2db      	uxtb	r3, r3
 800167c:	1c5a      	adds	r2, r3, #1
 800167e:	b2d1      	uxtb	r1, r2
 8001680:	4a0a      	ldr	r2, [pc, #40]	@ (80016ac <HAL_UART_RxCpltCallback+0x160>)
 8001682:	7011      	strb	r1, [r2, #0]
 8001684:	4619      	mov	r1, r3
 8001686:	4a0f      	ldr	r2, [pc, #60]	@ (80016c4 <HAL_UART_RxCpltCallback+0x178>)
 8001688:	7bfb      	ldrb	r3, [r7, #15]
 800168a:	5453      	strb	r3, [r2, r1]
 800168c:	e000      	b.n	8001690 <HAL_UART_RxCpltCallback+0x144>
            if (pwm_test_mode) {
 800168e:	bf00      	nop
                }
            }
        }

        /* Re-arm reception of the next byte */
        HAL_UART_Receive_IT(&huart2, (uint8_t*)&uart2_rx_byte, 1);
 8001690:	2201      	movs	r2, #1
 8001692:	4905      	ldr	r1, [pc, #20]	@ (80016a8 <HAL_UART_RxCpltCallback+0x15c>)
 8001694:	480c      	ldr	r0, [pc, #48]	@ (80016c8 <HAL_UART_RxCpltCallback+0x17c>)
 8001696:	f003 fc78 	bl	8004f8a <HAL_UART_Receive_IT>
    }
}
 800169a:	bf00      	nop
 800169c:	3710      	adds	r7, #16
 800169e:	46bd      	mov	sp, r7
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	bf00      	nop
 80016a4:	40004400 	.word	0x40004400
 80016a8:	20000310 	.word	0x20000310
 80016ac:	20000311 	.word	0x20000311
 80016b0:	20000354 	.word	0x20000354
 80016b4:	20000356 	.word	0x20000356
 80016b8:	00000000 	.word	0x00000000
 80016bc:	20000238 	.word	0x20000238
 80016c0:	08008f48 	.word	0x08008f48
 80016c4:	20000314 	.word	0x20000314
 80016c8:	200002c8 	.word	0x200002c8

080016cc <ADC1_Read12_Channel>:



static uint16_t ADC1_Read12_Channel(uint32_t channel)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b088      	sub	sp, #32
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
    ADC_ChannelConfTypeDef sConfig = {0};
 80016d4:	f107 030c 	add.w	r3, r7, #12
 80016d8:	2200      	movs	r2, #0
 80016da:	601a      	str	r2, [r3, #0]
 80016dc:	605a      	str	r2, [r3, #4]
 80016de:	609a      	str	r2, [r3, #8]
 80016e0:	60da      	str	r2, [r3, #12]

    sConfig.Channel      = channel;
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	60fb      	str	r3, [r7, #12]

/* F4 HAL uses numeric rank (1..16). Newer families define ADC_REGULAR_RANK_1. */
#if defined(ADC_REGULAR_RANK_1)
    sConfig.Rank         = ADC_REGULAR_RANK_1;
#else
    sConfig.Rank         = 1;  // STM32F4
 80016e6:	2301      	movs	r3, #1
 80016e8:	613b      	str	r3, [r7, #16]
#endif

    /* Use a reasonable sampling time to accommodate source impedance */
    sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 80016ea:	2301      	movs	r3, #1
 80016ec:	617b      	str	r3, [r7, #20]

#if defined(ADC_SINGLE_ENDED)
    sConfig.SingleDiff   = ADC_SINGLE_ENDED;   // not present on F4
#endif

    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 80016ee:	f107 030c 	add.w	r3, r7, #12
 80016f2:	4619      	mov	r1, r3
 80016f4:	4811      	ldr	r0, [pc, #68]	@ (800173c <ADC1_Read12_Channel+0x70>)
 80016f6:	f001 f89d 	bl	8002834 <HAL_ADC_ConfigChannel>
 80016fa:	4603      	mov	r3, r0
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d001      	beq.n	8001704 <ADC1_Read12_Channel+0x38>
        Error_Handler();
 8001700:	f000 fbb4 	bl	8001e6c <Error_Handler>
    }

    HAL_ADC_Start(&hadc1);
 8001704:	480d      	ldr	r0, [pc, #52]	@ (800173c <ADC1_Read12_Channel+0x70>)
 8001706:	f000 ff15 	bl	8002534 <HAL_ADC_Start>
    if (HAL_ADC_PollForConversion(&hadc1, 10) != HAL_OK) {
 800170a:	210a      	movs	r1, #10
 800170c:	480b      	ldr	r0, [pc, #44]	@ (800173c <ADC1_Read12_Channel+0x70>)
 800170e:	f000 fff8 	bl	8002702 <HAL_ADC_PollForConversion>
 8001712:	4603      	mov	r3, r0
 8001714:	2b00      	cmp	r3, #0
 8001716:	d004      	beq.n	8001722 <ADC1_Read12_Channel+0x56>
        HAL_ADC_Stop(&hadc1);
 8001718:	4808      	ldr	r0, [pc, #32]	@ (800173c <ADC1_Read12_Channel+0x70>)
 800171a:	f000 ffbf 	bl	800269c <HAL_ADC_Stop>
        return 0;
 800171e:	2300      	movs	r3, #0
 8001720:	e008      	b.n	8001734 <ADC1_Read12_Channel+0x68>
    }

    uint16_t val = (uint16_t)HAL_ADC_GetValue(&hadc1);   // 0..4095
 8001722:	4806      	ldr	r0, [pc, #24]	@ (800173c <ADC1_Read12_Channel+0x70>)
 8001724:	f001 f878 	bl	8002818 <HAL_ADC_GetValue>
 8001728:	4603      	mov	r3, r0
 800172a:	83fb      	strh	r3, [r7, #30]
    HAL_ADC_Stop(&hadc1);
 800172c:	4803      	ldr	r0, [pc, #12]	@ (800173c <ADC1_Read12_Channel+0x70>)
 800172e:	f000 ffb5 	bl	800269c <HAL_ADC_Stop>
    return val;
 8001732:	8bfb      	ldrh	r3, [r7, #30]
}
 8001734:	4618      	mov	r0, r3
 8001736:	3720      	adds	r7, #32
 8001738:	46bd      	mov	sp, r7
 800173a:	bd80      	pop	{r7, pc}
 800173c:	200001f0 	.word	0x200001f0

08001740 <ADC1_Read_Average_V>:

/* Read N samples on a channel and return the average in volts. */
static float ADC1_Read_Average_V(uint32_t channel)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b086      	sub	sp, #24
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
    uint32_t acc = 0;
 8001748:	2300      	movs	r3, #0
 800174a:	617b      	str	r3, [r7, #20]
    for (int i = 0; i < ADC_SAMPLES_AVG; ++i) {
 800174c:	2300      	movs	r3, #0
 800174e:	613b      	str	r3, [r7, #16]
 8001750:	e00a      	b.n	8001768 <ADC1_Read_Average_V+0x28>
        acc += ADC1_Read12_Channel(channel);
 8001752:	6878      	ldr	r0, [r7, #4]
 8001754:	f7ff ffba 	bl	80016cc <ADC1_Read12_Channel>
 8001758:	4603      	mov	r3, r0
 800175a:	461a      	mov	r2, r3
 800175c:	697b      	ldr	r3, [r7, #20]
 800175e:	4413      	add	r3, r2
 8001760:	617b      	str	r3, [r7, #20]
    for (int i = 0; i < ADC_SAMPLES_AVG; ++i) {
 8001762:	693b      	ldr	r3, [r7, #16]
 8001764:	3301      	adds	r3, #1
 8001766:	613b      	str	r3, [r7, #16]
 8001768:	693b      	ldr	r3, [r7, #16]
 800176a:	2b07      	cmp	r3, #7
 800176c:	ddf1      	ble.n	8001752 <ADC1_Read_Average_V+0x12>
    }
    /* Avoid integer division loss of precision */
    float counts = (float)acc / (float)ADC_SAMPLES_AVG;
 800176e:	697b      	ldr	r3, [r7, #20]
 8001770:	ee07 3a90 	vmov	s15, r3
 8001774:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001778:	eef2 6a00 	vmov.f32	s13, #32	@ 0x41000000  8.0
 800177c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001780:	edc7 7a03 	vstr	s15, [r7, #12]
    return (counts / ADC_MAX_COUNTS) * ADC_VREF_V;
 8001784:	ed97 7a03 	vldr	s14, [r7, #12]
 8001788:	eddf 6a06 	vldr	s13, [pc, #24]	@ 80017a4 <ADC1_Read_Average_V+0x64>
 800178c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001790:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 80017a8 <ADC1_Read_Average_V+0x68>
 8001794:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8001798:	eeb0 0a67 	vmov.f32	s0, s15
 800179c:	3718      	adds	r7, #24
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	bf00      	nop
 80017a4:	457ff000 	.word	0x457ff000
 80017a8:	40533333 	.word	0x40533333

080017ac <Mesure_current_A>:
 *   2) Remove AD623 REF offset.
 *   3) Divide by AD623 gain to recover shunt differential voltage.
 *   4) I = Vsense / Rshunt  -> convert to A.
 */
float Mesure_current_A(void)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b084      	sub	sp, #16
 80017b0:	af00      	add	r7, sp, #0
    /* 1) Read averaged ADC voltage at A0 (AD623 output) */
    float v_adc = ADC1_Read_Average_V(ISENSE_ADC_CHANNEL);
 80017b2:	2000      	movs	r0, #0
 80017b4:	f7ff ffc4 	bl	8001740 <ADC1_Read_Average_V>
 80017b8:	ed87 0a03 	vstr	s0, [r7, #12]

    /* 2) Remove AD623 REF offset (0 V in your current path) */
    float v_out_rel = v_adc - ISENSE_AD623_VREF_V;
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	60bb      	str	r3, [r7, #8]

    /* 3) Recover shunt voltage */
    float v_sense = v_out_rel / ISENSE_AD623_GAIN;
 80017c0:	ed97 7a02 	vldr	s14, [r7, #8]
 80017c4:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 80017f0 <Mesure_current_A+0x44>
 80017c8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017cc:	edc7 7a01 	vstr	s15, [r7, #4]

    /* 4) Convert to current and return in A */
    float i_a = v_sense / ISENSE_RSHUNT_OHMS;   /* Amps */
 80017d0:	ed97 7a01 	vldr	s14, [r7, #4]
 80017d4:	eddf 6a07 	vldr	s13, [pc, #28]	@ 80017f4 <Mesure_current_A+0x48>
 80017d8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017dc:	edc7 7a00 	vstr	s15, [r7]
    return i_a;
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	ee07 3a90 	vmov	s15, r3
}
 80017e6:	eeb0 0a67 	vmov.f32	s0, s15
 80017ea:	3710      	adds	r7, #16
 80017ec:	46bd      	mov	sp, r7
 80017ee:	bd80      	pop	{r7, pc}
 80017f0:	4147d05f 	.word	0x4147d05f
 80017f4:	3d4ccccd 	.word	0x3d4ccccd

080017f8 <Mesure_Temperature_C>:
 *   T2 = 25C, R2 = R25
 *   T3 = 85C, R3 = R25 * 0.10053
 * This yields SH: 1/T = A + B*ln(R) + C*ln(R)^3   (T in Kelvin).
 */
float Mesure_Temperature_C(void)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b09a      	sub	sp, #104	@ 0x68
 80017fc:	af00      	add	r7, sp, #0
    /* 1) Read AD623 output (what the ADC sees) */
    float v_adc  = ADC1_Read_Average_V(TEMP_ADC_CHANNEL);
 80017fe:	2001      	movs	r0, #1
 8001800:	f7ff ff9e 	bl	8001740 <ADC1_Read_Average_V>
 8001804:	ed87 0a17 	vstr	s0, [r7, #92]	@ 0x5c

    /* 2) INA de-embedding: differential at inputs */
    float v_diff = (v_adc - TEMP_AD623_VREF_V) / TEMP_AD623_GAIN;
 8001808:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 800180c:	ed9f 7ab3 	vldr	s14, [pc, #716]	@ 8001adc <Mesure_Temperature_C+0x2e4>
 8001810:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001814:	eddf 6ab2 	vldr	s13, [pc, #712]	@ 8001ae0 <Mesure_Temperature_C+0x2e8>
 8001818:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800181c:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58

    /* 3) Rebuild the actual divider node: Vnode = VMID + v_diff
          (AD623 measures node - VMID; if inputs were swapped, the sign flips) */
    float v_node = TEMP_BIAS_VMID - v_diff;
 8001820:	ed9f 7ab0 	vldr	s14, [pc, #704]	@ 8001ae4 <Mesure_Temperature_C+0x2ec>
 8001824:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8001828:	ee77 7a67 	vsub.f32	s15, s14, s15
 800182c:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64

    /* If the result looks out-of-range, try opposite polarity (inverted wiring). */
    if (v_node <= 0.0f || v_node >= ADC_VREF_V) {
 8001830:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 8001834:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001838:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800183c:	d908      	bls.n	8001850 <Mesure_Temperature_C+0x58>
 800183e:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 8001842:	ed9f 7aa9 	vldr	s14, [pc, #676]	@ 8001ae8 <Mesure_Temperature_C+0x2f0>
 8001846:	eef4 7ac7 	vcmpe.f32	s15, s14
 800184a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800184e:	db07      	blt.n	8001860 <Mesure_Temperature_C+0x68>
        v_node = TEMP_BIAS_VMID - v_diff;
 8001850:	ed9f 7aa4 	vldr	s14, [pc, #656]	@ 8001ae4 <Mesure_Temperature_C+0x2ec>
 8001854:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8001858:	ee77 7a67 	vsub.f32	s15, s14, s15
 800185c:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
    }

    /* Keep within (0, Vref) to avoid singularities */
    const float EPS = 1e-6f;
 8001860:	4ba2      	ldr	r3, [pc, #648]	@ (8001aec <Mesure_Temperature_C+0x2f4>)
 8001862:	657b      	str	r3, [r7, #84]	@ 0x54
    if (v_node >= (ADC_VREF_V - EPS)) v_node = ADC_VREF_V - EPS;
 8001864:	ed9f 7aa0 	vldr	s14, [pc, #640]	@ 8001ae8 <Mesure_Temperature_C+0x2f0>
 8001868:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 800186c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001870:	ed97 7a19 	vldr	s14, [r7, #100]	@ 0x64
 8001874:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001878:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800187c:	db07      	blt.n	800188e <Mesure_Temperature_C+0x96>
 800187e:	ed9f 7a9a 	vldr	s14, [pc, #616]	@ 8001ae8 <Mesure_Temperature_C+0x2f0>
 8001882:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8001886:	ee77 7a67 	vsub.f32	s15, s14, s15
 800188a:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
    if (v_node <= EPS)                 v_node = EPS;
 800188e:	ed97 7a19 	vldr	s14, [r7, #100]	@ 0x64
 8001892:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8001896:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800189a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800189e:	d801      	bhi.n	80018a4 <Mesure_Temperature_C+0xac>
 80018a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80018a2:	667b      	str	r3, [r7, #100]	@ 0x64

    /* 4) Thermistor resistance from divider:
          Vnode = Vref * (Rntc / (Rref + Rntc))  =>  Rntc = Rref * Vnode / (Vref - Vnode) */
    float r_ntc = NTC_RREF_OHMS * (v_node / (ADC_VREF_V - v_node));
 80018a4:	ed9f 7a90 	vldr	s14, [pc, #576]	@ 8001ae8 <Mesure_Temperature_C+0x2f0>
 80018a8:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 80018ac:	ee37 7a67 	vsub.f32	s14, s14, s15
 80018b0:	edd7 6a19 	vldr	s13, [r7, #100]	@ 0x64
 80018b4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80018b8:	ed9f 7a8d 	vldr	s14, [pc, #564]	@ 8001af0 <Mesure_Temperature_C+0x2f8>
 80018bc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018c0:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50

    /* 5) SteinhartHart with EPCOS 47k, R/T #4003 anchors (computed once) */
    const float R25      = 47000.0f;     // 47k @ 25C
 80018c4:	4b8b      	ldr	r3, [pc, #556]	@ (8001af4 <Mesure_Temperature_C+0x2fc>)
 80018c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
    const float ratio0C  = 3.5243f;      // R(0C)/R25
 80018c8:	4b8b      	ldr	r3, [pc, #556]	@ (8001af8 <Mesure_Temperature_C+0x300>)
 80018ca:	64bb      	str	r3, [r7, #72]	@ 0x48
    const float ratio85C = 0.10053f;     // R(85C)/R25
 80018cc:	4b8b      	ldr	r3, [pc, #556]	@ (8001afc <Mesure_Temperature_C+0x304>)
 80018ce:	647b      	str	r3, [r7, #68]	@ 0x44

    const float R1 = R25 * ratio0C;      // at 0C
 80018d0:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 80018d4:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80018d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018dc:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
    const float R2 = R25;                // at 25C
 80018e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80018e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    const float R3 = R25 * ratio85C;     // at 85C
 80018e4:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 80018e8:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80018ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018f0:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38

    const float T1 = 273.15f;            // 0C  in K
 80018f4:	4b82      	ldr	r3, [pc, #520]	@ (8001b00 <Mesure_Temperature_C+0x308>)
 80018f6:	637b      	str	r3, [r7, #52]	@ 0x34
    const float T2 = 298.15f;            // 25C in K
 80018f8:	4b82      	ldr	r3, [pc, #520]	@ (8001b04 <Mesure_Temperature_C+0x30c>)
 80018fa:	633b      	str	r3, [r7, #48]	@ 0x30
    const float T3 = 358.15f;            // 85C in K
 80018fc:	4b82      	ldr	r3, [pc, #520]	@ (8001b08 <Mesure_Temperature_C+0x310>)
 80018fe:	62fb      	str	r3, [r7, #44]	@ 0x2c

    static int   sh_init = 0;
    static float sh_A, sh_B, sh_C;

    if (!sh_init) {
 8001900:	4b82      	ldr	r3, [pc, #520]	@ (8001b0c <Mesure_Temperature_C+0x314>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	2b00      	cmp	r3, #0
 8001906:	f040 80a5 	bne.w	8001a54 <Mesure_Temperature_C+0x25c>
        float L1 = logf(R1), L2 = logf(R2), L3 = logf(R3);
 800190a:	ed97 0a10 	vldr	s0, [r7, #64]	@ 0x40
 800190e:	f007 f9ab 	bl	8008c68 <logf>
 8001912:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28
 8001916:	ed97 0a0f 	vldr	s0, [r7, #60]	@ 0x3c
 800191a:	f007 f9a5 	bl	8008c68 <logf>
 800191e:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
 8001922:	ed97 0a0e 	vldr	s0, [r7, #56]	@ 0x38
 8001926:	f007 f99f 	bl	8008c68 <logf>
 800192a:	ed87 0a08 	vstr	s0, [r7, #32]
        float Y1 = 1.0f / T1, Y2 = 1.0f / T2, Y3 = 1.0f / T3;
 800192e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001932:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8001936:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800193a:	edc7 7a07 	vstr	s15, [r7, #28]
 800193e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001942:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8001946:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800194a:	edc7 7a06 	vstr	s15, [r7, #24]
 800194e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001952:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8001956:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800195a:	edc7 7a05 	vstr	s15, [r7, #20]

        float gamma2 = (Y2 - Y1) / (L2 - L1);
 800195e:	ed97 7a06 	vldr	s14, [r7, #24]
 8001962:	edd7 7a07 	vldr	s15, [r7, #28]
 8001966:	ee77 6a67 	vsub.f32	s13, s14, s15
 800196a:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800196e:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001972:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001976:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800197a:	edc7 7a04 	vstr	s15, [r7, #16]
        float gamma3 = (Y3 - Y1) / (L3 - L1);
 800197e:	ed97 7a05 	vldr	s14, [r7, #20]
 8001982:	edd7 7a07 	vldr	s15, [r7, #28]
 8001986:	ee77 6a67 	vsub.f32	s13, s14, s15
 800198a:	ed97 7a08 	vldr	s14, [r7, #32]
 800198e:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001992:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001996:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800199a:	edc7 7a03 	vstr	s15, [r7, #12]
        sh_C = (gamma3 - gamma2) / (L3 - L2) / (L1 + L2 + L3);
 800199e:	ed97 7a03 	vldr	s14, [r7, #12]
 80019a2:	edd7 7a04 	vldr	s15, [r7, #16]
 80019a6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80019aa:	edd7 6a08 	vldr	s13, [r7, #32]
 80019ae:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80019b2:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80019b6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80019ba:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80019be:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80019c2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80019c6:	edd7 7a08 	vldr	s15, [r7, #32]
 80019ca:	ee37 7a27 	vadd.f32	s14, s14, s15
 80019ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80019d2:	4b4f      	ldr	r3, [pc, #316]	@ (8001b10 <Mesure_Temperature_C+0x318>)
 80019d4:	edc3 7a00 	vstr	s15, [r3]
        sh_B = gamma2 - sh_C * (L2*L2 + L1*L2 + L1*L1);
 80019d8:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80019dc:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80019e0:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 80019e4:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80019e8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80019ec:	ee37 7a27 	vadd.f32	s14, s14, s15
 80019f0:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80019f4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80019f8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80019fc:	4b44      	ldr	r3, [pc, #272]	@ (8001b10 <Mesure_Temperature_C+0x318>)
 80019fe:	edd3 7a00 	vldr	s15, [r3]
 8001a02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a06:	ed97 7a04 	vldr	s14, [r7, #16]
 8001a0a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a0e:	4b41      	ldr	r3, [pc, #260]	@ (8001b14 <Mesure_Temperature_C+0x31c>)
 8001a10:	edc3 7a00 	vstr	s15, [r3]
        sh_A = Y1 - sh_B*L1 - sh_C*(L1*L1*L1);
 8001a14:	4b3f      	ldr	r3, [pc, #252]	@ (8001b14 <Mesure_Temperature_C+0x31c>)
 8001a16:	ed93 7a00 	vldr	s14, [r3]
 8001a1a:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001a1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a22:	ed97 7a07 	vldr	s14, [r7, #28]
 8001a26:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001a2a:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001a2e:	ee67 6aa7 	vmul.f32	s13, s15, s15
 8001a32:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001a36:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001a3a:	4b35      	ldr	r3, [pc, #212]	@ (8001b10 <Mesure_Temperature_C+0x318>)
 8001a3c:	edd3 7a00 	vldr	s15, [r3]
 8001a40:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a44:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a48:	4b33      	ldr	r3, [pc, #204]	@ (8001b18 <Mesure_Temperature_C+0x320>)
 8001a4a:	edc3 7a00 	vstr	s15, [r3]

        sh_init = 1;
 8001a4e:	4b2f      	ldr	r3, [pc, #188]	@ (8001b0c <Mesure_Temperature_C+0x314>)
 8001a50:	2201      	movs	r2, #1
 8001a52:	601a      	str	r2, [r3, #0]
    }

    float L  = logf(r_ntc);
 8001a54:	ed97 0a14 	vldr	s0, [r7, #80]	@ 0x50
 8001a58:	f007 f906 	bl	8008c68 <logf>
 8001a5c:	ed87 0a02 	vstr	s0, [r7, #8]
    float Y  = sh_A + sh_B*L + sh_C*(L*L*L);   /* 1/T [1/K] */
 8001a60:	4b2c      	ldr	r3, [pc, #176]	@ (8001b14 <Mesure_Temperature_C+0x31c>)
 8001a62:	ed93 7a00 	vldr	s14, [r3]
 8001a66:	edd7 7a02 	vldr	s15, [r7, #8]
 8001a6a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a6e:	4b2a      	ldr	r3, [pc, #168]	@ (8001b18 <Mesure_Temperature_C+0x320>)
 8001a70:	edd3 7a00 	vldr	s15, [r3]
 8001a74:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a78:	edd7 7a02 	vldr	s15, [r7, #8]
 8001a7c:	ee67 6aa7 	vmul.f32	s13, s15, s15
 8001a80:	edd7 7a02 	vldr	s15, [r7, #8]
 8001a84:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001a88:	4b21      	ldr	r3, [pc, #132]	@ (8001b10 <Mesure_Temperature_C+0x318>)
 8001a8a:	edd3 7a00 	vldr	s15, [r3]
 8001a8e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a92:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a96:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
    if (Y <= 0.0f) Y = EPS;
 8001a9a:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8001a9e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001aa2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001aa6:	d801      	bhi.n	8001aac <Mesure_Temperature_C+0x2b4>
 8001aa8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001aaa:	663b      	str	r3, [r7, #96]	@ 0x60
    float T_K = 1.0f / Y;
 8001aac:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001ab0:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 8001ab4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ab8:	edc7 7a01 	vstr	s15, [r7, #4]
    float T_C = T_K - 273.15f;
 8001abc:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ac0:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8001b1c <Mesure_Temperature_C+0x324>
 8001ac4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001ac8:	edc7 7a00 	vstr	s15, [r7]

    return T_C;
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	ee07 3a90 	vmov	s15, r3
}
 8001ad2:	eeb0 0a67 	vmov.f32	s0, s15
 8001ad6:	3768      	adds	r7, #104	@ 0x68
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bd80      	pop	{r7, pc}
 8001adc:	3f645306 	.word	0x3f645306
 8001ae0:	3fbf3b64 	.word	0x3fbf3b64
 8001ae4:	3fd33333 	.word	0x3fd33333
 8001ae8:	40533333 	.word	0x40533333
 8001aec:	358637bd 	.word	0x358637bd
 8001af0:	47379800 	.word	0x47379800
 8001af4:	47379800 	.word	0x47379800
 8001af8:	40618e22 	.word	0x40618e22
 8001afc:	3dcde2ac 	.word	0x3dcde2ac
 8001b00:	43889333 	.word	0x43889333
 8001b04:	43951333 	.word	0x43951333
 8001b08:	43b31333 	.word	0x43b31333
 8001b0c:	20000358 	.word	0x20000358
 8001b10:	2000035c 	.word	0x2000035c
 8001b14:	20000360 	.word	0x20000360
 8001b18:	20000364 	.word	0x20000364
 8001b1c:	43889333 	.word	0x43889333

08001b20 <TIM1_CH1_SetDutyPercent>:

/* Set TIM1 CH1 duty in percent (0..100)  (HEATING RESISTENCE DUTTY-CYCLE)*/
// Apply duty in % to TIM1 CH1 and force the update immediately
void TIM1_CH1_SetDutyPercent(float duty_pct)
{
 8001b20:	b480      	push	{r7}
 8001b22:	b085      	sub	sp, #20
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	ed87 0a01 	vstr	s0, [r7, #4]
    if (duty_pct < 0.0f)   duty_pct = 0.0f;
 8001b2a:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b2e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001b32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b36:	d502      	bpl.n	8001b3e <TIM1_CH1_SetDutyPercent+0x1e>
 8001b38:	f04f 0300 	mov.w	r3, #0
 8001b3c:	607b      	str	r3, [r7, #4]
    if (duty_pct > 100.0f) duty_pct = 100.0f;
 8001b3e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b42:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8001bac <TIM1_CH1_SetDutyPercent+0x8c>
 8001b46:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b4e:	dd01      	ble.n	8001b54 <TIM1_CH1_SetDutyPercent+0x34>
 8001b50:	4b17      	ldr	r3, [pc, #92]	@ (8001bb0 <TIM1_CH1_SetDutyPercent+0x90>)
 8001b52:	607b      	str	r3, [r7, #4]

    uint32_t arr = __HAL_TIM_GET_AUTORELOAD(&htim1);              // e.g. 4999
 8001b54:	4b17      	ldr	r3, [pc, #92]	@ (8001bb4 <TIM1_CH1_SetDutyPercent+0x94>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b5a:	60bb      	str	r3, [r7, #8]
    uint32_t ccr = (uint32_t)((duty_pct * (float)(arr + 1U)) * 0.01f);
 8001b5c:	68bb      	ldr	r3, [r7, #8]
 8001b5e:	3301      	adds	r3, #1
 8001b60:	ee07 3a90 	vmov	s15, r3
 8001b64:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001b68:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b6c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b70:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8001bb8 <TIM1_CH1_SetDutyPercent+0x98>
 8001b74:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b78:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001b7c:	ee17 3a90 	vmov	r3, s15
 8001b80:	60fb      	str	r3, [r7, #12]
    if (ccr > arr) ccr = arr;                                     // 100% -> arr
 8001b82:	68fa      	ldr	r2, [r7, #12]
 8001b84:	68bb      	ldr	r3, [r7, #8]
 8001b86:	429a      	cmp	r2, r3
 8001b88:	d901      	bls.n	8001b8e <TIM1_CH1_SetDutyPercent+0x6e>
 8001b8a:	68bb      	ldr	r3, [r7, #8]
 8001b8c:	60fb      	str	r3, [r7, #12]

    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, ccr);            // write CCR1
 8001b8e:	4b09      	ldr	r3, [pc, #36]	@ (8001bb4 <TIM1_CH1_SetDutyPercent+0x94>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	68fa      	ldr	r2, [r7, #12]
 8001b94:	635a      	str	r2, [r3, #52]	@ 0x34

    // Force an update event so the new CCR is taken immediately (no shadow delay)
    htim1.Instance->EGR = TIM_EGR_UG;                             // generate UG
 8001b96:	4b07      	ldr	r3, [pc, #28]	@ (8001bb4 <TIM1_CH1_SetDutyPercent+0x94>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	2201      	movs	r2, #1
 8001b9c:	615a      	str	r2, [r3, #20]
}
 8001b9e:	bf00      	nop
 8001ba0:	3714      	adds	r7, #20
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba8:	4770      	bx	lr
 8001baa:	bf00      	nop
 8001bac:	42c80000 	.word	0x42c80000
 8001bb0:	42c80000 	.word	0x42c80000
 8001bb4:	20000238 	.word	0x20000238
 8001bb8:	3c23d70a 	.word	0x3c23d70a

08001bbc <uart2_printf>:


void uart2_printf(const char *fmt, ...)
{
 8001bbc:	b40f      	push	{r0, r1, r2, r3}
 8001bbe:	b580      	push	{r7, lr}
 8001bc0:	b09a      	sub	sp, #104	@ 0x68
 8001bc2:	af00      	add	r7, sp, #0
    char buf[96];
    va_list ap;
    va_start(ap, fmt);
 8001bc4:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001bc8:	603b      	str	r3, [r7, #0]
    int n = vsnprintf(buf, sizeof(buf), fmt, ap);
 8001bca:	1d38      	adds	r0, r7, #4
 8001bcc:	683b      	ldr	r3, [r7, #0]
 8001bce:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8001bd0:	2160      	movs	r1, #96	@ 0x60
 8001bd2:	f004 ff6d 	bl	8006ab0 <vsniprintf>
 8001bd6:	6678      	str	r0, [r7, #100]	@ 0x64
    va_end(ap);
    if (n < 0) return;
 8001bd8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	db0c      	blt.n	8001bf8 <uart2_printf+0x3c>
    if ((size_t)n > sizeof(buf)) n = sizeof(buf);
 8001bde:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001be0:	2b60      	cmp	r3, #96	@ 0x60
 8001be2:	d901      	bls.n	8001be8 <uart2_printf+0x2c>
 8001be4:	2360      	movs	r3, #96	@ 0x60
 8001be6:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_UART_Transmit(&huart2, (uint8_t*)buf, (uint16_t)n, 100);
 8001be8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001bea:	b29a      	uxth	r2, r3
 8001bec:	1d39      	adds	r1, r7, #4
 8001bee:	2364      	movs	r3, #100	@ 0x64
 8001bf0:	4805      	ldr	r0, [pc, #20]	@ (8001c08 <uart2_printf+0x4c>)
 8001bf2:	f003 f93f 	bl	8004e74 <HAL_UART_Transmit>
 8001bf6:	e000      	b.n	8001bfa <uart2_printf+0x3e>
    if (n < 0) return;
 8001bf8:	bf00      	nop
}
 8001bfa:	3768      	adds	r7, #104	@ 0x68
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001c02:	b004      	add	sp, #16
 8001c04:	4770      	bx	lr
 8001c06:	bf00      	nop
 8001c08:	200002c8 	.word	0x200002c8

08001c0c <TIM2_GetCounterTickHz>:


uint32_t TIM2_GetCounterTickHz(void)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b082      	sub	sp, #8
 8001c10:	af00      	add	r7, sp, #0
    uint32_t pclk1 = HAL_RCC_GetPCLK1Freq();
 8001c12:	f002 f809 	bl	8003c28 <HAL_RCC_GetPCLK1Freq>
 8001c16:	6078      	str	r0, [r7, #4]
    /* Si el prescaler de APB1 != 1, los timers corren al doble */
    if ((RCC->CFGR & RCC_CFGR_PPRE1) != RCC_CFGR_PPRE1_DIV1) {
 8001c18:	4b09      	ldr	r3, [pc, #36]	@ (8001c40 <TIM2_GetCounterTickHz+0x34>)
 8001c1a:	689b      	ldr	r3, [r3, #8]
 8001c1c:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d002      	beq.n	8001c2a <TIM2_GetCounterTickHz+0x1e>
        pclk1 *= 2U;
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	005b      	lsls	r3, r3, #1
 8001c28:	607b      	str	r3, [r7, #4]
    }
    return pclk1 / (htim2.Init.Prescaler + 1U);
 8001c2a:	4b06      	ldr	r3, [pc, #24]	@ (8001c44 <TIM2_GetCounterTickHz+0x38>)
 8001c2c:	685b      	ldr	r3, [r3, #4]
 8001c2e:	3301      	adds	r3, #1
 8001c30:	687a      	ldr	r2, [r7, #4]
 8001c32:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8001c36:	4618      	mov	r0, r3
 8001c38:	3708      	adds	r7, #8
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	bf00      	nop
 8001c40:	40023800 	.word	0x40023800
 8001c44:	20000280 	.word	0x20000280

08001c48 <TIM2_SetPeriod_ms>:

void TIM2_SetPeriod_ms(uint32_t ms)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b084      	sub	sp, #16
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
    if (ms == 0) ms = 1;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d101      	bne.n	8001c5a <TIM2_SetPeriod_ms+0x12>
 8001c56:	2301      	movs	r3, #1
 8001c58:	607b      	str	r3, [r7, #4]
    uint32_t tick_hz = TIM2_GetCounterTickHz();     // p.ej. 2 kHz con tu PSC=49999
 8001c5a:	f7ff ffd7 	bl	8001c0c <TIM2_GetCounterTickHz>
 8001c5e:	60b8      	str	r0, [r7, #8]
    uint32_t arr = (tick_hz * ms) / 1000U;
 8001c60:	68bb      	ldr	r3, [r7, #8]
 8001c62:	687a      	ldr	r2, [r7, #4]
 8001c64:	fb02 f303 	mul.w	r3, r2, r3
 8001c68:	4a1d      	ldr	r2, [pc, #116]	@ (8001ce0 <TIM2_SetPeriod_ms+0x98>)
 8001c6a:	fba2 2303 	umull	r2, r3, r2, r3
 8001c6e:	099b      	lsrs	r3, r3, #6
 8001c70:	60fb      	str	r3, [r7, #12]
    if (arr == 0) arr = 1;
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d101      	bne.n	8001c7c <TIM2_SetPeriod_ms+0x34>
 8001c78:	2301      	movs	r3, #1
 8001c7a:	60fb      	str	r3, [r7, #12]
    __HAL_TIM_DISABLE(&htim2);
 8001c7c:	4b19      	ldr	r3, [pc, #100]	@ (8001ce4 <TIM2_SetPeriod_ms+0x9c>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	6a1a      	ldr	r2, [r3, #32]
 8001c82:	f241 1311 	movw	r3, #4369	@ 0x1111
 8001c86:	4013      	ands	r3, r2
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d10f      	bne.n	8001cac <TIM2_SetPeriod_ms+0x64>
 8001c8c:	4b15      	ldr	r3, [pc, #84]	@ (8001ce4 <TIM2_SetPeriod_ms+0x9c>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	6a1a      	ldr	r2, [r3, #32]
 8001c92:	f240 4344 	movw	r3, #1092	@ 0x444
 8001c96:	4013      	ands	r3, r2
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d107      	bne.n	8001cac <TIM2_SetPeriod_ms+0x64>
 8001c9c:	4b11      	ldr	r3, [pc, #68]	@ (8001ce4 <TIM2_SetPeriod_ms+0x9c>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	681a      	ldr	r2, [r3, #0]
 8001ca2:	4b10      	ldr	r3, [pc, #64]	@ (8001ce4 <TIM2_SetPeriod_ms+0x9c>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f022 0201 	bic.w	r2, r2, #1
 8001caa:	601a      	str	r2, [r3, #0]
    __HAL_TIM_SET_AUTORELOAD(&htim2, arr - 1U);     // ARR = N-1
 8001cac:	4b0d      	ldr	r3, [pc, #52]	@ (8001ce4 <TIM2_SetPeriod_ms+0x9c>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	68fa      	ldr	r2, [r7, #12]
 8001cb2:	3a01      	subs	r2, #1
 8001cb4:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	3b01      	subs	r3, #1
 8001cba:	4a0a      	ldr	r2, [pc, #40]	@ (8001ce4 <TIM2_SetPeriod_ms+0x9c>)
 8001cbc:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_SET_COUNTER(&htim2, 0);
 8001cbe:	4b09      	ldr	r3, [pc, #36]	@ (8001ce4 <TIM2_SetPeriod_ms+0x9c>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	625a      	str	r2, [r3, #36]	@ 0x24
    __HAL_TIM_ENABLE(&htim2);
 8001cc6:	4b07      	ldr	r3, [pc, #28]	@ (8001ce4 <TIM2_SetPeriod_ms+0x9c>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	681a      	ldr	r2, [r3, #0]
 8001ccc:	4b05      	ldr	r3, [pc, #20]	@ (8001ce4 <TIM2_SetPeriod_ms+0x9c>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	f042 0201 	orr.w	r2, r2, #1
 8001cd4:	601a      	str	r2, [r3, #0]
}
 8001cd6:	bf00      	nop
 8001cd8:	3710      	adds	r7, #16
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}
 8001cde:	bf00      	nop
 8001ce0:	10624dd3 	.word	0x10624dd3
 8001ce4:	20000280 	.word	0x20000280

08001ce8 <Command_Interpreter>:

// Intrprete de comandos (switch-case): buf = "L123" (sin ':')

void Command_Interpreter(const char *buf)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b086      	sub	sp, #24
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
    if (!buf || !buf[0]) return;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	f000 80a6 	beq.w	8001e44 <Command_Interpreter+0x15c>
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	781b      	ldrb	r3, [r3, #0]
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	f000 80a1 	beq.w	8001e44 <Command_Interpreter+0x15c>

    char cmd = (char)toupper((unsigned char)buf[0]);
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	781b      	ldrb	r3, [r3, #0]
 8001d06:	73fb      	strb	r3, [r7, #15]
 8001d08:	7bfb      	ldrb	r3, [r7, #15]
 8001d0a:	3301      	adds	r3, #1
 8001d0c:	4a4f      	ldr	r2, [pc, #316]	@ (8001e4c <Command_Interpreter+0x164>)
 8001d0e:	4413      	add	r3, r2
 8001d10:	781b      	ldrb	r3, [r3, #0]
 8001d12:	f003 0303 	and.w	r3, r3, #3
 8001d16:	2b02      	cmp	r3, #2
 8001d18:	d102      	bne.n	8001d20 <Command_Interpreter+0x38>
 8001d1a:	7bfb      	ldrb	r3, [r7, #15]
 8001d1c:	3b20      	subs	r3, #32
 8001d1e:	e000      	b.n	8001d22 <Command_Interpreter+0x3a>
 8001d20:	7bfb      	ldrb	r3, [r7, #15]
 8001d22:	73bb      	strb	r3, [r7, #14]

    const char *p = buf + 1;
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	3301      	adds	r3, #1
 8001d28:	617b      	str	r3, [r7, #20]
    while (*p == ' ') p++;
 8001d2a:	e002      	b.n	8001d32 <Command_Interpreter+0x4a>
 8001d2c:	697b      	ldr	r3, [r7, #20]
 8001d2e:	3301      	adds	r3, #1
 8001d30:	617b      	str	r3, [r7, #20]
 8001d32:	697b      	ldr	r3, [r7, #20]
 8001d34:	781b      	ldrb	r3, [r3, #0]
 8001d36:	2b20      	cmp	r3, #32
 8001d38:	d0f8      	beq.n	8001d2c <Command_Interpreter+0x44>
    uint32_t val = strtoul(p, NULL, 10);
 8001d3a:	220a      	movs	r2, #10
 8001d3c:	2100      	movs	r1, #0
 8001d3e:	6978      	ldr	r0, [r7, #20]
 8001d40:	f004 f922 	bl	8005f88 <strtoul>
 8001d44:	6138      	str	r0, [r7, #16]

    switch (cmd) {
 8001d46:	7bbb      	ldrb	r3, [r7, #14]
 8001d48:	3b41      	subs	r3, #65	@ 0x41
 8001d4a:	2b12      	cmp	r3, #18
 8001d4c:	d874      	bhi.n	8001e38 <Command_Interpreter+0x150>
 8001d4e:	a201      	add	r2, pc, #4	@ (adr r2, 8001d54 <Command_Interpreter+0x6c>)
 8001d50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d54:	08001e1d 	.word	0x08001e1d
 8001d58:	08001e39 	.word	0x08001e39
 8001d5c:	08001e39 	.word	0x08001e39
 8001d60:	08001dcd 	.word	0x08001dcd
 8001d64:	08001e39 	.word	0x08001e39
 8001d68:	08001e39 	.word	0x08001e39
 8001d6c:	08001e39 	.word	0x08001e39
 8001d70:	08001e39 	.word	0x08001e39
 8001d74:	08001e39 	.word	0x08001e39
 8001d78:	08001e39 	.word	0x08001e39
 8001d7c:	08001db1 	.word	0x08001db1
 8001d80:	08001e39 	.word	0x08001e39
 8001d84:	08001e39 	.word	0x08001e39
 8001d88:	08001e39 	.word	0x08001e39
 8001d8c:	08001e39 	.word	0x08001e39
 8001d90:	08001da1 	.word	0x08001da1
 8001d94:	08001e39 	.word	0x08001e39
 8001d98:	08001e39 	.word	0x08001e39
 8001d9c:	08001dfd 	.word	0x08001dfd
    	case 'P':  // :P<num_ms>
    		TIM2_SetPeriod_ms(val);
 8001da0:	6938      	ldr	r0, [r7, #16]
 8001da2:	f7ff ff51 	bl	8001c48 <TIM2_SetPeriod_ms>
        	uart2_printf("TIM2 period set to %lu ms\r\n", (unsigned long)val);
 8001da6:	6939      	ldr	r1, [r7, #16]
 8001da8:	4829      	ldr	r0, [pc, #164]	@ (8001e50 <Command_Interpreter+0x168>)
 8001daa:	f7ff ff07 	bl	8001bbc <uart2_printf>
        	break;
 8001dae:	e04a      	b.n	8001e46 <Command_Interpreter+0x15e>

    	case 'K':   // :K -> start K-mode (manual +/- duty jog) + table (if not streaming)
    	{
    	    pwm_test_mode = 1;
 8001db0:	4b28      	ldr	r3, [pc, #160]	@ (8001e54 <Command_Interpreter+0x16c>)
 8001db2:	2201      	movs	r2, #1
 8001db4:	701a      	strb	r2, [r3, #0]
    	    duty_pct = 0;
 8001db6:	4b28      	ldr	r3, [pc, #160]	@ (8001e58 <Command_Interpreter+0x170>)
 8001db8:	2200      	movs	r2, #0
 8001dba:	701a      	strb	r2, [r3, #0]
    	    TIM1_CH1_SetDutyPercent(0.0f);
 8001dbc:	ed9f 0a27 	vldr	s0, [pc, #156]	@ 8001e5c <Command_Interpreter+0x174>
 8001dc0:	f7ff feae 	bl	8001b20 <TIM1_CH1_SetDutyPercent>
    	    uart2_printf("PWM test START. Use '+' / '-' (10%%). ENTER to stop.\r\n");
 8001dc4:	4826      	ldr	r0, [pc, #152]	@ (8001e60 <Command_Interpreter+0x178>)
 8001dc6:	f7ff fef9 	bl	8001bbc <uart2_printf>
    	}
    	break;
 8001dca:	e03c      	b.n	8001e46 <Command_Interpreter+0x15e>

    	case 'D':  // :Dxxx -> set duty directly (0..100) and stay there
    	{
    	    if (val > 100U) val = 100U;
 8001dcc:	693b      	ldr	r3, [r7, #16]
 8001dce:	2b64      	cmp	r3, #100	@ 0x64
 8001dd0:	d901      	bls.n	8001dd6 <Command_Interpreter+0xee>
 8001dd2:	2364      	movs	r3, #100	@ 0x64
 8001dd4:	613b      	str	r3, [r7, #16]
    	    duty_pct = (uint8_t)val;
 8001dd6:	693b      	ldr	r3, [r7, #16]
 8001dd8:	b2da      	uxtb	r2, r3
 8001dda:	4b1f      	ldr	r3, [pc, #124]	@ (8001e58 <Command_Interpreter+0x170>)
 8001ddc:	701a      	strb	r2, [r3, #0]
    	    TIM1_CH1_SetDutyPercent((float)duty_pct);
 8001dde:	4b1e      	ldr	r3, [pc, #120]	@ (8001e58 <Command_Interpreter+0x170>)
 8001de0:	781b      	ldrb	r3, [r3, #0]
 8001de2:	b2db      	uxtb	r3, r3
 8001de4:	ee07 3a90 	vmov	s15, r3
 8001de8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001dec:	eeb0 0a67 	vmov.f32	s0, s15
 8001df0:	f7ff fe96 	bl	8001b20 <TIM1_CH1_SetDutyPercent>
    	}
    	break;
 8001df4:	e027      	b.n	8001e46 <Command_Interpreter+0x15e>

    	case 'S':  // :S  -> start streaming   |  :S0 -> stop streaming
    	{
    	    // Look at the first non-space char after 'S'
    	    while (*p == ' ') p++;
 8001df6:	697b      	ldr	r3, [r7, #20]
 8001df8:	3301      	adds	r3, #1
 8001dfa:	617b      	str	r3, [r7, #20]
 8001dfc:	697b      	ldr	r3, [r7, #20]
 8001dfe:	781b      	ldrb	r3, [r3, #0]
 8001e00:	2b20      	cmp	r3, #32
 8001e02:	d0f8      	beq.n	8001df6 <Command_Interpreter+0x10e>
    	    if (*p == '0') {
 8001e04:	697b      	ldr	r3, [r7, #20]
 8001e06:	781b      	ldrb	r3, [r3, #0]
 8001e08:	2b30      	cmp	r3, #48	@ 0x30
 8001e0a:	d103      	bne.n	8001e14 <Command_Interpreter+0x12c>
    	        stream_on = 0;
 8001e0c:	4b15      	ldr	r3, [pc, #84]	@ (8001e64 <Command_Interpreter+0x17c>)
 8001e0e:	2200      	movs	r2, #0
 8001e10:	701a      	strb	r2, [r3, #0]
    	    } else {
    	        stream_on = 1;
    	    }
    	}
    	break;
 8001e12:	e018      	b.n	8001e46 <Command_Interpreter+0x15e>
    	        stream_on = 1;
 8001e14:	4b13      	ldr	r3, [pc, #76]	@ (8001e64 <Command_Interpreter+0x17c>)
 8001e16:	2201      	movs	r2, #1
 8001e18:	701a      	strb	r2, [r3, #0]
    	break;
 8001e1a:	e014      	b.n	8001e46 <Command_Interpreter+0x15e>

    	case 'A':  // :A -> SAFE STOP (duty=0, streaming OFF, K-mode OFF)
    	{
    	    stream_on     = 0;
 8001e1c:	4b11      	ldr	r3, [pc, #68]	@ (8001e64 <Command_Interpreter+0x17c>)
 8001e1e:	2200      	movs	r2, #0
 8001e20:	701a      	strb	r2, [r3, #0]
    	    pwm_test_mode = 0;
 8001e22:	4b0c      	ldr	r3, [pc, #48]	@ (8001e54 <Command_Interpreter+0x16c>)
 8001e24:	2200      	movs	r2, #0
 8001e26:	701a      	strb	r2, [r3, #0]
    	    duty_pct      = 0;
 8001e28:	4b0b      	ldr	r3, [pc, #44]	@ (8001e58 <Command_Interpreter+0x170>)
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	701a      	strb	r2, [r3, #0]
    	    TIM1_CH1_SetDutyPercent(0.0f);
 8001e2e:	ed9f 0a0b 	vldr	s0, [pc, #44]	@ 8001e5c <Command_Interpreter+0x174>
 8001e32:	f7ff fe75 	bl	8001b20 <TIM1_CH1_SetDutyPercent>
    	}
    	break;
 8001e36:	e006      	b.n	8001e46 <Command_Interpreter+0x15e>

        default:
            uart2_printf("ERR cmd '%c'\r\n", cmd);
 8001e38:	7bbb      	ldrb	r3, [r7, #14]
 8001e3a:	4619      	mov	r1, r3
 8001e3c:	480a      	ldr	r0, [pc, #40]	@ (8001e68 <Command_Interpreter+0x180>)
 8001e3e:	f7ff febd 	bl	8001bbc <uart2_printf>
            break;
 8001e42:	e000      	b.n	8001e46 <Command_Interpreter+0x15e>
    if (!buf || !buf[0]) return;
 8001e44:	bf00      	nop
    }
}
 8001e46:	3718      	adds	r7, #24
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	bd80      	pop	{r7, pc}
 8001e4c:	08008fe4 	.word	0x08008fe4
 8001e50:	08008f64 	.word	0x08008f64
 8001e54:	20000354 	.word	0x20000354
 8001e58:	20000356 	.word	0x20000356
 8001e5c:	00000000 	.word	0x00000000
 8001e60:	08008f80 	.word	0x08008f80
 8001e64:	20000355 	.word	0x20000355
 8001e68:	08008fbc 	.word	0x08008fbc

08001e6c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e70:	b672      	cpsid	i
}
 8001e72:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e74:	bf00      	nop
 8001e76:	e7fd      	b.n	8001e74 <Error_Handler+0x8>

08001e78 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b082      	sub	sp, #8
 8001e7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e7e:	2300      	movs	r3, #0
 8001e80:	607b      	str	r3, [r7, #4]
 8001e82:	4b10      	ldr	r3, [pc, #64]	@ (8001ec4 <HAL_MspInit+0x4c>)
 8001e84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e86:	4a0f      	ldr	r2, [pc, #60]	@ (8001ec4 <HAL_MspInit+0x4c>)
 8001e88:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e8c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e8e:	4b0d      	ldr	r3, [pc, #52]	@ (8001ec4 <HAL_MspInit+0x4c>)
 8001e90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e92:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e96:	607b      	str	r3, [r7, #4]
 8001e98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	603b      	str	r3, [r7, #0]
 8001e9e:	4b09      	ldr	r3, [pc, #36]	@ (8001ec4 <HAL_MspInit+0x4c>)
 8001ea0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ea2:	4a08      	ldr	r2, [pc, #32]	@ (8001ec4 <HAL_MspInit+0x4c>)
 8001ea4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ea8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001eaa:	4b06      	ldr	r3, [pc, #24]	@ (8001ec4 <HAL_MspInit+0x4c>)
 8001eac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001eb2:	603b      	str	r3, [r7, #0]
 8001eb4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001eb6:	2007      	movs	r0, #7
 8001eb8:	f000 ffba 	bl	8002e30 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ebc:	bf00      	nop
 8001ebe:	3708      	adds	r7, #8
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bd80      	pop	{r7, pc}
 8001ec4:	40023800 	.word	0x40023800

08001ec8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b08a      	sub	sp, #40	@ 0x28
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ed0:	f107 0314 	add.w	r3, r7, #20
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	601a      	str	r2, [r3, #0]
 8001ed8:	605a      	str	r2, [r3, #4]
 8001eda:	609a      	str	r2, [r3, #8]
 8001edc:	60da      	str	r2, [r3, #12]
 8001ede:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4a17      	ldr	r2, [pc, #92]	@ (8001f44 <HAL_ADC_MspInit+0x7c>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d127      	bne.n	8001f3a <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001eea:	2300      	movs	r3, #0
 8001eec:	613b      	str	r3, [r7, #16]
 8001eee:	4b16      	ldr	r3, [pc, #88]	@ (8001f48 <HAL_ADC_MspInit+0x80>)
 8001ef0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ef2:	4a15      	ldr	r2, [pc, #84]	@ (8001f48 <HAL_ADC_MspInit+0x80>)
 8001ef4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ef8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001efa:	4b13      	ldr	r3, [pc, #76]	@ (8001f48 <HAL_ADC_MspInit+0x80>)
 8001efc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001efe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f02:	613b      	str	r3, [r7, #16]
 8001f04:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f06:	2300      	movs	r3, #0
 8001f08:	60fb      	str	r3, [r7, #12]
 8001f0a:	4b0f      	ldr	r3, [pc, #60]	@ (8001f48 <HAL_ADC_MspInit+0x80>)
 8001f0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f0e:	4a0e      	ldr	r2, [pc, #56]	@ (8001f48 <HAL_ADC_MspInit+0x80>)
 8001f10:	f043 0301 	orr.w	r3, r3, #1
 8001f14:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f16:	4b0c      	ldr	r3, [pc, #48]	@ (8001f48 <HAL_ADC_MspInit+0x80>)
 8001f18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f1a:	f003 0301 	and.w	r3, r3, #1
 8001f1e:	60fb      	str	r3, [r7, #12]
 8001f20:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = PIN_Current_Pin|PIN_Temp_Pin;
 8001f22:	2303      	movs	r3, #3
 8001f24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f26:	2303      	movs	r3, #3
 8001f28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f2e:	f107 0314 	add.w	r3, r7, #20
 8001f32:	4619      	mov	r1, r3
 8001f34:	4805      	ldr	r0, [pc, #20]	@ (8001f4c <HAL_ADC_MspInit+0x84>)
 8001f36:	f001 f84f 	bl	8002fd8 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001f3a:	bf00      	nop
 8001f3c:	3728      	adds	r7, #40	@ 0x28
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	bf00      	nop
 8001f44:	40012000 	.word	0x40012000
 8001f48:	40023800 	.word	0x40023800
 8001f4c:	40020000 	.word	0x40020000

08001f50 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001f50:	b480      	push	{r7}
 8001f52:	b085      	sub	sp, #20
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	4a0b      	ldr	r2, [pc, #44]	@ (8001f8c <HAL_TIM_PWM_MspInit+0x3c>)
 8001f5e:	4293      	cmp	r3, r2
 8001f60:	d10d      	bne.n	8001f7e <HAL_TIM_PWM_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001f62:	2300      	movs	r3, #0
 8001f64:	60fb      	str	r3, [r7, #12]
 8001f66:	4b0a      	ldr	r3, [pc, #40]	@ (8001f90 <HAL_TIM_PWM_MspInit+0x40>)
 8001f68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f6a:	4a09      	ldr	r2, [pc, #36]	@ (8001f90 <HAL_TIM_PWM_MspInit+0x40>)
 8001f6c:	f043 0301 	orr.w	r3, r3, #1
 8001f70:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f72:	4b07      	ldr	r3, [pc, #28]	@ (8001f90 <HAL_TIM_PWM_MspInit+0x40>)
 8001f74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f76:	f003 0301 	and.w	r3, r3, #1
 8001f7a:	60fb      	str	r3, [r7, #12]
 8001f7c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8001f7e:	bf00      	nop
 8001f80:	3714      	adds	r7, #20
 8001f82:	46bd      	mov	sp, r7
 8001f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f88:	4770      	bx	lr
 8001f8a:	bf00      	nop
 8001f8c:	40010000 	.word	0x40010000
 8001f90:	40023800 	.word	0x40023800

08001f94 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b084      	sub	sp, #16
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001fa4:	d115      	bne.n	8001fd2 <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	60fb      	str	r3, [r7, #12]
 8001faa:	4b0c      	ldr	r3, [pc, #48]	@ (8001fdc <HAL_TIM_Base_MspInit+0x48>)
 8001fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fae:	4a0b      	ldr	r2, [pc, #44]	@ (8001fdc <HAL_TIM_Base_MspInit+0x48>)
 8001fb0:	f043 0301 	orr.w	r3, r3, #1
 8001fb4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001fb6:	4b09      	ldr	r3, [pc, #36]	@ (8001fdc <HAL_TIM_Base_MspInit+0x48>)
 8001fb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fba:	f003 0301 	and.w	r3, r3, #1
 8001fbe:	60fb      	str	r3, [r7, #12]
 8001fc0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	2100      	movs	r1, #0
 8001fc6:	201c      	movs	r0, #28
 8001fc8:	f000 ff3d 	bl	8002e46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001fcc:	201c      	movs	r0, #28
 8001fce:	f000 ff56 	bl	8002e7e <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001fd2:	bf00      	nop
 8001fd4:	3710      	adds	r7, #16
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}
 8001fda:	bf00      	nop
 8001fdc:	40023800 	.word	0x40023800

08001fe0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b088      	sub	sp, #32
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fe8:	f107 030c 	add.w	r3, r7, #12
 8001fec:	2200      	movs	r2, #0
 8001fee:	601a      	str	r2, [r3, #0]
 8001ff0:	605a      	str	r2, [r3, #4]
 8001ff2:	609a      	str	r2, [r3, #8]
 8001ff4:	60da      	str	r2, [r3, #12]
 8001ff6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	4a12      	ldr	r2, [pc, #72]	@ (8002048 <HAL_TIM_MspPostInit+0x68>)
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d11e      	bne.n	8002040 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002002:	2300      	movs	r3, #0
 8002004:	60bb      	str	r3, [r7, #8]
 8002006:	4b11      	ldr	r3, [pc, #68]	@ (800204c <HAL_TIM_MspPostInit+0x6c>)
 8002008:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800200a:	4a10      	ldr	r2, [pc, #64]	@ (800204c <HAL_TIM_MspPostInit+0x6c>)
 800200c:	f043 0301 	orr.w	r3, r3, #1
 8002010:	6313      	str	r3, [r2, #48]	@ 0x30
 8002012:	4b0e      	ldr	r3, [pc, #56]	@ (800204c <HAL_TIM_MspPostInit+0x6c>)
 8002014:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002016:	f003 0301 	and.w	r3, r3, #1
 800201a:	60bb      	str	r3, [r7, #8]
 800201c:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800201e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002022:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002024:	2302      	movs	r3, #2
 8002026:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002028:	2300      	movs	r3, #0
 800202a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800202c:	2300      	movs	r3, #0
 800202e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002030:	2301      	movs	r3, #1
 8002032:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002034:	f107 030c 	add.w	r3, r7, #12
 8002038:	4619      	mov	r1, r3
 800203a:	4805      	ldr	r0, [pc, #20]	@ (8002050 <HAL_TIM_MspPostInit+0x70>)
 800203c:	f000 ffcc 	bl	8002fd8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002040:	bf00      	nop
 8002042:	3720      	adds	r7, #32
 8002044:	46bd      	mov	sp, r7
 8002046:	bd80      	pop	{r7, pc}
 8002048:	40010000 	.word	0x40010000
 800204c:	40023800 	.word	0x40023800
 8002050:	40020000 	.word	0x40020000

08002054 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b08a      	sub	sp, #40	@ 0x28
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800205c:	f107 0314 	add.w	r3, r7, #20
 8002060:	2200      	movs	r2, #0
 8002062:	601a      	str	r2, [r3, #0]
 8002064:	605a      	str	r2, [r3, #4]
 8002066:	609a      	str	r2, [r3, #8]
 8002068:	60da      	str	r2, [r3, #12]
 800206a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4a1d      	ldr	r2, [pc, #116]	@ (80020e8 <HAL_UART_MspInit+0x94>)
 8002072:	4293      	cmp	r3, r2
 8002074:	d133      	bne.n	80020de <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002076:	2300      	movs	r3, #0
 8002078:	613b      	str	r3, [r7, #16]
 800207a:	4b1c      	ldr	r3, [pc, #112]	@ (80020ec <HAL_UART_MspInit+0x98>)
 800207c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800207e:	4a1b      	ldr	r2, [pc, #108]	@ (80020ec <HAL_UART_MspInit+0x98>)
 8002080:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002084:	6413      	str	r3, [r2, #64]	@ 0x40
 8002086:	4b19      	ldr	r3, [pc, #100]	@ (80020ec <HAL_UART_MspInit+0x98>)
 8002088:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800208a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800208e:	613b      	str	r3, [r7, #16]
 8002090:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002092:	2300      	movs	r3, #0
 8002094:	60fb      	str	r3, [r7, #12]
 8002096:	4b15      	ldr	r3, [pc, #84]	@ (80020ec <HAL_UART_MspInit+0x98>)
 8002098:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800209a:	4a14      	ldr	r2, [pc, #80]	@ (80020ec <HAL_UART_MspInit+0x98>)
 800209c:	f043 0301 	orr.w	r3, r3, #1
 80020a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80020a2:	4b12      	ldr	r3, [pc, #72]	@ (80020ec <HAL_UART_MspInit+0x98>)
 80020a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020a6:	f003 0301 	and.w	r3, r3, #1
 80020aa:	60fb      	str	r3, [r7, #12]
 80020ac:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80020ae:	230c      	movs	r3, #12
 80020b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020b2:	2302      	movs	r3, #2
 80020b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020b6:	2300      	movs	r3, #0
 80020b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020ba:	2303      	movs	r3, #3
 80020bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80020be:	2307      	movs	r3, #7
 80020c0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020c2:	f107 0314 	add.w	r3, r7, #20
 80020c6:	4619      	mov	r1, r3
 80020c8:	4809      	ldr	r0, [pc, #36]	@ (80020f0 <HAL_UART_MspInit+0x9c>)
 80020ca:	f000 ff85 	bl	8002fd8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80020ce:	2200      	movs	r2, #0
 80020d0:	2100      	movs	r1, #0
 80020d2:	2026      	movs	r0, #38	@ 0x26
 80020d4:	f000 feb7 	bl	8002e46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80020d8:	2026      	movs	r0, #38	@ 0x26
 80020da:	f000 fed0 	bl	8002e7e <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80020de:	bf00      	nop
 80020e0:	3728      	adds	r7, #40	@ 0x28
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	bf00      	nop
 80020e8:	40004400 	.word	0x40004400
 80020ec:	40023800 	.word	0x40023800
 80020f0:	40020000 	.word	0x40020000

080020f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020f4:	b480      	push	{r7}
 80020f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80020f8:	bf00      	nop
 80020fa:	e7fd      	b.n	80020f8 <NMI_Handler+0x4>

080020fc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020fc:	b480      	push	{r7}
 80020fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002100:	bf00      	nop
 8002102:	e7fd      	b.n	8002100 <HardFault_Handler+0x4>

08002104 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002104:	b480      	push	{r7}
 8002106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002108:	bf00      	nop
 800210a:	e7fd      	b.n	8002108 <MemManage_Handler+0x4>

0800210c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800210c:	b480      	push	{r7}
 800210e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002110:	bf00      	nop
 8002112:	e7fd      	b.n	8002110 <BusFault_Handler+0x4>

08002114 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002114:	b480      	push	{r7}
 8002116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002118:	bf00      	nop
 800211a:	e7fd      	b.n	8002118 <UsageFault_Handler+0x4>

0800211c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800211c:	b480      	push	{r7}
 800211e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002120:	bf00      	nop
 8002122:	46bd      	mov	sp, r7
 8002124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002128:	4770      	bx	lr

0800212a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800212a:	b480      	push	{r7}
 800212c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800212e:	bf00      	nop
 8002130:	46bd      	mov	sp, r7
 8002132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002136:	4770      	bx	lr

08002138 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002138:	b480      	push	{r7}
 800213a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800213c:	bf00      	nop
 800213e:	46bd      	mov	sp, r7
 8002140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002144:	4770      	bx	lr

08002146 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002146:	b580      	push	{r7, lr}
 8002148:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800214a:	f000 f96b 	bl	8002424 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800214e:	bf00      	nop
 8002150:	bd80      	pop	{r7, pc}
	...

08002154 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002158:	4802      	ldr	r0, [pc, #8]	@ (8002164 <TIM2_IRQHandler+0x10>)
 800215a:	f001 ff97 	bl	800408c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800215e:	bf00      	nop
 8002160:	bd80      	pop	{r7, pc}
 8002162:	bf00      	nop
 8002164:	20000280 	.word	0x20000280

08002168 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800216c:	4802      	ldr	r0, [pc, #8]	@ (8002178 <USART2_IRQHandler+0x10>)
 800216e:	f002 ff31 	bl	8004fd4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002172:	bf00      	nop
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	200002c8 	.word	0x200002c8

0800217c <_getpid>:
 800217c:	b480      	push	{r7}
 800217e:	af00      	add	r7, sp, #0
 8002180:	2301      	movs	r3, #1
 8002182:	4618      	mov	r0, r3
 8002184:	46bd      	mov	sp, r7
 8002186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218a:	4770      	bx	lr

0800218c <_kill>:
 800218c:	b580      	push	{r7, lr}
 800218e:	b082      	sub	sp, #8
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
 8002194:	6039      	str	r1, [r7, #0]
 8002196:	f004 fceb 	bl	8006b70 <__errno>
 800219a:	4603      	mov	r3, r0
 800219c:	2216      	movs	r2, #22
 800219e:	601a      	str	r2, [r3, #0]
 80021a0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80021a4:	4618      	mov	r0, r3
 80021a6:	3708      	adds	r7, #8
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bd80      	pop	{r7, pc}

080021ac <_exit>:
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b082      	sub	sp, #8
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
 80021b4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80021b8:	6878      	ldr	r0, [r7, #4]
 80021ba:	f7ff ffe7 	bl	800218c <_kill>
 80021be:	bf00      	nop
 80021c0:	e7fd      	b.n	80021be <_exit+0x12>

080021c2 <_read>:
 80021c2:	b580      	push	{r7, lr}
 80021c4:	b086      	sub	sp, #24
 80021c6:	af00      	add	r7, sp, #0
 80021c8:	60f8      	str	r0, [r7, #12]
 80021ca:	60b9      	str	r1, [r7, #8]
 80021cc:	607a      	str	r2, [r7, #4]
 80021ce:	2300      	movs	r3, #0
 80021d0:	617b      	str	r3, [r7, #20]
 80021d2:	e00a      	b.n	80021ea <_read+0x28>
 80021d4:	f3af 8000 	nop.w
 80021d8:	4601      	mov	r1, r0
 80021da:	68bb      	ldr	r3, [r7, #8]
 80021dc:	1c5a      	adds	r2, r3, #1
 80021de:	60ba      	str	r2, [r7, #8]
 80021e0:	b2ca      	uxtb	r2, r1
 80021e2:	701a      	strb	r2, [r3, #0]
 80021e4:	697b      	ldr	r3, [r7, #20]
 80021e6:	3301      	adds	r3, #1
 80021e8:	617b      	str	r3, [r7, #20]
 80021ea:	697a      	ldr	r2, [r7, #20]
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	429a      	cmp	r2, r3
 80021f0:	dbf0      	blt.n	80021d4 <_read+0x12>
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	4618      	mov	r0, r3
 80021f6:	3718      	adds	r7, #24
 80021f8:	46bd      	mov	sp, r7
 80021fa:	bd80      	pop	{r7, pc}

080021fc <_write>:
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b086      	sub	sp, #24
 8002200:	af00      	add	r7, sp, #0
 8002202:	60f8      	str	r0, [r7, #12]
 8002204:	60b9      	str	r1, [r7, #8]
 8002206:	607a      	str	r2, [r7, #4]
 8002208:	2300      	movs	r3, #0
 800220a:	617b      	str	r3, [r7, #20]
 800220c:	e009      	b.n	8002222 <_write+0x26>
 800220e:	68bb      	ldr	r3, [r7, #8]
 8002210:	1c5a      	adds	r2, r3, #1
 8002212:	60ba      	str	r2, [r7, #8]
 8002214:	781b      	ldrb	r3, [r3, #0]
 8002216:	4618      	mov	r0, r3
 8002218:	f3af 8000 	nop.w
 800221c:	697b      	ldr	r3, [r7, #20]
 800221e:	3301      	adds	r3, #1
 8002220:	617b      	str	r3, [r7, #20]
 8002222:	697a      	ldr	r2, [r7, #20]
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	429a      	cmp	r2, r3
 8002228:	dbf1      	blt.n	800220e <_write+0x12>
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	4618      	mov	r0, r3
 800222e:	3718      	adds	r7, #24
 8002230:	46bd      	mov	sp, r7
 8002232:	bd80      	pop	{r7, pc}

08002234 <_close>:
 8002234:	b480      	push	{r7}
 8002236:	b083      	sub	sp, #12
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
 800223c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002240:	4618      	mov	r0, r3
 8002242:	370c      	adds	r7, #12
 8002244:	46bd      	mov	sp, r7
 8002246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224a:	4770      	bx	lr

0800224c <_fstat>:
 800224c:	b480      	push	{r7}
 800224e:	b083      	sub	sp, #12
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
 8002254:	6039      	str	r1, [r7, #0]
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800225c:	605a      	str	r2, [r3, #4]
 800225e:	2300      	movs	r3, #0
 8002260:	4618      	mov	r0, r3
 8002262:	370c      	adds	r7, #12
 8002264:	46bd      	mov	sp, r7
 8002266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226a:	4770      	bx	lr

0800226c <_isatty>:
 800226c:	b480      	push	{r7}
 800226e:	b083      	sub	sp, #12
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
 8002274:	2301      	movs	r3, #1
 8002276:	4618      	mov	r0, r3
 8002278:	370c      	adds	r7, #12
 800227a:	46bd      	mov	sp, r7
 800227c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002280:	4770      	bx	lr

08002282 <_lseek>:
 8002282:	b480      	push	{r7}
 8002284:	b085      	sub	sp, #20
 8002286:	af00      	add	r7, sp, #0
 8002288:	60f8      	str	r0, [r7, #12]
 800228a:	60b9      	str	r1, [r7, #8]
 800228c:	607a      	str	r2, [r7, #4]
 800228e:	2300      	movs	r3, #0
 8002290:	4618      	mov	r0, r3
 8002292:	3714      	adds	r7, #20
 8002294:	46bd      	mov	sp, r7
 8002296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229a:	4770      	bx	lr

0800229c <_sbrk>:
 800229c:	b580      	push	{r7, lr}
 800229e:	b086      	sub	sp, #24
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
 80022a4:	4a14      	ldr	r2, [pc, #80]	@ (80022f8 <_sbrk+0x5c>)
 80022a6:	4b15      	ldr	r3, [pc, #84]	@ (80022fc <_sbrk+0x60>)
 80022a8:	1ad3      	subs	r3, r2, r3
 80022aa:	617b      	str	r3, [r7, #20]
 80022ac:	697b      	ldr	r3, [r7, #20]
 80022ae:	613b      	str	r3, [r7, #16]
 80022b0:	4b13      	ldr	r3, [pc, #76]	@ (8002300 <_sbrk+0x64>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d102      	bne.n	80022be <_sbrk+0x22>
 80022b8:	4b11      	ldr	r3, [pc, #68]	@ (8002300 <_sbrk+0x64>)
 80022ba:	4a12      	ldr	r2, [pc, #72]	@ (8002304 <_sbrk+0x68>)
 80022bc:	601a      	str	r2, [r3, #0]
 80022be:	4b10      	ldr	r3, [pc, #64]	@ (8002300 <_sbrk+0x64>)
 80022c0:	681a      	ldr	r2, [r3, #0]
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	4413      	add	r3, r2
 80022c6:	693a      	ldr	r2, [r7, #16]
 80022c8:	429a      	cmp	r2, r3
 80022ca:	d207      	bcs.n	80022dc <_sbrk+0x40>
 80022cc:	f004 fc50 	bl	8006b70 <__errno>
 80022d0:	4603      	mov	r3, r0
 80022d2:	220c      	movs	r2, #12
 80022d4:	601a      	str	r2, [r3, #0]
 80022d6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80022da:	e009      	b.n	80022f0 <_sbrk+0x54>
 80022dc:	4b08      	ldr	r3, [pc, #32]	@ (8002300 <_sbrk+0x64>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	60fb      	str	r3, [r7, #12]
 80022e2:	4b07      	ldr	r3, [pc, #28]	@ (8002300 <_sbrk+0x64>)
 80022e4:	681a      	ldr	r2, [r3, #0]
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	4413      	add	r3, r2
 80022ea:	4a05      	ldr	r2, [pc, #20]	@ (8002300 <_sbrk+0x64>)
 80022ec:	6013      	str	r3, [r2, #0]
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	4618      	mov	r0, r3
 80022f2:	3718      	adds	r7, #24
 80022f4:	46bd      	mov	sp, r7
 80022f6:	bd80      	pop	{r7, pc}
 80022f8:	20020000 	.word	0x20020000
 80022fc:	00000400 	.word	0x00000400
 8002300:	20000368 	.word	0x20000368
 8002304:	200004c0 	.word	0x200004c0

08002308 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002308:	b480      	push	{r7}
 800230a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800230c:	4b06      	ldr	r3, [pc, #24]	@ (8002328 <SystemInit+0x20>)
 800230e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002312:	4a05      	ldr	r2, [pc, #20]	@ (8002328 <SystemInit+0x20>)
 8002314:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002318:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800231c:	bf00      	nop
 800231e:	46bd      	mov	sp, r7
 8002320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002324:	4770      	bx	lr
 8002326:	bf00      	nop
 8002328:	e000ed00 	.word	0xe000ed00

0800232c <Reset_Handler>:
 800232c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002364 <LoopFillZerobss+0xe>
 8002330:	f7ff ffea 	bl	8002308 <SystemInit>
 8002334:	480c      	ldr	r0, [pc, #48]	@ (8002368 <LoopFillZerobss+0x12>)
 8002336:	490d      	ldr	r1, [pc, #52]	@ (800236c <LoopFillZerobss+0x16>)
 8002338:	4a0d      	ldr	r2, [pc, #52]	@ (8002370 <LoopFillZerobss+0x1a>)
 800233a:	2300      	movs	r3, #0
 800233c:	e002      	b.n	8002344 <LoopCopyDataInit>

0800233e <CopyDataInit>:
 800233e:	58d4      	ldr	r4, [r2, r3]
 8002340:	50c4      	str	r4, [r0, r3]
 8002342:	3304      	adds	r3, #4

08002344 <LoopCopyDataInit>:
 8002344:	18c4      	adds	r4, r0, r3
 8002346:	428c      	cmp	r4, r1
 8002348:	d3f9      	bcc.n	800233e <CopyDataInit>
 800234a:	4a0a      	ldr	r2, [pc, #40]	@ (8002374 <LoopFillZerobss+0x1e>)
 800234c:	4c0a      	ldr	r4, [pc, #40]	@ (8002378 <LoopFillZerobss+0x22>)
 800234e:	2300      	movs	r3, #0
 8002350:	e001      	b.n	8002356 <LoopFillZerobss>

08002352 <FillZerobss>:
 8002352:	6013      	str	r3, [r2, #0]
 8002354:	3204      	adds	r2, #4

08002356 <LoopFillZerobss>:
 8002356:	42a2      	cmp	r2, r4
 8002358:	d3fb      	bcc.n	8002352 <FillZerobss>
 800235a:	f004 fc0f 	bl	8006b7c <__libc_init_array>
 800235e:	f7fe fdc1 	bl	8000ee4 <main>
 8002362:	4770      	bx	lr
 8002364:	20020000 	.word	0x20020000
 8002368:	20000000 	.word	0x20000000
 800236c:	200001d4 	.word	0x200001d4
 8002370:	08009368 	.word	0x08009368
 8002374:	200001d4 	.word	0x200001d4
 8002378:	200004bc 	.word	0x200004bc

0800237c <ADC_IRQHandler>:
 800237c:	e7fe      	b.n	800237c <ADC_IRQHandler>
	...

08002380 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002384:	4b0e      	ldr	r3, [pc, #56]	@ (80023c0 <HAL_Init+0x40>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	4a0d      	ldr	r2, [pc, #52]	@ (80023c0 <HAL_Init+0x40>)
 800238a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800238e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002390:	4b0b      	ldr	r3, [pc, #44]	@ (80023c0 <HAL_Init+0x40>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	4a0a      	ldr	r2, [pc, #40]	@ (80023c0 <HAL_Init+0x40>)
 8002396:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800239a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800239c:	4b08      	ldr	r3, [pc, #32]	@ (80023c0 <HAL_Init+0x40>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4a07      	ldr	r2, [pc, #28]	@ (80023c0 <HAL_Init+0x40>)
 80023a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80023a6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023a8:	2003      	movs	r0, #3
 80023aa:	f000 fd41 	bl	8002e30 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80023ae:	2000      	movs	r0, #0
 80023b0:	f000 f808 	bl	80023c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80023b4:	f7ff fd60 	bl	8001e78 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80023b8:	2300      	movs	r3, #0
}
 80023ba:	4618      	mov	r0, r3
 80023bc:	bd80      	pop	{r7, pc}
 80023be:	bf00      	nop
 80023c0:	40023c00 	.word	0x40023c00

080023c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b082      	sub	sp, #8
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80023cc:	4b12      	ldr	r3, [pc, #72]	@ (8002418 <HAL_InitTick+0x54>)
 80023ce:	681a      	ldr	r2, [r3, #0]
 80023d0:	4b12      	ldr	r3, [pc, #72]	@ (800241c <HAL_InitTick+0x58>)
 80023d2:	781b      	ldrb	r3, [r3, #0]
 80023d4:	4619      	mov	r1, r3
 80023d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80023da:	fbb3 f3f1 	udiv	r3, r3, r1
 80023de:	fbb2 f3f3 	udiv	r3, r2, r3
 80023e2:	4618      	mov	r0, r3
 80023e4:	f000 fd59 	bl	8002e9a <HAL_SYSTICK_Config>
 80023e8:	4603      	mov	r3, r0
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d001      	beq.n	80023f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80023ee:	2301      	movs	r3, #1
 80023f0:	e00e      	b.n	8002410 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	2b0f      	cmp	r3, #15
 80023f6:	d80a      	bhi.n	800240e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80023f8:	2200      	movs	r2, #0
 80023fa:	6879      	ldr	r1, [r7, #4]
 80023fc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002400:	f000 fd21 	bl	8002e46 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002404:	4a06      	ldr	r2, [pc, #24]	@ (8002420 <HAL_InitTick+0x5c>)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800240a:	2300      	movs	r3, #0
 800240c:	e000      	b.n	8002410 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800240e:	2301      	movs	r3, #1
}
 8002410:	4618      	mov	r0, r3
 8002412:	3708      	adds	r7, #8
 8002414:	46bd      	mov	sp, r7
 8002416:	bd80      	pop	{r7, pc}
 8002418:	20000000 	.word	0x20000000
 800241c:	20000008 	.word	0x20000008
 8002420:	20000004 	.word	0x20000004

08002424 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002424:	b480      	push	{r7}
 8002426:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002428:	4b06      	ldr	r3, [pc, #24]	@ (8002444 <HAL_IncTick+0x20>)
 800242a:	781b      	ldrb	r3, [r3, #0]
 800242c:	461a      	mov	r2, r3
 800242e:	4b06      	ldr	r3, [pc, #24]	@ (8002448 <HAL_IncTick+0x24>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	4413      	add	r3, r2
 8002434:	4a04      	ldr	r2, [pc, #16]	@ (8002448 <HAL_IncTick+0x24>)
 8002436:	6013      	str	r3, [r2, #0]
}
 8002438:	bf00      	nop
 800243a:	46bd      	mov	sp, r7
 800243c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002440:	4770      	bx	lr
 8002442:	bf00      	nop
 8002444:	20000008 	.word	0x20000008
 8002448:	2000036c 	.word	0x2000036c

0800244c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800244c:	b480      	push	{r7}
 800244e:	af00      	add	r7, sp, #0
  return uwTick;
 8002450:	4b03      	ldr	r3, [pc, #12]	@ (8002460 <HAL_GetTick+0x14>)
 8002452:	681b      	ldr	r3, [r3, #0]
}
 8002454:	4618      	mov	r0, r3
 8002456:	46bd      	mov	sp, r7
 8002458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245c:	4770      	bx	lr
 800245e:	bf00      	nop
 8002460:	2000036c 	.word	0x2000036c

08002464 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b084      	sub	sp, #16
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800246c:	f7ff ffee 	bl	800244c <HAL_GetTick>
 8002470:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800247c:	d005      	beq.n	800248a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800247e:	4b0a      	ldr	r3, [pc, #40]	@ (80024a8 <HAL_Delay+0x44>)
 8002480:	781b      	ldrb	r3, [r3, #0]
 8002482:	461a      	mov	r2, r3
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	4413      	add	r3, r2
 8002488:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800248a:	bf00      	nop
 800248c:	f7ff ffde 	bl	800244c <HAL_GetTick>
 8002490:	4602      	mov	r2, r0
 8002492:	68bb      	ldr	r3, [r7, #8]
 8002494:	1ad3      	subs	r3, r2, r3
 8002496:	68fa      	ldr	r2, [r7, #12]
 8002498:	429a      	cmp	r2, r3
 800249a:	d8f7      	bhi.n	800248c <HAL_Delay+0x28>
  {
  }
}
 800249c:	bf00      	nop
 800249e:	bf00      	nop
 80024a0:	3710      	adds	r7, #16
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bd80      	pop	{r7, pc}
 80024a6:	bf00      	nop
 80024a8:	20000008 	.word	0x20000008

080024ac <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b084      	sub	sp, #16
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024b4:	2300      	movs	r3, #0
 80024b6:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d101      	bne.n	80024c2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80024be:	2301      	movs	r3, #1
 80024c0:	e033      	b.n	800252a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d109      	bne.n	80024de <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80024ca:	6878      	ldr	r0, [r7, #4]
 80024cc:	f7ff fcfc 	bl	8001ec8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2200      	movs	r2, #0
 80024d4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	2200      	movs	r2, #0
 80024da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024e2:	f003 0310 	and.w	r3, r3, #16
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d118      	bne.n	800251c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ee:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80024f2:	f023 0302 	bic.w	r3, r3, #2
 80024f6:	f043 0202 	orr.w	r2, r3, #2
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80024fe:	6878      	ldr	r0, [r7, #4]
 8002500:	f000 faca 	bl	8002a98 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2200      	movs	r2, #0
 8002508:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800250e:	f023 0303 	bic.w	r3, r3, #3
 8002512:	f043 0201 	orr.w	r2, r3, #1
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	641a      	str	r2, [r3, #64]	@ 0x40
 800251a:	e001      	b.n	8002520 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800251c:	2301      	movs	r3, #1
 800251e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2200      	movs	r2, #0
 8002524:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002528:	7bfb      	ldrb	r3, [r7, #15]
}
 800252a:	4618      	mov	r0, r3
 800252c:	3710      	adds	r7, #16
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}
	...

08002534 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002534:	b480      	push	{r7}
 8002536:	b085      	sub	sp, #20
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 800253c:	2300      	movs	r3, #0
 800253e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002546:	2b01      	cmp	r3, #1
 8002548:	d101      	bne.n	800254e <HAL_ADC_Start+0x1a>
 800254a:	2302      	movs	r3, #2
 800254c:	e097      	b.n	800267e <HAL_ADC_Start+0x14a>
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	2201      	movs	r2, #1
 8002552:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	689b      	ldr	r3, [r3, #8]
 800255c:	f003 0301 	and.w	r3, r3, #1
 8002560:	2b01      	cmp	r3, #1
 8002562:	d018      	beq.n	8002596 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	689a      	ldr	r2, [r3, #8]
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f042 0201 	orr.w	r2, r2, #1
 8002572:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002574:	4b45      	ldr	r3, [pc, #276]	@ (800268c <HAL_ADC_Start+0x158>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	4a45      	ldr	r2, [pc, #276]	@ (8002690 <HAL_ADC_Start+0x15c>)
 800257a:	fba2 2303 	umull	r2, r3, r2, r3
 800257e:	0c9a      	lsrs	r2, r3, #18
 8002580:	4613      	mov	r3, r2
 8002582:	005b      	lsls	r3, r3, #1
 8002584:	4413      	add	r3, r2
 8002586:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002588:	e002      	b.n	8002590 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800258a:	68bb      	ldr	r3, [r7, #8]
 800258c:	3b01      	subs	r3, #1
 800258e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002590:	68bb      	ldr	r3, [r7, #8]
 8002592:	2b00      	cmp	r3, #0
 8002594:	d1f9      	bne.n	800258a <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	689b      	ldr	r3, [r3, #8]
 800259c:	f003 0301 	and.w	r3, r3, #1
 80025a0:	2b01      	cmp	r3, #1
 80025a2:	d15f      	bne.n	8002664 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025a8:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80025ac:	f023 0301 	bic.w	r3, r3, #1
 80025b0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	685b      	ldr	r3, [r3, #4]
 80025be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d007      	beq.n	80025d6 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ca:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80025ce:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025da:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80025de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80025e2:	d106      	bne.n	80025f2 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025e8:	f023 0206 	bic.w	r2, r3, #6
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	645a      	str	r2, [r3, #68]	@ 0x44
 80025f0:	e002      	b.n	80025f8 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	2200      	movs	r2, #0
 80025f6:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2200      	movs	r2, #0
 80025fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002600:	4b24      	ldr	r3, [pc, #144]	@ (8002694 <HAL_ADC_Start+0x160>)
 8002602:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800260c:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	f003 031f 	and.w	r3, r3, #31
 8002616:	2b00      	cmp	r3, #0
 8002618:	d10f      	bne.n	800263a <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	689b      	ldr	r3, [r3, #8]
 8002620:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002624:	2b00      	cmp	r3, #0
 8002626:	d129      	bne.n	800267c <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	689a      	ldr	r2, [r3, #8]
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002636:	609a      	str	r2, [r3, #8]
 8002638:	e020      	b.n	800267c <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4a16      	ldr	r2, [pc, #88]	@ (8002698 <HAL_ADC_Start+0x164>)
 8002640:	4293      	cmp	r3, r2
 8002642:	d11b      	bne.n	800267c <HAL_ADC_Start+0x148>
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	689b      	ldr	r3, [r3, #8]
 800264a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800264e:	2b00      	cmp	r3, #0
 8002650:	d114      	bne.n	800267c <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	689a      	ldr	r2, [r3, #8]
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002660:	609a      	str	r2, [r3, #8]
 8002662:	e00b      	b.n	800267c <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002668:	f043 0210 	orr.w	r2, r3, #16
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002674:	f043 0201 	orr.w	r2, r3, #1
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 800267c:	2300      	movs	r3, #0
}
 800267e:	4618      	mov	r0, r3
 8002680:	3714      	adds	r7, #20
 8002682:	46bd      	mov	sp, r7
 8002684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002688:	4770      	bx	lr
 800268a:	bf00      	nop
 800268c:	20000000 	.word	0x20000000
 8002690:	431bde83 	.word	0x431bde83
 8002694:	40012300 	.word	0x40012300
 8002698:	40012000 	.word	0x40012000

0800269c <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 800269c:	b480      	push	{r7}
 800269e:	b083      	sub	sp, #12
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80026aa:	2b01      	cmp	r3, #1
 80026ac:	d101      	bne.n	80026b2 <HAL_ADC_Stop+0x16>
 80026ae:	2302      	movs	r3, #2
 80026b0:	e021      	b.n	80026f6 <HAL_ADC_Stop+0x5a>
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	2201      	movs	r2, #1
 80026b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	689a      	ldr	r2, [r3, #8]
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f022 0201 	bic.w	r2, r2, #1
 80026c8:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	689b      	ldr	r3, [r3, #8]
 80026d0:	f003 0301 	and.w	r3, r3, #1
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d109      	bne.n	80026ec <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026dc:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80026e0:	f023 0301 	bic.w	r3, r3, #1
 80026e4:	f043 0201 	orr.w	r2, r3, #1
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	2200      	movs	r2, #0
 80026f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80026f4:	2300      	movs	r3, #0
}
 80026f6:	4618      	mov	r0, r3
 80026f8:	370c      	adds	r7, #12
 80026fa:	46bd      	mov	sp, r7
 80026fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002700:	4770      	bx	lr

08002702 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002702:	b580      	push	{r7, lr}
 8002704:	b084      	sub	sp, #16
 8002706:	af00      	add	r7, sp, #0
 8002708:	6078      	str	r0, [r7, #4]
 800270a:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800270c:	2300      	movs	r3, #0
 800270e:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	689b      	ldr	r3, [r3, #8]
 8002716:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800271a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800271e:	d113      	bne.n	8002748 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	689b      	ldr	r3, [r3, #8]
 8002726:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800272a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800272e:	d10b      	bne.n	8002748 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002734:	f043 0220 	orr.w	r2, r3, #32
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	2200      	movs	r2, #0
 8002740:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002744:	2301      	movs	r3, #1
 8002746:	e063      	b.n	8002810 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8002748:	f7ff fe80 	bl	800244c <HAL_GetTick>
 800274c:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800274e:	e021      	b.n	8002794 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002756:	d01d      	beq.n	8002794 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d007      	beq.n	800276e <HAL_ADC_PollForConversion+0x6c>
 800275e:	f7ff fe75 	bl	800244c <HAL_GetTick>
 8002762:	4602      	mov	r2, r0
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	1ad3      	subs	r3, r2, r3
 8002768:	683a      	ldr	r2, [r7, #0]
 800276a:	429a      	cmp	r2, r3
 800276c:	d212      	bcs.n	8002794 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f003 0302 	and.w	r3, r3, #2
 8002778:	2b02      	cmp	r3, #2
 800277a:	d00b      	beq.n	8002794 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002780:	f043 0204 	orr.w	r2, r3, #4
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2200      	movs	r2, #0
 800278c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8002790:	2303      	movs	r3, #3
 8002792:	e03d      	b.n	8002810 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f003 0302 	and.w	r3, r3, #2
 800279e:	2b02      	cmp	r3, #2
 80027a0:	d1d6      	bne.n	8002750 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f06f 0212 	mvn.w	r2, #18
 80027aa:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027b0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	689b      	ldr	r3, [r3, #8]
 80027be:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d123      	bne.n	800280e <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d11f      	bne.n	800280e <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027d4:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d006      	beq.n	80027ea <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	689b      	ldr	r3, [r3, #8]
 80027e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d111      	bne.n	800280e <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ee:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027fa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d105      	bne.n	800280e <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002806:	f043 0201 	orr.w	r2, r3, #1
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 800280e:	2300      	movs	r3, #0
}
 8002810:	4618      	mov	r0, r3
 8002812:	3710      	adds	r7, #16
 8002814:	46bd      	mov	sp, r7
 8002816:	bd80      	pop	{r7, pc}

08002818 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002818:	b480      	push	{r7}
 800281a:	b083      	sub	sp, #12
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002826:	4618      	mov	r0, r3
 8002828:	370c      	adds	r7, #12
 800282a:	46bd      	mov	sp, r7
 800282c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002830:	4770      	bx	lr
	...

08002834 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002834:	b480      	push	{r7}
 8002836:	b085      	sub	sp, #20
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
 800283c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800283e:	2300      	movs	r3, #0
 8002840:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002848:	2b01      	cmp	r3, #1
 800284a:	d101      	bne.n	8002850 <HAL_ADC_ConfigChannel+0x1c>
 800284c:	2302      	movs	r3, #2
 800284e:	e113      	b.n	8002a78 <HAL_ADC_ConfigChannel+0x244>
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2201      	movs	r2, #1
 8002854:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	2b09      	cmp	r3, #9
 800285e:	d925      	bls.n	80028ac <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	68d9      	ldr	r1, [r3, #12]
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	b29b      	uxth	r3, r3
 800286c:	461a      	mov	r2, r3
 800286e:	4613      	mov	r3, r2
 8002870:	005b      	lsls	r3, r3, #1
 8002872:	4413      	add	r3, r2
 8002874:	3b1e      	subs	r3, #30
 8002876:	2207      	movs	r2, #7
 8002878:	fa02 f303 	lsl.w	r3, r2, r3
 800287c:	43da      	mvns	r2, r3
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	400a      	ands	r2, r1
 8002884:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	68d9      	ldr	r1, [r3, #12]
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	689a      	ldr	r2, [r3, #8]
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	b29b      	uxth	r3, r3
 8002896:	4618      	mov	r0, r3
 8002898:	4603      	mov	r3, r0
 800289a:	005b      	lsls	r3, r3, #1
 800289c:	4403      	add	r3, r0
 800289e:	3b1e      	subs	r3, #30
 80028a0:	409a      	lsls	r2, r3
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	430a      	orrs	r2, r1
 80028a8:	60da      	str	r2, [r3, #12]
 80028aa:	e022      	b.n	80028f2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	6919      	ldr	r1, [r3, #16]
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	b29b      	uxth	r3, r3
 80028b8:	461a      	mov	r2, r3
 80028ba:	4613      	mov	r3, r2
 80028bc:	005b      	lsls	r3, r3, #1
 80028be:	4413      	add	r3, r2
 80028c0:	2207      	movs	r2, #7
 80028c2:	fa02 f303 	lsl.w	r3, r2, r3
 80028c6:	43da      	mvns	r2, r3
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	400a      	ands	r2, r1
 80028ce:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	6919      	ldr	r1, [r3, #16]
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	689a      	ldr	r2, [r3, #8]
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	b29b      	uxth	r3, r3
 80028e0:	4618      	mov	r0, r3
 80028e2:	4603      	mov	r3, r0
 80028e4:	005b      	lsls	r3, r3, #1
 80028e6:	4403      	add	r3, r0
 80028e8:	409a      	lsls	r2, r3
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	430a      	orrs	r2, r1
 80028f0:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	685b      	ldr	r3, [r3, #4]
 80028f6:	2b06      	cmp	r3, #6
 80028f8:	d824      	bhi.n	8002944 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	685a      	ldr	r2, [r3, #4]
 8002904:	4613      	mov	r3, r2
 8002906:	009b      	lsls	r3, r3, #2
 8002908:	4413      	add	r3, r2
 800290a:	3b05      	subs	r3, #5
 800290c:	221f      	movs	r2, #31
 800290e:	fa02 f303 	lsl.w	r3, r2, r3
 8002912:	43da      	mvns	r2, r3
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	400a      	ands	r2, r1
 800291a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002922:	683b      	ldr	r3, [r7, #0]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	b29b      	uxth	r3, r3
 8002928:	4618      	mov	r0, r3
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	685a      	ldr	r2, [r3, #4]
 800292e:	4613      	mov	r3, r2
 8002930:	009b      	lsls	r3, r3, #2
 8002932:	4413      	add	r3, r2
 8002934:	3b05      	subs	r3, #5
 8002936:	fa00 f203 	lsl.w	r2, r0, r3
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	430a      	orrs	r2, r1
 8002940:	635a      	str	r2, [r3, #52]	@ 0x34
 8002942:	e04c      	b.n	80029de <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	685b      	ldr	r3, [r3, #4]
 8002948:	2b0c      	cmp	r3, #12
 800294a:	d824      	bhi.n	8002996 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	685a      	ldr	r2, [r3, #4]
 8002956:	4613      	mov	r3, r2
 8002958:	009b      	lsls	r3, r3, #2
 800295a:	4413      	add	r3, r2
 800295c:	3b23      	subs	r3, #35	@ 0x23
 800295e:	221f      	movs	r2, #31
 8002960:	fa02 f303 	lsl.w	r3, r2, r3
 8002964:	43da      	mvns	r2, r3
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	400a      	ands	r2, r1
 800296c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	b29b      	uxth	r3, r3
 800297a:	4618      	mov	r0, r3
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	685a      	ldr	r2, [r3, #4]
 8002980:	4613      	mov	r3, r2
 8002982:	009b      	lsls	r3, r3, #2
 8002984:	4413      	add	r3, r2
 8002986:	3b23      	subs	r3, #35	@ 0x23
 8002988:	fa00 f203 	lsl.w	r2, r0, r3
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	430a      	orrs	r2, r1
 8002992:	631a      	str	r2, [r3, #48]	@ 0x30
 8002994:	e023      	b.n	80029de <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	685a      	ldr	r2, [r3, #4]
 80029a0:	4613      	mov	r3, r2
 80029a2:	009b      	lsls	r3, r3, #2
 80029a4:	4413      	add	r3, r2
 80029a6:	3b41      	subs	r3, #65	@ 0x41
 80029a8:	221f      	movs	r2, #31
 80029aa:	fa02 f303 	lsl.w	r3, r2, r3
 80029ae:	43da      	mvns	r2, r3
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	400a      	ands	r2, r1
 80029b6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	b29b      	uxth	r3, r3
 80029c4:	4618      	mov	r0, r3
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	685a      	ldr	r2, [r3, #4]
 80029ca:	4613      	mov	r3, r2
 80029cc:	009b      	lsls	r3, r3, #2
 80029ce:	4413      	add	r3, r2
 80029d0:	3b41      	subs	r3, #65	@ 0x41
 80029d2:	fa00 f203 	lsl.w	r2, r0, r3
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	430a      	orrs	r2, r1
 80029dc:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80029de:	4b29      	ldr	r3, [pc, #164]	@ (8002a84 <HAL_ADC_ConfigChannel+0x250>)
 80029e0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	4a28      	ldr	r2, [pc, #160]	@ (8002a88 <HAL_ADC_ConfigChannel+0x254>)
 80029e8:	4293      	cmp	r3, r2
 80029ea:	d10f      	bne.n	8002a0c <HAL_ADC_ConfigChannel+0x1d8>
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	2b12      	cmp	r3, #18
 80029f2:	d10b      	bne.n	8002a0c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	685b      	ldr	r3, [r3, #4]
 80029f8:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	685b      	ldr	r3, [r3, #4]
 8002a04:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	4a1d      	ldr	r2, [pc, #116]	@ (8002a88 <HAL_ADC_ConfigChannel+0x254>)
 8002a12:	4293      	cmp	r3, r2
 8002a14:	d12b      	bne.n	8002a6e <HAL_ADC_ConfigChannel+0x23a>
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	4a1c      	ldr	r2, [pc, #112]	@ (8002a8c <HAL_ADC_ConfigChannel+0x258>)
 8002a1c:	4293      	cmp	r3, r2
 8002a1e:	d003      	beq.n	8002a28 <HAL_ADC_ConfigChannel+0x1f4>
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	2b11      	cmp	r3, #17
 8002a26:	d122      	bne.n	8002a6e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	685b      	ldr	r3, [r3, #4]
 8002a2c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	685b      	ldr	r3, [r3, #4]
 8002a38:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	4a11      	ldr	r2, [pc, #68]	@ (8002a8c <HAL_ADC_ConfigChannel+0x258>)
 8002a46:	4293      	cmp	r3, r2
 8002a48:	d111      	bne.n	8002a6e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002a4a:	4b11      	ldr	r3, [pc, #68]	@ (8002a90 <HAL_ADC_ConfigChannel+0x25c>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4a11      	ldr	r2, [pc, #68]	@ (8002a94 <HAL_ADC_ConfigChannel+0x260>)
 8002a50:	fba2 2303 	umull	r2, r3, r2, r3
 8002a54:	0c9a      	lsrs	r2, r3, #18
 8002a56:	4613      	mov	r3, r2
 8002a58:	009b      	lsls	r3, r3, #2
 8002a5a:	4413      	add	r3, r2
 8002a5c:	005b      	lsls	r3, r3, #1
 8002a5e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002a60:	e002      	b.n	8002a68 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002a62:	68bb      	ldr	r3, [r7, #8]
 8002a64:	3b01      	subs	r3, #1
 8002a66:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002a68:	68bb      	ldr	r3, [r7, #8]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d1f9      	bne.n	8002a62 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	2200      	movs	r2, #0
 8002a72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002a76:	2300      	movs	r3, #0
}
 8002a78:	4618      	mov	r0, r3
 8002a7a:	3714      	adds	r7, #20
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a82:	4770      	bx	lr
 8002a84:	40012300 	.word	0x40012300
 8002a88:	40012000 	.word	0x40012000
 8002a8c:	10000012 	.word	0x10000012
 8002a90:	20000000 	.word	0x20000000
 8002a94:	431bde83 	.word	0x431bde83

08002a98 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	b085      	sub	sp, #20
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002aa0:	4b79      	ldr	r3, [pc, #484]	@ (8002c88 <ADC_Init+0x1f0>)
 8002aa2:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	685b      	ldr	r3, [r3, #4]
 8002aa8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	685a      	ldr	r2, [r3, #4]
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	685b      	ldr	r3, [r3, #4]
 8002ab8:	431a      	orrs	r2, r3
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	685a      	ldr	r2, [r3, #4]
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002acc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	6859      	ldr	r1, [r3, #4]
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	691b      	ldr	r3, [r3, #16]
 8002ad8:	021a      	lsls	r2, r3, #8
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	430a      	orrs	r2, r1
 8002ae0:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	685a      	ldr	r2, [r3, #4]
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002af0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	6859      	ldr	r1, [r3, #4]
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	689a      	ldr	r2, [r3, #8]
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	430a      	orrs	r2, r1
 8002b02:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	689a      	ldr	r2, [r3, #8]
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002b12:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	6899      	ldr	r1, [r3, #8]
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	68da      	ldr	r2, [r3, #12]
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	430a      	orrs	r2, r1
 8002b24:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b2a:	4a58      	ldr	r2, [pc, #352]	@ (8002c8c <ADC_Init+0x1f4>)
 8002b2c:	4293      	cmp	r3, r2
 8002b2e:	d022      	beq.n	8002b76 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	689a      	ldr	r2, [r3, #8]
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002b3e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	6899      	ldr	r1, [r3, #8]
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	430a      	orrs	r2, r1
 8002b50:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	689a      	ldr	r2, [r3, #8]
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002b60:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	6899      	ldr	r1, [r3, #8]
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	430a      	orrs	r2, r1
 8002b72:	609a      	str	r2, [r3, #8]
 8002b74:	e00f      	b.n	8002b96 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	689a      	ldr	r2, [r3, #8]
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002b84:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	689a      	ldr	r2, [r3, #8]
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002b94:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	689a      	ldr	r2, [r3, #8]
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f022 0202 	bic.w	r2, r2, #2
 8002ba4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	6899      	ldr	r1, [r3, #8]
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	7e1b      	ldrb	r3, [r3, #24]
 8002bb0:	005a      	lsls	r2, r3, #1
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	430a      	orrs	r2, r1
 8002bb8:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d01b      	beq.n	8002bfc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	685a      	ldr	r2, [r3, #4]
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002bd2:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	685a      	ldr	r2, [r3, #4]
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002be2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	6859      	ldr	r1, [r3, #4]
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bee:	3b01      	subs	r3, #1
 8002bf0:	035a      	lsls	r2, r3, #13
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	430a      	orrs	r2, r1
 8002bf8:	605a      	str	r2, [r3, #4]
 8002bfa:	e007      	b.n	8002c0c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	685a      	ldr	r2, [r3, #4]
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002c0a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002c1a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	69db      	ldr	r3, [r3, #28]
 8002c26:	3b01      	subs	r3, #1
 8002c28:	051a      	lsls	r2, r3, #20
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	430a      	orrs	r2, r1
 8002c30:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	689a      	ldr	r2, [r3, #8]
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002c40:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	6899      	ldr	r1, [r3, #8]
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002c4e:	025a      	lsls	r2, r3, #9
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	430a      	orrs	r2, r1
 8002c56:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	689a      	ldr	r2, [r3, #8]
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002c66:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	6899      	ldr	r1, [r3, #8]
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	695b      	ldr	r3, [r3, #20]
 8002c72:	029a      	lsls	r2, r3, #10
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	430a      	orrs	r2, r1
 8002c7a:	609a      	str	r2, [r3, #8]
}
 8002c7c:	bf00      	nop
 8002c7e:	3714      	adds	r7, #20
 8002c80:	46bd      	mov	sp, r7
 8002c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c86:	4770      	bx	lr
 8002c88:	40012300 	.word	0x40012300
 8002c8c:	0f000001 	.word	0x0f000001

08002c90 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c90:	b480      	push	{r7}
 8002c92:	b085      	sub	sp, #20
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	f003 0307 	and.w	r3, r3, #7
 8002c9e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ca0:	4b0c      	ldr	r3, [pc, #48]	@ (8002cd4 <__NVIC_SetPriorityGrouping+0x44>)
 8002ca2:	68db      	ldr	r3, [r3, #12]
 8002ca4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ca6:	68ba      	ldr	r2, [r7, #8]
 8002ca8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002cac:	4013      	ands	r3, r2
 8002cae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002cb4:	68bb      	ldr	r3, [r7, #8]
 8002cb6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002cb8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002cbc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002cc0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002cc2:	4a04      	ldr	r2, [pc, #16]	@ (8002cd4 <__NVIC_SetPriorityGrouping+0x44>)
 8002cc4:	68bb      	ldr	r3, [r7, #8]
 8002cc6:	60d3      	str	r3, [r2, #12]
}
 8002cc8:	bf00      	nop
 8002cca:	3714      	adds	r7, #20
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd2:	4770      	bx	lr
 8002cd4:	e000ed00 	.word	0xe000ed00

08002cd8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002cd8:	b480      	push	{r7}
 8002cda:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002cdc:	4b04      	ldr	r3, [pc, #16]	@ (8002cf0 <__NVIC_GetPriorityGrouping+0x18>)
 8002cde:	68db      	ldr	r3, [r3, #12]
 8002ce0:	0a1b      	lsrs	r3, r3, #8
 8002ce2:	f003 0307 	and.w	r3, r3, #7
}
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cee:	4770      	bx	lr
 8002cf0:	e000ed00 	.word	0xe000ed00

08002cf4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	b083      	sub	sp, #12
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	4603      	mov	r3, r0
 8002cfc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	db0b      	blt.n	8002d1e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d06:	79fb      	ldrb	r3, [r7, #7]
 8002d08:	f003 021f 	and.w	r2, r3, #31
 8002d0c:	4907      	ldr	r1, [pc, #28]	@ (8002d2c <__NVIC_EnableIRQ+0x38>)
 8002d0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d12:	095b      	lsrs	r3, r3, #5
 8002d14:	2001      	movs	r0, #1
 8002d16:	fa00 f202 	lsl.w	r2, r0, r2
 8002d1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002d1e:	bf00      	nop
 8002d20:	370c      	adds	r7, #12
 8002d22:	46bd      	mov	sp, r7
 8002d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d28:	4770      	bx	lr
 8002d2a:	bf00      	nop
 8002d2c:	e000e100 	.word	0xe000e100

08002d30 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d30:	b480      	push	{r7}
 8002d32:	b083      	sub	sp, #12
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	4603      	mov	r3, r0
 8002d38:	6039      	str	r1, [r7, #0]
 8002d3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	db0a      	blt.n	8002d5a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	b2da      	uxtb	r2, r3
 8002d48:	490c      	ldr	r1, [pc, #48]	@ (8002d7c <__NVIC_SetPriority+0x4c>)
 8002d4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d4e:	0112      	lsls	r2, r2, #4
 8002d50:	b2d2      	uxtb	r2, r2
 8002d52:	440b      	add	r3, r1
 8002d54:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002d58:	e00a      	b.n	8002d70 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	b2da      	uxtb	r2, r3
 8002d5e:	4908      	ldr	r1, [pc, #32]	@ (8002d80 <__NVIC_SetPriority+0x50>)
 8002d60:	79fb      	ldrb	r3, [r7, #7]
 8002d62:	f003 030f 	and.w	r3, r3, #15
 8002d66:	3b04      	subs	r3, #4
 8002d68:	0112      	lsls	r2, r2, #4
 8002d6a:	b2d2      	uxtb	r2, r2
 8002d6c:	440b      	add	r3, r1
 8002d6e:	761a      	strb	r2, [r3, #24]
}
 8002d70:	bf00      	nop
 8002d72:	370c      	adds	r7, #12
 8002d74:	46bd      	mov	sp, r7
 8002d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7a:	4770      	bx	lr
 8002d7c:	e000e100 	.word	0xe000e100
 8002d80:	e000ed00 	.word	0xe000ed00

08002d84 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d84:	b480      	push	{r7}
 8002d86:	b089      	sub	sp, #36	@ 0x24
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	60f8      	str	r0, [r7, #12]
 8002d8c:	60b9      	str	r1, [r7, #8]
 8002d8e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	f003 0307 	and.w	r3, r3, #7
 8002d96:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d98:	69fb      	ldr	r3, [r7, #28]
 8002d9a:	f1c3 0307 	rsb	r3, r3, #7
 8002d9e:	2b04      	cmp	r3, #4
 8002da0:	bf28      	it	cs
 8002da2:	2304      	movcs	r3, #4
 8002da4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002da6:	69fb      	ldr	r3, [r7, #28]
 8002da8:	3304      	adds	r3, #4
 8002daa:	2b06      	cmp	r3, #6
 8002dac:	d902      	bls.n	8002db4 <NVIC_EncodePriority+0x30>
 8002dae:	69fb      	ldr	r3, [r7, #28]
 8002db0:	3b03      	subs	r3, #3
 8002db2:	e000      	b.n	8002db6 <NVIC_EncodePriority+0x32>
 8002db4:	2300      	movs	r3, #0
 8002db6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002db8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002dbc:	69bb      	ldr	r3, [r7, #24]
 8002dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8002dc2:	43da      	mvns	r2, r3
 8002dc4:	68bb      	ldr	r3, [r7, #8]
 8002dc6:	401a      	ands	r2, r3
 8002dc8:	697b      	ldr	r3, [r7, #20]
 8002dca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002dcc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002dd0:	697b      	ldr	r3, [r7, #20]
 8002dd2:	fa01 f303 	lsl.w	r3, r1, r3
 8002dd6:	43d9      	mvns	r1, r3
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ddc:	4313      	orrs	r3, r2
         );
}
 8002dde:	4618      	mov	r0, r3
 8002de0:	3724      	adds	r7, #36	@ 0x24
 8002de2:	46bd      	mov	sp, r7
 8002de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de8:	4770      	bx	lr
	...

08002dec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b082      	sub	sp, #8
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	3b01      	subs	r3, #1
 8002df8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002dfc:	d301      	bcc.n	8002e02 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002dfe:	2301      	movs	r3, #1
 8002e00:	e00f      	b.n	8002e22 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002e02:	4a0a      	ldr	r2, [pc, #40]	@ (8002e2c <SysTick_Config+0x40>)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	3b01      	subs	r3, #1
 8002e08:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002e0a:	210f      	movs	r1, #15
 8002e0c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002e10:	f7ff ff8e 	bl	8002d30 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002e14:	4b05      	ldr	r3, [pc, #20]	@ (8002e2c <SysTick_Config+0x40>)
 8002e16:	2200      	movs	r2, #0
 8002e18:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002e1a:	4b04      	ldr	r3, [pc, #16]	@ (8002e2c <SysTick_Config+0x40>)
 8002e1c:	2207      	movs	r2, #7
 8002e1e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002e20:	2300      	movs	r3, #0
}
 8002e22:	4618      	mov	r0, r3
 8002e24:	3708      	adds	r7, #8
 8002e26:	46bd      	mov	sp, r7
 8002e28:	bd80      	pop	{r7, pc}
 8002e2a:	bf00      	nop
 8002e2c:	e000e010 	.word	0xe000e010

08002e30 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b082      	sub	sp, #8
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e38:	6878      	ldr	r0, [r7, #4]
 8002e3a:	f7ff ff29 	bl	8002c90 <__NVIC_SetPriorityGrouping>
}
 8002e3e:	bf00      	nop
 8002e40:	3708      	adds	r7, #8
 8002e42:	46bd      	mov	sp, r7
 8002e44:	bd80      	pop	{r7, pc}

08002e46 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002e46:	b580      	push	{r7, lr}
 8002e48:	b086      	sub	sp, #24
 8002e4a:	af00      	add	r7, sp, #0
 8002e4c:	4603      	mov	r3, r0
 8002e4e:	60b9      	str	r1, [r7, #8]
 8002e50:	607a      	str	r2, [r7, #4]
 8002e52:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002e54:	2300      	movs	r3, #0
 8002e56:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002e58:	f7ff ff3e 	bl	8002cd8 <__NVIC_GetPriorityGrouping>
 8002e5c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e5e:	687a      	ldr	r2, [r7, #4]
 8002e60:	68b9      	ldr	r1, [r7, #8]
 8002e62:	6978      	ldr	r0, [r7, #20]
 8002e64:	f7ff ff8e 	bl	8002d84 <NVIC_EncodePriority>
 8002e68:	4602      	mov	r2, r0
 8002e6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e6e:	4611      	mov	r1, r2
 8002e70:	4618      	mov	r0, r3
 8002e72:	f7ff ff5d 	bl	8002d30 <__NVIC_SetPriority>
}
 8002e76:	bf00      	nop
 8002e78:	3718      	adds	r7, #24
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bd80      	pop	{r7, pc}

08002e7e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e7e:	b580      	push	{r7, lr}
 8002e80:	b082      	sub	sp, #8
 8002e82:	af00      	add	r7, sp, #0
 8002e84:	4603      	mov	r3, r0
 8002e86:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	f7ff ff31 	bl	8002cf4 <__NVIC_EnableIRQ>
}
 8002e92:	bf00      	nop
 8002e94:	3708      	adds	r7, #8
 8002e96:	46bd      	mov	sp, r7
 8002e98:	bd80      	pop	{r7, pc}

08002e9a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002e9a:	b580      	push	{r7, lr}
 8002e9c:	b082      	sub	sp, #8
 8002e9e:	af00      	add	r7, sp, #0
 8002ea0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002ea2:	6878      	ldr	r0, [r7, #4]
 8002ea4:	f7ff ffa2 	bl	8002dec <SysTick_Config>
 8002ea8:	4603      	mov	r3, r0
}
 8002eaa:	4618      	mov	r0, r3
 8002eac:	3708      	adds	r7, #8
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	bd80      	pop	{r7, pc}

08002eb2 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002eb2:	b580      	push	{r7, lr}
 8002eb4:	b084      	sub	sp, #16
 8002eb6:	af00      	add	r7, sp, #0
 8002eb8:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ebe:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002ec0:	f7ff fac4 	bl	800244c <HAL_GetTick>
 8002ec4:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002ecc:	b2db      	uxtb	r3, r3
 8002ece:	2b02      	cmp	r3, #2
 8002ed0:	d008      	beq.n	8002ee4 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	2280      	movs	r2, #128	@ 0x80
 8002ed6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2200      	movs	r2, #0
 8002edc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002ee0:	2301      	movs	r3, #1
 8002ee2:	e052      	b.n	8002f8a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	681a      	ldr	r2, [r3, #0]
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f022 0216 	bic.w	r2, r2, #22
 8002ef2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	695a      	ldr	r2, [r3, #20]
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002f02:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d103      	bne.n	8002f14 <HAL_DMA_Abort+0x62>
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d007      	beq.n	8002f24 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	681a      	ldr	r2, [r3, #0]
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f022 0208 	bic.w	r2, r2, #8
 8002f22:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	681a      	ldr	r2, [r3, #0]
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f022 0201 	bic.w	r2, r2, #1
 8002f32:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f34:	e013      	b.n	8002f5e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002f36:	f7ff fa89 	bl	800244c <HAL_GetTick>
 8002f3a:	4602      	mov	r2, r0
 8002f3c:	68bb      	ldr	r3, [r7, #8]
 8002f3e:	1ad3      	subs	r3, r2, r3
 8002f40:	2b05      	cmp	r3, #5
 8002f42:	d90c      	bls.n	8002f5e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2220      	movs	r2, #32
 8002f48:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	2203      	movs	r2, #3
 8002f4e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	2200      	movs	r2, #0
 8002f56:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002f5a:	2303      	movs	r3, #3
 8002f5c:	e015      	b.n	8002f8a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f003 0301 	and.w	r3, r3, #1
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d1e4      	bne.n	8002f36 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f70:	223f      	movs	r2, #63	@ 0x3f
 8002f72:	409a      	lsls	r2, r3
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2201      	movs	r2, #1
 8002f7c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2200      	movs	r2, #0
 8002f84:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002f88:	2300      	movs	r3, #0
}
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	3710      	adds	r7, #16
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bd80      	pop	{r7, pc}

08002f92 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002f92:	b480      	push	{r7}
 8002f94:	b083      	sub	sp, #12
 8002f96:	af00      	add	r7, sp, #0
 8002f98:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002fa0:	b2db      	uxtb	r3, r3
 8002fa2:	2b02      	cmp	r3, #2
 8002fa4:	d004      	beq.n	8002fb0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2280      	movs	r2, #128	@ 0x80
 8002faa:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002fac:	2301      	movs	r3, #1
 8002fae:	e00c      	b.n	8002fca <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2205      	movs	r2, #5
 8002fb4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	681a      	ldr	r2, [r3, #0]
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f022 0201 	bic.w	r2, r2, #1
 8002fc6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002fc8:	2300      	movs	r3, #0
}
 8002fca:	4618      	mov	r0, r3
 8002fcc:	370c      	adds	r7, #12
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd4:	4770      	bx	lr
	...

08002fd8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002fd8:	b480      	push	{r7}
 8002fda:	b089      	sub	sp, #36	@ 0x24
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
 8002fe0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002fea:	2300      	movs	r3, #0
 8002fec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002fee:	2300      	movs	r3, #0
 8002ff0:	61fb      	str	r3, [r7, #28]
 8002ff2:	e159      	b.n	80032a8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002ff4:	2201      	movs	r2, #1
 8002ff6:	69fb      	ldr	r3, [r7, #28]
 8002ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ffc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	697a      	ldr	r2, [r7, #20]
 8003004:	4013      	ands	r3, r2
 8003006:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003008:	693a      	ldr	r2, [r7, #16]
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	429a      	cmp	r2, r3
 800300e:	f040 8148 	bne.w	80032a2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	685b      	ldr	r3, [r3, #4]
 8003016:	f003 0303 	and.w	r3, r3, #3
 800301a:	2b01      	cmp	r3, #1
 800301c:	d005      	beq.n	800302a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800301e:	683b      	ldr	r3, [r7, #0]
 8003020:	685b      	ldr	r3, [r3, #4]
 8003022:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003026:	2b02      	cmp	r3, #2
 8003028:	d130      	bne.n	800308c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	689b      	ldr	r3, [r3, #8]
 800302e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003030:	69fb      	ldr	r3, [r7, #28]
 8003032:	005b      	lsls	r3, r3, #1
 8003034:	2203      	movs	r2, #3
 8003036:	fa02 f303 	lsl.w	r3, r2, r3
 800303a:	43db      	mvns	r3, r3
 800303c:	69ba      	ldr	r2, [r7, #24]
 800303e:	4013      	ands	r3, r2
 8003040:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	68da      	ldr	r2, [r3, #12]
 8003046:	69fb      	ldr	r3, [r7, #28]
 8003048:	005b      	lsls	r3, r3, #1
 800304a:	fa02 f303 	lsl.w	r3, r2, r3
 800304e:	69ba      	ldr	r2, [r7, #24]
 8003050:	4313      	orrs	r3, r2
 8003052:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	69ba      	ldr	r2, [r7, #24]
 8003058:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	685b      	ldr	r3, [r3, #4]
 800305e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003060:	2201      	movs	r2, #1
 8003062:	69fb      	ldr	r3, [r7, #28]
 8003064:	fa02 f303 	lsl.w	r3, r2, r3
 8003068:	43db      	mvns	r3, r3
 800306a:	69ba      	ldr	r2, [r7, #24]
 800306c:	4013      	ands	r3, r2
 800306e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	685b      	ldr	r3, [r3, #4]
 8003074:	091b      	lsrs	r3, r3, #4
 8003076:	f003 0201 	and.w	r2, r3, #1
 800307a:	69fb      	ldr	r3, [r7, #28]
 800307c:	fa02 f303 	lsl.w	r3, r2, r3
 8003080:	69ba      	ldr	r2, [r7, #24]
 8003082:	4313      	orrs	r3, r2
 8003084:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	69ba      	ldr	r2, [r7, #24]
 800308a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	f003 0303 	and.w	r3, r3, #3
 8003094:	2b03      	cmp	r3, #3
 8003096:	d017      	beq.n	80030c8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	68db      	ldr	r3, [r3, #12]
 800309c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800309e:	69fb      	ldr	r3, [r7, #28]
 80030a0:	005b      	lsls	r3, r3, #1
 80030a2:	2203      	movs	r2, #3
 80030a4:	fa02 f303 	lsl.w	r3, r2, r3
 80030a8:	43db      	mvns	r3, r3
 80030aa:	69ba      	ldr	r2, [r7, #24]
 80030ac:	4013      	ands	r3, r2
 80030ae:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	689a      	ldr	r2, [r3, #8]
 80030b4:	69fb      	ldr	r3, [r7, #28]
 80030b6:	005b      	lsls	r3, r3, #1
 80030b8:	fa02 f303 	lsl.w	r3, r2, r3
 80030bc:	69ba      	ldr	r2, [r7, #24]
 80030be:	4313      	orrs	r3, r2
 80030c0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	69ba      	ldr	r2, [r7, #24]
 80030c6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	685b      	ldr	r3, [r3, #4]
 80030cc:	f003 0303 	and.w	r3, r3, #3
 80030d0:	2b02      	cmp	r3, #2
 80030d2:	d123      	bne.n	800311c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80030d4:	69fb      	ldr	r3, [r7, #28]
 80030d6:	08da      	lsrs	r2, r3, #3
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	3208      	adds	r2, #8
 80030dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80030e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80030e2:	69fb      	ldr	r3, [r7, #28]
 80030e4:	f003 0307 	and.w	r3, r3, #7
 80030e8:	009b      	lsls	r3, r3, #2
 80030ea:	220f      	movs	r2, #15
 80030ec:	fa02 f303 	lsl.w	r3, r2, r3
 80030f0:	43db      	mvns	r3, r3
 80030f2:	69ba      	ldr	r2, [r7, #24]
 80030f4:	4013      	ands	r3, r2
 80030f6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	691a      	ldr	r2, [r3, #16]
 80030fc:	69fb      	ldr	r3, [r7, #28]
 80030fe:	f003 0307 	and.w	r3, r3, #7
 8003102:	009b      	lsls	r3, r3, #2
 8003104:	fa02 f303 	lsl.w	r3, r2, r3
 8003108:	69ba      	ldr	r2, [r7, #24]
 800310a:	4313      	orrs	r3, r2
 800310c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800310e:	69fb      	ldr	r3, [r7, #28]
 8003110:	08da      	lsrs	r2, r3, #3
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	3208      	adds	r2, #8
 8003116:	69b9      	ldr	r1, [r7, #24]
 8003118:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003122:	69fb      	ldr	r3, [r7, #28]
 8003124:	005b      	lsls	r3, r3, #1
 8003126:	2203      	movs	r2, #3
 8003128:	fa02 f303 	lsl.w	r3, r2, r3
 800312c:	43db      	mvns	r3, r3
 800312e:	69ba      	ldr	r2, [r7, #24]
 8003130:	4013      	ands	r3, r2
 8003132:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	f003 0203 	and.w	r2, r3, #3
 800313c:	69fb      	ldr	r3, [r7, #28]
 800313e:	005b      	lsls	r3, r3, #1
 8003140:	fa02 f303 	lsl.w	r3, r2, r3
 8003144:	69ba      	ldr	r2, [r7, #24]
 8003146:	4313      	orrs	r3, r2
 8003148:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	69ba      	ldr	r2, [r7, #24]
 800314e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	685b      	ldr	r3, [r3, #4]
 8003154:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003158:	2b00      	cmp	r3, #0
 800315a:	f000 80a2 	beq.w	80032a2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800315e:	2300      	movs	r3, #0
 8003160:	60fb      	str	r3, [r7, #12]
 8003162:	4b57      	ldr	r3, [pc, #348]	@ (80032c0 <HAL_GPIO_Init+0x2e8>)
 8003164:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003166:	4a56      	ldr	r2, [pc, #344]	@ (80032c0 <HAL_GPIO_Init+0x2e8>)
 8003168:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800316c:	6453      	str	r3, [r2, #68]	@ 0x44
 800316e:	4b54      	ldr	r3, [pc, #336]	@ (80032c0 <HAL_GPIO_Init+0x2e8>)
 8003170:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003172:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003176:	60fb      	str	r3, [r7, #12]
 8003178:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800317a:	4a52      	ldr	r2, [pc, #328]	@ (80032c4 <HAL_GPIO_Init+0x2ec>)
 800317c:	69fb      	ldr	r3, [r7, #28]
 800317e:	089b      	lsrs	r3, r3, #2
 8003180:	3302      	adds	r3, #2
 8003182:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003186:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003188:	69fb      	ldr	r3, [r7, #28]
 800318a:	f003 0303 	and.w	r3, r3, #3
 800318e:	009b      	lsls	r3, r3, #2
 8003190:	220f      	movs	r2, #15
 8003192:	fa02 f303 	lsl.w	r3, r2, r3
 8003196:	43db      	mvns	r3, r3
 8003198:	69ba      	ldr	r2, [r7, #24]
 800319a:	4013      	ands	r3, r2
 800319c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	4a49      	ldr	r2, [pc, #292]	@ (80032c8 <HAL_GPIO_Init+0x2f0>)
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d019      	beq.n	80031da <HAL_GPIO_Init+0x202>
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	4a48      	ldr	r2, [pc, #288]	@ (80032cc <HAL_GPIO_Init+0x2f4>)
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d013      	beq.n	80031d6 <HAL_GPIO_Init+0x1fe>
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	4a47      	ldr	r2, [pc, #284]	@ (80032d0 <HAL_GPIO_Init+0x2f8>)
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d00d      	beq.n	80031d2 <HAL_GPIO_Init+0x1fa>
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	4a46      	ldr	r2, [pc, #280]	@ (80032d4 <HAL_GPIO_Init+0x2fc>)
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d007      	beq.n	80031ce <HAL_GPIO_Init+0x1f6>
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	4a45      	ldr	r2, [pc, #276]	@ (80032d8 <HAL_GPIO_Init+0x300>)
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d101      	bne.n	80031ca <HAL_GPIO_Init+0x1f2>
 80031c6:	2304      	movs	r3, #4
 80031c8:	e008      	b.n	80031dc <HAL_GPIO_Init+0x204>
 80031ca:	2307      	movs	r3, #7
 80031cc:	e006      	b.n	80031dc <HAL_GPIO_Init+0x204>
 80031ce:	2303      	movs	r3, #3
 80031d0:	e004      	b.n	80031dc <HAL_GPIO_Init+0x204>
 80031d2:	2302      	movs	r3, #2
 80031d4:	e002      	b.n	80031dc <HAL_GPIO_Init+0x204>
 80031d6:	2301      	movs	r3, #1
 80031d8:	e000      	b.n	80031dc <HAL_GPIO_Init+0x204>
 80031da:	2300      	movs	r3, #0
 80031dc:	69fa      	ldr	r2, [r7, #28]
 80031de:	f002 0203 	and.w	r2, r2, #3
 80031e2:	0092      	lsls	r2, r2, #2
 80031e4:	4093      	lsls	r3, r2
 80031e6:	69ba      	ldr	r2, [r7, #24]
 80031e8:	4313      	orrs	r3, r2
 80031ea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80031ec:	4935      	ldr	r1, [pc, #212]	@ (80032c4 <HAL_GPIO_Init+0x2ec>)
 80031ee:	69fb      	ldr	r3, [r7, #28]
 80031f0:	089b      	lsrs	r3, r3, #2
 80031f2:	3302      	adds	r3, #2
 80031f4:	69ba      	ldr	r2, [r7, #24]
 80031f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80031fa:	4b38      	ldr	r3, [pc, #224]	@ (80032dc <HAL_GPIO_Init+0x304>)
 80031fc:	689b      	ldr	r3, [r3, #8]
 80031fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003200:	693b      	ldr	r3, [r7, #16]
 8003202:	43db      	mvns	r3, r3
 8003204:	69ba      	ldr	r2, [r7, #24]
 8003206:	4013      	ands	r3, r2
 8003208:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	685b      	ldr	r3, [r3, #4]
 800320e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003212:	2b00      	cmp	r3, #0
 8003214:	d003      	beq.n	800321e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003216:	69ba      	ldr	r2, [r7, #24]
 8003218:	693b      	ldr	r3, [r7, #16]
 800321a:	4313      	orrs	r3, r2
 800321c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800321e:	4a2f      	ldr	r2, [pc, #188]	@ (80032dc <HAL_GPIO_Init+0x304>)
 8003220:	69bb      	ldr	r3, [r7, #24]
 8003222:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003224:	4b2d      	ldr	r3, [pc, #180]	@ (80032dc <HAL_GPIO_Init+0x304>)
 8003226:	68db      	ldr	r3, [r3, #12]
 8003228:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800322a:	693b      	ldr	r3, [r7, #16]
 800322c:	43db      	mvns	r3, r3
 800322e:	69ba      	ldr	r2, [r7, #24]
 8003230:	4013      	ands	r3, r2
 8003232:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800323c:	2b00      	cmp	r3, #0
 800323e:	d003      	beq.n	8003248 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003240:	69ba      	ldr	r2, [r7, #24]
 8003242:	693b      	ldr	r3, [r7, #16]
 8003244:	4313      	orrs	r3, r2
 8003246:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003248:	4a24      	ldr	r2, [pc, #144]	@ (80032dc <HAL_GPIO_Init+0x304>)
 800324a:	69bb      	ldr	r3, [r7, #24]
 800324c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800324e:	4b23      	ldr	r3, [pc, #140]	@ (80032dc <HAL_GPIO_Init+0x304>)
 8003250:	685b      	ldr	r3, [r3, #4]
 8003252:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003254:	693b      	ldr	r3, [r7, #16]
 8003256:	43db      	mvns	r3, r3
 8003258:	69ba      	ldr	r2, [r7, #24]
 800325a:	4013      	ands	r3, r2
 800325c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	685b      	ldr	r3, [r3, #4]
 8003262:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003266:	2b00      	cmp	r3, #0
 8003268:	d003      	beq.n	8003272 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800326a:	69ba      	ldr	r2, [r7, #24]
 800326c:	693b      	ldr	r3, [r7, #16]
 800326e:	4313      	orrs	r3, r2
 8003270:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003272:	4a1a      	ldr	r2, [pc, #104]	@ (80032dc <HAL_GPIO_Init+0x304>)
 8003274:	69bb      	ldr	r3, [r7, #24]
 8003276:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003278:	4b18      	ldr	r3, [pc, #96]	@ (80032dc <HAL_GPIO_Init+0x304>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800327e:	693b      	ldr	r3, [r7, #16]
 8003280:	43db      	mvns	r3, r3
 8003282:	69ba      	ldr	r2, [r7, #24]
 8003284:	4013      	ands	r3, r2
 8003286:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	685b      	ldr	r3, [r3, #4]
 800328c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003290:	2b00      	cmp	r3, #0
 8003292:	d003      	beq.n	800329c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003294:	69ba      	ldr	r2, [r7, #24]
 8003296:	693b      	ldr	r3, [r7, #16]
 8003298:	4313      	orrs	r3, r2
 800329a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800329c:	4a0f      	ldr	r2, [pc, #60]	@ (80032dc <HAL_GPIO_Init+0x304>)
 800329e:	69bb      	ldr	r3, [r7, #24]
 80032a0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80032a2:	69fb      	ldr	r3, [r7, #28]
 80032a4:	3301      	adds	r3, #1
 80032a6:	61fb      	str	r3, [r7, #28]
 80032a8:	69fb      	ldr	r3, [r7, #28]
 80032aa:	2b0f      	cmp	r3, #15
 80032ac:	f67f aea2 	bls.w	8002ff4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80032b0:	bf00      	nop
 80032b2:	bf00      	nop
 80032b4:	3724      	adds	r7, #36	@ 0x24
 80032b6:	46bd      	mov	sp, r7
 80032b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032bc:	4770      	bx	lr
 80032be:	bf00      	nop
 80032c0:	40023800 	.word	0x40023800
 80032c4:	40013800 	.word	0x40013800
 80032c8:	40020000 	.word	0x40020000
 80032cc:	40020400 	.word	0x40020400
 80032d0:	40020800 	.word	0x40020800
 80032d4:	40020c00 	.word	0x40020c00
 80032d8:	40021000 	.word	0x40021000
 80032dc:	40013c00 	.word	0x40013c00

080032e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80032e0:	b480      	push	{r7}
 80032e2:	b083      	sub	sp, #12
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
 80032e8:	460b      	mov	r3, r1
 80032ea:	807b      	strh	r3, [r7, #2]
 80032ec:	4613      	mov	r3, r2
 80032ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80032f0:	787b      	ldrb	r3, [r7, #1]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d003      	beq.n	80032fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80032f6:	887a      	ldrh	r2, [r7, #2]
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80032fc:	e003      	b.n	8003306 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80032fe:	887b      	ldrh	r3, [r7, #2]
 8003300:	041a      	lsls	r2, r3, #16
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	619a      	str	r2, [r3, #24]
}
 8003306:	bf00      	nop
 8003308:	370c      	adds	r7, #12
 800330a:	46bd      	mov	sp, r7
 800330c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003310:	4770      	bx	lr

08003312 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003312:	b480      	push	{r7}
 8003314:	b085      	sub	sp, #20
 8003316:	af00      	add	r7, sp, #0
 8003318:	6078      	str	r0, [r7, #4]
 800331a:	460b      	mov	r3, r1
 800331c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	695b      	ldr	r3, [r3, #20]
 8003322:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003324:	887a      	ldrh	r2, [r7, #2]
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	4013      	ands	r3, r2
 800332a:	041a      	lsls	r2, r3, #16
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	43d9      	mvns	r1, r3
 8003330:	887b      	ldrh	r3, [r7, #2]
 8003332:	400b      	ands	r3, r1
 8003334:	431a      	orrs	r2, r3
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	619a      	str	r2, [r3, #24]
}
 800333a:	bf00      	nop
 800333c:	3714      	adds	r7, #20
 800333e:	46bd      	mov	sp, r7
 8003340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003344:	4770      	bx	lr
	...

08003348 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b086      	sub	sp, #24
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2b00      	cmp	r3, #0
 8003354:	d101      	bne.n	800335a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003356:	2301      	movs	r3, #1
 8003358:	e267      	b.n	800382a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f003 0301 	and.w	r3, r3, #1
 8003362:	2b00      	cmp	r3, #0
 8003364:	d075      	beq.n	8003452 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003366:	4b88      	ldr	r3, [pc, #544]	@ (8003588 <HAL_RCC_OscConfig+0x240>)
 8003368:	689b      	ldr	r3, [r3, #8]
 800336a:	f003 030c 	and.w	r3, r3, #12
 800336e:	2b04      	cmp	r3, #4
 8003370:	d00c      	beq.n	800338c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003372:	4b85      	ldr	r3, [pc, #532]	@ (8003588 <HAL_RCC_OscConfig+0x240>)
 8003374:	689b      	ldr	r3, [r3, #8]
 8003376:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800337a:	2b08      	cmp	r3, #8
 800337c:	d112      	bne.n	80033a4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800337e:	4b82      	ldr	r3, [pc, #520]	@ (8003588 <HAL_RCC_OscConfig+0x240>)
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003386:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800338a:	d10b      	bne.n	80033a4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800338c:	4b7e      	ldr	r3, [pc, #504]	@ (8003588 <HAL_RCC_OscConfig+0x240>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003394:	2b00      	cmp	r3, #0
 8003396:	d05b      	beq.n	8003450 <HAL_RCC_OscConfig+0x108>
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	685b      	ldr	r3, [r3, #4]
 800339c:	2b00      	cmp	r3, #0
 800339e:	d157      	bne.n	8003450 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80033a0:	2301      	movs	r3, #1
 80033a2:	e242      	b.n	800382a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	685b      	ldr	r3, [r3, #4]
 80033a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80033ac:	d106      	bne.n	80033bc <HAL_RCC_OscConfig+0x74>
 80033ae:	4b76      	ldr	r3, [pc, #472]	@ (8003588 <HAL_RCC_OscConfig+0x240>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	4a75      	ldr	r2, [pc, #468]	@ (8003588 <HAL_RCC_OscConfig+0x240>)
 80033b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033b8:	6013      	str	r3, [r2, #0]
 80033ba:	e01d      	b.n	80033f8 <HAL_RCC_OscConfig+0xb0>
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	685b      	ldr	r3, [r3, #4]
 80033c0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80033c4:	d10c      	bne.n	80033e0 <HAL_RCC_OscConfig+0x98>
 80033c6:	4b70      	ldr	r3, [pc, #448]	@ (8003588 <HAL_RCC_OscConfig+0x240>)
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	4a6f      	ldr	r2, [pc, #444]	@ (8003588 <HAL_RCC_OscConfig+0x240>)
 80033cc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80033d0:	6013      	str	r3, [r2, #0]
 80033d2:	4b6d      	ldr	r3, [pc, #436]	@ (8003588 <HAL_RCC_OscConfig+0x240>)
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	4a6c      	ldr	r2, [pc, #432]	@ (8003588 <HAL_RCC_OscConfig+0x240>)
 80033d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033dc:	6013      	str	r3, [r2, #0]
 80033de:	e00b      	b.n	80033f8 <HAL_RCC_OscConfig+0xb0>
 80033e0:	4b69      	ldr	r3, [pc, #420]	@ (8003588 <HAL_RCC_OscConfig+0x240>)
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	4a68      	ldr	r2, [pc, #416]	@ (8003588 <HAL_RCC_OscConfig+0x240>)
 80033e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80033ea:	6013      	str	r3, [r2, #0]
 80033ec:	4b66      	ldr	r3, [pc, #408]	@ (8003588 <HAL_RCC_OscConfig+0x240>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4a65      	ldr	r2, [pc, #404]	@ (8003588 <HAL_RCC_OscConfig+0x240>)
 80033f2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80033f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	685b      	ldr	r3, [r3, #4]
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d013      	beq.n	8003428 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003400:	f7ff f824 	bl	800244c <HAL_GetTick>
 8003404:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003406:	e008      	b.n	800341a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003408:	f7ff f820 	bl	800244c <HAL_GetTick>
 800340c:	4602      	mov	r2, r0
 800340e:	693b      	ldr	r3, [r7, #16]
 8003410:	1ad3      	subs	r3, r2, r3
 8003412:	2b64      	cmp	r3, #100	@ 0x64
 8003414:	d901      	bls.n	800341a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003416:	2303      	movs	r3, #3
 8003418:	e207      	b.n	800382a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800341a:	4b5b      	ldr	r3, [pc, #364]	@ (8003588 <HAL_RCC_OscConfig+0x240>)
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003422:	2b00      	cmp	r3, #0
 8003424:	d0f0      	beq.n	8003408 <HAL_RCC_OscConfig+0xc0>
 8003426:	e014      	b.n	8003452 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003428:	f7ff f810 	bl	800244c <HAL_GetTick>
 800342c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800342e:	e008      	b.n	8003442 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003430:	f7ff f80c 	bl	800244c <HAL_GetTick>
 8003434:	4602      	mov	r2, r0
 8003436:	693b      	ldr	r3, [r7, #16]
 8003438:	1ad3      	subs	r3, r2, r3
 800343a:	2b64      	cmp	r3, #100	@ 0x64
 800343c:	d901      	bls.n	8003442 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800343e:	2303      	movs	r3, #3
 8003440:	e1f3      	b.n	800382a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003442:	4b51      	ldr	r3, [pc, #324]	@ (8003588 <HAL_RCC_OscConfig+0x240>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800344a:	2b00      	cmp	r3, #0
 800344c:	d1f0      	bne.n	8003430 <HAL_RCC_OscConfig+0xe8>
 800344e:	e000      	b.n	8003452 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003450:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f003 0302 	and.w	r3, r3, #2
 800345a:	2b00      	cmp	r3, #0
 800345c:	d063      	beq.n	8003526 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800345e:	4b4a      	ldr	r3, [pc, #296]	@ (8003588 <HAL_RCC_OscConfig+0x240>)
 8003460:	689b      	ldr	r3, [r3, #8]
 8003462:	f003 030c 	and.w	r3, r3, #12
 8003466:	2b00      	cmp	r3, #0
 8003468:	d00b      	beq.n	8003482 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800346a:	4b47      	ldr	r3, [pc, #284]	@ (8003588 <HAL_RCC_OscConfig+0x240>)
 800346c:	689b      	ldr	r3, [r3, #8]
 800346e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003472:	2b08      	cmp	r3, #8
 8003474:	d11c      	bne.n	80034b0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003476:	4b44      	ldr	r3, [pc, #272]	@ (8003588 <HAL_RCC_OscConfig+0x240>)
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800347e:	2b00      	cmp	r3, #0
 8003480:	d116      	bne.n	80034b0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003482:	4b41      	ldr	r3, [pc, #260]	@ (8003588 <HAL_RCC_OscConfig+0x240>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f003 0302 	and.w	r3, r3, #2
 800348a:	2b00      	cmp	r3, #0
 800348c:	d005      	beq.n	800349a <HAL_RCC_OscConfig+0x152>
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	68db      	ldr	r3, [r3, #12]
 8003492:	2b01      	cmp	r3, #1
 8003494:	d001      	beq.n	800349a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003496:	2301      	movs	r3, #1
 8003498:	e1c7      	b.n	800382a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800349a:	4b3b      	ldr	r3, [pc, #236]	@ (8003588 <HAL_RCC_OscConfig+0x240>)
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	691b      	ldr	r3, [r3, #16]
 80034a6:	00db      	lsls	r3, r3, #3
 80034a8:	4937      	ldr	r1, [pc, #220]	@ (8003588 <HAL_RCC_OscConfig+0x240>)
 80034aa:	4313      	orrs	r3, r2
 80034ac:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80034ae:	e03a      	b.n	8003526 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	68db      	ldr	r3, [r3, #12]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d020      	beq.n	80034fa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80034b8:	4b34      	ldr	r3, [pc, #208]	@ (800358c <HAL_RCC_OscConfig+0x244>)
 80034ba:	2201      	movs	r2, #1
 80034bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034be:	f7fe ffc5 	bl	800244c <HAL_GetTick>
 80034c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034c4:	e008      	b.n	80034d8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80034c6:	f7fe ffc1 	bl	800244c <HAL_GetTick>
 80034ca:	4602      	mov	r2, r0
 80034cc:	693b      	ldr	r3, [r7, #16]
 80034ce:	1ad3      	subs	r3, r2, r3
 80034d0:	2b02      	cmp	r3, #2
 80034d2:	d901      	bls.n	80034d8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80034d4:	2303      	movs	r3, #3
 80034d6:	e1a8      	b.n	800382a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034d8:	4b2b      	ldr	r3, [pc, #172]	@ (8003588 <HAL_RCC_OscConfig+0x240>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f003 0302 	and.w	r3, r3, #2
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d0f0      	beq.n	80034c6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034e4:	4b28      	ldr	r3, [pc, #160]	@ (8003588 <HAL_RCC_OscConfig+0x240>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	691b      	ldr	r3, [r3, #16]
 80034f0:	00db      	lsls	r3, r3, #3
 80034f2:	4925      	ldr	r1, [pc, #148]	@ (8003588 <HAL_RCC_OscConfig+0x240>)
 80034f4:	4313      	orrs	r3, r2
 80034f6:	600b      	str	r3, [r1, #0]
 80034f8:	e015      	b.n	8003526 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80034fa:	4b24      	ldr	r3, [pc, #144]	@ (800358c <HAL_RCC_OscConfig+0x244>)
 80034fc:	2200      	movs	r2, #0
 80034fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003500:	f7fe ffa4 	bl	800244c <HAL_GetTick>
 8003504:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003506:	e008      	b.n	800351a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003508:	f7fe ffa0 	bl	800244c <HAL_GetTick>
 800350c:	4602      	mov	r2, r0
 800350e:	693b      	ldr	r3, [r7, #16]
 8003510:	1ad3      	subs	r3, r2, r3
 8003512:	2b02      	cmp	r3, #2
 8003514:	d901      	bls.n	800351a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003516:	2303      	movs	r3, #3
 8003518:	e187      	b.n	800382a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800351a:	4b1b      	ldr	r3, [pc, #108]	@ (8003588 <HAL_RCC_OscConfig+0x240>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f003 0302 	and.w	r3, r3, #2
 8003522:	2b00      	cmp	r3, #0
 8003524:	d1f0      	bne.n	8003508 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f003 0308 	and.w	r3, r3, #8
 800352e:	2b00      	cmp	r3, #0
 8003530:	d036      	beq.n	80035a0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	695b      	ldr	r3, [r3, #20]
 8003536:	2b00      	cmp	r3, #0
 8003538:	d016      	beq.n	8003568 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800353a:	4b15      	ldr	r3, [pc, #84]	@ (8003590 <HAL_RCC_OscConfig+0x248>)
 800353c:	2201      	movs	r2, #1
 800353e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003540:	f7fe ff84 	bl	800244c <HAL_GetTick>
 8003544:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003546:	e008      	b.n	800355a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003548:	f7fe ff80 	bl	800244c <HAL_GetTick>
 800354c:	4602      	mov	r2, r0
 800354e:	693b      	ldr	r3, [r7, #16]
 8003550:	1ad3      	subs	r3, r2, r3
 8003552:	2b02      	cmp	r3, #2
 8003554:	d901      	bls.n	800355a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003556:	2303      	movs	r3, #3
 8003558:	e167      	b.n	800382a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800355a:	4b0b      	ldr	r3, [pc, #44]	@ (8003588 <HAL_RCC_OscConfig+0x240>)
 800355c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800355e:	f003 0302 	and.w	r3, r3, #2
 8003562:	2b00      	cmp	r3, #0
 8003564:	d0f0      	beq.n	8003548 <HAL_RCC_OscConfig+0x200>
 8003566:	e01b      	b.n	80035a0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003568:	4b09      	ldr	r3, [pc, #36]	@ (8003590 <HAL_RCC_OscConfig+0x248>)
 800356a:	2200      	movs	r2, #0
 800356c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800356e:	f7fe ff6d 	bl	800244c <HAL_GetTick>
 8003572:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003574:	e00e      	b.n	8003594 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003576:	f7fe ff69 	bl	800244c <HAL_GetTick>
 800357a:	4602      	mov	r2, r0
 800357c:	693b      	ldr	r3, [r7, #16]
 800357e:	1ad3      	subs	r3, r2, r3
 8003580:	2b02      	cmp	r3, #2
 8003582:	d907      	bls.n	8003594 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003584:	2303      	movs	r3, #3
 8003586:	e150      	b.n	800382a <HAL_RCC_OscConfig+0x4e2>
 8003588:	40023800 	.word	0x40023800
 800358c:	42470000 	.word	0x42470000
 8003590:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003594:	4b88      	ldr	r3, [pc, #544]	@ (80037b8 <HAL_RCC_OscConfig+0x470>)
 8003596:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003598:	f003 0302 	and.w	r3, r3, #2
 800359c:	2b00      	cmp	r3, #0
 800359e:	d1ea      	bne.n	8003576 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f003 0304 	and.w	r3, r3, #4
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	f000 8097 	beq.w	80036dc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80035ae:	2300      	movs	r3, #0
 80035b0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80035b2:	4b81      	ldr	r3, [pc, #516]	@ (80037b8 <HAL_RCC_OscConfig+0x470>)
 80035b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d10f      	bne.n	80035de <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80035be:	2300      	movs	r3, #0
 80035c0:	60bb      	str	r3, [r7, #8]
 80035c2:	4b7d      	ldr	r3, [pc, #500]	@ (80037b8 <HAL_RCC_OscConfig+0x470>)
 80035c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035c6:	4a7c      	ldr	r2, [pc, #496]	@ (80037b8 <HAL_RCC_OscConfig+0x470>)
 80035c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80035cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80035ce:	4b7a      	ldr	r3, [pc, #488]	@ (80037b8 <HAL_RCC_OscConfig+0x470>)
 80035d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80035d6:	60bb      	str	r3, [r7, #8]
 80035d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80035da:	2301      	movs	r3, #1
 80035dc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035de:	4b77      	ldr	r3, [pc, #476]	@ (80037bc <HAL_RCC_OscConfig+0x474>)
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d118      	bne.n	800361c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80035ea:	4b74      	ldr	r3, [pc, #464]	@ (80037bc <HAL_RCC_OscConfig+0x474>)
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	4a73      	ldr	r2, [pc, #460]	@ (80037bc <HAL_RCC_OscConfig+0x474>)
 80035f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80035f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80035f6:	f7fe ff29 	bl	800244c <HAL_GetTick>
 80035fa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035fc:	e008      	b.n	8003610 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80035fe:	f7fe ff25 	bl	800244c <HAL_GetTick>
 8003602:	4602      	mov	r2, r0
 8003604:	693b      	ldr	r3, [r7, #16]
 8003606:	1ad3      	subs	r3, r2, r3
 8003608:	2b02      	cmp	r3, #2
 800360a:	d901      	bls.n	8003610 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800360c:	2303      	movs	r3, #3
 800360e:	e10c      	b.n	800382a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003610:	4b6a      	ldr	r3, [pc, #424]	@ (80037bc <HAL_RCC_OscConfig+0x474>)
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003618:	2b00      	cmp	r3, #0
 800361a:	d0f0      	beq.n	80035fe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	689b      	ldr	r3, [r3, #8]
 8003620:	2b01      	cmp	r3, #1
 8003622:	d106      	bne.n	8003632 <HAL_RCC_OscConfig+0x2ea>
 8003624:	4b64      	ldr	r3, [pc, #400]	@ (80037b8 <HAL_RCC_OscConfig+0x470>)
 8003626:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003628:	4a63      	ldr	r2, [pc, #396]	@ (80037b8 <HAL_RCC_OscConfig+0x470>)
 800362a:	f043 0301 	orr.w	r3, r3, #1
 800362e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003630:	e01c      	b.n	800366c <HAL_RCC_OscConfig+0x324>
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	689b      	ldr	r3, [r3, #8]
 8003636:	2b05      	cmp	r3, #5
 8003638:	d10c      	bne.n	8003654 <HAL_RCC_OscConfig+0x30c>
 800363a:	4b5f      	ldr	r3, [pc, #380]	@ (80037b8 <HAL_RCC_OscConfig+0x470>)
 800363c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800363e:	4a5e      	ldr	r2, [pc, #376]	@ (80037b8 <HAL_RCC_OscConfig+0x470>)
 8003640:	f043 0304 	orr.w	r3, r3, #4
 8003644:	6713      	str	r3, [r2, #112]	@ 0x70
 8003646:	4b5c      	ldr	r3, [pc, #368]	@ (80037b8 <HAL_RCC_OscConfig+0x470>)
 8003648:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800364a:	4a5b      	ldr	r2, [pc, #364]	@ (80037b8 <HAL_RCC_OscConfig+0x470>)
 800364c:	f043 0301 	orr.w	r3, r3, #1
 8003650:	6713      	str	r3, [r2, #112]	@ 0x70
 8003652:	e00b      	b.n	800366c <HAL_RCC_OscConfig+0x324>
 8003654:	4b58      	ldr	r3, [pc, #352]	@ (80037b8 <HAL_RCC_OscConfig+0x470>)
 8003656:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003658:	4a57      	ldr	r2, [pc, #348]	@ (80037b8 <HAL_RCC_OscConfig+0x470>)
 800365a:	f023 0301 	bic.w	r3, r3, #1
 800365e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003660:	4b55      	ldr	r3, [pc, #340]	@ (80037b8 <HAL_RCC_OscConfig+0x470>)
 8003662:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003664:	4a54      	ldr	r2, [pc, #336]	@ (80037b8 <HAL_RCC_OscConfig+0x470>)
 8003666:	f023 0304 	bic.w	r3, r3, #4
 800366a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	689b      	ldr	r3, [r3, #8]
 8003670:	2b00      	cmp	r3, #0
 8003672:	d015      	beq.n	80036a0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003674:	f7fe feea 	bl	800244c <HAL_GetTick>
 8003678:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800367a:	e00a      	b.n	8003692 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800367c:	f7fe fee6 	bl	800244c <HAL_GetTick>
 8003680:	4602      	mov	r2, r0
 8003682:	693b      	ldr	r3, [r7, #16]
 8003684:	1ad3      	subs	r3, r2, r3
 8003686:	f241 3288 	movw	r2, #5000	@ 0x1388
 800368a:	4293      	cmp	r3, r2
 800368c:	d901      	bls.n	8003692 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800368e:	2303      	movs	r3, #3
 8003690:	e0cb      	b.n	800382a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003692:	4b49      	ldr	r3, [pc, #292]	@ (80037b8 <HAL_RCC_OscConfig+0x470>)
 8003694:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003696:	f003 0302 	and.w	r3, r3, #2
 800369a:	2b00      	cmp	r3, #0
 800369c:	d0ee      	beq.n	800367c <HAL_RCC_OscConfig+0x334>
 800369e:	e014      	b.n	80036ca <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036a0:	f7fe fed4 	bl	800244c <HAL_GetTick>
 80036a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80036a6:	e00a      	b.n	80036be <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036a8:	f7fe fed0 	bl	800244c <HAL_GetTick>
 80036ac:	4602      	mov	r2, r0
 80036ae:	693b      	ldr	r3, [r7, #16]
 80036b0:	1ad3      	subs	r3, r2, r3
 80036b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036b6:	4293      	cmp	r3, r2
 80036b8:	d901      	bls.n	80036be <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80036ba:	2303      	movs	r3, #3
 80036bc:	e0b5      	b.n	800382a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80036be:	4b3e      	ldr	r3, [pc, #248]	@ (80037b8 <HAL_RCC_OscConfig+0x470>)
 80036c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036c2:	f003 0302 	and.w	r3, r3, #2
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d1ee      	bne.n	80036a8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80036ca:	7dfb      	ldrb	r3, [r7, #23]
 80036cc:	2b01      	cmp	r3, #1
 80036ce:	d105      	bne.n	80036dc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80036d0:	4b39      	ldr	r3, [pc, #228]	@ (80037b8 <HAL_RCC_OscConfig+0x470>)
 80036d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036d4:	4a38      	ldr	r2, [pc, #224]	@ (80037b8 <HAL_RCC_OscConfig+0x470>)
 80036d6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80036da:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	699b      	ldr	r3, [r3, #24]
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	f000 80a1 	beq.w	8003828 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80036e6:	4b34      	ldr	r3, [pc, #208]	@ (80037b8 <HAL_RCC_OscConfig+0x470>)
 80036e8:	689b      	ldr	r3, [r3, #8]
 80036ea:	f003 030c 	and.w	r3, r3, #12
 80036ee:	2b08      	cmp	r3, #8
 80036f0:	d05c      	beq.n	80037ac <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	699b      	ldr	r3, [r3, #24]
 80036f6:	2b02      	cmp	r3, #2
 80036f8:	d141      	bne.n	800377e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036fa:	4b31      	ldr	r3, [pc, #196]	@ (80037c0 <HAL_RCC_OscConfig+0x478>)
 80036fc:	2200      	movs	r2, #0
 80036fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003700:	f7fe fea4 	bl	800244c <HAL_GetTick>
 8003704:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003706:	e008      	b.n	800371a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003708:	f7fe fea0 	bl	800244c <HAL_GetTick>
 800370c:	4602      	mov	r2, r0
 800370e:	693b      	ldr	r3, [r7, #16]
 8003710:	1ad3      	subs	r3, r2, r3
 8003712:	2b02      	cmp	r3, #2
 8003714:	d901      	bls.n	800371a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003716:	2303      	movs	r3, #3
 8003718:	e087      	b.n	800382a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800371a:	4b27      	ldr	r3, [pc, #156]	@ (80037b8 <HAL_RCC_OscConfig+0x470>)
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003722:	2b00      	cmp	r3, #0
 8003724:	d1f0      	bne.n	8003708 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	69da      	ldr	r2, [r3, #28]
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6a1b      	ldr	r3, [r3, #32]
 800372e:	431a      	orrs	r2, r3
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003734:	019b      	lsls	r3, r3, #6
 8003736:	431a      	orrs	r2, r3
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800373c:	085b      	lsrs	r3, r3, #1
 800373e:	3b01      	subs	r3, #1
 8003740:	041b      	lsls	r3, r3, #16
 8003742:	431a      	orrs	r2, r3
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003748:	061b      	lsls	r3, r3, #24
 800374a:	491b      	ldr	r1, [pc, #108]	@ (80037b8 <HAL_RCC_OscConfig+0x470>)
 800374c:	4313      	orrs	r3, r2
 800374e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003750:	4b1b      	ldr	r3, [pc, #108]	@ (80037c0 <HAL_RCC_OscConfig+0x478>)
 8003752:	2201      	movs	r2, #1
 8003754:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003756:	f7fe fe79 	bl	800244c <HAL_GetTick>
 800375a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800375c:	e008      	b.n	8003770 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800375e:	f7fe fe75 	bl	800244c <HAL_GetTick>
 8003762:	4602      	mov	r2, r0
 8003764:	693b      	ldr	r3, [r7, #16]
 8003766:	1ad3      	subs	r3, r2, r3
 8003768:	2b02      	cmp	r3, #2
 800376a:	d901      	bls.n	8003770 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800376c:	2303      	movs	r3, #3
 800376e:	e05c      	b.n	800382a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003770:	4b11      	ldr	r3, [pc, #68]	@ (80037b8 <HAL_RCC_OscConfig+0x470>)
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003778:	2b00      	cmp	r3, #0
 800377a:	d0f0      	beq.n	800375e <HAL_RCC_OscConfig+0x416>
 800377c:	e054      	b.n	8003828 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800377e:	4b10      	ldr	r3, [pc, #64]	@ (80037c0 <HAL_RCC_OscConfig+0x478>)
 8003780:	2200      	movs	r2, #0
 8003782:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003784:	f7fe fe62 	bl	800244c <HAL_GetTick>
 8003788:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800378a:	e008      	b.n	800379e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800378c:	f7fe fe5e 	bl	800244c <HAL_GetTick>
 8003790:	4602      	mov	r2, r0
 8003792:	693b      	ldr	r3, [r7, #16]
 8003794:	1ad3      	subs	r3, r2, r3
 8003796:	2b02      	cmp	r3, #2
 8003798:	d901      	bls.n	800379e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800379a:	2303      	movs	r3, #3
 800379c:	e045      	b.n	800382a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800379e:	4b06      	ldr	r3, [pc, #24]	@ (80037b8 <HAL_RCC_OscConfig+0x470>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d1f0      	bne.n	800378c <HAL_RCC_OscConfig+0x444>
 80037aa:	e03d      	b.n	8003828 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	699b      	ldr	r3, [r3, #24]
 80037b0:	2b01      	cmp	r3, #1
 80037b2:	d107      	bne.n	80037c4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80037b4:	2301      	movs	r3, #1
 80037b6:	e038      	b.n	800382a <HAL_RCC_OscConfig+0x4e2>
 80037b8:	40023800 	.word	0x40023800
 80037bc:	40007000 	.word	0x40007000
 80037c0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80037c4:	4b1b      	ldr	r3, [pc, #108]	@ (8003834 <HAL_RCC_OscConfig+0x4ec>)
 80037c6:	685b      	ldr	r3, [r3, #4]
 80037c8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	699b      	ldr	r3, [r3, #24]
 80037ce:	2b01      	cmp	r3, #1
 80037d0:	d028      	beq.n	8003824 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80037dc:	429a      	cmp	r2, r3
 80037de:	d121      	bne.n	8003824 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80037ea:	429a      	cmp	r2, r3
 80037ec:	d11a      	bne.n	8003824 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80037ee:	68fa      	ldr	r2, [r7, #12]
 80037f0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80037f4:	4013      	ands	r3, r2
 80037f6:	687a      	ldr	r2, [r7, #4]
 80037f8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80037fa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80037fc:	4293      	cmp	r3, r2
 80037fe:	d111      	bne.n	8003824 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800380a:	085b      	lsrs	r3, r3, #1
 800380c:	3b01      	subs	r3, #1
 800380e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003810:	429a      	cmp	r2, r3
 8003812:	d107      	bne.n	8003824 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800381e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003820:	429a      	cmp	r2, r3
 8003822:	d001      	beq.n	8003828 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003824:	2301      	movs	r3, #1
 8003826:	e000      	b.n	800382a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003828:	2300      	movs	r3, #0
}
 800382a:	4618      	mov	r0, r3
 800382c:	3718      	adds	r7, #24
 800382e:	46bd      	mov	sp, r7
 8003830:	bd80      	pop	{r7, pc}
 8003832:	bf00      	nop
 8003834:	40023800 	.word	0x40023800

08003838 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b084      	sub	sp, #16
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
 8003840:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	2b00      	cmp	r3, #0
 8003846:	d101      	bne.n	800384c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003848:	2301      	movs	r3, #1
 800384a:	e0cc      	b.n	80039e6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800384c:	4b68      	ldr	r3, [pc, #416]	@ (80039f0 <HAL_RCC_ClockConfig+0x1b8>)
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f003 0307 	and.w	r3, r3, #7
 8003854:	683a      	ldr	r2, [r7, #0]
 8003856:	429a      	cmp	r2, r3
 8003858:	d90c      	bls.n	8003874 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800385a:	4b65      	ldr	r3, [pc, #404]	@ (80039f0 <HAL_RCC_ClockConfig+0x1b8>)
 800385c:	683a      	ldr	r2, [r7, #0]
 800385e:	b2d2      	uxtb	r2, r2
 8003860:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003862:	4b63      	ldr	r3, [pc, #396]	@ (80039f0 <HAL_RCC_ClockConfig+0x1b8>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f003 0307 	and.w	r3, r3, #7
 800386a:	683a      	ldr	r2, [r7, #0]
 800386c:	429a      	cmp	r2, r3
 800386e:	d001      	beq.n	8003874 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003870:	2301      	movs	r3, #1
 8003872:	e0b8      	b.n	80039e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f003 0302 	and.w	r3, r3, #2
 800387c:	2b00      	cmp	r3, #0
 800387e:	d020      	beq.n	80038c2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f003 0304 	and.w	r3, r3, #4
 8003888:	2b00      	cmp	r3, #0
 800388a:	d005      	beq.n	8003898 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800388c:	4b59      	ldr	r3, [pc, #356]	@ (80039f4 <HAL_RCC_ClockConfig+0x1bc>)
 800388e:	689b      	ldr	r3, [r3, #8]
 8003890:	4a58      	ldr	r2, [pc, #352]	@ (80039f4 <HAL_RCC_ClockConfig+0x1bc>)
 8003892:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003896:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f003 0308 	and.w	r3, r3, #8
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d005      	beq.n	80038b0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80038a4:	4b53      	ldr	r3, [pc, #332]	@ (80039f4 <HAL_RCC_ClockConfig+0x1bc>)
 80038a6:	689b      	ldr	r3, [r3, #8]
 80038a8:	4a52      	ldr	r2, [pc, #328]	@ (80039f4 <HAL_RCC_ClockConfig+0x1bc>)
 80038aa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80038ae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80038b0:	4b50      	ldr	r3, [pc, #320]	@ (80039f4 <HAL_RCC_ClockConfig+0x1bc>)
 80038b2:	689b      	ldr	r3, [r3, #8]
 80038b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	689b      	ldr	r3, [r3, #8]
 80038bc:	494d      	ldr	r1, [pc, #308]	@ (80039f4 <HAL_RCC_ClockConfig+0x1bc>)
 80038be:	4313      	orrs	r3, r2
 80038c0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f003 0301 	and.w	r3, r3, #1
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d044      	beq.n	8003958 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	685b      	ldr	r3, [r3, #4]
 80038d2:	2b01      	cmp	r3, #1
 80038d4:	d107      	bne.n	80038e6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038d6:	4b47      	ldr	r3, [pc, #284]	@ (80039f4 <HAL_RCC_ClockConfig+0x1bc>)
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d119      	bne.n	8003916 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80038e2:	2301      	movs	r3, #1
 80038e4:	e07f      	b.n	80039e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	685b      	ldr	r3, [r3, #4]
 80038ea:	2b02      	cmp	r3, #2
 80038ec:	d003      	beq.n	80038f6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80038f2:	2b03      	cmp	r3, #3
 80038f4:	d107      	bne.n	8003906 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80038f6:	4b3f      	ldr	r3, [pc, #252]	@ (80039f4 <HAL_RCC_ClockConfig+0x1bc>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d109      	bne.n	8003916 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003902:	2301      	movs	r3, #1
 8003904:	e06f      	b.n	80039e6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003906:	4b3b      	ldr	r3, [pc, #236]	@ (80039f4 <HAL_RCC_ClockConfig+0x1bc>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f003 0302 	and.w	r3, r3, #2
 800390e:	2b00      	cmp	r3, #0
 8003910:	d101      	bne.n	8003916 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003912:	2301      	movs	r3, #1
 8003914:	e067      	b.n	80039e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003916:	4b37      	ldr	r3, [pc, #220]	@ (80039f4 <HAL_RCC_ClockConfig+0x1bc>)
 8003918:	689b      	ldr	r3, [r3, #8]
 800391a:	f023 0203 	bic.w	r2, r3, #3
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	685b      	ldr	r3, [r3, #4]
 8003922:	4934      	ldr	r1, [pc, #208]	@ (80039f4 <HAL_RCC_ClockConfig+0x1bc>)
 8003924:	4313      	orrs	r3, r2
 8003926:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003928:	f7fe fd90 	bl	800244c <HAL_GetTick>
 800392c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800392e:	e00a      	b.n	8003946 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003930:	f7fe fd8c 	bl	800244c <HAL_GetTick>
 8003934:	4602      	mov	r2, r0
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	1ad3      	subs	r3, r2, r3
 800393a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800393e:	4293      	cmp	r3, r2
 8003940:	d901      	bls.n	8003946 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003942:	2303      	movs	r3, #3
 8003944:	e04f      	b.n	80039e6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003946:	4b2b      	ldr	r3, [pc, #172]	@ (80039f4 <HAL_RCC_ClockConfig+0x1bc>)
 8003948:	689b      	ldr	r3, [r3, #8]
 800394a:	f003 020c 	and.w	r2, r3, #12
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	685b      	ldr	r3, [r3, #4]
 8003952:	009b      	lsls	r3, r3, #2
 8003954:	429a      	cmp	r2, r3
 8003956:	d1eb      	bne.n	8003930 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003958:	4b25      	ldr	r3, [pc, #148]	@ (80039f0 <HAL_RCC_ClockConfig+0x1b8>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f003 0307 	and.w	r3, r3, #7
 8003960:	683a      	ldr	r2, [r7, #0]
 8003962:	429a      	cmp	r2, r3
 8003964:	d20c      	bcs.n	8003980 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003966:	4b22      	ldr	r3, [pc, #136]	@ (80039f0 <HAL_RCC_ClockConfig+0x1b8>)
 8003968:	683a      	ldr	r2, [r7, #0]
 800396a:	b2d2      	uxtb	r2, r2
 800396c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800396e:	4b20      	ldr	r3, [pc, #128]	@ (80039f0 <HAL_RCC_ClockConfig+0x1b8>)
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f003 0307 	and.w	r3, r3, #7
 8003976:	683a      	ldr	r2, [r7, #0]
 8003978:	429a      	cmp	r2, r3
 800397a:	d001      	beq.n	8003980 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800397c:	2301      	movs	r3, #1
 800397e:	e032      	b.n	80039e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f003 0304 	and.w	r3, r3, #4
 8003988:	2b00      	cmp	r3, #0
 800398a:	d008      	beq.n	800399e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800398c:	4b19      	ldr	r3, [pc, #100]	@ (80039f4 <HAL_RCC_ClockConfig+0x1bc>)
 800398e:	689b      	ldr	r3, [r3, #8]
 8003990:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	68db      	ldr	r3, [r3, #12]
 8003998:	4916      	ldr	r1, [pc, #88]	@ (80039f4 <HAL_RCC_ClockConfig+0x1bc>)
 800399a:	4313      	orrs	r3, r2
 800399c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f003 0308 	and.w	r3, r3, #8
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d009      	beq.n	80039be <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80039aa:	4b12      	ldr	r3, [pc, #72]	@ (80039f4 <HAL_RCC_ClockConfig+0x1bc>)
 80039ac:	689b      	ldr	r3, [r3, #8]
 80039ae:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	691b      	ldr	r3, [r3, #16]
 80039b6:	00db      	lsls	r3, r3, #3
 80039b8:	490e      	ldr	r1, [pc, #56]	@ (80039f4 <HAL_RCC_ClockConfig+0x1bc>)
 80039ba:	4313      	orrs	r3, r2
 80039bc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80039be:	f000 f821 	bl	8003a04 <HAL_RCC_GetSysClockFreq>
 80039c2:	4602      	mov	r2, r0
 80039c4:	4b0b      	ldr	r3, [pc, #44]	@ (80039f4 <HAL_RCC_ClockConfig+0x1bc>)
 80039c6:	689b      	ldr	r3, [r3, #8]
 80039c8:	091b      	lsrs	r3, r3, #4
 80039ca:	f003 030f 	and.w	r3, r3, #15
 80039ce:	490a      	ldr	r1, [pc, #40]	@ (80039f8 <HAL_RCC_ClockConfig+0x1c0>)
 80039d0:	5ccb      	ldrb	r3, [r1, r3]
 80039d2:	fa22 f303 	lsr.w	r3, r2, r3
 80039d6:	4a09      	ldr	r2, [pc, #36]	@ (80039fc <HAL_RCC_ClockConfig+0x1c4>)
 80039d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80039da:	4b09      	ldr	r3, [pc, #36]	@ (8003a00 <HAL_RCC_ClockConfig+0x1c8>)
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	4618      	mov	r0, r3
 80039e0:	f7fe fcf0 	bl	80023c4 <HAL_InitTick>

  return HAL_OK;
 80039e4:	2300      	movs	r3, #0
}
 80039e6:	4618      	mov	r0, r3
 80039e8:	3710      	adds	r7, #16
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bd80      	pop	{r7, pc}
 80039ee:	bf00      	nop
 80039f0:	40023c00 	.word	0x40023c00
 80039f4:	40023800 	.word	0x40023800
 80039f8:	08008fcc 	.word	0x08008fcc
 80039fc:	20000000 	.word	0x20000000
 8003a00:	20000004 	.word	0x20000004

08003a04 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a04:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003a08:	b094      	sub	sp, #80	@ 0x50
 8003a0a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003a10:	2300      	movs	r3, #0
 8003a12:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003a14:	2300      	movs	r3, #0
 8003a16:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003a18:	2300      	movs	r3, #0
 8003a1a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003a1c:	4b79      	ldr	r3, [pc, #484]	@ (8003c04 <HAL_RCC_GetSysClockFreq+0x200>)
 8003a1e:	689b      	ldr	r3, [r3, #8]
 8003a20:	f003 030c 	and.w	r3, r3, #12
 8003a24:	2b08      	cmp	r3, #8
 8003a26:	d00d      	beq.n	8003a44 <HAL_RCC_GetSysClockFreq+0x40>
 8003a28:	2b08      	cmp	r3, #8
 8003a2a:	f200 80e1 	bhi.w	8003bf0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d002      	beq.n	8003a38 <HAL_RCC_GetSysClockFreq+0x34>
 8003a32:	2b04      	cmp	r3, #4
 8003a34:	d003      	beq.n	8003a3e <HAL_RCC_GetSysClockFreq+0x3a>
 8003a36:	e0db      	b.n	8003bf0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003a38:	4b73      	ldr	r3, [pc, #460]	@ (8003c08 <HAL_RCC_GetSysClockFreq+0x204>)
 8003a3a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003a3c:	e0db      	b.n	8003bf6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003a3e:	4b73      	ldr	r3, [pc, #460]	@ (8003c0c <HAL_RCC_GetSysClockFreq+0x208>)
 8003a40:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003a42:	e0d8      	b.n	8003bf6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003a44:	4b6f      	ldr	r3, [pc, #444]	@ (8003c04 <HAL_RCC_GetSysClockFreq+0x200>)
 8003a46:	685b      	ldr	r3, [r3, #4]
 8003a48:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003a4c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003a4e:	4b6d      	ldr	r3, [pc, #436]	@ (8003c04 <HAL_RCC_GetSysClockFreq+0x200>)
 8003a50:	685b      	ldr	r3, [r3, #4]
 8003a52:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d063      	beq.n	8003b22 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003a5a:	4b6a      	ldr	r3, [pc, #424]	@ (8003c04 <HAL_RCC_GetSysClockFreq+0x200>)
 8003a5c:	685b      	ldr	r3, [r3, #4]
 8003a5e:	099b      	lsrs	r3, r3, #6
 8003a60:	2200      	movs	r2, #0
 8003a62:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003a64:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003a66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a6c:	633b      	str	r3, [r7, #48]	@ 0x30
 8003a6e:	2300      	movs	r3, #0
 8003a70:	637b      	str	r3, [r7, #52]	@ 0x34
 8003a72:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003a76:	4622      	mov	r2, r4
 8003a78:	462b      	mov	r3, r5
 8003a7a:	f04f 0000 	mov.w	r0, #0
 8003a7e:	f04f 0100 	mov.w	r1, #0
 8003a82:	0159      	lsls	r1, r3, #5
 8003a84:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003a88:	0150      	lsls	r0, r2, #5
 8003a8a:	4602      	mov	r2, r0
 8003a8c:	460b      	mov	r3, r1
 8003a8e:	4621      	mov	r1, r4
 8003a90:	1a51      	subs	r1, r2, r1
 8003a92:	6139      	str	r1, [r7, #16]
 8003a94:	4629      	mov	r1, r5
 8003a96:	eb63 0301 	sbc.w	r3, r3, r1
 8003a9a:	617b      	str	r3, [r7, #20]
 8003a9c:	f04f 0200 	mov.w	r2, #0
 8003aa0:	f04f 0300 	mov.w	r3, #0
 8003aa4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003aa8:	4659      	mov	r1, fp
 8003aaa:	018b      	lsls	r3, r1, #6
 8003aac:	4651      	mov	r1, sl
 8003aae:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003ab2:	4651      	mov	r1, sl
 8003ab4:	018a      	lsls	r2, r1, #6
 8003ab6:	4651      	mov	r1, sl
 8003ab8:	ebb2 0801 	subs.w	r8, r2, r1
 8003abc:	4659      	mov	r1, fp
 8003abe:	eb63 0901 	sbc.w	r9, r3, r1
 8003ac2:	f04f 0200 	mov.w	r2, #0
 8003ac6:	f04f 0300 	mov.w	r3, #0
 8003aca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003ace:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003ad2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003ad6:	4690      	mov	r8, r2
 8003ad8:	4699      	mov	r9, r3
 8003ada:	4623      	mov	r3, r4
 8003adc:	eb18 0303 	adds.w	r3, r8, r3
 8003ae0:	60bb      	str	r3, [r7, #8]
 8003ae2:	462b      	mov	r3, r5
 8003ae4:	eb49 0303 	adc.w	r3, r9, r3
 8003ae8:	60fb      	str	r3, [r7, #12]
 8003aea:	f04f 0200 	mov.w	r2, #0
 8003aee:	f04f 0300 	mov.w	r3, #0
 8003af2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003af6:	4629      	mov	r1, r5
 8003af8:	024b      	lsls	r3, r1, #9
 8003afa:	4621      	mov	r1, r4
 8003afc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003b00:	4621      	mov	r1, r4
 8003b02:	024a      	lsls	r2, r1, #9
 8003b04:	4610      	mov	r0, r2
 8003b06:	4619      	mov	r1, r3
 8003b08:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003b0e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003b10:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003b14:	f7fd f850 	bl	8000bb8 <__aeabi_uldivmod>
 8003b18:	4602      	mov	r2, r0
 8003b1a:	460b      	mov	r3, r1
 8003b1c:	4613      	mov	r3, r2
 8003b1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003b20:	e058      	b.n	8003bd4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b22:	4b38      	ldr	r3, [pc, #224]	@ (8003c04 <HAL_RCC_GetSysClockFreq+0x200>)
 8003b24:	685b      	ldr	r3, [r3, #4]
 8003b26:	099b      	lsrs	r3, r3, #6
 8003b28:	2200      	movs	r2, #0
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	4611      	mov	r1, r2
 8003b2e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003b32:	623b      	str	r3, [r7, #32]
 8003b34:	2300      	movs	r3, #0
 8003b36:	627b      	str	r3, [r7, #36]	@ 0x24
 8003b38:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003b3c:	4642      	mov	r2, r8
 8003b3e:	464b      	mov	r3, r9
 8003b40:	f04f 0000 	mov.w	r0, #0
 8003b44:	f04f 0100 	mov.w	r1, #0
 8003b48:	0159      	lsls	r1, r3, #5
 8003b4a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003b4e:	0150      	lsls	r0, r2, #5
 8003b50:	4602      	mov	r2, r0
 8003b52:	460b      	mov	r3, r1
 8003b54:	4641      	mov	r1, r8
 8003b56:	ebb2 0a01 	subs.w	sl, r2, r1
 8003b5a:	4649      	mov	r1, r9
 8003b5c:	eb63 0b01 	sbc.w	fp, r3, r1
 8003b60:	f04f 0200 	mov.w	r2, #0
 8003b64:	f04f 0300 	mov.w	r3, #0
 8003b68:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003b6c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003b70:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003b74:	ebb2 040a 	subs.w	r4, r2, sl
 8003b78:	eb63 050b 	sbc.w	r5, r3, fp
 8003b7c:	f04f 0200 	mov.w	r2, #0
 8003b80:	f04f 0300 	mov.w	r3, #0
 8003b84:	00eb      	lsls	r3, r5, #3
 8003b86:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003b8a:	00e2      	lsls	r2, r4, #3
 8003b8c:	4614      	mov	r4, r2
 8003b8e:	461d      	mov	r5, r3
 8003b90:	4643      	mov	r3, r8
 8003b92:	18e3      	adds	r3, r4, r3
 8003b94:	603b      	str	r3, [r7, #0]
 8003b96:	464b      	mov	r3, r9
 8003b98:	eb45 0303 	adc.w	r3, r5, r3
 8003b9c:	607b      	str	r3, [r7, #4]
 8003b9e:	f04f 0200 	mov.w	r2, #0
 8003ba2:	f04f 0300 	mov.w	r3, #0
 8003ba6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003baa:	4629      	mov	r1, r5
 8003bac:	028b      	lsls	r3, r1, #10
 8003bae:	4621      	mov	r1, r4
 8003bb0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003bb4:	4621      	mov	r1, r4
 8003bb6:	028a      	lsls	r2, r1, #10
 8003bb8:	4610      	mov	r0, r2
 8003bba:	4619      	mov	r1, r3
 8003bbc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	61bb      	str	r3, [r7, #24]
 8003bc2:	61fa      	str	r2, [r7, #28]
 8003bc4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003bc8:	f7fc fff6 	bl	8000bb8 <__aeabi_uldivmod>
 8003bcc:	4602      	mov	r2, r0
 8003bce:	460b      	mov	r3, r1
 8003bd0:	4613      	mov	r3, r2
 8003bd2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003bd4:	4b0b      	ldr	r3, [pc, #44]	@ (8003c04 <HAL_RCC_GetSysClockFreq+0x200>)
 8003bd6:	685b      	ldr	r3, [r3, #4]
 8003bd8:	0c1b      	lsrs	r3, r3, #16
 8003bda:	f003 0303 	and.w	r3, r3, #3
 8003bde:	3301      	adds	r3, #1
 8003be0:	005b      	lsls	r3, r3, #1
 8003be2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003be4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003be6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003be8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bec:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003bee:	e002      	b.n	8003bf6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003bf0:	4b05      	ldr	r3, [pc, #20]	@ (8003c08 <HAL_RCC_GetSysClockFreq+0x204>)
 8003bf2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003bf4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003bf6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	3750      	adds	r7, #80	@ 0x50
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003c02:	bf00      	nop
 8003c04:	40023800 	.word	0x40023800
 8003c08:	00f42400 	.word	0x00f42400
 8003c0c:	007a1200 	.word	0x007a1200

08003c10 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003c10:	b480      	push	{r7}
 8003c12:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003c14:	4b03      	ldr	r3, [pc, #12]	@ (8003c24 <HAL_RCC_GetHCLKFreq+0x14>)
 8003c16:	681b      	ldr	r3, [r3, #0]
}
 8003c18:	4618      	mov	r0, r3
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c20:	4770      	bx	lr
 8003c22:	bf00      	nop
 8003c24:	20000000 	.word	0x20000000

08003c28 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003c2c:	f7ff fff0 	bl	8003c10 <HAL_RCC_GetHCLKFreq>
 8003c30:	4602      	mov	r2, r0
 8003c32:	4b05      	ldr	r3, [pc, #20]	@ (8003c48 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003c34:	689b      	ldr	r3, [r3, #8]
 8003c36:	0a9b      	lsrs	r3, r3, #10
 8003c38:	f003 0307 	and.w	r3, r3, #7
 8003c3c:	4903      	ldr	r1, [pc, #12]	@ (8003c4c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003c3e:	5ccb      	ldrb	r3, [r1, r3]
 8003c40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c44:	4618      	mov	r0, r3
 8003c46:	bd80      	pop	{r7, pc}
 8003c48:	40023800 	.word	0x40023800
 8003c4c:	08008fdc 	.word	0x08008fdc

08003c50 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003c54:	f7ff ffdc 	bl	8003c10 <HAL_RCC_GetHCLKFreq>
 8003c58:	4602      	mov	r2, r0
 8003c5a:	4b05      	ldr	r3, [pc, #20]	@ (8003c70 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003c5c:	689b      	ldr	r3, [r3, #8]
 8003c5e:	0b5b      	lsrs	r3, r3, #13
 8003c60:	f003 0307 	and.w	r3, r3, #7
 8003c64:	4903      	ldr	r1, [pc, #12]	@ (8003c74 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003c66:	5ccb      	ldrb	r3, [r1, r3]
 8003c68:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	bd80      	pop	{r7, pc}
 8003c70:	40023800 	.word	0x40023800
 8003c74:	08008fdc 	.word	0x08008fdc

08003c78 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b082      	sub	sp, #8
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d101      	bne.n	8003c8a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003c86:	2301      	movs	r3, #1
 8003c88:	e041      	b.n	8003d0e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c90:	b2db      	uxtb	r3, r3
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d106      	bne.n	8003ca4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	2200      	movs	r2, #0
 8003c9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003c9e:	6878      	ldr	r0, [r7, #4]
 8003ca0:	f7fe f978 	bl	8001f94 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2202      	movs	r2, #2
 8003ca8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681a      	ldr	r2, [r3, #0]
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	3304      	adds	r3, #4
 8003cb4:	4619      	mov	r1, r3
 8003cb6:	4610      	mov	r0, r2
 8003cb8:	f000 fce6 	bl	8004688 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2201      	movs	r2, #1
 8003cc0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2201      	movs	r2, #1
 8003cc8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2201      	movs	r2, #1
 8003cd0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2201      	movs	r2, #1
 8003cd8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2201      	movs	r2, #1
 8003ce0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2201      	movs	r2, #1
 8003ce8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2201      	movs	r2, #1
 8003cf0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2201      	movs	r2, #1
 8003cf8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	2201      	movs	r2, #1
 8003d00:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2201      	movs	r2, #1
 8003d08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003d0c:	2300      	movs	r3, #0
}
 8003d0e:	4618      	mov	r0, r3
 8003d10:	3708      	adds	r7, #8
 8003d12:	46bd      	mov	sp, r7
 8003d14:	bd80      	pop	{r7, pc}
	...

08003d18 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003d18:	b480      	push	{r7}
 8003d1a:	b085      	sub	sp, #20
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d26:	b2db      	uxtb	r3, r3
 8003d28:	2b01      	cmp	r3, #1
 8003d2a:	d001      	beq.n	8003d30 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003d2c:	2301      	movs	r3, #1
 8003d2e:	e044      	b.n	8003dba <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2202      	movs	r2, #2
 8003d34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	68da      	ldr	r2, [r3, #12]
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f042 0201 	orr.w	r2, r2, #1
 8003d46:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	4a1e      	ldr	r2, [pc, #120]	@ (8003dc8 <HAL_TIM_Base_Start_IT+0xb0>)
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d018      	beq.n	8003d84 <HAL_TIM_Base_Start_IT+0x6c>
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d5a:	d013      	beq.n	8003d84 <HAL_TIM_Base_Start_IT+0x6c>
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	4a1a      	ldr	r2, [pc, #104]	@ (8003dcc <HAL_TIM_Base_Start_IT+0xb4>)
 8003d62:	4293      	cmp	r3, r2
 8003d64:	d00e      	beq.n	8003d84 <HAL_TIM_Base_Start_IT+0x6c>
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	4a19      	ldr	r2, [pc, #100]	@ (8003dd0 <HAL_TIM_Base_Start_IT+0xb8>)
 8003d6c:	4293      	cmp	r3, r2
 8003d6e:	d009      	beq.n	8003d84 <HAL_TIM_Base_Start_IT+0x6c>
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	4a17      	ldr	r2, [pc, #92]	@ (8003dd4 <HAL_TIM_Base_Start_IT+0xbc>)
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d004      	beq.n	8003d84 <HAL_TIM_Base_Start_IT+0x6c>
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	4a16      	ldr	r2, [pc, #88]	@ (8003dd8 <HAL_TIM_Base_Start_IT+0xc0>)
 8003d80:	4293      	cmp	r3, r2
 8003d82:	d111      	bne.n	8003da8 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	689b      	ldr	r3, [r3, #8]
 8003d8a:	f003 0307 	and.w	r3, r3, #7
 8003d8e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	2b06      	cmp	r3, #6
 8003d94:	d010      	beq.n	8003db8 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	681a      	ldr	r2, [r3, #0]
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f042 0201 	orr.w	r2, r2, #1
 8003da4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003da6:	e007      	b.n	8003db8 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	681a      	ldr	r2, [r3, #0]
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f042 0201 	orr.w	r2, r2, #1
 8003db6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003db8:	2300      	movs	r3, #0
}
 8003dba:	4618      	mov	r0, r3
 8003dbc:	3714      	adds	r7, #20
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc4:	4770      	bx	lr
 8003dc6:	bf00      	nop
 8003dc8:	40010000 	.word	0x40010000
 8003dcc:	40000400 	.word	0x40000400
 8003dd0:	40000800 	.word	0x40000800
 8003dd4:	40000c00 	.word	0x40000c00
 8003dd8:	40014000 	.word	0x40014000

08003ddc <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b082      	sub	sp, #8
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d101      	bne.n	8003dee <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8003dea:	2301      	movs	r3, #1
 8003dec:	e041      	b.n	8003e72 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003df4:	b2db      	uxtb	r3, r3
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d106      	bne.n	8003e08 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8003e02:	6878      	ldr	r0, [r7, #4]
 8003e04:	f000 f839 	bl	8003e7a <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2202      	movs	r2, #2
 8003e0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681a      	ldr	r2, [r3, #0]
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	3304      	adds	r3, #4
 8003e18:	4619      	mov	r1, r3
 8003e1a:	4610      	mov	r0, r2
 8003e1c:	f000 fc34 	bl	8004688 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2201      	movs	r2, #1
 8003e24:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2201      	movs	r2, #1
 8003e2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2201      	movs	r2, #1
 8003e34:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2201      	movs	r2, #1
 8003e3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2201      	movs	r2, #1
 8003e44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2201      	movs	r2, #1
 8003e4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2201      	movs	r2, #1
 8003e54:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	2201      	movs	r2, #1
 8003e5c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	2201      	movs	r2, #1
 8003e64:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2201      	movs	r2, #1
 8003e6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003e70:	2300      	movs	r3, #0
}
 8003e72:	4618      	mov	r0, r3
 8003e74:	3708      	adds	r7, #8
 8003e76:	46bd      	mov	sp, r7
 8003e78:	bd80      	pop	{r7, pc}

08003e7a <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8003e7a:	b480      	push	{r7}
 8003e7c:	b083      	sub	sp, #12
 8003e7e:	af00      	add	r7, sp, #0
 8003e80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8003e82:	bf00      	nop
 8003e84:	370c      	adds	r7, #12
 8003e86:	46bd      	mov	sp, r7
 8003e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8c:	4770      	bx	lr

08003e8e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003e8e:	b580      	push	{r7, lr}
 8003e90:	b082      	sub	sp, #8
 8003e92:	af00      	add	r7, sp, #0
 8003e94:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d101      	bne.n	8003ea0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003e9c:	2301      	movs	r3, #1
 8003e9e:	e041      	b.n	8003f24 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ea6:	b2db      	uxtb	r3, r3
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d106      	bne.n	8003eba <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2200      	movs	r2, #0
 8003eb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003eb4:	6878      	ldr	r0, [r7, #4]
 8003eb6:	f7fe f84b 	bl	8001f50 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	2202      	movs	r2, #2
 8003ebe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681a      	ldr	r2, [r3, #0]
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	3304      	adds	r3, #4
 8003eca:	4619      	mov	r1, r3
 8003ecc:	4610      	mov	r0, r2
 8003ece:	f000 fbdb 	bl	8004688 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2201      	movs	r2, #1
 8003ed6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	2201      	movs	r2, #1
 8003ede:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2201      	movs	r2, #1
 8003ee6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	2201      	movs	r2, #1
 8003eee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2201      	movs	r2, #1
 8003ef6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2201      	movs	r2, #1
 8003efe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2201      	movs	r2, #1
 8003f06:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2201      	movs	r2, #1
 8003f0e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	2201      	movs	r2, #1
 8003f16:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2201      	movs	r2, #1
 8003f1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003f22:	2300      	movs	r3, #0
}
 8003f24:	4618      	mov	r0, r3
 8003f26:	3708      	adds	r7, #8
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	bd80      	pop	{r7, pc}

08003f2c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b084      	sub	sp, #16
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
 8003f34:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003f36:	683b      	ldr	r3, [r7, #0]
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d109      	bne.n	8003f50 <HAL_TIM_PWM_Start+0x24>
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003f42:	b2db      	uxtb	r3, r3
 8003f44:	2b01      	cmp	r3, #1
 8003f46:	bf14      	ite	ne
 8003f48:	2301      	movne	r3, #1
 8003f4a:	2300      	moveq	r3, #0
 8003f4c:	b2db      	uxtb	r3, r3
 8003f4e:	e022      	b.n	8003f96 <HAL_TIM_PWM_Start+0x6a>
 8003f50:	683b      	ldr	r3, [r7, #0]
 8003f52:	2b04      	cmp	r3, #4
 8003f54:	d109      	bne.n	8003f6a <HAL_TIM_PWM_Start+0x3e>
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003f5c:	b2db      	uxtb	r3, r3
 8003f5e:	2b01      	cmp	r3, #1
 8003f60:	bf14      	ite	ne
 8003f62:	2301      	movne	r3, #1
 8003f64:	2300      	moveq	r3, #0
 8003f66:	b2db      	uxtb	r3, r3
 8003f68:	e015      	b.n	8003f96 <HAL_TIM_PWM_Start+0x6a>
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	2b08      	cmp	r3, #8
 8003f6e:	d109      	bne.n	8003f84 <HAL_TIM_PWM_Start+0x58>
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003f76:	b2db      	uxtb	r3, r3
 8003f78:	2b01      	cmp	r3, #1
 8003f7a:	bf14      	ite	ne
 8003f7c:	2301      	movne	r3, #1
 8003f7e:	2300      	moveq	r3, #0
 8003f80:	b2db      	uxtb	r3, r3
 8003f82:	e008      	b.n	8003f96 <HAL_TIM_PWM_Start+0x6a>
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f8a:	b2db      	uxtb	r3, r3
 8003f8c:	2b01      	cmp	r3, #1
 8003f8e:	bf14      	ite	ne
 8003f90:	2301      	movne	r3, #1
 8003f92:	2300      	moveq	r3, #0
 8003f94:	b2db      	uxtb	r3, r3
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d001      	beq.n	8003f9e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003f9a:	2301      	movs	r3, #1
 8003f9c:	e068      	b.n	8004070 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d104      	bne.n	8003fae <HAL_TIM_PWM_Start+0x82>
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2202      	movs	r2, #2
 8003fa8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003fac:	e013      	b.n	8003fd6 <HAL_TIM_PWM_Start+0xaa>
 8003fae:	683b      	ldr	r3, [r7, #0]
 8003fb0:	2b04      	cmp	r3, #4
 8003fb2:	d104      	bne.n	8003fbe <HAL_TIM_PWM_Start+0x92>
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2202      	movs	r2, #2
 8003fb8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003fbc:	e00b      	b.n	8003fd6 <HAL_TIM_PWM_Start+0xaa>
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	2b08      	cmp	r3, #8
 8003fc2:	d104      	bne.n	8003fce <HAL_TIM_PWM_Start+0xa2>
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2202      	movs	r2, #2
 8003fc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003fcc:	e003      	b.n	8003fd6 <HAL_TIM_PWM_Start+0xaa>
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	2202      	movs	r2, #2
 8003fd2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	2201      	movs	r2, #1
 8003fdc:	6839      	ldr	r1, [r7, #0]
 8003fde:	4618      	mov	r0, r3
 8003fe0:	f000 fdfe 	bl	8004be0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	4a23      	ldr	r2, [pc, #140]	@ (8004078 <HAL_TIM_PWM_Start+0x14c>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d107      	bne.n	8003ffe <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003ffc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	4a1d      	ldr	r2, [pc, #116]	@ (8004078 <HAL_TIM_PWM_Start+0x14c>)
 8004004:	4293      	cmp	r3, r2
 8004006:	d018      	beq.n	800403a <HAL_TIM_PWM_Start+0x10e>
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004010:	d013      	beq.n	800403a <HAL_TIM_PWM_Start+0x10e>
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	4a19      	ldr	r2, [pc, #100]	@ (800407c <HAL_TIM_PWM_Start+0x150>)
 8004018:	4293      	cmp	r3, r2
 800401a:	d00e      	beq.n	800403a <HAL_TIM_PWM_Start+0x10e>
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	4a17      	ldr	r2, [pc, #92]	@ (8004080 <HAL_TIM_PWM_Start+0x154>)
 8004022:	4293      	cmp	r3, r2
 8004024:	d009      	beq.n	800403a <HAL_TIM_PWM_Start+0x10e>
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	4a16      	ldr	r2, [pc, #88]	@ (8004084 <HAL_TIM_PWM_Start+0x158>)
 800402c:	4293      	cmp	r3, r2
 800402e:	d004      	beq.n	800403a <HAL_TIM_PWM_Start+0x10e>
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	4a14      	ldr	r2, [pc, #80]	@ (8004088 <HAL_TIM_PWM_Start+0x15c>)
 8004036:	4293      	cmp	r3, r2
 8004038:	d111      	bne.n	800405e <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	689b      	ldr	r3, [r3, #8]
 8004040:	f003 0307 	and.w	r3, r3, #7
 8004044:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	2b06      	cmp	r3, #6
 800404a:	d010      	beq.n	800406e <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	681a      	ldr	r2, [r3, #0]
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f042 0201 	orr.w	r2, r2, #1
 800405a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800405c:	e007      	b.n	800406e <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	681a      	ldr	r2, [r3, #0]
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f042 0201 	orr.w	r2, r2, #1
 800406c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800406e:	2300      	movs	r3, #0
}
 8004070:	4618      	mov	r0, r3
 8004072:	3710      	adds	r7, #16
 8004074:	46bd      	mov	sp, r7
 8004076:	bd80      	pop	{r7, pc}
 8004078:	40010000 	.word	0x40010000
 800407c:	40000400 	.word	0x40000400
 8004080:	40000800 	.word	0x40000800
 8004084:	40000c00 	.word	0x40000c00
 8004088:	40014000 	.word	0x40014000

0800408c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800408c:	b580      	push	{r7, lr}
 800408e:	b084      	sub	sp, #16
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	68db      	ldr	r3, [r3, #12]
 800409a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	691b      	ldr	r3, [r3, #16]
 80040a2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80040a4:	68bb      	ldr	r3, [r7, #8]
 80040a6:	f003 0302 	and.w	r3, r3, #2
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d020      	beq.n	80040f0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	f003 0302 	and.w	r3, r3, #2
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d01b      	beq.n	80040f0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f06f 0202 	mvn.w	r2, #2
 80040c0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	2201      	movs	r2, #1
 80040c6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	699b      	ldr	r3, [r3, #24]
 80040ce:	f003 0303 	and.w	r3, r3, #3
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d003      	beq.n	80040de <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80040d6:	6878      	ldr	r0, [r7, #4]
 80040d8:	f000 fab7 	bl	800464a <HAL_TIM_IC_CaptureCallback>
 80040dc:	e005      	b.n	80040ea <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80040de:	6878      	ldr	r0, [r7, #4]
 80040e0:	f000 faa9 	bl	8004636 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040e4:	6878      	ldr	r0, [r7, #4]
 80040e6:	f000 faba 	bl	800465e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	2200      	movs	r2, #0
 80040ee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80040f0:	68bb      	ldr	r3, [r7, #8]
 80040f2:	f003 0304 	and.w	r3, r3, #4
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d020      	beq.n	800413c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	f003 0304 	and.w	r3, r3, #4
 8004100:	2b00      	cmp	r3, #0
 8004102:	d01b      	beq.n	800413c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f06f 0204 	mvn.w	r2, #4
 800410c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2202      	movs	r2, #2
 8004112:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	699b      	ldr	r3, [r3, #24]
 800411a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800411e:	2b00      	cmp	r3, #0
 8004120:	d003      	beq.n	800412a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004122:	6878      	ldr	r0, [r7, #4]
 8004124:	f000 fa91 	bl	800464a <HAL_TIM_IC_CaptureCallback>
 8004128:	e005      	b.n	8004136 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800412a:	6878      	ldr	r0, [r7, #4]
 800412c:	f000 fa83 	bl	8004636 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004130:	6878      	ldr	r0, [r7, #4]
 8004132:	f000 fa94 	bl	800465e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2200      	movs	r2, #0
 800413a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800413c:	68bb      	ldr	r3, [r7, #8]
 800413e:	f003 0308 	and.w	r3, r3, #8
 8004142:	2b00      	cmp	r3, #0
 8004144:	d020      	beq.n	8004188 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	f003 0308 	and.w	r3, r3, #8
 800414c:	2b00      	cmp	r3, #0
 800414e:	d01b      	beq.n	8004188 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f06f 0208 	mvn.w	r2, #8
 8004158:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	2204      	movs	r2, #4
 800415e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	69db      	ldr	r3, [r3, #28]
 8004166:	f003 0303 	and.w	r3, r3, #3
 800416a:	2b00      	cmp	r3, #0
 800416c:	d003      	beq.n	8004176 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800416e:	6878      	ldr	r0, [r7, #4]
 8004170:	f000 fa6b 	bl	800464a <HAL_TIM_IC_CaptureCallback>
 8004174:	e005      	b.n	8004182 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004176:	6878      	ldr	r0, [r7, #4]
 8004178:	f000 fa5d 	bl	8004636 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800417c:	6878      	ldr	r0, [r7, #4]
 800417e:	f000 fa6e 	bl	800465e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	2200      	movs	r2, #0
 8004186:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004188:	68bb      	ldr	r3, [r7, #8]
 800418a:	f003 0310 	and.w	r3, r3, #16
 800418e:	2b00      	cmp	r3, #0
 8004190:	d020      	beq.n	80041d4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	f003 0310 	and.w	r3, r3, #16
 8004198:	2b00      	cmp	r3, #0
 800419a:	d01b      	beq.n	80041d4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f06f 0210 	mvn.w	r2, #16
 80041a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2208      	movs	r2, #8
 80041aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	69db      	ldr	r3, [r3, #28]
 80041b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d003      	beq.n	80041c2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80041ba:	6878      	ldr	r0, [r7, #4]
 80041bc:	f000 fa45 	bl	800464a <HAL_TIM_IC_CaptureCallback>
 80041c0:	e005      	b.n	80041ce <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80041c2:	6878      	ldr	r0, [r7, #4]
 80041c4:	f000 fa37 	bl	8004636 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041c8:	6878      	ldr	r0, [r7, #4]
 80041ca:	f000 fa48 	bl	800465e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2200      	movs	r2, #0
 80041d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80041d4:	68bb      	ldr	r3, [r7, #8]
 80041d6:	f003 0301 	and.w	r3, r3, #1
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d00c      	beq.n	80041f8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	f003 0301 	and.w	r3, r3, #1
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d007      	beq.n	80041f8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f06f 0201 	mvn.w	r2, #1
 80041f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80041f2:	6878      	ldr	r0, [r7, #4]
 80041f4:	f7fd f996 	bl	8001524 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80041f8:	68bb      	ldr	r3, [r7, #8]
 80041fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d00c      	beq.n	800421c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004208:	2b00      	cmp	r3, #0
 800420a:	d007      	beq.n	800421c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004214:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004216:	6878      	ldr	r0, [r7, #4]
 8004218:	f000 fdd2 	bl	8004dc0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800421c:	68bb      	ldr	r3, [r7, #8]
 800421e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004222:	2b00      	cmp	r3, #0
 8004224:	d00c      	beq.n	8004240 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800422c:	2b00      	cmp	r3, #0
 800422e:	d007      	beq.n	8004240 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004238:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800423a:	6878      	ldr	r0, [r7, #4]
 800423c:	f000 fa19 	bl	8004672 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004240:	68bb      	ldr	r3, [r7, #8]
 8004242:	f003 0320 	and.w	r3, r3, #32
 8004246:	2b00      	cmp	r3, #0
 8004248:	d00c      	beq.n	8004264 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	f003 0320 	and.w	r3, r3, #32
 8004250:	2b00      	cmp	r3, #0
 8004252:	d007      	beq.n	8004264 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f06f 0220 	mvn.w	r2, #32
 800425c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800425e:	6878      	ldr	r0, [r7, #4]
 8004260:	f000 fda4 	bl	8004dac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004264:	bf00      	nop
 8004266:	3710      	adds	r7, #16
 8004268:	46bd      	mov	sp, r7
 800426a:	bd80      	pop	{r7, pc}

0800426c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800426c:	b580      	push	{r7, lr}
 800426e:	b086      	sub	sp, #24
 8004270:	af00      	add	r7, sp, #0
 8004272:	60f8      	str	r0, [r7, #12]
 8004274:	60b9      	str	r1, [r7, #8]
 8004276:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004278:	2300      	movs	r3, #0
 800427a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004282:	2b01      	cmp	r3, #1
 8004284:	d101      	bne.n	800428a <HAL_TIM_OC_ConfigChannel+0x1e>
 8004286:	2302      	movs	r3, #2
 8004288:	e048      	b.n	800431c <HAL_TIM_OC_ConfigChannel+0xb0>
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	2201      	movs	r2, #1
 800428e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	2b0c      	cmp	r3, #12
 8004296:	d839      	bhi.n	800430c <HAL_TIM_OC_ConfigChannel+0xa0>
 8004298:	a201      	add	r2, pc, #4	@ (adr r2, 80042a0 <HAL_TIM_OC_ConfigChannel+0x34>)
 800429a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800429e:	bf00      	nop
 80042a0:	080042d5 	.word	0x080042d5
 80042a4:	0800430d 	.word	0x0800430d
 80042a8:	0800430d 	.word	0x0800430d
 80042ac:	0800430d 	.word	0x0800430d
 80042b0:	080042e3 	.word	0x080042e3
 80042b4:	0800430d 	.word	0x0800430d
 80042b8:	0800430d 	.word	0x0800430d
 80042bc:	0800430d 	.word	0x0800430d
 80042c0:	080042f1 	.word	0x080042f1
 80042c4:	0800430d 	.word	0x0800430d
 80042c8:	0800430d 	.word	0x0800430d
 80042cc:	0800430d 	.word	0x0800430d
 80042d0:	080042ff 	.word	0x080042ff
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	68b9      	ldr	r1, [r7, #8]
 80042da:	4618      	mov	r0, r3
 80042dc:	f000 fa5a 	bl	8004794 <TIM_OC1_SetConfig>
      break;
 80042e0:	e017      	b.n	8004312 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	68b9      	ldr	r1, [r7, #8]
 80042e8:	4618      	mov	r0, r3
 80042ea:	f000 fab9 	bl	8004860 <TIM_OC2_SetConfig>
      break;
 80042ee:	e010      	b.n	8004312 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	68b9      	ldr	r1, [r7, #8]
 80042f6:	4618      	mov	r0, r3
 80042f8:	f000 fb1e 	bl	8004938 <TIM_OC3_SetConfig>
      break;
 80042fc:	e009      	b.n	8004312 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	68b9      	ldr	r1, [r7, #8]
 8004304:	4618      	mov	r0, r3
 8004306:	f000 fb81 	bl	8004a0c <TIM_OC4_SetConfig>
      break;
 800430a:	e002      	b.n	8004312 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 800430c:	2301      	movs	r3, #1
 800430e:	75fb      	strb	r3, [r7, #23]
      break;
 8004310:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	2200      	movs	r2, #0
 8004316:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800431a:	7dfb      	ldrb	r3, [r7, #23]
}
 800431c:	4618      	mov	r0, r3
 800431e:	3718      	adds	r7, #24
 8004320:	46bd      	mov	sp, r7
 8004322:	bd80      	pop	{r7, pc}

08004324 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004324:	b580      	push	{r7, lr}
 8004326:	b086      	sub	sp, #24
 8004328:	af00      	add	r7, sp, #0
 800432a:	60f8      	str	r0, [r7, #12]
 800432c:	60b9      	str	r1, [r7, #8]
 800432e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004330:	2300      	movs	r3, #0
 8004332:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800433a:	2b01      	cmp	r3, #1
 800433c:	d101      	bne.n	8004342 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800433e:	2302      	movs	r3, #2
 8004340:	e0ae      	b.n	80044a0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	2201      	movs	r2, #1
 8004346:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	2b0c      	cmp	r3, #12
 800434e:	f200 809f 	bhi.w	8004490 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004352:	a201      	add	r2, pc, #4	@ (adr r2, 8004358 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004354:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004358:	0800438d 	.word	0x0800438d
 800435c:	08004491 	.word	0x08004491
 8004360:	08004491 	.word	0x08004491
 8004364:	08004491 	.word	0x08004491
 8004368:	080043cd 	.word	0x080043cd
 800436c:	08004491 	.word	0x08004491
 8004370:	08004491 	.word	0x08004491
 8004374:	08004491 	.word	0x08004491
 8004378:	0800440f 	.word	0x0800440f
 800437c:	08004491 	.word	0x08004491
 8004380:	08004491 	.word	0x08004491
 8004384:	08004491 	.word	0x08004491
 8004388:	0800444f 	.word	0x0800444f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	68b9      	ldr	r1, [r7, #8]
 8004392:	4618      	mov	r0, r3
 8004394:	f000 f9fe 	bl	8004794 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	699a      	ldr	r2, [r3, #24]
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f042 0208 	orr.w	r2, r2, #8
 80043a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	699a      	ldr	r2, [r3, #24]
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f022 0204 	bic.w	r2, r2, #4
 80043b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	6999      	ldr	r1, [r3, #24]
 80043be:	68bb      	ldr	r3, [r7, #8]
 80043c0:	691a      	ldr	r2, [r3, #16]
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	430a      	orrs	r2, r1
 80043c8:	619a      	str	r2, [r3, #24]
      break;
 80043ca:	e064      	b.n	8004496 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	68b9      	ldr	r1, [r7, #8]
 80043d2:	4618      	mov	r0, r3
 80043d4:	f000 fa44 	bl	8004860 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	699a      	ldr	r2, [r3, #24]
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80043e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	699a      	ldr	r2, [r3, #24]
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80043f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	6999      	ldr	r1, [r3, #24]
 80043fe:	68bb      	ldr	r3, [r7, #8]
 8004400:	691b      	ldr	r3, [r3, #16]
 8004402:	021a      	lsls	r2, r3, #8
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	430a      	orrs	r2, r1
 800440a:	619a      	str	r2, [r3, #24]
      break;
 800440c:	e043      	b.n	8004496 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	68b9      	ldr	r1, [r7, #8]
 8004414:	4618      	mov	r0, r3
 8004416:	f000 fa8f 	bl	8004938 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	69da      	ldr	r2, [r3, #28]
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f042 0208 	orr.w	r2, r2, #8
 8004428:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	69da      	ldr	r2, [r3, #28]
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f022 0204 	bic.w	r2, r2, #4
 8004438:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	69d9      	ldr	r1, [r3, #28]
 8004440:	68bb      	ldr	r3, [r7, #8]
 8004442:	691a      	ldr	r2, [r3, #16]
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	430a      	orrs	r2, r1
 800444a:	61da      	str	r2, [r3, #28]
      break;
 800444c:	e023      	b.n	8004496 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	68b9      	ldr	r1, [r7, #8]
 8004454:	4618      	mov	r0, r3
 8004456:	f000 fad9 	bl	8004a0c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	69da      	ldr	r2, [r3, #28]
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004468:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	69da      	ldr	r2, [r3, #28]
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004478:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	69d9      	ldr	r1, [r3, #28]
 8004480:	68bb      	ldr	r3, [r7, #8]
 8004482:	691b      	ldr	r3, [r3, #16]
 8004484:	021a      	lsls	r2, r3, #8
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	430a      	orrs	r2, r1
 800448c:	61da      	str	r2, [r3, #28]
      break;
 800448e:	e002      	b.n	8004496 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004490:	2301      	movs	r3, #1
 8004492:	75fb      	strb	r3, [r7, #23]
      break;
 8004494:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	2200      	movs	r2, #0
 800449a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800449e:	7dfb      	ldrb	r3, [r7, #23]
}
 80044a0:	4618      	mov	r0, r3
 80044a2:	3718      	adds	r7, #24
 80044a4:	46bd      	mov	sp, r7
 80044a6:	bd80      	pop	{r7, pc}

080044a8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b084      	sub	sp, #16
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
 80044b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80044b2:	2300      	movs	r3, #0
 80044b4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80044bc:	2b01      	cmp	r3, #1
 80044be:	d101      	bne.n	80044c4 <HAL_TIM_ConfigClockSource+0x1c>
 80044c0:	2302      	movs	r3, #2
 80044c2:	e0b4      	b.n	800462e <HAL_TIM_ConfigClockSource+0x186>
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2201      	movs	r2, #1
 80044c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2202      	movs	r2, #2
 80044d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	689b      	ldr	r3, [r3, #8]
 80044da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80044dc:	68bb      	ldr	r3, [r7, #8]
 80044de:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80044e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80044e4:	68bb      	ldr	r3, [r7, #8]
 80044e6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80044ea:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	68ba      	ldr	r2, [r7, #8]
 80044f2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80044fc:	d03e      	beq.n	800457c <HAL_TIM_ConfigClockSource+0xd4>
 80044fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004502:	f200 8087 	bhi.w	8004614 <HAL_TIM_ConfigClockSource+0x16c>
 8004506:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800450a:	f000 8086 	beq.w	800461a <HAL_TIM_ConfigClockSource+0x172>
 800450e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004512:	d87f      	bhi.n	8004614 <HAL_TIM_ConfigClockSource+0x16c>
 8004514:	2b70      	cmp	r3, #112	@ 0x70
 8004516:	d01a      	beq.n	800454e <HAL_TIM_ConfigClockSource+0xa6>
 8004518:	2b70      	cmp	r3, #112	@ 0x70
 800451a:	d87b      	bhi.n	8004614 <HAL_TIM_ConfigClockSource+0x16c>
 800451c:	2b60      	cmp	r3, #96	@ 0x60
 800451e:	d050      	beq.n	80045c2 <HAL_TIM_ConfigClockSource+0x11a>
 8004520:	2b60      	cmp	r3, #96	@ 0x60
 8004522:	d877      	bhi.n	8004614 <HAL_TIM_ConfigClockSource+0x16c>
 8004524:	2b50      	cmp	r3, #80	@ 0x50
 8004526:	d03c      	beq.n	80045a2 <HAL_TIM_ConfigClockSource+0xfa>
 8004528:	2b50      	cmp	r3, #80	@ 0x50
 800452a:	d873      	bhi.n	8004614 <HAL_TIM_ConfigClockSource+0x16c>
 800452c:	2b40      	cmp	r3, #64	@ 0x40
 800452e:	d058      	beq.n	80045e2 <HAL_TIM_ConfigClockSource+0x13a>
 8004530:	2b40      	cmp	r3, #64	@ 0x40
 8004532:	d86f      	bhi.n	8004614 <HAL_TIM_ConfigClockSource+0x16c>
 8004534:	2b30      	cmp	r3, #48	@ 0x30
 8004536:	d064      	beq.n	8004602 <HAL_TIM_ConfigClockSource+0x15a>
 8004538:	2b30      	cmp	r3, #48	@ 0x30
 800453a:	d86b      	bhi.n	8004614 <HAL_TIM_ConfigClockSource+0x16c>
 800453c:	2b20      	cmp	r3, #32
 800453e:	d060      	beq.n	8004602 <HAL_TIM_ConfigClockSource+0x15a>
 8004540:	2b20      	cmp	r3, #32
 8004542:	d867      	bhi.n	8004614 <HAL_TIM_ConfigClockSource+0x16c>
 8004544:	2b00      	cmp	r3, #0
 8004546:	d05c      	beq.n	8004602 <HAL_TIM_ConfigClockSource+0x15a>
 8004548:	2b10      	cmp	r3, #16
 800454a:	d05a      	beq.n	8004602 <HAL_TIM_ConfigClockSource+0x15a>
 800454c:	e062      	b.n	8004614 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800455e:	f000 fb1f 	bl	8004ba0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	689b      	ldr	r3, [r3, #8]
 8004568:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800456a:	68bb      	ldr	r3, [r7, #8]
 800456c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004570:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	68ba      	ldr	r2, [r7, #8]
 8004578:	609a      	str	r2, [r3, #8]
      break;
 800457a:	e04f      	b.n	800461c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004584:	683b      	ldr	r3, [r7, #0]
 8004586:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800458c:	f000 fb08 	bl	8004ba0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	689a      	ldr	r2, [r3, #8]
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800459e:	609a      	str	r2, [r3, #8]
      break;
 80045a0:	e03c      	b.n	800461c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80045a6:	683b      	ldr	r3, [r7, #0]
 80045a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80045ae:	461a      	mov	r2, r3
 80045b0:	f000 fa7c 	bl	8004aac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	2150      	movs	r1, #80	@ 0x50
 80045ba:	4618      	mov	r0, r3
 80045bc:	f000 fad5 	bl	8004b6a <TIM_ITRx_SetConfig>
      break;
 80045c0:	e02c      	b.n	800461c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80045ca:	683b      	ldr	r3, [r7, #0]
 80045cc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80045ce:	461a      	mov	r2, r3
 80045d0:	f000 fa9b 	bl	8004b0a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	2160      	movs	r1, #96	@ 0x60
 80045da:	4618      	mov	r0, r3
 80045dc:	f000 fac5 	bl	8004b6a <TIM_ITRx_SetConfig>
      break;
 80045e0:	e01c      	b.n	800461c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80045e6:	683b      	ldr	r3, [r7, #0]
 80045e8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80045ee:	461a      	mov	r2, r3
 80045f0:	f000 fa5c 	bl	8004aac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	2140      	movs	r1, #64	@ 0x40
 80045fa:	4618      	mov	r0, r3
 80045fc:	f000 fab5 	bl	8004b6a <TIM_ITRx_SetConfig>
      break;
 8004600:	e00c      	b.n	800461c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681a      	ldr	r2, [r3, #0]
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	4619      	mov	r1, r3
 800460c:	4610      	mov	r0, r2
 800460e:	f000 faac 	bl	8004b6a <TIM_ITRx_SetConfig>
      break;
 8004612:	e003      	b.n	800461c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004614:	2301      	movs	r3, #1
 8004616:	73fb      	strb	r3, [r7, #15]
      break;
 8004618:	e000      	b.n	800461c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800461a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2201      	movs	r2, #1
 8004620:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2200      	movs	r2, #0
 8004628:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800462c:	7bfb      	ldrb	r3, [r7, #15]
}
 800462e:	4618      	mov	r0, r3
 8004630:	3710      	adds	r7, #16
 8004632:	46bd      	mov	sp, r7
 8004634:	bd80      	pop	{r7, pc}

08004636 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004636:	b480      	push	{r7}
 8004638:	b083      	sub	sp, #12
 800463a:	af00      	add	r7, sp, #0
 800463c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800463e:	bf00      	nop
 8004640:	370c      	adds	r7, #12
 8004642:	46bd      	mov	sp, r7
 8004644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004648:	4770      	bx	lr

0800464a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800464a:	b480      	push	{r7}
 800464c:	b083      	sub	sp, #12
 800464e:	af00      	add	r7, sp, #0
 8004650:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004652:	bf00      	nop
 8004654:	370c      	adds	r7, #12
 8004656:	46bd      	mov	sp, r7
 8004658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465c:	4770      	bx	lr

0800465e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800465e:	b480      	push	{r7}
 8004660:	b083      	sub	sp, #12
 8004662:	af00      	add	r7, sp, #0
 8004664:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004666:	bf00      	nop
 8004668:	370c      	adds	r7, #12
 800466a:	46bd      	mov	sp, r7
 800466c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004670:	4770      	bx	lr

08004672 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004672:	b480      	push	{r7}
 8004674:	b083      	sub	sp, #12
 8004676:	af00      	add	r7, sp, #0
 8004678:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800467a:	bf00      	nop
 800467c:	370c      	adds	r7, #12
 800467e:	46bd      	mov	sp, r7
 8004680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004684:	4770      	bx	lr
	...

08004688 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004688:	b480      	push	{r7}
 800468a:	b085      	sub	sp, #20
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
 8004690:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	4a37      	ldr	r2, [pc, #220]	@ (8004778 <TIM_Base_SetConfig+0xf0>)
 800469c:	4293      	cmp	r3, r2
 800469e:	d00f      	beq.n	80046c0 <TIM_Base_SetConfig+0x38>
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046a6:	d00b      	beq.n	80046c0 <TIM_Base_SetConfig+0x38>
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	4a34      	ldr	r2, [pc, #208]	@ (800477c <TIM_Base_SetConfig+0xf4>)
 80046ac:	4293      	cmp	r3, r2
 80046ae:	d007      	beq.n	80046c0 <TIM_Base_SetConfig+0x38>
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	4a33      	ldr	r2, [pc, #204]	@ (8004780 <TIM_Base_SetConfig+0xf8>)
 80046b4:	4293      	cmp	r3, r2
 80046b6:	d003      	beq.n	80046c0 <TIM_Base_SetConfig+0x38>
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	4a32      	ldr	r2, [pc, #200]	@ (8004784 <TIM_Base_SetConfig+0xfc>)
 80046bc:	4293      	cmp	r3, r2
 80046be:	d108      	bne.n	80046d2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80046c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80046c8:	683b      	ldr	r3, [r7, #0]
 80046ca:	685b      	ldr	r3, [r3, #4]
 80046cc:	68fa      	ldr	r2, [r7, #12]
 80046ce:	4313      	orrs	r3, r2
 80046d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	4a28      	ldr	r2, [pc, #160]	@ (8004778 <TIM_Base_SetConfig+0xf0>)
 80046d6:	4293      	cmp	r3, r2
 80046d8:	d01b      	beq.n	8004712 <TIM_Base_SetConfig+0x8a>
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046e0:	d017      	beq.n	8004712 <TIM_Base_SetConfig+0x8a>
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	4a25      	ldr	r2, [pc, #148]	@ (800477c <TIM_Base_SetConfig+0xf4>)
 80046e6:	4293      	cmp	r3, r2
 80046e8:	d013      	beq.n	8004712 <TIM_Base_SetConfig+0x8a>
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	4a24      	ldr	r2, [pc, #144]	@ (8004780 <TIM_Base_SetConfig+0xf8>)
 80046ee:	4293      	cmp	r3, r2
 80046f0:	d00f      	beq.n	8004712 <TIM_Base_SetConfig+0x8a>
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	4a23      	ldr	r2, [pc, #140]	@ (8004784 <TIM_Base_SetConfig+0xfc>)
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d00b      	beq.n	8004712 <TIM_Base_SetConfig+0x8a>
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	4a22      	ldr	r2, [pc, #136]	@ (8004788 <TIM_Base_SetConfig+0x100>)
 80046fe:	4293      	cmp	r3, r2
 8004700:	d007      	beq.n	8004712 <TIM_Base_SetConfig+0x8a>
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	4a21      	ldr	r2, [pc, #132]	@ (800478c <TIM_Base_SetConfig+0x104>)
 8004706:	4293      	cmp	r3, r2
 8004708:	d003      	beq.n	8004712 <TIM_Base_SetConfig+0x8a>
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	4a20      	ldr	r2, [pc, #128]	@ (8004790 <TIM_Base_SetConfig+0x108>)
 800470e:	4293      	cmp	r3, r2
 8004710:	d108      	bne.n	8004724 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004718:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800471a:	683b      	ldr	r3, [r7, #0]
 800471c:	68db      	ldr	r3, [r3, #12]
 800471e:	68fa      	ldr	r2, [r7, #12]
 8004720:	4313      	orrs	r3, r2
 8004722:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800472a:	683b      	ldr	r3, [r7, #0]
 800472c:	695b      	ldr	r3, [r3, #20]
 800472e:	4313      	orrs	r3, r2
 8004730:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	689a      	ldr	r2, [r3, #8]
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	681a      	ldr	r2, [r3, #0]
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	4a0c      	ldr	r2, [pc, #48]	@ (8004778 <TIM_Base_SetConfig+0xf0>)
 8004746:	4293      	cmp	r3, r2
 8004748:	d103      	bne.n	8004752 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	691a      	ldr	r2, [r3, #16]
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f043 0204 	orr.w	r2, r3, #4
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	2201      	movs	r2, #1
 8004762:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	68fa      	ldr	r2, [r7, #12]
 8004768:	601a      	str	r2, [r3, #0]
}
 800476a:	bf00      	nop
 800476c:	3714      	adds	r7, #20
 800476e:	46bd      	mov	sp, r7
 8004770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004774:	4770      	bx	lr
 8004776:	bf00      	nop
 8004778:	40010000 	.word	0x40010000
 800477c:	40000400 	.word	0x40000400
 8004780:	40000800 	.word	0x40000800
 8004784:	40000c00 	.word	0x40000c00
 8004788:	40014000 	.word	0x40014000
 800478c:	40014400 	.word	0x40014400
 8004790:	40014800 	.word	0x40014800

08004794 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004794:	b480      	push	{r7}
 8004796:	b087      	sub	sp, #28
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
 800479c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6a1b      	ldr	r3, [r3, #32]
 80047a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	6a1b      	ldr	r3, [r3, #32]
 80047a8:	f023 0201 	bic.w	r2, r3, #1
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	685b      	ldr	r3, [r3, #4]
 80047b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	699b      	ldr	r3, [r3, #24]
 80047ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80047c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	f023 0303 	bic.w	r3, r3, #3
 80047ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	68fa      	ldr	r2, [r7, #12]
 80047d2:	4313      	orrs	r3, r2
 80047d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80047d6:	697b      	ldr	r3, [r7, #20]
 80047d8:	f023 0302 	bic.w	r3, r3, #2
 80047dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	689b      	ldr	r3, [r3, #8]
 80047e2:	697a      	ldr	r2, [r7, #20]
 80047e4:	4313      	orrs	r3, r2
 80047e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	4a1c      	ldr	r2, [pc, #112]	@ (800485c <TIM_OC1_SetConfig+0xc8>)
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d10c      	bne.n	800480a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80047f0:	697b      	ldr	r3, [r7, #20]
 80047f2:	f023 0308 	bic.w	r3, r3, #8
 80047f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	68db      	ldr	r3, [r3, #12]
 80047fc:	697a      	ldr	r2, [r7, #20]
 80047fe:	4313      	orrs	r3, r2
 8004800:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004802:	697b      	ldr	r3, [r7, #20]
 8004804:	f023 0304 	bic.w	r3, r3, #4
 8004808:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	4a13      	ldr	r2, [pc, #76]	@ (800485c <TIM_OC1_SetConfig+0xc8>)
 800480e:	4293      	cmp	r3, r2
 8004810:	d111      	bne.n	8004836 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004812:	693b      	ldr	r3, [r7, #16]
 8004814:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004818:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800481a:	693b      	ldr	r3, [r7, #16]
 800481c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004820:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	695b      	ldr	r3, [r3, #20]
 8004826:	693a      	ldr	r2, [r7, #16]
 8004828:	4313      	orrs	r3, r2
 800482a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	699b      	ldr	r3, [r3, #24]
 8004830:	693a      	ldr	r2, [r7, #16]
 8004832:	4313      	orrs	r3, r2
 8004834:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	693a      	ldr	r2, [r7, #16]
 800483a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	68fa      	ldr	r2, [r7, #12]
 8004840:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	685a      	ldr	r2, [r3, #4]
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	697a      	ldr	r2, [r7, #20]
 800484e:	621a      	str	r2, [r3, #32]
}
 8004850:	bf00      	nop
 8004852:	371c      	adds	r7, #28
 8004854:	46bd      	mov	sp, r7
 8004856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485a:	4770      	bx	lr
 800485c:	40010000 	.word	0x40010000

08004860 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004860:	b480      	push	{r7}
 8004862:	b087      	sub	sp, #28
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
 8004868:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6a1b      	ldr	r3, [r3, #32]
 800486e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6a1b      	ldr	r3, [r3, #32]
 8004874:	f023 0210 	bic.w	r2, r3, #16
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	685b      	ldr	r3, [r3, #4]
 8004880:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	699b      	ldr	r3, [r3, #24]
 8004886:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800488e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004896:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004898:	683b      	ldr	r3, [r7, #0]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	021b      	lsls	r3, r3, #8
 800489e:	68fa      	ldr	r2, [r7, #12]
 80048a0:	4313      	orrs	r3, r2
 80048a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80048a4:	697b      	ldr	r3, [r7, #20]
 80048a6:	f023 0320 	bic.w	r3, r3, #32
 80048aa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	689b      	ldr	r3, [r3, #8]
 80048b0:	011b      	lsls	r3, r3, #4
 80048b2:	697a      	ldr	r2, [r7, #20]
 80048b4:	4313      	orrs	r3, r2
 80048b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	4a1e      	ldr	r2, [pc, #120]	@ (8004934 <TIM_OC2_SetConfig+0xd4>)
 80048bc:	4293      	cmp	r3, r2
 80048be:	d10d      	bne.n	80048dc <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80048c0:	697b      	ldr	r3, [r7, #20]
 80048c2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80048c6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	68db      	ldr	r3, [r3, #12]
 80048cc:	011b      	lsls	r3, r3, #4
 80048ce:	697a      	ldr	r2, [r7, #20]
 80048d0:	4313      	orrs	r3, r2
 80048d2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80048d4:	697b      	ldr	r3, [r7, #20]
 80048d6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80048da:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	4a15      	ldr	r2, [pc, #84]	@ (8004934 <TIM_OC2_SetConfig+0xd4>)
 80048e0:	4293      	cmp	r3, r2
 80048e2:	d113      	bne.n	800490c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80048e4:	693b      	ldr	r3, [r7, #16]
 80048e6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80048ea:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80048ec:	693b      	ldr	r3, [r7, #16]
 80048ee:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80048f2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80048f4:	683b      	ldr	r3, [r7, #0]
 80048f6:	695b      	ldr	r3, [r3, #20]
 80048f8:	009b      	lsls	r3, r3, #2
 80048fa:	693a      	ldr	r2, [r7, #16]
 80048fc:	4313      	orrs	r3, r2
 80048fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004900:	683b      	ldr	r3, [r7, #0]
 8004902:	699b      	ldr	r3, [r3, #24]
 8004904:	009b      	lsls	r3, r3, #2
 8004906:	693a      	ldr	r2, [r7, #16]
 8004908:	4313      	orrs	r3, r2
 800490a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	693a      	ldr	r2, [r7, #16]
 8004910:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	68fa      	ldr	r2, [r7, #12]
 8004916:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	685a      	ldr	r2, [r3, #4]
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	697a      	ldr	r2, [r7, #20]
 8004924:	621a      	str	r2, [r3, #32]
}
 8004926:	bf00      	nop
 8004928:	371c      	adds	r7, #28
 800492a:	46bd      	mov	sp, r7
 800492c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004930:	4770      	bx	lr
 8004932:	bf00      	nop
 8004934:	40010000 	.word	0x40010000

08004938 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004938:	b480      	push	{r7}
 800493a:	b087      	sub	sp, #28
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
 8004940:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6a1b      	ldr	r3, [r3, #32]
 8004946:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6a1b      	ldr	r3, [r3, #32]
 800494c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	685b      	ldr	r3, [r3, #4]
 8004958:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	69db      	ldr	r3, [r3, #28]
 800495e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004966:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	f023 0303 	bic.w	r3, r3, #3
 800496e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	68fa      	ldr	r2, [r7, #12]
 8004976:	4313      	orrs	r3, r2
 8004978:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800497a:	697b      	ldr	r3, [r7, #20]
 800497c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004980:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	689b      	ldr	r3, [r3, #8]
 8004986:	021b      	lsls	r3, r3, #8
 8004988:	697a      	ldr	r2, [r7, #20]
 800498a:	4313      	orrs	r3, r2
 800498c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	4a1d      	ldr	r2, [pc, #116]	@ (8004a08 <TIM_OC3_SetConfig+0xd0>)
 8004992:	4293      	cmp	r3, r2
 8004994:	d10d      	bne.n	80049b2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004996:	697b      	ldr	r3, [r7, #20]
 8004998:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800499c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	68db      	ldr	r3, [r3, #12]
 80049a2:	021b      	lsls	r3, r3, #8
 80049a4:	697a      	ldr	r2, [r7, #20]
 80049a6:	4313      	orrs	r3, r2
 80049a8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80049aa:	697b      	ldr	r3, [r7, #20]
 80049ac:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80049b0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	4a14      	ldr	r2, [pc, #80]	@ (8004a08 <TIM_OC3_SetConfig+0xd0>)
 80049b6:	4293      	cmp	r3, r2
 80049b8:	d113      	bne.n	80049e2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80049ba:	693b      	ldr	r3, [r7, #16]
 80049bc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80049c0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80049c2:	693b      	ldr	r3, [r7, #16]
 80049c4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80049c8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	695b      	ldr	r3, [r3, #20]
 80049ce:	011b      	lsls	r3, r3, #4
 80049d0:	693a      	ldr	r2, [r7, #16]
 80049d2:	4313      	orrs	r3, r2
 80049d4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80049d6:	683b      	ldr	r3, [r7, #0]
 80049d8:	699b      	ldr	r3, [r3, #24]
 80049da:	011b      	lsls	r3, r3, #4
 80049dc:	693a      	ldr	r2, [r7, #16]
 80049de:	4313      	orrs	r3, r2
 80049e0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	693a      	ldr	r2, [r7, #16]
 80049e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	68fa      	ldr	r2, [r7, #12]
 80049ec:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80049ee:	683b      	ldr	r3, [r7, #0]
 80049f0:	685a      	ldr	r2, [r3, #4]
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	697a      	ldr	r2, [r7, #20]
 80049fa:	621a      	str	r2, [r3, #32]
}
 80049fc:	bf00      	nop
 80049fe:	371c      	adds	r7, #28
 8004a00:	46bd      	mov	sp, r7
 8004a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a06:	4770      	bx	lr
 8004a08:	40010000 	.word	0x40010000

08004a0c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004a0c:	b480      	push	{r7}
 8004a0e:	b087      	sub	sp, #28
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	6078      	str	r0, [r7, #4]
 8004a14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	6a1b      	ldr	r3, [r3, #32]
 8004a1a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6a1b      	ldr	r3, [r3, #32]
 8004a20:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	685b      	ldr	r3, [r3, #4]
 8004a2c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	69db      	ldr	r3, [r3, #28]
 8004a32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004a3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a42:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004a44:	683b      	ldr	r3, [r7, #0]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	021b      	lsls	r3, r3, #8
 8004a4a:	68fa      	ldr	r2, [r7, #12]
 8004a4c:	4313      	orrs	r3, r2
 8004a4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004a50:	693b      	ldr	r3, [r7, #16]
 8004a52:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004a56:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	689b      	ldr	r3, [r3, #8]
 8004a5c:	031b      	lsls	r3, r3, #12
 8004a5e:	693a      	ldr	r2, [r7, #16]
 8004a60:	4313      	orrs	r3, r2
 8004a62:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	4a10      	ldr	r2, [pc, #64]	@ (8004aa8 <TIM_OC4_SetConfig+0x9c>)
 8004a68:	4293      	cmp	r3, r2
 8004a6a:	d109      	bne.n	8004a80 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004a6c:	697b      	ldr	r3, [r7, #20]
 8004a6e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004a72:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	695b      	ldr	r3, [r3, #20]
 8004a78:	019b      	lsls	r3, r3, #6
 8004a7a:	697a      	ldr	r2, [r7, #20]
 8004a7c:	4313      	orrs	r3, r2
 8004a7e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	697a      	ldr	r2, [r7, #20]
 8004a84:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	68fa      	ldr	r2, [r7, #12]
 8004a8a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004a8c:	683b      	ldr	r3, [r7, #0]
 8004a8e:	685a      	ldr	r2, [r3, #4]
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	693a      	ldr	r2, [r7, #16]
 8004a98:	621a      	str	r2, [r3, #32]
}
 8004a9a:	bf00      	nop
 8004a9c:	371c      	adds	r7, #28
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa4:	4770      	bx	lr
 8004aa6:	bf00      	nop
 8004aa8:	40010000 	.word	0x40010000

08004aac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004aac:	b480      	push	{r7}
 8004aae:	b087      	sub	sp, #28
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	60f8      	str	r0, [r7, #12]
 8004ab4:	60b9      	str	r1, [r7, #8]
 8004ab6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	6a1b      	ldr	r3, [r3, #32]
 8004abc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	6a1b      	ldr	r3, [r3, #32]
 8004ac2:	f023 0201 	bic.w	r2, r3, #1
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	699b      	ldr	r3, [r3, #24]
 8004ace:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004ad0:	693b      	ldr	r3, [r7, #16]
 8004ad2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004ad6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	011b      	lsls	r3, r3, #4
 8004adc:	693a      	ldr	r2, [r7, #16]
 8004ade:	4313      	orrs	r3, r2
 8004ae0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004ae2:	697b      	ldr	r3, [r7, #20]
 8004ae4:	f023 030a 	bic.w	r3, r3, #10
 8004ae8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004aea:	697a      	ldr	r2, [r7, #20]
 8004aec:	68bb      	ldr	r3, [r7, #8]
 8004aee:	4313      	orrs	r3, r2
 8004af0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	693a      	ldr	r2, [r7, #16]
 8004af6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	697a      	ldr	r2, [r7, #20]
 8004afc:	621a      	str	r2, [r3, #32]
}
 8004afe:	bf00      	nop
 8004b00:	371c      	adds	r7, #28
 8004b02:	46bd      	mov	sp, r7
 8004b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b08:	4770      	bx	lr

08004b0a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004b0a:	b480      	push	{r7}
 8004b0c:	b087      	sub	sp, #28
 8004b0e:	af00      	add	r7, sp, #0
 8004b10:	60f8      	str	r0, [r7, #12]
 8004b12:	60b9      	str	r1, [r7, #8]
 8004b14:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	6a1b      	ldr	r3, [r3, #32]
 8004b1a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	6a1b      	ldr	r3, [r3, #32]
 8004b20:	f023 0210 	bic.w	r2, r3, #16
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	699b      	ldr	r3, [r3, #24]
 8004b2c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004b2e:	693b      	ldr	r3, [r7, #16]
 8004b30:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004b34:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	031b      	lsls	r3, r3, #12
 8004b3a:	693a      	ldr	r2, [r7, #16]
 8004b3c:	4313      	orrs	r3, r2
 8004b3e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004b40:	697b      	ldr	r3, [r7, #20]
 8004b42:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004b46:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004b48:	68bb      	ldr	r3, [r7, #8]
 8004b4a:	011b      	lsls	r3, r3, #4
 8004b4c:	697a      	ldr	r2, [r7, #20]
 8004b4e:	4313      	orrs	r3, r2
 8004b50:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	693a      	ldr	r2, [r7, #16]
 8004b56:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	697a      	ldr	r2, [r7, #20]
 8004b5c:	621a      	str	r2, [r3, #32]
}
 8004b5e:	bf00      	nop
 8004b60:	371c      	adds	r7, #28
 8004b62:	46bd      	mov	sp, r7
 8004b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b68:	4770      	bx	lr

08004b6a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004b6a:	b480      	push	{r7}
 8004b6c:	b085      	sub	sp, #20
 8004b6e:	af00      	add	r7, sp, #0
 8004b70:	6078      	str	r0, [r7, #4]
 8004b72:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	689b      	ldr	r3, [r3, #8]
 8004b78:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b80:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004b82:	683a      	ldr	r2, [r7, #0]
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	4313      	orrs	r3, r2
 8004b88:	f043 0307 	orr.w	r3, r3, #7
 8004b8c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	68fa      	ldr	r2, [r7, #12]
 8004b92:	609a      	str	r2, [r3, #8]
}
 8004b94:	bf00      	nop
 8004b96:	3714      	adds	r7, #20
 8004b98:	46bd      	mov	sp, r7
 8004b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9e:	4770      	bx	lr

08004ba0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004ba0:	b480      	push	{r7}
 8004ba2:	b087      	sub	sp, #28
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	60f8      	str	r0, [r7, #12]
 8004ba8:	60b9      	str	r1, [r7, #8]
 8004baa:	607a      	str	r2, [r7, #4]
 8004bac:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	689b      	ldr	r3, [r3, #8]
 8004bb2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004bb4:	697b      	ldr	r3, [r7, #20]
 8004bb6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004bba:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004bbc:	683b      	ldr	r3, [r7, #0]
 8004bbe:	021a      	lsls	r2, r3, #8
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	431a      	orrs	r2, r3
 8004bc4:	68bb      	ldr	r3, [r7, #8]
 8004bc6:	4313      	orrs	r3, r2
 8004bc8:	697a      	ldr	r2, [r7, #20]
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	697a      	ldr	r2, [r7, #20]
 8004bd2:	609a      	str	r2, [r3, #8]
}
 8004bd4:	bf00      	nop
 8004bd6:	371c      	adds	r7, #28
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bde:	4770      	bx	lr

08004be0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004be0:	b480      	push	{r7}
 8004be2:	b087      	sub	sp, #28
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	60f8      	str	r0, [r7, #12]
 8004be8:	60b9      	str	r1, [r7, #8]
 8004bea:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004bec:	68bb      	ldr	r3, [r7, #8]
 8004bee:	f003 031f 	and.w	r3, r3, #31
 8004bf2:	2201      	movs	r2, #1
 8004bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8004bf8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	6a1a      	ldr	r2, [r3, #32]
 8004bfe:	697b      	ldr	r3, [r7, #20]
 8004c00:	43db      	mvns	r3, r3
 8004c02:	401a      	ands	r2, r3
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	6a1a      	ldr	r2, [r3, #32]
 8004c0c:	68bb      	ldr	r3, [r7, #8]
 8004c0e:	f003 031f 	and.w	r3, r3, #31
 8004c12:	6879      	ldr	r1, [r7, #4]
 8004c14:	fa01 f303 	lsl.w	r3, r1, r3
 8004c18:	431a      	orrs	r2, r3
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	621a      	str	r2, [r3, #32]
}
 8004c1e:	bf00      	nop
 8004c20:	371c      	adds	r7, #28
 8004c22:	46bd      	mov	sp, r7
 8004c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c28:	4770      	bx	lr
	...

08004c2c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004c2c:	b480      	push	{r7}
 8004c2e:	b085      	sub	sp, #20
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	6078      	str	r0, [r7, #4]
 8004c34:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c3c:	2b01      	cmp	r3, #1
 8004c3e:	d101      	bne.n	8004c44 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004c40:	2302      	movs	r3, #2
 8004c42:	e050      	b.n	8004ce6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2201      	movs	r2, #1
 8004c48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	2202      	movs	r2, #2
 8004c50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	685b      	ldr	r3, [r3, #4]
 8004c5a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	689b      	ldr	r3, [r3, #8]
 8004c62:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c6a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004c6c:	683b      	ldr	r3, [r7, #0]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	68fa      	ldr	r2, [r7, #12]
 8004c72:	4313      	orrs	r3, r2
 8004c74:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	68fa      	ldr	r2, [r7, #12]
 8004c7c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	4a1c      	ldr	r2, [pc, #112]	@ (8004cf4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004c84:	4293      	cmp	r3, r2
 8004c86:	d018      	beq.n	8004cba <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c90:	d013      	beq.n	8004cba <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	4a18      	ldr	r2, [pc, #96]	@ (8004cf8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004c98:	4293      	cmp	r3, r2
 8004c9a:	d00e      	beq.n	8004cba <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	4a16      	ldr	r2, [pc, #88]	@ (8004cfc <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004ca2:	4293      	cmp	r3, r2
 8004ca4:	d009      	beq.n	8004cba <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	4a15      	ldr	r2, [pc, #84]	@ (8004d00 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004cac:	4293      	cmp	r3, r2
 8004cae:	d004      	beq.n	8004cba <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	4a13      	ldr	r2, [pc, #76]	@ (8004d04 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004cb6:	4293      	cmp	r3, r2
 8004cb8:	d10c      	bne.n	8004cd4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004cba:	68bb      	ldr	r3, [r7, #8]
 8004cbc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004cc0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004cc2:	683b      	ldr	r3, [r7, #0]
 8004cc4:	685b      	ldr	r3, [r3, #4]
 8004cc6:	68ba      	ldr	r2, [r7, #8]
 8004cc8:	4313      	orrs	r3, r2
 8004cca:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	68ba      	ldr	r2, [r7, #8]
 8004cd2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2201      	movs	r2, #1
 8004cd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2200      	movs	r2, #0
 8004ce0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004ce4:	2300      	movs	r3, #0
}
 8004ce6:	4618      	mov	r0, r3
 8004ce8:	3714      	adds	r7, #20
 8004cea:	46bd      	mov	sp, r7
 8004cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf0:	4770      	bx	lr
 8004cf2:	bf00      	nop
 8004cf4:	40010000 	.word	0x40010000
 8004cf8:	40000400 	.word	0x40000400
 8004cfc:	40000800 	.word	0x40000800
 8004d00:	40000c00 	.word	0x40000c00
 8004d04:	40014000 	.word	0x40014000

08004d08 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004d08:	b480      	push	{r7}
 8004d0a:	b085      	sub	sp, #20
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
 8004d10:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004d12:	2300      	movs	r3, #0
 8004d14:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004d1c:	2b01      	cmp	r3, #1
 8004d1e:	d101      	bne.n	8004d24 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004d20:	2302      	movs	r3, #2
 8004d22:	e03d      	b.n	8004da0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2201      	movs	r2, #1
 8004d28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	68db      	ldr	r3, [r3, #12]
 8004d36:	4313      	orrs	r3, r2
 8004d38:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	689b      	ldr	r3, [r3, #8]
 8004d44:	4313      	orrs	r3, r2
 8004d46:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8004d4e:	683b      	ldr	r3, [r7, #0]
 8004d50:	685b      	ldr	r3, [r3, #4]
 8004d52:	4313      	orrs	r3, r2
 8004d54:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004d5c:	683b      	ldr	r3, [r7, #0]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	4313      	orrs	r3, r2
 8004d62:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	691b      	ldr	r3, [r3, #16]
 8004d6e:	4313      	orrs	r3, r2
 8004d70:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004d78:	683b      	ldr	r3, [r7, #0]
 8004d7a:	695b      	ldr	r3, [r3, #20]
 8004d7c:	4313      	orrs	r3, r2
 8004d7e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8004d86:	683b      	ldr	r3, [r7, #0]
 8004d88:	69db      	ldr	r3, [r3, #28]
 8004d8a:	4313      	orrs	r3, r2
 8004d8c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	68fa      	ldr	r2, [r7, #12]
 8004d94:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	2200      	movs	r2, #0
 8004d9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004d9e:	2300      	movs	r3, #0
}
 8004da0:	4618      	mov	r0, r3
 8004da2:	3714      	adds	r7, #20
 8004da4:	46bd      	mov	sp, r7
 8004da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004daa:	4770      	bx	lr

08004dac <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004dac:	b480      	push	{r7}
 8004dae:	b083      	sub	sp, #12
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004db4:	bf00      	nop
 8004db6:	370c      	adds	r7, #12
 8004db8:	46bd      	mov	sp, r7
 8004dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dbe:	4770      	bx	lr

08004dc0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004dc0:	b480      	push	{r7}
 8004dc2:	b083      	sub	sp, #12
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004dc8:	bf00      	nop
 8004dca:	370c      	adds	r7, #12
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd2:	4770      	bx	lr

08004dd4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004dd4:	b580      	push	{r7, lr}
 8004dd6:	b082      	sub	sp, #8
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d101      	bne.n	8004de6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004de2:	2301      	movs	r3, #1
 8004de4:	e042      	b.n	8004e6c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004dec:	b2db      	uxtb	r3, r3
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d106      	bne.n	8004e00 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2200      	movs	r2, #0
 8004df6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004dfa:	6878      	ldr	r0, [r7, #4]
 8004dfc:	f7fd f92a 	bl	8002054 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	2224      	movs	r2, #36	@ 0x24
 8004e04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	68da      	ldr	r2, [r3, #12]
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004e16:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004e18:	6878      	ldr	r0, [r7, #4]
 8004e1a:	f000 fdd3 	bl	80059c4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	691a      	ldr	r2, [r3, #16]
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004e2c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	695a      	ldr	r2, [r3, #20]
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004e3c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	68da      	ldr	r2, [r3, #12]
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004e4c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	2200      	movs	r2, #0
 8004e52:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2220      	movs	r2, #32
 8004e58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2220      	movs	r2, #32
 8004e60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2200      	movs	r2, #0
 8004e68:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004e6a:	2300      	movs	r3, #0
}
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	3708      	adds	r7, #8
 8004e70:	46bd      	mov	sp, r7
 8004e72:	bd80      	pop	{r7, pc}

08004e74 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e74:	b580      	push	{r7, lr}
 8004e76:	b08a      	sub	sp, #40	@ 0x28
 8004e78:	af02      	add	r7, sp, #8
 8004e7a:	60f8      	str	r0, [r7, #12]
 8004e7c:	60b9      	str	r1, [r7, #8]
 8004e7e:	603b      	str	r3, [r7, #0]
 8004e80:	4613      	mov	r3, r2
 8004e82:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004e84:	2300      	movs	r3, #0
 8004e86:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004e8e:	b2db      	uxtb	r3, r3
 8004e90:	2b20      	cmp	r3, #32
 8004e92:	d175      	bne.n	8004f80 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e94:	68bb      	ldr	r3, [r7, #8]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d002      	beq.n	8004ea0 <HAL_UART_Transmit+0x2c>
 8004e9a:	88fb      	ldrh	r3, [r7, #6]
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d101      	bne.n	8004ea4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004ea0:	2301      	movs	r3, #1
 8004ea2:	e06e      	b.n	8004f82 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	2200      	movs	r2, #0
 8004ea8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	2221      	movs	r2, #33	@ 0x21
 8004eae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004eb2:	f7fd facb 	bl	800244c <HAL_GetTick>
 8004eb6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	88fa      	ldrh	r2, [r7, #6]
 8004ebc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	88fa      	ldrh	r2, [r7, #6]
 8004ec2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	689b      	ldr	r3, [r3, #8]
 8004ec8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ecc:	d108      	bne.n	8004ee0 <HAL_UART_Transmit+0x6c>
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	691b      	ldr	r3, [r3, #16]
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d104      	bne.n	8004ee0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004ed6:	2300      	movs	r3, #0
 8004ed8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004eda:	68bb      	ldr	r3, [r7, #8]
 8004edc:	61bb      	str	r3, [r7, #24]
 8004ede:	e003      	b.n	8004ee8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004ee0:	68bb      	ldr	r3, [r7, #8]
 8004ee2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004ee4:	2300      	movs	r3, #0
 8004ee6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004ee8:	e02e      	b.n	8004f48 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	9300      	str	r3, [sp, #0]
 8004eee:	697b      	ldr	r3, [r7, #20]
 8004ef0:	2200      	movs	r2, #0
 8004ef2:	2180      	movs	r1, #128	@ 0x80
 8004ef4:	68f8      	ldr	r0, [r7, #12]
 8004ef6:	f000 fb37 	bl	8005568 <UART_WaitOnFlagUntilTimeout>
 8004efa:	4603      	mov	r3, r0
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d005      	beq.n	8004f0c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	2220      	movs	r2, #32
 8004f04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004f08:	2303      	movs	r3, #3
 8004f0a:	e03a      	b.n	8004f82 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004f0c:	69fb      	ldr	r3, [r7, #28]
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d10b      	bne.n	8004f2a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004f12:	69bb      	ldr	r3, [r7, #24]
 8004f14:	881b      	ldrh	r3, [r3, #0]
 8004f16:	461a      	mov	r2, r3
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004f20:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004f22:	69bb      	ldr	r3, [r7, #24]
 8004f24:	3302      	adds	r3, #2
 8004f26:	61bb      	str	r3, [r7, #24]
 8004f28:	e007      	b.n	8004f3a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004f2a:	69fb      	ldr	r3, [r7, #28]
 8004f2c:	781a      	ldrb	r2, [r3, #0]
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004f34:	69fb      	ldr	r3, [r7, #28]
 8004f36:	3301      	adds	r3, #1
 8004f38:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004f3e:	b29b      	uxth	r3, r3
 8004f40:	3b01      	subs	r3, #1
 8004f42:	b29a      	uxth	r2, r3
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004f4c:	b29b      	uxth	r3, r3
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d1cb      	bne.n	8004eea <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004f52:	683b      	ldr	r3, [r7, #0]
 8004f54:	9300      	str	r3, [sp, #0]
 8004f56:	697b      	ldr	r3, [r7, #20]
 8004f58:	2200      	movs	r2, #0
 8004f5a:	2140      	movs	r1, #64	@ 0x40
 8004f5c:	68f8      	ldr	r0, [r7, #12]
 8004f5e:	f000 fb03 	bl	8005568 <UART_WaitOnFlagUntilTimeout>
 8004f62:	4603      	mov	r3, r0
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d005      	beq.n	8004f74 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	2220      	movs	r2, #32
 8004f6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004f70:	2303      	movs	r3, #3
 8004f72:	e006      	b.n	8004f82 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	2220      	movs	r2, #32
 8004f78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	e000      	b.n	8004f82 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004f80:	2302      	movs	r3, #2
  }
}
 8004f82:	4618      	mov	r0, r3
 8004f84:	3720      	adds	r7, #32
 8004f86:	46bd      	mov	sp, r7
 8004f88:	bd80      	pop	{r7, pc}

08004f8a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004f8a:	b580      	push	{r7, lr}
 8004f8c:	b084      	sub	sp, #16
 8004f8e:	af00      	add	r7, sp, #0
 8004f90:	60f8      	str	r0, [r7, #12]
 8004f92:	60b9      	str	r1, [r7, #8]
 8004f94:	4613      	mov	r3, r2
 8004f96:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004f9e:	b2db      	uxtb	r3, r3
 8004fa0:	2b20      	cmp	r3, #32
 8004fa2:	d112      	bne.n	8004fca <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004fa4:	68bb      	ldr	r3, [r7, #8]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d002      	beq.n	8004fb0 <HAL_UART_Receive_IT+0x26>
 8004faa:	88fb      	ldrh	r3, [r7, #6]
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d101      	bne.n	8004fb4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004fb0:	2301      	movs	r3, #1
 8004fb2:	e00b      	b.n	8004fcc <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004fba:	88fb      	ldrh	r3, [r7, #6]
 8004fbc:	461a      	mov	r2, r3
 8004fbe:	68b9      	ldr	r1, [r7, #8]
 8004fc0:	68f8      	ldr	r0, [r7, #12]
 8004fc2:	f000 fb2a 	bl	800561a <UART_Start_Receive_IT>
 8004fc6:	4603      	mov	r3, r0
 8004fc8:	e000      	b.n	8004fcc <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004fca:	2302      	movs	r3, #2
  }
}
 8004fcc:	4618      	mov	r0, r3
 8004fce:	3710      	adds	r7, #16
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	bd80      	pop	{r7, pc}

08004fd4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	b0ba      	sub	sp, #232	@ 0xe8
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	68db      	ldr	r3, [r3, #12]
 8004fec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	695b      	ldr	r3, [r3, #20]
 8004ff6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004ffa:	2300      	movs	r3, #0
 8004ffc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005000:	2300      	movs	r3, #0
 8005002:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005006:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800500a:	f003 030f 	and.w	r3, r3, #15
 800500e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005012:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005016:	2b00      	cmp	r3, #0
 8005018:	d10f      	bne.n	800503a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800501a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800501e:	f003 0320 	and.w	r3, r3, #32
 8005022:	2b00      	cmp	r3, #0
 8005024:	d009      	beq.n	800503a <HAL_UART_IRQHandler+0x66>
 8005026:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800502a:	f003 0320 	and.w	r3, r3, #32
 800502e:	2b00      	cmp	r3, #0
 8005030:	d003      	beq.n	800503a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005032:	6878      	ldr	r0, [r7, #4]
 8005034:	f000 fc07 	bl	8005846 <UART_Receive_IT>
      return;
 8005038:	e273      	b.n	8005522 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800503a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800503e:	2b00      	cmp	r3, #0
 8005040:	f000 80de 	beq.w	8005200 <HAL_UART_IRQHandler+0x22c>
 8005044:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005048:	f003 0301 	and.w	r3, r3, #1
 800504c:	2b00      	cmp	r3, #0
 800504e:	d106      	bne.n	800505e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005050:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005054:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005058:	2b00      	cmp	r3, #0
 800505a:	f000 80d1 	beq.w	8005200 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800505e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005062:	f003 0301 	and.w	r3, r3, #1
 8005066:	2b00      	cmp	r3, #0
 8005068:	d00b      	beq.n	8005082 <HAL_UART_IRQHandler+0xae>
 800506a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800506e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005072:	2b00      	cmp	r3, #0
 8005074:	d005      	beq.n	8005082 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800507a:	f043 0201 	orr.w	r2, r3, #1
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005082:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005086:	f003 0304 	and.w	r3, r3, #4
 800508a:	2b00      	cmp	r3, #0
 800508c:	d00b      	beq.n	80050a6 <HAL_UART_IRQHandler+0xd2>
 800508e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005092:	f003 0301 	and.w	r3, r3, #1
 8005096:	2b00      	cmp	r3, #0
 8005098:	d005      	beq.n	80050a6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800509e:	f043 0202 	orr.w	r2, r3, #2
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80050a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80050aa:	f003 0302 	and.w	r3, r3, #2
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d00b      	beq.n	80050ca <HAL_UART_IRQHandler+0xf6>
 80050b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80050b6:	f003 0301 	and.w	r3, r3, #1
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d005      	beq.n	80050ca <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050c2:	f043 0204 	orr.w	r2, r3, #4
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80050ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80050ce:	f003 0308 	and.w	r3, r3, #8
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d011      	beq.n	80050fa <HAL_UART_IRQHandler+0x126>
 80050d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80050da:	f003 0320 	and.w	r3, r3, #32
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d105      	bne.n	80050ee <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80050e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80050e6:	f003 0301 	and.w	r3, r3, #1
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d005      	beq.n	80050fa <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050f2:	f043 0208 	orr.w	r2, r3, #8
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050fe:	2b00      	cmp	r3, #0
 8005100:	f000 820a 	beq.w	8005518 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005104:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005108:	f003 0320 	and.w	r3, r3, #32
 800510c:	2b00      	cmp	r3, #0
 800510e:	d008      	beq.n	8005122 <HAL_UART_IRQHandler+0x14e>
 8005110:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005114:	f003 0320 	and.w	r3, r3, #32
 8005118:	2b00      	cmp	r3, #0
 800511a:	d002      	beq.n	8005122 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800511c:	6878      	ldr	r0, [r7, #4]
 800511e:	f000 fb92 	bl	8005846 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	695b      	ldr	r3, [r3, #20]
 8005128:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800512c:	2b40      	cmp	r3, #64	@ 0x40
 800512e:	bf0c      	ite	eq
 8005130:	2301      	moveq	r3, #1
 8005132:	2300      	movne	r3, #0
 8005134:	b2db      	uxtb	r3, r3
 8005136:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800513e:	f003 0308 	and.w	r3, r3, #8
 8005142:	2b00      	cmp	r3, #0
 8005144:	d103      	bne.n	800514e <HAL_UART_IRQHandler+0x17a>
 8005146:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800514a:	2b00      	cmp	r3, #0
 800514c:	d04f      	beq.n	80051ee <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800514e:	6878      	ldr	r0, [r7, #4]
 8005150:	f000 fa9d 	bl	800568e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	695b      	ldr	r3, [r3, #20]
 800515a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800515e:	2b40      	cmp	r3, #64	@ 0x40
 8005160:	d141      	bne.n	80051e6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	3314      	adds	r3, #20
 8005168:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800516c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005170:	e853 3f00 	ldrex	r3, [r3]
 8005174:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005178:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800517c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005180:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	3314      	adds	r3, #20
 800518a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800518e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005192:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005196:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800519a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800519e:	e841 2300 	strex	r3, r2, [r1]
 80051a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80051a6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d1d9      	bne.n	8005162 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d013      	beq.n	80051de <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051ba:	4a8a      	ldr	r2, [pc, #552]	@ (80053e4 <HAL_UART_IRQHandler+0x410>)
 80051bc:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051c2:	4618      	mov	r0, r3
 80051c4:	f7fd fee5 	bl	8002f92 <HAL_DMA_Abort_IT>
 80051c8:	4603      	mov	r3, r0
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d016      	beq.n	80051fc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80051d4:	687a      	ldr	r2, [r7, #4]
 80051d6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80051d8:	4610      	mov	r0, r2
 80051da:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051dc:	e00e      	b.n	80051fc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80051de:	6878      	ldr	r0, [r7, #4]
 80051e0:	f000 f9ac 	bl	800553c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051e4:	e00a      	b.n	80051fc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80051e6:	6878      	ldr	r0, [r7, #4]
 80051e8:	f000 f9a8 	bl	800553c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051ec:	e006      	b.n	80051fc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80051ee:	6878      	ldr	r0, [r7, #4]
 80051f0:	f000 f9a4 	bl	800553c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2200      	movs	r2, #0
 80051f8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80051fa:	e18d      	b.n	8005518 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051fc:	bf00      	nop
    return;
 80051fe:	e18b      	b.n	8005518 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005204:	2b01      	cmp	r3, #1
 8005206:	f040 8167 	bne.w	80054d8 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800520a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800520e:	f003 0310 	and.w	r3, r3, #16
 8005212:	2b00      	cmp	r3, #0
 8005214:	f000 8160 	beq.w	80054d8 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8005218:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800521c:	f003 0310 	and.w	r3, r3, #16
 8005220:	2b00      	cmp	r3, #0
 8005222:	f000 8159 	beq.w	80054d8 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005226:	2300      	movs	r3, #0
 8005228:	60bb      	str	r3, [r7, #8]
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	60bb      	str	r3, [r7, #8]
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	685b      	ldr	r3, [r3, #4]
 8005238:	60bb      	str	r3, [r7, #8]
 800523a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	695b      	ldr	r3, [r3, #20]
 8005242:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005246:	2b40      	cmp	r3, #64	@ 0x40
 8005248:	f040 80ce 	bne.w	80053e8 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	685b      	ldr	r3, [r3, #4]
 8005254:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005258:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800525c:	2b00      	cmp	r3, #0
 800525e:	f000 80a9 	beq.w	80053b4 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005266:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800526a:	429a      	cmp	r2, r3
 800526c:	f080 80a2 	bcs.w	80053b4 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005276:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800527c:	69db      	ldr	r3, [r3, #28]
 800527e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005282:	f000 8088 	beq.w	8005396 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	330c      	adds	r3, #12
 800528c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005290:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005294:	e853 3f00 	ldrex	r3, [r3]
 8005298:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800529c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80052a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80052a4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	330c      	adds	r3, #12
 80052ae:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80052b2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80052b6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052ba:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80052be:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80052c2:	e841 2300 	strex	r3, r2, [r1]
 80052c6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80052ca:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d1d9      	bne.n	8005286 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	3314      	adds	r3, #20
 80052d8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052da:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80052dc:	e853 3f00 	ldrex	r3, [r3]
 80052e0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80052e2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80052e4:	f023 0301 	bic.w	r3, r3, #1
 80052e8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	3314      	adds	r3, #20
 80052f2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80052f6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80052fa:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052fc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80052fe:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005302:	e841 2300 	strex	r3, r2, [r1]
 8005306:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005308:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800530a:	2b00      	cmp	r3, #0
 800530c:	d1e1      	bne.n	80052d2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	3314      	adds	r3, #20
 8005314:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005316:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005318:	e853 3f00 	ldrex	r3, [r3]
 800531c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800531e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005320:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005324:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	3314      	adds	r3, #20
 800532e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005332:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005334:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005336:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005338:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800533a:	e841 2300 	strex	r3, r2, [r1]
 800533e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005340:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005342:	2b00      	cmp	r3, #0
 8005344:	d1e3      	bne.n	800530e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	2220      	movs	r2, #32
 800534a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	2200      	movs	r2, #0
 8005352:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	330c      	adds	r3, #12
 800535a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800535c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800535e:	e853 3f00 	ldrex	r3, [r3]
 8005362:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005364:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005366:	f023 0310 	bic.w	r3, r3, #16
 800536a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	330c      	adds	r3, #12
 8005374:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005378:	65ba      	str	r2, [r7, #88]	@ 0x58
 800537a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800537c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800537e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005380:	e841 2300 	strex	r3, r2, [r1]
 8005384:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005386:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005388:	2b00      	cmp	r3, #0
 800538a:	d1e3      	bne.n	8005354 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005390:	4618      	mov	r0, r3
 8005392:	f7fd fd8e 	bl	8002eb2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	2202      	movs	r2, #2
 800539a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80053a4:	b29b      	uxth	r3, r3
 80053a6:	1ad3      	subs	r3, r2, r3
 80053a8:	b29b      	uxth	r3, r3
 80053aa:	4619      	mov	r1, r3
 80053ac:	6878      	ldr	r0, [r7, #4]
 80053ae:	f000 f8cf 	bl	8005550 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80053b2:	e0b3      	b.n	800551c <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80053b8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80053bc:	429a      	cmp	r2, r3
 80053be:	f040 80ad 	bne.w	800551c <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053c6:	69db      	ldr	r3, [r3, #28]
 80053c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80053cc:	f040 80a6 	bne.w	800551c <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2202      	movs	r2, #2
 80053d4:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80053da:	4619      	mov	r1, r3
 80053dc:	6878      	ldr	r0, [r7, #4]
 80053de:	f000 f8b7 	bl	8005550 <HAL_UARTEx_RxEventCallback>
      return;
 80053e2:	e09b      	b.n	800551c <HAL_UART_IRQHandler+0x548>
 80053e4:	08005755 	.word	0x08005755
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80053f0:	b29b      	uxth	r3, r3
 80053f2:	1ad3      	subs	r3, r2, r3
 80053f4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80053fc:	b29b      	uxth	r3, r3
 80053fe:	2b00      	cmp	r3, #0
 8005400:	f000 808e 	beq.w	8005520 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8005404:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005408:	2b00      	cmp	r3, #0
 800540a:	f000 8089 	beq.w	8005520 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	330c      	adds	r3, #12
 8005414:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005416:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005418:	e853 3f00 	ldrex	r3, [r3]
 800541c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800541e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005420:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005424:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	330c      	adds	r3, #12
 800542e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005432:	647a      	str	r2, [r7, #68]	@ 0x44
 8005434:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005436:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005438:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800543a:	e841 2300 	strex	r3, r2, [r1]
 800543e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005440:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005442:	2b00      	cmp	r3, #0
 8005444:	d1e3      	bne.n	800540e <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	3314      	adds	r3, #20
 800544c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800544e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005450:	e853 3f00 	ldrex	r3, [r3]
 8005454:	623b      	str	r3, [r7, #32]
   return(result);
 8005456:	6a3b      	ldr	r3, [r7, #32]
 8005458:	f023 0301 	bic.w	r3, r3, #1
 800545c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	3314      	adds	r3, #20
 8005466:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800546a:	633a      	str	r2, [r7, #48]	@ 0x30
 800546c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800546e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005470:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005472:	e841 2300 	strex	r3, r2, [r1]
 8005476:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005478:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800547a:	2b00      	cmp	r3, #0
 800547c:	d1e3      	bne.n	8005446 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	2220      	movs	r2, #32
 8005482:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	2200      	movs	r2, #0
 800548a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	330c      	adds	r3, #12
 8005492:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005494:	693b      	ldr	r3, [r7, #16]
 8005496:	e853 3f00 	ldrex	r3, [r3]
 800549a:	60fb      	str	r3, [r7, #12]
   return(result);
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	f023 0310 	bic.w	r3, r3, #16
 80054a2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	330c      	adds	r3, #12
 80054ac:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80054b0:	61fa      	str	r2, [r7, #28]
 80054b2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054b4:	69b9      	ldr	r1, [r7, #24]
 80054b6:	69fa      	ldr	r2, [r7, #28]
 80054b8:	e841 2300 	strex	r3, r2, [r1]
 80054bc:	617b      	str	r3, [r7, #20]
   return(result);
 80054be:	697b      	ldr	r3, [r7, #20]
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d1e3      	bne.n	800548c <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	2202      	movs	r2, #2
 80054c8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80054ca:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80054ce:	4619      	mov	r1, r3
 80054d0:	6878      	ldr	r0, [r7, #4]
 80054d2:	f000 f83d 	bl	8005550 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80054d6:	e023      	b.n	8005520 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80054d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d009      	beq.n	80054f8 <HAL_UART_IRQHandler+0x524>
 80054e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80054e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d003      	beq.n	80054f8 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80054f0:	6878      	ldr	r0, [r7, #4]
 80054f2:	f000 f940 	bl	8005776 <UART_Transmit_IT>
    return;
 80054f6:	e014      	b.n	8005522 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80054f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005500:	2b00      	cmp	r3, #0
 8005502:	d00e      	beq.n	8005522 <HAL_UART_IRQHandler+0x54e>
 8005504:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005508:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800550c:	2b00      	cmp	r3, #0
 800550e:	d008      	beq.n	8005522 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8005510:	6878      	ldr	r0, [r7, #4]
 8005512:	f000 f980 	bl	8005816 <UART_EndTransmit_IT>
    return;
 8005516:	e004      	b.n	8005522 <HAL_UART_IRQHandler+0x54e>
    return;
 8005518:	bf00      	nop
 800551a:	e002      	b.n	8005522 <HAL_UART_IRQHandler+0x54e>
      return;
 800551c:	bf00      	nop
 800551e:	e000      	b.n	8005522 <HAL_UART_IRQHandler+0x54e>
      return;
 8005520:	bf00      	nop
  }
}
 8005522:	37e8      	adds	r7, #232	@ 0xe8
 8005524:	46bd      	mov	sp, r7
 8005526:	bd80      	pop	{r7, pc}

08005528 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005528:	b480      	push	{r7}
 800552a:	b083      	sub	sp, #12
 800552c:	af00      	add	r7, sp, #0
 800552e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005530:	bf00      	nop
 8005532:	370c      	adds	r7, #12
 8005534:	46bd      	mov	sp, r7
 8005536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800553a:	4770      	bx	lr

0800553c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800553c:	b480      	push	{r7}
 800553e:	b083      	sub	sp, #12
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005544:	bf00      	nop
 8005546:	370c      	adds	r7, #12
 8005548:	46bd      	mov	sp, r7
 800554a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554e:	4770      	bx	lr

08005550 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005550:	b480      	push	{r7}
 8005552:	b083      	sub	sp, #12
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]
 8005558:	460b      	mov	r3, r1
 800555a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800555c:	bf00      	nop
 800555e:	370c      	adds	r7, #12
 8005560:	46bd      	mov	sp, r7
 8005562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005566:	4770      	bx	lr

08005568 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005568:	b580      	push	{r7, lr}
 800556a:	b086      	sub	sp, #24
 800556c:	af00      	add	r7, sp, #0
 800556e:	60f8      	str	r0, [r7, #12]
 8005570:	60b9      	str	r1, [r7, #8]
 8005572:	603b      	str	r3, [r7, #0]
 8005574:	4613      	mov	r3, r2
 8005576:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005578:	e03b      	b.n	80055f2 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800557a:	6a3b      	ldr	r3, [r7, #32]
 800557c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005580:	d037      	beq.n	80055f2 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005582:	f7fc ff63 	bl	800244c <HAL_GetTick>
 8005586:	4602      	mov	r2, r0
 8005588:	683b      	ldr	r3, [r7, #0]
 800558a:	1ad3      	subs	r3, r2, r3
 800558c:	6a3a      	ldr	r2, [r7, #32]
 800558e:	429a      	cmp	r2, r3
 8005590:	d302      	bcc.n	8005598 <UART_WaitOnFlagUntilTimeout+0x30>
 8005592:	6a3b      	ldr	r3, [r7, #32]
 8005594:	2b00      	cmp	r3, #0
 8005596:	d101      	bne.n	800559c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005598:	2303      	movs	r3, #3
 800559a:	e03a      	b.n	8005612 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	68db      	ldr	r3, [r3, #12]
 80055a2:	f003 0304 	and.w	r3, r3, #4
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d023      	beq.n	80055f2 <UART_WaitOnFlagUntilTimeout+0x8a>
 80055aa:	68bb      	ldr	r3, [r7, #8]
 80055ac:	2b80      	cmp	r3, #128	@ 0x80
 80055ae:	d020      	beq.n	80055f2 <UART_WaitOnFlagUntilTimeout+0x8a>
 80055b0:	68bb      	ldr	r3, [r7, #8]
 80055b2:	2b40      	cmp	r3, #64	@ 0x40
 80055b4:	d01d      	beq.n	80055f2 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f003 0308 	and.w	r3, r3, #8
 80055c0:	2b08      	cmp	r3, #8
 80055c2:	d116      	bne.n	80055f2 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80055c4:	2300      	movs	r3, #0
 80055c6:	617b      	str	r3, [r7, #20]
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	617b      	str	r3, [r7, #20]
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	685b      	ldr	r3, [r3, #4]
 80055d6:	617b      	str	r3, [r7, #20]
 80055d8:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80055da:	68f8      	ldr	r0, [r7, #12]
 80055dc:	f000 f857 	bl	800568e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	2208      	movs	r2, #8
 80055e4:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	2200      	movs	r2, #0
 80055ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80055ee:	2301      	movs	r3, #1
 80055f0:	e00f      	b.n	8005612 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	681a      	ldr	r2, [r3, #0]
 80055f8:	68bb      	ldr	r3, [r7, #8]
 80055fa:	4013      	ands	r3, r2
 80055fc:	68ba      	ldr	r2, [r7, #8]
 80055fe:	429a      	cmp	r2, r3
 8005600:	bf0c      	ite	eq
 8005602:	2301      	moveq	r3, #1
 8005604:	2300      	movne	r3, #0
 8005606:	b2db      	uxtb	r3, r3
 8005608:	461a      	mov	r2, r3
 800560a:	79fb      	ldrb	r3, [r7, #7]
 800560c:	429a      	cmp	r2, r3
 800560e:	d0b4      	beq.n	800557a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005610:	2300      	movs	r3, #0
}
 8005612:	4618      	mov	r0, r3
 8005614:	3718      	adds	r7, #24
 8005616:	46bd      	mov	sp, r7
 8005618:	bd80      	pop	{r7, pc}

0800561a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800561a:	b480      	push	{r7}
 800561c:	b085      	sub	sp, #20
 800561e:	af00      	add	r7, sp, #0
 8005620:	60f8      	str	r0, [r7, #12]
 8005622:	60b9      	str	r1, [r7, #8]
 8005624:	4613      	mov	r3, r2
 8005626:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	68ba      	ldr	r2, [r7, #8]
 800562c:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	88fa      	ldrh	r2, [r7, #6]
 8005632:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	88fa      	ldrh	r2, [r7, #6]
 8005638:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	2200      	movs	r2, #0
 800563e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	2222      	movs	r2, #34	@ 0x22
 8005644:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	691b      	ldr	r3, [r3, #16]
 800564c:	2b00      	cmp	r3, #0
 800564e:	d007      	beq.n	8005660 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	68da      	ldr	r2, [r3, #12]
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800565e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	695a      	ldr	r2, [r3, #20]
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f042 0201 	orr.w	r2, r2, #1
 800566e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	68da      	ldr	r2, [r3, #12]
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f042 0220 	orr.w	r2, r2, #32
 800567e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005680:	2300      	movs	r3, #0
}
 8005682:	4618      	mov	r0, r3
 8005684:	3714      	adds	r7, #20
 8005686:	46bd      	mov	sp, r7
 8005688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568c:	4770      	bx	lr

0800568e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800568e:	b480      	push	{r7}
 8005690:	b095      	sub	sp, #84	@ 0x54
 8005692:	af00      	add	r7, sp, #0
 8005694:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	330c      	adds	r3, #12
 800569c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800569e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80056a0:	e853 3f00 	ldrex	r3, [r3]
 80056a4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80056a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056a8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80056ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	330c      	adds	r3, #12
 80056b4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80056b6:	643a      	str	r2, [r7, #64]	@ 0x40
 80056b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056ba:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80056bc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80056be:	e841 2300 	strex	r3, r2, [r1]
 80056c2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80056c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d1e5      	bne.n	8005696 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	3314      	adds	r3, #20
 80056d0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056d2:	6a3b      	ldr	r3, [r7, #32]
 80056d4:	e853 3f00 	ldrex	r3, [r3]
 80056d8:	61fb      	str	r3, [r7, #28]
   return(result);
 80056da:	69fb      	ldr	r3, [r7, #28]
 80056dc:	f023 0301 	bic.w	r3, r3, #1
 80056e0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	3314      	adds	r3, #20
 80056e8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80056ea:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80056ec:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056ee:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80056f0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80056f2:	e841 2300 	strex	r3, r2, [r1]
 80056f6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80056f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d1e5      	bne.n	80056ca <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005702:	2b01      	cmp	r3, #1
 8005704:	d119      	bne.n	800573a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	330c      	adds	r3, #12
 800570c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	e853 3f00 	ldrex	r3, [r3]
 8005714:	60bb      	str	r3, [r7, #8]
   return(result);
 8005716:	68bb      	ldr	r3, [r7, #8]
 8005718:	f023 0310 	bic.w	r3, r3, #16
 800571c:	647b      	str	r3, [r7, #68]	@ 0x44
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	330c      	adds	r3, #12
 8005724:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005726:	61ba      	str	r2, [r7, #24]
 8005728:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800572a:	6979      	ldr	r1, [r7, #20]
 800572c:	69ba      	ldr	r2, [r7, #24]
 800572e:	e841 2300 	strex	r3, r2, [r1]
 8005732:	613b      	str	r3, [r7, #16]
   return(result);
 8005734:	693b      	ldr	r3, [r7, #16]
 8005736:	2b00      	cmp	r3, #0
 8005738:	d1e5      	bne.n	8005706 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	2220      	movs	r2, #32
 800573e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	2200      	movs	r2, #0
 8005746:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005748:	bf00      	nop
 800574a:	3754      	adds	r7, #84	@ 0x54
 800574c:	46bd      	mov	sp, r7
 800574e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005752:	4770      	bx	lr

08005754 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005754:	b580      	push	{r7, lr}
 8005756:	b084      	sub	sp, #16
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005760:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	2200      	movs	r2, #0
 8005766:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005768:	68f8      	ldr	r0, [r7, #12]
 800576a:	f7ff fee7 	bl	800553c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800576e:	bf00      	nop
 8005770:	3710      	adds	r7, #16
 8005772:	46bd      	mov	sp, r7
 8005774:	bd80      	pop	{r7, pc}

08005776 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005776:	b480      	push	{r7}
 8005778:	b085      	sub	sp, #20
 800577a:	af00      	add	r7, sp, #0
 800577c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005784:	b2db      	uxtb	r3, r3
 8005786:	2b21      	cmp	r3, #33	@ 0x21
 8005788:	d13e      	bne.n	8005808 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	689b      	ldr	r3, [r3, #8]
 800578e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005792:	d114      	bne.n	80057be <UART_Transmit_IT+0x48>
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	691b      	ldr	r3, [r3, #16]
 8005798:	2b00      	cmp	r3, #0
 800579a:	d110      	bne.n	80057be <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	6a1b      	ldr	r3, [r3, #32]
 80057a0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	881b      	ldrh	r3, [r3, #0]
 80057a6:	461a      	mov	r2, r3
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80057b0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	6a1b      	ldr	r3, [r3, #32]
 80057b6:	1c9a      	adds	r2, r3, #2
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	621a      	str	r2, [r3, #32]
 80057bc:	e008      	b.n	80057d0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	6a1b      	ldr	r3, [r3, #32]
 80057c2:	1c59      	adds	r1, r3, #1
 80057c4:	687a      	ldr	r2, [r7, #4]
 80057c6:	6211      	str	r1, [r2, #32]
 80057c8:	781a      	ldrb	r2, [r3, #0]
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80057d4:	b29b      	uxth	r3, r3
 80057d6:	3b01      	subs	r3, #1
 80057d8:	b29b      	uxth	r3, r3
 80057da:	687a      	ldr	r2, [r7, #4]
 80057dc:	4619      	mov	r1, r3
 80057de:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d10f      	bne.n	8005804 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	68da      	ldr	r2, [r3, #12]
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80057f2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	68da      	ldr	r2, [r3, #12]
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005802:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005804:	2300      	movs	r3, #0
 8005806:	e000      	b.n	800580a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005808:	2302      	movs	r3, #2
  }
}
 800580a:	4618      	mov	r0, r3
 800580c:	3714      	adds	r7, #20
 800580e:	46bd      	mov	sp, r7
 8005810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005814:	4770      	bx	lr

08005816 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005816:	b580      	push	{r7, lr}
 8005818:	b082      	sub	sp, #8
 800581a:	af00      	add	r7, sp, #0
 800581c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	68da      	ldr	r2, [r3, #12]
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800582c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	2220      	movs	r2, #32
 8005832:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005836:	6878      	ldr	r0, [r7, #4]
 8005838:	f7ff fe76 	bl	8005528 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800583c:	2300      	movs	r3, #0
}
 800583e:	4618      	mov	r0, r3
 8005840:	3708      	adds	r7, #8
 8005842:	46bd      	mov	sp, r7
 8005844:	bd80      	pop	{r7, pc}

08005846 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005846:	b580      	push	{r7, lr}
 8005848:	b08c      	sub	sp, #48	@ 0x30
 800584a:	af00      	add	r7, sp, #0
 800584c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800584e:	2300      	movs	r3, #0
 8005850:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8005852:	2300      	movs	r3, #0
 8005854:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800585c:	b2db      	uxtb	r3, r3
 800585e:	2b22      	cmp	r3, #34	@ 0x22
 8005860:	f040 80aa 	bne.w	80059b8 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	689b      	ldr	r3, [r3, #8]
 8005868:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800586c:	d115      	bne.n	800589a <UART_Receive_IT+0x54>
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	691b      	ldr	r3, [r3, #16]
 8005872:	2b00      	cmp	r3, #0
 8005874:	d111      	bne.n	800589a <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800587a:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	685b      	ldr	r3, [r3, #4]
 8005882:	b29b      	uxth	r3, r3
 8005884:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005888:	b29a      	uxth	r2, r3
 800588a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800588c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005892:	1c9a      	adds	r2, r3, #2
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	629a      	str	r2, [r3, #40]	@ 0x28
 8005898:	e024      	b.n	80058e4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800589e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	689b      	ldr	r3, [r3, #8]
 80058a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80058a8:	d007      	beq.n	80058ba <UART_Receive_IT+0x74>
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	689b      	ldr	r3, [r3, #8]
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d10a      	bne.n	80058c8 <UART_Receive_IT+0x82>
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	691b      	ldr	r3, [r3, #16]
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d106      	bne.n	80058c8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	685b      	ldr	r3, [r3, #4]
 80058c0:	b2da      	uxtb	r2, r3
 80058c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058c4:	701a      	strb	r2, [r3, #0]
 80058c6:	e008      	b.n	80058da <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	685b      	ldr	r3, [r3, #4]
 80058ce:	b2db      	uxtb	r3, r3
 80058d0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80058d4:	b2da      	uxtb	r2, r3
 80058d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058d8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058de:	1c5a      	adds	r2, r3, #1
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80058e8:	b29b      	uxth	r3, r3
 80058ea:	3b01      	subs	r3, #1
 80058ec:	b29b      	uxth	r3, r3
 80058ee:	687a      	ldr	r2, [r7, #4]
 80058f0:	4619      	mov	r1, r3
 80058f2:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d15d      	bne.n	80059b4 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	68da      	ldr	r2, [r3, #12]
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f022 0220 	bic.w	r2, r2, #32
 8005906:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	68da      	ldr	r2, [r3, #12]
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005916:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	695a      	ldr	r2, [r3, #20]
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f022 0201 	bic.w	r2, r2, #1
 8005926:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2220      	movs	r2, #32
 800592c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2200      	movs	r2, #0
 8005934:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800593a:	2b01      	cmp	r3, #1
 800593c:	d135      	bne.n	80059aa <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	2200      	movs	r2, #0
 8005942:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	330c      	adds	r3, #12
 800594a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800594c:	697b      	ldr	r3, [r7, #20]
 800594e:	e853 3f00 	ldrex	r3, [r3]
 8005952:	613b      	str	r3, [r7, #16]
   return(result);
 8005954:	693b      	ldr	r3, [r7, #16]
 8005956:	f023 0310 	bic.w	r3, r3, #16
 800595a:	627b      	str	r3, [r7, #36]	@ 0x24
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	330c      	adds	r3, #12
 8005962:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005964:	623a      	str	r2, [r7, #32]
 8005966:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005968:	69f9      	ldr	r1, [r7, #28]
 800596a:	6a3a      	ldr	r2, [r7, #32]
 800596c:	e841 2300 	strex	r3, r2, [r1]
 8005970:	61bb      	str	r3, [r7, #24]
   return(result);
 8005972:	69bb      	ldr	r3, [r7, #24]
 8005974:	2b00      	cmp	r3, #0
 8005976:	d1e5      	bne.n	8005944 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f003 0310 	and.w	r3, r3, #16
 8005982:	2b10      	cmp	r3, #16
 8005984:	d10a      	bne.n	800599c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005986:	2300      	movs	r3, #0
 8005988:	60fb      	str	r3, [r7, #12]
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	60fb      	str	r3, [r7, #12]
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	685b      	ldr	r3, [r3, #4]
 8005998:	60fb      	str	r3, [r7, #12]
 800599a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80059a0:	4619      	mov	r1, r3
 80059a2:	6878      	ldr	r0, [r7, #4]
 80059a4:	f7ff fdd4 	bl	8005550 <HAL_UARTEx_RxEventCallback>
 80059a8:	e002      	b.n	80059b0 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80059aa:	6878      	ldr	r0, [r7, #4]
 80059ac:	f7fb fdce 	bl	800154c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80059b0:	2300      	movs	r3, #0
 80059b2:	e002      	b.n	80059ba <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80059b4:	2300      	movs	r3, #0
 80059b6:	e000      	b.n	80059ba <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80059b8:	2302      	movs	r3, #2
  }
}
 80059ba:	4618      	mov	r0, r3
 80059bc:	3730      	adds	r7, #48	@ 0x30
 80059be:	46bd      	mov	sp, r7
 80059c0:	bd80      	pop	{r7, pc}
	...

080059c4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80059c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80059c8:	b0c0      	sub	sp, #256	@ 0x100
 80059ca:	af00      	add	r7, sp, #0
 80059cc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80059d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	691b      	ldr	r3, [r3, #16]
 80059d8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80059dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059e0:	68d9      	ldr	r1, [r3, #12]
 80059e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059e6:	681a      	ldr	r2, [r3, #0]
 80059e8:	ea40 0301 	orr.w	r3, r0, r1
 80059ec:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80059ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059f2:	689a      	ldr	r2, [r3, #8]
 80059f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059f8:	691b      	ldr	r3, [r3, #16]
 80059fa:	431a      	orrs	r2, r3
 80059fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a00:	695b      	ldr	r3, [r3, #20]
 8005a02:	431a      	orrs	r2, r3
 8005a04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a08:	69db      	ldr	r3, [r3, #28]
 8005a0a:	4313      	orrs	r3, r2
 8005a0c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005a10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	68db      	ldr	r3, [r3, #12]
 8005a18:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005a1c:	f021 010c 	bic.w	r1, r1, #12
 8005a20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a24:	681a      	ldr	r2, [r3, #0]
 8005a26:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005a2a:	430b      	orrs	r3, r1
 8005a2c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005a2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	695b      	ldr	r3, [r3, #20]
 8005a36:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005a3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a3e:	6999      	ldr	r1, [r3, #24]
 8005a40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a44:	681a      	ldr	r2, [r3, #0]
 8005a46:	ea40 0301 	orr.w	r3, r0, r1
 8005a4a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005a4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a50:	681a      	ldr	r2, [r3, #0]
 8005a52:	4b8f      	ldr	r3, [pc, #572]	@ (8005c90 <UART_SetConfig+0x2cc>)
 8005a54:	429a      	cmp	r2, r3
 8005a56:	d005      	beq.n	8005a64 <UART_SetConfig+0xa0>
 8005a58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a5c:	681a      	ldr	r2, [r3, #0]
 8005a5e:	4b8d      	ldr	r3, [pc, #564]	@ (8005c94 <UART_SetConfig+0x2d0>)
 8005a60:	429a      	cmp	r2, r3
 8005a62:	d104      	bne.n	8005a6e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005a64:	f7fe f8f4 	bl	8003c50 <HAL_RCC_GetPCLK2Freq>
 8005a68:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005a6c:	e003      	b.n	8005a76 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005a6e:	f7fe f8db 	bl	8003c28 <HAL_RCC_GetPCLK1Freq>
 8005a72:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005a76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a7a:	69db      	ldr	r3, [r3, #28]
 8005a7c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005a80:	f040 810c 	bne.w	8005c9c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005a84:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005a88:	2200      	movs	r2, #0
 8005a8a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005a8e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005a92:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005a96:	4622      	mov	r2, r4
 8005a98:	462b      	mov	r3, r5
 8005a9a:	1891      	adds	r1, r2, r2
 8005a9c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005a9e:	415b      	adcs	r3, r3
 8005aa0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005aa2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005aa6:	4621      	mov	r1, r4
 8005aa8:	eb12 0801 	adds.w	r8, r2, r1
 8005aac:	4629      	mov	r1, r5
 8005aae:	eb43 0901 	adc.w	r9, r3, r1
 8005ab2:	f04f 0200 	mov.w	r2, #0
 8005ab6:	f04f 0300 	mov.w	r3, #0
 8005aba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005abe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005ac2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005ac6:	4690      	mov	r8, r2
 8005ac8:	4699      	mov	r9, r3
 8005aca:	4623      	mov	r3, r4
 8005acc:	eb18 0303 	adds.w	r3, r8, r3
 8005ad0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005ad4:	462b      	mov	r3, r5
 8005ad6:	eb49 0303 	adc.w	r3, r9, r3
 8005ada:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005ade:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ae2:	685b      	ldr	r3, [r3, #4]
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005aea:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005aee:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005af2:	460b      	mov	r3, r1
 8005af4:	18db      	adds	r3, r3, r3
 8005af6:	653b      	str	r3, [r7, #80]	@ 0x50
 8005af8:	4613      	mov	r3, r2
 8005afa:	eb42 0303 	adc.w	r3, r2, r3
 8005afe:	657b      	str	r3, [r7, #84]	@ 0x54
 8005b00:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005b04:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005b08:	f7fb f856 	bl	8000bb8 <__aeabi_uldivmod>
 8005b0c:	4602      	mov	r2, r0
 8005b0e:	460b      	mov	r3, r1
 8005b10:	4b61      	ldr	r3, [pc, #388]	@ (8005c98 <UART_SetConfig+0x2d4>)
 8005b12:	fba3 2302 	umull	r2, r3, r3, r2
 8005b16:	095b      	lsrs	r3, r3, #5
 8005b18:	011c      	lsls	r4, r3, #4
 8005b1a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005b1e:	2200      	movs	r2, #0
 8005b20:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005b24:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005b28:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005b2c:	4642      	mov	r2, r8
 8005b2e:	464b      	mov	r3, r9
 8005b30:	1891      	adds	r1, r2, r2
 8005b32:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005b34:	415b      	adcs	r3, r3
 8005b36:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005b38:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005b3c:	4641      	mov	r1, r8
 8005b3e:	eb12 0a01 	adds.w	sl, r2, r1
 8005b42:	4649      	mov	r1, r9
 8005b44:	eb43 0b01 	adc.w	fp, r3, r1
 8005b48:	f04f 0200 	mov.w	r2, #0
 8005b4c:	f04f 0300 	mov.w	r3, #0
 8005b50:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005b54:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005b58:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005b5c:	4692      	mov	sl, r2
 8005b5e:	469b      	mov	fp, r3
 8005b60:	4643      	mov	r3, r8
 8005b62:	eb1a 0303 	adds.w	r3, sl, r3
 8005b66:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005b6a:	464b      	mov	r3, r9
 8005b6c:	eb4b 0303 	adc.w	r3, fp, r3
 8005b70:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005b74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b78:	685b      	ldr	r3, [r3, #4]
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005b80:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005b84:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005b88:	460b      	mov	r3, r1
 8005b8a:	18db      	adds	r3, r3, r3
 8005b8c:	643b      	str	r3, [r7, #64]	@ 0x40
 8005b8e:	4613      	mov	r3, r2
 8005b90:	eb42 0303 	adc.w	r3, r2, r3
 8005b94:	647b      	str	r3, [r7, #68]	@ 0x44
 8005b96:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005b9a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005b9e:	f7fb f80b 	bl	8000bb8 <__aeabi_uldivmod>
 8005ba2:	4602      	mov	r2, r0
 8005ba4:	460b      	mov	r3, r1
 8005ba6:	4611      	mov	r1, r2
 8005ba8:	4b3b      	ldr	r3, [pc, #236]	@ (8005c98 <UART_SetConfig+0x2d4>)
 8005baa:	fba3 2301 	umull	r2, r3, r3, r1
 8005bae:	095b      	lsrs	r3, r3, #5
 8005bb0:	2264      	movs	r2, #100	@ 0x64
 8005bb2:	fb02 f303 	mul.w	r3, r2, r3
 8005bb6:	1acb      	subs	r3, r1, r3
 8005bb8:	00db      	lsls	r3, r3, #3
 8005bba:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005bbe:	4b36      	ldr	r3, [pc, #216]	@ (8005c98 <UART_SetConfig+0x2d4>)
 8005bc0:	fba3 2302 	umull	r2, r3, r3, r2
 8005bc4:	095b      	lsrs	r3, r3, #5
 8005bc6:	005b      	lsls	r3, r3, #1
 8005bc8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005bcc:	441c      	add	r4, r3
 8005bce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005bd8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005bdc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005be0:	4642      	mov	r2, r8
 8005be2:	464b      	mov	r3, r9
 8005be4:	1891      	adds	r1, r2, r2
 8005be6:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005be8:	415b      	adcs	r3, r3
 8005bea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005bec:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005bf0:	4641      	mov	r1, r8
 8005bf2:	1851      	adds	r1, r2, r1
 8005bf4:	6339      	str	r1, [r7, #48]	@ 0x30
 8005bf6:	4649      	mov	r1, r9
 8005bf8:	414b      	adcs	r3, r1
 8005bfa:	637b      	str	r3, [r7, #52]	@ 0x34
 8005bfc:	f04f 0200 	mov.w	r2, #0
 8005c00:	f04f 0300 	mov.w	r3, #0
 8005c04:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005c08:	4659      	mov	r1, fp
 8005c0a:	00cb      	lsls	r3, r1, #3
 8005c0c:	4651      	mov	r1, sl
 8005c0e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005c12:	4651      	mov	r1, sl
 8005c14:	00ca      	lsls	r2, r1, #3
 8005c16:	4610      	mov	r0, r2
 8005c18:	4619      	mov	r1, r3
 8005c1a:	4603      	mov	r3, r0
 8005c1c:	4642      	mov	r2, r8
 8005c1e:	189b      	adds	r3, r3, r2
 8005c20:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005c24:	464b      	mov	r3, r9
 8005c26:	460a      	mov	r2, r1
 8005c28:	eb42 0303 	adc.w	r3, r2, r3
 8005c2c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005c30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c34:	685b      	ldr	r3, [r3, #4]
 8005c36:	2200      	movs	r2, #0
 8005c38:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005c3c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005c40:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005c44:	460b      	mov	r3, r1
 8005c46:	18db      	adds	r3, r3, r3
 8005c48:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005c4a:	4613      	mov	r3, r2
 8005c4c:	eb42 0303 	adc.w	r3, r2, r3
 8005c50:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005c52:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005c56:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005c5a:	f7fa ffad 	bl	8000bb8 <__aeabi_uldivmod>
 8005c5e:	4602      	mov	r2, r0
 8005c60:	460b      	mov	r3, r1
 8005c62:	4b0d      	ldr	r3, [pc, #52]	@ (8005c98 <UART_SetConfig+0x2d4>)
 8005c64:	fba3 1302 	umull	r1, r3, r3, r2
 8005c68:	095b      	lsrs	r3, r3, #5
 8005c6a:	2164      	movs	r1, #100	@ 0x64
 8005c6c:	fb01 f303 	mul.w	r3, r1, r3
 8005c70:	1ad3      	subs	r3, r2, r3
 8005c72:	00db      	lsls	r3, r3, #3
 8005c74:	3332      	adds	r3, #50	@ 0x32
 8005c76:	4a08      	ldr	r2, [pc, #32]	@ (8005c98 <UART_SetConfig+0x2d4>)
 8005c78:	fba2 2303 	umull	r2, r3, r2, r3
 8005c7c:	095b      	lsrs	r3, r3, #5
 8005c7e:	f003 0207 	and.w	r2, r3, #7
 8005c82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	4422      	add	r2, r4
 8005c8a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005c8c:	e106      	b.n	8005e9c <UART_SetConfig+0x4d8>
 8005c8e:	bf00      	nop
 8005c90:	40011000 	.word	0x40011000
 8005c94:	40011400 	.word	0x40011400
 8005c98:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005c9c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005ca0:	2200      	movs	r2, #0
 8005ca2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005ca6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005caa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005cae:	4642      	mov	r2, r8
 8005cb0:	464b      	mov	r3, r9
 8005cb2:	1891      	adds	r1, r2, r2
 8005cb4:	6239      	str	r1, [r7, #32]
 8005cb6:	415b      	adcs	r3, r3
 8005cb8:	627b      	str	r3, [r7, #36]	@ 0x24
 8005cba:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005cbe:	4641      	mov	r1, r8
 8005cc0:	1854      	adds	r4, r2, r1
 8005cc2:	4649      	mov	r1, r9
 8005cc4:	eb43 0501 	adc.w	r5, r3, r1
 8005cc8:	f04f 0200 	mov.w	r2, #0
 8005ccc:	f04f 0300 	mov.w	r3, #0
 8005cd0:	00eb      	lsls	r3, r5, #3
 8005cd2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005cd6:	00e2      	lsls	r2, r4, #3
 8005cd8:	4614      	mov	r4, r2
 8005cda:	461d      	mov	r5, r3
 8005cdc:	4643      	mov	r3, r8
 8005cde:	18e3      	adds	r3, r4, r3
 8005ce0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005ce4:	464b      	mov	r3, r9
 8005ce6:	eb45 0303 	adc.w	r3, r5, r3
 8005cea:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005cee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005cf2:	685b      	ldr	r3, [r3, #4]
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005cfa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005cfe:	f04f 0200 	mov.w	r2, #0
 8005d02:	f04f 0300 	mov.w	r3, #0
 8005d06:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005d0a:	4629      	mov	r1, r5
 8005d0c:	008b      	lsls	r3, r1, #2
 8005d0e:	4621      	mov	r1, r4
 8005d10:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005d14:	4621      	mov	r1, r4
 8005d16:	008a      	lsls	r2, r1, #2
 8005d18:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005d1c:	f7fa ff4c 	bl	8000bb8 <__aeabi_uldivmod>
 8005d20:	4602      	mov	r2, r0
 8005d22:	460b      	mov	r3, r1
 8005d24:	4b60      	ldr	r3, [pc, #384]	@ (8005ea8 <UART_SetConfig+0x4e4>)
 8005d26:	fba3 2302 	umull	r2, r3, r3, r2
 8005d2a:	095b      	lsrs	r3, r3, #5
 8005d2c:	011c      	lsls	r4, r3, #4
 8005d2e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005d32:	2200      	movs	r2, #0
 8005d34:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005d38:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005d3c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005d40:	4642      	mov	r2, r8
 8005d42:	464b      	mov	r3, r9
 8005d44:	1891      	adds	r1, r2, r2
 8005d46:	61b9      	str	r1, [r7, #24]
 8005d48:	415b      	adcs	r3, r3
 8005d4a:	61fb      	str	r3, [r7, #28]
 8005d4c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005d50:	4641      	mov	r1, r8
 8005d52:	1851      	adds	r1, r2, r1
 8005d54:	6139      	str	r1, [r7, #16]
 8005d56:	4649      	mov	r1, r9
 8005d58:	414b      	adcs	r3, r1
 8005d5a:	617b      	str	r3, [r7, #20]
 8005d5c:	f04f 0200 	mov.w	r2, #0
 8005d60:	f04f 0300 	mov.w	r3, #0
 8005d64:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005d68:	4659      	mov	r1, fp
 8005d6a:	00cb      	lsls	r3, r1, #3
 8005d6c:	4651      	mov	r1, sl
 8005d6e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005d72:	4651      	mov	r1, sl
 8005d74:	00ca      	lsls	r2, r1, #3
 8005d76:	4610      	mov	r0, r2
 8005d78:	4619      	mov	r1, r3
 8005d7a:	4603      	mov	r3, r0
 8005d7c:	4642      	mov	r2, r8
 8005d7e:	189b      	adds	r3, r3, r2
 8005d80:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005d84:	464b      	mov	r3, r9
 8005d86:	460a      	mov	r2, r1
 8005d88:	eb42 0303 	adc.w	r3, r2, r3
 8005d8c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005d90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d94:	685b      	ldr	r3, [r3, #4]
 8005d96:	2200      	movs	r2, #0
 8005d98:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005d9a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005d9c:	f04f 0200 	mov.w	r2, #0
 8005da0:	f04f 0300 	mov.w	r3, #0
 8005da4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005da8:	4649      	mov	r1, r9
 8005daa:	008b      	lsls	r3, r1, #2
 8005dac:	4641      	mov	r1, r8
 8005dae:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005db2:	4641      	mov	r1, r8
 8005db4:	008a      	lsls	r2, r1, #2
 8005db6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005dba:	f7fa fefd 	bl	8000bb8 <__aeabi_uldivmod>
 8005dbe:	4602      	mov	r2, r0
 8005dc0:	460b      	mov	r3, r1
 8005dc2:	4611      	mov	r1, r2
 8005dc4:	4b38      	ldr	r3, [pc, #224]	@ (8005ea8 <UART_SetConfig+0x4e4>)
 8005dc6:	fba3 2301 	umull	r2, r3, r3, r1
 8005dca:	095b      	lsrs	r3, r3, #5
 8005dcc:	2264      	movs	r2, #100	@ 0x64
 8005dce:	fb02 f303 	mul.w	r3, r2, r3
 8005dd2:	1acb      	subs	r3, r1, r3
 8005dd4:	011b      	lsls	r3, r3, #4
 8005dd6:	3332      	adds	r3, #50	@ 0x32
 8005dd8:	4a33      	ldr	r2, [pc, #204]	@ (8005ea8 <UART_SetConfig+0x4e4>)
 8005dda:	fba2 2303 	umull	r2, r3, r2, r3
 8005dde:	095b      	lsrs	r3, r3, #5
 8005de0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005de4:	441c      	add	r4, r3
 8005de6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005dea:	2200      	movs	r2, #0
 8005dec:	673b      	str	r3, [r7, #112]	@ 0x70
 8005dee:	677a      	str	r2, [r7, #116]	@ 0x74
 8005df0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005df4:	4642      	mov	r2, r8
 8005df6:	464b      	mov	r3, r9
 8005df8:	1891      	adds	r1, r2, r2
 8005dfa:	60b9      	str	r1, [r7, #8]
 8005dfc:	415b      	adcs	r3, r3
 8005dfe:	60fb      	str	r3, [r7, #12]
 8005e00:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005e04:	4641      	mov	r1, r8
 8005e06:	1851      	adds	r1, r2, r1
 8005e08:	6039      	str	r1, [r7, #0]
 8005e0a:	4649      	mov	r1, r9
 8005e0c:	414b      	adcs	r3, r1
 8005e0e:	607b      	str	r3, [r7, #4]
 8005e10:	f04f 0200 	mov.w	r2, #0
 8005e14:	f04f 0300 	mov.w	r3, #0
 8005e18:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005e1c:	4659      	mov	r1, fp
 8005e1e:	00cb      	lsls	r3, r1, #3
 8005e20:	4651      	mov	r1, sl
 8005e22:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005e26:	4651      	mov	r1, sl
 8005e28:	00ca      	lsls	r2, r1, #3
 8005e2a:	4610      	mov	r0, r2
 8005e2c:	4619      	mov	r1, r3
 8005e2e:	4603      	mov	r3, r0
 8005e30:	4642      	mov	r2, r8
 8005e32:	189b      	adds	r3, r3, r2
 8005e34:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005e36:	464b      	mov	r3, r9
 8005e38:	460a      	mov	r2, r1
 8005e3a:	eb42 0303 	adc.w	r3, r2, r3
 8005e3e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005e40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e44:	685b      	ldr	r3, [r3, #4]
 8005e46:	2200      	movs	r2, #0
 8005e48:	663b      	str	r3, [r7, #96]	@ 0x60
 8005e4a:	667a      	str	r2, [r7, #100]	@ 0x64
 8005e4c:	f04f 0200 	mov.w	r2, #0
 8005e50:	f04f 0300 	mov.w	r3, #0
 8005e54:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005e58:	4649      	mov	r1, r9
 8005e5a:	008b      	lsls	r3, r1, #2
 8005e5c:	4641      	mov	r1, r8
 8005e5e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005e62:	4641      	mov	r1, r8
 8005e64:	008a      	lsls	r2, r1, #2
 8005e66:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005e6a:	f7fa fea5 	bl	8000bb8 <__aeabi_uldivmod>
 8005e6e:	4602      	mov	r2, r0
 8005e70:	460b      	mov	r3, r1
 8005e72:	4b0d      	ldr	r3, [pc, #52]	@ (8005ea8 <UART_SetConfig+0x4e4>)
 8005e74:	fba3 1302 	umull	r1, r3, r3, r2
 8005e78:	095b      	lsrs	r3, r3, #5
 8005e7a:	2164      	movs	r1, #100	@ 0x64
 8005e7c:	fb01 f303 	mul.w	r3, r1, r3
 8005e80:	1ad3      	subs	r3, r2, r3
 8005e82:	011b      	lsls	r3, r3, #4
 8005e84:	3332      	adds	r3, #50	@ 0x32
 8005e86:	4a08      	ldr	r2, [pc, #32]	@ (8005ea8 <UART_SetConfig+0x4e4>)
 8005e88:	fba2 2303 	umull	r2, r3, r2, r3
 8005e8c:	095b      	lsrs	r3, r3, #5
 8005e8e:	f003 020f 	and.w	r2, r3, #15
 8005e92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	4422      	add	r2, r4
 8005e9a:	609a      	str	r2, [r3, #8]
}
 8005e9c:	bf00      	nop
 8005e9e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005ea8:	51eb851f 	.word	0x51eb851f

08005eac <_strtoul_l.isra.0>:
 8005eac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005eb0:	4e34      	ldr	r6, [pc, #208]	@ (8005f84 <_strtoul_l.isra.0+0xd8>)
 8005eb2:	4686      	mov	lr, r0
 8005eb4:	460d      	mov	r5, r1
 8005eb6:	4628      	mov	r0, r5
 8005eb8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005ebc:	5d37      	ldrb	r7, [r6, r4]
 8005ebe:	f017 0708 	ands.w	r7, r7, #8
 8005ec2:	d1f8      	bne.n	8005eb6 <_strtoul_l.isra.0+0xa>
 8005ec4:	2c2d      	cmp	r4, #45	@ 0x2d
 8005ec6:	d110      	bne.n	8005eea <_strtoul_l.isra.0+0x3e>
 8005ec8:	782c      	ldrb	r4, [r5, #0]
 8005eca:	2701      	movs	r7, #1
 8005ecc:	1c85      	adds	r5, r0, #2
 8005ece:	f033 0010 	bics.w	r0, r3, #16
 8005ed2:	d115      	bne.n	8005f00 <_strtoul_l.isra.0+0x54>
 8005ed4:	2c30      	cmp	r4, #48	@ 0x30
 8005ed6:	d10d      	bne.n	8005ef4 <_strtoul_l.isra.0+0x48>
 8005ed8:	7828      	ldrb	r0, [r5, #0]
 8005eda:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8005ede:	2858      	cmp	r0, #88	@ 0x58
 8005ee0:	d108      	bne.n	8005ef4 <_strtoul_l.isra.0+0x48>
 8005ee2:	786c      	ldrb	r4, [r5, #1]
 8005ee4:	3502      	adds	r5, #2
 8005ee6:	2310      	movs	r3, #16
 8005ee8:	e00a      	b.n	8005f00 <_strtoul_l.isra.0+0x54>
 8005eea:	2c2b      	cmp	r4, #43	@ 0x2b
 8005eec:	bf04      	itt	eq
 8005eee:	782c      	ldrbeq	r4, [r5, #0]
 8005ef0:	1c85      	addeq	r5, r0, #2
 8005ef2:	e7ec      	b.n	8005ece <_strtoul_l.isra.0+0x22>
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d1f6      	bne.n	8005ee6 <_strtoul_l.isra.0+0x3a>
 8005ef8:	2c30      	cmp	r4, #48	@ 0x30
 8005efa:	bf14      	ite	ne
 8005efc:	230a      	movne	r3, #10
 8005efe:	2308      	moveq	r3, #8
 8005f00:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 8005f04:	2600      	movs	r6, #0
 8005f06:	fbb8 f8f3 	udiv	r8, r8, r3
 8005f0a:	fb03 f908 	mul.w	r9, r3, r8
 8005f0e:	ea6f 0909 	mvn.w	r9, r9
 8005f12:	4630      	mov	r0, r6
 8005f14:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8005f18:	f1bc 0f09 	cmp.w	ip, #9
 8005f1c:	d810      	bhi.n	8005f40 <_strtoul_l.isra.0+0x94>
 8005f1e:	4664      	mov	r4, ip
 8005f20:	42a3      	cmp	r3, r4
 8005f22:	dd1e      	ble.n	8005f62 <_strtoul_l.isra.0+0xb6>
 8005f24:	f1b6 3fff 	cmp.w	r6, #4294967295	@ 0xffffffff
 8005f28:	d007      	beq.n	8005f3a <_strtoul_l.isra.0+0x8e>
 8005f2a:	4580      	cmp	r8, r0
 8005f2c:	d316      	bcc.n	8005f5c <_strtoul_l.isra.0+0xb0>
 8005f2e:	d101      	bne.n	8005f34 <_strtoul_l.isra.0+0x88>
 8005f30:	45a1      	cmp	r9, r4
 8005f32:	db13      	blt.n	8005f5c <_strtoul_l.isra.0+0xb0>
 8005f34:	fb00 4003 	mla	r0, r0, r3, r4
 8005f38:	2601      	movs	r6, #1
 8005f3a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005f3e:	e7e9      	b.n	8005f14 <_strtoul_l.isra.0+0x68>
 8005f40:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8005f44:	f1bc 0f19 	cmp.w	ip, #25
 8005f48:	d801      	bhi.n	8005f4e <_strtoul_l.isra.0+0xa2>
 8005f4a:	3c37      	subs	r4, #55	@ 0x37
 8005f4c:	e7e8      	b.n	8005f20 <_strtoul_l.isra.0+0x74>
 8005f4e:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8005f52:	f1bc 0f19 	cmp.w	ip, #25
 8005f56:	d804      	bhi.n	8005f62 <_strtoul_l.isra.0+0xb6>
 8005f58:	3c57      	subs	r4, #87	@ 0x57
 8005f5a:	e7e1      	b.n	8005f20 <_strtoul_l.isra.0+0x74>
 8005f5c:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 8005f60:	e7eb      	b.n	8005f3a <_strtoul_l.isra.0+0x8e>
 8005f62:	1c73      	adds	r3, r6, #1
 8005f64:	d106      	bne.n	8005f74 <_strtoul_l.isra.0+0xc8>
 8005f66:	2322      	movs	r3, #34	@ 0x22
 8005f68:	f8ce 3000 	str.w	r3, [lr]
 8005f6c:	4630      	mov	r0, r6
 8005f6e:	b932      	cbnz	r2, 8005f7e <_strtoul_l.isra.0+0xd2>
 8005f70:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005f74:	b107      	cbz	r7, 8005f78 <_strtoul_l.isra.0+0xcc>
 8005f76:	4240      	negs	r0, r0
 8005f78:	2a00      	cmp	r2, #0
 8005f7a:	d0f9      	beq.n	8005f70 <_strtoul_l.isra.0+0xc4>
 8005f7c:	b106      	cbz	r6, 8005f80 <_strtoul_l.isra.0+0xd4>
 8005f7e:	1e69      	subs	r1, r5, #1
 8005f80:	6011      	str	r1, [r2, #0]
 8005f82:	e7f5      	b.n	8005f70 <_strtoul_l.isra.0+0xc4>
 8005f84:	08008fe5 	.word	0x08008fe5

08005f88 <strtoul>:
 8005f88:	4613      	mov	r3, r2
 8005f8a:	460a      	mov	r2, r1
 8005f8c:	4601      	mov	r1, r0
 8005f8e:	4802      	ldr	r0, [pc, #8]	@ (8005f98 <strtoul+0x10>)
 8005f90:	6800      	ldr	r0, [r0, #0]
 8005f92:	f7ff bf8b 	b.w	8005eac <_strtoul_l.isra.0>
 8005f96:	bf00      	nop
 8005f98:	20000018 	.word	0x20000018

08005f9c <__cvt>:
 8005f9c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005fa0:	ec57 6b10 	vmov	r6, r7, d0
 8005fa4:	2f00      	cmp	r7, #0
 8005fa6:	460c      	mov	r4, r1
 8005fa8:	4619      	mov	r1, r3
 8005faa:	463b      	mov	r3, r7
 8005fac:	bfbb      	ittet	lt
 8005fae:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005fb2:	461f      	movlt	r7, r3
 8005fb4:	2300      	movge	r3, #0
 8005fb6:	232d      	movlt	r3, #45	@ 0x2d
 8005fb8:	700b      	strb	r3, [r1, #0]
 8005fba:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005fbc:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005fc0:	4691      	mov	r9, r2
 8005fc2:	f023 0820 	bic.w	r8, r3, #32
 8005fc6:	bfbc      	itt	lt
 8005fc8:	4632      	movlt	r2, r6
 8005fca:	4616      	movlt	r6, r2
 8005fcc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005fd0:	d005      	beq.n	8005fde <__cvt+0x42>
 8005fd2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005fd6:	d100      	bne.n	8005fda <__cvt+0x3e>
 8005fd8:	3401      	adds	r4, #1
 8005fda:	2102      	movs	r1, #2
 8005fdc:	e000      	b.n	8005fe0 <__cvt+0x44>
 8005fde:	2103      	movs	r1, #3
 8005fe0:	ab03      	add	r3, sp, #12
 8005fe2:	9301      	str	r3, [sp, #4]
 8005fe4:	ab02      	add	r3, sp, #8
 8005fe6:	9300      	str	r3, [sp, #0]
 8005fe8:	ec47 6b10 	vmov	d0, r6, r7
 8005fec:	4653      	mov	r3, sl
 8005fee:	4622      	mov	r2, r4
 8005ff0:	f000 fe76 	bl	8006ce0 <_dtoa_r>
 8005ff4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005ff8:	4605      	mov	r5, r0
 8005ffa:	d119      	bne.n	8006030 <__cvt+0x94>
 8005ffc:	f019 0f01 	tst.w	r9, #1
 8006000:	d00e      	beq.n	8006020 <__cvt+0x84>
 8006002:	eb00 0904 	add.w	r9, r0, r4
 8006006:	2200      	movs	r2, #0
 8006008:	2300      	movs	r3, #0
 800600a:	4630      	mov	r0, r6
 800600c:	4639      	mov	r1, r7
 800600e:	f7fa fd63 	bl	8000ad8 <__aeabi_dcmpeq>
 8006012:	b108      	cbz	r0, 8006018 <__cvt+0x7c>
 8006014:	f8cd 900c 	str.w	r9, [sp, #12]
 8006018:	2230      	movs	r2, #48	@ 0x30
 800601a:	9b03      	ldr	r3, [sp, #12]
 800601c:	454b      	cmp	r3, r9
 800601e:	d31e      	bcc.n	800605e <__cvt+0xc2>
 8006020:	9b03      	ldr	r3, [sp, #12]
 8006022:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006024:	1b5b      	subs	r3, r3, r5
 8006026:	4628      	mov	r0, r5
 8006028:	6013      	str	r3, [r2, #0]
 800602a:	b004      	add	sp, #16
 800602c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006030:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006034:	eb00 0904 	add.w	r9, r0, r4
 8006038:	d1e5      	bne.n	8006006 <__cvt+0x6a>
 800603a:	7803      	ldrb	r3, [r0, #0]
 800603c:	2b30      	cmp	r3, #48	@ 0x30
 800603e:	d10a      	bne.n	8006056 <__cvt+0xba>
 8006040:	2200      	movs	r2, #0
 8006042:	2300      	movs	r3, #0
 8006044:	4630      	mov	r0, r6
 8006046:	4639      	mov	r1, r7
 8006048:	f7fa fd46 	bl	8000ad8 <__aeabi_dcmpeq>
 800604c:	b918      	cbnz	r0, 8006056 <__cvt+0xba>
 800604e:	f1c4 0401 	rsb	r4, r4, #1
 8006052:	f8ca 4000 	str.w	r4, [sl]
 8006056:	f8da 3000 	ldr.w	r3, [sl]
 800605a:	4499      	add	r9, r3
 800605c:	e7d3      	b.n	8006006 <__cvt+0x6a>
 800605e:	1c59      	adds	r1, r3, #1
 8006060:	9103      	str	r1, [sp, #12]
 8006062:	701a      	strb	r2, [r3, #0]
 8006064:	e7d9      	b.n	800601a <__cvt+0x7e>

08006066 <__exponent>:
 8006066:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006068:	2900      	cmp	r1, #0
 800606a:	bfba      	itte	lt
 800606c:	4249      	neglt	r1, r1
 800606e:	232d      	movlt	r3, #45	@ 0x2d
 8006070:	232b      	movge	r3, #43	@ 0x2b
 8006072:	2909      	cmp	r1, #9
 8006074:	7002      	strb	r2, [r0, #0]
 8006076:	7043      	strb	r3, [r0, #1]
 8006078:	dd29      	ble.n	80060ce <__exponent+0x68>
 800607a:	f10d 0307 	add.w	r3, sp, #7
 800607e:	461d      	mov	r5, r3
 8006080:	270a      	movs	r7, #10
 8006082:	461a      	mov	r2, r3
 8006084:	fbb1 f6f7 	udiv	r6, r1, r7
 8006088:	fb07 1416 	mls	r4, r7, r6, r1
 800608c:	3430      	adds	r4, #48	@ 0x30
 800608e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006092:	460c      	mov	r4, r1
 8006094:	2c63      	cmp	r4, #99	@ 0x63
 8006096:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800609a:	4631      	mov	r1, r6
 800609c:	dcf1      	bgt.n	8006082 <__exponent+0x1c>
 800609e:	3130      	adds	r1, #48	@ 0x30
 80060a0:	1e94      	subs	r4, r2, #2
 80060a2:	f803 1c01 	strb.w	r1, [r3, #-1]
 80060a6:	1c41      	adds	r1, r0, #1
 80060a8:	4623      	mov	r3, r4
 80060aa:	42ab      	cmp	r3, r5
 80060ac:	d30a      	bcc.n	80060c4 <__exponent+0x5e>
 80060ae:	f10d 0309 	add.w	r3, sp, #9
 80060b2:	1a9b      	subs	r3, r3, r2
 80060b4:	42ac      	cmp	r4, r5
 80060b6:	bf88      	it	hi
 80060b8:	2300      	movhi	r3, #0
 80060ba:	3302      	adds	r3, #2
 80060bc:	4403      	add	r3, r0
 80060be:	1a18      	subs	r0, r3, r0
 80060c0:	b003      	add	sp, #12
 80060c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80060c4:	f813 6b01 	ldrb.w	r6, [r3], #1
 80060c8:	f801 6f01 	strb.w	r6, [r1, #1]!
 80060cc:	e7ed      	b.n	80060aa <__exponent+0x44>
 80060ce:	2330      	movs	r3, #48	@ 0x30
 80060d0:	3130      	adds	r1, #48	@ 0x30
 80060d2:	7083      	strb	r3, [r0, #2]
 80060d4:	70c1      	strb	r1, [r0, #3]
 80060d6:	1d03      	adds	r3, r0, #4
 80060d8:	e7f1      	b.n	80060be <__exponent+0x58>
	...

080060dc <_printf_float>:
 80060dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060e0:	b08d      	sub	sp, #52	@ 0x34
 80060e2:	460c      	mov	r4, r1
 80060e4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80060e8:	4616      	mov	r6, r2
 80060ea:	461f      	mov	r7, r3
 80060ec:	4605      	mov	r5, r0
 80060ee:	f000 fcf5 	bl	8006adc <_localeconv_r>
 80060f2:	6803      	ldr	r3, [r0, #0]
 80060f4:	9304      	str	r3, [sp, #16]
 80060f6:	4618      	mov	r0, r3
 80060f8:	f7fa f8c2 	bl	8000280 <strlen>
 80060fc:	2300      	movs	r3, #0
 80060fe:	930a      	str	r3, [sp, #40]	@ 0x28
 8006100:	f8d8 3000 	ldr.w	r3, [r8]
 8006104:	9005      	str	r0, [sp, #20]
 8006106:	3307      	adds	r3, #7
 8006108:	f023 0307 	bic.w	r3, r3, #7
 800610c:	f103 0208 	add.w	r2, r3, #8
 8006110:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006114:	f8d4 b000 	ldr.w	fp, [r4]
 8006118:	f8c8 2000 	str.w	r2, [r8]
 800611c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006120:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006124:	9307      	str	r3, [sp, #28]
 8006126:	f8cd 8018 	str.w	r8, [sp, #24]
 800612a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800612e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006132:	4b9c      	ldr	r3, [pc, #624]	@ (80063a4 <_printf_float+0x2c8>)
 8006134:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006138:	f7fa fd00 	bl	8000b3c <__aeabi_dcmpun>
 800613c:	bb70      	cbnz	r0, 800619c <_printf_float+0xc0>
 800613e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006142:	4b98      	ldr	r3, [pc, #608]	@ (80063a4 <_printf_float+0x2c8>)
 8006144:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006148:	f7fa fcda 	bl	8000b00 <__aeabi_dcmple>
 800614c:	bb30      	cbnz	r0, 800619c <_printf_float+0xc0>
 800614e:	2200      	movs	r2, #0
 8006150:	2300      	movs	r3, #0
 8006152:	4640      	mov	r0, r8
 8006154:	4649      	mov	r1, r9
 8006156:	f7fa fcc9 	bl	8000aec <__aeabi_dcmplt>
 800615a:	b110      	cbz	r0, 8006162 <_printf_float+0x86>
 800615c:	232d      	movs	r3, #45	@ 0x2d
 800615e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006162:	4a91      	ldr	r2, [pc, #580]	@ (80063a8 <_printf_float+0x2cc>)
 8006164:	4b91      	ldr	r3, [pc, #580]	@ (80063ac <_printf_float+0x2d0>)
 8006166:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800616a:	bf8c      	ite	hi
 800616c:	4690      	movhi	r8, r2
 800616e:	4698      	movls	r8, r3
 8006170:	2303      	movs	r3, #3
 8006172:	6123      	str	r3, [r4, #16]
 8006174:	f02b 0304 	bic.w	r3, fp, #4
 8006178:	6023      	str	r3, [r4, #0]
 800617a:	f04f 0900 	mov.w	r9, #0
 800617e:	9700      	str	r7, [sp, #0]
 8006180:	4633      	mov	r3, r6
 8006182:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006184:	4621      	mov	r1, r4
 8006186:	4628      	mov	r0, r5
 8006188:	f000 f9d2 	bl	8006530 <_printf_common>
 800618c:	3001      	adds	r0, #1
 800618e:	f040 808d 	bne.w	80062ac <_printf_float+0x1d0>
 8006192:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006196:	b00d      	add	sp, #52	@ 0x34
 8006198:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800619c:	4642      	mov	r2, r8
 800619e:	464b      	mov	r3, r9
 80061a0:	4640      	mov	r0, r8
 80061a2:	4649      	mov	r1, r9
 80061a4:	f7fa fcca 	bl	8000b3c <__aeabi_dcmpun>
 80061a8:	b140      	cbz	r0, 80061bc <_printf_float+0xe0>
 80061aa:	464b      	mov	r3, r9
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	bfbc      	itt	lt
 80061b0:	232d      	movlt	r3, #45	@ 0x2d
 80061b2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80061b6:	4a7e      	ldr	r2, [pc, #504]	@ (80063b0 <_printf_float+0x2d4>)
 80061b8:	4b7e      	ldr	r3, [pc, #504]	@ (80063b4 <_printf_float+0x2d8>)
 80061ba:	e7d4      	b.n	8006166 <_printf_float+0x8a>
 80061bc:	6863      	ldr	r3, [r4, #4]
 80061be:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80061c2:	9206      	str	r2, [sp, #24]
 80061c4:	1c5a      	adds	r2, r3, #1
 80061c6:	d13b      	bne.n	8006240 <_printf_float+0x164>
 80061c8:	2306      	movs	r3, #6
 80061ca:	6063      	str	r3, [r4, #4]
 80061cc:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80061d0:	2300      	movs	r3, #0
 80061d2:	6022      	str	r2, [r4, #0]
 80061d4:	9303      	str	r3, [sp, #12]
 80061d6:	ab0a      	add	r3, sp, #40	@ 0x28
 80061d8:	e9cd a301 	strd	sl, r3, [sp, #4]
 80061dc:	ab09      	add	r3, sp, #36	@ 0x24
 80061de:	9300      	str	r3, [sp, #0]
 80061e0:	6861      	ldr	r1, [r4, #4]
 80061e2:	ec49 8b10 	vmov	d0, r8, r9
 80061e6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80061ea:	4628      	mov	r0, r5
 80061ec:	f7ff fed6 	bl	8005f9c <__cvt>
 80061f0:	9b06      	ldr	r3, [sp, #24]
 80061f2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80061f4:	2b47      	cmp	r3, #71	@ 0x47
 80061f6:	4680      	mov	r8, r0
 80061f8:	d129      	bne.n	800624e <_printf_float+0x172>
 80061fa:	1cc8      	adds	r0, r1, #3
 80061fc:	db02      	blt.n	8006204 <_printf_float+0x128>
 80061fe:	6863      	ldr	r3, [r4, #4]
 8006200:	4299      	cmp	r1, r3
 8006202:	dd41      	ble.n	8006288 <_printf_float+0x1ac>
 8006204:	f1aa 0a02 	sub.w	sl, sl, #2
 8006208:	fa5f fa8a 	uxtb.w	sl, sl
 800620c:	3901      	subs	r1, #1
 800620e:	4652      	mov	r2, sl
 8006210:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006214:	9109      	str	r1, [sp, #36]	@ 0x24
 8006216:	f7ff ff26 	bl	8006066 <__exponent>
 800621a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800621c:	1813      	adds	r3, r2, r0
 800621e:	2a01      	cmp	r2, #1
 8006220:	4681      	mov	r9, r0
 8006222:	6123      	str	r3, [r4, #16]
 8006224:	dc02      	bgt.n	800622c <_printf_float+0x150>
 8006226:	6822      	ldr	r2, [r4, #0]
 8006228:	07d2      	lsls	r2, r2, #31
 800622a:	d501      	bpl.n	8006230 <_printf_float+0x154>
 800622c:	3301      	adds	r3, #1
 800622e:	6123      	str	r3, [r4, #16]
 8006230:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006234:	2b00      	cmp	r3, #0
 8006236:	d0a2      	beq.n	800617e <_printf_float+0xa2>
 8006238:	232d      	movs	r3, #45	@ 0x2d
 800623a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800623e:	e79e      	b.n	800617e <_printf_float+0xa2>
 8006240:	9a06      	ldr	r2, [sp, #24]
 8006242:	2a47      	cmp	r2, #71	@ 0x47
 8006244:	d1c2      	bne.n	80061cc <_printf_float+0xf0>
 8006246:	2b00      	cmp	r3, #0
 8006248:	d1c0      	bne.n	80061cc <_printf_float+0xf0>
 800624a:	2301      	movs	r3, #1
 800624c:	e7bd      	b.n	80061ca <_printf_float+0xee>
 800624e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006252:	d9db      	bls.n	800620c <_printf_float+0x130>
 8006254:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006258:	d118      	bne.n	800628c <_printf_float+0x1b0>
 800625a:	2900      	cmp	r1, #0
 800625c:	6863      	ldr	r3, [r4, #4]
 800625e:	dd0b      	ble.n	8006278 <_printf_float+0x19c>
 8006260:	6121      	str	r1, [r4, #16]
 8006262:	b913      	cbnz	r3, 800626a <_printf_float+0x18e>
 8006264:	6822      	ldr	r2, [r4, #0]
 8006266:	07d0      	lsls	r0, r2, #31
 8006268:	d502      	bpl.n	8006270 <_printf_float+0x194>
 800626a:	3301      	adds	r3, #1
 800626c:	440b      	add	r3, r1
 800626e:	6123      	str	r3, [r4, #16]
 8006270:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006272:	f04f 0900 	mov.w	r9, #0
 8006276:	e7db      	b.n	8006230 <_printf_float+0x154>
 8006278:	b913      	cbnz	r3, 8006280 <_printf_float+0x1a4>
 800627a:	6822      	ldr	r2, [r4, #0]
 800627c:	07d2      	lsls	r2, r2, #31
 800627e:	d501      	bpl.n	8006284 <_printf_float+0x1a8>
 8006280:	3302      	adds	r3, #2
 8006282:	e7f4      	b.n	800626e <_printf_float+0x192>
 8006284:	2301      	movs	r3, #1
 8006286:	e7f2      	b.n	800626e <_printf_float+0x192>
 8006288:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800628c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800628e:	4299      	cmp	r1, r3
 8006290:	db05      	blt.n	800629e <_printf_float+0x1c2>
 8006292:	6823      	ldr	r3, [r4, #0]
 8006294:	6121      	str	r1, [r4, #16]
 8006296:	07d8      	lsls	r0, r3, #31
 8006298:	d5ea      	bpl.n	8006270 <_printf_float+0x194>
 800629a:	1c4b      	adds	r3, r1, #1
 800629c:	e7e7      	b.n	800626e <_printf_float+0x192>
 800629e:	2900      	cmp	r1, #0
 80062a0:	bfd4      	ite	le
 80062a2:	f1c1 0202 	rsble	r2, r1, #2
 80062a6:	2201      	movgt	r2, #1
 80062a8:	4413      	add	r3, r2
 80062aa:	e7e0      	b.n	800626e <_printf_float+0x192>
 80062ac:	6823      	ldr	r3, [r4, #0]
 80062ae:	055a      	lsls	r2, r3, #21
 80062b0:	d407      	bmi.n	80062c2 <_printf_float+0x1e6>
 80062b2:	6923      	ldr	r3, [r4, #16]
 80062b4:	4642      	mov	r2, r8
 80062b6:	4631      	mov	r1, r6
 80062b8:	4628      	mov	r0, r5
 80062ba:	47b8      	blx	r7
 80062bc:	3001      	adds	r0, #1
 80062be:	d12b      	bne.n	8006318 <_printf_float+0x23c>
 80062c0:	e767      	b.n	8006192 <_printf_float+0xb6>
 80062c2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80062c6:	f240 80dd 	bls.w	8006484 <_printf_float+0x3a8>
 80062ca:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80062ce:	2200      	movs	r2, #0
 80062d0:	2300      	movs	r3, #0
 80062d2:	f7fa fc01 	bl	8000ad8 <__aeabi_dcmpeq>
 80062d6:	2800      	cmp	r0, #0
 80062d8:	d033      	beq.n	8006342 <_printf_float+0x266>
 80062da:	4a37      	ldr	r2, [pc, #220]	@ (80063b8 <_printf_float+0x2dc>)
 80062dc:	2301      	movs	r3, #1
 80062de:	4631      	mov	r1, r6
 80062e0:	4628      	mov	r0, r5
 80062e2:	47b8      	blx	r7
 80062e4:	3001      	adds	r0, #1
 80062e6:	f43f af54 	beq.w	8006192 <_printf_float+0xb6>
 80062ea:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80062ee:	4543      	cmp	r3, r8
 80062f0:	db02      	blt.n	80062f8 <_printf_float+0x21c>
 80062f2:	6823      	ldr	r3, [r4, #0]
 80062f4:	07d8      	lsls	r0, r3, #31
 80062f6:	d50f      	bpl.n	8006318 <_printf_float+0x23c>
 80062f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80062fc:	4631      	mov	r1, r6
 80062fe:	4628      	mov	r0, r5
 8006300:	47b8      	blx	r7
 8006302:	3001      	adds	r0, #1
 8006304:	f43f af45 	beq.w	8006192 <_printf_float+0xb6>
 8006308:	f04f 0900 	mov.w	r9, #0
 800630c:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8006310:	f104 0a1a 	add.w	sl, r4, #26
 8006314:	45c8      	cmp	r8, r9
 8006316:	dc09      	bgt.n	800632c <_printf_float+0x250>
 8006318:	6823      	ldr	r3, [r4, #0]
 800631a:	079b      	lsls	r3, r3, #30
 800631c:	f100 8103 	bmi.w	8006526 <_printf_float+0x44a>
 8006320:	68e0      	ldr	r0, [r4, #12]
 8006322:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006324:	4298      	cmp	r0, r3
 8006326:	bfb8      	it	lt
 8006328:	4618      	movlt	r0, r3
 800632a:	e734      	b.n	8006196 <_printf_float+0xba>
 800632c:	2301      	movs	r3, #1
 800632e:	4652      	mov	r2, sl
 8006330:	4631      	mov	r1, r6
 8006332:	4628      	mov	r0, r5
 8006334:	47b8      	blx	r7
 8006336:	3001      	adds	r0, #1
 8006338:	f43f af2b 	beq.w	8006192 <_printf_float+0xb6>
 800633c:	f109 0901 	add.w	r9, r9, #1
 8006340:	e7e8      	b.n	8006314 <_printf_float+0x238>
 8006342:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006344:	2b00      	cmp	r3, #0
 8006346:	dc39      	bgt.n	80063bc <_printf_float+0x2e0>
 8006348:	4a1b      	ldr	r2, [pc, #108]	@ (80063b8 <_printf_float+0x2dc>)
 800634a:	2301      	movs	r3, #1
 800634c:	4631      	mov	r1, r6
 800634e:	4628      	mov	r0, r5
 8006350:	47b8      	blx	r7
 8006352:	3001      	adds	r0, #1
 8006354:	f43f af1d 	beq.w	8006192 <_printf_float+0xb6>
 8006358:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800635c:	ea59 0303 	orrs.w	r3, r9, r3
 8006360:	d102      	bne.n	8006368 <_printf_float+0x28c>
 8006362:	6823      	ldr	r3, [r4, #0]
 8006364:	07d9      	lsls	r1, r3, #31
 8006366:	d5d7      	bpl.n	8006318 <_printf_float+0x23c>
 8006368:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800636c:	4631      	mov	r1, r6
 800636e:	4628      	mov	r0, r5
 8006370:	47b8      	blx	r7
 8006372:	3001      	adds	r0, #1
 8006374:	f43f af0d 	beq.w	8006192 <_printf_float+0xb6>
 8006378:	f04f 0a00 	mov.w	sl, #0
 800637c:	f104 0b1a 	add.w	fp, r4, #26
 8006380:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006382:	425b      	negs	r3, r3
 8006384:	4553      	cmp	r3, sl
 8006386:	dc01      	bgt.n	800638c <_printf_float+0x2b0>
 8006388:	464b      	mov	r3, r9
 800638a:	e793      	b.n	80062b4 <_printf_float+0x1d8>
 800638c:	2301      	movs	r3, #1
 800638e:	465a      	mov	r2, fp
 8006390:	4631      	mov	r1, r6
 8006392:	4628      	mov	r0, r5
 8006394:	47b8      	blx	r7
 8006396:	3001      	adds	r0, #1
 8006398:	f43f aefb 	beq.w	8006192 <_printf_float+0xb6>
 800639c:	f10a 0a01 	add.w	sl, sl, #1
 80063a0:	e7ee      	b.n	8006380 <_printf_float+0x2a4>
 80063a2:	bf00      	nop
 80063a4:	7fefffff 	.word	0x7fefffff
 80063a8:	080090e9 	.word	0x080090e9
 80063ac:	080090e5 	.word	0x080090e5
 80063b0:	080090f1 	.word	0x080090f1
 80063b4:	080090ed 	.word	0x080090ed
 80063b8:	080090f5 	.word	0x080090f5
 80063bc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80063be:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80063c2:	4553      	cmp	r3, sl
 80063c4:	bfa8      	it	ge
 80063c6:	4653      	movge	r3, sl
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	4699      	mov	r9, r3
 80063cc:	dc36      	bgt.n	800643c <_printf_float+0x360>
 80063ce:	f04f 0b00 	mov.w	fp, #0
 80063d2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80063d6:	f104 021a 	add.w	r2, r4, #26
 80063da:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80063dc:	9306      	str	r3, [sp, #24]
 80063de:	eba3 0309 	sub.w	r3, r3, r9
 80063e2:	455b      	cmp	r3, fp
 80063e4:	dc31      	bgt.n	800644a <_printf_float+0x36e>
 80063e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80063e8:	459a      	cmp	sl, r3
 80063ea:	dc3a      	bgt.n	8006462 <_printf_float+0x386>
 80063ec:	6823      	ldr	r3, [r4, #0]
 80063ee:	07da      	lsls	r2, r3, #31
 80063f0:	d437      	bmi.n	8006462 <_printf_float+0x386>
 80063f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80063f4:	ebaa 0903 	sub.w	r9, sl, r3
 80063f8:	9b06      	ldr	r3, [sp, #24]
 80063fa:	ebaa 0303 	sub.w	r3, sl, r3
 80063fe:	4599      	cmp	r9, r3
 8006400:	bfa8      	it	ge
 8006402:	4699      	movge	r9, r3
 8006404:	f1b9 0f00 	cmp.w	r9, #0
 8006408:	dc33      	bgt.n	8006472 <_printf_float+0x396>
 800640a:	f04f 0800 	mov.w	r8, #0
 800640e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006412:	f104 0b1a 	add.w	fp, r4, #26
 8006416:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006418:	ebaa 0303 	sub.w	r3, sl, r3
 800641c:	eba3 0309 	sub.w	r3, r3, r9
 8006420:	4543      	cmp	r3, r8
 8006422:	f77f af79 	ble.w	8006318 <_printf_float+0x23c>
 8006426:	2301      	movs	r3, #1
 8006428:	465a      	mov	r2, fp
 800642a:	4631      	mov	r1, r6
 800642c:	4628      	mov	r0, r5
 800642e:	47b8      	blx	r7
 8006430:	3001      	adds	r0, #1
 8006432:	f43f aeae 	beq.w	8006192 <_printf_float+0xb6>
 8006436:	f108 0801 	add.w	r8, r8, #1
 800643a:	e7ec      	b.n	8006416 <_printf_float+0x33a>
 800643c:	4642      	mov	r2, r8
 800643e:	4631      	mov	r1, r6
 8006440:	4628      	mov	r0, r5
 8006442:	47b8      	blx	r7
 8006444:	3001      	adds	r0, #1
 8006446:	d1c2      	bne.n	80063ce <_printf_float+0x2f2>
 8006448:	e6a3      	b.n	8006192 <_printf_float+0xb6>
 800644a:	2301      	movs	r3, #1
 800644c:	4631      	mov	r1, r6
 800644e:	4628      	mov	r0, r5
 8006450:	9206      	str	r2, [sp, #24]
 8006452:	47b8      	blx	r7
 8006454:	3001      	adds	r0, #1
 8006456:	f43f ae9c 	beq.w	8006192 <_printf_float+0xb6>
 800645a:	9a06      	ldr	r2, [sp, #24]
 800645c:	f10b 0b01 	add.w	fp, fp, #1
 8006460:	e7bb      	b.n	80063da <_printf_float+0x2fe>
 8006462:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006466:	4631      	mov	r1, r6
 8006468:	4628      	mov	r0, r5
 800646a:	47b8      	blx	r7
 800646c:	3001      	adds	r0, #1
 800646e:	d1c0      	bne.n	80063f2 <_printf_float+0x316>
 8006470:	e68f      	b.n	8006192 <_printf_float+0xb6>
 8006472:	9a06      	ldr	r2, [sp, #24]
 8006474:	464b      	mov	r3, r9
 8006476:	4442      	add	r2, r8
 8006478:	4631      	mov	r1, r6
 800647a:	4628      	mov	r0, r5
 800647c:	47b8      	blx	r7
 800647e:	3001      	adds	r0, #1
 8006480:	d1c3      	bne.n	800640a <_printf_float+0x32e>
 8006482:	e686      	b.n	8006192 <_printf_float+0xb6>
 8006484:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006488:	f1ba 0f01 	cmp.w	sl, #1
 800648c:	dc01      	bgt.n	8006492 <_printf_float+0x3b6>
 800648e:	07db      	lsls	r3, r3, #31
 8006490:	d536      	bpl.n	8006500 <_printf_float+0x424>
 8006492:	2301      	movs	r3, #1
 8006494:	4642      	mov	r2, r8
 8006496:	4631      	mov	r1, r6
 8006498:	4628      	mov	r0, r5
 800649a:	47b8      	blx	r7
 800649c:	3001      	adds	r0, #1
 800649e:	f43f ae78 	beq.w	8006192 <_printf_float+0xb6>
 80064a2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80064a6:	4631      	mov	r1, r6
 80064a8:	4628      	mov	r0, r5
 80064aa:	47b8      	blx	r7
 80064ac:	3001      	adds	r0, #1
 80064ae:	f43f ae70 	beq.w	8006192 <_printf_float+0xb6>
 80064b2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80064b6:	2200      	movs	r2, #0
 80064b8:	2300      	movs	r3, #0
 80064ba:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 80064be:	f7fa fb0b 	bl	8000ad8 <__aeabi_dcmpeq>
 80064c2:	b9c0      	cbnz	r0, 80064f6 <_printf_float+0x41a>
 80064c4:	4653      	mov	r3, sl
 80064c6:	f108 0201 	add.w	r2, r8, #1
 80064ca:	4631      	mov	r1, r6
 80064cc:	4628      	mov	r0, r5
 80064ce:	47b8      	blx	r7
 80064d0:	3001      	adds	r0, #1
 80064d2:	d10c      	bne.n	80064ee <_printf_float+0x412>
 80064d4:	e65d      	b.n	8006192 <_printf_float+0xb6>
 80064d6:	2301      	movs	r3, #1
 80064d8:	465a      	mov	r2, fp
 80064da:	4631      	mov	r1, r6
 80064dc:	4628      	mov	r0, r5
 80064de:	47b8      	blx	r7
 80064e0:	3001      	adds	r0, #1
 80064e2:	f43f ae56 	beq.w	8006192 <_printf_float+0xb6>
 80064e6:	f108 0801 	add.w	r8, r8, #1
 80064ea:	45d0      	cmp	r8, sl
 80064ec:	dbf3      	blt.n	80064d6 <_printf_float+0x3fa>
 80064ee:	464b      	mov	r3, r9
 80064f0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80064f4:	e6df      	b.n	80062b6 <_printf_float+0x1da>
 80064f6:	f04f 0800 	mov.w	r8, #0
 80064fa:	f104 0b1a 	add.w	fp, r4, #26
 80064fe:	e7f4      	b.n	80064ea <_printf_float+0x40e>
 8006500:	2301      	movs	r3, #1
 8006502:	4642      	mov	r2, r8
 8006504:	e7e1      	b.n	80064ca <_printf_float+0x3ee>
 8006506:	2301      	movs	r3, #1
 8006508:	464a      	mov	r2, r9
 800650a:	4631      	mov	r1, r6
 800650c:	4628      	mov	r0, r5
 800650e:	47b8      	blx	r7
 8006510:	3001      	adds	r0, #1
 8006512:	f43f ae3e 	beq.w	8006192 <_printf_float+0xb6>
 8006516:	f108 0801 	add.w	r8, r8, #1
 800651a:	68e3      	ldr	r3, [r4, #12]
 800651c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800651e:	1a5b      	subs	r3, r3, r1
 8006520:	4543      	cmp	r3, r8
 8006522:	dcf0      	bgt.n	8006506 <_printf_float+0x42a>
 8006524:	e6fc      	b.n	8006320 <_printf_float+0x244>
 8006526:	f04f 0800 	mov.w	r8, #0
 800652a:	f104 0919 	add.w	r9, r4, #25
 800652e:	e7f4      	b.n	800651a <_printf_float+0x43e>

08006530 <_printf_common>:
 8006530:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006534:	4616      	mov	r6, r2
 8006536:	4698      	mov	r8, r3
 8006538:	688a      	ldr	r2, [r1, #8]
 800653a:	690b      	ldr	r3, [r1, #16]
 800653c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006540:	4293      	cmp	r3, r2
 8006542:	bfb8      	it	lt
 8006544:	4613      	movlt	r3, r2
 8006546:	6033      	str	r3, [r6, #0]
 8006548:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800654c:	4607      	mov	r7, r0
 800654e:	460c      	mov	r4, r1
 8006550:	b10a      	cbz	r2, 8006556 <_printf_common+0x26>
 8006552:	3301      	adds	r3, #1
 8006554:	6033      	str	r3, [r6, #0]
 8006556:	6823      	ldr	r3, [r4, #0]
 8006558:	0699      	lsls	r1, r3, #26
 800655a:	bf42      	ittt	mi
 800655c:	6833      	ldrmi	r3, [r6, #0]
 800655e:	3302      	addmi	r3, #2
 8006560:	6033      	strmi	r3, [r6, #0]
 8006562:	6825      	ldr	r5, [r4, #0]
 8006564:	f015 0506 	ands.w	r5, r5, #6
 8006568:	d106      	bne.n	8006578 <_printf_common+0x48>
 800656a:	f104 0a19 	add.w	sl, r4, #25
 800656e:	68e3      	ldr	r3, [r4, #12]
 8006570:	6832      	ldr	r2, [r6, #0]
 8006572:	1a9b      	subs	r3, r3, r2
 8006574:	42ab      	cmp	r3, r5
 8006576:	dc26      	bgt.n	80065c6 <_printf_common+0x96>
 8006578:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800657c:	6822      	ldr	r2, [r4, #0]
 800657e:	3b00      	subs	r3, #0
 8006580:	bf18      	it	ne
 8006582:	2301      	movne	r3, #1
 8006584:	0692      	lsls	r2, r2, #26
 8006586:	d42b      	bmi.n	80065e0 <_printf_common+0xb0>
 8006588:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800658c:	4641      	mov	r1, r8
 800658e:	4638      	mov	r0, r7
 8006590:	47c8      	blx	r9
 8006592:	3001      	adds	r0, #1
 8006594:	d01e      	beq.n	80065d4 <_printf_common+0xa4>
 8006596:	6823      	ldr	r3, [r4, #0]
 8006598:	6922      	ldr	r2, [r4, #16]
 800659a:	f003 0306 	and.w	r3, r3, #6
 800659e:	2b04      	cmp	r3, #4
 80065a0:	bf02      	ittt	eq
 80065a2:	68e5      	ldreq	r5, [r4, #12]
 80065a4:	6833      	ldreq	r3, [r6, #0]
 80065a6:	1aed      	subeq	r5, r5, r3
 80065a8:	68a3      	ldr	r3, [r4, #8]
 80065aa:	bf0c      	ite	eq
 80065ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80065b0:	2500      	movne	r5, #0
 80065b2:	4293      	cmp	r3, r2
 80065b4:	bfc4      	itt	gt
 80065b6:	1a9b      	subgt	r3, r3, r2
 80065b8:	18ed      	addgt	r5, r5, r3
 80065ba:	2600      	movs	r6, #0
 80065bc:	341a      	adds	r4, #26
 80065be:	42b5      	cmp	r5, r6
 80065c0:	d11a      	bne.n	80065f8 <_printf_common+0xc8>
 80065c2:	2000      	movs	r0, #0
 80065c4:	e008      	b.n	80065d8 <_printf_common+0xa8>
 80065c6:	2301      	movs	r3, #1
 80065c8:	4652      	mov	r2, sl
 80065ca:	4641      	mov	r1, r8
 80065cc:	4638      	mov	r0, r7
 80065ce:	47c8      	blx	r9
 80065d0:	3001      	adds	r0, #1
 80065d2:	d103      	bne.n	80065dc <_printf_common+0xac>
 80065d4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80065d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065dc:	3501      	adds	r5, #1
 80065de:	e7c6      	b.n	800656e <_printf_common+0x3e>
 80065e0:	18e1      	adds	r1, r4, r3
 80065e2:	1c5a      	adds	r2, r3, #1
 80065e4:	2030      	movs	r0, #48	@ 0x30
 80065e6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80065ea:	4422      	add	r2, r4
 80065ec:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80065f0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80065f4:	3302      	adds	r3, #2
 80065f6:	e7c7      	b.n	8006588 <_printf_common+0x58>
 80065f8:	2301      	movs	r3, #1
 80065fa:	4622      	mov	r2, r4
 80065fc:	4641      	mov	r1, r8
 80065fe:	4638      	mov	r0, r7
 8006600:	47c8      	blx	r9
 8006602:	3001      	adds	r0, #1
 8006604:	d0e6      	beq.n	80065d4 <_printf_common+0xa4>
 8006606:	3601      	adds	r6, #1
 8006608:	e7d9      	b.n	80065be <_printf_common+0x8e>
	...

0800660c <_printf_i>:
 800660c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006610:	7e0f      	ldrb	r7, [r1, #24]
 8006612:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006614:	2f78      	cmp	r7, #120	@ 0x78
 8006616:	4691      	mov	r9, r2
 8006618:	4680      	mov	r8, r0
 800661a:	460c      	mov	r4, r1
 800661c:	469a      	mov	sl, r3
 800661e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006622:	d807      	bhi.n	8006634 <_printf_i+0x28>
 8006624:	2f62      	cmp	r7, #98	@ 0x62
 8006626:	d80a      	bhi.n	800663e <_printf_i+0x32>
 8006628:	2f00      	cmp	r7, #0
 800662a:	f000 80d1 	beq.w	80067d0 <_printf_i+0x1c4>
 800662e:	2f58      	cmp	r7, #88	@ 0x58
 8006630:	f000 80b8 	beq.w	80067a4 <_printf_i+0x198>
 8006634:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006638:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800663c:	e03a      	b.n	80066b4 <_printf_i+0xa8>
 800663e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006642:	2b15      	cmp	r3, #21
 8006644:	d8f6      	bhi.n	8006634 <_printf_i+0x28>
 8006646:	a101      	add	r1, pc, #4	@ (adr r1, 800664c <_printf_i+0x40>)
 8006648:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800664c:	080066a5 	.word	0x080066a5
 8006650:	080066b9 	.word	0x080066b9
 8006654:	08006635 	.word	0x08006635
 8006658:	08006635 	.word	0x08006635
 800665c:	08006635 	.word	0x08006635
 8006660:	08006635 	.word	0x08006635
 8006664:	080066b9 	.word	0x080066b9
 8006668:	08006635 	.word	0x08006635
 800666c:	08006635 	.word	0x08006635
 8006670:	08006635 	.word	0x08006635
 8006674:	08006635 	.word	0x08006635
 8006678:	080067b7 	.word	0x080067b7
 800667c:	080066e3 	.word	0x080066e3
 8006680:	08006771 	.word	0x08006771
 8006684:	08006635 	.word	0x08006635
 8006688:	08006635 	.word	0x08006635
 800668c:	080067d9 	.word	0x080067d9
 8006690:	08006635 	.word	0x08006635
 8006694:	080066e3 	.word	0x080066e3
 8006698:	08006635 	.word	0x08006635
 800669c:	08006635 	.word	0x08006635
 80066a0:	08006779 	.word	0x08006779
 80066a4:	6833      	ldr	r3, [r6, #0]
 80066a6:	1d1a      	adds	r2, r3, #4
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	6032      	str	r2, [r6, #0]
 80066ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80066b0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80066b4:	2301      	movs	r3, #1
 80066b6:	e09c      	b.n	80067f2 <_printf_i+0x1e6>
 80066b8:	6833      	ldr	r3, [r6, #0]
 80066ba:	6820      	ldr	r0, [r4, #0]
 80066bc:	1d19      	adds	r1, r3, #4
 80066be:	6031      	str	r1, [r6, #0]
 80066c0:	0606      	lsls	r6, r0, #24
 80066c2:	d501      	bpl.n	80066c8 <_printf_i+0xbc>
 80066c4:	681d      	ldr	r5, [r3, #0]
 80066c6:	e003      	b.n	80066d0 <_printf_i+0xc4>
 80066c8:	0645      	lsls	r5, r0, #25
 80066ca:	d5fb      	bpl.n	80066c4 <_printf_i+0xb8>
 80066cc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80066d0:	2d00      	cmp	r5, #0
 80066d2:	da03      	bge.n	80066dc <_printf_i+0xd0>
 80066d4:	232d      	movs	r3, #45	@ 0x2d
 80066d6:	426d      	negs	r5, r5
 80066d8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80066dc:	4858      	ldr	r0, [pc, #352]	@ (8006840 <_printf_i+0x234>)
 80066de:	230a      	movs	r3, #10
 80066e0:	e011      	b.n	8006706 <_printf_i+0xfa>
 80066e2:	6821      	ldr	r1, [r4, #0]
 80066e4:	6833      	ldr	r3, [r6, #0]
 80066e6:	0608      	lsls	r0, r1, #24
 80066e8:	f853 5b04 	ldr.w	r5, [r3], #4
 80066ec:	d402      	bmi.n	80066f4 <_printf_i+0xe8>
 80066ee:	0649      	lsls	r1, r1, #25
 80066f0:	bf48      	it	mi
 80066f2:	b2ad      	uxthmi	r5, r5
 80066f4:	2f6f      	cmp	r7, #111	@ 0x6f
 80066f6:	4852      	ldr	r0, [pc, #328]	@ (8006840 <_printf_i+0x234>)
 80066f8:	6033      	str	r3, [r6, #0]
 80066fa:	bf14      	ite	ne
 80066fc:	230a      	movne	r3, #10
 80066fe:	2308      	moveq	r3, #8
 8006700:	2100      	movs	r1, #0
 8006702:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006706:	6866      	ldr	r6, [r4, #4]
 8006708:	60a6      	str	r6, [r4, #8]
 800670a:	2e00      	cmp	r6, #0
 800670c:	db05      	blt.n	800671a <_printf_i+0x10e>
 800670e:	6821      	ldr	r1, [r4, #0]
 8006710:	432e      	orrs	r6, r5
 8006712:	f021 0104 	bic.w	r1, r1, #4
 8006716:	6021      	str	r1, [r4, #0]
 8006718:	d04b      	beq.n	80067b2 <_printf_i+0x1a6>
 800671a:	4616      	mov	r6, r2
 800671c:	fbb5 f1f3 	udiv	r1, r5, r3
 8006720:	fb03 5711 	mls	r7, r3, r1, r5
 8006724:	5dc7      	ldrb	r7, [r0, r7]
 8006726:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800672a:	462f      	mov	r7, r5
 800672c:	42bb      	cmp	r3, r7
 800672e:	460d      	mov	r5, r1
 8006730:	d9f4      	bls.n	800671c <_printf_i+0x110>
 8006732:	2b08      	cmp	r3, #8
 8006734:	d10b      	bne.n	800674e <_printf_i+0x142>
 8006736:	6823      	ldr	r3, [r4, #0]
 8006738:	07df      	lsls	r7, r3, #31
 800673a:	d508      	bpl.n	800674e <_printf_i+0x142>
 800673c:	6923      	ldr	r3, [r4, #16]
 800673e:	6861      	ldr	r1, [r4, #4]
 8006740:	4299      	cmp	r1, r3
 8006742:	bfde      	ittt	le
 8006744:	2330      	movle	r3, #48	@ 0x30
 8006746:	f806 3c01 	strble.w	r3, [r6, #-1]
 800674a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800674e:	1b92      	subs	r2, r2, r6
 8006750:	6122      	str	r2, [r4, #16]
 8006752:	f8cd a000 	str.w	sl, [sp]
 8006756:	464b      	mov	r3, r9
 8006758:	aa03      	add	r2, sp, #12
 800675a:	4621      	mov	r1, r4
 800675c:	4640      	mov	r0, r8
 800675e:	f7ff fee7 	bl	8006530 <_printf_common>
 8006762:	3001      	adds	r0, #1
 8006764:	d14a      	bne.n	80067fc <_printf_i+0x1f0>
 8006766:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800676a:	b004      	add	sp, #16
 800676c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006770:	6823      	ldr	r3, [r4, #0]
 8006772:	f043 0320 	orr.w	r3, r3, #32
 8006776:	6023      	str	r3, [r4, #0]
 8006778:	4832      	ldr	r0, [pc, #200]	@ (8006844 <_printf_i+0x238>)
 800677a:	2778      	movs	r7, #120	@ 0x78
 800677c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006780:	6823      	ldr	r3, [r4, #0]
 8006782:	6831      	ldr	r1, [r6, #0]
 8006784:	061f      	lsls	r7, r3, #24
 8006786:	f851 5b04 	ldr.w	r5, [r1], #4
 800678a:	d402      	bmi.n	8006792 <_printf_i+0x186>
 800678c:	065f      	lsls	r7, r3, #25
 800678e:	bf48      	it	mi
 8006790:	b2ad      	uxthmi	r5, r5
 8006792:	6031      	str	r1, [r6, #0]
 8006794:	07d9      	lsls	r1, r3, #31
 8006796:	bf44      	itt	mi
 8006798:	f043 0320 	orrmi.w	r3, r3, #32
 800679c:	6023      	strmi	r3, [r4, #0]
 800679e:	b11d      	cbz	r5, 80067a8 <_printf_i+0x19c>
 80067a0:	2310      	movs	r3, #16
 80067a2:	e7ad      	b.n	8006700 <_printf_i+0xf4>
 80067a4:	4826      	ldr	r0, [pc, #152]	@ (8006840 <_printf_i+0x234>)
 80067a6:	e7e9      	b.n	800677c <_printf_i+0x170>
 80067a8:	6823      	ldr	r3, [r4, #0]
 80067aa:	f023 0320 	bic.w	r3, r3, #32
 80067ae:	6023      	str	r3, [r4, #0]
 80067b0:	e7f6      	b.n	80067a0 <_printf_i+0x194>
 80067b2:	4616      	mov	r6, r2
 80067b4:	e7bd      	b.n	8006732 <_printf_i+0x126>
 80067b6:	6833      	ldr	r3, [r6, #0]
 80067b8:	6825      	ldr	r5, [r4, #0]
 80067ba:	6961      	ldr	r1, [r4, #20]
 80067bc:	1d18      	adds	r0, r3, #4
 80067be:	6030      	str	r0, [r6, #0]
 80067c0:	062e      	lsls	r6, r5, #24
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	d501      	bpl.n	80067ca <_printf_i+0x1be>
 80067c6:	6019      	str	r1, [r3, #0]
 80067c8:	e002      	b.n	80067d0 <_printf_i+0x1c4>
 80067ca:	0668      	lsls	r0, r5, #25
 80067cc:	d5fb      	bpl.n	80067c6 <_printf_i+0x1ba>
 80067ce:	8019      	strh	r1, [r3, #0]
 80067d0:	2300      	movs	r3, #0
 80067d2:	6123      	str	r3, [r4, #16]
 80067d4:	4616      	mov	r6, r2
 80067d6:	e7bc      	b.n	8006752 <_printf_i+0x146>
 80067d8:	6833      	ldr	r3, [r6, #0]
 80067da:	1d1a      	adds	r2, r3, #4
 80067dc:	6032      	str	r2, [r6, #0]
 80067de:	681e      	ldr	r6, [r3, #0]
 80067e0:	6862      	ldr	r2, [r4, #4]
 80067e2:	2100      	movs	r1, #0
 80067e4:	4630      	mov	r0, r6
 80067e6:	f7f9 fcfb 	bl	80001e0 <memchr>
 80067ea:	b108      	cbz	r0, 80067f0 <_printf_i+0x1e4>
 80067ec:	1b80      	subs	r0, r0, r6
 80067ee:	6060      	str	r0, [r4, #4]
 80067f0:	6863      	ldr	r3, [r4, #4]
 80067f2:	6123      	str	r3, [r4, #16]
 80067f4:	2300      	movs	r3, #0
 80067f6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80067fa:	e7aa      	b.n	8006752 <_printf_i+0x146>
 80067fc:	6923      	ldr	r3, [r4, #16]
 80067fe:	4632      	mov	r2, r6
 8006800:	4649      	mov	r1, r9
 8006802:	4640      	mov	r0, r8
 8006804:	47d0      	blx	sl
 8006806:	3001      	adds	r0, #1
 8006808:	d0ad      	beq.n	8006766 <_printf_i+0x15a>
 800680a:	6823      	ldr	r3, [r4, #0]
 800680c:	079b      	lsls	r3, r3, #30
 800680e:	d413      	bmi.n	8006838 <_printf_i+0x22c>
 8006810:	68e0      	ldr	r0, [r4, #12]
 8006812:	9b03      	ldr	r3, [sp, #12]
 8006814:	4298      	cmp	r0, r3
 8006816:	bfb8      	it	lt
 8006818:	4618      	movlt	r0, r3
 800681a:	e7a6      	b.n	800676a <_printf_i+0x15e>
 800681c:	2301      	movs	r3, #1
 800681e:	4632      	mov	r2, r6
 8006820:	4649      	mov	r1, r9
 8006822:	4640      	mov	r0, r8
 8006824:	47d0      	blx	sl
 8006826:	3001      	adds	r0, #1
 8006828:	d09d      	beq.n	8006766 <_printf_i+0x15a>
 800682a:	3501      	adds	r5, #1
 800682c:	68e3      	ldr	r3, [r4, #12]
 800682e:	9903      	ldr	r1, [sp, #12]
 8006830:	1a5b      	subs	r3, r3, r1
 8006832:	42ab      	cmp	r3, r5
 8006834:	dcf2      	bgt.n	800681c <_printf_i+0x210>
 8006836:	e7eb      	b.n	8006810 <_printf_i+0x204>
 8006838:	2500      	movs	r5, #0
 800683a:	f104 0619 	add.w	r6, r4, #25
 800683e:	e7f5      	b.n	800682c <_printf_i+0x220>
 8006840:	080090f7 	.word	0x080090f7
 8006844:	08009108 	.word	0x08009108

08006848 <std>:
 8006848:	2300      	movs	r3, #0
 800684a:	b510      	push	{r4, lr}
 800684c:	4604      	mov	r4, r0
 800684e:	e9c0 3300 	strd	r3, r3, [r0]
 8006852:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006856:	6083      	str	r3, [r0, #8]
 8006858:	8181      	strh	r1, [r0, #12]
 800685a:	6643      	str	r3, [r0, #100]	@ 0x64
 800685c:	81c2      	strh	r2, [r0, #14]
 800685e:	6183      	str	r3, [r0, #24]
 8006860:	4619      	mov	r1, r3
 8006862:	2208      	movs	r2, #8
 8006864:	305c      	adds	r0, #92	@ 0x5c
 8006866:	f000 f931 	bl	8006acc <memset>
 800686a:	4b0d      	ldr	r3, [pc, #52]	@ (80068a0 <std+0x58>)
 800686c:	6263      	str	r3, [r4, #36]	@ 0x24
 800686e:	4b0d      	ldr	r3, [pc, #52]	@ (80068a4 <std+0x5c>)
 8006870:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006872:	4b0d      	ldr	r3, [pc, #52]	@ (80068a8 <std+0x60>)
 8006874:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006876:	4b0d      	ldr	r3, [pc, #52]	@ (80068ac <std+0x64>)
 8006878:	6323      	str	r3, [r4, #48]	@ 0x30
 800687a:	4b0d      	ldr	r3, [pc, #52]	@ (80068b0 <std+0x68>)
 800687c:	6224      	str	r4, [r4, #32]
 800687e:	429c      	cmp	r4, r3
 8006880:	d006      	beq.n	8006890 <std+0x48>
 8006882:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006886:	4294      	cmp	r4, r2
 8006888:	d002      	beq.n	8006890 <std+0x48>
 800688a:	33d0      	adds	r3, #208	@ 0xd0
 800688c:	429c      	cmp	r4, r3
 800688e:	d105      	bne.n	800689c <std+0x54>
 8006890:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006894:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006898:	f000 b994 	b.w	8006bc4 <__retarget_lock_init_recursive>
 800689c:	bd10      	pop	{r4, pc}
 800689e:	bf00      	nop
 80068a0:	080069cd 	.word	0x080069cd
 80068a4:	080069ef 	.word	0x080069ef
 80068a8:	08006a27 	.word	0x08006a27
 80068ac:	08006a4b 	.word	0x08006a4b
 80068b0:	20000370 	.word	0x20000370

080068b4 <stdio_exit_handler>:
 80068b4:	4a02      	ldr	r2, [pc, #8]	@ (80068c0 <stdio_exit_handler+0xc>)
 80068b6:	4903      	ldr	r1, [pc, #12]	@ (80068c4 <stdio_exit_handler+0x10>)
 80068b8:	4803      	ldr	r0, [pc, #12]	@ (80068c8 <stdio_exit_handler+0x14>)
 80068ba:	f000 b869 	b.w	8006990 <_fwalk_sglue>
 80068be:	bf00      	nop
 80068c0:	2000000c 	.word	0x2000000c
 80068c4:	0800852d 	.word	0x0800852d
 80068c8:	2000001c 	.word	0x2000001c

080068cc <cleanup_stdio>:
 80068cc:	6841      	ldr	r1, [r0, #4]
 80068ce:	4b0c      	ldr	r3, [pc, #48]	@ (8006900 <cleanup_stdio+0x34>)
 80068d0:	4299      	cmp	r1, r3
 80068d2:	b510      	push	{r4, lr}
 80068d4:	4604      	mov	r4, r0
 80068d6:	d001      	beq.n	80068dc <cleanup_stdio+0x10>
 80068d8:	f001 fe28 	bl	800852c <_fflush_r>
 80068dc:	68a1      	ldr	r1, [r4, #8]
 80068de:	4b09      	ldr	r3, [pc, #36]	@ (8006904 <cleanup_stdio+0x38>)
 80068e0:	4299      	cmp	r1, r3
 80068e2:	d002      	beq.n	80068ea <cleanup_stdio+0x1e>
 80068e4:	4620      	mov	r0, r4
 80068e6:	f001 fe21 	bl	800852c <_fflush_r>
 80068ea:	68e1      	ldr	r1, [r4, #12]
 80068ec:	4b06      	ldr	r3, [pc, #24]	@ (8006908 <cleanup_stdio+0x3c>)
 80068ee:	4299      	cmp	r1, r3
 80068f0:	d004      	beq.n	80068fc <cleanup_stdio+0x30>
 80068f2:	4620      	mov	r0, r4
 80068f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80068f8:	f001 be18 	b.w	800852c <_fflush_r>
 80068fc:	bd10      	pop	{r4, pc}
 80068fe:	bf00      	nop
 8006900:	20000370 	.word	0x20000370
 8006904:	200003d8 	.word	0x200003d8
 8006908:	20000440 	.word	0x20000440

0800690c <global_stdio_init.part.0>:
 800690c:	b510      	push	{r4, lr}
 800690e:	4b0b      	ldr	r3, [pc, #44]	@ (800693c <global_stdio_init.part.0+0x30>)
 8006910:	4c0b      	ldr	r4, [pc, #44]	@ (8006940 <global_stdio_init.part.0+0x34>)
 8006912:	4a0c      	ldr	r2, [pc, #48]	@ (8006944 <global_stdio_init.part.0+0x38>)
 8006914:	601a      	str	r2, [r3, #0]
 8006916:	4620      	mov	r0, r4
 8006918:	2200      	movs	r2, #0
 800691a:	2104      	movs	r1, #4
 800691c:	f7ff ff94 	bl	8006848 <std>
 8006920:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006924:	2201      	movs	r2, #1
 8006926:	2109      	movs	r1, #9
 8006928:	f7ff ff8e 	bl	8006848 <std>
 800692c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006930:	2202      	movs	r2, #2
 8006932:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006936:	2112      	movs	r1, #18
 8006938:	f7ff bf86 	b.w	8006848 <std>
 800693c:	200004a8 	.word	0x200004a8
 8006940:	20000370 	.word	0x20000370
 8006944:	080068b5 	.word	0x080068b5

08006948 <__sfp_lock_acquire>:
 8006948:	4801      	ldr	r0, [pc, #4]	@ (8006950 <__sfp_lock_acquire+0x8>)
 800694a:	f000 b93c 	b.w	8006bc6 <__retarget_lock_acquire_recursive>
 800694e:	bf00      	nop
 8006950:	200004b1 	.word	0x200004b1

08006954 <__sfp_lock_release>:
 8006954:	4801      	ldr	r0, [pc, #4]	@ (800695c <__sfp_lock_release+0x8>)
 8006956:	f000 b937 	b.w	8006bc8 <__retarget_lock_release_recursive>
 800695a:	bf00      	nop
 800695c:	200004b1 	.word	0x200004b1

08006960 <__sinit>:
 8006960:	b510      	push	{r4, lr}
 8006962:	4604      	mov	r4, r0
 8006964:	f7ff fff0 	bl	8006948 <__sfp_lock_acquire>
 8006968:	6a23      	ldr	r3, [r4, #32]
 800696a:	b11b      	cbz	r3, 8006974 <__sinit+0x14>
 800696c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006970:	f7ff bff0 	b.w	8006954 <__sfp_lock_release>
 8006974:	4b04      	ldr	r3, [pc, #16]	@ (8006988 <__sinit+0x28>)
 8006976:	6223      	str	r3, [r4, #32]
 8006978:	4b04      	ldr	r3, [pc, #16]	@ (800698c <__sinit+0x2c>)
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	2b00      	cmp	r3, #0
 800697e:	d1f5      	bne.n	800696c <__sinit+0xc>
 8006980:	f7ff ffc4 	bl	800690c <global_stdio_init.part.0>
 8006984:	e7f2      	b.n	800696c <__sinit+0xc>
 8006986:	bf00      	nop
 8006988:	080068cd 	.word	0x080068cd
 800698c:	200004a8 	.word	0x200004a8

08006990 <_fwalk_sglue>:
 8006990:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006994:	4607      	mov	r7, r0
 8006996:	4688      	mov	r8, r1
 8006998:	4614      	mov	r4, r2
 800699a:	2600      	movs	r6, #0
 800699c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80069a0:	f1b9 0901 	subs.w	r9, r9, #1
 80069a4:	d505      	bpl.n	80069b2 <_fwalk_sglue+0x22>
 80069a6:	6824      	ldr	r4, [r4, #0]
 80069a8:	2c00      	cmp	r4, #0
 80069aa:	d1f7      	bne.n	800699c <_fwalk_sglue+0xc>
 80069ac:	4630      	mov	r0, r6
 80069ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80069b2:	89ab      	ldrh	r3, [r5, #12]
 80069b4:	2b01      	cmp	r3, #1
 80069b6:	d907      	bls.n	80069c8 <_fwalk_sglue+0x38>
 80069b8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80069bc:	3301      	adds	r3, #1
 80069be:	d003      	beq.n	80069c8 <_fwalk_sglue+0x38>
 80069c0:	4629      	mov	r1, r5
 80069c2:	4638      	mov	r0, r7
 80069c4:	47c0      	blx	r8
 80069c6:	4306      	orrs	r6, r0
 80069c8:	3568      	adds	r5, #104	@ 0x68
 80069ca:	e7e9      	b.n	80069a0 <_fwalk_sglue+0x10>

080069cc <__sread>:
 80069cc:	b510      	push	{r4, lr}
 80069ce:	460c      	mov	r4, r1
 80069d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069d4:	f000 f8a8 	bl	8006b28 <_read_r>
 80069d8:	2800      	cmp	r0, #0
 80069da:	bfab      	itete	ge
 80069dc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80069de:	89a3      	ldrhlt	r3, [r4, #12]
 80069e0:	181b      	addge	r3, r3, r0
 80069e2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80069e6:	bfac      	ite	ge
 80069e8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80069ea:	81a3      	strhlt	r3, [r4, #12]
 80069ec:	bd10      	pop	{r4, pc}

080069ee <__swrite>:
 80069ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80069f2:	461f      	mov	r7, r3
 80069f4:	898b      	ldrh	r3, [r1, #12]
 80069f6:	05db      	lsls	r3, r3, #23
 80069f8:	4605      	mov	r5, r0
 80069fa:	460c      	mov	r4, r1
 80069fc:	4616      	mov	r6, r2
 80069fe:	d505      	bpl.n	8006a0c <__swrite+0x1e>
 8006a00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a04:	2302      	movs	r3, #2
 8006a06:	2200      	movs	r2, #0
 8006a08:	f000 f87c 	bl	8006b04 <_lseek_r>
 8006a0c:	89a3      	ldrh	r3, [r4, #12]
 8006a0e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006a12:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006a16:	81a3      	strh	r3, [r4, #12]
 8006a18:	4632      	mov	r2, r6
 8006a1a:	463b      	mov	r3, r7
 8006a1c:	4628      	mov	r0, r5
 8006a1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006a22:	f000 b893 	b.w	8006b4c <_write_r>

08006a26 <__sseek>:
 8006a26:	b510      	push	{r4, lr}
 8006a28:	460c      	mov	r4, r1
 8006a2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a2e:	f000 f869 	bl	8006b04 <_lseek_r>
 8006a32:	1c43      	adds	r3, r0, #1
 8006a34:	89a3      	ldrh	r3, [r4, #12]
 8006a36:	bf15      	itete	ne
 8006a38:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006a3a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006a3e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006a42:	81a3      	strheq	r3, [r4, #12]
 8006a44:	bf18      	it	ne
 8006a46:	81a3      	strhne	r3, [r4, #12]
 8006a48:	bd10      	pop	{r4, pc}

08006a4a <__sclose>:
 8006a4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a4e:	f000 b849 	b.w	8006ae4 <_close_r>

08006a52 <_vsniprintf_r>:
 8006a52:	b530      	push	{r4, r5, lr}
 8006a54:	4614      	mov	r4, r2
 8006a56:	2c00      	cmp	r4, #0
 8006a58:	b09b      	sub	sp, #108	@ 0x6c
 8006a5a:	4605      	mov	r5, r0
 8006a5c:	461a      	mov	r2, r3
 8006a5e:	da05      	bge.n	8006a6c <_vsniprintf_r+0x1a>
 8006a60:	238b      	movs	r3, #139	@ 0x8b
 8006a62:	6003      	str	r3, [r0, #0]
 8006a64:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006a68:	b01b      	add	sp, #108	@ 0x6c
 8006a6a:	bd30      	pop	{r4, r5, pc}
 8006a6c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8006a70:	f8ad 300c 	strh.w	r3, [sp, #12]
 8006a74:	f04f 0300 	mov.w	r3, #0
 8006a78:	9319      	str	r3, [sp, #100]	@ 0x64
 8006a7a:	bf14      	ite	ne
 8006a7c:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8006a80:	4623      	moveq	r3, r4
 8006a82:	9302      	str	r3, [sp, #8]
 8006a84:	9305      	str	r3, [sp, #20]
 8006a86:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006a8a:	9100      	str	r1, [sp, #0]
 8006a8c:	9104      	str	r1, [sp, #16]
 8006a8e:	f8ad 300e 	strh.w	r3, [sp, #14]
 8006a92:	4669      	mov	r1, sp
 8006a94:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8006a96:	f001 fbc9 	bl	800822c <_svfiprintf_r>
 8006a9a:	1c43      	adds	r3, r0, #1
 8006a9c:	bfbc      	itt	lt
 8006a9e:	238b      	movlt	r3, #139	@ 0x8b
 8006aa0:	602b      	strlt	r3, [r5, #0]
 8006aa2:	2c00      	cmp	r4, #0
 8006aa4:	d0e0      	beq.n	8006a68 <_vsniprintf_r+0x16>
 8006aa6:	9b00      	ldr	r3, [sp, #0]
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	701a      	strb	r2, [r3, #0]
 8006aac:	e7dc      	b.n	8006a68 <_vsniprintf_r+0x16>
	...

08006ab0 <vsniprintf>:
 8006ab0:	b507      	push	{r0, r1, r2, lr}
 8006ab2:	9300      	str	r3, [sp, #0]
 8006ab4:	4613      	mov	r3, r2
 8006ab6:	460a      	mov	r2, r1
 8006ab8:	4601      	mov	r1, r0
 8006aba:	4803      	ldr	r0, [pc, #12]	@ (8006ac8 <vsniprintf+0x18>)
 8006abc:	6800      	ldr	r0, [r0, #0]
 8006abe:	f7ff ffc8 	bl	8006a52 <_vsniprintf_r>
 8006ac2:	b003      	add	sp, #12
 8006ac4:	f85d fb04 	ldr.w	pc, [sp], #4
 8006ac8:	20000018 	.word	0x20000018

08006acc <memset>:
 8006acc:	4402      	add	r2, r0
 8006ace:	4603      	mov	r3, r0
 8006ad0:	4293      	cmp	r3, r2
 8006ad2:	d100      	bne.n	8006ad6 <memset+0xa>
 8006ad4:	4770      	bx	lr
 8006ad6:	f803 1b01 	strb.w	r1, [r3], #1
 8006ada:	e7f9      	b.n	8006ad0 <memset+0x4>

08006adc <_localeconv_r>:
 8006adc:	4800      	ldr	r0, [pc, #0]	@ (8006ae0 <_localeconv_r+0x4>)
 8006ade:	4770      	bx	lr
 8006ae0:	20000158 	.word	0x20000158

08006ae4 <_close_r>:
 8006ae4:	b538      	push	{r3, r4, r5, lr}
 8006ae6:	4d06      	ldr	r5, [pc, #24]	@ (8006b00 <_close_r+0x1c>)
 8006ae8:	2300      	movs	r3, #0
 8006aea:	4604      	mov	r4, r0
 8006aec:	4608      	mov	r0, r1
 8006aee:	602b      	str	r3, [r5, #0]
 8006af0:	f7fb fba0 	bl	8002234 <_close>
 8006af4:	1c43      	adds	r3, r0, #1
 8006af6:	d102      	bne.n	8006afe <_close_r+0x1a>
 8006af8:	682b      	ldr	r3, [r5, #0]
 8006afa:	b103      	cbz	r3, 8006afe <_close_r+0x1a>
 8006afc:	6023      	str	r3, [r4, #0]
 8006afe:	bd38      	pop	{r3, r4, r5, pc}
 8006b00:	200004ac 	.word	0x200004ac

08006b04 <_lseek_r>:
 8006b04:	b538      	push	{r3, r4, r5, lr}
 8006b06:	4d07      	ldr	r5, [pc, #28]	@ (8006b24 <_lseek_r+0x20>)
 8006b08:	4604      	mov	r4, r0
 8006b0a:	4608      	mov	r0, r1
 8006b0c:	4611      	mov	r1, r2
 8006b0e:	2200      	movs	r2, #0
 8006b10:	602a      	str	r2, [r5, #0]
 8006b12:	461a      	mov	r2, r3
 8006b14:	f7fb fbb5 	bl	8002282 <_lseek>
 8006b18:	1c43      	adds	r3, r0, #1
 8006b1a:	d102      	bne.n	8006b22 <_lseek_r+0x1e>
 8006b1c:	682b      	ldr	r3, [r5, #0]
 8006b1e:	b103      	cbz	r3, 8006b22 <_lseek_r+0x1e>
 8006b20:	6023      	str	r3, [r4, #0]
 8006b22:	bd38      	pop	{r3, r4, r5, pc}
 8006b24:	200004ac 	.word	0x200004ac

08006b28 <_read_r>:
 8006b28:	b538      	push	{r3, r4, r5, lr}
 8006b2a:	4d07      	ldr	r5, [pc, #28]	@ (8006b48 <_read_r+0x20>)
 8006b2c:	4604      	mov	r4, r0
 8006b2e:	4608      	mov	r0, r1
 8006b30:	4611      	mov	r1, r2
 8006b32:	2200      	movs	r2, #0
 8006b34:	602a      	str	r2, [r5, #0]
 8006b36:	461a      	mov	r2, r3
 8006b38:	f7fb fb43 	bl	80021c2 <_read>
 8006b3c:	1c43      	adds	r3, r0, #1
 8006b3e:	d102      	bne.n	8006b46 <_read_r+0x1e>
 8006b40:	682b      	ldr	r3, [r5, #0]
 8006b42:	b103      	cbz	r3, 8006b46 <_read_r+0x1e>
 8006b44:	6023      	str	r3, [r4, #0]
 8006b46:	bd38      	pop	{r3, r4, r5, pc}
 8006b48:	200004ac 	.word	0x200004ac

08006b4c <_write_r>:
 8006b4c:	b538      	push	{r3, r4, r5, lr}
 8006b4e:	4d07      	ldr	r5, [pc, #28]	@ (8006b6c <_write_r+0x20>)
 8006b50:	4604      	mov	r4, r0
 8006b52:	4608      	mov	r0, r1
 8006b54:	4611      	mov	r1, r2
 8006b56:	2200      	movs	r2, #0
 8006b58:	602a      	str	r2, [r5, #0]
 8006b5a:	461a      	mov	r2, r3
 8006b5c:	f7fb fb4e 	bl	80021fc <_write>
 8006b60:	1c43      	adds	r3, r0, #1
 8006b62:	d102      	bne.n	8006b6a <_write_r+0x1e>
 8006b64:	682b      	ldr	r3, [r5, #0]
 8006b66:	b103      	cbz	r3, 8006b6a <_write_r+0x1e>
 8006b68:	6023      	str	r3, [r4, #0]
 8006b6a:	bd38      	pop	{r3, r4, r5, pc}
 8006b6c:	200004ac 	.word	0x200004ac

08006b70 <__errno>:
 8006b70:	4b01      	ldr	r3, [pc, #4]	@ (8006b78 <__errno+0x8>)
 8006b72:	6818      	ldr	r0, [r3, #0]
 8006b74:	4770      	bx	lr
 8006b76:	bf00      	nop
 8006b78:	20000018 	.word	0x20000018

08006b7c <__libc_init_array>:
 8006b7c:	b570      	push	{r4, r5, r6, lr}
 8006b7e:	4d0d      	ldr	r5, [pc, #52]	@ (8006bb4 <__libc_init_array+0x38>)
 8006b80:	4c0d      	ldr	r4, [pc, #52]	@ (8006bb8 <__libc_init_array+0x3c>)
 8006b82:	1b64      	subs	r4, r4, r5
 8006b84:	10a4      	asrs	r4, r4, #2
 8006b86:	2600      	movs	r6, #0
 8006b88:	42a6      	cmp	r6, r4
 8006b8a:	d109      	bne.n	8006ba0 <__libc_init_array+0x24>
 8006b8c:	4d0b      	ldr	r5, [pc, #44]	@ (8006bbc <__libc_init_array+0x40>)
 8006b8e:	4c0c      	ldr	r4, [pc, #48]	@ (8006bc0 <__libc_init_array+0x44>)
 8006b90:	f002 f990 	bl	8008eb4 <_init>
 8006b94:	1b64      	subs	r4, r4, r5
 8006b96:	10a4      	asrs	r4, r4, #2
 8006b98:	2600      	movs	r6, #0
 8006b9a:	42a6      	cmp	r6, r4
 8006b9c:	d105      	bne.n	8006baa <__libc_init_array+0x2e>
 8006b9e:	bd70      	pop	{r4, r5, r6, pc}
 8006ba0:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ba4:	4798      	blx	r3
 8006ba6:	3601      	adds	r6, #1
 8006ba8:	e7ee      	b.n	8006b88 <__libc_init_array+0xc>
 8006baa:	f855 3b04 	ldr.w	r3, [r5], #4
 8006bae:	4798      	blx	r3
 8006bb0:	3601      	adds	r6, #1
 8006bb2:	e7f2      	b.n	8006b9a <__libc_init_array+0x1e>
 8006bb4:	08009360 	.word	0x08009360
 8006bb8:	08009360 	.word	0x08009360
 8006bbc:	08009360 	.word	0x08009360
 8006bc0:	08009364 	.word	0x08009364

08006bc4 <__retarget_lock_init_recursive>:
 8006bc4:	4770      	bx	lr

08006bc6 <__retarget_lock_acquire_recursive>:
 8006bc6:	4770      	bx	lr

08006bc8 <__retarget_lock_release_recursive>:
 8006bc8:	4770      	bx	lr

08006bca <quorem>:
 8006bca:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bce:	6903      	ldr	r3, [r0, #16]
 8006bd0:	690c      	ldr	r4, [r1, #16]
 8006bd2:	42a3      	cmp	r3, r4
 8006bd4:	4607      	mov	r7, r0
 8006bd6:	db7e      	blt.n	8006cd6 <quorem+0x10c>
 8006bd8:	3c01      	subs	r4, #1
 8006bda:	f101 0814 	add.w	r8, r1, #20
 8006bde:	00a3      	lsls	r3, r4, #2
 8006be0:	f100 0514 	add.w	r5, r0, #20
 8006be4:	9300      	str	r3, [sp, #0]
 8006be6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006bea:	9301      	str	r3, [sp, #4]
 8006bec:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006bf0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006bf4:	3301      	adds	r3, #1
 8006bf6:	429a      	cmp	r2, r3
 8006bf8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006bfc:	fbb2 f6f3 	udiv	r6, r2, r3
 8006c00:	d32e      	bcc.n	8006c60 <quorem+0x96>
 8006c02:	f04f 0a00 	mov.w	sl, #0
 8006c06:	46c4      	mov	ip, r8
 8006c08:	46ae      	mov	lr, r5
 8006c0a:	46d3      	mov	fp, sl
 8006c0c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006c10:	b298      	uxth	r0, r3
 8006c12:	fb06 a000 	mla	r0, r6, r0, sl
 8006c16:	0c02      	lsrs	r2, r0, #16
 8006c18:	0c1b      	lsrs	r3, r3, #16
 8006c1a:	fb06 2303 	mla	r3, r6, r3, r2
 8006c1e:	f8de 2000 	ldr.w	r2, [lr]
 8006c22:	b280      	uxth	r0, r0
 8006c24:	b292      	uxth	r2, r2
 8006c26:	1a12      	subs	r2, r2, r0
 8006c28:	445a      	add	r2, fp
 8006c2a:	f8de 0000 	ldr.w	r0, [lr]
 8006c2e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006c32:	b29b      	uxth	r3, r3
 8006c34:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006c38:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006c3c:	b292      	uxth	r2, r2
 8006c3e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006c42:	45e1      	cmp	r9, ip
 8006c44:	f84e 2b04 	str.w	r2, [lr], #4
 8006c48:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006c4c:	d2de      	bcs.n	8006c0c <quorem+0x42>
 8006c4e:	9b00      	ldr	r3, [sp, #0]
 8006c50:	58eb      	ldr	r3, [r5, r3]
 8006c52:	b92b      	cbnz	r3, 8006c60 <quorem+0x96>
 8006c54:	9b01      	ldr	r3, [sp, #4]
 8006c56:	3b04      	subs	r3, #4
 8006c58:	429d      	cmp	r5, r3
 8006c5a:	461a      	mov	r2, r3
 8006c5c:	d32f      	bcc.n	8006cbe <quorem+0xf4>
 8006c5e:	613c      	str	r4, [r7, #16]
 8006c60:	4638      	mov	r0, r7
 8006c62:	f001 f97f 	bl	8007f64 <__mcmp>
 8006c66:	2800      	cmp	r0, #0
 8006c68:	db25      	blt.n	8006cb6 <quorem+0xec>
 8006c6a:	4629      	mov	r1, r5
 8006c6c:	2000      	movs	r0, #0
 8006c6e:	f858 2b04 	ldr.w	r2, [r8], #4
 8006c72:	f8d1 c000 	ldr.w	ip, [r1]
 8006c76:	fa1f fe82 	uxth.w	lr, r2
 8006c7a:	fa1f f38c 	uxth.w	r3, ip
 8006c7e:	eba3 030e 	sub.w	r3, r3, lr
 8006c82:	4403      	add	r3, r0
 8006c84:	0c12      	lsrs	r2, r2, #16
 8006c86:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006c8a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006c8e:	b29b      	uxth	r3, r3
 8006c90:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006c94:	45c1      	cmp	r9, r8
 8006c96:	f841 3b04 	str.w	r3, [r1], #4
 8006c9a:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006c9e:	d2e6      	bcs.n	8006c6e <quorem+0xa4>
 8006ca0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006ca4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006ca8:	b922      	cbnz	r2, 8006cb4 <quorem+0xea>
 8006caa:	3b04      	subs	r3, #4
 8006cac:	429d      	cmp	r5, r3
 8006cae:	461a      	mov	r2, r3
 8006cb0:	d30b      	bcc.n	8006cca <quorem+0x100>
 8006cb2:	613c      	str	r4, [r7, #16]
 8006cb4:	3601      	adds	r6, #1
 8006cb6:	4630      	mov	r0, r6
 8006cb8:	b003      	add	sp, #12
 8006cba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006cbe:	6812      	ldr	r2, [r2, #0]
 8006cc0:	3b04      	subs	r3, #4
 8006cc2:	2a00      	cmp	r2, #0
 8006cc4:	d1cb      	bne.n	8006c5e <quorem+0x94>
 8006cc6:	3c01      	subs	r4, #1
 8006cc8:	e7c6      	b.n	8006c58 <quorem+0x8e>
 8006cca:	6812      	ldr	r2, [r2, #0]
 8006ccc:	3b04      	subs	r3, #4
 8006cce:	2a00      	cmp	r2, #0
 8006cd0:	d1ef      	bne.n	8006cb2 <quorem+0xe8>
 8006cd2:	3c01      	subs	r4, #1
 8006cd4:	e7ea      	b.n	8006cac <quorem+0xe2>
 8006cd6:	2000      	movs	r0, #0
 8006cd8:	e7ee      	b.n	8006cb8 <quorem+0xee>
 8006cda:	0000      	movs	r0, r0
 8006cdc:	0000      	movs	r0, r0
	...

08006ce0 <_dtoa_r>:
 8006ce0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ce4:	69c7      	ldr	r7, [r0, #28]
 8006ce6:	b097      	sub	sp, #92	@ 0x5c
 8006ce8:	ed8d 0b04 	vstr	d0, [sp, #16]
 8006cec:	ec55 4b10 	vmov	r4, r5, d0
 8006cf0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8006cf2:	9107      	str	r1, [sp, #28]
 8006cf4:	4681      	mov	r9, r0
 8006cf6:	920c      	str	r2, [sp, #48]	@ 0x30
 8006cf8:	9311      	str	r3, [sp, #68]	@ 0x44
 8006cfa:	b97f      	cbnz	r7, 8006d1c <_dtoa_r+0x3c>
 8006cfc:	2010      	movs	r0, #16
 8006cfe:	f000 fe09 	bl	8007914 <malloc>
 8006d02:	4602      	mov	r2, r0
 8006d04:	f8c9 001c 	str.w	r0, [r9, #28]
 8006d08:	b920      	cbnz	r0, 8006d14 <_dtoa_r+0x34>
 8006d0a:	4ba9      	ldr	r3, [pc, #676]	@ (8006fb0 <_dtoa_r+0x2d0>)
 8006d0c:	21ef      	movs	r1, #239	@ 0xef
 8006d0e:	48a9      	ldr	r0, [pc, #676]	@ (8006fb4 <_dtoa_r+0x2d4>)
 8006d10:	f001 fc6c 	bl	80085ec <__assert_func>
 8006d14:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006d18:	6007      	str	r7, [r0, #0]
 8006d1a:	60c7      	str	r7, [r0, #12]
 8006d1c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006d20:	6819      	ldr	r1, [r3, #0]
 8006d22:	b159      	cbz	r1, 8006d3c <_dtoa_r+0x5c>
 8006d24:	685a      	ldr	r2, [r3, #4]
 8006d26:	604a      	str	r2, [r1, #4]
 8006d28:	2301      	movs	r3, #1
 8006d2a:	4093      	lsls	r3, r2
 8006d2c:	608b      	str	r3, [r1, #8]
 8006d2e:	4648      	mov	r0, r9
 8006d30:	f000 fee6 	bl	8007b00 <_Bfree>
 8006d34:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006d38:	2200      	movs	r2, #0
 8006d3a:	601a      	str	r2, [r3, #0]
 8006d3c:	1e2b      	subs	r3, r5, #0
 8006d3e:	bfb9      	ittee	lt
 8006d40:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006d44:	9305      	strlt	r3, [sp, #20]
 8006d46:	2300      	movge	r3, #0
 8006d48:	6033      	strge	r3, [r6, #0]
 8006d4a:	9f05      	ldr	r7, [sp, #20]
 8006d4c:	4b9a      	ldr	r3, [pc, #616]	@ (8006fb8 <_dtoa_r+0x2d8>)
 8006d4e:	bfbc      	itt	lt
 8006d50:	2201      	movlt	r2, #1
 8006d52:	6032      	strlt	r2, [r6, #0]
 8006d54:	43bb      	bics	r3, r7
 8006d56:	d112      	bne.n	8006d7e <_dtoa_r+0x9e>
 8006d58:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006d5a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006d5e:	6013      	str	r3, [r2, #0]
 8006d60:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006d64:	4323      	orrs	r3, r4
 8006d66:	f000 855a 	beq.w	800781e <_dtoa_r+0xb3e>
 8006d6a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006d6c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8006fcc <_dtoa_r+0x2ec>
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	f000 855c 	beq.w	800782e <_dtoa_r+0xb4e>
 8006d76:	f10a 0303 	add.w	r3, sl, #3
 8006d7a:	f000 bd56 	b.w	800782a <_dtoa_r+0xb4a>
 8006d7e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8006d82:	2200      	movs	r2, #0
 8006d84:	ec51 0b17 	vmov	r0, r1, d7
 8006d88:	2300      	movs	r3, #0
 8006d8a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8006d8e:	f7f9 fea3 	bl	8000ad8 <__aeabi_dcmpeq>
 8006d92:	4680      	mov	r8, r0
 8006d94:	b158      	cbz	r0, 8006dae <_dtoa_r+0xce>
 8006d96:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006d98:	2301      	movs	r3, #1
 8006d9a:	6013      	str	r3, [r2, #0]
 8006d9c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006d9e:	b113      	cbz	r3, 8006da6 <_dtoa_r+0xc6>
 8006da0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006da2:	4b86      	ldr	r3, [pc, #536]	@ (8006fbc <_dtoa_r+0x2dc>)
 8006da4:	6013      	str	r3, [r2, #0]
 8006da6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8006fd0 <_dtoa_r+0x2f0>
 8006daa:	f000 bd40 	b.w	800782e <_dtoa_r+0xb4e>
 8006dae:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8006db2:	aa14      	add	r2, sp, #80	@ 0x50
 8006db4:	a915      	add	r1, sp, #84	@ 0x54
 8006db6:	4648      	mov	r0, r9
 8006db8:	f001 f984 	bl	80080c4 <__d2b>
 8006dbc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006dc0:	9002      	str	r0, [sp, #8]
 8006dc2:	2e00      	cmp	r6, #0
 8006dc4:	d078      	beq.n	8006eb8 <_dtoa_r+0x1d8>
 8006dc6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006dc8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8006dcc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006dd0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006dd4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006dd8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006ddc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006de0:	4619      	mov	r1, r3
 8006de2:	2200      	movs	r2, #0
 8006de4:	4b76      	ldr	r3, [pc, #472]	@ (8006fc0 <_dtoa_r+0x2e0>)
 8006de6:	f7f9 fa57 	bl	8000298 <__aeabi_dsub>
 8006dea:	a36b      	add	r3, pc, #428	@ (adr r3, 8006f98 <_dtoa_r+0x2b8>)
 8006dec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006df0:	f7f9 fc0a 	bl	8000608 <__aeabi_dmul>
 8006df4:	a36a      	add	r3, pc, #424	@ (adr r3, 8006fa0 <_dtoa_r+0x2c0>)
 8006df6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dfa:	f7f9 fa4f 	bl	800029c <__adddf3>
 8006dfe:	4604      	mov	r4, r0
 8006e00:	4630      	mov	r0, r6
 8006e02:	460d      	mov	r5, r1
 8006e04:	f7f9 fb96 	bl	8000534 <__aeabi_i2d>
 8006e08:	a367      	add	r3, pc, #412	@ (adr r3, 8006fa8 <_dtoa_r+0x2c8>)
 8006e0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e0e:	f7f9 fbfb 	bl	8000608 <__aeabi_dmul>
 8006e12:	4602      	mov	r2, r0
 8006e14:	460b      	mov	r3, r1
 8006e16:	4620      	mov	r0, r4
 8006e18:	4629      	mov	r1, r5
 8006e1a:	f7f9 fa3f 	bl	800029c <__adddf3>
 8006e1e:	4604      	mov	r4, r0
 8006e20:	460d      	mov	r5, r1
 8006e22:	f7f9 fea1 	bl	8000b68 <__aeabi_d2iz>
 8006e26:	2200      	movs	r2, #0
 8006e28:	4607      	mov	r7, r0
 8006e2a:	2300      	movs	r3, #0
 8006e2c:	4620      	mov	r0, r4
 8006e2e:	4629      	mov	r1, r5
 8006e30:	f7f9 fe5c 	bl	8000aec <__aeabi_dcmplt>
 8006e34:	b140      	cbz	r0, 8006e48 <_dtoa_r+0x168>
 8006e36:	4638      	mov	r0, r7
 8006e38:	f7f9 fb7c 	bl	8000534 <__aeabi_i2d>
 8006e3c:	4622      	mov	r2, r4
 8006e3e:	462b      	mov	r3, r5
 8006e40:	f7f9 fe4a 	bl	8000ad8 <__aeabi_dcmpeq>
 8006e44:	b900      	cbnz	r0, 8006e48 <_dtoa_r+0x168>
 8006e46:	3f01      	subs	r7, #1
 8006e48:	2f16      	cmp	r7, #22
 8006e4a:	d852      	bhi.n	8006ef2 <_dtoa_r+0x212>
 8006e4c:	4b5d      	ldr	r3, [pc, #372]	@ (8006fc4 <_dtoa_r+0x2e4>)
 8006e4e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006e52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e56:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006e5a:	f7f9 fe47 	bl	8000aec <__aeabi_dcmplt>
 8006e5e:	2800      	cmp	r0, #0
 8006e60:	d049      	beq.n	8006ef6 <_dtoa_r+0x216>
 8006e62:	3f01      	subs	r7, #1
 8006e64:	2300      	movs	r3, #0
 8006e66:	9310      	str	r3, [sp, #64]	@ 0x40
 8006e68:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006e6a:	1b9b      	subs	r3, r3, r6
 8006e6c:	1e5a      	subs	r2, r3, #1
 8006e6e:	bf45      	ittet	mi
 8006e70:	f1c3 0301 	rsbmi	r3, r3, #1
 8006e74:	9300      	strmi	r3, [sp, #0]
 8006e76:	2300      	movpl	r3, #0
 8006e78:	2300      	movmi	r3, #0
 8006e7a:	9206      	str	r2, [sp, #24]
 8006e7c:	bf54      	ite	pl
 8006e7e:	9300      	strpl	r3, [sp, #0]
 8006e80:	9306      	strmi	r3, [sp, #24]
 8006e82:	2f00      	cmp	r7, #0
 8006e84:	db39      	blt.n	8006efa <_dtoa_r+0x21a>
 8006e86:	9b06      	ldr	r3, [sp, #24]
 8006e88:	970d      	str	r7, [sp, #52]	@ 0x34
 8006e8a:	443b      	add	r3, r7
 8006e8c:	9306      	str	r3, [sp, #24]
 8006e8e:	2300      	movs	r3, #0
 8006e90:	9308      	str	r3, [sp, #32]
 8006e92:	9b07      	ldr	r3, [sp, #28]
 8006e94:	2b09      	cmp	r3, #9
 8006e96:	d863      	bhi.n	8006f60 <_dtoa_r+0x280>
 8006e98:	2b05      	cmp	r3, #5
 8006e9a:	bfc4      	itt	gt
 8006e9c:	3b04      	subgt	r3, #4
 8006e9e:	9307      	strgt	r3, [sp, #28]
 8006ea0:	9b07      	ldr	r3, [sp, #28]
 8006ea2:	f1a3 0302 	sub.w	r3, r3, #2
 8006ea6:	bfcc      	ite	gt
 8006ea8:	2400      	movgt	r4, #0
 8006eaa:	2401      	movle	r4, #1
 8006eac:	2b03      	cmp	r3, #3
 8006eae:	d863      	bhi.n	8006f78 <_dtoa_r+0x298>
 8006eb0:	e8df f003 	tbb	[pc, r3]
 8006eb4:	2b375452 	.word	0x2b375452
 8006eb8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006ebc:	441e      	add	r6, r3
 8006ebe:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006ec2:	2b20      	cmp	r3, #32
 8006ec4:	bfc1      	itttt	gt
 8006ec6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006eca:	409f      	lslgt	r7, r3
 8006ecc:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006ed0:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006ed4:	bfd6      	itet	le
 8006ed6:	f1c3 0320 	rsble	r3, r3, #32
 8006eda:	ea47 0003 	orrgt.w	r0, r7, r3
 8006ede:	fa04 f003 	lslle.w	r0, r4, r3
 8006ee2:	f7f9 fb17 	bl	8000514 <__aeabi_ui2d>
 8006ee6:	2201      	movs	r2, #1
 8006ee8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006eec:	3e01      	subs	r6, #1
 8006eee:	9212      	str	r2, [sp, #72]	@ 0x48
 8006ef0:	e776      	b.n	8006de0 <_dtoa_r+0x100>
 8006ef2:	2301      	movs	r3, #1
 8006ef4:	e7b7      	b.n	8006e66 <_dtoa_r+0x186>
 8006ef6:	9010      	str	r0, [sp, #64]	@ 0x40
 8006ef8:	e7b6      	b.n	8006e68 <_dtoa_r+0x188>
 8006efa:	9b00      	ldr	r3, [sp, #0]
 8006efc:	1bdb      	subs	r3, r3, r7
 8006efe:	9300      	str	r3, [sp, #0]
 8006f00:	427b      	negs	r3, r7
 8006f02:	9308      	str	r3, [sp, #32]
 8006f04:	2300      	movs	r3, #0
 8006f06:	930d      	str	r3, [sp, #52]	@ 0x34
 8006f08:	e7c3      	b.n	8006e92 <_dtoa_r+0x1b2>
 8006f0a:	2301      	movs	r3, #1
 8006f0c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006f0e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006f10:	eb07 0b03 	add.w	fp, r7, r3
 8006f14:	f10b 0301 	add.w	r3, fp, #1
 8006f18:	2b01      	cmp	r3, #1
 8006f1a:	9303      	str	r3, [sp, #12]
 8006f1c:	bfb8      	it	lt
 8006f1e:	2301      	movlt	r3, #1
 8006f20:	e006      	b.n	8006f30 <_dtoa_r+0x250>
 8006f22:	2301      	movs	r3, #1
 8006f24:	9309      	str	r3, [sp, #36]	@ 0x24
 8006f26:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	dd28      	ble.n	8006f7e <_dtoa_r+0x29e>
 8006f2c:	469b      	mov	fp, r3
 8006f2e:	9303      	str	r3, [sp, #12]
 8006f30:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8006f34:	2100      	movs	r1, #0
 8006f36:	2204      	movs	r2, #4
 8006f38:	f102 0514 	add.w	r5, r2, #20
 8006f3c:	429d      	cmp	r5, r3
 8006f3e:	d926      	bls.n	8006f8e <_dtoa_r+0x2ae>
 8006f40:	6041      	str	r1, [r0, #4]
 8006f42:	4648      	mov	r0, r9
 8006f44:	f000 fd9c 	bl	8007a80 <_Balloc>
 8006f48:	4682      	mov	sl, r0
 8006f4a:	2800      	cmp	r0, #0
 8006f4c:	d142      	bne.n	8006fd4 <_dtoa_r+0x2f4>
 8006f4e:	4b1e      	ldr	r3, [pc, #120]	@ (8006fc8 <_dtoa_r+0x2e8>)
 8006f50:	4602      	mov	r2, r0
 8006f52:	f240 11af 	movw	r1, #431	@ 0x1af
 8006f56:	e6da      	b.n	8006d0e <_dtoa_r+0x2e>
 8006f58:	2300      	movs	r3, #0
 8006f5a:	e7e3      	b.n	8006f24 <_dtoa_r+0x244>
 8006f5c:	2300      	movs	r3, #0
 8006f5e:	e7d5      	b.n	8006f0c <_dtoa_r+0x22c>
 8006f60:	2401      	movs	r4, #1
 8006f62:	2300      	movs	r3, #0
 8006f64:	9307      	str	r3, [sp, #28]
 8006f66:	9409      	str	r4, [sp, #36]	@ 0x24
 8006f68:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 8006f6c:	2200      	movs	r2, #0
 8006f6e:	f8cd b00c 	str.w	fp, [sp, #12]
 8006f72:	2312      	movs	r3, #18
 8006f74:	920c      	str	r2, [sp, #48]	@ 0x30
 8006f76:	e7db      	b.n	8006f30 <_dtoa_r+0x250>
 8006f78:	2301      	movs	r3, #1
 8006f7a:	9309      	str	r3, [sp, #36]	@ 0x24
 8006f7c:	e7f4      	b.n	8006f68 <_dtoa_r+0x288>
 8006f7e:	f04f 0b01 	mov.w	fp, #1
 8006f82:	f8cd b00c 	str.w	fp, [sp, #12]
 8006f86:	465b      	mov	r3, fp
 8006f88:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8006f8c:	e7d0      	b.n	8006f30 <_dtoa_r+0x250>
 8006f8e:	3101      	adds	r1, #1
 8006f90:	0052      	lsls	r2, r2, #1
 8006f92:	e7d1      	b.n	8006f38 <_dtoa_r+0x258>
 8006f94:	f3af 8000 	nop.w
 8006f98:	636f4361 	.word	0x636f4361
 8006f9c:	3fd287a7 	.word	0x3fd287a7
 8006fa0:	8b60c8b3 	.word	0x8b60c8b3
 8006fa4:	3fc68a28 	.word	0x3fc68a28
 8006fa8:	509f79fb 	.word	0x509f79fb
 8006fac:	3fd34413 	.word	0x3fd34413
 8006fb0:	08009126 	.word	0x08009126
 8006fb4:	0800913d 	.word	0x0800913d
 8006fb8:	7ff00000 	.word	0x7ff00000
 8006fbc:	080090f6 	.word	0x080090f6
 8006fc0:	3ff80000 	.word	0x3ff80000
 8006fc4:	08009290 	.word	0x08009290
 8006fc8:	08009195 	.word	0x08009195
 8006fcc:	08009122 	.word	0x08009122
 8006fd0:	080090f5 	.word	0x080090f5
 8006fd4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006fd8:	6018      	str	r0, [r3, #0]
 8006fda:	9b03      	ldr	r3, [sp, #12]
 8006fdc:	2b0e      	cmp	r3, #14
 8006fde:	f200 80a1 	bhi.w	8007124 <_dtoa_r+0x444>
 8006fe2:	2c00      	cmp	r4, #0
 8006fe4:	f000 809e 	beq.w	8007124 <_dtoa_r+0x444>
 8006fe8:	2f00      	cmp	r7, #0
 8006fea:	dd33      	ble.n	8007054 <_dtoa_r+0x374>
 8006fec:	4b9c      	ldr	r3, [pc, #624]	@ (8007260 <_dtoa_r+0x580>)
 8006fee:	f007 020f 	and.w	r2, r7, #15
 8006ff2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006ff6:	ed93 7b00 	vldr	d7, [r3]
 8006ffa:	05f8      	lsls	r0, r7, #23
 8006ffc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8007000:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007004:	d516      	bpl.n	8007034 <_dtoa_r+0x354>
 8007006:	4b97      	ldr	r3, [pc, #604]	@ (8007264 <_dtoa_r+0x584>)
 8007008:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800700c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007010:	f7f9 fc24 	bl	800085c <__aeabi_ddiv>
 8007014:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007018:	f004 040f 	and.w	r4, r4, #15
 800701c:	2603      	movs	r6, #3
 800701e:	4d91      	ldr	r5, [pc, #580]	@ (8007264 <_dtoa_r+0x584>)
 8007020:	b954      	cbnz	r4, 8007038 <_dtoa_r+0x358>
 8007022:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007026:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800702a:	f7f9 fc17 	bl	800085c <__aeabi_ddiv>
 800702e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007032:	e028      	b.n	8007086 <_dtoa_r+0x3a6>
 8007034:	2602      	movs	r6, #2
 8007036:	e7f2      	b.n	800701e <_dtoa_r+0x33e>
 8007038:	07e1      	lsls	r1, r4, #31
 800703a:	d508      	bpl.n	800704e <_dtoa_r+0x36e>
 800703c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007040:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007044:	f7f9 fae0 	bl	8000608 <__aeabi_dmul>
 8007048:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800704c:	3601      	adds	r6, #1
 800704e:	1064      	asrs	r4, r4, #1
 8007050:	3508      	adds	r5, #8
 8007052:	e7e5      	b.n	8007020 <_dtoa_r+0x340>
 8007054:	f000 80af 	beq.w	80071b6 <_dtoa_r+0x4d6>
 8007058:	427c      	negs	r4, r7
 800705a:	4b81      	ldr	r3, [pc, #516]	@ (8007260 <_dtoa_r+0x580>)
 800705c:	4d81      	ldr	r5, [pc, #516]	@ (8007264 <_dtoa_r+0x584>)
 800705e:	f004 020f 	and.w	r2, r4, #15
 8007062:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007066:	e9d3 2300 	ldrd	r2, r3, [r3]
 800706a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800706e:	f7f9 facb 	bl	8000608 <__aeabi_dmul>
 8007072:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007076:	1124      	asrs	r4, r4, #4
 8007078:	2300      	movs	r3, #0
 800707a:	2602      	movs	r6, #2
 800707c:	2c00      	cmp	r4, #0
 800707e:	f040 808f 	bne.w	80071a0 <_dtoa_r+0x4c0>
 8007082:	2b00      	cmp	r3, #0
 8007084:	d1d3      	bne.n	800702e <_dtoa_r+0x34e>
 8007086:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007088:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800708c:	2b00      	cmp	r3, #0
 800708e:	f000 8094 	beq.w	80071ba <_dtoa_r+0x4da>
 8007092:	4b75      	ldr	r3, [pc, #468]	@ (8007268 <_dtoa_r+0x588>)
 8007094:	2200      	movs	r2, #0
 8007096:	4620      	mov	r0, r4
 8007098:	4629      	mov	r1, r5
 800709a:	f7f9 fd27 	bl	8000aec <__aeabi_dcmplt>
 800709e:	2800      	cmp	r0, #0
 80070a0:	f000 808b 	beq.w	80071ba <_dtoa_r+0x4da>
 80070a4:	9b03      	ldr	r3, [sp, #12]
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	f000 8087 	beq.w	80071ba <_dtoa_r+0x4da>
 80070ac:	f1bb 0f00 	cmp.w	fp, #0
 80070b0:	dd34      	ble.n	800711c <_dtoa_r+0x43c>
 80070b2:	4620      	mov	r0, r4
 80070b4:	4b6d      	ldr	r3, [pc, #436]	@ (800726c <_dtoa_r+0x58c>)
 80070b6:	2200      	movs	r2, #0
 80070b8:	4629      	mov	r1, r5
 80070ba:	f7f9 faa5 	bl	8000608 <__aeabi_dmul>
 80070be:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80070c2:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 80070c6:	3601      	adds	r6, #1
 80070c8:	465c      	mov	r4, fp
 80070ca:	4630      	mov	r0, r6
 80070cc:	f7f9 fa32 	bl	8000534 <__aeabi_i2d>
 80070d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80070d4:	f7f9 fa98 	bl	8000608 <__aeabi_dmul>
 80070d8:	4b65      	ldr	r3, [pc, #404]	@ (8007270 <_dtoa_r+0x590>)
 80070da:	2200      	movs	r2, #0
 80070dc:	f7f9 f8de 	bl	800029c <__adddf3>
 80070e0:	4605      	mov	r5, r0
 80070e2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80070e6:	2c00      	cmp	r4, #0
 80070e8:	d16a      	bne.n	80071c0 <_dtoa_r+0x4e0>
 80070ea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80070ee:	4b61      	ldr	r3, [pc, #388]	@ (8007274 <_dtoa_r+0x594>)
 80070f0:	2200      	movs	r2, #0
 80070f2:	f7f9 f8d1 	bl	8000298 <__aeabi_dsub>
 80070f6:	4602      	mov	r2, r0
 80070f8:	460b      	mov	r3, r1
 80070fa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80070fe:	462a      	mov	r2, r5
 8007100:	4633      	mov	r3, r6
 8007102:	f7f9 fd11 	bl	8000b28 <__aeabi_dcmpgt>
 8007106:	2800      	cmp	r0, #0
 8007108:	f040 8298 	bne.w	800763c <_dtoa_r+0x95c>
 800710c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007110:	462a      	mov	r2, r5
 8007112:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007116:	f7f9 fce9 	bl	8000aec <__aeabi_dcmplt>
 800711a:	bb38      	cbnz	r0, 800716c <_dtoa_r+0x48c>
 800711c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8007120:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007124:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007126:	2b00      	cmp	r3, #0
 8007128:	f2c0 8157 	blt.w	80073da <_dtoa_r+0x6fa>
 800712c:	2f0e      	cmp	r7, #14
 800712e:	f300 8154 	bgt.w	80073da <_dtoa_r+0x6fa>
 8007132:	4b4b      	ldr	r3, [pc, #300]	@ (8007260 <_dtoa_r+0x580>)
 8007134:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007138:	ed93 7b00 	vldr	d7, [r3]
 800713c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800713e:	2b00      	cmp	r3, #0
 8007140:	ed8d 7b00 	vstr	d7, [sp]
 8007144:	f280 80e5 	bge.w	8007312 <_dtoa_r+0x632>
 8007148:	9b03      	ldr	r3, [sp, #12]
 800714a:	2b00      	cmp	r3, #0
 800714c:	f300 80e1 	bgt.w	8007312 <_dtoa_r+0x632>
 8007150:	d10c      	bne.n	800716c <_dtoa_r+0x48c>
 8007152:	4b48      	ldr	r3, [pc, #288]	@ (8007274 <_dtoa_r+0x594>)
 8007154:	2200      	movs	r2, #0
 8007156:	ec51 0b17 	vmov	r0, r1, d7
 800715a:	f7f9 fa55 	bl	8000608 <__aeabi_dmul>
 800715e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007162:	f7f9 fcd7 	bl	8000b14 <__aeabi_dcmpge>
 8007166:	2800      	cmp	r0, #0
 8007168:	f000 8266 	beq.w	8007638 <_dtoa_r+0x958>
 800716c:	2400      	movs	r4, #0
 800716e:	4625      	mov	r5, r4
 8007170:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007172:	4656      	mov	r6, sl
 8007174:	ea6f 0803 	mvn.w	r8, r3
 8007178:	2700      	movs	r7, #0
 800717a:	4621      	mov	r1, r4
 800717c:	4648      	mov	r0, r9
 800717e:	f000 fcbf 	bl	8007b00 <_Bfree>
 8007182:	2d00      	cmp	r5, #0
 8007184:	f000 80bd 	beq.w	8007302 <_dtoa_r+0x622>
 8007188:	b12f      	cbz	r7, 8007196 <_dtoa_r+0x4b6>
 800718a:	42af      	cmp	r7, r5
 800718c:	d003      	beq.n	8007196 <_dtoa_r+0x4b6>
 800718e:	4639      	mov	r1, r7
 8007190:	4648      	mov	r0, r9
 8007192:	f000 fcb5 	bl	8007b00 <_Bfree>
 8007196:	4629      	mov	r1, r5
 8007198:	4648      	mov	r0, r9
 800719a:	f000 fcb1 	bl	8007b00 <_Bfree>
 800719e:	e0b0      	b.n	8007302 <_dtoa_r+0x622>
 80071a0:	07e2      	lsls	r2, r4, #31
 80071a2:	d505      	bpl.n	80071b0 <_dtoa_r+0x4d0>
 80071a4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80071a8:	f7f9 fa2e 	bl	8000608 <__aeabi_dmul>
 80071ac:	3601      	adds	r6, #1
 80071ae:	2301      	movs	r3, #1
 80071b0:	1064      	asrs	r4, r4, #1
 80071b2:	3508      	adds	r5, #8
 80071b4:	e762      	b.n	800707c <_dtoa_r+0x39c>
 80071b6:	2602      	movs	r6, #2
 80071b8:	e765      	b.n	8007086 <_dtoa_r+0x3a6>
 80071ba:	9c03      	ldr	r4, [sp, #12]
 80071bc:	46b8      	mov	r8, r7
 80071be:	e784      	b.n	80070ca <_dtoa_r+0x3ea>
 80071c0:	4b27      	ldr	r3, [pc, #156]	@ (8007260 <_dtoa_r+0x580>)
 80071c2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80071c4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80071c8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80071cc:	4454      	add	r4, sl
 80071ce:	2900      	cmp	r1, #0
 80071d0:	d054      	beq.n	800727c <_dtoa_r+0x59c>
 80071d2:	4929      	ldr	r1, [pc, #164]	@ (8007278 <_dtoa_r+0x598>)
 80071d4:	2000      	movs	r0, #0
 80071d6:	f7f9 fb41 	bl	800085c <__aeabi_ddiv>
 80071da:	4633      	mov	r3, r6
 80071dc:	462a      	mov	r2, r5
 80071de:	f7f9 f85b 	bl	8000298 <__aeabi_dsub>
 80071e2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80071e6:	4656      	mov	r6, sl
 80071e8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80071ec:	f7f9 fcbc 	bl	8000b68 <__aeabi_d2iz>
 80071f0:	4605      	mov	r5, r0
 80071f2:	f7f9 f99f 	bl	8000534 <__aeabi_i2d>
 80071f6:	4602      	mov	r2, r0
 80071f8:	460b      	mov	r3, r1
 80071fa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80071fe:	f7f9 f84b 	bl	8000298 <__aeabi_dsub>
 8007202:	3530      	adds	r5, #48	@ 0x30
 8007204:	4602      	mov	r2, r0
 8007206:	460b      	mov	r3, r1
 8007208:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800720c:	f806 5b01 	strb.w	r5, [r6], #1
 8007210:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007214:	f7f9 fc6a 	bl	8000aec <__aeabi_dcmplt>
 8007218:	2800      	cmp	r0, #0
 800721a:	d172      	bne.n	8007302 <_dtoa_r+0x622>
 800721c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007220:	4911      	ldr	r1, [pc, #68]	@ (8007268 <_dtoa_r+0x588>)
 8007222:	2000      	movs	r0, #0
 8007224:	f7f9 f838 	bl	8000298 <__aeabi_dsub>
 8007228:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800722c:	f7f9 fc5e 	bl	8000aec <__aeabi_dcmplt>
 8007230:	2800      	cmp	r0, #0
 8007232:	f040 80b4 	bne.w	800739e <_dtoa_r+0x6be>
 8007236:	42a6      	cmp	r6, r4
 8007238:	f43f af70 	beq.w	800711c <_dtoa_r+0x43c>
 800723c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007240:	4b0a      	ldr	r3, [pc, #40]	@ (800726c <_dtoa_r+0x58c>)
 8007242:	2200      	movs	r2, #0
 8007244:	f7f9 f9e0 	bl	8000608 <__aeabi_dmul>
 8007248:	4b08      	ldr	r3, [pc, #32]	@ (800726c <_dtoa_r+0x58c>)
 800724a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800724e:	2200      	movs	r2, #0
 8007250:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007254:	f7f9 f9d8 	bl	8000608 <__aeabi_dmul>
 8007258:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800725c:	e7c4      	b.n	80071e8 <_dtoa_r+0x508>
 800725e:	bf00      	nop
 8007260:	08009290 	.word	0x08009290
 8007264:	08009268 	.word	0x08009268
 8007268:	3ff00000 	.word	0x3ff00000
 800726c:	40240000 	.word	0x40240000
 8007270:	401c0000 	.word	0x401c0000
 8007274:	40140000 	.word	0x40140000
 8007278:	3fe00000 	.word	0x3fe00000
 800727c:	4631      	mov	r1, r6
 800727e:	4628      	mov	r0, r5
 8007280:	f7f9 f9c2 	bl	8000608 <__aeabi_dmul>
 8007284:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007288:	9413      	str	r4, [sp, #76]	@ 0x4c
 800728a:	4656      	mov	r6, sl
 800728c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007290:	f7f9 fc6a 	bl	8000b68 <__aeabi_d2iz>
 8007294:	4605      	mov	r5, r0
 8007296:	f7f9 f94d 	bl	8000534 <__aeabi_i2d>
 800729a:	4602      	mov	r2, r0
 800729c:	460b      	mov	r3, r1
 800729e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80072a2:	f7f8 fff9 	bl	8000298 <__aeabi_dsub>
 80072a6:	3530      	adds	r5, #48	@ 0x30
 80072a8:	f806 5b01 	strb.w	r5, [r6], #1
 80072ac:	4602      	mov	r2, r0
 80072ae:	460b      	mov	r3, r1
 80072b0:	42a6      	cmp	r6, r4
 80072b2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80072b6:	f04f 0200 	mov.w	r2, #0
 80072ba:	d124      	bne.n	8007306 <_dtoa_r+0x626>
 80072bc:	4baf      	ldr	r3, [pc, #700]	@ (800757c <_dtoa_r+0x89c>)
 80072be:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80072c2:	f7f8 ffeb 	bl	800029c <__adddf3>
 80072c6:	4602      	mov	r2, r0
 80072c8:	460b      	mov	r3, r1
 80072ca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80072ce:	f7f9 fc2b 	bl	8000b28 <__aeabi_dcmpgt>
 80072d2:	2800      	cmp	r0, #0
 80072d4:	d163      	bne.n	800739e <_dtoa_r+0x6be>
 80072d6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80072da:	49a8      	ldr	r1, [pc, #672]	@ (800757c <_dtoa_r+0x89c>)
 80072dc:	2000      	movs	r0, #0
 80072de:	f7f8 ffdb 	bl	8000298 <__aeabi_dsub>
 80072e2:	4602      	mov	r2, r0
 80072e4:	460b      	mov	r3, r1
 80072e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80072ea:	f7f9 fbff 	bl	8000aec <__aeabi_dcmplt>
 80072ee:	2800      	cmp	r0, #0
 80072f0:	f43f af14 	beq.w	800711c <_dtoa_r+0x43c>
 80072f4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80072f6:	1e73      	subs	r3, r6, #1
 80072f8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80072fa:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80072fe:	2b30      	cmp	r3, #48	@ 0x30
 8007300:	d0f8      	beq.n	80072f4 <_dtoa_r+0x614>
 8007302:	4647      	mov	r7, r8
 8007304:	e03b      	b.n	800737e <_dtoa_r+0x69e>
 8007306:	4b9e      	ldr	r3, [pc, #632]	@ (8007580 <_dtoa_r+0x8a0>)
 8007308:	f7f9 f97e 	bl	8000608 <__aeabi_dmul>
 800730c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007310:	e7bc      	b.n	800728c <_dtoa_r+0x5ac>
 8007312:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007316:	4656      	mov	r6, sl
 8007318:	e9dd 2300 	ldrd	r2, r3, [sp]
 800731c:	4620      	mov	r0, r4
 800731e:	4629      	mov	r1, r5
 8007320:	f7f9 fa9c 	bl	800085c <__aeabi_ddiv>
 8007324:	f7f9 fc20 	bl	8000b68 <__aeabi_d2iz>
 8007328:	4680      	mov	r8, r0
 800732a:	f7f9 f903 	bl	8000534 <__aeabi_i2d>
 800732e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007332:	f7f9 f969 	bl	8000608 <__aeabi_dmul>
 8007336:	4602      	mov	r2, r0
 8007338:	460b      	mov	r3, r1
 800733a:	4620      	mov	r0, r4
 800733c:	4629      	mov	r1, r5
 800733e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007342:	f7f8 ffa9 	bl	8000298 <__aeabi_dsub>
 8007346:	f806 4b01 	strb.w	r4, [r6], #1
 800734a:	9d03      	ldr	r5, [sp, #12]
 800734c:	eba6 040a 	sub.w	r4, r6, sl
 8007350:	42a5      	cmp	r5, r4
 8007352:	4602      	mov	r2, r0
 8007354:	460b      	mov	r3, r1
 8007356:	d133      	bne.n	80073c0 <_dtoa_r+0x6e0>
 8007358:	f7f8 ffa0 	bl	800029c <__adddf3>
 800735c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007360:	4604      	mov	r4, r0
 8007362:	460d      	mov	r5, r1
 8007364:	f7f9 fbe0 	bl	8000b28 <__aeabi_dcmpgt>
 8007368:	b9c0      	cbnz	r0, 800739c <_dtoa_r+0x6bc>
 800736a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800736e:	4620      	mov	r0, r4
 8007370:	4629      	mov	r1, r5
 8007372:	f7f9 fbb1 	bl	8000ad8 <__aeabi_dcmpeq>
 8007376:	b110      	cbz	r0, 800737e <_dtoa_r+0x69e>
 8007378:	f018 0f01 	tst.w	r8, #1
 800737c:	d10e      	bne.n	800739c <_dtoa_r+0x6bc>
 800737e:	9902      	ldr	r1, [sp, #8]
 8007380:	4648      	mov	r0, r9
 8007382:	f000 fbbd 	bl	8007b00 <_Bfree>
 8007386:	2300      	movs	r3, #0
 8007388:	7033      	strb	r3, [r6, #0]
 800738a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800738c:	3701      	adds	r7, #1
 800738e:	601f      	str	r7, [r3, #0]
 8007390:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007392:	2b00      	cmp	r3, #0
 8007394:	f000 824b 	beq.w	800782e <_dtoa_r+0xb4e>
 8007398:	601e      	str	r6, [r3, #0]
 800739a:	e248      	b.n	800782e <_dtoa_r+0xb4e>
 800739c:	46b8      	mov	r8, r7
 800739e:	4633      	mov	r3, r6
 80073a0:	461e      	mov	r6, r3
 80073a2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80073a6:	2a39      	cmp	r2, #57	@ 0x39
 80073a8:	d106      	bne.n	80073b8 <_dtoa_r+0x6d8>
 80073aa:	459a      	cmp	sl, r3
 80073ac:	d1f8      	bne.n	80073a0 <_dtoa_r+0x6c0>
 80073ae:	2230      	movs	r2, #48	@ 0x30
 80073b0:	f108 0801 	add.w	r8, r8, #1
 80073b4:	f88a 2000 	strb.w	r2, [sl]
 80073b8:	781a      	ldrb	r2, [r3, #0]
 80073ba:	3201      	adds	r2, #1
 80073bc:	701a      	strb	r2, [r3, #0]
 80073be:	e7a0      	b.n	8007302 <_dtoa_r+0x622>
 80073c0:	4b6f      	ldr	r3, [pc, #444]	@ (8007580 <_dtoa_r+0x8a0>)
 80073c2:	2200      	movs	r2, #0
 80073c4:	f7f9 f920 	bl	8000608 <__aeabi_dmul>
 80073c8:	2200      	movs	r2, #0
 80073ca:	2300      	movs	r3, #0
 80073cc:	4604      	mov	r4, r0
 80073ce:	460d      	mov	r5, r1
 80073d0:	f7f9 fb82 	bl	8000ad8 <__aeabi_dcmpeq>
 80073d4:	2800      	cmp	r0, #0
 80073d6:	d09f      	beq.n	8007318 <_dtoa_r+0x638>
 80073d8:	e7d1      	b.n	800737e <_dtoa_r+0x69e>
 80073da:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80073dc:	2a00      	cmp	r2, #0
 80073de:	f000 80ea 	beq.w	80075b6 <_dtoa_r+0x8d6>
 80073e2:	9a07      	ldr	r2, [sp, #28]
 80073e4:	2a01      	cmp	r2, #1
 80073e6:	f300 80cd 	bgt.w	8007584 <_dtoa_r+0x8a4>
 80073ea:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80073ec:	2a00      	cmp	r2, #0
 80073ee:	f000 80c1 	beq.w	8007574 <_dtoa_r+0x894>
 80073f2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80073f6:	9c08      	ldr	r4, [sp, #32]
 80073f8:	9e00      	ldr	r6, [sp, #0]
 80073fa:	9a00      	ldr	r2, [sp, #0]
 80073fc:	441a      	add	r2, r3
 80073fe:	9200      	str	r2, [sp, #0]
 8007400:	9a06      	ldr	r2, [sp, #24]
 8007402:	2101      	movs	r1, #1
 8007404:	441a      	add	r2, r3
 8007406:	4648      	mov	r0, r9
 8007408:	9206      	str	r2, [sp, #24]
 800740a:	f000 fc2d 	bl	8007c68 <__i2b>
 800740e:	4605      	mov	r5, r0
 8007410:	b166      	cbz	r6, 800742c <_dtoa_r+0x74c>
 8007412:	9b06      	ldr	r3, [sp, #24]
 8007414:	2b00      	cmp	r3, #0
 8007416:	dd09      	ble.n	800742c <_dtoa_r+0x74c>
 8007418:	42b3      	cmp	r3, r6
 800741a:	9a00      	ldr	r2, [sp, #0]
 800741c:	bfa8      	it	ge
 800741e:	4633      	movge	r3, r6
 8007420:	1ad2      	subs	r2, r2, r3
 8007422:	9200      	str	r2, [sp, #0]
 8007424:	9a06      	ldr	r2, [sp, #24]
 8007426:	1af6      	subs	r6, r6, r3
 8007428:	1ad3      	subs	r3, r2, r3
 800742a:	9306      	str	r3, [sp, #24]
 800742c:	9b08      	ldr	r3, [sp, #32]
 800742e:	b30b      	cbz	r3, 8007474 <_dtoa_r+0x794>
 8007430:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007432:	2b00      	cmp	r3, #0
 8007434:	f000 80c6 	beq.w	80075c4 <_dtoa_r+0x8e4>
 8007438:	2c00      	cmp	r4, #0
 800743a:	f000 80c0 	beq.w	80075be <_dtoa_r+0x8de>
 800743e:	4629      	mov	r1, r5
 8007440:	4622      	mov	r2, r4
 8007442:	4648      	mov	r0, r9
 8007444:	f000 fcc8 	bl	8007dd8 <__pow5mult>
 8007448:	9a02      	ldr	r2, [sp, #8]
 800744a:	4601      	mov	r1, r0
 800744c:	4605      	mov	r5, r0
 800744e:	4648      	mov	r0, r9
 8007450:	f000 fc20 	bl	8007c94 <__multiply>
 8007454:	9902      	ldr	r1, [sp, #8]
 8007456:	4680      	mov	r8, r0
 8007458:	4648      	mov	r0, r9
 800745a:	f000 fb51 	bl	8007b00 <_Bfree>
 800745e:	9b08      	ldr	r3, [sp, #32]
 8007460:	1b1b      	subs	r3, r3, r4
 8007462:	9308      	str	r3, [sp, #32]
 8007464:	f000 80b1 	beq.w	80075ca <_dtoa_r+0x8ea>
 8007468:	9a08      	ldr	r2, [sp, #32]
 800746a:	4641      	mov	r1, r8
 800746c:	4648      	mov	r0, r9
 800746e:	f000 fcb3 	bl	8007dd8 <__pow5mult>
 8007472:	9002      	str	r0, [sp, #8]
 8007474:	2101      	movs	r1, #1
 8007476:	4648      	mov	r0, r9
 8007478:	f000 fbf6 	bl	8007c68 <__i2b>
 800747c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800747e:	4604      	mov	r4, r0
 8007480:	2b00      	cmp	r3, #0
 8007482:	f000 81d8 	beq.w	8007836 <_dtoa_r+0xb56>
 8007486:	461a      	mov	r2, r3
 8007488:	4601      	mov	r1, r0
 800748a:	4648      	mov	r0, r9
 800748c:	f000 fca4 	bl	8007dd8 <__pow5mult>
 8007490:	9b07      	ldr	r3, [sp, #28]
 8007492:	2b01      	cmp	r3, #1
 8007494:	4604      	mov	r4, r0
 8007496:	f300 809f 	bgt.w	80075d8 <_dtoa_r+0x8f8>
 800749a:	9b04      	ldr	r3, [sp, #16]
 800749c:	2b00      	cmp	r3, #0
 800749e:	f040 8097 	bne.w	80075d0 <_dtoa_r+0x8f0>
 80074a2:	9b05      	ldr	r3, [sp, #20]
 80074a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	f040 8093 	bne.w	80075d4 <_dtoa_r+0x8f4>
 80074ae:	9b05      	ldr	r3, [sp, #20]
 80074b0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80074b4:	0d1b      	lsrs	r3, r3, #20
 80074b6:	051b      	lsls	r3, r3, #20
 80074b8:	b133      	cbz	r3, 80074c8 <_dtoa_r+0x7e8>
 80074ba:	9b00      	ldr	r3, [sp, #0]
 80074bc:	3301      	adds	r3, #1
 80074be:	9300      	str	r3, [sp, #0]
 80074c0:	9b06      	ldr	r3, [sp, #24]
 80074c2:	3301      	adds	r3, #1
 80074c4:	9306      	str	r3, [sp, #24]
 80074c6:	2301      	movs	r3, #1
 80074c8:	9308      	str	r3, [sp, #32]
 80074ca:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	f000 81b8 	beq.w	8007842 <_dtoa_r+0xb62>
 80074d2:	6923      	ldr	r3, [r4, #16]
 80074d4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80074d8:	6918      	ldr	r0, [r3, #16]
 80074da:	f000 fb79 	bl	8007bd0 <__hi0bits>
 80074de:	f1c0 0020 	rsb	r0, r0, #32
 80074e2:	9b06      	ldr	r3, [sp, #24]
 80074e4:	4418      	add	r0, r3
 80074e6:	f010 001f 	ands.w	r0, r0, #31
 80074ea:	f000 8082 	beq.w	80075f2 <_dtoa_r+0x912>
 80074ee:	f1c0 0320 	rsb	r3, r0, #32
 80074f2:	2b04      	cmp	r3, #4
 80074f4:	dd73      	ble.n	80075de <_dtoa_r+0x8fe>
 80074f6:	9b00      	ldr	r3, [sp, #0]
 80074f8:	f1c0 001c 	rsb	r0, r0, #28
 80074fc:	4403      	add	r3, r0
 80074fe:	9300      	str	r3, [sp, #0]
 8007500:	9b06      	ldr	r3, [sp, #24]
 8007502:	4403      	add	r3, r0
 8007504:	4406      	add	r6, r0
 8007506:	9306      	str	r3, [sp, #24]
 8007508:	9b00      	ldr	r3, [sp, #0]
 800750a:	2b00      	cmp	r3, #0
 800750c:	dd05      	ble.n	800751a <_dtoa_r+0x83a>
 800750e:	9902      	ldr	r1, [sp, #8]
 8007510:	461a      	mov	r2, r3
 8007512:	4648      	mov	r0, r9
 8007514:	f000 fcba 	bl	8007e8c <__lshift>
 8007518:	9002      	str	r0, [sp, #8]
 800751a:	9b06      	ldr	r3, [sp, #24]
 800751c:	2b00      	cmp	r3, #0
 800751e:	dd05      	ble.n	800752c <_dtoa_r+0x84c>
 8007520:	4621      	mov	r1, r4
 8007522:	461a      	mov	r2, r3
 8007524:	4648      	mov	r0, r9
 8007526:	f000 fcb1 	bl	8007e8c <__lshift>
 800752a:	4604      	mov	r4, r0
 800752c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800752e:	2b00      	cmp	r3, #0
 8007530:	d061      	beq.n	80075f6 <_dtoa_r+0x916>
 8007532:	9802      	ldr	r0, [sp, #8]
 8007534:	4621      	mov	r1, r4
 8007536:	f000 fd15 	bl	8007f64 <__mcmp>
 800753a:	2800      	cmp	r0, #0
 800753c:	da5b      	bge.n	80075f6 <_dtoa_r+0x916>
 800753e:	2300      	movs	r3, #0
 8007540:	9902      	ldr	r1, [sp, #8]
 8007542:	220a      	movs	r2, #10
 8007544:	4648      	mov	r0, r9
 8007546:	f000 fafd 	bl	8007b44 <__multadd>
 800754a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800754c:	9002      	str	r0, [sp, #8]
 800754e:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8007552:	2b00      	cmp	r3, #0
 8007554:	f000 8177 	beq.w	8007846 <_dtoa_r+0xb66>
 8007558:	4629      	mov	r1, r5
 800755a:	2300      	movs	r3, #0
 800755c:	220a      	movs	r2, #10
 800755e:	4648      	mov	r0, r9
 8007560:	f000 faf0 	bl	8007b44 <__multadd>
 8007564:	f1bb 0f00 	cmp.w	fp, #0
 8007568:	4605      	mov	r5, r0
 800756a:	dc6f      	bgt.n	800764c <_dtoa_r+0x96c>
 800756c:	9b07      	ldr	r3, [sp, #28]
 800756e:	2b02      	cmp	r3, #2
 8007570:	dc49      	bgt.n	8007606 <_dtoa_r+0x926>
 8007572:	e06b      	b.n	800764c <_dtoa_r+0x96c>
 8007574:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007576:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800757a:	e73c      	b.n	80073f6 <_dtoa_r+0x716>
 800757c:	3fe00000 	.word	0x3fe00000
 8007580:	40240000 	.word	0x40240000
 8007584:	9b03      	ldr	r3, [sp, #12]
 8007586:	1e5c      	subs	r4, r3, #1
 8007588:	9b08      	ldr	r3, [sp, #32]
 800758a:	42a3      	cmp	r3, r4
 800758c:	db09      	blt.n	80075a2 <_dtoa_r+0x8c2>
 800758e:	1b1c      	subs	r4, r3, r4
 8007590:	9b03      	ldr	r3, [sp, #12]
 8007592:	2b00      	cmp	r3, #0
 8007594:	f6bf af30 	bge.w	80073f8 <_dtoa_r+0x718>
 8007598:	9b00      	ldr	r3, [sp, #0]
 800759a:	9a03      	ldr	r2, [sp, #12]
 800759c:	1a9e      	subs	r6, r3, r2
 800759e:	2300      	movs	r3, #0
 80075a0:	e72b      	b.n	80073fa <_dtoa_r+0x71a>
 80075a2:	9b08      	ldr	r3, [sp, #32]
 80075a4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80075a6:	9408      	str	r4, [sp, #32]
 80075a8:	1ae3      	subs	r3, r4, r3
 80075aa:	441a      	add	r2, r3
 80075ac:	9e00      	ldr	r6, [sp, #0]
 80075ae:	9b03      	ldr	r3, [sp, #12]
 80075b0:	920d      	str	r2, [sp, #52]	@ 0x34
 80075b2:	2400      	movs	r4, #0
 80075b4:	e721      	b.n	80073fa <_dtoa_r+0x71a>
 80075b6:	9c08      	ldr	r4, [sp, #32]
 80075b8:	9e00      	ldr	r6, [sp, #0]
 80075ba:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80075bc:	e728      	b.n	8007410 <_dtoa_r+0x730>
 80075be:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80075c2:	e751      	b.n	8007468 <_dtoa_r+0x788>
 80075c4:	9a08      	ldr	r2, [sp, #32]
 80075c6:	9902      	ldr	r1, [sp, #8]
 80075c8:	e750      	b.n	800746c <_dtoa_r+0x78c>
 80075ca:	f8cd 8008 	str.w	r8, [sp, #8]
 80075ce:	e751      	b.n	8007474 <_dtoa_r+0x794>
 80075d0:	2300      	movs	r3, #0
 80075d2:	e779      	b.n	80074c8 <_dtoa_r+0x7e8>
 80075d4:	9b04      	ldr	r3, [sp, #16]
 80075d6:	e777      	b.n	80074c8 <_dtoa_r+0x7e8>
 80075d8:	2300      	movs	r3, #0
 80075da:	9308      	str	r3, [sp, #32]
 80075dc:	e779      	b.n	80074d2 <_dtoa_r+0x7f2>
 80075de:	d093      	beq.n	8007508 <_dtoa_r+0x828>
 80075e0:	9a00      	ldr	r2, [sp, #0]
 80075e2:	331c      	adds	r3, #28
 80075e4:	441a      	add	r2, r3
 80075e6:	9200      	str	r2, [sp, #0]
 80075e8:	9a06      	ldr	r2, [sp, #24]
 80075ea:	441a      	add	r2, r3
 80075ec:	441e      	add	r6, r3
 80075ee:	9206      	str	r2, [sp, #24]
 80075f0:	e78a      	b.n	8007508 <_dtoa_r+0x828>
 80075f2:	4603      	mov	r3, r0
 80075f4:	e7f4      	b.n	80075e0 <_dtoa_r+0x900>
 80075f6:	9b03      	ldr	r3, [sp, #12]
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	46b8      	mov	r8, r7
 80075fc:	dc20      	bgt.n	8007640 <_dtoa_r+0x960>
 80075fe:	469b      	mov	fp, r3
 8007600:	9b07      	ldr	r3, [sp, #28]
 8007602:	2b02      	cmp	r3, #2
 8007604:	dd1e      	ble.n	8007644 <_dtoa_r+0x964>
 8007606:	f1bb 0f00 	cmp.w	fp, #0
 800760a:	f47f adb1 	bne.w	8007170 <_dtoa_r+0x490>
 800760e:	4621      	mov	r1, r4
 8007610:	465b      	mov	r3, fp
 8007612:	2205      	movs	r2, #5
 8007614:	4648      	mov	r0, r9
 8007616:	f000 fa95 	bl	8007b44 <__multadd>
 800761a:	4601      	mov	r1, r0
 800761c:	4604      	mov	r4, r0
 800761e:	9802      	ldr	r0, [sp, #8]
 8007620:	f000 fca0 	bl	8007f64 <__mcmp>
 8007624:	2800      	cmp	r0, #0
 8007626:	f77f ada3 	ble.w	8007170 <_dtoa_r+0x490>
 800762a:	4656      	mov	r6, sl
 800762c:	2331      	movs	r3, #49	@ 0x31
 800762e:	f806 3b01 	strb.w	r3, [r6], #1
 8007632:	f108 0801 	add.w	r8, r8, #1
 8007636:	e59f      	b.n	8007178 <_dtoa_r+0x498>
 8007638:	9c03      	ldr	r4, [sp, #12]
 800763a:	46b8      	mov	r8, r7
 800763c:	4625      	mov	r5, r4
 800763e:	e7f4      	b.n	800762a <_dtoa_r+0x94a>
 8007640:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8007644:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007646:	2b00      	cmp	r3, #0
 8007648:	f000 8101 	beq.w	800784e <_dtoa_r+0xb6e>
 800764c:	2e00      	cmp	r6, #0
 800764e:	dd05      	ble.n	800765c <_dtoa_r+0x97c>
 8007650:	4629      	mov	r1, r5
 8007652:	4632      	mov	r2, r6
 8007654:	4648      	mov	r0, r9
 8007656:	f000 fc19 	bl	8007e8c <__lshift>
 800765a:	4605      	mov	r5, r0
 800765c:	9b08      	ldr	r3, [sp, #32]
 800765e:	2b00      	cmp	r3, #0
 8007660:	d05c      	beq.n	800771c <_dtoa_r+0xa3c>
 8007662:	6869      	ldr	r1, [r5, #4]
 8007664:	4648      	mov	r0, r9
 8007666:	f000 fa0b 	bl	8007a80 <_Balloc>
 800766a:	4606      	mov	r6, r0
 800766c:	b928      	cbnz	r0, 800767a <_dtoa_r+0x99a>
 800766e:	4b82      	ldr	r3, [pc, #520]	@ (8007878 <_dtoa_r+0xb98>)
 8007670:	4602      	mov	r2, r0
 8007672:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007676:	f7ff bb4a 	b.w	8006d0e <_dtoa_r+0x2e>
 800767a:	692a      	ldr	r2, [r5, #16]
 800767c:	3202      	adds	r2, #2
 800767e:	0092      	lsls	r2, r2, #2
 8007680:	f105 010c 	add.w	r1, r5, #12
 8007684:	300c      	adds	r0, #12
 8007686:	f000 ffa3 	bl	80085d0 <memcpy>
 800768a:	2201      	movs	r2, #1
 800768c:	4631      	mov	r1, r6
 800768e:	4648      	mov	r0, r9
 8007690:	f000 fbfc 	bl	8007e8c <__lshift>
 8007694:	f10a 0301 	add.w	r3, sl, #1
 8007698:	9300      	str	r3, [sp, #0]
 800769a:	eb0a 030b 	add.w	r3, sl, fp
 800769e:	9308      	str	r3, [sp, #32]
 80076a0:	9b04      	ldr	r3, [sp, #16]
 80076a2:	f003 0301 	and.w	r3, r3, #1
 80076a6:	462f      	mov	r7, r5
 80076a8:	9306      	str	r3, [sp, #24]
 80076aa:	4605      	mov	r5, r0
 80076ac:	9b00      	ldr	r3, [sp, #0]
 80076ae:	9802      	ldr	r0, [sp, #8]
 80076b0:	4621      	mov	r1, r4
 80076b2:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 80076b6:	f7ff fa88 	bl	8006bca <quorem>
 80076ba:	4603      	mov	r3, r0
 80076bc:	3330      	adds	r3, #48	@ 0x30
 80076be:	9003      	str	r0, [sp, #12]
 80076c0:	4639      	mov	r1, r7
 80076c2:	9802      	ldr	r0, [sp, #8]
 80076c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80076c6:	f000 fc4d 	bl	8007f64 <__mcmp>
 80076ca:	462a      	mov	r2, r5
 80076cc:	9004      	str	r0, [sp, #16]
 80076ce:	4621      	mov	r1, r4
 80076d0:	4648      	mov	r0, r9
 80076d2:	f000 fc63 	bl	8007f9c <__mdiff>
 80076d6:	68c2      	ldr	r2, [r0, #12]
 80076d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80076da:	4606      	mov	r6, r0
 80076dc:	bb02      	cbnz	r2, 8007720 <_dtoa_r+0xa40>
 80076de:	4601      	mov	r1, r0
 80076e0:	9802      	ldr	r0, [sp, #8]
 80076e2:	f000 fc3f 	bl	8007f64 <__mcmp>
 80076e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80076e8:	4602      	mov	r2, r0
 80076ea:	4631      	mov	r1, r6
 80076ec:	4648      	mov	r0, r9
 80076ee:	920c      	str	r2, [sp, #48]	@ 0x30
 80076f0:	9309      	str	r3, [sp, #36]	@ 0x24
 80076f2:	f000 fa05 	bl	8007b00 <_Bfree>
 80076f6:	9b07      	ldr	r3, [sp, #28]
 80076f8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80076fa:	9e00      	ldr	r6, [sp, #0]
 80076fc:	ea42 0103 	orr.w	r1, r2, r3
 8007700:	9b06      	ldr	r3, [sp, #24]
 8007702:	4319      	orrs	r1, r3
 8007704:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007706:	d10d      	bne.n	8007724 <_dtoa_r+0xa44>
 8007708:	2b39      	cmp	r3, #57	@ 0x39
 800770a:	d027      	beq.n	800775c <_dtoa_r+0xa7c>
 800770c:	9a04      	ldr	r2, [sp, #16]
 800770e:	2a00      	cmp	r2, #0
 8007710:	dd01      	ble.n	8007716 <_dtoa_r+0xa36>
 8007712:	9b03      	ldr	r3, [sp, #12]
 8007714:	3331      	adds	r3, #49	@ 0x31
 8007716:	f88b 3000 	strb.w	r3, [fp]
 800771a:	e52e      	b.n	800717a <_dtoa_r+0x49a>
 800771c:	4628      	mov	r0, r5
 800771e:	e7b9      	b.n	8007694 <_dtoa_r+0x9b4>
 8007720:	2201      	movs	r2, #1
 8007722:	e7e2      	b.n	80076ea <_dtoa_r+0xa0a>
 8007724:	9904      	ldr	r1, [sp, #16]
 8007726:	2900      	cmp	r1, #0
 8007728:	db04      	blt.n	8007734 <_dtoa_r+0xa54>
 800772a:	9807      	ldr	r0, [sp, #28]
 800772c:	4301      	orrs	r1, r0
 800772e:	9806      	ldr	r0, [sp, #24]
 8007730:	4301      	orrs	r1, r0
 8007732:	d120      	bne.n	8007776 <_dtoa_r+0xa96>
 8007734:	2a00      	cmp	r2, #0
 8007736:	ddee      	ble.n	8007716 <_dtoa_r+0xa36>
 8007738:	9902      	ldr	r1, [sp, #8]
 800773a:	9300      	str	r3, [sp, #0]
 800773c:	2201      	movs	r2, #1
 800773e:	4648      	mov	r0, r9
 8007740:	f000 fba4 	bl	8007e8c <__lshift>
 8007744:	4621      	mov	r1, r4
 8007746:	9002      	str	r0, [sp, #8]
 8007748:	f000 fc0c 	bl	8007f64 <__mcmp>
 800774c:	2800      	cmp	r0, #0
 800774e:	9b00      	ldr	r3, [sp, #0]
 8007750:	dc02      	bgt.n	8007758 <_dtoa_r+0xa78>
 8007752:	d1e0      	bne.n	8007716 <_dtoa_r+0xa36>
 8007754:	07da      	lsls	r2, r3, #31
 8007756:	d5de      	bpl.n	8007716 <_dtoa_r+0xa36>
 8007758:	2b39      	cmp	r3, #57	@ 0x39
 800775a:	d1da      	bne.n	8007712 <_dtoa_r+0xa32>
 800775c:	2339      	movs	r3, #57	@ 0x39
 800775e:	f88b 3000 	strb.w	r3, [fp]
 8007762:	4633      	mov	r3, r6
 8007764:	461e      	mov	r6, r3
 8007766:	3b01      	subs	r3, #1
 8007768:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800776c:	2a39      	cmp	r2, #57	@ 0x39
 800776e:	d04e      	beq.n	800780e <_dtoa_r+0xb2e>
 8007770:	3201      	adds	r2, #1
 8007772:	701a      	strb	r2, [r3, #0]
 8007774:	e501      	b.n	800717a <_dtoa_r+0x49a>
 8007776:	2a00      	cmp	r2, #0
 8007778:	dd03      	ble.n	8007782 <_dtoa_r+0xaa2>
 800777a:	2b39      	cmp	r3, #57	@ 0x39
 800777c:	d0ee      	beq.n	800775c <_dtoa_r+0xa7c>
 800777e:	3301      	adds	r3, #1
 8007780:	e7c9      	b.n	8007716 <_dtoa_r+0xa36>
 8007782:	9a00      	ldr	r2, [sp, #0]
 8007784:	9908      	ldr	r1, [sp, #32]
 8007786:	f802 3c01 	strb.w	r3, [r2, #-1]
 800778a:	428a      	cmp	r2, r1
 800778c:	d028      	beq.n	80077e0 <_dtoa_r+0xb00>
 800778e:	9902      	ldr	r1, [sp, #8]
 8007790:	2300      	movs	r3, #0
 8007792:	220a      	movs	r2, #10
 8007794:	4648      	mov	r0, r9
 8007796:	f000 f9d5 	bl	8007b44 <__multadd>
 800779a:	42af      	cmp	r7, r5
 800779c:	9002      	str	r0, [sp, #8]
 800779e:	f04f 0300 	mov.w	r3, #0
 80077a2:	f04f 020a 	mov.w	r2, #10
 80077a6:	4639      	mov	r1, r7
 80077a8:	4648      	mov	r0, r9
 80077aa:	d107      	bne.n	80077bc <_dtoa_r+0xadc>
 80077ac:	f000 f9ca 	bl	8007b44 <__multadd>
 80077b0:	4607      	mov	r7, r0
 80077b2:	4605      	mov	r5, r0
 80077b4:	9b00      	ldr	r3, [sp, #0]
 80077b6:	3301      	adds	r3, #1
 80077b8:	9300      	str	r3, [sp, #0]
 80077ba:	e777      	b.n	80076ac <_dtoa_r+0x9cc>
 80077bc:	f000 f9c2 	bl	8007b44 <__multadd>
 80077c0:	4629      	mov	r1, r5
 80077c2:	4607      	mov	r7, r0
 80077c4:	2300      	movs	r3, #0
 80077c6:	220a      	movs	r2, #10
 80077c8:	4648      	mov	r0, r9
 80077ca:	f000 f9bb 	bl	8007b44 <__multadd>
 80077ce:	4605      	mov	r5, r0
 80077d0:	e7f0      	b.n	80077b4 <_dtoa_r+0xad4>
 80077d2:	f1bb 0f00 	cmp.w	fp, #0
 80077d6:	bfcc      	ite	gt
 80077d8:	465e      	movgt	r6, fp
 80077da:	2601      	movle	r6, #1
 80077dc:	4456      	add	r6, sl
 80077de:	2700      	movs	r7, #0
 80077e0:	9902      	ldr	r1, [sp, #8]
 80077e2:	9300      	str	r3, [sp, #0]
 80077e4:	2201      	movs	r2, #1
 80077e6:	4648      	mov	r0, r9
 80077e8:	f000 fb50 	bl	8007e8c <__lshift>
 80077ec:	4621      	mov	r1, r4
 80077ee:	9002      	str	r0, [sp, #8]
 80077f0:	f000 fbb8 	bl	8007f64 <__mcmp>
 80077f4:	2800      	cmp	r0, #0
 80077f6:	dcb4      	bgt.n	8007762 <_dtoa_r+0xa82>
 80077f8:	d102      	bne.n	8007800 <_dtoa_r+0xb20>
 80077fa:	9b00      	ldr	r3, [sp, #0]
 80077fc:	07db      	lsls	r3, r3, #31
 80077fe:	d4b0      	bmi.n	8007762 <_dtoa_r+0xa82>
 8007800:	4633      	mov	r3, r6
 8007802:	461e      	mov	r6, r3
 8007804:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007808:	2a30      	cmp	r2, #48	@ 0x30
 800780a:	d0fa      	beq.n	8007802 <_dtoa_r+0xb22>
 800780c:	e4b5      	b.n	800717a <_dtoa_r+0x49a>
 800780e:	459a      	cmp	sl, r3
 8007810:	d1a8      	bne.n	8007764 <_dtoa_r+0xa84>
 8007812:	2331      	movs	r3, #49	@ 0x31
 8007814:	f108 0801 	add.w	r8, r8, #1
 8007818:	f88a 3000 	strb.w	r3, [sl]
 800781c:	e4ad      	b.n	800717a <_dtoa_r+0x49a>
 800781e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007820:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800787c <_dtoa_r+0xb9c>
 8007824:	b11b      	cbz	r3, 800782e <_dtoa_r+0xb4e>
 8007826:	f10a 0308 	add.w	r3, sl, #8
 800782a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800782c:	6013      	str	r3, [r2, #0]
 800782e:	4650      	mov	r0, sl
 8007830:	b017      	add	sp, #92	@ 0x5c
 8007832:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007836:	9b07      	ldr	r3, [sp, #28]
 8007838:	2b01      	cmp	r3, #1
 800783a:	f77f ae2e 	ble.w	800749a <_dtoa_r+0x7ba>
 800783e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007840:	9308      	str	r3, [sp, #32]
 8007842:	2001      	movs	r0, #1
 8007844:	e64d      	b.n	80074e2 <_dtoa_r+0x802>
 8007846:	f1bb 0f00 	cmp.w	fp, #0
 800784a:	f77f aed9 	ble.w	8007600 <_dtoa_r+0x920>
 800784e:	4656      	mov	r6, sl
 8007850:	9802      	ldr	r0, [sp, #8]
 8007852:	4621      	mov	r1, r4
 8007854:	f7ff f9b9 	bl	8006bca <quorem>
 8007858:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800785c:	f806 3b01 	strb.w	r3, [r6], #1
 8007860:	eba6 020a 	sub.w	r2, r6, sl
 8007864:	4593      	cmp	fp, r2
 8007866:	ddb4      	ble.n	80077d2 <_dtoa_r+0xaf2>
 8007868:	9902      	ldr	r1, [sp, #8]
 800786a:	2300      	movs	r3, #0
 800786c:	220a      	movs	r2, #10
 800786e:	4648      	mov	r0, r9
 8007870:	f000 f968 	bl	8007b44 <__multadd>
 8007874:	9002      	str	r0, [sp, #8]
 8007876:	e7eb      	b.n	8007850 <_dtoa_r+0xb70>
 8007878:	08009195 	.word	0x08009195
 800787c:	08009119 	.word	0x08009119

08007880 <_free_r>:
 8007880:	b538      	push	{r3, r4, r5, lr}
 8007882:	4605      	mov	r5, r0
 8007884:	2900      	cmp	r1, #0
 8007886:	d041      	beq.n	800790c <_free_r+0x8c>
 8007888:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800788c:	1f0c      	subs	r4, r1, #4
 800788e:	2b00      	cmp	r3, #0
 8007890:	bfb8      	it	lt
 8007892:	18e4      	addlt	r4, r4, r3
 8007894:	f000 f8e8 	bl	8007a68 <__malloc_lock>
 8007898:	4a1d      	ldr	r2, [pc, #116]	@ (8007910 <_free_r+0x90>)
 800789a:	6813      	ldr	r3, [r2, #0]
 800789c:	b933      	cbnz	r3, 80078ac <_free_r+0x2c>
 800789e:	6063      	str	r3, [r4, #4]
 80078a0:	6014      	str	r4, [r2, #0]
 80078a2:	4628      	mov	r0, r5
 80078a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80078a8:	f000 b8e4 	b.w	8007a74 <__malloc_unlock>
 80078ac:	42a3      	cmp	r3, r4
 80078ae:	d908      	bls.n	80078c2 <_free_r+0x42>
 80078b0:	6820      	ldr	r0, [r4, #0]
 80078b2:	1821      	adds	r1, r4, r0
 80078b4:	428b      	cmp	r3, r1
 80078b6:	bf01      	itttt	eq
 80078b8:	6819      	ldreq	r1, [r3, #0]
 80078ba:	685b      	ldreq	r3, [r3, #4]
 80078bc:	1809      	addeq	r1, r1, r0
 80078be:	6021      	streq	r1, [r4, #0]
 80078c0:	e7ed      	b.n	800789e <_free_r+0x1e>
 80078c2:	461a      	mov	r2, r3
 80078c4:	685b      	ldr	r3, [r3, #4]
 80078c6:	b10b      	cbz	r3, 80078cc <_free_r+0x4c>
 80078c8:	42a3      	cmp	r3, r4
 80078ca:	d9fa      	bls.n	80078c2 <_free_r+0x42>
 80078cc:	6811      	ldr	r1, [r2, #0]
 80078ce:	1850      	adds	r0, r2, r1
 80078d0:	42a0      	cmp	r0, r4
 80078d2:	d10b      	bne.n	80078ec <_free_r+0x6c>
 80078d4:	6820      	ldr	r0, [r4, #0]
 80078d6:	4401      	add	r1, r0
 80078d8:	1850      	adds	r0, r2, r1
 80078da:	4283      	cmp	r3, r0
 80078dc:	6011      	str	r1, [r2, #0]
 80078de:	d1e0      	bne.n	80078a2 <_free_r+0x22>
 80078e0:	6818      	ldr	r0, [r3, #0]
 80078e2:	685b      	ldr	r3, [r3, #4]
 80078e4:	6053      	str	r3, [r2, #4]
 80078e6:	4408      	add	r0, r1
 80078e8:	6010      	str	r0, [r2, #0]
 80078ea:	e7da      	b.n	80078a2 <_free_r+0x22>
 80078ec:	d902      	bls.n	80078f4 <_free_r+0x74>
 80078ee:	230c      	movs	r3, #12
 80078f0:	602b      	str	r3, [r5, #0]
 80078f2:	e7d6      	b.n	80078a2 <_free_r+0x22>
 80078f4:	6820      	ldr	r0, [r4, #0]
 80078f6:	1821      	adds	r1, r4, r0
 80078f8:	428b      	cmp	r3, r1
 80078fa:	bf04      	itt	eq
 80078fc:	6819      	ldreq	r1, [r3, #0]
 80078fe:	685b      	ldreq	r3, [r3, #4]
 8007900:	6063      	str	r3, [r4, #4]
 8007902:	bf04      	itt	eq
 8007904:	1809      	addeq	r1, r1, r0
 8007906:	6021      	streq	r1, [r4, #0]
 8007908:	6054      	str	r4, [r2, #4]
 800790a:	e7ca      	b.n	80078a2 <_free_r+0x22>
 800790c:	bd38      	pop	{r3, r4, r5, pc}
 800790e:	bf00      	nop
 8007910:	200004b8 	.word	0x200004b8

08007914 <malloc>:
 8007914:	4b02      	ldr	r3, [pc, #8]	@ (8007920 <malloc+0xc>)
 8007916:	4601      	mov	r1, r0
 8007918:	6818      	ldr	r0, [r3, #0]
 800791a:	f000 b825 	b.w	8007968 <_malloc_r>
 800791e:	bf00      	nop
 8007920:	20000018 	.word	0x20000018

08007924 <sbrk_aligned>:
 8007924:	b570      	push	{r4, r5, r6, lr}
 8007926:	4e0f      	ldr	r6, [pc, #60]	@ (8007964 <sbrk_aligned+0x40>)
 8007928:	460c      	mov	r4, r1
 800792a:	6831      	ldr	r1, [r6, #0]
 800792c:	4605      	mov	r5, r0
 800792e:	b911      	cbnz	r1, 8007936 <sbrk_aligned+0x12>
 8007930:	f000 fe3e 	bl	80085b0 <_sbrk_r>
 8007934:	6030      	str	r0, [r6, #0]
 8007936:	4621      	mov	r1, r4
 8007938:	4628      	mov	r0, r5
 800793a:	f000 fe39 	bl	80085b0 <_sbrk_r>
 800793e:	1c43      	adds	r3, r0, #1
 8007940:	d103      	bne.n	800794a <sbrk_aligned+0x26>
 8007942:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8007946:	4620      	mov	r0, r4
 8007948:	bd70      	pop	{r4, r5, r6, pc}
 800794a:	1cc4      	adds	r4, r0, #3
 800794c:	f024 0403 	bic.w	r4, r4, #3
 8007950:	42a0      	cmp	r0, r4
 8007952:	d0f8      	beq.n	8007946 <sbrk_aligned+0x22>
 8007954:	1a21      	subs	r1, r4, r0
 8007956:	4628      	mov	r0, r5
 8007958:	f000 fe2a 	bl	80085b0 <_sbrk_r>
 800795c:	3001      	adds	r0, #1
 800795e:	d1f2      	bne.n	8007946 <sbrk_aligned+0x22>
 8007960:	e7ef      	b.n	8007942 <sbrk_aligned+0x1e>
 8007962:	bf00      	nop
 8007964:	200004b4 	.word	0x200004b4

08007968 <_malloc_r>:
 8007968:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800796c:	1ccd      	adds	r5, r1, #3
 800796e:	f025 0503 	bic.w	r5, r5, #3
 8007972:	3508      	adds	r5, #8
 8007974:	2d0c      	cmp	r5, #12
 8007976:	bf38      	it	cc
 8007978:	250c      	movcc	r5, #12
 800797a:	2d00      	cmp	r5, #0
 800797c:	4606      	mov	r6, r0
 800797e:	db01      	blt.n	8007984 <_malloc_r+0x1c>
 8007980:	42a9      	cmp	r1, r5
 8007982:	d904      	bls.n	800798e <_malloc_r+0x26>
 8007984:	230c      	movs	r3, #12
 8007986:	6033      	str	r3, [r6, #0]
 8007988:	2000      	movs	r0, #0
 800798a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800798e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007a64 <_malloc_r+0xfc>
 8007992:	f000 f869 	bl	8007a68 <__malloc_lock>
 8007996:	f8d8 3000 	ldr.w	r3, [r8]
 800799a:	461c      	mov	r4, r3
 800799c:	bb44      	cbnz	r4, 80079f0 <_malloc_r+0x88>
 800799e:	4629      	mov	r1, r5
 80079a0:	4630      	mov	r0, r6
 80079a2:	f7ff ffbf 	bl	8007924 <sbrk_aligned>
 80079a6:	1c43      	adds	r3, r0, #1
 80079a8:	4604      	mov	r4, r0
 80079aa:	d158      	bne.n	8007a5e <_malloc_r+0xf6>
 80079ac:	f8d8 4000 	ldr.w	r4, [r8]
 80079b0:	4627      	mov	r7, r4
 80079b2:	2f00      	cmp	r7, #0
 80079b4:	d143      	bne.n	8007a3e <_malloc_r+0xd6>
 80079b6:	2c00      	cmp	r4, #0
 80079b8:	d04b      	beq.n	8007a52 <_malloc_r+0xea>
 80079ba:	6823      	ldr	r3, [r4, #0]
 80079bc:	4639      	mov	r1, r7
 80079be:	4630      	mov	r0, r6
 80079c0:	eb04 0903 	add.w	r9, r4, r3
 80079c4:	f000 fdf4 	bl	80085b0 <_sbrk_r>
 80079c8:	4581      	cmp	r9, r0
 80079ca:	d142      	bne.n	8007a52 <_malloc_r+0xea>
 80079cc:	6821      	ldr	r1, [r4, #0]
 80079ce:	1a6d      	subs	r5, r5, r1
 80079d0:	4629      	mov	r1, r5
 80079d2:	4630      	mov	r0, r6
 80079d4:	f7ff ffa6 	bl	8007924 <sbrk_aligned>
 80079d8:	3001      	adds	r0, #1
 80079da:	d03a      	beq.n	8007a52 <_malloc_r+0xea>
 80079dc:	6823      	ldr	r3, [r4, #0]
 80079de:	442b      	add	r3, r5
 80079e0:	6023      	str	r3, [r4, #0]
 80079e2:	f8d8 3000 	ldr.w	r3, [r8]
 80079e6:	685a      	ldr	r2, [r3, #4]
 80079e8:	bb62      	cbnz	r2, 8007a44 <_malloc_r+0xdc>
 80079ea:	f8c8 7000 	str.w	r7, [r8]
 80079ee:	e00f      	b.n	8007a10 <_malloc_r+0xa8>
 80079f0:	6822      	ldr	r2, [r4, #0]
 80079f2:	1b52      	subs	r2, r2, r5
 80079f4:	d420      	bmi.n	8007a38 <_malloc_r+0xd0>
 80079f6:	2a0b      	cmp	r2, #11
 80079f8:	d917      	bls.n	8007a2a <_malloc_r+0xc2>
 80079fa:	1961      	adds	r1, r4, r5
 80079fc:	42a3      	cmp	r3, r4
 80079fe:	6025      	str	r5, [r4, #0]
 8007a00:	bf18      	it	ne
 8007a02:	6059      	strne	r1, [r3, #4]
 8007a04:	6863      	ldr	r3, [r4, #4]
 8007a06:	bf08      	it	eq
 8007a08:	f8c8 1000 	streq.w	r1, [r8]
 8007a0c:	5162      	str	r2, [r4, r5]
 8007a0e:	604b      	str	r3, [r1, #4]
 8007a10:	4630      	mov	r0, r6
 8007a12:	f000 f82f 	bl	8007a74 <__malloc_unlock>
 8007a16:	f104 000b 	add.w	r0, r4, #11
 8007a1a:	1d23      	adds	r3, r4, #4
 8007a1c:	f020 0007 	bic.w	r0, r0, #7
 8007a20:	1ac2      	subs	r2, r0, r3
 8007a22:	bf1c      	itt	ne
 8007a24:	1a1b      	subne	r3, r3, r0
 8007a26:	50a3      	strne	r3, [r4, r2]
 8007a28:	e7af      	b.n	800798a <_malloc_r+0x22>
 8007a2a:	6862      	ldr	r2, [r4, #4]
 8007a2c:	42a3      	cmp	r3, r4
 8007a2e:	bf0c      	ite	eq
 8007a30:	f8c8 2000 	streq.w	r2, [r8]
 8007a34:	605a      	strne	r2, [r3, #4]
 8007a36:	e7eb      	b.n	8007a10 <_malloc_r+0xa8>
 8007a38:	4623      	mov	r3, r4
 8007a3a:	6864      	ldr	r4, [r4, #4]
 8007a3c:	e7ae      	b.n	800799c <_malloc_r+0x34>
 8007a3e:	463c      	mov	r4, r7
 8007a40:	687f      	ldr	r7, [r7, #4]
 8007a42:	e7b6      	b.n	80079b2 <_malloc_r+0x4a>
 8007a44:	461a      	mov	r2, r3
 8007a46:	685b      	ldr	r3, [r3, #4]
 8007a48:	42a3      	cmp	r3, r4
 8007a4a:	d1fb      	bne.n	8007a44 <_malloc_r+0xdc>
 8007a4c:	2300      	movs	r3, #0
 8007a4e:	6053      	str	r3, [r2, #4]
 8007a50:	e7de      	b.n	8007a10 <_malloc_r+0xa8>
 8007a52:	230c      	movs	r3, #12
 8007a54:	6033      	str	r3, [r6, #0]
 8007a56:	4630      	mov	r0, r6
 8007a58:	f000 f80c 	bl	8007a74 <__malloc_unlock>
 8007a5c:	e794      	b.n	8007988 <_malloc_r+0x20>
 8007a5e:	6005      	str	r5, [r0, #0]
 8007a60:	e7d6      	b.n	8007a10 <_malloc_r+0xa8>
 8007a62:	bf00      	nop
 8007a64:	200004b8 	.word	0x200004b8

08007a68 <__malloc_lock>:
 8007a68:	4801      	ldr	r0, [pc, #4]	@ (8007a70 <__malloc_lock+0x8>)
 8007a6a:	f7ff b8ac 	b.w	8006bc6 <__retarget_lock_acquire_recursive>
 8007a6e:	bf00      	nop
 8007a70:	200004b0 	.word	0x200004b0

08007a74 <__malloc_unlock>:
 8007a74:	4801      	ldr	r0, [pc, #4]	@ (8007a7c <__malloc_unlock+0x8>)
 8007a76:	f7ff b8a7 	b.w	8006bc8 <__retarget_lock_release_recursive>
 8007a7a:	bf00      	nop
 8007a7c:	200004b0 	.word	0x200004b0

08007a80 <_Balloc>:
 8007a80:	b570      	push	{r4, r5, r6, lr}
 8007a82:	69c6      	ldr	r6, [r0, #28]
 8007a84:	4604      	mov	r4, r0
 8007a86:	460d      	mov	r5, r1
 8007a88:	b976      	cbnz	r6, 8007aa8 <_Balloc+0x28>
 8007a8a:	2010      	movs	r0, #16
 8007a8c:	f7ff ff42 	bl	8007914 <malloc>
 8007a90:	4602      	mov	r2, r0
 8007a92:	61e0      	str	r0, [r4, #28]
 8007a94:	b920      	cbnz	r0, 8007aa0 <_Balloc+0x20>
 8007a96:	4b18      	ldr	r3, [pc, #96]	@ (8007af8 <_Balloc+0x78>)
 8007a98:	4818      	ldr	r0, [pc, #96]	@ (8007afc <_Balloc+0x7c>)
 8007a9a:	216b      	movs	r1, #107	@ 0x6b
 8007a9c:	f000 fda6 	bl	80085ec <__assert_func>
 8007aa0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007aa4:	6006      	str	r6, [r0, #0]
 8007aa6:	60c6      	str	r6, [r0, #12]
 8007aa8:	69e6      	ldr	r6, [r4, #28]
 8007aaa:	68f3      	ldr	r3, [r6, #12]
 8007aac:	b183      	cbz	r3, 8007ad0 <_Balloc+0x50>
 8007aae:	69e3      	ldr	r3, [r4, #28]
 8007ab0:	68db      	ldr	r3, [r3, #12]
 8007ab2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007ab6:	b9b8      	cbnz	r0, 8007ae8 <_Balloc+0x68>
 8007ab8:	2101      	movs	r1, #1
 8007aba:	fa01 f605 	lsl.w	r6, r1, r5
 8007abe:	1d72      	adds	r2, r6, #5
 8007ac0:	0092      	lsls	r2, r2, #2
 8007ac2:	4620      	mov	r0, r4
 8007ac4:	f000 fdb0 	bl	8008628 <_calloc_r>
 8007ac8:	b160      	cbz	r0, 8007ae4 <_Balloc+0x64>
 8007aca:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007ace:	e00e      	b.n	8007aee <_Balloc+0x6e>
 8007ad0:	2221      	movs	r2, #33	@ 0x21
 8007ad2:	2104      	movs	r1, #4
 8007ad4:	4620      	mov	r0, r4
 8007ad6:	f000 fda7 	bl	8008628 <_calloc_r>
 8007ada:	69e3      	ldr	r3, [r4, #28]
 8007adc:	60f0      	str	r0, [r6, #12]
 8007ade:	68db      	ldr	r3, [r3, #12]
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d1e4      	bne.n	8007aae <_Balloc+0x2e>
 8007ae4:	2000      	movs	r0, #0
 8007ae6:	bd70      	pop	{r4, r5, r6, pc}
 8007ae8:	6802      	ldr	r2, [r0, #0]
 8007aea:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007aee:	2300      	movs	r3, #0
 8007af0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007af4:	e7f7      	b.n	8007ae6 <_Balloc+0x66>
 8007af6:	bf00      	nop
 8007af8:	08009126 	.word	0x08009126
 8007afc:	080091a6 	.word	0x080091a6

08007b00 <_Bfree>:
 8007b00:	b570      	push	{r4, r5, r6, lr}
 8007b02:	69c6      	ldr	r6, [r0, #28]
 8007b04:	4605      	mov	r5, r0
 8007b06:	460c      	mov	r4, r1
 8007b08:	b976      	cbnz	r6, 8007b28 <_Bfree+0x28>
 8007b0a:	2010      	movs	r0, #16
 8007b0c:	f7ff ff02 	bl	8007914 <malloc>
 8007b10:	4602      	mov	r2, r0
 8007b12:	61e8      	str	r0, [r5, #28]
 8007b14:	b920      	cbnz	r0, 8007b20 <_Bfree+0x20>
 8007b16:	4b09      	ldr	r3, [pc, #36]	@ (8007b3c <_Bfree+0x3c>)
 8007b18:	4809      	ldr	r0, [pc, #36]	@ (8007b40 <_Bfree+0x40>)
 8007b1a:	218f      	movs	r1, #143	@ 0x8f
 8007b1c:	f000 fd66 	bl	80085ec <__assert_func>
 8007b20:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007b24:	6006      	str	r6, [r0, #0]
 8007b26:	60c6      	str	r6, [r0, #12]
 8007b28:	b13c      	cbz	r4, 8007b3a <_Bfree+0x3a>
 8007b2a:	69eb      	ldr	r3, [r5, #28]
 8007b2c:	6862      	ldr	r2, [r4, #4]
 8007b2e:	68db      	ldr	r3, [r3, #12]
 8007b30:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007b34:	6021      	str	r1, [r4, #0]
 8007b36:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007b3a:	bd70      	pop	{r4, r5, r6, pc}
 8007b3c:	08009126 	.word	0x08009126
 8007b40:	080091a6 	.word	0x080091a6

08007b44 <__multadd>:
 8007b44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b48:	690d      	ldr	r5, [r1, #16]
 8007b4a:	4607      	mov	r7, r0
 8007b4c:	460c      	mov	r4, r1
 8007b4e:	461e      	mov	r6, r3
 8007b50:	f101 0c14 	add.w	ip, r1, #20
 8007b54:	2000      	movs	r0, #0
 8007b56:	f8dc 3000 	ldr.w	r3, [ip]
 8007b5a:	b299      	uxth	r1, r3
 8007b5c:	fb02 6101 	mla	r1, r2, r1, r6
 8007b60:	0c1e      	lsrs	r6, r3, #16
 8007b62:	0c0b      	lsrs	r3, r1, #16
 8007b64:	fb02 3306 	mla	r3, r2, r6, r3
 8007b68:	b289      	uxth	r1, r1
 8007b6a:	3001      	adds	r0, #1
 8007b6c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007b70:	4285      	cmp	r5, r0
 8007b72:	f84c 1b04 	str.w	r1, [ip], #4
 8007b76:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007b7a:	dcec      	bgt.n	8007b56 <__multadd+0x12>
 8007b7c:	b30e      	cbz	r6, 8007bc2 <__multadd+0x7e>
 8007b7e:	68a3      	ldr	r3, [r4, #8]
 8007b80:	42ab      	cmp	r3, r5
 8007b82:	dc19      	bgt.n	8007bb8 <__multadd+0x74>
 8007b84:	6861      	ldr	r1, [r4, #4]
 8007b86:	4638      	mov	r0, r7
 8007b88:	3101      	adds	r1, #1
 8007b8a:	f7ff ff79 	bl	8007a80 <_Balloc>
 8007b8e:	4680      	mov	r8, r0
 8007b90:	b928      	cbnz	r0, 8007b9e <__multadd+0x5a>
 8007b92:	4602      	mov	r2, r0
 8007b94:	4b0c      	ldr	r3, [pc, #48]	@ (8007bc8 <__multadd+0x84>)
 8007b96:	480d      	ldr	r0, [pc, #52]	@ (8007bcc <__multadd+0x88>)
 8007b98:	21ba      	movs	r1, #186	@ 0xba
 8007b9a:	f000 fd27 	bl	80085ec <__assert_func>
 8007b9e:	6922      	ldr	r2, [r4, #16]
 8007ba0:	3202      	adds	r2, #2
 8007ba2:	f104 010c 	add.w	r1, r4, #12
 8007ba6:	0092      	lsls	r2, r2, #2
 8007ba8:	300c      	adds	r0, #12
 8007baa:	f000 fd11 	bl	80085d0 <memcpy>
 8007bae:	4621      	mov	r1, r4
 8007bb0:	4638      	mov	r0, r7
 8007bb2:	f7ff ffa5 	bl	8007b00 <_Bfree>
 8007bb6:	4644      	mov	r4, r8
 8007bb8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007bbc:	3501      	adds	r5, #1
 8007bbe:	615e      	str	r6, [r3, #20]
 8007bc0:	6125      	str	r5, [r4, #16]
 8007bc2:	4620      	mov	r0, r4
 8007bc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007bc8:	08009195 	.word	0x08009195
 8007bcc:	080091a6 	.word	0x080091a6

08007bd0 <__hi0bits>:
 8007bd0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007bd4:	4603      	mov	r3, r0
 8007bd6:	bf36      	itet	cc
 8007bd8:	0403      	lslcc	r3, r0, #16
 8007bda:	2000      	movcs	r0, #0
 8007bdc:	2010      	movcc	r0, #16
 8007bde:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007be2:	bf3c      	itt	cc
 8007be4:	021b      	lslcc	r3, r3, #8
 8007be6:	3008      	addcc	r0, #8
 8007be8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007bec:	bf3c      	itt	cc
 8007bee:	011b      	lslcc	r3, r3, #4
 8007bf0:	3004      	addcc	r0, #4
 8007bf2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007bf6:	bf3c      	itt	cc
 8007bf8:	009b      	lslcc	r3, r3, #2
 8007bfa:	3002      	addcc	r0, #2
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	db05      	blt.n	8007c0c <__hi0bits+0x3c>
 8007c00:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007c04:	f100 0001 	add.w	r0, r0, #1
 8007c08:	bf08      	it	eq
 8007c0a:	2020      	moveq	r0, #32
 8007c0c:	4770      	bx	lr

08007c0e <__lo0bits>:
 8007c0e:	6803      	ldr	r3, [r0, #0]
 8007c10:	4602      	mov	r2, r0
 8007c12:	f013 0007 	ands.w	r0, r3, #7
 8007c16:	d00b      	beq.n	8007c30 <__lo0bits+0x22>
 8007c18:	07d9      	lsls	r1, r3, #31
 8007c1a:	d421      	bmi.n	8007c60 <__lo0bits+0x52>
 8007c1c:	0798      	lsls	r0, r3, #30
 8007c1e:	bf49      	itett	mi
 8007c20:	085b      	lsrmi	r3, r3, #1
 8007c22:	089b      	lsrpl	r3, r3, #2
 8007c24:	2001      	movmi	r0, #1
 8007c26:	6013      	strmi	r3, [r2, #0]
 8007c28:	bf5c      	itt	pl
 8007c2a:	6013      	strpl	r3, [r2, #0]
 8007c2c:	2002      	movpl	r0, #2
 8007c2e:	4770      	bx	lr
 8007c30:	b299      	uxth	r1, r3
 8007c32:	b909      	cbnz	r1, 8007c38 <__lo0bits+0x2a>
 8007c34:	0c1b      	lsrs	r3, r3, #16
 8007c36:	2010      	movs	r0, #16
 8007c38:	b2d9      	uxtb	r1, r3
 8007c3a:	b909      	cbnz	r1, 8007c40 <__lo0bits+0x32>
 8007c3c:	3008      	adds	r0, #8
 8007c3e:	0a1b      	lsrs	r3, r3, #8
 8007c40:	0719      	lsls	r1, r3, #28
 8007c42:	bf04      	itt	eq
 8007c44:	091b      	lsreq	r3, r3, #4
 8007c46:	3004      	addeq	r0, #4
 8007c48:	0799      	lsls	r1, r3, #30
 8007c4a:	bf04      	itt	eq
 8007c4c:	089b      	lsreq	r3, r3, #2
 8007c4e:	3002      	addeq	r0, #2
 8007c50:	07d9      	lsls	r1, r3, #31
 8007c52:	d403      	bmi.n	8007c5c <__lo0bits+0x4e>
 8007c54:	085b      	lsrs	r3, r3, #1
 8007c56:	f100 0001 	add.w	r0, r0, #1
 8007c5a:	d003      	beq.n	8007c64 <__lo0bits+0x56>
 8007c5c:	6013      	str	r3, [r2, #0]
 8007c5e:	4770      	bx	lr
 8007c60:	2000      	movs	r0, #0
 8007c62:	4770      	bx	lr
 8007c64:	2020      	movs	r0, #32
 8007c66:	4770      	bx	lr

08007c68 <__i2b>:
 8007c68:	b510      	push	{r4, lr}
 8007c6a:	460c      	mov	r4, r1
 8007c6c:	2101      	movs	r1, #1
 8007c6e:	f7ff ff07 	bl	8007a80 <_Balloc>
 8007c72:	4602      	mov	r2, r0
 8007c74:	b928      	cbnz	r0, 8007c82 <__i2b+0x1a>
 8007c76:	4b05      	ldr	r3, [pc, #20]	@ (8007c8c <__i2b+0x24>)
 8007c78:	4805      	ldr	r0, [pc, #20]	@ (8007c90 <__i2b+0x28>)
 8007c7a:	f240 1145 	movw	r1, #325	@ 0x145
 8007c7e:	f000 fcb5 	bl	80085ec <__assert_func>
 8007c82:	2301      	movs	r3, #1
 8007c84:	6144      	str	r4, [r0, #20]
 8007c86:	6103      	str	r3, [r0, #16]
 8007c88:	bd10      	pop	{r4, pc}
 8007c8a:	bf00      	nop
 8007c8c:	08009195 	.word	0x08009195
 8007c90:	080091a6 	.word	0x080091a6

08007c94 <__multiply>:
 8007c94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c98:	4617      	mov	r7, r2
 8007c9a:	690a      	ldr	r2, [r1, #16]
 8007c9c:	693b      	ldr	r3, [r7, #16]
 8007c9e:	429a      	cmp	r2, r3
 8007ca0:	bfa8      	it	ge
 8007ca2:	463b      	movge	r3, r7
 8007ca4:	4689      	mov	r9, r1
 8007ca6:	bfa4      	itt	ge
 8007ca8:	460f      	movge	r7, r1
 8007caa:	4699      	movge	r9, r3
 8007cac:	693d      	ldr	r5, [r7, #16]
 8007cae:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007cb2:	68bb      	ldr	r3, [r7, #8]
 8007cb4:	6879      	ldr	r1, [r7, #4]
 8007cb6:	eb05 060a 	add.w	r6, r5, sl
 8007cba:	42b3      	cmp	r3, r6
 8007cbc:	b085      	sub	sp, #20
 8007cbe:	bfb8      	it	lt
 8007cc0:	3101      	addlt	r1, #1
 8007cc2:	f7ff fedd 	bl	8007a80 <_Balloc>
 8007cc6:	b930      	cbnz	r0, 8007cd6 <__multiply+0x42>
 8007cc8:	4602      	mov	r2, r0
 8007cca:	4b41      	ldr	r3, [pc, #260]	@ (8007dd0 <__multiply+0x13c>)
 8007ccc:	4841      	ldr	r0, [pc, #260]	@ (8007dd4 <__multiply+0x140>)
 8007cce:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007cd2:	f000 fc8b 	bl	80085ec <__assert_func>
 8007cd6:	f100 0414 	add.w	r4, r0, #20
 8007cda:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8007cde:	4623      	mov	r3, r4
 8007ce0:	2200      	movs	r2, #0
 8007ce2:	4573      	cmp	r3, lr
 8007ce4:	d320      	bcc.n	8007d28 <__multiply+0x94>
 8007ce6:	f107 0814 	add.w	r8, r7, #20
 8007cea:	f109 0114 	add.w	r1, r9, #20
 8007cee:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8007cf2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8007cf6:	9302      	str	r3, [sp, #8]
 8007cf8:	1beb      	subs	r3, r5, r7
 8007cfa:	3b15      	subs	r3, #21
 8007cfc:	f023 0303 	bic.w	r3, r3, #3
 8007d00:	3304      	adds	r3, #4
 8007d02:	3715      	adds	r7, #21
 8007d04:	42bd      	cmp	r5, r7
 8007d06:	bf38      	it	cc
 8007d08:	2304      	movcc	r3, #4
 8007d0a:	9301      	str	r3, [sp, #4]
 8007d0c:	9b02      	ldr	r3, [sp, #8]
 8007d0e:	9103      	str	r1, [sp, #12]
 8007d10:	428b      	cmp	r3, r1
 8007d12:	d80c      	bhi.n	8007d2e <__multiply+0x9a>
 8007d14:	2e00      	cmp	r6, #0
 8007d16:	dd03      	ble.n	8007d20 <__multiply+0x8c>
 8007d18:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d055      	beq.n	8007dcc <__multiply+0x138>
 8007d20:	6106      	str	r6, [r0, #16]
 8007d22:	b005      	add	sp, #20
 8007d24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d28:	f843 2b04 	str.w	r2, [r3], #4
 8007d2c:	e7d9      	b.n	8007ce2 <__multiply+0x4e>
 8007d2e:	f8b1 a000 	ldrh.w	sl, [r1]
 8007d32:	f1ba 0f00 	cmp.w	sl, #0
 8007d36:	d01f      	beq.n	8007d78 <__multiply+0xe4>
 8007d38:	46c4      	mov	ip, r8
 8007d3a:	46a1      	mov	r9, r4
 8007d3c:	2700      	movs	r7, #0
 8007d3e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007d42:	f8d9 3000 	ldr.w	r3, [r9]
 8007d46:	fa1f fb82 	uxth.w	fp, r2
 8007d4a:	b29b      	uxth	r3, r3
 8007d4c:	fb0a 330b 	mla	r3, sl, fp, r3
 8007d50:	443b      	add	r3, r7
 8007d52:	f8d9 7000 	ldr.w	r7, [r9]
 8007d56:	0c12      	lsrs	r2, r2, #16
 8007d58:	0c3f      	lsrs	r7, r7, #16
 8007d5a:	fb0a 7202 	mla	r2, sl, r2, r7
 8007d5e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8007d62:	b29b      	uxth	r3, r3
 8007d64:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007d68:	4565      	cmp	r5, ip
 8007d6a:	f849 3b04 	str.w	r3, [r9], #4
 8007d6e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8007d72:	d8e4      	bhi.n	8007d3e <__multiply+0xaa>
 8007d74:	9b01      	ldr	r3, [sp, #4]
 8007d76:	50e7      	str	r7, [r4, r3]
 8007d78:	9b03      	ldr	r3, [sp, #12]
 8007d7a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007d7e:	3104      	adds	r1, #4
 8007d80:	f1b9 0f00 	cmp.w	r9, #0
 8007d84:	d020      	beq.n	8007dc8 <__multiply+0x134>
 8007d86:	6823      	ldr	r3, [r4, #0]
 8007d88:	4647      	mov	r7, r8
 8007d8a:	46a4      	mov	ip, r4
 8007d8c:	f04f 0a00 	mov.w	sl, #0
 8007d90:	f8b7 b000 	ldrh.w	fp, [r7]
 8007d94:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007d98:	fb09 220b 	mla	r2, r9, fp, r2
 8007d9c:	4452      	add	r2, sl
 8007d9e:	b29b      	uxth	r3, r3
 8007da0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007da4:	f84c 3b04 	str.w	r3, [ip], #4
 8007da8:	f857 3b04 	ldr.w	r3, [r7], #4
 8007dac:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007db0:	f8bc 3000 	ldrh.w	r3, [ip]
 8007db4:	fb09 330a 	mla	r3, r9, sl, r3
 8007db8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8007dbc:	42bd      	cmp	r5, r7
 8007dbe:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007dc2:	d8e5      	bhi.n	8007d90 <__multiply+0xfc>
 8007dc4:	9a01      	ldr	r2, [sp, #4]
 8007dc6:	50a3      	str	r3, [r4, r2]
 8007dc8:	3404      	adds	r4, #4
 8007dca:	e79f      	b.n	8007d0c <__multiply+0x78>
 8007dcc:	3e01      	subs	r6, #1
 8007dce:	e7a1      	b.n	8007d14 <__multiply+0x80>
 8007dd0:	08009195 	.word	0x08009195
 8007dd4:	080091a6 	.word	0x080091a6

08007dd8 <__pow5mult>:
 8007dd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ddc:	4615      	mov	r5, r2
 8007dde:	f012 0203 	ands.w	r2, r2, #3
 8007de2:	4607      	mov	r7, r0
 8007de4:	460e      	mov	r6, r1
 8007de6:	d007      	beq.n	8007df8 <__pow5mult+0x20>
 8007de8:	4c25      	ldr	r4, [pc, #148]	@ (8007e80 <__pow5mult+0xa8>)
 8007dea:	3a01      	subs	r2, #1
 8007dec:	2300      	movs	r3, #0
 8007dee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007df2:	f7ff fea7 	bl	8007b44 <__multadd>
 8007df6:	4606      	mov	r6, r0
 8007df8:	10ad      	asrs	r5, r5, #2
 8007dfa:	d03d      	beq.n	8007e78 <__pow5mult+0xa0>
 8007dfc:	69fc      	ldr	r4, [r7, #28]
 8007dfe:	b97c      	cbnz	r4, 8007e20 <__pow5mult+0x48>
 8007e00:	2010      	movs	r0, #16
 8007e02:	f7ff fd87 	bl	8007914 <malloc>
 8007e06:	4602      	mov	r2, r0
 8007e08:	61f8      	str	r0, [r7, #28]
 8007e0a:	b928      	cbnz	r0, 8007e18 <__pow5mult+0x40>
 8007e0c:	4b1d      	ldr	r3, [pc, #116]	@ (8007e84 <__pow5mult+0xac>)
 8007e0e:	481e      	ldr	r0, [pc, #120]	@ (8007e88 <__pow5mult+0xb0>)
 8007e10:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007e14:	f000 fbea 	bl	80085ec <__assert_func>
 8007e18:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007e1c:	6004      	str	r4, [r0, #0]
 8007e1e:	60c4      	str	r4, [r0, #12]
 8007e20:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007e24:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007e28:	b94c      	cbnz	r4, 8007e3e <__pow5mult+0x66>
 8007e2a:	f240 2171 	movw	r1, #625	@ 0x271
 8007e2e:	4638      	mov	r0, r7
 8007e30:	f7ff ff1a 	bl	8007c68 <__i2b>
 8007e34:	2300      	movs	r3, #0
 8007e36:	f8c8 0008 	str.w	r0, [r8, #8]
 8007e3a:	4604      	mov	r4, r0
 8007e3c:	6003      	str	r3, [r0, #0]
 8007e3e:	f04f 0900 	mov.w	r9, #0
 8007e42:	07eb      	lsls	r3, r5, #31
 8007e44:	d50a      	bpl.n	8007e5c <__pow5mult+0x84>
 8007e46:	4631      	mov	r1, r6
 8007e48:	4622      	mov	r2, r4
 8007e4a:	4638      	mov	r0, r7
 8007e4c:	f7ff ff22 	bl	8007c94 <__multiply>
 8007e50:	4631      	mov	r1, r6
 8007e52:	4680      	mov	r8, r0
 8007e54:	4638      	mov	r0, r7
 8007e56:	f7ff fe53 	bl	8007b00 <_Bfree>
 8007e5a:	4646      	mov	r6, r8
 8007e5c:	106d      	asrs	r5, r5, #1
 8007e5e:	d00b      	beq.n	8007e78 <__pow5mult+0xa0>
 8007e60:	6820      	ldr	r0, [r4, #0]
 8007e62:	b938      	cbnz	r0, 8007e74 <__pow5mult+0x9c>
 8007e64:	4622      	mov	r2, r4
 8007e66:	4621      	mov	r1, r4
 8007e68:	4638      	mov	r0, r7
 8007e6a:	f7ff ff13 	bl	8007c94 <__multiply>
 8007e6e:	6020      	str	r0, [r4, #0]
 8007e70:	f8c0 9000 	str.w	r9, [r0]
 8007e74:	4604      	mov	r4, r0
 8007e76:	e7e4      	b.n	8007e42 <__pow5mult+0x6a>
 8007e78:	4630      	mov	r0, r6
 8007e7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e7e:	bf00      	nop
 8007e80:	08009258 	.word	0x08009258
 8007e84:	08009126 	.word	0x08009126
 8007e88:	080091a6 	.word	0x080091a6

08007e8c <__lshift>:
 8007e8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e90:	460c      	mov	r4, r1
 8007e92:	6849      	ldr	r1, [r1, #4]
 8007e94:	6923      	ldr	r3, [r4, #16]
 8007e96:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007e9a:	68a3      	ldr	r3, [r4, #8]
 8007e9c:	4607      	mov	r7, r0
 8007e9e:	4691      	mov	r9, r2
 8007ea0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007ea4:	f108 0601 	add.w	r6, r8, #1
 8007ea8:	42b3      	cmp	r3, r6
 8007eaa:	db0b      	blt.n	8007ec4 <__lshift+0x38>
 8007eac:	4638      	mov	r0, r7
 8007eae:	f7ff fde7 	bl	8007a80 <_Balloc>
 8007eb2:	4605      	mov	r5, r0
 8007eb4:	b948      	cbnz	r0, 8007eca <__lshift+0x3e>
 8007eb6:	4602      	mov	r2, r0
 8007eb8:	4b28      	ldr	r3, [pc, #160]	@ (8007f5c <__lshift+0xd0>)
 8007eba:	4829      	ldr	r0, [pc, #164]	@ (8007f60 <__lshift+0xd4>)
 8007ebc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007ec0:	f000 fb94 	bl	80085ec <__assert_func>
 8007ec4:	3101      	adds	r1, #1
 8007ec6:	005b      	lsls	r3, r3, #1
 8007ec8:	e7ee      	b.n	8007ea8 <__lshift+0x1c>
 8007eca:	2300      	movs	r3, #0
 8007ecc:	f100 0114 	add.w	r1, r0, #20
 8007ed0:	f100 0210 	add.w	r2, r0, #16
 8007ed4:	4618      	mov	r0, r3
 8007ed6:	4553      	cmp	r3, sl
 8007ed8:	db33      	blt.n	8007f42 <__lshift+0xb6>
 8007eda:	6920      	ldr	r0, [r4, #16]
 8007edc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007ee0:	f104 0314 	add.w	r3, r4, #20
 8007ee4:	f019 091f 	ands.w	r9, r9, #31
 8007ee8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007eec:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007ef0:	d02b      	beq.n	8007f4a <__lshift+0xbe>
 8007ef2:	f1c9 0e20 	rsb	lr, r9, #32
 8007ef6:	468a      	mov	sl, r1
 8007ef8:	2200      	movs	r2, #0
 8007efa:	6818      	ldr	r0, [r3, #0]
 8007efc:	fa00 f009 	lsl.w	r0, r0, r9
 8007f00:	4310      	orrs	r0, r2
 8007f02:	f84a 0b04 	str.w	r0, [sl], #4
 8007f06:	f853 2b04 	ldr.w	r2, [r3], #4
 8007f0a:	459c      	cmp	ip, r3
 8007f0c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007f10:	d8f3      	bhi.n	8007efa <__lshift+0x6e>
 8007f12:	ebac 0304 	sub.w	r3, ip, r4
 8007f16:	3b15      	subs	r3, #21
 8007f18:	f023 0303 	bic.w	r3, r3, #3
 8007f1c:	3304      	adds	r3, #4
 8007f1e:	f104 0015 	add.w	r0, r4, #21
 8007f22:	4560      	cmp	r0, ip
 8007f24:	bf88      	it	hi
 8007f26:	2304      	movhi	r3, #4
 8007f28:	50ca      	str	r2, [r1, r3]
 8007f2a:	b10a      	cbz	r2, 8007f30 <__lshift+0xa4>
 8007f2c:	f108 0602 	add.w	r6, r8, #2
 8007f30:	3e01      	subs	r6, #1
 8007f32:	4638      	mov	r0, r7
 8007f34:	612e      	str	r6, [r5, #16]
 8007f36:	4621      	mov	r1, r4
 8007f38:	f7ff fde2 	bl	8007b00 <_Bfree>
 8007f3c:	4628      	mov	r0, r5
 8007f3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f42:	f842 0f04 	str.w	r0, [r2, #4]!
 8007f46:	3301      	adds	r3, #1
 8007f48:	e7c5      	b.n	8007ed6 <__lshift+0x4a>
 8007f4a:	3904      	subs	r1, #4
 8007f4c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007f50:	f841 2f04 	str.w	r2, [r1, #4]!
 8007f54:	459c      	cmp	ip, r3
 8007f56:	d8f9      	bhi.n	8007f4c <__lshift+0xc0>
 8007f58:	e7ea      	b.n	8007f30 <__lshift+0xa4>
 8007f5a:	bf00      	nop
 8007f5c:	08009195 	.word	0x08009195
 8007f60:	080091a6 	.word	0x080091a6

08007f64 <__mcmp>:
 8007f64:	690a      	ldr	r2, [r1, #16]
 8007f66:	4603      	mov	r3, r0
 8007f68:	6900      	ldr	r0, [r0, #16]
 8007f6a:	1a80      	subs	r0, r0, r2
 8007f6c:	b530      	push	{r4, r5, lr}
 8007f6e:	d10e      	bne.n	8007f8e <__mcmp+0x2a>
 8007f70:	3314      	adds	r3, #20
 8007f72:	3114      	adds	r1, #20
 8007f74:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007f78:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007f7c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007f80:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007f84:	4295      	cmp	r5, r2
 8007f86:	d003      	beq.n	8007f90 <__mcmp+0x2c>
 8007f88:	d205      	bcs.n	8007f96 <__mcmp+0x32>
 8007f8a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007f8e:	bd30      	pop	{r4, r5, pc}
 8007f90:	42a3      	cmp	r3, r4
 8007f92:	d3f3      	bcc.n	8007f7c <__mcmp+0x18>
 8007f94:	e7fb      	b.n	8007f8e <__mcmp+0x2a>
 8007f96:	2001      	movs	r0, #1
 8007f98:	e7f9      	b.n	8007f8e <__mcmp+0x2a>
	...

08007f9c <__mdiff>:
 8007f9c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fa0:	4689      	mov	r9, r1
 8007fa2:	4606      	mov	r6, r0
 8007fa4:	4611      	mov	r1, r2
 8007fa6:	4648      	mov	r0, r9
 8007fa8:	4614      	mov	r4, r2
 8007faa:	f7ff ffdb 	bl	8007f64 <__mcmp>
 8007fae:	1e05      	subs	r5, r0, #0
 8007fb0:	d112      	bne.n	8007fd8 <__mdiff+0x3c>
 8007fb2:	4629      	mov	r1, r5
 8007fb4:	4630      	mov	r0, r6
 8007fb6:	f7ff fd63 	bl	8007a80 <_Balloc>
 8007fba:	4602      	mov	r2, r0
 8007fbc:	b928      	cbnz	r0, 8007fca <__mdiff+0x2e>
 8007fbe:	4b3f      	ldr	r3, [pc, #252]	@ (80080bc <__mdiff+0x120>)
 8007fc0:	f240 2137 	movw	r1, #567	@ 0x237
 8007fc4:	483e      	ldr	r0, [pc, #248]	@ (80080c0 <__mdiff+0x124>)
 8007fc6:	f000 fb11 	bl	80085ec <__assert_func>
 8007fca:	2301      	movs	r3, #1
 8007fcc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007fd0:	4610      	mov	r0, r2
 8007fd2:	b003      	add	sp, #12
 8007fd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fd8:	bfbc      	itt	lt
 8007fda:	464b      	movlt	r3, r9
 8007fdc:	46a1      	movlt	r9, r4
 8007fde:	4630      	mov	r0, r6
 8007fe0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007fe4:	bfba      	itte	lt
 8007fe6:	461c      	movlt	r4, r3
 8007fe8:	2501      	movlt	r5, #1
 8007fea:	2500      	movge	r5, #0
 8007fec:	f7ff fd48 	bl	8007a80 <_Balloc>
 8007ff0:	4602      	mov	r2, r0
 8007ff2:	b918      	cbnz	r0, 8007ffc <__mdiff+0x60>
 8007ff4:	4b31      	ldr	r3, [pc, #196]	@ (80080bc <__mdiff+0x120>)
 8007ff6:	f240 2145 	movw	r1, #581	@ 0x245
 8007ffa:	e7e3      	b.n	8007fc4 <__mdiff+0x28>
 8007ffc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008000:	6926      	ldr	r6, [r4, #16]
 8008002:	60c5      	str	r5, [r0, #12]
 8008004:	f109 0310 	add.w	r3, r9, #16
 8008008:	f109 0514 	add.w	r5, r9, #20
 800800c:	f104 0e14 	add.w	lr, r4, #20
 8008010:	f100 0b14 	add.w	fp, r0, #20
 8008014:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008018:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800801c:	9301      	str	r3, [sp, #4]
 800801e:	46d9      	mov	r9, fp
 8008020:	f04f 0c00 	mov.w	ip, #0
 8008024:	9b01      	ldr	r3, [sp, #4]
 8008026:	f85e 0b04 	ldr.w	r0, [lr], #4
 800802a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800802e:	9301      	str	r3, [sp, #4]
 8008030:	fa1f f38a 	uxth.w	r3, sl
 8008034:	4619      	mov	r1, r3
 8008036:	b283      	uxth	r3, r0
 8008038:	1acb      	subs	r3, r1, r3
 800803a:	0c00      	lsrs	r0, r0, #16
 800803c:	4463      	add	r3, ip
 800803e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008042:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008046:	b29b      	uxth	r3, r3
 8008048:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800804c:	4576      	cmp	r6, lr
 800804e:	f849 3b04 	str.w	r3, [r9], #4
 8008052:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008056:	d8e5      	bhi.n	8008024 <__mdiff+0x88>
 8008058:	1b33      	subs	r3, r6, r4
 800805a:	3b15      	subs	r3, #21
 800805c:	f023 0303 	bic.w	r3, r3, #3
 8008060:	3415      	adds	r4, #21
 8008062:	3304      	adds	r3, #4
 8008064:	42a6      	cmp	r6, r4
 8008066:	bf38      	it	cc
 8008068:	2304      	movcc	r3, #4
 800806a:	441d      	add	r5, r3
 800806c:	445b      	add	r3, fp
 800806e:	461e      	mov	r6, r3
 8008070:	462c      	mov	r4, r5
 8008072:	4544      	cmp	r4, r8
 8008074:	d30e      	bcc.n	8008094 <__mdiff+0xf8>
 8008076:	f108 0103 	add.w	r1, r8, #3
 800807a:	1b49      	subs	r1, r1, r5
 800807c:	f021 0103 	bic.w	r1, r1, #3
 8008080:	3d03      	subs	r5, #3
 8008082:	45a8      	cmp	r8, r5
 8008084:	bf38      	it	cc
 8008086:	2100      	movcc	r1, #0
 8008088:	440b      	add	r3, r1
 800808a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800808e:	b191      	cbz	r1, 80080b6 <__mdiff+0x11a>
 8008090:	6117      	str	r7, [r2, #16]
 8008092:	e79d      	b.n	8007fd0 <__mdiff+0x34>
 8008094:	f854 1b04 	ldr.w	r1, [r4], #4
 8008098:	46e6      	mov	lr, ip
 800809a:	0c08      	lsrs	r0, r1, #16
 800809c:	fa1c fc81 	uxtah	ip, ip, r1
 80080a0:	4471      	add	r1, lr
 80080a2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80080a6:	b289      	uxth	r1, r1
 80080a8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80080ac:	f846 1b04 	str.w	r1, [r6], #4
 80080b0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80080b4:	e7dd      	b.n	8008072 <__mdiff+0xd6>
 80080b6:	3f01      	subs	r7, #1
 80080b8:	e7e7      	b.n	800808a <__mdiff+0xee>
 80080ba:	bf00      	nop
 80080bc:	08009195 	.word	0x08009195
 80080c0:	080091a6 	.word	0x080091a6

080080c4 <__d2b>:
 80080c4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80080c8:	460f      	mov	r7, r1
 80080ca:	2101      	movs	r1, #1
 80080cc:	ec59 8b10 	vmov	r8, r9, d0
 80080d0:	4616      	mov	r6, r2
 80080d2:	f7ff fcd5 	bl	8007a80 <_Balloc>
 80080d6:	4604      	mov	r4, r0
 80080d8:	b930      	cbnz	r0, 80080e8 <__d2b+0x24>
 80080da:	4602      	mov	r2, r0
 80080dc:	4b23      	ldr	r3, [pc, #140]	@ (800816c <__d2b+0xa8>)
 80080de:	4824      	ldr	r0, [pc, #144]	@ (8008170 <__d2b+0xac>)
 80080e0:	f240 310f 	movw	r1, #783	@ 0x30f
 80080e4:	f000 fa82 	bl	80085ec <__assert_func>
 80080e8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80080ec:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80080f0:	b10d      	cbz	r5, 80080f6 <__d2b+0x32>
 80080f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80080f6:	9301      	str	r3, [sp, #4]
 80080f8:	f1b8 0300 	subs.w	r3, r8, #0
 80080fc:	d023      	beq.n	8008146 <__d2b+0x82>
 80080fe:	4668      	mov	r0, sp
 8008100:	9300      	str	r3, [sp, #0]
 8008102:	f7ff fd84 	bl	8007c0e <__lo0bits>
 8008106:	e9dd 1200 	ldrd	r1, r2, [sp]
 800810a:	b1d0      	cbz	r0, 8008142 <__d2b+0x7e>
 800810c:	f1c0 0320 	rsb	r3, r0, #32
 8008110:	fa02 f303 	lsl.w	r3, r2, r3
 8008114:	430b      	orrs	r3, r1
 8008116:	40c2      	lsrs	r2, r0
 8008118:	6163      	str	r3, [r4, #20]
 800811a:	9201      	str	r2, [sp, #4]
 800811c:	9b01      	ldr	r3, [sp, #4]
 800811e:	61a3      	str	r3, [r4, #24]
 8008120:	2b00      	cmp	r3, #0
 8008122:	bf0c      	ite	eq
 8008124:	2201      	moveq	r2, #1
 8008126:	2202      	movne	r2, #2
 8008128:	6122      	str	r2, [r4, #16]
 800812a:	b1a5      	cbz	r5, 8008156 <__d2b+0x92>
 800812c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008130:	4405      	add	r5, r0
 8008132:	603d      	str	r5, [r7, #0]
 8008134:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008138:	6030      	str	r0, [r6, #0]
 800813a:	4620      	mov	r0, r4
 800813c:	b003      	add	sp, #12
 800813e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008142:	6161      	str	r1, [r4, #20]
 8008144:	e7ea      	b.n	800811c <__d2b+0x58>
 8008146:	a801      	add	r0, sp, #4
 8008148:	f7ff fd61 	bl	8007c0e <__lo0bits>
 800814c:	9b01      	ldr	r3, [sp, #4]
 800814e:	6163      	str	r3, [r4, #20]
 8008150:	3020      	adds	r0, #32
 8008152:	2201      	movs	r2, #1
 8008154:	e7e8      	b.n	8008128 <__d2b+0x64>
 8008156:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800815a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800815e:	6038      	str	r0, [r7, #0]
 8008160:	6918      	ldr	r0, [r3, #16]
 8008162:	f7ff fd35 	bl	8007bd0 <__hi0bits>
 8008166:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800816a:	e7e5      	b.n	8008138 <__d2b+0x74>
 800816c:	08009195 	.word	0x08009195
 8008170:	080091a6 	.word	0x080091a6

08008174 <__ssputs_r>:
 8008174:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008178:	688e      	ldr	r6, [r1, #8]
 800817a:	461f      	mov	r7, r3
 800817c:	42be      	cmp	r6, r7
 800817e:	680b      	ldr	r3, [r1, #0]
 8008180:	4682      	mov	sl, r0
 8008182:	460c      	mov	r4, r1
 8008184:	4690      	mov	r8, r2
 8008186:	d82d      	bhi.n	80081e4 <__ssputs_r+0x70>
 8008188:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800818c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008190:	d026      	beq.n	80081e0 <__ssputs_r+0x6c>
 8008192:	6965      	ldr	r5, [r4, #20]
 8008194:	6909      	ldr	r1, [r1, #16]
 8008196:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800819a:	eba3 0901 	sub.w	r9, r3, r1
 800819e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80081a2:	1c7b      	adds	r3, r7, #1
 80081a4:	444b      	add	r3, r9
 80081a6:	106d      	asrs	r5, r5, #1
 80081a8:	429d      	cmp	r5, r3
 80081aa:	bf38      	it	cc
 80081ac:	461d      	movcc	r5, r3
 80081ae:	0553      	lsls	r3, r2, #21
 80081b0:	d527      	bpl.n	8008202 <__ssputs_r+0x8e>
 80081b2:	4629      	mov	r1, r5
 80081b4:	f7ff fbd8 	bl	8007968 <_malloc_r>
 80081b8:	4606      	mov	r6, r0
 80081ba:	b360      	cbz	r0, 8008216 <__ssputs_r+0xa2>
 80081bc:	6921      	ldr	r1, [r4, #16]
 80081be:	464a      	mov	r2, r9
 80081c0:	f000 fa06 	bl	80085d0 <memcpy>
 80081c4:	89a3      	ldrh	r3, [r4, #12]
 80081c6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80081ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80081ce:	81a3      	strh	r3, [r4, #12]
 80081d0:	6126      	str	r6, [r4, #16]
 80081d2:	6165      	str	r5, [r4, #20]
 80081d4:	444e      	add	r6, r9
 80081d6:	eba5 0509 	sub.w	r5, r5, r9
 80081da:	6026      	str	r6, [r4, #0]
 80081dc:	60a5      	str	r5, [r4, #8]
 80081de:	463e      	mov	r6, r7
 80081e0:	42be      	cmp	r6, r7
 80081e2:	d900      	bls.n	80081e6 <__ssputs_r+0x72>
 80081e4:	463e      	mov	r6, r7
 80081e6:	6820      	ldr	r0, [r4, #0]
 80081e8:	4632      	mov	r2, r6
 80081ea:	4641      	mov	r1, r8
 80081ec:	f000 f9c6 	bl	800857c <memmove>
 80081f0:	68a3      	ldr	r3, [r4, #8]
 80081f2:	1b9b      	subs	r3, r3, r6
 80081f4:	60a3      	str	r3, [r4, #8]
 80081f6:	6823      	ldr	r3, [r4, #0]
 80081f8:	4433      	add	r3, r6
 80081fa:	6023      	str	r3, [r4, #0]
 80081fc:	2000      	movs	r0, #0
 80081fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008202:	462a      	mov	r2, r5
 8008204:	f000 fa36 	bl	8008674 <_realloc_r>
 8008208:	4606      	mov	r6, r0
 800820a:	2800      	cmp	r0, #0
 800820c:	d1e0      	bne.n	80081d0 <__ssputs_r+0x5c>
 800820e:	6921      	ldr	r1, [r4, #16]
 8008210:	4650      	mov	r0, sl
 8008212:	f7ff fb35 	bl	8007880 <_free_r>
 8008216:	230c      	movs	r3, #12
 8008218:	f8ca 3000 	str.w	r3, [sl]
 800821c:	89a3      	ldrh	r3, [r4, #12]
 800821e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008222:	81a3      	strh	r3, [r4, #12]
 8008224:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008228:	e7e9      	b.n	80081fe <__ssputs_r+0x8a>
	...

0800822c <_svfiprintf_r>:
 800822c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008230:	4698      	mov	r8, r3
 8008232:	898b      	ldrh	r3, [r1, #12]
 8008234:	061b      	lsls	r3, r3, #24
 8008236:	b09d      	sub	sp, #116	@ 0x74
 8008238:	4607      	mov	r7, r0
 800823a:	460d      	mov	r5, r1
 800823c:	4614      	mov	r4, r2
 800823e:	d510      	bpl.n	8008262 <_svfiprintf_r+0x36>
 8008240:	690b      	ldr	r3, [r1, #16]
 8008242:	b973      	cbnz	r3, 8008262 <_svfiprintf_r+0x36>
 8008244:	2140      	movs	r1, #64	@ 0x40
 8008246:	f7ff fb8f 	bl	8007968 <_malloc_r>
 800824a:	6028      	str	r0, [r5, #0]
 800824c:	6128      	str	r0, [r5, #16]
 800824e:	b930      	cbnz	r0, 800825e <_svfiprintf_r+0x32>
 8008250:	230c      	movs	r3, #12
 8008252:	603b      	str	r3, [r7, #0]
 8008254:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008258:	b01d      	add	sp, #116	@ 0x74
 800825a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800825e:	2340      	movs	r3, #64	@ 0x40
 8008260:	616b      	str	r3, [r5, #20]
 8008262:	2300      	movs	r3, #0
 8008264:	9309      	str	r3, [sp, #36]	@ 0x24
 8008266:	2320      	movs	r3, #32
 8008268:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800826c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008270:	2330      	movs	r3, #48	@ 0x30
 8008272:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008410 <_svfiprintf_r+0x1e4>
 8008276:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800827a:	f04f 0901 	mov.w	r9, #1
 800827e:	4623      	mov	r3, r4
 8008280:	469a      	mov	sl, r3
 8008282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008286:	b10a      	cbz	r2, 800828c <_svfiprintf_r+0x60>
 8008288:	2a25      	cmp	r2, #37	@ 0x25
 800828a:	d1f9      	bne.n	8008280 <_svfiprintf_r+0x54>
 800828c:	ebba 0b04 	subs.w	fp, sl, r4
 8008290:	d00b      	beq.n	80082aa <_svfiprintf_r+0x7e>
 8008292:	465b      	mov	r3, fp
 8008294:	4622      	mov	r2, r4
 8008296:	4629      	mov	r1, r5
 8008298:	4638      	mov	r0, r7
 800829a:	f7ff ff6b 	bl	8008174 <__ssputs_r>
 800829e:	3001      	adds	r0, #1
 80082a0:	f000 80a7 	beq.w	80083f2 <_svfiprintf_r+0x1c6>
 80082a4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80082a6:	445a      	add	r2, fp
 80082a8:	9209      	str	r2, [sp, #36]	@ 0x24
 80082aa:	f89a 3000 	ldrb.w	r3, [sl]
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	f000 809f 	beq.w	80083f2 <_svfiprintf_r+0x1c6>
 80082b4:	2300      	movs	r3, #0
 80082b6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80082ba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80082be:	f10a 0a01 	add.w	sl, sl, #1
 80082c2:	9304      	str	r3, [sp, #16]
 80082c4:	9307      	str	r3, [sp, #28]
 80082c6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80082ca:	931a      	str	r3, [sp, #104]	@ 0x68
 80082cc:	4654      	mov	r4, sl
 80082ce:	2205      	movs	r2, #5
 80082d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80082d4:	484e      	ldr	r0, [pc, #312]	@ (8008410 <_svfiprintf_r+0x1e4>)
 80082d6:	f7f7 ff83 	bl	80001e0 <memchr>
 80082da:	9a04      	ldr	r2, [sp, #16]
 80082dc:	b9d8      	cbnz	r0, 8008316 <_svfiprintf_r+0xea>
 80082de:	06d0      	lsls	r0, r2, #27
 80082e0:	bf44      	itt	mi
 80082e2:	2320      	movmi	r3, #32
 80082e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80082e8:	0711      	lsls	r1, r2, #28
 80082ea:	bf44      	itt	mi
 80082ec:	232b      	movmi	r3, #43	@ 0x2b
 80082ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80082f2:	f89a 3000 	ldrb.w	r3, [sl]
 80082f6:	2b2a      	cmp	r3, #42	@ 0x2a
 80082f8:	d015      	beq.n	8008326 <_svfiprintf_r+0xfa>
 80082fa:	9a07      	ldr	r2, [sp, #28]
 80082fc:	4654      	mov	r4, sl
 80082fe:	2000      	movs	r0, #0
 8008300:	f04f 0c0a 	mov.w	ip, #10
 8008304:	4621      	mov	r1, r4
 8008306:	f811 3b01 	ldrb.w	r3, [r1], #1
 800830a:	3b30      	subs	r3, #48	@ 0x30
 800830c:	2b09      	cmp	r3, #9
 800830e:	d94b      	bls.n	80083a8 <_svfiprintf_r+0x17c>
 8008310:	b1b0      	cbz	r0, 8008340 <_svfiprintf_r+0x114>
 8008312:	9207      	str	r2, [sp, #28]
 8008314:	e014      	b.n	8008340 <_svfiprintf_r+0x114>
 8008316:	eba0 0308 	sub.w	r3, r0, r8
 800831a:	fa09 f303 	lsl.w	r3, r9, r3
 800831e:	4313      	orrs	r3, r2
 8008320:	9304      	str	r3, [sp, #16]
 8008322:	46a2      	mov	sl, r4
 8008324:	e7d2      	b.n	80082cc <_svfiprintf_r+0xa0>
 8008326:	9b03      	ldr	r3, [sp, #12]
 8008328:	1d19      	adds	r1, r3, #4
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	9103      	str	r1, [sp, #12]
 800832e:	2b00      	cmp	r3, #0
 8008330:	bfbb      	ittet	lt
 8008332:	425b      	neglt	r3, r3
 8008334:	f042 0202 	orrlt.w	r2, r2, #2
 8008338:	9307      	strge	r3, [sp, #28]
 800833a:	9307      	strlt	r3, [sp, #28]
 800833c:	bfb8      	it	lt
 800833e:	9204      	strlt	r2, [sp, #16]
 8008340:	7823      	ldrb	r3, [r4, #0]
 8008342:	2b2e      	cmp	r3, #46	@ 0x2e
 8008344:	d10a      	bne.n	800835c <_svfiprintf_r+0x130>
 8008346:	7863      	ldrb	r3, [r4, #1]
 8008348:	2b2a      	cmp	r3, #42	@ 0x2a
 800834a:	d132      	bne.n	80083b2 <_svfiprintf_r+0x186>
 800834c:	9b03      	ldr	r3, [sp, #12]
 800834e:	1d1a      	adds	r2, r3, #4
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	9203      	str	r2, [sp, #12]
 8008354:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008358:	3402      	adds	r4, #2
 800835a:	9305      	str	r3, [sp, #20]
 800835c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008420 <_svfiprintf_r+0x1f4>
 8008360:	7821      	ldrb	r1, [r4, #0]
 8008362:	2203      	movs	r2, #3
 8008364:	4650      	mov	r0, sl
 8008366:	f7f7 ff3b 	bl	80001e0 <memchr>
 800836a:	b138      	cbz	r0, 800837c <_svfiprintf_r+0x150>
 800836c:	9b04      	ldr	r3, [sp, #16]
 800836e:	eba0 000a 	sub.w	r0, r0, sl
 8008372:	2240      	movs	r2, #64	@ 0x40
 8008374:	4082      	lsls	r2, r0
 8008376:	4313      	orrs	r3, r2
 8008378:	3401      	adds	r4, #1
 800837a:	9304      	str	r3, [sp, #16]
 800837c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008380:	4824      	ldr	r0, [pc, #144]	@ (8008414 <_svfiprintf_r+0x1e8>)
 8008382:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008386:	2206      	movs	r2, #6
 8008388:	f7f7 ff2a 	bl	80001e0 <memchr>
 800838c:	2800      	cmp	r0, #0
 800838e:	d036      	beq.n	80083fe <_svfiprintf_r+0x1d2>
 8008390:	4b21      	ldr	r3, [pc, #132]	@ (8008418 <_svfiprintf_r+0x1ec>)
 8008392:	bb1b      	cbnz	r3, 80083dc <_svfiprintf_r+0x1b0>
 8008394:	9b03      	ldr	r3, [sp, #12]
 8008396:	3307      	adds	r3, #7
 8008398:	f023 0307 	bic.w	r3, r3, #7
 800839c:	3308      	adds	r3, #8
 800839e:	9303      	str	r3, [sp, #12]
 80083a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083a2:	4433      	add	r3, r6
 80083a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80083a6:	e76a      	b.n	800827e <_svfiprintf_r+0x52>
 80083a8:	fb0c 3202 	mla	r2, ip, r2, r3
 80083ac:	460c      	mov	r4, r1
 80083ae:	2001      	movs	r0, #1
 80083b0:	e7a8      	b.n	8008304 <_svfiprintf_r+0xd8>
 80083b2:	2300      	movs	r3, #0
 80083b4:	3401      	adds	r4, #1
 80083b6:	9305      	str	r3, [sp, #20]
 80083b8:	4619      	mov	r1, r3
 80083ba:	f04f 0c0a 	mov.w	ip, #10
 80083be:	4620      	mov	r0, r4
 80083c0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80083c4:	3a30      	subs	r2, #48	@ 0x30
 80083c6:	2a09      	cmp	r2, #9
 80083c8:	d903      	bls.n	80083d2 <_svfiprintf_r+0x1a6>
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d0c6      	beq.n	800835c <_svfiprintf_r+0x130>
 80083ce:	9105      	str	r1, [sp, #20]
 80083d0:	e7c4      	b.n	800835c <_svfiprintf_r+0x130>
 80083d2:	fb0c 2101 	mla	r1, ip, r1, r2
 80083d6:	4604      	mov	r4, r0
 80083d8:	2301      	movs	r3, #1
 80083da:	e7f0      	b.n	80083be <_svfiprintf_r+0x192>
 80083dc:	ab03      	add	r3, sp, #12
 80083de:	9300      	str	r3, [sp, #0]
 80083e0:	462a      	mov	r2, r5
 80083e2:	4b0e      	ldr	r3, [pc, #56]	@ (800841c <_svfiprintf_r+0x1f0>)
 80083e4:	a904      	add	r1, sp, #16
 80083e6:	4638      	mov	r0, r7
 80083e8:	f7fd fe78 	bl	80060dc <_printf_float>
 80083ec:	1c42      	adds	r2, r0, #1
 80083ee:	4606      	mov	r6, r0
 80083f0:	d1d6      	bne.n	80083a0 <_svfiprintf_r+0x174>
 80083f2:	89ab      	ldrh	r3, [r5, #12]
 80083f4:	065b      	lsls	r3, r3, #25
 80083f6:	f53f af2d 	bmi.w	8008254 <_svfiprintf_r+0x28>
 80083fa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80083fc:	e72c      	b.n	8008258 <_svfiprintf_r+0x2c>
 80083fe:	ab03      	add	r3, sp, #12
 8008400:	9300      	str	r3, [sp, #0]
 8008402:	462a      	mov	r2, r5
 8008404:	4b05      	ldr	r3, [pc, #20]	@ (800841c <_svfiprintf_r+0x1f0>)
 8008406:	a904      	add	r1, sp, #16
 8008408:	4638      	mov	r0, r7
 800840a:	f7fe f8ff 	bl	800660c <_printf_i>
 800840e:	e7ed      	b.n	80083ec <_svfiprintf_r+0x1c0>
 8008410:	080091ff 	.word	0x080091ff
 8008414:	08009209 	.word	0x08009209
 8008418:	080060dd 	.word	0x080060dd
 800841c:	08008175 	.word	0x08008175
 8008420:	08009205 	.word	0x08009205

08008424 <__sflush_r>:
 8008424:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008428:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800842c:	0716      	lsls	r6, r2, #28
 800842e:	4605      	mov	r5, r0
 8008430:	460c      	mov	r4, r1
 8008432:	d454      	bmi.n	80084de <__sflush_r+0xba>
 8008434:	684b      	ldr	r3, [r1, #4]
 8008436:	2b00      	cmp	r3, #0
 8008438:	dc02      	bgt.n	8008440 <__sflush_r+0x1c>
 800843a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800843c:	2b00      	cmp	r3, #0
 800843e:	dd48      	ble.n	80084d2 <__sflush_r+0xae>
 8008440:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008442:	2e00      	cmp	r6, #0
 8008444:	d045      	beq.n	80084d2 <__sflush_r+0xae>
 8008446:	2300      	movs	r3, #0
 8008448:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800844c:	682f      	ldr	r7, [r5, #0]
 800844e:	6a21      	ldr	r1, [r4, #32]
 8008450:	602b      	str	r3, [r5, #0]
 8008452:	d030      	beq.n	80084b6 <__sflush_r+0x92>
 8008454:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008456:	89a3      	ldrh	r3, [r4, #12]
 8008458:	0759      	lsls	r1, r3, #29
 800845a:	d505      	bpl.n	8008468 <__sflush_r+0x44>
 800845c:	6863      	ldr	r3, [r4, #4]
 800845e:	1ad2      	subs	r2, r2, r3
 8008460:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008462:	b10b      	cbz	r3, 8008468 <__sflush_r+0x44>
 8008464:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008466:	1ad2      	subs	r2, r2, r3
 8008468:	2300      	movs	r3, #0
 800846a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800846c:	6a21      	ldr	r1, [r4, #32]
 800846e:	4628      	mov	r0, r5
 8008470:	47b0      	blx	r6
 8008472:	1c43      	adds	r3, r0, #1
 8008474:	89a3      	ldrh	r3, [r4, #12]
 8008476:	d106      	bne.n	8008486 <__sflush_r+0x62>
 8008478:	6829      	ldr	r1, [r5, #0]
 800847a:	291d      	cmp	r1, #29
 800847c:	d82b      	bhi.n	80084d6 <__sflush_r+0xb2>
 800847e:	4a2a      	ldr	r2, [pc, #168]	@ (8008528 <__sflush_r+0x104>)
 8008480:	40ca      	lsrs	r2, r1
 8008482:	07d6      	lsls	r6, r2, #31
 8008484:	d527      	bpl.n	80084d6 <__sflush_r+0xb2>
 8008486:	2200      	movs	r2, #0
 8008488:	6062      	str	r2, [r4, #4]
 800848a:	04d9      	lsls	r1, r3, #19
 800848c:	6922      	ldr	r2, [r4, #16]
 800848e:	6022      	str	r2, [r4, #0]
 8008490:	d504      	bpl.n	800849c <__sflush_r+0x78>
 8008492:	1c42      	adds	r2, r0, #1
 8008494:	d101      	bne.n	800849a <__sflush_r+0x76>
 8008496:	682b      	ldr	r3, [r5, #0]
 8008498:	b903      	cbnz	r3, 800849c <__sflush_r+0x78>
 800849a:	6560      	str	r0, [r4, #84]	@ 0x54
 800849c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800849e:	602f      	str	r7, [r5, #0]
 80084a0:	b1b9      	cbz	r1, 80084d2 <__sflush_r+0xae>
 80084a2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80084a6:	4299      	cmp	r1, r3
 80084a8:	d002      	beq.n	80084b0 <__sflush_r+0x8c>
 80084aa:	4628      	mov	r0, r5
 80084ac:	f7ff f9e8 	bl	8007880 <_free_r>
 80084b0:	2300      	movs	r3, #0
 80084b2:	6363      	str	r3, [r4, #52]	@ 0x34
 80084b4:	e00d      	b.n	80084d2 <__sflush_r+0xae>
 80084b6:	2301      	movs	r3, #1
 80084b8:	4628      	mov	r0, r5
 80084ba:	47b0      	blx	r6
 80084bc:	4602      	mov	r2, r0
 80084be:	1c50      	adds	r0, r2, #1
 80084c0:	d1c9      	bne.n	8008456 <__sflush_r+0x32>
 80084c2:	682b      	ldr	r3, [r5, #0]
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d0c6      	beq.n	8008456 <__sflush_r+0x32>
 80084c8:	2b1d      	cmp	r3, #29
 80084ca:	d001      	beq.n	80084d0 <__sflush_r+0xac>
 80084cc:	2b16      	cmp	r3, #22
 80084ce:	d11e      	bne.n	800850e <__sflush_r+0xea>
 80084d0:	602f      	str	r7, [r5, #0]
 80084d2:	2000      	movs	r0, #0
 80084d4:	e022      	b.n	800851c <__sflush_r+0xf8>
 80084d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80084da:	b21b      	sxth	r3, r3
 80084dc:	e01b      	b.n	8008516 <__sflush_r+0xf2>
 80084de:	690f      	ldr	r7, [r1, #16]
 80084e0:	2f00      	cmp	r7, #0
 80084e2:	d0f6      	beq.n	80084d2 <__sflush_r+0xae>
 80084e4:	0793      	lsls	r3, r2, #30
 80084e6:	680e      	ldr	r6, [r1, #0]
 80084e8:	bf08      	it	eq
 80084ea:	694b      	ldreq	r3, [r1, #20]
 80084ec:	600f      	str	r7, [r1, #0]
 80084ee:	bf18      	it	ne
 80084f0:	2300      	movne	r3, #0
 80084f2:	eba6 0807 	sub.w	r8, r6, r7
 80084f6:	608b      	str	r3, [r1, #8]
 80084f8:	f1b8 0f00 	cmp.w	r8, #0
 80084fc:	dde9      	ble.n	80084d2 <__sflush_r+0xae>
 80084fe:	6a21      	ldr	r1, [r4, #32]
 8008500:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008502:	4643      	mov	r3, r8
 8008504:	463a      	mov	r2, r7
 8008506:	4628      	mov	r0, r5
 8008508:	47b0      	blx	r6
 800850a:	2800      	cmp	r0, #0
 800850c:	dc08      	bgt.n	8008520 <__sflush_r+0xfc>
 800850e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008512:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008516:	81a3      	strh	r3, [r4, #12]
 8008518:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800851c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008520:	4407      	add	r7, r0
 8008522:	eba8 0800 	sub.w	r8, r8, r0
 8008526:	e7e7      	b.n	80084f8 <__sflush_r+0xd4>
 8008528:	20400001 	.word	0x20400001

0800852c <_fflush_r>:
 800852c:	b538      	push	{r3, r4, r5, lr}
 800852e:	690b      	ldr	r3, [r1, #16]
 8008530:	4605      	mov	r5, r0
 8008532:	460c      	mov	r4, r1
 8008534:	b913      	cbnz	r3, 800853c <_fflush_r+0x10>
 8008536:	2500      	movs	r5, #0
 8008538:	4628      	mov	r0, r5
 800853a:	bd38      	pop	{r3, r4, r5, pc}
 800853c:	b118      	cbz	r0, 8008546 <_fflush_r+0x1a>
 800853e:	6a03      	ldr	r3, [r0, #32]
 8008540:	b90b      	cbnz	r3, 8008546 <_fflush_r+0x1a>
 8008542:	f7fe fa0d 	bl	8006960 <__sinit>
 8008546:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800854a:	2b00      	cmp	r3, #0
 800854c:	d0f3      	beq.n	8008536 <_fflush_r+0xa>
 800854e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008550:	07d0      	lsls	r0, r2, #31
 8008552:	d404      	bmi.n	800855e <_fflush_r+0x32>
 8008554:	0599      	lsls	r1, r3, #22
 8008556:	d402      	bmi.n	800855e <_fflush_r+0x32>
 8008558:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800855a:	f7fe fb34 	bl	8006bc6 <__retarget_lock_acquire_recursive>
 800855e:	4628      	mov	r0, r5
 8008560:	4621      	mov	r1, r4
 8008562:	f7ff ff5f 	bl	8008424 <__sflush_r>
 8008566:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008568:	07da      	lsls	r2, r3, #31
 800856a:	4605      	mov	r5, r0
 800856c:	d4e4      	bmi.n	8008538 <_fflush_r+0xc>
 800856e:	89a3      	ldrh	r3, [r4, #12]
 8008570:	059b      	lsls	r3, r3, #22
 8008572:	d4e1      	bmi.n	8008538 <_fflush_r+0xc>
 8008574:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008576:	f7fe fb27 	bl	8006bc8 <__retarget_lock_release_recursive>
 800857a:	e7dd      	b.n	8008538 <_fflush_r+0xc>

0800857c <memmove>:
 800857c:	4288      	cmp	r0, r1
 800857e:	b510      	push	{r4, lr}
 8008580:	eb01 0402 	add.w	r4, r1, r2
 8008584:	d902      	bls.n	800858c <memmove+0x10>
 8008586:	4284      	cmp	r4, r0
 8008588:	4623      	mov	r3, r4
 800858a:	d807      	bhi.n	800859c <memmove+0x20>
 800858c:	1e43      	subs	r3, r0, #1
 800858e:	42a1      	cmp	r1, r4
 8008590:	d008      	beq.n	80085a4 <memmove+0x28>
 8008592:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008596:	f803 2f01 	strb.w	r2, [r3, #1]!
 800859a:	e7f8      	b.n	800858e <memmove+0x12>
 800859c:	4402      	add	r2, r0
 800859e:	4601      	mov	r1, r0
 80085a0:	428a      	cmp	r2, r1
 80085a2:	d100      	bne.n	80085a6 <memmove+0x2a>
 80085a4:	bd10      	pop	{r4, pc}
 80085a6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80085aa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80085ae:	e7f7      	b.n	80085a0 <memmove+0x24>

080085b0 <_sbrk_r>:
 80085b0:	b538      	push	{r3, r4, r5, lr}
 80085b2:	4d06      	ldr	r5, [pc, #24]	@ (80085cc <_sbrk_r+0x1c>)
 80085b4:	2300      	movs	r3, #0
 80085b6:	4604      	mov	r4, r0
 80085b8:	4608      	mov	r0, r1
 80085ba:	602b      	str	r3, [r5, #0]
 80085bc:	f7f9 fe6e 	bl	800229c <_sbrk>
 80085c0:	1c43      	adds	r3, r0, #1
 80085c2:	d102      	bne.n	80085ca <_sbrk_r+0x1a>
 80085c4:	682b      	ldr	r3, [r5, #0]
 80085c6:	b103      	cbz	r3, 80085ca <_sbrk_r+0x1a>
 80085c8:	6023      	str	r3, [r4, #0]
 80085ca:	bd38      	pop	{r3, r4, r5, pc}
 80085cc:	200004ac 	.word	0x200004ac

080085d0 <memcpy>:
 80085d0:	440a      	add	r2, r1
 80085d2:	4291      	cmp	r1, r2
 80085d4:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80085d8:	d100      	bne.n	80085dc <memcpy+0xc>
 80085da:	4770      	bx	lr
 80085dc:	b510      	push	{r4, lr}
 80085de:	f811 4b01 	ldrb.w	r4, [r1], #1
 80085e2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80085e6:	4291      	cmp	r1, r2
 80085e8:	d1f9      	bne.n	80085de <memcpy+0xe>
 80085ea:	bd10      	pop	{r4, pc}

080085ec <__assert_func>:
 80085ec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80085ee:	4614      	mov	r4, r2
 80085f0:	461a      	mov	r2, r3
 80085f2:	4b09      	ldr	r3, [pc, #36]	@ (8008618 <__assert_func+0x2c>)
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	4605      	mov	r5, r0
 80085f8:	68d8      	ldr	r0, [r3, #12]
 80085fa:	b14c      	cbz	r4, 8008610 <__assert_func+0x24>
 80085fc:	4b07      	ldr	r3, [pc, #28]	@ (800861c <__assert_func+0x30>)
 80085fe:	9100      	str	r1, [sp, #0]
 8008600:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008604:	4906      	ldr	r1, [pc, #24]	@ (8008620 <__assert_func+0x34>)
 8008606:	462b      	mov	r3, r5
 8008608:	f000 f870 	bl	80086ec <fiprintf>
 800860c:	f000 f880 	bl	8008710 <abort>
 8008610:	4b04      	ldr	r3, [pc, #16]	@ (8008624 <__assert_func+0x38>)
 8008612:	461c      	mov	r4, r3
 8008614:	e7f3      	b.n	80085fe <__assert_func+0x12>
 8008616:	bf00      	nop
 8008618:	20000018 	.word	0x20000018
 800861c:	0800921a 	.word	0x0800921a
 8008620:	08009227 	.word	0x08009227
 8008624:	08009255 	.word	0x08009255

08008628 <_calloc_r>:
 8008628:	b570      	push	{r4, r5, r6, lr}
 800862a:	fba1 5402 	umull	r5, r4, r1, r2
 800862e:	b934      	cbnz	r4, 800863e <_calloc_r+0x16>
 8008630:	4629      	mov	r1, r5
 8008632:	f7ff f999 	bl	8007968 <_malloc_r>
 8008636:	4606      	mov	r6, r0
 8008638:	b928      	cbnz	r0, 8008646 <_calloc_r+0x1e>
 800863a:	4630      	mov	r0, r6
 800863c:	bd70      	pop	{r4, r5, r6, pc}
 800863e:	220c      	movs	r2, #12
 8008640:	6002      	str	r2, [r0, #0]
 8008642:	2600      	movs	r6, #0
 8008644:	e7f9      	b.n	800863a <_calloc_r+0x12>
 8008646:	462a      	mov	r2, r5
 8008648:	4621      	mov	r1, r4
 800864a:	f7fe fa3f 	bl	8006acc <memset>
 800864e:	e7f4      	b.n	800863a <_calloc_r+0x12>

08008650 <__ascii_mbtowc>:
 8008650:	b082      	sub	sp, #8
 8008652:	b901      	cbnz	r1, 8008656 <__ascii_mbtowc+0x6>
 8008654:	a901      	add	r1, sp, #4
 8008656:	b142      	cbz	r2, 800866a <__ascii_mbtowc+0x1a>
 8008658:	b14b      	cbz	r3, 800866e <__ascii_mbtowc+0x1e>
 800865a:	7813      	ldrb	r3, [r2, #0]
 800865c:	600b      	str	r3, [r1, #0]
 800865e:	7812      	ldrb	r2, [r2, #0]
 8008660:	1e10      	subs	r0, r2, #0
 8008662:	bf18      	it	ne
 8008664:	2001      	movne	r0, #1
 8008666:	b002      	add	sp, #8
 8008668:	4770      	bx	lr
 800866a:	4610      	mov	r0, r2
 800866c:	e7fb      	b.n	8008666 <__ascii_mbtowc+0x16>
 800866e:	f06f 0001 	mvn.w	r0, #1
 8008672:	e7f8      	b.n	8008666 <__ascii_mbtowc+0x16>

08008674 <_realloc_r>:
 8008674:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008678:	4607      	mov	r7, r0
 800867a:	4614      	mov	r4, r2
 800867c:	460d      	mov	r5, r1
 800867e:	b921      	cbnz	r1, 800868a <_realloc_r+0x16>
 8008680:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008684:	4611      	mov	r1, r2
 8008686:	f7ff b96f 	b.w	8007968 <_malloc_r>
 800868a:	b92a      	cbnz	r2, 8008698 <_realloc_r+0x24>
 800868c:	f7ff f8f8 	bl	8007880 <_free_r>
 8008690:	4625      	mov	r5, r4
 8008692:	4628      	mov	r0, r5
 8008694:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008698:	f000 f841 	bl	800871e <_malloc_usable_size_r>
 800869c:	4284      	cmp	r4, r0
 800869e:	4606      	mov	r6, r0
 80086a0:	d802      	bhi.n	80086a8 <_realloc_r+0x34>
 80086a2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80086a6:	d8f4      	bhi.n	8008692 <_realloc_r+0x1e>
 80086a8:	4621      	mov	r1, r4
 80086aa:	4638      	mov	r0, r7
 80086ac:	f7ff f95c 	bl	8007968 <_malloc_r>
 80086b0:	4680      	mov	r8, r0
 80086b2:	b908      	cbnz	r0, 80086b8 <_realloc_r+0x44>
 80086b4:	4645      	mov	r5, r8
 80086b6:	e7ec      	b.n	8008692 <_realloc_r+0x1e>
 80086b8:	42b4      	cmp	r4, r6
 80086ba:	4622      	mov	r2, r4
 80086bc:	4629      	mov	r1, r5
 80086be:	bf28      	it	cs
 80086c0:	4632      	movcs	r2, r6
 80086c2:	f7ff ff85 	bl	80085d0 <memcpy>
 80086c6:	4629      	mov	r1, r5
 80086c8:	4638      	mov	r0, r7
 80086ca:	f7ff f8d9 	bl	8007880 <_free_r>
 80086ce:	e7f1      	b.n	80086b4 <_realloc_r+0x40>

080086d0 <__ascii_wctomb>:
 80086d0:	4603      	mov	r3, r0
 80086d2:	4608      	mov	r0, r1
 80086d4:	b141      	cbz	r1, 80086e8 <__ascii_wctomb+0x18>
 80086d6:	2aff      	cmp	r2, #255	@ 0xff
 80086d8:	d904      	bls.n	80086e4 <__ascii_wctomb+0x14>
 80086da:	228a      	movs	r2, #138	@ 0x8a
 80086dc:	601a      	str	r2, [r3, #0]
 80086de:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80086e2:	4770      	bx	lr
 80086e4:	700a      	strb	r2, [r1, #0]
 80086e6:	2001      	movs	r0, #1
 80086e8:	4770      	bx	lr
	...

080086ec <fiprintf>:
 80086ec:	b40e      	push	{r1, r2, r3}
 80086ee:	b503      	push	{r0, r1, lr}
 80086f0:	4601      	mov	r1, r0
 80086f2:	ab03      	add	r3, sp, #12
 80086f4:	4805      	ldr	r0, [pc, #20]	@ (800870c <fiprintf+0x20>)
 80086f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80086fa:	6800      	ldr	r0, [r0, #0]
 80086fc:	9301      	str	r3, [sp, #4]
 80086fe:	f000 f83f 	bl	8008780 <_vfiprintf_r>
 8008702:	b002      	add	sp, #8
 8008704:	f85d eb04 	ldr.w	lr, [sp], #4
 8008708:	b003      	add	sp, #12
 800870a:	4770      	bx	lr
 800870c:	20000018 	.word	0x20000018

08008710 <abort>:
 8008710:	b508      	push	{r3, lr}
 8008712:	2006      	movs	r0, #6
 8008714:	f000 fa08 	bl	8008b28 <raise>
 8008718:	2001      	movs	r0, #1
 800871a:	f7f9 fd47 	bl	80021ac <_exit>

0800871e <_malloc_usable_size_r>:
 800871e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008722:	1f18      	subs	r0, r3, #4
 8008724:	2b00      	cmp	r3, #0
 8008726:	bfbc      	itt	lt
 8008728:	580b      	ldrlt	r3, [r1, r0]
 800872a:	18c0      	addlt	r0, r0, r3
 800872c:	4770      	bx	lr

0800872e <__sfputc_r>:
 800872e:	6893      	ldr	r3, [r2, #8]
 8008730:	3b01      	subs	r3, #1
 8008732:	2b00      	cmp	r3, #0
 8008734:	b410      	push	{r4}
 8008736:	6093      	str	r3, [r2, #8]
 8008738:	da08      	bge.n	800874c <__sfputc_r+0x1e>
 800873a:	6994      	ldr	r4, [r2, #24]
 800873c:	42a3      	cmp	r3, r4
 800873e:	db01      	blt.n	8008744 <__sfputc_r+0x16>
 8008740:	290a      	cmp	r1, #10
 8008742:	d103      	bne.n	800874c <__sfputc_r+0x1e>
 8008744:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008748:	f000 b932 	b.w	80089b0 <__swbuf_r>
 800874c:	6813      	ldr	r3, [r2, #0]
 800874e:	1c58      	adds	r0, r3, #1
 8008750:	6010      	str	r0, [r2, #0]
 8008752:	7019      	strb	r1, [r3, #0]
 8008754:	4608      	mov	r0, r1
 8008756:	f85d 4b04 	ldr.w	r4, [sp], #4
 800875a:	4770      	bx	lr

0800875c <__sfputs_r>:
 800875c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800875e:	4606      	mov	r6, r0
 8008760:	460f      	mov	r7, r1
 8008762:	4614      	mov	r4, r2
 8008764:	18d5      	adds	r5, r2, r3
 8008766:	42ac      	cmp	r4, r5
 8008768:	d101      	bne.n	800876e <__sfputs_r+0x12>
 800876a:	2000      	movs	r0, #0
 800876c:	e007      	b.n	800877e <__sfputs_r+0x22>
 800876e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008772:	463a      	mov	r2, r7
 8008774:	4630      	mov	r0, r6
 8008776:	f7ff ffda 	bl	800872e <__sfputc_r>
 800877a:	1c43      	adds	r3, r0, #1
 800877c:	d1f3      	bne.n	8008766 <__sfputs_r+0xa>
 800877e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008780 <_vfiprintf_r>:
 8008780:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008784:	460d      	mov	r5, r1
 8008786:	b09d      	sub	sp, #116	@ 0x74
 8008788:	4614      	mov	r4, r2
 800878a:	4698      	mov	r8, r3
 800878c:	4606      	mov	r6, r0
 800878e:	b118      	cbz	r0, 8008798 <_vfiprintf_r+0x18>
 8008790:	6a03      	ldr	r3, [r0, #32]
 8008792:	b90b      	cbnz	r3, 8008798 <_vfiprintf_r+0x18>
 8008794:	f7fe f8e4 	bl	8006960 <__sinit>
 8008798:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800879a:	07d9      	lsls	r1, r3, #31
 800879c:	d405      	bmi.n	80087aa <_vfiprintf_r+0x2a>
 800879e:	89ab      	ldrh	r3, [r5, #12]
 80087a0:	059a      	lsls	r2, r3, #22
 80087a2:	d402      	bmi.n	80087aa <_vfiprintf_r+0x2a>
 80087a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80087a6:	f7fe fa0e 	bl	8006bc6 <__retarget_lock_acquire_recursive>
 80087aa:	89ab      	ldrh	r3, [r5, #12]
 80087ac:	071b      	lsls	r3, r3, #28
 80087ae:	d501      	bpl.n	80087b4 <_vfiprintf_r+0x34>
 80087b0:	692b      	ldr	r3, [r5, #16]
 80087b2:	b99b      	cbnz	r3, 80087dc <_vfiprintf_r+0x5c>
 80087b4:	4629      	mov	r1, r5
 80087b6:	4630      	mov	r0, r6
 80087b8:	f000 f938 	bl	8008a2c <__swsetup_r>
 80087bc:	b170      	cbz	r0, 80087dc <_vfiprintf_r+0x5c>
 80087be:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80087c0:	07dc      	lsls	r4, r3, #31
 80087c2:	d504      	bpl.n	80087ce <_vfiprintf_r+0x4e>
 80087c4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80087c8:	b01d      	add	sp, #116	@ 0x74
 80087ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087ce:	89ab      	ldrh	r3, [r5, #12]
 80087d0:	0598      	lsls	r0, r3, #22
 80087d2:	d4f7      	bmi.n	80087c4 <_vfiprintf_r+0x44>
 80087d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80087d6:	f7fe f9f7 	bl	8006bc8 <__retarget_lock_release_recursive>
 80087da:	e7f3      	b.n	80087c4 <_vfiprintf_r+0x44>
 80087dc:	2300      	movs	r3, #0
 80087de:	9309      	str	r3, [sp, #36]	@ 0x24
 80087e0:	2320      	movs	r3, #32
 80087e2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80087e6:	f8cd 800c 	str.w	r8, [sp, #12]
 80087ea:	2330      	movs	r3, #48	@ 0x30
 80087ec:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800899c <_vfiprintf_r+0x21c>
 80087f0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80087f4:	f04f 0901 	mov.w	r9, #1
 80087f8:	4623      	mov	r3, r4
 80087fa:	469a      	mov	sl, r3
 80087fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008800:	b10a      	cbz	r2, 8008806 <_vfiprintf_r+0x86>
 8008802:	2a25      	cmp	r2, #37	@ 0x25
 8008804:	d1f9      	bne.n	80087fa <_vfiprintf_r+0x7a>
 8008806:	ebba 0b04 	subs.w	fp, sl, r4
 800880a:	d00b      	beq.n	8008824 <_vfiprintf_r+0xa4>
 800880c:	465b      	mov	r3, fp
 800880e:	4622      	mov	r2, r4
 8008810:	4629      	mov	r1, r5
 8008812:	4630      	mov	r0, r6
 8008814:	f7ff ffa2 	bl	800875c <__sfputs_r>
 8008818:	3001      	adds	r0, #1
 800881a:	f000 80a7 	beq.w	800896c <_vfiprintf_r+0x1ec>
 800881e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008820:	445a      	add	r2, fp
 8008822:	9209      	str	r2, [sp, #36]	@ 0x24
 8008824:	f89a 3000 	ldrb.w	r3, [sl]
 8008828:	2b00      	cmp	r3, #0
 800882a:	f000 809f 	beq.w	800896c <_vfiprintf_r+0x1ec>
 800882e:	2300      	movs	r3, #0
 8008830:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008834:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008838:	f10a 0a01 	add.w	sl, sl, #1
 800883c:	9304      	str	r3, [sp, #16]
 800883e:	9307      	str	r3, [sp, #28]
 8008840:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008844:	931a      	str	r3, [sp, #104]	@ 0x68
 8008846:	4654      	mov	r4, sl
 8008848:	2205      	movs	r2, #5
 800884a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800884e:	4853      	ldr	r0, [pc, #332]	@ (800899c <_vfiprintf_r+0x21c>)
 8008850:	f7f7 fcc6 	bl	80001e0 <memchr>
 8008854:	9a04      	ldr	r2, [sp, #16]
 8008856:	b9d8      	cbnz	r0, 8008890 <_vfiprintf_r+0x110>
 8008858:	06d1      	lsls	r1, r2, #27
 800885a:	bf44      	itt	mi
 800885c:	2320      	movmi	r3, #32
 800885e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008862:	0713      	lsls	r3, r2, #28
 8008864:	bf44      	itt	mi
 8008866:	232b      	movmi	r3, #43	@ 0x2b
 8008868:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800886c:	f89a 3000 	ldrb.w	r3, [sl]
 8008870:	2b2a      	cmp	r3, #42	@ 0x2a
 8008872:	d015      	beq.n	80088a0 <_vfiprintf_r+0x120>
 8008874:	9a07      	ldr	r2, [sp, #28]
 8008876:	4654      	mov	r4, sl
 8008878:	2000      	movs	r0, #0
 800887a:	f04f 0c0a 	mov.w	ip, #10
 800887e:	4621      	mov	r1, r4
 8008880:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008884:	3b30      	subs	r3, #48	@ 0x30
 8008886:	2b09      	cmp	r3, #9
 8008888:	d94b      	bls.n	8008922 <_vfiprintf_r+0x1a2>
 800888a:	b1b0      	cbz	r0, 80088ba <_vfiprintf_r+0x13a>
 800888c:	9207      	str	r2, [sp, #28]
 800888e:	e014      	b.n	80088ba <_vfiprintf_r+0x13a>
 8008890:	eba0 0308 	sub.w	r3, r0, r8
 8008894:	fa09 f303 	lsl.w	r3, r9, r3
 8008898:	4313      	orrs	r3, r2
 800889a:	9304      	str	r3, [sp, #16]
 800889c:	46a2      	mov	sl, r4
 800889e:	e7d2      	b.n	8008846 <_vfiprintf_r+0xc6>
 80088a0:	9b03      	ldr	r3, [sp, #12]
 80088a2:	1d19      	adds	r1, r3, #4
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	9103      	str	r1, [sp, #12]
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	bfbb      	ittet	lt
 80088ac:	425b      	neglt	r3, r3
 80088ae:	f042 0202 	orrlt.w	r2, r2, #2
 80088b2:	9307      	strge	r3, [sp, #28]
 80088b4:	9307      	strlt	r3, [sp, #28]
 80088b6:	bfb8      	it	lt
 80088b8:	9204      	strlt	r2, [sp, #16]
 80088ba:	7823      	ldrb	r3, [r4, #0]
 80088bc:	2b2e      	cmp	r3, #46	@ 0x2e
 80088be:	d10a      	bne.n	80088d6 <_vfiprintf_r+0x156>
 80088c0:	7863      	ldrb	r3, [r4, #1]
 80088c2:	2b2a      	cmp	r3, #42	@ 0x2a
 80088c4:	d132      	bne.n	800892c <_vfiprintf_r+0x1ac>
 80088c6:	9b03      	ldr	r3, [sp, #12]
 80088c8:	1d1a      	adds	r2, r3, #4
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	9203      	str	r2, [sp, #12]
 80088ce:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80088d2:	3402      	adds	r4, #2
 80088d4:	9305      	str	r3, [sp, #20]
 80088d6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80089ac <_vfiprintf_r+0x22c>
 80088da:	7821      	ldrb	r1, [r4, #0]
 80088dc:	2203      	movs	r2, #3
 80088de:	4650      	mov	r0, sl
 80088e0:	f7f7 fc7e 	bl	80001e0 <memchr>
 80088e4:	b138      	cbz	r0, 80088f6 <_vfiprintf_r+0x176>
 80088e6:	9b04      	ldr	r3, [sp, #16]
 80088e8:	eba0 000a 	sub.w	r0, r0, sl
 80088ec:	2240      	movs	r2, #64	@ 0x40
 80088ee:	4082      	lsls	r2, r0
 80088f0:	4313      	orrs	r3, r2
 80088f2:	3401      	adds	r4, #1
 80088f4:	9304      	str	r3, [sp, #16]
 80088f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80088fa:	4829      	ldr	r0, [pc, #164]	@ (80089a0 <_vfiprintf_r+0x220>)
 80088fc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008900:	2206      	movs	r2, #6
 8008902:	f7f7 fc6d 	bl	80001e0 <memchr>
 8008906:	2800      	cmp	r0, #0
 8008908:	d03f      	beq.n	800898a <_vfiprintf_r+0x20a>
 800890a:	4b26      	ldr	r3, [pc, #152]	@ (80089a4 <_vfiprintf_r+0x224>)
 800890c:	bb1b      	cbnz	r3, 8008956 <_vfiprintf_r+0x1d6>
 800890e:	9b03      	ldr	r3, [sp, #12]
 8008910:	3307      	adds	r3, #7
 8008912:	f023 0307 	bic.w	r3, r3, #7
 8008916:	3308      	adds	r3, #8
 8008918:	9303      	str	r3, [sp, #12]
 800891a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800891c:	443b      	add	r3, r7
 800891e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008920:	e76a      	b.n	80087f8 <_vfiprintf_r+0x78>
 8008922:	fb0c 3202 	mla	r2, ip, r2, r3
 8008926:	460c      	mov	r4, r1
 8008928:	2001      	movs	r0, #1
 800892a:	e7a8      	b.n	800887e <_vfiprintf_r+0xfe>
 800892c:	2300      	movs	r3, #0
 800892e:	3401      	adds	r4, #1
 8008930:	9305      	str	r3, [sp, #20]
 8008932:	4619      	mov	r1, r3
 8008934:	f04f 0c0a 	mov.w	ip, #10
 8008938:	4620      	mov	r0, r4
 800893a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800893e:	3a30      	subs	r2, #48	@ 0x30
 8008940:	2a09      	cmp	r2, #9
 8008942:	d903      	bls.n	800894c <_vfiprintf_r+0x1cc>
 8008944:	2b00      	cmp	r3, #0
 8008946:	d0c6      	beq.n	80088d6 <_vfiprintf_r+0x156>
 8008948:	9105      	str	r1, [sp, #20]
 800894a:	e7c4      	b.n	80088d6 <_vfiprintf_r+0x156>
 800894c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008950:	4604      	mov	r4, r0
 8008952:	2301      	movs	r3, #1
 8008954:	e7f0      	b.n	8008938 <_vfiprintf_r+0x1b8>
 8008956:	ab03      	add	r3, sp, #12
 8008958:	9300      	str	r3, [sp, #0]
 800895a:	462a      	mov	r2, r5
 800895c:	4b12      	ldr	r3, [pc, #72]	@ (80089a8 <_vfiprintf_r+0x228>)
 800895e:	a904      	add	r1, sp, #16
 8008960:	4630      	mov	r0, r6
 8008962:	f7fd fbbb 	bl	80060dc <_printf_float>
 8008966:	4607      	mov	r7, r0
 8008968:	1c78      	adds	r0, r7, #1
 800896a:	d1d6      	bne.n	800891a <_vfiprintf_r+0x19a>
 800896c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800896e:	07d9      	lsls	r1, r3, #31
 8008970:	d405      	bmi.n	800897e <_vfiprintf_r+0x1fe>
 8008972:	89ab      	ldrh	r3, [r5, #12]
 8008974:	059a      	lsls	r2, r3, #22
 8008976:	d402      	bmi.n	800897e <_vfiprintf_r+0x1fe>
 8008978:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800897a:	f7fe f925 	bl	8006bc8 <__retarget_lock_release_recursive>
 800897e:	89ab      	ldrh	r3, [r5, #12]
 8008980:	065b      	lsls	r3, r3, #25
 8008982:	f53f af1f 	bmi.w	80087c4 <_vfiprintf_r+0x44>
 8008986:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008988:	e71e      	b.n	80087c8 <_vfiprintf_r+0x48>
 800898a:	ab03      	add	r3, sp, #12
 800898c:	9300      	str	r3, [sp, #0]
 800898e:	462a      	mov	r2, r5
 8008990:	4b05      	ldr	r3, [pc, #20]	@ (80089a8 <_vfiprintf_r+0x228>)
 8008992:	a904      	add	r1, sp, #16
 8008994:	4630      	mov	r0, r6
 8008996:	f7fd fe39 	bl	800660c <_printf_i>
 800899a:	e7e4      	b.n	8008966 <_vfiprintf_r+0x1e6>
 800899c:	080091ff 	.word	0x080091ff
 80089a0:	08009209 	.word	0x08009209
 80089a4:	080060dd 	.word	0x080060dd
 80089a8:	0800875d 	.word	0x0800875d
 80089ac:	08009205 	.word	0x08009205

080089b0 <__swbuf_r>:
 80089b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089b2:	460e      	mov	r6, r1
 80089b4:	4614      	mov	r4, r2
 80089b6:	4605      	mov	r5, r0
 80089b8:	b118      	cbz	r0, 80089c2 <__swbuf_r+0x12>
 80089ba:	6a03      	ldr	r3, [r0, #32]
 80089bc:	b90b      	cbnz	r3, 80089c2 <__swbuf_r+0x12>
 80089be:	f7fd ffcf 	bl	8006960 <__sinit>
 80089c2:	69a3      	ldr	r3, [r4, #24]
 80089c4:	60a3      	str	r3, [r4, #8]
 80089c6:	89a3      	ldrh	r3, [r4, #12]
 80089c8:	071a      	lsls	r2, r3, #28
 80089ca:	d501      	bpl.n	80089d0 <__swbuf_r+0x20>
 80089cc:	6923      	ldr	r3, [r4, #16]
 80089ce:	b943      	cbnz	r3, 80089e2 <__swbuf_r+0x32>
 80089d0:	4621      	mov	r1, r4
 80089d2:	4628      	mov	r0, r5
 80089d4:	f000 f82a 	bl	8008a2c <__swsetup_r>
 80089d8:	b118      	cbz	r0, 80089e2 <__swbuf_r+0x32>
 80089da:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80089de:	4638      	mov	r0, r7
 80089e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80089e2:	6823      	ldr	r3, [r4, #0]
 80089e4:	6922      	ldr	r2, [r4, #16]
 80089e6:	1a98      	subs	r0, r3, r2
 80089e8:	6963      	ldr	r3, [r4, #20]
 80089ea:	b2f6      	uxtb	r6, r6
 80089ec:	4283      	cmp	r3, r0
 80089ee:	4637      	mov	r7, r6
 80089f0:	dc05      	bgt.n	80089fe <__swbuf_r+0x4e>
 80089f2:	4621      	mov	r1, r4
 80089f4:	4628      	mov	r0, r5
 80089f6:	f7ff fd99 	bl	800852c <_fflush_r>
 80089fa:	2800      	cmp	r0, #0
 80089fc:	d1ed      	bne.n	80089da <__swbuf_r+0x2a>
 80089fe:	68a3      	ldr	r3, [r4, #8]
 8008a00:	3b01      	subs	r3, #1
 8008a02:	60a3      	str	r3, [r4, #8]
 8008a04:	6823      	ldr	r3, [r4, #0]
 8008a06:	1c5a      	adds	r2, r3, #1
 8008a08:	6022      	str	r2, [r4, #0]
 8008a0a:	701e      	strb	r6, [r3, #0]
 8008a0c:	6962      	ldr	r2, [r4, #20]
 8008a0e:	1c43      	adds	r3, r0, #1
 8008a10:	429a      	cmp	r2, r3
 8008a12:	d004      	beq.n	8008a1e <__swbuf_r+0x6e>
 8008a14:	89a3      	ldrh	r3, [r4, #12]
 8008a16:	07db      	lsls	r3, r3, #31
 8008a18:	d5e1      	bpl.n	80089de <__swbuf_r+0x2e>
 8008a1a:	2e0a      	cmp	r6, #10
 8008a1c:	d1df      	bne.n	80089de <__swbuf_r+0x2e>
 8008a1e:	4621      	mov	r1, r4
 8008a20:	4628      	mov	r0, r5
 8008a22:	f7ff fd83 	bl	800852c <_fflush_r>
 8008a26:	2800      	cmp	r0, #0
 8008a28:	d0d9      	beq.n	80089de <__swbuf_r+0x2e>
 8008a2a:	e7d6      	b.n	80089da <__swbuf_r+0x2a>

08008a2c <__swsetup_r>:
 8008a2c:	b538      	push	{r3, r4, r5, lr}
 8008a2e:	4b29      	ldr	r3, [pc, #164]	@ (8008ad4 <__swsetup_r+0xa8>)
 8008a30:	4605      	mov	r5, r0
 8008a32:	6818      	ldr	r0, [r3, #0]
 8008a34:	460c      	mov	r4, r1
 8008a36:	b118      	cbz	r0, 8008a40 <__swsetup_r+0x14>
 8008a38:	6a03      	ldr	r3, [r0, #32]
 8008a3a:	b90b      	cbnz	r3, 8008a40 <__swsetup_r+0x14>
 8008a3c:	f7fd ff90 	bl	8006960 <__sinit>
 8008a40:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a44:	0719      	lsls	r1, r3, #28
 8008a46:	d422      	bmi.n	8008a8e <__swsetup_r+0x62>
 8008a48:	06da      	lsls	r2, r3, #27
 8008a4a:	d407      	bmi.n	8008a5c <__swsetup_r+0x30>
 8008a4c:	2209      	movs	r2, #9
 8008a4e:	602a      	str	r2, [r5, #0]
 8008a50:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008a54:	81a3      	strh	r3, [r4, #12]
 8008a56:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008a5a:	e033      	b.n	8008ac4 <__swsetup_r+0x98>
 8008a5c:	0758      	lsls	r0, r3, #29
 8008a5e:	d512      	bpl.n	8008a86 <__swsetup_r+0x5a>
 8008a60:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008a62:	b141      	cbz	r1, 8008a76 <__swsetup_r+0x4a>
 8008a64:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008a68:	4299      	cmp	r1, r3
 8008a6a:	d002      	beq.n	8008a72 <__swsetup_r+0x46>
 8008a6c:	4628      	mov	r0, r5
 8008a6e:	f7fe ff07 	bl	8007880 <_free_r>
 8008a72:	2300      	movs	r3, #0
 8008a74:	6363      	str	r3, [r4, #52]	@ 0x34
 8008a76:	89a3      	ldrh	r3, [r4, #12]
 8008a78:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008a7c:	81a3      	strh	r3, [r4, #12]
 8008a7e:	2300      	movs	r3, #0
 8008a80:	6063      	str	r3, [r4, #4]
 8008a82:	6923      	ldr	r3, [r4, #16]
 8008a84:	6023      	str	r3, [r4, #0]
 8008a86:	89a3      	ldrh	r3, [r4, #12]
 8008a88:	f043 0308 	orr.w	r3, r3, #8
 8008a8c:	81a3      	strh	r3, [r4, #12]
 8008a8e:	6923      	ldr	r3, [r4, #16]
 8008a90:	b94b      	cbnz	r3, 8008aa6 <__swsetup_r+0x7a>
 8008a92:	89a3      	ldrh	r3, [r4, #12]
 8008a94:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008a98:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008a9c:	d003      	beq.n	8008aa6 <__swsetup_r+0x7a>
 8008a9e:	4621      	mov	r1, r4
 8008aa0:	4628      	mov	r0, r5
 8008aa2:	f000 f883 	bl	8008bac <__smakebuf_r>
 8008aa6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008aaa:	f013 0201 	ands.w	r2, r3, #1
 8008aae:	d00a      	beq.n	8008ac6 <__swsetup_r+0x9a>
 8008ab0:	2200      	movs	r2, #0
 8008ab2:	60a2      	str	r2, [r4, #8]
 8008ab4:	6962      	ldr	r2, [r4, #20]
 8008ab6:	4252      	negs	r2, r2
 8008ab8:	61a2      	str	r2, [r4, #24]
 8008aba:	6922      	ldr	r2, [r4, #16]
 8008abc:	b942      	cbnz	r2, 8008ad0 <__swsetup_r+0xa4>
 8008abe:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008ac2:	d1c5      	bne.n	8008a50 <__swsetup_r+0x24>
 8008ac4:	bd38      	pop	{r3, r4, r5, pc}
 8008ac6:	0799      	lsls	r1, r3, #30
 8008ac8:	bf58      	it	pl
 8008aca:	6962      	ldrpl	r2, [r4, #20]
 8008acc:	60a2      	str	r2, [r4, #8]
 8008ace:	e7f4      	b.n	8008aba <__swsetup_r+0x8e>
 8008ad0:	2000      	movs	r0, #0
 8008ad2:	e7f7      	b.n	8008ac4 <__swsetup_r+0x98>
 8008ad4:	20000018 	.word	0x20000018

08008ad8 <_raise_r>:
 8008ad8:	291f      	cmp	r1, #31
 8008ada:	b538      	push	{r3, r4, r5, lr}
 8008adc:	4605      	mov	r5, r0
 8008ade:	460c      	mov	r4, r1
 8008ae0:	d904      	bls.n	8008aec <_raise_r+0x14>
 8008ae2:	2316      	movs	r3, #22
 8008ae4:	6003      	str	r3, [r0, #0]
 8008ae6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008aea:	bd38      	pop	{r3, r4, r5, pc}
 8008aec:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008aee:	b112      	cbz	r2, 8008af6 <_raise_r+0x1e>
 8008af0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008af4:	b94b      	cbnz	r3, 8008b0a <_raise_r+0x32>
 8008af6:	4628      	mov	r0, r5
 8008af8:	f000 f830 	bl	8008b5c <_getpid_r>
 8008afc:	4622      	mov	r2, r4
 8008afe:	4601      	mov	r1, r0
 8008b00:	4628      	mov	r0, r5
 8008b02:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008b06:	f000 b817 	b.w	8008b38 <_kill_r>
 8008b0a:	2b01      	cmp	r3, #1
 8008b0c:	d00a      	beq.n	8008b24 <_raise_r+0x4c>
 8008b0e:	1c59      	adds	r1, r3, #1
 8008b10:	d103      	bne.n	8008b1a <_raise_r+0x42>
 8008b12:	2316      	movs	r3, #22
 8008b14:	6003      	str	r3, [r0, #0]
 8008b16:	2001      	movs	r0, #1
 8008b18:	e7e7      	b.n	8008aea <_raise_r+0x12>
 8008b1a:	2100      	movs	r1, #0
 8008b1c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008b20:	4620      	mov	r0, r4
 8008b22:	4798      	blx	r3
 8008b24:	2000      	movs	r0, #0
 8008b26:	e7e0      	b.n	8008aea <_raise_r+0x12>

08008b28 <raise>:
 8008b28:	4b02      	ldr	r3, [pc, #8]	@ (8008b34 <raise+0xc>)
 8008b2a:	4601      	mov	r1, r0
 8008b2c:	6818      	ldr	r0, [r3, #0]
 8008b2e:	f7ff bfd3 	b.w	8008ad8 <_raise_r>
 8008b32:	bf00      	nop
 8008b34:	20000018 	.word	0x20000018

08008b38 <_kill_r>:
 8008b38:	b538      	push	{r3, r4, r5, lr}
 8008b3a:	4d07      	ldr	r5, [pc, #28]	@ (8008b58 <_kill_r+0x20>)
 8008b3c:	2300      	movs	r3, #0
 8008b3e:	4604      	mov	r4, r0
 8008b40:	4608      	mov	r0, r1
 8008b42:	4611      	mov	r1, r2
 8008b44:	602b      	str	r3, [r5, #0]
 8008b46:	f7f9 fb21 	bl	800218c <_kill>
 8008b4a:	1c43      	adds	r3, r0, #1
 8008b4c:	d102      	bne.n	8008b54 <_kill_r+0x1c>
 8008b4e:	682b      	ldr	r3, [r5, #0]
 8008b50:	b103      	cbz	r3, 8008b54 <_kill_r+0x1c>
 8008b52:	6023      	str	r3, [r4, #0]
 8008b54:	bd38      	pop	{r3, r4, r5, pc}
 8008b56:	bf00      	nop
 8008b58:	200004ac 	.word	0x200004ac

08008b5c <_getpid_r>:
 8008b5c:	f7f9 bb0e 	b.w	800217c <_getpid>

08008b60 <__swhatbuf_r>:
 8008b60:	b570      	push	{r4, r5, r6, lr}
 8008b62:	460c      	mov	r4, r1
 8008b64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b68:	2900      	cmp	r1, #0
 8008b6a:	b096      	sub	sp, #88	@ 0x58
 8008b6c:	4615      	mov	r5, r2
 8008b6e:	461e      	mov	r6, r3
 8008b70:	da0d      	bge.n	8008b8e <__swhatbuf_r+0x2e>
 8008b72:	89a3      	ldrh	r3, [r4, #12]
 8008b74:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008b78:	f04f 0100 	mov.w	r1, #0
 8008b7c:	bf14      	ite	ne
 8008b7e:	2340      	movne	r3, #64	@ 0x40
 8008b80:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008b84:	2000      	movs	r0, #0
 8008b86:	6031      	str	r1, [r6, #0]
 8008b88:	602b      	str	r3, [r5, #0]
 8008b8a:	b016      	add	sp, #88	@ 0x58
 8008b8c:	bd70      	pop	{r4, r5, r6, pc}
 8008b8e:	466a      	mov	r2, sp
 8008b90:	f000 f848 	bl	8008c24 <_fstat_r>
 8008b94:	2800      	cmp	r0, #0
 8008b96:	dbec      	blt.n	8008b72 <__swhatbuf_r+0x12>
 8008b98:	9901      	ldr	r1, [sp, #4]
 8008b9a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008b9e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008ba2:	4259      	negs	r1, r3
 8008ba4:	4159      	adcs	r1, r3
 8008ba6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008baa:	e7eb      	b.n	8008b84 <__swhatbuf_r+0x24>

08008bac <__smakebuf_r>:
 8008bac:	898b      	ldrh	r3, [r1, #12]
 8008bae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008bb0:	079d      	lsls	r5, r3, #30
 8008bb2:	4606      	mov	r6, r0
 8008bb4:	460c      	mov	r4, r1
 8008bb6:	d507      	bpl.n	8008bc8 <__smakebuf_r+0x1c>
 8008bb8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008bbc:	6023      	str	r3, [r4, #0]
 8008bbe:	6123      	str	r3, [r4, #16]
 8008bc0:	2301      	movs	r3, #1
 8008bc2:	6163      	str	r3, [r4, #20]
 8008bc4:	b003      	add	sp, #12
 8008bc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008bc8:	ab01      	add	r3, sp, #4
 8008bca:	466a      	mov	r2, sp
 8008bcc:	f7ff ffc8 	bl	8008b60 <__swhatbuf_r>
 8008bd0:	9f00      	ldr	r7, [sp, #0]
 8008bd2:	4605      	mov	r5, r0
 8008bd4:	4639      	mov	r1, r7
 8008bd6:	4630      	mov	r0, r6
 8008bd8:	f7fe fec6 	bl	8007968 <_malloc_r>
 8008bdc:	b948      	cbnz	r0, 8008bf2 <__smakebuf_r+0x46>
 8008bde:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008be2:	059a      	lsls	r2, r3, #22
 8008be4:	d4ee      	bmi.n	8008bc4 <__smakebuf_r+0x18>
 8008be6:	f023 0303 	bic.w	r3, r3, #3
 8008bea:	f043 0302 	orr.w	r3, r3, #2
 8008bee:	81a3      	strh	r3, [r4, #12]
 8008bf0:	e7e2      	b.n	8008bb8 <__smakebuf_r+0xc>
 8008bf2:	89a3      	ldrh	r3, [r4, #12]
 8008bf4:	6020      	str	r0, [r4, #0]
 8008bf6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008bfa:	81a3      	strh	r3, [r4, #12]
 8008bfc:	9b01      	ldr	r3, [sp, #4]
 8008bfe:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008c02:	b15b      	cbz	r3, 8008c1c <__smakebuf_r+0x70>
 8008c04:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008c08:	4630      	mov	r0, r6
 8008c0a:	f000 f81d 	bl	8008c48 <_isatty_r>
 8008c0e:	b128      	cbz	r0, 8008c1c <__smakebuf_r+0x70>
 8008c10:	89a3      	ldrh	r3, [r4, #12]
 8008c12:	f023 0303 	bic.w	r3, r3, #3
 8008c16:	f043 0301 	orr.w	r3, r3, #1
 8008c1a:	81a3      	strh	r3, [r4, #12]
 8008c1c:	89a3      	ldrh	r3, [r4, #12]
 8008c1e:	431d      	orrs	r5, r3
 8008c20:	81a5      	strh	r5, [r4, #12]
 8008c22:	e7cf      	b.n	8008bc4 <__smakebuf_r+0x18>

08008c24 <_fstat_r>:
 8008c24:	b538      	push	{r3, r4, r5, lr}
 8008c26:	4d07      	ldr	r5, [pc, #28]	@ (8008c44 <_fstat_r+0x20>)
 8008c28:	2300      	movs	r3, #0
 8008c2a:	4604      	mov	r4, r0
 8008c2c:	4608      	mov	r0, r1
 8008c2e:	4611      	mov	r1, r2
 8008c30:	602b      	str	r3, [r5, #0]
 8008c32:	f7f9 fb0b 	bl	800224c <_fstat>
 8008c36:	1c43      	adds	r3, r0, #1
 8008c38:	d102      	bne.n	8008c40 <_fstat_r+0x1c>
 8008c3a:	682b      	ldr	r3, [r5, #0]
 8008c3c:	b103      	cbz	r3, 8008c40 <_fstat_r+0x1c>
 8008c3e:	6023      	str	r3, [r4, #0]
 8008c40:	bd38      	pop	{r3, r4, r5, pc}
 8008c42:	bf00      	nop
 8008c44:	200004ac 	.word	0x200004ac

08008c48 <_isatty_r>:
 8008c48:	b538      	push	{r3, r4, r5, lr}
 8008c4a:	4d06      	ldr	r5, [pc, #24]	@ (8008c64 <_isatty_r+0x1c>)
 8008c4c:	2300      	movs	r3, #0
 8008c4e:	4604      	mov	r4, r0
 8008c50:	4608      	mov	r0, r1
 8008c52:	602b      	str	r3, [r5, #0]
 8008c54:	f7f9 fb0a 	bl	800226c <_isatty>
 8008c58:	1c43      	adds	r3, r0, #1
 8008c5a:	d102      	bne.n	8008c62 <_isatty_r+0x1a>
 8008c5c:	682b      	ldr	r3, [r5, #0]
 8008c5e:	b103      	cbz	r3, 8008c62 <_isatty_r+0x1a>
 8008c60:	6023      	str	r3, [r4, #0]
 8008c62:	bd38      	pop	{r3, r4, r5, pc}
 8008c64:	200004ac 	.word	0x200004ac

08008c68 <logf>:
 8008c68:	b508      	push	{r3, lr}
 8008c6a:	ed2d 8b02 	vpush	{d8}
 8008c6e:	eeb0 8a40 	vmov.f32	s16, s0
 8008c72:	f000 f82d 	bl	8008cd0 <__ieee754_logf>
 8008c76:	eeb4 8a48 	vcmp.f32	s16, s16
 8008c7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c7e:	d60f      	bvs.n	8008ca0 <logf+0x38>
 8008c80:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8008c84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c88:	dc0a      	bgt.n	8008ca0 <logf+0x38>
 8008c8a:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8008c8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c92:	d108      	bne.n	8008ca6 <logf+0x3e>
 8008c94:	f7fd ff6c 	bl	8006b70 <__errno>
 8008c98:	2322      	movs	r3, #34	@ 0x22
 8008c9a:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8008cbc <logf+0x54>
 8008c9e:	6003      	str	r3, [r0, #0]
 8008ca0:	ecbd 8b02 	vpop	{d8}
 8008ca4:	bd08      	pop	{r3, pc}
 8008ca6:	f7fd ff63 	bl	8006b70 <__errno>
 8008caa:	ecbd 8b02 	vpop	{d8}
 8008cae:	2321      	movs	r3, #33	@ 0x21
 8008cb0:	6003      	str	r3, [r0, #0]
 8008cb2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8008cb6:	4802      	ldr	r0, [pc, #8]	@ (8008cc0 <logf+0x58>)
 8008cb8:	f000 b804 	b.w	8008cc4 <nanf>
 8008cbc:	ff800000 	.word	0xff800000
 8008cc0:	08009255 	.word	0x08009255

08008cc4 <nanf>:
 8008cc4:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8008ccc <nanf+0x8>
 8008cc8:	4770      	bx	lr
 8008cca:	bf00      	nop
 8008ccc:	7fc00000 	.word	0x7fc00000

08008cd0 <__ieee754_logf>:
 8008cd0:	ee10 3a10 	vmov	r3, s0
 8008cd4:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8008cd8:	d106      	bne.n	8008ce8 <__ieee754_logf+0x18>
 8008cda:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 8008e74 <__ieee754_logf+0x1a4>
 8008cde:	eddf 7a66 	vldr	s15, [pc, #408]	@ 8008e78 <__ieee754_logf+0x1a8>
 8008ce2:	ee87 0a27 	vdiv.f32	s0, s14, s15
 8008ce6:	4770      	bx	lr
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	461a      	mov	r2, r3
 8008cec:	da02      	bge.n	8008cf4 <__ieee754_logf+0x24>
 8008cee:	ee30 7a40 	vsub.f32	s14, s0, s0
 8008cf2:	e7f4      	b.n	8008cde <__ieee754_logf+0xe>
 8008cf4:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8008cf8:	db02      	blt.n	8008d00 <__ieee754_logf+0x30>
 8008cfa:	ee30 0a00 	vadd.f32	s0, s0, s0
 8008cfe:	4770      	bx	lr
 8008d00:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008d04:	bfb8      	it	lt
 8008d06:	eddf 7a5d 	vldrlt	s15, [pc, #372]	@ 8008e7c <__ieee754_logf+0x1ac>
 8008d0a:	485d      	ldr	r0, [pc, #372]	@ (8008e80 <__ieee754_logf+0x1b0>)
 8008d0c:	bfbe      	ittt	lt
 8008d0e:	ee60 7a27 	vmullt.f32	s15, s0, s15
 8008d12:	f06f 0118 	mvnlt.w	r1, #24
 8008d16:	ee17 2a90 	vmovlt	r2, s15
 8008d1a:	ea4f 53e2 	mov.w	r3, r2, asr #23
 8008d1e:	f3c2 0216 	ubfx	r2, r2, #0, #23
 8008d22:	4410      	add	r0, r2
 8008d24:	bfa8      	it	ge
 8008d26:	2100      	movge	r1, #0
 8008d28:	3b7f      	subs	r3, #127	@ 0x7f
 8008d2a:	440b      	add	r3, r1
 8008d2c:	f400 0100 	and.w	r1, r0, #8388608	@ 0x800000
 8008d30:	f081 517e 	eor.w	r1, r1, #1065353216	@ 0x3f800000
 8008d34:	4311      	orrs	r1, r2
 8008d36:	ee00 1a10 	vmov	s0, r1
 8008d3a:	4952      	ldr	r1, [pc, #328]	@ (8008e84 <__ieee754_logf+0x1b4>)
 8008d3c:	eb03 53d0 	add.w	r3, r3, r0, lsr #23
 8008d40:	f102 000f 	add.w	r0, r2, #15
 8008d44:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8008d48:	4001      	ands	r1, r0
 8008d4a:	ee30 0a67 	vsub.f32	s0, s0, s15
 8008d4e:	bb89      	cbnz	r1, 8008db4 <__ieee754_logf+0xe4>
 8008d50:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8008d54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d58:	d10f      	bne.n	8008d7a <__ieee754_logf+0xaa>
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	f000 8087 	beq.w	8008e6e <__ieee754_logf+0x19e>
 8008d60:	ee07 3a90 	vmov	s15, r3
 8008d64:	ed9f 0a48 	vldr	s0, [pc, #288]	@ 8008e88 <__ieee754_logf+0x1b8>
 8008d68:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8008e8c <__ieee754_logf+0x1bc>
 8008d6c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008d70:	ee27 0a80 	vmul.f32	s0, s15, s0
 8008d74:	eea7 0a87 	vfma.f32	s0, s15, s14
 8008d78:	4770      	bx	lr
 8008d7a:	eddf 6a45 	vldr	s13, [pc, #276]	@ 8008e90 <__ieee754_logf+0x1c0>
 8008d7e:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8008d82:	eee0 7a66 	vfms.f32	s15, s0, s13
 8008d86:	ee20 7a00 	vmul.f32	s14, s0, s0
 8008d8a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008d8e:	b913      	cbnz	r3, 8008d96 <__ieee754_logf+0xc6>
 8008d90:	ee30 0a47 	vsub.f32	s0, s0, s14
 8008d94:	4770      	bx	lr
 8008d96:	ee07 3a90 	vmov	s15, r3
 8008d9a:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8008e88 <__ieee754_logf+0x1b8>
 8008d9e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008da2:	eea7 7ae6 	vfms.f32	s14, s15, s13
 8008da6:	ee37 0a40 	vsub.f32	s0, s14, s0
 8008daa:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8008e8c <__ieee754_logf+0x1bc>
 8008dae:	ee97 0a87 	vfnms.f32	s0, s15, s14
 8008db2:	4770      	bx	lr
 8008db4:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8008db8:	ee70 7a27 	vadd.f32	s15, s0, s15
 8008dbc:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8008e94 <__ieee754_logf+0x1c4>
 8008dc0:	eddf 4a35 	vldr	s9, [pc, #212]	@ 8008e98 <__ieee754_logf+0x1c8>
 8008dc4:	4935      	ldr	r1, [pc, #212]	@ (8008e9c <__ieee754_logf+0x1cc>)
 8008dc6:	ee80 6a27 	vdiv.f32	s12, s0, s15
 8008dca:	4411      	add	r1, r2
 8008dcc:	f5c2 1257 	rsb	r2, r2, #3522560	@ 0x35c000
 8008dd0:	f502 7222 	add.w	r2, r2, #648	@ 0x288
 8008dd4:	430a      	orrs	r2, r1
 8008dd6:	2a00      	cmp	r2, #0
 8008dd8:	ee07 3a90 	vmov	s15, r3
 8008ddc:	ee26 5a06 	vmul.f32	s10, s12, s12
 8008de0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8008de4:	ee25 7a05 	vmul.f32	s14, s10, s10
 8008de8:	eddf 7a2d 	vldr	s15, [pc, #180]	@ 8008ea0 <__ieee754_logf+0x1d0>
 8008dec:	eee7 7a25 	vfma.f32	s15, s14, s11
 8008df0:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 8008ea4 <__ieee754_logf+0x1d4>
 8008df4:	eee7 5a87 	vfma.f32	s11, s15, s14
 8008df8:	eddf 7a2b 	vldr	s15, [pc, #172]	@ 8008ea8 <__ieee754_logf+0x1d8>
 8008dfc:	eee7 7a24 	vfma.f32	s15, s14, s9
 8008e00:	eddf 4a2a 	vldr	s9, [pc, #168]	@ 8008eac <__ieee754_logf+0x1dc>
 8008e04:	eee7 4a87 	vfma.f32	s9, s15, s14
 8008e08:	eddf 7a29 	vldr	s15, [pc, #164]	@ 8008eb0 <__ieee754_logf+0x1e0>
 8008e0c:	eee4 7a87 	vfma.f32	s15, s9, s14
 8008e10:	ee67 7a85 	vmul.f32	s15, s15, s10
 8008e14:	eee5 7a87 	vfma.f32	s15, s11, s14
 8008e18:	dd1a      	ble.n	8008e50 <__ieee754_logf+0x180>
 8008e1a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8008e1e:	ee20 7a07 	vmul.f32	s14, s0, s14
 8008e22:	ee27 7a00 	vmul.f32	s14, s14, s0
 8008e26:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008e2a:	ee67 7a86 	vmul.f32	s15, s15, s12
 8008e2e:	b913      	cbnz	r3, 8008e36 <__ieee754_logf+0x166>
 8008e30:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008e34:	e7ac      	b.n	8008d90 <__ieee754_logf+0xc0>
 8008e36:	ed9f 6a14 	vldr	s12, [pc, #80]	@ 8008e88 <__ieee754_logf+0x1b8>
 8008e3a:	eee6 7a86 	vfma.f32	s15, s13, s12
 8008e3e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008e42:	ee37 0a40 	vsub.f32	s0, s14, s0
 8008e46:	eddf 7a11 	vldr	s15, [pc, #68]	@ 8008e8c <__ieee754_logf+0x1bc>
 8008e4a:	ee96 0aa7 	vfnms.f32	s0, s13, s15
 8008e4e:	4770      	bx	lr
 8008e50:	ee70 7a67 	vsub.f32	s15, s0, s15
 8008e54:	ee67 7a86 	vmul.f32	s15, s15, s12
 8008e58:	b913      	cbnz	r3, 8008e60 <__ieee754_logf+0x190>
 8008e5a:	ee30 0a67 	vsub.f32	s0, s0, s15
 8008e5e:	4770      	bx	lr
 8008e60:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8008e88 <__ieee754_logf+0x1b8>
 8008e64:	eee6 7ac7 	vfms.f32	s15, s13, s14
 8008e68:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8008e6c:	e7eb      	b.n	8008e46 <__ieee754_logf+0x176>
 8008e6e:	ed9f 0a02 	vldr	s0, [pc, #8]	@ 8008e78 <__ieee754_logf+0x1a8>
 8008e72:	4770      	bx	lr
 8008e74:	cc000000 	.word	0xcc000000
 8008e78:	00000000 	.word	0x00000000
 8008e7c:	4c000000 	.word	0x4c000000
 8008e80:	004afb20 	.word	0x004afb20
 8008e84:	007ffff0 	.word	0x007ffff0
 8008e88:	3717f7d1 	.word	0x3717f7d1
 8008e8c:	3f317180 	.word	0x3f317180
 8008e90:	3eaaaaab 	.word	0x3eaaaaab
 8008e94:	3e1cd04f 	.word	0x3e1cd04f
 8008e98:	3e178897 	.word	0x3e178897
 8008e9c:	ffcf5c30 	.word	0xffcf5c30
 8008ea0:	3e638e29 	.word	0x3e638e29
 8008ea4:	3ecccccd 	.word	0x3ecccccd
 8008ea8:	3e3a3325 	.word	0x3e3a3325
 8008eac:	3e924925 	.word	0x3e924925
 8008eb0:	3f2aaaab 	.word	0x3f2aaaab

08008eb4 <_init>:
 8008eb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008eb6:	bf00      	nop
 8008eb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008eba:	bc08      	pop	{r3}
 8008ebc:	469e      	mov	lr, r3
 8008ebe:	4770      	bx	lr

08008ec0 <_fini>:
 8008ec0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ec2:	bf00      	nop
 8008ec4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008ec6:	bc08      	pop	{r3}
 8008ec8:	469e      	mov	lr, r3
 8008eca:	4770      	bx	lr
