;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMN 0, #202
	MOV 0, @2
	MOV 0, @2
	SUB @-121, 113
	SUB @-127, 100
	MOV -1, <-20
	SPL <121, 106
	DAT #121, #106
	SUB @-127, 100
	MOV -1, <-20
	DAT #121, #103
	DAT #121, #103
	MOV -1, <-20
	ADD 30, 9
	ADD 30, 9
	SPL -207, @-120
	SUB 10, 98
	SUB 10, 8
	SPL -207, @-120
	ADD 30, 9
	SPL -207, @-120
	SPL -207, @-120
	SUB 30, 9
	JMN 0, #202
	ADD 210, 32
	MOV 0, @2
	SUB @-127, 100
	JMP <-127, 100
	JMP <-127, 100
	SLT -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	ADD 10, 8
	SPL 0, <802
	SPL <-127, 100
	ADD 210, 32
	ADD #270, <1
	JMZ -1, @-20
	MOV -7, <-20
	SPL 0, 807
	ADD 270, 60
	SPL <300, 90
	SPL 0, <802
	SPL 0, <802
	SPL 0, <802
	SUB 10, 8
	SPL <300, 90
	JMP @12, #202
