DECL|AUXHFRCOCTRL|member|__IOM uint32_t AUXHFRCOCTRL; /**< AUXHFRCO Control Register */
DECL|CALCNT|member|__IOM uint32_t CALCNT; /**< Calibration Counter Register */
DECL|CALCTRL|member|__IOM uint32_t CALCTRL; /**< Calibration Control Register */
DECL|CMD|member|__IOM uint32_t CMD; /**< Command Register */
DECL|CMU_AUXHFRCOCTRL_BAND_11MHZ|macro|CMU_AUXHFRCOCTRL_BAND_11MHZ
DECL|CMU_AUXHFRCOCTRL_BAND_14MHZ|macro|CMU_AUXHFRCOCTRL_BAND_14MHZ
DECL|CMU_AUXHFRCOCTRL_BAND_1MHZ|macro|CMU_AUXHFRCOCTRL_BAND_1MHZ
DECL|CMU_AUXHFRCOCTRL_BAND_21MHZ|macro|CMU_AUXHFRCOCTRL_BAND_21MHZ
DECL|CMU_AUXHFRCOCTRL_BAND_28MHZ|macro|CMU_AUXHFRCOCTRL_BAND_28MHZ
DECL|CMU_AUXHFRCOCTRL_BAND_7MHZ|macro|CMU_AUXHFRCOCTRL_BAND_7MHZ
DECL|CMU_AUXHFRCOCTRL_BAND_DEFAULT|macro|CMU_AUXHFRCOCTRL_BAND_DEFAULT
DECL|CMU_AUXHFRCOCTRL_TUNING_DEFAULT|macro|CMU_AUXHFRCOCTRL_TUNING_DEFAULT
DECL|CMU_CALCNT_CALCNT_DEFAULT|macro|CMU_CALCNT_CALCNT_DEFAULT
DECL|CMU_CALCTRL_CONT_DEFAULT|macro|CMU_CALCTRL_CONT_DEFAULT
DECL|CMU_CALCTRL_CONT|macro|CMU_CALCTRL_CONT
DECL|CMU_CALCTRL_DOWNSEL_AUXHFRCO|macro|CMU_CALCTRL_DOWNSEL_AUXHFRCO
DECL|CMU_CALCTRL_DOWNSEL_DEFAULT|macro|CMU_CALCTRL_DOWNSEL_DEFAULT
DECL|CMU_CALCTRL_DOWNSEL_HFCLK|macro|CMU_CALCTRL_DOWNSEL_HFCLK
DECL|CMU_CALCTRL_DOWNSEL_HFRCO|macro|CMU_CALCTRL_DOWNSEL_HFRCO
DECL|CMU_CALCTRL_DOWNSEL_HFXO|macro|CMU_CALCTRL_DOWNSEL_HFXO
DECL|CMU_CALCTRL_DOWNSEL_LFRCO|macro|CMU_CALCTRL_DOWNSEL_LFRCO
DECL|CMU_CALCTRL_DOWNSEL_LFXO|macro|CMU_CALCTRL_DOWNSEL_LFXO
DECL|CMU_CALCTRL_UPSEL_AUXHFRCO|macro|CMU_CALCTRL_UPSEL_AUXHFRCO
DECL|CMU_CALCTRL_UPSEL_DEFAULT|macro|CMU_CALCTRL_UPSEL_DEFAULT
DECL|CMU_CALCTRL_UPSEL_HFRCO|macro|CMU_CALCTRL_UPSEL_HFRCO
DECL|CMU_CALCTRL_UPSEL_HFXO|macro|CMU_CALCTRL_UPSEL_HFXO
DECL|CMU_CALCTRL_UPSEL_LFRCO|macro|CMU_CALCTRL_UPSEL_LFRCO
DECL|CMU_CALCTRL_UPSEL_LFXO|macro|CMU_CALCTRL_UPSEL_LFXO
DECL|CMU_CMD_CALSTART_DEFAULT|macro|CMU_CMD_CALSTART_DEFAULT
DECL|CMU_CMD_CALSTART|macro|CMU_CMD_CALSTART
DECL|CMU_CMD_CALSTOP_DEFAULT|macro|CMU_CMD_CALSTOP_DEFAULT
DECL|CMU_CMD_CALSTOP|macro|CMU_CMD_CALSTOP
DECL|CMU_CMD_HFCLKSEL_DEFAULT|macro|CMU_CMD_HFCLKSEL_DEFAULT
DECL|CMU_CMD_HFCLKSEL_HFRCO|macro|CMU_CMD_HFCLKSEL_HFRCO
DECL|CMU_CMD_HFCLKSEL_HFXO|macro|CMU_CMD_HFCLKSEL_HFXO
DECL|CMU_CMD_HFCLKSEL_LFRCO|macro|CMU_CMD_HFCLKSEL_LFRCO
DECL|CMU_CMD_HFCLKSEL_LFXO|macro|CMU_CMD_HFCLKSEL_LFXO
DECL|CMU_CMD_USBCCLKSEL_DEFAULT|macro|CMU_CMD_USBCCLKSEL_DEFAULT
DECL|CMU_CMD_USBCCLKSEL_HFCLKNODIV|macro|CMU_CMD_USBCCLKSEL_HFCLKNODIV
DECL|CMU_CMD_USBCCLKSEL_LFRCO|macro|CMU_CMD_USBCCLKSEL_LFRCO
DECL|CMU_CMD_USBCCLKSEL_LFXO|macro|CMU_CMD_USBCCLKSEL_LFXO
DECL|CMU_CTRL_CLKOUTSEL0_AUXHFRCO|macro|CMU_CTRL_CLKOUTSEL0_AUXHFRCO
DECL|CMU_CTRL_CLKOUTSEL0_DEFAULT|macro|CMU_CTRL_CLKOUTSEL0_DEFAULT
DECL|CMU_CTRL_CLKOUTSEL0_HFCLK16|macro|CMU_CTRL_CLKOUTSEL0_HFCLK16
DECL|CMU_CTRL_CLKOUTSEL0_HFCLK2|macro|CMU_CTRL_CLKOUTSEL0_HFCLK2
DECL|CMU_CTRL_CLKOUTSEL0_HFCLK4|macro|CMU_CTRL_CLKOUTSEL0_HFCLK4
DECL|CMU_CTRL_CLKOUTSEL0_HFCLK8|macro|CMU_CTRL_CLKOUTSEL0_HFCLK8
DECL|CMU_CTRL_CLKOUTSEL0_HFRCO|macro|CMU_CTRL_CLKOUTSEL0_HFRCO
DECL|CMU_CTRL_CLKOUTSEL0_HFXO|macro|CMU_CTRL_CLKOUTSEL0_HFXO
DECL|CMU_CTRL_CLKOUTSEL0_ULFRCO|macro|CMU_CTRL_CLKOUTSEL0_ULFRCO
DECL|CMU_CTRL_CLKOUTSEL1_AUXHFRCOQ|macro|CMU_CTRL_CLKOUTSEL1_AUXHFRCOQ
DECL|CMU_CTRL_CLKOUTSEL1_DEFAULT|macro|CMU_CTRL_CLKOUTSEL1_DEFAULT
DECL|CMU_CTRL_CLKOUTSEL1_HFCLK|macro|CMU_CTRL_CLKOUTSEL1_HFCLK
DECL|CMU_CTRL_CLKOUTSEL1_HFRCOQ|macro|CMU_CTRL_CLKOUTSEL1_HFRCOQ
DECL|CMU_CTRL_CLKOUTSEL1_HFXOQ|macro|CMU_CTRL_CLKOUTSEL1_HFXOQ
DECL|CMU_CTRL_CLKOUTSEL1_LFRCOQ|macro|CMU_CTRL_CLKOUTSEL1_LFRCOQ
DECL|CMU_CTRL_CLKOUTSEL1_LFRCO|macro|CMU_CTRL_CLKOUTSEL1_LFRCO
DECL|CMU_CTRL_CLKOUTSEL1_LFXOQ|macro|CMU_CTRL_CLKOUTSEL1_LFXOQ
DECL|CMU_CTRL_CLKOUTSEL1_LFXO|macro|CMU_CTRL_CLKOUTSEL1_LFXO
DECL|CMU_CTRL_DBGCLK_AUXHFRCO|macro|CMU_CTRL_DBGCLK_AUXHFRCO
DECL|CMU_CTRL_DBGCLK_DEFAULT|macro|CMU_CTRL_DBGCLK_DEFAULT
DECL|CMU_CTRL_DBGCLK_HFCLK|macro|CMU_CTRL_DBGCLK_HFCLK
DECL|CMU_CTRL_DBGCLK|macro|CMU_CTRL_DBGCLK
DECL|CMU_CTRL_HFCLKDIV_DEFAULT|macro|CMU_CTRL_HFCLKDIV_DEFAULT
DECL|CMU_CTRL_HFLE_DEFAULT|macro|CMU_CTRL_HFLE_DEFAULT
DECL|CMU_CTRL_HFLE|macro|CMU_CTRL_HFLE
DECL|CMU_CTRL_HFXOBOOST_100PCENT|macro|CMU_CTRL_HFXOBOOST_100PCENT
DECL|CMU_CTRL_HFXOBOOST_50PCENT|macro|CMU_CTRL_HFXOBOOST_50PCENT
DECL|CMU_CTRL_HFXOBOOST_70PCENT|macro|CMU_CTRL_HFXOBOOST_70PCENT
DECL|CMU_CTRL_HFXOBOOST_80PCENT|macro|CMU_CTRL_HFXOBOOST_80PCENT
DECL|CMU_CTRL_HFXOBOOST_DEFAULT|macro|CMU_CTRL_HFXOBOOST_DEFAULT
DECL|CMU_CTRL_HFXOBUFCUR_BOOSTABOVE32MHZ|macro|CMU_CTRL_HFXOBUFCUR_BOOSTABOVE32MHZ
DECL|CMU_CTRL_HFXOBUFCUR_BOOSTUPTO32MHZ|macro|CMU_CTRL_HFXOBUFCUR_BOOSTUPTO32MHZ
DECL|CMU_CTRL_HFXOBUFCUR_DEFAULT|macro|CMU_CTRL_HFXOBUFCUR_DEFAULT
DECL|CMU_CTRL_HFXOGLITCHDETEN_DEFAULT|macro|CMU_CTRL_HFXOGLITCHDETEN_DEFAULT
DECL|CMU_CTRL_HFXOGLITCHDETEN|macro|CMU_CTRL_HFXOGLITCHDETEN
DECL|CMU_CTRL_HFXOMODE_BUFEXTCLK|macro|CMU_CTRL_HFXOMODE_BUFEXTCLK
DECL|CMU_CTRL_HFXOMODE_DEFAULT|macro|CMU_CTRL_HFXOMODE_DEFAULT
DECL|CMU_CTRL_HFXOMODE_DIGEXTCLK|macro|CMU_CTRL_HFXOMODE_DIGEXTCLK
DECL|CMU_CTRL_HFXOMODE_XTAL|macro|CMU_CTRL_HFXOMODE_XTAL
DECL|CMU_CTRL_HFXOTIMEOUT_16KCYCLES|macro|CMU_CTRL_HFXOTIMEOUT_16KCYCLES
DECL|CMU_CTRL_HFXOTIMEOUT_1KCYCLES|macro|CMU_CTRL_HFXOTIMEOUT_1KCYCLES
DECL|CMU_CTRL_HFXOTIMEOUT_256CYCLES|macro|CMU_CTRL_HFXOTIMEOUT_256CYCLES
DECL|CMU_CTRL_HFXOTIMEOUT_8CYCLES|macro|CMU_CTRL_HFXOTIMEOUT_8CYCLES
DECL|CMU_CTRL_HFXOTIMEOUT_DEFAULT|macro|CMU_CTRL_HFXOTIMEOUT_DEFAULT
DECL|CMU_CTRL_LFXOBOOST_100PCENT|macro|CMU_CTRL_LFXOBOOST_100PCENT
DECL|CMU_CTRL_LFXOBOOST_70PCENT|macro|CMU_CTRL_LFXOBOOST_70PCENT
DECL|CMU_CTRL_LFXOBOOST_DEFAULT|macro|CMU_CTRL_LFXOBOOST_DEFAULT
DECL|CMU_CTRL_LFXOBOOST|macro|CMU_CTRL_LFXOBOOST
DECL|CMU_CTRL_LFXOBUFCUR_DEFAULT|macro|CMU_CTRL_LFXOBUFCUR_DEFAULT
DECL|CMU_CTRL_LFXOBUFCUR|macro|CMU_CTRL_LFXOBUFCUR
DECL|CMU_CTRL_LFXOMODE_BUFEXTCLK|macro|CMU_CTRL_LFXOMODE_BUFEXTCLK
DECL|CMU_CTRL_LFXOMODE_DEFAULT|macro|CMU_CTRL_LFXOMODE_DEFAULT
DECL|CMU_CTRL_LFXOMODE_DIGEXTCLK|macro|CMU_CTRL_LFXOMODE_DIGEXTCLK
DECL|CMU_CTRL_LFXOMODE_XTAL|macro|CMU_CTRL_LFXOMODE_XTAL
DECL|CMU_CTRL_LFXOTIMEOUT_16KCYCLES|macro|CMU_CTRL_LFXOTIMEOUT_16KCYCLES
DECL|CMU_CTRL_LFXOTIMEOUT_1KCYCLES|macro|CMU_CTRL_LFXOTIMEOUT_1KCYCLES
DECL|CMU_CTRL_LFXOTIMEOUT_32KCYCLES|macro|CMU_CTRL_LFXOTIMEOUT_32KCYCLES
DECL|CMU_CTRL_LFXOTIMEOUT_8CYCLES|macro|CMU_CTRL_LFXOTIMEOUT_8CYCLES
DECL|CMU_CTRL_LFXOTIMEOUT_DEFAULT|macro|CMU_CTRL_LFXOTIMEOUT_DEFAULT
DECL|CMU_FREEZE_REGFREEZE_DEFAULT|macro|CMU_FREEZE_REGFREEZE_DEFAULT
DECL|CMU_FREEZE_REGFREEZE_FREEZE|macro|CMU_FREEZE_REGFREEZE_FREEZE
DECL|CMU_FREEZE_REGFREEZE_UPDATE|macro|CMU_FREEZE_REGFREEZE_UPDATE
DECL|CMU_FREEZE_REGFREEZE|macro|CMU_FREEZE_REGFREEZE
DECL|CMU_HFCORECLKDIV_HFCORECLKDIV_DEFAULT|macro|CMU_HFCORECLKDIV_HFCORECLKDIV_DEFAULT
DECL|CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK128|macro|CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK128
DECL|CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK16|macro|CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK16
DECL|CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK256|macro|CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK256
DECL|CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK2|macro|CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK2
DECL|CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK32|macro|CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK32
DECL|CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK4|macro|CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK4
DECL|CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK512|macro|CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK512
DECL|CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK64|macro|CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK64
DECL|CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK8|macro|CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK8
DECL|CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK|macro|CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK
DECL|CMU_HFCORECLKDIV_HFCORECLKLEDIV_DEFAULT|macro|CMU_HFCORECLKDIV_HFCORECLKLEDIV_DEFAULT
DECL|CMU_HFCORECLKDIV_HFCORECLKLEDIV_DIV2|macro|CMU_HFCORECLKDIV_HFCORECLKLEDIV_DIV2
DECL|CMU_HFCORECLKDIV_HFCORECLKLEDIV_DIV4|macro|CMU_HFCORECLKDIV_HFCORECLKLEDIV_DIV4
DECL|CMU_HFCORECLKDIV_HFCORECLKLEDIV|macro|CMU_HFCORECLKDIV_HFCORECLKLEDIV
DECL|CMU_HFCORECLKEN0_AES_DEFAULT|macro|CMU_HFCORECLKEN0_AES_DEFAULT
DECL|CMU_HFCORECLKEN0_AES|macro|CMU_HFCORECLKEN0_AES
DECL|CMU_HFCORECLKEN0_DMA_DEFAULT|macro|CMU_HFCORECLKEN0_DMA_DEFAULT
DECL|CMU_HFCORECLKEN0_DMA|macro|CMU_HFCORECLKEN0_DMA
DECL|CMU_HFCORECLKEN0_EBI_DEFAULT|macro|CMU_HFCORECLKEN0_EBI_DEFAULT
DECL|CMU_HFCORECLKEN0_EBI|macro|CMU_HFCORECLKEN0_EBI
DECL|CMU_HFCORECLKEN0_LE_DEFAULT|macro|CMU_HFCORECLKEN0_LE_DEFAULT
DECL|CMU_HFCORECLKEN0_LE|macro|CMU_HFCORECLKEN0_LE
DECL|CMU_HFCORECLKEN0_USBC_DEFAULT|macro|CMU_HFCORECLKEN0_USBC_DEFAULT
DECL|CMU_HFCORECLKEN0_USBC|macro|CMU_HFCORECLKEN0_USBC
DECL|CMU_HFCORECLKEN0_USB_DEFAULT|macro|CMU_HFCORECLKEN0_USB_DEFAULT
DECL|CMU_HFCORECLKEN0_USB|macro|CMU_HFCORECLKEN0_USB
DECL|CMU_HFPERCLKDIV_HFPERCLKDIV_DEFAULT|macro|CMU_HFPERCLKDIV_HFPERCLKDIV_DEFAULT
DECL|CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK128|macro|CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK128
DECL|CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK16|macro|CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK16
DECL|CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK256|macro|CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK256
DECL|CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK2|macro|CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK2
DECL|CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK32|macro|CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK32
DECL|CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK4|macro|CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK4
DECL|CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK512|macro|CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK512
DECL|CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK64|macro|CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK64
DECL|CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK8|macro|CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK8
DECL|CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK|macro|CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK
DECL|CMU_HFPERCLKDIV_HFPERCLKEN_DEFAULT|macro|CMU_HFPERCLKDIV_HFPERCLKEN_DEFAULT
DECL|CMU_HFPERCLKDIV_HFPERCLKEN|macro|CMU_HFPERCLKDIV_HFPERCLKEN
DECL|CMU_HFPERCLKEN0_ACMP0_DEFAULT|macro|CMU_HFPERCLKEN0_ACMP0_DEFAULT
DECL|CMU_HFPERCLKEN0_ACMP0|macro|CMU_HFPERCLKEN0_ACMP0
DECL|CMU_HFPERCLKEN0_ACMP1_DEFAULT|macro|CMU_HFPERCLKEN0_ACMP1_DEFAULT
DECL|CMU_HFPERCLKEN0_ACMP1|macro|CMU_HFPERCLKEN0_ACMP1
DECL|CMU_HFPERCLKEN0_ADC0_DEFAULT|macro|CMU_HFPERCLKEN0_ADC0_DEFAULT
DECL|CMU_HFPERCLKEN0_ADC0|macro|CMU_HFPERCLKEN0_ADC0
DECL|CMU_HFPERCLKEN0_DAC0_DEFAULT|macro|CMU_HFPERCLKEN0_DAC0_DEFAULT
DECL|CMU_HFPERCLKEN0_DAC0|macro|CMU_HFPERCLKEN0_DAC0
DECL|CMU_HFPERCLKEN0_GPIO_DEFAULT|macro|CMU_HFPERCLKEN0_GPIO_DEFAULT
DECL|CMU_HFPERCLKEN0_GPIO|macro|CMU_HFPERCLKEN0_GPIO
DECL|CMU_HFPERCLKEN0_I2C0_DEFAULT|macro|CMU_HFPERCLKEN0_I2C0_DEFAULT
DECL|CMU_HFPERCLKEN0_I2C0|macro|CMU_HFPERCLKEN0_I2C0
DECL|CMU_HFPERCLKEN0_I2C1_DEFAULT|macro|CMU_HFPERCLKEN0_I2C1_DEFAULT
DECL|CMU_HFPERCLKEN0_I2C1|macro|CMU_HFPERCLKEN0_I2C1
DECL|CMU_HFPERCLKEN0_PRS_DEFAULT|macro|CMU_HFPERCLKEN0_PRS_DEFAULT
DECL|CMU_HFPERCLKEN0_PRS|macro|CMU_HFPERCLKEN0_PRS
DECL|CMU_HFPERCLKEN0_TIMER0_DEFAULT|macro|CMU_HFPERCLKEN0_TIMER0_DEFAULT
DECL|CMU_HFPERCLKEN0_TIMER0|macro|CMU_HFPERCLKEN0_TIMER0
DECL|CMU_HFPERCLKEN0_TIMER1_DEFAULT|macro|CMU_HFPERCLKEN0_TIMER1_DEFAULT
DECL|CMU_HFPERCLKEN0_TIMER1|macro|CMU_HFPERCLKEN0_TIMER1
DECL|CMU_HFPERCLKEN0_TIMER2_DEFAULT|macro|CMU_HFPERCLKEN0_TIMER2_DEFAULT
DECL|CMU_HFPERCLKEN0_TIMER2|macro|CMU_HFPERCLKEN0_TIMER2
DECL|CMU_HFPERCLKEN0_TIMER3_DEFAULT|macro|CMU_HFPERCLKEN0_TIMER3_DEFAULT
DECL|CMU_HFPERCLKEN0_TIMER3|macro|CMU_HFPERCLKEN0_TIMER3
DECL|CMU_HFPERCLKEN0_UART0_DEFAULT|macro|CMU_HFPERCLKEN0_UART0_DEFAULT
DECL|CMU_HFPERCLKEN0_UART0|macro|CMU_HFPERCLKEN0_UART0
DECL|CMU_HFPERCLKEN0_UART1_DEFAULT|macro|CMU_HFPERCLKEN0_UART1_DEFAULT
DECL|CMU_HFPERCLKEN0_UART1|macro|CMU_HFPERCLKEN0_UART1
DECL|CMU_HFPERCLKEN0_USART0_DEFAULT|macro|CMU_HFPERCLKEN0_USART0_DEFAULT
DECL|CMU_HFPERCLKEN0_USART0|macro|CMU_HFPERCLKEN0_USART0
DECL|CMU_HFPERCLKEN0_USART1_DEFAULT|macro|CMU_HFPERCLKEN0_USART1_DEFAULT
DECL|CMU_HFPERCLKEN0_USART1|macro|CMU_HFPERCLKEN0_USART1
DECL|CMU_HFPERCLKEN0_USART2_DEFAULT|macro|CMU_HFPERCLKEN0_USART2_DEFAULT
DECL|CMU_HFPERCLKEN0_USART2|macro|CMU_HFPERCLKEN0_USART2
DECL|CMU_HFPERCLKEN0_VCMP_DEFAULT|macro|CMU_HFPERCLKEN0_VCMP_DEFAULT
DECL|CMU_HFPERCLKEN0_VCMP|macro|CMU_HFPERCLKEN0_VCMP
DECL|CMU_HFRCOCTRL_BAND_11MHZ|macro|CMU_HFRCOCTRL_BAND_11MHZ
DECL|CMU_HFRCOCTRL_BAND_14MHZ|macro|CMU_HFRCOCTRL_BAND_14MHZ
DECL|CMU_HFRCOCTRL_BAND_1MHZ|macro|CMU_HFRCOCTRL_BAND_1MHZ
DECL|CMU_HFRCOCTRL_BAND_21MHZ|macro|CMU_HFRCOCTRL_BAND_21MHZ
DECL|CMU_HFRCOCTRL_BAND_28MHZ|macro|CMU_HFRCOCTRL_BAND_28MHZ
DECL|CMU_HFRCOCTRL_BAND_7MHZ|macro|CMU_HFRCOCTRL_BAND_7MHZ
DECL|CMU_HFRCOCTRL_BAND_DEFAULT|macro|CMU_HFRCOCTRL_BAND_DEFAULT
DECL|CMU_HFRCOCTRL_SUDELAY_DEFAULT|macro|CMU_HFRCOCTRL_SUDELAY_DEFAULT
DECL|CMU_HFRCOCTRL_TUNING_DEFAULT|macro|CMU_HFRCOCTRL_TUNING_DEFAULT
DECL|CMU_IEN_AUXHFRCORDY_DEFAULT|macro|CMU_IEN_AUXHFRCORDY_DEFAULT
DECL|CMU_IEN_AUXHFRCORDY|macro|CMU_IEN_AUXHFRCORDY
DECL|CMU_IEN_CALOF_DEFAULT|macro|CMU_IEN_CALOF_DEFAULT
DECL|CMU_IEN_CALOF|macro|CMU_IEN_CALOF
DECL|CMU_IEN_CALRDY_DEFAULT|macro|CMU_IEN_CALRDY_DEFAULT
DECL|CMU_IEN_CALRDY|macro|CMU_IEN_CALRDY
DECL|CMU_IEN_HFRCORDY_DEFAULT|macro|CMU_IEN_HFRCORDY_DEFAULT
DECL|CMU_IEN_HFRCORDY|macro|CMU_IEN_HFRCORDY
DECL|CMU_IEN_HFXORDY_DEFAULT|macro|CMU_IEN_HFXORDY_DEFAULT
DECL|CMU_IEN_HFXORDY|macro|CMU_IEN_HFXORDY
DECL|CMU_IEN_LFRCORDY_DEFAULT|macro|CMU_IEN_LFRCORDY_DEFAULT
DECL|CMU_IEN_LFRCORDY|macro|CMU_IEN_LFRCORDY
DECL|CMU_IEN_LFXORDY_DEFAULT|macro|CMU_IEN_LFXORDY_DEFAULT
DECL|CMU_IEN_LFXORDY|macro|CMU_IEN_LFXORDY
DECL|CMU_IEN_USBCHFCLKSEL_DEFAULT|macro|CMU_IEN_USBCHFCLKSEL_DEFAULT
DECL|CMU_IEN_USBCHFCLKSEL|macro|CMU_IEN_USBCHFCLKSEL
DECL|CMU_IFC_AUXHFRCORDY_DEFAULT|macro|CMU_IFC_AUXHFRCORDY_DEFAULT
DECL|CMU_IFC_AUXHFRCORDY|macro|CMU_IFC_AUXHFRCORDY
DECL|CMU_IFC_CALOF_DEFAULT|macro|CMU_IFC_CALOF_DEFAULT
DECL|CMU_IFC_CALOF|macro|CMU_IFC_CALOF
DECL|CMU_IFC_CALRDY_DEFAULT|macro|CMU_IFC_CALRDY_DEFAULT
DECL|CMU_IFC_CALRDY|macro|CMU_IFC_CALRDY
DECL|CMU_IFC_HFRCORDY_DEFAULT|macro|CMU_IFC_HFRCORDY_DEFAULT
DECL|CMU_IFC_HFRCORDY|macro|CMU_IFC_HFRCORDY
DECL|CMU_IFC_HFXORDY_DEFAULT|macro|CMU_IFC_HFXORDY_DEFAULT
DECL|CMU_IFC_HFXORDY|macro|CMU_IFC_HFXORDY
DECL|CMU_IFC_LFRCORDY_DEFAULT|macro|CMU_IFC_LFRCORDY_DEFAULT
DECL|CMU_IFC_LFRCORDY|macro|CMU_IFC_LFRCORDY
DECL|CMU_IFC_LFXORDY_DEFAULT|macro|CMU_IFC_LFXORDY_DEFAULT
DECL|CMU_IFC_LFXORDY|macro|CMU_IFC_LFXORDY
DECL|CMU_IFC_USBCHFCLKSEL_DEFAULT|macro|CMU_IFC_USBCHFCLKSEL_DEFAULT
DECL|CMU_IFC_USBCHFCLKSEL|macro|CMU_IFC_USBCHFCLKSEL
DECL|CMU_IFS_AUXHFRCORDY_DEFAULT|macro|CMU_IFS_AUXHFRCORDY_DEFAULT
DECL|CMU_IFS_AUXHFRCORDY|macro|CMU_IFS_AUXHFRCORDY
DECL|CMU_IFS_CALOF_DEFAULT|macro|CMU_IFS_CALOF_DEFAULT
DECL|CMU_IFS_CALOF|macro|CMU_IFS_CALOF
DECL|CMU_IFS_CALRDY_DEFAULT|macro|CMU_IFS_CALRDY_DEFAULT
DECL|CMU_IFS_CALRDY|macro|CMU_IFS_CALRDY
DECL|CMU_IFS_HFRCORDY_DEFAULT|macro|CMU_IFS_HFRCORDY_DEFAULT
DECL|CMU_IFS_HFRCORDY|macro|CMU_IFS_HFRCORDY
DECL|CMU_IFS_HFXORDY_DEFAULT|macro|CMU_IFS_HFXORDY_DEFAULT
DECL|CMU_IFS_HFXORDY|macro|CMU_IFS_HFXORDY
DECL|CMU_IFS_LFRCORDY_DEFAULT|macro|CMU_IFS_LFRCORDY_DEFAULT
DECL|CMU_IFS_LFRCORDY|macro|CMU_IFS_LFRCORDY
DECL|CMU_IFS_LFXORDY_DEFAULT|macro|CMU_IFS_LFXORDY_DEFAULT
DECL|CMU_IFS_LFXORDY|macro|CMU_IFS_LFXORDY
DECL|CMU_IFS_USBCHFCLKSEL_DEFAULT|macro|CMU_IFS_USBCHFCLKSEL_DEFAULT
DECL|CMU_IFS_USBCHFCLKSEL|macro|CMU_IFS_USBCHFCLKSEL
DECL|CMU_IF_AUXHFRCORDY_DEFAULT|macro|CMU_IF_AUXHFRCORDY_DEFAULT
DECL|CMU_IF_AUXHFRCORDY|macro|CMU_IF_AUXHFRCORDY
DECL|CMU_IF_CALOF_DEFAULT|macro|CMU_IF_CALOF_DEFAULT
DECL|CMU_IF_CALOF|macro|CMU_IF_CALOF
DECL|CMU_IF_CALRDY_DEFAULT|macro|CMU_IF_CALRDY_DEFAULT
DECL|CMU_IF_CALRDY|macro|CMU_IF_CALRDY
DECL|CMU_IF_HFRCORDY_DEFAULT|macro|CMU_IF_HFRCORDY_DEFAULT
DECL|CMU_IF_HFRCORDY|macro|CMU_IF_HFRCORDY
DECL|CMU_IF_HFXORDY_DEFAULT|macro|CMU_IF_HFXORDY_DEFAULT
DECL|CMU_IF_HFXORDY|macro|CMU_IF_HFXORDY
DECL|CMU_IF_LFRCORDY_DEFAULT|macro|CMU_IF_LFRCORDY_DEFAULT
DECL|CMU_IF_LFRCORDY|macro|CMU_IF_LFRCORDY
DECL|CMU_IF_LFXORDY_DEFAULT|macro|CMU_IF_LFXORDY_DEFAULT
DECL|CMU_IF_LFXORDY|macro|CMU_IF_LFXORDY
DECL|CMU_IF_USBCHFCLKSEL_DEFAULT|macro|CMU_IF_USBCHFCLKSEL_DEFAULT
DECL|CMU_IF_USBCHFCLKSEL|macro|CMU_IF_USBCHFCLKSEL
DECL|CMU_LCDCTRL_FDIV_DEFAULT|macro|CMU_LCDCTRL_FDIV_DEFAULT
DECL|CMU_LCDCTRL_VBFDIV_DEFAULT|macro|CMU_LCDCTRL_VBFDIV_DEFAULT
DECL|CMU_LCDCTRL_VBFDIV_DIV128|macro|CMU_LCDCTRL_VBFDIV_DIV128
DECL|CMU_LCDCTRL_VBFDIV_DIV16|macro|CMU_LCDCTRL_VBFDIV_DIV16
DECL|CMU_LCDCTRL_VBFDIV_DIV1|macro|CMU_LCDCTRL_VBFDIV_DIV1
DECL|CMU_LCDCTRL_VBFDIV_DIV2|macro|CMU_LCDCTRL_VBFDIV_DIV2
DECL|CMU_LCDCTRL_VBFDIV_DIV32|macro|CMU_LCDCTRL_VBFDIV_DIV32
DECL|CMU_LCDCTRL_VBFDIV_DIV4|macro|CMU_LCDCTRL_VBFDIV_DIV4
DECL|CMU_LCDCTRL_VBFDIV_DIV64|macro|CMU_LCDCTRL_VBFDIV_DIV64
DECL|CMU_LCDCTRL_VBFDIV_DIV8|macro|CMU_LCDCTRL_VBFDIV_DIV8
DECL|CMU_LCDCTRL_VBOOSTEN_DEFAULT|macro|CMU_LCDCTRL_VBOOSTEN_DEFAULT
DECL|CMU_LCDCTRL_VBOOSTEN|macro|CMU_LCDCTRL_VBOOSTEN
DECL|CMU_LFACLKEN0_LCD_DEFAULT|macro|CMU_LFACLKEN0_LCD_DEFAULT
DECL|CMU_LFACLKEN0_LCD|macro|CMU_LFACLKEN0_LCD
DECL|CMU_LFACLKEN0_LESENSE_DEFAULT|macro|CMU_LFACLKEN0_LESENSE_DEFAULT
DECL|CMU_LFACLKEN0_LESENSE|macro|CMU_LFACLKEN0_LESENSE
DECL|CMU_LFACLKEN0_LETIMER0_DEFAULT|macro|CMU_LFACLKEN0_LETIMER0_DEFAULT
DECL|CMU_LFACLKEN0_LETIMER0|macro|CMU_LFACLKEN0_LETIMER0
DECL|CMU_LFACLKEN0_RTC_DEFAULT|macro|CMU_LFACLKEN0_RTC_DEFAULT
DECL|CMU_LFACLKEN0_RTC|macro|CMU_LFACLKEN0_RTC
DECL|CMU_LFAPRESC0_LCD_DIV128|macro|CMU_LFAPRESC0_LCD_DIV128
DECL|CMU_LFAPRESC0_LCD_DIV16|macro|CMU_LFAPRESC0_LCD_DIV16
DECL|CMU_LFAPRESC0_LCD_DIV32|macro|CMU_LFAPRESC0_LCD_DIV32
DECL|CMU_LFAPRESC0_LCD_DIV64|macro|CMU_LFAPRESC0_LCD_DIV64
DECL|CMU_LFAPRESC0_LESENSE_DIV1|macro|CMU_LFAPRESC0_LESENSE_DIV1
DECL|CMU_LFAPRESC0_LESENSE_DIV2|macro|CMU_LFAPRESC0_LESENSE_DIV2
DECL|CMU_LFAPRESC0_LESENSE_DIV4|macro|CMU_LFAPRESC0_LESENSE_DIV4
DECL|CMU_LFAPRESC0_LESENSE_DIV8|macro|CMU_LFAPRESC0_LESENSE_DIV8
DECL|CMU_LFAPRESC0_LETIMER0_DIV1024|macro|CMU_LFAPRESC0_LETIMER0_DIV1024
DECL|CMU_LFAPRESC0_LETIMER0_DIV128|macro|CMU_LFAPRESC0_LETIMER0_DIV128
DECL|CMU_LFAPRESC0_LETIMER0_DIV16384|macro|CMU_LFAPRESC0_LETIMER0_DIV16384
DECL|CMU_LFAPRESC0_LETIMER0_DIV16|macro|CMU_LFAPRESC0_LETIMER0_DIV16
DECL|CMU_LFAPRESC0_LETIMER0_DIV1|macro|CMU_LFAPRESC0_LETIMER0_DIV1
DECL|CMU_LFAPRESC0_LETIMER0_DIV2048|macro|CMU_LFAPRESC0_LETIMER0_DIV2048
DECL|CMU_LFAPRESC0_LETIMER0_DIV256|macro|CMU_LFAPRESC0_LETIMER0_DIV256
DECL|CMU_LFAPRESC0_LETIMER0_DIV2|macro|CMU_LFAPRESC0_LETIMER0_DIV2
DECL|CMU_LFAPRESC0_LETIMER0_DIV32768|macro|CMU_LFAPRESC0_LETIMER0_DIV32768
DECL|CMU_LFAPRESC0_LETIMER0_DIV32|macro|CMU_LFAPRESC0_LETIMER0_DIV32
DECL|CMU_LFAPRESC0_LETIMER0_DIV4096|macro|CMU_LFAPRESC0_LETIMER0_DIV4096
DECL|CMU_LFAPRESC0_LETIMER0_DIV4|macro|CMU_LFAPRESC0_LETIMER0_DIV4
DECL|CMU_LFAPRESC0_LETIMER0_DIV512|macro|CMU_LFAPRESC0_LETIMER0_DIV512
DECL|CMU_LFAPRESC0_LETIMER0_DIV64|macro|CMU_LFAPRESC0_LETIMER0_DIV64
DECL|CMU_LFAPRESC0_LETIMER0_DIV8192|macro|CMU_LFAPRESC0_LETIMER0_DIV8192
DECL|CMU_LFAPRESC0_LETIMER0_DIV8|macro|CMU_LFAPRESC0_LETIMER0_DIV8
DECL|CMU_LFAPRESC0_RTC_DIV1024|macro|CMU_LFAPRESC0_RTC_DIV1024
DECL|CMU_LFAPRESC0_RTC_DIV128|macro|CMU_LFAPRESC0_RTC_DIV128
DECL|CMU_LFAPRESC0_RTC_DIV16384|macro|CMU_LFAPRESC0_RTC_DIV16384
DECL|CMU_LFAPRESC0_RTC_DIV16|macro|CMU_LFAPRESC0_RTC_DIV16
DECL|CMU_LFAPRESC0_RTC_DIV1|macro|CMU_LFAPRESC0_RTC_DIV1
DECL|CMU_LFAPRESC0_RTC_DIV2048|macro|CMU_LFAPRESC0_RTC_DIV2048
DECL|CMU_LFAPRESC0_RTC_DIV256|macro|CMU_LFAPRESC0_RTC_DIV256
DECL|CMU_LFAPRESC0_RTC_DIV2|macro|CMU_LFAPRESC0_RTC_DIV2
DECL|CMU_LFAPRESC0_RTC_DIV32768|macro|CMU_LFAPRESC0_RTC_DIV32768
DECL|CMU_LFAPRESC0_RTC_DIV32|macro|CMU_LFAPRESC0_RTC_DIV32
DECL|CMU_LFAPRESC0_RTC_DIV4096|macro|CMU_LFAPRESC0_RTC_DIV4096
DECL|CMU_LFAPRESC0_RTC_DIV4|macro|CMU_LFAPRESC0_RTC_DIV4
DECL|CMU_LFAPRESC0_RTC_DIV512|macro|CMU_LFAPRESC0_RTC_DIV512
DECL|CMU_LFAPRESC0_RTC_DIV64|macro|CMU_LFAPRESC0_RTC_DIV64
DECL|CMU_LFAPRESC0_RTC_DIV8192|macro|CMU_LFAPRESC0_RTC_DIV8192
DECL|CMU_LFAPRESC0_RTC_DIV8|macro|CMU_LFAPRESC0_RTC_DIV8
DECL|CMU_LFBCLKEN0_LEUART0_DEFAULT|macro|CMU_LFBCLKEN0_LEUART0_DEFAULT
DECL|CMU_LFBCLKEN0_LEUART0|macro|CMU_LFBCLKEN0_LEUART0
DECL|CMU_LFBCLKEN0_LEUART1_DEFAULT|macro|CMU_LFBCLKEN0_LEUART1_DEFAULT
DECL|CMU_LFBCLKEN0_LEUART1|macro|CMU_LFBCLKEN0_LEUART1
DECL|CMU_LFBPRESC0_LEUART0_DIV1|macro|CMU_LFBPRESC0_LEUART0_DIV1
DECL|CMU_LFBPRESC0_LEUART0_DIV2|macro|CMU_LFBPRESC0_LEUART0_DIV2
DECL|CMU_LFBPRESC0_LEUART0_DIV4|macro|CMU_LFBPRESC0_LEUART0_DIV4
DECL|CMU_LFBPRESC0_LEUART0_DIV8|macro|CMU_LFBPRESC0_LEUART0_DIV8
DECL|CMU_LFBPRESC0_LEUART1_DIV1|macro|CMU_LFBPRESC0_LEUART1_DIV1
DECL|CMU_LFBPRESC0_LEUART1_DIV2|macro|CMU_LFBPRESC0_LEUART1_DIV2
DECL|CMU_LFBPRESC0_LEUART1_DIV4|macro|CMU_LFBPRESC0_LEUART1_DIV4
DECL|CMU_LFBPRESC0_LEUART1_DIV8|macro|CMU_LFBPRESC0_LEUART1_DIV8
DECL|CMU_LFCLKSEL_LFAE_DEFAULT|macro|CMU_LFCLKSEL_LFAE_DEFAULT
DECL|CMU_LFCLKSEL_LFAE_DISABLED|macro|CMU_LFCLKSEL_LFAE_DISABLED
DECL|CMU_LFCLKSEL_LFAE_ULFRCO|macro|CMU_LFCLKSEL_LFAE_ULFRCO
DECL|CMU_LFCLKSEL_LFAE|macro|CMU_LFCLKSEL_LFAE
DECL|CMU_LFCLKSEL_LFA_DEFAULT|macro|CMU_LFCLKSEL_LFA_DEFAULT
DECL|CMU_LFCLKSEL_LFA_DISABLED|macro|CMU_LFCLKSEL_LFA_DISABLED
DECL|CMU_LFCLKSEL_LFA_HFCORECLKLEDIV2|macro|CMU_LFCLKSEL_LFA_HFCORECLKLEDIV2
DECL|CMU_LFCLKSEL_LFA_LFRCO|macro|CMU_LFCLKSEL_LFA_LFRCO
DECL|CMU_LFCLKSEL_LFA_LFXO|macro|CMU_LFCLKSEL_LFA_LFXO
DECL|CMU_LFCLKSEL_LFBE_DEFAULT|macro|CMU_LFCLKSEL_LFBE_DEFAULT
DECL|CMU_LFCLKSEL_LFBE_DISABLED|macro|CMU_LFCLKSEL_LFBE_DISABLED
DECL|CMU_LFCLKSEL_LFBE_ULFRCO|macro|CMU_LFCLKSEL_LFBE_ULFRCO
DECL|CMU_LFCLKSEL_LFBE|macro|CMU_LFCLKSEL_LFBE
DECL|CMU_LFCLKSEL_LFB_DEFAULT|macro|CMU_LFCLKSEL_LFB_DEFAULT
DECL|CMU_LFCLKSEL_LFB_DISABLED|macro|CMU_LFCLKSEL_LFB_DISABLED
DECL|CMU_LFCLKSEL_LFB_HFCORECLKLEDIV2|macro|CMU_LFCLKSEL_LFB_HFCORECLKLEDIV2
DECL|CMU_LFCLKSEL_LFB_LFRCO|macro|CMU_LFCLKSEL_LFB_LFRCO
DECL|CMU_LFCLKSEL_LFB_LFXO|macro|CMU_LFCLKSEL_LFB_LFXO
DECL|CMU_LFRCOCTRL_TUNING_DEFAULT|macro|CMU_LFRCOCTRL_TUNING_DEFAULT
DECL|CMU_LOCK_LOCKKEY_DEFAULT|macro|CMU_LOCK_LOCKKEY_DEFAULT
DECL|CMU_LOCK_LOCKKEY_LOCKED|macro|CMU_LOCK_LOCKKEY_LOCKED
DECL|CMU_LOCK_LOCKKEY_LOCK|macro|CMU_LOCK_LOCKKEY_LOCK
DECL|CMU_LOCK_LOCKKEY_UNLOCKED|macro|CMU_LOCK_LOCKKEY_UNLOCKED
DECL|CMU_LOCK_LOCKKEY_UNLOCK|macro|CMU_LOCK_LOCKKEY_UNLOCK
DECL|CMU_OSCENCMD_AUXHFRCODIS_DEFAULT|macro|CMU_OSCENCMD_AUXHFRCODIS_DEFAULT
DECL|CMU_OSCENCMD_AUXHFRCODIS|macro|CMU_OSCENCMD_AUXHFRCODIS
DECL|CMU_OSCENCMD_AUXHFRCOEN_DEFAULT|macro|CMU_OSCENCMD_AUXHFRCOEN_DEFAULT
DECL|CMU_OSCENCMD_AUXHFRCOEN|macro|CMU_OSCENCMD_AUXHFRCOEN
DECL|CMU_OSCENCMD_HFRCODIS_DEFAULT|macro|CMU_OSCENCMD_HFRCODIS_DEFAULT
DECL|CMU_OSCENCMD_HFRCODIS|macro|CMU_OSCENCMD_HFRCODIS
DECL|CMU_OSCENCMD_HFRCOEN_DEFAULT|macro|CMU_OSCENCMD_HFRCOEN_DEFAULT
DECL|CMU_OSCENCMD_HFRCOEN|macro|CMU_OSCENCMD_HFRCOEN
DECL|CMU_OSCENCMD_HFXODIS_DEFAULT|macro|CMU_OSCENCMD_HFXODIS_DEFAULT
DECL|CMU_OSCENCMD_HFXODIS|macro|CMU_OSCENCMD_HFXODIS
DECL|CMU_OSCENCMD_HFXOEN_DEFAULT|macro|CMU_OSCENCMD_HFXOEN_DEFAULT
DECL|CMU_OSCENCMD_HFXOEN|macro|CMU_OSCENCMD_HFXOEN
DECL|CMU_OSCENCMD_LFRCODIS_DEFAULT|macro|CMU_OSCENCMD_LFRCODIS_DEFAULT
DECL|CMU_OSCENCMD_LFRCODIS|macro|CMU_OSCENCMD_LFRCODIS
DECL|CMU_OSCENCMD_LFRCOEN_DEFAULT|macro|CMU_OSCENCMD_LFRCOEN_DEFAULT
DECL|CMU_OSCENCMD_LFRCOEN|macro|CMU_OSCENCMD_LFRCOEN
DECL|CMU_OSCENCMD_LFXODIS_DEFAULT|macro|CMU_OSCENCMD_LFXODIS_DEFAULT
DECL|CMU_OSCENCMD_LFXODIS|macro|CMU_OSCENCMD_LFXODIS
DECL|CMU_OSCENCMD_LFXOEN_DEFAULT|macro|CMU_OSCENCMD_LFXOEN_DEFAULT
DECL|CMU_OSCENCMD_LFXOEN|macro|CMU_OSCENCMD_LFXOEN
DECL|CMU_PCNTCTRL_PCNT0CLKEN_DEFAULT|macro|CMU_PCNTCTRL_PCNT0CLKEN_DEFAULT
DECL|CMU_PCNTCTRL_PCNT0CLKEN|macro|CMU_PCNTCTRL_PCNT0CLKEN
DECL|CMU_PCNTCTRL_PCNT0CLKSEL_DEFAULT|macro|CMU_PCNTCTRL_PCNT0CLKSEL_DEFAULT
DECL|CMU_PCNTCTRL_PCNT0CLKSEL_LFACLK|macro|CMU_PCNTCTRL_PCNT0CLKSEL_LFACLK
DECL|CMU_PCNTCTRL_PCNT0CLKSEL_PCNT0S0|macro|CMU_PCNTCTRL_PCNT0CLKSEL_PCNT0S0
DECL|CMU_PCNTCTRL_PCNT0CLKSEL|macro|CMU_PCNTCTRL_PCNT0CLKSEL
DECL|CMU_PCNTCTRL_PCNT1CLKEN_DEFAULT|macro|CMU_PCNTCTRL_PCNT1CLKEN_DEFAULT
DECL|CMU_PCNTCTRL_PCNT1CLKEN|macro|CMU_PCNTCTRL_PCNT1CLKEN
DECL|CMU_PCNTCTRL_PCNT1CLKSEL_DEFAULT|macro|CMU_PCNTCTRL_PCNT1CLKSEL_DEFAULT
DECL|CMU_PCNTCTRL_PCNT1CLKSEL_LFACLK|macro|CMU_PCNTCTRL_PCNT1CLKSEL_LFACLK
DECL|CMU_PCNTCTRL_PCNT1CLKSEL_PCNT1S0|macro|CMU_PCNTCTRL_PCNT1CLKSEL_PCNT1S0
DECL|CMU_PCNTCTRL_PCNT1CLKSEL|macro|CMU_PCNTCTRL_PCNT1CLKSEL
DECL|CMU_PCNTCTRL_PCNT2CLKEN_DEFAULT|macro|CMU_PCNTCTRL_PCNT2CLKEN_DEFAULT
DECL|CMU_PCNTCTRL_PCNT2CLKEN|macro|CMU_PCNTCTRL_PCNT2CLKEN
DECL|CMU_PCNTCTRL_PCNT2CLKSEL_DEFAULT|macro|CMU_PCNTCTRL_PCNT2CLKSEL_DEFAULT
DECL|CMU_PCNTCTRL_PCNT2CLKSEL_LFACLK|macro|CMU_PCNTCTRL_PCNT2CLKSEL_LFACLK
DECL|CMU_PCNTCTRL_PCNT2CLKSEL_PCNT2S0|macro|CMU_PCNTCTRL_PCNT2CLKSEL_PCNT2S0
DECL|CMU_PCNTCTRL_PCNT2CLKSEL|macro|CMU_PCNTCTRL_PCNT2CLKSEL
DECL|CMU_ROUTE_CLKOUT0PEN_DEFAULT|macro|CMU_ROUTE_CLKOUT0PEN_DEFAULT
DECL|CMU_ROUTE_CLKOUT0PEN|macro|CMU_ROUTE_CLKOUT0PEN
DECL|CMU_ROUTE_CLKOUT1PEN_DEFAULT|macro|CMU_ROUTE_CLKOUT1PEN_DEFAULT
DECL|CMU_ROUTE_CLKOUT1PEN|macro|CMU_ROUTE_CLKOUT1PEN
DECL|CMU_ROUTE_LOCATION_DEFAULT|macro|CMU_ROUTE_LOCATION_DEFAULT
DECL|CMU_ROUTE_LOCATION_LOC0|macro|CMU_ROUTE_LOCATION_LOC0
DECL|CMU_ROUTE_LOCATION_LOC1|macro|CMU_ROUTE_LOCATION_LOC1
DECL|CMU_ROUTE_LOCATION_LOC2|macro|CMU_ROUTE_LOCATION_LOC2
DECL|CMU_STATUS_AUXHFRCOENS_DEFAULT|macro|CMU_STATUS_AUXHFRCOENS_DEFAULT
DECL|CMU_STATUS_AUXHFRCOENS|macro|CMU_STATUS_AUXHFRCOENS
DECL|CMU_STATUS_AUXHFRCORDY_DEFAULT|macro|CMU_STATUS_AUXHFRCORDY_DEFAULT
DECL|CMU_STATUS_AUXHFRCORDY|macro|CMU_STATUS_AUXHFRCORDY
DECL|CMU_STATUS_CALBSY_DEFAULT|macro|CMU_STATUS_CALBSY_DEFAULT
DECL|CMU_STATUS_CALBSY|macro|CMU_STATUS_CALBSY
DECL|CMU_STATUS_HFRCOENS_DEFAULT|macro|CMU_STATUS_HFRCOENS_DEFAULT
DECL|CMU_STATUS_HFRCOENS|macro|CMU_STATUS_HFRCOENS
DECL|CMU_STATUS_HFRCORDY_DEFAULT|macro|CMU_STATUS_HFRCORDY_DEFAULT
DECL|CMU_STATUS_HFRCORDY|macro|CMU_STATUS_HFRCORDY
DECL|CMU_STATUS_HFRCOSEL_DEFAULT|macro|CMU_STATUS_HFRCOSEL_DEFAULT
DECL|CMU_STATUS_HFRCOSEL|macro|CMU_STATUS_HFRCOSEL
DECL|CMU_STATUS_HFXOENS_DEFAULT|macro|CMU_STATUS_HFXOENS_DEFAULT
DECL|CMU_STATUS_HFXOENS|macro|CMU_STATUS_HFXOENS
DECL|CMU_STATUS_HFXORDY_DEFAULT|macro|CMU_STATUS_HFXORDY_DEFAULT
DECL|CMU_STATUS_HFXORDY|macro|CMU_STATUS_HFXORDY
DECL|CMU_STATUS_HFXOSEL_DEFAULT|macro|CMU_STATUS_HFXOSEL_DEFAULT
DECL|CMU_STATUS_HFXOSEL|macro|CMU_STATUS_HFXOSEL
DECL|CMU_STATUS_LFRCOENS_DEFAULT|macro|CMU_STATUS_LFRCOENS_DEFAULT
DECL|CMU_STATUS_LFRCOENS|macro|CMU_STATUS_LFRCOENS
DECL|CMU_STATUS_LFRCORDY_DEFAULT|macro|CMU_STATUS_LFRCORDY_DEFAULT
DECL|CMU_STATUS_LFRCORDY|macro|CMU_STATUS_LFRCORDY
DECL|CMU_STATUS_LFRCOSEL_DEFAULT|macro|CMU_STATUS_LFRCOSEL_DEFAULT
DECL|CMU_STATUS_LFRCOSEL|macro|CMU_STATUS_LFRCOSEL
DECL|CMU_STATUS_LFXOENS_DEFAULT|macro|CMU_STATUS_LFXOENS_DEFAULT
DECL|CMU_STATUS_LFXOENS|macro|CMU_STATUS_LFXOENS
DECL|CMU_STATUS_LFXORDY_DEFAULT|macro|CMU_STATUS_LFXORDY_DEFAULT
DECL|CMU_STATUS_LFXORDY|macro|CMU_STATUS_LFXORDY
DECL|CMU_STATUS_LFXOSEL_DEFAULT|macro|CMU_STATUS_LFXOSEL_DEFAULT
DECL|CMU_STATUS_LFXOSEL|macro|CMU_STATUS_LFXOSEL
DECL|CMU_STATUS_USBCHFCLKSEL_DEFAULT|macro|CMU_STATUS_USBCHFCLKSEL_DEFAULT
DECL|CMU_STATUS_USBCHFCLKSEL|macro|CMU_STATUS_USBCHFCLKSEL
DECL|CMU_STATUS_USBCLFRCOSEL_DEFAULT|macro|CMU_STATUS_USBCLFRCOSEL_DEFAULT
DECL|CMU_STATUS_USBCLFRCOSEL|macro|CMU_STATUS_USBCLFRCOSEL
DECL|CMU_STATUS_USBCLFXOSEL_DEFAULT|macro|CMU_STATUS_USBCLFXOSEL_DEFAULT
DECL|CMU_STATUS_USBCLFXOSEL|macro|CMU_STATUS_USBCLFXOSEL
DECL|CMU_SYNCBUSY_LFACLKEN0_DEFAULT|macro|CMU_SYNCBUSY_LFACLKEN0_DEFAULT
DECL|CMU_SYNCBUSY_LFACLKEN0|macro|CMU_SYNCBUSY_LFACLKEN0
DECL|CMU_SYNCBUSY_LFAPRESC0_DEFAULT|macro|CMU_SYNCBUSY_LFAPRESC0_DEFAULT
DECL|CMU_SYNCBUSY_LFAPRESC0|macro|CMU_SYNCBUSY_LFAPRESC0
DECL|CMU_SYNCBUSY_LFBCLKEN0_DEFAULT|macro|CMU_SYNCBUSY_LFBCLKEN0_DEFAULT
DECL|CMU_SYNCBUSY_LFBCLKEN0|macro|CMU_SYNCBUSY_LFBCLKEN0
DECL|CMU_SYNCBUSY_LFBPRESC0_DEFAULT|macro|CMU_SYNCBUSY_LFBPRESC0_DEFAULT
DECL|CMU_SYNCBUSY_LFBPRESC0|macro|CMU_SYNCBUSY_LFBPRESC0
DECL|CMU_TypeDef|typedef|} CMU_TypeDef; /** @} */
DECL|CTRL|member|__IOM uint32_t CTRL; /**< CMU Control Register */
DECL|FREEZE|member|__IOM uint32_t FREEZE; /**< Freeze Register */
DECL|HFCORECLKDIV|member|__IOM uint32_t HFCORECLKDIV; /**< High Frequency Core Clock Division Register */
DECL|HFCORECLKEN0|member|__IOM uint32_t HFCORECLKEN0; /**< High Frequency Core Clock Enable Register 0 */
DECL|HFPERCLKDIV|member|__IOM uint32_t HFPERCLKDIV; /**< High Frequency Peripheral Clock Division Register */
DECL|HFPERCLKEN0|member|__IOM uint32_t HFPERCLKEN0; /**< High Frequency Peripheral Clock Enable Register 0 */
DECL|HFRCOCTRL|member|__IOM uint32_t HFRCOCTRL; /**< HFRCO Control Register */
DECL|IEN|member|__IOM uint32_t IEN; /**< Interrupt Enable Register */
DECL|IFC|member|__IOM uint32_t IFC; /**< Interrupt Flag Clear Register */
DECL|IFS|member|__IOM uint32_t IFS; /**< Interrupt Flag Set Register */
DECL|IF|member|__IM uint32_t IF; /**< Interrupt Flag Register */
DECL|LCDCTRL|member|__IOM uint32_t LCDCTRL; /**< LCD Control Register */
DECL|LFACLKEN0|member|__IOM uint32_t LFACLKEN0; /**< Low Frequency A Clock Enable Register 0 (Async Reg) */
DECL|LFAPRESC0|member|__IOM uint32_t LFAPRESC0; /**< Low Frequency A Prescaler Register 0 (Async Reg) */
DECL|LFBCLKEN0|member|__IOM uint32_t LFBCLKEN0; /**< Low Frequency B Clock Enable Register 0 (Async Reg) */
DECL|LFBPRESC0|member|__IOM uint32_t LFBPRESC0; /**< Low Frequency B Prescaler Register 0 (Async Reg) */
DECL|LFCLKSEL|member|__IOM uint32_t LFCLKSEL; /**< Low Frequency Clock Select Register */
DECL|LFRCOCTRL|member|__IOM uint32_t LFRCOCTRL; /**< LFRCO Control Register */
DECL|LOCK|member|__IOM uint32_t LOCK; /**< Configuration Lock Register */
DECL|OSCENCMD|member|__IOM uint32_t OSCENCMD; /**< Oscillator Enable/Disable Command Register */
DECL|PCNTCTRL|member|__IOM uint32_t PCNTCTRL; /**< PCNT Control Register */
DECL|RESERVED0|member|uint32_t RESERVED0[2]; /**< Reserved for future use **/
DECL|RESERVED1|member|uint32_t RESERVED1[1]; /**< Reserved for future use **/
DECL|RESERVED2|member|uint32_t RESERVED2[1]; /**< Reserved for future use **/
DECL|RESERVED3|member|uint32_t RESERVED3[1]; /**< Reserved for future use **/
DECL|RESERVED4|member|uint32_t RESERVED4[1]; /**< Reserved for future use **/
DECL|ROUTE|member|__IOM uint32_t ROUTE; /**< I/O Routing Register */
DECL|STATUS|member|__IM uint32_t STATUS; /**< Status Register */
DECL|SYNCBUSY|member|__IM uint32_t SYNCBUSY; /**< Synchronization Busy Register */
DECL|_CMU_AUXHFRCOCTRL_BAND_11MHZ|macro|_CMU_AUXHFRCOCTRL_BAND_11MHZ
DECL|_CMU_AUXHFRCOCTRL_BAND_14MHZ|macro|_CMU_AUXHFRCOCTRL_BAND_14MHZ
DECL|_CMU_AUXHFRCOCTRL_BAND_1MHZ|macro|_CMU_AUXHFRCOCTRL_BAND_1MHZ
DECL|_CMU_AUXHFRCOCTRL_BAND_21MHZ|macro|_CMU_AUXHFRCOCTRL_BAND_21MHZ
DECL|_CMU_AUXHFRCOCTRL_BAND_28MHZ|macro|_CMU_AUXHFRCOCTRL_BAND_28MHZ
DECL|_CMU_AUXHFRCOCTRL_BAND_7MHZ|macro|_CMU_AUXHFRCOCTRL_BAND_7MHZ
DECL|_CMU_AUXHFRCOCTRL_BAND_DEFAULT|macro|_CMU_AUXHFRCOCTRL_BAND_DEFAULT
DECL|_CMU_AUXHFRCOCTRL_BAND_MASK|macro|_CMU_AUXHFRCOCTRL_BAND_MASK
DECL|_CMU_AUXHFRCOCTRL_BAND_SHIFT|macro|_CMU_AUXHFRCOCTRL_BAND_SHIFT
DECL|_CMU_AUXHFRCOCTRL_MASK|macro|_CMU_AUXHFRCOCTRL_MASK
DECL|_CMU_AUXHFRCOCTRL_RESETVALUE|macro|_CMU_AUXHFRCOCTRL_RESETVALUE
DECL|_CMU_AUXHFRCOCTRL_TUNING_DEFAULT|macro|_CMU_AUXHFRCOCTRL_TUNING_DEFAULT
DECL|_CMU_AUXHFRCOCTRL_TUNING_MASK|macro|_CMU_AUXHFRCOCTRL_TUNING_MASK
DECL|_CMU_AUXHFRCOCTRL_TUNING_SHIFT|macro|_CMU_AUXHFRCOCTRL_TUNING_SHIFT
DECL|_CMU_CALCNT_CALCNT_DEFAULT|macro|_CMU_CALCNT_CALCNT_DEFAULT
DECL|_CMU_CALCNT_CALCNT_MASK|macro|_CMU_CALCNT_CALCNT_MASK
DECL|_CMU_CALCNT_CALCNT_SHIFT|macro|_CMU_CALCNT_CALCNT_SHIFT
DECL|_CMU_CALCNT_MASK|macro|_CMU_CALCNT_MASK
DECL|_CMU_CALCNT_RESETVALUE|macro|_CMU_CALCNT_RESETVALUE
DECL|_CMU_CALCTRL_CONT_DEFAULT|macro|_CMU_CALCTRL_CONT_DEFAULT
DECL|_CMU_CALCTRL_CONT_MASK|macro|_CMU_CALCTRL_CONT_MASK
DECL|_CMU_CALCTRL_CONT_SHIFT|macro|_CMU_CALCTRL_CONT_SHIFT
DECL|_CMU_CALCTRL_DOWNSEL_AUXHFRCO|macro|_CMU_CALCTRL_DOWNSEL_AUXHFRCO
DECL|_CMU_CALCTRL_DOWNSEL_DEFAULT|macro|_CMU_CALCTRL_DOWNSEL_DEFAULT
DECL|_CMU_CALCTRL_DOWNSEL_HFCLK|macro|_CMU_CALCTRL_DOWNSEL_HFCLK
DECL|_CMU_CALCTRL_DOWNSEL_HFRCO|macro|_CMU_CALCTRL_DOWNSEL_HFRCO
DECL|_CMU_CALCTRL_DOWNSEL_HFXO|macro|_CMU_CALCTRL_DOWNSEL_HFXO
DECL|_CMU_CALCTRL_DOWNSEL_LFRCO|macro|_CMU_CALCTRL_DOWNSEL_LFRCO
DECL|_CMU_CALCTRL_DOWNSEL_LFXO|macro|_CMU_CALCTRL_DOWNSEL_LFXO
DECL|_CMU_CALCTRL_DOWNSEL_MASK|macro|_CMU_CALCTRL_DOWNSEL_MASK
DECL|_CMU_CALCTRL_DOWNSEL_SHIFT|macro|_CMU_CALCTRL_DOWNSEL_SHIFT
DECL|_CMU_CALCTRL_MASK|macro|_CMU_CALCTRL_MASK
DECL|_CMU_CALCTRL_RESETVALUE|macro|_CMU_CALCTRL_RESETVALUE
DECL|_CMU_CALCTRL_UPSEL_AUXHFRCO|macro|_CMU_CALCTRL_UPSEL_AUXHFRCO
DECL|_CMU_CALCTRL_UPSEL_DEFAULT|macro|_CMU_CALCTRL_UPSEL_DEFAULT
DECL|_CMU_CALCTRL_UPSEL_HFRCO|macro|_CMU_CALCTRL_UPSEL_HFRCO
DECL|_CMU_CALCTRL_UPSEL_HFXO|macro|_CMU_CALCTRL_UPSEL_HFXO
DECL|_CMU_CALCTRL_UPSEL_LFRCO|macro|_CMU_CALCTRL_UPSEL_LFRCO
DECL|_CMU_CALCTRL_UPSEL_LFXO|macro|_CMU_CALCTRL_UPSEL_LFXO
DECL|_CMU_CALCTRL_UPSEL_MASK|macro|_CMU_CALCTRL_UPSEL_MASK
DECL|_CMU_CALCTRL_UPSEL_SHIFT|macro|_CMU_CALCTRL_UPSEL_SHIFT
DECL|_CMU_CMD_CALSTART_DEFAULT|macro|_CMU_CMD_CALSTART_DEFAULT
DECL|_CMU_CMD_CALSTART_MASK|macro|_CMU_CMD_CALSTART_MASK
DECL|_CMU_CMD_CALSTART_SHIFT|macro|_CMU_CMD_CALSTART_SHIFT
DECL|_CMU_CMD_CALSTOP_DEFAULT|macro|_CMU_CMD_CALSTOP_DEFAULT
DECL|_CMU_CMD_CALSTOP_MASK|macro|_CMU_CMD_CALSTOP_MASK
DECL|_CMU_CMD_CALSTOP_SHIFT|macro|_CMU_CMD_CALSTOP_SHIFT
DECL|_CMU_CMD_HFCLKSEL_DEFAULT|macro|_CMU_CMD_HFCLKSEL_DEFAULT
DECL|_CMU_CMD_HFCLKSEL_HFRCO|macro|_CMU_CMD_HFCLKSEL_HFRCO
DECL|_CMU_CMD_HFCLKSEL_HFXO|macro|_CMU_CMD_HFCLKSEL_HFXO
DECL|_CMU_CMD_HFCLKSEL_LFRCO|macro|_CMU_CMD_HFCLKSEL_LFRCO
DECL|_CMU_CMD_HFCLKSEL_LFXO|macro|_CMU_CMD_HFCLKSEL_LFXO
DECL|_CMU_CMD_HFCLKSEL_MASK|macro|_CMU_CMD_HFCLKSEL_MASK
DECL|_CMU_CMD_HFCLKSEL_SHIFT|macro|_CMU_CMD_HFCLKSEL_SHIFT
DECL|_CMU_CMD_MASK|macro|_CMU_CMD_MASK
DECL|_CMU_CMD_RESETVALUE|macro|_CMU_CMD_RESETVALUE
DECL|_CMU_CMD_USBCCLKSEL_DEFAULT|macro|_CMU_CMD_USBCCLKSEL_DEFAULT
DECL|_CMU_CMD_USBCCLKSEL_HFCLKNODIV|macro|_CMU_CMD_USBCCLKSEL_HFCLKNODIV
DECL|_CMU_CMD_USBCCLKSEL_LFRCO|macro|_CMU_CMD_USBCCLKSEL_LFRCO
DECL|_CMU_CMD_USBCCLKSEL_LFXO|macro|_CMU_CMD_USBCCLKSEL_LFXO
DECL|_CMU_CMD_USBCCLKSEL_MASK|macro|_CMU_CMD_USBCCLKSEL_MASK
DECL|_CMU_CMD_USBCCLKSEL_SHIFT|macro|_CMU_CMD_USBCCLKSEL_SHIFT
DECL|_CMU_CTRL_CLKOUTSEL0_AUXHFRCO|macro|_CMU_CTRL_CLKOUTSEL0_AUXHFRCO
DECL|_CMU_CTRL_CLKOUTSEL0_DEFAULT|macro|_CMU_CTRL_CLKOUTSEL0_DEFAULT
DECL|_CMU_CTRL_CLKOUTSEL0_HFCLK16|macro|_CMU_CTRL_CLKOUTSEL0_HFCLK16
DECL|_CMU_CTRL_CLKOUTSEL0_HFCLK2|macro|_CMU_CTRL_CLKOUTSEL0_HFCLK2
DECL|_CMU_CTRL_CLKOUTSEL0_HFCLK4|macro|_CMU_CTRL_CLKOUTSEL0_HFCLK4
DECL|_CMU_CTRL_CLKOUTSEL0_HFCLK8|macro|_CMU_CTRL_CLKOUTSEL0_HFCLK8
DECL|_CMU_CTRL_CLKOUTSEL0_HFRCO|macro|_CMU_CTRL_CLKOUTSEL0_HFRCO
DECL|_CMU_CTRL_CLKOUTSEL0_HFXO|macro|_CMU_CTRL_CLKOUTSEL0_HFXO
DECL|_CMU_CTRL_CLKOUTSEL0_MASK|macro|_CMU_CTRL_CLKOUTSEL0_MASK
DECL|_CMU_CTRL_CLKOUTSEL0_SHIFT|macro|_CMU_CTRL_CLKOUTSEL0_SHIFT
DECL|_CMU_CTRL_CLKOUTSEL0_ULFRCO|macro|_CMU_CTRL_CLKOUTSEL0_ULFRCO
DECL|_CMU_CTRL_CLKOUTSEL1_AUXHFRCOQ|macro|_CMU_CTRL_CLKOUTSEL1_AUXHFRCOQ
DECL|_CMU_CTRL_CLKOUTSEL1_DEFAULT|macro|_CMU_CTRL_CLKOUTSEL1_DEFAULT
DECL|_CMU_CTRL_CLKOUTSEL1_HFCLK|macro|_CMU_CTRL_CLKOUTSEL1_HFCLK
DECL|_CMU_CTRL_CLKOUTSEL1_HFRCOQ|macro|_CMU_CTRL_CLKOUTSEL1_HFRCOQ
DECL|_CMU_CTRL_CLKOUTSEL1_HFXOQ|macro|_CMU_CTRL_CLKOUTSEL1_HFXOQ
DECL|_CMU_CTRL_CLKOUTSEL1_LFRCOQ|macro|_CMU_CTRL_CLKOUTSEL1_LFRCOQ
DECL|_CMU_CTRL_CLKOUTSEL1_LFRCO|macro|_CMU_CTRL_CLKOUTSEL1_LFRCO
DECL|_CMU_CTRL_CLKOUTSEL1_LFXOQ|macro|_CMU_CTRL_CLKOUTSEL1_LFXOQ
DECL|_CMU_CTRL_CLKOUTSEL1_LFXO|macro|_CMU_CTRL_CLKOUTSEL1_LFXO
DECL|_CMU_CTRL_CLKOUTSEL1_MASK|macro|_CMU_CTRL_CLKOUTSEL1_MASK
DECL|_CMU_CTRL_CLKOUTSEL1_SHIFT|macro|_CMU_CTRL_CLKOUTSEL1_SHIFT
DECL|_CMU_CTRL_DBGCLK_AUXHFRCO|macro|_CMU_CTRL_DBGCLK_AUXHFRCO
DECL|_CMU_CTRL_DBGCLK_DEFAULT|macro|_CMU_CTRL_DBGCLK_DEFAULT
DECL|_CMU_CTRL_DBGCLK_HFCLK|macro|_CMU_CTRL_DBGCLK_HFCLK
DECL|_CMU_CTRL_DBGCLK_MASK|macro|_CMU_CTRL_DBGCLK_MASK
DECL|_CMU_CTRL_DBGCLK_SHIFT|macro|_CMU_CTRL_DBGCLK_SHIFT
DECL|_CMU_CTRL_HFCLKDIV_DEFAULT|macro|_CMU_CTRL_HFCLKDIV_DEFAULT
DECL|_CMU_CTRL_HFCLKDIV_MASK|macro|_CMU_CTRL_HFCLKDIV_MASK
DECL|_CMU_CTRL_HFCLKDIV_SHIFT|macro|_CMU_CTRL_HFCLKDIV_SHIFT
DECL|_CMU_CTRL_HFLE_DEFAULT|macro|_CMU_CTRL_HFLE_DEFAULT
DECL|_CMU_CTRL_HFLE_MASK|macro|_CMU_CTRL_HFLE_MASK
DECL|_CMU_CTRL_HFLE_SHIFT|macro|_CMU_CTRL_HFLE_SHIFT
DECL|_CMU_CTRL_HFXOBOOST_100PCENT|macro|_CMU_CTRL_HFXOBOOST_100PCENT
DECL|_CMU_CTRL_HFXOBOOST_50PCENT|macro|_CMU_CTRL_HFXOBOOST_50PCENT
DECL|_CMU_CTRL_HFXOBOOST_70PCENT|macro|_CMU_CTRL_HFXOBOOST_70PCENT
DECL|_CMU_CTRL_HFXOBOOST_80PCENT|macro|_CMU_CTRL_HFXOBOOST_80PCENT
DECL|_CMU_CTRL_HFXOBOOST_DEFAULT|macro|_CMU_CTRL_HFXOBOOST_DEFAULT
DECL|_CMU_CTRL_HFXOBOOST_MASK|macro|_CMU_CTRL_HFXOBOOST_MASK
DECL|_CMU_CTRL_HFXOBOOST_SHIFT|macro|_CMU_CTRL_HFXOBOOST_SHIFT
DECL|_CMU_CTRL_HFXOBUFCUR_BOOSTABOVE32MHZ|macro|_CMU_CTRL_HFXOBUFCUR_BOOSTABOVE32MHZ
DECL|_CMU_CTRL_HFXOBUFCUR_BOOSTUPTO32MHZ|macro|_CMU_CTRL_HFXOBUFCUR_BOOSTUPTO32MHZ
DECL|_CMU_CTRL_HFXOBUFCUR_DEFAULT|macro|_CMU_CTRL_HFXOBUFCUR_DEFAULT
DECL|_CMU_CTRL_HFXOBUFCUR_MASK|macro|_CMU_CTRL_HFXOBUFCUR_MASK
DECL|_CMU_CTRL_HFXOBUFCUR_SHIFT|macro|_CMU_CTRL_HFXOBUFCUR_SHIFT
DECL|_CMU_CTRL_HFXOGLITCHDETEN_DEFAULT|macro|_CMU_CTRL_HFXOGLITCHDETEN_DEFAULT
DECL|_CMU_CTRL_HFXOGLITCHDETEN_MASK|macro|_CMU_CTRL_HFXOGLITCHDETEN_MASK
DECL|_CMU_CTRL_HFXOGLITCHDETEN_SHIFT|macro|_CMU_CTRL_HFXOGLITCHDETEN_SHIFT
DECL|_CMU_CTRL_HFXOMODE_BUFEXTCLK|macro|_CMU_CTRL_HFXOMODE_BUFEXTCLK
DECL|_CMU_CTRL_HFXOMODE_DEFAULT|macro|_CMU_CTRL_HFXOMODE_DEFAULT
DECL|_CMU_CTRL_HFXOMODE_DIGEXTCLK|macro|_CMU_CTRL_HFXOMODE_DIGEXTCLK
DECL|_CMU_CTRL_HFXOMODE_MASK|macro|_CMU_CTRL_HFXOMODE_MASK
DECL|_CMU_CTRL_HFXOMODE_SHIFT|macro|_CMU_CTRL_HFXOMODE_SHIFT
DECL|_CMU_CTRL_HFXOMODE_XTAL|macro|_CMU_CTRL_HFXOMODE_XTAL
DECL|_CMU_CTRL_HFXOTIMEOUT_16KCYCLES|macro|_CMU_CTRL_HFXOTIMEOUT_16KCYCLES
DECL|_CMU_CTRL_HFXOTIMEOUT_1KCYCLES|macro|_CMU_CTRL_HFXOTIMEOUT_1KCYCLES
DECL|_CMU_CTRL_HFXOTIMEOUT_256CYCLES|macro|_CMU_CTRL_HFXOTIMEOUT_256CYCLES
DECL|_CMU_CTRL_HFXOTIMEOUT_8CYCLES|macro|_CMU_CTRL_HFXOTIMEOUT_8CYCLES
DECL|_CMU_CTRL_HFXOTIMEOUT_DEFAULT|macro|_CMU_CTRL_HFXOTIMEOUT_DEFAULT
DECL|_CMU_CTRL_HFXOTIMEOUT_MASK|macro|_CMU_CTRL_HFXOTIMEOUT_MASK
DECL|_CMU_CTRL_HFXOTIMEOUT_SHIFT|macro|_CMU_CTRL_HFXOTIMEOUT_SHIFT
DECL|_CMU_CTRL_LFXOBOOST_100PCENT|macro|_CMU_CTRL_LFXOBOOST_100PCENT
DECL|_CMU_CTRL_LFXOBOOST_70PCENT|macro|_CMU_CTRL_LFXOBOOST_70PCENT
DECL|_CMU_CTRL_LFXOBOOST_DEFAULT|macro|_CMU_CTRL_LFXOBOOST_DEFAULT
DECL|_CMU_CTRL_LFXOBOOST_MASK|macro|_CMU_CTRL_LFXOBOOST_MASK
DECL|_CMU_CTRL_LFXOBOOST_SHIFT|macro|_CMU_CTRL_LFXOBOOST_SHIFT
DECL|_CMU_CTRL_LFXOBUFCUR_DEFAULT|macro|_CMU_CTRL_LFXOBUFCUR_DEFAULT
DECL|_CMU_CTRL_LFXOBUFCUR_MASK|macro|_CMU_CTRL_LFXOBUFCUR_MASK
DECL|_CMU_CTRL_LFXOBUFCUR_SHIFT|macro|_CMU_CTRL_LFXOBUFCUR_SHIFT
DECL|_CMU_CTRL_LFXOMODE_BUFEXTCLK|macro|_CMU_CTRL_LFXOMODE_BUFEXTCLK
DECL|_CMU_CTRL_LFXOMODE_DEFAULT|macro|_CMU_CTRL_LFXOMODE_DEFAULT
DECL|_CMU_CTRL_LFXOMODE_DIGEXTCLK|macro|_CMU_CTRL_LFXOMODE_DIGEXTCLK
DECL|_CMU_CTRL_LFXOMODE_MASK|macro|_CMU_CTRL_LFXOMODE_MASK
DECL|_CMU_CTRL_LFXOMODE_SHIFT|macro|_CMU_CTRL_LFXOMODE_SHIFT
DECL|_CMU_CTRL_LFXOMODE_XTAL|macro|_CMU_CTRL_LFXOMODE_XTAL
DECL|_CMU_CTRL_LFXOTIMEOUT_16KCYCLES|macro|_CMU_CTRL_LFXOTIMEOUT_16KCYCLES
DECL|_CMU_CTRL_LFXOTIMEOUT_1KCYCLES|macro|_CMU_CTRL_LFXOTIMEOUT_1KCYCLES
DECL|_CMU_CTRL_LFXOTIMEOUT_32KCYCLES|macro|_CMU_CTRL_LFXOTIMEOUT_32KCYCLES
DECL|_CMU_CTRL_LFXOTIMEOUT_8CYCLES|macro|_CMU_CTRL_LFXOTIMEOUT_8CYCLES
DECL|_CMU_CTRL_LFXOTIMEOUT_DEFAULT|macro|_CMU_CTRL_LFXOTIMEOUT_DEFAULT
DECL|_CMU_CTRL_LFXOTIMEOUT_MASK|macro|_CMU_CTRL_LFXOTIMEOUT_MASK
DECL|_CMU_CTRL_LFXOTIMEOUT_SHIFT|macro|_CMU_CTRL_LFXOTIMEOUT_SHIFT
DECL|_CMU_CTRL_MASK|macro|_CMU_CTRL_MASK
DECL|_CMU_CTRL_RESETVALUE|macro|_CMU_CTRL_RESETVALUE
DECL|_CMU_FREEZE_MASK|macro|_CMU_FREEZE_MASK
DECL|_CMU_FREEZE_REGFREEZE_DEFAULT|macro|_CMU_FREEZE_REGFREEZE_DEFAULT
DECL|_CMU_FREEZE_REGFREEZE_FREEZE|macro|_CMU_FREEZE_REGFREEZE_FREEZE
DECL|_CMU_FREEZE_REGFREEZE_MASK|macro|_CMU_FREEZE_REGFREEZE_MASK
DECL|_CMU_FREEZE_REGFREEZE_SHIFT|macro|_CMU_FREEZE_REGFREEZE_SHIFT
DECL|_CMU_FREEZE_REGFREEZE_UPDATE|macro|_CMU_FREEZE_REGFREEZE_UPDATE
DECL|_CMU_FREEZE_RESETVALUE|macro|_CMU_FREEZE_RESETVALUE
DECL|_CMU_HFCORECLKDIV_HFCORECLKDIV_DEFAULT|macro|_CMU_HFCORECLKDIV_HFCORECLKDIV_DEFAULT
DECL|_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK128|macro|_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK128
DECL|_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK16|macro|_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK16
DECL|_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK256|macro|_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK256
DECL|_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK2|macro|_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK2
DECL|_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK32|macro|_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK32
DECL|_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK4|macro|_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK4
DECL|_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK512|macro|_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK512
DECL|_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK64|macro|_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK64
DECL|_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK8|macro|_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK8
DECL|_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK|macro|_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK
DECL|_CMU_HFCORECLKDIV_HFCORECLKDIV_MASK|macro|_CMU_HFCORECLKDIV_HFCORECLKDIV_MASK
DECL|_CMU_HFCORECLKDIV_HFCORECLKDIV_SHIFT|macro|_CMU_HFCORECLKDIV_HFCORECLKDIV_SHIFT
DECL|_CMU_HFCORECLKDIV_HFCORECLKLEDIV_DEFAULT|macro|_CMU_HFCORECLKDIV_HFCORECLKLEDIV_DEFAULT
DECL|_CMU_HFCORECLKDIV_HFCORECLKLEDIV_DIV2|macro|_CMU_HFCORECLKDIV_HFCORECLKLEDIV_DIV2
DECL|_CMU_HFCORECLKDIV_HFCORECLKLEDIV_DIV4|macro|_CMU_HFCORECLKDIV_HFCORECLKLEDIV_DIV4
DECL|_CMU_HFCORECLKDIV_HFCORECLKLEDIV_MASK|macro|_CMU_HFCORECLKDIV_HFCORECLKLEDIV_MASK
DECL|_CMU_HFCORECLKDIV_HFCORECLKLEDIV_SHIFT|macro|_CMU_HFCORECLKDIV_HFCORECLKLEDIV_SHIFT
DECL|_CMU_HFCORECLKDIV_MASK|macro|_CMU_HFCORECLKDIV_MASK
DECL|_CMU_HFCORECLKDIV_RESETVALUE|macro|_CMU_HFCORECLKDIV_RESETVALUE
DECL|_CMU_HFCORECLKEN0_AES_DEFAULT|macro|_CMU_HFCORECLKEN0_AES_DEFAULT
DECL|_CMU_HFCORECLKEN0_AES_MASK|macro|_CMU_HFCORECLKEN0_AES_MASK
DECL|_CMU_HFCORECLKEN0_AES_SHIFT|macro|_CMU_HFCORECLKEN0_AES_SHIFT
DECL|_CMU_HFCORECLKEN0_DMA_DEFAULT|macro|_CMU_HFCORECLKEN0_DMA_DEFAULT
DECL|_CMU_HFCORECLKEN0_DMA_MASK|macro|_CMU_HFCORECLKEN0_DMA_MASK
DECL|_CMU_HFCORECLKEN0_DMA_SHIFT|macro|_CMU_HFCORECLKEN0_DMA_SHIFT
DECL|_CMU_HFCORECLKEN0_EBI_DEFAULT|macro|_CMU_HFCORECLKEN0_EBI_DEFAULT
DECL|_CMU_HFCORECLKEN0_EBI_MASK|macro|_CMU_HFCORECLKEN0_EBI_MASK
DECL|_CMU_HFCORECLKEN0_EBI_SHIFT|macro|_CMU_HFCORECLKEN0_EBI_SHIFT
DECL|_CMU_HFCORECLKEN0_LE_DEFAULT|macro|_CMU_HFCORECLKEN0_LE_DEFAULT
DECL|_CMU_HFCORECLKEN0_LE_MASK|macro|_CMU_HFCORECLKEN0_LE_MASK
DECL|_CMU_HFCORECLKEN0_LE_SHIFT|macro|_CMU_HFCORECLKEN0_LE_SHIFT
DECL|_CMU_HFCORECLKEN0_MASK|macro|_CMU_HFCORECLKEN0_MASK
DECL|_CMU_HFCORECLKEN0_RESETVALUE|macro|_CMU_HFCORECLKEN0_RESETVALUE
DECL|_CMU_HFCORECLKEN0_USBC_DEFAULT|macro|_CMU_HFCORECLKEN0_USBC_DEFAULT
DECL|_CMU_HFCORECLKEN0_USBC_MASK|macro|_CMU_HFCORECLKEN0_USBC_MASK
DECL|_CMU_HFCORECLKEN0_USBC_SHIFT|macro|_CMU_HFCORECLKEN0_USBC_SHIFT
DECL|_CMU_HFCORECLKEN0_USB_DEFAULT|macro|_CMU_HFCORECLKEN0_USB_DEFAULT
DECL|_CMU_HFCORECLKEN0_USB_MASK|macro|_CMU_HFCORECLKEN0_USB_MASK
DECL|_CMU_HFCORECLKEN0_USB_SHIFT|macro|_CMU_HFCORECLKEN0_USB_SHIFT
DECL|_CMU_HFPERCLKDIV_HFPERCLKDIV_DEFAULT|macro|_CMU_HFPERCLKDIV_HFPERCLKDIV_DEFAULT
DECL|_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK128|macro|_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK128
DECL|_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK16|macro|_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK16
DECL|_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK256|macro|_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK256
DECL|_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK2|macro|_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK2
DECL|_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK32|macro|_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK32
DECL|_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK4|macro|_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK4
DECL|_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK512|macro|_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK512
DECL|_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK64|macro|_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK64
DECL|_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK8|macro|_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK8
DECL|_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK|macro|_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK
DECL|_CMU_HFPERCLKDIV_HFPERCLKDIV_MASK|macro|_CMU_HFPERCLKDIV_HFPERCLKDIV_MASK
DECL|_CMU_HFPERCLKDIV_HFPERCLKDIV_SHIFT|macro|_CMU_HFPERCLKDIV_HFPERCLKDIV_SHIFT
DECL|_CMU_HFPERCLKDIV_HFPERCLKEN_DEFAULT|macro|_CMU_HFPERCLKDIV_HFPERCLKEN_DEFAULT
DECL|_CMU_HFPERCLKDIV_HFPERCLKEN_MASK|macro|_CMU_HFPERCLKDIV_HFPERCLKEN_MASK
DECL|_CMU_HFPERCLKDIV_HFPERCLKEN_SHIFT|macro|_CMU_HFPERCLKDIV_HFPERCLKEN_SHIFT
DECL|_CMU_HFPERCLKDIV_MASK|macro|_CMU_HFPERCLKDIV_MASK
DECL|_CMU_HFPERCLKDIV_RESETVALUE|macro|_CMU_HFPERCLKDIV_RESETVALUE
DECL|_CMU_HFPERCLKEN0_ACMP0_DEFAULT|macro|_CMU_HFPERCLKEN0_ACMP0_DEFAULT
DECL|_CMU_HFPERCLKEN0_ACMP0_MASK|macro|_CMU_HFPERCLKEN0_ACMP0_MASK
DECL|_CMU_HFPERCLKEN0_ACMP0_SHIFT|macro|_CMU_HFPERCLKEN0_ACMP0_SHIFT
DECL|_CMU_HFPERCLKEN0_ACMP1_DEFAULT|macro|_CMU_HFPERCLKEN0_ACMP1_DEFAULT
DECL|_CMU_HFPERCLKEN0_ACMP1_MASK|macro|_CMU_HFPERCLKEN0_ACMP1_MASK
DECL|_CMU_HFPERCLKEN0_ACMP1_SHIFT|macro|_CMU_HFPERCLKEN0_ACMP1_SHIFT
DECL|_CMU_HFPERCLKEN0_ADC0_DEFAULT|macro|_CMU_HFPERCLKEN0_ADC0_DEFAULT
DECL|_CMU_HFPERCLKEN0_ADC0_MASK|macro|_CMU_HFPERCLKEN0_ADC0_MASK
DECL|_CMU_HFPERCLKEN0_ADC0_SHIFT|macro|_CMU_HFPERCLKEN0_ADC0_SHIFT
DECL|_CMU_HFPERCLKEN0_DAC0_DEFAULT|macro|_CMU_HFPERCLKEN0_DAC0_DEFAULT
DECL|_CMU_HFPERCLKEN0_DAC0_MASK|macro|_CMU_HFPERCLKEN0_DAC0_MASK
DECL|_CMU_HFPERCLKEN0_DAC0_SHIFT|macro|_CMU_HFPERCLKEN0_DAC0_SHIFT
DECL|_CMU_HFPERCLKEN0_GPIO_DEFAULT|macro|_CMU_HFPERCLKEN0_GPIO_DEFAULT
DECL|_CMU_HFPERCLKEN0_GPIO_MASK|macro|_CMU_HFPERCLKEN0_GPIO_MASK
DECL|_CMU_HFPERCLKEN0_GPIO_SHIFT|macro|_CMU_HFPERCLKEN0_GPIO_SHIFT
DECL|_CMU_HFPERCLKEN0_I2C0_DEFAULT|macro|_CMU_HFPERCLKEN0_I2C0_DEFAULT
DECL|_CMU_HFPERCLKEN0_I2C0_MASK|macro|_CMU_HFPERCLKEN0_I2C0_MASK
DECL|_CMU_HFPERCLKEN0_I2C0_SHIFT|macro|_CMU_HFPERCLKEN0_I2C0_SHIFT
DECL|_CMU_HFPERCLKEN0_I2C1_DEFAULT|macro|_CMU_HFPERCLKEN0_I2C1_DEFAULT
DECL|_CMU_HFPERCLKEN0_I2C1_MASK|macro|_CMU_HFPERCLKEN0_I2C1_MASK
DECL|_CMU_HFPERCLKEN0_I2C1_SHIFT|macro|_CMU_HFPERCLKEN0_I2C1_SHIFT
DECL|_CMU_HFPERCLKEN0_MASK|macro|_CMU_HFPERCLKEN0_MASK
DECL|_CMU_HFPERCLKEN0_PRS_DEFAULT|macro|_CMU_HFPERCLKEN0_PRS_DEFAULT
DECL|_CMU_HFPERCLKEN0_PRS_MASK|macro|_CMU_HFPERCLKEN0_PRS_MASK
DECL|_CMU_HFPERCLKEN0_PRS_SHIFT|macro|_CMU_HFPERCLKEN0_PRS_SHIFT
DECL|_CMU_HFPERCLKEN0_RESETVALUE|macro|_CMU_HFPERCLKEN0_RESETVALUE
DECL|_CMU_HFPERCLKEN0_TIMER0_DEFAULT|macro|_CMU_HFPERCLKEN0_TIMER0_DEFAULT
DECL|_CMU_HFPERCLKEN0_TIMER0_MASK|macro|_CMU_HFPERCLKEN0_TIMER0_MASK
DECL|_CMU_HFPERCLKEN0_TIMER0_SHIFT|macro|_CMU_HFPERCLKEN0_TIMER0_SHIFT
DECL|_CMU_HFPERCLKEN0_TIMER1_DEFAULT|macro|_CMU_HFPERCLKEN0_TIMER1_DEFAULT
DECL|_CMU_HFPERCLKEN0_TIMER1_MASK|macro|_CMU_HFPERCLKEN0_TIMER1_MASK
DECL|_CMU_HFPERCLKEN0_TIMER1_SHIFT|macro|_CMU_HFPERCLKEN0_TIMER1_SHIFT
DECL|_CMU_HFPERCLKEN0_TIMER2_DEFAULT|macro|_CMU_HFPERCLKEN0_TIMER2_DEFAULT
DECL|_CMU_HFPERCLKEN0_TIMER2_MASK|macro|_CMU_HFPERCLKEN0_TIMER2_MASK
DECL|_CMU_HFPERCLKEN0_TIMER2_SHIFT|macro|_CMU_HFPERCLKEN0_TIMER2_SHIFT
DECL|_CMU_HFPERCLKEN0_TIMER3_DEFAULT|macro|_CMU_HFPERCLKEN0_TIMER3_DEFAULT
DECL|_CMU_HFPERCLKEN0_TIMER3_MASK|macro|_CMU_HFPERCLKEN0_TIMER3_MASK
DECL|_CMU_HFPERCLKEN0_TIMER3_SHIFT|macro|_CMU_HFPERCLKEN0_TIMER3_SHIFT
DECL|_CMU_HFPERCLKEN0_UART0_DEFAULT|macro|_CMU_HFPERCLKEN0_UART0_DEFAULT
DECL|_CMU_HFPERCLKEN0_UART0_MASK|macro|_CMU_HFPERCLKEN0_UART0_MASK
DECL|_CMU_HFPERCLKEN0_UART0_SHIFT|macro|_CMU_HFPERCLKEN0_UART0_SHIFT
DECL|_CMU_HFPERCLKEN0_UART1_DEFAULT|macro|_CMU_HFPERCLKEN0_UART1_DEFAULT
DECL|_CMU_HFPERCLKEN0_UART1_MASK|macro|_CMU_HFPERCLKEN0_UART1_MASK
DECL|_CMU_HFPERCLKEN0_UART1_SHIFT|macro|_CMU_HFPERCLKEN0_UART1_SHIFT
DECL|_CMU_HFPERCLKEN0_USART0_DEFAULT|macro|_CMU_HFPERCLKEN0_USART0_DEFAULT
DECL|_CMU_HFPERCLKEN0_USART0_MASK|macro|_CMU_HFPERCLKEN0_USART0_MASK
DECL|_CMU_HFPERCLKEN0_USART0_SHIFT|macro|_CMU_HFPERCLKEN0_USART0_SHIFT
DECL|_CMU_HFPERCLKEN0_USART1_DEFAULT|macro|_CMU_HFPERCLKEN0_USART1_DEFAULT
DECL|_CMU_HFPERCLKEN0_USART1_MASK|macro|_CMU_HFPERCLKEN0_USART1_MASK
DECL|_CMU_HFPERCLKEN0_USART1_SHIFT|macro|_CMU_HFPERCLKEN0_USART1_SHIFT
DECL|_CMU_HFPERCLKEN0_USART2_DEFAULT|macro|_CMU_HFPERCLKEN0_USART2_DEFAULT
DECL|_CMU_HFPERCLKEN0_USART2_MASK|macro|_CMU_HFPERCLKEN0_USART2_MASK
DECL|_CMU_HFPERCLKEN0_USART2_SHIFT|macro|_CMU_HFPERCLKEN0_USART2_SHIFT
DECL|_CMU_HFPERCLKEN0_VCMP_DEFAULT|macro|_CMU_HFPERCLKEN0_VCMP_DEFAULT
DECL|_CMU_HFPERCLKEN0_VCMP_MASK|macro|_CMU_HFPERCLKEN0_VCMP_MASK
DECL|_CMU_HFPERCLKEN0_VCMP_SHIFT|macro|_CMU_HFPERCLKEN0_VCMP_SHIFT
DECL|_CMU_HFRCOCTRL_BAND_11MHZ|macro|_CMU_HFRCOCTRL_BAND_11MHZ
DECL|_CMU_HFRCOCTRL_BAND_14MHZ|macro|_CMU_HFRCOCTRL_BAND_14MHZ
DECL|_CMU_HFRCOCTRL_BAND_1MHZ|macro|_CMU_HFRCOCTRL_BAND_1MHZ
DECL|_CMU_HFRCOCTRL_BAND_21MHZ|macro|_CMU_HFRCOCTRL_BAND_21MHZ
DECL|_CMU_HFRCOCTRL_BAND_28MHZ|macro|_CMU_HFRCOCTRL_BAND_28MHZ
DECL|_CMU_HFRCOCTRL_BAND_7MHZ|macro|_CMU_HFRCOCTRL_BAND_7MHZ
DECL|_CMU_HFRCOCTRL_BAND_DEFAULT|macro|_CMU_HFRCOCTRL_BAND_DEFAULT
DECL|_CMU_HFRCOCTRL_BAND_MASK|macro|_CMU_HFRCOCTRL_BAND_MASK
DECL|_CMU_HFRCOCTRL_BAND_SHIFT|macro|_CMU_HFRCOCTRL_BAND_SHIFT
DECL|_CMU_HFRCOCTRL_MASK|macro|_CMU_HFRCOCTRL_MASK
DECL|_CMU_HFRCOCTRL_RESETVALUE|macro|_CMU_HFRCOCTRL_RESETVALUE
DECL|_CMU_HFRCOCTRL_SUDELAY_DEFAULT|macro|_CMU_HFRCOCTRL_SUDELAY_DEFAULT
DECL|_CMU_HFRCOCTRL_SUDELAY_MASK|macro|_CMU_HFRCOCTRL_SUDELAY_MASK
DECL|_CMU_HFRCOCTRL_SUDELAY_SHIFT|macro|_CMU_HFRCOCTRL_SUDELAY_SHIFT
DECL|_CMU_HFRCOCTRL_TUNING_DEFAULT|macro|_CMU_HFRCOCTRL_TUNING_DEFAULT
DECL|_CMU_HFRCOCTRL_TUNING_MASK|macro|_CMU_HFRCOCTRL_TUNING_MASK
DECL|_CMU_HFRCOCTRL_TUNING_SHIFT|macro|_CMU_HFRCOCTRL_TUNING_SHIFT
DECL|_CMU_IEN_AUXHFRCORDY_DEFAULT|macro|_CMU_IEN_AUXHFRCORDY_DEFAULT
DECL|_CMU_IEN_AUXHFRCORDY_MASK|macro|_CMU_IEN_AUXHFRCORDY_MASK
DECL|_CMU_IEN_AUXHFRCORDY_SHIFT|macro|_CMU_IEN_AUXHFRCORDY_SHIFT
DECL|_CMU_IEN_CALOF_DEFAULT|macro|_CMU_IEN_CALOF_DEFAULT
DECL|_CMU_IEN_CALOF_MASK|macro|_CMU_IEN_CALOF_MASK
DECL|_CMU_IEN_CALOF_SHIFT|macro|_CMU_IEN_CALOF_SHIFT
DECL|_CMU_IEN_CALRDY_DEFAULT|macro|_CMU_IEN_CALRDY_DEFAULT
DECL|_CMU_IEN_CALRDY_MASK|macro|_CMU_IEN_CALRDY_MASK
DECL|_CMU_IEN_CALRDY_SHIFT|macro|_CMU_IEN_CALRDY_SHIFT
DECL|_CMU_IEN_HFRCORDY_DEFAULT|macro|_CMU_IEN_HFRCORDY_DEFAULT
DECL|_CMU_IEN_HFRCORDY_MASK|macro|_CMU_IEN_HFRCORDY_MASK
DECL|_CMU_IEN_HFRCORDY_SHIFT|macro|_CMU_IEN_HFRCORDY_SHIFT
DECL|_CMU_IEN_HFXORDY_DEFAULT|macro|_CMU_IEN_HFXORDY_DEFAULT
DECL|_CMU_IEN_HFXORDY_MASK|macro|_CMU_IEN_HFXORDY_MASK
DECL|_CMU_IEN_HFXORDY_SHIFT|macro|_CMU_IEN_HFXORDY_SHIFT
DECL|_CMU_IEN_LFRCORDY_DEFAULT|macro|_CMU_IEN_LFRCORDY_DEFAULT
DECL|_CMU_IEN_LFRCORDY_MASK|macro|_CMU_IEN_LFRCORDY_MASK
DECL|_CMU_IEN_LFRCORDY_SHIFT|macro|_CMU_IEN_LFRCORDY_SHIFT
DECL|_CMU_IEN_LFXORDY_DEFAULT|macro|_CMU_IEN_LFXORDY_DEFAULT
DECL|_CMU_IEN_LFXORDY_MASK|macro|_CMU_IEN_LFXORDY_MASK
DECL|_CMU_IEN_LFXORDY_SHIFT|macro|_CMU_IEN_LFXORDY_SHIFT
DECL|_CMU_IEN_MASK|macro|_CMU_IEN_MASK
DECL|_CMU_IEN_RESETVALUE|macro|_CMU_IEN_RESETVALUE
DECL|_CMU_IEN_USBCHFCLKSEL_DEFAULT|macro|_CMU_IEN_USBCHFCLKSEL_DEFAULT
DECL|_CMU_IEN_USBCHFCLKSEL_MASK|macro|_CMU_IEN_USBCHFCLKSEL_MASK
DECL|_CMU_IEN_USBCHFCLKSEL_SHIFT|macro|_CMU_IEN_USBCHFCLKSEL_SHIFT
DECL|_CMU_IFC_AUXHFRCORDY_DEFAULT|macro|_CMU_IFC_AUXHFRCORDY_DEFAULT
DECL|_CMU_IFC_AUXHFRCORDY_MASK|macro|_CMU_IFC_AUXHFRCORDY_MASK
DECL|_CMU_IFC_AUXHFRCORDY_SHIFT|macro|_CMU_IFC_AUXHFRCORDY_SHIFT
DECL|_CMU_IFC_CALOF_DEFAULT|macro|_CMU_IFC_CALOF_DEFAULT
DECL|_CMU_IFC_CALOF_MASK|macro|_CMU_IFC_CALOF_MASK
DECL|_CMU_IFC_CALOF_SHIFT|macro|_CMU_IFC_CALOF_SHIFT
DECL|_CMU_IFC_CALRDY_DEFAULT|macro|_CMU_IFC_CALRDY_DEFAULT
DECL|_CMU_IFC_CALRDY_MASK|macro|_CMU_IFC_CALRDY_MASK
DECL|_CMU_IFC_CALRDY_SHIFT|macro|_CMU_IFC_CALRDY_SHIFT
DECL|_CMU_IFC_HFRCORDY_DEFAULT|macro|_CMU_IFC_HFRCORDY_DEFAULT
DECL|_CMU_IFC_HFRCORDY_MASK|macro|_CMU_IFC_HFRCORDY_MASK
DECL|_CMU_IFC_HFRCORDY_SHIFT|macro|_CMU_IFC_HFRCORDY_SHIFT
DECL|_CMU_IFC_HFXORDY_DEFAULT|macro|_CMU_IFC_HFXORDY_DEFAULT
DECL|_CMU_IFC_HFXORDY_MASK|macro|_CMU_IFC_HFXORDY_MASK
DECL|_CMU_IFC_HFXORDY_SHIFT|macro|_CMU_IFC_HFXORDY_SHIFT
DECL|_CMU_IFC_LFRCORDY_DEFAULT|macro|_CMU_IFC_LFRCORDY_DEFAULT
DECL|_CMU_IFC_LFRCORDY_MASK|macro|_CMU_IFC_LFRCORDY_MASK
DECL|_CMU_IFC_LFRCORDY_SHIFT|macro|_CMU_IFC_LFRCORDY_SHIFT
DECL|_CMU_IFC_LFXORDY_DEFAULT|macro|_CMU_IFC_LFXORDY_DEFAULT
DECL|_CMU_IFC_LFXORDY_MASK|macro|_CMU_IFC_LFXORDY_MASK
DECL|_CMU_IFC_LFXORDY_SHIFT|macro|_CMU_IFC_LFXORDY_SHIFT
DECL|_CMU_IFC_MASK|macro|_CMU_IFC_MASK
DECL|_CMU_IFC_RESETVALUE|macro|_CMU_IFC_RESETVALUE
DECL|_CMU_IFC_USBCHFCLKSEL_DEFAULT|macro|_CMU_IFC_USBCHFCLKSEL_DEFAULT
DECL|_CMU_IFC_USBCHFCLKSEL_MASK|macro|_CMU_IFC_USBCHFCLKSEL_MASK
DECL|_CMU_IFC_USBCHFCLKSEL_SHIFT|macro|_CMU_IFC_USBCHFCLKSEL_SHIFT
DECL|_CMU_IFS_AUXHFRCORDY_DEFAULT|macro|_CMU_IFS_AUXHFRCORDY_DEFAULT
DECL|_CMU_IFS_AUXHFRCORDY_MASK|macro|_CMU_IFS_AUXHFRCORDY_MASK
DECL|_CMU_IFS_AUXHFRCORDY_SHIFT|macro|_CMU_IFS_AUXHFRCORDY_SHIFT
DECL|_CMU_IFS_CALOF_DEFAULT|macro|_CMU_IFS_CALOF_DEFAULT
DECL|_CMU_IFS_CALOF_MASK|macro|_CMU_IFS_CALOF_MASK
DECL|_CMU_IFS_CALOF_SHIFT|macro|_CMU_IFS_CALOF_SHIFT
DECL|_CMU_IFS_CALRDY_DEFAULT|macro|_CMU_IFS_CALRDY_DEFAULT
DECL|_CMU_IFS_CALRDY_MASK|macro|_CMU_IFS_CALRDY_MASK
DECL|_CMU_IFS_CALRDY_SHIFT|macro|_CMU_IFS_CALRDY_SHIFT
DECL|_CMU_IFS_HFRCORDY_DEFAULT|macro|_CMU_IFS_HFRCORDY_DEFAULT
DECL|_CMU_IFS_HFRCORDY_MASK|macro|_CMU_IFS_HFRCORDY_MASK
DECL|_CMU_IFS_HFRCORDY_SHIFT|macro|_CMU_IFS_HFRCORDY_SHIFT
DECL|_CMU_IFS_HFXORDY_DEFAULT|macro|_CMU_IFS_HFXORDY_DEFAULT
DECL|_CMU_IFS_HFXORDY_MASK|macro|_CMU_IFS_HFXORDY_MASK
DECL|_CMU_IFS_HFXORDY_SHIFT|macro|_CMU_IFS_HFXORDY_SHIFT
DECL|_CMU_IFS_LFRCORDY_DEFAULT|macro|_CMU_IFS_LFRCORDY_DEFAULT
DECL|_CMU_IFS_LFRCORDY_MASK|macro|_CMU_IFS_LFRCORDY_MASK
DECL|_CMU_IFS_LFRCORDY_SHIFT|macro|_CMU_IFS_LFRCORDY_SHIFT
DECL|_CMU_IFS_LFXORDY_DEFAULT|macro|_CMU_IFS_LFXORDY_DEFAULT
DECL|_CMU_IFS_LFXORDY_MASK|macro|_CMU_IFS_LFXORDY_MASK
DECL|_CMU_IFS_LFXORDY_SHIFT|macro|_CMU_IFS_LFXORDY_SHIFT
DECL|_CMU_IFS_MASK|macro|_CMU_IFS_MASK
DECL|_CMU_IFS_RESETVALUE|macro|_CMU_IFS_RESETVALUE
DECL|_CMU_IFS_USBCHFCLKSEL_DEFAULT|macro|_CMU_IFS_USBCHFCLKSEL_DEFAULT
DECL|_CMU_IFS_USBCHFCLKSEL_MASK|macro|_CMU_IFS_USBCHFCLKSEL_MASK
DECL|_CMU_IFS_USBCHFCLKSEL_SHIFT|macro|_CMU_IFS_USBCHFCLKSEL_SHIFT
DECL|_CMU_IF_AUXHFRCORDY_DEFAULT|macro|_CMU_IF_AUXHFRCORDY_DEFAULT
DECL|_CMU_IF_AUXHFRCORDY_MASK|macro|_CMU_IF_AUXHFRCORDY_MASK
DECL|_CMU_IF_AUXHFRCORDY_SHIFT|macro|_CMU_IF_AUXHFRCORDY_SHIFT
DECL|_CMU_IF_CALOF_DEFAULT|macro|_CMU_IF_CALOF_DEFAULT
DECL|_CMU_IF_CALOF_MASK|macro|_CMU_IF_CALOF_MASK
DECL|_CMU_IF_CALOF_SHIFT|macro|_CMU_IF_CALOF_SHIFT
DECL|_CMU_IF_CALRDY_DEFAULT|macro|_CMU_IF_CALRDY_DEFAULT
DECL|_CMU_IF_CALRDY_MASK|macro|_CMU_IF_CALRDY_MASK
DECL|_CMU_IF_CALRDY_SHIFT|macro|_CMU_IF_CALRDY_SHIFT
DECL|_CMU_IF_HFRCORDY_DEFAULT|macro|_CMU_IF_HFRCORDY_DEFAULT
DECL|_CMU_IF_HFRCORDY_MASK|macro|_CMU_IF_HFRCORDY_MASK
DECL|_CMU_IF_HFRCORDY_SHIFT|macro|_CMU_IF_HFRCORDY_SHIFT
DECL|_CMU_IF_HFXORDY_DEFAULT|macro|_CMU_IF_HFXORDY_DEFAULT
DECL|_CMU_IF_HFXORDY_MASK|macro|_CMU_IF_HFXORDY_MASK
DECL|_CMU_IF_HFXORDY_SHIFT|macro|_CMU_IF_HFXORDY_SHIFT
DECL|_CMU_IF_LFRCORDY_DEFAULT|macro|_CMU_IF_LFRCORDY_DEFAULT
DECL|_CMU_IF_LFRCORDY_MASK|macro|_CMU_IF_LFRCORDY_MASK
DECL|_CMU_IF_LFRCORDY_SHIFT|macro|_CMU_IF_LFRCORDY_SHIFT
DECL|_CMU_IF_LFXORDY_DEFAULT|macro|_CMU_IF_LFXORDY_DEFAULT
DECL|_CMU_IF_LFXORDY_MASK|macro|_CMU_IF_LFXORDY_MASK
DECL|_CMU_IF_LFXORDY_SHIFT|macro|_CMU_IF_LFXORDY_SHIFT
DECL|_CMU_IF_MASK|macro|_CMU_IF_MASK
DECL|_CMU_IF_RESETVALUE|macro|_CMU_IF_RESETVALUE
DECL|_CMU_IF_USBCHFCLKSEL_DEFAULT|macro|_CMU_IF_USBCHFCLKSEL_DEFAULT
DECL|_CMU_IF_USBCHFCLKSEL_MASK|macro|_CMU_IF_USBCHFCLKSEL_MASK
DECL|_CMU_IF_USBCHFCLKSEL_SHIFT|macro|_CMU_IF_USBCHFCLKSEL_SHIFT
DECL|_CMU_LCDCTRL_FDIV_DEFAULT|macro|_CMU_LCDCTRL_FDIV_DEFAULT
DECL|_CMU_LCDCTRL_FDIV_MASK|macro|_CMU_LCDCTRL_FDIV_MASK
DECL|_CMU_LCDCTRL_FDIV_SHIFT|macro|_CMU_LCDCTRL_FDIV_SHIFT
DECL|_CMU_LCDCTRL_MASK|macro|_CMU_LCDCTRL_MASK
DECL|_CMU_LCDCTRL_RESETVALUE|macro|_CMU_LCDCTRL_RESETVALUE
DECL|_CMU_LCDCTRL_VBFDIV_DEFAULT|macro|_CMU_LCDCTRL_VBFDIV_DEFAULT
DECL|_CMU_LCDCTRL_VBFDIV_DIV128|macro|_CMU_LCDCTRL_VBFDIV_DIV128
DECL|_CMU_LCDCTRL_VBFDIV_DIV16|macro|_CMU_LCDCTRL_VBFDIV_DIV16
DECL|_CMU_LCDCTRL_VBFDIV_DIV1|macro|_CMU_LCDCTRL_VBFDIV_DIV1
DECL|_CMU_LCDCTRL_VBFDIV_DIV2|macro|_CMU_LCDCTRL_VBFDIV_DIV2
DECL|_CMU_LCDCTRL_VBFDIV_DIV32|macro|_CMU_LCDCTRL_VBFDIV_DIV32
DECL|_CMU_LCDCTRL_VBFDIV_DIV4|macro|_CMU_LCDCTRL_VBFDIV_DIV4
DECL|_CMU_LCDCTRL_VBFDIV_DIV64|macro|_CMU_LCDCTRL_VBFDIV_DIV64
DECL|_CMU_LCDCTRL_VBFDIV_DIV8|macro|_CMU_LCDCTRL_VBFDIV_DIV8
DECL|_CMU_LCDCTRL_VBFDIV_MASK|macro|_CMU_LCDCTRL_VBFDIV_MASK
DECL|_CMU_LCDCTRL_VBFDIV_SHIFT|macro|_CMU_LCDCTRL_VBFDIV_SHIFT
DECL|_CMU_LCDCTRL_VBOOSTEN_DEFAULT|macro|_CMU_LCDCTRL_VBOOSTEN_DEFAULT
DECL|_CMU_LCDCTRL_VBOOSTEN_MASK|macro|_CMU_LCDCTRL_VBOOSTEN_MASK
DECL|_CMU_LCDCTRL_VBOOSTEN_SHIFT|macro|_CMU_LCDCTRL_VBOOSTEN_SHIFT
DECL|_CMU_LFACLKEN0_LCD_DEFAULT|macro|_CMU_LFACLKEN0_LCD_DEFAULT
DECL|_CMU_LFACLKEN0_LCD_MASK|macro|_CMU_LFACLKEN0_LCD_MASK
DECL|_CMU_LFACLKEN0_LCD_SHIFT|macro|_CMU_LFACLKEN0_LCD_SHIFT
DECL|_CMU_LFACLKEN0_LESENSE_DEFAULT|macro|_CMU_LFACLKEN0_LESENSE_DEFAULT
DECL|_CMU_LFACLKEN0_LESENSE_MASK|macro|_CMU_LFACLKEN0_LESENSE_MASK
DECL|_CMU_LFACLKEN0_LESENSE_SHIFT|macro|_CMU_LFACLKEN0_LESENSE_SHIFT
DECL|_CMU_LFACLKEN0_LETIMER0_DEFAULT|macro|_CMU_LFACLKEN0_LETIMER0_DEFAULT
DECL|_CMU_LFACLKEN0_LETIMER0_MASK|macro|_CMU_LFACLKEN0_LETIMER0_MASK
DECL|_CMU_LFACLKEN0_LETIMER0_SHIFT|macro|_CMU_LFACLKEN0_LETIMER0_SHIFT
DECL|_CMU_LFACLKEN0_MASK|macro|_CMU_LFACLKEN0_MASK
DECL|_CMU_LFACLKEN0_RESETVALUE|macro|_CMU_LFACLKEN0_RESETVALUE
DECL|_CMU_LFACLKEN0_RTC_DEFAULT|macro|_CMU_LFACLKEN0_RTC_DEFAULT
DECL|_CMU_LFACLKEN0_RTC_MASK|macro|_CMU_LFACLKEN0_RTC_MASK
DECL|_CMU_LFACLKEN0_RTC_SHIFT|macro|_CMU_LFACLKEN0_RTC_SHIFT
DECL|_CMU_LFAPRESC0_LCD_DIV128|macro|_CMU_LFAPRESC0_LCD_DIV128
DECL|_CMU_LFAPRESC0_LCD_DIV16|macro|_CMU_LFAPRESC0_LCD_DIV16
DECL|_CMU_LFAPRESC0_LCD_DIV32|macro|_CMU_LFAPRESC0_LCD_DIV32
DECL|_CMU_LFAPRESC0_LCD_DIV64|macro|_CMU_LFAPRESC0_LCD_DIV64
DECL|_CMU_LFAPRESC0_LCD_MASK|macro|_CMU_LFAPRESC0_LCD_MASK
DECL|_CMU_LFAPRESC0_LCD_SHIFT|macro|_CMU_LFAPRESC0_LCD_SHIFT
DECL|_CMU_LFAPRESC0_LESENSE_DIV1|macro|_CMU_LFAPRESC0_LESENSE_DIV1
DECL|_CMU_LFAPRESC0_LESENSE_DIV2|macro|_CMU_LFAPRESC0_LESENSE_DIV2
DECL|_CMU_LFAPRESC0_LESENSE_DIV4|macro|_CMU_LFAPRESC0_LESENSE_DIV4
DECL|_CMU_LFAPRESC0_LESENSE_DIV8|macro|_CMU_LFAPRESC0_LESENSE_DIV8
DECL|_CMU_LFAPRESC0_LESENSE_MASK|macro|_CMU_LFAPRESC0_LESENSE_MASK
DECL|_CMU_LFAPRESC0_LESENSE_SHIFT|macro|_CMU_LFAPRESC0_LESENSE_SHIFT
DECL|_CMU_LFAPRESC0_LETIMER0_DIV1024|macro|_CMU_LFAPRESC0_LETIMER0_DIV1024
DECL|_CMU_LFAPRESC0_LETIMER0_DIV128|macro|_CMU_LFAPRESC0_LETIMER0_DIV128
DECL|_CMU_LFAPRESC0_LETIMER0_DIV16384|macro|_CMU_LFAPRESC0_LETIMER0_DIV16384
DECL|_CMU_LFAPRESC0_LETIMER0_DIV16|macro|_CMU_LFAPRESC0_LETIMER0_DIV16
DECL|_CMU_LFAPRESC0_LETIMER0_DIV1|macro|_CMU_LFAPRESC0_LETIMER0_DIV1
DECL|_CMU_LFAPRESC0_LETIMER0_DIV2048|macro|_CMU_LFAPRESC0_LETIMER0_DIV2048
DECL|_CMU_LFAPRESC0_LETIMER0_DIV256|macro|_CMU_LFAPRESC0_LETIMER0_DIV256
DECL|_CMU_LFAPRESC0_LETIMER0_DIV2|macro|_CMU_LFAPRESC0_LETIMER0_DIV2
DECL|_CMU_LFAPRESC0_LETIMER0_DIV32768|macro|_CMU_LFAPRESC0_LETIMER0_DIV32768
DECL|_CMU_LFAPRESC0_LETIMER0_DIV32|macro|_CMU_LFAPRESC0_LETIMER0_DIV32
DECL|_CMU_LFAPRESC0_LETIMER0_DIV4096|macro|_CMU_LFAPRESC0_LETIMER0_DIV4096
DECL|_CMU_LFAPRESC0_LETIMER0_DIV4|macro|_CMU_LFAPRESC0_LETIMER0_DIV4
DECL|_CMU_LFAPRESC0_LETIMER0_DIV512|macro|_CMU_LFAPRESC0_LETIMER0_DIV512
DECL|_CMU_LFAPRESC0_LETIMER0_DIV64|macro|_CMU_LFAPRESC0_LETIMER0_DIV64
DECL|_CMU_LFAPRESC0_LETIMER0_DIV8192|macro|_CMU_LFAPRESC0_LETIMER0_DIV8192
DECL|_CMU_LFAPRESC0_LETIMER0_DIV8|macro|_CMU_LFAPRESC0_LETIMER0_DIV8
DECL|_CMU_LFAPRESC0_LETIMER0_MASK|macro|_CMU_LFAPRESC0_LETIMER0_MASK
DECL|_CMU_LFAPRESC0_LETIMER0_SHIFT|macro|_CMU_LFAPRESC0_LETIMER0_SHIFT
DECL|_CMU_LFAPRESC0_MASK|macro|_CMU_LFAPRESC0_MASK
DECL|_CMU_LFAPRESC0_RESETVALUE|macro|_CMU_LFAPRESC0_RESETVALUE
DECL|_CMU_LFAPRESC0_RTC_DIV1024|macro|_CMU_LFAPRESC0_RTC_DIV1024
DECL|_CMU_LFAPRESC0_RTC_DIV128|macro|_CMU_LFAPRESC0_RTC_DIV128
DECL|_CMU_LFAPRESC0_RTC_DIV16384|macro|_CMU_LFAPRESC0_RTC_DIV16384
DECL|_CMU_LFAPRESC0_RTC_DIV16|macro|_CMU_LFAPRESC0_RTC_DIV16
DECL|_CMU_LFAPRESC0_RTC_DIV1|macro|_CMU_LFAPRESC0_RTC_DIV1
DECL|_CMU_LFAPRESC0_RTC_DIV2048|macro|_CMU_LFAPRESC0_RTC_DIV2048
DECL|_CMU_LFAPRESC0_RTC_DIV256|macro|_CMU_LFAPRESC0_RTC_DIV256
DECL|_CMU_LFAPRESC0_RTC_DIV2|macro|_CMU_LFAPRESC0_RTC_DIV2
DECL|_CMU_LFAPRESC0_RTC_DIV32768|macro|_CMU_LFAPRESC0_RTC_DIV32768
DECL|_CMU_LFAPRESC0_RTC_DIV32|macro|_CMU_LFAPRESC0_RTC_DIV32
DECL|_CMU_LFAPRESC0_RTC_DIV4096|macro|_CMU_LFAPRESC0_RTC_DIV4096
DECL|_CMU_LFAPRESC0_RTC_DIV4|macro|_CMU_LFAPRESC0_RTC_DIV4
DECL|_CMU_LFAPRESC0_RTC_DIV512|macro|_CMU_LFAPRESC0_RTC_DIV512
DECL|_CMU_LFAPRESC0_RTC_DIV64|macro|_CMU_LFAPRESC0_RTC_DIV64
DECL|_CMU_LFAPRESC0_RTC_DIV8192|macro|_CMU_LFAPRESC0_RTC_DIV8192
DECL|_CMU_LFAPRESC0_RTC_DIV8|macro|_CMU_LFAPRESC0_RTC_DIV8
DECL|_CMU_LFAPRESC0_RTC_MASK|macro|_CMU_LFAPRESC0_RTC_MASK
DECL|_CMU_LFAPRESC0_RTC_SHIFT|macro|_CMU_LFAPRESC0_RTC_SHIFT
DECL|_CMU_LFBCLKEN0_LEUART0_DEFAULT|macro|_CMU_LFBCLKEN0_LEUART0_DEFAULT
DECL|_CMU_LFBCLKEN0_LEUART0_MASK|macro|_CMU_LFBCLKEN0_LEUART0_MASK
DECL|_CMU_LFBCLKEN0_LEUART0_SHIFT|macro|_CMU_LFBCLKEN0_LEUART0_SHIFT
DECL|_CMU_LFBCLKEN0_LEUART1_DEFAULT|macro|_CMU_LFBCLKEN0_LEUART1_DEFAULT
DECL|_CMU_LFBCLKEN0_LEUART1_MASK|macro|_CMU_LFBCLKEN0_LEUART1_MASK
DECL|_CMU_LFBCLKEN0_LEUART1_SHIFT|macro|_CMU_LFBCLKEN0_LEUART1_SHIFT
DECL|_CMU_LFBCLKEN0_MASK|macro|_CMU_LFBCLKEN0_MASK
DECL|_CMU_LFBCLKEN0_RESETVALUE|macro|_CMU_LFBCLKEN0_RESETVALUE
DECL|_CMU_LFBPRESC0_LEUART0_DIV1|macro|_CMU_LFBPRESC0_LEUART0_DIV1
DECL|_CMU_LFBPRESC0_LEUART0_DIV2|macro|_CMU_LFBPRESC0_LEUART0_DIV2
DECL|_CMU_LFBPRESC0_LEUART0_DIV4|macro|_CMU_LFBPRESC0_LEUART0_DIV4
DECL|_CMU_LFBPRESC0_LEUART0_DIV8|macro|_CMU_LFBPRESC0_LEUART0_DIV8
DECL|_CMU_LFBPRESC0_LEUART0_MASK|macro|_CMU_LFBPRESC0_LEUART0_MASK
DECL|_CMU_LFBPRESC0_LEUART0_SHIFT|macro|_CMU_LFBPRESC0_LEUART0_SHIFT
DECL|_CMU_LFBPRESC0_LEUART1_DIV1|macro|_CMU_LFBPRESC0_LEUART1_DIV1
DECL|_CMU_LFBPRESC0_LEUART1_DIV2|macro|_CMU_LFBPRESC0_LEUART1_DIV2
DECL|_CMU_LFBPRESC0_LEUART1_DIV4|macro|_CMU_LFBPRESC0_LEUART1_DIV4
DECL|_CMU_LFBPRESC0_LEUART1_DIV8|macro|_CMU_LFBPRESC0_LEUART1_DIV8
DECL|_CMU_LFBPRESC0_LEUART1_MASK|macro|_CMU_LFBPRESC0_LEUART1_MASK
DECL|_CMU_LFBPRESC0_LEUART1_SHIFT|macro|_CMU_LFBPRESC0_LEUART1_SHIFT
DECL|_CMU_LFBPRESC0_MASK|macro|_CMU_LFBPRESC0_MASK
DECL|_CMU_LFBPRESC0_RESETVALUE|macro|_CMU_LFBPRESC0_RESETVALUE
DECL|_CMU_LFCLKSEL_LFAE_DEFAULT|macro|_CMU_LFCLKSEL_LFAE_DEFAULT
DECL|_CMU_LFCLKSEL_LFAE_DISABLED|macro|_CMU_LFCLKSEL_LFAE_DISABLED
DECL|_CMU_LFCLKSEL_LFAE_MASK|macro|_CMU_LFCLKSEL_LFAE_MASK
DECL|_CMU_LFCLKSEL_LFAE_SHIFT|macro|_CMU_LFCLKSEL_LFAE_SHIFT
DECL|_CMU_LFCLKSEL_LFAE_ULFRCO|macro|_CMU_LFCLKSEL_LFAE_ULFRCO
DECL|_CMU_LFCLKSEL_LFA_DEFAULT|macro|_CMU_LFCLKSEL_LFA_DEFAULT
DECL|_CMU_LFCLKSEL_LFA_DISABLED|macro|_CMU_LFCLKSEL_LFA_DISABLED
DECL|_CMU_LFCLKSEL_LFA_HFCORECLKLEDIV2|macro|_CMU_LFCLKSEL_LFA_HFCORECLKLEDIV2
DECL|_CMU_LFCLKSEL_LFA_LFRCO|macro|_CMU_LFCLKSEL_LFA_LFRCO
DECL|_CMU_LFCLKSEL_LFA_LFXO|macro|_CMU_LFCLKSEL_LFA_LFXO
DECL|_CMU_LFCLKSEL_LFA_MASK|macro|_CMU_LFCLKSEL_LFA_MASK
DECL|_CMU_LFCLKSEL_LFA_SHIFT|macro|_CMU_LFCLKSEL_LFA_SHIFT
DECL|_CMU_LFCLKSEL_LFBE_DEFAULT|macro|_CMU_LFCLKSEL_LFBE_DEFAULT
DECL|_CMU_LFCLKSEL_LFBE_DISABLED|macro|_CMU_LFCLKSEL_LFBE_DISABLED
DECL|_CMU_LFCLKSEL_LFBE_MASK|macro|_CMU_LFCLKSEL_LFBE_MASK
DECL|_CMU_LFCLKSEL_LFBE_SHIFT|macro|_CMU_LFCLKSEL_LFBE_SHIFT
DECL|_CMU_LFCLKSEL_LFBE_ULFRCO|macro|_CMU_LFCLKSEL_LFBE_ULFRCO
DECL|_CMU_LFCLKSEL_LFB_DEFAULT|macro|_CMU_LFCLKSEL_LFB_DEFAULT
DECL|_CMU_LFCLKSEL_LFB_DISABLED|macro|_CMU_LFCLKSEL_LFB_DISABLED
DECL|_CMU_LFCLKSEL_LFB_HFCORECLKLEDIV2|macro|_CMU_LFCLKSEL_LFB_HFCORECLKLEDIV2
DECL|_CMU_LFCLKSEL_LFB_LFRCO|macro|_CMU_LFCLKSEL_LFB_LFRCO
DECL|_CMU_LFCLKSEL_LFB_LFXO|macro|_CMU_LFCLKSEL_LFB_LFXO
DECL|_CMU_LFCLKSEL_LFB_MASK|macro|_CMU_LFCLKSEL_LFB_MASK
DECL|_CMU_LFCLKSEL_LFB_SHIFT|macro|_CMU_LFCLKSEL_LFB_SHIFT
DECL|_CMU_LFCLKSEL_MASK|macro|_CMU_LFCLKSEL_MASK
DECL|_CMU_LFCLKSEL_RESETVALUE|macro|_CMU_LFCLKSEL_RESETVALUE
DECL|_CMU_LFRCOCTRL_MASK|macro|_CMU_LFRCOCTRL_MASK
DECL|_CMU_LFRCOCTRL_RESETVALUE|macro|_CMU_LFRCOCTRL_RESETVALUE
DECL|_CMU_LFRCOCTRL_TUNING_DEFAULT|macro|_CMU_LFRCOCTRL_TUNING_DEFAULT
DECL|_CMU_LFRCOCTRL_TUNING_MASK|macro|_CMU_LFRCOCTRL_TUNING_MASK
DECL|_CMU_LFRCOCTRL_TUNING_SHIFT|macro|_CMU_LFRCOCTRL_TUNING_SHIFT
DECL|_CMU_LOCK_LOCKKEY_DEFAULT|macro|_CMU_LOCK_LOCKKEY_DEFAULT
DECL|_CMU_LOCK_LOCKKEY_LOCKED|macro|_CMU_LOCK_LOCKKEY_LOCKED
DECL|_CMU_LOCK_LOCKKEY_LOCK|macro|_CMU_LOCK_LOCKKEY_LOCK
DECL|_CMU_LOCK_LOCKKEY_MASK|macro|_CMU_LOCK_LOCKKEY_MASK
DECL|_CMU_LOCK_LOCKKEY_SHIFT|macro|_CMU_LOCK_LOCKKEY_SHIFT
DECL|_CMU_LOCK_LOCKKEY_UNLOCKED|macro|_CMU_LOCK_LOCKKEY_UNLOCKED
DECL|_CMU_LOCK_LOCKKEY_UNLOCK|macro|_CMU_LOCK_LOCKKEY_UNLOCK
DECL|_CMU_LOCK_MASK|macro|_CMU_LOCK_MASK
DECL|_CMU_LOCK_RESETVALUE|macro|_CMU_LOCK_RESETVALUE
DECL|_CMU_OSCENCMD_AUXHFRCODIS_DEFAULT|macro|_CMU_OSCENCMD_AUXHFRCODIS_DEFAULT
DECL|_CMU_OSCENCMD_AUXHFRCODIS_MASK|macro|_CMU_OSCENCMD_AUXHFRCODIS_MASK
DECL|_CMU_OSCENCMD_AUXHFRCODIS_SHIFT|macro|_CMU_OSCENCMD_AUXHFRCODIS_SHIFT
DECL|_CMU_OSCENCMD_AUXHFRCOEN_DEFAULT|macro|_CMU_OSCENCMD_AUXHFRCOEN_DEFAULT
DECL|_CMU_OSCENCMD_AUXHFRCOEN_MASK|macro|_CMU_OSCENCMD_AUXHFRCOEN_MASK
DECL|_CMU_OSCENCMD_AUXHFRCOEN_SHIFT|macro|_CMU_OSCENCMD_AUXHFRCOEN_SHIFT
DECL|_CMU_OSCENCMD_HFRCODIS_DEFAULT|macro|_CMU_OSCENCMD_HFRCODIS_DEFAULT
DECL|_CMU_OSCENCMD_HFRCODIS_MASK|macro|_CMU_OSCENCMD_HFRCODIS_MASK
DECL|_CMU_OSCENCMD_HFRCODIS_SHIFT|macro|_CMU_OSCENCMD_HFRCODIS_SHIFT
DECL|_CMU_OSCENCMD_HFRCOEN_DEFAULT|macro|_CMU_OSCENCMD_HFRCOEN_DEFAULT
DECL|_CMU_OSCENCMD_HFRCOEN_MASK|macro|_CMU_OSCENCMD_HFRCOEN_MASK
DECL|_CMU_OSCENCMD_HFRCOEN_SHIFT|macro|_CMU_OSCENCMD_HFRCOEN_SHIFT
DECL|_CMU_OSCENCMD_HFXODIS_DEFAULT|macro|_CMU_OSCENCMD_HFXODIS_DEFAULT
DECL|_CMU_OSCENCMD_HFXODIS_MASK|macro|_CMU_OSCENCMD_HFXODIS_MASK
DECL|_CMU_OSCENCMD_HFXODIS_SHIFT|macro|_CMU_OSCENCMD_HFXODIS_SHIFT
DECL|_CMU_OSCENCMD_HFXOEN_DEFAULT|macro|_CMU_OSCENCMD_HFXOEN_DEFAULT
DECL|_CMU_OSCENCMD_HFXOEN_MASK|macro|_CMU_OSCENCMD_HFXOEN_MASK
DECL|_CMU_OSCENCMD_HFXOEN_SHIFT|macro|_CMU_OSCENCMD_HFXOEN_SHIFT
DECL|_CMU_OSCENCMD_LFRCODIS_DEFAULT|macro|_CMU_OSCENCMD_LFRCODIS_DEFAULT
DECL|_CMU_OSCENCMD_LFRCODIS_MASK|macro|_CMU_OSCENCMD_LFRCODIS_MASK
DECL|_CMU_OSCENCMD_LFRCODIS_SHIFT|macro|_CMU_OSCENCMD_LFRCODIS_SHIFT
DECL|_CMU_OSCENCMD_LFRCOEN_DEFAULT|macro|_CMU_OSCENCMD_LFRCOEN_DEFAULT
DECL|_CMU_OSCENCMD_LFRCOEN_MASK|macro|_CMU_OSCENCMD_LFRCOEN_MASK
DECL|_CMU_OSCENCMD_LFRCOEN_SHIFT|macro|_CMU_OSCENCMD_LFRCOEN_SHIFT
DECL|_CMU_OSCENCMD_LFXODIS_DEFAULT|macro|_CMU_OSCENCMD_LFXODIS_DEFAULT
DECL|_CMU_OSCENCMD_LFXODIS_MASK|macro|_CMU_OSCENCMD_LFXODIS_MASK
DECL|_CMU_OSCENCMD_LFXODIS_SHIFT|macro|_CMU_OSCENCMD_LFXODIS_SHIFT
DECL|_CMU_OSCENCMD_LFXOEN_DEFAULT|macro|_CMU_OSCENCMD_LFXOEN_DEFAULT
DECL|_CMU_OSCENCMD_LFXOEN_MASK|macro|_CMU_OSCENCMD_LFXOEN_MASK
DECL|_CMU_OSCENCMD_LFXOEN_SHIFT|macro|_CMU_OSCENCMD_LFXOEN_SHIFT
DECL|_CMU_OSCENCMD_MASK|macro|_CMU_OSCENCMD_MASK
DECL|_CMU_OSCENCMD_RESETVALUE|macro|_CMU_OSCENCMD_RESETVALUE
DECL|_CMU_PCNTCTRL_MASK|macro|_CMU_PCNTCTRL_MASK
DECL|_CMU_PCNTCTRL_PCNT0CLKEN_DEFAULT|macro|_CMU_PCNTCTRL_PCNT0CLKEN_DEFAULT
DECL|_CMU_PCNTCTRL_PCNT0CLKEN_MASK|macro|_CMU_PCNTCTRL_PCNT0CLKEN_MASK
DECL|_CMU_PCNTCTRL_PCNT0CLKEN_SHIFT|macro|_CMU_PCNTCTRL_PCNT0CLKEN_SHIFT
DECL|_CMU_PCNTCTRL_PCNT0CLKSEL_DEFAULT|macro|_CMU_PCNTCTRL_PCNT0CLKSEL_DEFAULT
DECL|_CMU_PCNTCTRL_PCNT0CLKSEL_LFACLK|macro|_CMU_PCNTCTRL_PCNT0CLKSEL_LFACLK
DECL|_CMU_PCNTCTRL_PCNT0CLKSEL_MASK|macro|_CMU_PCNTCTRL_PCNT0CLKSEL_MASK
DECL|_CMU_PCNTCTRL_PCNT0CLKSEL_PCNT0S0|macro|_CMU_PCNTCTRL_PCNT0CLKSEL_PCNT0S0
DECL|_CMU_PCNTCTRL_PCNT0CLKSEL_SHIFT|macro|_CMU_PCNTCTRL_PCNT0CLKSEL_SHIFT
DECL|_CMU_PCNTCTRL_PCNT1CLKEN_DEFAULT|macro|_CMU_PCNTCTRL_PCNT1CLKEN_DEFAULT
DECL|_CMU_PCNTCTRL_PCNT1CLKEN_MASK|macro|_CMU_PCNTCTRL_PCNT1CLKEN_MASK
DECL|_CMU_PCNTCTRL_PCNT1CLKEN_SHIFT|macro|_CMU_PCNTCTRL_PCNT1CLKEN_SHIFT
DECL|_CMU_PCNTCTRL_PCNT1CLKSEL_DEFAULT|macro|_CMU_PCNTCTRL_PCNT1CLKSEL_DEFAULT
DECL|_CMU_PCNTCTRL_PCNT1CLKSEL_LFACLK|macro|_CMU_PCNTCTRL_PCNT1CLKSEL_LFACLK
DECL|_CMU_PCNTCTRL_PCNT1CLKSEL_MASK|macro|_CMU_PCNTCTRL_PCNT1CLKSEL_MASK
DECL|_CMU_PCNTCTRL_PCNT1CLKSEL_PCNT1S0|macro|_CMU_PCNTCTRL_PCNT1CLKSEL_PCNT1S0
DECL|_CMU_PCNTCTRL_PCNT1CLKSEL_SHIFT|macro|_CMU_PCNTCTRL_PCNT1CLKSEL_SHIFT
DECL|_CMU_PCNTCTRL_PCNT2CLKEN_DEFAULT|macro|_CMU_PCNTCTRL_PCNT2CLKEN_DEFAULT
DECL|_CMU_PCNTCTRL_PCNT2CLKEN_MASK|macro|_CMU_PCNTCTRL_PCNT2CLKEN_MASK
DECL|_CMU_PCNTCTRL_PCNT2CLKEN_SHIFT|macro|_CMU_PCNTCTRL_PCNT2CLKEN_SHIFT
DECL|_CMU_PCNTCTRL_PCNT2CLKSEL_DEFAULT|macro|_CMU_PCNTCTRL_PCNT2CLKSEL_DEFAULT
DECL|_CMU_PCNTCTRL_PCNT2CLKSEL_LFACLK|macro|_CMU_PCNTCTRL_PCNT2CLKSEL_LFACLK
DECL|_CMU_PCNTCTRL_PCNT2CLKSEL_MASK|macro|_CMU_PCNTCTRL_PCNT2CLKSEL_MASK
DECL|_CMU_PCNTCTRL_PCNT2CLKSEL_PCNT2S0|macro|_CMU_PCNTCTRL_PCNT2CLKSEL_PCNT2S0
DECL|_CMU_PCNTCTRL_PCNT2CLKSEL_SHIFT|macro|_CMU_PCNTCTRL_PCNT2CLKSEL_SHIFT
DECL|_CMU_PCNTCTRL_RESETVALUE|macro|_CMU_PCNTCTRL_RESETVALUE
DECL|_CMU_ROUTE_CLKOUT0PEN_DEFAULT|macro|_CMU_ROUTE_CLKOUT0PEN_DEFAULT
DECL|_CMU_ROUTE_CLKOUT0PEN_MASK|macro|_CMU_ROUTE_CLKOUT0PEN_MASK
DECL|_CMU_ROUTE_CLKOUT0PEN_SHIFT|macro|_CMU_ROUTE_CLKOUT0PEN_SHIFT
DECL|_CMU_ROUTE_CLKOUT1PEN_DEFAULT|macro|_CMU_ROUTE_CLKOUT1PEN_DEFAULT
DECL|_CMU_ROUTE_CLKOUT1PEN_MASK|macro|_CMU_ROUTE_CLKOUT1PEN_MASK
DECL|_CMU_ROUTE_CLKOUT1PEN_SHIFT|macro|_CMU_ROUTE_CLKOUT1PEN_SHIFT
DECL|_CMU_ROUTE_LOCATION_DEFAULT|macro|_CMU_ROUTE_LOCATION_DEFAULT
DECL|_CMU_ROUTE_LOCATION_LOC0|macro|_CMU_ROUTE_LOCATION_LOC0
DECL|_CMU_ROUTE_LOCATION_LOC1|macro|_CMU_ROUTE_LOCATION_LOC1
DECL|_CMU_ROUTE_LOCATION_LOC2|macro|_CMU_ROUTE_LOCATION_LOC2
DECL|_CMU_ROUTE_LOCATION_MASK|macro|_CMU_ROUTE_LOCATION_MASK
DECL|_CMU_ROUTE_LOCATION_SHIFT|macro|_CMU_ROUTE_LOCATION_SHIFT
DECL|_CMU_ROUTE_MASK|macro|_CMU_ROUTE_MASK
DECL|_CMU_ROUTE_RESETVALUE|macro|_CMU_ROUTE_RESETVALUE
DECL|_CMU_STATUS_AUXHFRCOENS_DEFAULT|macro|_CMU_STATUS_AUXHFRCOENS_DEFAULT
DECL|_CMU_STATUS_AUXHFRCOENS_MASK|macro|_CMU_STATUS_AUXHFRCOENS_MASK
DECL|_CMU_STATUS_AUXHFRCOENS_SHIFT|macro|_CMU_STATUS_AUXHFRCOENS_SHIFT
DECL|_CMU_STATUS_AUXHFRCORDY_DEFAULT|macro|_CMU_STATUS_AUXHFRCORDY_DEFAULT
DECL|_CMU_STATUS_AUXHFRCORDY_MASK|macro|_CMU_STATUS_AUXHFRCORDY_MASK
DECL|_CMU_STATUS_AUXHFRCORDY_SHIFT|macro|_CMU_STATUS_AUXHFRCORDY_SHIFT
DECL|_CMU_STATUS_CALBSY_DEFAULT|macro|_CMU_STATUS_CALBSY_DEFAULT
DECL|_CMU_STATUS_CALBSY_MASK|macro|_CMU_STATUS_CALBSY_MASK
DECL|_CMU_STATUS_CALBSY_SHIFT|macro|_CMU_STATUS_CALBSY_SHIFT
DECL|_CMU_STATUS_HFRCOENS_DEFAULT|macro|_CMU_STATUS_HFRCOENS_DEFAULT
DECL|_CMU_STATUS_HFRCOENS_MASK|macro|_CMU_STATUS_HFRCOENS_MASK
DECL|_CMU_STATUS_HFRCOENS_SHIFT|macro|_CMU_STATUS_HFRCOENS_SHIFT
DECL|_CMU_STATUS_HFRCORDY_DEFAULT|macro|_CMU_STATUS_HFRCORDY_DEFAULT
DECL|_CMU_STATUS_HFRCORDY_MASK|macro|_CMU_STATUS_HFRCORDY_MASK
DECL|_CMU_STATUS_HFRCORDY_SHIFT|macro|_CMU_STATUS_HFRCORDY_SHIFT
DECL|_CMU_STATUS_HFRCOSEL_DEFAULT|macro|_CMU_STATUS_HFRCOSEL_DEFAULT
DECL|_CMU_STATUS_HFRCOSEL_MASK|macro|_CMU_STATUS_HFRCOSEL_MASK
DECL|_CMU_STATUS_HFRCOSEL_SHIFT|macro|_CMU_STATUS_HFRCOSEL_SHIFT
DECL|_CMU_STATUS_HFXOENS_DEFAULT|macro|_CMU_STATUS_HFXOENS_DEFAULT
DECL|_CMU_STATUS_HFXOENS_MASK|macro|_CMU_STATUS_HFXOENS_MASK
DECL|_CMU_STATUS_HFXOENS_SHIFT|macro|_CMU_STATUS_HFXOENS_SHIFT
DECL|_CMU_STATUS_HFXORDY_DEFAULT|macro|_CMU_STATUS_HFXORDY_DEFAULT
DECL|_CMU_STATUS_HFXORDY_MASK|macro|_CMU_STATUS_HFXORDY_MASK
DECL|_CMU_STATUS_HFXORDY_SHIFT|macro|_CMU_STATUS_HFXORDY_SHIFT
DECL|_CMU_STATUS_HFXOSEL_DEFAULT|macro|_CMU_STATUS_HFXOSEL_DEFAULT
DECL|_CMU_STATUS_HFXOSEL_MASK|macro|_CMU_STATUS_HFXOSEL_MASK
DECL|_CMU_STATUS_HFXOSEL_SHIFT|macro|_CMU_STATUS_HFXOSEL_SHIFT
DECL|_CMU_STATUS_LFRCOENS_DEFAULT|macro|_CMU_STATUS_LFRCOENS_DEFAULT
DECL|_CMU_STATUS_LFRCOENS_MASK|macro|_CMU_STATUS_LFRCOENS_MASK
DECL|_CMU_STATUS_LFRCOENS_SHIFT|macro|_CMU_STATUS_LFRCOENS_SHIFT
DECL|_CMU_STATUS_LFRCORDY_DEFAULT|macro|_CMU_STATUS_LFRCORDY_DEFAULT
DECL|_CMU_STATUS_LFRCORDY_MASK|macro|_CMU_STATUS_LFRCORDY_MASK
DECL|_CMU_STATUS_LFRCORDY_SHIFT|macro|_CMU_STATUS_LFRCORDY_SHIFT
DECL|_CMU_STATUS_LFRCOSEL_DEFAULT|macro|_CMU_STATUS_LFRCOSEL_DEFAULT
DECL|_CMU_STATUS_LFRCOSEL_MASK|macro|_CMU_STATUS_LFRCOSEL_MASK
DECL|_CMU_STATUS_LFRCOSEL_SHIFT|macro|_CMU_STATUS_LFRCOSEL_SHIFT
DECL|_CMU_STATUS_LFXOENS_DEFAULT|macro|_CMU_STATUS_LFXOENS_DEFAULT
DECL|_CMU_STATUS_LFXOENS_MASK|macro|_CMU_STATUS_LFXOENS_MASK
DECL|_CMU_STATUS_LFXOENS_SHIFT|macro|_CMU_STATUS_LFXOENS_SHIFT
DECL|_CMU_STATUS_LFXORDY_DEFAULT|macro|_CMU_STATUS_LFXORDY_DEFAULT
DECL|_CMU_STATUS_LFXORDY_MASK|macro|_CMU_STATUS_LFXORDY_MASK
DECL|_CMU_STATUS_LFXORDY_SHIFT|macro|_CMU_STATUS_LFXORDY_SHIFT
DECL|_CMU_STATUS_LFXOSEL_DEFAULT|macro|_CMU_STATUS_LFXOSEL_DEFAULT
DECL|_CMU_STATUS_LFXOSEL_MASK|macro|_CMU_STATUS_LFXOSEL_MASK
DECL|_CMU_STATUS_LFXOSEL_SHIFT|macro|_CMU_STATUS_LFXOSEL_SHIFT
DECL|_CMU_STATUS_MASK|macro|_CMU_STATUS_MASK
DECL|_CMU_STATUS_RESETVALUE|macro|_CMU_STATUS_RESETVALUE
DECL|_CMU_STATUS_USBCHFCLKSEL_DEFAULT|macro|_CMU_STATUS_USBCHFCLKSEL_DEFAULT
DECL|_CMU_STATUS_USBCHFCLKSEL_MASK|macro|_CMU_STATUS_USBCHFCLKSEL_MASK
DECL|_CMU_STATUS_USBCHFCLKSEL_SHIFT|macro|_CMU_STATUS_USBCHFCLKSEL_SHIFT
DECL|_CMU_STATUS_USBCLFRCOSEL_DEFAULT|macro|_CMU_STATUS_USBCLFRCOSEL_DEFAULT
DECL|_CMU_STATUS_USBCLFRCOSEL_MASK|macro|_CMU_STATUS_USBCLFRCOSEL_MASK
DECL|_CMU_STATUS_USBCLFRCOSEL_SHIFT|macro|_CMU_STATUS_USBCLFRCOSEL_SHIFT
DECL|_CMU_STATUS_USBCLFXOSEL_DEFAULT|macro|_CMU_STATUS_USBCLFXOSEL_DEFAULT
DECL|_CMU_STATUS_USBCLFXOSEL_MASK|macro|_CMU_STATUS_USBCLFXOSEL_MASK
DECL|_CMU_STATUS_USBCLFXOSEL_SHIFT|macro|_CMU_STATUS_USBCLFXOSEL_SHIFT
DECL|_CMU_SYNCBUSY_LFACLKEN0_DEFAULT|macro|_CMU_SYNCBUSY_LFACLKEN0_DEFAULT
DECL|_CMU_SYNCBUSY_LFACLKEN0_MASK|macro|_CMU_SYNCBUSY_LFACLKEN0_MASK
DECL|_CMU_SYNCBUSY_LFACLKEN0_SHIFT|macro|_CMU_SYNCBUSY_LFACLKEN0_SHIFT
DECL|_CMU_SYNCBUSY_LFAPRESC0_DEFAULT|macro|_CMU_SYNCBUSY_LFAPRESC0_DEFAULT
DECL|_CMU_SYNCBUSY_LFAPRESC0_MASK|macro|_CMU_SYNCBUSY_LFAPRESC0_MASK
DECL|_CMU_SYNCBUSY_LFAPRESC0_SHIFT|macro|_CMU_SYNCBUSY_LFAPRESC0_SHIFT
DECL|_CMU_SYNCBUSY_LFBCLKEN0_DEFAULT|macro|_CMU_SYNCBUSY_LFBCLKEN0_DEFAULT
DECL|_CMU_SYNCBUSY_LFBCLKEN0_MASK|macro|_CMU_SYNCBUSY_LFBCLKEN0_MASK
DECL|_CMU_SYNCBUSY_LFBCLKEN0_SHIFT|macro|_CMU_SYNCBUSY_LFBCLKEN0_SHIFT
DECL|_CMU_SYNCBUSY_LFBPRESC0_DEFAULT|macro|_CMU_SYNCBUSY_LFBPRESC0_DEFAULT
DECL|_CMU_SYNCBUSY_LFBPRESC0_MASK|macro|_CMU_SYNCBUSY_LFBPRESC0_MASK
DECL|_CMU_SYNCBUSY_LFBPRESC0_SHIFT|macro|_CMU_SYNCBUSY_LFBPRESC0_SHIFT
DECL|_CMU_SYNCBUSY_MASK|macro|_CMU_SYNCBUSY_MASK
DECL|_CMU_SYNCBUSY_RESETVALUE|macro|_CMU_SYNCBUSY_RESETVALUE
