verilog xil_defaultlib --include "../../../../no_padding_design.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../no_padding_design.srcs/sources_1/bd/design_1/ipshared/e257/hdl" \
"../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/design_1/ip/design_1_xbar_2/sim/design_1_xbar_2.v" \
"../../../../no_padding_design.srcs/sources_1/bd/design_1/ipshared/8fd5/hdl/verilog/DoCompute_act_bufbkb.v" \
"../../../../no_padding_design.srcs/sources_1/bd/design_1/ipshared/8fd5/hdl/verilog/DoCompute_CTRL_BUS_s_axi.v" \
"../../../../no_padding_design.srcs/sources_1/bd/design_1/ipshared/8fd5/hdl/verilog/DoCompute_INPUT_ACT_m_axi.v" \
"../../../../no_padding_design.srcs/sources_1/bd/design_1/ipshared/8fd5/hdl/verilog/DoCompute_out_bufjbC.v" \
"../../../../no_padding_design.srcs/sources_1/bd/design_1/ipshared/8fd5/hdl/verilog/DoCompute_OUTPUT_r_m_axi.v" \
"../../../../no_padding_design.srcs/sources_1/bd/design_1/ipshared/8fd5/hdl/verilog/LoadAct.v" \
"../../../../no_padding_design.srcs/sources_1/bd/design_1/ipshared/8fd5/hdl/verilog/WriteOutput.v" \
"../../../../no_padding_design.srcs/sources_1/bd/design_1/ipshared/8fd5/hdl/verilog/DoCompute.v" \
"../../../bd/design_1/ip/design_1_DoCompute_0_4/sim/design_1_DoCompute_0_4.v" \
"../../../bd/design_1/ip/design_1_auto_ds_0/sim/design_1_auto_ds_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_ds_1/sim/design_1_auto_ds_1.v" \
"../../../bd/design_1/ip/design_1_auto_ds_2/sim/design_1_auto_ds_2.v" \
"../../../bd/design_1/ip/design_1_s00_mmu_0/sim/design_1_s00_mmu_0.v" \
"../../../bd/design_1/ip/design_1_s01_mmu_0/sim/design_1_s01_mmu_0.v" \
"../../../bd/design_1/ip/design_1_s02_mmu_0/sim/design_1_s02_mmu_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
