Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: MultiplierWrapper.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MultiplierWrapper.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MultiplierWrapper"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : MultiplierWrapper
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\DSDII\Lab5\ipcore_dir\Multiplier_4x4.vhd" into library work
Parsing entity <Multiplier_4x4>.
Parsing architecture <Multiplier_4x4_a> of entity <multiplier_4x4>.
Parsing VHDL file "D:\DSDII\Lab5\XORgate.vhd" into library work
Parsing entity <XORgate>.
Parsing architecture <Behavioral> of entity <xorgate>.
Parsing VHDL file "D:\DSDII\Lab5\Multiplexer2to1_1bit.vhd" into library work
Parsing entity <Multiplexer2to1_1bit>.
Parsing architecture <Behavioral> of entity <multiplexer2to1_1bit>.
Parsing VHDL file "D:\DSDII\Lab5\DFlipFlopMISR.vhd" into library work
Parsing entity <DFlipFlopMISR>.
Parsing architecture <Behavioral> of entity <dflipflopmisr>.
Parsing VHDL file "D:\DSDII\Lab5\DFlipFlop.vhd" into library work
Parsing entity <DFlipFlop>.
Parsing architecture <Behavioral> of entity <dflipflop>.
Parsing VHDL file "D:\DSDII\Lab5\seven_seg_disp.vhd" into library work
Parsing entity <seven_seg_disp>.
Parsing architecture <Behavioral> of entity <seven_seg_disp>.
Parsing VHDL file "D:\DSDII\Lab5\seven_seg_dec.vhd" into library work
Parsing entity <seven_seg_dec>.
Parsing architecture <Behavioral> of entity <seven_seg_dec>.
Parsing VHDL file "D:\DSDII\Lab5\Multiplexer2_1.vhd" into library work
Parsing entity <Multiplexer2to1>.
Parsing architecture <Behavioral> of entity <multiplexer2to1>.
Parsing VHDL file "D:\DSDII\Lab5\MISR.vhd" into library work
Parsing entity <MISR>.
Parsing architecture <Behavioral> of entity <misr>.
Parsing VHDL file "D:\DSDII\Lab5\LFSR.vhd" into library work
Parsing entity <LFSR>.
Parsing architecture <Behavioral> of entity <lfsr>.
Parsing VHDL file "D:\DSDII\Lab5\Debouncer.vhd" into library work
Parsing entity <Debouncer>.
Parsing architecture <Behavioral> of entity <debouncer>.
Parsing VHDL file "D:\DSDII\Lab5\bin_bcd.vhd" into library work
Parsing package <bin_bcd>.
Parsing package body <bin_bcd>.
Parsing VHDL file "D:\DSDII\Lab5\TopWrapper.vhd" into library work
Parsing entity <MultiplierWrapper>.
Parsing architecture <Behavioral> of entity <multiplierwrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <MultiplierWrapper> (architecture <Behavioral>) from library <work>.

Elaborating entity <Multiplexer2to1> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Multiplexer2to1> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <LFSR> (architecture <Behavioral>) from library <work>.

Elaborating entity <DFlipFlop> (architecture <Behavioral>) from library <work>.

Elaborating entity <XORgate> (architecture <Behavioral>) from library <work>.

Elaborating entity <Multiplier_4x4> (architecture <Multiplier_4x4_a>) from library <work>.

Elaborating entity <MISR> (architecture <Behavioral>) from library <work>.

Elaborating entity <DFlipFlopMISR> (architecture <Behavioral>) from library <work>.

Elaborating entity <Multiplexer2to1_1bit> (architecture <Behavioral>) from library <work>.

Elaborating entity <seven_seg_dec> (architecture <Behavioral>) from library <work>.

Elaborating entity <seven_seg_disp> (architecture <Behavioral>) from library <work>.

Elaborating entity <Debouncer> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MultiplierWrapper>.
    Related source file is "D:\DSDII\Lab5\TopWrapper.vhd".
    Found 4-bit adder for signal <bcd_wire_1[10]_GND_7_o_add_7_OUT> created at line 40.
    Found 4-bit adder for signal <bcd_wire_1[9]_GND_7_o_add_9_OUT> created at line 40.
    Found 4-bit adder for signal <GND_7_o_GND_7_o_add_11_OUT> created at line 43.
    Found 4-bit adder for signal <bcd_wire_1[8]_GND_7_o_add_13_OUT> created at line 40.
    Found 4-bit adder for signal <GND_7_o_GND_7_o_add_15_OUT> created at line 43.
    Found 4-bit adder for signal <bcd_wire_1[7]_GND_7_o_add_17_OUT> created at line 40.
    Found 4-bit adder for signal <bcd_wire_1[11]_GND_7_o_add_19_OUT> created at line 43.
    Found 4-bit adder for signal <bcd_wire_1[6]_GND_7_o_add_21_OUT> created at line 40.
    Found 4-bit adder for signal <bcd_wire_1[10]_GND_7_o_add_23_OUT> created at line 43.
    Found 4-bit adder for signal <n0133> created at line 46.
    Found 4-bit adder for signal <bcd_wire_1[5]_GND_7_o_add_27_OUT> created at line 40.
    Found 4-bit adder for signal <bcd_wire_1[9]_GND_7_o_add_29_OUT> created at line 43.
    Found 4-bit adder for signal <n0136> created at line 46.
    Found 4-bit adder for signal <bcd_wire_1[4]_GND_7_o_add_33_OUT> created at line 40.
    Found 4-bit adder for signal <bcd_wire_1[8]_GND_7_o_add_35_OUT> created at line 43.
    Found 4-bit adder for signal <n0139> created at line 46.
    Found 4-bit comparator greater for signal <GND_7_o_bcd_wire_1[10]_LessThan_7_o> created at line 39
    Found 4-bit comparator greater for signal <GND_7_o_bcd_wire_1[9]_LessThan_9_o> created at line 39
    Found 3-bit comparator greater for signal <PWR_7_o_GND_7_o_LessThan_11_o> created at line 42
    Found 4-bit comparator greater for signal <GND_7_o_bcd_wire_1[8]_LessThan_13_o> created at line 39
    Found 4-bit comparator greater for signal <GND_7_o_GND_7_o_LessThan_15_o> created at line 42
    Found 4-bit comparator greater for signal <GND_7_o_bcd_wire_1[7]_LessThan_17_o> created at line 39
    Found 4-bit comparator greater for signal <GND_7_o_bcd_wire_1[11]_LessThan_19_o> created at line 42
    Found 4-bit comparator greater for signal <GND_7_o_bcd_wire_1[6]_LessThan_21_o> created at line 39
    Found 4-bit comparator greater for signal <GND_7_o_bcd_wire_1[10]_LessThan_23_o> created at line 42
    Found 3-bit comparator greater for signal <PWR_7_o_GND_7_o_LessThan_25_o> created at line 45
    Found 4-bit comparator greater for signal <GND_7_o_bcd_wire_1[5]_LessThan_27_o> created at line 39
    Found 4-bit comparator greater for signal <GND_7_o_bcd_wire_1[9]_LessThan_29_o> created at line 42
    Found 4-bit comparator greater for signal <GND_7_o_GND_7_o_LessThan_31_o> created at line 45
    Found 4-bit comparator greater for signal <GND_7_o_bcd_wire_1[4]_LessThan_33_o> created at line 39
    Found 4-bit comparator greater for signal <GND_7_o_bcd_wire_1[8]_LessThan_35_o> created at line 42
    Found 4-bit comparator greater for signal <GND_7_o_GND_7_o_LessThan_37_o> created at line 45
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred  16 Comparator(s).
	inferred  61 Multiplexer(s).
Unit <MultiplierWrapper> synthesized.

Synthesizing Unit <Multiplexer2to1_1>.
    Related source file is "D:\DSDII\Lab5\Multiplexer2_1.vhd".
        N = 4
    Summary:
	inferred   1 Multiplexer(s).
Unit <Multiplexer2to1_1> synthesized.

Synthesizing Unit <Multiplexer2to1_2>.
    Related source file is "D:\DSDII\Lab5\Multiplexer2_1.vhd".
        N = 8
    Summary:
	inferred   1 Multiplexer(s).
Unit <Multiplexer2to1_2> synthesized.

Synthesizing Unit <LFSR>.
    Related source file is "D:\DSDII\Lab5\LFSR.vhd".
WARNING:Xst:647 - Input <Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <LFSR> synthesized.

Synthesizing Unit <DFlipFlop>.
    Related source file is "D:\DSDII\Lab5\DFlipFlop.vhd".
    Found 1-bit register for signal <Q>.
    Found 1-bit register for signal <inTestMode>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <DFlipFlop> synthesized.

Synthesizing Unit <XORgate>.
    Related source file is "D:\DSDII\Lab5\XORgate.vhd".
    Summary:
Unit <XORgate> synthesized.

Synthesizing Unit <MISR>.
    Related source file is "D:\DSDII\Lab5\MISR.vhd".
    Found 1-bit register for signal <select_signal>.
    Found 8-bit register for signal <Signature>.
    Found 16-bit register for signal <Counter>.
    Found 16-bit adder for signal <Counter[15]_GND_14_o_add_3_OUT> created at line 123.
    Found 16-bit comparator greater for signal <n0000> created at line 118
    Found 16-bit comparator lessequal for signal <Counter[15]_GND_14_o_LessThan_3_o> created at line 121
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <MISR> synthesized.

Synthesizing Unit <DFlipFlopMISR>.
    Related source file is "D:\DSDII\Lab5\DFlipFlopMISR.vhd".
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <DFlipFlopMISR> synthesized.

Synthesizing Unit <Multiplexer2to1_1bit>.
    Related source file is "D:\DSDII\Lab5\Multiplexer2to1_1bit.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <Multiplexer2to1_1bit> synthesized.

Synthesizing Unit <seven_seg_dec>.
    Related source file is "D:\DSDII\Lab5\seven_seg_dec.vhd".
    Found 7-bit register for signal <tens_disp_n>.
    Found 7-bit register for signal <ones_disp_n>.
    Found 7-bit register for signal <hund_disp_n>.
    Found 16x7-bit Read Only RAM for signal <bcd[11]_GND_17_o_wide_mux_0_OUT>
    Found 16x7-bit Read Only RAM for signal <bcd[7]_GND_17_o_wide_mux_1_OUT>
    Found 16x7-bit Read Only RAM for signal <bcd[3]_GND_17_o_wide_mux_2_OUT>
    Summary:
	inferred   3 RAM(s).
	inferred  21 D-type flip-flop(s).
Unit <seven_seg_dec> synthesized.

Synthesizing Unit <seven_seg_disp>.
    Related source file is "D:\DSDII\Lab5\seven_seg_disp.vhd".
    Found 1-bit register for signal <tens_anode>.
    Found 1-bit register for signal <hund_anode>.
    Found 1-bit register for signal <CAn>.
    Found 1-bit register for signal <CBn>.
    Found 1-bit register for signal <CCn>.
    Found 1-bit register for signal <CDn>.
    Found 1-bit register for signal <CEn>.
    Found 1-bit register for signal <CFn>.
    Found 1-bit register for signal <CGn>.
    Found 19-bit register for signal <counter>.
    Found 1-bit register for signal <ones_anode>.
    Found 19-bit adder for signal <counter[18]_GND_18_o_add_10_OUT> created at line 128.
    Found 4x3-bit Read Only RAM for signal <_n0047>
    Found 1-bit 4-to-1 multiplexer for signal <counter[18]_PWR_18_o_Mux_3_o> created at line 73.
    Found 1-bit 4-to-1 multiplexer for signal <counter[18]_PWR_18_o_Mux_4_o> created at line 73.
    Found 1-bit 4-to-1 multiplexer for signal <counter[18]_PWR_18_o_Mux_5_o> created at line 73.
    Found 1-bit 4-to-1 multiplexer for signal <counter[18]_PWR_18_o_Mux_6_o> created at line 73.
    Found 1-bit 4-to-1 multiplexer for signal <counter[18]_PWR_18_o_Mux_7_o> created at line 73.
    Found 1-bit 4-to-1 multiplexer for signal <counter[18]_PWR_18_o_Mux_8_o> created at line 73.
    Found 1-bit 4-to-1 multiplexer for signal <counter[18]_PWR_18_o_Mux_9_o> created at line 73.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <seven_seg_disp> synthesized.

Synthesizing Unit <Debouncer>.
    Related source file is "D:\DSDII\Lab5\Debouncer.vhd".
WARNING:Xst:647 - Input <clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Debouncer> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x7-bit single-port Read Only RAM                    : 3
 4x3-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 18
 16-bit adder                                          : 1
 19-bit adder                                          : 1
 4-bit adder                                           : 16
# Registers                                            : 39
 1-bit register                                        : 32
 16-bit register                                       : 1
 19-bit register                                       : 1
 3-bit register                                        : 1
 7-bit register                                        : 3
 8-bit register                                        : 1
# Comparators                                          : 18
 16-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 1
 3-bit comparator greater                              : 2
 4-bit comparator greater                              : 14
# Multiplexers                                         : 87
 1-bit 2-to-1 multiplexer                              : 77
 1-bit 4-to-1 multiplexer                              : 7
 4-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 11
 1-bit xor2                                            : 11

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/Multiplier_4x4.ngc>.
Reading Secure Unit <blk00000001>.
Loading core <Multiplier_4x4> for timing and area information for instance <Mult1>.

Synthesizing (advanced) Unit <MISR>.
The following registers are absorbed into counter <Counter>: 1 register on signal <Counter>.
Unit <MISR> synthesized (advanced).

Synthesizing (advanced) Unit <seven_seg_dec>.
INFO:Xst:3231 - The small RAM <Mram_bcd[7]_GND_17_o_wide_mux_1_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <bcd<7:4>>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_bcd[11]_GND_17_o_wide_mux_0_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <bcd<11:8>>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_bcd[3]_GND_17_o_wide_mux_2_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <bcd<3:0>>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <seven_seg_dec> synthesized (advanced).

Synthesizing (advanced) Unit <seven_seg_disp>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
INFO:Xst:3231 - The small RAM <Mram__n0047> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <counter>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <seven_seg_disp> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x7-bit single-port distributed Read Only RAM        : 3
 4x3-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 16
 3-bit adder                                           : 3
 4-bit adder                                           : 13
# Counters                                             : 2
 16-bit up counter                                     : 1
 19-bit up counter                                     : 1
# Registers                                            : 64
 Flip-Flops                                            : 64
# Comparators                                          : 18
 16-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 1
 3-bit comparator greater                              : 2
 4-bit comparator greater                              : 14
# Multiplexers                                         : 79
 1-bit 2-to-1 multiplexer                              : 69
 1-bit 4-to-1 multiplexer                              : 7
 4-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 11
 1-bit xor2                                            : 11

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <MultiplierWrapper> ...

Optimizing unit <LFSR> ...

Optimizing unit <MISR> ...

Optimizing unit <seven_seg_dec> ...

Optimizing unit <seven_seg_disp> ...
WARNING:Xst:1710 - FF/Latch <SevenSegDec/hund_disp_n_5> (without init value) has a constant value of 0 in block <MultiplierWrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MISR1/Counter_15> has a constant value of 0 in block <MultiplierWrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MISR1/Counter_14> has a constant value of 0 in block <MultiplierWrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MISR1/Counter_13> has a constant value of 0 in block <MultiplierWrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MISR1/Counter_12> has a constant value of 0 in block <MultiplierWrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MISR1/Counter_11> has a constant value of 0 in block <MultiplierWrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MISR1/Counter_10> has a constant value of 0 in block <MultiplierWrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MISR1/Counter_9> has a constant value of 0 in block <MultiplierWrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MISR1/Counter_8> has a constant value of 0 in block <MultiplierWrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MISR1/Counter_7> has a constant value of 0 in block <MultiplierWrapper>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <LFSR1/DFF1/inTestMode> in Unit <MultiplierWrapper> is equivalent to the following 7 FFs/Latches, which will be removed : <LFSR1/DFF2/inTestMode> <LFSR1/DFF3/inTestMode> <LFSR1/DFF4/inTestMode> <LFSR1/DFF5/inTestMode> <LFSR1/DFF6/inTestMode> <LFSR1/DFF7/inTestMode> <LFSR1/DFF8/inTestMode> 
INFO:Xst:2261 - The FF/Latch <SevenSegDec/hund_disp_n_6> in Unit <MultiplierWrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <SevenSegDec/hund_disp_n_3> <SevenSegDec/hund_disp_n_2> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MultiplierWrapper, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 80
 Flip-Flops                                            : 80

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : MultiplierWrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 237
#      GND                         : 2
#      INV                         : 3
#      LUT1                        : 25
#      LUT2                        : 13
#      LUT3                        : 22
#      LUT4                        : 18
#      LUT5                        : 15
#      LUT6                        : 37
#      MULT_AND                    : 10
#      MUXCY                       : 39
#      MUXF7                       : 8
#      VCC                         : 1
#      XORCY                       : 44
# FlipFlops/Latches                : 88
#      FD                          : 26
#      FDR                         : 38
#      FDRE                        : 15
#      FDS                         : 9
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 10
#      OBUF                        : 23

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              88  out of  18224     0%  
 Number of Slice LUTs:                  133  out of   9112     1%  
    Number used as Logic:               133  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    149
   Number with an unused Flip Flop:      61  out of    149    40%  
   Number with an unused LUT:            16  out of    149    10%  
   Number of fully used LUT-FF pairs:    72  out of    149    48%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    232    14%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clock                              | BUFGP                  | 88    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.926ns (Maximum Frequency: 168.748MHz)
   Minimum input arrival time before clock: 7.507ns
   Maximum output required time after clock: 4.922ns
   Maximum combinational path delay: 6.546ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clock'
  Clock period: 5.926ns (frequency: 168.748MHz)
  Total number of paths / destination ports: 3617 / 112
-------------------------------------------------------------------------
Delay:               5.926ns (Levels of Logic = 5)
  Source:            MISR1/Signature_7 (FF)
  Destination:       SevenSegDec/tens_disp_n_6 (FF)
  Source Clock:      Clock rising
  Destination Clock: Clock rising

  Data Path: MISR1/Signature_7 to SevenSegDec/tens_disp_n_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.447   0.788  MISR1/Signature_7 (MISR1/Signature_7)
     LUT3:I1->O           10   0.203   1.201  M3/Mmux_Output81 (Madd_bcd_wire_1[8]_GND_7_o_add_13_OUT_lut<2>)
     LUT5:I0->O           19   0.203   1.072  Mmux_bcd_wire_1[3]_bcd_wire_1[6]_MUX_47_o131 (Madd_bcd_wire_1[9]_GND_7_o_add_29_OUT_cy<0>)
     LUT6:I5->O            1   0.205   0.580  Mmux_bcd_wire_2<1>131_SW5 (N47)
     LUT6:I5->O            7   0.205   0.773  Mmux_bcd_wire_2<1>131 (bcd_wire_2<4>)
     MUXF7:S->O            1   0.148   0.000  SevenSegDec/Mram_bcd[7]_GND_17_o_wide_mux_1_OUT41 (SevenSegDec/Mram_bcd[7]_GND_17_o_wide_mux_1_OUT4)
     FD:D                      0.102          SevenSegDec/tens_disp_n_4
    ----------------------------------------
    Total                      5.926ns (1.513ns logic, 4.413ns route)
                                       (25.5% logic, 74.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clock'
  Total number of paths / destination ports: 2951 / 113
-------------------------------------------------------------------------
Offset:              7.507ns (Levels of Logic = 6)
  Source:            test_mode_in (PAD)
  Destination:       SevenSegDec/tens_disp_n_6 (FF)
  Destination Clock: Clock rising

  Data Path: test_mode_in to SevenSegDec/tens_disp_n_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            37   1.222   1.591  test_mode_in_IBUF (test_mode_in_IBUF)
     LUT3:I0->O           10   0.205   1.201  M3/Mmux_Output81 (Madd_bcd_wire_1[8]_GND_7_o_add_13_OUT_lut<2>)
     LUT5:I0->O           19   0.203   1.072  Mmux_bcd_wire_1[3]_bcd_wire_1[6]_MUX_47_o131 (Madd_bcd_wire_1[9]_GND_7_o_add_29_OUT_cy<0>)
     LUT6:I5->O            1   0.205   0.580  Mmux_bcd_wire_2<1>131_SW5 (N47)
     LUT6:I5->O            7   0.205   0.773  Mmux_bcd_wire_2<1>131 (bcd_wire_2<4>)
     MUXF7:S->O            1   0.148   0.000  SevenSegDec/Mram_bcd[7]_GND_17_o_wide_mux_1_OUT41 (SevenSegDec/Mram_bcd[7]_GND_17_o_wide_mux_1_OUT4)
     FD:D                      0.102          SevenSegDec/tens_disp_n_4
    ----------------------------------------
    Total                      7.507ns (2.290ns logic, 5.217ns route)
                                       (30.5% logic, 69.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clock'
  Total number of paths / destination ports: 26 / 18
-------------------------------------------------------------------------
Offset:              4.922ns (Levels of Logic = 2)
  Source:            MISR1/Signature_3 (FF)
  Destination:       output<3> (PAD)
  Source Clock:      Clock rising

  Data Path: MISR1/Signature_3 to output<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.447   0.819  MISR1/Signature_3 (MISR1/Signature_3)
     LUT3:I1->O           11   0.203   0.882  M3/Mmux_Output41 (Madd_bcd_wire_1[6]_GND_7_o_add_21_OUT_cy<0>)
     OBUF:I->O                 2.571          output_3_OBUF (output<3>)
    ----------------------------------------
    Total                      4.922ns (3.221ns logic, 1.701ns route)
                                       (65.4% logic, 34.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               6.546ns (Levels of Logic = 3)
  Source:            test_mode_in (PAD)
  Destination:       output<2> (PAD)

  Data Path: test_mode_in to output<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            37   1.222   1.591  test_mode_in_IBUF (test_mode_in_IBUF)
     LUT3:I0->O           14   0.205   0.957  M3/Mmux_Output31 (Madd_bcd_wire_1[5]_GND_7_o_add_27_OUT_cy<0>)
     OBUF:I->O                 2.571          output_2_OBUF (output<2>)
    ----------------------------------------
    Total                      6.546ns (3.998ns logic, 2.548ns route)
                                       (61.1% logic, 38.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock          |    5.926|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.03 secs
 
--> 

Total memory usage is 262948 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :    6 (   0 filtered)

