<profile>

<section name = "Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_136_9'" level="0">
<item name = "Date">Sat May 11 11:31:35 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">receiver</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00 ns, 4.458 ns, 2.16 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">6, 6, 48.000 ns, 48.000 ns, 6, 6, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_136_9">4, 4, 3, 1, 1, 3, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 74, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 54, -</column>
<column name="Register">-, -, 157, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln136_fu_228_p2">+, 0, 0, 11, 3, 2</column>
<column name="filt_6_I_V_1_4_fu_239_p2">+, 0, 0, 25, 18, 18</column>
<column name="filt_6_Q_V_1_4_fu_255_p2">+, 0, 0, 25, 18, 18</column>
<column name="icmp_ln136_fu_194_p2">icmp, 0, 0, 8, 3, 3</column>
<column name="or_ln137_fu_206_p2">or, 0, 0, 3, 3, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i">9, 2, 3, 6</column>
<column name="filt_6_I_V_1_fu_60">9, 2, 18, 36</column>
<column name="filt_6_Q_V_1_fu_72">9, 2, 18, 36</column>
<column name="i_8_fu_56">9, 2, 3, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="filt_6_I_V_1_1_fu_64">18, 0, 18, 0</column>
<column name="filt_6_I_V_1_2_fu_68">18, 0, 18, 0</column>
<column name="filt_6_I_V_1_4_reg_376">18, 0, 18, 0</column>
<column name="filt_6_I_V_1_fu_60">18, 0, 18, 0</column>
<column name="filt_6_Q_V_1_1_fu_76">18, 0, 18, 0</column>
<column name="filt_6_Q_V_1_2_fu_80">18, 0, 18, 0</column>
<column name="filt_6_Q_V_1_4_reg_381">18, 0, 18, 0</column>
<column name="filt_6_Q_V_1_fu_72">18, 0, 18, 0</column>
<column name="i_8_fu_56">3, 0, 3, 0</column>
<column name="icmp_ln136_reg_348">1, 0, 1, 0</column>
<column name="trunc_ln2_reg_362">2, 0, 2, 0</column>
<column name="trunc_ln2_reg_362_pp0_iter1_reg">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, receiver_Pipeline_VITIS_LOOP_136_9, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, receiver_Pipeline_VITIS_LOOP_136_9, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, receiver_Pipeline_VITIS_LOOP_136_9, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, receiver_Pipeline_VITIS_LOOP_136_9, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, receiver_Pipeline_VITIS_LOOP_136_9, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, receiver_Pipeline_VITIS_LOOP_136_9, return value</column>
<column name="filt_5_Q_V_address0">out, 3, ap_memory, filt_5_Q_V, array</column>
<column name="filt_5_Q_V_ce0">out, 1, ap_memory, filt_5_Q_V, array</column>
<column name="filt_5_Q_V_q0">in, 18, ap_memory, filt_5_Q_V, array</column>
<column name="filt_5_Q_V_address1">out, 3, ap_memory, filt_5_Q_V, array</column>
<column name="filt_5_Q_V_ce1">out, 1, ap_memory, filt_5_Q_V, array</column>
<column name="filt_5_Q_V_q1">in, 18, ap_memory, filt_5_Q_V, array</column>
<column name="filt_5_I_V_address0">out, 3, ap_memory, filt_5_I_V, array</column>
<column name="filt_5_I_V_ce0">out, 1, ap_memory, filt_5_I_V, array</column>
<column name="filt_5_I_V_q0">in, 18, ap_memory, filt_5_I_V, array</column>
<column name="filt_5_I_V_address1">out, 3, ap_memory, filt_5_I_V, array</column>
<column name="filt_5_I_V_ce1">out, 1, ap_memory, filt_5_I_V, array</column>
<column name="filt_5_I_V_q1">in, 18, ap_memory, filt_5_I_V, array</column>
<column name="filt_6_Q_V_2_0119_out">out, 18, ap_vld, filt_6_Q_V_2_0119_out, pointer</column>
<column name="filt_6_Q_V_2_0119_out_ap_vld">out, 1, ap_vld, filt_6_Q_V_2_0119_out, pointer</column>
<column name="filt_6_Q_V_1_0118_out">out, 18, ap_vld, filt_6_Q_V_1_0118_out, pointer</column>
<column name="filt_6_Q_V_1_0118_out_ap_vld">out, 1, ap_vld, filt_6_Q_V_1_0118_out, pointer</column>
<column name="filt_6_Q_V_0_0_out">out, 18, ap_vld, filt_6_Q_V_0_0_out, pointer</column>
<column name="filt_6_Q_V_0_0_out_ap_vld">out, 1, ap_vld, filt_6_Q_V_0_0_out, pointer</column>
<column name="filt_6_I_V_2_0117_out">out, 18, ap_vld, filt_6_I_V_2_0117_out, pointer</column>
<column name="filt_6_I_V_2_0117_out_ap_vld">out, 1, ap_vld, filt_6_I_V_2_0117_out, pointer</column>
<column name="filt_6_I_V_1_0116_out">out, 18, ap_vld, filt_6_I_V_1_0116_out, pointer</column>
<column name="filt_6_I_V_1_0116_out_ap_vld">out, 1, ap_vld, filt_6_I_V_1_0116_out, pointer</column>
<column name="filt_6_I_V_0_0_out">out, 18, ap_vld, filt_6_I_V_0_0_out, pointer</column>
<column name="filt_6_I_V_0_0_out_ap_vld">out, 1, ap_vld, filt_6_I_V_0_0_out, pointer</column>
</table>
</item>
</section>
</profile>
