<?xml version="1.0" encoding="UTF-8"?>
<module id="" HW_revision="" XML_version="1" description="">
	<register id="L4_TA_COMPONENT_L" acronym="L4_TA_COMPONENT_L" offset="0x000" width="32" description="Contains a component code and revision.">
<bitfield id="CODE" width="16" begin="31" end="16" resetval="3808" description="Interconnect code." range="" rwaccess="R"></bitfield>
<bitfield id="REV" width="16" begin="15" end="0" resetval="3808" description="Component revision code." range="" rwaccess="R"></bitfield>
</register>
	<register id="L4_TA_COMPONENT_H" acronym="L4_TA_COMPONENT_H" offset="0x004" width="32" description="Contains a component code and revision.">
<bitfield id="Reserved" width="32" begin="31" end="0" resetval="0" description="Read returns 0" range="" rwaccess="R"></bitfield>
</register>
	<register id="L4_TA_CORE_L" acronym="L4_TA_CORE_L" offset="0x018" width="32" description="Contains a component code and revision.">
<bitfield id="CORE_CODE" width="16" begin="31" end="16" resetval="3808" description="Interconnect core code" range="" rwaccess="R"></bitfield>
<bitfield id="CORE_REV" width="16" begin="15" end="0" resetval="3808" description="Component revision code code" range="" rwaccess="R"></bitfield>
</register>
	<register id="L4_TA_CORE_H" acronym="L4_TA_CORE_H" offset="0x01C" width="32" description="Contains a component code and revision.">
<bitfield id="Reserved" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="VENDOR_CODE" width="16" begin="15" end="0" resetval="3808" description="Vendor revision core code" range="" rwaccess="R"></bitfield>
</register>
	<register id="L4_TA_AGENT_CONTROL_L" acronym="L4_TA_AGENT_CONTROL_L" offset="0x020" width="32" description="Enable error reporting">
<bitfield id="Reserved" width="7" begin="31" end="25" resetval="0" description="Read returns 0." range="" rwaccess="R"></bitfield>
<bitfield id="SERROR_REP" width="1" begin="24" end="24" resetval="0" description="Enable logging of error" range="" rwaccess="R"></bitfield>
<bitfield id="Reserved" width="13" begin="23" end="11" resetval="0" description="Read returns 0." range="" rwaccess=""></bitfield>
<bitfield id="REQ_TIMEOUT" width="3" begin="10" end="8" resetval="2" description="Timeout Bound. Values are:0 - No timeout1 - 1x base cycles . &#xA;2 - 4x base cycles . &#xA;3 - 16x base cycles . &#xA;4 - 64x base cycles . &#xA;" range="" rwaccess="RW"></bitfield>
<bitfield id="Reserved" width="7" begin="7" end="1" resetval="0" description="Read returns 0." range="" rwaccess="R"></bitfield>
<bitfield id="OCP_RESET" width="1" begin="0" end="0" resetval="0" description="The OCP_RESET field controls the OCP reset signal to the attached core. Setting this bit clears any pending transfers and resets the OCP interface. The bit must be cleared to de-assert the OCP reset signal.When the software reset feature is available on a target agent, the target agent OCP must also have a reset signal directed to the target core." range="" rwaccess="RW"></bitfield>
</register>
	<register id="L4_TA_AGENT_CONTROL_H" acronym="L4_TA_AGENT_CONTROL_H" offset="0x024" width="32" description="Enable clock power management">
<bitfield id="Reserved" width="23" begin="31" end="9" resetval="0" description="Read returns 0." range="" rwaccess="R"></bitfield>
<bitfield id="EXT_CLOCK" width="1" begin="8" end="8" resetval="0" description="When set to 1, the ext_clk_off_i signal on a target agent indicates when the target agent should shut off." range="" rwaccess="R"></bitfield>
<bitfield id="Reserved" width="8" begin="7" end="0" resetval="0" description="Read returns 0." range="" rwaccess="R"></bitfield>
</register>
	<register id="L4_TA_AGENT_STATUS_L" acronym="L4_TA_AGENT_STATUS_L" offset="0x028" width="32" description="Error reporting">
<bitfield id="Reserved" width="8" begin="31" end="24" resetval="0" description="Read returns 0." range="" rwaccess="R"></bitfield>
<bitfield id="Reserved" width="15" begin="23" end="9" resetval="1" description="Read returns 0." range="" rwaccess="R"></bitfield>
<bitfield id="REQ_TIMEOUT" width="1" begin="8" end="8" resetval="0" description="0x0: No request timeout0x1: A request timeout has occurred" range="" rwaccess="R 1toCLR"></bitfield>
<bitfield id="Reserved" width="8" begin="7" end="0" resetval="0" description="Read returns 0." range="" rwaccess="R"></bitfield>
</register>
	<register id="L4_TA_AGENT_STATUS_H" acronym="L4_TA_AGENT_STATUS_H" offset="0x02C" width="32" description="Error reporting">
<bitfield id="Reserved" width="32" begin="31" end="0" resetval="0" description="Read returns 0" range="" rwaccess="R"></bitfield>
</register>
</module>
