{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733183085648 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733183085649 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 15:44:45 2024 " "Processing started: Mon Dec  2 15:44:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733183085649 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733183085649 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DesignProject2 -c DesignProject2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DesignProject2 -c DesignProject2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733183085649 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733183087078 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733183087078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "designproject2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file designproject2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DesignProject2 " "Found entity 1: DesignProject2" {  } { { "DesignProject2.bdf" "" { Schematic "C:/intelFPGA_lite/DesignProject2/DesignProject2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733183102891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733183102891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmcheck.sv 1 1 " "Found 1 design units, including 1 entities, in source file alarmcheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AlarmCheck " "Found entity 1: AlarmCheck" {  } { { "AlarmCheck.sv" "" { Text "C:/intelFPGA_lite/DesignProject2/AlarmCheck.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733183102893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733183102893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmtime.sv 1 1 " "Found 1 design units, including 1 entities, in source file alarmtime.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AlarmTime " "Found entity 1: AlarmTime" {  } { { "AlarmTime.sv" "" { Text "C:/intelFPGA_lite/DesignProject2/AlarmTime.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733183102895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733183102895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parser.sv 1 1 " "Found 1 design units, including 1 entities, in source file parser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parser " "Found entity 1: parser" {  } { { "parser.sv" "" { Text "C:/intelFPGA_lite/DesignProject2/parser.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733183102897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733183102897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevensegmentdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDriver " "Found entity 1: SevenSegmentDriver" {  } { { "SevenSegmentDriver.sv" "" { Text "C:/intelFPGA_lite/DesignProject2/SevenSegmentDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733183102899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733183102899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.sv" "" { Text "C:/intelFPGA_lite/DesignProject2/mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733183102900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733183102900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clocktime.sv 1 1 " "Found 1 design units, including 1 entities, in source file clocktime.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClockTime " "Found entity 1: ClockTime" {  } { { "ClockTime.sv" "" { Text "C:/intelFPGA_lite/DesignProject2/ClockTime.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733183102902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733183102902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "directclockinputs.sv 1 1 " "Found 1 design units, including 1 entities, in source file directclockinputs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DirectClockInputs " "Found entity 1: DirectClockInputs" {  } { { "DirectClockInputs.sv" "" { Text "C:/intelFPGA_lite/DesignProject2/DirectClockInputs.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733183102904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733183102904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ringer.sv 1 1 " "Found 1 design units, including 1 entities, in source file ringer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ringer " "Found entity 1: ringer" {  } { { "ringer.sv" "" { Text "C:/intelFPGA_lite/DesignProject2/ringer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733183102906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733183102906 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DesignProject2 " "Elaborating entity \"DesignProject2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733183103008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ringer ringer:inst24 " "Elaborating entity \"ringer\" for hierarchy \"ringer:inst24\"" {  } { { "DesignProject2.bdf" "inst24" { Schematic "C:/intelFPGA_lite/DesignProject2/DesignProject2.bdf" { { 992 1736 1872 1072 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733183103010 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 ringer.sv(21) " "Verilog HDL assignment warning at ringer.sv(21): truncated value with size 32 to match size of target (23)" {  } { { "ringer.sv" "" { Text "C:/intelFPGA_lite/DesignProject2/ringer.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733183103010 "|DesignProject2|ringer:inst24"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmCheck AlarmCheck:inst19 " "Elaborating entity \"AlarmCheck\" for hierarchy \"AlarmCheck:inst19\"" {  } { { "DesignProject2.bdf" "inst19" { Schematic "C:/intelFPGA_lite/DesignProject2/DesignProject2.bdf" { { 1024 848 1056 1168 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733183103011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmTime AlarmTime:inst16 " "Elaborating entity \"AlarmTime\" for hierarchy \"AlarmTime:inst16\"" {  } { { "DesignProject2.bdf" "inst16" { Schematic "C:/intelFPGA_lite/DesignProject2/DesignProject2.bdf" { { 352 552 768 464 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733183103012 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlarmTime.sv(26) " "Verilog HDL assignment warning at AlarmTime.sv(26): truncated value with size 32 to match size of target (8)" {  } { { "AlarmTime.sv" "" { Text "C:/intelFPGA_lite/DesignProject2/AlarmTime.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733183103013 "|DesignProject2|AlarmTime:inst16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlarmTime.sv(29) " "Verilog HDL assignment warning at AlarmTime.sv(29): truncated value with size 32 to match size of target (8)" {  } { { "AlarmTime.sv" "" { Text "C:/intelFPGA_lite/DesignProject2/AlarmTime.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733183103013 "|DesignProject2|AlarmTime:inst16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlarmTime.sv(32) " "Verilog HDL assignment warning at AlarmTime.sv(32): truncated value with size 32 to match size of target (8)" {  } { { "AlarmTime.sv" "" { Text "C:/intelFPGA_lite/DesignProject2/AlarmTime.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733183103013 "|DesignProject2|AlarmTime:inst16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlarmTime.sv(39) " "Verilog HDL assignment warning at AlarmTime.sv(39): truncated value with size 32 to match size of target (8)" {  } { { "AlarmTime.sv" "" { Text "C:/intelFPGA_lite/DesignProject2/AlarmTime.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733183103013 "|DesignProject2|AlarmTime:inst16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlarmTime.sv(44) " "Verilog HDL assignment warning at AlarmTime.sv(44): truncated value with size 32 to match size of target (8)" {  } { { "AlarmTime.sv" "" { Text "C:/intelFPGA_lite/DesignProject2/AlarmTime.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733183103013 "|DesignProject2|AlarmTime:inst16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DirectClockInputs DirectClockInputs:inst15 " "Elaborating entity \"DirectClockInputs\" for hierarchy \"DirectClockInputs:inst15\"" {  } { { "DesignProject2.bdf" "inst15" { Schematic "C:/intelFPGA_lite/DesignProject2/DesignProject2.bdf" { { 152 280 464 328 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733183103014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockTime ClockTime:inst14 " "Elaborating entity \"ClockTime\" for hierarchy \"ClockTime:inst14\"" {  } { { "DesignProject2.bdf" "inst14" { Schematic "C:/intelFPGA_lite/DesignProject2/DesignProject2.bdf" { { 56 560 776 168 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733183103015 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ClockTime.sv(47) " "Verilog HDL assignment warning at ClockTime.sv(47): truncated value with size 32 to match size of target (8)" {  } { { "ClockTime.sv" "" { Text "C:/intelFPGA_lite/DesignProject2/ClockTime.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733183103016 "|DesignProject2|ClockTime:inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ClockTime.sv(50) " "Verilog HDL assignment warning at ClockTime.sv(50): truncated value with size 32 to match size of target (8)" {  } { { "ClockTime.sv" "" { Text "C:/intelFPGA_lite/DesignProject2/ClockTime.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733183103016 "|DesignProject2|ClockTime:inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ClockTime.sv(53) " "Verilog HDL assignment warning at ClockTime.sv(53): truncated value with size 32 to match size of target (8)" {  } { { "ClockTime.sv" "" { Text "C:/intelFPGA_lite/DesignProject2/ClockTime.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733183103017 "|DesignProject2|ClockTime:inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ClockTime.sv(64) " "Verilog HDL assignment warning at ClockTime.sv(64): truncated value with size 32 to match size of target (8)" {  } { { "ClockTime.sv" "" { Text "C:/intelFPGA_lite/DesignProject2/ClockTime.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733183103017 "|DesignProject2|ClockTime:inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ClockTime.sv(68) " "Verilog HDL assignment warning at ClockTime.sv(68): truncated value with size 32 to match size of target (8)" {  } { { "ClockTime.sv" "" { Text "C:/intelFPGA_lite/DesignProject2/ClockTime.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733183103017 "|DesignProject2|ClockTime:inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ClockTime.sv(73) " "Verilog HDL assignment warning at ClockTime.sv(73): truncated value with size 32 to match size of target (8)" {  } { { "ClockTime.sv" "" { Text "C:/intelFPGA_lite/DesignProject2/ClockTime.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733183103017 "|DesignProject2|ClockTime:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDriver SevenSegmentDriver:inst10 " "Elaborating entity \"SevenSegmentDriver\" for hierarchy \"SevenSegmentDriver:inst10\"" {  } { { "DesignProject2.bdf" "inst10" { Schematic "C:/intelFPGA_lite/DesignProject2/DesignProject2.bdf" { { 80 1432 1592 160 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733183103032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parser parser:inst2 " "Elaborating entity \"parser\" for hierarchy \"parser:inst2\"" {  } { { "DesignProject2.bdf" "inst2" { Schematic "C:/intelFPGA_lite/DesignProject2/DesignProject2.bdf" { { 144 1184 1336 224 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733183103034 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 parser.sv(10) " "Verilog HDL assignment warning at parser.sv(10): truncated value with size 32 to match size of target (8)" {  } { { "parser.sv" "" { Text "C:/intelFPGA_lite/DesignProject2/parser.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733183103034 "|DesignProject2|parser:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 parser.sv(12) " "Verilog HDL assignment warning at parser.sv(12): truncated value with size 32 to match size of target (4)" {  } { { "parser.sv" "" { Text "C:/intelFPGA_lite/DesignProject2/parser.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733183103035 "|DesignProject2|parser:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 mux4:inst1 " "Elaborating entity \"mux4\" for hierarchy \"mux4:inst1\"" {  } { { "DesignProject2.bdf" "inst1" { Schematic "C:/intelFPGA_lite/DesignProject2/DesignProject2.bdf" { { 96 888 1040 240 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733183103036 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "parser:inst2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"parser:inst2\|Mod0\"" {  } { { "parser.sv" "Mod0" { Text "C:/intelFPGA_lite/DesignProject2/parser.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733183103429 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "parser:inst2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"parser:inst2\|Div0\"" {  } { { "parser.sv" "Div0" { Text "C:/intelFPGA_lite/DesignProject2/parser.sv" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733183103429 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "parser:inst3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"parser:inst3\|Mod0\"" {  } { { "parser.sv" "Mod0" { Text "C:/intelFPGA_lite/DesignProject2/parser.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733183103429 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "parser:inst3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"parser:inst3\|Div0\"" {  } { { "parser.sv" "Div0" { Text "C:/intelFPGA_lite/DesignProject2/parser.sv" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733183103429 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "parser:inst4\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"parser:inst4\|Mod0\"" {  } { { "parser.sv" "Mod0" { Text "C:/intelFPGA_lite/DesignProject2/parser.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733183103429 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "parser:inst4\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"parser:inst4\|Div0\"" {  } { { "parser.sv" "Div0" { Text "C:/intelFPGA_lite/DesignProject2/parser.sv" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733183103429 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1733183103429 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "parser:inst2\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"parser:inst2\|lpm_divide:Mod0\"" {  } { { "parser.sv" "" { Text "C:/intelFPGA_lite/DesignProject2/parser.sv" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733183103465 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "parser:inst2\|lpm_divide:Mod0 " "Instantiated megafunction \"parser:inst2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733183103465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733183103465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733183103465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733183103465 ""}  } { { "parser.sv" "" { Text "C:/intelFPGA_lite/DesignProject2/parser.sv" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733183103465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ckl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ckl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ckl " "Found entity 1: lpm_divide_ckl" {  } { { "db/lpm_divide_ckl.tdf" "" { Text "C:/intelFPGA_lite/DesignProject2/db/lpm_divide_ckl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733183103535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733183103535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/intelFPGA_lite/DesignProject2/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733183103546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733183103546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0fe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0fe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0fe " "Found entity 1: alt_u_div_0fe" {  } { { "db/alt_u_div_0fe.tdf" "" { Text "C:/intelFPGA_lite/DesignProject2/db/alt_u_div_0fe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733183103559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733183103559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/intelFPGA_lite/DesignProject2/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733183103608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733183103608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/intelFPGA_lite/DesignProject2/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733183103647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733183103647 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "parser:inst2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"parser:inst2\|lpm_divide:Div0\"" {  } { { "parser.sv" "" { Text "C:/intelFPGA_lite/DesignProject2/parser.sv" 10 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733183103665 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "parser:inst2\|lpm_divide:Div0 " "Instantiated megafunction \"parser:inst2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733183103665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733183103665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733183103665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733183103665 ""}  } { { "parser.sv" "" { Text "C:/intelFPGA_lite/DesignProject2/parser.sv" 10 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733183103665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9sl " "Found entity 1: lpm_divide_9sl" {  } { { "db/lpm_divide_9sl.tdf" "" { Text "C:/intelFPGA_lite/DesignProject2/db/lpm_divide_9sl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733183103705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733183103705 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1733183104094 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733183104804 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733183104804 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "878 " "Implemented 878 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733183104885 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733183104885 ""} { "Info" "ICUT_CUT_TM_LCELLS" "825 " "Implemented 825 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733183104885 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733183104885 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733183104901 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  2 15:45:04 2024 " "Processing ended: Mon Dec  2 15:45:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733183104901 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733183104901 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733183104901 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733183104901 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1733183106454 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733183106455 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 15:45:05 2024 " "Processing started: Mon Dec  2 15:45:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733183106455 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1733183106455 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DesignProject2 -c DesignProject2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DesignProject2 -c DesignProject2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1733183106455 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1733183107958 ""}
{ "Info" "0" "" "Project  = DesignProject2" {  } {  } 0 0 "Project  = DesignProject2" 0 0 "Fitter" 0 0 1733183107959 ""}
{ "Info" "0" "" "Revision = DesignProject2" {  } {  } 0 0 "Revision = DesignProject2" 0 0 "Fitter" 0 0 1733183107959 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1733183108049 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1733183108050 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DesignProject2 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"DesignProject2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1733183108061 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733183108096 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733183108096 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1733183108322 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1733183108328 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733183108438 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733183108438 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733183108438 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733183108438 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733183108438 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733183108438 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733183108438 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733183108438 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733183108438 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733183108438 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733183108438 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733183108438 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733183108438 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1733183108438 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/DesignProject2/" { { 0 { 0 ""} 0 1864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733183108442 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/DesignProject2/" { { 0 { 0 ""} 0 1866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733183108442 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/DesignProject2/" { { 0 { 0 ""} 0 1868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733183108442 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/DesignProject2/" { { 0 { 0 ""} 0 1870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733183108442 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/DesignProject2/" { { 0 { 0 ""} 0 1872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733183108442 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/DesignProject2/" { { 0 { 0 ""} 0 1874 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733183108442 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/DesignProject2/" { { 0 { 0 ""} 0 1876 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733183108442 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/DesignProject2/" { { 0 { 0 ""} 0 1878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733183108442 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1733183108442 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1733183108443 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1733183108443 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1733183108443 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1733183108443 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1733183108444 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DesignProject2.sdc " "Synopsys Design Constraints File file not found: 'DesignProject2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1733183109350 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1733183109350 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1733183109358 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1733183109358 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1733183109359 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node CLK~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1733183109425 ""}  } { { "DesignProject2.bdf" "" { Schematic "C:/intelFPGA_lite/DesignProject2/DesignProject2.bdf" { { 8 48 224 24 "CLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/DesignProject2/" { { 0 { 0 ""} 0 1854 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733183109425 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DirectClockInputs:inst15\|IA1  " "Automatically promoted node DirectClockInputs:inst15\|IA1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1733183109425 ""}  } { { "DirectClockInputs.sv" "" { Text "C:/intelFPGA_lite/DesignProject2/DirectClockInputs.sv" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/DesignProject2/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733183109425 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DirectClockInputs:inst15\|IA2  " "Automatically promoted node DirectClockInputs:inst15\|IA2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1733183109425 ""}  } { { "DirectClockInputs.sv" "" { Text "C:/intelFPGA_lite/DesignProject2/DirectClockInputs.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/DesignProject2/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733183109425 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DirectClockInputs:inst15\|IA3  " "Automatically promoted node DirectClockInputs:inst15\|IA3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1733183109425 ""}  } { { "DirectClockInputs.sv" "" { Text "C:/intelFPGA_lite/DesignProject2/DirectClockInputs.sv" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/DesignProject2/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733183109425 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1733183109833 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733183109834 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733183109834 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733183109835 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733183109837 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1733183109838 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1733183109838 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1733183109839 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1733183109839 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1733183109840 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1733183109840 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733183109981 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1733183109988 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1733183111461 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733183111681 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1733183111707 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1733183113978 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733183113978 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1733183114506 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X56_Y44 X66_Y54 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X56_Y44 to location X66_Y54" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/DesignProject2/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X56_Y44 to location X66_Y54"} { { 12 { 0 ""} 56 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1733183115884 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1733183115884 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1733183116909 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1733183116909 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733183116913 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.51 " "Total time spent on timing analysis during the Fitter is 0.51 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1733183117117 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733183117128 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733183117642 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733183117643 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733183118302 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733183119157 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "10 MAX 10 " "10 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SELECTALARM\[0\] 3.3-V LVTTL C11 " "Pin SELECTALARM\[0\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SELECTALARM[0] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SELECTALARM\[0\]" } } } } { "DesignProject2.bdf" "" { Schematic "C:/intelFPGA_lite/DesignProject2/DesignProject2.bdf" { { 248 -40 136 264 "SELECTALARM" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/DesignProject2/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733183119570 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SELECTALARM\[1\] 3.3-V LVTTL C10 " "Pin SELECTALARM\[1\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SELECTALARM[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SELECTALARM\[1\]" } } } } { "DesignProject2.bdf" "" { Schematic "C:/intelFPGA_lite/DesignProject2/DesignProject2.bdf" { { 248 -40 136 264 "SELECTALARM" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/DesignProject2/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733183119570 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EnableA1 3.3-V LVTTL A13 " "Pin EnableA1 uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { EnableA1 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EnableA1" } } } } { "DesignProject2.bdf" "" { Schematic "C:/intelFPGA_lite/DesignProject2/DesignProject2.bdf" { { 992 1088 1264 1008 "EnableA1" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/DesignProject2/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733183119570 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EnableA3 3.3-V LVTTL A12 " "Pin EnableA3 uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { EnableA3 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EnableA3" } } } } { "DesignProject2.bdf" "" { Schematic "C:/intelFPGA_lite/DesignProject2/DesignProject2.bdf" { { 1208 1096 1272 1224 "EnableA3" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/DesignProject2/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733183119570 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EnableA2 3.3-V LVTTL B12 " "Pin EnableA2 uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { EnableA2 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EnableA2" } } } } { "DesignProject2.bdf" "" { Schematic "C:/intelFPGA_lite/DesignProject2/DesignProject2.bdf" { { 760 1064 1240 776 "EnableA2" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/DesignProject2/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733183119570 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK 3.3-V LVTTL P11 " "Pin CLK uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { CLK } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "DesignProject2.bdf" "" { Schematic "C:/intelFPGA_lite/DesignProject2/DesignProject2.bdf" { { 8 48 224 24 "CLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/DesignProject2/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733183119570 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ORDER\[1\] 3.3-V LVTTL C12 " "Pin ORDER\[1\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ORDER[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ORDER\[1\]" } } } } { "DesignProject2.bdf" "" { Schematic "C:/intelFPGA_lite/DesignProject2/DesignProject2.bdf" { { 128 8 184 144 "ORDER" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/DesignProject2/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733183119570 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ORDER\[0\] 3.3-V LVTTL D12 " "Pin ORDER\[0\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ORDER[0] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ORDER\[0\]" } } } } { "DesignProject2.bdf" "" { Schematic "C:/intelFPGA_lite/DesignProject2/DesignProject2.bdf" { { 128 8 184 144 "ORDER" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/DesignProject2/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733183119570 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INCREMENENT 3.3 V Schmitt Trigger B8 " "Pin INCREMENENT uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { INCREMENENT } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "INCREMENENT" } } } } { "DesignProject2.bdf" "" { Schematic "C:/intelFPGA_lite/DesignProject2/DesignProject2.bdf" { { 224 -32 144 240 "INCREMENENT" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/DesignProject2/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733183119570 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RST 3.3 V Schmitt Trigger A7 " "Pin RST uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { RST } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RST" } } } } { "DesignProject2.bdf" "" { Schematic "C:/intelFPGA_lite/DesignProject2/DesignProject2.bdf" { { 152 8 184 168 "RST" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/DesignProject2/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733183119570 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1733183119570 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/DesignProject2/output_files/DesignProject2.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/DesignProject2/output_files/DesignProject2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1733183119667 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5693 " "Peak virtual memory: 5693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733183120217 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  2 15:45:20 2024 " "Processing ended: Mon Dec  2 15:45:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733183120217 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733183120217 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733183120217 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1733183120217 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1733183121409 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733183121409 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 15:45:21 2024 " "Processing started: Mon Dec  2 15:45:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733183121409 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1733183121409 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DesignProject2 -c DesignProject2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DesignProject2 -c DesignProject2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1733183121410 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1733183121741 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1733183123385 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1733183123521 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4736 " "Peak virtual memory: 4736 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733183124592 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  2 15:45:24 2024 " "Processing ended: Mon Dec  2 15:45:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733183124592 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733183124592 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733183124592 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1733183124592 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1733183125201 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1733183126220 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733183126221 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 15:45:25 2024 " "Processing started: Mon Dec  2 15:45:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733183126221 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1733183126221 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DesignProject2 -c DesignProject2 " "Command: quartus_sta DesignProject2 -c DesignProject2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1733183126221 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1733183126405 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1733183126766 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1733183126766 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733183126810 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733183126810 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DesignProject2.sdc " "Synopsys Design Constraints File file not found: 'DesignProject2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1733183127139 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1733183127140 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733183127143 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DirectClockInputs:inst15\|IA3 DirectClockInputs:inst15\|IA3 " "create_clock -period 1.000 -name DirectClockInputs:inst15\|IA3 DirectClockInputs:inst15\|IA3" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733183127143 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DirectClockInputs:inst15\|IA2 DirectClockInputs:inst15\|IA2 " "create_clock -period 1.000 -name DirectClockInputs:inst15\|IA2 DirectClockInputs:inst15\|IA2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733183127143 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DirectClockInputs:inst15\|IA1 DirectClockInputs:inst15\|IA1 " "create_clock -period 1.000 -name DirectClockInputs:inst15\|IA1 DirectClockInputs:inst15\|IA1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733183127143 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733183127143 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1733183127150 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733183127151 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1733183127152 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1733183127161 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1733183127172 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733183127175 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.655 " "Worst-case setup slack is -4.655" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183127178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183127178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.655            -322.606 CLK  " "   -4.655            -322.606 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183127178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.197             -64.655 DirectClockInputs:inst15\|IA1  " "   -3.197             -64.655 DirectClockInputs:inst15\|IA1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183127178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.933             -56.747 DirectClockInputs:inst15\|IA3  " "   -2.933             -56.747 DirectClockInputs:inst15\|IA3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183127178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.637             -56.382 DirectClockInputs:inst15\|IA2  " "   -2.637             -56.382 DirectClockInputs:inst15\|IA2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183127178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733183127178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.347 " "Worst-case hold slack is 0.347" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183127192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183127192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 DirectClockInputs:inst15\|IA2  " "    0.347               0.000 DirectClockInputs:inst15\|IA2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183127192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 CLK  " "    0.348               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183127192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 DirectClockInputs:inst15\|IA1  " "    0.348               0.000 DirectClockInputs:inst15\|IA1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183127192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 DirectClockInputs:inst15\|IA3  " "    0.348               0.000 DirectClockInputs:inst15\|IA3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183127192 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733183127192 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.621 " "Worst-case recovery slack is -1.621" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183127202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183127202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.621             -37.878 DirectClockInputs:inst15\|IA3  " "   -1.621             -37.878 DirectClockInputs:inst15\|IA3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183127202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.617             -35.485 DirectClockInputs:inst15\|IA2  " "   -1.617             -35.485 DirectClockInputs:inst15\|IA2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183127202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.515             -35.329 DirectClockInputs:inst15\|IA1  " "   -1.515             -35.329 DirectClockInputs:inst15\|IA1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183127202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.969             -39.531 CLK  " "   -0.969             -39.531 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183127202 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733183127202 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.992 " "Worst-case removal slack is 0.992" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183127209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183127209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.992               0.000 CLK  " "    0.992               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183127209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.629               0.000 DirectClockInputs:inst15\|IA3  " "    1.629               0.000 DirectClockInputs:inst15\|IA3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183127209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.723               0.000 DirectClockInputs:inst15\|IA2  " "    1.723               0.000 DirectClockInputs:inst15\|IA2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183127209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.857               0.000 DirectClockInputs:inst15\|IA1  " "    1.857               0.000 DirectClockInputs:inst15\|IA1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183127209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733183127209 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183127212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183127212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -130.673 CLK  " "   -3.000            -130.673 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183127212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -33.672 DirectClockInputs:inst15\|IA1  " "   -1.403             -33.672 DirectClockInputs:inst15\|IA1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183127212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -33.672 DirectClockInputs:inst15\|IA2  " "   -1.403             -33.672 DirectClockInputs:inst15\|IA2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183127212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -33.672 DirectClockInputs:inst15\|IA3  " "   -1.403             -33.672 DirectClockInputs:inst15\|IA3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183127212 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733183127212 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733183127238 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733183127238 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1733183127242 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1733183127276 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1733183128100 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733183128194 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733183128214 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.197 " "Worst-case setup slack is -4.197" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183128216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183128216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.197            -290.719 CLK  " "   -4.197            -290.719 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183128216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.875             -57.661 DirectClockInputs:inst15\|IA1  " "   -2.875             -57.661 DirectClockInputs:inst15\|IA1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183128216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.641             -50.776 DirectClockInputs:inst15\|IA3  " "   -2.641             -50.776 DirectClockInputs:inst15\|IA3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183128216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.380             -50.161 DirectClockInputs:inst15\|IA2  " "   -2.380             -50.161 DirectClockInputs:inst15\|IA2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183128216 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733183128216 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183128223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183128223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 CLK  " "    0.312               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183128223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 DirectClockInputs:inst15\|IA1  " "    0.312               0.000 DirectClockInputs:inst15\|IA1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183128223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 DirectClockInputs:inst15\|IA2  " "    0.312               0.000 DirectClockInputs:inst15\|IA2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183128223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 DirectClockInputs:inst15\|IA3  " "    0.312               0.000 DirectClockInputs:inst15\|IA3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183128223 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733183128223 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.447 " "Worst-case recovery slack is -1.447" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183128227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183128227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.447             -31.388 DirectClockInputs:inst15\|IA2  " "   -1.447             -31.388 DirectClockInputs:inst15\|IA2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183128227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.446             -33.693 DirectClockInputs:inst15\|IA3  " "   -1.446             -33.693 DirectClockInputs:inst15\|IA3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183128227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.347             -31.414 DirectClockInputs:inst15\|IA1  " "   -1.347             -31.414 DirectClockInputs:inst15\|IA1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183128227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.817             -32.246 CLK  " "   -0.817             -32.246 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183128227 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733183128227 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.914 " "Worst-case removal slack is 0.914" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183128231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183128231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.914               0.000 CLK  " "    0.914               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183128231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.511               0.000 DirectClockInputs:inst15\|IA3  " "    1.511               0.000 DirectClockInputs:inst15\|IA3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183128231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.590               0.000 DirectClockInputs:inst15\|IA2  " "    1.590               0.000 DirectClockInputs:inst15\|IA2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183128231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.696               0.000 DirectClockInputs:inst15\|IA1  " "    1.696               0.000 DirectClockInputs:inst15\|IA1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183128231 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733183128231 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183128233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183128233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -130.673 CLK  " "   -3.000            -130.673 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183128233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -33.672 DirectClockInputs:inst15\|IA1  " "   -1.403             -33.672 DirectClockInputs:inst15\|IA1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183128233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -33.672 DirectClockInputs:inst15\|IA2  " "   -1.403             -33.672 DirectClockInputs:inst15\|IA2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183128233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -33.672 DirectClockInputs:inst15\|IA3  " "   -1.403             -33.672 DirectClockInputs:inst15\|IA3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183128233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733183128233 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733183128244 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733183128244 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1733183128248 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733183128432 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733183128435 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.365 " "Worst-case setup slack is -1.365" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183128439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183128439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.365             -88.932 CLK  " "   -1.365             -88.932 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183128439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.771             -13.868 DirectClockInputs:inst15\|IA1  " "   -0.771             -13.868 DirectClockInputs:inst15\|IA1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183128439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.716             -10.459 DirectClockInputs:inst15\|IA3  " "   -0.716             -10.459 DirectClockInputs:inst15\|IA3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183128439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.585              -9.889 DirectClockInputs:inst15\|IA2  " "   -0.585              -9.889 DirectClockInputs:inst15\|IA2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183128439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733183128439 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.151 " "Worst-case hold slack is 0.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183128444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183128444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 DirectClockInputs:inst15\|IA3  " "    0.151               0.000 DirectClockInputs:inst15\|IA3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183128444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 CLK  " "    0.152               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183128444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 DirectClockInputs:inst15\|IA1  " "    0.152               0.000 DirectClockInputs:inst15\|IA1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183128444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 DirectClockInputs:inst15\|IA2  " "    0.152               0.000 DirectClockInputs:inst15\|IA2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183128444 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733183128444 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.188 " "Worst-case recovery slack is -0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183128448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183128448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.188              -4.084 DirectClockInputs:inst15\|IA3  " "   -0.188              -4.084 DirectClockInputs:inst15\|IA3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183128448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.183              -2.791 DirectClockInputs:inst15\|IA2  " "   -0.183              -2.791 DirectClockInputs:inst15\|IA2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183128448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.147              -2.997 DirectClockInputs:inst15\|IA1  " "   -0.147              -2.997 DirectClockInputs:inst15\|IA1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183128448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.069               0.000 CLK  " "    0.069               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183128448 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733183128448 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.432 " "Worst-case removal slack is 0.432" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183128452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183128452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 CLK  " "    0.432               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183128452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.629               0.000 DirectClockInputs:inst15\|IA3  " "    0.629               0.000 DirectClockInputs:inst15\|IA3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183128452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.684               0.000 DirectClockInputs:inst15\|IA2  " "    0.684               0.000 DirectClockInputs:inst15\|IA2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183128452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.743               0.000 DirectClockInputs:inst15\|IA1  " "    0.743               0.000 DirectClockInputs:inst15\|IA1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183128452 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733183128452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183128455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183128455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -110.393 CLK  " "   -3.000            -110.393 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183128455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -24.000 DirectClockInputs:inst15\|IA1  " "   -1.000             -24.000 DirectClockInputs:inst15\|IA1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183128455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -24.000 DirectClockInputs:inst15\|IA2  " "   -1.000             -24.000 DirectClockInputs:inst15\|IA2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183128455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -24.000 DirectClockInputs:inst15\|IA3  " "   -1.000             -24.000 DirectClockInputs:inst15\|IA3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733183128455 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733183128455 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733183128466 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733183128466 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733183129420 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733183129429 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4871 " "Peak virtual memory: 4871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733183129495 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  2 15:45:29 2024 " "Processing ended: Mon Dec  2 15:45:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733183129495 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733183129495 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733183129495 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1733183129495 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 26 s " "Quartus Prime Full Compilation was successful. 0 errors, 26 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1733183130182 ""}
