
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003604                       # Number of seconds simulated
sim_ticks                                  3604016325                       # Number of ticks simulated
final_tick                               533175360579                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  64674                       # Simulator instruction rate (inst/s)
host_op_rate                                    81850                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 115021                       # Simulator tick rate (ticks/s)
host_mem_usage                               16887296                       # Number of bytes of host memory used
host_seconds                                 31333.65                       # Real time elapsed on the host
sim_insts                                  2026477500                       # Number of instructions simulated
sim_ops                                    2564647469                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       480256                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       225536                       # Number of bytes read from this memory
system.physmem.bytes_read::total               716416                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10624                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       152704                       # Number of bytes written to this memory
system.physmem.bytes_written::total            152704                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3752                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1762                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  5597                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1193                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1193                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1456153                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    133255778                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1491669                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     62579073                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               198782673                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1456153                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1491669                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2947822                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          42370507                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               42370507                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          42370507                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1456153                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    133255778                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1491669                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     62579073                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              241153181                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8642726                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3081988                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2528886                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       205869                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1249828                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1193895                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          300682                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8827                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3317476                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16766752                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3081988                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1494577                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3591767                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1035041                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        738281                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1633190                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92810                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8473539                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.427998                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.318037                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4881772     57.61%     57.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          353797      4.18%     61.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          335321      3.96%     65.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          315529      3.72%     69.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          261652      3.09%     72.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          189168      2.23%     74.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          134852      1.59%     76.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          210437      2.48%     78.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1791011     21.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8473539                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.356599                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.939984                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3472123                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       704856                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3432526                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41871                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        822160                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496776                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3877                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19937572                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10394                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        822160                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3653979                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         347035                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        76202                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3285936                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       288224                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19347970                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           52                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        156954                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81123                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     26821937                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90135137                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90135137                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795127                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10026759                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3594                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1869                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           698981                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1897785                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1015227                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23721                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       414720                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18032793                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3484                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14601136                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23313                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5700407                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17421541                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          232                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8473539                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.723145                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.841780                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2997329     35.37%     35.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1711507     20.20%     55.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1352520     15.96%     71.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       815184      9.62%     81.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       835312      9.86%     91.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       380009      4.48%     95.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       243876      2.88%     98.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67928      0.80%     99.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69874      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8473539                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63877     58.16%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21470     19.55%     77.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24475     22.29%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12009115     82.25%     82.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200509      1.37%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1541701     10.56%     94.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       848217      5.81%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14601136                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.689413                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109822                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007521                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37808944                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23736914                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14230639                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14710958                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45774                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       665422                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          420                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          235                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       233258                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           72                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        822160                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         259860                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        13799                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18036278                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        84428                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1897785                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1015227                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1862                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9281                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1411                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          235                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       121783                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116281                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238064                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14360674                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1464978                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       240460                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2299891                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2017765                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834913                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.661591                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14241199                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14230639                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9201163                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24896933                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.646545                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369570                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5797930                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3252                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205011                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7651379                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.599606                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.116127                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3062741     40.03%     40.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2048930     26.78%     66.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       849735     11.11%     77.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       430328      5.62%     83.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       449552      5.88%     89.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226192      2.96%     92.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155565      2.03%     94.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89439      1.17%     95.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       338897      4.43%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7651379                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014327                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232358                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009335                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       338897                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25349447                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36896953                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4616                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 169187                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.864273                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.864273                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.157042                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.157042                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64913908                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19471690                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18703433                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3244                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus1.numCycles                 8642726                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3179902                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2589128                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       215275                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1323197                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1242654                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          336545                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9615                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3338318                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17356912                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3179902                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1579199                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3849347                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1104043                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        494218                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1635918                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        87873                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8568709                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.505345                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.322332                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4719362     55.08%     55.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          398170      4.65%     59.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          398555      4.65%     64.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          494545      5.77%     70.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          154025      1.80%     71.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          195027      2.28%     74.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          162396      1.90%     76.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          149982      1.75%     77.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1896647     22.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8568709                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.367928                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.008268                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3500593                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       466842                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3679911                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        34846                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        886510                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       539650                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          305                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20695559                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1806                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        886510                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3659151                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          56793                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       226064                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3554160                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       186024                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19981596                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           25                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        115983                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        49814                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28049397                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     93111130                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     93111130                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17455429                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10593964                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3765                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2032                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           509441                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1848760                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       960077                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8833                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       329703                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18785138                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3782                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15144487                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30864                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6237229                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18844919                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          240                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8568709                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.767418                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.907332                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3045707     35.54%     35.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1772015     20.68%     56.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1203929     14.05%     70.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       829723      9.68%     79.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       816214      9.53%     89.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       396631      4.63%     94.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       374181      4.37%     98.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        60124      0.70%     99.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        70185      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8568709                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          96019     76.09%     76.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15600     12.36%     88.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        14570     11.55%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12659021     83.59%     83.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       189486      1.25%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1731      0.01%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1500121      9.91%     94.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       794128      5.24%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15144487                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.752281                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             126189                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008332                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39014736                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25026271                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14722157                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15270676                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        18759                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       709398                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          126                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       236758                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        886510                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          33625                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         4832                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18788924                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        41636                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1848760                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       960077                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2016                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3804                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           13                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          126                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       130917                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       120572                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       251489                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14883578                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1400242                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       260909                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2168909                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2125757                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            768667                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.722093                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14739341                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14722157                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9559415                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26981201                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.703416                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354299                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10153528                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12516230                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6272697                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3542                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       216862                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7682198                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.629251                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.160422                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3028926     39.43%     39.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2094801     27.27%     66.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       852419     11.10%     77.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       463207      6.03%     83.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       407673      5.31%     89.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       167398      2.18%     91.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       186557      2.43%     93.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       109790      1.43%     95.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       371427      4.83%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7682198                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10153528                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12516230                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1862681                       # Number of memory references committed
system.switch_cpus1.commit.loads              1139362                       # Number of loads committed
system.switch_cpus1.commit.membars               1760                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1816364                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11267032                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       258673                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       371427                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26099516                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38465235                       # The number of ROB writes
system.switch_cpus1.timesIdled                   2548                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  74017                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10153528                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12516230                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10153528                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.851204                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.851204                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.174806                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.174806                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66811947                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20461208                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19115918                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3536                       # number of misc regfile writes
system.l2.replacements                           5602                       # number of replacements
system.l2.tagsinuse                       2046.787269                       # Cycle average of tags in use
system.l2.total_refs                           105629                       # Total number of references to valid blocks.
system.l2.sampled_refs                           7650                       # Sample count of references to valid blocks.
system.l2.avg_refs                          13.807712                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            17.479439                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.461864                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    880.413762                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      9.267042                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    455.693848                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            467.435726                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            206.035586                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.008535                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.005108                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.429890                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.004525                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.222507                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.228240                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.100603                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999408                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         6620                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2195                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    8817                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1841                       # number of Writeback hits
system.l2.Writeback_hits::total                  1841                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           40                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    88                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         6668                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2235                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8905                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         6668                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2235                       # number of overall hits
system.l2.overall_hits::total                    8905                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         3752                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1762                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  5597                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3752                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1762                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5597                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3752                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1762                       # number of overall misses
system.l2.overall_misses::total                  5597                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1781345                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    185175141                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1757064                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     78014040                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       266727590                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1781345                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    185175141                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1757064                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     78014040                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        266727590                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1781345                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    185175141                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1757064                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     78014040                       # number of overall miss cycles
system.l2.overall_miss_latency::total       266727590                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10372                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3957                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               14414                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1841                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1841                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           40                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                88                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10420                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3997                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                14502                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10420                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3997                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               14502                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.976190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.361743                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.976744                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.445287                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.388303                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.976190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.360077                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.976744                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.440831                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.385947                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.976190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.360077                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.976744                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.440831                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.385947                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 43447.439024                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 49353.715618                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 41834.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 44275.845630                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 47655.456495                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 43447.439024                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 49353.715618                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 41834.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 44275.845630                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 47655.456495                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 43447.439024                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 49353.715618                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 41834.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 44275.845630                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 47655.456495                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1193                       # number of writebacks
system.l2.writebacks::total                      1193                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         3752                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1762                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             5597                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         3752                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1762                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5597                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         3752                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1762                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5597                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1549313                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    163818592                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1513988                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     67826598                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    234708491                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1549313                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    163818592                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1513988                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     67826598                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    234708491                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1549313                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    163818592                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1513988                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     67826598                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    234708491                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.361743                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.976744                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.445287                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.388303                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.976190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.360077                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.976744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.440831                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.385947                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.976190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.360077                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.976744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.440831                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.385947                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 37788.121951                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 43661.671642                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 36047.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 38494.096481                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41934.695551                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 37788.121951                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 43661.671642                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 36047.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 38494.096481                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41934.695551                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 37788.121951                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 43661.671642                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 36047.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 38494.096481                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41934.695551                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               576.559234                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001641828                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   583                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1718082.037736                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    39.000622                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   537.558612                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.062501                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.861472                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.923973                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1633134                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1633134                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1633134                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1633134                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1633134                       # number of overall hits
system.cpu0.icache.overall_hits::total        1633134                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           56                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           56                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           56                       # number of overall misses
system.cpu0.icache.overall_misses::total           56                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2774108                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2774108                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2774108                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2774108                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2774108                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2774108                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1633190                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1633190                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1633190                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1633190                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1633190                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1633190                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 49537.642857                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 49537.642857                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 49537.642857                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 49537.642857                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 49537.642857                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 49537.642857                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           14                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           14                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2074754                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2074754                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2074754                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2074754                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2074754                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2074754                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 49398.904762                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 49398.904762                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 49398.904762                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 49398.904762                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 49398.904762                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 49398.904762                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10420                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174373367                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10676                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16333.211596                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.211357                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.788643                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899263                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100737                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1128619                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1128619                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778481                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778481                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1739                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1739                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1622                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1622                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1907100                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1907100                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1907100                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1907100                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37000                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37000                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          164                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          164                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37164                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37164                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37164                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37164                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1285933389                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1285933389                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4581387                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4581387                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1290514776                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1290514776                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1290514776                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1290514776                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1165619                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1165619                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1739                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1739                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1622                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1622                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1944264                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1944264                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1944264                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1944264                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031743                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031743                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000211                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000211                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019115                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019115                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019115                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019115                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 34754.956459                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 34754.956459                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 27935.286585                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 27935.286585                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 34724.862125                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 34724.862125                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 34724.862125                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 34724.862125                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          986                       # number of writebacks
system.cpu0.dcache.writebacks::total              986                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26628                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26628                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          116                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          116                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26744                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26744                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26744                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26744                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10372                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10372                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10420                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10420                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10420                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10420                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    248084787                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    248084787                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       922561                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       922561                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    249007348                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    249007348                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    249007348                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    249007348                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008898                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008898                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005359                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005359                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005359                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005359                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 23918.702950                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 23918.702950                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 19220.020833                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 19220.020833                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 23897.058349                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23897.058349                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 23897.058349                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23897.058349                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               508.042951                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1007968614                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   511                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1972541.318982                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    40.042951                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          468                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.064171                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.750000                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.814171                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1635866                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1635866                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1635866                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1635866                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1635866                       # number of overall hits
system.cpu1.icache.overall_hits::total        1635866                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           52                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           52                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           52                       # number of overall misses
system.cpu1.icache.overall_misses::total           52                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2516626                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2516626                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2516626                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2516626                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2516626                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2516626                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1635918                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1635918                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1635918                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1635918                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1635918                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1635918                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 48396.653846                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 48396.653846                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 48396.653846                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 48396.653846                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 48396.653846                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 48396.653846                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            9                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2057706                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2057706                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2057706                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2057706                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2057706                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2057706                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 47853.627907                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 47853.627907                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 47853.627907                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 47853.627907                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 47853.627907                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 47853.627907                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3997                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148893825                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4253                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              35009.128850                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   223.455510                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    32.544490                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.872873                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.127127                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1096861                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1096861                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       719499                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        719499                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1958                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1958                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1768                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1768                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1816360                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1816360                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1816360                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1816360                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         8208                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         8208                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          167                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          167                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         8375                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          8375                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         8375                       # number of overall misses
system.cpu1.dcache.overall_misses::total         8375                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    305770529                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    305770529                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5982508                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5982508                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    311753037                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    311753037                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    311753037                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    311753037                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1105069                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1105069                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       719666                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       719666                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1958                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1958                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1768                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1768                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1824735                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1824735                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1824735                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1824735                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007428                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007428                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000232                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000232                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.004590                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004590                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.004590                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004590                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 37252.744761                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 37252.744761                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 35823.401198                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 35823.401198                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 37224.243224                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 37224.243224                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 37224.243224                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 37224.243224                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          855                       # number of writebacks
system.cpu1.dcache.writebacks::total              855                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         4251                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         4251                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          127                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          127                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         4378                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         4378                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         4378                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         4378                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3957                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3957                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           40                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           40                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3997                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3997                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3997                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3997                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    104223733                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    104223733                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1023852                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1023852                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    105247585                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    105247585                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    105247585                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    105247585                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003581                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003581                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000056                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002190                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002190                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002190                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002190                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 26339.078342                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 26339.078342                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 25596.300000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 25596.300000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 26331.644984                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 26331.644984                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 26331.644984                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 26331.644984                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
