
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.052492                       # Number of seconds simulated
sim_ticks                                 52492387500                       # Number of ticks simulated
final_tick                                52492387500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 546157                       # Simulator instruction rate (inst/s)
host_op_rate                                   671378                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1873695608                       # Simulator tick rate (ticks/s)
host_mem_usage                                 639704                       # Number of bytes of host memory used
host_seconds                                    28.02                       # Real time elapsed on the host
sim_insts                                    15300803                       # Number of instructions simulated
sim_ops                                      18808946                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  52492387500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           30752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         5732704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5763456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        30752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         30752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2625952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2625952                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              961                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           179147                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              180108                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         82061                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              82061                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             585837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          109210197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             109796035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        585837                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           585837                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        50025387                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             50025387                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        50025387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            585837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         109210197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            159821422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      180108                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      82061                       # Number of write requests accepted
system.mem_ctrls.readBursts                    180108                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    82061                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               11397248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  129664                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4782592                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5763456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2625952                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2026                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  7311                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3638                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   52492290500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                180108                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                82061                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  178081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        98475                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    164.286489                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   116.996804                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   175.845060                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        51325     52.12%     52.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        25090     25.48%     77.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        14150     14.37%     91.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2596      2.64%     94.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1994      2.02%     96.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          865      0.88%     97.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          476      0.48%     97.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          359      0.36%     98.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1620      1.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        98475                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4565                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.921139                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.880789                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    166.531359                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          4534     99.32%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           29      0.64%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4565                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4565                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.369770                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.353297                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.752709                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3620     79.30%     79.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              220      4.82%     84.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              707     15.49%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               18      0.39%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4565                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   3440676000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              6779713500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  890410000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19320.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38070.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       217.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        91.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    109.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     50.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.71                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.09                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   115821                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   38508                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                51.52                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     200223.10                       # Average gap between requests
system.mem_ctrls.pageHitRate                    61.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                356778660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                189624765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               657179880                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              196914060                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         3400803120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           3100285290                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            107388480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     13043389800                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1808153760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       3109169040                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            25970661525                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            494.751006                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          45410236500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    130490500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1440860000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  12099013750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   4708791000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    5510054750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  28603177500                       # Time in different power states
system.mem_ctrls_1.actEnergy                346375680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                184087860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               614325600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              193166100                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         3463496400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2969143680                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            108094080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     13320762630                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      2002649280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       2907995580                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            26110359840                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            497.412312                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          45698343000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    126303500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1467362000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  11271593250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   5215237250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    5200332000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  29211559500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  52492387500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  52492387500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  52492387500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  52492387500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  52492387500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                 10023                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     52492387500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        104984775                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    15300803                       # Number of instructions committed
system.cpu.committedOps                      18808946                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              16504061                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      981071                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      2577924                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     16504061                       # number of integer instructions
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads            26788165                       # number of times the integer registers were read
system.cpu.num_int_register_writes           10434183                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                   16                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             69334335                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             8674167                       # number of times the CC registers were written
system.cpu.num_mem_refs                       6901817                       # number of memory refs
system.cpu.num_load_insts                     4104063                       # Number of load instructions
system.cpu.num_store_insts                    2797754                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  104984775                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           3814169                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  12269964     63.92%     63.92% # Class of executed instruction
system.cpu.op_class::IntMult                    24444      0.13%     64.05% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::MemRead                  4104063     21.38%     85.43% # Class of executed instruction
system.cpu.op_class::MemWrite                 2797738     14.57%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                 16      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   19196225                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  52492387500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            361866                       # number of replacements
system.cpu.dcache.tags.tagsinuse            31.998460                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6247937                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            361898                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             17.264359                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle           8146500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    31.998460                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999952                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999952                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          26801238                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         26801238                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  52492387500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      3609396                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3609396                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      2558475                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2558475                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        40033                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        40033                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        40033                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        40033                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       6167871                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6167871                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      6167871                       # number of overall hits
system.cpu.dcache.overall_hits::total         6167871                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       311032                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        311032                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        50866                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        50866                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       361898                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         361898                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       361898                       # number of overall misses
system.cpu.dcache.overall_misses::total        361898                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  16480049000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16480049000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   2187201500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2187201500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  18667250500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  18667250500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  18667250500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  18667250500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      3920428                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3920428                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      2609341                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2609341                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        40033                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        40033                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        40033                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        40033                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      6529769                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6529769                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      6529769                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6529769                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.079336                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.079336                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.019494                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.019494                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.055423                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.055423                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.055423                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.055423                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 52985.059415                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52985.059415                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 42999.282428                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42999.282428                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 51581.524352                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51581.524352                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 51581.524352                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51581.524352                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       148383                       # number of writebacks
system.cpu.dcache.writebacks::total            148383                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       311032                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       311032                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        50866                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        50866                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       361898                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       361898                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       361898                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       361898                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  16169017000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  16169017000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2136335500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2136335500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  18305352500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  18305352500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  18305352500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  18305352500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.079336                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.079336                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.019494                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019494                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.055423                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.055423                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.055423                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.055423                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 51985.059415                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 51985.059415                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 41999.282428                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41999.282428                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 50581.524352                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 50581.524352                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 50581.524352                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50581.524352                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  52492387500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           1010729                       # number of replacements
system.cpu.icache.tags.tagsinuse            63.989097                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14428307                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1010793                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             14.274245                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle          36579500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    63.989097                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999830                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999830                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          16449893                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         16449893                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  52492387500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     14428307                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14428307                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      14428307                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14428307                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     14428307                       # number of overall hits
system.cpu.icache.overall_hits::total        14428307                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1010793                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1010793                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1010793                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1010793                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1010793                       # number of overall misses
system.cpu.icache.overall_misses::total       1010793                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  13212889500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  13212889500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  13212889500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  13212889500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  13212889500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  13212889500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     15439100                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15439100                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     15439100                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15439100                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     15439100                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15439100                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.065470                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.065470                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.065470                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.065470                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.065470                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.065470                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13071.805503                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13071.805503                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13071.805503                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13071.805503                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13071.805503                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13071.805503                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      1010729                       # number of writebacks
system.cpu.icache.writebacks::total           1010729                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1010793                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1010793                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1010793                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1010793                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1010793                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1010793                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  12202096500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  12202096500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  12202096500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  12202096500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  12202096500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  12202096500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.065470                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.065470                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.065470                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.065470                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.065470                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.065470                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12071.805503                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12071.805503                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12071.805503                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12071.805503                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12071.805503                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12071.805503                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  52492387500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    179888                       # number of replacements
system.l2.tags.tagsinuse                   511.746724                       # Cycle average of tags in use
system.l2.tags.total_refs                     2564844                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    180400                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     14.217539                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                  71577000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        8.849498                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         66.640749                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        436.256477                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.017284                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.130158                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.852063                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999505                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           88                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          294                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  44104512                       # Number of tag accesses
system.l2.tags.data_accesses                 44104512                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  52492387500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       148383                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           148383                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      1010715                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1010715                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data              30219                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 30219                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         1009832                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1009832                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         152532                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            152532                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               1009832                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                182751                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1192583                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              1009832                       # number of overall hits
system.l2.overall_hits::cpu.data               182751                       # number of overall hits
system.l2.overall_hits::total                 1192583                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            20647                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               20647                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           961                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              961                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       158500                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          158500                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 961                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              179147                       # number of demand (read+write) misses
system.l2.demand_misses::total                 180108                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                961                       # number of overall misses
system.l2.overall_misses::cpu.data             179147                       # number of overall misses
system.l2.overall_misses::total                180108                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   1742737000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1742737000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     82651000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     82651000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  14100852500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  14100852500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      82651000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   15843589500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15926240500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     82651000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  15843589500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15926240500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       148383                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       148383                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      1010715                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1010715                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          50866                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             50866                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      1010793                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1010793                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       311032                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        311032                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           1010793                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            361898                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1372691                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          1010793                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           361898                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1372691                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.405910                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.405910                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.000951                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000951                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.509594                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.509594                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.000951                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.495021                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.131208                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.000951                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.495021                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.131208                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 84406.306001                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84406.306001                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 86005.202914                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86005.202914                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 88964.369085                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88964.369085                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 86005.202914                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 88439.044472                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88426.058254                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 86005.202914                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 88439.044472                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88426.058254                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                82061                       # number of writebacks
system.l2.writebacks::total                     82061                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks           13                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            13                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        20647                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          20647                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          961                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          961                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       158500                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       158500                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            961                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         179147                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            180108                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           961                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        179147                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           180108                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   1536267000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1536267000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     73041000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     73041000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  12515852500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  12515852500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     73041000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  14052119500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14125160500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     73041000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  14052119500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14125160500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.405910                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.405910                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.000951                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000951                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.509594                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.509594                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.000951                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.495021                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.131208                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.000951                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.495021                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.131208                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 74406.306001                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74406.306001                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 76005.202914                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76005.202914                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 78964.369085                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78964.369085                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 76005.202914                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 78439.044472                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78426.058254                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 76005.202914                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 78439.044472                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78426.058254                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        359688                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       179581                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  52492387500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             159461                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        82061                       # Transaction distribution
system.membus.trans_dist::CleanEvict            97519                       # Transaction distribution
system.membus.trans_dist::ReadExReq             20647                       # Transaction distribution
system.membus.trans_dist::ReadExResp            20647                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        159461                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       539796                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 539796                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      8389408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8389408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            180108                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  180108    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              180108                       # Request fanout histogram
system.membus.reqLayer0.occupancy           529097000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          606358500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      2745286                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1372595                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           29                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            321                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          321                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  52492387500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1321825                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       230444                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1010729                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          311310                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            50866                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           50866                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1010793                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       311032                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      3032315                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1085662                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4117977                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     64688704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     16328992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               81017696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          179888                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2625952                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1552579                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000225                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015013                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1552229     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    350      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1552579                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1952199000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1010793000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         361898000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
