0.7
2020.2
May 22 2025
00:13:55
S:/Verilog/ripple_carry_adder/ripple_carry_adder.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,,,,,,,
S:/Verilog/ripple_carry_adder/ripple_carry_adder.srcs/sim_1/new/tb_ripple_carry_adder.v,1757408831,verilog,,,,tb_ripple_carry_adder,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
S:/Verilog/ripple_carry_adder/ripple_carry_adder.srcs/sources_1/new/full_adder.v,1757408773,verilog,,S:/Verilog/ripple_carry_adder/ripple_carry_adder.srcs/sources_1/new/ripple_carry_adder.v,,full_adder,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
S:/Verilog/ripple_carry_adder/ripple_carry_adder.srcs/sources_1/new/ripple_carry_adder.v,1757409145,verilog,,S:/Verilog/ripple_carry_adder/ripple_carry_adder.srcs/sim_1/new/tb_ripple_carry_adder.v,,ripple_carry_adder,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
