# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab1b.srcs/sources_1/imports/Downloads/lab1b.vhd" \
"../../../../lab1b.srcs/sources_1/imports/Downloads/lab1b_tb.vhd" \

# Do not sort compile order
nosort
