Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Tue Dec  3 14:19:15 2024
| Host         : sgk running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file stopwatchE1_timing_summary_routed.rpt -pb stopwatchE1_timing_summary_routed.pb -rpx stopwatchE1_timing_summary_routed.rpx -warn_on_violation
| Design       : stopwatchE1
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  61          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (61)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (134)
5. checking no_input_delay (4)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (61)
-------------------------
 There are 43 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clock_div_inst/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (134)
--------------------------------------------------
 There are 134 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  145          inf        0.000                      0                  145           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           145 Endpoints
Min Delay           145 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            seg_an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.591ns  (logic 5.467ns (51.614%)  route 5.125ns (48.386%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  rst_IBUF_inst/O
                         net (fo=49, routed)          2.978     4.561    digit_selector/rst_IBUF
    SLICE_X42Y70         LUT3 (Prop_lut3_I2_O)        0.117     4.678 r  digit_selector/seg_an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.147     6.825    seg_an_OBUF[0]
    K19                  OBUF (Prop_obuf_I_O)         3.767    10.591 r  seg_an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.591    seg_an[0]
    K19                                                               r  seg_an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            seg_an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.554ns  (logic 5.492ns (52.039%)  route 5.062ns (47.961%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  rst_IBUF_inst/O
                         net (fo=49, routed)          2.967     4.550    digit_selector/rst_IBUF
    SLICE_X42Y70         LUT3 (Prop_lut3_I2_O)        0.116     4.666 r  digit_selector/seg_an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.095     6.761    seg_an_OBUF[2]
    M18                  OBUF (Prop_obuf_I_O)         3.793    10.554 r  seg_an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.554    seg_an[2]
    M18                                                               r  seg_an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            seg_cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.231ns  (logic 5.303ns (51.826%)  route 4.929ns (48.174%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  rst_IBUF_inst/O
                         net (fo=49, routed)          2.598     4.181    stopwatch_counter_inst/rst_IBUF
    SLICE_X43Y61         LUT5 (Prop_lut5_I2_O)        0.124     4.305 r  stopwatch_counter_inst/seg_cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.331     6.636    seg_cat_OBUF[4]
    M17                  OBUF (Prop_obuf_I_O)         3.596    10.231 r  seg_cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.231    seg_cat[4]
    M17                                                               r  seg_cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            seg_an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.123ns  (logic 5.253ns (51.890%)  route 4.870ns (48.110%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  rst_IBUF_inst/O
                         net (fo=49, routed)          2.978     4.561    digit_selector/rst_IBUF
    SLICE_X42Y70         LUT3 (Prop_lut3_I2_O)        0.124     4.685 r  digit_selector/seg_an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.892     6.577    seg_an_OBUF[3]
    L16                  OBUF (Prop_obuf_I_O)         3.546    10.123 r  seg_an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.123    seg_an[3]
    L16                                                               r  seg_an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            seg_an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.039ns  (logic 5.220ns (51.997%)  route 4.819ns (48.003%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  rst_IBUF_inst/O
                         net (fo=49, routed)          2.967     4.550    digit_selector/rst_IBUF
    SLICE_X42Y70         LUT3 (Prop_lut3_I2_O)        0.124     4.674 r  digit_selector/seg_an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.852     6.526    seg_an_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.513    10.039 r  seg_an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.039    seg_an[1]
    H17                                                               r  seg_an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            seg_cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.987ns  (logic 5.462ns (54.692%)  route 4.525ns (45.308%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  rst_IBUF_inst/O
                         net (fo=49, routed)          2.598     4.181    stopwatch_counter_inst/rst_IBUF
    SLICE_X43Y61         LUT5 (Prop_lut5_I0_O)        0.150     4.331 r  stopwatch_counter_inst/seg_cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.927     6.258    seg_cat_OBUF[5]
    J16                  OBUF (Prop_obuf_I_O)         3.729     9.987 r  seg_cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.987    seg_cat[5]
    J16                                                               r  seg_cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            seg_cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.782ns  (logic 5.436ns (55.573%)  route 4.346ns (44.427%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  rst_IBUF_inst/O
                         net (fo=49, routed)          2.428     4.011    stopwatch_counter_inst/rst_IBUF
    SLICE_X43Y61         LUT5 (Prop_lut5_I1_O)        0.118     4.129 r  stopwatch_counter_inst/seg_cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.918     6.047    seg_cat_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         3.736     9.782 r  seg_cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.782    seg_cat[2]
    J18                                                               r  seg_cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            seg_cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.758ns  (logic 5.237ns (53.666%)  route 4.521ns (46.334%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  rst_IBUF_inst/O
                         net (fo=49, routed)          2.607     4.190    stopwatch_counter_inst/rst_IBUF
    SLICE_X43Y61         LUT5 (Prop_lut5_I0_O)        0.124     4.314 r  stopwatch_counter_inst/seg_cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.914     6.228    seg_cat_OBUF[6]
    H18                  OBUF (Prop_obuf_I_O)         3.530     9.758 r  seg_cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.758    seg_cat[6]
    H18                                                               r  seg_cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            seg_cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.452ns  (logic 5.220ns (55.224%)  route 4.232ns (44.776%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  rst_IBUF_inst/O
                         net (fo=49, routed)          2.316     3.898    stopwatch_counter_inst/rst_IBUF
    SLICE_X43Y60         LUT5 (Prop_lut5_I0_O)        0.124     4.022 r  stopwatch_counter_inst/seg_cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.917     5.939    seg_cat_OBUF[3]
    J15                  OBUF (Prop_obuf_I_O)         3.513     9.452 r  seg_cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.452    seg_cat[3]
    J15                                                               r  seg_cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            seg_cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.443ns  (logic 5.464ns (57.859%)  route 3.979ns (42.141%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  rst_IBUF_inst/O
                         net (fo=49, routed)          2.316     3.898    stopwatch_counter_inst/rst_IBUF
    SLICE_X43Y60         LUT5 (Prop_lut5_I0_O)        0.118     4.016 r  stopwatch_counter_inst/seg_cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.664     5.680    seg_cat_OBUF[0]
    K14                  OBUF (Prop_obuf_I_O)         3.763     9.443 r  seg_cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.443    seg_cat[0]
    K14                                                               r  seg_cat[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debounce/DFF0/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            debounce/DFF1/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE                         0.000     0.000 r  debounce/DFF0/Q_reg/C
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debounce/DFF0/Q_reg/Q
                         net (fo=1, routed)           0.091     0.232    debounce/DFF0/D
    SLICE_X42Y54         LUT3 (Prop_lut3_I0_O)        0.045     0.277 r  debounce/DFF0/Q_i_1__1/O
                         net (fo=1, routed)           0.000     0.277    debounce/DFF1/Q_reg_3
    SLICE_X42Y54         FDRE                                         r  debounce/DFF1/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce/DFF1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            statemachine/was_running_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.209ns (61.583%)  route 0.130ns (38.417%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE                         0.000     0.000 r  debounce/DFF1/Q_reg/C
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  debounce/DFF1/Q_reg/Q
                         net (fo=4, routed)           0.130     0.294    statemachine/Q1
    SLICE_X42Y53         LUT6 (Prop_lut6_I0_O)        0.045     0.339 r  statemachine/was_running_i_1/O
                         net (fo=1, routed)           0.000     0.339    statemachine/was_running_i_1_n_0
    SLICE_X42Y53         FDCE                                         r  statemachine/was_running_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stopwatch_counter_inst/digit2_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stopwatch_counter_inst/digit2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDCE                         0.000     0.000 r  stopwatch_counter_inst/digit2_reg[0]/C
    SLICE_X39Y59         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  stopwatch_counter_inst/digit2_reg[0]/Q
                         net (fo=6, routed)           0.168     0.309    stopwatch_counter_inst/digit2_reg_n_0_[0]
    SLICE_X39Y59         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  stopwatch_counter_inst/digit2[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    stopwatch_counter_inst/digit2[0]
    SLICE_X39Y59         FDCE                                         r  stopwatch_counter_inst/digit2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stopwatch_counter_inst/digit3_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stopwatch_counter_inst/digit3_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDCE                         0.000     0.000 r  stopwatch_counter_inst/digit3_reg[0]/C
    SLICE_X41Y60         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  stopwatch_counter_inst/digit3_reg[0]/Q
                         net (fo=5, routed)           0.179     0.320    stopwatch_counter_inst/digit3_reg_n_0_[0]
    SLICE_X41Y60         LUT3 (Prop_lut3_I1_O)        0.042     0.362 r  stopwatch_counter_inst/digit3[2]_i_1/O
                         net (fo=1, routed)           0.000     0.362    stopwatch_counter_inst/digit3[2]
    SLICE_X41Y60         FDCE                                         r  stopwatch_counter_inst/digit3_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stopwatch_counter_inst/digit3_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stopwatch_counter_inst/digit3_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDCE                         0.000     0.000 r  stopwatch_counter_inst/digit3_reg[0]/C
    SLICE_X41Y60         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  stopwatch_counter_inst/digit3_reg[0]/Q
                         net (fo=5, routed)           0.179     0.320    stopwatch_counter_inst/digit3_reg_n_0_[0]
    SLICE_X41Y60         LUT1 (Prop_lut1_I0_O)        0.045     0.365 r  stopwatch_counter_inst/digit3[0]_i_1/O
                         net (fo=1, routed)           0.000     0.365    stopwatch_counter_inst/digit3[0]
    SLICE_X41Y60         FDCE                                         r  stopwatch_counter_inst/digit3_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stopwatch_counter_inst/digit3_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stopwatch_counter_inst/digit3_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDCE                         0.000     0.000 r  stopwatch_counter_inst/digit3_reg[0]/C
    SLICE_X41Y60         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  stopwatch_counter_inst/digit3_reg[0]/Q
                         net (fo=5, routed)           0.181     0.322    stopwatch_counter_inst/digit3_reg_n_0_[0]
    SLICE_X41Y60         LUT4 (Prop_lut4_I0_O)        0.043     0.365 r  stopwatch_counter_inst/digit3[3]_i_2/O
                         net (fo=1, routed)           0.000     0.365    stopwatch_counter_inst/digit3[3]
    SLICE_X41Y60         FDCE                                         r  stopwatch_counter_inst/digit3_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_div_inst/clk_div_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clock_div_inst/clk_div_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDCE                         0.000     0.000 r  clock_div_inst/clk_div_reg/C
    SLICE_X41Y58         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clock_div_inst/clk_div_reg/Q
                         net (fo=19, routed)          0.180     0.321    clock_div_inst/CLK
    SLICE_X41Y58         LUT2 (Prop_lut2_I1_O)        0.045     0.366 r  clock_div_inst/clk_div_i_1/O
                         net (fo=1, routed)           0.000     0.366    clock_div_inst/clk_div_i_1_n_0
    SLICE_X41Y58         FDCE                                         r  clock_div_inst/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stopwatch_counter_inst/digit3_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stopwatch_counter_inst/digit3_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDCE                         0.000     0.000 r  stopwatch_counter_inst/digit3_reg[0]/C
    SLICE_X41Y60         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  stopwatch_counter_inst/digit3_reg[0]/Q
                         net (fo=5, routed)           0.181     0.322    stopwatch_counter_inst/digit3_reg_n_0_[0]
    SLICE_X41Y60         LUT4 (Prop_lut4_I1_O)        0.045     0.367 r  stopwatch_counter_inst/digit3[1]_i_1/O
                         net (fo=1, routed)           0.000     0.367    stopwatch_counter_inst/digit3[1]
    SLICE_X41Y60         FDCE                                         r  stopwatch_counter_inst/digit3_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stopwatch_counter_inst/digit1_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stopwatch_counter_inst/digit1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.146%)  route 0.185ns (49.854%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDCE                         0.000     0.000 r  stopwatch_counter_inst/digit1_reg[1]/C
    SLICE_X40Y59         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  stopwatch_counter_inst/digit1_reg[1]/Q
                         net (fo=5, routed)           0.185     0.326    stopwatch_counter_inst/digit1_reg_n_0_[1]
    SLICE_X40Y59         LUT3 (Prop_lut3_I0_O)        0.045     0.371 r  stopwatch_counter_inst/digit1[2]_i_1/O
                         net (fo=1, routed)           0.000     0.371    stopwatch_counter_inst/digit1[2]
    SLICE_X40Y59         FDCE                                         r  stopwatch_counter_inst/digit1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stopwatch_counter_inst/digit2_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stopwatch_counter_inst/digit2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.137%)  route 0.185ns (49.863%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDCE                         0.000     0.000 r  stopwatch_counter_inst/digit2_reg[1]/C
    SLICE_X40Y60         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  stopwatch_counter_inst/digit2_reg[1]/Q
                         net (fo=5, routed)           0.185     0.326    stopwatch_counter_inst/digit2_reg_n_0_[1]
    SLICE_X40Y60         LUT3 (Prop_lut3_I0_O)        0.045     0.371 r  stopwatch_counter_inst/digit2[2]_i_1/O
                         net (fo=1, routed)           0.000     0.371    stopwatch_counter_inst/digit2[2]
    SLICE_X40Y60         FDCE                                         r  stopwatch_counter_inst/digit2_reg[2]/D
  -------------------------------------------------------------------    -------------------





