<stg><name>pooling2d_cl<array,array<ap_fixed,16u>,config5></name>


<trans_list>

<trans id="786" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="2" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="55" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:0  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:1  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:2  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:3  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:4  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:5  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:6  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:7  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:8  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:9  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:10  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:11  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:12  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:13  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:14  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:15  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:16  call void (...)* @_ssdm_op_SpecInterface(i3* %data_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:17  call void (...)* @_ssdm_op_SpecInterface(i3* %data_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:18  call void (...)* @_ssdm_op_SpecInterface(i3* %data_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:19  call void (...)* @_ssdm_op_SpecInterface(i3* %data_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:20  call void (...)* @_ssdm_op_SpecInterface(i3* %data_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:21  call void (...)* @_ssdm_op_SpecInterface(i3* %data_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:22  call void (...)* @_ssdm_op_SpecInterface(i3* %data_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:23  call void (...)* @_ssdm_op_SpecInterface(i3* %data_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:24  call void (...)* @_ssdm_op_SpecInterface(i3* %data_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:25  call void (...)* @_ssdm_op_SpecInterface(i3* %data_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:26  call void (...)* @_ssdm_op_SpecInterface(i3* %data_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:27  call void (...)* @_ssdm_op_SpecInterface(i3* %data_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:28  call void (...)* @_ssdm_op_SpecInterface(i3* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:29  call void (...)* @_ssdm_op_SpecInterface(i3* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:30  call void (...)* @_ssdm_op_SpecInterface(i3* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:31  call void (...)* @_ssdm_op_SpecInterface(i3* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:32  %data_window_0_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_0_V_V"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:33  %empty = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_0_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_0_V_V, i3* %data_window_0_V_V)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:34  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:35  %data_window_1_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_1_V_V"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:36  %empty_107 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_1_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_1_V_V, i3* %data_window_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_107"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:37  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:38  %data_window_2_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_2_V_V"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:39  %empty_108 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_2_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_2_V_V, i3* %data_window_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_108"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:40  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:41  %data_window_3_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_3_V_V"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:42  %empty_109 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_3_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_3_V_V, i3* %data_window_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:43  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:44  %data_window_4_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_4_V_V"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:45  %empty_110 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_4_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_4_V_V, i3* %data_window_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_110"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:46  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:47  %data_window_5_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_5_V_V"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:48  %empty_111 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_5_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_5_V_V, i3* %data_window_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_111"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:49  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:50  %data_window_6_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_6_V_V"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:51  %empty_112 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_6_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_6_V_V, i3* %data_window_6_V_V)

]]></Node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:52  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:53  %data_window_7_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_7_V_V"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:54  %empty_113 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_7_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_7_V_V, i3* %data_window_7_V_V)

]]></Node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:55  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:56  %data_window_8_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_8_V_V"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:57  %empty_114 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_8_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_8_V_V, i3* %data_window_8_V_V)

]]></Node>
<StgValue><ssdm name="empty_114"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:58  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:59  %data_window_9_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_9_V_V"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:60  %empty_115 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_9_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_9_V_V, i3* %data_window_9_V_V)

]]></Node>
<StgValue><ssdm name="empty_115"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:61  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:62  %data_window_10_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_10_V_V"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:63  %empty_116 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_10_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_10_V_V, i3* %data_window_10_V_V)

]]></Node>
<StgValue><ssdm name="empty_116"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:64  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_10_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:65  %data_window_11_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_11_V_V"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:66  %empty_117 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_11_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_11_V_V, i3* %data_window_11_V_V)

]]></Node>
<StgValue><ssdm name="empty_117"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:67  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_11_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:68  %data_window_12_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_12_V_V"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:69  %empty_118 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_12_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_12_V_V, i3* %data_window_12_V_V)

]]></Node>
<StgValue><ssdm name="empty_118"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:70  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_12_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:71  %data_window_13_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_13_V_V"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:72  %empty_119 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_13_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_13_V_V, i3* %data_window_13_V_V)

]]></Node>
<StgValue><ssdm name="empty_119"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:73  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_13_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:74  %data_window_14_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_14_V_V"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:75  %empty_120 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_14_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_14_V_V, i3* %data_window_14_V_V)

]]></Node>
<StgValue><ssdm name="empty_120"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:76  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_14_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:77  %data_window_15_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_15_V_V"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:78  %empty_121 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_15_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_15_V_V, i3* %data_window_15_V_V)

]]></Node>
<StgValue><ssdm name="empty_121"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:79  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_15_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:80  %data_window_16_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_16_V_V"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:81  %empty_122 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_16_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_16_V_V, i3* %data_window_16_V_V)

]]></Node>
<StgValue><ssdm name="empty_122"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:82  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_16_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:83  %data_window_17_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_17_V_V"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:84  %empty_123 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_17_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_17_V_V, i3* %data_window_17_V_V)

]]></Node>
<StgValue><ssdm name="empty_123"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:85  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_17_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:86  %data_window_18_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_18_V_V"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:87  %empty_124 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_18_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_18_V_V, i3* %data_window_18_V_V)

]]></Node>
<StgValue><ssdm name="empty_124"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:88  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_18_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:89  %data_window_19_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_19_V_V"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:90  %empty_125 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_19_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_19_V_V, i3* %data_window_19_V_V)

]]></Node>
<StgValue><ssdm name="empty_125"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:91  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_19_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:92  %data_window_20_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_20_V_V"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:93  %empty_126 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_20_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_20_V_V, i3* %data_window_20_V_V)

]]></Node>
<StgValue><ssdm name="empty_126"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:94  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_20_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:95  %data_window_21_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_21_V_V"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:96  %empty_127 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_21_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_21_V_V, i3* %data_window_21_V_V)

]]></Node>
<StgValue><ssdm name="empty_127"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:97  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_21_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:98  %data_window_22_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_22_V_V"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:99  %empty_128 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_22_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_22_V_V, i3* %data_window_22_V_V)

]]></Node>
<StgValue><ssdm name="empty_128"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:100  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_22_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:101  %data_window_23_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_23_V_V"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:102  %empty_129 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_23_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_23_V_V, i3* %data_window_23_V_V)

]]></Node>
<StgValue><ssdm name="empty_129"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:103  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_23_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:104  %data_window_24_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_24_V_V"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:105  %empty_130 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_24_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_24_V_V, i3* %data_window_24_V_V)

]]></Node>
<StgValue><ssdm name="empty_130"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:106  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_24_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:107  %data_window_25_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_25_V_V"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:108  %empty_131 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_25_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_25_V_V, i3* %data_window_25_V_V)

]]></Node>
<StgValue><ssdm name="empty_131"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:109  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_25_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:110  %data_window_26_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_26_V_V"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:111  %empty_132 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_26_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_26_V_V, i3* %data_window_26_V_V)

]]></Node>
<StgValue><ssdm name="empty_132"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:112  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_26_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:113  %data_window_27_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_27_V_V"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:114  %empty_133 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_27_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_27_V_V, i3* %data_window_27_V_V)

]]></Node>
<StgValue><ssdm name="empty_133"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:115  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_27_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:116  %data_window_28_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_28_V_V"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:117  %empty_134 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_28_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_28_V_V, i3* %data_window_28_V_V)

]]></Node>
<StgValue><ssdm name="empty_134"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:118  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_28_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:119  %data_window_29_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_29_V_V"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:120  %empty_135 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_29_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_29_V_V, i3* %data_window_29_V_V)

]]></Node>
<StgValue><ssdm name="empty_135"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:121  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_29_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:122  %data_window_30_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_30_V_V"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:123  %empty_136 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_30_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_30_V_V, i3* %data_window_30_V_V)

]]></Node>
<StgValue><ssdm name="empty_136"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:124  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_30_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:125  %data_window_31_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_31_V_V"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:126  %empty_137 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_31_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_31_V_V, i3* %data_window_31_V_V)

]]></Node>
<StgValue><ssdm name="empty_137"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:127  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_31_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:128  %data_window_32_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_32_V_V"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:129  %empty_138 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_32_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_32_V_V, i3* %data_window_32_V_V)

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:130  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_32_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:131  %data_window_33_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_33_V_V"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:132  %empty_139 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_33_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_33_V_V, i3* %data_window_33_V_V)

]]></Node>
<StgValue><ssdm name="empty_139"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:133  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_33_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:134  %data_window_34_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_34_V_V"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:135  %empty_140 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_34_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_34_V_V, i3* %data_window_34_V_V)

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:136  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_34_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:137  %data_window_35_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_35_V_V"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:138  %empty_141 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_35_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_35_V_V, i3* %data_window_35_V_V)

]]></Node>
<StgValue><ssdm name="empty_141"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:139  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_35_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:140  %data_window_36_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_36_V_V"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:141  %empty_142 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_36_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_36_V_V, i3* %data_window_36_V_V)

]]></Node>
<StgValue><ssdm name="empty_142"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:142  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_36_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:143  %data_window_37_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_37_V_V"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:144  %empty_143 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_37_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_37_V_V, i3* %data_window_37_V_V)

]]></Node>
<StgValue><ssdm name="empty_143"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:145  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_37_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:146  %data_window_38_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_38_V_V"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:147  %empty_144 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_38_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_38_V_V, i3* %data_window_38_V_V)

]]></Node>
<StgValue><ssdm name="empty_144"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:148  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_38_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:149  %data_window_39_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_39_V_V"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:150  %empty_145 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_39_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_39_V_V, i3* %data_window_39_V_V)

]]></Node>
<StgValue><ssdm name="empty_145"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:151  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_39_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:152  %data_window_40_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_40_V_V"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:153  %empty_146 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_40_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_40_V_V, i3* %data_window_40_V_V)

]]></Node>
<StgValue><ssdm name="empty_146"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:154  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_40_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:155  %data_window_41_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_41_V_V"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:156  %empty_147 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_41_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_41_V_V, i3* %data_window_41_V_V)

]]></Node>
<StgValue><ssdm name="empty_147"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:157  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_41_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:158  %data_window_42_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_42_V_V"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:159  %empty_148 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_42_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_42_V_V, i3* %data_window_42_V_V)

]]></Node>
<StgValue><ssdm name="empty_148"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:160  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_42_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:161  %data_window_43_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_43_V_V"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:162  %empty_149 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_43_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_43_V_V, i3* %data_window_43_V_V)

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:163  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_43_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:164  %data_window_44_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_44_V_V"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:165  %empty_150 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_44_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_44_V_V, i3* %data_window_44_V_V)

]]></Node>
<StgValue><ssdm name="empty_150"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:166  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_44_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:167  %data_window_45_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_45_V_V"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:168  %empty_151 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_45_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_45_V_V, i3* %data_window_45_V_V)

]]></Node>
<StgValue><ssdm name="empty_151"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:169  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_45_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:170  %data_window_46_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_46_V_V"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:171  %empty_152 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_46_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_46_V_V, i3* %data_window_46_V_V)

]]></Node>
<StgValue><ssdm name="empty_152"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:172  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_46_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:173  %data_window_47_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_47_V_V"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:174  %empty_153 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_47_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_47_V_V, i3* %data_window_47_V_V)

]]></Node>
<StgValue><ssdm name="empty_153"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:175  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_47_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:176  %data_window_48_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_48_V_V"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:177  %empty_154 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_48_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_48_V_V, i3* %data_window_48_V_V)

]]></Node>
<StgValue><ssdm name="empty_154"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:178  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_48_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:179  %data_window_49_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_49_V_V"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:180  %empty_155 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_49_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_49_V_V, i3* %data_window_49_V_V)

]]></Node>
<StgValue><ssdm name="empty_155"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:181  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_49_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:182  %data_window_50_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_50_V_V"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:183  %empty_156 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_50_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_50_V_V, i3* %data_window_50_V_V)

]]></Node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:184  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_50_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:185  %data_window_51_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_51_V_V"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:186  %empty_157 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_51_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_51_V_V, i3* %data_window_51_V_V)

]]></Node>
<StgValue><ssdm name="empty_157"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:187  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_51_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:188  %data_window_52_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_52_V_V"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:189  %empty_158 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_52_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_52_V_V, i3* %data_window_52_V_V)

]]></Node>
<StgValue><ssdm name="empty_158"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:190  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_52_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:191  %data_window_53_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_53_V_V"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:192  %empty_159 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_53_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_53_V_V, i3* %data_window_53_V_V)

]]></Node>
<StgValue><ssdm name="empty_159"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:193  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_53_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:194  %data_window_54_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_54_V_V"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:195  %empty_160 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_54_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_54_V_V, i3* %data_window_54_V_V)

]]></Node>
<StgValue><ssdm name="empty_160"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:196  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_54_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:197  %data_window_55_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_55_V_V"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:198  %empty_161 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_55_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_55_V_V, i3* %data_window_55_V_V)

]]></Node>
<StgValue><ssdm name="empty_161"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:199  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_55_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:200  %data_window_56_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_56_V_V"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:201  %empty_162 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_56_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_56_V_V, i3* %data_window_56_V_V)

]]></Node>
<StgValue><ssdm name="empty_162"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:202  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_56_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:203  %data_window_57_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_57_V_V"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:204  %empty_163 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_57_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_57_V_V, i3* %data_window_57_V_V)

]]></Node>
<StgValue><ssdm name="empty_163"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:205  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_57_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:206  %data_window_58_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_58_V_V"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:207  %empty_164 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_58_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_58_V_V, i3* %data_window_58_V_V)

]]></Node>
<StgValue><ssdm name="empty_164"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:208  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_58_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:209  %data_window_59_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_59_V_V"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:210  %empty_165 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_59_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_59_V_V, i3* %data_window_59_V_V)

]]></Node>
<StgValue><ssdm name="empty_165"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:211  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_59_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:212  %data_window_60_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_60_V_V"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:213  %empty_166 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_60_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_60_V_V, i3* %data_window_60_V_V)

]]></Node>
<StgValue><ssdm name="empty_166"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:214  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_60_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:215  %data_window_61_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_61_V_V"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:216  %empty_167 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_61_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_61_V_V, i3* %data_window_61_V_V)

]]></Node>
<StgValue><ssdm name="empty_167"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:217  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_61_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:218  %data_window_62_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_62_V_V"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:219  %empty_168 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_62_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_62_V_V, i3* %data_window_62_V_V)

]]></Node>
<StgValue><ssdm name="empty_168"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:220  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_62_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="3" op_0_bw="64">
<![CDATA[
.preheader5.preheader:221  %data_window_63_V_V = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="data_window_63_V_V"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
.preheader5.preheader:222  %empty_169 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_63_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 26, i32 26, i3* %data_window_63_V_V, i3* %data_window_63_V_V)

]]></Node>
<StgValue><ssdm name="empty_169"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader5.preheader:223  call void (...)* @_ssdm_op_SpecInterface(i3* %data_window_63_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:224  br label %0

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="282" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i10 [ 0, %.preheader5.preheader ], [ %add_ln142, %ReadInputWidth_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %h_idx_assign = phi i5 [ 0, %.preheader5.preheader ], [ %select_ln81_3, %ReadInputWidth_end ]

]]></Node>
<StgValue><ssdm name="h_idx_assign"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:2  %wp_idx = phi i5 [ 0, %.preheader5.preheader ], [ %i_iw, %ReadInputWidth_end ]

]]></Node>
<StgValue><ssdm name="wp_idx"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="64">
<![CDATA[
:3  %pool_window_3_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="pool_window_3_V"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="64">
<![CDATA[
:4  %pool_window_2_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="pool_window_2_V"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="64">
<![CDATA[
:5  %pool_window_1_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="pool_window_1_V"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="64">
<![CDATA[
:6  %pool_window_0_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="pool_window_0_V"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %icmp_ln142 = icmp eq i10 %indvar_flatten, -348

]]></Node>
<StgValue><ssdm name="icmp_ln142"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8  %add_ln142 = add i10 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln142"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln142, label %1, label %ReadInputWidth_begin

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
ReadInputWidth_begin:2  %icmp_ln143 = icmp eq i5 %wp_idx, -6

]]></Node>
<StgValue><ssdm name="icmp_ln143"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
ReadInputWidth_begin:3  %select_ln81 = select i1 %icmp_ln143, i5 0, i5 %wp_idx

]]></Node>
<StgValue><ssdm name="select_ln81"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
ReadInputWidth_begin:4  %add_ln142_2 = add i5 %h_idx_assign, 1

]]></Node>
<StgValue><ssdm name="add_ln142_2"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
ReadInputWidth_begin:5  %select_ln81_3 = select i1 %icmp_ln143, i5 %add_ln142_2, i5 %h_idx_assign

]]></Node>
<StgValue><ssdm name="select_ln81_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="296" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="5">
<![CDATA[
ReadInputWidth_begin:6  %zext_ln81 = zext i5 %select_ln81_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln81"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ReadInputWidth_begin:7  %pool_table_height15_addr = getelementptr [26 x i1]* @pool_table_height15, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="pool_table_height15_addr"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="5">
<![CDATA[
ReadInputWidth_begin:8  %pool_table_height15_load = load i1* %pool_table_height15_addr, align 1

]]></Node>
<StgValue><ssdm name="pool_table_height15_load"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReadInputWidth_begin:10  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str38)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="5">
<![CDATA[
ReadInputWidth_begin:32  %zext_ln89 = zext i5 %select_ln81 to i64

]]></Node>
<StgValue><ssdm name="zext_ln89"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ReadInputWidth_begin:33  %pool_table_width17_addr = getelementptr [26 x i1]* @pool_table_width17, i64 0, i64 %zext_ln89

]]></Node>
<StgValue><ssdm name="pool_table_width17_addr"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="5">
<![CDATA[
ReadInputWidth_begin:34  %pool_table_width17_load = load i1* %pool_table_width17_addr, align 1

]]></Node>
<StgValue><ssdm name="pool_table_width17_load"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ReadInputWidth_end:0  %empty_170 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str38, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_170"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
ReadInputWidth_end:1  %i_iw = add i5 %select_ln81, 1

]]></Node>
<StgValue><ssdm name="i_iw"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="0" op_0_bw="0">
<![CDATA[
ReadInputWidth_end:2  br label %0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="306" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="5">
<![CDATA[
ReadInputWidth_begin:8  %pool_table_height15_load = load i1* %pool_table_height15_addr, align 1

]]></Node>
<StgValue><ssdm name="pool_table_height15_load"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="5">
<![CDATA[
ReadInputWidth_begin:34  %pool_table_width17_load = load i1* %pool_table_width17_addr, align 1

]]></Node>
<StgValue><ssdm name="pool_table_width17_load"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
ReadInputWidth_begin:35  %or_ln = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %pool_table_height15_load, i1 %pool_table_width17_load)

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="309" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge.i4840:0  %icmp_ln879 = icmp eq i2 %or_ln, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879"/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i4840:1  br i1 %icmp_ln879, label %.preheader.i.0, label %ReadInputWidth_end

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="311" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ReadInputWidth_begin:0  call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @ReadInputHeight_ReadInputWidth_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
ReadInputWidth_begin:1  %empty_171 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 676, i64 676, i64 676)

]]></Node>
<StgValue><ssdm name="empty_171"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ReadInputWidth_begin:9  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str38) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln143"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReadInputWidth_begin:11  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str53)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
ReadInputWidth_begin:12  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln146"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ReadInputWidth_begin:13  %empty_172 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str53, i32 %tmp_12)

]]></Node>
<StgValue><ssdm name="empty_172"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="48" op_0_bw="48" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="3" op_7_bw="3" op_8_bw="3" op_9_bw="3" op_10_bw="3" op_11_bw="3" op_12_bw="3" op_13_bw="3" op_14_bw="3" op_15_bw="3" op_16_bw="3">
<![CDATA[
ReadInputWidth_begin:14  %empty_173 = call { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } @_ssdm_op_Read.ap_fifo.volatile.i3P.i3P.i3P.i3P.i3P.i3P.i3P.i3P.i3P.i3P.i3P.i3P.i3P.i3P.i3P.i3P(i3* %data_V_data_0_V, i3* %data_V_data_1_V, i3* %data_V_data_2_V, i3* %data_V_data_3_V, i3* %data_V_data_4_V, i3* %data_V_data_5_V, i3* %data_V_data_6_V, i3* %data_V_data_7_V, i3* %data_V_data_8_V, i3* %data_V_data_9_V, i3* %data_V_data_10_V, i3* %data_V_data_11_V, i3* %data_V_data_12_V, i3* %data_V_data_13_V, i3* %data_V_data_14_V, i3* %data_V_data_15_V)

]]></Node>
<StgValue><ssdm name="empty_173"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="3" op_0_bw="48">
<![CDATA[
ReadInputWidth_begin:15  %tmp_V = extractvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %empty_173, 0

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="3" op_0_bw="48">
<![CDATA[
ReadInputWidth_begin:16  %tmp_V_80 = extractvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %empty_173, 1

]]></Node>
<StgValue><ssdm name="tmp_V_80"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="3" op_0_bw="48">
<![CDATA[
ReadInputWidth_begin:17  %tmp_V_81 = extractvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %empty_173, 2

]]></Node>
<StgValue><ssdm name="tmp_V_81"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="3" op_0_bw="48">
<![CDATA[
ReadInputWidth_begin:18  %tmp_V_82 = extractvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %empty_173, 3

]]></Node>
<StgValue><ssdm name="tmp_V_82"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="3" op_0_bw="48">
<![CDATA[
ReadInputWidth_begin:19  %tmp_V_83 = extractvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %empty_173, 4

]]></Node>
<StgValue><ssdm name="tmp_V_83"/></StgValue>
</operation>

<operation id="323" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="3" op_0_bw="48">
<![CDATA[
ReadInputWidth_begin:20  %tmp_V_84 = extractvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %empty_173, 5

]]></Node>
<StgValue><ssdm name="tmp_V_84"/></StgValue>
</operation>

<operation id="324" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="3" op_0_bw="48">
<![CDATA[
ReadInputWidth_begin:21  %tmp_V_85 = extractvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %empty_173, 6

]]></Node>
<StgValue><ssdm name="tmp_V_85"/></StgValue>
</operation>

<operation id="325" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="3" op_0_bw="48">
<![CDATA[
ReadInputWidth_begin:22  %tmp_V_86 = extractvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %empty_173, 7

]]></Node>
<StgValue><ssdm name="tmp_V_86"/></StgValue>
</operation>

<operation id="326" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="3" op_0_bw="48">
<![CDATA[
ReadInputWidth_begin:23  %tmp_V_87 = extractvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %empty_173, 8

]]></Node>
<StgValue><ssdm name="tmp_V_87"/></StgValue>
</operation>

<operation id="327" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="3" op_0_bw="48">
<![CDATA[
ReadInputWidth_begin:24  %tmp_V_88 = extractvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %empty_173, 9

]]></Node>
<StgValue><ssdm name="tmp_V_88"/></StgValue>
</operation>

<operation id="328" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="3" op_0_bw="48">
<![CDATA[
ReadInputWidth_begin:25  %tmp_V_89 = extractvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %empty_173, 10

]]></Node>
<StgValue><ssdm name="tmp_V_89"/></StgValue>
</operation>

<operation id="329" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="3" op_0_bw="48">
<![CDATA[
ReadInputWidth_begin:26  %tmp_V_90 = extractvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %empty_173, 11

]]></Node>
<StgValue><ssdm name="tmp_V_90"/></StgValue>
</operation>

<operation id="330" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="3" op_0_bw="48">
<![CDATA[
ReadInputWidth_begin:27  %tmp_V_91 = extractvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %empty_173, 12

]]></Node>
<StgValue><ssdm name="tmp_V_91"/></StgValue>
</operation>

<operation id="331" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="3" op_0_bw="48">
<![CDATA[
ReadInputWidth_begin:28  %tmp_V_92 = extractvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %empty_173, 13

]]></Node>
<StgValue><ssdm name="tmp_V_92"/></StgValue>
</operation>

<operation id="332" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="3" op_0_bw="48">
<![CDATA[
ReadInputWidth_begin:29  %tmp_V_93 = extractvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %empty_173, 14

]]></Node>
<StgValue><ssdm name="tmp_V_93"/></StgValue>
</operation>

<operation id="333" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="3" op_0_bw="48">
<![CDATA[
ReadInputWidth_begin:30  %tmp_V_94 = extractvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %empty_173, 15

]]></Node>
<StgValue><ssdm name="tmp_V_94"/></StgValue>
</operation>

<operation id="334" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ReadInputWidth_begin:31  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str40) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln84"/></StgValue>
</operation>

<operation id="335" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
ReadInputWidth_begin:36  switch i2 %or_ln, label %branch963 [
    i2 0, label %branch960
    i2 1, label %branch961
    i2 -2, label %branch962
  ]

]]></Node>
<StgValue><ssdm name="switch_ln93"/></StgValue>
</operation>

<operation id="336" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch962:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_2_V_V, i3 %tmp_V)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="337" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0">
<![CDATA[
branch962:1  br label %._crit_edge.i5815

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="338" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch961:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_1_V_V, i3 %tmp_V)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="339" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
branch961:1  br label %._crit_edge.i5815

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="340" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch960:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_0_V_V, i3 %tmp_V)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="341" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
branch960:1  br label %._crit_edge.i5815

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="342" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch963:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_3_V_V, i3 %tmp_V)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="343" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0">
<![CDATA[
branch963:1  br label %._crit_edge.i5815

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="344" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.i5815:0  switch i2 %or_ln, label %branch903 [
    i2 0, label %branch900
    i2 1, label %branch901
    i2 -2, label %branch902
  ]

]]></Node>
<StgValue><ssdm name="switch_ln93"/></StgValue>
</operation>

<operation id="345" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch902:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_6_V_V, i3 %tmp_V_80)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="346" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0">
<![CDATA[
branch902:1  br label %._crit_edge.i5750

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="347" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch901:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_5_V_V, i3 %tmp_V_80)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="348" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0">
<![CDATA[
branch901:1  br label %._crit_edge.i5750

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="349" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch900:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_4_V_V, i3 %tmp_V_80)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="350" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0">
<![CDATA[
branch900:1  br label %._crit_edge.i5750

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="351" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch903:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_7_V_V, i3 %tmp_V_80)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="352" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0">
<![CDATA[
branch903:1  br label %._crit_edge.i5750

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="353" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.i5750:0  switch i2 %or_ln, label %branch843 [
    i2 0, label %branch840
    i2 1, label %branch841
    i2 -2, label %branch842
  ]

]]></Node>
<StgValue><ssdm name="switch_ln93"/></StgValue>
</operation>

<operation id="354" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch842:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_10_V_V, i3 %tmp_V_81)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="355" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0">
<![CDATA[
branch842:1  br label %._crit_edge.i5685

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="356" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch841:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_9_V_V, i3 %tmp_V_81)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="357" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0">
<![CDATA[
branch841:1  br label %._crit_edge.i5685

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="358" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch840:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_8_V_V, i3 %tmp_V_81)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="359" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0">
<![CDATA[
branch840:1  br label %._crit_edge.i5685

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="360" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch843:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_11_V_V, i3 %tmp_V_81)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="361" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0">
<![CDATA[
branch843:1  br label %._crit_edge.i5685

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="362" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.i5685:0  switch i2 %or_ln, label %branch783 [
    i2 0, label %branch780
    i2 1, label %branch781
    i2 -2, label %branch782
  ]

]]></Node>
<StgValue><ssdm name="switch_ln93"/></StgValue>
</operation>

<operation id="363" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch782:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_14_V_V, i3 %tmp_V_82)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="364" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0">
<![CDATA[
branch782:1  br label %._crit_edge.i5620

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="365" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch781:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_13_V_V, i3 %tmp_V_82)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="366" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0">
<![CDATA[
branch781:1  br label %._crit_edge.i5620

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="367" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch780:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_12_V_V, i3 %tmp_V_82)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="368" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0">
<![CDATA[
branch780:1  br label %._crit_edge.i5620

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="369" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch783:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_15_V_V, i3 %tmp_V_82)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="370" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0">
<![CDATA[
branch783:1  br label %._crit_edge.i5620

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="371" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.i5620:0  switch i2 %or_ln, label %branch723 [
    i2 0, label %branch720
    i2 1, label %branch721
    i2 -2, label %branch722
  ]

]]></Node>
<StgValue><ssdm name="switch_ln93"/></StgValue>
</operation>

<operation id="372" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch722:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_18_V_V, i3 %tmp_V_83)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="373" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0">
<![CDATA[
branch722:1  br label %._crit_edge.i5555

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="374" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch721:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_17_V_V, i3 %tmp_V_83)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="375" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0">
<![CDATA[
branch721:1  br label %._crit_edge.i5555

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="376" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch720:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_16_V_V, i3 %tmp_V_83)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="377" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0">
<![CDATA[
branch720:1  br label %._crit_edge.i5555

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="378" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch723:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_19_V_V, i3 %tmp_V_83)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="379" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0">
<![CDATA[
branch723:1  br label %._crit_edge.i5555

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="380" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.i5555:0  switch i2 %or_ln, label %branch663 [
    i2 0, label %branch660
    i2 1, label %branch661
    i2 -2, label %branch662
  ]

]]></Node>
<StgValue><ssdm name="switch_ln93"/></StgValue>
</operation>

<operation id="381" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch662:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_22_V_V, i3 %tmp_V_84)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="382" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0">
<![CDATA[
branch662:1  br label %._crit_edge.i5490

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="383" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch661:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_21_V_V, i3 %tmp_V_84)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="384" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0">
<![CDATA[
branch661:1  br label %._crit_edge.i5490

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="385" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch660:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_20_V_V, i3 %tmp_V_84)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="386" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0">
<![CDATA[
branch660:1  br label %._crit_edge.i5490

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="387" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch663:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_23_V_V, i3 %tmp_V_84)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="388" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0">
<![CDATA[
branch663:1  br label %._crit_edge.i5490

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="389" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.i5490:0  switch i2 %or_ln, label %branch603 [
    i2 0, label %branch600
    i2 1, label %branch601
    i2 -2, label %branch602
  ]

]]></Node>
<StgValue><ssdm name="switch_ln93"/></StgValue>
</operation>

<operation id="390" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch602:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_26_V_V, i3 %tmp_V_85)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="391" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0">
<![CDATA[
branch602:1  br label %._crit_edge.i5425

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="392" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch601:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_25_V_V, i3 %tmp_V_85)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="393" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0">
<![CDATA[
branch601:1  br label %._crit_edge.i5425

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="394" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch600:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_24_V_V, i3 %tmp_V_85)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="395" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0">
<![CDATA[
branch600:1  br label %._crit_edge.i5425

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="396" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch603:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_27_V_V, i3 %tmp_V_85)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="397" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0">
<![CDATA[
branch603:1  br label %._crit_edge.i5425

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="398" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.i5425:0  switch i2 %or_ln, label %branch543 [
    i2 0, label %branch540
    i2 1, label %branch541
    i2 -2, label %branch542
  ]

]]></Node>
<StgValue><ssdm name="switch_ln93"/></StgValue>
</operation>

<operation id="399" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch542:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_30_V_V, i3 %tmp_V_86)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="400" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0">
<![CDATA[
branch542:1  br label %._crit_edge.i5360

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="401" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch541:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_29_V_V, i3 %tmp_V_86)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="402" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0">
<![CDATA[
branch541:1  br label %._crit_edge.i5360

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="403" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch540:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_28_V_V, i3 %tmp_V_86)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="404" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0">
<![CDATA[
branch540:1  br label %._crit_edge.i5360

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="405" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch543:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_31_V_V, i3 %tmp_V_86)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="406" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0">
<![CDATA[
branch543:1  br label %._crit_edge.i5360

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="407" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.i5360:0  switch i2 %or_ln, label %branch483 [
    i2 0, label %branch480
    i2 1, label %branch481
    i2 -2, label %branch482
  ]

]]></Node>
<StgValue><ssdm name="switch_ln93"/></StgValue>
</operation>

<operation id="408" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch482:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_34_V_V, i3 %tmp_V_87)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="409" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0">
<![CDATA[
branch482:1  br label %._crit_edge.i5295

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="410" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch481:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_33_V_V, i3 %tmp_V_87)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="411" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0">
<![CDATA[
branch481:1  br label %._crit_edge.i5295

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="412" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch480:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_32_V_V, i3 %tmp_V_87)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="413" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0">
<![CDATA[
branch480:1  br label %._crit_edge.i5295

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="414" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch483:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_35_V_V, i3 %tmp_V_87)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="415" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0">
<![CDATA[
branch483:1  br label %._crit_edge.i5295

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="416" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.i5295:0  switch i2 %or_ln, label %branch423 [
    i2 0, label %branch420
    i2 1, label %branch421
    i2 -2, label %branch422
  ]

]]></Node>
<StgValue><ssdm name="switch_ln93"/></StgValue>
</operation>

<operation id="417" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch422:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_38_V_V, i3 %tmp_V_88)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="418" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0">
<![CDATA[
branch422:1  br label %._crit_edge.i5230

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="419" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch421:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_37_V_V, i3 %tmp_V_88)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="420" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0">
<![CDATA[
branch421:1  br label %._crit_edge.i5230

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="421" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch420:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_36_V_V, i3 %tmp_V_88)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="422" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0">
<![CDATA[
branch420:1  br label %._crit_edge.i5230

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="423" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch423:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_39_V_V, i3 %tmp_V_88)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="424" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0">
<![CDATA[
branch423:1  br label %._crit_edge.i5230

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="425" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.i5230:0  switch i2 %or_ln, label %branch363 [
    i2 0, label %branch360
    i2 1, label %branch361
    i2 -2, label %branch362
  ]

]]></Node>
<StgValue><ssdm name="switch_ln93"/></StgValue>
</operation>

<operation id="426" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch362:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_42_V_V, i3 %tmp_V_89)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="427" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0">
<![CDATA[
branch362:1  br label %._crit_edge.i5165

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="428" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch361:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_41_V_V, i3 %tmp_V_89)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="429" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0">
<![CDATA[
branch361:1  br label %._crit_edge.i5165

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="430" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch360:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_40_V_V, i3 %tmp_V_89)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="431" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0">
<![CDATA[
branch360:1  br label %._crit_edge.i5165

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="432" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch363:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_43_V_V, i3 %tmp_V_89)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="433" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0">
<![CDATA[
branch363:1  br label %._crit_edge.i5165

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="434" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.i5165:0  switch i2 %or_ln, label %branch303 [
    i2 0, label %branch300
    i2 1, label %branch301
    i2 -2, label %branch302
  ]

]]></Node>
<StgValue><ssdm name="switch_ln93"/></StgValue>
</operation>

<operation id="435" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch302:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_46_V_V, i3 %tmp_V_90)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="436" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0">
<![CDATA[
branch302:1  br label %._crit_edge.i5100

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="437" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch301:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_45_V_V, i3 %tmp_V_90)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="438" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0">
<![CDATA[
branch301:1  br label %._crit_edge.i5100

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="439" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch300:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_44_V_V, i3 %tmp_V_90)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="440" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0">
<![CDATA[
branch300:1  br label %._crit_edge.i5100

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="441" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch303:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_47_V_V, i3 %tmp_V_90)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="442" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0">
<![CDATA[
branch303:1  br label %._crit_edge.i5100

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="443" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.i5100:0  switch i2 %or_ln, label %branch243 [
    i2 0, label %branch240
    i2 1, label %branch241
    i2 -2, label %branch242
  ]

]]></Node>
<StgValue><ssdm name="switch_ln93"/></StgValue>
</operation>

<operation id="444" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch242:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_50_V_V, i3 %tmp_V_91)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="445" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0">
<![CDATA[
branch242:1  br label %._crit_edge.i5035

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="446" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch241:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_49_V_V, i3 %tmp_V_91)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="447" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0">
<![CDATA[
branch241:1  br label %._crit_edge.i5035

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="448" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch240:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_48_V_V, i3 %tmp_V_91)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="449" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0">
<![CDATA[
branch240:1  br label %._crit_edge.i5035

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="450" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch243:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_51_V_V, i3 %tmp_V_91)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="451" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0">
<![CDATA[
branch243:1  br label %._crit_edge.i5035

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="452" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.i5035:0  switch i2 %or_ln, label %branch183 [
    i2 0, label %branch180
    i2 1, label %branch181
    i2 -2, label %branch182
  ]

]]></Node>
<StgValue><ssdm name="switch_ln93"/></StgValue>
</operation>

<operation id="453" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch182:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_54_V_V, i3 %tmp_V_92)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="454" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0">
<![CDATA[
branch182:1  br label %._crit_edge.i4970

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="455" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch181:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_53_V_V, i3 %tmp_V_92)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="456" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0">
<![CDATA[
branch181:1  br label %._crit_edge.i4970

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="457" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch180:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_52_V_V, i3 %tmp_V_92)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="458" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0">
<![CDATA[
branch180:1  br label %._crit_edge.i4970

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="459" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch183:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_55_V_V, i3 %tmp_V_92)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="460" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0">
<![CDATA[
branch183:1  br label %._crit_edge.i4970

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="461" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.i4970:0  switch i2 %or_ln, label %branch123 [
    i2 0, label %branch120
    i2 1, label %branch121
    i2 -2, label %branch122
  ]

]]></Node>
<StgValue><ssdm name="switch_ln93"/></StgValue>
</operation>

<operation id="462" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch122:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_58_V_V, i3 %tmp_V_93)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="463" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0">
<![CDATA[
branch122:1  br label %._crit_edge.i4905

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="464" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch121:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_57_V_V, i3 %tmp_V_93)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="465" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="0">
<![CDATA[
branch121:1  br label %._crit_edge.i4905

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="466" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch120:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_56_V_V, i3 %tmp_V_93)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="467" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0">
<![CDATA[
branch120:1  br label %._crit_edge.i4905

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="468" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch123:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_59_V_V, i3 %tmp_V_93)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="469" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0">
<![CDATA[
branch123:1  br label %._crit_edge.i4905

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="470" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.i4905:0  switch i2 %or_ln, label %branch63 [
    i2 0, label %branch60
    i2 1, label %branch61
    i2 -2, label %branch62
  ]

]]></Node>
<StgValue><ssdm name="switch_ln93"/></StgValue>
</operation>

<operation id="471" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch62:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_62_V_V, i3 %tmp_V_94)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="472" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="0">
<![CDATA[
branch62:1  br label %._crit_edge.i4840

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="473" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch61:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_61_V_V, i3 %tmp_V_94)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="474" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="0">
<![CDATA[
branch61:1  br label %._crit_edge.i4840

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="475" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch60:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_60_V_V, i3 %tmp_V_94)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="476" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0">
<![CDATA[
branch60:1  br label %._crit_edge.i4840

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="477" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch63:0  call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* %data_window_63_V_V, i3 %tmp_V_94)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="478" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="or_ln" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="0">
<![CDATA[
branch63:1  br label %._crit_edge.i4840

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="479" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:0  %tmp_V_95 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_0_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_95"/></StgValue>
</operation>

<operation id="480" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:4  %tmp_V_96 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_1_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_96"/></StgValue>
</operation>

<operation id="481" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:8  %tmp_V_97 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_2_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_97"/></StgValue>
</operation>

<operation id="482" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:12  %tmp_V_98 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_3_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_98"/></StgValue>
</operation>

<operation id="483" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:17  %tmp_V_99 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_4_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_99"/></StgValue>
</operation>

<operation id="484" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:21  %tmp_V_100 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_5_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_100"/></StgValue>
</operation>

<operation id="485" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:25  %tmp_V_101 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_6_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_101"/></StgValue>
</operation>

<operation id="486" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:29  %tmp_V_102 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_7_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_102"/></StgValue>
</operation>

<operation id="487" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:34  %tmp_V_103 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_8_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_103"/></StgValue>
</operation>

<operation id="488" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:38  %tmp_V_104 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_9_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_104"/></StgValue>
</operation>

<operation id="489" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:42  %tmp_V_105 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_10_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_105"/></StgValue>
</operation>

<operation id="490" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:46  %tmp_V_106 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_11_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_106"/></StgValue>
</operation>

<operation id="491" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:51  %tmp_V_107 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_12_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_107"/></StgValue>
</operation>

<operation id="492" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:55  %tmp_V_108 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_13_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_108"/></StgValue>
</operation>

<operation id="493" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:59  %tmp_V_109 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_14_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_109"/></StgValue>
</operation>

<operation id="494" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:63  %tmp_V_110 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_15_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_110"/></StgValue>
</operation>

<operation id="495" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:68  %tmp_V_111 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_16_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_111"/></StgValue>
</operation>

<operation id="496" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:72  %tmp_V_112 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_17_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_112"/></StgValue>
</operation>

<operation id="497" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:76  %tmp_V_113 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_18_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_113"/></StgValue>
</operation>

<operation id="498" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:80  %tmp_V_114 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_19_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_114"/></StgValue>
</operation>

<operation id="499" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:85  %tmp_V_115 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_20_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_115"/></StgValue>
</operation>

<operation id="500" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:89  %tmp_V_116 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_21_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_116"/></StgValue>
</operation>

<operation id="501" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:93  %tmp_V_117 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_22_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_117"/></StgValue>
</operation>

<operation id="502" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:97  %tmp_V_118 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_23_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_118"/></StgValue>
</operation>

<operation id="503" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:102  %tmp_V_119 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_24_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_119"/></StgValue>
</operation>

<operation id="504" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:106  %tmp_V_120 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_25_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_120"/></StgValue>
</operation>

<operation id="505" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:110  %tmp_V_121 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_26_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_121"/></StgValue>
</operation>

<operation id="506" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:114  %tmp_V_122 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_27_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_122"/></StgValue>
</operation>

<operation id="507" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:119  %tmp_V_123 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_28_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_123"/></StgValue>
</operation>

<operation id="508" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:123  %tmp_V_124 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_29_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_124"/></StgValue>
</operation>

<operation id="509" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:127  %tmp_V_125 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_30_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_125"/></StgValue>
</operation>

<operation id="510" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:131  %tmp_V_126 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_31_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_126"/></StgValue>
</operation>

<operation id="511" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:136  %tmp_V_127 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_32_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_127"/></StgValue>
</operation>

<operation id="512" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:140  %tmp_V_128 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_33_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_128"/></StgValue>
</operation>

<operation id="513" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:144  %tmp_V_129 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_34_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_129"/></StgValue>
</operation>

<operation id="514" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:148  %tmp_V_130 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_35_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_130"/></StgValue>
</operation>

<operation id="515" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:153  %tmp_V_131 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_36_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_131"/></StgValue>
</operation>

<operation id="516" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:157  %tmp_V_132 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_37_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_132"/></StgValue>
</operation>

<operation id="517" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:161  %tmp_V_133 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_38_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_133"/></StgValue>
</operation>

<operation id="518" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:165  %tmp_V_134 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_39_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_134"/></StgValue>
</operation>

<operation id="519" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:170  %tmp_V_135 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_40_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_135"/></StgValue>
</operation>

<operation id="520" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:174  %tmp_V_136 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_41_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_136"/></StgValue>
</operation>

<operation id="521" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:178  %tmp_V_137 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_42_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_137"/></StgValue>
</operation>

<operation id="522" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:182  %tmp_V_138 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_43_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_138"/></StgValue>
</operation>

<operation id="523" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:187  %tmp_V_139 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_44_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_139"/></StgValue>
</operation>

<operation id="524" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:191  %tmp_V_140 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_45_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_140"/></StgValue>
</operation>

<operation id="525" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:195  %tmp_V_141 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_46_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_141"/></StgValue>
</operation>

<operation id="526" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:199  %tmp_V_142 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_47_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_142"/></StgValue>
</operation>

<operation id="527" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:204  %tmp_V_143 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_48_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_143"/></StgValue>
</operation>

<operation id="528" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:208  %tmp_V_144 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_49_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_144"/></StgValue>
</operation>

<operation id="529" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:212  %tmp_V_145 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_50_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_145"/></StgValue>
</operation>

<operation id="530" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:216  %tmp_V_146 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_51_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_146"/></StgValue>
</operation>

<operation id="531" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:221  %tmp_V_147 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_52_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_147"/></StgValue>
</operation>

<operation id="532" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:225  %tmp_V_148 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_53_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_148"/></StgValue>
</operation>

<operation id="533" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:229  %tmp_V_149 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_54_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_149"/></StgValue>
</operation>

<operation id="534" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:233  %tmp_V_150 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_55_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_150"/></StgValue>
</operation>

<operation id="535" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:238  %tmp_V_151 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_56_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_151"/></StgValue>
</operation>

<operation id="536" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:242  %tmp_V_152 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_57_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_152"/></StgValue>
</operation>

<operation id="537" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:246  %tmp_V_153 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_58_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_153"/></StgValue>
</operation>

<operation id="538" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:250  %tmp_V_154 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_59_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_154"/></StgValue>
</operation>

<operation id="539" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:255  %tmp_V_155 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_60_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_155"/></StgValue>
</operation>

<operation id="540" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:259  %tmp_V_156 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_61_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_156"/></StgValue>
</operation>

<operation id="541" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:263  %tmp_V_157 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_62_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_157"/></StgValue>
</operation>

<operation id="542" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.i.0:267  %tmp_V_158 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %data_window_63_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_158"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="543" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:1  %pool_window_0_V_33 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_95, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_0_V_33"/></StgValue>
</operation>

<operation id="544" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:2  %pool_window_0_V_34 = sext i12 %pool_window_0_V_33 to i16

]]></Node>
<StgValue><ssdm name="pool_window_0_V_34"/></StgValue>
</operation>

<operation id="545" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.0:3  store i16 %pool_window_0_V_34, i16* %pool_window_0_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="546" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:5  %pool_window_1_V_33 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_96, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_1_V_33"/></StgValue>
</operation>

<operation id="547" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:6  %pool_window_1_V_34 = sext i12 %pool_window_1_V_33 to i16

]]></Node>
<StgValue><ssdm name="pool_window_1_V_34"/></StgValue>
</operation>

<operation id="548" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.0:7  store i16 %pool_window_1_V_34, i16* %pool_window_1_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="549" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:9  %pool_window_2_V_33 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_97, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_2_V_33"/></StgValue>
</operation>

<operation id="550" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:10  %pool_window_2_V_34 = sext i12 %pool_window_2_V_33 to i16

]]></Node>
<StgValue><ssdm name="pool_window_2_V_34"/></StgValue>
</operation>

<operation id="551" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.0:11  store i16 %pool_window_2_V_34, i16* %pool_window_2_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="552" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:13  %pool_window_3_V_33 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_98, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_3_V_33"/></StgValue>
</operation>

<operation id="553" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:14  %pool_window_3_V_34 = sext i12 %pool_window_3_V_33 to i16

]]></Node>
<StgValue><ssdm name="pool_window_3_V_34"/></StgValue>
</operation>

<operation id="554" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.0:15  store i16 %pool_window_3_V_34, i16* %pool_window_3_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="555" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
.preheader.i.0:16  %tmp_data_0_V_5 = call fastcc i12 @"reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>>"(i16* %pool_window_0_V, i16* %pool_window_1_V, i16* %pool_window_2_V, i16* %pool_window_3_V)

]]></Node>
<StgValue><ssdm name="tmp_data_0_V_5"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="556" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
.preheader.i.0:16  %tmp_data_0_V_5 = call fastcc i12 @"reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>>"(i16* %pool_window_0_V, i16* %pool_window_1_V, i16* %pool_window_2_V, i16* %pool_window_3_V)

]]></Node>
<StgValue><ssdm name="tmp_data_0_V_5"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="557" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:18  %pool_window_0_V_35 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_99, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_0_V_35"/></StgValue>
</operation>

<operation id="558" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:19  %pool_window_0_V_36 = sext i12 %pool_window_0_V_35 to i16

]]></Node>
<StgValue><ssdm name="pool_window_0_V_36"/></StgValue>
</operation>

<operation id="559" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader.i.0:20  store i16 %pool_window_0_V_36, i16* %pool_window_0_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="560" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:22  %pool_window_1_V_35 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_100, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_1_V_35"/></StgValue>
</operation>

<operation id="561" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:23  %pool_window_1_V_36 = sext i12 %pool_window_1_V_35 to i16

]]></Node>
<StgValue><ssdm name="pool_window_1_V_36"/></StgValue>
</operation>

<operation id="562" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader.i.0:24  store i16 %pool_window_1_V_36, i16* %pool_window_1_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="563" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:26  %pool_window_2_V_35 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_101, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_2_V_35"/></StgValue>
</operation>

<operation id="564" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:27  %pool_window_2_V_36 = sext i12 %pool_window_2_V_35 to i16

]]></Node>
<StgValue><ssdm name="pool_window_2_V_36"/></StgValue>
</operation>

<operation id="565" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader.i.0:28  store i16 %pool_window_2_V_36, i16* %pool_window_2_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="566" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:30  %pool_window_3_V_35 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_102, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_3_V_35"/></StgValue>
</operation>

<operation id="567" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:31  %pool_window_3_V_36 = sext i12 %pool_window_3_V_35 to i16

]]></Node>
<StgValue><ssdm name="pool_window_3_V_36"/></StgValue>
</operation>

<operation id="568" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader.i.0:32  store i16 %pool_window_3_V_36, i16* %pool_window_3_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="569" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
.preheader.i.0:33  %tmp_data_1_V_5 = call fastcc i12 @"reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>>"(i16* %pool_window_0_V, i16* %pool_window_1_V, i16* %pool_window_2_V, i16* %pool_window_3_V)

]]></Node>
<StgValue><ssdm name="tmp_data_1_V_5"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="570" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
.preheader.i.0:33  %tmp_data_1_V_5 = call fastcc i12 @"reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>>"(i16* %pool_window_0_V, i16* %pool_window_1_V, i16* %pool_window_2_V, i16* %pool_window_3_V)

]]></Node>
<StgValue><ssdm name="tmp_data_1_V_5"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="571" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:35  %pool_window_0_V_37 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_103, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_0_V_37"/></StgValue>
</operation>

<operation id="572" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:36  %pool_window_0_V_38 = sext i12 %pool_window_0_V_37 to i16

]]></Node>
<StgValue><ssdm name="pool_window_0_V_38"/></StgValue>
</operation>

<operation id="573" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader.i.0:37  store i16 %pool_window_0_V_38, i16* %pool_window_0_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="574" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:39  %pool_window_1_V_37 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_104, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_1_V_37"/></StgValue>
</operation>

<operation id="575" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:40  %pool_window_1_V_38 = sext i12 %pool_window_1_V_37 to i16

]]></Node>
<StgValue><ssdm name="pool_window_1_V_38"/></StgValue>
</operation>

<operation id="576" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader.i.0:41  store i16 %pool_window_1_V_38, i16* %pool_window_1_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="577" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:43  %pool_window_2_V_37 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_105, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_2_V_37"/></StgValue>
</operation>

<operation id="578" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:44  %pool_window_2_V_38 = sext i12 %pool_window_2_V_37 to i16

]]></Node>
<StgValue><ssdm name="pool_window_2_V_38"/></StgValue>
</operation>

<operation id="579" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader.i.0:45  store i16 %pool_window_2_V_38, i16* %pool_window_2_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="580" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:47  %pool_window_3_V_37 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_106, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_3_V_37"/></StgValue>
</operation>

<operation id="581" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:48  %pool_window_3_V_38 = sext i12 %pool_window_3_V_37 to i16

]]></Node>
<StgValue><ssdm name="pool_window_3_V_38"/></StgValue>
</operation>

<operation id="582" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader.i.0:49  store i16 %pool_window_3_V_38, i16* %pool_window_3_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="583" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
.preheader.i.0:50  %tmp_data_2_V_5 = call fastcc i12 @"reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>>"(i16* %pool_window_0_V, i16* %pool_window_1_V, i16* %pool_window_2_V, i16* %pool_window_3_V)

]]></Node>
<StgValue><ssdm name="tmp_data_2_V_5"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="584" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
.preheader.i.0:50  %tmp_data_2_V_5 = call fastcc i12 @"reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>>"(i16* %pool_window_0_V, i16* %pool_window_1_V, i16* %pool_window_2_V, i16* %pool_window_3_V)

]]></Node>
<StgValue><ssdm name="tmp_data_2_V_5"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="585" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:52  %pool_window_0_V_39 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_107, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_0_V_39"/></StgValue>
</operation>

<operation id="586" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:53  %pool_window_0_V_40 = sext i12 %pool_window_0_V_39 to i16

]]></Node>
<StgValue><ssdm name="pool_window_0_V_40"/></StgValue>
</operation>

<operation id="587" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader.i.0:54  store i16 %pool_window_0_V_40, i16* %pool_window_0_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="588" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:56  %pool_window_1_V_39 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_108, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_1_V_39"/></StgValue>
</operation>

<operation id="589" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:57  %pool_window_1_V_40 = sext i12 %pool_window_1_V_39 to i16

]]></Node>
<StgValue><ssdm name="pool_window_1_V_40"/></StgValue>
</operation>

<operation id="590" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader.i.0:58  store i16 %pool_window_1_V_40, i16* %pool_window_1_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="591" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:60  %pool_window_2_V_39 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_109, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_2_V_39"/></StgValue>
</operation>

<operation id="592" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:61  %pool_window_2_V_40 = sext i12 %pool_window_2_V_39 to i16

]]></Node>
<StgValue><ssdm name="pool_window_2_V_40"/></StgValue>
</operation>

<operation id="593" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader.i.0:62  store i16 %pool_window_2_V_40, i16* %pool_window_2_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="594" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:64  %pool_window_3_V_39 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_110, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_3_V_39"/></StgValue>
</operation>

<operation id="595" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:65  %pool_window_3_V_40 = sext i12 %pool_window_3_V_39 to i16

]]></Node>
<StgValue><ssdm name="pool_window_3_V_40"/></StgValue>
</operation>

<operation id="596" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader.i.0:66  store i16 %pool_window_3_V_40, i16* %pool_window_3_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="597" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
.preheader.i.0:67  %tmp_data_3_V_5 = call fastcc i12 @"reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>>"(i16* %pool_window_0_V, i16* %pool_window_1_V, i16* %pool_window_2_V, i16* %pool_window_3_V)

]]></Node>
<StgValue><ssdm name="tmp_data_3_V_5"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="598" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
.preheader.i.0:67  %tmp_data_3_V_5 = call fastcc i12 @"reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>>"(i16* %pool_window_0_V, i16* %pool_window_1_V, i16* %pool_window_2_V, i16* %pool_window_3_V)

]]></Node>
<StgValue><ssdm name="tmp_data_3_V_5"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="599" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:69  %pool_window_0_V_41 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_111, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_0_V_41"/></StgValue>
</operation>

<operation id="600" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:70  %pool_window_0_V_42 = sext i12 %pool_window_0_V_41 to i16

]]></Node>
<StgValue><ssdm name="pool_window_0_V_42"/></StgValue>
</operation>

<operation id="601" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader.i.0:71  store i16 %pool_window_0_V_42, i16* %pool_window_0_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="602" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:73  %pool_window_1_V_41 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_112, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_1_V_41"/></StgValue>
</operation>

<operation id="603" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:74  %pool_window_1_V_42 = sext i12 %pool_window_1_V_41 to i16

]]></Node>
<StgValue><ssdm name="pool_window_1_V_42"/></StgValue>
</operation>

<operation id="604" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader.i.0:75  store i16 %pool_window_1_V_42, i16* %pool_window_1_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="605" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:77  %pool_window_2_V_41 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_113, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_2_V_41"/></StgValue>
</operation>

<operation id="606" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:78  %pool_window_2_V_42 = sext i12 %pool_window_2_V_41 to i16

]]></Node>
<StgValue><ssdm name="pool_window_2_V_42"/></StgValue>
</operation>

<operation id="607" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader.i.0:79  store i16 %pool_window_2_V_42, i16* %pool_window_2_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="608" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:81  %pool_window_3_V_41 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_114, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_3_V_41"/></StgValue>
</operation>

<operation id="609" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:82  %pool_window_3_V_42 = sext i12 %pool_window_3_V_41 to i16

]]></Node>
<StgValue><ssdm name="pool_window_3_V_42"/></StgValue>
</operation>

<operation id="610" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader.i.0:83  store i16 %pool_window_3_V_42, i16* %pool_window_3_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="611" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
.preheader.i.0:84  %tmp_data_4_V_5 = call fastcc i12 @"reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>>"(i16* %pool_window_0_V, i16* %pool_window_1_V, i16* %pool_window_2_V, i16* %pool_window_3_V)

]]></Node>
<StgValue><ssdm name="tmp_data_4_V_5"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="612" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
.preheader.i.0:84  %tmp_data_4_V_5 = call fastcc i12 @"reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>>"(i16* %pool_window_0_V, i16* %pool_window_1_V, i16* %pool_window_2_V, i16* %pool_window_3_V)

]]></Node>
<StgValue><ssdm name="tmp_data_4_V_5"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="613" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:86  %pool_window_0_V_43 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_115, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_0_V_43"/></StgValue>
</operation>

<operation id="614" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:87  %pool_window_0_V_44 = sext i12 %pool_window_0_V_43 to i16

]]></Node>
<StgValue><ssdm name="pool_window_0_V_44"/></StgValue>
</operation>

<operation id="615" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader.i.0:88  store i16 %pool_window_0_V_44, i16* %pool_window_0_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="616" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:90  %pool_window_1_V_43 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_116, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_1_V_43"/></StgValue>
</operation>

<operation id="617" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:91  %pool_window_1_V_44 = sext i12 %pool_window_1_V_43 to i16

]]></Node>
<StgValue><ssdm name="pool_window_1_V_44"/></StgValue>
</operation>

<operation id="618" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader.i.0:92  store i16 %pool_window_1_V_44, i16* %pool_window_1_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="619" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:94  %pool_window_2_V_43 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_117, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_2_V_43"/></StgValue>
</operation>

<operation id="620" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:95  %pool_window_2_V_44 = sext i12 %pool_window_2_V_43 to i16

]]></Node>
<StgValue><ssdm name="pool_window_2_V_44"/></StgValue>
</operation>

<operation id="621" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader.i.0:96  store i16 %pool_window_2_V_44, i16* %pool_window_2_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="622" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:98  %pool_window_3_V_43 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_118, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_3_V_43"/></StgValue>
</operation>

<operation id="623" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:99  %pool_window_3_V_44 = sext i12 %pool_window_3_V_43 to i16

]]></Node>
<StgValue><ssdm name="pool_window_3_V_44"/></StgValue>
</operation>

<operation id="624" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader.i.0:100  store i16 %pool_window_3_V_44, i16* %pool_window_3_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="625" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
.preheader.i.0:101  %tmp_data_5_V_5 = call fastcc i12 @"reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>>"(i16* %pool_window_0_V, i16* %pool_window_1_V, i16* %pool_window_2_V, i16* %pool_window_3_V)

]]></Node>
<StgValue><ssdm name="tmp_data_5_V_5"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="626" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
.preheader.i.0:101  %tmp_data_5_V_5 = call fastcc i12 @"reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>>"(i16* %pool_window_0_V, i16* %pool_window_1_V, i16* %pool_window_2_V, i16* %pool_window_3_V)

]]></Node>
<StgValue><ssdm name="tmp_data_5_V_5"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="627" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:103  %pool_window_0_V_45 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_119, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_0_V_45"/></StgValue>
</operation>

<operation id="628" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:104  %pool_window_0_V_46 = sext i12 %pool_window_0_V_45 to i16

]]></Node>
<StgValue><ssdm name="pool_window_0_V_46"/></StgValue>
</operation>

<operation id="629" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader.i.0:105  store i16 %pool_window_0_V_46, i16* %pool_window_0_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="630" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:107  %pool_window_1_V_45 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_120, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_1_V_45"/></StgValue>
</operation>

<operation id="631" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:108  %pool_window_1_V_46 = sext i12 %pool_window_1_V_45 to i16

]]></Node>
<StgValue><ssdm name="pool_window_1_V_46"/></StgValue>
</operation>

<operation id="632" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader.i.0:109  store i16 %pool_window_1_V_46, i16* %pool_window_1_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="633" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:111  %pool_window_2_V_45 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_121, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_2_V_45"/></StgValue>
</operation>

<operation id="634" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:112  %pool_window_2_V_46 = sext i12 %pool_window_2_V_45 to i16

]]></Node>
<StgValue><ssdm name="pool_window_2_V_46"/></StgValue>
</operation>

<operation id="635" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader.i.0:113  store i16 %pool_window_2_V_46, i16* %pool_window_2_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="636" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:115  %pool_window_3_V_45 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_122, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_3_V_45"/></StgValue>
</operation>

<operation id="637" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:116  %pool_window_3_V_46 = sext i12 %pool_window_3_V_45 to i16

]]></Node>
<StgValue><ssdm name="pool_window_3_V_46"/></StgValue>
</operation>

<operation id="638" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader.i.0:117  store i16 %pool_window_3_V_46, i16* %pool_window_3_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="639" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
.preheader.i.0:118  %tmp_data_6_V_5 = call fastcc i12 @"reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>>"(i16* %pool_window_0_V, i16* %pool_window_1_V, i16* %pool_window_2_V, i16* %pool_window_3_V)

]]></Node>
<StgValue><ssdm name="tmp_data_6_V_5"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="640" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
.preheader.i.0:118  %tmp_data_6_V_5 = call fastcc i12 @"reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>>"(i16* %pool_window_0_V, i16* %pool_window_1_V, i16* %pool_window_2_V, i16* %pool_window_3_V)

]]></Node>
<StgValue><ssdm name="tmp_data_6_V_5"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="641" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:120  %pool_window_0_V_47 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_123, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_0_V_47"/></StgValue>
</operation>

<operation id="642" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:121  %pool_window_0_V_48 = sext i12 %pool_window_0_V_47 to i16

]]></Node>
<StgValue><ssdm name="pool_window_0_V_48"/></StgValue>
</operation>

<operation id="643" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader.i.0:122  store i16 %pool_window_0_V_48, i16* %pool_window_0_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="644" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:124  %pool_window_1_V_47 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_124, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_1_V_47"/></StgValue>
</operation>

<operation id="645" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:125  %pool_window_1_V_48 = sext i12 %pool_window_1_V_47 to i16

]]></Node>
<StgValue><ssdm name="pool_window_1_V_48"/></StgValue>
</operation>

<operation id="646" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader.i.0:126  store i16 %pool_window_1_V_48, i16* %pool_window_1_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="647" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:128  %pool_window_2_V_47 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_125, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_2_V_47"/></StgValue>
</operation>

<operation id="648" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:129  %pool_window_2_V_48 = sext i12 %pool_window_2_V_47 to i16

]]></Node>
<StgValue><ssdm name="pool_window_2_V_48"/></StgValue>
</operation>

<operation id="649" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader.i.0:130  store i16 %pool_window_2_V_48, i16* %pool_window_2_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="650" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:132  %pool_window_3_V_47 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_126, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_3_V_47"/></StgValue>
</operation>

<operation id="651" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:133  %pool_window_3_V_48 = sext i12 %pool_window_3_V_47 to i16

]]></Node>
<StgValue><ssdm name="pool_window_3_V_48"/></StgValue>
</operation>

<operation id="652" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader.i.0:134  store i16 %pool_window_3_V_48, i16* %pool_window_3_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="653" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
.preheader.i.0:135  %tmp_data_7_V_5 = call fastcc i12 @"reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>>"(i16* %pool_window_0_V, i16* %pool_window_1_V, i16* %pool_window_2_V, i16* %pool_window_3_V)

]]></Node>
<StgValue><ssdm name="tmp_data_7_V_5"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="654" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
.preheader.i.0:135  %tmp_data_7_V_5 = call fastcc i12 @"reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>>"(i16* %pool_window_0_V, i16* %pool_window_1_V, i16* %pool_window_2_V, i16* %pool_window_3_V)

]]></Node>
<StgValue><ssdm name="tmp_data_7_V_5"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="655" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:137  %pool_window_0_V_49 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_127, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_0_V_49"/></StgValue>
</operation>

<operation id="656" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:138  %pool_window_0_V_50 = sext i12 %pool_window_0_V_49 to i16

]]></Node>
<StgValue><ssdm name="pool_window_0_V_50"/></StgValue>
</operation>

<operation id="657" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader.i.0:139  store i16 %pool_window_0_V_50, i16* %pool_window_0_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="658" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:141  %pool_window_1_V_49 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_128, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_1_V_49"/></StgValue>
</operation>

<operation id="659" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:142  %pool_window_1_V_50 = sext i12 %pool_window_1_V_49 to i16

]]></Node>
<StgValue><ssdm name="pool_window_1_V_50"/></StgValue>
</operation>

<operation id="660" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader.i.0:143  store i16 %pool_window_1_V_50, i16* %pool_window_1_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="661" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:145  %pool_window_2_V_49 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_129, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_2_V_49"/></StgValue>
</operation>

<operation id="662" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:146  %pool_window_2_V_50 = sext i12 %pool_window_2_V_49 to i16

]]></Node>
<StgValue><ssdm name="pool_window_2_V_50"/></StgValue>
</operation>

<operation id="663" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader.i.0:147  store i16 %pool_window_2_V_50, i16* %pool_window_2_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="664" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:149  %pool_window_3_V_49 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_130, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_3_V_49"/></StgValue>
</operation>

<operation id="665" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:150  %pool_window_3_V_50 = sext i12 %pool_window_3_V_49 to i16

]]></Node>
<StgValue><ssdm name="pool_window_3_V_50"/></StgValue>
</operation>

<operation id="666" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader.i.0:151  store i16 %pool_window_3_V_50, i16* %pool_window_3_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="667" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
.preheader.i.0:152  %tmp_data_8_V_5 = call fastcc i12 @"reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>>"(i16* %pool_window_0_V, i16* %pool_window_1_V, i16* %pool_window_2_V, i16* %pool_window_3_V)

]]></Node>
<StgValue><ssdm name="tmp_data_8_V_5"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="668" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
.preheader.i.0:152  %tmp_data_8_V_5 = call fastcc i12 @"reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>>"(i16* %pool_window_0_V, i16* %pool_window_1_V, i16* %pool_window_2_V, i16* %pool_window_3_V)

]]></Node>
<StgValue><ssdm name="tmp_data_8_V_5"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="669" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:154  %pool_window_0_V_51 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_131, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_0_V_51"/></StgValue>
</operation>

<operation id="670" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:155  %pool_window_0_V_52 = sext i12 %pool_window_0_V_51 to i16

]]></Node>
<StgValue><ssdm name="pool_window_0_V_52"/></StgValue>
</operation>

<operation id="671" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader.i.0:156  store i16 %pool_window_0_V_52, i16* %pool_window_0_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="672" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:158  %pool_window_1_V_51 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_132, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_1_V_51"/></StgValue>
</operation>

<operation id="673" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:159  %pool_window_1_V_52 = sext i12 %pool_window_1_V_51 to i16

]]></Node>
<StgValue><ssdm name="pool_window_1_V_52"/></StgValue>
</operation>

<operation id="674" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader.i.0:160  store i16 %pool_window_1_V_52, i16* %pool_window_1_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="675" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:162  %pool_window_2_V_51 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_133, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_2_V_51"/></StgValue>
</operation>

<operation id="676" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:163  %pool_window_2_V_52 = sext i12 %pool_window_2_V_51 to i16

]]></Node>
<StgValue><ssdm name="pool_window_2_V_52"/></StgValue>
</operation>

<operation id="677" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader.i.0:164  store i16 %pool_window_2_V_52, i16* %pool_window_2_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="678" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:166  %pool_window_3_V_51 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_134, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_3_V_51"/></StgValue>
</operation>

<operation id="679" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:167  %pool_window_3_V_52 = sext i12 %pool_window_3_V_51 to i16

]]></Node>
<StgValue><ssdm name="pool_window_3_V_52"/></StgValue>
</operation>

<operation id="680" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader.i.0:168  store i16 %pool_window_3_V_52, i16* %pool_window_3_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="681" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
.preheader.i.0:169  %tmp_data_9_V_5 = call fastcc i12 @"reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>>"(i16* %pool_window_0_V, i16* %pool_window_1_V, i16* %pool_window_2_V, i16* %pool_window_3_V)

]]></Node>
<StgValue><ssdm name="tmp_data_9_V_5"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="682" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
.preheader.i.0:169  %tmp_data_9_V_5 = call fastcc i12 @"reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>>"(i16* %pool_window_0_V, i16* %pool_window_1_V, i16* %pool_window_2_V, i16* %pool_window_3_V)

]]></Node>
<StgValue><ssdm name="tmp_data_9_V_5"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="683" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:171  %pool_window_0_V_53 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_135, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_0_V_53"/></StgValue>
</operation>

<operation id="684" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:172  %pool_window_0_V_54 = sext i12 %pool_window_0_V_53 to i16

]]></Node>
<StgValue><ssdm name="pool_window_0_V_54"/></StgValue>
</operation>

<operation id="685" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader.i.0:173  store i16 %pool_window_0_V_54, i16* %pool_window_0_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="686" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:175  %pool_window_1_V_53 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_136, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_1_V_53"/></StgValue>
</operation>

<operation id="687" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:176  %pool_window_1_V_54 = sext i12 %pool_window_1_V_53 to i16

]]></Node>
<StgValue><ssdm name="pool_window_1_V_54"/></StgValue>
</operation>

<operation id="688" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader.i.0:177  store i16 %pool_window_1_V_54, i16* %pool_window_1_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="689" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:179  %pool_window_2_V_53 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_137, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_2_V_53"/></StgValue>
</operation>

<operation id="690" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:180  %pool_window_2_V_54 = sext i12 %pool_window_2_V_53 to i16

]]></Node>
<StgValue><ssdm name="pool_window_2_V_54"/></StgValue>
</operation>

<operation id="691" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader.i.0:181  store i16 %pool_window_2_V_54, i16* %pool_window_2_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="692" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:183  %pool_window_3_V_53 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_138, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_3_V_53"/></StgValue>
</operation>

<operation id="693" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:184  %pool_window_3_V_54 = sext i12 %pool_window_3_V_53 to i16

]]></Node>
<StgValue><ssdm name="pool_window_3_V_54"/></StgValue>
</operation>

<operation id="694" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader.i.0:185  store i16 %pool_window_3_V_54, i16* %pool_window_3_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="695" st_id="38" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
.preheader.i.0:186  %tmp_data_10_V_4 = call fastcc i12 @"reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>>"(i16* %pool_window_0_V, i16* %pool_window_1_V, i16* %pool_window_2_V, i16* %pool_window_3_V)

]]></Node>
<StgValue><ssdm name="tmp_data_10_V_4"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="696" st_id="39" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
.preheader.i.0:186  %tmp_data_10_V_4 = call fastcc i12 @"reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>>"(i16* %pool_window_0_V, i16* %pool_window_1_V, i16* %pool_window_2_V, i16* %pool_window_3_V)

]]></Node>
<StgValue><ssdm name="tmp_data_10_V_4"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="697" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:188  %pool_window_0_V_55 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_139, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_0_V_55"/></StgValue>
</operation>

<operation id="698" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:189  %pool_window_0_V_56 = sext i12 %pool_window_0_V_55 to i16

]]></Node>
<StgValue><ssdm name="pool_window_0_V_56"/></StgValue>
</operation>

<operation id="699" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader.i.0:190  store i16 %pool_window_0_V_56, i16* %pool_window_0_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="700" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:192  %pool_window_1_V_55 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_140, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_1_V_55"/></StgValue>
</operation>

<operation id="701" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:193  %pool_window_1_V_56 = sext i12 %pool_window_1_V_55 to i16

]]></Node>
<StgValue><ssdm name="pool_window_1_V_56"/></StgValue>
</operation>

<operation id="702" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader.i.0:194  store i16 %pool_window_1_V_56, i16* %pool_window_1_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="703" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:196  %pool_window_2_V_55 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_141, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_2_V_55"/></StgValue>
</operation>

<operation id="704" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:197  %pool_window_2_V_56 = sext i12 %pool_window_2_V_55 to i16

]]></Node>
<StgValue><ssdm name="pool_window_2_V_56"/></StgValue>
</operation>

<operation id="705" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader.i.0:198  store i16 %pool_window_2_V_56, i16* %pool_window_2_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="706" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:200  %pool_window_3_V_55 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_142, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_3_V_55"/></StgValue>
</operation>

<operation id="707" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:201  %pool_window_3_V_56 = sext i12 %pool_window_3_V_55 to i16

]]></Node>
<StgValue><ssdm name="pool_window_3_V_56"/></StgValue>
</operation>

<operation id="708" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader.i.0:202  store i16 %pool_window_3_V_56, i16* %pool_window_3_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="709" st_id="41" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
.preheader.i.0:203  %tmp_data_11_V_4 = call fastcc i12 @"reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>>"(i16* %pool_window_0_V, i16* %pool_window_1_V, i16* %pool_window_2_V, i16* %pool_window_3_V)

]]></Node>
<StgValue><ssdm name="tmp_data_11_V_4"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="710" st_id="42" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
.preheader.i.0:203  %tmp_data_11_V_4 = call fastcc i12 @"reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>>"(i16* %pool_window_0_V, i16* %pool_window_1_V, i16* %pool_window_2_V, i16* %pool_window_3_V)

]]></Node>
<StgValue><ssdm name="tmp_data_11_V_4"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="711" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:205  %pool_window_0_V_57 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_143, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_0_V_57"/></StgValue>
</operation>

<operation id="712" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:206  %pool_window_0_V_58 = sext i12 %pool_window_0_V_57 to i16

]]></Node>
<StgValue><ssdm name="pool_window_0_V_58"/></StgValue>
</operation>

<operation id="713" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader.i.0:207  store i16 %pool_window_0_V_58, i16* %pool_window_0_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="714" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:209  %pool_window_1_V_57 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_144, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_1_V_57"/></StgValue>
</operation>

<operation id="715" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:210  %pool_window_1_V_58 = sext i12 %pool_window_1_V_57 to i16

]]></Node>
<StgValue><ssdm name="pool_window_1_V_58"/></StgValue>
</operation>

<operation id="716" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader.i.0:211  store i16 %pool_window_1_V_58, i16* %pool_window_1_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="717" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:213  %pool_window_2_V_57 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_145, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_2_V_57"/></StgValue>
</operation>

<operation id="718" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:214  %pool_window_2_V_58 = sext i12 %pool_window_2_V_57 to i16

]]></Node>
<StgValue><ssdm name="pool_window_2_V_58"/></StgValue>
</operation>

<operation id="719" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader.i.0:215  store i16 %pool_window_2_V_58, i16* %pool_window_2_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="720" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:217  %pool_window_3_V_57 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_146, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_3_V_57"/></StgValue>
</operation>

<operation id="721" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:218  %pool_window_3_V_58 = sext i12 %pool_window_3_V_57 to i16

]]></Node>
<StgValue><ssdm name="pool_window_3_V_58"/></StgValue>
</operation>

<operation id="722" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader.i.0:219  store i16 %pool_window_3_V_58, i16* %pool_window_3_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="723" st_id="44" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
.preheader.i.0:220  %tmp_data_12_V_4 = call fastcc i12 @"reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>>"(i16* %pool_window_0_V, i16* %pool_window_1_V, i16* %pool_window_2_V, i16* %pool_window_3_V)

]]></Node>
<StgValue><ssdm name="tmp_data_12_V_4"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="724" st_id="45" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
.preheader.i.0:220  %tmp_data_12_V_4 = call fastcc i12 @"reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>>"(i16* %pool_window_0_V, i16* %pool_window_1_V, i16* %pool_window_2_V, i16* %pool_window_3_V)

]]></Node>
<StgValue><ssdm name="tmp_data_12_V_4"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="725" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:222  %pool_window_0_V_59 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_147, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_0_V_59"/></StgValue>
</operation>

<operation id="726" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:223  %pool_window_0_V_60 = sext i12 %pool_window_0_V_59 to i16

]]></Node>
<StgValue><ssdm name="pool_window_0_V_60"/></StgValue>
</operation>

<operation id="727" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader.i.0:224  store i16 %pool_window_0_V_60, i16* %pool_window_0_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="728" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:226  %pool_window_1_V_59 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_148, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_1_V_59"/></StgValue>
</operation>

<operation id="729" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:227  %pool_window_1_V_60 = sext i12 %pool_window_1_V_59 to i16

]]></Node>
<StgValue><ssdm name="pool_window_1_V_60"/></StgValue>
</operation>

<operation id="730" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader.i.0:228  store i16 %pool_window_1_V_60, i16* %pool_window_1_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="731" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:230  %pool_window_2_V_59 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_149, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_2_V_59"/></StgValue>
</operation>

<operation id="732" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:231  %pool_window_2_V_60 = sext i12 %pool_window_2_V_59 to i16

]]></Node>
<StgValue><ssdm name="pool_window_2_V_60"/></StgValue>
</operation>

<operation id="733" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader.i.0:232  store i16 %pool_window_2_V_60, i16* %pool_window_2_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="734" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:234  %pool_window_3_V_59 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_150, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_3_V_59"/></StgValue>
</operation>

<operation id="735" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:235  %pool_window_3_V_60 = sext i12 %pool_window_3_V_59 to i16

]]></Node>
<StgValue><ssdm name="pool_window_3_V_60"/></StgValue>
</operation>

<operation id="736" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader.i.0:236  store i16 %pool_window_3_V_60, i16* %pool_window_3_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="737" st_id="47" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
.preheader.i.0:237  %tmp_data_13_V_4 = call fastcc i12 @"reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>>"(i16* %pool_window_0_V, i16* %pool_window_1_V, i16* %pool_window_2_V, i16* %pool_window_3_V)

]]></Node>
<StgValue><ssdm name="tmp_data_13_V_4"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="738" st_id="48" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
.preheader.i.0:237  %tmp_data_13_V_4 = call fastcc i12 @"reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>>"(i16* %pool_window_0_V, i16* %pool_window_1_V, i16* %pool_window_2_V, i16* %pool_window_3_V)

]]></Node>
<StgValue><ssdm name="tmp_data_13_V_4"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="739" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:239  %pool_window_0_V_61 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_151, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_0_V_61"/></StgValue>
</operation>

<operation id="740" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:240  %pool_window_0_V_62 = sext i12 %pool_window_0_V_61 to i16

]]></Node>
<StgValue><ssdm name="pool_window_0_V_62"/></StgValue>
</operation>

<operation id="741" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader.i.0:241  store i16 %pool_window_0_V_62, i16* %pool_window_0_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="742" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:243  %pool_window_1_V_61 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_152, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_1_V_61"/></StgValue>
</operation>

<operation id="743" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:244  %pool_window_1_V_62 = sext i12 %pool_window_1_V_61 to i16

]]></Node>
<StgValue><ssdm name="pool_window_1_V_62"/></StgValue>
</operation>

<operation id="744" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader.i.0:245  store i16 %pool_window_1_V_62, i16* %pool_window_1_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="745" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:247  %pool_window_2_V_61 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_153, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_2_V_61"/></StgValue>
</operation>

<operation id="746" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:248  %pool_window_2_V_62 = sext i12 %pool_window_2_V_61 to i16

]]></Node>
<StgValue><ssdm name="pool_window_2_V_62"/></StgValue>
</operation>

<operation id="747" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader.i.0:249  store i16 %pool_window_2_V_62, i16* %pool_window_2_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="748" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:251  %pool_window_3_V_61 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_154, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_3_V_61"/></StgValue>
</operation>

<operation id="749" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:252  %pool_window_3_V_62 = sext i12 %pool_window_3_V_61 to i16

]]></Node>
<StgValue><ssdm name="pool_window_3_V_62"/></StgValue>
</operation>

<operation id="750" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader.i.0:253  store i16 %pool_window_3_V_62, i16* %pool_window_3_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="751" st_id="50" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
.preheader.i.0:254  %tmp_data_14_V_4 = call fastcc i12 @"reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>>"(i16* %pool_window_0_V, i16* %pool_window_1_V, i16* %pool_window_2_V, i16* %pool_window_3_V)

]]></Node>
<StgValue><ssdm name="tmp_data_14_V_4"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="752" st_id="51" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
.preheader.i.0:254  %tmp_data_14_V_4 = call fastcc i12 @"reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>>"(i16* %pool_window_0_V, i16* %pool_window_1_V, i16* %pool_window_2_V, i16* %pool_window_3_V)

]]></Node>
<StgValue><ssdm name="tmp_data_14_V_4"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="753" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:256  %pool_window_0_V_63 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_155, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_0_V_63"/></StgValue>
</operation>

<operation id="754" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:257  %pool_window_0_V_64 = sext i12 %pool_window_0_V_63 to i16

]]></Node>
<StgValue><ssdm name="pool_window_0_V_64"/></StgValue>
</operation>

<operation id="755" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader.i.0:258  store i16 %pool_window_0_V_64, i16* %pool_window_0_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="756" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:260  %pool_window_1_V_63 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_156, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_1_V_63"/></StgValue>
</operation>

<operation id="757" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:261  %pool_window_1_V_64 = sext i12 %pool_window_1_V_63 to i16

]]></Node>
<StgValue><ssdm name="pool_window_1_V_64"/></StgValue>
</operation>

<operation id="758" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader.i.0:262  store i16 %pool_window_1_V_64, i16* %pool_window_1_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="759" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:264  %pool_window_2_V_63 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_157, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_2_V_63"/></StgValue>
</operation>

<operation id="760" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:265  %pool_window_2_V_64 = sext i12 %pool_window_2_V_63 to i16

]]></Node>
<StgValue><ssdm name="pool_window_2_V_64"/></StgValue>
</operation>

<operation id="761" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader.i.0:266  store i16 %pool_window_2_V_64, i16* %pool_window_2_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="762" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader.i.0:268  %pool_window_3_V_63 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %tmp_V_158, i9 0)

]]></Node>
<StgValue><ssdm name="pool_window_3_V_63"/></StgValue>
</operation>

<operation id="763" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:269  %pool_window_3_V_64 = sext i12 %pool_window_3_V_63 to i16

]]></Node>
<StgValue><ssdm name="pool_window_3_V_64"/></StgValue>
</operation>

<operation id="764" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader.i.0:270  store i16 %pool_window_3_V_64, i16* %pool_window_3_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="765" st_id="53" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
.preheader.i.0:271  %tmp_data_15_V_4 = call fastcc i12 @"reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>>"(i16* %pool_window_0_V, i16* %pool_window_1_V, i16* %pool_window_2_V, i16* %pool_window_3_V)

]]></Node>
<StgValue><ssdm name="tmp_data_15_V_4"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="766" st_id="54" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
.preheader.i.0:271  %tmp_data_15_V_4 = call fastcc i12 @"reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>>"(i16* %pool_window_0_V, i16* %pool_window_1_V, i16* %pool_window_2_V, i16* %pool_window_3_V)

]]></Node>
<StgValue><ssdm name="tmp_data_15_V_4"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="767" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:272  %tmp_data_0_V = sext i12 %tmp_data_0_V_5 to i16

]]></Node>
<StgValue><ssdm name="tmp_data_0_V"/></StgValue>
</operation>

<operation id="768" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:273  %tmp_data_1_V = sext i12 %tmp_data_1_V_5 to i16

]]></Node>
<StgValue><ssdm name="tmp_data_1_V"/></StgValue>
</operation>

<operation id="769" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:274  %tmp_data_2_V = sext i12 %tmp_data_2_V_5 to i16

]]></Node>
<StgValue><ssdm name="tmp_data_2_V"/></StgValue>
</operation>

<operation id="770" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:275  %tmp_data_3_V = sext i12 %tmp_data_3_V_5 to i16

]]></Node>
<StgValue><ssdm name="tmp_data_3_V"/></StgValue>
</operation>

<operation id="771" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:276  %tmp_data_4_V = sext i12 %tmp_data_4_V_5 to i16

]]></Node>
<StgValue><ssdm name="tmp_data_4_V"/></StgValue>
</operation>

<operation id="772" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:277  %tmp_data_5_V = sext i12 %tmp_data_5_V_5 to i16

]]></Node>
<StgValue><ssdm name="tmp_data_5_V"/></StgValue>
</operation>

<operation id="773" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:278  %tmp_data_6_V = sext i12 %tmp_data_6_V_5 to i16

]]></Node>
<StgValue><ssdm name="tmp_data_6_V"/></StgValue>
</operation>

<operation id="774" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:279  %tmp_data_7_V = sext i12 %tmp_data_7_V_5 to i16

]]></Node>
<StgValue><ssdm name="tmp_data_7_V"/></StgValue>
</operation>

<operation id="775" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:280  %tmp_data_8_V = sext i12 %tmp_data_8_V_5 to i16

]]></Node>
<StgValue><ssdm name="tmp_data_8_V"/></StgValue>
</operation>

<operation id="776" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:281  %tmp_data_9_V = sext i12 %tmp_data_9_V_5 to i16

]]></Node>
<StgValue><ssdm name="tmp_data_9_V"/></StgValue>
</operation>

<operation id="777" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:282  %tmp_data_10_V = sext i12 %tmp_data_10_V_4 to i16

]]></Node>
<StgValue><ssdm name="tmp_data_10_V"/></StgValue>
</operation>

<operation id="778" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:283  %tmp_data_11_V = sext i12 %tmp_data_11_V_4 to i16

]]></Node>
<StgValue><ssdm name="tmp_data_11_V"/></StgValue>
</operation>

<operation id="779" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:284  %tmp_data_12_V = sext i12 %tmp_data_12_V_4 to i16

]]></Node>
<StgValue><ssdm name="tmp_data_12_V"/></StgValue>
</operation>

<operation id="780" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:285  %tmp_data_13_V = sext i12 %tmp_data_13_V_4 to i16

]]></Node>
<StgValue><ssdm name="tmp_data_13_V"/></StgValue>
</operation>

<operation id="781" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:286  %tmp_data_14_V = sext i12 %tmp_data_14_V_4 to i16

]]></Node>
<StgValue><ssdm name="tmp_data_14_V"/></StgValue>
</operation>

<operation id="782" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="16" op_0_bw="12">
<![CDATA[
.preheader.i.0:287  %tmp_data_15_V = sext i12 %tmp_data_15_V_4 to i16

]]></Node>
<StgValue><ssdm name="tmp_data_15_V"/></StgValue>
</operation>

<operation id="783" st_id="55" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16">
<![CDATA[
.preheader.i.0:288  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V, i16* %res_V_data_10_V, i16* %res_V_data_11_V, i16* %res_V_data_12_V, i16* %res_V_data_13_V, i16* %res_V_data_14_V, i16* %res_V_data_15_V, i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V, i16 %tmp_data_3_V, i16 %tmp_data_4_V, i16 %tmp_data_5_V, i16 %tmp_data_6_V, i16 %tmp_data_7_V, i16 %tmp_data_8_V, i16 %tmp_data_9_V, i16 %tmp_data_10_V, i16 %tmp_data_11_V, i16 %tmp_data_12_V, i16 %tmp_data_13_V, i16 %tmp_data_14_V, i16 %tmp_data_15_V)

]]></Node>
<StgValue><ssdm name="write_ln109"/></StgValue>
</operation>

<operation id="784" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.0:289  br label %ReadInputWidth_end

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="785" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln151"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
