

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         150 # DRAM latency (default 30)
-dram_write_latency                   150 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                 2700 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               48e293453df1fbca85f95b4ef3d81d0c  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
Extracting PTX file and ptxas options    1: mri-gridding.1.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    2: mri-gridding.2.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
Extracting specific PTX file named mri-gridding.1.sm_70.ptx 
Extracting specific PTX file named mri-gridding.2.sm_70.ptx 
EExtracting PTX file and ptxas options    3: mri-gridding.3.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    4: mri-gridding.4.sm_70.ptx -arch=sm_70
xtracting specific PTX file named mri-gridding.3.sm_70.ptx 
Extracting specific PTX file named mri-gridding.4.sm_70.ptx 
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x404c94, fat_cubin_handle = 2
GPGPU-Sim PTX: Parsing mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: allocating constant region for "cutoff2_c" from 0x100 to 0x104 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "cutoff_c" from 0x104 to 0x108 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "gridSize_c" from 0x180 to 0x18c (global memory space) 3
GPGPU-Sim PTX: allocating constant region for "size_xy_c" from 0x18c to 0x190 (global memory space) 4
GPGPU-Sim PTX: allocating constant region for "_1overCutoff2_c" from 0x190 to 0x194 (global memory space) 5
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x200 to 0x4000200 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4000200 to 0x4400200 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z14reorder_kerneliPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ12gridding_GPUP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot10" from 0x0 to 0x8
GPGPU-Sim PTX: allocating shared region for "_ZZ17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot11" from 0x0 to 0x8
GPGPU-Sim PTX: allocating shared region for "_ZZ17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: allocating shared region for "s_data" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14scan_L1_kerneljPjS_E6s_data" from 0x0 to 0x1110 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14scan_L1_kerneljPjS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18scan_inter1_kernelPjj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18scan_inter2_kernelPjj'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ10uniformAddjPjS_E3uni" from 0x0 to 0x4 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10uniformAddjPjS_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "NVM_log1" from 0x4400200 to 0x8400200 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_log2" from 0x8400200 to 0xc400200 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_log3" from 0xc400200 to 0x10400200 (global memory space)
GPGPU-Sim PTX: Warning NVM_flag was declared previous at mri-gridding.2.sm_70.ptx:20 skipping new declaration
GPGPU-Sim PTX: allocating shared region for "_ZZ9splitSortiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ9splitSortiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z9splitSortiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmoiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmoiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmoiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmqiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmqiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmqiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmuiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmuiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmuiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmwiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmwiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmwiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm1iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm1iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm1iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm2iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm2iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm2iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmbiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmbiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmbiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmdiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmdiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmdiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmbiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmbiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmbiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmdiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmdiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmdiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmoiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmoiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmoiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmqiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmqiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmqiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmuiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmuiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmuiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmwiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmwiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmwiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm1iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm1iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm1iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm2iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm2iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm2iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmgiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmgiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmgiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm3iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm3iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm3iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm4iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm4iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm4iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmiiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmiiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmiiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm5iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm5iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm5iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm6iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm6iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm6iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmgiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmgiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmgiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm3iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm3iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm3iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm4iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm4iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm4iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmiiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmiiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmiiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm6iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm6iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm6iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm5iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm5iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm5iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitRearrangeiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitRearrangeiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitRearrangeiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: Binary info : gmem=71303168, cmem=28
GPGPU-Sim PTX: Kernel '_Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff' : regs=40, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff' : regs=40, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff' : regs=39, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z14reorder_kerneliPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z10uniformAddjPjS_' : regs=8, lmem=0, smem=16, cmem=376
GPGPU-Sim PTX: Kernel '_Z18scan_inter2_kernelPjj' : regs=19, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_Z18scan_inter1_kernelPjj' : regs=20, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_Z14scan_L1_kerneljPjS_' : regs=22, lmem=0, smem=4368, cmem=376
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z14splitRearrangeiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm5iiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm6iiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmiiiPjS_S_S_S_' : regs=30, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm4iiPjS_S_S_S_' : regs=32, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm3iiPjS_S_S_S_' : regs=32, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmgiiPjS_S_S_S_' : regs=32, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm6iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm5iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmiiiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm4iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm3iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmgiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm2iiPjS_S_S_S_' : regs=30, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm1iiPjS_S_S_S_' : regs=30, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmwiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmuiiPjS_S_S_S_' : regs=26, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmqiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmoiiPjS_S_S_S_' : regs=26, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmdiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmbiiPjS_S_S_S_' : regs=26, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmdiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmbiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm2iiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm1iiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmwiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmuiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmqiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmoiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z9splitSortiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x404aee, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x404948, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_ : hostFun 0x0x4047b2, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_ : hostFun 0x0x40463d, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_ : hostFun 0x0x4044c8, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_ : hostFun 0x0x404353, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_ : hostFun 0x0x4041de, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z14reorder_kerneliPjP20ReconstructionSampleS1_ : hostFun 0x0x404069, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403ede, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403ce5, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403aec, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c470; deviceAddress = cutoff2_c; deviceName = cutoff2_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant cutoff2_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c474; deviceAddress = cutoff_c; deviceName = cutoff_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant cutoff_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c478; deviceAddress = gridSize_c; deviceName = gridSize_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 12 bytes
GPGPU-Sim PTX registering constant gridSize_c (12 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c484; deviceAddress = size_xy_c; deviceName = size_xy_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant size_xy_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c488; deviceAddress = _1overCutoff2_c; deviceName = _1overCutoff2_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant _1overCutoff2_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c4a0; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x461c4a0; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z10uniformAddjPjS_ : hostFun 0x0x405ec1, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z18scan_inter2_kernelPjj : hostFun 0x0x405d6f, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z18scan_inter1_kernelPjj : hostFun 0x0x405c33, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z14scan_L1_kerneljPjS_ : hostFun 0x0x405aef, fat_cubin_handle = 3
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitRearrangeiiPjS_S_S_S_ : hostFun 0x0x40a3f5, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm5iiPjS_S_S_S_ : hostFun 0x0x40a1fd, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm6iiPjS_S_S_S_ : hostFun 0x0x40a005, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmiiiPjS_S_S_S_ : hostFun 0x0x409e0d, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm4iiPjS_S_S_S_ : hostFun 0x0x409c15, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm3iiPjS_S_S_S_ : hostFun 0x0x409a1d, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmgiiPjS_S_S_S_ : hostFun 0x0x409825, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm6iiPjS_S_ : hostFun 0x0x40963a, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm5iiPjS_S_ : hostFun 0x0x4094a4, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmiiiPjS_S_ : hostFun 0x0x40930e, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm4iiPjS_S_ : hostFun 0x0x409178, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm3iiPjS_S_ : hostFun 0x0x408fe2, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmgiiPjS_S_ : hostFun 0x0x408e4c, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm2iiPjS_S_S_S_ : hostFun 0x0x408ca9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm1iiPjS_S_S_S_ : hostFun 0x0x408ab1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmwiiPjS_S_S_S_ : hostFun 0x0x4088b9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmuiiPjS_S_S_S_ : hostFun 0x0x4086c1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmqiiPjS_S_S_S_ : hostFun 0x0x4084c9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmoiiPjS_S_S_S_ : hostFun 0x0x4082d1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmdiiPjS_S_S_S_ : hostFun 0x0x4080d9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmbiiPjS_S_S_S_ : hostFun 0x0x407ee1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmdiiPjS_S_ : hostFun 0x0x407cf6, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmbiiPjS_S_ : hostFun 0x0x407b60, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm2iiPjS_S_ : hostFun 0x0x4079ca, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm1iiPjS_S_ : hostFun 0x0x407834, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmwiiPjS_S_ : hostFun 0x0x40769e, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmuiiPjS_S_ : hostFun 0x0x407508, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmqiiPjS_S_ : hostFun 0x0x407372, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmoiiPjS_S_ : hostFun 0x0x4071dc, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z9splitSortiiPjS_S_ : hostFun 0x0x407046, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x4a1c580; deviceAddress = NVM_log1; deviceName = NVM_log1
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log1 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x8a1c580; deviceAddress = NVM_log2; deviceName = NVM_log2
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log2 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0xca1c580; deviceAddress = NVM_log3; deviceName = NVM_log3
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log3 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x10a1c580; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping

Reading parameters
  Total amount of GPU memory: 2147483648 bytes
  Number of samples = 2655910
  Grid Size = 256x256x256
  Input Matrix Size = 60x60x60
  Recon Matrix Size = 60x60x60
  Kernel Width = 5.000000
  KMax = 150.00 150.00 150.00
  Oversampling = 5.000000
  GPU Binsize = 32
  Use LUT = Yes
Reading input data from files
Generating Look-Up Table
Running gold version
Running CUDA version
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c470
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c470
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c470
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol cutoff2_c+0 @0x100 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c474
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c474
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c474
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol cutoff_c+0 @0x104 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c478
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c478
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c478
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 12 bytes  to  symbol gridSize_c+0 @0x180 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c484
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c484
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c484
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol size_xy_c+0 @0x18c ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c488
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c488
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c488
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol _1overCutoff2_c+0 @0x190 ...
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcee596dc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcee596d8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcee596d0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcee596c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcee596c0..

GPGPU-Sim PTX: cudaLaunch for 0x0x407046 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z9splitSortiiPjS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z9splitSortiiPjS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9splitSortiiPjS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z9splitSortiiPjS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9splitSortiiPjS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9splitSortiiPjS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z9splitSortiiPjS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4fa8 (mri-gridding.4.sm_70.ptx:111) @%p1 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4fd8 (mri-gridding.4.sm_70.ptx:120) shl.b32 %r82, %r3, 2;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4ff8 (mri-gridding.4.sm_70.ptx:124) @%p2 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5010 (mri-gridding.4.sm_70.ptx:130) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x54b0 (mri-gridding.4.sm_70.ptx:280) @%p3 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55a0 (mri-gridding.4.sm_70.ptx:317) setp.ne.s32%p6, %r3, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x54c8 (mri-gridding.4.sm_70.ptx:285) @%p4 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5580 (mri-gridding.4.sm_70.ptx:311) shl.b32 %r302, %r302, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x5598 (mri-gridding.4.sm_70.ptx:314) @%p5 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55a0 (mri-gridding.4.sm_70.ptx:317) setp.ne.s32%p6, %r3, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x55a8 (mri-gridding.4.sm_70.ptx:318) @%p6 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55e0 (mri-gridding.4.sm_70.ptx:328) mov.u32 %r303, %r86;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x55e8 (mri-gridding.4.sm_70.ptx:329) @%p3 bra BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56e8 (mri-gridding.4.sm_70.ptx:368) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x5608 (mri-gridding.4.sm_70.ptx:335) @%p8 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56d0 (mri-gridding.4.sm_70.ptx:363) shl.b32 %r303, %r303, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x56e0 (mri-gridding.4.sm_70.ptx:365) @%p9 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56e8 (mri-gridding.4.sm_70.ptx:368) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5868 (mri-gridding.4.sm_70.ptx:416) @%p14 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5870 (mri-gridding.4.sm_70.ptx:418) @%p1 bra BB0_18;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x5870 (mri-gridding.4.sm_70.ptx:418) @%p1 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5938 (mri-gridding.4.sm_70.ptx:446) @%p2 bra BB0_20;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5938 (mri-gridding.4.sm_70.ptx:446) @%p2 bra BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5970 (mri-gridding.4.sm_70.ptx:456) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z9splitSortiiPjS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9splitSortiiPjS_S_'.
GPGPU-Sim PTX: pushing kernel '_Z9splitSortiiPjS_S_' to stream 0, gridDim= (2594,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 96KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z9splitSortiiPjS_S_'
Destroy streams for kernel 1: size 0
kernel_name = _Z9splitSortiiPjS_S_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 319823
gpu_sim_insn = 961406710
gpu_ipc =    3006.0588
gpu_tot_sim_cycle = 319823
gpu_tot_sim_insn = 961406710
gpu_tot_ipc =    3006.0588
gpu_tot_issued_cta = 2594
gpu_occupancy = 59.8333% 
gpu_tot_occupancy = 59.8333% 
max_total_param_size = 0
gpu_stall_dramfull = 5624
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      10.5102
partiton_level_parallism_total  =      10.5102
partiton_level_parallism_util =      15.6875
partiton_level_parallism_util_total  =      15.6875
L2_BW  =     380.7204 GB/Sec
L2_BW_total  =     380.7204 GB/Sec
gpu_total_sim_rate=286388
############## bottleneck_stats #############
cycles: core 319823, icnt 319823, l2 319823, dram 240150
gpu_ipc	3006.059
gpu_tot_issued_cta = 2594, average cycles = 123
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 663978 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 118156 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.320	80
L1D data util	0.448	80	0.456	1
L1D tag util	0.166	80	0.171	49
L2 data util	0.250	64	0.252	21
L2 tag util	0.164	64	0.164	47
n_l2_access	 3361404
icnt s2m util	0.000	0	0.000	47	flits per packet: -nan
icnt m2s util	0.000	0	0.000	47	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.148	32	0.148	8

latency_l1_hit:	225349543, num_l1_reqs:	663978
L1 hit latency:	339
latency_l2_hit:	815281406, num_l2_reqs:	1796634
L2 hit latency:	453
latency_dram:	1002169865, num_dram_reqs:	900782
DRAM latency:	1112

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.859
smem size	0.228
thread slot	0.625
TB slot    	0.156
L1I tag util	0.716	80	0.729	1

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.166	80	0.169	1
sp pipe util	0.000	0	0.000	1
sfu pipe util	0.000	0	0.000	1
ldst mem cycle	0.000	0	0.000	1

smem port	0.735	80

n_reg_bank	16
reg port	0.164	16	0.252	2
L1D tag util	0.166	80	0.171	49
L1D fill util	0.026	80	0.026	1
n_l1d_mshr	4096
L1D mshr util	0.008	80
n_l1d_missq	16
L1D missq util	0.044	80
L1D hit rate	0.156
L1D miss rate	0.634
L1D rsfail rate	0.210
L2 tag util	0.164	64	0.164	47
L2 fill util	0.032	64	0.032	1
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.044	64	0.046	45
L2 missq util	0.002	64	0.002	51
L2 hit rate	0.713
L2 miss rate	0.287
L2 rsfail rate	0.000

dram activity	0.301	32	0.311	21

load trans eff	0.250
load trans sz	32.000
load_useful_bytes 5311824, load_transaction_bytes 21247296, icnt_m2s_bytes 0
n_gmem_load_insns 41500, n_gmem_load_accesses 663978
n_smem_access_insn 3937692, n_smem_accesses 18796124

tmp_counter/12	0.166

run 0.054, fetch 0.019, sync 0.538, control 0.004, data 0.372, struct 0.014
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 9646
	L1D_cache_core[1]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 9746
	L1D_cache_core[2]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 10112
	L1D_cache_core[3]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 9850
	L1D_cache_core[4]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 9634
	L1D_cache_core[5]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 9611
	L1D_cache_core[6]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 10726
	L1D_cache_core[7]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 10679
	L1D_cache_core[8]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 10432
	L1D_cache_core[9]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 10487
	L1D_cache_core[10]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 10882
	L1D_cache_core[11]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 10653
	L1D_cache_core[12]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 10467
	L1D_cache_core[13]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 10488
	L1D_cache_core[14]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 10741
	L1D_cache_core[15]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11207
	L1D_cache_core[16]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 10456
	L1D_cache_core[17]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 10489
	L1D_cache_core[18]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 10866
	L1D_cache_core[19]: Access = 42338, Miss = 33976, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 10655
	L1D_cache_core[20]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 10843
	L1D_cache_core[21]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 10384
	L1D_cache_core[22]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 10702
	L1D_cache_core[23]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 10713
	L1D_cache_core[24]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11130
	L1D_cache_core[25]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11134
	L1D_cache_core[26]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11724
	L1D_cache_core[27]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 10670
	L1D_cache_core[28]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 10749
	L1D_cache_core[29]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11311
	L1D_cache_core[30]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11822
	L1D_cache_core[31]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11589
	L1D_cache_core[32]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 10687
	L1D_cache_core[33]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 10674
	L1D_cache_core[34]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11755
	L1D_cache_core[35]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11537
	L1D_cache_core[36]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 10726
	L1D_cache_core[37]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 10892
	L1D_cache_core[38]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11707
	L1D_cache_core[39]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11659
	L1D_cache_core[40]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11334
	L1D_cache_core[41]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 12066
	L1D_cache_core[42]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 12200
	L1D_cache_core[43]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11762
	L1D_cache_core[44]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11923
	L1D_cache_core[45]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11565
	L1D_cache_core[46]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11663
	L1D_cache_core[47]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11584
	L1D_cache_core[48]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11454
	L1D_cache_core[49]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11899
	L1D_cache_core[50]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 12244
	L1D_cache_core[51]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11426
	L1D_cache_core[52]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11393
	L1D_cache_core[53]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11400
	L1D_cache_core[54]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11449
	L1D_cache_core[55]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11476
	L1D_cache_core[56]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11557
	L1D_cache_core[57]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11569
	L1D_cache_core[58]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11396
	L1D_cache_core[59]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11439
	L1D_cache_core[60]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11388
	L1D_cache_core[61]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11548
	L1D_cache_core[62]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11158
	L1D_cache_core[63]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11115
	L1D_cache_core[64]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11499
	L1D_cache_core[65]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11658
	L1D_cache_core[66]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11579
	L1D_cache_core[67]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11514
	L1D_cache_core[68]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11405
	L1D_cache_core[69]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11307
	L1D_cache_core[70]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11441
	L1D_cache_core[71]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 12061
	L1D_cache_core[72]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11366
	L1D_cache_core[73]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11629
	L1D_cache_core[74]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11685
	L1D_cache_core[75]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11739
	L1D_cache_core[76]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11534
	L1D_cache_core[77]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11771
	L1D_cache_core[78]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11458
	L1D_cache_core[79]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11455
	L1D_total_cache_accesses = 3361394
	L1D_total_cache_misses = 2697416
	L1D_total_cache_miss_rate = 0.8025
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 893344
	L1D_cache_data_port_util = 0.027
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 663978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 882904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 663978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2033438
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 10440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 663978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2697416

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 882904
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 10440
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
19621, 11669, 10381, 10381, 9093, 9093, 9093, 9093, 19621, 11669, 10381, 10381, 9093, 9093, 9093, 9093, 16818, 10002, 8898, 8898, 7794, 7794, 7794, 7794, 16818, 10002, 8898, 8898, 7794, 7794, 7794, 7794, 16818, 10002, 8898, 8898, 7794, 7794, 7794, 7794, 
gpgpu_n_tot_thrd_icount = 1048555200
gpgpu_n_tot_w_icount = 32767350
gpgpu_n_stall_shd_mem = 18883614
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 663978
gpgpu_n_mem_write_global = 2697416
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1327956
gpgpu_n_store_insn = 5353328
gpgpu_n_shmem_insn = 114250136
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3320320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14858432
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4025182
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:36968000	W0_Idle:3610235	W0_Scoreboard:25512851	W1:539552	W2:477296	W3:0	W4:477296	W5:0	W6:0	W7:0	W8:477296	W9:0	W10:29	W11:0	W12:0	W13:0	W14:0	W15:0	W16:498048	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30297833
single_issue_nums: WS0:10640588	WS1:7693804	WS2:7216479	WS3:7216479	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5311824 {8:663978,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 107896640 {40:2697416,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 26559120 {40:663978,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 21579328 {8:2697416,}
maxmflatency = 10329 
max_icnt2mem_latency = 9664 
maxmrqlatency = 770 
max_icnt2sh_latency = 535 
averagemflatency = 605 
avg_icnt2mem_latency = 376 
avg_mrq_latency = 59 
avg_icnt2sh_latency = 14 
mrq_lat_table:77505 	67221 	59851 	50282 	67783 	213498 	142499 	79555 	23168 	772 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	829489 	1480633 	869919 	88252 	22962 	42070 	28069 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	541612 	537510 	553421 	591730 	647012 	370849 	33784 	20525 	41686 	23265 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1644839 	582436 	441495 	323122 	192333 	107755 	58977 	10413 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	136 	194 	92 	3 	6 	13 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     39688     39912     40068     40052     34282     35103     35921     35593     36917     37138     36947     37679     37536     37636     38102     38852 
dram[1]:     39873     39907     40148     40122     34132     35480     36870     36873     37066     37020     37149     37248     37589     37496     45704     38670 
dram[2]:     39707     39932     35262     40062     34324     35445     37811     37967     38575     38498     37117     37554     37604     37342     37932     38567 
dram[3]:     39701     39726     33976     40045     34540     35605     37641     37767     38406     38471     37073     37551     37547     37374     37934     38488 
dram[4]:     40184     39935     35617     33673     34463     35296     37023     36869     36646     36842     37477     37514     37727     37741     38394     38725 
dram[5]:     40036     39934     35456     40218     34489     35337     37023     36976     36415     37092     37417     37485     37495     37456     38196     38523 
dram[6]:     39940     39838     35045     40118     34538     35289     36978     36599     36537     37036     37238     37617     37557     37529     37983     38548 
dram[7]:     39948     39869     35078     40172     34456     35407     36952     36613     36661     36928     37164     37573     37623     37551     37869     38503 
dram[8]:     39575     39688     34289     39904     34354     35363     36303     36356     36285     36668     36862     37311     37600     37363     37822     39564 
dram[9]:     39452     39751     34636     39833     35069     35710     36062     35951     35734     36449     36853     37421     37544     37434     37657     43811 
dram[10]:     39403     39741     35393     39799     35018     35682     35999     36385     35879     35886     36990     37367     37219     37316     37766     49501 
dram[11]:     39376     39755     35602     39871     34528     35814     36087     36410     36060     36143     36974     37466     37318     37346     37719     38203 
dram[12]:     39898     40212     34965     40203     35046     35692     36634     36951     37823     36976     37175     37384     37476     37515     38101     38143 
dram[13]:     39900     40073     34899     40126     35190     35682     35699     36008     37558     36197     37315     37222     37398     37797     38078     38025 
dram[14]:     39720     40151     34796     40195     35157     35767     35606     35634     37748     36098     37043     37223     37407     37797     37860     38224 
dram[15]:     39716     40114     34843     40044     35246     35614     35318     35832     37650     36130     37464     36890     37520     37263     37794     38056 
dram[16]:     39505     39969     34832     40001     35143     34951     35329     35741     37641     36239     37094     37127     37093     37296     37685     37713 
dram[17]:     39802     39998     34518     40134     35288     34890     36614     36712     37416     36894     37376     37350     37817     37287     37850     37950 
dram[18]:     39847     40206     34605     40178     34671     34888     37943     37876     39316     38326     37550     37312     37873     37513     37958     37918 
dram[19]:     39743     40152     34644     40133     34641     34933     37768     37694     39163     38310     37462     37253     37810     37609     37955     38064 
dram[20]:     40436     40206     35010     34866     35279     35068     36585     37706     37414     36450     37147     37429     37888     37915     38037     38181 
dram[21]:     40255     40144     35047     35003     35368     35089     36722     37721     37134     36570     37061     37510     37504     37668     37992     38214 
dram[22]:     39872     39996     34989     40171     35427     34927     36252     36381     37348     36441     37206     37787     37565     37400     38081     38176 
dram[23]:     39837     40074     35027     40135     35241     34883     36286     36395     37432     36517     37271     37714     37637     37454     38071     38207 
dram[24]:     39788     39822     34873     39918     35275     34816     35998     36132     37067     35994     36829     37498     37427     37264     44231     37970 
dram[25]:     39549     39958     34498     39870     35117     34767     35774     35758     36513     35763     37001     37315     37142     37420     50239     38104 
dram[26]:     39575     39561     34631     39913     35031     34860     36200     36475     36974     35565     37168     37238     37327     37300     38098     37934 
dram[27]:     39604     39570     34768     39942     34945     34711     36272     36475     37147     35669     37185     37323     37405     37416     38126     38014 
dram[28]:     40229     39937     40334     40208     34966     34413     36720     36726     37644     37175     37798     37251     37528     37581     39040     37983 
dram[29]:     40253     40054     40310     40164     35102     34616     35830     35768     37383     36856     37587     37171     37718     37741     38998     38111 
dram[30]:     40213     39795     40390     40182     34975     35342     35789     35641     37240     36854     37596     37137     37530     37810     39004     38109 
dram[31]:     40208     39735     40241     40101     34985     35112     35540     35809     37135     36845     37689     37015     37505     37288     38902     37952 
average row accesses per activate:
dram[0]: 11.140740 11.058824 10.517483 11.223881 11.140740 10.591549 11.393939  9.960265  9.896104 10.506849 10.644296 10.352942 10.122581  9.751553 10.390411  9.487500 
dram[1]: 11.223881 11.058824 10.591549 11.308270 10.742857 10.820144 11.140740 10.666667  9.770700 10.295302  9.850932 10.225806  9.936708  9.874214  9.787097  9.193939 
dram[2]: 10.978102 10.820144 11.569231 10.742857 10.820144 10.898551 10.591549 10.444445 10.158940 10.435374 10.037974 10.366014  9.936708  9.401197 10.174497  9.973684 
dram[3]: 10.162162 10.978102 10.978102 11.140740 11.058824 10.820144 10.162162  9.960265 10.435374 10.295302 10.101911 10.232258  9.573171  9.631902  9.300613  9.787097 
dram[4]: 10.666667 10.444445 10.898551 10.666667 10.666667 10.444445  9.703226  9.400000 11.279411 10.879433 10.101911  9.730062  9.573171  9.619632  9.594936 10.615385 
dram[5]: 10.978102 10.444445 10.372414 11.223881 10.591549 10.444445  9.518988  9.830066 10.092105 11.115942  9.670732  9.912500  9.457831  9.389221  9.724359 10.326530 
dram[6]: 10.820144 10.372414 10.517483 10.301370 10.898551 10.301370  9.830066  9.703226 10.158940 10.879433  9.317647  9.912500  8.770949  9.861635  9.921569 10.120000 
dram[7]: 10.591549 10.372414 10.820144 10.444445 10.978102 10.301370 10.026667  9.579618 10.364865 10.435374  9.900000 10.573334  9.139535  9.924050  9.077845  9.256098 
dram[8]: 10.162162 10.517483 11.140740 11.308270 10.666667 10.301370 10.517483  9.766233 10.158940 10.435374 10.089172 10.114650  9.040230 10.051282  9.844156 10.106667 
dram[9]:  9.894737 11.658915 11.308270 11.658915 10.742857  9.894737 10.093960 10.301370 10.226666 10.727273 10.630873 10.516557  9.874214  9.560976  9.986842 10.676056 
dram[10]:  9.830066 11.569231 11.308270 11.223881 10.898551 10.372414 10.666667 10.162162 10.026144 10.092105 10.573334 10.516557  9.573171  8.960000  9.416149  9.915032 
dram[11]: 10.231293 10.820144 10.517483 11.223881 10.444445 10.301370 10.231293 10.666667 10.158940 10.026144 10.166667 10.311688  9.357142  9.011495  9.705129  9.780645 
dram[12]: 10.301370 10.093960 11.058824 12.032000 10.666667 10.301370  9.703226 11.569231  9.961039 10.295302 10.037974 10.179487  9.122093  9.169591 10.187920 10.039735 
dram[13]: 10.820144 11.058824 11.140740 11.480916 10.742857 11.223881  9.830066 10.517483 10.652778 10.727273  9.497006 10.729730  9.800000  9.116279  9.730769 10.243243 
dram[14]: 10.301370 11.480916 10.898551 11.480916 11.308270 10.978102 10.301370 10.231293 10.879433 10.435374  9.384615 10.305195  9.560976  9.223530  9.986842 10.256757 
dram[15]: 10.444445 11.308270 11.393939 11.750000 11.480916 11.658915 10.162162 11.308270 10.026144  9.770700  9.440476 11.248227  9.679012  9.116279  9.986842  9.857142 
dram[16]:  9.830066 11.658915 11.750000 11.058824 10.898551 11.393939 10.372414 10.517483  9.896774  9.770700  9.440476 10.789116  9.619632  9.284023 10.256757 10.468966 
dram[17]: 10.517483 11.393939 11.393939 10.666667 10.820144 10.372414 10.026667 10.444445  9.896774 10.364865  9.850932 11.169014 10.057693  9.573171 10.608392  9.844156 
dram[18]: 10.820144 11.140740 10.517483 10.591549 11.058824 10.820144 10.820144 10.898551 10.435374 10.727273 10.101911 10.440789 10.328947  9.235294 10.319728 10.100000 
dram[19]:  9.641026 10.898551 10.898551 11.308270 10.742857 10.898551 10.372414 10.162162 10.435374 10.802817  9.912500 10.951724  9.812500  9.345238 10.174497 10.971014 
dram[20]: 10.026667 10.444445 10.820144 10.978102 10.820144 11.058824  9.703226 10.162162 10.579310 11.035972  9.274854  9.682927  9.345238  8.820225  9.908497  9.711538 
dram[21]:  9.894737  9.960265 10.666667 10.898551 10.978102 11.308270  9.518988  9.226994 10.092105 11.447762  8.960452  9.912500  9.457831  8.971429 10.383562  9.973684 
dram[22]: 10.978102 10.591549 11.842520 11.140740 10.162162 11.569231 10.666667 10.026667 10.092105 10.579310  9.850932 10.366014  9.345238  9.217647  9.980263  9.908497 
dram[23]: 10.591549 10.162162 11.223881 10.742857 10.591549 11.480916 10.820144  9.830066  9.948052 10.092105 10.101911 10.166667 10.194805  9.134503 10.120000  9.534591 
dram[24]: 10.591549  9.894737 12.129032 10.231293 10.301370 11.658915 10.666667 10.301370 10.213333 10.652778  9.612122 11.492754  9.703704  8.775281  9.844156  9.717949 
dram[25]: 10.093960 10.517483 11.393939 10.978102 10.301370 11.480916 10.820144 10.444445  9.883871 10.158940 10.101911 10.573334  9.644172  9.188235  9.193939 10.383562 
dram[26]: 10.517483 10.231293 11.569231 11.223881 10.231293 11.569231 10.978102 10.444445  9.883871 10.026144 10.232258 10.937931  9.825000  9.421687  9.717949 10.441380 
dram[27]: 10.444445 10.444445 11.223881 10.820144 10.231293 11.480916 10.898551 10.231293 10.351352 10.364865  9.893750 10.716216 10.012739  9.415663 10.039735 10.039735 
dram[28]: 10.742857 11.223881 11.140740 10.666667 10.820144 11.480916 10.162162 10.444445 10.652778 10.802817 11.000000 10.434211 10.480000 10.483221 11.313433 10.312925 
dram[29]: 10.978102 11.308270 12.533334 10.517483 10.231293 11.223881 10.162162 10.898551 10.364865 10.026144 10.702703 10.503311  9.757764 10.012820 10.765958  9.973684 
dram[30]: 10.231293 10.591549 11.223881 10.372414 10.162162 10.898551 10.591549 10.591549  9.833333  9.961039 10.153846 10.937931 10.328947 10.142858  9.547170  9.780645 
dram[31]: 10.820144 10.444445 11.140740 10.026667 11.393939 12.227642 10.820144  9.960265  9.587500 10.092105 10.025316 10.359477  9.579268  9.701863  9.256098 10.455173 
average row locality = 782134/75772 = 10.322204
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1280      1280      1280      1280      1280      1280      1280      1280      1296      1304      1344      1344      1328      1328      1280      1280 
dram[1]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[2]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[3]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[4]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[5]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[6]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[7]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[8]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[9]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[10]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[11]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[12]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[13]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[14]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[15]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[16]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[17]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[18]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[19]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[20]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[21]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[22]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1325      1280      1280 
dram[23]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[24]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[25]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[26]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[27]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1341      1344      1328      1320      1280      1280 
dram[28]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[29]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[30]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[31]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
total dram reads = 663978
bank skew: 1344/1280 = 1.05
chip skew: 20752/20741 = 1.00
number of total write accesses:
dram[0]:       896       896       896       896       896       896       896       896       912       920       968       960       964       968       948       952 
dram[1]:       896       896       896       896       896       896       896       896       920       920       968       964       968       968       947       948 
dram[2]:       896       896       896       896       896       896       896       896       920       920       968       968       968       968       944       944 
dram[3]:       896       896       896       896       896       896       896       896       920       920       968       968       968       968       944       946 
dram[4]:       896       896       896       896       896       896       896       896       920       920       968       968       968       960       944       952 
dram[5]:       896       896       896       896       896       896       896       896       920       920       968       968       968       960       945       952 
dram[6]:       896       896       896       896       896       896       896       896       920       920       960       968       968       960       952       952 
dram[7]:       896       896       896       896       896       896       896       896       920       920       960       968       976       960       944       952 
dram[8]:       896       896       896       896       896       896       896       896       920       920       960       976       980       960       944       944 
dram[9]:       896       896       896       896       896       896       896       896       920       920       960       976       968       960       952       944 
dram[10]:       896       896       896       896       896       896       896       896       920       920       968       976       968       960       944       947 
dram[11]:       896       896       896       896       896       896       896       896       920       920       968       976       976       960       936       944 
dram[12]:       896       896       896       896       896       896       896       896       920       920       968       976       964       960       950       944 
dram[13]:       896       896       896       896       896       896       896       896       920       920       968       976       960       960       952       944 
dram[14]:       896       896       896       896       896       896       896       896       920       920       968       972       960       960       952       949 
dram[15]:       896       896       896       896       896       896       896       896       920       920       968       968       960       960       952       952 
dram[16]:       896       896       896       896       896       896       896       896       920       920       968       968       960       964       952       952 
dram[17]:       896       896       896       896       896       896       896       896       920       920       968       968       964       968       948       944 
dram[18]:       896       896       896       896       896       896       896       896       920       920       968       972       968       968       947       940 
dram[19]:       896       896       896       896       896       896       896       896       920       920       968       976       968       968       944       936 
dram[20]:       896       896       896       896       896       896       896       896       920       920       968       976       968       968       944       938 
dram[21]:       896       896       896       896       896       896       896       896       920       920       968       968       968       968       944       944 
dram[22]:       896       896       896       896       896       896       896       896       920       920       968       968       968       968       945       944 
dram[23]:       896       896       896       896       896       896       896       896       912       920       968       968       968       968       952       944 
dram[24]:       896       896       896       896       896       896       896       896       912       920       968       968       976       968       944       944 
dram[25]:       896       896       896       896       896       896       896       896       912       920       968       968       976       968       947       944 
dram[26]:       896       896       896       896       896       896       896       896       912       920       968       968       976       976       944       936 
dram[27]:       896       896       896       896       896       896       896       896       912       920       968       968       976       972       944       942 
dram[28]:       896       896       896       896       896       896       896       896       920       920       960       968       976       968       944       944 
dram[29]:       896       896       896       896       896       896       896       896       920       920       960       968       972       968       949       944 
dram[30]:       896       896       896       896       896       896       896       896       920       920       960       968       968       968       952       944 
dram[31]:       896       896       896       896       896       896       896       896       920       920       960       964       972       968       952       944 
total dram writes = 472600
bank skew: 980/896 = 1.09
chip skew: 14772/14760 = 1.00
average mf latency per bank:
dram[0]:       1794      1829      1765      1740      1751      1741      1873      1874      1718      1770      1700      1636      1766      1694      1833      1858
dram[1]:       1704      1785      1678      1684      1743      1742      1864      1875      1724      1801      1699      1690      1743      1707      1762      1820
dram[2]:       1664      1740      1655      1633      1721      1741      1842      1832      1695      1787      1672      1659      1717      1673      1766      1794
dram[3]:       1700      1786      1695      1675      1726      1736      1842      1812      1687      1790      1699      1695      1751      1698      1800      1792
dram[4]:       1832      1892      1818      1786      1855      1850      1902      1895      1755      1856      1744      1742      1810      1762      1894      1861
dram[5]:       1791      1841      1778      1767      1878      1859      1920      1896      1766      1822      1724      1692      1775      1711      1827      1836
dram[6]:       1766      1803      1731      1746      1816      1843      1896      1875      1734      1820      1695      1702      1807      1740      1861      1867
dram[7]:       1752      1802      1721      1722      1800      1803      1899      1857      1728      1819      1694      1680      1795      1738      1879      1858
dram[8]:       1787      1804      1796      1695      1829      1765      1860      1818      1709      1798      1680      1637      1760      1698      1828      1817
dram[9]:       1938      1993      1925      1913      1869      1885      1922      1930      1743      1801      1688      1637      1770      1695      1970      1975
dram[10]:       1906      1952      1879      1870      1862      1876      1910      1939      1736      1801      1660      1625      1727      1642      1931      1880
dram[11]:       1859      1906      1871      1804      1880      1823      1932      1901      1770      1824      1734      1716      1793      1725      1907      1884
dram[12]:       1807      1818      1794      1810      1817      1789      1905      1892      1768      1738      1715      1777      1825      1801      1929      1951
dram[13]:       1835      1858      1820      1819      1806      1778      1911      1888      1756      1732      1682      1736      1789      1768      1966      1981
dram[14]:       1856      1883      1814      1841      1806      1766      1886      1859      1745      1719      1681      1702      1799      1772      1960      1957
dram[15]:       1819      1845      1786      1842      1805      1776      1877      1869      1725      1710      1649      1678      1758      1750      1939      1921
dram[16]:       1773      1778      1720      1793      1760      1734      1896      1853      1718      1707      1620      1665      1705      1700      1882      1842
dram[17]:       1684      1675      1652      1720      1745      1730      1849      1834      1770      1724      1670      1685      1737      1734      1776      1770
dram[18]:       1668      1635      1639      1689      1756      1715      1834      1832      1764      1694      1650      1650      1714      1711      1748      1749
dram[19]:       1701      1680      1666      1700      1756      1697      1820      1827      1756      1687      1672      1692      1720      1746      1783      1810
dram[20]:       1813      1801      1773      1820      1867      1832      1900      1875      1820      1764      1703      1730      1798      1802      1886      1865
dram[21]:       1761      1742      1742      1798      1878      1834      1904      1879      1790      1722      1650      1663      1740      1732      1846      1810
dram[22]:       1725      1739      1725      1761      1848      1817      1879      1878      1794      1708      1654      1695      1778      1782      1864      1883
dram[23]:       1717      1704      1702      1740      1835      1775      1858      1852      1768      1695      1649      1678      1779      1787      1861      1821
dram[24]:       1713      1708      1692      1750      1810      1758      1813      1817      1762      1684      1634      1646      1732      1750      1804      1814
dram[25]:       1911      1878      1851      1922      1871      1840      1889      1888      1780      1687      1642      1653      1750      1789      1971      1954
dram[26]:       1876      1865      1833      1886      1856      1807      1876      1867      1767      1698      1617      1621      1705      1724      1914      1887
dram[27]:       1828      1822      1795      1857      1853      1818      1881      1895      1810      1742      1701      1698      1772      1776      1917      1843
dram[28]:       1875      1851      1779      1863      1801      1827      1875      1908      1809      1768      1741      1775      1794      1879      1933      1912
dram[29]:       1886      1878      1794      1872      1791      1823      1860      1925      1771      1763      1693      1762      1729      1839      1899      1925
dram[30]:       1938      1902      1821      1889      1786      1814      1845      1885      1778      1750      1698      1776      1770      1860      1958      1947
dram[31]:       1895      1893      1804      1855      1787      1798      1845      1859      1765      1717      1655      1722      1715      1818      1893      1901
maximum mf latency per bank:
dram[0]:       7401      7408      9068      8868     10223     10136     10252     10155     10248     10248     10249     10181      7570      7852      7851      7915
dram[1]:       5520      5527      9918      9919     10244     10156     10265     10174     10322     10233     10258     10198      9175      9260      8169      8181
dram[2]:       5552      5581     10051     10052     10074     10078     10110     10154     10090     10092      9681      9721      9300      9427      7915      8066
dram[3]:       5538      5736     10178     10182     10200     10207     10230     10275     10232     10234      9544      9546      9226      9398      8134      8284
dram[4]:       9102      9108     10050     10051     10074     10080     10099     10143     10088     10090      9948      9891      9224      9388      6126      6195
dram[5]:       8968      8975     10232     10233     10248     10255     10268     10309     10254     10255      9984      9847      8623      8599      6287      6323
dram[6]:       7775      7782     10232     10233     10248     10254     10265     10309     10253     10255     10012      9972      8832      8651      7268      7750
dram[7]:       7642      7649      9367      9368      9693      9563     10018     10017     10078     10118     10043     10029      8725      8709      7352      7754
dram[8]:       8570      8577      9233      9235      9257      9264      9480      9409      9654      9581      9743      9490      8978      8857      6494      6889
dram[9]:       8873      8877      9682      9798     10062     10129     10114     10207     10088     10125      9848      9564      6942      7065      8850      8851
dram[10]:       8734      8738      9800      9902     10150     10131     10102     10150     10112     10141      9479      9450      7079      7134      8711      8713
dram[11]:       7914      7918      9905     10077     10183     10201     10167     10258     10178     10202      9641      9476      8001      7541      7252      7253
dram[12]:       7141      7145     10151     10198     10217     10242     10237     10298     10258     10261     10239     10175      8569      8555      8727      8613
dram[13]:       8336      8340      8972      9178     10248     10168     10265     10196     10270     10277     10282     10199      8732      8752      8920      8828
dram[14]:       8203      8207      9089      9283     10230     10201     10252     10217     10262     10295     10275     10243      8775      8457      9000      8617
dram[15]:       7540      7544      8739      8968     10225     10228     10242     10248     10258     10302     10263     10263      8816      8830      9044      8980
dram[16]:       7406      7410      8856      9073     10220     10135     10237     10152     10236     10259     10237     10187      8073      7896      8194      7879
dram[17]:       5520      5527      9918      9919     10224     10174     10241     10194     10253     10244     10252     10255      9051      9318      8175      8046
dram[18]:       5192      5256     10051     10052     10074     10078     10110     10154     10090     10092      9681      9721      9172      9362      7976      7989
dram[19]:       5524      5999     10178     10182     10200     10207     10230     10275     10232     10234      9544      9546      9055      9313      8090      8171
dram[20]:       9102      9108     10050     10051     10074     10080     10099     10143     10088     10090      9943      9828      9260      9470      6347      6024
dram[21]:       8968      8975     10232     10233     10248     10255     10268     10309     10254     10255     10147      9816      8610      8484      6519      6234
dram[22]:       7775      7782     10232     10233     10248     10254     10265     10309     10253     10255      9994      9879      8690      8635      7403      7673
dram[23]:       7642      7649      9367      9368      9680      9560     10014      9936     10100     10004     10021      9960      8581      8728      7423      7646
dram[24]:       8570      8577      9233      9235      9257      9264      9498      9345      9617      9487      9704      9367      8844      8860      6715      6659
dram[25]:       8873      8877      9680      9786     10006     10147     10073     10218     10019     10158      9737      9464      6744      7193      8850      8851
dram[26]:       8734      8738      9797      9890     10065     10114     10085     10135     10086     10140      9474      9446      6924      7430      8711      8713
dram[27]:       7914      7918      9902     10041     10121     10203     10135     10249     10174     10228      9577      9511      7848      7697      7252      7253
dram[28]:       7141      7145     10143     10207     10208     10254     10227     10328     10241     10304     10199     10255      8652      8531      8653      8767
dram[29]:       8336      8340      8969      9174     10199     10224     10214     10240     10233     10329     10237     10264      8705      8702      8801      8896
dram[30]:       8203      8207      9084      9279     10209     10224     10229     10239     10243     10308     10244     10260      8512      8562      8687      8841
dram[31]:       7540      7544      8747      8964     10222     10229     10237     10246     10256     10297     10257     10260      8676      8856      8853      9044
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240150 n_nop=201828 n_act=2332 n_pre=2316 n_ref_event=0 n_req=24434 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=14760 bw_util=0.1478
n_activity=78341 dram_eff=0.4532
bk0: 1280a 231024i bk1: 1280a 230882i bk2: 1280a 230600i bk3: 1280a 230938i bk4: 1280a 230987i bk5: 1280a 230800i bk6: 1280a 231375i bk7: 1280a 230903i bk8: 1296a 230984i bk9: 1304a 231035i bk10: 1344a 230529i bk11: 1344a 230689i bk12: 1328a 230795i bk13: 1328a 229931i bk14: 1280a 230939i bk15: 1280a 229901i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904559
Row_Buffer_Locality_read = 0.945816
Row_Buffer_Locality_write = 0.672629
Bank_Level_Parallism = 2.426883
Bank_Level_Parallism_Col = 2.135538
Bank_Level_Parallism_Ready = 1.366747
write_to_read_ratio_blp_rw_average = 0.488431
GrpLevelPara = 1.926936 

BW Util details:
bwutil = 0.147841 
total_CMD = 240150 
util_bw = 35504 
Wasted_Col = 28581 
Wasted_Row = 7827 
Idle = 168238 

BW Util Bottlenecks: 
RCDc_limit = 8207 
RCDWRc_limit = 6616 
WTRc_limit = 6504 
RTWc_limit = 15195 
CCDLc_limit = 15634 
rwq = 0 
CCDLc_limit_alone = 14511 
WTRc_limit_alone = 5915 
RTWc_limit_alone = 14661 

Commands details: 
total_CMD = 240150 
n_nop = 201828 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 14760 
n_act = 2332 
n_pre = 2316 
n_ref = 0 
n_req = 24434 
total_req = 35504 

Dual Bus Interface Util: 
issued_total_row = 4648 
issued_total_col = 35504 
Row_Bus_Util =  0.019355 
CoL_Bus_Util = 0.147841 
Either_Row_CoL_Bus_Util = 0.159575 
Issued_on_Two_Bus_Simul_Util = 0.007620 
issued_two_Eff = 0.047753 
queue_avg = 4.294129 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.29413
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240150 n_nop=201718 n_act=2359 n_pre=2343 n_ref_event=0 n_req=24445 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=14771 bw_util=0.1479
n_activity=78234 dram_eff=0.4541
bk0: 1280a 230939i bk1: 1280a 230999i bk2: 1280a 230872i bk3: 1280a 231030i bk4: 1280a 230603i bk5: 1280a 231227i bk6: 1280a 231137i bk7: 1280a 230566i bk8: 1304a 230643i bk9: 1304a 230661i bk10: 1344a 230359i bk11: 1344a 230077i bk12: 1328a 230484i bk13: 1328a 230559i bk14: 1280a 230276i bk15: 1280a 229352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903498
Row_Buffer_Locality_read = 0.945547
Row_Buffer_Locality_write = 0.667208
Bank_Level_Parallism = 2.475789
Bank_Level_Parallism_Col = 2.184070
Bank_Level_Parallism_Ready = 1.367790
write_to_read_ratio_blp_rw_average = 0.497240
GrpLevelPara = 1.940898 

BW Util details:
bwutil = 0.147920 
total_CMD = 240150 
util_bw = 35523 
Wasted_Col = 28231 
Wasted_Row = 7763 
Idle = 168633 

BW Util Bottlenecks: 
RCDc_limit = 8344 
RCDWRc_limit = 6534 
WTRc_limit = 5060 
RTWc_limit = 16378 
CCDLc_limit = 14959 
rwq = 0 
CCDLc_limit_alone = 14005 
WTRc_limit_alone = 4706 
RTWc_limit_alone = 15778 

Commands details: 
total_CMD = 240150 
n_nop = 201718 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 14771 
n_act = 2359 
n_pre = 2343 
n_ref = 0 
n_req = 24445 
total_req = 35523 

Dual Bus Interface Util: 
issued_total_row = 4702 
issued_total_col = 35523 
Row_Bus_Util =  0.019579 
CoL_Bus_Util = 0.147920 
Either_Row_CoL_Bus_Util = 0.160033 
Issued_on_Two_Bus_Simul_Util = 0.007466 
issued_two_Eff = 0.046654 
queue_avg = 4.241383 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.24138
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240150 n_nop=201816 n_act=2344 n_pre=2328 n_ref_event=0 n_req=24444 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=14768 bw_util=0.1479
n_activity=77933 dram_eff=0.4558
bk0: 1280a 230380i bk1: 1280a 230620i bk2: 1280a 230981i bk3: 1280a 230641i bk4: 1280a 230833i bk5: 1280a 230785i bk6: 1280a 231158i bk7: 1280a 230460i bk8: 1304a 230686i bk9: 1304a 230765i bk10: 1344a 229964i bk11: 1344a 230121i bk12: 1328a 230714i bk13: 1328a 230055i bk14: 1280a 230594i bk15: 1280a 229366i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904107
Row_Buffer_Locality_read = 0.945258
Row_Buffer_Locality_write = 0.672806
Bank_Level_Parallism = 2.500329
Bank_Level_Parallism_Col = 2.207414
Bank_Level_Parallism_Ready = 1.388542
write_to_read_ratio_blp_rw_average = 0.497925
GrpLevelPara = 1.943957 

BW Util details:
bwutil = 0.147908 
total_CMD = 240150 
util_bw = 35520 
Wasted_Col = 28293 
Wasted_Row = 7666 
Idle = 168671 

BW Util Bottlenecks: 
RCDc_limit = 8322 
RCDWRc_limit = 6454 
WTRc_limit = 5014 
RTWc_limit = 17443 
CCDLc_limit = 15344 
rwq = 0 
CCDLc_limit_alone = 14297 
WTRc_limit_alone = 4733 
RTWc_limit_alone = 16677 

Commands details: 
total_CMD = 240150 
n_nop = 201816 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 14768 
n_act = 2344 
n_pre = 2328 
n_ref = 0 
n_req = 24444 
total_req = 35520 

Dual Bus Interface Util: 
issued_total_row = 4672 
issued_total_col = 35520 
Row_Bus_Util =  0.019455 
CoL_Bus_Util = 0.147908 
Either_Row_CoL_Bus_Util = 0.159625 
Issued_on_Two_Bus_Simul_Util = 0.007737 
issued_two_Eff = 0.048469 
queue_avg = 4.267441 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.26744
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240150 n_nop=201783 n_act=2384 n_pre=2368 n_ref_event=0 n_req=24445 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=14770 bw_util=0.1479
n_activity=76855 dram_eff=0.4622
bk0: 1280a 230597i bk1: 1280a 230620i bk2: 1280a 230355i bk3: 1280a 230760i bk4: 1280a 231129i bk5: 1280a 230878i bk6: 1280a 230860i bk7: 1280a 230834i bk8: 1304a 230696i bk9: 1304a 230848i bk10: 1344a 230702i bk11: 1344a 230424i bk12: 1328a 230223i bk13: 1328a 230198i bk14: 1280a 230382i bk15: 1280a 230340i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902475
Row_Buffer_Locality_read = 0.943909
Row_Buffer_Locality_write = 0.669645
Bank_Level_Parallism = 2.512549
Bank_Level_Parallism_Col = 2.194566
Bank_Level_Parallism_Ready = 1.359411
write_to_read_ratio_blp_rw_average = 0.491369
GrpLevelPara = 1.992896 

BW Util details:
bwutil = 0.147916 
total_CMD = 240150 
util_bw = 35522 
Wasted_Col = 27718 
Wasted_Row = 7206 
Idle = 169704 

BW Util Bottlenecks: 
RCDc_limit = 8554 
RCDWRc_limit = 6488 
WTRc_limit = 5551 
RTWc_limit = 16781 
CCDLc_limit = 15051 
rwq = 0 
CCDLc_limit_alone = 13913 
WTRc_limit_alone = 5258 
RTWc_limit_alone = 15936 

Commands details: 
total_CMD = 240150 
n_nop = 201783 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 14770 
n_act = 2384 
n_pre = 2368 
n_ref = 0 
n_req = 24445 
total_req = 35522 

Dual Bus Interface Util: 
issued_total_row = 4752 
issued_total_col = 35522 
Row_Bus_Util =  0.019788 
CoL_Bus_Util = 0.147916 
Either_Row_CoL_Bus_Util = 0.159763 
Issued_on_Two_Bus_Simul_Util = 0.007941 
issued_two_Eff = 0.049704 
queue_avg = 4.496198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.4962
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240150 n_nop=201607 n_act=2389 n_pre=2373 n_ref_event=0 n_req=24444 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=14768 bw_util=0.1479
n_activity=80560 dram_eff=0.4409
bk0: 1280a 230801i bk1: 1280a 230789i bk2: 1280a 231291i bk3: 1280a 230961i bk4: 1280a 230698i bk5: 1280a 230657i bk6: 1280a 231468i bk7: 1280a 231030i bk8: 1304a 231000i bk9: 1304a 231235i bk10: 1344a 230727i bk11: 1344a 229537i bk12: 1328a 230872i bk13: 1328a 230961i bk14: 1280a 230850i bk15: 1280a 230123i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902266
Row_Buffer_Locality_read = 0.940873
Row_Buffer_Locality_write = 0.685265
Bank_Level_Parallism = 2.347245
Bank_Level_Parallism_Col = 2.080938
Bank_Level_Parallism_Ready = 1.292033
write_to_read_ratio_blp_rw_average = 0.480618
GrpLevelPara = 1.905074 

BW Util details:
bwutil = 0.147908 
total_CMD = 240150 
util_bw = 35520 
Wasted_Col = 29941 
Wasted_Row = 8602 
Idle = 166087 

BW Util Bottlenecks: 
RCDc_limit = 9291 
RCDWRc_limit = 6577 
WTRc_limit = 5819 
RTWc_limit = 15860 
CCDLc_limit = 16192 
rwq = 0 
CCDLc_limit_alone = 15249 
WTRc_limit_alone = 5515 
RTWc_limit_alone = 15221 

Commands details: 
total_CMD = 240150 
n_nop = 201607 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 14768 
n_act = 2389 
n_pre = 2373 
n_ref = 0 
n_req = 24444 
total_req = 35520 

Dual Bus Interface Util: 
issued_total_row = 4762 
issued_total_col = 35520 
Row_Bus_Util =  0.019829 
CoL_Bus_Util = 0.147908 
Either_Row_CoL_Bus_Util = 0.160496 
Issued_on_Two_Bus_Simul_Util = 0.007241 
issued_two_Eff = 0.045118 
queue_avg = 4.731709 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.73171
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240150 n_nop=201626 n_act=2407 n_pre=2391 n_ref_event=0 n_req=24445 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=14769 bw_util=0.1479
n_activity=80380 dram_eff=0.4419
bk0: 1280a 231197i bk1: 1280a 230614i bk2: 1280a 230875i bk3: 1280a 231422i bk4: 1280a 231267i bk5: 1280a 230998i bk6: 1280a 231008i bk7: 1280a 230517i bk8: 1304a 230650i bk9: 1304a 231282i bk10: 1344a 230966i bk11: 1344a 229728i bk12: 1328a 230230i bk13: 1328a 230478i bk14: 1280a 230851i bk15: 1280a 230640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901534
Row_Buffer_Locality_read = 0.939861
Row_Buffer_Locality_write = 0.686163
Bank_Level_Parallism = 2.345709
Bank_Level_Parallism_Col = 2.067018
Bank_Level_Parallism_Ready = 1.289434
write_to_read_ratio_blp_rw_average = 0.488886
GrpLevelPara = 1.890301 

BW Util details:
bwutil = 0.147912 
total_CMD = 240150 
util_bw = 35521 
Wasted_Col = 30361 
Wasted_Row = 8348 
Idle = 165920 

BW Util Bottlenecks: 
RCDc_limit = 9463 
RCDWRc_limit = 6558 
WTRc_limit = 5668 
RTWc_limit = 16690 
CCDLc_limit = 16321 
rwq = 0 
CCDLc_limit_alone = 15247 
WTRc_limit_alone = 5433 
RTWc_limit_alone = 15851 

Commands details: 
total_CMD = 240150 
n_nop = 201626 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 14769 
n_act = 2407 
n_pre = 2391 
n_ref = 0 
n_req = 24445 
total_req = 35521 

Dual Bus Interface Util: 
issued_total_row = 4798 
issued_total_col = 35521 
Row_Bus_Util =  0.019979 
CoL_Bus_Util = 0.147912 
Either_Row_CoL_Bus_Util = 0.160416 
Issued_on_Two_Bus_Simul_Util = 0.007474 
issued_two_Eff = 0.046594 
queue_avg = 4.658721 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.65872
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240150 n_nop=201605 n_act=2428 n_pre=2412 n_ref_event=0 n_req=24444 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=14768 bw_util=0.1479
n_activity=80611 dram_eff=0.4406
bk0: 1280a 231015i bk1: 1280a 230454i bk2: 1280a 231072i bk3: 1280a 230835i bk4: 1280a 231322i bk5: 1280a 230472i bk6: 1280a 231567i bk7: 1280a 230661i bk8: 1304a 230898i bk9: 1304a 231124i bk10: 1344a 230625i bk11: 1344a 229718i bk12: 1328a 229963i bk13: 1328a 230711i bk14: 1280a 230688i bk15: 1280a 230253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900671
Row_Buffer_Locality_read = 0.941018
Row_Buffer_Locality_write = 0.673890
Bank_Level_Parallism = 2.374339
Bank_Level_Parallism_Col = 2.091347
Bank_Level_Parallism_Ready = 1.311515
write_to_read_ratio_blp_rw_average = 0.491764
GrpLevelPara = 1.905270 

BW Util details:
bwutil = 0.147908 
total_CMD = 240150 
util_bw = 35520 
Wasted_Col = 29919 
Wasted_Row = 8462 
Idle = 166249 

BW Util Bottlenecks: 
RCDc_limit = 9094 
RCDWRc_limit = 6765 
WTRc_limit = 5161 
RTWc_limit = 16422 
CCDLc_limit = 15905 
rwq = 0 
CCDLc_limit_alone = 15042 
WTRc_limit_alone = 4860 
RTWc_limit_alone = 15860 

Commands details: 
total_CMD = 240150 
n_nop = 201605 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 14768 
n_act = 2428 
n_pre = 2412 
n_ref = 0 
n_req = 24444 
total_req = 35520 

Dual Bus Interface Util: 
issued_total_row = 4840 
issued_total_col = 35520 
Row_Bus_Util =  0.020154 
CoL_Bus_Util = 0.147908 
Either_Row_CoL_Bus_Util = 0.160504 
Issued_on_Two_Bus_Simul_Util = 0.007558 
issued_two_Eff = 0.047088 
queue_avg = 4.568836 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.56884
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240150 n_nop=201618 n_act=2426 n_pre=2410 n_ref_event=0 n_req=24444 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=14768 bw_util=0.1479
n_activity=80350 dram_eff=0.4421
bk0: 1280a 231246i bk1: 1280a 230835i bk2: 1280a 231038i bk3: 1280a 230792i bk4: 1280a 230934i bk5: 1280a 230326i bk6: 1280a 231251i bk7: 1280a 230682i bk8: 1304a 231265i bk9: 1304a 231153i bk10: 1344a 230533i bk11: 1344a 230229i bk12: 1328a 230468i bk13: 1328a 230525i bk14: 1280a 230202i bk15: 1280a 230575i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900753
Row_Buffer_Locality_read = 0.941018
Row_Buffer_Locality_write = 0.674431
Bank_Level_Parallism = 2.367690
Bank_Level_Parallism_Col = 2.092574
Bank_Level_Parallism_Ready = 1.309291
write_to_read_ratio_blp_rw_average = 0.487515
GrpLevelPara = 1.910512 

BW Util details:
bwutil = 0.147908 
total_CMD = 240150 
util_bw = 35520 
Wasted_Col = 29666 
Wasted_Row = 8637 
Idle = 166327 

BW Util Bottlenecks: 
RCDc_limit = 9061 
RCDWRc_limit = 6621 
WTRc_limit = 5388 
RTWc_limit = 16368 
CCDLc_limit = 15716 
rwq = 0 
CCDLc_limit_alone = 14770 
WTRc_limit_alone = 5116 
RTWc_limit_alone = 15694 

Commands details: 
total_CMD = 240150 
n_nop = 201618 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 14768 
n_act = 2426 
n_pre = 2410 
n_ref = 0 
n_req = 24444 
total_req = 35520 

Dual Bus Interface Util: 
issued_total_row = 4836 
issued_total_col = 35520 
Row_Bus_Util =  0.020137 
CoL_Bus_Util = 0.147908 
Either_Row_CoL_Bus_Util = 0.160450 
Issued_on_Two_Bus_Simul_Util = 0.007595 
issued_two_Eff = 0.047337 
queue_avg = 4.424805 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.42481
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240150 n_nop=201608 n_act=2389 n_pre=2373 n_ref_event=0 n_req=24445 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=14772 bw_util=0.1479
n_activity=80564 dram_eff=0.4409
bk0: 1280a 230633i bk1: 1280a 230478i bk2: 1280a 231170i bk3: 1280a 231247i bk4: 1280a 231266i bk5: 1280a 230792i bk6: 1280a 231646i bk7: 1280a 231013i bk8: 1304a 231266i bk9: 1304a 230786i bk10: 1344a 230786i bk11: 1344a 229720i bk12: 1328a 230436i bk13: 1328a 230182i bk14: 1280a 230630i bk15: 1280a 230441i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902270
Row_Buffer_Locality_read = 0.941837
Row_Buffer_Locality_write = 0.679935
Bank_Level_Parallism = 2.352910
Bank_Level_Parallism_Col = 2.093612
Bank_Level_Parallism_Ready = 1.331691
write_to_read_ratio_blp_rw_average = 0.487906
GrpLevelPara = 1.911718 

BW Util details:
bwutil = 0.147924 
total_CMD = 240150 
util_bw = 35524 
Wasted_Col = 29727 
Wasted_Row = 8850 
Idle = 166049 

BW Util Bottlenecks: 
RCDc_limit = 9189 
RCDWRc_limit = 6604 
WTRc_limit = 5327 
RTWc_limit = 16129 
CCDLc_limit = 15704 
rwq = 0 
CCDLc_limit_alone = 14780 
WTRc_limit_alone = 5069 
RTWc_limit_alone = 15463 

Commands details: 
total_CMD = 240150 
n_nop = 201608 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 14772 
n_act = 2389 
n_pre = 2373 
n_ref = 0 
n_req = 24445 
total_req = 35524 

Dual Bus Interface Util: 
issued_total_row = 4762 
issued_total_col = 35524 
Row_Bus_Util =  0.019829 
CoL_Bus_Util = 0.147924 
Either_Row_CoL_Bus_Util = 0.160491 
Issued_on_Two_Bus_Simul_Util = 0.007262 
issued_two_Eff = 0.045249 
queue_avg = 4.472218 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.47222
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240150 n_nop=201788 n_act=2340 n_pre=2324 n_ref_event=0 n_req=24444 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=14768 bw_util=0.1479
n_activity=78483 dram_eff=0.4526
bk0: 1280a 230412i bk1: 1280a 230338i bk2: 1280a 230844i bk3: 1280a 230692i bk4: 1280a 230842i bk5: 1280a 230470i bk6: 1280a 230434i bk7: 1280a 230214i bk8: 1304a 230362i bk9: 1304a 231049i bk10: 1344a 230170i bk11: 1344a 229956i bk12: 1328a 230473i bk13: 1328a 230264i bk14: 1280a 230854i bk15: 1280a 229787i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904271
Row_Buffer_Locality_read = 0.945451
Row_Buffer_Locality_write = 0.672806
Bank_Level_Parallism = 2.493485
Bank_Level_Parallism_Col = 2.200916
Bank_Level_Parallism_Ready = 1.386965
write_to_read_ratio_blp_rw_average = 0.500770
GrpLevelPara = 1.939897 

BW Util details:
bwutil = 0.147908 
total_CMD = 240150 
util_bw = 35520 
Wasted_Col = 28692 
Wasted_Row = 7849 
Idle = 168089 

BW Util Bottlenecks: 
RCDc_limit = 8294 
RCDWRc_limit = 6472 
WTRc_limit = 5130 
RTWc_limit = 17359 
CCDLc_limit = 15834 
rwq = 0 
CCDLc_limit_alone = 14577 
WTRc_limit_alone = 4792 
RTWc_limit_alone = 16440 

Commands details: 
total_CMD = 240150 
n_nop = 201788 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 14768 
n_act = 2340 
n_pre = 2324 
n_ref = 0 
n_req = 24444 
total_req = 35520 

Dual Bus Interface Util: 
issued_total_row = 4664 
issued_total_col = 35520 
Row_Bus_Util =  0.019421 
CoL_Bus_Util = 0.147908 
Either_Row_CoL_Bus_Util = 0.159742 
Issued_on_Two_Bus_Simul_Util = 0.007587 
issued_two_Eff = 0.047495 
queue_avg = 4.338855 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.33885
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240150 n_nop=201838 n_act=2381 n_pre=2365 n_ref_event=0 n_req=24445 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=14771 bw_util=0.1479
n_activity=77722 dram_eff=0.4571
bk0: 1280a 230316i bk1: 1280a 230296i bk2: 1280a 231277i bk3: 1280a 230942i bk4: 1280a 230374i bk5: 1280a 230755i bk6: 1280a 231090i bk7: 1280a 230046i bk8: 1304a 230942i bk9: 1304a 230489i bk10: 1344a 229994i bk11: 1344a 230136i bk12: 1328a 230077i bk13: 1328a 229583i bk14: 1280a 229463i bk15: 1280a 229608i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902598
Row_Buffer_Locality_read = 0.944198
Row_Buffer_Locality_write = 0.668833
Bank_Level_Parallism = 2.537434
Bank_Level_Parallism_Col = 2.232859
Bank_Level_Parallism_Ready = 1.405202
write_to_read_ratio_blp_rw_average = 0.497279
GrpLevelPara = 1.963060 

BW Util details:
bwutil = 0.147920 
total_CMD = 240150 
util_bw = 35523 
Wasted_Col = 28481 
Wasted_Row = 7508 
Idle = 168638 

BW Util Bottlenecks: 
RCDc_limit = 8381 
RCDWRc_limit = 6723 
WTRc_limit = 5983 
RTWc_limit = 17402 
CCDLc_limit = 15739 
rwq = 0 
CCDLc_limit_alone = 14517 
WTRc_limit_alone = 5534 
RTWc_limit_alone = 16629 

Commands details: 
total_CMD = 240150 
n_nop = 201838 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 14771 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 24445 
total_req = 35523 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 35523 
Row_Bus_Util =  0.019763 
CoL_Bus_Util = 0.147920 
Either_Row_CoL_Bus_Util = 0.159534 
Issued_on_Two_Bus_Simul_Util = 0.008149 
issued_two_Eff = 0.051081 
queue_avg = 4.378792 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.37879
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240150 n_nop=201824 n_act=2408 n_pre=2392 n_ref_event=0 n_req=24444 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=14768 bw_util=0.1479
n_activity=77302 dram_eff=0.4595
bk0: 1280a 230557i bk1: 1280a 230039i bk2: 1280a 231260i bk3: 1280a 230725i bk4: 1280a 230501i bk5: 1280a 231024i bk6: 1280a 231333i bk7: 1280a 230527i bk8: 1304a 230609i bk9: 1304a 230544i bk10: 1344a 230609i bk11: 1344a 229683i bk12: 1328a 230174i bk13: 1328a 230015i bk14: 1280a 229962i bk15: 1280a 229995i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901489
Row_Buffer_Locality_read = 0.942945
Row_Buffer_Locality_write = 0.668472
Bank_Level_Parallism = 2.528624
Bank_Level_Parallism_Col = 2.225313
Bank_Level_Parallism_Ready = 1.406025
write_to_read_ratio_blp_rw_average = 0.488878
GrpLevelPara = 1.985651 

BW Util details:
bwutil = 0.147908 
total_CMD = 240150 
util_bw = 35520 
Wasted_Col = 27631 
Wasted_Row = 7752 
Idle = 169247 

BW Util Bottlenecks: 
RCDc_limit = 8400 
RCDWRc_limit = 6515 
WTRc_limit = 5435 
RTWc_limit = 16197 
CCDLc_limit = 14919 
rwq = 0 
CCDLc_limit_alone = 13805 
WTRc_limit_alone = 5088 
RTWc_limit_alone = 15430 

Commands details: 
total_CMD = 240150 
n_nop = 201824 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 14768 
n_act = 2408 
n_pre = 2392 
n_ref = 0 
n_req = 24444 
total_req = 35520 

Dual Bus Interface Util: 
issued_total_row = 4800 
issued_total_col = 35520 
Row_Bus_Util =  0.019988 
CoL_Bus_Util = 0.147908 
Either_Row_CoL_Bus_Util = 0.159592 
Issued_on_Two_Bus_Simul_Util = 0.008303 
issued_two_Eff = 0.052027 
queue_avg = 4.574758 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.57476
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240150 n_nop=201735 n_act=2388 n_pre=2372 n_ref_event=0 n_req=24445 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=14770 bw_util=0.1479
n_activity=78284 dram_eff=0.4538
bk0: 1280a 230751i bk1: 1280a 230345i bk2: 1280a 231646i bk3: 1280a 231390i bk4: 1280a 231342i bk5: 1280a 230996i bk6: 1280a 230649i bk7: 1280a 231110i bk8: 1304a 230409i bk9: 1304a 231166i bk10: 1344a 230070i bk11: 1344a 229760i bk12: 1328a 230065i bk13: 1328a 230377i bk14: 1280a 230996i bk15: 1280a 230317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902311
Row_Buffer_Locality_read = 0.943524
Row_Buffer_Locality_write = 0.670728
Bank_Level_Parallism = 2.440550
Bank_Level_Parallism_Col = 2.139669
Bank_Level_Parallism_Ready = 1.353499
write_to_read_ratio_blp_rw_average = 0.491445
GrpLevelPara = 1.934649 

BW Util details:
bwutil = 0.147916 
total_CMD = 240150 
util_bw = 35522 
Wasted_Col = 28374 
Wasted_Row = 7996 
Idle = 168258 

BW Util Bottlenecks: 
RCDc_limit = 8747 
RCDWRc_limit = 6646 
WTRc_limit = 5297 
RTWc_limit = 15788 
CCDLc_limit = 14966 
rwq = 0 
CCDLc_limit_alone = 13963 
WTRc_limit_alone = 4983 
RTWc_limit_alone = 15099 

Commands details: 
total_CMD = 240150 
n_nop = 201735 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 14770 
n_act = 2388 
n_pre = 2372 
n_ref = 0 
n_req = 24445 
total_req = 35522 

Dual Bus Interface Util: 
issued_total_row = 4760 
issued_total_col = 35522 
Row_Bus_Util =  0.019821 
CoL_Bus_Util = 0.147916 
Either_Row_CoL_Bus_Util = 0.159963 
Issued_on_Two_Bus_Simul_Util = 0.007774 
issued_two_Eff = 0.048601 
queue_avg = 4.456715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.45671
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240150 n_nop=201828 n_act=2349 n_pre=2333 n_ref_event=0 n_req=24444 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=14768 bw_util=0.1479
n_activity=78235 dram_eff=0.454
bk0: 1280a 230960i bk1: 1280a 230177i bk2: 1280a 230843i bk3: 1280a 231447i bk4: 1280a 231153i bk5: 1280a 230923i bk6: 1280a 230649i bk7: 1280a 230776i bk8: 1304a 230987i bk9: 1304a 230740i bk10: 1344a 229555i bk11: 1344a 229716i bk12: 1328a 230292i bk13: 1328a 230131i bk14: 1280a 230146i bk15: 1280a 229959i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903903
Row_Buffer_Locality_read = 0.944487
Row_Buffer_Locality_write = 0.675785
Bank_Level_Parallism = 2.485059
Bank_Level_Parallism_Col = 2.199839
Bank_Level_Parallism_Ready = 1.377759
write_to_read_ratio_blp_rw_average = 0.498191
GrpLevelPara = 1.970748 

BW Util details:
bwutil = 0.147908 
total_CMD = 240150 
util_bw = 35520 
Wasted_Col = 28286 
Wasted_Row = 7979 
Idle = 168365 

BW Util Bottlenecks: 
RCDc_limit = 8357 
RCDWRc_limit = 6327 
WTRc_limit = 5639 
RTWc_limit = 17204 
CCDLc_limit = 15575 
rwq = 0 
CCDLc_limit_alone = 14332 
WTRc_limit_alone = 5275 
RTWc_limit_alone = 16325 

Commands details: 
total_CMD = 240150 
n_nop = 201828 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 14768 
n_act = 2349 
n_pre = 2333 
n_ref = 0 
n_req = 24444 
total_req = 35520 

Dual Bus Interface Util: 
issued_total_row = 4682 
issued_total_col = 35520 
Row_Bus_Util =  0.019496 
CoL_Bus_Util = 0.147908 
Either_Row_CoL_Bus_Util = 0.159575 
Issued_on_Two_Bus_Simul_Util = 0.007828 
issued_two_Eff = 0.049058 
queue_avg = 4.628336 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.62834
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240150 n_nop=201780 n_act=2354 n_pre=2338 n_ref_event=0 n_req=24445 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=14769 bw_util=0.1479
n_activity=78159 dram_eff=0.4545
bk0: 1280a 230527i bk1: 1280a 230901i bk2: 1280a 231311i bk3: 1280a 231187i bk4: 1280a 231228i bk5: 1280a 231015i bk6: 1280a 231067i bk7: 1280a 230739i bk8: 1304a 230729i bk9: 1304a 230537i bk10: 1344a 229336i bk11: 1344a 229870i bk12: 1328a 230244i bk13: 1328a 229611i bk14: 1280a 230327i bk15: 1280a 230193i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903702
Row_Buffer_Locality_read = 0.945258
Row_Buffer_Locality_write = 0.670187
Bank_Level_Parallism = 2.482541
Bank_Level_Parallism_Col = 2.182810
Bank_Level_Parallism_Ready = 1.355255
write_to_read_ratio_blp_rw_average = 0.490937
GrpLevelPara = 1.953899 

BW Util details:
bwutil = 0.147912 
total_CMD = 240150 
util_bw = 35521 
Wasted_Col = 28408 
Wasted_Row = 7781 
Idle = 168440 

BW Util Bottlenecks: 
RCDc_limit = 8335 
RCDWRc_limit = 6606 
WTRc_limit = 6023 
RTWc_limit = 16290 
CCDLc_limit = 15639 
rwq = 0 
CCDLc_limit_alone = 14591 
WTRc_limit_alone = 5621 
RTWc_limit_alone = 15644 

Commands details: 
total_CMD = 240150 
n_nop = 201780 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 14769 
n_act = 2354 
n_pre = 2338 
n_ref = 0 
n_req = 24445 
total_req = 35521 

Dual Bus Interface Util: 
issued_total_row = 4692 
issued_total_col = 35521 
Row_Bus_Util =  0.019538 
CoL_Bus_Util = 0.147912 
Either_Row_CoL_Bus_Util = 0.159775 
Issued_on_Two_Bus_Simul_Util = 0.007674 
issued_two_Eff = 0.048032 
queue_avg = 4.621162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.62116
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240150 n_nop=201775 n_act=2337 n_pre=2321 n_ref_event=0 n_req=24444 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=14768 bw_util=0.1479
n_activity=77680 dram_eff=0.4573
bk0: 1280a 230954i bk1: 1280a 230422i bk2: 1280a 231166i bk3: 1280a 231376i bk4: 1280a 230558i bk5: 1280a 231454i bk6: 1280a 230345i bk7: 1280a 230891i bk8: 1304a 231114i bk9: 1304a 229998i bk10: 1344a 229685i bk11: 1344a 229928i bk12: 1328a 230506i bk13: 1328a 230762i bk14: 1280a 230535i bk15: 1280a 230070i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904394
Row_Buffer_Locality_read = 0.946029
Row_Buffer_Locality_write = 0.670368
Bank_Level_Parallism = 2.493944
Bank_Level_Parallism_Col = 2.201927
Bank_Level_Parallism_Ready = 1.358925
write_to_read_ratio_blp_rw_average = 0.495794
GrpLevelPara = 1.966087 

BW Util details:
bwutil = 0.147908 
total_CMD = 240150 
util_bw = 35520 
Wasted_Col = 27675 
Wasted_Row = 7809 
Idle = 169146 

BW Util Bottlenecks: 
RCDc_limit = 8389 
RCDWRc_limit = 6487 
WTRc_limit = 5328 
RTWc_limit = 17146 
CCDLc_limit = 14955 
rwq = 0 
CCDLc_limit_alone = 13916 
WTRc_limit_alone = 5043 
RTWc_limit_alone = 16392 

Commands details: 
total_CMD = 240150 
n_nop = 201775 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 14768 
n_act = 2337 
n_pre = 2321 
n_ref = 0 
n_req = 24444 
total_req = 35520 

Dual Bus Interface Util: 
issued_total_row = 4658 
issued_total_col = 35520 
Row_Bus_Util =  0.019396 
CoL_Bus_Util = 0.147908 
Either_Row_CoL_Bus_Util = 0.159796 
Issued_on_Two_Bus_Simul_Util = 0.007508 
issued_two_Eff = 0.046984 
queue_avg = 4.438892 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.43889
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240150 n_nop=201801 n_act=2356 n_pre=2340 n_ref_event=0 n_req=24445 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=14772 bw_util=0.1479
n_activity=78089 dram_eff=0.4549
bk0: 1280a 230791i bk1: 1280a 230923i bk2: 1280a 231095i bk3: 1280a 230846i bk4: 1280a 230882i bk5: 1280a 231378i bk6: 1280a 231018i bk7: 1280a 230548i bk8: 1304a 230453i bk9: 1304a 230459i bk10: 1344a 230301i bk11: 1344a 229938i bk12: 1328a 230374i bk13: 1328a 230112i bk14: 1280a 230505i bk15: 1280a 230506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903620
Row_Buffer_Locality_read = 0.945114
Row_Buffer_Locality_write = 0.670458
Bank_Level_Parallism = 2.468376
Bank_Level_Parallism_Col = 2.166453
Bank_Level_Parallism_Ready = 1.354380
write_to_read_ratio_blp_rw_average = 0.495996
GrpLevelPara = 1.951770 

BW Util details:
bwutil = 0.147924 
total_CMD = 240150 
util_bw = 35524 
Wasted_Col = 28412 
Wasted_Row = 7656 
Idle = 168558 

BW Util Bottlenecks: 
RCDc_limit = 8362 
RCDWRc_limit = 6482 
WTRc_limit = 5578 
RTWc_limit = 16555 
CCDLc_limit = 15282 
rwq = 0 
CCDLc_limit_alone = 14315 
WTRc_limit_alone = 5269 
RTWc_limit_alone = 15897 

Commands details: 
total_CMD = 240150 
n_nop = 201801 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 14772 
n_act = 2356 
n_pre = 2340 
n_ref = 0 
n_req = 24445 
total_req = 35524 

Dual Bus Interface Util: 
issued_total_row = 4696 
issued_total_col = 35524 
Row_Bus_Util =  0.019554 
CoL_Bus_Util = 0.147924 
Either_Row_CoL_Bus_Util = 0.159688 
Issued_on_Two_Bus_Simul_Util = 0.007791 
issued_two_Eff = 0.048789 
queue_avg = 4.378030 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.37803
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240150 n_nop=201788 n_act=2349 n_pre=2333 n_ref_event=0 n_req=24444 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=14768 bw_util=0.1479
n_activity=77680 dram_eff=0.4573
bk0: 1280a 230697i bk1: 1280a 231044i bk2: 1280a 231327i bk3: 1280a 231490i bk4: 1280a 231083i bk5: 1280a 230461i bk6: 1280a 230893i bk7: 1280a 230759i bk8: 1304a 230429i bk9: 1304a 230076i bk10: 1344a 229765i bk11: 1344a 230339i bk12: 1328a 230358i bk13: 1328a 230162i bk14: 1280a 230485i bk15: 1280a 230439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903903
Row_Buffer_Locality_read = 0.946174
Row_Buffer_Locality_write = 0.666306
Bank_Level_Parallism = 2.481386
Bank_Level_Parallism_Col = 2.175343
Bank_Level_Parallism_Ready = 1.360276
write_to_read_ratio_blp_rw_average = 0.499174
GrpLevelPara = 1.943804 

BW Util details:
bwutil = 0.147908 
total_CMD = 240150 
util_bw = 35520 
Wasted_Col = 28442 
Wasted_Row = 7384 
Idle = 168804 

BW Util Bottlenecks: 
RCDc_limit = 8207 
RCDWRc_limit = 6637 
WTRc_limit = 5521 
RTWc_limit = 17576 
CCDLc_limit = 15552 
rwq = 0 
CCDLc_limit_alone = 14511 
WTRc_limit_alone = 5173 
RTWc_limit_alone = 16883 

Commands details: 
total_CMD = 240150 
n_nop = 201788 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 14768 
n_act = 2349 
n_pre = 2333 
n_ref = 0 
n_req = 24444 
total_req = 35520 

Dual Bus Interface Util: 
issued_total_row = 4682 
issued_total_col = 35520 
Row_Bus_Util =  0.019496 
CoL_Bus_Util = 0.147908 
Either_Row_CoL_Bus_Util = 0.159742 
Issued_on_Two_Bus_Simul_Util = 0.007662 
issued_two_Eff = 0.047964 
queue_avg = 4.216111 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.21611
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240150 n_nop=201775 n_act=2329 n_pre=2313 n_ref_event=0 n_req=24445 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=14771 bw_util=0.1479
n_activity=77562 dram_eff=0.458
bk0: 1280a 230682i bk1: 1280a 230428i bk2: 1280a 230986i bk3: 1280a 230869i bk4: 1280a 230540i bk5: 1280a 230530i bk6: 1280a 231193i bk7: 1280a 230946i bk8: 1304a 231421i bk9: 1304a 230552i bk10: 1344a 229908i bk11: 1344a 230009i bk12: 1328a 230379i bk13: 1328a 230320i bk14: 1280a 230606i bk15: 1280a 230535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904725
Row_Buffer_Locality_read = 0.946318
Row_Buffer_Locality_write = 0.670999
Bank_Level_Parallism = 2.479311
Bank_Level_Parallism_Col = 2.163312
Bank_Level_Parallism_Ready = 1.363427
write_to_read_ratio_blp_rw_average = 0.491047
GrpLevelPara = 1.937059 

BW Util details:
bwutil = 0.147920 
total_CMD = 240150 
util_bw = 35523 
Wasted_Col = 28568 
Wasted_Row = 7276 
Idle = 168783 

BW Util Bottlenecks: 
RCDc_limit = 8089 
RCDWRc_limit = 6359 
WTRc_limit = 5449 
RTWc_limit = 17230 
CCDLc_limit = 15828 
rwq = 0 
CCDLc_limit_alone = 14816 
WTRc_limit_alone = 5197 
RTWc_limit_alone = 16470 

Commands details: 
total_CMD = 240150 
n_nop = 201775 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 14771 
n_act = 2329 
n_pre = 2313 
n_ref = 0 
n_req = 24445 
total_req = 35523 

Dual Bus Interface Util: 
issued_total_row = 4642 
issued_total_col = 35523 
Row_Bus_Util =  0.019330 
CoL_Bus_Util = 0.147920 
Either_Row_CoL_Bus_Util = 0.159796 
Issued_on_Two_Bus_Simul_Util = 0.007454 
issued_two_Eff = 0.046645 
queue_avg = 4.339200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.3392
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240150 n_nop=201775 n_act=2345 n_pre=2329 n_ref_event=0 n_req=24444 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=14768 bw_util=0.1479
n_activity=76437 dram_eff=0.4647
bk0: 1280a 231320i bk1: 1280a 230765i bk2: 1280a 231220i bk3: 1280a 230729i bk4: 1280a 230952i bk5: 1280a 231070i bk6: 1280a 231142i bk7: 1280a 230966i bk8: 1304a 231104i bk9: 1304a 231191i bk10: 1344a 229866i bk11: 1344a 230706i bk12: 1328a 230624i bk13: 1328a 230156i bk14: 1280a 230419i bk15: 1280a 231118i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904066
Row_Buffer_Locality_read = 0.945258
Row_Buffer_Locality_write = 0.672535
Bank_Level_Parallism = 2.462508
Bank_Level_Parallism_Col = 2.146421
Bank_Level_Parallism_Ready = 1.339724
write_to_read_ratio_blp_rw_average = 0.491556
GrpLevelPara = 1.963403 

BW Util details:
bwutil = 0.147908 
total_CMD = 240150 
util_bw = 35520 
Wasted_Col = 27722 
Wasted_Row = 7213 
Idle = 169695 

BW Util Bottlenecks: 
RCDc_limit = 8513 
RCDWRc_limit = 6418 
WTRc_limit = 5417 
RTWc_limit = 16630 
CCDLc_limit = 14605 
rwq = 0 
CCDLc_limit_alone = 13643 
WTRc_limit_alone = 5087 
RTWc_limit_alone = 15998 

Commands details: 
total_CMD = 240150 
n_nop = 201775 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 14768 
n_act = 2345 
n_pre = 2329 
n_ref = 0 
n_req = 24444 
total_req = 35520 

Dual Bus Interface Util: 
issued_total_row = 4674 
issued_total_col = 35520 
Row_Bus_Util =  0.019463 
CoL_Bus_Util = 0.147908 
Either_Row_CoL_Bus_Util = 0.159796 
Issued_on_Two_Bus_Simul_Util = 0.007574 
issued_two_Eff = 0.047401 
queue_avg = 4.379475 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.37948
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240150 n_nop=201553 n_act=2422 n_pre=2406 n_ref_event=0 n_req=24445 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=14770 bw_util=0.1479
n_activity=81099 dram_eff=0.438
bk0: 1280a 231138i bk1: 1280a 231030i bk2: 1280a 231355i bk3: 1280a 231633i bk4: 1280a 231030i bk5: 1280a 231396i bk6: 1280a 231303i bk7: 1280a 230703i bk8: 1304a 231167i bk9: 1304a 231804i bk10: 1344a 230384i bk11: 1344a 230311i bk12: 1328a 230456i bk13: 1328a 230438i bk14: 1280a 230937i bk15: 1280a 230919i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900920
Row_Buffer_Locality_read = 0.939765
Row_Buffer_Locality_write = 0.682643
Bank_Level_Parallism = 2.286569
Bank_Level_Parallism_Col = 2.008458
Bank_Level_Parallism_Ready = 1.248775
write_to_read_ratio_blp_rw_average = 0.480802
GrpLevelPara = 1.875236 

BW Util details:
bwutil = 0.147916 
total_CMD = 240150 
util_bw = 35522 
Wasted_Col = 30456 
Wasted_Row = 8737 
Idle = 165435 

BW Util Bottlenecks: 
RCDc_limit = 9537 
RCDWRc_limit = 6576 
WTRc_limit = 5397 
RTWc_limit = 15468 
CCDLc_limit = 15792 
rwq = 0 
CCDLc_limit_alone = 15038 
WTRc_limit_alone = 5101 
RTWc_limit_alone = 15010 

Commands details: 
total_CMD = 240150 
n_nop = 201553 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 14770 
n_act = 2422 
n_pre = 2406 
n_ref = 0 
n_req = 24445 
total_req = 35522 

Dual Bus Interface Util: 
issued_total_row = 4828 
issued_total_col = 35522 
Row_Bus_Util =  0.020104 
CoL_Bus_Util = 0.147916 
Either_Row_CoL_Bus_Util = 0.160720 
Issued_on_Two_Bus_Simul_Util = 0.007300 
issued_two_Eff = 0.045418 
queue_avg = 4.603773 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.60377
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240150 n_nop=201545 n_act=2435 n_pre=2419 n_ref_event=0 n_req=24444 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=14768 bw_util=0.1479
n_activity=81482 dram_eff=0.4359
bk0: 1280a 230673i bk1: 1280a 230419i bk2: 1280a 231605i bk3: 1280a 231339i bk4: 1280a 231105i bk5: 1280a 231080i bk6: 1280a 230970i bk7: 1280a 230266i bk8: 1304a 231113i bk9: 1304a 231533i bk10: 1344a 230017i bk11: 1344a 230655i bk12: 1328a 230769i bk13: 1328a 230034i bk14: 1280a 230962i bk15: 1280a 230991i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900385
Row_Buffer_Locality_read = 0.939379
Row_Buffer_Locality_write = 0.681203
Bank_Level_Parallism = 2.317143
Bank_Level_Parallism_Col = 2.033487
Bank_Level_Parallism_Ready = 1.273761
write_to_read_ratio_blp_rw_average = 0.486200
GrpLevelPara = 1.878290 

BW Util details:
bwutil = 0.147908 
total_CMD = 240150 
util_bw = 35520 
Wasted_Col = 30648 
Wasted_Row = 8628 
Idle = 165354 

BW Util Bottlenecks: 
RCDc_limit = 9602 
RCDWRc_limit = 6543 
WTRc_limit = 5435 
RTWc_limit = 16027 
CCDLc_limit = 16060 
rwq = 0 
CCDLc_limit_alone = 15253 
WTRc_limit_alone = 5159 
RTWc_limit_alone = 15496 

Commands details: 
total_CMD = 240150 
n_nop = 201545 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 14768 
n_act = 2435 
n_pre = 2419 
n_ref = 0 
n_req = 24444 
total_req = 35520 

Dual Bus Interface Util: 
issued_total_row = 4854 
issued_total_col = 35520 
Row_Bus_Util =  0.020212 
CoL_Bus_Util = 0.147908 
Either_Row_CoL_Bus_Util = 0.160754 
Issued_on_Two_Bus_Simul_Util = 0.007366 
issued_two_Eff = 0.045823 
queue_avg = 4.625863 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.62586
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240150 n_nop=201646 n_act=2364 n_pre=2348 n_ref_event=0 n_req=24442 n_rd=20749 n_rd_L2_A=0 n_write=0 n_wr_bk=14769 bw_util=0.1479
n_activity=80235 dram_eff=0.4427
bk0: 1280a 230987i bk1: 1280a 230595i bk2: 1280a 231758i bk3: 1280a 231116i bk4: 1280a 231269i bk5: 1280a 230635i bk6: 1280a 231325i bk7: 1280a 230946i bk8: 1304a 230643i bk9: 1304a 231369i bk10: 1344a 230490i bk11: 1344a 230357i bk12: 1328a 230762i bk13: 1325a 230207i bk14: 1280a 229886i bk15: 1280a 230535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903281
Row_Buffer_Locality_read = 0.941829
Row_Buffer_Locality_write = 0.686705
Bank_Level_Parallism = 2.352714
Bank_Level_Parallism_Col = 2.070917
Bank_Level_Parallism_Ready = 1.292612
write_to_read_ratio_blp_rw_average = 0.487632
GrpLevelPara = 1.904161 

BW Util details:
bwutil = 0.147899 
total_CMD = 240150 
util_bw = 35518 
Wasted_Col = 30350 
Wasted_Row = 8073 
Idle = 166209 

BW Util Bottlenecks: 
RCDc_limit = 9199 
RCDWRc_limit = 6428 
WTRc_limit = 6097 
RTWc_limit = 16781 
CCDLc_limit = 16378 
rwq = 0 
CCDLc_limit_alone = 15412 
WTRc_limit_alone = 5799 
RTWc_limit_alone = 16113 

Commands details: 
total_CMD = 240150 
n_nop = 201646 
Read = 20749 
Write = 0 
L2_Alloc = 0 
L2_WB = 14769 
n_act = 2364 
n_pre = 2348 
n_ref = 0 
n_req = 24442 
total_req = 35518 

Dual Bus Interface Util: 
issued_total_row = 4712 
issued_total_col = 35518 
Row_Bus_Util =  0.019621 
CoL_Bus_Util = 0.147899 
Either_Row_CoL_Bus_Util = 0.160333 
Issued_on_Two_Bus_Simul_Util = 0.007187 
issued_two_Eff = 0.044827 
queue_avg = 4.774495 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.7745
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240150 n_nop=201712 n_act=2382 n_pre=2366 n_ref_event=0 n_req=24436 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=14768 bw_util=0.1479
n_activity=80053 dram_eff=0.4436
bk0: 1280a 231292i bk1: 1280a 231033i bk2: 1280a 231275i bk3: 1280a 231068i bk4: 1280a 231461i bk5: 1280a 231580i bk6: 1280a 231524i bk7: 1280a 230686i bk8: 1304a 231176i bk9: 1304a 231104i bk10: 1344a 230429i bk11: 1344a 230399i bk12: 1328a 231096i bk13: 1320a 230587i bk14: 1280a 230778i bk15: 1280a 230642i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902521
Row_Buffer_Locality_read = 0.942586
Row_Buffer_Locality_write = 0.677411
Bank_Level_Parallism = 2.319123
Bank_Level_Parallism_Col = 2.034253
Bank_Level_Parallism_Ready = 1.290690
write_to_read_ratio_blp_rw_average = 0.480521
GrpLevelPara = 1.877368 

BW Util details:
bwutil = 0.147874 
total_CMD = 240150 
util_bw = 35512 
Wasted_Col = 29817 
Wasted_Row = 8279 
Idle = 166542 

BW Util Bottlenecks: 
RCDc_limit = 8857 
RCDWRc_limit = 6460 
WTRc_limit = 5860 
RTWc_limit = 14881 
CCDLc_limit = 15882 
rwq = 0 
CCDLc_limit_alone = 14992 
WTRc_limit_alone = 5515 
RTWc_limit_alone = 14336 

Commands details: 
total_CMD = 240150 
n_nop = 201712 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 14768 
n_act = 2382 
n_pre = 2366 
n_ref = 0 
n_req = 24436 
total_req = 35512 

Dual Bus Interface Util: 
issued_total_row = 4748 
issued_total_col = 35512 
Row_Bus_Util =  0.019771 
CoL_Bus_Util = 0.147874 
Either_Row_CoL_Bus_Util = 0.160058 
Issued_on_Two_Bus_Simul_Util = 0.007587 
issued_two_Eff = 0.047401 
queue_avg = 4.496011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.49601
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240150 n_nop=201706 n_act=2374 n_pre=2358 n_ref_event=0 n_req=24436 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=14768 bw_util=0.1479
n_activity=80160 dram_eff=0.443
bk0: 1280a 230785i bk1: 1280a 230878i bk2: 1280a 231577i bk3: 1280a 230968i bk4: 1280a 231557i bk5: 1280a 231310i bk6: 1280a 231184i bk7: 1280a 230819i bk8: 1304a 230765i bk9: 1304a 230814i bk10: 1344a 230813i bk11: 1344a 230383i bk12: 1328a 231264i bk13: 1320a 230449i bk14: 1280a 230739i bk15: 1280a 230348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902848
Row_Buffer_Locality_read = 0.942827
Row_Buffer_Locality_write = 0.678223
Bank_Level_Parallism = 2.332724
Bank_Level_Parallism_Col = 2.033348
Bank_Level_Parallism_Ready = 1.287114
write_to_read_ratio_blp_rw_average = 0.488743
GrpLevelPara = 1.877567 

BW Util details:
bwutil = 0.147874 
total_CMD = 240150 
util_bw = 35512 
Wasted_Col = 30320 
Wasted_Row = 7980 
Idle = 166338 

BW Util Bottlenecks: 
RCDc_limit = 8990 
RCDWRc_limit = 6572 
WTRc_limit = 5683 
RTWc_limit = 16095 
CCDLc_limit = 16126 
rwq = 0 
CCDLc_limit_alone = 15205 
WTRc_limit_alone = 5430 
RTWc_limit_alone = 15427 

Commands details: 
total_CMD = 240150 
n_nop = 201706 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 14768 
n_act = 2374 
n_pre = 2358 
n_ref = 0 
n_req = 24436 
total_req = 35512 

Dual Bus Interface Util: 
issued_total_row = 4732 
issued_total_col = 35512 
Row_Bus_Util =  0.019704 
CoL_Bus_Util = 0.147874 
Either_Row_CoL_Bus_Util = 0.160083 
Issued_on_Two_Bus_Simul_Util = 0.007495 
issued_two_Eff = 0.046821 
queue_avg = 4.574753 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.57475
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240150 n_nop=201776 n_act=2378 n_pre=2362 n_ref_event=0 n_req=24437 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=14771 bw_util=0.1479
n_activity=78893 dram_eff=0.4502
bk0: 1280a 230255i bk1: 1280a 230949i bk2: 1280a 231388i bk3: 1280a 230685i bk4: 1280a 230403i bk5: 1280a 230696i bk6: 1280a 230701i bk7: 1280a 230306i bk8: 1304a 230176i bk9: 1304a 230350i bk10: 1344a 229832i bk11: 1344a 230039i bk12: 1328a 230550i bk13: 1320a 229831i bk14: 1280a 230411i bk15: 1280a 230540i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902689
Row_Buffer_Locality_read = 0.945237
Row_Buffer_Locality_write = 0.663688
Bank_Level_Parallism = 2.479239
Bank_Level_Parallism_Col = 2.176349
Bank_Level_Parallism_Ready = 1.363255
write_to_read_ratio_blp_rw_average = 0.498491
GrpLevelPara = 1.922829 

BW Util details:
bwutil = 0.147887 
total_CMD = 240150 
util_bw = 35515 
Wasted_Col = 28967 
Wasted_Row = 8010 
Idle = 167658 

BW Util Bottlenecks: 
RCDc_limit = 8155 
RCDWRc_limit = 6651 
WTRc_limit = 5697 
RTWc_limit = 17487 
CCDLc_limit = 15916 
rwq = 0 
CCDLc_limit_alone = 14824 
WTRc_limit_alone = 5409 
RTWc_limit_alone = 16683 

Commands details: 
total_CMD = 240150 
n_nop = 201776 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 14771 
n_act = 2378 
n_pre = 2362 
n_ref = 0 
n_req = 24437 
total_req = 35515 

Dual Bus Interface Util: 
issued_total_row = 4740 
issued_total_col = 35515 
Row_Bus_Util =  0.019738 
CoL_Bus_Util = 0.147887 
Either_Row_CoL_Bus_Util = 0.159792 
Issued_on_Two_Bus_Simul_Util = 0.007833 
issued_two_Eff = 0.049018 
queue_avg = 4.321545 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.32154
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240150 n_nop=201806 n_act=2347 n_pre=2331 n_ref_event=0 n_req=24436 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=14768 bw_util=0.1479
n_activity=78674 dram_eff=0.4514
bk0: 1280a 230276i bk1: 1280a 230027i bk2: 1280a 231163i bk3: 1280a 230930i bk4: 1280a 230971i bk5: 1280a 231127i bk6: 1280a 230599i bk7: 1280a 230270i bk8: 1304a 230583i bk9: 1304a 230161i bk10: 1344a 229610i bk11: 1344a 229949i bk12: 1328a 229722i bk13: 1320a 228923i bk14: 1280a 230725i bk15: 1280a 230615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903953
Row_Buffer_Locality_read = 0.945526
Row_Buffer_Locality_write = 0.670368
Bank_Level_Parallism = 2.511053
Bank_Level_Parallism_Col = 2.229534
Bank_Level_Parallism_Ready = 1.399217
write_to_read_ratio_blp_rw_average = 0.493144
GrpLevelPara = 1.963445 

BW Util details:
bwutil = 0.147874 
total_CMD = 240150 
util_bw = 35512 
Wasted_Col = 28540 
Wasted_Row = 8103 
Idle = 167995 

BW Util Bottlenecks: 
RCDc_limit = 8236 
RCDWRc_limit = 6583 
WTRc_limit = 6062 
RTWc_limit = 17404 
CCDLc_limit = 15939 
rwq = 0 
CCDLc_limit_alone = 14585 
WTRc_limit_alone = 5566 
RTWc_limit_alone = 16546 

Commands details: 
total_CMD = 240150 
n_nop = 201806 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 14768 
n_act = 2347 
n_pre = 2331 
n_ref = 0 
n_req = 24436 
total_req = 35512 

Dual Bus Interface Util: 
issued_total_row = 4678 
issued_total_col = 35512 
Row_Bus_Util =  0.019479 
CoL_Bus_Util = 0.147874 
Either_Row_CoL_Bus_Util = 0.159667 
Issued_on_Two_Bus_Simul_Util = 0.007687 
issued_two_Eff = 0.048143 
queue_avg = 4.427137 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.42714
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240150 n_nop=201804 n_act=2353 n_pre=2337 n_ref_event=0 n_req=24434 n_rd=20741 n_rd_L2_A=0 n_write=0 n_wr_bk=14770 bw_util=0.1479
n_activity=77122 dram_eff=0.4605
bk0: 1280a 231195i bk1: 1280a 229907i bk2: 1280a 231039i bk3: 1280a 230425i bk4: 1280a 230257i bk5: 1280a 230776i bk6: 1280a 230852i bk7: 1280a 231439i bk8: 1304a 230745i bk9: 1304a 230490i bk10: 1341a 229511i bk11: 1344a 230230i bk12: 1328a 230695i bk13: 1320a 230224i bk14: 1280a 230977i bk15: 1280a 229955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903700
Row_Buffer_Locality_read = 0.944458
Row_Buffer_Locality_write = 0.674790
Bank_Level_Parallism = 2.506643
Bank_Level_Parallism_Col = 2.201001
Bank_Level_Parallism_Ready = 1.380023
write_to_read_ratio_blp_rw_average = 0.495603
GrpLevelPara = 1.973358 

BW Util details:
bwutil = 0.147870 
total_CMD = 240150 
util_bw = 35511 
Wasted_Col = 28229 
Wasted_Row = 7318 
Idle = 169092 

BW Util Bottlenecks: 
RCDc_limit = 8319 
RCDWRc_limit = 6446 
WTRc_limit = 5717 
RTWc_limit = 16963 
CCDLc_limit = 15505 
rwq = 0 
CCDLc_limit_alone = 14303 
WTRc_limit_alone = 5404 
RTWc_limit_alone = 16074 

Commands details: 
total_CMD = 240150 
n_nop = 201804 
Read = 20741 
Write = 0 
L2_Alloc = 0 
L2_WB = 14770 
n_act = 2353 
n_pre = 2337 
n_ref = 0 
n_req = 24434 
total_req = 35511 

Dual Bus Interface Util: 
issued_total_row = 4690 
issued_total_col = 35511 
Row_Bus_Util =  0.019529 
CoL_Bus_Util = 0.147870 
Either_Row_CoL_Bus_Util = 0.159675 
Issued_on_Two_Bus_Simul_Util = 0.007724 
issued_two_Eff = 0.048375 
queue_avg = 4.470585 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.47058
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240150 n_nop=201872 n_act=2274 n_pre=2258 n_ref_event=0 n_req=24436 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=14768 bw_util=0.1479
n_activity=78215 dram_eff=0.454
bk0: 1280a 230641i bk1: 1280a 230711i bk2: 1280a 231518i bk3: 1280a 229947i bk4: 1280a 230970i bk5: 1280a 231210i bk6: 1280a 230907i bk7: 1280a 230830i bk8: 1304a 230785i bk9: 1304a 230564i bk10: 1344a 230485i bk11: 1344a 230458i bk12: 1328a 229922i bk13: 1320a 230350i bk14: 1280a 230804i bk15: 1280a 230215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906941
Row_Buffer_Locality_read = 0.946876
Row_Buffer_Locality_write = 0.682557
Bank_Level_Parallism = 2.449306
Bank_Level_Parallism_Col = 2.173579
Bank_Level_Parallism_Ready = 1.333324
write_to_read_ratio_blp_rw_average = 0.498369
GrpLevelPara = 1.942313 

BW Util details:
bwutil = 0.147874 
total_CMD = 240150 
util_bw = 35512 
Wasted_Col = 28702 
Wasted_Row = 7855 
Idle = 168081 

BW Util Bottlenecks: 
RCDc_limit = 8262 
RCDWRc_limit = 6302 
WTRc_limit = 5145 
RTWc_limit = 17995 
CCDLc_limit = 15442 
rwq = 0 
CCDLc_limit_alone = 14373 
WTRc_limit_alone = 4806 
RTWc_limit_alone = 17265 

Commands details: 
total_CMD = 240150 
n_nop = 201872 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 14768 
n_act = 2274 
n_pre = 2258 
n_ref = 0 
n_req = 24436 
total_req = 35512 

Dual Bus Interface Util: 
issued_total_row = 4532 
issued_total_col = 35512 
Row_Bus_Util =  0.018872 
CoL_Bus_Util = 0.147874 
Either_Row_CoL_Bus_Util = 0.159392 
Issued_on_Two_Bus_Simul_Util = 0.007354 
issued_two_Eff = 0.046136 
queue_avg = 4.568341 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.56834
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240150 n_nop=201835 n_act=2310 n_pre=2294 n_ref_event=0 n_req=24437 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=14769 bw_util=0.1479
n_activity=78302 dram_eff=0.4535
bk0: 1280a 231344i bk1: 1280a 230954i bk2: 1280a 231395i bk3: 1280a 230237i bk4: 1280a 230689i bk5: 1280a 230871i bk6: 1280a 230900i bk7: 1280a 230781i bk8: 1304a 230489i bk9: 1304a 230195i bk10: 1344a 230357i bk11: 1344a 230950i bk12: 1328a 230719i bk13: 1320a 230553i bk14: 1280a 230331i bk15: 1280a 230220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905471
Row_Buffer_Locality_read = 0.945912
Row_Buffer_Locality_write = 0.678310
Bank_Level_Parallism = 2.439509
Bank_Level_Parallism_Col = 2.159835
Bank_Level_Parallism_Ready = 1.347056
write_to_read_ratio_blp_rw_average = 0.493403
GrpLevelPara = 1.943386 

BW Util details:
bwutil = 0.147878 
total_CMD = 240150 
util_bw = 35513 
Wasted_Col = 28684 
Wasted_Row = 7888 
Idle = 168065 

BW Util Bottlenecks: 
RCDc_limit = 8332 
RCDWRc_limit = 6446 
WTRc_limit = 5627 
RTWc_limit = 16765 
CCDLc_limit = 15427 
rwq = 0 
CCDLc_limit_alone = 14341 
WTRc_limit_alone = 5297 
RTWc_limit_alone = 16009 

Commands details: 
total_CMD = 240150 
n_nop = 201835 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 14769 
n_act = 2310 
n_pre = 2294 
n_ref = 0 
n_req = 24437 
total_req = 35513 

Dual Bus Interface Util: 
issued_total_row = 4604 
issued_total_col = 35513 
Row_Bus_Util =  0.019171 
CoL_Bus_Util = 0.147878 
Either_Row_CoL_Bus_Util = 0.159546 
Issued_on_Two_Bus_Simul_Util = 0.007504 
issued_two_Eff = 0.047031 
queue_avg = 4.567241 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.56724
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240150 n_nop=201816 n_act=2369 n_pre=2353 n_ref_event=0 n_req=24436 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=14768 bw_util=0.1479
n_activity=77477 dram_eff=0.4584
bk0: 1280a 231037i bk1: 1280a 231145i bk2: 1280a 231316i bk3: 1280a 230964i bk4: 1280a 230803i bk5: 1280a 231243i bk6: 1280a 231044i bk7: 1280a 230967i bk8: 1304a 230653i bk9: 1304a 230341i bk10: 1344a 229810i bk11: 1344a 230668i bk12: 1328a 231043i bk13: 1320a 230057i bk14: 1280a 230069i bk15: 1280a 230191i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903053
Row_Buffer_Locality_read = 0.945285
Row_Buffer_Locality_write = 0.665764
Bank_Level_Parallism = 2.460702
Bank_Level_Parallism_Col = 2.150826
Bank_Level_Parallism_Ready = 1.348136
write_to_read_ratio_blp_rw_average = 0.489019
GrpLevelPara = 1.932177 

BW Util details:
bwutil = 0.147874 
total_CMD = 240150 
util_bw = 35512 
Wasted_Col = 28286 
Wasted_Row = 7517 
Idle = 168835 

BW Util Bottlenecks: 
RCDc_limit = 8455 
RCDWRc_limit = 6641 
WTRc_limit = 5653 
RTWc_limit = 16409 
CCDLc_limit = 15035 
rwq = 0 
CCDLc_limit_alone = 14095 
WTRc_limit_alone = 5300 
RTWc_limit_alone = 15822 

Commands details: 
total_CMD = 240150 
n_nop = 201816 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 14768 
n_act = 2369 
n_pre = 2353 
n_ref = 0 
n_req = 24436 
total_req = 35512 

Dual Bus Interface Util: 
issued_total_row = 4722 
issued_total_col = 35512 
Row_Bus_Util =  0.019663 
CoL_Bus_Util = 0.147874 
Either_Row_CoL_Bus_Util = 0.159625 
Issued_on_Two_Bus_Simul_Util = 0.007912 
issued_two_Eff = 0.049564 
queue_avg = 4.309511 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.30951
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240150 n_nop=201693 n_act=2370 n_pre=2354 n_ref_event=0 n_req=24436 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=14768 bw_util=0.1479
n_activity=78305 dram_eff=0.4535
bk0: 1280a 230988i bk1: 1280a 230823i bk2: 1280a 231299i bk3: 1280a 230825i bk4: 1280a 231621i bk5: 1280a 231094i bk6: 1280a 231258i bk7: 1280a 230779i bk8: 1304a 230594i bk9: 1304a 230457i bk10: 1344a 229863i bk11: 1344a 230086i bk12: 1328a 230620i bk13: 1320a 229933i bk14: 1280a 229421i bk15: 1280a 230430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903012
Row_Buffer_Locality_read = 0.945189
Row_Buffer_Locality_write = 0.666035
Bank_Level_Parallism = 2.458958
Bank_Level_Parallism_Col = 2.157528
Bank_Level_Parallism_Ready = 1.363511
write_to_read_ratio_blp_rw_average = 0.493691
GrpLevelPara = 1.927432 

BW Util details:
bwutil = 0.147874 
total_CMD = 240150 
util_bw = 35512 
Wasted_Col = 28391 
Wasted_Row = 7975 
Idle = 168272 

BW Util Bottlenecks: 
RCDc_limit = 8445 
RCDWRc_limit = 6647 
WTRc_limit = 5452 
RTWc_limit = 16249 
CCDLc_limit = 15429 
rwq = 0 
CCDLc_limit_alone = 14356 
WTRc_limit_alone = 5145 
RTWc_limit_alone = 15483 

Commands details: 
total_CMD = 240150 
n_nop = 201693 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 14768 
n_act = 2370 
n_pre = 2354 
n_ref = 0 
n_req = 24436 
total_req = 35512 

Dual Bus Interface Util: 
issued_total_row = 4724 
issued_total_col = 35512 
Row_Bus_Util =  0.019671 
CoL_Bus_Util = 0.147874 
Either_Row_CoL_Bus_Util = 0.160137 
Issued_on_Two_Bus_Simul_Util = 0.007408 
issued_two_Eff = 0.046259 
queue_avg = 4.259975 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.25997

========= L2 cache stats =========
L2_cache_bank[0]: Access = 52480, Miss = 15120, Miss_rate = 0.288, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 52520, Miss = 15240, Miss_rate = 0.290, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 52520, Miss = 15384, Miss_rate = 0.293, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 52520, Miss = 14952, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 52520, Miss = 15624, Miss_rate = 0.297, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 52520, Miss = 14856, Miss_rate = 0.283, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 52520, Miss = 15880, Miss_rate = 0.302, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 52520, Miss = 15416, Miss_rate = 0.294, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 52520, Miss = 15128, Miss_rate = 0.288, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 52520, Miss = 14904, Miss_rate = 0.284, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 52520, Miss = 15000, Miss_rate = 0.286, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 52520, Miss = 14936, Miss_rate = 0.284, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 52520, Miss = 15656, Miss_rate = 0.298, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 52520, Miss = 15096, Miss_rate = 0.287, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 52520, Miss = 15672, Miss_rate = 0.298, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 52520, Miss = 15032, Miss_rate = 0.286, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 52520, Miss = 15608, Miss_rate = 0.297, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 52520, Miss = 15192, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 52520, Miss = 15336, Miss_rate = 0.292, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 52520, Miss = 14616, Miss_rate = 0.278, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 52520, Miss = 15496, Miss_rate = 0.295, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 52520, Miss = 14360, Miss_rate = 0.273, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 52520, Miss = 15752, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 52520, Miss = 14792, Miss_rate = 0.282, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 52520, Miss = 15176, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 52520, Miss = 14712, Miss_rate = 0.280, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 52520, Miss = 15224, Miss_rate = 0.290, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 52520, Miss = 14568, Miss_rate = 0.277, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 52520, Miss = 15416, Miss_rate = 0.294, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 52520, Miss = 14888, Miss_rate = 0.283, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 52520, Miss = 15320, Miss_rate = 0.292, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 52520, Miss = 15064, Miss_rate = 0.287, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 52520, Miss = 15320, Miss_rate = 0.292, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 52520, Miss = 15096, Miss_rate = 0.287, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 52520, Miss = 15016, Miss_rate = 0.286, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 52520, Miss = 15016, Miss_rate = 0.286, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 52520, Miss = 15176, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 52520, Miss = 14904, Miss_rate = 0.284, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 52520, Miss = 15320, Miss_rate = 0.292, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 52520, Miss = 15320, Miss_rate = 0.292, Pending_hits = 0, Reservation_fails = 10
L2_cache_bank[40]: Access = 52520, Miss = 14936, Miss_rate = 0.284, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 52520, Miss = 14984, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 52520, Miss = 14968, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 52520, Miss = 14824, Miss_rate = 0.282, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 52520, Miss = 15016, Miss_rate = 0.286, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 52505, Miss = 15157, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 52520, Miss = 15192, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 52544, Miss = 15152, Miss_rate = 0.288, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 52520, Miss = 15352, Miss_rate = 0.292, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 52544, Miss = 15120, Miss_rate = 0.288, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 52520, Miss = 14824, Miss_rate = 0.282, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 52544, Miss = 14480, Miss_rate = 0.276, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 52520, Miss = 15016, Miss_rate = 0.286, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 52544, Miss = 14672, Miss_rate = 0.279, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 52505, Miss = 15397, Miss_rate = 0.293, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 52544, Miss = 15040, Miss_rate = 0.286, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 52520, Miss = 14936, Miss_rate = 0.284, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 52544, Miss = 14528, Miss_rate = 0.276, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 52520, Miss = 14696, Miss_rate = 0.280, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 52544, Miss = 14496, Miss_rate = 0.276, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 52520, Miss = 15128, Miss_rate = 0.288, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 52544, Miss = 15008, Miss_rate = 0.286, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 52520, Miss = 15336, Miss_rate = 0.292, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 52512, Miss = 15040, Miss_rate = 0.286, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3361394
L2_total_cache_misses = 965882
L2_total_cache_miss_rate = 0.2873
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 10
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 165996
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 497982
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2395512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17587
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 284317
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 663978
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2697416
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 10
L2_cache_data_port_util = 0.120
L2_cache_fill_port_util = 0.032

icnt_total_pkts_mem_to_simt=3361394
icnt_total_pkts_simt_to_mem=3361394
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3361394
Req_Network_cycles = 319823
Req_Network_injected_packets_per_cycle =      10.5102 
Req_Network_conflicts_per_cycle =       8.3588
Req_Network_conflicts_per_cycle_util =      12.4773
Req_Bank_Level_Parallism =      15.6887
Req_Network_in_buffer_full_per_cycle =       2.8318
Req_Network_in_buffer_avg_util =      45.0966
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1752

Reply_Network_injected_packets_num = 3361394
Reply_Network_cycles = 319823
Reply_Network_injected_packets_per_cycle =       10.5102
Reply_Network_conflicts_per_cycle =        7.4751
Reply_Network_conflicts_per_cycle_util =      11.1379
Reply_Bank_Level_Parallism =      15.6602
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.1198
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1314
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 55 min, 57 sec (3357 sec)
gpgpu_simulation_rate = 286388 (inst/sec)
gpgpu_simulation_rate = 95 (cycle/sec)
gpgpu_silicon_slowdown = 11915789x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcee596ac..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcee596a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcee596a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcee59698..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcee59690..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcee59688..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcee59740..

GPGPU-Sim PTX: cudaLaunch for 0x0x40a3f5 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z14splitRearrangeiiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z14splitRearrangeiiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14splitRearrangeiiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14splitRearrangeiiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14splitRearrangeiiPjS_S_S_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14splitRearrangeiiPjS_S_S_S_'...
GPGPU-Sim PTX: reconvergence points for _Z14splitRearrangeiiPjS_S_S_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x14ad0 (mri-gridding.4.sm_70.ptx:10565) @%p1 bra BB29_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14b20 (mri-gridding.4.sm_70.ptx:10578) mov.u32 %r93, -1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x14b48 (mri-gridding.4.sm_70.ptx:10583) @%p2 bra BB29_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14b88 (mri-gridding.4.sm_70.ptx:10594) add.s32 %r60, %r39, 1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x14c98 (mri-gridding.4.sm_70.ptx:10628) @%p3 bra BB29_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14ce8 (mri-gridding.4.sm_70.ptx:10643) cvta.to.global.u64 %rd1, %rd6;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x14cc0 (mri-gridding.4.sm_70.ptx:10635) @%p4 bra BB29_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14ce8 (mri-gridding.4.sm_70.ptx:10643) cvta.to.global.u64 %rd1, %rd6;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x14ce0 (mri-gridding.4.sm_70.ptx:10640) @%p5 bra BB29_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14ce8 (mri-gridding.4.sm_70.ptx:10643) cvta.to.global.u64 %rd1, %rd6;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x14d40 (mri-gridding.4.sm_70.ptx:10654) @%p2 bra BB29_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14de8 (mri-gridding.4.sm_70.ptx:10678) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14splitRearrangeiiPjS_S_S_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14splitRearrangeiiPjS_S_S_S_'.
GPGPU-Sim PTX: pushing kernel '_Z14splitRearrangeiiPjS_S_S_S_' to stream 0, gridDim= (2594,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z14splitRearrangeiiPjS_S_S_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 659423
gpu_sim_insn = 2769680066
gpu_ipc =    4200.1572
gpu_tot_sim_cycle = 979246
gpu_tot_sim_insn = 3731086776
gpu_tot_ipc =    3810.1631
gpu_tot_issued_cta = 5188
gpu_occupancy = 51.7611% 
gpu_tot_occupancy = 54.3796% 
max_total_param_size = 0
gpu_stall_dramfull = 693973
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.1895
partiton_level_parallism_total  =       6.9272
partiton_level_parallism_util =       5.7548
partiton_level_parallism_util_total  =       8.3859
L2_BW  =     187.9848 GB/Sec
L2_BW_total  =     250.9325 GB/Sec
gpu_total_sim_rate=311364
############## bottleneck_stats #############
cycles: core 659423, icnt 659423, l2 659423, dram 495150
gpu_ipc	4200.157
gpu_tot_issued_cta = 5188, average cycles = 127
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 669178 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 49152 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.516	80
L1D data util	0.259	80	0.266	36
L1D tag util	0.078	80	0.082	29
L2 data util	0.064	64	0.064	59
L2 tag util	0.084	64	0.153	11
n_l2_access	 3560758
icnt s2m util	0.000	0	0.000	11	flits per packet: -nan
icnt m2s util	0.000	0	0.000	11	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.055	32	0.055	5

latency_l1_hit:	80, num_l1_reqs:	4
L1 hit latency:	20
latency_l2_hit:	36758927, num_l2_reqs:	26693
L2 hit latency:	1377
latency_dram:	1744214183, num_dram_reqs:	3395389
DRAM latency:	513

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.875
smem size	0.339
thread slot	1.000
TB slot    	0.250
L1I tag util	1.144	80	1.164	3

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.234	80	0.238	3
sp pipe util	0.000	0	0.000	3
sfu pipe util	0.000	0	0.000	3
ldst mem cycle	0.000	0	0.000	3

smem port	0.828	80

n_reg_bank	16
reg port	0.228	16	0.595	12
L1D tag util	0.078	80	0.082	29
L1D fill util	0.013	80	0.014	3
n_l1d_mshr	4096
L1D mshr util	0.005	80
n_l1d_missq	16
L1D missq util	0.018	80
L1D hit rate	0.000
L1D miss rate	0.833
L1D rsfail rate	0.167
L2 tag util	0.084	64	0.153	11
L2 fill util	0.016	64	0.016	2
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.026	64	0.028	21
L2 missq util	0.001	64	0.001	53
L2 hit rate	0.007
L2 miss rate	0.954
L2 rsfail rate	0.039

dram activity	0.099	32	0.114	26

load trans eff	0.243
load trans sz	32.000
load_useful_bytes 5477840, load_transaction_bytes 22575424, icnt_m2s_bytes 0
n_gmem_load_insns 44094, n_gmem_load_accesses 705482
n_smem_access_insn 11975056, n_smem_accesses 43657936

tmp_counter/12	0.084

run 0.118, fetch 0.005, sync 0.042, control 0.013, data 0.820, struct 0.003
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 83648, Miss = 75456, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 19740
	L1D_cache_core[1]: Access = 85104, Miss = 76656, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 18915
	L1D_cache_core[2]: Access = 83792, Miss = 75600, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 19045
	L1D_cache_core[3]: Access = 86240, Miss = 77792, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 18803
	L1D_cache_core[4]: Access = 84800, Miss = 76352, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 18742
	L1D_cache_core[5]: Access = 84960, Miss = 76512, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 18858
	L1D_cache_core[6]: Access = 85056, Miss = 76608, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 20753
	L1D_cache_core[7]: Access = 86256, Miss = 77808, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 17604
	L1D_cache_core[8]: Access = 85152, Miss = 76704, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 20146
	L1D_cache_core[9]: Access = 85136, Miss = 76688, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 19799
	L1D_cache_core[10]: Access = 86240, Miss = 77792, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 19814
	L1D_cache_core[11]: Access = 84944, Miss = 76752, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 17298
	L1D_cache_core[12]: Access = 85120, Miss = 76672, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 18677
	L1D_cache_core[13]: Access = 86288, Miss = 77840, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 17294
	L1D_cache_core[14]: Access = 83824, Miss = 75632, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 19951
	L1D_cache_core[15]: Access = 84912, Miss = 76716, Miss_rate = 0.903, Pending_hits = 0, Reservation_fails = 16847
	L1D_cache_core[16]: Access = 84928, Miss = 76480, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 20844
	L1D_cache_core[17]: Access = 83744, Miss = 75552, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 19688
	L1D_cache_core[18]: Access = 83616, Miss = 75424, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 21030
	L1D_cache_core[19]: Access = 85794, Miss = 77432, Miss_rate = 0.903, Pending_hits = 0, Reservation_fails = 17652
	L1D_cache_core[20]: Access = 85040, Miss = 76848, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 18848
	L1D_cache_core[21]: Access = 83616, Miss = 75424, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 20093
	L1D_cache_core[22]: Access = 83712, Miss = 75520, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 18657
	L1D_cache_core[23]: Access = 84752, Miss = 76304, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 19894
	L1D_cache_core[24]: Access = 83616, Miss = 75424, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 19004
	L1D_cache_core[25]: Access = 84928, Miss = 76480, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 20713
	L1D_cache_core[26]: Access = 84992, Miss = 76800, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 16050
	L1D_cache_core[27]: Access = 85104, Miss = 76656, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 19595
	L1D_cache_core[28]: Access = 84912, Miss = 76720, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 16361
	L1D_cache_core[29]: Access = 83728, Miss = 75536, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 22871
	L1D_cache_core[30]: Access = 84864, Miss = 76416, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 21001
	L1D_cache_core[31]: Access = 83840, Miss = 75648, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 20652
	L1D_cache_core[32]: Access = 84896, Miss = 76448, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 21077
	L1D_cache_core[33]: Access = 84976, Miss = 76528, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 20388
	L1D_cache_core[34]: Access = 84832, Miss = 76384, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 21321
	L1D_cache_core[35]: Access = 83712, Miss = 75520, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 20853
	L1D_cache_core[36]: Access = 85248, Miss = 77056, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 18850
	L1D_cache_core[37]: Access = 84800, Miss = 76352, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 22411
	L1D_cache_core[38]: Access = 84944, Miss = 76752, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 15717
	L1D_cache_core[39]: Access = 85008, Miss = 76560, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 20825
	L1D_cache_core[40]: Access = 85008, Miss = 76560, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 19575
	L1D_cache_core[41]: Access = 83632, Miss = 75440, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 23294
	L1D_cache_core[42]: Access = 85008, Miss = 76816, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 21239
	L1D_cache_core[43]: Access = 86384, Miss = 77936, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 20621
	L1D_cache_core[44]: Access = 84976, Miss = 76784, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 19928
	L1D_cache_core[45]: Access = 83760, Miss = 75568, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 21118
	L1D_cache_core[46]: Access = 83904, Miss = 75712, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 20859
	L1D_cache_core[47]: Access = 84960, Miss = 76768, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 18342
	L1D_cache_core[48]: Access = 83712, Miss = 75520, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 19641
	L1D_cache_core[49]: Access = 85120, Miss = 76672, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 21210
	L1D_cache_core[50]: Access = 85040, Miss = 76848, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 19940
	L1D_cache_core[51]: Access = 84944, Miss = 76752, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 17706
	L1D_cache_core[52]: Access = 84614, Miss = 76422, Miss_rate = 0.903, Pending_hits = 0, Reservation_fails = 20673
	L1D_cache_core[53]: Access = 83696, Miss = 75504, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 20624
	L1D_cache_core[54]: Access = 84864, Miss = 76672, Miss_rate = 0.903, Pending_hits = 0, Reservation_fails = 19902
	L1D_cache_core[55]: Access = 84976, Miss = 76784, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 20369
	L1D_cache_core[56]: Access = 85072, Miss = 76880, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 18415
	L1D_cache_core[57]: Access = 86176, Miss = 77728, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 20334
	L1D_cache_core[58]: Access = 83552, Miss = 75360, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 20974
	L1D_cache_core[59]: Access = 84864, Miss = 76672, Miss_rate = 0.903, Pending_hits = 0, Reservation_fails = 16240
	L1D_cache_core[60]: Access = 86208, Miss = 77760, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 18304
	L1D_cache_core[61]: Access = 83840, Miss = 75648, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 20802
	L1D_cache_core[62]: Access = 86352, Miss = 77904, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 20078
	L1D_cache_core[63]: Access = 86448, Miss = 78000, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 19977
	L1D_cache_core[64]: Access = 84976, Miss = 76784, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 18440
	L1D_cache_core[65]: Access = 85024, Miss = 76576, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 20854
	L1D_cache_core[66]: Access = 86176, Miss = 77728, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 19335
	L1D_cache_core[67]: Access = 84960, Miss = 76768, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 19373
	L1D_cache_core[68]: Access = 85088, Miss = 76896, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 18200
	L1D_cache_core[69]: Access = 83664, Miss = 75472, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 20384
	L1D_cache_core[70]: Access = 85056, Miss = 76608, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 20318
	L1D_cache_core[71]: Access = 85104, Miss = 76912, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 20730
	L1D_cache_core[72]: Access = 83792, Miss = 75600, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 20382
	L1D_cache_core[73]: Access = 83792, Miss = 75600, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 20870
	L1D_cache_core[74]: Access = 83792, Miss = 75600, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 21262
	L1D_cache_core[75]: Access = 83712, Miss = 75520, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 20691
	L1D_cache_core[76]: Access = 86272, Miss = 77824, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 19737
	L1D_cache_core[77]: Access = 85104, Miss = 76912, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 20823
	L1D_cache_core[78]: Access = 83696, Miss = 75504, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 20234
	L1D_cache_core[79]: Access = 85088, Miss = 76640, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 20467
	L1D_total_cache_accesses = 6783480
	L1D_total_cache_misses = 6119498
	L1D_total_cache_miss_rate = 0.9021
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1578946
	L1D_cache_data_port_util = 0.009
	L1D_cache_fill_port_util = 0.018
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1369411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1568506
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 45
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 663978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4750042
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 10440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1369460
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5414020

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1568506
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 10440
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
24501, 21121, 24441, 29049, 32369, 36977, 41585, 46193, 24501, 21121, 24441, 29049, 32369, 36977, 41585, 46193, 21698, 19454, 22958, 27566, 31070, 35678, 40286, 44894, 21698, 19454, 22958, 27566, 31070, 35678, 40286, 44894, 21698, 19454, 22958, 27566, 31070, 35678, 40286, 44894, 4880, 9452, 14060, 18668, 23276, 27884, 32492, 37100, 4880, 9452, 14060, 18668, 23276, 27884, 32492, 37100, 4880, 9452, 14060, 18668, 23276, 27884, 32492, 37100, 
gpgpu_n_tot_thrd_icount = 4530572544
gpgpu_n_tot_w_icount = 141580392
gpgpu_n_stall_shd_mem = 54444380
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1369456
gpgpu_n_mem_write_global = 5414020
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2697416
gpgpu_n_store_insn = 10665152
gpgpu_n_shmem_insn = 456226378
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7968768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 46541312
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7903068
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:78954400	W0_Idle:12343364	W0_Scoreboard:71878976	W1:1286624	W2:1224368	W3:747072	W4:1224368	W5:747072	W6:747072	W7:747072	W8:1224368	W9:747072	W10:752073	W11:747072	W12:747072	W13:747072	W14:747072	W15:747072	W16:1268466	W17:747072	W18:747072	W19:747072	W20:747072	W21:747072	W22:747072	W23:747072	W24:747072	W25:747072	W26:747072	W27:747072	W28:747072	W29:747072	W30:747072	W31:747072	W32:115923325
single_issue_nums: WS0:28899754	WS1:31905408	WS2:37399327	WS3:43375903	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10955648 {8:1369456,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 216560800 {40:5414020,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 54778240 {40:1369456,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 43312160 {8:5414020,}
maxmflatency = 13211 
max_icnt2mem_latency = 11889 
maxmrqlatency = 1113 
max_icnt2sh_latency = 535 
averagemflatency = 561 
avg_icnt2mem_latency = 319 
avg_mrq_latency = 57 
avg_icnt2sh_latency = 8 
mrq_lat_table:179717 	175037 	190926 	138639 	97638 	332104 	187040 	123581 	68997 	6783 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3018647 	2490719 	923927 	104027 	52556 	144117 	49483 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	2220852 	1279162 	1035868 	853369 	734103 	391067 	48979 	62973 	129676 	27427 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4800025 	735208 	496557 	356260 	211221 	114334 	59434 	10413 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1043 	520 	100 	6 	10 	44 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    107565    106489    107119    106218    108164    107968    105265     75157    112106    110870    111498    110714    113755    113331    110619    120711 
dram[1]:    104208    105647    104561    104060     99762    101778    103475     57328    106202    108378    108940    111092    103944    111810    113054     87494 
dram[2]:    104543    105753    104522    104665    100098    106238    103437     59765    106621    108622    109050    110146    109343    112494    107208    109456 
dram[3]:    105989    106128    106930    106333    108469    107810     89839     59354    109007    109654    110326    109723    114162    113564    112143    105899 
dram[4]:    106666    107717    107340    106360    108331    108073     89831     65354    109002    110796    110707    110641    114383    113515    112080    111290 
dram[5]:    107014    106980    107495    105643    108632    107617     74644     64310    109170    109535    110982    109602    111632    112673    107212    113748 
dram[6]:    106412    107506    106587    106214    108001    108424    110447     81366    108957    109475    111618    110475    111835    113321    111337    121111 
dram[7]:    106492    107843    106708    106043    108018    108297    110942     81774    109106    110274    111647    110581    112556    113054    114275    106170 
dram[8]:    106367    108698    106653    106785    108121    109229    110393     97106    108859    111626    111217    111371    113524    114018    120987    110423 
dram[9]:    106005    107307    106525    108570    108554    107124    109519     96935    108904    111709    111551    112228    113714    108404    107786    113942 
dram[10]:    106082    106493    107243    106940    108816    108174    109949    107486    109443    111601    111882    111457    113902    110142    109453    120660 
dram[11]:    105882    106739    106833    107142    108375    108907    108984    105905    108839    110500    111138    110619    113360    113361    107434    107416 
dram[12]:    103557    103077    105836    103303    104195    105298    106162    103899    108616    106770    108246    107582    111850    110395    107484    108853 
dram[13]:    103570    103153    105867    103299    104118    105282    106317    103675    108618    106730    108230    107504    111726    107507    109879    104149 
dram[14]:    106438    106379    108820    106170    108046    108301    109563    107656    109937    109117    112487    111177    114465    112073    116865    108391 
dram[15]:    107652    106795    107214    106195    107002    108442    110001    107869    109895    109252    112701    111408    113328    112335    121271    111634 
dram[16]:    107074    106514    108441    106327    107509    106424    108997    108229    109300    109795    112273    111141    114280    114287    120956    114954 
dram[17]:    103574    104008    103730    103827    103459    105298    105107    103870    106095    106684    107899    108996    110085    111355    108425    105917 
dram[18]:    103699    105287    104062    106402    103559    106028    105465    106793    106535    107207    108047    109541    104040    112563    111707    107965 
dram[19]:    106344    106796    107390    106557    106196    106684    108486    108816    110779    109949    110940    113124    112328    114521    108887    110764 
dram[20]:    106079    107081    106754    106209    105947    106946    107503    110061    109371    109849    110460    112383    113369    114694    110580    108070 
dram[21]:    106375    107428    106969    106379    106246    108673    107704    109833    109435    109106    111177    112908    114158    114793    110589    110442 
dram[22]:    106318    107114    107064    106611    106273    108611    108056    109842    109808    110074    110896    114714    114109    114315    107538    110231 
dram[23]:    106926    107236    107552    106381    106741    107023    109718    109766    110059    109969    111572    114546    114642    113801    110855    110678 
dram[24]:    106654    106612    106804    105921    105853    106468    108764    109630    109185    109364    110466    114222    113846    113617    109671    106802 
dram[25]:    106402    107382    107353    106978    106299    108591    109140    110751    109203    110747    110771    114302    114171    114119    110417    110203 
dram[26]:    105535    107557    106745    107641    105377    109558    106836    111177    108455    111735    109797    115063    113212    107775    108284    111780 
dram[27]:    106278    106663    107042    106516    106039    108572    104633    110055    109857    109699    110358    112694    114223    110132    111079    110127 
dram[28]:     97626     99515    103637    105421    103325    106401    105745    106306    106525    106611    107020    111330    108155    110704    103444    101310 
dram[29]:    103129     99687    103533    105587    103535    106607    105943    106215    106671    106882    107327    111005    108202    111274    105774    107065 
dram[30]:    106307    106439    106126    107353    106291    106720    108590    108410    111245    108950    110675    112055    112321    113933    111791    106304 
dram[31]:    106397    106961    106211    107605    106759    107227    108594    108600    111225    109993    110954    112287    113451    113469    115510    108214 
average row accesses per activate:
dram[0]: 13.980582 13.584906 14.257425 13.913043 13.913043 13.913043 14.400000 13.714286 13.952153 14.312195 13.871560 13.500000 12.800000 12.327868 12.231405 11.384615 
dram[1]: 14.619289 13.846154 14.048780 14.328359 14.769231 14.328359 14.769231 14.545455 13.156951 14.038278 12.652719 13.683258 13.549549 12.585774 11.262358 11.297709 
dram[2]: 13.980582 13.271890 13.779904 13.211009 14.257425 13.584906 14.257425 14.472362 12.538462 12.756522 12.705882 13.263158 13.135371 12.533334 11.212121 11.169811 
dram[3]: 12.255320 13.714286 12.631579 12.467532 12.687224 13.211009 12.800000 11.950208 12.379746 11.551181 12.495868 12.193548 11.569231 11.658915 10.242214 10.616488 
dram[4]: 13.846154 12.857142 13.846154 12.972973 13.846154 13.714286 13.584906 12.521739 14.105769 13.774648 13.147826 12.342857 12.327868 12.178138 12.081633 11.935484 
dram[5]: 14.048780 13.150685 13.846154 12.800000 13.649289 13.031674 13.333333 12.203390 13.397261 13.839622 12.813560 11.630769 13.309734 11.223881 11.707510 11.340996 
dram[6]: 13.714286 13.584906 13.779904 13.521127 14.187192 13.395349 13.521127 13.649289 13.098214 14.524753 12.444445 13.205240 12.533334 13.021645 12.813853 11.212121 
dram[7]: 13.521127 13.714286 13.980582 13.649289 13.649289 13.521127 13.649289 13.271890 13.336364 13.839622 12.547718 13.500000 12.227642 12.909871 11.297709 11.086143 
dram[8]: 13.090909 13.913043 14.328359 14.545455 13.913043 13.980582 13.913043 13.457944 13.098214 14.242719 12.813560 13.440000 11.850393 12.533334 11.472868 12.131147 
dram[9]: 12.576419 14.769231 13.649289 14.328359 13.649289 12.914798 13.271890 13.846154 11.975511 13.397261 13.090909 13.560538 12.854701 12.533334 11.254753 12.032520 
dram[10]: 11.707317 13.031674 12.467532 12.100841 12.255320 11.520000 12.360515 11.851851 10.826569 11.284616 11.905512 12.096000 11.437263 10.666667 10.496454 10.654676 
dram[11]: 11.851851 12.743362 12.050209 12.687224 11.707317 12.255320 12.413794 12.307693 11.551181 11.241380 11.675675 11.812500 11.265918 11.099631 10.724638 10.277778 
dram[12]: 12.857142 12.914798 14.117647 14.117647 13.211009 13.271890 12.800000 14.257425 12.646552 11.926829 12.868085 13.090909 12.227642 11.018315 11.943548 10.647482 
dram[13]: 13.714286 14.328359 14.257425 14.257425 13.913043 14.619289 13.090909 13.846154 13.971429 13.040000 12.978540 13.871560 13.549549 12.429752 11.562500 12.032520 
dram[14]: 13.457944 14.693877 14.769231 15.238095 14.048780 14.117647 13.913043 13.649289 14.524753 13.646512 13.090909 13.871560 13.798165 12.965517 11.840000 11.525291 
dram[15]: 13.090909 14.187192 15.078534 15.652174 14.187192 14.922279 13.714286 14.922279 13.583333 13.216216 13.147826 14.331754 12.638656 12.429752 11.653543 11.699605 
dram[16]: 13.090909 14.545455 15.000000 14.257425 13.779904 15.567568 13.846154 14.845361 13.905213 12.925110 12.923077 13.808219 12.909871 12.186234 12.282158 11.840000 
dram[17]: 13.846154 14.693877 15.078534 13.846154 14.472362 14.328359 14.117647 13.779904 13.458715 13.336364 12.923077 14.751220 13.251101 13.428572 12.925764 11.607843 
dram[18]: 13.649289 13.457944 13.090909 13.779904 13.779904 13.584906 13.714286 14.400000 12.925110 12.982301 12.813560 13.500000 13.192983 12.481328 11.753968 11.297709 
dram[19]: 11.900826 13.031674 12.307693 12.857142 12.360515 12.743362 12.413794 12.972973 12.327731 12.812227 12.292683 13.683258 12.745763 11.704280 10.962963 11.384615 
dram[20]: 13.457944 13.649289 14.328359 14.048780 13.980582 14.693877 13.031674 13.584906 13.710280 13.971429 12.759494 13.380531 12.533334 11.889328 11.746032 11.052238 
dram[21]: 13.090909 12.857142 14.048780 14.117647 14.117647 14.845361 12.743362 13.031674 13.397261 14.969388 12.047809 13.263158 12.691983 13.021645 11.517509 11.699605 
dram[22]: 14.400000 14.257425 15.000000 13.980582 13.584906 15.483871 14.328359 13.521127 13.520738 13.971429 13.440000 14.065116 13.549549 12.560670 11.135339 11.254753 
dram[23]: 13.779904 13.584906 14.619289 13.846154 13.271890 15.567568 14.048780 13.457944 13.216216 13.774648 13.380531 13.683258 13.610860 12.244898 12.131147 11.003717 
dram[24]: 13.779904 13.211009 15.078534 13.395349 13.150685 15.824176 14.545455 13.714286 13.458715 14.105769 12.705882 14.896552 12.638656 11.494253 12.131147 11.127820 
dram[25]: 12.631579 13.779904 13.980582 13.031674 12.307693 14.187192 13.714286 13.521127 12.225000 12.485106 12.923077 13.745455 12.854701 11.718750 10.281250 12.032520 
dram[26]: 11.520000 12.050209 12.100841 12.360515 11.250000 13.211009 11.383399 11.803279 10.786765 11.460938 11.117647 12.393442 11.613899 11.111111  9.308176 10.802919 
dram[27]: 12.151898 12.800000 12.576419 12.203390 12.000000 13.649289 12.100841 12.255320 12.123967 12.123967 12.120481 12.759494 11.704280 11.718750 10.533808 11.007435 
dram[28]: 13.395349 13.333333 13.211009 13.031674 13.649289 14.328359 13.395349 12.914798 13.156951 12.538462 13.440000 13.034483 12.378601 12.396694 12.384937 10.962963 
dram[29]: 13.649289 13.779904 15.078534 13.457944 13.271890 14.472362 13.714286 13.714286 13.276018 12.701299 13.808219 13.321586 12.638656 12.096774 12.653846 11.699605 
dram[30]: 13.649289 13.649289 14.187192 13.846154 13.211009 13.714286 14.400000 14.117647 13.336364 12.982301 13.745455 14.000000 13.861752 13.636364 11.384615 11.086143 
dram[31]: 13.333333 13.714286 13.980582 13.584906 14.922279 15.000000 14.545455 13.649289 13.216216 13.458715 12.923077 13.034483 12.700422 12.765958 10.647482 11.726191 
average row locality = 1500464/115947 = 12.940948
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2560      2560      2560      2560      2560      2560      2560      2560      2592      2608      2688      2688      2672      2672      2624      2624 
dram[1]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2625      2624 
dram[2]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[3]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2625 
dram[4]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[5]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2625      2624 
dram[6]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[7]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[8]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2673      2672      2624      2624 
dram[9]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[10]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2625 
dram[11]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[12]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2625      2624 
dram[13]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[14]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2625 
dram[15]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[16]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2673      2624      2624 
dram[17]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[18]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2625      2624 
dram[19]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[20]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2625 
dram[21]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[22]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2666      2625      2624 
dram[23]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[24]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[25]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[26]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[27]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2682      2688      2672      2664      2624      2624 
dram[28]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[29]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[30]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[31]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2673      2664      2624      2620 
total dram reads = 1333156
bank skew: 2688/2560 = 1.05
chip skew: 41665/41648 = 1.00
number of total write accesses:
dram[0]:      1280      1280      1280      1280      1280      1280      1280      1280      1296      1304      1344      1344      1344      1344      1344      1344 
dram[1]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1344      1344      1345      1344 
dram[2]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1344      1344      1344      1344 
dram[3]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1344      1344      1344      1345 
dram[4]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1344      1344      1344      1344 
dram[5]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1344      1344      1345      1344 
dram[6]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1344      1344      1344      1344 
dram[7]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1344      1344      1344      1344 
dram[8]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1345      1344      1344      1344 
dram[9]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1344      1344      1344      1344 
dram[10]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1344      1344      1344      1345 
dram[11]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1344      1344      1344      1344 
dram[12]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1344      1344      1345      1344 
dram[13]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1344      1344      1344      1344 
dram[14]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1344      1344      1344      1345 
dram[15]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1344      1344      1344      1344 
dram[16]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1344      1345      1344      1344 
dram[17]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1344      1344      1344      1344 
dram[18]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1344      1344      1345      1344 
dram[19]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1344      1344      1344      1344 
dram[20]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1344      1344      1344      1345 
dram[21]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1344      1344      1344      1344 
dram[22]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1344      1341      1345      1344 
dram[23]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1344      1344      1344      1344 
dram[24]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1344      1344      1344      1344 
dram[25]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1344      1344      1344      1344 
dram[26]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1344      1344      1344      1344 
dram[27]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1341      1344      1344      1344      1344      1344 
dram[28]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1344      1344      1344      1344 
dram[29]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1344      1344      1344      1344 
dram[30]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1344      1344      1344      1344 
dram[31]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1345      1344      1344      1340 
total dram writes = 669178
bank skew: 1345/1280 = 1.05
chip skew: 20913/20904 = 1.00
average mf latency per bank:
dram[0]:       6381      1656      1544      6412      1499      1533      1570      1593      1506      1544      1531      1505      1698      1549      1729      1945
dram[1]:       6668      1537      1436      6482      1425      1430      1484      1499      1409      1447      1495      1464      1548      1458      1633      1683
dram[2]:       6641      1520      1413      6085      1416      1429      1476      1476      1389      1441      1476      1439      1522      1444      1644      1672
dram[3]:       6311      1663      1514      6878      1501      1539      1577      1616      1509      1583      1516      1569      1603      1640      1796      1798
dram[4]:       6706      1752      1614      6690      1583      1626      1629      1665      1565      1659      1564      1633      1654      1714      1903      1872
dram[5]:       6302      1810      1565      6879      1571      1671      1611      1705      1549      1687      1545      1655      1598      1781      1761      1968
dram[6]:       6484      1660      1533      6426      1543      1567      1576      1596      1510      1570      1491      1518      1611      1690      1750      1838
dram[7]:       6133      1653      1532      6902      1543      1540      1602      1596      1521      1570      1489      1513      1624      1689      1791      1779
dram[8]:       6837      1589      1602      6508      1581      1481      1605      1521      1530      1503      1519      1449      1652      1590      1843      1667
dram[9]:       6635      1731      1685      7217      1623      1561      1681      1618      1593      1523      1557      1470      1670      1590      1990      1827
dram[10]:       6734      1770      1619      6921      1566      1600      1639      1677      1548      1580      1511      1508      1614      1539      1911      1853
dram[11]:       6382      1661      1614      2375      1583      1507      1622      1580      1532      1516      1546      1510      1672      1495      1859      1772
dram[12]:       6742      1616      1475      1526      1462      1489      1511      1537      1417      1469      1417      1517      1582      1586      1737      1785
dram[13]:       6437      1642      1488      1532      1454      1476      1513      1529      1420      1470      1413      1498      1576      1577      1778      1780
dram[14]:       7003      1691      1574      1584      1516      1508      1572      1598      1493      1492      1490      1532      1676      1571      1854      1785
dram[15]:       6675      1672      1560      1576      1527      1510      1580      1587      1497      1481      1482      1517      1684      1561      1867      1775
dram[16]:       2431      1654      1536      1570      1515      1496      1596      1600      1514      1489      1476      1542      1668      1549      1784      1794
dram[17]:       1503      1494      1469      1461      1433      1445      1491      1478      1461      1432      1505      1499      1573      1530      1643      1681
dram[18]:       1490      1465      1460      1438      1436      1423      1484      1473      1449      1416      1495      1459      1486      1522      1646      1682
dram[19]:       1565      1564      1505      1498      1506      1478      1551      1578      1540      1499      1521      1531      1546      1640      1791      1820
dram[20]:       1672      1719      1586      1602      1600      1593      1622      1641      1629      1589      1578      1602      1616      1719      1927      1819
dram[21]:       1657      1678      1568      1560      1605      1578      1615      1614      1626      1550      1542      1542      1578      1675      1902      1758
dram[22]:       1574      1567      1505      1500      1539      1512      1561      1589      1566      1461      1493      1497      1551      1672      1762      1774
dram[23]:       1544      1567      1487      1519      1522      1502      1544      1587      1522      1466      1470      1502      1518      1724      1727      1774
dram[24]:       1618      1574      1547      1516      1561      1502      1569      1571      1559      1476      1517      1512      1574      1727      1819      1759
dram[25]:       1687      1655      1612      1604      1566      1562      1600      1627      1568      1476      1513      1520      1556      1754      1933      1796
dram[26]:       1814      1579      1743      1531      1689      1475      1733      1556      1706      1421      1627      1435      1669      1615      2151      1688
dram[27]:       1648      1583      6546      1537      1597      1488      1568      1571      1558      1466      1546      1474      1572      1609      1935      1693
dram[28]:       1624      1572      6966      1528      1490      1435      1517      1508      1519      1448      1478      1411      1597      1673      1863      1723
dram[29]:       1631      1594      6914      1525      1462      1429      1501      1514      1503      1440      1442      1413      1572      1664      1804      1718
dram[30]:       1709      1726      6529      1616      1529      1549      1557      1608      1527      1553      1529      1588      1567      1792      1957      1878
dram[31]:       1684      1709      6785      1598      1550      1540      1569      1587      1537      1533      1514      1550      1543      1764      1924      1784
maximum mf latency per bank:
dram[0]:       9042      9776      9068     10007     10223     10362     10252     10155     10248     10248     10249     10181      8589     10921      8591     10162
dram[1]:       8689      7045      9918      9919     10244     10156     10265     10174     10322     10233     10258     10198      9175      9260      9517      9268
dram[2]:       7670      7153     10051     10052     10074     10078     10110     10154     10090     10092      9681      9721      9300      9427      9000      9857
dram[3]:      10173      9681     10501     11149     10200     11141     10230     10275     10232     10234      9544      9546      9226      9398      9470      9603
dram[4]:      10893     10646     11280     11370     10074     11535     10138     10143     10088     11237      9948      9891      9309      9949      9653     11258
dram[5]:      10303     11735     10636     12673     10248     12698     10268     11375     10254     12433      9984     11381      8860     11774      9319     12625
dram[6]:       9959     10003     10307     10233     10248     10254     10265     10309     10253     10255     10012      9972      8832     10294      8873     10366
dram[7]:      10060      9951     10239     10292      9693      9769     10018     10017     10078     10118     10043     10029      8725     10389      9197     10242
dram[8]:      10663      8589     10902      9378      9257      9264     10146      9409      9654      9581      9743      9490      8978      8857     10075      9458
dram[9]:      10443      9000     10436      9798     10062     10129     11394     10207     10088     10125      9848      9564     10282      8283     11640     10276
dram[10]:       9639      9700      9800     10187     10150     10131     11120     10150     10112     10422      9479      9594      9636      9034     10419     10930
dram[11]:       9924      8266      9905     10077     10183     10201     10167     10258     10178     10202      9641      9476      9298      7541      9758      9441
dram[12]:       9143     10329     10151     10198     10217     10289     10237     10543     10258     10800     10239     10175      9292      9441      8727      9491
dram[13]:       8376     10376      8972      9178     10248     10396     10265     10677     10270     11120     10282     10199      9263      9737      9513      8828
dram[14]:      10101      9032      9259      9466     10230     10201     10252     10217     10262     10295     10275     10243      8775      9271      9839      9083
dram[15]:      10357      9415      9617      9634     10225     10228     10242     10248     10258     10302     10263     10263     10309      8989      9570      9031
dram[16]:      10831      9458     10375      9720     10220     10135     10237     10152     10556     10259     10237     10488      9940      9371     10032      8973
dram[17]:       8492     10119     11694      9919     10282     10174     10494     10194     10253     10244     10252     10992      9051      9320     12061      9290
dram[18]:       9305      9591     11744     10052     10285     10078     10480     10154     10090     10092      9948     10757      9172     10251     11808      9269
dram[19]:       9723      9627     10178     10434     10200     10207     10230     10275     10232     10234      9544     10349      9055     10322      9999      9637
dram[20]:       9905     11033     11689     10511     10074     11637     10374     10608     10664     10601     10366     10400      9260     10361     11262      9994
dram[21]:      10655     10784     10890     10233     10248     11176     10268     10309     10742     10843     10193     10457      9453     10060     10445     11137
dram[22]:      10247      9105     10232     10233     10248     10254     10265     10309     10253     10255      9994      9879      8690      8839      9583     10305
dram[23]:       9332      9733     10449      9757      9680      9560     10014      9936     10100     10004     10021      9960      8628      9177      8856     10444
dram[24]:       9930      9915     11219      9235     10002     10635      9786     10010      9617      9487      9704      9727      9516      9961      9802     10709
dram[25]:       9255     10396     11374      9786     10006     10290     11064     10218     10205     10158     11216      9940      9045      9354     10630     10685
dram[26]:      11502      9289     13211      9890     11755     10114     12883     10135     12100     10140     12741      9446     10699      8224     12228     10488
dram[27]:       9738      9218      9902     10041     10121     10203     10135     10249     10174     10228      9716      9511     10972      9046     10252     10109
dram[28]:       8650      8801     11215     10207     10208     10254     10587     10328     11057     11731     12885     10255     10232      8934      9513      9378
dram[29]:       9055      8836     13171      9174     10199     10224     10470     10240     11388     10329     12880     10264      9953      8702     10172     10165
dram[30]:      10008     10576     10595      9311     10235     10224     10229     10645     10505     10308     10471     10260     10840     10684     10127      9077
dram[31]:       9697      9417      9992      9320     10263     10229     10237     10246     10256     10297     10257     10260     10568     10019      9649      9044
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=735300 n_nop=668936 n_act=3488 n_pre=3472 n_ref_event=0 n_req=46874 n_rd=41648 n_rd_L2_A=0 n_write=0 n_wr_bk=20904 bw_util=0.08507
n_activity=142842 dram_eff=0.4379
bk0: 2560a 718697i bk1: 2560a 718398i bk2: 2560a 718912i bk3: 2560a 718569i bk4: 2560a 718463i bk5: 2560a 718232i bk6: 2560a 720133i bk7: 2560a 718557i bk8: 2592a 720194i bk9: 2608a 719183i bk10: 2688a 717737i bk11: 2688a 717834i bk12: 2672a 718312i bk13: 2672a 717512i bk14: 2624a 717821i bk15: 2624a 715646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925588
Row_Buffer_Locality_read = 0.956156
Row_Buffer_Locality_write = 0.681975
Bank_Level_Parallism = 2.655597
Bank_Level_Parallism_Col = 2.391808
Bank_Level_Parallism_Ready = 1.510439
write_to_read_ratio_blp_rw_average = 0.376906
GrpLevelPara = 1.899373 

BW Util details:
bwutil = 0.085070 
total_CMD = 735300 
util_bw = 62552 
Wasted_Col = 45759 
Wasted_Row = 11238 
Idle = 615751 

BW Util Bottlenecks: 
RCDc_limit = 12565 
RCDWRc_limit = 7829 
WTRc_limit = 9756 
RTWc_limit = 23941 
CCDLc_limit = 30215 
rwq = 0 
CCDLc_limit_alone = 27860 
WTRc_limit_alone = 8698 
RTWc_limit_alone = 22644 

Commands details: 
total_CMD = 735300 
n_nop = 668936 
Read = 41648 
Write = 0 
L2_Alloc = 0 
L2_WB = 20904 
n_act = 3488 
n_pre = 3472 
n_ref = 0 
n_req = 46874 
total_req = 62552 

Dual Bus Interface Util: 
issued_total_row = 6960 
issued_total_col = 62552 
Row_Bus_Util =  0.009466 
CoL_Bus_Util = 0.085070 
Either_Row_CoL_Bus_Util = 0.090254 
Issued_on_Two_Bus_Simul_Util = 0.004281 
issued_two_Eff = 0.047435 
queue_avg = 2.616739 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.61674
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=735300 n_nop=668808 n_act=3478 n_pre=3462 n_ref_event=0 n_req=46894 n_rd=41665 n_rd_L2_A=0 n_write=0 n_wr_bk=20913 bw_util=0.08511
n_activity=143284 dram_eff=0.4367
bk0: 2560a 718135i bk1: 2560a 718217i bk2: 2560a 718477i bk3: 2560a 717198i bk4: 2560a 718708i bk5: 2560a 718894i bk6: 2560a 718913i bk7: 2560a 718058i bk8: 2608a 719217i bk9: 2608a 718499i bk10: 2688a 717806i bk11: 2688a 717015i bk12: 2672a 718391i bk13: 2672a 718205i bk14: 2625a 717039i bk15: 2624a 714887i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925833
Row_Buffer_Locality_read = 0.956342
Row_Buffer_Locality_write = 0.682731
Bank_Level_Parallism = 2.719304
Bank_Level_Parallism_Col = 2.475663
Bank_Level_Parallism_Ready = 1.535540
write_to_read_ratio_blp_rw_average = 0.382224
GrpLevelPara = 1.907458 

BW Util details:
bwutil = 0.085105 
total_CMD = 735300 
util_bw = 62578 
Wasted_Col = 45118 
Wasted_Row = 11465 
Idle = 616139 

BW Util Bottlenecks: 
RCDc_limit = 12795 
RCDWRc_limit = 7647 
WTRc_limit = 8760 
RTWc_limit = 25223 
CCDLc_limit = 28924 
rwq = 0 
CCDLc_limit_alone = 26374 
WTRc_limit_alone = 7821 
RTWc_limit_alone = 23612 

Commands details: 
total_CMD = 735300 
n_nop = 668808 
Read = 41665 
Write = 0 
L2_Alloc = 0 
L2_WB = 20913 
n_act = 3478 
n_pre = 3462 
n_ref = 0 
n_req = 46894 
total_req = 62578 

Dual Bus Interface Util: 
issued_total_row = 6940 
issued_total_col = 62578 
Row_Bus_Util =  0.009438 
CoL_Bus_Util = 0.085105 
Either_Row_CoL_Bus_Util = 0.090428 
Issued_on_Two_Bus_Simul_Util = 0.004115 
issued_two_Eff = 0.045509 
queue_avg = 2.477937 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.47794
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=735300 n_nop=668752 n_act=3593 n_pre=3577 n_ref_event=0 n_req=46892 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=20912 bw_util=0.0851
n_activity=142914 dram_eff=0.4379
bk0: 2560a 717874i bk1: 2560a 717336i bk2: 2560a 717726i bk3: 2560a 717316i bk4: 2560a 718915i bk5: 2560a 717813i bk6: 2560a 718804i bk7: 2560a 718122i bk8: 2608a 718379i bk9: 2608a 718005i bk10: 2688a 717614i bk11: 2688a 717496i bk12: 2672a 718703i bk13: 2672a 717610i bk14: 2624a 716929i bk15: 2624a 714474i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923377
Row_Buffer_Locality_read = 0.953101
Row_Buffer_Locality_write = 0.686496
Bank_Level_Parallism = 2.718785
Bank_Level_Parallism_Col = 2.471022
Bank_Level_Parallism_Ready = 1.529932
write_to_read_ratio_blp_rw_average = 0.377360
GrpLevelPara = 1.898703 

BW Util details:
bwutil = 0.085103 
total_CMD = 735300 
util_bw = 62576 
Wasted_Col = 46412 
Wasted_Row = 11866 
Idle = 614446 

BW Util Bottlenecks: 
RCDc_limit = 13886 
RCDWRc_limit = 7503 
WTRc_limit = 8437 
RTWc_limit = 26131 
CCDLc_limit = 29219 
rwq = 0 
CCDLc_limit_alone = 26717 
WTRc_limit_alone = 7591 
RTWc_limit_alone = 24475 

Commands details: 
total_CMD = 735300 
n_nop = 668752 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 20912 
n_act = 3593 
n_pre = 3577 
n_ref = 0 
n_req = 46892 
total_req = 62576 

Dual Bus Interface Util: 
issued_total_row = 7170 
issued_total_col = 62576 
Row_Bus_Util =  0.009751 
CoL_Bus_Util = 0.085103 
Either_Row_CoL_Bus_Util = 0.090505 
Issued_on_Two_Bus_Simul_Util = 0.004349 
issued_two_Eff = 0.048056 
queue_avg = 2.540349 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.54035
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=735300 n_nop=668279 n_act=3882 n_pre=3866 n_ref_event=0 n_req=46894 n_rd=41665 n_rd_L2_A=0 n_write=0 n_wr_bk=20913 bw_util=0.08511
n_activity=146506 dram_eff=0.4271
bk0: 2560a 716907i bk1: 2560a 717938i bk2: 2560a 717313i bk3: 2560a 717775i bk4: 2560a 717697i bk5: 2560a 718962i bk6: 2560a 718947i bk7: 2560a 718611i bk8: 2608a 717881i bk9: 2608a 718680i bk10: 2688a 718324i bk11: 2688a 717543i bk12: 2672a 716905i bk13: 2672a 717826i bk14: 2624a 716301i bk15: 2625a 715660i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917218
Row_Buffer_Locality_read = 0.947078
Row_Buffer_Locality_write = 0.679289
Bank_Level_Parallism = 2.640064
Bank_Level_Parallism_Col = 2.396650
Bank_Level_Parallism_Ready = 1.504171
write_to_read_ratio_blp_rw_average = 0.369145
GrpLevelPara = 1.923973 

BW Util details:
bwutil = 0.085105 
total_CMD = 735300 
util_bw = 62578 
Wasted_Col = 48280 
Wasted_Row = 13542 
Idle = 610900 

BW Util Bottlenecks: 
RCDc_limit = 16699 
RCDWRc_limit = 7744 
WTRc_limit = 8564 
RTWc_limit = 26814 
CCDLc_limit = 29198 
rwq = 0 
CCDLc_limit_alone = 26684 
WTRc_limit_alone = 7830 
RTWc_limit_alone = 25034 

Commands details: 
total_CMD = 735300 
n_nop = 668279 
Read = 41665 
Write = 0 
L2_Alloc = 0 
L2_WB = 20913 
n_act = 3882 
n_pre = 3866 
n_ref = 0 
n_req = 46894 
total_req = 62578 

Dual Bus Interface Util: 
issued_total_row = 7748 
issued_total_col = 62578 
Row_Bus_Util =  0.010537 
CoL_Bus_Util = 0.085105 
Either_Row_CoL_Bus_Util = 0.091148 
Issued_on_Two_Bus_Simul_Util = 0.004495 
issued_two_Eff = 0.049313 
queue_avg = 2.804832 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.80483
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=735300 n_nop=668728 n_act=3602 n_pre=3586 n_ref_event=0 n_req=46892 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=20912 bw_util=0.0851
n_activity=140850 dram_eff=0.4443
bk0: 2560a 718519i bk1: 2560a 717719i bk2: 2560a 718636i bk3: 2560a 717560i bk4: 2560a 718862i bk5: 2560a 718476i bk6: 2560a 719859i bk7: 2560a 719338i bk8: 2608a 719007i bk9: 2608a 719137i bk10: 2688a 718179i bk11: 2688a 716151i bk12: 2672a 718378i bk13: 2672a 717804i bk14: 2624a 717307i bk15: 2624a 715367i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923185
Row_Buffer_Locality_read = 0.952405
Row_Buffer_Locality_write = 0.690321
Bank_Level_Parallism = 2.699398
Bank_Level_Parallism_Col = 2.434896
Bank_Level_Parallism_Ready = 1.492313
write_to_read_ratio_blp_rw_average = 0.376070
GrpLevelPara = 1.931380 

BW Util details:
bwutil = 0.085103 
total_CMD = 735300 
util_bw = 62576 
Wasted_Col = 44867 
Wasted_Row = 11618 
Idle = 616239 

BW Util Bottlenecks: 
RCDc_limit = 13531 
RCDWRc_limit = 7615 
WTRc_limit = 9671 
RTWc_limit = 24312 
CCDLc_limit = 28311 
rwq = 0 
CCDLc_limit_alone = 26015 
WTRc_limit_alone = 8795 
RTWc_limit_alone = 22892 

Commands details: 
total_CMD = 735300 
n_nop = 668728 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 20912 
n_act = 3602 
n_pre = 3586 
n_ref = 0 
n_req = 46892 
total_req = 62576 

Dual Bus Interface Util: 
issued_total_row = 7188 
issued_total_col = 62576 
Row_Bus_Util =  0.009776 
CoL_Bus_Util = 0.085103 
Either_Row_CoL_Bus_Util = 0.090537 
Issued_on_Two_Bus_Simul_Util = 0.004341 
issued_two_Eff = 0.047948 
queue_avg = 2.758530 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.75853
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=735300 n_nop=668654 n_act=3676 n_pre=3660 n_ref_event=0 n_req=46894 n_rd=41665 n_rd_L2_A=0 n_write=0 n_wr_bk=20913 bw_util=0.08511
n_activity=144115 dram_eff=0.4342
bk0: 2560a 718980i bk1: 2560a 717450i bk2: 2560a 718748i bk3: 2560a 718227i bk4: 2560a 718956i bk5: 2560a 718032i bk6: 2560a 719413i bk7: 2560a 717844i bk8: 2608a 718476i bk9: 2608a 718411i bk10: 2688a 718435i bk11: 2688a 716023i bk12: 2672a 718036i bk13: 2672a 716027i bk14: 2625a 717462i bk15: 2624a 716079i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921610
Row_Buffer_Locality_read = 0.950774
Row_Buffer_Locality_write = 0.689233
Bank_Level_Parallism = 2.671084
Bank_Level_Parallism_Col = 2.395687
Bank_Level_Parallism_Ready = 1.464428
write_to_read_ratio_blp_rw_average = 0.377364
GrpLevelPara = 1.877334 

BW Util details:
bwutil = 0.085105 
total_CMD = 735300 
util_bw = 62578 
Wasted_Col = 47299 
Wasted_Row = 11832 
Idle = 613591 

BW Util Bottlenecks: 
RCDc_limit = 14220 
RCDWRc_limit = 7875 
WTRc_limit = 10136 
RTWc_limit = 26173 
CCDLc_limit = 30611 
rwq = 0 
CCDLc_limit_alone = 27824 
WTRc_limit_alone = 9174 
RTWc_limit_alone = 24348 

Commands details: 
total_CMD = 735300 
n_nop = 668654 
Read = 41665 
Write = 0 
L2_Alloc = 0 
L2_WB = 20913 
n_act = 3676 
n_pre = 3660 
n_ref = 0 
n_req = 46894 
total_req = 62578 

Dual Bus Interface Util: 
issued_total_row = 7336 
issued_total_col = 62578 
Row_Bus_Util =  0.009977 
CoL_Bus_Util = 0.085105 
Either_Row_CoL_Bus_Util = 0.090638 
Issued_on_Two_Bus_Simul_Util = 0.004444 
issued_two_Eff = 0.049035 
queue_avg = 2.765603 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.7656
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=735300 n_nop=668744 n_act=3550 n_pre=3534 n_ref_event=0 n_req=46892 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=20912 bw_util=0.0851
n_activity=141258 dram_eff=0.443
bk0: 2560a 719164i bk1: 2560a 717722i bk2: 2560a 718501i bk3: 2560a 719434i bk4: 2560a 719200i bk5: 2560a 718434i bk6: 2560a 720170i bk7: 2560a 718986i bk8: 2608a 719021i bk9: 2608a 719226i bk10: 2688a 718262i bk11: 2688a 717427i bk12: 2672a 717388i bk13: 2672a 718261i bk14: 2624a 717900i bk15: 2624a 715753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924294
Row_Buffer_Locality_read = 0.954277
Row_Buffer_Locality_write = 0.685348
Bank_Level_Parallism = 2.648104
Bank_Level_Parallism_Col = 2.386582
Bank_Level_Parallism_Ready = 1.475342
write_to_read_ratio_blp_rw_average = 0.385079
GrpLevelPara = 1.923417 

BW Util details:
bwutil = 0.085103 
total_CMD = 735300 
util_bw = 62576 
Wasted_Col = 45499 
Wasted_Row = 11574 
Idle = 615651 

BW Util Bottlenecks: 
RCDc_limit = 13295 
RCDWRc_limit = 7891 
WTRc_limit = 8237 
RTWc_limit = 25492 
CCDLc_limit = 28291 
rwq = 0 
CCDLc_limit_alone = 26388 
WTRc_limit_alone = 7563 
RTWc_limit_alone = 24263 

Commands details: 
total_CMD = 735300 
n_nop = 668744 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 20912 
n_act = 3550 
n_pre = 3534 
n_ref = 0 
n_req = 46892 
total_req = 62576 

Dual Bus Interface Util: 
issued_total_row = 7084 
issued_total_col = 62576 
Row_Bus_Util =  0.009634 
CoL_Bus_Util = 0.085103 
Either_Row_CoL_Bus_Util = 0.090515 
Issued_on_Two_Bus_Simul_Util = 0.004221 
issued_two_Eff = 0.046637 
queue_avg = 2.716283 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.71628
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=735300 n_nop=668719 n_act=3597 n_pre=3581 n_ref_event=0 n_req=46892 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=20912 bw_util=0.0851
n_activity=144619 dram_eff=0.4327
bk0: 2560a 718769i bk1: 2560a 718878i bk2: 2560a 718763i bk3: 2560a 718461i bk4: 2560a 719373i bk5: 2560a 718336i bk6: 2560a 719825i bk7: 2560a 718584i bk8: 2608a 719208i bk9: 2608a 719978i bk10: 2688a 718121i bk11: 2688a 718586i bk12: 2672a 717855i bk13: 2672a 717455i bk14: 2624a 716568i bk15: 2624a 717201i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923292
Row_Buffer_Locality_read = 0.953773
Row_Buffer_Locality_write = 0.680375
Bank_Level_Parallism = 2.602443
Bank_Level_Parallism_Col = 2.353685
Bank_Level_Parallism_Ready = 1.474351
write_to_read_ratio_blp_rw_average = 0.379172
GrpLevelPara = 1.893106 

BW Util details:
bwutil = 0.085103 
total_CMD = 735300 
util_bw = 62576 
Wasted_Col = 46524 
Wasted_Row = 12221 
Idle = 613979 

BW Util Bottlenecks: 
RCDc_limit = 13442 
RCDWRc_limit = 7801 
WTRc_limit = 8808 
RTWc_limit = 24827 
CCDLc_limit = 29563 
rwq = 0 
CCDLc_limit_alone = 27330 
WTRc_limit_alone = 8064 
RTWc_limit_alone = 23338 

Commands details: 
total_CMD = 735300 
n_nop = 668719 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 20912 
n_act = 3597 
n_pre = 3581 
n_ref = 0 
n_req = 46892 
total_req = 62576 

Dual Bus Interface Util: 
issued_total_row = 7178 
issued_total_col = 62576 
Row_Bus_Util =  0.009762 
CoL_Bus_Util = 0.085103 
Either_Row_CoL_Bus_Util = 0.090549 
Issued_on_Two_Bus_Simul_Util = 0.004315 
issued_two_Eff = 0.047656 
queue_avg = 2.680650 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.68065
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=735300 n_nop=668691 n_act=3547 n_pre=3531 n_ref_event=0 n_req=46894 n_rd=41665 n_rd_L2_A=0 n_write=0 n_wr_bk=20913 bw_util=0.08511
n_activity=144767 dram_eff=0.4323
bk0: 2560a 717949i bk1: 2560a 718429i bk2: 2560a 719140i bk3: 2560a 718812i bk4: 2560a 719194i bk5: 2560a 718852i bk6: 2560a 719921i bk7: 2560a 719473i bk8: 2608a 719927i bk9: 2608a 719256i bk10: 2688a 718487i bk11: 2688a 717094i bk12: 2673a 717342i bk13: 2672a 718075i bk14: 2624a 716757i bk15: 2624a 716922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924361
Row_Buffer_Locality_read = 0.953726
Row_Buffer_Locality_write = 0.690381
Bank_Level_Parallism = 2.613546
Bank_Level_Parallism_Col = 2.376225
Bank_Level_Parallism_Ready = 1.496277
write_to_read_ratio_blp_rw_average = 0.379260
GrpLevelPara = 1.906775 

BW Util details:
bwutil = 0.085105 
total_CMD = 735300 
util_bw = 62578 
Wasted_Col = 45846 
Wasted_Row = 12509 
Idle = 614367 

BW Util Bottlenecks: 
RCDc_limit = 13681 
RCDWRc_limit = 7742 
WTRc_limit = 8779 
RTWc_limit = 24523 
CCDLc_limit = 28922 
rwq = 0 
CCDLc_limit_alone = 26684 
WTRc_limit_alone = 8066 
RTWc_limit_alone = 22998 

Commands details: 
total_CMD = 735300 
n_nop = 668691 
Read = 41665 
Write = 0 
L2_Alloc = 0 
L2_WB = 20913 
n_act = 3547 
n_pre = 3531 
n_ref = 0 
n_req = 46894 
total_req = 62578 

Dual Bus Interface Util: 
issued_total_row = 7078 
issued_total_col = 62578 
Row_Bus_Util =  0.009626 
CoL_Bus_Util = 0.085105 
Either_Row_CoL_Bus_Util = 0.090588 
Issued_on_Two_Bus_Simul_Util = 0.004144 
issued_two_Eff = 0.045745 
queue_avg = 2.694787 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.69479
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=735300 n_nop=668744 n_act=3596 n_pre=3580 n_ref_event=0 n_req=46892 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=20912 bw_util=0.0851
n_activity=144007 dram_eff=0.4345
bk0: 2560a 717822i bk1: 2560a 718338i bk2: 2560a 718375i bk3: 2560a 718616i bk4: 2560a 718853i bk5: 2560a 718092i bk6: 2560a 718336i bk7: 2560a 719013i bk8: 2608a 718258i bk9: 2608a 719190i bk10: 2688a 717606i bk11: 2688a 717521i bk12: 2672a 718053i bk13: 2672a 717447i bk14: 2624a 716467i bk15: 2624a 716313i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923313
Row_Buffer_Locality_read = 0.953461
Row_Buffer_Locality_write = 0.683053
Bank_Level_Parallism = 2.698959
Bank_Level_Parallism_Col = 2.439126
Bank_Level_Parallism_Ready = 1.521670
write_to_read_ratio_blp_rw_average = 0.383880
GrpLevelPara = 1.910039 

BW Util details:
bwutil = 0.085103 
total_CMD = 735300 
util_bw = 62576 
Wasted_Col = 45158 
Wasted_Row = 12087 
Idle = 615479 

BW Util Bottlenecks: 
RCDc_limit = 13600 
RCDWRc_limit = 7589 
WTRc_limit = 8693 
RTWc_limit = 25066 
CCDLc_limit = 27950 
rwq = 0 
CCDLc_limit_alone = 25623 
WTRc_limit_alone = 7871 
RTWc_limit_alone = 23561 

Commands details: 
total_CMD = 735300 
n_nop = 668744 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 20912 
n_act = 3596 
n_pre = 3580 
n_ref = 0 
n_req = 46892 
total_req = 62576 

Dual Bus Interface Util: 
issued_total_row = 7176 
issued_total_col = 62576 
Row_Bus_Util =  0.009759 
CoL_Bus_Util = 0.085103 
Either_Row_CoL_Bus_Util = 0.090515 
Issued_on_Two_Bus_Simul_Util = 0.004347 
issued_two_Eff = 0.048020 
queue_avg = 2.647900 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.6479
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=735300 n_nop=668105 n_act=4037 n_pre=4021 n_ref_event=0 n_req=46894 n_rd=41665 n_rd_L2_A=0 n_write=0 n_wr_bk=20913 bw_util=0.08511
n_activity=149777 dram_eff=0.4178
bk0: 2560a 717327i bk1: 2560a 716589i bk2: 2560a 717927i bk3: 2560a 717394i bk4: 2560a 717700i bk5: 2560a 717425i bk6: 2560a 718089i bk7: 2560a 717710i bk8: 2608a 717770i bk9: 2608a 717822i bk10: 2688a 716203i bk11: 2688a 717126i bk12: 2672a 716874i bk13: 2672a 715958i bk14: 2624a 714609i bk15: 2625a 714822i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913912
Row_Buffer_Locality_read = 0.943526
Row_Buffer_Locality_write = 0.677950
Bank_Level_Parallism = 2.664409
Bank_Level_Parallism_Col = 2.440968
Bank_Level_Parallism_Ready = 1.550385
write_to_read_ratio_blp_rw_average = 0.366917
GrpLevelPara = 1.902443 

BW Util details:
bwutil = 0.085105 
total_CMD = 735300 
util_bw = 62578 
Wasted_Col = 50009 
Wasted_Row = 15152 
Idle = 607561 

BW Util Bottlenecks: 
RCDc_limit = 17979 
RCDWRc_limit = 7865 
WTRc_limit = 9536 
RTWc_limit = 26298 
CCDLc_limit = 29333 
rwq = 0 
CCDLc_limit_alone = 26887 
WTRc_limit_alone = 8576 
RTWc_limit_alone = 24812 

Commands details: 
total_CMD = 735300 
n_nop = 668105 
Read = 41665 
Write = 0 
L2_Alloc = 0 
L2_WB = 20913 
n_act = 4037 
n_pre = 4021 
n_ref = 0 
n_req = 46894 
total_req = 62578 

Dual Bus Interface Util: 
issued_total_row = 8058 
issued_total_col = 62578 
Row_Bus_Util =  0.010959 
CoL_Bus_Util = 0.085105 
Either_Row_CoL_Bus_Util = 0.091384 
Issued_on_Two_Bus_Simul_Util = 0.004680 
issued_two_Eff = 0.051209 
queue_avg = 2.774374 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.77437
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=735300 n_nop=668124 n_act=4014 n_pre=3998 n_ref_event=0 n_req=46892 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=20912 bw_util=0.0851
n_activity=148647 dram_eff=0.421
bk0: 2560a 717683i bk1: 2560a 717114i bk2: 2560a 718707i bk3: 2560a 717864i bk4: 2560a 717489i bk5: 2560a 718341i bk6: 2560a 719130i bk7: 2560a 718142i bk8: 2608a 717442i bk9: 2608a 718295i bk10: 2688a 717341i bk11: 2688a 716160i bk12: 2672a 716841i bk13: 2672a 716863i bk14: 2624a 715548i bk15: 2624a 715201i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914399
Row_Buffer_Locality_read = 0.943884
Row_Buffer_Locality_write = 0.679419
Bank_Level_Parallism = 2.628526
Bank_Level_Parallism_Col = 2.400072
Bank_Level_Parallism_Ready = 1.531050
write_to_read_ratio_blp_rw_average = 0.361711
GrpLevelPara = 1.905253 

BW Util details:
bwutil = 0.085103 
total_CMD = 735300 
util_bw = 62576 
Wasted_Col = 49274 
Wasted_Row = 15039 
Idle = 608411 

BW Util Bottlenecks: 
RCDc_limit = 17640 
RCDWRc_limit = 7720 
WTRc_limit = 8755 
RTWc_limit = 25093 
CCDLc_limit = 29329 
rwq = 0 
CCDLc_limit_alone = 26842 
WTRc_limit_alone = 7909 
RTWc_limit_alone = 23452 

Commands details: 
total_CMD = 735300 
n_nop = 668124 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 20912 
n_act = 4014 
n_pre = 3998 
n_ref = 0 
n_req = 46892 
total_req = 62576 

Dual Bus Interface Util: 
issued_total_row = 8012 
issued_total_col = 62576 
Row_Bus_Util =  0.010896 
CoL_Bus_Util = 0.085103 
Either_Row_CoL_Bus_Util = 0.091359 
Issued_on_Two_Bus_Simul_Util = 0.004640 
issued_two_Eff = 0.050792 
queue_avg = 2.865860 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.86586
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=735300 n_nop=668498 n_act=3706 n_pre=3690 n_ref_event=0 n_req=46894 n_rd=41665 n_rd_L2_A=0 n_write=0 n_wr_bk=20913 bw_util=0.08511
n_activity=145142 dram_eff=0.4312
bk0: 2560a 718102i bk1: 2560a 717527i bk2: 2560a 719538i bk3: 2560a 719589i bk4: 2560a 718946i bk5: 2560a 718422i bk6: 2560a 718720i bk7: 2560a 718964i bk8: 2608a 717924i bk9: 2608a 717926i bk10: 2688a 718202i bk11: 2688a 717481i bk12: 2672a 717691i bk13: 2672a 716709i bk14: 2625a 717201i bk15: 2624a 716342i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920971
Row_Buffer_Locality_read = 0.951206
Row_Buffer_Locality_write = 0.680054
Bank_Level_Parallism = 2.636740
Bank_Level_Parallism_Col = 2.378787
Bank_Level_Parallism_Ready = 1.491163
write_to_read_ratio_blp_rw_average = 0.374731
GrpLevelPara = 1.874416 

BW Util details:
bwutil = 0.085105 
total_CMD = 735300 
util_bw = 62578 
Wasted_Col = 47135 
Wasted_Row = 12563 
Idle = 613024 

BW Util Bottlenecks: 
RCDc_limit = 14927 
RCDWRc_limit = 8036 
WTRc_limit = 8855 
RTWc_limit = 24799 
CCDLc_limit = 29186 
rwq = 0 
CCDLc_limit_alone = 26620 
WTRc_limit_alone = 8006 
RTWc_limit_alone = 23082 

Commands details: 
total_CMD = 735300 
n_nop = 668498 
Read = 41665 
Write = 0 
L2_Alloc = 0 
L2_WB = 20913 
n_act = 3706 
n_pre = 3690 
n_ref = 0 
n_req = 46894 
total_req = 62578 

Dual Bus Interface Util: 
issued_total_row = 7396 
issued_total_col = 62578 
Row_Bus_Util =  0.010058 
CoL_Bus_Util = 0.085105 
Either_Row_CoL_Bus_Util = 0.090850 
Issued_on_Two_Bus_Simul_Util = 0.004314 
issued_two_Eff = 0.047484 
queue_avg = 2.573426 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.57343
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=735300 n_nop=668878 n_act=3499 n_pre=3483 n_ref_event=0 n_req=46892 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=20912 bw_util=0.0851
n_activity=142518 dram_eff=0.4391
bk0: 2560a 718502i bk1: 2560a 717276i bk2: 2560a 719182i bk3: 2560a 719430i bk4: 2560a 718642i bk5: 2560a 719062i bk6: 2560a 718574i bk7: 2560a 719194i bk8: 2608a 719253i bk9: 2608a 717423i bk10: 2688a 716759i bk11: 2688a 717281i bk12: 2672a 718828i bk13: 2672a 717292i bk14: 2624a 716920i bk15: 2624a 715781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925382
Row_Buffer_Locality_read = 0.954805
Row_Buffer_Locality_write = 0.690895
Bank_Level_Parallism = 2.700221
Bank_Level_Parallism_Col = 2.447824
Bank_Level_Parallism_Ready = 1.512177
write_to_read_ratio_blp_rw_average = 0.383439
GrpLevelPara = 1.916238 

BW Util details:
bwutil = 0.085103 
total_CMD = 735300 
util_bw = 62576 
Wasted_Col = 45385 
Wasted_Row = 11397 
Idle = 615942 

BW Util Bottlenecks: 
RCDc_limit = 13194 
RCDWRc_limit = 7491 
WTRc_limit = 9541 
RTWc_limit = 26229 
CCDLc_limit = 29569 
rwq = 0 
CCDLc_limit_alone = 26641 
WTRc_limit_alone = 8549 
RTWc_limit_alone = 24293 

Commands details: 
total_CMD = 735300 
n_nop = 668878 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 20912 
n_act = 3499 
n_pre = 3483 
n_ref = 0 
n_req = 46892 
total_req = 62576 

Dual Bus Interface Util: 
issued_total_row = 6982 
issued_total_col = 62576 
Row_Bus_Util =  0.009495 
CoL_Bus_Util = 0.085103 
Either_Row_CoL_Bus_Util = 0.090333 
Issued_on_Two_Bus_Simul_Util = 0.004265 
issued_two_Eff = 0.047213 
queue_avg = 2.583721 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.58372
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=735300 n_nop=668955 n_act=3444 n_pre=3428 n_ref_event=0 n_req=46894 n_rd=41665 n_rd_L2_A=0 n_write=0 n_wr_bk=20913 bw_util=0.08511
n_activity=142076 dram_eff=0.4405
bk0: 2560a 718181i bk1: 2560a 718124i bk2: 2560a 719460i bk3: 2560a 718776i bk4: 2560a 718987i bk5: 2560a 718895i bk6: 2560a 719566i bk7: 2560a 718662i bk8: 2608a 719230i bk9: 2608a 718090i bk10: 2688a 716821i bk11: 2688a 716793i bk12: 2672a 718695i bk13: 2672a 717713i bk14: 2624a 716374i bk15: 2625a 715534i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926558
Row_Buffer_Locality_read = 0.956630
Row_Buffer_Locality_write = 0.686938
Bank_Level_Parallism = 2.729048
Bank_Level_Parallism_Col = 2.472835
Bank_Level_Parallism_Ready = 1.526239
write_to_read_ratio_blp_rw_average = 0.382764
GrpLevelPara = 1.934770 

BW Util details:
bwutil = 0.085105 
total_CMD = 735300 
util_bw = 62578 
Wasted_Col = 44174 
Wasted_Row = 11162 
Idle = 617386 

BW Util Bottlenecks: 
RCDc_limit = 12437 
RCDWRc_limit = 7695 
WTRc_limit = 9312 
RTWc_limit = 25537 
CCDLc_limit = 28457 
rwq = 0 
CCDLc_limit_alone = 26147 
WTRc_limit_alone = 8473 
RTWc_limit_alone = 24066 

Commands details: 
total_CMD = 735300 
n_nop = 668955 
Read = 41665 
Write = 0 
L2_Alloc = 0 
L2_WB = 20913 
n_act = 3444 
n_pre = 3428 
n_ref = 0 
n_req = 46894 
total_req = 62578 

Dual Bus Interface Util: 
issued_total_row = 6872 
issued_total_col = 62578 
Row_Bus_Util =  0.009346 
CoL_Bus_Util = 0.085105 
Either_Row_CoL_Bus_Util = 0.090228 
Issued_on_Two_Bus_Simul_Util = 0.004223 
issued_two_Eff = 0.046801 
queue_avg = 2.704416 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.70442
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=735300 n_nop=668921 n_act=3463 n_pre=3447 n_ref_event=0 n_req=46892 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=20912 bw_util=0.0851
n_activity=142937 dram_eff=0.4378
bk0: 2560a 718210i bk1: 2560a 717954i bk2: 2560a 718834i bk3: 2560a 718879i bk4: 2560a 718297i bk5: 2560a 719396i bk6: 2560a 717751i bk7: 2560a 719752i bk8: 2608a 718886i bk9: 2608a 717525i bk10: 2688a 717312i bk11: 2688a 716768i bk12: 2672a 718095i bk13: 2672a 718853i bk14: 2624a 715585i bk15: 2624a 715758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926149
Row_Buffer_Locality_read = 0.956365
Row_Buffer_Locality_write = 0.685348
Bank_Level_Parallism = 2.735295
Bank_Level_Parallism_Col = 2.484558
Bank_Level_Parallism_Ready = 1.530043
write_to_read_ratio_blp_rw_average = 0.378794
GrpLevelPara = 1.927724 

BW Util details:
bwutil = 0.085103 
total_CMD = 735300 
util_bw = 62576 
Wasted_Col = 44438 
Wasted_Row = 11378 
Idle = 616908 

BW Util Bottlenecks: 
RCDc_limit = 12720 
RCDWRc_limit = 7581 
WTRc_limit = 9261 
RTWc_limit = 25581 
CCDLc_limit = 28797 
rwq = 0 
CCDLc_limit_alone = 26480 
WTRc_limit_alone = 8451 
RTWc_limit_alone = 24074 

Commands details: 
total_CMD = 735300 
n_nop = 668921 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 20912 
n_act = 3463 
n_pre = 3447 
n_ref = 0 
n_req = 46892 
total_req = 62576 

Dual Bus Interface Util: 
issued_total_row = 6910 
issued_total_col = 62576 
Row_Bus_Util =  0.009398 
CoL_Bus_Util = 0.085103 
Either_Row_CoL_Bus_Util = 0.090275 
Issued_on_Two_Bus_Simul_Util = 0.004225 
issued_two_Eff = 0.046807 
queue_avg = 2.658633 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.65863
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=735300 n_nop=668925 n_act=3470 n_pre=3454 n_ref_event=0 n_req=46894 n_rd=41665 n_rd_L2_A=0 n_write=0 n_wr_bk=20913 bw_util=0.08511
n_activity=142745 dram_eff=0.4384
bk0: 2560a 718181i bk1: 2560a 717607i bk2: 2560a 718895i bk3: 2560a 718062i bk4: 2560a 718421i bk5: 2560a 719802i bk6: 2560a 718945i bk7: 2560a 718982i bk8: 2608a 718893i bk9: 2608a 718498i bk10: 2688a 718145i bk11: 2688a 716756i bk12: 2672a 718286i bk13: 2673a 717527i bk14: 2624a 716275i bk15: 2624a 715290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926003
Row_Buffer_Locality_read = 0.956150
Row_Buffer_Locality_write = 0.685791
Bank_Level_Parallism = 2.687099
Bank_Level_Parallism_Col = 2.434521
Bank_Level_Parallism_Ready = 1.512369
write_to_read_ratio_blp_rw_average = 0.380390
GrpLevelPara = 1.915938 

BW Util details:
bwutil = 0.085105 
total_CMD = 735300 
util_bw = 62578 
Wasted_Col = 46329 
Wasted_Row = 11345 
Idle = 615048 

BW Util Bottlenecks: 
RCDc_limit = 12812 
RCDWRc_limit = 7623 
WTRc_limit = 9282 
RTWc_limit = 26316 
CCDLc_limit = 30584 
rwq = 0 
CCDLc_limit_alone = 28133 
WTRc_limit_alone = 8474 
RTWc_limit_alone = 24673 

Commands details: 
total_CMD = 735300 
n_nop = 668925 
Read = 41665 
Write = 0 
L2_Alloc = 0 
L2_WB = 20913 
n_act = 3470 
n_pre = 3454 
n_ref = 0 
n_req = 46894 
total_req = 62578 

Dual Bus Interface Util: 
issued_total_row = 6924 
issued_total_col = 62578 
Row_Bus_Util =  0.009417 
CoL_Bus_Util = 0.085105 
Either_Row_CoL_Bus_Util = 0.090269 
Issued_on_Two_Bus_Simul_Util = 0.004253 
issued_two_Eff = 0.047111 
queue_avg = 2.683771 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.68377
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=735300 n_nop=668943 n_act=3428 n_pre=3412 n_ref_event=0 n_req=46892 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=20912 bw_util=0.0851
n_activity=140953 dram_eff=0.4439
bk0: 2560a 718247i bk1: 2560a 717915i bk2: 2560a 718704i bk3: 2560a 719020i bk4: 2560a 719150i bk5: 2560a 717694i bk6: 2560a 719572i bk7: 2560a 719079i bk8: 2608a 717916i bk9: 2608a 717731i bk10: 2688a 717567i bk11: 2688a 718168i bk12: 2672a 718124i bk13: 2672a 717917i bk14: 2624a 717196i bk15: 2624a 716885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926896
Row_Buffer_Locality_read = 0.957085
Row_Buffer_Locality_write = 0.686305
Bank_Level_Parallism = 2.708306
Bank_Level_Parallism_Col = 2.455431
Bank_Level_Parallism_Ready = 1.525201
write_to_read_ratio_blp_rw_average = 0.380787
GrpLevelPara = 1.918603 

BW Util details:
bwutil = 0.085103 
total_CMD = 735300 
util_bw = 62576 
Wasted_Col = 45010 
Wasted_Row = 10867 
Idle = 616847 

BW Util Bottlenecks: 
RCDc_limit = 12492 
RCDWRc_limit = 7685 
WTRc_limit = 9284 
RTWc_limit = 25956 
CCDLc_limit = 29292 
rwq = 0 
CCDLc_limit_alone = 26938 
WTRc_limit_alone = 8428 
RTWc_limit_alone = 24458 

Commands details: 
total_CMD = 735300 
n_nop = 668943 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 20912 
n_act = 3428 
n_pre = 3412 
n_ref = 0 
n_req = 46892 
total_req = 62576 

Dual Bus Interface Util: 
issued_total_row = 6840 
issued_total_col = 62576 
Row_Bus_Util =  0.009302 
CoL_Bus_Util = 0.085103 
Either_Row_CoL_Bus_Util = 0.090245 
Issued_on_Two_Bus_Simul_Util = 0.004160 
issued_two_Eff = 0.046099 
queue_avg = 2.504137 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.50414
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=735300 n_nop=668698 n_act=3581 n_pre=3565 n_ref_event=0 n_req=46894 n_rd=41665 n_rd_L2_A=0 n_write=0 n_wr_bk=20913 bw_util=0.08511
n_activity=142907 dram_eff=0.4379
bk0: 2560a 718058i bk1: 2560a 716839i bk2: 2560a 717983i bk3: 2560a 717782i bk4: 2560a 717309i bk5: 2560a 717975i bk6: 2560a 718994i bk7: 2560a 717912i bk8: 2608a 719255i bk9: 2608a 717762i bk10: 2688a 717304i bk11: 2688a 717740i bk12: 2672a 716996i bk13: 2672a 717615i bk14: 2625a 716641i bk15: 2624a 716301i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923636
Row_Buffer_Locality_read = 0.953414
Row_Buffer_Locality_write = 0.686365
Bank_Level_Parallism = 2.715842
Bank_Level_Parallism_Col = 2.461597
Bank_Level_Parallism_Ready = 1.530346
write_to_read_ratio_blp_rw_average = 0.372295
GrpLevelPara = 1.898274 

BW Util details:
bwutil = 0.085105 
total_CMD = 735300 
util_bw = 62578 
Wasted_Col = 46962 
Wasted_Row = 11685 
Idle = 614075 

BW Util Bottlenecks: 
RCDc_limit = 13871 
RCDWRc_limit = 7313 
WTRc_limit = 9118 
RTWc_limit = 25793 
CCDLc_limit = 30372 
rwq = 0 
CCDLc_limit_alone = 27792 
WTRc_limit_alone = 8248 
RTWc_limit_alone = 24083 

Commands details: 
total_CMD = 735300 
n_nop = 668698 
Read = 41665 
Write = 0 
L2_Alloc = 0 
L2_WB = 20913 
n_act = 3581 
n_pre = 3565 
n_ref = 0 
n_req = 46894 
total_req = 62578 

Dual Bus Interface Util: 
issued_total_row = 7146 
issued_total_col = 62578 
Row_Bus_Util =  0.009718 
CoL_Bus_Util = 0.085105 
Either_Row_CoL_Bus_Util = 0.090578 
Issued_on_Two_Bus_Simul_Util = 0.004246 
issued_two_Eff = 0.046875 
queue_avg = 2.580972 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.58097
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=735300 n_nop=668383 n_act=3791 n_pre=3775 n_ref_event=0 n_req=46892 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=20912 bw_util=0.0851
n_activity=144534 dram_eff=0.433
bk0: 2560a 718451i bk1: 2560a 718430i bk2: 2560a 717409i bk3: 2560a 717237i bk4: 2560a 718561i bk5: 2560a 718004i bk6: 2560a 719140i bk7: 2560a 719090i bk8: 2608a 718947i bk9: 2608a 719667i bk10: 2688a 717170i bk11: 2688a 718251i bk12: 2672a 718952i bk13: 2672a 717365i bk14: 2624a 715759i bk15: 2624a 716857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.919155
Row_Buffer_Locality_read = 0.948397
Row_Buffer_Locality_write = 0.686113
Bank_Level_Parallism = 2.607101
Bank_Level_Parallism_Col = 2.358275
Bank_Level_Parallism_Ready = 1.485809
write_to_read_ratio_blp_rw_average = 0.366914
GrpLevelPara = 1.905879 

BW Util details:
bwutil = 0.085103 
total_CMD = 735300 
util_bw = 62576 
Wasted_Col = 47958 
Wasted_Row = 13129 
Idle = 611637 

BW Util Bottlenecks: 
RCDc_limit = 16224 
RCDWRc_limit = 7452 
WTRc_limit = 9140 
RTWc_limit = 25091 
CCDLc_limit = 28859 
rwq = 0 
CCDLc_limit_alone = 26579 
WTRc_limit_alone = 8258 
RTWc_limit_alone = 23693 

Commands details: 
total_CMD = 735300 
n_nop = 668383 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 20912 
n_act = 3791 
n_pre = 3775 
n_ref = 0 
n_req = 46892 
total_req = 62576 

Dual Bus Interface Util: 
issued_total_row = 7566 
issued_total_col = 62576 
Row_Bus_Util =  0.010290 
CoL_Bus_Util = 0.085103 
Either_Row_CoL_Bus_Util = 0.091006 
Issued_on_Two_Bus_Simul_Util = 0.004386 
issued_two_Eff = 0.048194 
queue_avg = 2.751225 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.75123
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=735300 n_nop=668682 n_act=3566 n_pre=3550 n_ref_event=0 n_req=46894 n_rd=41665 n_rd_L2_A=0 n_write=0 n_wr_bk=20913 bw_util=0.08511
n_activity=141547 dram_eff=0.4421
bk0: 2560a 718684i bk1: 2560a 718798i bk2: 2560a 719568i bk3: 2560a 718795i bk4: 2560a 718925i bk5: 2560a 719301i bk6: 2560a 719082i bk7: 2560a 719124i bk8: 2608a 719685i bk9: 2608a 719868i bk10: 2688a 717798i bk11: 2688a 717492i bk12: 2672a 718032i bk13: 2672a 718416i bk14: 2624a 716927i bk15: 2625a 716243i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923956
Row_Buffer_Locality_read = 0.952934
Row_Buffer_Locality_write = 0.693058
Bank_Level_Parallism = 2.604578
Bank_Level_Parallism_Col = 2.344462
Bank_Level_Parallism_Ready = 1.441481
write_to_read_ratio_blp_rw_average = 0.373197
GrpLevelPara = 1.895439 

BW Util details:
bwutil = 0.085105 
total_CMD = 735300 
util_bw = 62578 
Wasted_Col = 46510 
Wasted_Row = 11836 
Idle = 614376 

BW Util Bottlenecks: 
RCDc_limit = 13904 
RCDWRc_limit = 7631 
WTRc_limit = 9081 
RTWc_limit = 24378 
CCDLc_limit = 29267 
rwq = 0 
CCDLc_limit_alone = 27035 
WTRc_limit_alone = 8182 
RTWc_limit_alone = 23045 

Commands details: 
total_CMD = 735300 
n_nop = 668682 
Read = 41665 
Write = 0 
L2_Alloc = 0 
L2_WB = 20913 
n_act = 3566 
n_pre = 3550 
n_ref = 0 
n_req = 46894 
total_req = 62578 

Dual Bus Interface Util: 
issued_total_row = 7116 
issued_total_col = 62578 
Row_Bus_Util =  0.009678 
CoL_Bus_Util = 0.085105 
Either_Row_CoL_Bus_Util = 0.090600 
Issued_on_Two_Bus_Simul_Util = 0.004183 
issued_two_Eff = 0.046174 
queue_avg = 2.743320 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.74332
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=735300 n_nop=668733 n_act=3570 n_pre=3554 n_ref_event=0 n_req=46892 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=20912 bw_util=0.0851
n_activity=144025 dram_eff=0.4345
bk0: 2560a 717834i bk1: 2560a 717758i bk2: 2560a 719547i bk3: 2560a 718652i bk4: 2560a 719086i bk5: 2560a 718443i bk6: 2560a 718577i bk7: 2560a 718391i bk8: 2608a 719216i bk9: 2608a 719921i bk10: 2688a 717296i bk11: 2688a 717731i bk12: 2672a 718187i bk13: 2672a 718499i bk14: 2624a 717030i bk15: 2624a 716546i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923868
Row_Buffer_Locality_read = 0.953149
Row_Buffer_Locality_write = 0.690513
Bank_Level_Parallism = 2.624102
Bank_Level_Parallism_Col = 2.368092
Bank_Level_Parallism_Ready = 1.472609
write_to_read_ratio_blp_rw_average = 0.376447
GrpLevelPara = 1.892853 

BW Util details:
bwutil = 0.085103 
total_CMD = 735300 
util_bw = 62576 
Wasted_Col = 47087 
Wasted_Row = 11894 
Idle = 613743 

BW Util Bottlenecks: 
RCDc_limit = 13728 
RCDWRc_limit = 7589 
WTRc_limit = 9010 
RTWc_limit = 24633 
CCDLc_limit = 29880 
rwq = 0 
CCDLc_limit_alone = 27832 
WTRc_limit_alone = 8285 
RTWc_limit_alone = 23310 

Commands details: 
total_CMD = 735300 
n_nop = 668733 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 20912 
n_act = 3570 
n_pre = 3554 
n_ref = 0 
n_req = 46892 
total_req = 62576 

Dual Bus Interface Util: 
issued_total_row = 7124 
issued_total_col = 62576 
Row_Bus_Util =  0.009689 
CoL_Bus_Util = 0.085103 
Either_Row_CoL_Bus_Util = 0.090530 
Issued_on_Two_Bus_Simul_Util = 0.004261 
issued_two_Eff = 0.047065 
queue_avg = 2.730566 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.73057
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=735300 n_nop=668836 n_act=3469 n_pre=3453 n_ref_event=0 n_req=46888 n_rd=41659 n_rd_L2_A=0 n_write=0 n_wr_bk=20910 bw_util=0.08509
n_activity=140093 dram_eff=0.4466
bk0: 2560a 718677i bk1: 2560a 718742i bk2: 2560a 719307i bk3: 2560a 718618i bk4: 2560a 719908i bk5: 2560a 718890i bk6: 2560a 720246i bk7: 2560a 718903i bk8: 2608a 718721i bk9: 2608a 719476i bk10: 2688a 718342i bk11: 2688a 717933i bk12: 2672a 719080i bk13: 2666a 717526i bk14: 2625a 715550i bk15: 2624a 716915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926015
Row_Buffer_Locality_read = 0.954656
Row_Buffer_Locality_write = 0.697839
Bank_Level_Parallism = 2.634607
Bank_Level_Parallism_Col = 2.375260
Bank_Level_Parallism_Ready = 1.461650
write_to_read_ratio_blp_rw_average = 0.381560
GrpLevelPara = 1.921913 

BW Util details:
bwutil = 0.085093 
total_CMD = 735300 
util_bw = 62569 
Wasted_Col = 45955 
Wasted_Row = 10983 
Idle = 615793 

BW Util Bottlenecks: 
RCDc_limit = 13208 
RCDWRc_limit = 7419 
WTRc_limit = 9331 
RTWc_limit = 25441 
CCDLc_limit = 29310 
rwq = 0 
CCDLc_limit_alone = 27170 
WTRc_limit_alone = 8632 
RTWc_limit_alone = 24000 

Commands details: 
total_CMD = 735300 
n_nop = 668836 
Read = 41659 
Write = 0 
L2_Alloc = 0 
L2_WB = 20910 
n_act = 3469 
n_pre = 3453 
n_ref = 0 
n_req = 46888 
total_req = 62569 

Dual Bus Interface Util: 
issued_total_row = 6922 
issued_total_col = 62569 
Row_Bus_Util =  0.009414 
CoL_Bus_Util = 0.085093 
Either_Row_CoL_Bus_Util = 0.090390 
Issued_on_Two_Bus_Simul_Util = 0.004117 
issued_two_Eff = 0.045543 
queue_avg = 2.783056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.78306
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=735300 n_nop=668873 n_act=3508 n_pre=3492 n_ref_event=0 n_req=46884 n_rd=41656 n_rd_L2_A=0 n_write=0 n_wr_bk=20912 bw_util=0.08509
n_activity=143643 dram_eff=0.4356
bk0: 2560a 718618i bk1: 2560a 719171i bk2: 2560a 719307i bk3: 2560a 718774i bk4: 2560a 719001i bk5: 2560a 719910i bk6: 2560a 719846i bk7: 2560a 719207i bk8: 2608a 718294i bk9: 2608a 720003i bk10: 2688a 718568i bk11: 2688a 717903i bk12: 2672a 719732i bk13: 2664a 717962i bk14: 2624a 716981i bk15: 2624a 715805i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925177
Row_Buffer_Locality_read = 0.954868
Row_Buffer_Locality_write = 0.688600
Bank_Level_Parallism = 2.577651
Bank_Level_Parallism_Col = 2.325412
Bank_Level_Parallism_Ready = 1.476042
write_to_read_ratio_blp_rw_average = 0.369743
GrpLevelPara = 1.869219 

BW Util details:
bwutil = 0.085092 
total_CMD = 735300 
util_bw = 62568 
Wasted_Col = 47021 
Wasted_Row = 11685 
Idle = 614026 

BW Util Bottlenecks: 
RCDc_limit = 13151 
RCDWRc_limit = 7530 
WTRc_limit = 9194 
RTWc_limit = 22833 
CCDLc_limit = 30033 
rwq = 0 
CCDLc_limit_alone = 27980 
WTRc_limit_alone = 8415 
RTWc_limit_alone = 21559 

Commands details: 
total_CMD = 735300 
n_nop = 668873 
Read = 41656 
Write = 0 
L2_Alloc = 0 
L2_WB = 20912 
n_act = 3508 
n_pre = 3492 
n_ref = 0 
n_req = 46884 
total_req = 62568 

Dual Bus Interface Util: 
issued_total_row = 7000 
issued_total_col = 62568 
Row_Bus_Util =  0.009520 
CoL_Bus_Util = 0.085092 
Either_Row_CoL_Bus_Util = 0.090340 
Issued_on_Two_Bus_Simul_Util = 0.004272 
issued_two_Eff = 0.047285 
queue_avg = 2.676872 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.67687
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=735300 n_nop=668804 n_act=3518 n_pre=3502 n_ref_event=0 n_req=46884 n_rd=41656 n_rd_L2_A=0 n_write=0 n_wr_bk=20912 bw_util=0.08509
n_activity=143704 dram_eff=0.4354
bk0: 2560a 717898i bk1: 2560a 718815i bk2: 2560a 718683i bk3: 2560a 718259i bk4: 2560a 719382i bk5: 2560a 719245i bk6: 2560a 720088i bk7: 2560a 718365i bk8: 2608a 718297i bk9: 2608a 719489i bk10: 2688a 718296i bk11: 2688a 717864i bk12: 2672a 718088i bk13: 2664a 717398i bk14: 2624a 717034i bk15: 2624a 716002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924964
Row_Buffer_Locality_read = 0.954628
Row_Buffer_Locality_write = 0.688600
Bank_Level_Parallism = 2.616054
Bank_Level_Parallism_Col = 2.356102
Bank_Level_Parallism_Ready = 1.473165
write_to_read_ratio_blp_rw_average = 0.377035
GrpLevelPara = 1.883440 

BW Util details:
bwutil = 0.085092 
total_CMD = 735300 
util_bw = 62568 
Wasted_Col = 47560 
Wasted_Row = 11613 
Idle = 613559 

BW Util Bottlenecks: 
RCDc_limit = 13407 
RCDWRc_limit = 7684 
WTRc_limit = 9854 
RTWc_limit = 25443 
CCDLc_limit = 30582 
rwq = 0 
CCDLc_limit_alone = 28322 
WTRc_limit_alone = 9032 
RTWc_limit_alone = 24005 

Commands details: 
total_CMD = 735300 
n_nop = 668804 
Read = 41656 
Write = 0 
L2_Alloc = 0 
L2_WB = 20912 
n_act = 3518 
n_pre = 3502 
n_ref = 0 
n_req = 46884 
total_req = 62568 

Dual Bus Interface Util: 
issued_total_row = 7020 
issued_total_col = 62568 
Row_Bus_Util =  0.009547 
CoL_Bus_Util = 0.085092 
Either_Row_CoL_Bus_Util = 0.090434 
Issued_on_Two_Bus_Simul_Util = 0.004205 
issued_two_Eff = 0.046499 
queue_avg = 2.740136 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.74014
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=735300 n_nop=668751 n_act=3677 n_pre=3661 n_ref_event=0 n_req=46885 n_rd=41656 n_rd_L2_A=0 n_write=0 n_wr_bk=20912 bw_util=0.08509
n_activity=142353 dram_eff=0.4395
bk0: 2560a 717499i bk1: 2560a 718454i bk2: 2560a 718482i bk3: 2560a 718135i bk4: 2560a 717811i bk5: 2560a 718030i bk6: 2560a 718421i bk7: 2560a 718236i bk8: 2608a 717383i bk9: 2608a 718580i bk10: 2688a 716521i bk11: 2688a 718040i bk12: 2672a 717580i bk13: 2664a 717695i bk14: 2624a 715393i bk15: 2624a 717020i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921574
Row_Buffer_Locality_read = 0.952612
Row_Buffer_Locality_write = 0.674316
Bank_Level_Parallism = 2.719080
Bank_Level_Parallism_Col = 2.444889
Bank_Level_Parallism_Ready = 1.527059
write_to_read_ratio_blp_rw_average = 0.378791
GrpLevelPara = 1.907131 

BW Util details:
bwutil = 0.085092 
total_CMD = 735300 
util_bw = 62568 
Wasted_Col = 46333 
Wasted_Row = 11877 
Idle = 614522 

BW Util Bottlenecks: 
RCDc_limit = 13519 
RCDWRc_limit = 7635 
WTRc_limit = 9106 
RTWc_limit = 25607 
CCDLc_limit = 29121 
rwq = 0 
CCDLc_limit_alone = 26985 
WTRc_limit_alone = 8412 
RTWc_limit_alone = 24165 

Commands details: 
total_CMD = 735300 
n_nop = 668751 
Read = 41656 
Write = 0 
L2_Alloc = 0 
L2_WB = 20912 
n_act = 3677 
n_pre = 3661 
n_ref = 0 
n_req = 46885 
total_req = 62568 

Dual Bus Interface Util: 
issued_total_row = 7338 
issued_total_col = 62568 
Row_Bus_Util =  0.009980 
CoL_Bus_Util = 0.085092 
Either_Row_CoL_Bus_Util = 0.090506 
Issued_on_Two_Bus_Simul_Util = 0.004565 
issued_two_Eff = 0.050444 
queue_avg = 2.636104 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.6361
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=735300 n_nop=668025 n_act=4096 n_pre=4080 n_ref_event=0 n_req=46884 n_rd=41656 n_rd_L2_A=0 n_write=0 n_wr_bk=20912 bw_util=0.08509
n_activity=149830 dram_eff=0.4176
bk0: 2560a 716360i bk1: 2560a 716282i bk2: 2560a 716511i bk3: 2560a 718070i bk4: 2560a 717401i bk5: 2560a 718622i bk6: 2560a 716915i bk7: 2560a 717432i bk8: 2608a 715891i bk9: 2608a 717958i bk10: 2688a 715525i bk11: 2688a 717079i bk12: 2672a 715629i bk13: 2664a 714849i bk14: 2624a 713957i bk15: 2624a 716211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912635
Row_Buffer_Locality_read = 0.942217
Row_Buffer_Locality_write = 0.676932
Bank_Level_Parallism = 2.699466
Bank_Level_Parallism_Col = 2.455931
Bank_Level_Parallism_Ready = 1.538806
write_to_read_ratio_blp_rw_average = 0.360046
GrpLevelPara = 1.885174 

BW Util details:
bwutil = 0.085092 
total_CMD = 735300 
util_bw = 62568 
Wasted_Col = 50695 
Wasted_Row = 15278 
Idle = 606759 

BW Util Bottlenecks: 
RCDc_limit = 17872 
RCDWRc_limit = 7718 
WTRc_limit = 11025 
RTWc_limit = 26575 
CCDLc_limit = 31619 
rwq = 0 
CCDLc_limit_alone = 28596 
WTRc_limit_alone = 9778 
RTWc_limit_alone = 24799 

Commands details: 
total_CMD = 735300 
n_nop = 668025 
Read = 41656 
Write = 0 
L2_Alloc = 0 
L2_WB = 20912 
n_act = 4096 
n_pre = 4080 
n_ref = 0 
n_req = 46884 
total_req = 62568 

Dual Bus Interface Util: 
issued_total_row = 8176 
issued_total_col = 62568 
Row_Bus_Util =  0.011119 
CoL_Bus_Util = 0.085092 
Either_Row_CoL_Bus_Util = 0.091493 
Issued_on_Two_Bus_Simul_Util = 0.004718 
issued_two_Eff = 0.051564 
queue_avg = 2.856197 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.8562
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=735300 n_nop=668186 n_act=3884 n_pre=3868 n_ref_event=0 n_req=46879 n_rd=41650 n_rd_L2_A=0 n_write=0 n_wr_bk=20909 bw_util=0.08508
n_activity=147305 dram_eff=0.4247
bk0: 2560a 718004i bk1: 2560a 717540i bk2: 2560a 717891i bk3: 2560a 716683i bk4: 2560a 717254i bk5: 2560a 718546i bk6: 2560a 718348i bk7: 2560a 718621i bk8: 2608a 718385i bk9: 2608a 718019i bk10: 2682a 716381i bk11: 2688a 716713i bk12: 2672a 717519i bk13: 2664a 717911i bk14: 2624a 716129i bk15: 2624a 715291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917148
Row_Buffer_Locality_read = 0.945762
Row_Buffer_Locality_write = 0.689233
Bank_Level_Parallism = 2.634430
Bank_Level_Parallism_Col = 2.410672
Bank_Level_Parallism_Ready = 1.523138
write_to_read_ratio_blp_rw_average = 0.369392
GrpLevelPara = 1.908271 

BW Util details:
bwutil = 0.085080 
total_CMD = 735300 
util_bw = 62559 
Wasted_Col = 49426 
Wasted_Row = 14207 
Idle = 609108 

BW Util Bottlenecks: 
RCDc_limit = 17390 
RCDWRc_limit = 7511 
WTRc_limit = 9135 
RTWc_limit = 26143 
CCDLc_limit = 29734 
rwq = 0 
CCDLc_limit_alone = 27214 
WTRc_limit_alone = 8255 
RTWc_limit_alone = 24503 

Commands details: 
total_CMD = 735300 
n_nop = 668186 
Read = 41650 
Write = 0 
L2_Alloc = 0 
L2_WB = 20909 
n_act = 3884 
n_pre = 3868 
n_ref = 0 
n_req = 46879 
total_req = 62559 

Dual Bus Interface Util: 
issued_total_row = 7752 
issued_total_col = 62559 
Row_Bus_Util =  0.010543 
CoL_Bus_Util = 0.085080 
Either_Row_CoL_Bus_Util = 0.091274 
Issued_on_Two_Bus_Simul_Util = 0.004348 
issued_two_Eff = 0.047635 
queue_avg = 2.813804 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.8138
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=735300 n_nop=668554 n_act=3628 n_pre=3612 n_ref_event=0 n_req=46884 n_rd=41656 n_rd_L2_A=0 n_write=0 n_wr_bk=20912 bw_util=0.08509
n_activity=145637 dram_eff=0.4296
bk0: 2560a 717869i bk1: 2560a 718194i bk2: 2560a 718554i bk3: 2560a 717127i bk4: 2560a 719171i bk5: 2560a 719208i bk6: 2560a 718972i bk7: 2560a 719018i bk8: 2608a 718930i bk9: 2608a 718078i bk10: 2688a 718221i bk11: 2688a 718552i bk12: 2672a 717558i bk13: 2664a 718077i bk14: 2624a 717270i bk15: 2624a 716468i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.922617
Row_Buffer_Locality_read = 0.951508
Row_Buffer_Locality_write = 0.692425
Bank_Level_Parallism = 2.604868
Bank_Level_Parallism_Col = 2.368556
Bank_Level_Parallism_Ready = 1.462249
write_to_read_ratio_blp_rw_average = 0.379274
GrpLevelPara = 1.879030 

BW Util details:
bwutil = 0.085092 
total_CMD = 735300 
util_bw = 62568 
Wasted_Col = 47543 
Wasted_Row = 12896 
Idle = 612293 

BW Util Bottlenecks: 
RCDc_limit = 14834 
RCDWRc_limit = 7591 
WTRc_limit = 8446 
RTWc_limit = 25857 
CCDLc_limit = 29255 
rwq = 0 
CCDLc_limit_alone = 26800 
WTRc_limit_alone = 7604 
RTWc_limit_alone = 24244 

Commands details: 
total_CMD = 735300 
n_nop = 668554 
Read = 41656 
Write = 0 
L2_Alloc = 0 
L2_WB = 20912 
n_act = 3628 
n_pre = 3612 
n_ref = 0 
n_req = 46884 
total_req = 62568 

Dual Bus Interface Util: 
issued_total_row = 7240 
issued_total_col = 62568 
Row_Bus_Util =  0.009846 
CoL_Bus_Util = 0.085092 
Either_Row_CoL_Bus_Util = 0.090774 
Issued_on_Two_Bus_Simul_Util = 0.004164 
issued_two_Eff = 0.045875 
queue_avg = 2.617261 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.61726
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=735300 n_nop=668780 n_act=3532 n_pre=3516 n_ref_event=0 n_req=46885 n_rd=41656 n_rd_L2_A=0 n_write=0 n_wr_bk=20912 bw_util=0.08509
n_activity=142811 dram_eff=0.4381
bk0: 2560a 718170i bk1: 2560a 717932i bk2: 2560a 718619i bk3: 2560a 717273i bk4: 2560a 718086i bk5: 2560a 718446i bk6: 2560a 719277i bk7: 2560a 719364i bk8: 2608a 718709i bk9: 2608a 717953i bk10: 2688a 717841i bk11: 2688a 718778i bk12: 2672a 718384i bk13: 2664a 717726i bk14: 2624a 717464i bk15: 2624a 715965i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924667
Row_Buffer_Locality_read = 0.954388
Row_Buffer_Locality_write = 0.687894
Bank_Level_Parallism = 2.661366
Bank_Level_Parallism_Col = 2.417413
Bank_Level_Parallism_Ready = 1.481540
write_to_read_ratio_blp_rw_average = 0.381618
GrpLevelPara = 1.899592 

BW Util details:
bwutil = 0.085092 
total_CMD = 735300 
util_bw = 62568 
Wasted_Col = 46451 
Wasted_Row = 11858 
Idle = 614423 

BW Util Bottlenecks: 
RCDc_limit = 13604 
RCDWRc_limit = 7712 
WTRc_limit = 8642 
RTWc_limit = 26870 
CCDLc_limit = 29348 
rwq = 0 
CCDLc_limit_alone = 26726 
WTRc_limit_alone = 7868 
RTWc_limit_alone = 25022 

Commands details: 
total_CMD = 735300 
n_nop = 668780 
Read = 41656 
Write = 0 
L2_Alloc = 0 
L2_WB = 20912 
n_act = 3532 
n_pre = 3516 
n_ref = 0 
n_req = 46885 
total_req = 62568 

Dual Bus Interface Util: 
issued_total_row = 7048 
issued_total_col = 62568 
Row_Bus_Util =  0.009585 
CoL_Bus_Util = 0.085092 
Either_Row_CoL_Bus_Util = 0.090466 
Issued_on_Two_Bus_Simul_Util = 0.004211 
issued_two_Eff = 0.046542 
queue_avg = 2.604536 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.60454
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=735300 n_nop=668952 n_act=3511 n_pre=3495 n_ref_event=0 n_req=46884 n_rd=41656 n_rd_L2_A=0 n_write=0 n_wr_bk=20912 bw_util=0.08509
n_activity=140015 dram_eff=0.4469
bk0: 2560a 718896i bk1: 2560a 718609i bk2: 2560a 718873i bk3: 2560a 718411i bk4: 2560a 718484i bk5: 2560a 718783i bk6: 2560a 719534i bk7: 2560a 719335i bk8: 2608a 719152i bk9: 2608a 718850i bk10: 2688a 717766i bk11: 2688a 718524i bk12: 2672a 718927i bk13: 2664a 717325i bk14: 2624a 717330i bk15: 2624a 715535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925113
Row_Buffer_Locality_read = 0.956189
Row_Buffer_Locality_write = 0.677506
Bank_Level_Parallism = 2.688290
Bank_Level_Parallism_Col = 2.410321
Bank_Level_Parallism_Ready = 1.501710
write_to_read_ratio_blp_rw_average = 0.378517
GrpLevelPara = 1.922633 

BW Util details:
bwutil = 0.085092 
total_CMD = 735300 
util_bw = 62568 
Wasted_Col = 44719 
Wasted_Row = 10762 
Idle = 617251 

BW Util Bottlenecks: 
RCDc_limit = 12555 
RCDWRc_limit = 7785 
WTRc_limit = 8751 
RTWc_limit = 25511 
CCDLc_limit = 28449 
rwq = 0 
CCDLc_limit_alone = 26421 
WTRc_limit_alone = 8052 
RTWc_limit_alone = 24182 

Commands details: 
total_CMD = 735300 
n_nop = 668952 
Read = 41656 
Write = 0 
L2_Alloc = 0 
L2_WB = 20912 
n_act = 3511 
n_pre = 3495 
n_ref = 0 
n_req = 46884 
total_req = 62568 

Dual Bus Interface Util: 
issued_total_row = 7006 
issued_total_col = 62568 
Row_Bus_Util =  0.009528 
CoL_Bus_Util = 0.085092 
Either_Row_CoL_Bus_Util = 0.090233 
Issued_on_Two_Bus_Simul_Util = 0.004387 
issued_two_Eff = 0.048622 
queue_avg = 2.630737 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.63074
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=735300 n_nop=668800 n_act=3546 n_pre=3530 n_ref_event=0 n_req=46881 n_rd=41653 n_rd_L2_A=0 n_write=0 n_wr_bk=20909 bw_util=0.08508
n_activity=143086 dram_eff=0.4372
bk0: 2560a 718330i bk1: 2560a 718821i bk2: 2560a 718530i bk3: 2560a 718467i bk4: 2560a 719777i bk5: 2560a 718528i bk6: 2560a 719369i bk7: 2560a 718992i bk8: 2608a 719247i bk9: 2608a 718921i bk10: 2688a 716707i bk11: 2688a 717709i bk12: 2673a 718216i bk13: 2664a 716981i bk14: 2624a 714700i bk15: 2620a 716113i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924362
Row_Buffer_Locality_read = 0.955417
Row_Buffer_Locality_write = 0.676932
Bank_Level_Parallism = 2.682389
Bank_Level_Parallism_Col = 2.418653
Bank_Level_Parallism_Ready = 1.513411
write_to_read_ratio_blp_rw_average = 0.379599
GrpLevelPara = 1.901085 

BW Util details:
bwutil = 0.085084 
total_CMD = 735300 
util_bw = 62562 
Wasted_Col = 45973 
Wasted_Row = 11609 
Idle = 615156 

BW Util Bottlenecks: 
RCDc_limit = 12900 
RCDWRc_limit = 7854 
WTRc_limit = 8930 
RTWc_limit = 25232 
CCDLc_limit = 30073 
rwq = 0 
CCDLc_limit_alone = 27695 
WTRc_limit_alone = 8228 
RTWc_limit_alone = 23556 

Commands details: 
total_CMD = 735300 
n_nop = 668800 
Read = 41653 
Write = 0 
L2_Alloc = 0 
L2_WB = 20909 
n_act = 3546 
n_pre = 3530 
n_ref = 0 
n_req = 46881 
total_req = 62562 

Dual Bus Interface Util: 
issued_total_row = 7076 
issued_total_col = 62562 
Row_Bus_Util =  0.009623 
CoL_Bus_Util = 0.085084 
Either_Row_CoL_Bus_Util = 0.090439 
Issued_on_Two_Bus_Simul_Util = 0.004268 
issued_two_Eff = 0.047188 
queue_avg = 2.621429 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.62143

========= L2 cache stats =========
L2_cache_bank[0]: Access = 136740, Miss = 98820, Miss_rate = 0.723, Pending_hits = 141, Reservation_fails = 1835
L2_cache_bank[1]: Access = 146543, Miss = 108704, Miss_rate = 0.742, Pending_hits = 135, Reservation_fails = 1768
L2_cache_bank[2]: Access = 146544, Miss = 108849, Miss_rate = 0.743, Pending_hits = 152, Reservation_fails = 1233
L2_cache_bank[3]: Access = 150337, Miss = 112209, Miss_rate = 0.746, Pending_hits = 150, Reservation_fails = 2074
L2_cache_bank[4]: Access = 150337, Miss = 112881, Miss_rate = 0.751, Pending_hits = 151, Reservation_fails = 1510
L2_cache_bank[5]: Access = 146544, Miss = 108320, Miss_rate = 0.739, Pending_hits = 141, Reservation_fails = 2514
L2_cache_bank[6]: Access = 146544, Miss = 109344, Miss_rate = 0.746, Pending_hits = 129, Reservation_fails = 1684
L2_cache_bank[7]: Access = 150337, Miss = 112674, Miss_rate = 0.749, Pending_hits = 146, Reservation_fails = 2202
L2_cache_bank[8]: Access = 150337, Miss = 112385, Miss_rate = 0.748, Pending_hits = 144, Reservation_fails = 1349
L2_cache_bank[9]: Access = 146544, Miss = 108368, Miss_rate = 0.739, Pending_hits = 151, Reservation_fails = 2430
L2_cache_bank[10]: Access = 146544, Miss = 108465, Miss_rate = 0.740, Pending_hits = 149, Reservation_fails = 2581
L2_cache_bank[11]: Access = 150329, Miss = 112185, Miss_rate = 0.746, Pending_hits = 128, Reservation_fails = 3116
L2_cache_bank[12]: Access = 150337, Miss = 112913, Miss_rate = 0.751, Pending_hits = 167, Reservation_fails = 1854
L2_cache_bank[13]: Access = 146512, Miss = 108528, Miss_rate = 0.741, Pending_hits = 145, Reservation_fails = 2417
L2_cache_bank[14]: Access = 146544, Miss = 109136, Miss_rate = 0.745, Pending_hits = 140, Reservation_fails = 1950
L2_cache_bank[15]: Access = 150305, Miss = 112257, Miss_rate = 0.747, Pending_hits = 140, Reservation_fails = 2896
L2_cache_bank[16]: Access = 150337, Miss = 112866, Miss_rate = 0.751, Pending_hits = 167, Reservation_fails = 2383
L2_cache_bank[17]: Access = 146512, Miss = 108624, Miss_rate = 0.741, Pending_hits = 157, Reservation_fails = 1786
L2_cache_bank[18]: Access = 146544, Miss = 108800, Miss_rate = 0.742, Pending_hits = 149, Reservation_fails = 2757
L2_cache_bank[19]: Access = 150305, Miss = 111841, Miss_rate = 0.744, Pending_hits = 134, Reservation_fails = 1429
L2_cache_bank[20]: Access = 150329, Miss = 112745, Miss_rate = 0.750, Pending_hits = 148, Reservation_fails = 1882
L2_cache_bank[21]: Access = 146512, Miss = 107793, Miss_rate = 0.736, Pending_hits = 170, Reservation_fails = 2620
L2_cache_bank[22]: Access = 146512, Miss = 109184, Miss_rate = 0.745, Pending_hits = 137, Reservation_fails = 2236
L2_cache_bank[23]: Access = 77083, Miss = 38795, Miss_rate = 0.503, Pending_hits = 151, Reservation_fails = 1900
L2_cache_bank[24]: Access = 150305, Miss = 112402, Miss_rate = 0.748, Pending_hits = 168, Reservation_fails = 2684
L2_cache_bank[25]: Access = 63536, Miss = 25168, Miss_rate = 0.396, Pending_hits = 142, Reservation_fails = 2573
L2_cache_bank[26]: Access = 146512, Miss = 108656, Miss_rate = 0.742, Pending_hits = 133, Reservation_fails = 1879
L2_cache_bank[27]: Access = 63536, Miss = 25024, Miss_rate = 0.394, Pending_hits = 136, Reservation_fails = 1538
L2_cache_bank[28]: Access = 150305, Miss = 112641, Miss_rate = 0.749, Pending_hits = 141, Reservation_fails = 1528
L2_cache_bank[29]: Access = 63536, Miss = 25345, Miss_rate = 0.399, Pending_hits = 163, Reservation_fails = 1890
L2_cache_bank[30]: Access = 146512, Miss = 108752, Miss_rate = 0.742, Pending_hits = 146, Reservation_fails = 2440
L2_cache_bank[31]: Access = 63536, Miss = 25520, Miss_rate = 0.402, Pending_hits = 151, Reservation_fails = 1866
L2_cache_bank[32]: Access = 77083, Miss = 39323, Miss_rate = 0.510, Pending_hits = 149, Reservation_fails = 2082
L2_cache_bank[33]: Access = 63536, Miss = 25553, Miss_rate = 0.402, Pending_hits = 151, Reservation_fails = 1737
L2_cache_bank[34]: Access = 63536, Miss = 25472, Miss_rate = 0.401, Pending_hits = 149, Reservation_fails = 2242
L2_cache_bank[35]: Access = 63536, Miss = 25472, Miss_rate = 0.401, Pending_hits = 145, Reservation_fails = 1798
L2_cache_bank[36]: Access = 63536, Miss = 25633, Miss_rate = 0.403, Pending_hits = 146, Reservation_fails = 1107
L2_cache_bank[37]: Access = 63536, Miss = 25360, Miss_rate = 0.399, Pending_hits = 146, Reservation_fails = 2184
L2_cache_bank[38]: Access = 63536, Miss = 25776, Miss_rate = 0.406, Pending_hits = 154, Reservation_fails = 1670
L2_cache_bank[39]: Access = 63536, Miss = 25776, Miss_rate = 0.406, Pending_hits = 142, Reservation_fails = 1751
L2_cache_bank[40]: Access = 63536, Miss = 25392, Miss_rate = 0.400, Pending_hits = 146, Reservation_fails = 2455
L2_cache_bank[41]: Access = 63536, Miss = 25441, Miss_rate = 0.400, Pending_hits = 157, Reservation_fails = 3054
L2_cache_bank[42]: Access = 63536, Miss = 25424, Miss_rate = 0.400, Pending_hits = 150, Reservation_fails = 1902
L2_cache_bank[43]: Access = 63536, Miss = 25280, Miss_rate = 0.398, Pending_hits = 157, Reservation_fails = 1401
L2_cache_bank[44]: Access = 63536, Miss = 25473, Miss_rate = 0.401, Pending_hits = 158, Reservation_fails = 3012
L2_cache_bank[45]: Access = 63518, Miss = 25610, Miss_rate = 0.403, Pending_hits = 152, Reservation_fails = 2461
L2_cache_bank[46]: Access = 63536, Miss = 25648, Miss_rate = 0.404, Pending_hits = 157, Reservation_fails = 1316
L2_cache_bank[47]: Access = 63616, Miss = 25608, Miss_rate = 0.403, Pending_hits = 160, Reservation_fails = 2006
L2_cache_bank[48]: Access = 63536, Miss = 25808, Miss_rate = 0.406, Pending_hits = 157, Reservation_fails = 2822
L2_cache_bank[49]: Access = 63616, Miss = 25576, Miss_rate = 0.402, Pending_hits = 166, Reservation_fails = 2827
L2_cache_bank[50]: Access = 63536, Miss = 25280, Miss_rate = 0.398, Pending_hits = 147, Reservation_fails = 2274
L2_cache_bank[51]: Access = 63616, Miss = 24936, Miss_rate = 0.392, Pending_hits = 154, Reservation_fails = 2627
L2_cache_bank[52]: Access = 63536, Miss = 25472, Miss_rate = 0.401, Pending_hits = 155, Reservation_fails = 4771
L2_cache_bank[53]: Access = 63615, Miss = 25128, Miss_rate = 0.395, Pending_hits = 177, Reservation_fails = 2780
L2_cache_bank[54]: Access = 136770, Miss = 99102, Miss_rate = 0.725, Pending_hits = 139, Reservation_fails = 2300
L2_cache_bank[55]: Access = 63616, Miss = 25496, Miss_rate = 0.401, Pending_hits = 163, Reservation_fails = 2402
L2_cache_bank[56]: Access = 146543, Miss = 108400, Miss_rate = 0.740, Pending_hits = 159, Reservation_fails = 2047
L2_cache_bank[57]: Access = 63616, Miss = 24984, Miss_rate = 0.393, Pending_hits = 164, Reservation_fails = 2574
L2_cache_bank[58]: Access = 150337, Miss = 111953, Miss_rate = 0.745, Pending_hits = 152, Reservation_fails = 2198
L2_cache_bank[59]: Access = 63616, Miss = 24952, Miss_rate = 0.392, Pending_hits = 143, Reservation_fails = 2253
L2_cache_bank[60]: Access = 146544, Miss = 108592, Miss_rate = 0.741, Pending_hits = 163, Reservation_fails = 1998
L2_cache_bank[61]: Access = 63615, Miss = 25464, Miss_rate = 0.400, Pending_hits = 148, Reservation_fails = 1769
L2_cache_bank[62]: Access = 150337, Miss = 112594, Miss_rate = 0.749, Pending_hits = 145, Reservation_fails = 2276
L2_cache_bank[63]: Access = 63552, Miss = 25492, Miss_rate = 0.401, Pending_hits = 154, Reservation_fails = 1786
L2_total_cache_accesses = 6783476
L2_total_cache_misses = 4351664
L2_total_cache_miss_rate = 0.6415
L2_total_cache_pending_hits = 9607
L2_total_cache_reservation_fails = 138686
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 26693
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9607
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 333289
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 138686
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 999867
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2395512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17653
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3000855
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1369456
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5414020
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 11
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2320
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 136355
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=6783476
icnt_total_pkts_simt_to_mem=6783476
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6783476
Req_Network_cycles = 979246
Req_Network_injected_packets_per_cycle =       6.9272 
Req_Network_conflicts_per_cycle =       6.4117
Req_Network_conflicts_per_cycle_util =       7.7792
Req_Bank_Level_Parallism =       8.4047
Req_Network_in_buffer_full_per_cycle =       1.6357
Req_Network_in_buffer_avg_util =      22.4454
Req_Network_out_buffer_full_per_cycle =       0.0344
Req_Network_out_buffer_avg_util =       3.1794

Reply_Network_injected_packets_num = 6783476
Reply_Network_cycles = 979246
Reply_Network_injected_packets_per_cycle =        6.9272
Reply_Network_conflicts_per_cycle =        2.9592
Reply_Network_conflicts_per_cycle_util =       3.5756
Reply_Bank_Level_Parallism =       8.3703
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.7450
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0866
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 19 min, 43 sec (11983 sec)
gpgpu_simulation_rate = 311364 (inst/sec)
gpgpu_simulation_rate = 81 (cycle/sec)
gpgpu_silicon_slowdown = 13975308x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
