#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Fri Dec  5 11:39:01 2025
# Process ID         : 2152
# Current directory  : D:/VLSI_Design M-25 Sem3/Course Project/Verilog/FPGA_CLA/FPGA_CLA.runs/synth_1
# Command line       : vivado.exe -log CLA_5bit.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CLA_5bit.tcl
# Log file           : D:/VLSI_Design M-25 Sem3/Course Project/Verilog/FPGA_CLA/FPGA_CLA.runs/synth_1/CLA_5bit.vds
# Journal file       : D:/VLSI_Design M-25 Sem3/Course Project/Verilog/FPGA_CLA/FPGA_CLA.runs/synth_1\vivado.jou
# Running On         : DESKTOP-3VF7UER
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : Intel(R) Core(TM) i5-1035G1 CPU @ 1.00GHz
# CPU Frequency      : 1190 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 8368 MB
# Swap memory        : 9663 MB
# Total Virtual      : 18032 MB
# Available Virtual  : 7899 MB
#-----------------------------------------------------------
source CLA_5bit.tcl -notrace
