
*** Running vivado
    with args -log total_1_total_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source total_1_total_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source total_1_total_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado/ip_repo/total_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top total_1_total_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3376 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 395.012 ; gain = 100.387
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'total_1_total_0_0' [d:/Vivado/lab5_total/lab5_total.srcs/sources_1/bd/total_1/ip/total_1_total_0_0/synth/total_1_total_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'total_v1_0' [d:/Vivado/lab5_total/lab5_total.srcs/sources_1/bd/total_1/ipshared/7d33/hdl/total_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'total_v1_0_S00_AXI' [d:/Vivado/lab5_total/lab5_total.srcs/sources_1/bd/total_1/ipshared/7d33/hdl/total_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/Vivado/lab5_total/lab5_total.srcs/sources_1/bd/total_1/ipshared/7d33/hdl/total_v1_0_S00_AXI.v:230]
INFO: [Synth 8-226] default block is never used [d:/Vivado/lab5_total/lab5_total.srcs/sources_1/bd/total_1/ipshared/7d33/hdl/total_v1_0_S00_AXI.v:373]
INFO: [Synth 8-6157] synthesizing module 'controller' [d:/Vivado/lab5_total/lab5_total.srcs/sources_1/bd/total_1/ipshared/controller.v:1]
	Parameter s0 bound to: 3'b000 
	Parameter s1 bound to: 3'b001 
	Parameter s2 bound to: 3'b010 
	Parameter s3 bound to: 3'b011 
	Parameter s4 bound to: 3'b100 
	Parameter s5 bound to: 3'b101 
	Parameter s6 bound to: 3'b110 
INFO: [Synth 8-6155] done synthesizing module 'controller' (1#1) [d:/Vivado/lab5_total/lab5_total.srcs/sources_1/bd/total_1/ipshared/controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'memory_ctrl' [d:/Vivado/lab5_total/lab5_total.srcs/sources_1/bd/total_1/ipshared/memory_ctrl.v:1]
INFO: [Synth 8-6157] synthesizing module 'mem32X8' [d:/Vivado/lab5_total/lab5_total.srcs/sources_1/bd/total_1/ipshared/mem32X8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mem32X8' (2#1) [d:/Vivado/lab5_total/lab5_total.srcs/sources_1/bd/total_1/ipshared/mem32X8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'memory_ctrl' (3#1) [d:/Vivado/lab5_total/lab5_total.srcs/sources_1/bd/total_1/ipshared/memory_ctrl.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'address1' does not match port width (5) of module 'memory_ctrl' [d:/Vivado/lab5_total/lab5_total.srcs/sources_1/bd/total_1/ipshared/7d33/hdl/total_v1_0_S00_AXI.v:422]
INFO: [Synth 8-6155] done synthesizing module 'total_v1_0_S00_AXI' (4#1) [d:/Vivado/lab5_total/lab5_total.srcs/sources_1/bd/total_1/ipshared/7d33/hdl/total_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'total_v1_0' (5#1) [d:/Vivado/lab5_total/lab5_total.srcs/sources_1/bd/total_1/ipshared/7d33/hdl/total_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'total_1_total_0_0' (6#1) [d:/Vivado/lab5_total/lab5_total.srcs/sources_1/bd/total_1/ip/total_1_total_0_0/synth/total_1_total_0_0.v:57]
WARNING: [Synth 8-3331] design memory_ctrl has unconnected port cmd[7]
WARNING: [Synth 8-3331] design memory_ctrl has unconnected port cmd[6]
WARNING: [Synth 8-3331] design memory_ctrl has unconnected port cmd[5]
WARNING: [Synth 8-3331] design memory_ctrl has unconnected port cmd[4]
WARNING: [Synth 8-3331] design memory_ctrl has unconnected port cmd[3]
WARNING: [Synth 8-3331] design memory_ctrl has unconnected port cmd[2]
WARNING: [Synth 8-3331] design total_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design total_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design total_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design total_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design total_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design total_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 450.977 ; gain = 156.352
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 450.977 ; gain = 156.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 450.977 ; gain = 156.352
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 798.129 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 798.129 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.222 . Memory (MB): peak = 800.449 ; gain = 2.320
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 800.449 ; gain = 505.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 800.449 ; gain = 505.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 800.449 ; gain = 505.824
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Vivado/lab5_total/lab5_total.srcs/sources_1/bd/total_1/ipshared/controller.v:337]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Vivado/lab5_total/lab5_total.srcs/sources_1/bd/total_1/ipshared/controller.v:337]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Vivado/lab5_total/lab5_total.srcs/sources_1/bd/total_1/ipshared/controller.v:337]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Vivado/lab5_total/lab5_total.srcs/sources_1/bd/total_1/ipshared/controller.v:337]
INFO: [Synth 8-5546] ROM "address2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "matrixA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "matrixA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "matrixA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "matrixA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "matrixB" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "matrixB" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "matrixB" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "matrixB" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "matrixC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "matrixC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "det_result" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "write_enable1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'matrixC_reg[3]' [d:/Vivado/lab5_total/lab5_total.srcs/sources_1/bd/total_1/ipshared/controller.v:340]
WARNING: [Synth 8-327] inferring latch for variable 'matrixC_reg[2]' [d:/Vivado/lab5_total/lab5_total.srcs/sources_1/bd/total_1/ipshared/controller.v:340]
WARNING: [Synth 8-327] inferring latch for variable 'matrixC_reg[1]' [d:/Vivado/lab5_total/lab5_total.srcs/sources_1/bd/total_1/ipshared/controller.v:340]
WARNING: [Synth 8-327] inferring latch for variable 'matrixC_reg[0]' [d:/Vivado/lab5_total/lab5_total.srcs/sources_1/bd/total_1/ipshared/controller.v:340]
WARNING: [Synth 8-327] inferring latch for variable 'det_result_reg' [d:/Vivado/lab5_total/lab5_total.srcs/sources_1/bd/total_1/ipshared/controller.v:369]
INFO: [Synth 8-3971] The signal mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 800.449 ; gain = 505.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 20    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 21    
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 17    
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   6 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   8 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module controller 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 18    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 17    
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   6 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	   8 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 8     
Module mem32X8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module memory_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module total_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'inst/total_v1_0_S00_AXI_inst/ctrl1/matrixA_reg[3][7:0]' into 'inst/total_v1_0_S00_AXI_inst/ctrl1/matrixA_reg[3][7:0]' [d:/Vivado/lab5_total/lab5_total.srcs/sources_1/bd/total_1/ipshared/controller.v:277]
INFO: [Synth 8-4471] merging register 'inst/total_v1_0_S00_AXI_inst/ctrl1/matrixA_reg[2][7:0]' into 'inst/total_v1_0_S00_AXI_inst/ctrl1/matrixA_reg[2][7:0]' [d:/Vivado/lab5_total/lab5_total.srcs/sources_1/bd/total_1/ipshared/controller.v:277]
INFO: [Synth 8-4471] merging register 'inst/total_v1_0_S00_AXI_inst/ctrl1/matrixA_reg[3][7:0]' into 'inst/total_v1_0_S00_AXI_inst/ctrl1/matrixA_reg[3][7:0]' [d:/Vivado/lab5_total/lab5_total.srcs/sources_1/bd/total_1/ipshared/controller.v:277]
INFO: [Synth 8-4471] merging register 'inst/total_v1_0_S00_AXI_inst/ctrl1/matrixA_reg[2][7:0]' into 'inst/total_v1_0_S00_AXI_inst/ctrl1/matrixA_reg[2][7:0]' [d:/Vivado/lab5_total/lab5_total.srcs/sources_1/bd/total_1/ipshared/controller.v:277]
INFO: [Synth 8-4471] merging register 'inst/total_v1_0_S00_AXI_inst/ctrl1/matrixB_reg[1][7:0]' into 'inst/total_v1_0_S00_AXI_inst/ctrl1/matrixB_reg[1][7:0]' [d:/Vivado/lab5_total/lab5_total.srcs/sources_1/bd/total_1/ipshared/controller.v:293]
INFO: [Synth 8-4471] merging register 'inst/total_v1_0_S00_AXI_inst/ctrl1/matrixB_reg[3][7:0]' into 'inst/total_v1_0_S00_AXI_inst/ctrl1/matrixB_reg[3][7:0]' [d:/Vivado/lab5_total/lab5_total.srcs/sources_1/bd/total_1/ipshared/controller.v:293]
INFO: [Synth 8-4471] merging register 'inst/total_v1_0_S00_AXI_inst/ctrl1/matrixB_reg[0][7:0]' into 'inst/total_v1_0_S00_AXI_inst/ctrl1/matrixB_reg[0][7:0]' [d:/Vivado/lab5_total/lab5_total.srcs/sources_1/bd/total_1/ipshared/controller.v:293]
INFO: [Synth 8-4471] merging register 'inst/total_v1_0_S00_AXI_inst/ctrl1/matrixB_reg[2][7:0]' into 'inst/total_v1_0_S00_AXI_inst/ctrl1/matrixB_reg[2][7:0]' [d:/Vivado/lab5_total/lab5_total.srcs/sources_1/bd/total_1/ipshared/controller.v:293]
INFO: [Synth 8-4471] merging register 'inst/total_v1_0_S00_AXI_inst/ctrl1/matrixA_reg[3][7:0]' into 'inst/total_v1_0_S00_AXI_inst/ctrl1/matrixA_reg[3][7:0]' [d:/Vivado/lab5_total/lab5_total.srcs/sources_1/bd/total_1/ipshared/controller.v:277]
INFO: [Synth 8-4471] merging register 'inst/total_v1_0_S00_AXI_inst/ctrl1/matrixA_reg[2][7:0]' into 'inst/total_v1_0_S00_AXI_inst/ctrl1/matrixA_reg[2][7:0]' [d:/Vivado/lab5_total/lab5_total.srcs/sources_1/bd/total_1/ipshared/controller.v:277]
INFO: [Synth 8-4471] merging register 'inst/total_v1_0_S00_AXI_inst/ctrl1/matrixB_reg[1][7:0]' into 'inst/total_v1_0_S00_AXI_inst/ctrl1/matrixB_reg[1][7:0]' [d:/Vivado/lab5_total/lab5_total.srcs/sources_1/bd/total_1/ipshared/controller.v:293]
INFO: [Synth 8-4471] merging register 'inst/total_v1_0_S00_AXI_inst/ctrl1/matrixB_reg[3][7:0]' into 'inst/total_v1_0_S00_AXI_inst/ctrl1/matrixB_reg[3][7:0]' [d:/Vivado/lab5_total/lab5_total.srcs/sources_1/bd/total_1/ipshared/controller.v:293]
INFO: [Synth 8-4471] merging register 'inst/total_v1_0_S00_AXI_inst/ctrl1/matrixB_reg[0][7:0]' into 'inst/total_v1_0_S00_AXI_inst/ctrl1/matrixB_reg[0][7:0]' [d:/Vivado/lab5_total/lab5_total.srcs/sources_1/bd/total_1/ipshared/controller.v:293]
INFO: [Synth 8-4471] merging register 'inst/total_v1_0_S00_AXI_inst/ctrl1/matrixB_reg[2][7:0]' into 'inst/total_v1_0_S00_AXI_inst/ctrl1/matrixB_reg[2][7:0]' [d:/Vivado/lab5_total/lab5_total.srcs/sources_1/bd/total_1/ipshared/controller.v:293]
INFO: [Synth 8-4471] merging register 'inst/total_v1_0_S00_AXI_inst/ctrl1/matrixA_reg[0][7:0]' into 'inst/total_v1_0_S00_AXI_inst/ctrl1/matrixA_reg[0][7:0]' [d:/Vivado/lab5_total/lab5_total.srcs/sources_1/bd/total_1/ipshared/controller.v:277]
INFO: [Synth 8-4471] merging register 'inst/total_v1_0_S00_AXI_inst/ctrl1/matrixA_reg[1][7:0]' into 'inst/total_v1_0_S00_AXI_inst/ctrl1/matrixA_reg[1][7:0]' [d:/Vivado/lab5_total/lab5_total.srcs/sources_1/bd/total_1/ipshared/controller.v:277]
INFO: [Synth 8-4471] merging register 'inst/total_v1_0_S00_AXI_inst/ctrl1/matrixA_reg[0][7:0]' into 'inst/total_v1_0_S00_AXI_inst/ctrl1/matrixA_reg[0][7:0]' [d:/Vivado/lab5_total/lab5_total.srcs/sources_1/bd/total_1/ipshared/controller.v:277]
INFO: [Synth 8-4471] merging register 'inst/total_v1_0_S00_AXI_inst/ctrl1/matrixA_reg[1][7:0]' into 'inst/total_v1_0_S00_AXI_inst/ctrl1/matrixA_reg[1][7:0]' [d:/Vivado/lab5_total/lab5_total.srcs/sources_1/bd/total_1/ipshared/controller.v:277]
INFO: [Synth 8-4471] merging register 'inst/total_v1_0_S00_AXI_inst/ctrl1/matrixA_reg[0][7:0]' into 'inst/total_v1_0_S00_AXI_inst/ctrl1/matrixA_reg[0][7:0]' [d:/Vivado/lab5_total/lab5_total.srcs/sources_1/bd/total_1/ipshared/controller.v:277]
INFO: [Synth 8-4471] merging register 'inst/total_v1_0_S00_AXI_inst/ctrl1/matrixA_reg[1][7:0]' into 'inst/total_v1_0_S00_AXI_inst/ctrl1/matrixA_reg[1][7:0]' [d:/Vivado/lab5_total/lab5_total.srcs/sources_1/bd/total_1/ipshared/controller.v:277]
INFO: [Synth 8-5546] ROM "inst/total_v1_0_S00_AXI_inst/ctrl1/n_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design memory_ctrl has unconnected port cmd[7]
WARNING: [Synth 8-3331] design memory_ctrl has unconnected port cmd[6]
WARNING: [Synth 8-3331] design memory_ctrl has unconnected port cmd[5]
WARNING: [Synth 8-3331] design memory_ctrl has unconnected port cmd[4]
WARNING: [Synth 8-3331] design memory_ctrl has unconnected port cmd[3]
WARNING: [Synth 8-3331] design memory_ctrl has unconnected port cmd[2]
WARNING: [Synth 8-3331] design total_1_total_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design total_1_total_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design total_1_total_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design total_1_total_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design total_1_total_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design total_1_total_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3971] The signal mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'inst/total_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/total_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/total_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/total_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/total_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/total_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 800.449 ; gain = 505.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|mem32X8:    | mem_reg    | 32 x 8(WRITE_FIRST)    | W | R | 32 x 8(WRITE_FIRST)    | W | R | Port A and B     | 1      | 0      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/total_v1_0_S00_AXI_inst/m_ctrl1/mem_i/i_0/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/total_v1_0_S00_AXI_inst/m_ctrl1/mem_i/i_0/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 802.473 ; gain = 507.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 803.141 ; gain = 508.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|mem32X8:    | mem_reg    | 32 x 8(WRITE_FIRST)    | W | R | 32 x 8(WRITE_FIRST)    | W | R | Port A and B     | 1      | 0      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/total_v1_0_S00_AXI_inst/m_ctrl1/mem_i/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/total_v1_0_S00_AXI_inst/m_ctrl1/mem_i/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 829.945 ; gain = 535.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 829.945 ; gain = 535.320
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 829.945 ; gain = 535.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 829.945 ; gain = 535.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 829.945 ; gain = 535.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 829.945 ; gain = 535.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 829.945 ; gain = 535.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    70|
|2     |LUT1     |     2|
|3     |LUT2     |   162|
|4     |LUT3     |    29|
|5     |LUT4     |   160|
|6     |LUT5     |    38|
|7     |LUT6     |   276|
|8     |RAMB18E1 |     1|
|9     |FDRE     |   196|
|10    |FDSE     |     1|
|11    |LD       |    40|
+------+---------+------+

Report Instance Areas: 
+------+----------------------------+-------------------+------+
|      |Instance                    |Module             |Cells |
+------+----------------------------+-------------------+------+
|1     |top                         |                   |   975|
|2     |  inst                      |total_v1_0         |   975|
|3     |    total_v1_0_S00_AXI_inst |total_v1_0_S00_AXI |   975|
|4     |      m_ctrl1               |memory_ctrl        |    15|
|5     |        mem_i               |mem32X8            |     1|
|6     |      ctrl1                 |controller         |   791|
+------+----------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 829.945 ; gain = 535.320
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 829.945 ; gain = 185.848
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 829.945 ; gain = 535.320
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 111 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 829.945 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 40 instances were transformed.
  LD => LDCE: 40 instances

INFO: [Common 17-83] Releasing license: Synthesis
78 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 829.945 ; gain = 541.730
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 829.945 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/lab5_total/lab5_total.runs/total_1_total_0_0_synth_1/total_1_total_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP total_1_total_0_0, cache-ID = 62b4c1b8c7da9e69
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 829.945 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/lab5_total/lab5_total.runs/total_1_total_0_0_synth_1/total_1_total_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file total_1_total_0_0_utilization_synth.rpt -pb total_1_total_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov 23 22:53:46 2019...
