\input{setup}

\pagestyle{fancy}
% \renewcommand{\sectionmark}[1]{\markboth{ #1}{}}
% \renewcommand{\subsectionmark}[1]{\markboth{\thesection\ #1}{\thesubsection\ #1}}
\fancyhf{}
% \rhead{\fontfamily{\sfdefault}\selectfont \textbf{\rightmark}}
% \lhead{\fontfamily{\sfdefault}\selectfont \textbf{Thesis}}
% \rfoot{\fontfamily{\sfdefault}\selectfont \textbf{Page \thepage}}
% \lfoot{\fontfamily{\sfdefault}\selectfont \textbf{Cole Nielsen}} % \today
\fancyhead[LE,RO]{\fontfamily{\sfdefault}\selectfont \textbf{\rightmark}}
% \fancyhead[RE,LO]{Guides and tutorials}
% \fancyfoot[CE,CO]{\rightmark}
\fancyfoot[LE,RO]{\fontfamily{\sfdefault}\selectfont \textbf{Page \thepage}}
\title{\textbf{}}
\date{}

\sloppy\RaggedRight\raggedbottom
\begin{document}	
	\input{cover}
	\pagebreak
	% \thispagestyle{blank}
	% \null\pagebreak

	% % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % 
	% Abstract
	\justify
	\setcounter{page}{1}
	% \pagebreak
	\thispagestyle{nohdr}
	\large\fontfamily{\sfdefault}\selectfont \		
	\begin{abstract} \large\fontfamily{\rmdefault}\selectfont \
		
		\vspace{-2em}A power and jitter FOM state of art integer-N all digital phase locked loop (ADPLL) frequency synthesizer implemented in a commercially available 22nm FD-SOI process is presented in this paper. Achieved was a power consumption of 95 $\mu$W with 12 oscillator phases at 816 MHz, a jitter FOM of -225 dB, and an active area of 0.00365 mm$^2$. This was obtained through an emphasis on power reducing architectural choices for application to low duty cycle wake up receivers (WUR), utilizing low complexity, bias and reference-free circuits. Included is a novel, pseudo-differential voltage controlled ring oscillator using FD-SOI backgates to implement both frequency tuning and differential behavior. This voltage controlled oscillator achieves high frequency tuning gain linearity with rail-to-rail input range, while using no static current biasing. The proposed oscillator enables 2.448 GHz IQ sampling through oversampling at the 1/3 subharmonic (816 MHz). Capacitive DACs are used to provide digital control to the oscillator with minimum power draw. A low complexity band-bang phase detector (BBPD) and an all digital proportional-integral (PI) loop filter with divider-free operation implement the remaining portions of the PLL. Furthermore, a mathematical model regarding the novel oscillator is introduced, a phase noise optimization theory is presented for PI loop-filter design in BBPD-PLLs, and theory regarding DAC resolution determination is also outlined. Finally, a theoretical limit for achievable PLL FOM$_{jitter}$ in the proposed design is established.
	\end{abstract}
	% \section*{Abstract}
	% fjdsfkajjlkf

	% % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % 
	% Preface
	\pagebreak
	% \thispagestyle{nohdr}
	% \null\pagebreak
	\thispagestyle{nohdr}
	\large\fontfamily{\sfdefault}\selectfont 
	\Huge\textbf{Preface.}\\
	\epigraph{Simplicity is the ultimate sophistication.}{\textit{Leonardo da Vinci}}
	\large\fontfamily{\rmdefault}\selectfont 
	\vspace{1em}
	I would like to thank my advisors Trond Ytterdal and Carsten Wulff for providing me the opportunities to further my knowledge and experience in the dark arts of circuit design.

	\par I also thank my family for their continual open support of my life endeavors.


	\vspace{6em}
	Cole Nielsen 

	\vspace{0em}
	June 2020, Trondheim.

	% % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % 


	% % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % 
	% Project Description
	\pagebreak
	% \thispagestyle{nohdr}
	% \null\pagebreak
	\thispagestyle{nohdr}
	\large\fontfamily{\sfdefault}\selectfont 
	\Huge\textbf{Problem description.}\\
	% \vspace{1em}
	\large\fontfamily{\rmdefault}\selectfont 
	
	The intent of this project is to develop an ultra low power, integer-N all-digital PLL (ADPLL) frequency synthesizer for application to wake up receiver (WUR) radio circuits. The target technology is a commercially available fully-depleted silicon on insulator (FD-SOI) process with 22nm node size. The implemented PLL is intended for use in duty cycled WUR circuit applications, with on the order of 1\% active time. Due to the duty cycled requirement, the design must enable rapid locking times such that fast wake-up from a sleep state can be achieved. The required specifications for this PLL design are given in table \ref{reqs}. Given the radio application of the work, a direct phase noise requirement is not provided, rather, performance is constrained in terms of the modulation scheme and target bit error rate of the radio system. Therefore, the implemented PLL must enable satisfactory operation of this radio system.
		\begin{table}[htb!]
			\centering
			\def\arraystretch{1.5}		
			\setlength\arrayrulewidth{1pt}
			\setlength{\tabcolsep}{1em} % for the horizontal padding
			\fontfamily{\sfdefault}\selectfont 
			\begin{tabular}{|l|r|l|}	
				\hline 
				\rule[-1ex]{0pt}{2.5ex} \cellcolor{gray!40}\textbf{Parameter} & \cellcolor{gray!40}\textbf{Specification} & \cellcolor{gray!40}\textbf{Unit}\\ 
				\hline 
				\rule[-1ex]{0pt}{2.5ex} Power & $\leq$ 100 &  $\mu$W  \\ 
				\hline 
				\rule[-1ex]{0pt}{2.5ex} Reference frequency\tablefootnote{Frequencies derived from the reference, for example through division, are also acceptable.} &  32  &  MHz  \\ 
				\hline 
				\rule[-1ex]{0pt}{2.5ex} Synthesized frequency\tablefootnote{Or equivalent through sampling.} & 2.448 &  GHz  \\ 
				\hline 
				\rule[-1ex]{0pt}{2.5ex} BER\tablefootnote{At 250 Kbps with symbols encoded as $\pm2\pi$ phase shifts.} & $\leq$ 10$^{-3}$ & \\ 
				\hline 
				\rule[-1ex]{0pt}{2.5ex} Lock time & $\leq$ 5 & $\mu$s  \\ 
				\hline 
				% \rule[-1ex]{0pt}{2.5ex} FOM$_{\Phi n}$\tablefootnote{ FOM$_{\Phi n} = 10\log_{10}\left(\frac{\sigma_{t_j}^2}{(\textnormal{1 s})^2}\cdot\frac{\textnormal{Power}}{\textnormal{1 mW}}\right)$, where $\sigma_{t_j}$ is the measured RMS timing jitter of the PLL.} & $\leq$ -230 & dB  \\ 
				% \hline 
			\end{tabular} 
			\caption{Design required specifications.}
			\label{reqs}
		\end{table} 
	\large\fontfamily{\rmdefault}\selectfont 
	\par This work is in part a continuation of the author's previous work \cite{Me} on the optimization and simulation of integer-N ADPLLs, which focused on automation of loop filter design. This previous work has motivated the architectural choices of this work, particularly the usage of a bang-bang phase detector with a proportional-integral (PI) controller based loop filter. This architecture was found to be advantageous in terms of complexity and optimizability, providing for a known good starting point on this project.

	% % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % 
	% % Preface
	% \pagebreak
	% \thispagestyle{nohdr}
	% \null\pagebreak
	% \thispagestyle{nohdr}
	% \large\fontfamily{\sfdefault}\selectfont 
	% \Huge\textbf{Preface.}\\
	% \vspace{1em}
	% \large\fontfamily{\rmdefault}\selectfont 
	% \lipsum[1]

	% % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % 
	% Contents, list of tables and figures
	\fontfamily{\sfdefault}\selectfont 
	\thispagestyle{nohdr}
	% \null\pagebreak
	% \thispagestyle{nohdr}
	\null\pagebreak
	\tableofcontents
	\pagebreak
	\listoffigures
	\listoftables

	% \vhrulefill{\lineheight}

	\fontfamily{\rmdefault}\selectfont 
	% % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % 
	% Abbreviations
	\pagebreak
	\FloatBarrier
	\input{abbrev.tex}
	% \FloatBarrier\pagebreak
	\null

	% % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % 
	\pagebreak\FloatBarrier

	\section{Introduction}\label{intro}
	\input{intro.tex}
	\pagebreak\FloatBarrier


	\pagebreak
	\section{Redefining Requirements}
	With the purpose of this work to be applied to a radio system, the high level requirements of the PLL are constrained by the performance requirements of end use radio system. The target for this work is to enable a bit error rate of $\leq 10^{-3}$ using a slightly modified Gaussian minimum shift keying (GMSK) \cite{rappaport_wireless_2002} modulation scheme. The transmitted signal is to have a nominal 1 Mbps data rate and a bandwidth-time (BT) product of 0.5, where 1 and 0 respectively are encoded as $\pm \pi/2$ phase shift per symbol in the signal. The receiver, however, is to be operated at lower symbol rate of 250 kbps. To match data rates, the transmitter therefore must transmit four identical symbols at 1 Mbps to encode one symbol as seen by the receiver. The result of such a scheme is that one received symbol will be constituted by a phase shift of $\pm 2\pi$, or a full rotation of the signal constellation, which increases the detectability of the received signal. To determine PLL requirements for this scheme, a simulation of bit error rate versus carrier-to-noise ratio (CNR) of the modulated signal has been performed, with the results in figure \ref{fig:ber_cnr}. It is found that for a BER of $10^{-3}$, a minimum of 6.4 dB of CNR is required for the radio system. In the case of this work, where the PLL is constrained to ultra low power, it is now assumed that the PLL will be the limiting factor in terms of noise in the implemented radio system. Therefore, the CNR of the oscillator, that is the ratio of the main tone power to phase noise power, must be at least the determined value of 6.4 dB. To provide a slight margin due to the inevitable presence of other noise sources in the radio system, a specification for CNR $\geq$ 10 dB for the PLL has been selected. It is more typical to define PLL performance in terms of root mean square (RMS) jitter, accordingly table \ref{tab:pll_specs} contains the final translated requirements of the PLL to meet the intended radio system performance targets. Another relevant requirement for the PLL is it must enable IQ sampling of RF signals at 2.448 GHz.




\begin{figure}[htb!]
	\begin{floatrow}
	\ffigbox{%
		\includegraphics[width=0.5\textwidth, angle=0]{./figs/theory/ber_cnr}
	}{%
	    \caption{Bit error rate versus carrier to noise ratio of targeted radio system modulation scheme.}
	    \label{fig:ber_cnr}
	}
	\capbtabbox{%
		\def\arraystretch{1.5}		
		\setlength\arrayrulewidth{0.75pt}
		\setlength{\tabcolsep}{1em} % for the horizontal padding
		\begin{tabular}{|c|c|c|}
			\hline 
			\rule[-1ex]{0pt}{2.5ex} \cellcolor{gray!40}\textbf{Parameter} & \cellcolor{gray!40}\textbf{Value} & \cellcolor{gray!40}\textbf{Units}\\ 
			\hline 
			\rule[-1ex]{0pt}{2.5ex} \textbf{CNR} (at 2.448 GHz) & $\geq$ 10 & dB \\ 
			\hline 
			\rule[-1ex]{0pt}{2.5ex} \textbf{RMS Jitter } &  $\leq$ 20.56 & ps  \\ 
			\hline 
			\rule[-1ex]{0pt}{2.5ex} \textbf{Frequency} &  2.448 & GHz  \\ 
			\hline 
			\rule[-1ex]{0pt}{2.5ex} \textbf{Power} &  $\leq$ 100 & $\mu$W  \\ 
			\hline 
		\end{tabular} 

	}{%
		\caption{Radio system derived PLL performance specifications.}
		\label{tab:pll_specs}
	}
	\end{floatrow}
\end{figure}	




	\pagebreak

	\section{Theory}\label{theory}
	\input{theory.tex}
	% \input{theory2.tex}
	% \section{Methods}\label{methods}
	\FloatBarrier\newpage
	\input{methods.tex}
    % \section{Results}
	
	\FloatBarrier\pagebreak
	\section{Implementation Results}\label{results}
	\input{results.tex}

	\FloatBarrier\pagebreak
	\section{Discussion}\label{disco}
    \input{disco.tex}

	% % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % 
    \FloatBarrier

    \pagebreak
    \section{Conclusion} \label{conclusion}

    In this work, an ultra-low power phase locked loop of novel architecture was implemented to achieve ultra-low power operation for the needs of wake up receiver applications, with state of art power (95 $\mu$W) and area (0.00365 mm$^2$). The proposed architecture successfully implemented power saving simplifications, including dividerless operation, an all-digital loop filter, and a novel DCO design. The DCO architecture introduced a new pseudo-differential delay cell based voltage controlled ring oscillator topology, operating on backgate connections to implement both frequency tuning and differential operation. This ring oscillator topology exploits characteristics of FD-SOI, which enabled highly linear oscillator gain with rail-to-rail control voltages. The oscillator topology design was shown to operate effectively coupled with a capacitive DAC, resulting in a low energy, low complexity oscillator with fine control of frequency. Theory regarding the design and operation of such oscillators was introduced. Furthermore, theory for filter optimization of PI-controller BBPD-PLLs was derived, and a theoretical result for the best case jitter and jitter FOM for such a topology was derived. Specifically, it was determined that PI-controller BBPD-PLL jitter is proportional directly to oscillator phase noise FOM, and inversely proportional to reference frequency. In the case of implementation with ring oscillators operating at a fixed temperature, the fundamental limit for jitter is inversely proportional to reference frequency, leading to the finding that the only way to improve PI-controller BBPD-PLL phase noise and jitter is to increase the reference frequency used.

	% % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % 
	% References
    \pagebreak
	\printbibliography


	% % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % 
	% Appendix
	\pagebreak
	\input{appendix}
	% \input{ring_osc_tuning}


\end{document}