Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Mon Mar 11 21:41:03 2019
| Host         : tayler-arch running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file board_timing_summary_postroute_physopted.rpt -rpx board_timing_summary_postroute_physopted.rpx
| Design       : board
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.007        0.000                      0                  311        0.192        0.000                      0                  311        2.000        0.000                       0                   134  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.007        0.000                      0                  288        0.192        0.000                      0                  288        2.000        0.000                       0                   134  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      0.144        0.000                      0                   23        3.221        0.000                      0                   23  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (required time - arrival time)
  Source:                 CORDIC/REGFILE/x_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CORDIC/REGFILE/y_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 2.207ns (44.614%)  route 2.740ns (55.386%))
  Logic Levels:           8  (CARRY4=4 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 9.992 - 5.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.140     3.661    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.757 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.547     5.304    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X51Y80         FDRE                                         r  CORDIC/REGFILE/x_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDRE (Prop_fdre_C_Q)         0.456     5.760 r  CORDIC/REGFILE/x_out_reg[15]/Q
                         net (fo=24, routed)          0.954     6.714    CORDIC/CONTROLLER/x_out_reg[15]_2[8]
    SLICE_X48Y75         LUT6 (Prop_lut6_I5_O)        0.124     6.838 r  CORDIC/CONTROLLER/y_out0_carry_i_21/O
                         net (fo=1, routed)           0.626     7.464    CORDIC/CONTROLLER/y_out0_carry_i_21_n_0
    SLICE_X51Y74         LUT6 (Prop_lut6_I5_O)        0.124     7.588 r  CORDIC/CONTROLLER/y_out0_carry_i_14/O
                         net (fo=2, routed)           0.511     8.098    CORDIC/REGFILE/x_out_reg[0]_2
    SLICE_X48Y76         LUT6 (Prop_lut6_I1_O)        0.124     8.222 r  CORDIC/REGFILE/y_out0__45_carry_i_4/O
                         net (fo=1, routed)           0.000     8.222    CORDIC/ALU/i_reg[0][0]
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.754 r  CORDIC/ALU/y_out0__45_carry/CO[3]
                         net (fo=1, routed)           0.000     8.754    CORDIC/ALU/y_out0__45_carry_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.868 r  CORDIC/ALU/y_out0__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.868    CORDIC/ALU/y_out0__45_carry__0_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.982 r  CORDIC/ALU/y_out0__45_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.982    CORDIC/ALU/y_out0__45_carry__1_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.295 r  CORDIC/ALU/y_out0__45_carry__2/O[3]
                         net (fo=1, routed)           0.649     9.945    CORDIC/ALU/y_out04_out[15]
    SLICE_X45Y79         LUT6 (Prop_lut6_I4_O)        0.306    10.251 r  CORDIC/ALU/y_out[15]_i_1/O
                         net (fo=1, routed)           0.000    10.251    CORDIC/REGFILE/z_out_reg[15]_1[15]
    SLICE_X45Y79         FDRE                                         r  CORDIC/REGFILE/y_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.133     8.474    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.427     9.992    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X45Y79         FDRE                                         r  CORDIC/REGFILE/y_out_reg[15]/C
                         clock pessimism              0.270    10.262    
                         clock uncertainty           -0.035    10.227    
    SLICE_X45Y79         FDRE (Setup_fdre_C_D)        0.031    10.258    CORDIC/REGFILE/y_out_reg[15]
  -------------------------------------------------------------------
                         required time                         10.258    
                         arrival time                         -10.251    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.033ns  (required time - arrival time)
  Source:                 START_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CORDIC/CONTROLLER/i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - clk fall@2.500ns)
  Data Path Delay:        1.646ns  (logic 0.648ns (39.362%)  route 0.998ns (60.638%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 9.768 - 5.000 ) 
    Source Clock Delay      (SCD):    5.304ns = ( 7.804 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     3.958 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     5.925    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.021 f  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.140     6.161    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.257 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.547     7.804    START_DB/clk_IBUF_BUFG
    SLICE_X52Y80         FDRE                                         r  START_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.524     8.328 r  START_DB/debounced_reg/Q
                         net (fo=52, routed)          0.645     8.973    START_DB/start_db
    SLICE_X53Y76         LUT2 (Prop_lut2_I0_O)        0.124     9.097 r  START_DB/i_rep[3]_i_1/O
                         net (fo=8, routed)           0.353     9.450    CORDIC/CONTROLLER/SR[0]
    SLICE_X51Y76         FDRE                                         r  CORDIC/CONTROLLER/i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           1.427     9.768    CORDIC/CONTROLLER/clk_IBUF_BUFG_repN_alias
    SLICE_X51Y76         FDRE                                         r  CORDIC/CONTROLLER/i_reg[1]/C
                         clock pessimism              0.180     9.948    
                         clock uncertainty           -0.035     9.912    
    SLICE_X51Y76         FDRE (Setup_fdre_C_R)       -0.429     9.483    CORDIC/CONTROLLER/i_reg[1]
  -------------------------------------------------------------------
                         required time                          9.483    
                         arrival time                          -9.450    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (required time - arrival time)
  Source:                 START_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CORDIC/CONTROLLER/i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - clk fall@2.500ns)
  Data Path Delay:        1.646ns  (logic 0.648ns (39.362%)  route 0.998ns (60.638%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 9.768 - 5.000 ) 
    Source Clock Delay      (SCD):    5.304ns = ( 7.804 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     3.958 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     5.925    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.021 f  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.140     6.161    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.257 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.547     7.804    START_DB/clk_IBUF_BUFG
    SLICE_X52Y80         FDRE                                         r  START_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.524     8.328 r  START_DB/debounced_reg/Q
                         net (fo=52, routed)          0.645     8.973    START_DB/start_db
    SLICE_X53Y76         LUT2 (Prop_lut2_I0_O)        0.124     9.097 r  START_DB/i_rep[3]_i_1/O
                         net (fo=8, routed)           0.353     9.450    CORDIC/CONTROLLER/SR[0]
    SLICE_X51Y76         FDRE                                         r  CORDIC/CONTROLLER/i_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           1.427     9.768    CORDIC/CONTROLLER/clk_IBUF_BUFG_repN_alias
    SLICE_X51Y76         FDRE                                         r  CORDIC/CONTROLLER/i_reg[2]/C
                         clock pessimism              0.180     9.948    
                         clock uncertainty           -0.035     9.912    
    SLICE_X51Y76         FDRE (Setup_fdre_C_R)       -0.429     9.483    CORDIC/CONTROLLER/i_reg[2]
  -------------------------------------------------------------------
                         required time                          9.483    
                         arrival time                          -9.450    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (required time - arrival time)
  Source:                 START_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CORDIC/CONTROLLER/i_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - clk fall@2.500ns)
  Data Path Delay:        1.646ns  (logic 0.648ns (39.362%)  route 0.998ns (60.638%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 9.768 - 5.000 ) 
    Source Clock Delay      (SCD):    5.304ns = ( 7.804 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     3.958 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     5.925    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.021 f  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.140     6.161    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.257 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.547     7.804    START_DB/clk_IBUF_BUFG
    SLICE_X52Y80         FDRE                                         r  START_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.524     8.328 r  START_DB/debounced_reg/Q
                         net (fo=52, routed)          0.645     8.973    START_DB/start_db
    SLICE_X53Y76         LUT2 (Prop_lut2_I0_O)        0.124     9.097 r  START_DB/i_rep[3]_i_1/O
                         net (fo=8, routed)           0.353     9.450    CORDIC/CONTROLLER/SR[0]
    SLICE_X51Y76         FDRE                                         r  CORDIC/CONTROLLER/i_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           1.427     9.768    CORDIC/CONTROLLER/clk_IBUF_BUFG_repN_alias
    SLICE_X51Y76         FDRE                                         r  CORDIC/CONTROLLER/i_reg[3]/C
                         clock pessimism              0.180     9.948    
                         clock uncertainty           -0.035     9.912    
    SLICE_X51Y76         FDRE (Setup_fdre_C_R)       -0.429     9.483    CORDIC/CONTROLLER/i_reg[3]
  -------------------------------------------------------------------
                         required time                          9.483    
                         arrival time                          -9.450    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.041ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CORDIC/REGFILE/y_out_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - clk fall@2.500ns)
  Data Path Delay:        1.962ns  (logic 0.583ns (29.717%)  route 1.379ns (70.283%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 9.992 - 5.000 ) 
    Source Clock Delay      (SCD):    5.295ns = ( 7.795 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     3.958 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     5.925    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.021 f  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.140     6.161    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.257 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.538     7.795    RESET_DB/clk_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.459     8.254 f  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.334     8.588    RESET_DB/reset_db_n
    SLICE_X51Y75         LUT1 (Prop_lut1_I0_O)        0.124     8.712 r  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          1.044     9.757    CORDIC/REGFILE/AS[0]
    SLICE_X45Y79         FDRE                                         r  CORDIC/REGFILE/y_out_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.133     8.474    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.427     9.992    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X45Y79         FDRE                                         r  CORDIC/REGFILE/y_out_reg[15]/C
                         clock pessimism              0.270    10.262    
                         clock uncertainty           -0.035    10.227    
    SLICE_X45Y79         FDRE (Setup_fdre_C_R)       -0.429     9.798    CORDIC/REGFILE/y_out_reg[15]
  -------------------------------------------------------------------
                         required time                          9.798    
                         arrival time                          -9.757    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 CORDIC/REGFILE/x_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CORDIC/REGFILE/y_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.899ns  (logic 2.080ns (42.456%)  route 2.819ns (57.544%))
  Logic Levels:           7  (CARRY4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 9.999 - 5.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.140     3.661    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.757 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.547     5.304    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X51Y80         FDRE                                         r  CORDIC/REGFILE/x_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDRE (Prop_fdre_C_Q)         0.456     5.760 r  CORDIC/REGFILE/x_out_reg[15]/Q
                         net (fo=24, routed)          0.954     6.714    CORDIC/CONTROLLER/x_out_reg[15]_2[8]
    SLICE_X48Y75         LUT6 (Prop_lut6_I5_O)        0.124     6.838 r  CORDIC/CONTROLLER/y_out0_carry_i_21/O
                         net (fo=1, routed)           0.626     7.464    CORDIC/CONTROLLER/y_out0_carry_i_21_n_0
    SLICE_X51Y74         LUT6 (Prop_lut6_I5_O)        0.124     7.588 r  CORDIC/CONTROLLER/y_out0_carry_i_14/O
                         net (fo=2, routed)           0.438     8.025    CORDIC/REGFILE/x_out_reg[0]_2
    SLICE_X50Y74         LUT6 (Prop_lut6_I4_O)        0.124     8.149 r  CORDIC/REGFILE/y_out0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.149    CORDIC/ALU/y_out_reg[3][0]
    SLICE_X50Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.662 r  CORDIC/ALU/y_out0_carry/CO[3]
                         net (fo=1, routed)           0.009     8.672    CORDIC/ALU/y_out0_carry_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.789 r  CORDIC/ALU/y_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.789    CORDIC/ALU/y_out0_carry__0_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.104 r  CORDIC/ALU/y_out0_carry__1/O[3]
                         net (fo=1, routed)           0.793     9.896    CORDIC/ALU/y_out01_out[11]
    SLICE_X51Y82         LUT5 (Prop_lut5_I4_O)        0.307    10.203 r  CORDIC/ALU/y_out[11]_i_1/O
                         net (fo=1, routed)           0.000    10.203    CORDIC/REGFILE/z_out_reg[15]_1[11]
    SLICE_X51Y82         FDRE                                         r  CORDIC/REGFILE/y_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.133     8.474    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.434     9.999    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X51Y82         FDRE                                         r  CORDIC/REGFILE/y_out_reg[11]/C
                         clock pessimism              0.284    10.283    
                         clock uncertainty           -0.035    10.248    
    SLICE_X51Y82         FDRE (Setup_fdre_C_D)        0.031    10.279    CORDIC/REGFILE/y_out_reg[11]
  -------------------------------------------------------------------
                         required time                         10.279    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CORDIC/REGFILE/x_out_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - clk fall@2.500ns)
  Data Path Delay:        1.835ns  (logic 0.583ns (31.769%)  route 1.252ns (68.231%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 9.996 - 5.000 ) 
    Source Clock Delay      (SCD):    5.295ns = ( 7.795 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     3.958 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     5.925    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.021 f  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.140     6.161    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.257 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.538     7.795    RESET_DB/clk_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.459     8.254 f  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.334     8.588    RESET_DB/reset_db_n
    SLICE_X51Y75         LUT1 (Prop_lut1_I0_O)        0.124     8.712 r  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.918     9.630    CORDIC/REGFILE/AS[0]
    SLICE_X52Y79         FDRE                                         r  CORDIC/REGFILE/x_out_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.133     8.474    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.431     9.996    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X52Y79         FDRE                                         r  CORDIC/REGFILE/x_out_reg[7]/C
                         clock pessimism              0.270    10.266    
                         clock uncertainty           -0.035    10.231    
    SLICE_X52Y79         FDRE (Setup_fdre_C_R)       -0.524     9.707    CORDIC/REGFILE/x_out_reg[7]
  -------------------------------------------------------------------
                         required time                          9.707    
                         arrival time                          -9.630    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 CORDIC/REGFILE/x_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CORDIC/REGFILE/y_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.879ns  (logic 2.204ns (45.175%)  route 2.675ns (54.825%))
  Logic Levels:           8  (CARRY4=4 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 9.999 - 5.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.140     3.661    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.757 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.547     5.304    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X51Y80         FDRE                                         r  CORDIC/REGFILE/x_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDRE (Prop_fdre_C_Q)         0.456     5.760 r  CORDIC/REGFILE/x_out_reg[15]/Q
                         net (fo=24, routed)          0.954     6.714    CORDIC/CONTROLLER/x_out_reg[15]_2[8]
    SLICE_X48Y75         LUT6 (Prop_lut6_I5_O)        0.124     6.838 r  CORDIC/CONTROLLER/y_out0_carry_i_21/O
                         net (fo=1, routed)           0.626     7.464    CORDIC/CONTROLLER/y_out0_carry_i_21_n_0
    SLICE_X51Y74         LUT6 (Prop_lut6_I5_O)        0.124     7.588 r  CORDIC/CONTROLLER/y_out0_carry_i_14/O
                         net (fo=2, routed)           0.438     8.025    CORDIC/REGFILE/x_out_reg[0]_2
    SLICE_X50Y74         LUT6 (Prop_lut6_I4_O)        0.124     8.149 r  CORDIC/REGFILE/y_out0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.149    CORDIC/ALU/y_out_reg[3][0]
    SLICE_X50Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.662 r  CORDIC/ALU/y_out0_carry/CO[3]
                         net (fo=1, routed)           0.009     8.672    CORDIC/ALU/y_out0_carry_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.789 r  CORDIC/ALU/y_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.789    CORDIC/ALU/y_out0_carry__0_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.906 r  CORDIC/ALU/y_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.906    CORDIC/ALU/y_out0_carry__1_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.229 r  CORDIC/ALU/y_out0_carry__2/O[1]
                         net (fo=1, routed)           0.648     9.877    CORDIC/ALU/y_out01_out[13]
    SLICE_X49Y83         LUT6 (Prop_lut6_I5_O)        0.306    10.183 r  CORDIC/ALU/y_out[13]_i_1/O
                         net (fo=1, routed)           0.000    10.183    CORDIC/REGFILE/z_out_reg[15]_1[13]
    SLICE_X49Y83         FDRE                                         r  CORDIC/REGFILE/y_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.133     8.474    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.434     9.999    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X49Y83         FDRE                                         r  CORDIC/REGFILE/y_out_reg[13]/C
                         clock pessimism              0.270    10.269    
                         clock uncertainty           -0.035    10.234    
    SLICE_X49Y83         FDRE (Setup_fdre_C_D)        0.031    10.265    CORDIC/REGFILE/y_out_reg[13]
  -------------------------------------------------------------------
                         required time                         10.265    
                         arrival time                         -10.183    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CORDIC/REGFILE/y_out_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - clk fall@2.500ns)
  Data Path Delay:        1.910ns  (logic 0.583ns (30.517%)  route 1.327ns (69.483%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.991ns = ( 9.991 - 5.000 ) 
    Source Clock Delay      (SCD):    5.295ns = ( 7.795 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     3.958 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     5.925    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.021 f  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.140     6.161    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.257 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.538     7.795    RESET_DB/clk_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.459     8.254 f  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.334     8.588    RESET_DB/reset_db_n
    SLICE_X51Y75         LUT1 (Prop_lut1_I0_O)        0.124     8.712 r  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.993     9.705    CORDIC/REGFILE/AS[0]
    SLICE_X47Y78         FDRE                                         r  CORDIC/REGFILE/y_out_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.133     8.474    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.426     9.991    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X47Y78         FDRE                                         r  CORDIC/REGFILE/y_out_reg[7]/C
                         clock pessimism              0.270    10.261    
                         clock uncertainty           -0.035    10.226    
    SLICE_X47Y78         FDRE (Setup_fdre_C_R)       -0.429     9.797    CORDIC/REGFILE/y_out_reg[7]
  -------------------------------------------------------------------
                         required time                          9.797    
                         arrival time                          -9.705    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CORDIC/REGFILE/y_out_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - clk fall@2.500ns)
  Data Path Delay:        1.909ns  (logic 0.583ns (30.539%)  route 1.326ns (69.461%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 9.999 - 5.000 ) 
    Source Clock Delay      (SCD):    5.295ns = ( 7.795 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     3.958 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     5.925    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.021 f  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.140     6.161    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.257 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.538     7.795    RESET_DB/clk_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.459     8.254 f  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.334     8.588    RESET_DB/reset_db_n
    SLICE_X51Y75         LUT1 (Prop_lut1_I0_O)        0.124     8.712 r  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.992     9.704    CORDIC/REGFILE/AS[0]
    SLICE_X49Y83         FDRE                                         r  CORDIC/REGFILE/y_out_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.133     8.474    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.434     9.999    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X49Y83         FDRE                                         r  CORDIC/REGFILE/y_out_reg[13]/C
                         clock pessimism              0.284    10.283    
                         clock uncertainty           -0.035    10.248    
    SLICE_X49Y83         FDRE (Setup_fdre_C_R)       -0.429     9.819    CORDIC/REGFILE/y_out_reg[13]
  -------------------------------------------------------------------
                         required time                          9.819    
                         arrival time                          -9.704    
  -------------------------------------------------------------------
                         slack                                  0.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 RESET_DB/DFF1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RESET_DB/DFF2/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.841%)  route 0.136ns (49.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.030     0.914    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.940 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.550     1.489    RESET_DB/DFF1/clk_IBUF_BUFG
    SLICE_X47Y73         FDRE                                         r  RESET_DB/DFF1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  RESET_DB/DFF1/Q_reg/Q
                         net (fo=3, routed)           0.136     1.767    RESET_DB/DFF2/q1
    SLICE_X47Y72         FDRE                                         r  RESET_DB/DFF2/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.033     1.161    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.818     2.008    RESET_DB/DFF2/clk_IBUF_BUFG
    SLICE_X47Y72         FDRE                                         r  RESET_DB/DFF2/Q_reg/C
                         clock pessimism             -0.504     1.504    
    SLICE_X47Y72         FDRE (Hold_fdre_C_D)         0.070     1.574    RESET_DB/DFF2/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 RESET_DB/counter_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RESET_DB/counter_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@2.500ns - clk fall@2.500ns)
  Data Path Delay:        0.337ns  (logic 0.270ns (80.118%)  route 0.067ns (19.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns = ( 4.510 - 2.500 ) 
    Source Clock Delay      (SCD):    1.492ns = ( 3.992 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.358    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.384 f  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.030     3.414    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.440 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.553     3.992    RESET_DB/clk_IBUF_BUFG
    SLICE_X45Y70         FDRE                                         r  RESET_DB/counter_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.146     4.138 r  RESET_DB/counter_reg[0]/Q
                         net (fo=2, routed)           0.067     4.205    RESET_DB/counter[0]
    SLICE_X45Y70         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     4.329 r  RESET_DB/counter_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.329    RESET_DB/counter_reg[3]_i_1_n_6
    SLICE_X45Y70         FDRE                                         r  RESET_DB/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     2.914 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     3.599    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.628 f  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.033     3.661    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.690 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.821     4.510    RESET_DB/clk_IBUF_BUFG
    SLICE_X45Y70         FDRE                                         r  RESET_DB/counter_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.518     3.992    
    SLICE_X45Y70         FDRE (Hold_fdre_C_D)         0.112     4.104    RESET_DB/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.104    
                         arrival time                           4.329    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 START_DB/counter_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            START_DB/counter_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@2.500ns - clk fall@2.500ns)
  Data Path Delay:        0.337ns  (logic 0.270ns (80.118%)  route 0.067ns (19.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns = ( 4.508 - 2.500 ) 
    Source Clock Delay      (SCD):    1.491ns = ( 3.991 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.358    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.384 f  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.030     3.414    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.440 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.552     3.991    START_DB/clk_IBUF_BUFG
    SLICE_X37Y79         FDRE                                         r  START_DB/counter_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE (Prop_fdre_C_Q)         0.146     4.137 r  START_DB/counter_reg[0]/Q
                         net (fo=2, routed)           0.067     4.204    START_DB/counter[0]
    SLICE_X37Y79         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     4.328 r  START_DB/counter_reg[3]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     4.328    START_DB/counter_reg[3]_i_1__0_n_6
    SLICE_X37Y79         FDRE                                         r  START_DB/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     2.914 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     3.599    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.628 f  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.033     3.661    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.690 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.818     4.508    START_DB/clk_IBUF_BUFG
    SLICE_X37Y79         FDRE                                         r  START_DB/counter_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.517     3.991    
    SLICE_X37Y79         FDRE (Hold_fdre_C_D)         0.112     4.103    START_DB/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.103    
                         arrival time                           4.328    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 RESET_DB/counter_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RESET_DB/counter_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@2.500ns - clk fall@2.500ns)
  Data Path Delay:        0.362ns  (logic 0.254ns (70.132%)  route 0.108ns (29.868%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns = ( 4.508 - 2.500 ) 
    Source Clock Delay      (SCD):    1.491ns = ( 3.991 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.358    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.384 f  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.030     3.414    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.440 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.552     3.991    RESET_DB/clk_IBUF_BUFG
    SLICE_X45Y72         FDRE                                         r  RESET_DB/counter_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y72         FDRE (Prop_fdre_C_Q)         0.146     4.137 r  RESET_DB/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     4.245    RESET_DB/counter[11]
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     4.353 r  RESET_DB/counter_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.353    RESET_DB/counter_reg[11]_i_1_n_4
    SLICE_X45Y72         FDRE                                         r  RESET_DB/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     2.914 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     3.599    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.628 f  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.033     3.661    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.690 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.818     4.508    RESET_DB/clk_IBUF_BUFG
    SLICE_X45Y72         FDRE                                         r  RESET_DB/counter_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.517     3.991    
    SLICE_X45Y72         FDRE (Hold_fdre_C_D)         0.112     4.103    RESET_DB/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.103    
                         arrival time                           4.353    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 RESET_DB/counter_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RESET_DB/counter_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@2.500ns - clk fall@2.500ns)
  Data Path Delay:        0.362ns  (logic 0.254ns (70.132%)  route 0.108ns (29.868%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns = ( 4.506 - 2.500 ) 
    Source Clock Delay      (SCD):    1.489ns = ( 3.989 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.358    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.384 f  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.030     3.414    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.440 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.550     3.989    RESET_DB/clk_IBUF_BUFG
    SLICE_X45Y73         FDRE                                         r  RESET_DB/counter_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y73         FDRE (Prop_fdre_C_Q)         0.146     4.135 r  RESET_DB/counter_reg[15]/Q
                         net (fo=1, routed)           0.108     4.243    RESET_DB/counter[15]
    SLICE_X45Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     4.351 r  RESET_DB/counter_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.351    RESET_DB/counter_reg[15]_i_1_n_4
    SLICE_X45Y73         FDRE                                         r  RESET_DB/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     2.914 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     3.599    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.628 f  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.033     3.661    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.690 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.817     4.506    RESET_DB/clk_IBUF_BUFG
    SLICE_X45Y73         FDRE                                         r  RESET_DB/counter_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.517     3.989    
    SLICE_X45Y73         FDRE (Hold_fdre_C_D)         0.112     4.101    RESET_DB/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.101    
                         arrival time                           4.351    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 RESET_DB/counter_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RESET_DB/counter_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@2.500ns - clk fall@2.500ns)
  Data Path Delay:        0.362ns  (logic 0.254ns (70.132%)  route 0.108ns (29.868%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns = ( 4.510 - 2.500 ) 
    Source Clock Delay      (SCD):    1.492ns = ( 3.992 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.358    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.384 f  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.030     3.414    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.440 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.553     3.992    RESET_DB/clk_IBUF_BUFG
    SLICE_X45Y70         FDRE                                         r  RESET_DB/counter_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.146     4.138 r  RESET_DB/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     4.246    RESET_DB/counter[3]
    SLICE_X45Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     4.354 r  RESET_DB/counter_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.354    RESET_DB/counter_reg[3]_i_1_n_4
    SLICE_X45Y70         FDRE                                         r  RESET_DB/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     2.914 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     3.599    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.628 f  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.033     3.661    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.690 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.821     4.510    RESET_DB/clk_IBUF_BUFG
    SLICE_X45Y70         FDRE                                         r  RESET_DB/counter_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.518     3.992    
    SLICE_X45Y70         FDRE (Hold_fdre_C_D)         0.112     4.104    RESET_DB/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.104    
                         arrival time                           4.354    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 START_DB/counter_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            START_DB/counter_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@2.500ns - clk fall@2.500ns)
  Data Path Delay:        0.362ns  (logic 0.254ns (70.132%)  route 0.108ns (29.868%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns = ( 4.510 - 2.500 ) 
    Source Clock Delay      (SCD):    1.493ns = ( 3.993 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.358    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.384 f  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.030     3.414    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.440 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.554     3.993    START_DB/clk_IBUF_BUFG
    SLICE_X37Y81         FDRE                                         r  START_DB/counter_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.146     4.139 r  START_DB/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     4.247    START_DB/counter[11]
    SLICE_X37Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     4.355 r  START_DB/counter_reg[11]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     4.355    START_DB/counter_reg[11]_i_1__0_n_4
    SLICE_X37Y81         FDRE                                         r  START_DB/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     2.914 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     3.599    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.628 f  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.033     3.661    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.690 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.820     4.510    START_DB/clk_IBUF_BUFG
    SLICE_X37Y81         FDRE                                         r  START_DB/counter_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.517     3.993    
    SLICE_X37Y81         FDRE (Hold_fdre_C_D)         0.112     4.105    START_DB/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.105    
                         arrival time                           4.355    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 START_DB/counter_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            START_DB/counter_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@2.500ns - clk fall@2.500ns)
  Data Path Delay:        0.362ns  (logic 0.254ns (70.132%)  route 0.108ns (29.868%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns = ( 4.511 - 2.500 ) 
    Source Clock Delay      (SCD):    1.494ns = ( 3.994 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.358    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.384 f  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.030     3.414    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.440 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.555     3.994    START_DB/clk_IBUF_BUFG
    SLICE_X37Y82         FDRE                                         r  START_DB/counter_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.146     4.140 r  START_DB/counter_reg[15]/Q
                         net (fo=1, routed)           0.108     4.248    START_DB/counter[15]
    SLICE_X37Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     4.356 r  START_DB/counter_reg[15]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     4.356    START_DB/counter_reg[15]_i_1__0_n_4
    SLICE_X37Y82         FDRE                                         r  START_DB/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     2.914 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     3.599    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.628 f  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.033     3.661    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.690 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.821     4.511    START_DB/clk_IBUF_BUFG
    SLICE_X37Y82         FDRE                                         r  START_DB/counter_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.517     3.994    
    SLICE_X37Y82         FDRE (Hold_fdre_C_D)         0.112     4.106    START_DB/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.106    
                         arrival time                           4.356    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 START_DB/counter_reg[19]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            START_DB/counter_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@2.500ns - clk fall@2.500ns)
  Data Path Delay:        0.362ns  (logic 0.254ns (70.132%)  route 0.108ns (29.868%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns = ( 4.512 - 2.500 ) 
    Source Clock Delay      (SCD):    1.495ns = ( 3.995 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.358    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.384 f  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.030     3.414    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.440 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.556     3.995    START_DB/clk_IBUF_BUFG
    SLICE_X37Y83         FDRE                                         r  START_DB/counter_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.146     4.141 r  START_DB/counter_reg[19]/Q
                         net (fo=1, routed)           0.108     4.249    START_DB/counter[19]
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     4.357 r  START_DB/counter_reg[19]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     4.357    START_DB/counter_reg[19]_i_1__0_n_4
    SLICE_X37Y83         FDRE                                         r  START_DB/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     2.914 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     3.599    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.628 f  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.033     3.661    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.690 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.822     4.512    START_DB/clk_IBUF_BUFG
    SLICE_X37Y83         FDRE                                         r  START_DB/counter_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.517     3.995    
    SLICE_X37Y83         FDRE (Hold_fdre_C_D)         0.112     4.107    START_DB/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -4.107    
                         arrival time                           4.357    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 RESET_DB/counter_reg[19]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RESET_DB/counter_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@2.500ns - clk fall@2.500ns)
  Data Path Delay:        0.362ns  (logic 0.254ns (70.132%)  route 0.108ns (29.868%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns = ( 4.505 - 2.500 ) 
    Source Clock Delay      (SCD):    1.488ns = ( 3.988 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.358    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.384 f  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.030     3.414    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.440 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.549     3.988    RESET_DB/clk_IBUF_BUFG
    SLICE_X45Y74         FDRE                                         r  RESET_DB/counter_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDRE (Prop_fdre_C_Q)         0.146     4.134 r  RESET_DB/counter_reg[19]/Q
                         net (fo=1, routed)           0.108     4.242    RESET_DB/counter[19]
    SLICE_X45Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     4.350 r  RESET_DB/counter_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.350    RESET_DB/counter_reg[19]_i_1_n_4
    SLICE_X45Y74         FDRE                                         r  RESET_DB/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     2.914 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     3.599    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.628 f  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.033     3.661    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.690 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.816     4.505    RESET_DB/clk_IBUF_BUFG
    SLICE_X45Y74         FDRE                                         r  RESET_DB/counter_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.517     3.988    
    SLICE_X45Y74         FDRE (Hold_fdre_C_D)         0.112     4.100    RESET_DB/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -4.100    
                         arrival time                           4.350    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I   n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst_replica/I
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X51Y80   CORDIC/REGFILE/x_out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X48Y81   CORDIC/REGFILE/x_out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X53Y74   CORDIC/REGFILE/x_out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X51Y80   CORDIC/REGFILE/x_out_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X51Y81   CORDIC/REGFILE/x_out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X53Y80   CORDIC/REGFILE/x_out_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X49Y73   CORDIC/REGFILE/x_out_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X51Y79   CORDIC/REGFILE/x_out_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X51Y80   CORDIC/REGFILE/x_out_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X51Y80   CORDIC/REGFILE/x_out_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X53Y80   CORDIC/REGFILE/x_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X51Y79   CORDIC/REGFILE/x_out_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X52Y79   CORDIC/REGFILE/x_out_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X53Y80   CORDIC/REGFILE/y_out_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X51Y79   CORDIC/REGFILE/y_out_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X53Y80   CORDIC/REGFILE/y_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X51Y80   CORDIC/REGFILE/y_out_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X51Y80   CORDIC/REGFILE/y_out_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X53Y74   CORDIC/REGFILE/x_out_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X53Y74   CORDIC/REGFILE/x_out_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X49Y73   CORDIC/REGFILE/x_out_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X49Y73   CORDIC/REGFILE/x_out_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X49Y76   CORDIC/REGFILE/y_out_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X49Y76   CORDIC/REGFILE/y_out_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X51Y82   CORDIC/REGFILE/y_out_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X49Y83   CORDIC/REGFILE/y_out_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X51Y77   CORDIC/REGFILE/y_out_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X47Y78   CORDIC/REGFILE/y_out_reg[7]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.221ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[16]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - clk fall@2.500ns)
  Data Path Delay:        1.965ns  (logic 0.583ns (29.662%)  route 1.382ns (70.338%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns = ( 9.989 - 5.000 ) 
    Source Clock Delay      (SCD):    5.295ns = ( 7.795 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     3.958 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     5.925    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.021 f  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.140     6.161    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.257 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.538     7.795    RESET_DB/clk_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.459     8.254 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.334     8.588    RESET_DB/reset_db_n
    SLICE_X51Y75         LUT1 (Prop_lut1_I0_O)        0.124     8.712 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          1.048     9.760    HEX_DRIVER/AS[0]
    SLICE_X46Y77         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.133     8.474    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.424     9.989    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X46Y77         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[16]/C
                         clock pessimism              0.270    10.259    
                         clock uncertainty           -0.035    10.224    
    SLICE_X46Y77         FDCE (Recov_fdce_C_CLR)     -0.319     9.905    HEX_DRIVER/refresh_display_counter_reg[16]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -9.760    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HEX_DRIVER/anodes_reg[0]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - clk fall@2.500ns)
  Data Path Delay:        1.915ns  (logic 0.583ns (30.444%)  route 1.332ns (69.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns = ( 9.988 - 5.000 ) 
    Source Clock Delay      (SCD):    5.295ns = ( 7.795 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     3.958 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     5.925    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.021 f  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.140     6.161    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.257 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.538     7.795    RESET_DB/clk_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.459     8.254 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.334     8.588    RESET_DB/reset_db_n
    SLICE_X51Y75         LUT1 (Prop_lut1_I0_O)        0.124     8.712 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.998     9.710    HEX_DRIVER/AS[0]
    SLICE_X44Y73         FDPE                                         f  HEX_DRIVER/anodes_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.133     8.474    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.423     9.988    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X44Y73         FDPE                                         r  HEX_DRIVER/anodes_reg[0]/C
                         clock pessimism              0.270    10.258    
                         clock uncertainty           -0.035    10.223    
    SLICE_X44Y73         FDPE (Recov_fdpe_C_PRE)     -0.359     9.864    HEX_DRIVER/anodes_reg[0]
  -------------------------------------------------------------------
                         required time                          9.864    
                         arrival time                          -9.710    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HEX_DRIVER/anodes_reg[1]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - clk fall@2.500ns)
  Data Path Delay:        1.915ns  (logic 0.583ns (30.444%)  route 1.332ns (69.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns = ( 9.988 - 5.000 ) 
    Source Clock Delay      (SCD):    5.295ns = ( 7.795 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     3.958 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     5.925    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.021 f  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.140     6.161    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.257 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.538     7.795    RESET_DB/clk_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.459     8.254 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.334     8.588    RESET_DB/reset_db_n
    SLICE_X51Y75         LUT1 (Prop_lut1_I0_O)        0.124     8.712 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.998     9.710    HEX_DRIVER/AS[0]
    SLICE_X44Y73         FDPE                                         f  HEX_DRIVER/anodes_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.133     8.474    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.423     9.988    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X44Y73         FDPE                                         r  HEX_DRIVER/anodes_reg[1]/C
                         clock pessimism              0.270    10.258    
                         clock uncertainty           -0.035    10.223    
    SLICE_X44Y73         FDPE (Recov_fdpe_C_PRE)     -0.359     9.864    HEX_DRIVER/anodes_reg[1]
  -------------------------------------------------------------------
                         required time                          9.864    
                         arrival time                          -9.710    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HEX_DRIVER/anodes_reg[2]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - clk fall@2.500ns)
  Data Path Delay:        1.915ns  (logic 0.583ns (30.444%)  route 1.332ns (69.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns = ( 9.988 - 5.000 ) 
    Source Clock Delay      (SCD):    5.295ns = ( 7.795 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     3.958 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     5.925    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.021 f  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.140     6.161    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.257 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.538     7.795    RESET_DB/clk_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.459     8.254 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.334     8.588    RESET_DB/reset_db_n
    SLICE_X51Y75         LUT1 (Prop_lut1_I0_O)        0.124     8.712 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.998     9.710    HEX_DRIVER/AS[0]
    SLICE_X44Y73         FDPE                                         f  HEX_DRIVER/anodes_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.133     8.474    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.423     9.988    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X44Y73         FDPE                                         r  HEX_DRIVER/anodes_reg[2]/C
                         clock pessimism              0.270    10.258    
                         clock uncertainty           -0.035    10.223    
    SLICE_X44Y73         FDPE (Recov_fdpe_C_PRE)     -0.359     9.864    HEX_DRIVER/anodes_reg[2]
  -------------------------------------------------------------------
                         required time                          9.864    
                         arrival time                          -9.710    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - clk fall@2.500ns)
  Data Path Delay:        1.853ns  (logic 0.583ns (31.469%)  route 1.270ns (68.531%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns = ( 9.988 - 5.000 ) 
    Source Clock Delay      (SCD):    5.295ns = ( 7.795 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     3.958 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     5.925    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.021 f  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.140     6.161    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.257 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.538     7.795    RESET_DB/clk_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.459     8.254 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.334     8.588    RESET_DB/reset_db_n
    SLICE_X51Y75         LUT1 (Prop_lut1_I0_O)        0.124     8.712 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.935     9.647    HEX_DRIVER/AS[0]
    SLICE_X46Y73         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.133     8.474    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.423     9.988    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X46Y73         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[0]/C
                         clock pessimism              0.270    10.258    
                         clock uncertainty           -0.035    10.223    
    SLICE_X46Y73         FDCE (Recov_fdce_C_CLR)     -0.319     9.904    HEX_DRIVER/refresh_display_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          9.904    
                         arrival time                          -9.647    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - clk fall@2.500ns)
  Data Path Delay:        1.853ns  (logic 0.583ns (31.469%)  route 1.270ns (68.531%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns = ( 9.988 - 5.000 ) 
    Source Clock Delay      (SCD):    5.295ns = ( 7.795 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     3.958 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     5.925    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.021 f  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.140     6.161    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.257 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.538     7.795    RESET_DB/clk_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.459     8.254 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.334     8.588    RESET_DB/reset_db_n
    SLICE_X51Y75         LUT1 (Prop_lut1_I0_O)        0.124     8.712 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.935     9.647    HEX_DRIVER/AS[0]
    SLICE_X46Y73         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.133     8.474    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.423     9.988    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X46Y73         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[1]/C
                         clock pessimism              0.270    10.258    
                         clock uncertainty           -0.035    10.223    
    SLICE_X46Y73         FDCE (Recov_fdce_C_CLR)     -0.319     9.904    HEX_DRIVER/refresh_display_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          9.904    
                         arrival time                          -9.647    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - clk fall@2.500ns)
  Data Path Delay:        1.853ns  (logic 0.583ns (31.469%)  route 1.270ns (68.531%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns = ( 9.988 - 5.000 ) 
    Source Clock Delay      (SCD):    5.295ns = ( 7.795 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     3.958 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     5.925    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.021 f  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.140     6.161    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.257 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.538     7.795    RESET_DB/clk_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.459     8.254 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.334     8.588    RESET_DB/reset_db_n
    SLICE_X51Y75         LUT1 (Prop_lut1_I0_O)        0.124     8.712 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.935     9.647    HEX_DRIVER/AS[0]
    SLICE_X46Y73         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.133     8.474    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.423     9.988    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X46Y73         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[2]/C
                         clock pessimism              0.270    10.258    
                         clock uncertainty           -0.035    10.223    
    SLICE_X46Y73         FDCE (Recov_fdce_C_CLR)     -0.319     9.904    HEX_DRIVER/refresh_display_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          9.904    
                         arrival time                          -9.647    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - clk fall@2.500ns)
  Data Path Delay:        1.853ns  (logic 0.583ns (31.469%)  route 1.270ns (68.531%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns = ( 9.988 - 5.000 ) 
    Source Clock Delay      (SCD):    5.295ns = ( 7.795 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     3.958 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     5.925    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.021 f  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.140     6.161    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.257 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.538     7.795    RESET_DB/clk_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.459     8.254 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.334     8.588    RESET_DB/reset_db_n
    SLICE_X51Y75         LUT1 (Prop_lut1_I0_O)        0.124     8.712 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.935     9.647    HEX_DRIVER/AS[0]
    SLICE_X46Y73         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.133     8.474    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.423     9.988    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X46Y73         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[3]/C
                         clock pessimism              0.270    10.258    
                         clock uncertainty           -0.035    10.223    
    SLICE_X46Y73         FDCE (Recov_fdce_C_CLR)     -0.319     9.904    HEX_DRIVER/refresh_display_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          9.904    
                         arrival time                          -9.647    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.279ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - clk fall@2.500ns)
  Data Path Delay:        1.828ns  (logic 0.583ns (31.901%)  route 1.245ns (68.099%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.986ns = ( 9.986 - 5.000 ) 
    Source Clock Delay      (SCD):    5.295ns = ( 7.795 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     3.958 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     5.925    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.021 f  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.140     6.161    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.257 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.538     7.795    RESET_DB/clk_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.459     8.254 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.334     8.588    RESET_DB/reset_db_n
    SLICE_X51Y75         LUT1 (Prop_lut1_I0_O)        0.124     8.712 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.910     9.622    HEX_DRIVER/AS[0]
    SLICE_X46Y74         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.133     8.474    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.421     9.986    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X46Y74         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[4]/C
                         clock pessimism              0.270    10.256    
                         clock uncertainty           -0.035    10.221    
    SLICE_X46Y74         FDCE (Recov_fdce_C_CLR)     -0.319     9.902    HEX_DRIVER/refresh_display_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          9.902    
                         arrival time                          -9.622    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - clk fall@2.500ns)
  Data Path Delay:        1.828ns  (logic 0.583ns (31.901%)  route 1.245ns (68.099%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.986ns = ( 9.986 - 5.000 ) 
    Source Clock Delay      (SCD):    5.295ns = ( 7.795 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     3.958 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     5.925    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.021 f  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.140     6.161    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.257 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.538     7.795    RESET_DB/clk_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.459     8.254 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.334     8.588    RESET_DB/reset_db_n
    SLICE_X51Y75         LUT1 (Prop_lut1_I0_O)        0.124     8.712 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.910     9.622    HEX_DRIVER/AS[0]
    SLICE_X46Y74         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.133     8.474    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.421     9.986    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X46Y74         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[5]/C
                         clock pessimism              0.270    10.256    
                         clock uncertainty           -0.035    10.221    
    SLICE_X46Y74         FDCE (Recov_fdce_C_CLR)     -0.319     9.902    HEX_DRIVER/refresh_display_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          9.902    
                         arrival time                          -9.622    
  -------------------------------------------------------------------
                         slack                                  0.279    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.221ns  (arrival time - required time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HEX_DRIVER/anodes_reg[3]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk rise@0.000ns - clk fall@2.500ns)
  Data Path Delay:        0.674ns  (logic 0.191ns (28.339%)  route 0.483ns (71.661%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.490ns = ( 3.990 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.358    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.384 f  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.030     3.414    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.440 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.551     3.990    RESET_DB/clk_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.146     4.136 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.146     4.283    RESET_DB/reset_db_n
    SLICE_X51Y75         LUT1 (Prop_lut1_I0_O)        0.045     4.328 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.337     4.664    HEX_DRIVER/AS[0]
    SLICE_X48Y75         FDPE                                         f  HEX_DRIVER/anodes_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.033     1.161    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.817     2.007    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X48Y75         FDPE                                         r  HEX_DRIVER/anodes_reg[3]/C
                         clock pessimism             -0.504     1.503    
                         clock uncertainty            0.035     1.539    
    SLICE_X48Y75         FDPE (Remov_fdpe_C_PRE)     -0.095     1.444    HEX_DRIVER/anodes_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           4.664    
  -------------------------------------------------------------------
                         slack                                  3.221    

Slack (MET) :             3.242ns  (arrival time - required time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HEX_DRIVER/digit_enable_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk rise@0.000ns - clk fall@2.500ns)
  Data Path Delay:        0.717ns  (logic 0.191ns (26.646%)  route 0.526ns (73.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns = ( 3.990 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.358    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.384 f  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.030     3.414    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.440 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.551     3.990    RESET_DB/clk_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.146     4.136 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.146     4.283    RESET_DB/reset_db_n
    SLICE_X51Y75         LUT1 (Prop_lut1_I0_O)        0.045     4.328 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.379     4.707    HEX_DRIVER/AS[0]
    SLICE_X44Y75         FDCE                                         f  HEX_DRIVER/digit_enable_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.033     1.161    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.816     2.005    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X44Y75         FDCE                                         r  HEX_DRIVER/digit_enable_counter_reg[0]/C
                         clock pessimism             -0.484     1.521    
                         clock uncertainty            0.035     1.557    
    SLICE_X44Y75         FDCE (Remov_fdce_C_CLR)     -0.092     1.465    HEX_DRIVER/digit_enable_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           4.707    
  -------------------------------------------------------------------
                         slack                                  3.242    

Slack (MET) :             3.242ns  (arrival time - required time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HEX_DRIVER/digit_enable_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk rise@0.000ns - clk fall@2.500ns)
  Data Path Delay:        0.717ns  (logic 0.191ns (26.646%)  route 0.526ns (73.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns = ( 3.990 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.358    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.384 f  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.030     3.414    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.440 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.551     3.990    RESET_DB/clk_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.146     4.136 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.146     4.283    RESET_DB/reset_db_n
    SLICE_X51Y75         LUT1 (Prop_lut1_I0_O)        0.045     4.328 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.379     4.707    HEX_DRIVER/AS[0]
    SLICE_X44Y75         FDCE                                         f  HEX_DRIVER/digit_enable_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.033     1.161    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.816     2.005    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X44Y75         FDCE                                         r  HEX_DRIVER/digit_enable_counter_reg[1]/C
                         clock pessimism             -0.484     1.521    
                         clock uncertainty            0.035     1.557    
    SLICE_X44Y75         FDCE (Remov_fdce_C_CLR)     -0.092     1.465    HEX_DRIVER/digit_enable_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           4.707    
  -------------------------------------------------------------------
                         slack                                  3.242    

Slack (MET) :             3.266ns  (arrival time - required time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk rise@0.000ns - clk fall@2.500ns)
  Data Path Delay:        0.766ns  (logic 0.191ns (24.943%)  route 0.575ns (75.057%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns = ( 3.990 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.358    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.384 f  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.030     3.414    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.440 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.551     3.990    RESET_DB/clk_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.146     4.136 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.146     4.283    RESET_DB/reset_db_n
    SLICE_X51Y75         LUT1 (Prop_lut1_I0_O)        0.045     4.328 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.428     4.756    HEX_DRIVER/AS[0]
    SLICE_X46Y75         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.033     1.161    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.816     2.005    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X46Y75         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[10]/C
                         clock pessimism             -0.484     1.521    
                         clock uncertainty            0.035     1.557    
    SLICE_X46Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.490    HEX_DRIVER/refresh_display_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           4.756    
  -------------------------------------------------------------------
                         slack                                  3.266    

Slack (MET) :             3.266ns  (arrival time - required time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk rise@0.000ns - clk fall@2.500ns)
  Data Path Delay:        0.766ns  (logic 0.191ns (24.943%)  route 0.575ns (75.057%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns = ( 3.990 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.358    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.384 f  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.030     3.414    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.440 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.551     3.990    RESET_DB/clk_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.146     4.136 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.146     4.283    RESET_DB/reset_db_n
    SLICE_X51Y75         LUT1 (Prop_lut1_I0_O)        0.045     4.328 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.428     4.756    HEX_DRIVER/AS[0]
    SLICE_X46Y75         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.033     1.161    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.816     2.005    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X46Y75         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[11]/C
                         clock pessimism             -0.484     1.521    
                         clock uncertainty            0.035     1.557    
    SLICE_X46Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.490    HEX_DRIVER/refresh_display_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           4.756    
  -------------------------------------------------------------------
                         slack                                  3.266    

Slack (MET) :             3.266ns  (arrival time - required time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[8]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk rise@0.000ns - clk fall@2.500ns)
  Data Path Delay:        0.766ns  (logic 0.191ns (24.943%)  route 0.575ns (75.057%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns = ( 3.990 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.358    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.384 f  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.030     3.414    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.440 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.551     3.990    RESET_DB/clk_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.146     4.136 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.146     4.283    RESET_DB/reset_db_n
    SLICE_X51Y75         LUT1 (Prop_lut1_I0_O)        0.045     4.328 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.428     4.756    HEX_DRIVER/AS[0]
    SLICE_X46Y75         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.033     1.161    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.816     2.005    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X46Y75         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[8]/C
                         clock pessimism             -0.484     1.521    
                         clock uncertainty            0.035     1.557    
    SLICE_X46Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.490    HEX_DRIVER/refresh_display_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           4.756    
  -------------------------------------------------------------------
                         slack                                  3.266    

Slack (MET) :             3.266ns  (arrival time - required time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[9]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk rise@0.000ns - clk fall@2.500ns)
  Data Path Delay:        0.766ns  (logic 0.191ns (24.943%)  route 0.575ns (75.057%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns = ( 3.990 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.358    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.384 f  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.030     3.414    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.440 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.551     3.990    RESET_DB/clk_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.146     4.136 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.146     4.283    RESET_DB/reset_db_n
    SLICE_X51Y75         LUT1 (Prop_lut1_I0_O)        0.045     4.328 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.428     4.756    HEX_DRIVER/AS[0]
    SLICE_X46Y75         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.033     1.161    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.816     2.005    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X46Y75         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[9]/C
                         clock pessimism             -0.484     1.521    
                         clock uncertainty            0.035     1.557    
    SLICE_X46Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.490    HEX_DRIVER/refresh_display_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           4.756    
  -------------------------------------------------------------------
                         slack                                  3.266    

Slack (MET) :             3.329ns  (arrival time - required time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[12]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk rise@0.000ns - clk fall@2.500ns)
  Data Path Delay:        0.829ns  (logic 0.191ns (23.039%)  route 0.638ns (76.961%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns = ( 3.990 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.358    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.384 f  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.030     3.414    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.440 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.551     3.990    RESET_DB/clk_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.146     4.136 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.146     4.283    RESET_DB/reset_db_n
    SLICE_X51Y75         LUT1 (Prop_lut1_I0_O)        0.045     4.328 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.492     4.819    HEX_DRIVER/AS[0]
    SLICE_X46Y76         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.033     1.161    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.817     2.006    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X46Y76         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[12]/C
                         clock pessimism             -0.484     1.522    
                         clock uncertainty            0.035     1.558    
    SLICE_X46Y76         FDCE (Remov_fdce_C_CLR)     -0.067     1.491    HEX_DRIVER/refresh_display_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           4.819    
  -------------------------------------------------------------------
                         slack                                  3.329    

Slack (MET) :             3.329ns  (arrival time - required time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[13]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk rise@0.000ns - clk fall@2.500ns)
  Data Path Delay:        0.829ns  (logic 0.191ns (23.039%)  route 0.638ns (76.961%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns = ( 3.990 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.358    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.384 f  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.030     3.414    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.440 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.551     3.990    RESET_DB/clk_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.146     4.136 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.146     4.283    RESET_DB/reset_db_n
    SLICE_X51Y75         LUT1 (Prop_lut1_I0_O)        0.045     4.328 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.492     4.819    HEX_DRIVER/AS[0]
    SLICE_X46Y76         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.033     1.161    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.817     2.006    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X46Y76         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[13]/C
                         clock pessimism             -0.484     1.522    
                         clock uncertainty            0.035     1.558    
    SLICE_X46Y76         FDCE (Remov_fdce_C_CLR)     -0.067     1.491    HEX_DRIVER/refresh_display_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           4.819    
  -------------------------------------------------------------------
                         slack                                  3.329    

Slack (MET) :             3.329ns  (arrival time - required time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[14]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk rise@0.000ns - clk fall@2.500ns)
  Data Path Delay:        0.829ns  (logic 0.191ns (23.039%)  route 0.638ns (76.961%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns = ( 3.990 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.358    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.384 f  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.030     3.414    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.440 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.551     3.990    RESET_DB/clk_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.146     4.136 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.146     4.283    RESET_DB/reset_db_n
    SLICE_X51Y75         LUT1 (Prop_lut1_I0_O)        0.045     4.328 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.492     4.819    HEX_DRIVER/AS[0]
    SLICE_X46Y76         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.033     1.161    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.817     2.006    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X46Y76         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[14]/C
                         clock pessimism             -0.484     1.522    
                         clock uncertainty            0.035     1.558    
    SLICE_X46Y76         FDCE (Remov_fdce_C_CLR)     -0.067     1.491    HEX_DRIVER/refresh_display_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           4.819    
  -------------------------------------------------------------------
                         slack                                  3.329    





