Classic Timing Analyzer report for lb8_4
Tue Dec 13 21:24:52 2022
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'c'
  6. tco
  7. tpd
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                         ;
+------------------------------+-------+---------------+----------------------------------+----------------------------+-------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                       ; To                ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------------------------+-------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 19.690 ns                        ; v83_du:inst1|q[3]          ; sw                ; c          ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 19.936 ns                        ; n[3]                       ; sw                ; --         ; --       ; 0            ;
; Clock Setup: 'c'             ; N/A   ; None          ; 179.95 MHz ( period = 5.557 ns ) ; s83_du:inst|4count:inst|46 ; v83_du:inst1|q[3] ; c          ; c        ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                            ;                   ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------------------------+-------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EPM570ZM256C7      ;      ;    ;             ;
; Timing Models                                                       ; Preliminary        ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; c               ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'c'                                                                                                                                                                                               ;
+-------+----------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                       ; To                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 179.95 MHz ( period = 5.557 ns ) ; s83_du:inst|4count:inst|46 ; v83_du:inst1|q[3]          ; c          ; c        ; None                        ; None                      ; 4.749 ns                ;
; N/A   ; 180.05 MHz ( period = 5.554 ns ) ; s83_du:inst|4count:inst|46 ; v83_du:inst1|q[2]          ; c          ; c        ; None                        ; None                      ; 4.746 ns                ;
; N/A   ; 185.60 MHz ( period = 5.388 ns ) ; v83_du:inst1|q[1]          ; v83_du:inst1|q[3]          ; c          ; c        ; None                        ; None                      ; 4.580 ns                ;
; N/A   ; 203.38 MHz ( period = 4.917 ns ) ; s83_du:inst|4count:inst|46 ; v83_du:inst1|q[1]          ; c          ; c        ; None                        ; None                      ; 4.109 ns                ;
; N/A   ; 214.68 MHz ( period = 4.658 ns ) ; v83_du:inst1|q[1]          ; v83_du:inst1|q[2]          ; c          ; c        ; None                        ; None                      ; 3.850 ns                ;
; N/A   ; 217.72 MHz ( period = 4.593 ns ) ; v83_du:inst1|q[2]          ; v83_du:inst1|q[3]          ; c          ; c        ; None                        ; None                      ; 3.785 ns                ;
; N/A   ; 285.23 MHz ( period = 3.506 ns ) ; v83_du:inst1|q[1]          ; v83_du:inst1|q[1]          ; c          ; c        ; None                        ; None                      ; 2.698 ns                ;
; N/A   ; 286.29 MHz ( period = 3.493 ns ) ; v83_du:inst1|q[2]          ; v83_du:inst1|q[2]          ; c          ; c        ; None                        ; None                      ; 2.685 ns                ;
; N/A   ; 287.60 MHz ( period = 3.477 ns ) ; v83_du:inst1|q[3]          ; v83_du:inst1|q[3]          ; c          ; c        ; None                        ; None                      ; 2.669 ns                ;
; N/A   ; 289.77 MHz ( period = 3.451 ns ) ; s83_du:inst|4count:inst|46 ; s83_du:inst|4count:inst|46 ; c          ; c        ; None                        ; None                      ; 2.643 ns                ;
+-------+----------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------+
; tco                                                                                 ;
+-------+--------------+------------+----------------------------+-------+------------+
; Slack ; Required tco ; Actual tco ; From                       ; To    ; From Clock ;
+-------+--------------+------------+----------------------------+-------+------------+
; N/A   ; None         ; 19.690 ns  ; s83_du:inst|4count:inst|46 ; sw    ; c          ;
; N/A   ; None         ; 19.690 ns  ; v83_du:inst1|q[3]          ; sw    ; c          ;
; N/A   ; None         ; 18.881 ns  ; s83_du:inst|4count:inst|46 ; sf    ; c          ;
; N/A   ; None         ; 18.881 ns  ; v83_du:inst1|q[3]          ; sf    ; c          ;
; N/A   ; None         ; 18.812 ns  ; v83_du:inst1|q[1]          ; sw    ; c          ;
; N/A   ; None         ; 18.208 ns  ; v83_du:inst1|q[2]          ; sw    ; c          ;
; N/A   ; None         ; 18.003 ns  ; v83_du:inst1|q[1]          ; sf    ; c          ;
; N/A   ; None         ; 17.925 ns  ; s83_du:inst|4count:inst|46 ; vw    ; c          ;
; N/A   ; None         ; 17.925 ns  ; v83_du:inst1|q[3]          ; vw    ; c          ;
; N/A   ; None         ; 17.486 ns  ; s83_du:inst|4count:inst|46 ; vf    ; c          ;
; N/A   ; None         ; 17.486 ns  ; v83_du:inst1|q[3]          ; vf    ; c          ;
; N/A   ; None         ; 17.399 ns  ; v83_du:inst1|q[2]          ; sf    ; c          ;
; N/A   ; None         ; 17.047 ns  ; v83_du:inst1|q[1]          ; vw    ; c          ;
; N/A   ; None         ; 16.608 ns  ; v83_du:inst1|q[1]          ; vf    ; c          ;
; N/A   ; None         ; 16.443 ns  ; v83_du:inst1|q[2]          ; vw    ; c          ;
; N/A   ; None         ; 16.004 ns  ; v83_du:inst1|q[2]          ; vf    ; c          ;
; N/A   ; None         ; 13.631 ns  ; v83_du:inst1|q[2]          ; sq[2] ; c          ;
; N/A   ; None         ; 12.492 ns  ; s83_du:inst|4count:inst|46 ; vq[0] ; c          ;
; N/A   ; None         ; 12.097 ns  ; v83_du:inst1|q[1]          ; vq[1] ; c          ;
; N/A   ; None         ; 11.686 ns  ; v83_du:inst1|q[2]          ; vq[2] ; c          ;
; N/A   ; None         ; 10.779 ns  ; v83_du:inst1|q[3]          ; vq[3] ; c          ;
; N/A   ; None         ; 10.779 ns  ; v83_du:inst1|q[3]          ; sq[3] ; c          ;
; N/A   ; None         ; 10.500 ns  ; v83_du:inst1|q[1]          ; sq[1] ; c          ;
; N/A   ; None         ; 10.350 ns  ; s83_du:inst|4count:inst|46 ; sq[0] ; c          ;
+-------+--------------+------------+----------------------------+-------+------------+


+---------------------------------------------------------+
; tpd                                                     ;
+-------+-------------------+-----------------+------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ;
+-------+-------------------+-----------------+------+----+
; N/A   ; None              ; 19.936 ns       ; n[3] ; sw ;
; N/A   ; None              ; 19.619 ns       ; n[1] ; sw ;
; N/A   ; None              ; 19.195 ns       ; n[0] ; sw ;
; N/A   ; None              ; 19.127 ns       ; n[3] ; sf ;
; N/A   ; None              ; 18.810 ns       ; n[1] ; sf ;
; N/A   ; None              ; 18.386 ns       ; n[0] ; sf ;
; N/A   ; None              ; 18.171 ns       ; n[3] ; vw ;
; N/A   ; None              ; 17.854 ns       ; n[1] ; vw ;
; N/A   ; None              ; 17.732 ns       ; n[3] ; vf ;
; N/A   ; None              ; 17.430 ns       ; n[0] ; vw ;
; N/A   ; None              ; 17.415 ns       ; n[1] ; vf ;
; N/A   ; None              ; 16.991 ns       ; n[0] ; vf ;
; N/A   ; None              ; 15.826 ns       ; n[2] ; sw ;
; N/A   ; None              ; 15.017 ns       ; n[2] ; sf ;
; N/A   ; None              ; 14.061 ns       ; n[2] ; vw ;
; N/A   ; None              ; 13.622 ns       ; n[2] ; vf ;
; N/A   ; None              ; 11.229 ns       ; c    ; sf ;
; N/A   ; None              ; 9.351 ns        ; c    ; vf ;
+-------+-------------------+-----------------+------+----+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Tue Dec 13 21:24:52 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lb8_4 -c lb8_4
Info: Started post-fitting delay annotation
Warning: Timing characteristics of device EPM570ZM256C7 are preliminary
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "c" is an undefined clock
Info: Clock "c" has Internal fmax of 179.95 MHz between source register "s83_du:inst|4count:inst|46" and destination register "v83_du:inst1|q[3]" (period= 5.557 ns)
    Info: + Longest register to register delay is 4.749 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y7_N8; Fanout = 8; REG Node = 's83_du:inst|4count:inst|46'
        Info: 2: + IC(1.824 ns) + CELL(2.925 ns) = 4.749 ns; Loc. = LC_X3_Y7_N2; Fanout = 4; REG Node = 'v83_du:inst1|q[3]'
        Info: Total cell delay = 2.925 ns ( 61.59 % )
        Info: Total interconnect delay = 1.824 ns ( 38.41 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "c" to destination register is 4.184 ns
            Info: 1: + IC(0.000 ns) + CELL(0.970 ns) = 0.970 ns; Loc. = PIN_K1; Fanout = 6; CLK Node = 'c'
            Info: 2: + IC(1.590 ns) + CELL(1.624 ns) = 4.184 ns; Loc. = LC_X3_Y7_N2; Fanout = 4; REG Node = 'v83_du:inst1|q[3]'
            Info: Total cell delay = 2.594 ns ( 62.00 % )
            Info: Total interconnect delay = 1.590 ns ( 38.00 % )
        Info: - Longest clock path from clock "c" to source register is 4.184 ns
            Info: 1: + IC(0.000 ns) + CELL(0.970 ns) = 0.970 ns; Loc. = PIN_K1; Fanout = 6; CLK Node = 'c'
            Info: 2: + IC(1.590 ns) + CELL(1.624 ns) = 4.184 ns; Loc. = LC_X3_Y7_N8; Fanout = 8; REG Node = 's83_du:inst|4count:inst|46'
            Info: Total cell delay = 2.594 ns ( 62.00 % )
            Info: Total interconnect delay = 1.590 ns ( 38.00 % )
    Info: + Micro clock to output delay of source is 0.489 ns
    Info: + Micro setup delay of destination is 0.319 ns
Info: tco from clock "c" to destination pin "sw" through register "s83_du:inst|4count:inst|46" is 19.690 ns
    Info: + Longest clock path from clock "c" to source register is 4.184 ns
        Info: 1: + IC(0.000 ns) + CELL(0.970 ns) = 0.970 ns; Loc. = PIN_K1; Fanout = 6; CLK Node = 'c'
        Info: 2: + IC(1.590 ns) + CELL(1.624 ns) = 4.184 ns; Loc. = LC_X3_Y7_N8; Fanout = 8; REG Node = 's83_du:inst|4count:inst|46'
        Info: Total cell delay = 2.594 ns ( 62.00 % )
        Info: Total interconnect delay = 1.590 ns ( 38.00 % )
    Info: + Micro clock to output delay of source is 0.489 ns
    Info: + Longest register to pin delay is 15.017 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y7_N8; Fanout = 8; REG Node = 's83_du:inst|4count:inst|46'
        Info: 2: + IC(2.756 ns) + CELL(1.931 ns) = 4.687 ns; Loc. = LC_X3_Y7_N7; Fanout = 2; COMB Node = 'v83_du:inst1|w~292'
        Info: 3: + IC(1.731 ns) + CELL(0.968 ns) = 7.386 ns; Loc. = LC_X3_Y7_N4; Fanout = 2; COMB Node = 's83_du:inst|inst12~77'
        Info: 4: + IC(5.657 ns) + CELL(1.974 ns) = 15.017 ns; Loc. = PIN_Y4; Fanout = 0; PIN Node = 'sw'
        Info: Total cell delay = 4.873 ns ( 32.45 % )
        Info: Total interconnect delay = 10.144 ns ( 67.55 % )
Info: Longest tpd from source pin "n[3]" to destination pin "sw" is 19.936 ns
    Info: 1: + IC(0.000 ns) + CELL(0.970 ns) = 0.970 ns; Loc. = PIN_W5; Fanout = 1; PIN Node = 'n[3]'
    Info: 2: + IC(6.389 ns) + CELL(2.247 ns) = 9.606 ns; Loc. = LC_X3_Y7_N7; Fanout = 2; COMB Node = 'v83_du:inst1|w~292'
    Info: 3: + IC(1.731 ns) + CELL(0.968 ns) = 12.305 ns; Loc. = LC_X3_Y7_N4; Fanout = 2; COMB Node = 's83_du:inst|inst12~77'
    Info: 4: + IC(5.657 ns) + CELL(1.974 ns) = 19.936 ns; Loc. = PIN_Y4; Fanout = 0; PIN Node = 'sw'
    Info: Total cell delay = 6.159 ns ( 30.89 % )
    Info: Total interconnect delay = 13.777 ns ( 69.11 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 180 megabytes
    Info: Processing ended: Tue Dec 13 21:24:52 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


