INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SET165-01U/Documents/GitHub/ENES247Kamran/lab6-ShiftRegisters/lab6_2_1/Eight_bit_counter_with_T_flop_behavior.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Eight_bit_counter_with_T_flop_behave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SET165-01U/Documents/GitHub/ENES247Kamran/lab6-ShiftRegisters/lab6_2_1/T_ff_enable_behavior.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module T_ff_enable_behavior
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SET165-01U/Documents/GitHub/ENES247Kamran/lab6-ShiftRegisters/lab6_2_1/Eight_bit_counter_with_T_flop_behavior_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Eight_bit_counter_with_T_flop_behave_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SET165-01U/Documents/GitHub/ENES247Kamran/lab6-ShiftRegisters/lab6_2_1/EightBitCounter/EightBitCounter.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
