{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730934358340 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730934358341 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  6 18:05:58 2024 " "Processing started: Wed Nov  6 18:05:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730934358341 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934358341 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off debug -c debug " "Command: quartus_map --read_settings_files=on --write_settings_files=off debug -c debug" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934358341 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730934358888 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730934358888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debug.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debug-rtl " "Found design unit 1: debug-rtl" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730934369601 ""} { "Info" "ISGN_ENTITY_NAME" "1 debug " "Found entity 1: debug" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730934369601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioural " "Found design unit 1: ALU-behavioural" {  } { { "alu.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730934369614 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730934369614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex-behavioural " "Found design unit 1: hex-behavioural" {  } { { "hex.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/hex.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730934369626 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex " "Found entity 1: hex" {  } { { "hex.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/hex.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730934369626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_32-behavioural " "Found design unit 1: ALU_32-behavioural" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730934369640 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_32 " "Found entity 1: ALU_32" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730934369640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructionmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instruction_Memory-Behavioral " "Found design unit 1: Instruction_Memory-Behavioral" {  } { { "InstructionMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/InstructionMemory.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730934369642 ""} { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Memory " "Found entity 1: Instruction_Memory" {  } { { "InstructionMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/InstructionMemory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730934369642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datamemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataMemory-Behavioral " "Found design unit 1: DataMemory-Behavioral" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730934369656 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730934369656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369656 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "debug " "Elaborating entity \"debug\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730934369762 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR debug.vhd(15) " "VHDL Signal Declaration warning at debug.vhd(15): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1730934369770 "|debug"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "plusone6 debug.vhd(73) " "Verilog HDL or VHDL warning at debug.vhd(73): object \"plusone6\" assigned a value but never read" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1730934369771 "|debug"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "plusone7 debug.vhd(74) " "Verilog HDL or VHDL warning at debug.vhd(74): object \"plusone7\" assigned a value but never read" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1730934369771 "|debug"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "overflow debug.vhd(86) " "Verilog HDL or VHDL warning at debug.vhd(86): object \"overflow\" assigned a value but never read" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1730934369772 "|debug"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isZero debug.vhd(87) " "Verilog HDL or VHDL warning at debug.vhd(87): object \"isZero\" assigned a value but never read" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1730934369772 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw0 debug.vhd(300) " "VHDL Process Statement warning at debug.vhd(300): signal \"sw0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 300 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369779 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw0 debug.vhd(309) " "VHDL Process Statement warning at debug.vhd(309): signal \"sw0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 309 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369779 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw0 debug.vhd(318) " "VHDL Process Statement warning at debug.vhd(318): signal \"sw0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 318 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369779 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw0 debug.vhd(327) " "VHDL Process Statement warning at debug.vhd(327): signal \"sw0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 327 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369779 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Registers debug.vhd(328) " "VHDL Process Statement warning at debug.vhd(328): signal \"Registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369779 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Registers debug.vhd(329) " "VHDL Process Statement warning at debug.vhd(329): signal \"Registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 329 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369779 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Registers debug.vhd(330) " "VHDL Process Statement warning at debug.vhd(330): signal \"Registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 330 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369779 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Registers debug.vhd(331) " "VHDL Process Statement warning at debug.vhd(331): signal \"Registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 331 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369779 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Registers debug.vhd(332) " "VHDL Process Statement warning at debug.vhd(332): signal \"Registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 332 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369780 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Registers debug.vhd(333) " "VHDL Process Statement warning at debug.vhd(333): signal \"Registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 333 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369780 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Registers debug.vhd(334) " "VHDL Process Statement warning at debug.vhd(334): signal \"Registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 334 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369780 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Registers debug.vhd(335) " "VHDL Process Statement warning at debug.vhd(335): signal \"Registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 335 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369780 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw0 debug.vhd(336) " "VHDL Process Statement warning at debug.vhd(336): signal \"sw0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 336 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369780 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction debug.vhd(337) " "VHDL Process Statement warning at debug.vhd(337): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 337 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369780 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction debug.vhd(338) " "VHDL Process Statement warning at debug.vhd(338): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 338 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369780 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction debug.vhd(339) " "VHDL Process Statement warning at debug.vhd(339): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 339 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369780 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction debug.vhd(340) " "VHDL Process Statement warning at debug.vhd(340): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 340 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369780 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction debug.vhd(341) " "VHDL Process Statement warning at debug.vhd(341): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 341 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369780 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction debug.vhd(342) " "VHDL Process Statement warning at debug.vhd(342): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 342 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369780 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction debug.vhd(343) " "VHDL Process Statement warning at debug.vhd(343): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 343 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369780 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction debug.vhd(344) " "VHDL Process Statement warning at debug.vhd(344): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 344 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369780 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw0 debug.vhd(345) " "VHDL Process Statement warning at debug.vhd(345): signal \"sw0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 345 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369781 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memread debug.vhd(346) " "VHDL Process Statement warning at debug.vhd(346): signal \"memread\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 346 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369781 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memread debug.vhd(347) " "VHDL Process Statement warning at debug.vhd(347): signal \"memread\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 347 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369781 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memread debug.vhd(348) " "VHDL Process Statement warning at debug.vhd(348): signal \"memread\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 348 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369781 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memread debug.vhd(349) " "VHDL Process Statement warning at debug.vhd(349): signal \"memread\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 349 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369781 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memread debug.vhd(350) " "VHDL Process Statement warning at debug.vhd(350): signal \"memread\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 350 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369781 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memread debug.vhd(351) " "VHDL Process Statement warning at debug.vhd(351): signal \"memread\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 351 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369781 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memread debug.vhd(352) " "VHDL Process Statement warning at debug.vhd(352): signal \"memread\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 352 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369781 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memread debug.vhd(353) " "VHDL Process Statement warning at debug.vhd(353): signal \"memread\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 353 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369781 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw0 debug.vhd(354) " "VHDL Process Statement warning at debug.vhd(354): signal \"sw0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 354 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369781 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "const debug.vhd(355) " "VHDL Process Statement warning at debug.vhd(355): signal \"const\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 355 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369781 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "const debug.vhd(356) " "VHDL Process Statement warning at debug.vhd(356): signal \"const\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 356 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369781 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "const debug.vhd(357) " "VHDL Process Statement warning at debug.vhd(357): signal \"const\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 357 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369781 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "const debug.vhd(358) " "VHDL Process Statement warning at debug.vhd(358): signal \"const\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 358 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369781 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "const debug.vhd(359) " "VHDL Process Statement warning at debug.vhd(359): signal \"const\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 359 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369781 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "const debug.vhd(360) " "VHDL Process Statement warning at debug.vhd(360): signal \"const\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 360 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369782 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "const debug.vhd(361) " "VHDL Process Statement warning at debug.vhd(361): signal \"const\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 361 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369782 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "const debug.vhd(362) " "VHDL Process Statement warning at debug.vhd(362): signal \"const\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 362 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369782 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw0 debug.vhd(363) " "VHDL Process Statement warning at debug.vhd(363): signal \"sw0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 363 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369782 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immed debug.vhd(364) " "VHDL Process Statement warning at debug.vhd(364): signal \"immed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 364 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369782 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immed debug.vhd(365) " "VHDL Process Statement warning at debug.vhd(365): signal \"immed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 365 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369782 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immed debug.vhd(366) " "VHDL Process Statement warning at debug.vhd(366): signal \"immed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 366 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369782 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immed debug.vhd(367) " "VHDL Process Statement warning at debug.vhd(367): signal \"immed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 367 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369782 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw0 debug.vhd(368) " "VHDL Process Statement warning at debug.vhd(368): signal \"sw0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 368 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369782 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "icount debug.vhd(369) " "VHDL Process Statement warning at debug.vhd(369): signal \"icount\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 369 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369782 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "icount debug.vhd(370) " "VHDL Process Statement warning at debug.vhd(370): signal \"icount\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 370 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369782 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "icount debug.vhd(371) " "VHDL Process Statement warning at debug.vhd(371): signal \"icount\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 371 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369782 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "icount debug.vhd(372) " "VHDL Process Statement warning at debug.vhd(372): signal \"icount\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 372 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369782 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "icount debug.vhd(373) " "VHDL Process Statement warning at debug.vhd(373): signal \"icount\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 373 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369783 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "icount debug.vhd(374) " "VHDL Process Statement warning at debug.vhd(374): signal \"icount\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 374 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369783 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "icount debug.vhd(375) " "VHDL Process Statement warning at debug.vhd(375): signal \"icount\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 375 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369783 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "icount debug.vhd(376) " "VHDL Process Statement warning at debug.vhd(376): signal \"icount\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 376 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369783 "|debug"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "plusone4 debug.vhd(289) " "VHDL Process Statement warning at debug.vhd(289): inferring latch(es) for signal or variable \"plusone4\", which holds its previous value in one or more paths through the process" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 289 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1730934369784 "|debug"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "plusone5 debug.vhd(289) " "VHDL Process Statement warning at debug.vhd(289): inferring latch(es) for signal or variable \"plusone5\", which holds its previous value in one or more paths through the process" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 289 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1730934369784 "|debug"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plusone5\[0\] debug.vhd(289) " "Inferred latch for \"plusone5\[0\]\" at debug.vhd(289)" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369804 "|debug"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plusone5\[1\] debug.vhd(289) " "Inferred latch for \"plusone5\[1\]\" at debug.vhd(289)" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369805 "|debug"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plusone5\[2\] debug.vhd(289) " "Inferred latch for \"plusone5\[2\]\" at debug.vhd(289)" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369805 "|debug"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plusone5\[3\] debug.vhd(289) " "Inferred latch for \"plusone5\[3\]\" at debug.vhd(289)" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369805 "|debug"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plusone4\[0\] debug.vhd(289) " "Inferred latch for \"plusone4\[0\]\" at debug.vhd(289)" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369805 "|debug"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plusone4\[1\] debug.vhd(289) " "Inferred latch for \"plusone4\[1\]\" at debug.vhd(289)" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369805 "|debug"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plusone4\[2\] debug.vhd(289) " "Inferred latch for \"plusone4\[2\]\" at debug.vhd(289)" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369805 "|debug"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plusone4\[3\] debug.vhd(289) " "Inferred latch for \"plusone4\[3\]\" at debug.vhd(289)" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369805 "|debug"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_32 ALU_32:My_ALU_32 " "Elaborating entity \"ALU_32\" for hierarchy \"ALU_32:My_ALU_32\"" {  } { { "debug.vhd" "My_ALU_32" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730934369862 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU_Output alu_32.vhd(80) " "VHDL Process Statement warning at alu_32.vhd(80): signal \"ALU_Output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369881 "|debug|ALU_32:My_ALU_32"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_cons alu_32.vhd(80) " "VHDL Process Statement warning at alu_32.vhd(80): signal \"B_cons\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369881 "|debug|ALU_32:My_ALU_32"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set alu_32.vhd(81) " "VHDL Process Statement warning at alu_32.vhd(81): signal \"set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369881 "|debug|ALU_32:My_ALU_32"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU_Output alu_32.vhd(83) " "VHDL Process Statement warning at alu_32.vhd(83): signal \"ALU_Output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369881 "|debug|ALU_32:My_ALU_32"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_cons alu_32.vhd(83) " "VHDL Process Statement warning at alu_32.vhd(83): signal \"B_cons\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369881 "|debug|ALU_32:My_ALU_32"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set alu_32.vhd(84) " "VHDL Process Statement warning at alu_32.vhd(84): signal \"set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369881 "|debug|ALU_32:My_ALU_32"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU_Output alu_32.vhd(86) " "VHDL Process Statement warning at alu_32.vhd(86): signal \"ALU_Output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369881 "|debug|ALU_32:My_ALU_32"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_cons alu_32.vhd(86) " "VHDL Process Statement warning at alu_32.vhd(86): signal \"B_cons\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369881 "|debug|ALU_32:My_ALU_32"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set alu_32.vhd(87) " "VHDL Process Statement warning at alu_32.vhd(87): signal \"set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369881 "|debug|ALU_32:My_ALU_32"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU_Output alu_32.vhd(89) " "VHDL Process Statement warning at alu_32.vhd(89): signal \"ALU_Output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369881 "|debug|ALU_32:My_ALU_32"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set alu_32.vhd(90) " "VHDL Process Statement warning at alu_32.vhd(90): signal \"set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369881 "|debug|ALU_32:My_ALU_32"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU_Output alu_32.vhd(92) " "VHDL Process Statement warning at alu_32.vhd(92): signal \"ALU_Output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369881 "|debug|ALU_32:My_ALU_32"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set alu_32.vhd(93) " "VHDL Process Statement warning at alu_32.vhd(93): signal \"set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369881 "|debug|ALU_32:My_ALU_32"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU_Output alu_32.vhd(95) " "VHDL Process Statement warning at alu_32.vhd(95): signal \"ALU_Output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369882 "|debug|ALU_32:My_ALU_32"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set alu_32.vhd(96) " "VHDL Process Statement warning at alu_32.vhd(96): signal \"set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369882 "|debug|ALU_32:My_ALU_32"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU_Output alu_32.vhd(116) " "VHDL Process Statement warning at alu_32.vhd(116): signal \"ALU_Output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369882 "|debug|ALU_32:My_ALU_32"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "set alu_32.vhd(76) " "VHDL Process Statement warning at alu_32.vhd(76): inferring latch(es) for signal or variable \"set\", which holds its previous value in one or more paths through the process" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1730934369882 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[0\] alu_32.vhd(76) " "Inferred latch for \"set\[0\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369882 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[1\] alu_32.vhd(76) " "Inferred latch for \"set\[1\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369882 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[2\] alu_32.vhd(76) " "Inferred latch for \"set\[2\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369882 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[3\] alu_32.vhd(76) " "Inferred latch for \"set\[3\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369882 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[4\] alu_32.vhd(76) " "Inferred latch for \"set\[4\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369882 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[5\] alu_32.vhd(76) " "Inferred latch for \"set\[5\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369882 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[6\] alu_32.vhd(76) " "Inferred latch for \"set\[6\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369882 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[7\] alu_32.vhd(76) " "Inferred latch for \"set\[7\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369882 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[8\] alu_32.vhd(76) " "Inferred latch for \"set\[8\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369882 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[9\] alu_32.vhd(76) " "Inferred latch for \"set\[9\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369882 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[10\] alu_32.vhd(76) " "Inferred latch for \"set\[10\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369882 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[11\] alu_32.vhd(76) " "Inferred latch for \"set\[11\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369882 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[12\] alu_32.vhd(76) " "Inferred latch for \"set\[12\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369882 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[13\] alu_32.vhd(76) " "Inferred latch for \"set\[13\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369882 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[14\] alu_32.vhd(76) " "Inferred latch for \"set\[14\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369882 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[15\] alu_32.vhd(76) " "Inferred latch for \"set\[15\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369882 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[16\] alu_32.vhd(76) " "Inferred latch for \"set\[16\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369882 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[17\] alu_32.vhd(76) " "Inferred latch for \"set\[17\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369882 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[18\] alu_32.vhd(76) " "Inferred latch for \"set\[18\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369882 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[19\] alu_32.vhd(76) " "Inferred latch for \"set\[19\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369882 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[20\] alu_32.vhd(76) " "Inferred latch for \"set\[20\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369882 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[21\] alu_32.vhd(76) " "Inferred latch for \"set\[21\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369882 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[22\] alu_32.vhd(76) " "Inferred latch for \"set\[22\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369882 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[23\] alu_32.vhd(76) " "Inferred latch for \"set\[23\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369882 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[24\] alu_32.vhd(76) " "Inferred latch for \"set\[24\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369882 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[25\] alu_32.vhd(76) " "Inferred latch for \"set\[25\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369882 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[26\] alu_32.vhd(76) " "Inferred latch for \"set\[26\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369882 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[27\] alu_32.vhd(76) " "Inferred latch for \"set\[27\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369882 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[28\] alu_32.vhd(76) " "Inferred latch for \"set\[28\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369882 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[29\] alu_32.vhd(76) " "Inferred latch for \"set\[29\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369883 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[30\] alu_32.vhd(76) " "Inferred latch for \"set\[30\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369883 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[31\] alu_32.vhd(76) " "Inferred latch for \"set\[31\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369883 "|debug|ALU_32:My_ALU_32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU_32:My_ALU_32\|ALU:ALU_0 " "Elaborating entity \"ALU\" for hierarchy \"ALU_32:My_ALU_32\|ALU:ALU_0\"" {  } { { "alu_32.vhd" "ALU_0" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730934369883 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "a_in alu.vhd(19) " "VHDL Signal Declaration warning at alu.vhd(19): used implicit default value for signal \"a_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "alu.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1730934369910 "|debug|ALU_32:My_ALU_32|ALU:ALU_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "b_in alu.vhd(19) " "VHDL Signal Declaration warning at alu.vhd(19): used implicit default value for signal \"b_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "alu.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1730934369910 "|debug|ALU_32:My_ALU_32|ALU:ALU_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A_alu alu.vhd(25) " "VHDL Process Statement warning at alu.vhd(25): signal \"A_alu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369910 "|debug|ALU_32:My_ALU_32|ALU:ALU_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_alu alu.vhd(25) " "VHDL Process Statement warning at alu.vhd(25): signal \"B_alu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369910 "|debug|ALU_32:My_ALU_32|ALU:ALU_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A_alu alu.vhd(27) " "VHDL Process Statement warning at alu.vhd(27): signal \"A_alu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369911 "|debug|ALU_32:My_ALU_32|ALU:ALU_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_alu alu.vhd(27) " "VHDL Process Statement warning at alu.vhd(27): signal \"B_alu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369912 "|debug|ALU_32:My_ALU_32|ALU:ALU_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A_alu alu.vhd(29) " "VHDL Process Statement warning at alu.vhd(29): signal \"A_alu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369912 "|debug|ALU_32:My_ALU_32|ALU:ALU_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_alu alu.vhd(29) " "VHDL Process Statement warning at alu.vhd(29): signal \"B_alu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369912 "|debug|ALU_32:My_ALU_32|ALU:ALU_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A_alu alu.vhd(31) " "VHDL Process Statement warning at alu.vhd(31): signal \"A_alu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369912 "|debug|ALU_32:My_ALU_32|ALU:ALU_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_alu alu.vhd(31) " "VHDL Process Statement warning at alu.vhd(31): signal \"B_alu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369912 "|debug|ALU_32:My_ALU_32|ALU:ALU_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A_alu alu.vhd(33) " "VHDL Process Statement warning at alu.vhd(33): signal \"A_alu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369912 "|debug|ALU_32:My_ALU_32|ALU:ALU_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_alu alu.vhd(33) " "VHDL Process Statement warning at alu.vhd(33): signal \"B_alu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369912 "|debug|ALU_32:My_ALU_32|ALU:ALU_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carryin_alu alu.vhd(33) " "VHDL Process Statement warning at alu.vhd(33): signal \"carryin_alu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369912 "|debug|ALU_32:My_ALU_32|ALU:ALU_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A_alu alu.vhd(35) " "VHDL Process Statement warning at alu.vhd(35): signal \"A_alu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369912 "|debug|ALU_32:My_ALU_32|ALU:ALU_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_alu alu.vhd(35) " "VHDL Process Statement warning at alu.vhd(35): signal \"B_alu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369912 "|debug|ALU_32:My_ALU_32|ALU:ALU_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carryin_alu alu.vhd(35) " "VHDL Process Statement warning at alu.vhd(35): signal \"carryin_alu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369912 "|debug|ALU_32:My_ALU_32|ALU:ALU_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A_alu alu.vhd(45) " "VHDL Process Statement warning at alu.vhd(45): signal \"A_alu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369912 "|debug|ALU_32:My_ALU_32|ALU:ALU_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Memory Instruction_Memory:My_Instruction_Memory " "Elaborating entity \"Instruction_Memory\" for hierarchy \"Instruction_Memory:My_Instruction_Memory\"" {  } { { "debug.vhd" "My_Instruction_Memory" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730934369929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:My_DataMemory " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:My_DataMemory\"" {  } { { "debug.vhd" "My_DataMemory" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730934369938 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory_read_dm DataMemory.vhd(95) " "VHDL Process Statement warning at DataMemory.vhd(95): signal \"memory_read_dm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369975 "|debug|DataMemory:My_DataMemory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RAM DataMemory.vhd(96) " "VHDL Process Statement warning at DataMemory.vhd(96): signal \"RAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369975 "|debug|DataMemory:My_DataMemory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory_address_dm DataMemory.vhd(96) " "VHDL Process Statement warning at DataMemory.vhd(96): signal \"memory_address_dm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369975 "|debug|DataMemory:My_DataMemory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory_read_dm DataMemory.vhd(99) " "VHDL Process Statement warning at DataMemory.vhd(99): signal \"memory_read_dm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369976 "|debug|DataMemory:My_DataMemory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RAM DataMemory.vhd(100) " "VHDL Process Statement warning at DataMemory.vhd(100): signal \"RAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369976 "|debug|DataMemory:My_DataMemory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory_address_dm DataMemory.vhd(100) " "VHDL Process Statement warning at DataMemory.vhd(100): signal \"memory_address_dm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369976 "|debug|DataMemory:My_DataMemory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory_read_dm DataMemory.vhd(103) " "VHDL Process Statement warning at DataMemory.vhd(103): signal \"memory_read_dm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369976 "|debug|DataMemory:My_DataMemory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RAM DataMemory.vhd(104) " "VHDL Process Statement warning at DataMemory.vhd(104): signal \"RAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369976 "|debug|DataMemory:My_DataMemory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory_address_dm DataMemory.vhd(104) " "VHDL Process Statement warning at DataMemory.vhd(104): signal \"memory_address_dm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369976 "|debug|DataMemory:My_DataMemory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RAM DataMemory.vhd(105) " "VHDL Process Statement warning at DataMemory.vhd(105): signal \"RAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369976 "|debug|DataMemory:My_DataMemory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory_address_dm DataMemory.vhd(105) " "VHDL Process Statement warning at DataMemory.vhd(105): signal \"memory_address_dm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369976 "|debug|DataMemory:My_DataMemory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RAM DataMemory.vhd(107) " "VHDL Process Statement warning at DataMemory.vhd(107): signal \"RAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369976 "|debug|DataMemory:My_DataMemory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory_address_dm DataMemory.vhd(107) " "VHDL Process Statement warning at DataMemory.vhd(107): signal \"memory_address_dm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369976 "|debug|DataMemory:My_DataMemory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory_read_dm DataMemory.vhd(112) " "VHDL Process Statement warning at DataMemory.vhd(112): signal \"memory_read_dm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369976 "|debug|DataMemory:My_DataMemory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RAM DataMemory.vhd(113) " "VHDL Process Statement warning at DataMemory.vhd(113): signal \"RAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369976 "|debug|DataMemory:My_DataMemory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory_address_dm DataMemory.vhd(113) " "VHDL Process Statement warning at DataMemory.vhd(113): signal \"memory_address_dm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369976 "|debug|DataMemory:My_DataMemory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory_read_dm DataMemory.vhd(116) " "VHDL Process Statement warning at DataMemory.vhd(116): signal \"memory_read_dm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369976 "|debug|DataMemory:My_DataMemory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RAM DataMemory.vhd(117) " "VHDL Process Statement warning at DataMemory.vhd(117): signal \"RAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369976 "|debug|DataMemory:My_DataMemory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory_address_dm DataMemory.vhd(117) " "VHDL Process Statement warning at DataMemory.vhd(117): signal \"memory_address_dm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369976 "|debug|DataMemory:My_DataMemory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RAM DataMemory.vhd(118) " "VHDL Process Statement warning at DataMemory.vhd(118): signal \"RAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369976 "|debug|DataMemory:My_DataMemory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory_address_dm DataMemory.vhd(118) " "VHDL Process Statement warning at DataMemory.vhd(118): signal \"memory_address_dm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369976 "|debug|DataMemory:My_DataMemory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RAM DataMemory.vhd(120) " "VHDL Process Statement warning at DataMemory.vhd(120): signal \"RAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369976 "|debug|DataMemory:My_DataMemory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory_address_dm DataMemory.vhd(120) " "VHDL Process Statement warning at DataMemory.vhd(120): signal \"memory_address_dm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730934369976 "|debug|DataMemory:My_DataMemory"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "memory_out_dm DataMemory.vhd(91) " "VHDL Process Statement warning at DataMemory.vhd(91): inferring latch(es) for signal or variable \"memory_out_dm\", which holds its previous value in one or more paths through the process" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1730934369976 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[0\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[0\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369976 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[1\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[1\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369976 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[2\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[2\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369976 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[3\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[3\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369976 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[4\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[4\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369976 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[5\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[5\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369977 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[6\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[6\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369977 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[7\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[7\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369977 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[8\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[8\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369977 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[9\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[9\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369977 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[10\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[10\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369977 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[11\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[11\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369977 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[12\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[12\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369977 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[13\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[13\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369977 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[14\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[14\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369977 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[15\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[15\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369977 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[16\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[16\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369977 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[17\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[17\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369977 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[18\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[18\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369977 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[19\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[19\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369977 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[20\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[20\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369977 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[21\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[21\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369977 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[22\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[22\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369977 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[23\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[23\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369977 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[24\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[24\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369977 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[25\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[25\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369977 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[26\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[26\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369977 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[27\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[27\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369977 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[28\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[28\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369977 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[29\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[29\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369977 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[30\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[30\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369977 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[31\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[31\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934369977 "|debug|DataMemory:My_DataMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex hex:h0 " "Elaborating entity \"hex\" for hierarchy \"hex:h0\"" {  } { { "debug.vhd" "h0" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730934369978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DataMemory:My_DataMemory\|memory_out_dm\[3\] " "LATCH primitive \"DataMemory:My_DataMemory\|memory_out_dm\[3\]\" is permanently enabled" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730934373334 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DataMemory:My_DataMemory\|memory_out_dm\[2\] " "LATCH primitive \"DataMemory:My_DataMemory\|memory_out_dm\[2\]\" is permanently enabled" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730934373334 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DataMemory:My_DataMemory\|memory_out_dm\[1\] " "LATCH primitive \"DataMemory:My_DataMemory\|memory_out_dm\[1\]\" is permanently enabled" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730934373334 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DataMemory:My_DataMemory\|memory_out_dm\[0\] " "LATCH primitive \"DataMemory:My_DataMemory\|memory_out_dm\[0\]\" is permanently enabled" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730934373334 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DataMemory:My_DataMemory\|memory_out_dm\[7\] " "LATCH primitive \"DataMemory:My_DataMemory\|memory_out_dm\[7\]\" is permanently enabled" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730934373334 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DataMemory:My_DataMemory\|memory_out_dm\[6\] " "LATCH primitive \"DataMemory:My_DataMemory\|memory_out_dm\[6\]\" is permanently enabled" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730934373334 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DataMemory:My_DataMemory\|memory_out_dm\[5\] " "LATCH primitive \"DataMemory:My_DataMemory\|memory_out_dm\[5\]\" is permanently enabled" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730934373334 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DataMemory:My_DataMemory\|memory_out_dm\[4\] " "LATCH primitive \"DataMemory:My_DataMemory\|memory_out_dm\[4\]\" is permanently enabled" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730934373334 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DataMemory:My_DataMemory\|memory_out_dm\[11\] " "LATCH primitive \"DataMemory:My_DataMemory\|memory_out_dm\[11\]\" is permanently enabled" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730934373334 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DataMemory:My_DataMemory\|memory_out_dm\[10\] " "LATCH primitive \"DataMemory:My_DataMemory\|memory_out_dm\[10\]\" is permanently enabled" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730934373334 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DataMemory:My_DataMemory\|memory_out_dm\[9\] " "LATCH primitive \"DataMemory:My_DataMemory\|memory_out_dm\[9\]\" is permanently enabled" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730934373334 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DataMemory:My_DataMemory\|memory_out_dm\[8\] " "LATCH primitive \"DataMemory:My_DataMemory\|memory_out_dm\[8\]\" is permanently enabled" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730934373334 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DataMemory:My_DataMemory\|memory_out_dm\[15\] " "LATCH primitive \"DataMemory:My_DataMemory\|memory_out_dm\[15\]\" is permanently enabled" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730934373335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DataMemory:My_DataMemory\|memory_out_dm\[14\] " "LATCH primitive \"DataMemory:My_DataMemory\|memory_out_dm\[14\]\" is permanently enabled" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730934373335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DataMemory:My_DataMemory\|memory_out_dm\[13\] " "LATCH primitive \"DataMemory:My_DataMemory\|memory_out_dm\[13\]\" is permanently enabled" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730934373335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DataMemory:My_DataMemory\|memory_out_dm\[12\] " "LATCH primitive \"DataMemory:My_DataMemory\|memory_out_dm\[12\]\" is permanently enabled" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730934373335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DataMemory:My_DataMemory\|memory_out_dm\[19\] " "LATCH primitive \"DataMemory:My_DataMemory\|memory_out_dm\[19\]\" is permanently enabled" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730934373335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DataMemory:My_DataMemory\|memory_out_dm\[18\] " "LATCH primitive \"DataMemory:My_DataMemory\|memory_out_dm\[18\]\" is permanently enabled" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730934373335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DataMemory:My_DataMemory\|memory_out_dm\[17\] " "LATCH primitive \"DataMemory:My_DataMemory\|memory_out_dm\[17\]\" is permanently enabled" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730934373335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DataMemory:My_DataMemory\|memory_out_dm\[16\] " "LATCH primitive \"DataMemory:My_DataMemory\|memory_out_dm\[16\]\" is permanently enabled" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730934373335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DataMemory:My_DataMemory\|memory_out_dm\[23\] " "LATCH primitive \"DataMemory:My_DataMemory\|memory_out_dm\[23\]\" is permanently enabled" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730934373335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DataMemory:My_DataMemory\|memory_out_dm\[22\] " "LATCH primitive \"DataMemory:My_DataMemory\|memory_out_dm\[22\]\" is permanently enabled" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730934373335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DataMemory:My_DataMemory\|memory_out_dm\[21\] " "LATCH primitive \"DataMemory:My_DataMemory\|memory_out_dm\[21\]\" is permanently enabled" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730934373335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DataMemory:My_DataMemory\|memory_out_dm\[20\] " "LATCH primitive \"DataMemory:My_DataMemory\|memory_out_dm\[20\]\" is permanently enabled" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730934373335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[0\] " "Latch ALU_32:My_ALU_32\|set\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[4\] " "Ports D and ENA on the latch are fed by the same signal icount\[4\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730934374305 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730934374305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[1\] " "Latch ALU_32:My_ALU_32\|set\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[4\] " "Ports D and ENA on the latch are fed by the same signal icount\[4\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730934374305 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730934374305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[2\] " "Latch ALU_32:My_ALU_32\|set\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[4\] " "Ports D and ENA on the latch are fed by the same signal icount\[4\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730934374305 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730934374305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[3\] " "Latch ALU_32:My_ALU_32\|set\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[4\] " "Ports D and ENA on the latch are fed by the same signal icount\[4\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730934374305 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730934374305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[4\] " "Latch ALU_32:My_ALU_32\|set\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[4\] " "Ports D and ENA on the latch are fed by the same signal icount\[4\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730934374305 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730934374305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[5\] " "Latch ALU_32:My_ALU_32\|set\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[4\] " "Ports D and ENA on the latch are fed by the same signal icount\[4\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730934374305 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730934374305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[6\] " "Latch ALU_32:My_ALU_32\|set\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[4\] " "Ports D and ENA on the latch are fed by the same signal icount\[4\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730934374306 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730934374306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[7\] " "Latch ALU_32:My_ALU_32\|set\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[4\] " "Ports D and ENA on the latch are fed by the same signal icount\[4\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730934374306 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730934374306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[8\] " "Latch ALU_32:My_ALU_32\|set\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[4\] " "Ports D and ENA on the latch are fed by the same signal icount\[4\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730934374306 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730934374306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[9\] " "Latch ALU_32:My_ALU_32\|set\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[4\] " "Ports D and ENA on the latch are fed by the same signal icount\[4\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730934374306 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730934374306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[10\] " "Latch ALU_32:My_ALU_32\|set\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[4\] " "Ports D and ENA on the latch are fed by the same signal icount\[4\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730934374306 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730934374306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[11\] " "Latch ALU_32:My_ALU_32\|set\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[4\] " "Ports D and ENA on the latch are fed by the same signal icount\[4\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730934374306 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730934374306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[12\] " "Latch ALU_32:My_ALU_32\|set\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[4\] " "Ports D and ENA on the latch are fed by the same signal icount\[4\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730934374306 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730934374306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[13\] " "Latch ALU_32:My_ALU_32\|set\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[4\] " "Ports D and ENA on the latch are fed by the same signal icount\[4\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730934374306 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730934374306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[14\] " "Latch ALU_32:My_ALU_32\|set\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[4\] " "Ports D and ENA on the latch are fed by the same signal icount\[4\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730934374306 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730934374306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[15\] " "Latch ALU_32:My_ALU_32\|set\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[4\] " "Ports D and ENA on the latch are fed by the same signal icount\[4\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730934374306 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730934374306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "plusone4\[0\] " "Latch plusone4\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730934374307 ""}  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 289 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730934374307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "plusone4\[1\] " "Latch plusone4\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730934374307 ""}  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 289 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730934374307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "plusone4\[2\] " "Latch plusone4\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730934374307 ""}  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 289 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730934374307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "plusone4\[3\] " "Latch plusone4\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730934374307 ""}  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 289 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730934374307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "plusone5\[0\] " "Latch plusone5\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730934374307 ""}  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 289 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730934374307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "plusone5\[1\] " "Latch plusone5\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730934374307 ""}  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 289 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730934374307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "plusone5\[2\] " "Latch plusone5\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730934374307 ""}  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 289 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730934374307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "plusone5\[3\] " "Latch plusone5\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730934374307 ""}  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 289 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730934374307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[31\] " "Latch ALU_32:My_ALU_32\|set\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[0\] " "Ports D and ENA on the latch are fed by the same signal icount\[0\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730934374307 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730934374307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[30\] " "Latch ALU_32:My_ALU_32\|set\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[4\] " "Ports D and ENA on the latch are fed by the same signal icount\[4\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730934374307 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730934374307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[29\] " "Latch ALU_32:My_ALU_32\|set\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[4\] " "Ports D and ENA on the latch are fed by the same signal icount\[4\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730934374307 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730934374307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[28\] " "Latch ALU_32:My_ALU_32\|set\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[4\] " "Ports D and ENA on the latch are fed by the same signal icount\[4\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730934374307 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730934374307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[27\] " "Latch ALU_32:My_ALU_32\|set\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[4\] " "Ports D and ENA on the latch are fed by the same signal icount\[4\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730934374307 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730934374307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[26\] " "Latch ALU_32:My_ALU_32\|set\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[4\] " "Ports D and ENA on the latch are fed by the same signal icount\[4\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730934374307 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730934374307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[25\] " "Latch ALU_32:My_ALU_32\|set\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[4\] " "Ports D and ENA on the latch are fed by the same signal icount\[4\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730934374307 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730934374307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[24\] " "Latch ALU_32:My_ALU_32\|set\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[4\] " "Ports D and ENA on the latch are fed by the same signal icount\[4\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730934374307 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730934374307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[23\] " "Latch ALU_32:My_ALU_32\|set\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[4\] " "Ports D and ENA on the latch are fed by the same signal icount\[4\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730934374308 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730934374308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[22\] " "Latch ALU_32:My_ALU_32\|set\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[2\] " "Ports D and ENA on the latch are fed by the same signal icount\[2\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730934374308 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730934374308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[21\] " "Latch ALU_32:My_ALU_32\|set\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[2\] " "Ports D and ENA on the latch are fed by the same signal icount\[2\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730934374308 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730934374308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[20\] " "Latch ALU_32:My_ALU_32\|set\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[2\] " "Ports D and ENA on the latch are fed by the same signal icount\[2\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730934374308 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730934374308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[19\] " "Latch ALU_32:My_ALU_32\|set\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[2\] " "Ports D and ENA on the latch are fed by the same signal icount\[2\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730934374308 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730934374308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[18\] " "Latch ALU_32:My_ALU_32\|set\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[2\] " "Ports D and ENA on the latch are fed by the same signal icount\[2\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730934374308 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730934374308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[17\] " "Latch ALU_32:My_ALU_32\|set\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[2\] " "Ports D and ENA on the latch are fed by the same signal icount\[2\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730934374308 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730934374308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[16\] " "Latch ALU_32:My_ALU_32\|set\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[4\] " "Ports D and ENA on the latch are fed by the same signal icount\[4\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730934374308 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730934374308 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730934376384 "|debug|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730934376384 "|debug|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730934376384 "|debug|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730934376384 "|debug|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730934376384 "|debug|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730934376384 "|debug|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730934376384 "|debug|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730934376384 "|debug|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730934376384 "|debug|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730934376384 "|debug|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1730934376384 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1730934376547 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1730934378998 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1730934379461 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730934379461 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730934379655 "|debug|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730934379655 "|debug|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730934379655 "|debug|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730934379655 "|debug|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730934379655 "|debug|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730934379655 "|debug|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730934379655 "|debug|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1730934379655 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2428 " "Implemented 2428 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1730934379656 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1730934379656 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2363 " "Implemented 2363 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1730934379656 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1730934379656 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 242 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 242 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4888 " "Peak virtual memory: 4888 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730934379716 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov  6 18:06:19 2024 " "Processing ended: Wed Nov  6 18:06:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730934379716 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730934379716 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730934379716 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730934379716 ""}
