TimeQuest Timing Analyzer report for MA_55
Mon Dec 14 22:00:16 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'MA_55:MA55|cpu_clk'
 12. Slow Model Setup: 'clk_358'
 13. Slow Model Setup: 'clk_50'
 14. Slow Model Setup: 'Clock_gen|altpll_component|pll|clk[0]'
 15. Slow Model Hold: 'Clock_gen|altpll_component|pll|clk[0]'
 16. Slow Model Hold: 'MA_55:MA55|cpu_clk'
 17. Slow Model Hold: 'clk_358'
 18. Slow Model Hold: 'clk_50'
 19. Slow Model Recovery: 'clk_50'
 20. Slow Model Removal: 'clk_50'
 21. Slow Model Minimum Pulse Width: 'clk_358'
 22. Slow Model Minimum Pulse Width: 'MA_55:MA55|cpu_clk'
 23. Slow Model Minimum Pulse Width: 'clk_50'
 24. Slow Model Minimum Pulse Width: 'Clock_gen|altpll_component|pll|clk[0]'
 25. Setup Times
 26. Hold Times
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Output Enable Times
 30. Minimum Output Enable Times
 31. Output Disable Times
 32. Minimum Output Disable Times
 33. Fast Model Setup Summary
 34. Fast Model Hold Summary
 35. Fast Model Recovery Summary
 36. Fast Model Removal Summary
 37. Fast Model Minimum Pulse Width Summary
 38. Fast Model Setup: 'MA_55:MA55|cpu_clk'
 39. Fast Model Setup: 'clk_358'
 40. Fast Model Setup: 'clk_50'
 41. Fast Model Setup: 'Clock_gen|altpll_component|pll|clk[0]'
 42. Fast Model Hold: 'clk_50'
 43. Fast Model Hold: 'Clock_gen|altpll_component|pll|clk[0]'
 44. Fast Model Hold: 'MA_55:MA55|cpu_clk'
 45. Fast Model Hold: 'clk_358'
 46. Fast Model Recovery: 'clk_50'
 47. Fast Model Removal: 'clk_50'
 48. Fast Model Minimum Pulse Width: 'clk_358'
 49. Fast Model Minimum Pulse Width: 'MA_55:MA55|cpu_clk'
 50. Fast Model Minimum Pulse Width: 'clk_50'
 51. Fast Model Minimum Pulse Width: 'Clock_gen|altpll_component|pll|clk[0]'
 52. Setup Times
 53. Hold Times
 54. Clock to Output Times
 55. Minimum Clock to Output Times
 56. Output Enable Times
 57. Minimum Output Enable Times
 58. Output Disable Times
 59. Minimum Output Disable Times
 60. Multicorner Timing Analysis Summary
 61. Setup Times
 62. Hold Times
 63. Clock to Output Times
 64. Minimum Clock to Output Times
 65. Setup Transfers
 66. Hold Transfers
 67. Recovery Transfers
 68. Removal Transfers
 69. Report TCCS
 70. Report RSKM
 71. Unconstrained Paths
 72. TimeQuest Timing Analyzer Messages
 73. TimeQuest Timing Analyzer Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; MA_55                                                             ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                              ;
+---------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------+-------------------------------------------+
; Clock Name                            ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                  ; Targets                                   ;
+---------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------+-------------------------------------------+
; clk_50                                ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                         ; { clk_50 }                                ;
; clk_358                               ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                         ; { clk_358 }                               ;
; Clock_gen|altpll_component|pll|clk[0] ; Generated ; 70.000 ; 14.29 MHz  ; 0.000 ; 35.000 ; 50.00      ; 7         ; 2           ;       ;        ;           ;            ; false    ; clk_50 ; Clock_gen|altpll_component|pll|inclk[0] ; { Clock_gen|altpll_component|pll|clk[0] } ;
; MA_55:MA55|cpu_clk                    ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                         ; { MA_55:MA55|cpu_clk }                    ;
+---------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                      ;
+------------+-----------------+---------------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                            ; Note                                                  ;
+------------+-----------------+---------------------------------------+-------------------------------------------------------+
; 38.14 MHz  ; 38.14 MHz       ; MA_55:MA55|cpu_clk                    ;                                                       ;
; 116.28 MHz ; 116.28 MHz      ; clk_50                                ;                                                       ;
; 252.08 MHz ; 180.05 MHz      ; clk_358                               ; limit due to high minimum pulse width violation (tch) ;
; 865.8 MHz  ; 402.58 MHz      ; Clock_gen|altpll_component|pll|clk[0] ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+---------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------+
; Slow Model Setup Summary                                        ;
+---------------------------------------+---------+---------------+
; Clock                                 ; Slack   ; End Point TNS ;
+---------------------------------------+---------+---------------+
; MA_55:MA55|cpu_clk                    ; -16.008 ; -7228.623     ;
; clk_358                               ; -6.342  ; -196.119      ;
; clk_50                                ; -1.530  ; -10.206       ;
; Clock_gen|altpll_component|pll|clk[0] ; 68.845  ; 0.000         ;
+---------------------------------------+---------+---------------+


+---------------------------------------------------------------+
; Slow Model Hold Summary                                       ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; Clock_gen|altpll_component|pll|clk[0] ; 0.499 ; 0.000         ;
; MA_55:MA55|cpu_clk                    ; 0.499 ; 0.000         ;
; clk_358                               ; 0.499 ; 0.000         ;
; clk_50                                ; 0.499 ; 0.000         ;
+---------------------------------------+-------+---------------+


+---------------------------------+
; Slow Model Recovery Summary     ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; clk_50 ; 15.356 ; 0.000         ;
+--------+--------+---------------+


+--------------------------------+
; Slow Model Removal Summary     ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; clk_50 ; 3.554 ; 0.000         ;
+--------+-------+---------------+


+----------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; clk_358                               ; -2.277 ; -195.720      ;
; MA_55:MA55|cpu_clk                    ; -0.742 ; -1037.316     ;
; clk_50                                ; 8.758  ; 0.000         ;
; Clock_gen|altpll_component|pll|clk[0] ; 33.758 ; 0.000         ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'MA_55:MA55|cpu_clk'                                                                                                                   ;
+---------+-------------------------------+-----------------------------+--------------------+--------------------+--------------+------------+------------+
; Slack   ; From Node                     ; To Node                     ; Launch Clock       ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------+-----------------------------+--------------------+--------------------+--------------+------------+------------+
; -16.008 ; MA_55:MA55|T65:U1|MCycle[0]   ; MA_55:MA55|T65:U1|BAL[8]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.015      ; 17.063     ;
; -15.909 ; MA_55:MA55|T65:U1|MCycle[1]   ; MA_55:MA55|T65:U1|BAL[8]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.015      ; 16.964     ;
; -15.817 ; MA_55:MA55|T65:U1|MCycle[2]   ; MA_55:MA55|T65:U1|BAL[8]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.015      ; 16.872     ;
; -15.619 ; MA_55:MA55|T65:U1|P[0]        ; MA_55:MA55|T65:U1|P[1]      ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; -0.003     ; 16.656     ;
; -15.511 ; MA_55:MA55|T65:U1|MCycle[0]   ; MA_55:MA55|T65:U1|BAL[7]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.016      ; 16.567     ;
; -15.488 ; MA_55:MA55|T65:U1|MCycle[0]   ; MA_55:MA55|T65:U1|BAL[5]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.017      ; 16.545     ;
; -15.412 ; MA_55:MA55|T65:U1|MCycle[1]   ; MA_55:MA55|T65:U1|BAL[7]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.016      ; 16.468     ;
; -15.403 ; MA_55:MA55|T65:U1|MCycle[0]   ; MA_55:MA55|T65:U1|BAL[4]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.017      ; 16.460     ;
; -15.396 ; MA_55:MA55|T65:U1|MCycle[0]   ; MA_55:MA55|T65:U1|BAL[2]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.015      ; 16.451     ;
; -15.389 ; MA_55:MA55|T65:U1|MCycle[1]   ; MA_55:MA55|T65:U1|BAL[5]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.017      ; 16.446     ;
; -15.328 ; MA_55:MA55|T65:U1|BusA_r[0]   ; MA_55:MA55|T65:U1|P[1]      ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.020      ; 16.388     ;
; -15.320 ; MA_55:MA55|T65:U1|MCycle[2]   ; MA_55:MA55|T65:U1|BAL[7]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.016      ; 16.376     ;
; -15.304 ; MA_55:MA55|T65:U1|MCycle[1]   ; MA_55:MA55|T65:U1|BAL[4]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.017      ; 16.361     ;
; -15.297 ; MA_55:MA55|T65:U1|MCycle[2]   ; MA_55:MA55|T65:U1|BAL[5]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.017      ; 16.354     ;
; -15.297 ; MA_55:MA55|T65:U1|MCycle[1]   ; MA_55:MA55|T65:U1|BAL[2]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.015      ; 16.352     ;
; -15.274 ; MA_55:MA55|T65:U1|IR[0]       ; MA_55:MA55|T65:U1|BAL[8]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.014      ; 16.328     ;
; -15.263 ; MA_55:MA55|T65:U1|MCycle[0]   ; MA_55:MA55|T65:U1|BAL[6]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.016      ; 16.319     ;
; -15.237 ; MA_55:MA55|T65:U1|BusB[0]     ; MA_55:MA55|T65:U1|P[1]      ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.020      ; 16.297     ;
; -15.220 ; MA_55:MA55|T65:U1|IR[1]       ; MA_55:MA55|T65:U1|BAL[8]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.014      ; 16.274     ;
; -15.218 ; MA_55:MA55|T65:U1|BusB[1]     ; MA_55:MA55|T65:U1|P[1]      ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.020      ; 16.278     ;
; -15.212 ; MA_55:MA55|T65:U1|MCycle[2]   ; MA_55:MA55|T65:U1|BAL[4]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.017      ; 16.269     ;
; -15.205 ; MA_55:MA55|T65:U1|MCycle[2]   ; MA_55:MA55|T65:U1|BAL[2]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.015      ; 16.260     ;
; -15.164 ; MA_55:MA55|T65:U1|BusB[2]     ; MA_55:MA55|T65:U1|P[1]      ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.020      ; 16.224     ;
; -15.164 ; MA_55:MA55|T65:U1|MCycle[1]   ; MA_55:MA55|T65:U1|BAL[6]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.016      ; 16.220     ;
; -15.142 ; MA_55:MA55|T65:U1|ALU_Op_r[0] ; MA_55:MA55|T65:U1|P[1]      ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.001      ; 16.183     ;
; -15.131 ; MA_55:MA55|T65:U1|IR[6]       ; MA_55:MA55|T65:U1|BAL[8]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.010      ; 16.181     ;
; -15.078 ; MA_55:MA55|T65:U1|IR[2]       ; MA_55:MA55|T65:U1|BAL[8]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.014      ; 16.132     ;
; -15.072 ; MA_55:MA55|T65:U1|MCycle[2]   ; MA_55:MA55|T65:U1|BAL[6]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.016      ; 16.128     ;
; -15.024 ; MA_55:MA55|T65:U1|IR[7]       ; MA_55:MA55|T65:U1|BAL[8]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.010      ; 16.074     ;
; -15.007 ; MA_55:MA55|T65:U1|MCycle[0]   ; MA_55:MA55|T65:U1|BAL[3]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.016      ; 16.063     ;
; -14.945 ; MA_55:MA55|T65:U1|BusA_r[2]   ; MA_55:MA55|T65:U1|P[1]      ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.018      ; 16.003     ;
; -14.908 ; MA_55:MA55|T65:U1|MCycle[1]   ; MA_55:MA55|T65:U1|BAL[3]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.016      ; 15.964     ;
; -14.816 ; MA_55:MA55|T65:U1|MCycle[2]   ; MA_55:MA55|T65:U1|BAL[3]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.016      ; 15.872     ;
; -14.777 ; MA_55:MA55|T65:U1|IR[0]       ; MA_55:MA55|T65:U1|BAL[7]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.015      ; 15.832     ;
; -14.770 ; MA_55:MA55|T65:U1|BusA_r[3]   ; MA_55:MA55|T65:U1|P[1]      ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.009      ; 15.819     ;
; -14.754 ; MA_55:MA55|T65:U1|IR[0]       ; MA_55:MA55|T65:U1|BAL[5]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.016      ; 15.810     ;
; -14.739 ; MA_55:MA55|T65:U1|IR[3]       ; MA_55:MA55|T65:U1|BAL[8]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.014      ; 15.793     ;
; -14.732 ; MA_55:MA55|T65:U1|BusA_r[1]   ; MA_55:MA55|T65:U1|P[1]      ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.004      ; 15.776     ;
; -14.723 ; MA_55:MA55|T65:U1|IR[1]       ; MA_55:MA55|T65:U1|BAL[7]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.015      ; 15.778     ;
; -14.700 ; MA_55:MA55|T65:U1|IR[1]       ; MA_55:MA55|T65:U1|BAL[5]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.016      ; 15.756     ;
; -14.669 ; MA_55:MA55|T65:U1|IR[0]       ; MA_55:MA55|T65:U1|BAL[4]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.016      ; 15.725     ;
; -14.665 ; MA_55:MA55|T65:U1|BusB[3]     ; MA_55:MA55|T65:U1|P[1]      ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.020      ; 15.725     ;
; -14.662 ; MA_55:MA55|T65:U1|IR[0]       ; MA_55:MA55|T65:U1|BAL[2]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.014      ; 15.716     ;
; -14.637 ; MA_55:MA55|T65:U1|IR[5]       ; MA_55:MA55|T65:U1|BAL[8]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.010      ; 15.687     ;
; -14.634 ; MA_55:MA55|T65:U1|IR[6]       ; MA_55:MA55|T65:U1|BAL[7]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.011      ; 15.685     ;
; -14.615 ; MA_55:MA55|T65:U1|IR[1]       ; MA_55:MA55|T65:U1|BAL[4]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.016      ; 15.671     ;
; -14.611 ; MA_55:MA55|T65:U1|IR[6]       ; MA_55:MA55|T65:U1|BAL[5]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.012      ; 15.663     ;
; -14.608 ; MA_55:MA55|T65:U1|IR[1]       ; MA_55:MA55|T65:U1|BAL[2]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.014      ; 15.662     ;
; -14.581 ; MA_55:MA55|T65:U1|IR[2]       ; MA_55:MA55|T65:U1|BAL[7]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.015      ; 15.636     ;
; -14.558 ; MA_55:MA55|T65:U1|IR[2]       ; MA_55:MA55|T65:U1|BAL[5]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.016      ; 15.614     ;
; -14.529 ; MA_55:MA55|T65:U1|IR[0]       ; MA_55:MA55|T65:U1|BAL[6]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.015      ; 15.584     ;
; -14.527 ; MA_55:MA55|T65:U1|IR[7]       ; MA_55:MA55|T65:U1|BAL[7]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.011      ; 15.578     ;
; -14.526 ; MA_55:MA55|T65:U1|IR[6]       ; MA_55:MA55|T65:U1|BAL[4]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.012      ; 15.578     ;
; -14.519 ; MA_55:MA55|T65:U1|IR[6]       ; MA_55:MA55|T65:U1|BAL[2]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.010      ; 15.569     ;
; -14.504 ; MA_55:MA55|T65:U1|IR[7]       ; MA_55:MA55|T65:U1|BAL[5]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.012      ; 15.556     ;
; -14.475 ; MA_55:MA55|T65:U1|IR[1]       ; MA_55:MA55|T65:U1|BAL[6]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.015      ; 15.530     ;
; -14.473 ; MA_55:MA55|T65:U1|IR[2]       ; MA_55:MA55|T65:U1|BAL[4]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.016      ; 15.529     ;
; -14.466 ; MA_55:MA55|T65:U1|IR[2]       ; MA_55:MA55|T65:U1|BAL[2]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.014      ; 15.520     ;
; -14.419 ; MA_55:MA55|T65:U1|IR[7]       ; MA_55:MA55|T65:U1|BAL[4]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.012      ; 15.471     ;
; -14.417 ; MA_55:MA55|T65:U1|MCycle[0]   ; MA_55:MA55|T65:U1|BAL[1]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.016      ; 15.473     ;
; -14.412 ; MA_55:MA55|T65:U1|IR[7]       ; MA_55:MA55|T65:U1|BAL[2]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.010      ; 15.462     ;
; -14.386 ; MA_55:MA55|T65:U1|IR[6]       ; MA_55:MA55|T65:U1|BAL[6]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.011      ; 15.437     ;
; -14.333 ; MA_55:MA55|T65:U1|IR[2]       ; MA_55:MA55|T65:U1|BAL[6]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.015      ; 15.388     ;
; -14.279 ; MA_55:MA55|T65:U1|IR[7]       ; MA_55:MA55|T65:U1|BAL[6]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.011      ; 15.330     ;
; -14.273 ; MA_55:MA55|T65:U1|IR[0]       ; MA_55:MA55|T65:U1|BAL[3]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.015      ; 15.328     ;
; -14.242 ; MA_55:MA55|T65:U1|IR[3]       ; MA_55:MA55|T65:U1|BAL[7]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.015      ; 15.297     ;
; -14.226 ; MA_55:MA55|T65:U1|MCycle[2]   ; MA_55:MA55|T65:U1|BAL[1]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.016      ; 15.282     ;
; -14.219 ; MA_55:MA55|T65:U1|IR[3]       ; MA_55:MA55|T65:U1|BAL[5]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.016      ; 15.275     ;
; -14.219 ; MA_55:MA55|T65:U1|IR[1]       ; MA_55:MA55|T65:U1|BAL[3]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.015      ; 15.274     ;
; -14.158 ; MA_55:MA55|T65:U1|P[0]        ; MA_55:MA55|T65:U1|X[7]      ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; -0.032     ; 15.166     ;
; -14.156 ; MA_55:MA55|T65:U1|P[0]        ; MA_55:MA55|T65:U1|Y[7]      ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; -0.032     ; 15.164     ;
; -14.140 ; MA_55:MA55|T65:U1|IR[5]       ; MA_55:MA55|T65:U1|BAL[7]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.011      ; 15.191     ;
; -14.134 ; MA_55:MA55|T65:U1|IR[3]       ; MA_55:MA55|T65:U1|BAL[4]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.016      ; 15.190     ;
; -14.130 ; MA_55:MA55|T65:U1|IR[6]       ; MA_55:MA55|T65:U1|BAL[3]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.011      ; 15.181     ;
; -14.127 ; MA_55:MA55|T65:U1|IR[3]       ; MA_55:MA55|T65:U1|BAL[2]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.014      ; 15.181     ;
; -14.117 ; MA_55:MA55|T65:U1|IR[5]       ; MA_55:MA55|T65:U1|BAL[5]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.012      ; 15.169     ;
; -14.090 ; MA_55:MA55|T65:U1|MCycle[1]   ; MA_55:MA55|T65:U1|BAL[1]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.016      ; 15.146     ;
; -14.077 ; MA_55:MA55|T65:U1|IR[2]       ; MA_55:MA55|T65:U1|BAL[3]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.015      ; 15.132     ;
; -14.032 ; MA_55:MA55|T65:U1|IR[5]       ; MA_55:MA55|T65:U1|BAL[4]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.012      ; 15.084     ;
; -14.025 ; MA_55:MA55|T65:U1|IR[5]       ; MA_55:MA55|T65:U1|BAL[2]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.010      ; 15.075     ;
; -14.023 ; MA_55:MA55|T65:U1|IR[7]       ; MA_55:MA55|T65:U1|BAL[3]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.011      ; 15.074     ;
; -13.994 ; MA_55:MA55|T65:U1|IR[3]       ; MA_55:MA55|T65:U1|BAL[6]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.015      ; 15.049     ;
; -13.988 ; MA_55:MA55|T65:U1|P[0]        ; MA_55:MA55|T65:U1|P[7]      ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; -0.003     ; 15.025     ;
; -13.949 ; MA_55:MA55|T65:U1|MCycle[0]   ; MA_55:MA55|T65:U1|BAL[0]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.016      ; 15.005     ;
; -13.892 ; MA_55:MA55|T65:U1|IR[5]       ; MA_55:MA55|T65:U1|BAL[6]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.011      ; 14.943     ;
; -13.867 ; MA_55:MA55|T65:U1|BusA_r[0]   ; MA_55:MA55|T65:U1|X[7]      ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; -0.009     ; 14.898     ;
; -13.865 ; MA_55:MA55|T65:U1|BusA_r[0]   ; MA_55:MA55|T65:U1|Y[7]      ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; -0.009     ; 14.896     ;
; -13.776 ; MA_55:MA55|T65:U1|BusB[0]     ; MA_55:MA55|T65:U1|X[7]      ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; -0.009     ; 14.807     ;
; -13.774 ; MA_55:MA55|T65:U1|BusB[0]     ; MA_55:MA55|T65:U1|Y[7]      ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; -0.009     ; 14.805     ;
; -13.761 ; MA_55:MA55|T65:U1|P[0]        ; MA_55:MA55|T65:U1|S[7]      ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; -0.001     ; 14.800     ;
; -13.758 ; MA_55:MA55|T65:U1|MCycle[2]   ; MA_55:MA55|T65:U1|BAL[0]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.016      ; 14.814     ;
; -13.757 ; MA_55:MA55|T65:U1|BusB[1]     ; MA_55:MA55|T65:U1|X[7]      ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; -0.009     ; 14.788     ;
; -13.755 ; MA_55:MA55|T65:U1|BusB[1]     ; MA_55:MA55|T65:U1|Y[7]      ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; -0.009     ; 14.786     ;
; -13.754 ; MA_55:MA55|T65:U1|MCycle[0]   ; MA_55:MA55|T65:U1|BusA_r[3] ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.017      ; 14.811     ;
; -13.738 ; MA_55:MA55|T65:U1|IR[3]       ; MA_55:MA55|T65:U1|BAL[3]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.015      ; 14.793     ;
; -13.703 ; MA_55:MA55|T65:U1|BusA_r[4]   ; MA_55:MA55|T65:U1|P[1]      ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.009      ; 14.752     ;
; -13.697 ; MA_55:MA55|T65:U1|BusA_r[0]   ; MA_55:MA55|T65:U1|P[7]      ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.020      ; 14.757     ;
; -13.683 ; MA_55:MA55|T65:U1|IR[0]       ; MA_55:MA55|T65:U1|BAL[1]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.015      ; 14.738     ;
; -13.669 ; MA_55:MA55|T65:U1|ALU_Op_r[3] ; MA_55:MA55|T65:U1|P[1]      ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.021      ; 14.730     ;
; -13.651 ; MA_55:MA55|T65:U1|MCycle[1]   ; MA_55:MA55|T65:U1|BusA_r[3] ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.017      ; 14.708     ;
+---------+-------------------------------+-----------------------------+--------------------+--------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_358'                                                                                                                                                                                                                       ;
+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                                                                                                        ; Launch Clock       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------+-------------+--------------+------------+------------+
; -6.342 ; MA_55:MA55|T65:U1|MCycle[1] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg2 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.204     ; 7.092      ;
; -6.282 ; MA_55:MA55|T65:U1|MCycle[1] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg2 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.186     ; 7.050      ;
; -6.276 ; MA_55:MA55|T65:U1|MCycle[1] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.186     ; 7.044      ;
; -6.272 ; MA_55:MA55|T65:U1|MCycle[1] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.204     ; 7.022      ;
; -6.271 ; MA_55:MA55|T65:U1|MCycle[1] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.198     ; 7.027      ;
; -6.206 ; MA_55:MA55|T65:U1|MCycle[1] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg0 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.186     ; 6.974      ;
; -6.145 ; MA_55:MA55|T65:U1|MCycle[2] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg2 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.204     ; 6.895      ;
; -6.105 ; MA_55:MA55|T65:U1|IR[0]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg2 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.205     ; 6.854      ;
; -6.104 ; MA_55:MA55|T65:U1|DL[0]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg4 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.205     ; 6.853      ;
; -6.085 ; MA_55:MA55|T65:U1|MCycle[2] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg2 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.186     ; 6.853      ;
; -6.081 ; MA_55:MA55|T65:U1|DL[0]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg4 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.217     ; 6.818      ;
; -6.079 ; MA_55:MA55|T65:U1|MCycle[2] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.186     ; 6.847      ;
; -6.075 ; MA_55:MA55|T65:U1|MCycle[2] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.204     ; 6.825      ;
; -6.074 ; MA_55:MA55|T65:U1|MCycle[2] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.198     ; 6.830      ;
; -6.045 ; MA_55:MA55|T65:U1|IR[0]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg2 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.187     ; 6.812      ;
; -6.039 ; MA_55:MA55|T65:U1|IR[0]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.187     ; 6.806      ;
; -6.035 ; MA_55:MA55|T65:U1|IR[0]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.205     ; 6.784      ;
; -6.034 ; MA_55:MA55|T65:U1|IR[0]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.199     ; 6.789      ;
; -6.031 ; MA_55:MA55|T65:U1|DL[0]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.205     ; 6.780      ;
; -6.027 ; MA_55:MA55|T65:U1|DL[0]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.223     ; 6.758      ;
; -6.026 ; MA_55:MA55|T65:U1|DL[0]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.217     ; 6.763      ;
; -6.009 ; MA_55:MA55|T65:U1|MCycle[2] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg0 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.186     ; 6.777      ;
; -5.988 ; MA_55:MA55|T65:U1|PC[1]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg4 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.206     ; 6.736      ;
; -5.970 ; MA_55:MA55|T65:U1|MCycle[1] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg7 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.204     ; 6.720      ;
; -5.969 ; MA_55:MA55|T65:U1|IR[0]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg0 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.187     ; 6.736      ;
; -5.965 ; MA_55:MA55|T65:U1|PC[1]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg4 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.218     ; 6.701      ;
; -5.961 ; MA_55:MA55|T65:U1|IR[2]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg2 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.205     ; 6.710      ;
; -5.956 ; MA_55:MA55|T65:U1|MCycle[1] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg7 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.198     ; 6.712      ;
; -5.950 ; MA_55:MA55|T65:U1|DL[2]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg4 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.193     ; 6.711      ;
; -5.939 ; MA_55:MA55|T65:U1|MCycle[0] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg2 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.204     ; 6.689      ;
; -5.927 ; MA_55:MA55|T65:U1|DL[2]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg4 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.205     ; 6.676      ;
; -5.915 ; MA_55:MA55|T65:U1|PC[1]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.206     ; 6.663      ;
; -5.912 ; MA_55:MA55|T65:U1|MCycle[1] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg2 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.198     ; 6.668      ;
; -5.911 ; MA_55:MA55|T65:U1|PC[1]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.224     ; 6.641      ;
; -5.910 ; MA_55:MA55|T65:U1|PC[1]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.218     ; 6.646      ;
; -5.905 ; MA_55:MA55|T65:U1|DL[0]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg2 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.223     ; 6.636      ;
; -5.901 ; MA_55:MA55|T65:U1|IR[2]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg2 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.187     ; 6.668      ;
; -5.895 ; MA_55:MA55|T65:U1|IR[2]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.187     ; 6.662      ;
; -5.891 ; MA_55:MA55|T65:U1|IR[2]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.205     ; 6.640      ;
; -5.890 ; MA_55:MA55|T65:U1|IR[2]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.199     ; 6.645      ;
; -5.879 ; MA_55:MA55|T65:U1|MCycle[0] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg2 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.186     ; 6.647      ;
; -5.877 ; MA_55:MA55|T65:U1|DL[2]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.193     ; 6.638      ;
; -5.873 ; MA_55:MA55|T65:U1|MCycle[0] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.186     ; 6.641      ;
; -5.873 ; MA_55:MA55|T65:U1|DL[2]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.211     ; 6.616      ;
; -5.872 ; MA_55:MA55|T65:U1|DL[2]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.205     ; 6.621      ;
; -5.871 ; MA_55:MA55|T65:U1|DL[0]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg0 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.205     ; 6.620      ;
; -5.871 ; MA_55:MA55|T65:U1|DL[3]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg4 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.193     ; 6.632      ;
; -5.869 ; MA_55:MA55|T65:U1|MCycle[0] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.204     ; 6.619      ;
; -5.868 ; MA_55:MA55|T65:U1|MCycle[0] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.198     ; 6.624      ;
; -5.856 ; MA_55:MA55|T65:U1|DL[0]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg1 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.205     ; 6.605      ;
; -5.854 ; MA_55:MA55|T65:U1|DL[0]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg1 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.217     ; 6.591      ;
; -5.848 ; MA_55:MA55|T65:U1|DL[3]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg4 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.205     ; 6.597      ;
; -5.845 ; MA_55:MA55|T65:U1|DL[0]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg2 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.205     ; 6.594      ;
; -5.839 ; MA_55:MA55|T65:U1|MCycle[1] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg0 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.198     ; 6.595      ;
; -5.825 ; MA_55:MA55|T65:U1|IR[2]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg0 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.187     ; 6.592      ;
; -5.820 ; MA_55:MA55|T65:U1|MCycle[1] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg6 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.204     ; 6.570      ;
; -5.804 ; MA_55:MA55|T65:U1|MCycle[1] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg6 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.198     ; 6.560      ;
; -5.803 ; MA_55:MA55|T65:U1|DL[0]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg3 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.205     ; 6.552      ;
; -5.803 ; MA_55:MA55|T65:U1|MCycle[0] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg0 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.186     ; 6.571      ;
; -5.799 ; MA_55:MA55|T65:U1|DL[0]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg3 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.217     ; 6.536      ;
; -5.798 ; MA_55:MA55|T65:U1|DL[3]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.193     ; 6.559      ;
; -5.794 ; MA_55:MA55|T65:U1|DL[3]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.211     ; 6.537      ;
; -5.793 ; MA_55:MA55|T65:U1|DL[3]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.205     ; 6.542      ;
; -5.789 ; MA_55:MA55|T65:U1|PC[1]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg2 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.224     ; 6.519      ;
; -5.774 ; MA_55:MA55|T65:U1|IR[3]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg2 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.205     ; 6.523      ;
; -5.773 ; MA_55:MA55|T65:U1|MCycle[2] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg7 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.204     ; 6.523      ;
; -5.759 ; MA_55:MA55|T65:U1|MCycle[2] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg7 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.198     ; 6.515      ;
; -5.749 ; MA_55:MA55|T65:U1|PC[0]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg4 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.206     ; 6.497      ;
; -5.733 ; MA_55:MA55|T65:U1|IR[0]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg7 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.205     ; 6.482      ;
; -5.729 ; MA_55:MA55|T65:U1|PC[1]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg2 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.206     ; 6.477      ;
; -5.726 ; MA_55:MA55|T65:U1|PC[0]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg4 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.218     ; 6.462      ;
; -5.719 ; MA_55:MA55|T65:U1|IR[0]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg7 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.199     ; 6.474      ;
; -5.715 ; MA_55:MA55|T65:U1|MCycle[2] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg2 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.198     ; 6.471      ;
; -5.714 ; MA_55:MA55|T65:U1|IR[3]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg2 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.187     ; 6.481      ;
; -5.708 ; MA_55:MA55|T65:U1|IR[3]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.187     ; 6.475      ;
; -5.707 ; MA_55:MA55|T65:U1|DL[4]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.193     ; 6.468      ;
; -5.704 ; MA_55:MA55|T65:U1|IR[3]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.205     ; 6.453      ;
; -5.703 ; MA_55:MA55|T65:U1|IR[3]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.199     ; 6.458      ;
; -5.703 ; MA_55:MA55|T65:U1|DL[4]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.211     ; 6.446      ;
; -5.702 ; MA_55:MA55|T65:U1|DL[4]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.205     ; 6.451      ;
; -5.702 ; MA_55:MA55|T65:U1|DL[0]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg6 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.223     ; 6.433      ;
; -5.690 ; MA_55:MA55|T65:U1|MCycle[1] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg1 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.186     ; 6.458      ;
; -5.688 ; MA_55:MA55|T65:U1|MCycle[1] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg1 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.198     ; 6.444      ;
; -5.687 ; MA_55:MA55|T65:U1|PC[1]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg3 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.206     ; 6.435      ;
; -5.686 ; MA_55:MA55|T65:U1|DL[0]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg6 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.217     ; 6.423      ;
; -5.683 ; MA_55:MA55|T65:U1|PC[1]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg3 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.218     ; 6.419      ;
; -5.676 ; MA_55:MA55|T65:U1|PC[0]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.206     ; 6.424      ;
; -5.675 ; MA_55:MA55|T65:U1|IR[0]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg2 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.199     ; 6.430      ;
; -5.672 ; MA_55:MA55|T65:U1|PC[0]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.224     ; 6.402      ;
; -5.671 ; MA_55:MA55|T65:U1|PC[0]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.218     ; 6.407      ;
; -5.663 ; MA_55:MA55|T65:U1|DL[1]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg4 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.206     ; 6.411      ;
; -5.658 ; MA_55:MA55|T65:U1|DL[0]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg4 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.223     ; 6.389      ;
; -5.649 ; MA_55:MA55|T65:U1|DL[2]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg3 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.193     ; 6.410      ;
; -5.645 ; MA_55:MA55|T65:U1|DL[2]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg3 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.205     ; 6.394      ;
; -5.642 ; MA_55:MA55|T65:U1|MCycle[2] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg0 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.198     ; 6.398      ;
; -5.640 ; MA_55:MA55|T65:U1|DL[1]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg4 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.218     ; 6.376      ;
; -5.638 ; MA_55:MA55|T65:U1|IR[3]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg0 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.187     ; 6.405      ;
; -5.623 ; MA_55:MA55|T65:U1|MCycle[2] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg6 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.204     ; 6.373      ;
; -5.616 ; MA_55:MA55|T65:U1|MCycle[1] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg3 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.186     ; 6.384      ;
; -5.612 ; MA_55:MA55|T65:U1|MCycle[1] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg3 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.198     ; 6.368      ;
+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_50'                                                                                                                                      ;
+--------+------------------------------------+---------------------------------------+--------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                               ; Launch Clock       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+---------------------------------------+--------------------+-------------+--------------+------------+------------+
; -1.530 ; MA_55:MA55|RIOT:U2|ORA[0]          ; MA_55:MA55|dac:U3|SigmaLatch_q[9]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.178      ; 2.748      ;
; -1.496 ; MA_55:MA55|RIOT:U2|ORA[1]          ; MA_55:MA55|dac:U3|SigmaLatch_q[9]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.178      ; 2.714      ;
; -1.444 ; MA_55:MA55|RIOT:U2|ORA[0]          ; MA_55:MA55|dac:U3|SigmaLatch_q[8]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.178      ; 2.662      ;
; -1.410 ; MA_55:MA55|RIOT:U2|ORA[1]          ; MA_55:MA55|dac:U3|SigmaLatch_q[8]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.178      ; 2.628      ;
; -1.359 ; MA_55:MA55|RIOT:U2|ORA[2]          ; MA_55:MA55|dac:U3|SigmaLatch_q[9]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.178      ; 2.577      ;
; -1.315 ; MA_55:MA55|RIOT:U2|ORA[5]          ; MA_55:MA55|dac:U3|SigmaLatch_q[9]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.177      ; 2.532      ;
; -1.291 ; MA_55:MA55|RIOT:U2|ORA[7]          ; MA_55:MA55|dac:U3|SigmaLatch_q[9]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.177      ; 2.508      ;
; -1.273 ; MA_55:MA55|RIOT:U2|ORA[3]          ; MA_55:MA55|dac:U3|SigmaLatch_q[9]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.178      ; 2.491      ;
; -1.273 ; MA_55:MA55|RIOT:U2|ORA[2]          ; MA_55:MA55|dac:U3|SigmaLatch_q[8]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.178      ; 2.491      ;
; -1.254 ; MA_55:MA55|RIOT:U2|ORA[0]          ; MA_55:MA55|dac:U3|SigmaLatch_q[7]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.178      ; 2.472      ;
; -1.229 ; MA_55:MA55|RIOT:U2|ORA[5]          ; MA_55:MA55|dac:U3|SigmaLatch_q[8]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.177      ; 2.446      ;
; -1.220 ; MA_55:MA55|RIOT:U2|ORA[1]          ; MA_55:MA55|dac:U3|SigmaLatch_q[7]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.178      ; 2.438      ;
; -1.205 ; MA_55:MA55|RIOT:U2|ORA[7]          ; MA_55:MA55|dac:U3|SigmaLatch_q[8]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.177      ; 2.422      ;
; -1.187 ; MA_55:MA55|RIOT:U2|ORA[3]          ; MA_55:MA55|dac:U3|SigmaLatch_q[8]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.178      ; 2.405      ;
; -1.186 ; MA_55:MA55|RIOT:U2|ORA[4]          ; MA_55:MA55|dac:U3|SigmaLatch_q[9]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.178      ; 2.404      ;
; -1.168 ; MA_55:MA55|RIOT:U2|ORA[0]          ; MA_55:MA55|dac:U3|SigmaLatch_q[6]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.178      ; 2.386      ;
; -1.134 ; MA_55:MA55|RIOT:U2|ORA[1]          ; MA_55:MA55|dac:U3|SigmaLatch_q[6]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.178      ; 2.352      ;
; -1.100 ; MA_55:MA55|RIOT:U2|ORA[4]          ; MA_55:MA55|dac:U3|SigmaLatch_q[8]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.178      ; 2.318      ;
; -1.083 ; MA_55:MA55|RIOT:U2|ORA[2]          ; MA_55:MA55|dac:U3|SigmaLatch_q[7]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.178      ; 2.301      ;
; -1.082 ; MA_55:MA55|RIOT:U2|ORA[0]          ; MA_55:MA55|dac:U3|SigmaLatch_q[5]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.178      ; 2.300      ;
; -1.064 ; MA_55:MA55|RIOT:U2|ORA[6]          ; MA_55:MA55|dac:U3|SigmaLatch_q[9]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.178      ; 2.282      ;
; -1.048 ; MA_55:MA55|RIOT:U2|ORA[1]          ; MA_55:MA55|dac:U3|SigmaLatch_q[5]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.178      ; 2.266      ;
; -1.039 ; MA_55:MA55|RIOT:U2|ORA[5]          ; MA_55:MA55|dac:U3|SigmaLatch_q[7]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.177      ; 2.256      ;
; -0.997 ; MA_55:MA55|RIOT:U2|ORA[3]          ; MA_55:MA55|dac:U3|SigmaLatch_q[7]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.178      ; 2.215      ;
; -0.997 ; MA_55:MA55|RIOT:U2|ORA[2]          ; MA_55:MA55|dac:U3|SigmaLatch_q[6]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.178      ; 2.215      ;
; -0.996 ; MA_55:MA55|RIOT:U2|ORA[0]          ; MA_55:MA55|dac:U3|SigmaLatch_q[4]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.178      ; 2.214      ;
; -0.978 ; MA_55:MA55|RIOT:U2|ORA[6]          ; MA_55:MA55|dac:U3|SigmaLatch_q[8]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.178      ; 2.196      ;
; -0.962 ; MA_55:MA55|RIOT:U2|ORA[1]          ; MA_55:MA55|dac:U3|SigmaLatch_q[4]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.178      ; 2.180      ;
; -0.953 ; MA_55:MA55|RIOT:U2|ORA[5]          ; MA_55:MA55|dac:U3|SigmaLatch_q[6]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.177      ; 2.170      ;
; -0.911 ; MA_55:MA55|RIOT:U2|ORA[3]          ; MA_55:MA55|dac:U3|SigmaLatch_q[6]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.178      ; 2.129      ;
; -0.911 ; MA_55:MA55|RIOT:U2|ORA[2]          ; MA_55:MA55|dac:U3|SigmaLatch_q[5]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.178      ; 2.129      ;
; -0.910 ; MA_55:MA55|RIOT:U2|ORA[0]          ; MA_55:MA55|dac:U3|SigmaLatch_q[3]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.178      ; 2.128      ;
; -0.910 ; MA_55:MA55|RIOT:U2|ORA[4]          ; MA_55:MA55|dac:U3|SigmaLatch_q[7]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.178      ; 2.128      ;
; -0.876 ; MA_55:MA55|RIOT:U2|ORA[1]          ; MA_55:MA55|dac:U3|SigmaLatch_q[3]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.178      ; 2.094      ;
; -0.825 ; MA_55:MA55|RIOT:U2|ORA[3]          ; MA_55:MA55|dac:U3|SigmaLatch_q[5]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.178      ; 2.043      ;
; -0.825 ; MA_55:MA55|RIOT:U2|ORA[2]          ; MA_55:MA55|dac:U3|SigmaLatch_q[4]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.178      ; 2.043      ;
; -0.824 ; MA_55:MA55|RIOT:U2|ORA[0]          ; MA_55:MA55|dac:U3|SigmaLatch_q[2]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.178      ; 2.042      ;
; -0.824 ; MA_55:MA55|RIOT:U2|ORA[4]          ; MA_55:MA55|dac:U3|SigmaLatch_q[6]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.178      ; 2.042      ;
; -0.790 ; MA_55:MA55|RIOT:U2|ORA[1]          ; MA_55:MA55|dac:U3|SigmaLatch_q[2]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.178      ; 2.008      ;
; -0.788 ; MA_55:MA55|RIOT:U2|ORA[6]          ; MA_55:MA55|dac:U3|SigmaLatch_q[7]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.178      ; 2.006      ;
; -0.739 ; MA_55:MA55|RIOT:U2|ORA[3]          ; MA_55:MA55|dac:U3|SigmaLatch_q[4]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.178      ; 1.957      ;
; -0.739 ; MA_55:MA55|RIOT:U2|ORA[2]          ; MA_55:MA55|dac:U3|SigmaLatch_q[3]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.178      ; 1.957      ;
; -0.738 ; MA_55:MA55|RIOT:U2|ORA[0]          ; MA_55:MA55|dac:U3|SigmaLatch_q[1]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.178      ; 1.956      ;
; -0.738 ; MA_55:MA55|RIOT:U2|ORA[4]          ; MA_55:MA55|dac:U3|SigmaLatch_q[5]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.178      ; 1.956      ;
; -0.611 ; MA_55:MA55|RIOT:U2|ORA[7]          ; MA_55:MA55|dac:U3|SigmaLatch_q[7]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.177      ; 1.828      ;
; -0.466 ; MA_55:MA55|RIOT:U2|ORA[5]          ; MA_55:MA55|dac:U3|SigmaLatch_q[5]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.177      ; 1.683      ;
; -0.311 ; MA_55:MA55|RIOT:U2|ORA[6]          ; MA_55:MA55|dac:U3|SigmaLatch_q[6]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.178      ; 1.529      ;
; -0.310 ; MA_55:MA55|RIOT:U2|ORA[1]          ; MA_55:MA55|dac:U3|SigmaLatch_q[1]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.178      ; 1.528      ;
; -0.261 ; MA_55:MA55|RIOT:U2|ORA[2]          ; MA_55:MA55|dac:U3|SigmaLatch_q[2]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.178      ; 1.479      ;
; -0.260 ; MA_55:MA55|RIOT:U2|ORA[0]          ; MA_55:MA55|dac:U3|SigmaLatch_q[0]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.178      ; 1.478      ;
; -0.260 ; MA_55:MA55|RIOT:U2|ORA[4]          ; MA_55:MA55|dac:U3|SigmaLatch_q[4]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.178      ; 1.478      ;
; -0.252 ; MA_55:MA55|RIOT:U2|ORA[3]          ; MA_55:MA55|dac:U3|SigmaLatch_q[3]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.178      ; 1.470      ;
; 11.400 ; PS2Controller:keyboard|DataByte[5] ; KeyboardMapper:decoder|State.LEDs     ; clk_50             ; clk_50      ; 20.000       ; 0.000      ; 8.640      ;
; 11.497 ; PS2Controller:keyboard|DataByte[3] ; KeyboardMapper:decoder|Command[2]     ; clk_50             ; clk_50      ; 20.000       ; -0.002     ; 8.541      ;
; 11.497 ; PS2Controller:keyboard|DataByte[3] ; KeyboardMapper:decoder|Command[4]     ; clk_50             ; clk_50      ; 20.000       ; -0.002     ; 8.541      ;
; 11.497 ; PS2Controller:keyboard|DataByte[3] ; KeyboardMapper:decoder|Command[3]     ; clk_50             ; clk_50      ; 20.000       ; -0.002     ; 8.541      ;
; 11.499 ; PS2Controller:keyboard|DataByte[0] ; KeyboardMapper:decoder|State.LEDs     ; clk_50             ; clk_50      ; 20.000       ; 0.000      ; 8.541      ;
; 11.525 ; PS2Controller:keyboard|DataByte[3] ; KeyboardMapper:decoder|Command[1]     ; clk_50             ; clk_50      ; 20.000       ; -0.004     ; 8.511      ;
; 11.525 ; PS2Controller:keyboard|DataByte[3] ; KeyboardMapper:decoder|Command[0]     ; clk_50             ; clk_50      ; 20.000       ; -0.004     ; 8.511      ;
; 11.568 ; PS2Controller:keyboard|DataByte[2] ; KeyboardMapper:decoder|Command[2]     ; clk_50             ; clk_50      ; 20.000       ; -0.002     ; 8.470      ;
; 11.568 ; PS2Controller:keyboard|DataByte[2] ; KeyboardMapper:decoder|Command[4]     ; clk_50             ; clk_50      ; 20.000       ; -0.002     ; 8.470      ;
; 11.568 ; PS2Controller:keyboard|DataByte[2] ; KeyboardMapper:decoder|Command[3]     ; clk_50             ; clk_50      ; 20.000       ; -0.002     ; 8.470      ;
; 11.596 ; PS2Controller:keyboard|DataByte[2] ; KeyboardMapper:decoder|Command[1]     ; clk_50             ; clk_50      ; 20.000       ; -0.004     ; 8.440      ;
; 11.596 ; PS2Controller:keyboard|DataByte[2] ; KeyboardMapper:decoder|Command[0]     ; clk_50             ; clk_50      ; 20.000       ; -0.004     ; 8.440      ;
; 11.652 ; PS2Controller:keyboard|DataByte[5] ; KeyboardMapper:decoder|ScanCode[1]    ; clk_50             ; clk_50      ; 20.000       ; 0.013      ; 8.401      ;
; 11.676 ; PS2Controller:keyboard|DataByte[6] ; KeyboardMapper:decoder|ScanCode[1]    ; clk_50             ; clk_50      ; 20.000       ; 0.013      ; 8.377      ;
; 11.742 ; PS2Controller:keyboard|DataByte[7] ; KeyboardMapper:decoder|State.LEDs     ; clk_50             ; clk_50      ; 20.000       ; 0.000      ; 8.298      ;
; 11.751 ; PS2Controller:keyboard|DataByte[0] ; KeyboardMapper:decoder|ScanCode[1]    ; clk_50             ; clk_50      ; 20.000       ; 0.013      ; 8.302      ;
; 11.834 ; PS2Controller:keyboard|DataByte[5] ; KeyboardMapper:decoder|State.Extended ; clk_50             ; clk_50      ; 20.000       ; -0.004     ; 8.202      ;
; 11.834 ; PS2Controller:keyboard|DataByte[5] ; KeyboardMapper:decoder|State.Break    ; clk_50             ; clk_50      ; 20.000       ; -0.004     ; 8.202      ;
; 11.859 ; PS2Controller:keyboard|DataByte[2] ; KeyboardMapper:decoder|State.LEDs     ; clk_50             ; clk_50      ; 20.000       ; 0.000      ; 8.181      ;
; 11.889 ; PS2Controller:keyboard|DataByte[1] ; KeyboardMapper:decoder|Command[2]     ; clk_50             ; clk_50      ; 20.000       ; -0.002     ; 8.149      ;
; 11.889 ; PS2Controller:keyboard|DataByte[1] ; KeyboardMapper:decoder|Command[4]     ; clk_50             ; clk_50      ; 20.000       ; -0.002     ; 8.149      ;
; 11.889 ; PS2Controller:keyboard|DataByte[1] ; KeyboardMapper:decoder|Command[3]     ; clk_50             ; clk_50      ; 20.000       ; -0.002     ; 8.149      ;
; 11.905 ; PS2Controller:keyboard|DataByte[4] ; KeyboardMapper:decoder|ScanCode[1]    ; clk_50             ; clk_50      ; 20.000       ; 0.013      ; 8.148      ;
; 11.917 ; PS2Controller:keyboard|DataByte[1] ; KeyboardMapper:decoder|Command[1]     ; clk_50             ; clk_50      ; 20.000       ; -0.004     ; 8.119      ;
; 11.917 ; PS2Controller:keyboard|DataByte[1] ; KeyboardMapper:decoder|Command[0]     ; clk_50             ; clk_50      ; 20.000       ; -0.004     ; 8.119      ;
; 11.933 ; PS2Controller:keyboard|DataByte[0] ; KeyboardMapper:decoder|State.Extended ; clk_50             ; clk_50      ; 20.000       ; -0.004     ; 8.103      ;
; 11.933 ; PS2Controller:keyboard|DataByte[0] ; KeyboardMapper:decoder|State.Break    ; clk_50             ; clk_50      ; 20.000       ; -0.004     ; 8.103      ;
; 11.950 ; PS2Controller:keyboard|DataByte[1] ; KeyboardMapper:decoder|ScanCode[1]    ; clk_50             ; clk_50      ; 20.000       ; 0.013      ; 8.103      ;
; 11.983 ; PS2Controller:keyboard|DataByte[0] ; KeyboardMapper:decoder|Command[2]     ; clk_50             ; clk_50      ; 20.000       ; -0.002     ; 8.055      ;
; 11.983 ; PS2Controller:keyboard|DataByte[0] ; KeyboardMapper:decoder|Command[4]     ; clk_50             ; clk_50      ; 20.000       ; -0.002     ; 8.055      ;
; 11.983 ; PS2Controller:keyboard|DataByte[0] ; KeyboardMapper:decoder|Command[3]     ; clk_50             ; clk_50      ; 20.000       ; -0.002     ; 8.055      ;
; 11.994 ; PS2Controller:keyboard|DataByte[7] ; KeyboardMapper:decoder|ScanCode[1]    ; clk_50             ; clk_50      ; 20.000       ; 0.013      ; 8.059      ;
; 12.011 ; PS2Controller:keyboard|DataByte[0] ; KeyboardMapper:decoder|Command[1]     ; clk_50             ; clk_50      ; 20.000       ; -0.004     ; 8.025      ;
; 12.011 ; PS2Controller:keyboard|DataByte[0] ; KeyboardMapper:decoder|Command[0]     ; clk_50             ; clk_50      ; 20.000       ; -0.004     ; 8.025      ;
; 12.041 ; PS2Controller:keyboard|DataByte[5] ; KeyboardMapper:decoder|ScanCode[3]    ; clk_50             ; clk_50      ; 20.000       ; -0.004     ; 7.995      ;
; 12.041 ; PS2Controller:keyboard|DataByte[5] ; KeyboardMapper:decoder|ScanCode[6]    ; clk_50             ; clk_50      ; 20.000       ; -0.004     ; 7.995      ;
; 12.041 ; PS2Controller:keyboard|DataByte[5] ; KeyboardMapper:decoder|ScanCode[0]    ; clk_50             ; clk_50      ; 20.000       ; -0.004     ; 7.995      ;
; 12.041 ; PS2Controller:keyboard|DataByte[5] ; KeyboardMapper:decoder|ScanCode[4]    ; clk_50             ; clk_50      ; 20.000       ; -0.004     ; 7.995      ;
; 12.041 ; PS2Controller:keyboard|DataByte[5] ; KeyboardMapper:decoder|ScanCode[2]    ; clk_50             ; clk_50      ; 20.000       ; -0.004     ; 7.995      ;
; 12.041 ; PS2Controller:keyboard|DataByte[5] ; KeyboardMapper:decoder|ScanCode[7]    ; clk_50             ; clk_50      ; 20.000       ; -0.004     ; 7.995      ;
; 12.041 ; PS2Controller:keyboard|DataByte[5] ; KeyboardMapper:decoder|ScanCode[5]    ; clk_50             ; clk_50      ; 20.000       ; -0.004     ; 7.995      ;
; 12.065 ; PS2Controller:keyboard|DataByte[6] ; KeyboardMapper:decoder|ScanCode[3]    ; clk_50             ; clk_50      ; 20.000       ; -0.004     ; 7.971      ;
; 12.065 ; PS2Controller:keyboard|DataByte[6] ; KeyboardMapper:decoder|ScanCode[6]    ; clk_50             ; clk_50      ; 20.000       ; -0.004     ; 7.971      ;
; 12.065 ; PS2Controller:keyboard|DataByte[6] ; KeyboardMapper:decoder|ScanCode[0]    ; clk_50             ; clk_50      ; 20.000       ; -0.004     ; 7.971      ;
; 12.065 ; PS2Controller:keyboard|DataByte[6] ; KeyboardMapper:decoder|ScanCode[4]    ; clk_50             ; clk_50      ; 20.000       ; -0.004     ; 7.971      ;
; 12.065 ; PS2Controller:keyboard|DataByte[6] ; KeyboardMapper:decoder|ScanCode[2]    ; clk_50             ; clk_50      ; 20.000       ; -0.004     ; 7.971      ;
; 12.065 ; PS2Controller:keyboard|DataByte[6] ; KeyboardMapper:decoder|ScanCode[7]    ; clk_50             ; clk_50      ; 20.000       ; -0.004     ; 7.971      ;
; 12.065 ; PS2Controller:keyboard|DataByte[6] ; KeyboardMapper:decoder|ScanCode[5]    ; clk_50             ; clk_50      ; 20.000       ; -0.004     ; 7.971      ;
+--------+------------------------------------+---------------------------------------+--------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Clock_gen|altpll_component|pll|clk[0]'                                                                                                   ;
+--------+-------------+-------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node   ; To Node     ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------+-------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 68.845 ; clkcount[1] ; clk_358     ; Clock_gen|altpll_component|pll|clk[0] ; Clock_gen|altpll_component|pll|clk[0] ; 70.000       ; 0.000      ; 1.195      ;
; 69.000 ; clkcount[0] ; clkcount[1] ; Clock_gen|altpll_component|pll|clk[0] ; Clock_gen|altpll_component|pll|clk[0] ; 70.000       ; 0.000      ; 1.040      ;
; 69.235 ; clkcount[0] ; clkcount[0] ; Clock_gen|altpll_component|pll|clk[0] ; Clock_gen|altpll_component|pll|clk[0] ; 70.000       ; 0.000      ; 0.805      ;
; 69.235 ; clkcount[1] ; clkcount[1] ; Clock_gen|altpll_component|pll|clk[0] ; Clock_gen|altpll_component|pll|clk[0] ; 70.000       ; 0.000      ; 0.805      ;
+--------+-------------+-------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Clock_gen|altpll_component|pll|clk[0]'                                                                                                   ;
+-------+-------------+-------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node   ; To Node     ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------+-------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.499 ; clkcount[0] ; clkcount[0] ; Clock_gen|altpll_component|pll|clk[0] ; Clock_gen|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; clkcount[1] ; clkcount[1] ; Clock_gen|altpll_component|pll|clk[0] ; Clock_gen|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.734 ; clkcount[0] ; clkcount[1] ; Clock_gen|altpll_component|pll|clk[0] ; Clock_gen|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.040      ;
; 0.889 ; clkcount[1] ; clk_358     ; Clock_gen|altpll_component|pll|clk[0] ; Clock_gen|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.195      ;
+-------+-------------+-------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'MA_55:MA55|cpu_clk'                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------+------------------------------------+--------------------+--------------------+--------------+------------+------------+
; Slack ; From Node                                                                                             ; To Node                            ; Launch Clock       ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------+------------------------------------+--------------------+--------------------+--------------+------------+------------+
; 0.499 ; MA_55:MA55|T65:U1|NMIAct                                                                              ; MA_55:MA55|T65:U1|NMIAct           ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MA_55:MA55|T65:U1|MCycle[0]                                                                           ; MA_55:MA55|T65:U1|MCycle[0]        ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MA_55:MA55|T65:U1|MCycle[2]                                                                           ; MA_55:MA55|T65:U1|MCycle[2]        ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MA_55:MA55|T65:U1|MCycle[1]                                                                           ; MA_55:MA55|T65:U1|MCycle[1]        ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MA_55:MA55|RIOT:U2|TIMERCLEARNEED                                                                     ; MA_55:MA55|RIOT:U2|TIMERCLEARNEED  ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MA_55:MA55|RIOT:U2|PA7CLEARNEED                                                                       ; MA_55:MA55|RIOT:U2|PA7CLEARNEED    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.805      ;
; 0.747 ; MA_55:MA55|T65:U1|NMIAct                                                                              ; MA_55:MA55|T65:U1|NMICycle         ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 1.053      ;
; 0.747 ; MA_55:MA55|RIOT:U2|PA7CLEARDONE                                                                       ; MA_55:MA55|RIOT:U2|PA7FLAG         ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 1.053      ;
; 0.770 ; MA_55:MA55|T65:U1|P[4]                                                                                ; MA_55:MA55|T65:U1|B_o              ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 1.076      ;
; 0.945 ; MA_55:MA55|T65:U1|RstCycle                                                                            ; MA_55:MA55|T65:U1|R_W_n_i          ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 1.251      ;
; 1.072 ; MA_55:MA55|RIOT:U2|TIMERCLEARDONE                                                                     ; MA_55:MA55|RIOT:U2|TIMERFLAG       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 1.378      ;
; 1.085 ; MA_55:MA55|T65:U1|DL[5]                                                                               ; MA_55:MA55|T65:U1|PC[5]            ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.013      ; 1.404      ;
; 1.154 ; MA_55:MA55|T65:U1|IR[3]                                                                               ; MA_55:MA55|T65:U1|Write_Data_r[0]  ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 1.460      ;
; 1.167 ; MA_55:MA55|T65:U1|B_o                                                                                 ; MA_55:MA55|T65:U1|P[4]             ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 1.473      ;
; 1.174 ; MA_55:MA55|T65:U1|NMI_n_o                                                                             ; MA_55:MA55|T65:U1|NMIAct           ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 1.480      ;
; 1.231 ; MA_55:MA55|T65:U1|NMICycle                                                                            ; MA_55:MA55|T65:U1|NMIAct           ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 1.537      ;
; 1.273 ; MA_55:MA55|T65:U1|IR[4]                                                                               ; MA_55:MA55|T65:U1|Set_Addr_To_r[1] ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 1.579      ;
; 1.334 ; MA_55:MA55|RIOT:U2|COUNTER[18]                                                                        ; MA_55:MA55|RIOT:U2|TIMERFLAG       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 1.640      ;
; 1.350 ; MA_55:MA55|RIOT:U2|COUNTER[18]                                                                        ; MA_55:MA55|RIOT:U2|PERIOD.TIM1T    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 1.656      ;
; 1.370 ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[3] ; MA_55:MA55|T65:U1|BusB[3]          ; clk_358            ; MA_55:MA55|cpu_clk ; 0.000        ; 0.224      ; 1.900      ;
; 1.378 ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[2] ; MA_55:MA55|T65:U1|BusB[2]          ; clk_358            ; MA_55:MA55|cpu_clk ; 0.000        ; 0.224      ; 1.908      ;
; 1.401 ; MA_55:MA55|RIOT:U2|PA7CLEARNEED                                                                       ; MA_55:MA55|RIOT:U2|PA7CLEARDONE    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; -0.500       ; 0.000      ; 1.207      ;
; 1.415 ; MA_55:MA55|RIOT:U2|TIMERCLEARNEED                                                                     ; MA_55:MA55|RIOT:U2|TIMERCLEARDONE  ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; -0.500       ; 0.000      ; 1.221      ;
; 1.496 ; MA_55:MA55|T65:U1|PC[15]                                                                              ; MA_55:MA55|T65:U1|PC[15]           ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 1.802      ;
; 1.501 ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[7] ; MA_55:MA55|T65:U1|BusB[7]          ; clk_358            ; MA_55:MA55|cpu_clk ; 0.000        ; 0.236      ; 2.043      ;
; 1.534 ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[6] ; MA_55:MA55|T65:U1|BusB[6]          ; clk_358            ; MA_55:MA55|cpu_clk ; 0.000        ; 0.218      ; 2.058      ;
; 1.541 ; MA_55:MA55|SND_PROM:U4|altsyncram:altsyncram_component|altsyncram_uh81:auto_generated|q_a[2]          ; MA_55:MA55|T65:U1|BusB[2]          ; clk_358            ; MA_55:MA55|cpu_clk ; 0.000        ; 0.224      ; 2.071      ;
; 1.571 ; MA_55:MA55|T65:U1|DL[6]                                                                               ; MA_55:MA55|T65:U1|PC[6]            ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.012      ; 1.889      ;
; 1.576 ; MA_55:MA55|T65:U1|DL[1]                                                                               ; MA_55:MA55|T65:U1|PC[1]            ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 1.882      ;
; 1.602 ; MA_55:MA55|T65:U1|MCycle[0]                                                                           ; MA_55:MA55|T65:U1|MCycle[2]        ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 1.908      ;
; 1.604 ; MA_55:MA55|T65:U1|MCycle[0]                                                                           ; MA_55:MA55|T65:U1|MCycle[1]        ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 1.910      ;
; 1.635 ; MA_55:MA55|RIOT:U2|PA7CLEARNEED                                                                       ; MA_55:MA55|RIOT:U2|PA7FLAG         ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; -0.500       ; 0.000      ; 1.441      ;
; 1.663 ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[5] ; MA_55:MA55|T65:U1|BusB[5]          ; clk_358            ; MA_55:MA55|cpu_clk ; 0.000        ; 0.218      ; 2.187      ;
; 1.672 ; MA_55:MA55|T65:U1|P[3]                                                                                ; MA_55:MA55|T65:U1|P[3]             ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 1.978      ;
; 1.676 ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[4] ; MA_55:MA55|T65:U1|BusB[4]          ; clk_358            ; MA_55:MA55|cpu_clk ; 0.000        ; 0.218      ; 2.200      ;
; 1.739 ; MA_55:MA55|T65:U1|BAH[3]                                                                              ; MA_55:MA55|T65:U1|BAH[3]           ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 2.045      ;
; 1.740 ; MA_55:MA55|RIOT:U2|DDRA[1]                                                                            ; MA_55:MA55|RIOT:U2|D_O[1]~reg0     ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; -0.500       ; 0.000      ; 1.546      ;
; 1.744 ; MA_55:MA55|RIOT:U2|TIMERFLAG                                                                          ; MA_55:MA55|RIOT:U2|TIMERFLAG       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 2.050      ;
; 1.745 ; MA_55:MA55|T65:U1|PC[14]                                                                              ; MA_55:MA55|T65:U1|PC[14]           ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 2.051      ;
; 1.754 ; MA_55:MA55|T65:U1|BAH[2]                                                                              ; MA_55:MA55|T65:U1|BAH[2]           ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 2.060      ;
; 1.778 ; MA_55:MA55|RIOT:U2|PERIOD.TIM1T                                                                       ; MA_55:MA55|RIOT:U2|PERIOD.TIM1T    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 2.084      ;
; 1.783 ; MA_55:MA55|T65:U1|MCycle[2]                                                                           ; MA_55:MA55|T65:U1|MCycle[0]        ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 2.089      ;
; 1.786 ; MA_55:MA55|SND_PROM:U4|altsyncram:altsyncram_component|altsyncram_uh81:auto_generated|q_a[3]          ; MA_55:MA55|T65:U1|BusB[3]          ; clk_358            ; MA_55:MA55|cpu_clk ; 0.000        ; 0.224      ; 2.316      ;
; 1.788 ; MA_55:MA55|SND_PROM:U4|altsyncram:altsyncram_component|altsyncram_uh81:auto_generated|q_a[1]          ; MA_55:MA55|T65:U1|BusB[1]          ; clk_358            ; MA_55:MA55|cpu_clk ; 0.000        ; 0.230      ; 2.324      ;
; 1.794 ; MA_55:MA55|T65:U1|BAL[6]                                                                              ; MA_55:MA55|T65:U1|BAL[6]           ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 2.100      ;
; 1.803 ; MA_55:MA55|T65:U1|PC[7]                                                                               ; MA_55:MA55|T65:U1|PC[7]            ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 2.109      ;
; 1.804 ; MA_55:MA55|T65:U1|Y[6]                                                                                ; MA_55:MA55|T65:U1|BusA_r[6]        ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 2.110      ;
; 1.819 ; MA_55:MA55|T65:U1|BAL[8]                                                                              ; MA_55:MA55|T65:U1|BAL[8]           ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 2.125      ;
; 1.820 ; MA_55:MA55|T65:U1|P[4]                                                                                ; MA_55:MA55|T65:U1|P[4]             ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 2.126      ;
; 1.886 ; MA_55:MA55|T65:U1|BAL[7]                                                                              ; MA_55:MA55|T65:U1|BAL[7]           ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 2.192      ;
; 1.900 ; MA_55:MA55|T65:U1|MCycle[1]                                                                           ; MA_55:MA55|T65:U1|MCycle[2]        ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 2.206      ;
; 1.901 ; MA_55:MA55|T65:U1|S[1]                                                                                ; MA_55:MA55|T65:U1|S[1]             ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 2.207      ;
; 1.901 ; MA_55:MA55|RIOT:U2|COUNTER[16]                                                                        ; MA_55:MA55|RIOT:U2|COUNTER[16]     ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 2.207      ;
; 1.907 ; MA_55:MA55|T65:U1|NMICycle                                                                            ; MA_55:MA55|T65:U1|IR[7]            ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; -0.016     ; 2.197      ;
; 1.914 ; MA_55:MA55|RIOT:U2|COUNTER[0]                                                                         ; MA_55:MA55|RIOT:U2|COUNTER[0]      ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 2.220      ;
; 1.920 ; MA_55:MA55|T65:U1|S[4]                                                                                ; MA_55:MA55|T65:U1|S[4]             ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 2.226      ;
; 1.920 ; MA_55:MA55|RIOT:U2|PERIOD.TIM8T                                                                       ; MA_55:MA55|RIOT:U2|PERIOD.TIM8T    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 2.226      ;
; 1.925 ; MA_55:MA55|T65:U1|DL[7]                                                                               ; MA_55:MA55|T65:U1|PC[7]            ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.012      ; 2.243      ;
; 1.966 ; MA_55:MA55|RIOT:U2|PERIOD.TIM64T                                                                      ; MA_55:MA55|RIOT:U2|PERIOD.TIM64T   ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 2.272      ;
; 1.974 ; MA_55:MA55|T65:U1|PC[12]                                                                              ; MA_55:MA55|T65:U1|PC[12]           ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 2.280      ;
; 1.975 ; MA_55:MA55|T65:U1|IR[1]                                                                               ; MA_55:MA55|T65:U1|ALU_Op_r[2]      ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.013      ; 2.294      ;
; 2.023 ; MA_55:MA55|T65:U1|IR[0]                                                                               ; MA_55:MA55|T65:U1|Write_Data_r[0]  ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 2.329      ;
; 2.052 ; MA_55:MA55|T65:U1|IR[0]                                                                               ; MA_55:MA55|T65:U1|ALU_Op_r[0]      ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.024      ; 2.382      ;
; 2.079 ; MA_55:MA55|T65:U1|IR[1]                                                                               ; MA_55:MA55|T65:U1|ALU_Op_r[3]      ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.004      ; 2.389      ;
; 2.098 ; MA_55:MA55|T65:U1|BAL[1]                                                                              ; MA_55:MA55|T65:U1|BAL[1]           ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 2.404      ;
; 2.100 ; MA_55:MA55|T65:U1|BAL[3]                                                                              ; MA_55:MA55|T65:U1|BAL[3]           ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 2.406      ;
; 2.104 ; MA_55:MA55|RIOT:U2|D_O[1]~reg0                                                                        ; MA_55:MA55|T65:U1|BusB[1]          ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; -0.500       ; 0.003      ; 1.913      ;
; 2.112 ; MA_55:MA55|T65:U1|BAL[0]                                                                              ; MA_55:MA55|T65:U1|BAL[0]           ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 2.418      ;
; 2.113 ; MA_55:MA55|T65:U1|BAH[1]                                                                              ; MA_55:MA55|T65:U1|BAH[1]           ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 2.419      ;
; 2.130 ; MA_55:MA55|T65:U1|IR[1]                                                                               ; MA_55:MA55|T65:U1|ALU_Op_r[0]      ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.024      ; 2.460      ;
; 2.132 ; MA_55:MA55|T65:U1|PC[11]                                                                              ; MA_55:MA55|T65:U1|PC[11]           ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 2.438      ;
; 2.164 ; MA_55:MA55|T65:U1|IR[6]                                                                               ; MA_55:MA55|T65:U1|ALU_Op_r[1]      ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.009      ; 2.479      ;
; 2.169 ; MA_55:MA55|T65:U1|PC[8]                                                                               ; MA_55:MA55|T65:U1|PC[8]            ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 2.475      ;
; 2.172 ; MA_55:MA55|T65:U1|BAH[0]                                                                              ; MA_55:MA55|T65:U1|BAH[0]           ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 2.478      ;
; 2.172 ; MA_55:MA55|RIOT:U2|COUNTER[15]                                                                        ; MA_55:MA55|RIOT:U2|COUNTER[15]     ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 2.478      ;
; 2.186 ; MA_55:MA55|T65:U1|PC[6]                                                                               ; MA_55:MA55|T65:U1|PC[6]            ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 2.492      ;
; 2.188 ; MA_55:MA55|T65:U1|S[3]                                                                                ; MA_55:MA55|T65:U1|S[3]             ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 2.494      ;
; 2.190 ; MA_55:MA55|T65:U1|PC[9]                                                                               ; MA_55:MA55|T65:U1|PC[9]            ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 2.496      ;
; 2.194 ; MA_55:MA55|T65:U1|S[2]                                                                                ; MA_55:MA55|T65:U1|S[2]             ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 2.500      ;
; 2.194 ; MA_55:MA55|T65:U1|S[5]                                                                                ; MA_55:MA55|T65:U1|S[5]             ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 2.500      ;
; 2.202 ; MA_55:MA55|T65:U1|S[6]                                                                                ; MA_55:MA55|T65:U1|S[6]             ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 2.508      ;
; 2.216 ; MA_55:MA55|T65:U1|S[0]                                                                                ; MA_55:MA55|T65:U1|S[0]             ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 2.522      ;
; 2.216 ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[0] ; MA_55:MA55|T65:U1|BusB[0]          ; clk_358            ; MA_55:MA55|cpu_clk ; 0.000        ; 0.230      ; 2.752      ;
; 2.220 ; MA_55:MA55|T65:U1|S[7]                                                                                ; MA_55:MA55|T65:U1|S[7]             ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 2.526      ;
; 2.222 ; MA_55:MA55|T65:U1|PC[13]                                                                              ; MA_55:MA55|T65:U1|PC[13]           ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 2.528      ;
; 2.224 ; MA_55:MA55|T65:U1|PC[13]                                                                              ; MA_55:MA55|T65:U1|PC[14]           ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 2.530      ;
; 2.226 ; MA_55:MA55|T65:U1|P[2]                                                                                ; MA_55:MA55|T65:U1|P[2]             ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 2.532      ;
; 2.226 ; MA_55:MA55|T65:U1|PC[10]                                                                              ; MA_55:MA55|T65:U1|PC[10]           ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 2.532      ;
; 2.236 ; MA_55:MA55|T65:U1|BAL[8]                                                                              ; MA_55:MA55|T65:U1|BAH[0]           ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 2.542      ;
; 2.239 ; MA_55:MA55|T65:U1|NMICycle                                                                            ; MA_55:MA55|T65:U1|IR[5]            ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; -0.016     ; 2.529      ;
; 2.270 ; MA_55:MA55|T65:U1|BusA_r[5]                                                                           ; MA_55:MA55|T65:U1|ABC[4]           ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 2.576      ;
; 2.273 ; MA_55:MA55|RIOT:U2|COUNTER[8]                                                                         ; MA_55:MA55|RIOT:U2|COUNTER[8]      ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 2.579      ;
; 2.276 ; MA_55:MA55|T65:U1|NMICycle                                                                            ; MA_55:MA55|T65:U1|IR[6]            ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; -0.016     ; 2.566      ;
; 2.283 ; MA_55:MA55|RIOT:U2|D_O[0]~reg0                                                                        ; MA_55:MA55|T65:U1|BusB[0]          ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; -0.500       ; 0.009      ; 2.098      ;
; 2.283 ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[1] ; MA_55:MA55|T65:U1|BusB[1]          ; clk_358            ; MA_55:MA55|cpu_clk ; 0.000        ; 0.230      ; 2.819      ;
; 2.292 ; MA_55:MA55|T65:U1|BAH[1]                                                                              ; MA_55:MA55|T65:U1|BAH[2]           ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 2.598      ;
; 2.308 ; MA_55:MA55|RIOT:U2|TIMERCLEARNEED                                                                     ; MA_55:MA55|RIOT:U2|TIMERFLAG       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; -0.500       ; 0.000      ; 2.114      ;
; 2.314 ; MA_55:MA55|RIOT:U2|COUNTER[2]                                                                         ; MA_55:MA55|RIOT:U2|COUNTER[2]      ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 2.620      ;
; 2.320 ; MA_55:MA55|T65:U1|IR[7]                                                                               ; MA_55:MA55|T65:U1|ALU_Op_r[2]      ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.009      ; 2.635      ;
; 2.320 ; MA_55:MA55|T65:U1|BAH[0]                                                                              ; MA_55:MA55|T65:U1|BAH[2]           ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 2.626      ;
+-------+-------------------------------------------------------------------------------------------------------+------------------------------------+--------------------+--------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_358'                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------+-------------+--------------+------------+------------+
; 0.499 ; MA_55:MA55|clkCount[0]                                                                                                         ; MA_55:MA55|clkCount[0]                                                                                                         ; clk_358            ; clk_358     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MA_55:MA55|clkCount[1]                                                                                                         ; MA_55:MA55|clkCount[1]                                                                                                         ; clk_358            ; clk_358     ; 0.000        ; 0.000      ; 0.805      ;
; 0.734 ; MA_55:MA55|clkCount[0]                                                                                                         ; MA_55:MA55|clkCount[1]                                                                                                         ; clk_358            ; clk_358     ; 0.000        ; 0.000      ; 1.040      ;
; 0.739 ; MA_55:MA55|clkCount[1]                                                                                                         ; MA_55:MA55|cpu_clk                                                                                                             ; clk_358            ; clk_358     ; 0.000        ; 0.000      ; 1.045      ;
; 2.447 ; MA_55:MA55|T65:U1|Set_Addr_To_r[1]                                                                                             ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg3 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.205     ; 2.509      ;
; 2.464 ; MA_55:MA55|T65:U1|Set_Addr_To_r[0]                                                                                             ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg4 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.205     ; 2.526      ;
; 2.764 ; MA_55:MA55|T65:U1|BAL[7]                                                                                                       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg7 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.202     ; 2.829      ;
; 2.843 ; MA_55:MA55|T65:U1|S[4]                                                                                                         ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg4 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.232     ; 2.878      ;
; 2.857 ; MA_55:MA55|T65:U1|Set_Addr_To_r[0]                                                                                             ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg0 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.205     ; 2.919      ;
; 2.869 ; MA_55:MA55|T65:U1|Set_Addr_To_r[0]                                                                                             ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg8 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.187     ; 2.949      ;
; 2.874 ; MA_55:MA55|T65:U1|Set_Addr_To_r[1]                                                                                             ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg3 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.199     ; 2.942      ;
; 2.877 ; MA_55:MA55|T65:U1|Set_Addr_To_r[0]                                                                                             ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg6 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.187     ; 2.957      ;
; 2.878 ; MA_55:MA55|T65:U1|Set_Addr_To_r[0]                                                                                             ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg1 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.205     ; 2.940      ;
; 2.878 ; MA_55:MA55|T65:U1|Set_Addr_To_r[1]                                                                                             ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg3 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.187     ; 2.958      ;
; 2.887 ; MA_55:MA55|T65:U1|Set_Addr_To_r[0]                                                                                             ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg4 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.199     ; 2.955      ;
; 2.910 ; MA_55:MA55|T65:U1|Set_Addr_To_r[0]                                                                                             ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg4 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.187     ; 2.990      ;
; 2.950 ; MA_55:MA55|T65:U1|PC[8]                                                                                                        ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg8 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.201     ; 3.016      ;
; 3.021 ; MA_55:MA55|T65:U1|BAH[0]                                                                                                       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg8 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.201     ; 3.087      ;
; 3.032 ; MA_55:MA55|T65:U1|Set_Addr_To_r[0]                                                                                             ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg3 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.205     ; 3.094      ;
; 3.081 ; MA_55:MA55|T65:U1|BAL[6]                                                                                                       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg6 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.202     ; 3.146      ;
; 3.089 ; MA_55:MA55|T65:U1|S[6]                                                                                                         ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg6 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.214     ; 3.142      ;
; 3.134 ; MA_55:MA55|T65:U1|Set_Addr_To_r[1]                                                                                             ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg1 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.205     ; 3.196      ;
; 3.156 ; MA_55:MA55|T65:U1|Set_Addr_To_r[1]                                                                                             ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg7 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.187     ; 3.236      ;
; 3.161 ; MA_55:MA55|T65:U1|Set_Addr_To_r[1]                                                                                             ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg8 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.187     ; 3.241      ;
; 3.170 ; MA_55:MA55|T65:U1|Set_Addr_To_r[0]                                                                                             ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg9 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.205     ; 3.232      ;
; 3.207 ; MA_55:MA55|T65:U1|BAL[3]                                                                                                       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg3 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.220     ; 3.254      ;
; 3.211 ; MA_55:MA55|T65:U1|BAL[7]                                                                                                       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg7 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.214     ; 3.264      ;
; 3.221 ; MA_55:MA55|T65:U1|Set_Addr_To_r[0]                                                                                             ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg2 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.199     ; 3.289      ;
; 3.225 ; MA_55:MA55|T65:U1|BAL[7]                                                                                                       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg7 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.220     ; 3.272      ;
; 3.247 ; MA_55:MA55|T65:U1|Set_Addr_To_r[0]                                                                                             ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg0 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.199     ; 3.315      ;
; 3.266 ; MA_55:MA55|T65:U1|S[4]                                                                                                         ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg4 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.226     ; 3.307      ;
; 3.274 ; MA_55:MA55|T65:U1|Set_Addr_To_r[1]                                                                                             ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg4 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.205     ; 3.336      ;
; 3.289 ; MA_55:MA55|T65:U1|S[4]                                                                                                         ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg4 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.214     ; 3.342      ;
; 3.296 ; MA_55:MA55|T65:U1|Set_Addr_To_r[0]                                                                                             ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg1 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.199     ; 3.364      ;
; 3.298 ; MA_55:MA55|T65:U1|Set_Addr_To_r[0]                                                                                             ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg1 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.187     ; 3.378      ;
; 3.308 ; MA_55:MA55|T65:U1|Set_Addr_To_r[1]                                                                                             ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg0 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.205     ; 3.370      ;
; 3.313 ; MA_55:MA55|T65:U1|Set_Addr_To_r[0]                                                                                             ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg8 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.199     ; 3.381      ;
; 3.319 ; MA_55:MA55|T65:U1|Set_Addr_To_r[0]                                                                                             ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg6 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.199     ; 3.387      ;
; 3.335 ; MA_55:MA55|T65:U1|Set_Addr_To_r[0]                                                                                             ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg6 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.205     ; 3.397      ;
; 3.337 ; MA_55:MA55|T65:U1|Set_Addr_To_r[0]                                                                                             ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg8 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.205     ; 3.399      ;
; 3.378 ; MA_55:MA55|T65:U1|AD[4]                                                                                                        ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg4 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.204     ; 3.441      ;
; 3.394 ; MA_55:MA55|T65:U1|PC[8]                                                                                                        ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg8 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.213     ; 3.448      ;
; 3.418 ; MA_55:MA55|T65:U1|PC[8]                                                                                                        ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg8 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.219     ; 3.466      ;
; 3.433 ; MA_55:MA55|T65:U1|Set_Addr_To_r[0]                                                                                             ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg7 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.187     ; 3.513      ;
; 3.459 ; MA_55:MA55|T65:U1|Set_Addr_To_r[0]                                                                                             ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg3 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.199     ; 3.527      ;
; 3.463 ; MA_55:MA55|T65:U1|Set_Addr_To_r[0]                                                                                             ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg3 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.187     ; 3.543      ;
; 3.465 ; MA_55:MA55|T65:U1|BAH[0]                                                                                                       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg8 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.213     ; 3.519      ;
; 3.468 ; MA_55:MA55|T65:U1|BAL[0]                                                                                                       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg0 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.220     ; 3.515      ;
; 3.477 ; MA_55:MA55|T65:U1|PC[6]                                                                                                        ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg6 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.205     ; 3.539      ;
; 3.489 ; MA_55:MA55|T65:U1|BAH[0]                                                                                                       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg8 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.219     ; 3.537      ;
; 3.492 ; MA_55:MA55|T65:U1|Set_Addr_To_r[1]                                                                                             ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg9 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.205     ; 3.554      ;
; 3.498 ; MA_55:MA55|T65:U1|PC[7]                                                                                                        ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg7 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.205     ; 3.560      ;
; 3.523 ; MA_55:MA55|T65:U1|BAL[6]                                                                                                       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg6 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.214     ; 3.576      ;
; 3.531 ; MA_55:MA55|T65:U1|S[0]                                                                                                         ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg0 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.232     ; 3.566      ;
; 3.531 ; MA_55:MA55|T65:U1|S[6]                                                                                                         ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg6 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.226     ; 3.572      ;
; 3.533 ; MA_55:MA55|T65:U1|PC[9]                                                                                                        ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg9 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.217     ; 3.583      ;
; 3.535 ; MA_55:MA55|T65:U1|S[2]                                                                                                         ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg2 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.226     ; 3.576      ;
; 3.539 ; MA_55:MA55|T65:U1|BAL[6]                                                                                                       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg6 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.220     ; 3.586      ;
; 3.547 ; MA_55:MA55|T65:U1|S[6]                                                                                                         ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg6 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.232     ; 3.582      ;
; 3.552 ; MA_55:MA55|T65:U1|Set_Addr_To_r[1]                                                                                             ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg1 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.199     ; 3.620      ;
; 3.554 ; MA_55:MA55|T65:U1|Set_Addr_To_r[1]                                                                                             ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg1 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.187     ; 3.634      ;
; 3.555 ; MA_55:MA55|T65:U1|AD[3]                                                                                                        ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg3 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.217     ; 3.605      ;
; 3.591 ; MA_55:MA55|T65:U1|Set_Addr_To_r[0]                                                                                             ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg2 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.187     ; 3.671      ;
; 3.593 ; MA_55:MA55|T65:U1|Set_Addr_To_r[0]                                                                                             ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg9 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.187     ; 3.673      ;
; 3.593 ; MA_55:MA55|T65:U1|S[1]                                                                                                         ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg1 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.232     ; 3.628      ;
; 3.598 ; MA_55:MA55|T65:U1|Set_Addr_To_r[0]                                                                                             ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg9 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.199     ; 3.666      ;
; 3.603 ; MA_55:MA55|T65:U1|Set_Addr_To_r[1]                                                                                             ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg7 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.199     ; 3.671      ;
; 3.605 ; MA_55:MA55|T65:U1|Set_Addr_To_r[1]                                                                                             ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg8 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.199     ; 3.673      ;
; 3.614 ; MA_55:MA55|T65:U1|Set_Addr_To_r[0]                                                                                             ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg0 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.187     ; 3.694      ;
; 3.617 ; MA_55:MA55|T65:U1|Set_Addr_To_r[1]                                                                                             ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg7 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.205     ; 3.679      ;
; 3.617 ; MA_55:MA55|T65:U1|S[7]                                                                                                         ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg7 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.214     ; 3.670      ;
; 3.629 ; MA_55:MA55|T65:U1|Set_Addr_To_r[1]                                                                                             ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg8 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.205     ; 3.691      ;
; 3.633 ; MA_55:MA55|T65:U1|Set_Addr_To_r[1]                                                                                             ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.199     ; 3.701      ;
; 3.634 ; MA_55:MA55|T65:U1|Set_Addr_To_r[1]                                                                                             ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.205     ; 3.696      ;
; 3.634 ; MA_55:MA55|T65:U1|BAL[3]                                                                                                       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg3 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.214     ; 3.687      ;
; 3.638 ; MA_55:MA55|T65:U1|Set_Addr_To_r[1]                                                                                             ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.187     ; 3.718      ;
; 3.638 ; MA_55:MA55|T65:U1|BAL[3]                                                                                                       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg3 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.202     ; 3.703      ;
; 3.651 ; MA_55:MA55|T65:U1|Set_Addr_To_r[0]                                                                                             ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg2 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.205     ; 3.713      ;
; 3.654 ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg0 ; MA_55:MA55|SND_PROM:U4|altsyncram:altsyncram_component|altsyncram_uh81:auto_generated|q_a[1]                                   ; clk_358            ; clk_358     ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg1 ; MA_55:MA55|SND_PROM:U4|altsyncram:altsyncram_component|altsyncram_uh81:auto_generated|q_a[1]                                   ; clk_358            ; clk_358     ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg2 ; MA_55:MA55|SND_PROM:U4|altsyncram:altsyncram_component|altsyncram_uh81:auto_generated|q_a[1]                                   ; clk_358            ; clk_358     ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg3 ; MA_55:MA55|SND_PROM:U4|altsyncram:altsyncram_component|altsyncram_uh81:auto_generated|q_a[1]                                   ; clk_358            ; clk_358     ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg4 ; MA_55:MA55|SND_PROM:U4|altsyncram:altsyncram_component|altsyncram_uh81:auto_generated|q_a[1]                                   ; clk_358            ; clk_358     ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg5 ; MA_55:MA55|SND_PROM:U4|altsyncram:altsyncram_component|altsyncram_uh81:auto_generated|q_a[1]                                   ; clk_358            ; clk_358     ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg6 ; MA_55:MA55|SND_PROM:U4|altsyncram:altsyncram_component|altsyncram_uh81:auto_generated|q_a[1]                                   ; clk_358            ; clk_358     ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg7 ; MA_55:MA55|SND_PROM:U4|altsyncram:altsyncram_component|altsyncram_uh81:auto_generated|q_a[1]                                   ; clk_358            ; clk_358     ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg8 ; MA_55:MA55|SND_PROM:U4|altsyncram:altsyncram_component|altsyncram_uh81:auto_generated|q_a[1]                                   ; clk_358            ; clk_358     ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg9 ; MA_55:MA55|SND_PROM:U4|altsyncram:altsyncram_component|altsyncram_uh81:auto_generated|q_a[1]                                   ; clk_358            ; clk_358     ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg0 ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[7]                          ; clk_358            ; clk_358     ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg1 ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[7]                          ; clk_358            ; clk_358     ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg2 ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[7]                          ; clk_358            ; clk_358     ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg3 ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[7]                          ; clk_358            ; clk_358     ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg4 ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[7]                          ; clk_358            ; clk_358     ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg5 ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[7]                          ; clk_358            ; clk_358     ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg6 ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[7]                          ; clk_358            ; clk_358     ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg7 ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[7]                          ; clk_358            ; clk_358     ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg8 ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[7]                          ; clk_358            ; clk_358     ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg9 ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[7]                          ; clk_358            ; clk_358     ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg0 ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[1]                          ; clk_358            ; clk_358     ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg1 ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[1]                          ; clk_358            ; clk_358     ; 0.000        ; -0.020     ; 3.901      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_50'                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                        ; Launch Clock       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------------+-------------+--------------+------------+------------+
; 0.499 ; PS2Controller:keyboard|PS2Busy                                 ; PS2Controller:keyboard|PS2Busy                                 ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|BitsRead[0]                             ; PS2Controller:keyboard|BitsRead[0]                             ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|BitsRead[1]                             ; PS2Controller:keyboard|BitsRead[1]                             ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|BitsRead[2]                             ; PS2Controller:keyboard|BitsRead[2]                             ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|State.SendData                          ; PS2Controller:keyboard|State.SendData                          ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|BitsSent[0]                             ; PS2Controller:keyboard|BitsSent[0]                             ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|BitsSent[1]                             ; PS2Controller:keyboard|BitsSent[1]                             ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|BitsSent[2]                             ; PS2Controller:keyboard|BitsSent[2]                             ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KeyboardMapper:decoder|NumLock                                 ; KeyboardMapper:decoder|NumLock                                 ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KeyboardMapper:decoder|ScrollLock                              ; KeyboardMapper:decoder|ScrollLock                              ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KeyboardMapper:decoder|CapsLock                                ; KeyboardMapper:decoder|CapsLock                                ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KeyboardMapper:decoder|State.CheckAck                          ; KeyboardMapper:decoder|State.CheckAck                          ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KeyboardMapper:decoder|State.ResetAck                          ; KeyboardMapper:decoder|State.ResetAck                          ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KeyboardMapper:decoder|State.WaitForBAT                        ; KeyboardMapper:decoder|State.WaitForBAT                        ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KeyboardMapper:decoder|State.Start                             ; KeyboardMapper:decoder|State.Start                             ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|CountOnes                               ; PS2Controller:keyboard|CountOnes                               ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|State.CheckAck                          ; PS2Controller:keyboard|State.CheckAck                          ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|PS2Error                                ; PS2Controller:keyboard|PS2Error                                ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KeyboardMapper:decoder|State.ResetKbd                          ; KeyboardMapper:decoder|State.ResetKbd                          ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KeyboardMapper:decoder|Send                                    ; KeyboardMapper:decoder|Send                                    ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|State.Idle                              ; PS2Controller:keyboard|State.Idle                              ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|BitsRead[3]                             ; PS2Controller:keyboard|BitsRead[3]                             ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|State.RequestToSend                     ; PS2Controller:keyboard|State.RequestToSend                     ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|PS2DataOut                              ; PS2Controller:keyboard|PS2DataOut                              ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|PS2Data_Z                               ; PS2Controller:keyboard|PS2Data_Z                               ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|Debouncer:DebounceData|Output           ; PS2Controller:keyboard|Debouncer:DebounceData|Output           ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|State.WaitRiseClock                     ; PS2Controller:keyboard|State.WaitRiseClock                     ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|State.InhibitComunication               ; PS2Controller:keyboard|State.InhibitComunication               ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|PS2ClockOut                             ; PS2Controller:keyboard|PS2ClockOut                             ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|PS2Clock_Z                              ; PS2Controller:keyboard|PS2Clock_Z                              ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|Debouncer:DebounceClock|Output          ; PS2Controller:keyboard|Debouncer:DebounceClock|Output          ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|DReady                                  ; PS2Controller:keyboard|DReady                                  ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|DataReady                               ; PS2Controller:keyboard|DataReady                               ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KeyboardMapper:decoder|State.ExtendedBreak                     ; KeyboardMapper:decoder|State.ExtendedBreak                     ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.743 ; KeyboardMapper:decoder|CapsLock                                ; KeyboardMapper:decoder|Command[2]                              ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 1.049      ;
; 0.755 ; PS2Controller:keyboard|Debouncer:DebounceClock|Internal        ; PS2Controller:keyboard|Debouncer:DebounceClock|Output          ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 1.061      ;
; 0.769 ; PS2Controller:keyboard|Debouncer:DebounceData|Internal         ; PS2Controller:keyboard|Debouncer:DebounceData|Output           ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 1.075      ;
; 0.771 ; PS2Controller:keyboard|State.RequestToSend                     ; PS2Controller:keyboard|PS2Data_Z                               ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 1.077      ;
; 0.783 ; PS2Controller:keyboard|State.InhibitComunication               ; PS2Controller:keyboard|PS2Clock_Z                              ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 1.089      ;
; 0.784 ; PS2Controller:keyboard|State.InhibitComunication               ; PS2Controller:keyboard|PS2ClockOut                             ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 1.090      ;
; 0.793 ; PS2Controller:keyboard|State.Idle                              ; PS2Controller:keyboard|PS2Busy                                 ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 1.099      ;
; 0.986 ; MA_55:MA55|RIOT:U2|ORA[3]                                      ; MA_55:MA55|dac:U3|SigmaLatch_q[3]                              ; MA_55:MA55|cpu_clk ; clk_50      ; 0.000        ; 0.178      ; 1.470      ;
; 0.994 ; MA_55:MA55|RIOT:U2|ORA[0]                                      ; MA_55:MA55|dac:U3|SigmaLatch_q[0]                              ; MA_55:MA55|cpu_clk ; clk_50      ; 0.000        ; 0.178      ; 1.478      ;
; 0.994 ; MA_55:MA55|RIOT:U2|ORA[4]                                      ; MA_55:MA55|dac:U3|SigmaLatch_q[4]                              ; MA_55:MA55|cpu_clk ; clk_50      ; 0.000        ; 0.178      ; 1.478      ;
; 0.995 ; PS2Controller:keyboard|Byte[3]                                 ; PS2Controller:keyboard|DataByte[3]                             ; clk_50             ; clk_50      ; 0.000        ; -0.001     ; 1.300      ;
; 0.995 ; MA_55:MA55|RIOT:U2|ORA[2]                                      ; MA_55:MA55|dac:U3|SigmaLatch_q[2]                              ; MA_55:MA55|cpu_clk ; clk_50      ; 0.000        ; 0.178      ; 1.479      ;
; 1.044 ; MA_55:MA55|RIOT:U2|ORA[1]                                      ; MA_55:MA55|dac:U3|SigmaLatch_q[1]                              ; MA_55:MA55|cpu_clk ; clk_50      ; 0.000        ; 0.178      ; 1.528      ;
; 1.045 ; MA_55:MA55|RIOT:U2|ORA[6]                                      ; MA_55:MA55|dac:U3|SigmaLatch_q[6]                              ; MA_55:MA55|cpu_clk ; clk_50      ; 0.000        ; 0.178      ; 1.529      ;
; 1.065 ; PS2Controller:keyboard|Byte[5]                                 ; PS2Controller:keyboard|DataByte[5]                             ; clk_50             ; clk_50      ; 0.000        ; -0.001     ; 1.370      ;
; 1.065 ; PS2Controller:keyboard|Byte[6]                                 ; PS2Controller:keyboard|DataByte[6]                             ; clk_50             ; clk_50      ; 0.000        ; -0.001     ; 1.370      ;
; 1.067 ; PS2Controller:keyboard|Byte[2]                                 ; PS2Controller:keyboard|DataByte[2]                             ; clk_50             ; clk_50      ; 0.000        ; -0.001     ; 1.372      ;
; 1.077 ; PS2Controller:keyboard|Byte[1]                                 ; PS2Controller:keyboard|DataByte[1]                             ; clk_50             ; clk_50      ; 0.000        ; -0.001     ; 1.382      ;
; 1.109 ; PS2Controller:keyboard|State.CheckAck                          ; PS2Controller:keyboard|PS2Data_Z                               ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 1.415      ;
; 1.113 ; KeyboardMapper:decoder|State.Break                             ; KeyboardMapper:decoder|ScanCode[8]                             ; clk_50             ; clk_50      ; 0.000        ; -0.001     ; 1.418      ;
; 1.148 ; MA_55:MA55|dac:U3|SigmaLatch_q[7]                              ; MA_55:MA55|dac:U3|SigmaLatch_q[7]                              ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 1.454      ;
; 1.157 ; PS2Controller:keyboard|Byte[4]                                 ; PS2Controller:keyboard|DataByte[4]                             ; clk_50             ; clk_50      ; 0.000        ; -0.001     ; 1.462      ;
; 1.159 ; PS2Controller:keyboard|DReady                                  ; PS2Controller:keyboard|DataReady                               ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 1.465      ;
; 1.160 ; MA_55:MA55|dac:U3|SigmaLatch_q[1]                              ; MA_55:MA55|dac:U3|SigmaLatch_q[1]                              ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 1.466      ;
; 1.166 ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[1]  ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[1]  ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 1.472      ;
; 1.168 ; PS2Controller:keyboard|TimeCounter[0]                          ; PS2Controller:keyboard|TimeCounter[0]                          ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 1.474      ;
; 1.168 ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[0]  ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[0]  ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 1.474      ;
; 1.176 ; MA_55:MA55|dac:U3|SigmaLatch_q[9]                              ; MA_55:MA55|dac:U3|SigmaLatch_q[8]                              ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 1.482      ;
; 1.178 ; KeyboardMapper:decoder|State.ExtendedBreak                     ; KeyboardMapper:decoder|ScanCode[8]                             ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 1.484      ;
; 1.182 ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[1] ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[1] ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 1.488      ;
; 1.184 ; PS2Controller:keyboard|TimeCounter[1]                          ; PS2Controller:keyboard|TimeCounter[1]                          ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 1.490      ;
; 1.186 ; PS2Controller:keyboard|TimeCounter[2]                          ; PS2Controller:keyboard|TimeCounter[2]                          ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 1.492      ;
; 1.187 ; PS2Controller:keyboard|TimeCounter[4]                          ; PS2Controller:keyboard|TimeCounter[4]                          ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 1.493      ;
; 1.187 ; PS2Controller:keyboard|TimeCounter[7]                          ; PS2Controller:keyboard|TimeCounter[7]                          ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 1.493      ;
; 1.187 ; PS2Controller:keyboard|TimeCounter[9]                          ; PS2Controller:keyboard|TimeCounter[9]                          ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 1.493      ;
; 1.187 ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[4] ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[4] ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 1.493      ;
; 1.187 ; PS2Controller:keyboard|BitsSent[1]                             ; PS2Controller:keyboard|BitsSent[2]                             ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 1.493      ;
; 1.188 ; PS2Controller:keyboard|TimeCounter[11]                         ; PS2Controller:keyboard|TimeCounter[11]                         ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 1.494      ;
; 1.190 ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[2]  ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[2]  ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 1.496      ;
; 1.191 ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[4]  ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[4]  ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 1.497      ;
; 1.193 ; PS2Controller:keyboard|BitsRead[2]                             ; PS2Controller:keyboard|BitsRead[3]                             ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 1.499      ;
; 1.200 ; MA_55:MA55|RIOT:U2|ORA[5]                                      ; MA_55:MA55|dac:U3|SigmaLatch_q[5]                              ; MA_55:MA55|cpu_clk ; clk_50      ; 0.000        ; 0.177      ; 1.683      ;
; 1.213 ; MA_55:MA55|dac:U3|SigmaLatch_q[3]                              ; MA_55:MA55|dac:U3|SigmaLatch_q[3]                              ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 1.519      ;
; 1.213 ; MA_55:MA55|dac:U3|SigmaLatch_q[5]                              ; MA_55:MA55|dac:U3|SigmaLatch_q[5]                              ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 1.519      ;
; 1.215 ; MA_55:MA55|dac:U3|SigmaLatch_q[8]                              ; MA_55:MA55|dac:U3|SigmaLatch_q[8]                              ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 1.521      ;
; 1.225 ; PS2Controller:keyboard|TimeCounter[3]                          ; PS2Controller:keyboard|TimeCounter[3]                          ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 1.531      ;
; 1.228 ; PS2Controller:keyboard|TimeCounter[8]                          ; PS2Controller:keyboard|TimeCounter[8]                          ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 1.534      ;
; 1.228 ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[3]  ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[3]  ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 1.534      ;
; 1.230 ; PS2Controller:keyboard|TimeCounter[5]                          ; PS2Controller:keyboard|TimeCounter[5]                          ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 1.536      ;
; 1.230 ; PS2Controller:keyboard|TimeCounter[6]                          ; PS2Controller:keyboard|TimeCounter[6]                          ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 1.536      ;
; 1.230 ; PS2Controller:keyboard|TimeCounter[10]                         ; PS2Controller:keyboard|TimeCounter[10]                         ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 1.536      ;
; 1.231 ; PS2Controller:keyboard|Byte[7]                                 ; PS2Controller:keyboard|DataByte[7]                             ; clk_50             ; clk_50      ; 0.000        ; -0.001     ; 1.536      ;
; 1.236 ; PS2Controller:keyboard|BitsSent[0]                             ; PS2Controller:keyboard|BitsSent[1]                             ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 1.542      ;
; 1.238 ; PS2Controller:keyboard|TimeCounter[12]                         ; PS2Controller:keyboard|TimeCounter[12]                         ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 1.544      ;
; 1.239 ; PS2Controller:keyboard|Byte[0]                                 ; PS2Controller:keyboard|DataByte[0]                             ; clk_50             ; clk_50      ; 0.000        ; -0.001     ; 1.544      ;
; 1.247 ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[0] ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[0] ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 1.553      ;
; 1.247 ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[3] ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[3] ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 1.553      ;
; 1.248 ; PS2Controller:keyboard|BitsSent[0]                             ; PS2Controller:keyboard|BitsSent[2]                             ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 1.554      ;
; 1.249 ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[2] ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[2] ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 1.555      ;
; 1.262 ; KeyboardMapper:decoder|State.ResetKbd                          ; KeyboardMapper:decoder|State.ResetAck                          ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 1.568      ;
; 1.266 ; PS2Controller:keyboard|State.Idle                              ; PS2Controller:keyboard|State.InhibitComunication               ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 1.572      ;
; 1.345 ; MA_55:MA55|RIOT:U2|ORA[7]                                      ; MA_55:MA55|dac:U3|SigmaLatch_q[7]                              ; MA_55:MA55|cpu_clk ; clk_50      ; 0.000        ; 0.177      ; 1.828      ;
; 1.415 ; PS2Controller:keyboard|State.SendData                          ; PS2Controller:keyboard|PS2Clock_Z                              ; clk_50             ; clk_50      ; 0.000        ; 0.014      ; 1.735      ;
; 1.429 ; KeyboardMapper:decoder|State.Extended                          ; KeyboardMapper:decoder|State.ExtendedBreak                     ; clk_50             ; clk_50      ; 0.000        ; -0.001     ; 1.734      ;
; 1.456 ; PS2Controller:keyboard|DataReady                               ; KeyboardMapper:decoder|State.ResetKbd                          ; clk_50             ; clk_50      ; 0.000        ; -0.007     ; 1.755      ;
; 1.457 ; PS2Controller:keyboard|DataReady                               ; KeyboardMapper:decoder|State.WaitForBAT                        ; clk_50             ; clk_50      ; 0.000        ; -0.007     ; 1.756      ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clk_50'                                                                                                                               ;
+--------+---------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.356 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|CapsLock            ; clk_50       ; clk_50      ; 20.000       ; -0.008     ; 4.676      ;
; 15.356 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[2]          ; clk_50       ; clk_50      ; 20.000       ; -0.008     ; 4.676      ;
; 15.356 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[4]          ; clk_50       ; clk_50      ; 20.000       ; -0.008     ; 4.676      ;
; 15.356 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[3]          ; clk_50       ; clk_50      ; 20.000       ; -0.008     ; 4.676      ;
; 15.385 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[1]          ; clk_50       ; clk_50      ; 20.000       ; -0.010     ; 4.645      ;
; 15.385 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[0]          ; clk_50       ; clk_50      ; 20.000       ; -0.010     ; 4.645      ;
; 15.385 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.Extended      ; clk_50       ; clk_50      ; 20.000       ; -0.010     ; 4.645      ;
; 15.385 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.Break         ; clk_50       ; clk_50      ; 20.000       ; -0.010     ; 4.645      ;
; 15.387 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.CheckAck      ; clk_50       ; clk_50      ; 20.000       ; -0.011     ; 4.642      ;
; 15.387 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.ExtendedBreak ; clk_50       ; clk_50      ; 20.000       ; -0.011     ; 4.642      ;
; 15.387 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[8]         ; clk_50       ; clk_50      ; 20.000       ; -0.011     ; 4.642      ;
; 15.731 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[3]         ; clk_50       ; clk_50      ; 20.000       ; -0.010     ; 4.299      ;
; 15.731 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[6]         ; clk_50       ; clk_50      ; 20.000       ; -0.010     ; 4.299      ;
; 15.731 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[0]         ; clk_50       ; clk_50      ; 20.000       ; -0.010     ; 4.299      ;
; 15.731 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[4]         ; clk_50       ; clk_50      ; 20.000       ; -0.010     ; 4.299      ;
; 15.731 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[2]         ; clk_50       ; clk_50      ; 20.000       ; -0.010     ; 4.299      ;
; 15.731 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[7]         ; clk_50       ; clk_50      ; 20.000       ; -0.010     ; 4.299      ;
; 15.731 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[5]         ; clk_50       ; clk_50      ; 20.000       ; -0.010     ; 4.299      ;
; 15.739 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[1]         ; clk_50       ; clk_50      ; 20.000       ; 0.007      ; 4.308      ;
; 15.758 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.ResetAck      ; clk_50       ; clk_50      ; 20.000       ; -0.013     ; 4.269      ;
; 15.758 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.WaitForBAT    ; clk_50       ; clk_50      ; 20.000       ; -0.013     ; 4.269      ;
; 15.758 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.Start         ; clk_50       ; clk_50      ; 20.000       ; -0.013     ; 4.269      ;
; 15.758 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.ResetKbd      ; clk_50       ; clk_50      ; 20.000       ; -0.013     ; 4.269      ;
; 15.758 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Send                ; clk_50       ; clk_50      ; 20.000       ; -0.013     ; 4.269      ;
; 16.180 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|NumLock             ; clk_50       ; clk_50      ; 20.000       ; -0.006     ; 3.854      ;
; 16.180 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScrollLock          ; clk_50       ; clk_50      ; 20.000       ; -0.006     ; 3.854      ;
; 16.180 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.LEDs          ; clk_50       ; clk_50      ; 20.000       ; -0.006     ; 3.854      ;
+--------+---------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clk_50'                                                                                                                               ;
+-------+---------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.554 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|NumLock             ; clk_50       ; clk_50      ; 0.000        ; -0.006     ; 3.854      ;
; 3.554 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScrollLock          ; clk_50       ; clk_50      ; 0.000        ; -0.006     ; 3.854      ;
; 3.554 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.LEDs          ; clk_50       ; clk_50      ; 0.000        ; -0.006     ; 3.854      ;
; 3.976 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.ResetAck      ; clk_50       ; clk_50      ; 0.000        ; -0.013     ; 4.269      ;
; 3.976 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.WaitForBAT    ; clk_50       ; clk_50      ; 0.000        ; -0.013     ; 4.269      ;
; 3.976 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.Start         ; clk_50       ; clk_50      ; 0.000        ; -0.013     ; 4.269      ;
; 3.976 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.ResetKbd      ; clk_50       ; clk_50      ; 0.000        ; -0.013     ; 4.269      ;
; 3.976 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Send                ; clk_50       ; clk_50      ; 0.000        ; -0.013     ; 4.269      ;
; 3.995 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[1]         ; clk_50       ; clk_50      ; 0.000        ; 0.007      ; 4.308      ;
; 4.003 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[3]         ; clk_50       ; clk_50      ; 0.000        ; -0.010     ; 4.299      ;
; 4.003 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[6]         ; clk_50       ; clk_50      ; 0.000        ; -0.010     ; 4.299      ;
; 4.003 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[0]         ; clk_50       ; clk_50      ; 0.000        ; -0.010     ; 4.299      ;
; 4.003 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[4]         ; clk_50       ; clk_50      ; 0.000        ; -0.010     ; 4.299      ;
; 4.003 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[2]         ; clk_50       ; clk_50      ; 0.000        ; -0.010     ; 4.299      ;
; 4.003 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[7]         ; clk_50       ; clk_50      ; 0.000        ; -0.010     ; 4.299      ;
; 4.003 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[5]         ; clk_50       ; clk_50      ; 0.000        ; -0.010     ; 4.299      ;
; 4.347 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.CheckAck      ; clk_50       ; clk_50      ; 0.000        ; -0.011     ; 4.642      ;
; 4.347 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.ExtendedBreak ; clk_50       ; clk_50      ; 0.000        ; -0.011     ; 4.642      ;
; 4.347 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[8]         ; clk_50       ; clk_50      ; 0.000        ; -0.011     ; 4.642      ;
; 4.349 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[1]          ; clk_50       ; clk_50      ; 0.000        ; -0.010     ; 4.645      ;
; 4.349 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[0]          ; clk_50       ; clk_50      ; 0.000        ; -0.010     ; 4.645      ;
; 4.349 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.Extended      ; clk_50       ; clk_50      ; 0.000        ; -0.010     ; 4.645      ;
; 4.349 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.Break         ; clk_50       ; clk_50      ; 0.000        ; -0.010     ; 4.645      ;
; 4.378 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|CapsLock            ; clk_50       ; clk_50      ; 0.000        ; -0.008     ; 4.676      ;
; 4.378 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[2]          ; clk_50       ; clk_50      ; 0.000        ; -0.008     ; 4.676      ;
; 4.378 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[4]          ; clk_50       ; clk_50      ; 0.000        ; -0.008     ; 4.676      ;
; 4.378 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[3]          ; clk_50       ; clk_50      ; 0.000        ; -0.008     ; 4.676      ;
+-------+---------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_358'                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                         ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[0]                          ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[0]                          ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[1]                          ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[1]                          ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[2]                          ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[2]                          ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[3]                          ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[3]                          ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[4]                          ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[4]                          ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[5]                          ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[5]                          ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[6]                          ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[6]                          ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[7]                          ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[7]                          ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg8 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg8 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg9 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg9 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg0 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg0 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg1 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg1 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg2 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg2 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg3 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg3 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg4 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg4 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg5 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg5 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg6 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg6 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg7 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg7 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg8 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg8 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg9 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg9 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg0 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg0 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg1 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg1 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg2 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg2 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg3 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg3 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg4 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg4 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg5 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg5 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg6 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg6 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg7 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg7 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg8 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg8 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg9 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg9 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|SND_PROM:U4|altsyncram:altsyncram_component|altsyncram_uh81:auto_generated|q_a[0]                                   ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|SND_PROM:U4|altsyncram:altsyncram_component|altsyncram_uh81:auto_generated|q_a[0]                                   ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|SND_PROM:U4|altsyncram:altsyncram_component|altsyncram_uh81:auto_generated|q_a[1]                                   ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|SND_PROM:U4|altsyncram:altsyncram_component|altsyncram_uh81:auto_generated|q_a[1]                                   ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|SND_PROM:U4|altsyncram:altsyncram_component|altsyncram_uh81:auto_generated|q_a[2]                                   ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|SND_PROM:U4|altsyncram:altsyncram_component|altsyncram_uh81:auto_generated|q_a[2]                                   ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|SND_PROM:U4|altsyncram:altsyncram_component|altsyncram_uh81:auto_generated|q_a[3]                                   ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|SND_PROM:U4|altsyncram:altsyncram_component|altsyncram_uh81:auto_generated|q_a[3]                                   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|clkCount[0]                                                                                                         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|clkCount[0]                                                                                                         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|clkCount[1]                                                                                                         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|clkCount[1]                                                                                                         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|cpu_clk                                                                                                             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|cpu_clk                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_358 ; Rise       ; MA55|U2_MaskROM|altsyncram_component|auto_generated|ram_block1a0|clk0                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_358 ; Rise       ; MA55|U2_MaskROM|altsyncram_component|auto_generated|ram_block1a0|clk0                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_358 ; Rise       ; MA55|U2_MaskROM|altsyncram_component|auto_generated|ram_block1a2|clk0                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_358 ; Rise       ; MA55|U2_MaskROM|altsyncram_component|auto_generated|ram_block1a2|clk0                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_358 ; Rise       ; MA55|U2_MaskROM|altsyncram_component|auto_generated|ram_block1a4|clk0                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_358 ; Rise       ; MA55|U2_MaskROM|altsyncram_component|auto_generated|ram_block1a4|clk0                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_358 ; Rise       ; MA55|clkCount[0]|clk                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_358 ; Rise       ; MA55|clkCount[0]|clk                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_358 ; Rise       ; MA55|clkCount[1]|clk                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_358 ; Rise       ; MA55|clkCount[1]|clk                                                                                                           ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'MA_55:MA55|cpu_clk'                                                                         ;
+--------+--------------+----------------+------------------+--------------------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock              ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+--------------------+------------+--------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[0]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[0]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[10] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[10] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[11] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[11] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[12] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[12] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[13] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[13] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[14] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[14] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[15] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[15] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[16] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[16] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[17] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[17] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[18] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[18] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[1]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[1]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[2]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[2]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[3]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[3]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[4]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[4]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[5]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[5]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[6]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[6]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[7]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[7]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[8]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[8]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[9]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[9]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRA[0]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRA[0]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRA[1]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRA[1]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRA[2]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRA[2]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRA[3]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRA[3]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRA[4]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRA[4]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRA[5]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRA[5]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRA[6]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRA[6]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRA[7]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRA[7]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRB[0]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRB[0]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRB[1]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRB[1]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRB[2]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRB[2]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRB[3]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRB[3]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRB[4]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRB[4]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRB[5]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRB[5]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRB[6]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRB[6]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRB[7]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRB[7]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Fall       ; MA_55:MA55|RIOT:U2|D_O[0]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Fall       ; MA_55:MA55|RIOT:U2|D_O[0]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Fall       ; MA_55:MA55|RIOT:U2|D_O[1]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Fall       ; MA_55:MA55|RIOT:U2|D_O[1]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Fall       ; MA_55:MA55|RIOT:U2|D_O[2]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Fall       ; MA_55:MA55|RIOT:U2|D_O[2]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Fall       ; MA_55:MA55|RIOT:U2|D_O[3]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Fall       ; MA_55:MA55|RIOT:U2|D_O[3]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Fall       ; MA_55:MA55|RIOT:U2|D_O[4]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Fall       ; MA_55:MA55|RIOT:U2|D_O[4]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Fall       ; MA_55:MA55|RIOT:U2|D_O[5]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Fall       ; MA_55:MA55|RIOT:U2|D_O[5]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Fall       ; MA_55:MA55|RIOT:U2|D_O[6]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Fall       ; MA_55:MA55|RIOT:U2|D_O[6]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Fall       ; MA_55:MA55|RIOT:U2|D_O[7]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Fall       ; MA_55:MA55|RIOT:U2|D_O[7]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|ORA[0]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|ORA[0]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|ORA[1]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|ORA[1]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|ORA[2]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|ORA[2]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|ORA[3]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|ORA[3]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|ORA[4]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|ORA[4]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|ORA[5]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|ORA[5]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|ORA[6]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|ORA[6]      ;
+--------+--------------+----------------+------------------+--------------------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_50'                                                                                    ;
+-------+--------------+----------------+------------------+--------+------------+--------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                     ;
+-------+--------------+----------------+------------------+--------+------------+--------------------------------------------+
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|CapsLock            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|CapsLock            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[0]          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[0]          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[1]          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[1]          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[2]          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[2]          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[3]          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[3]          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[4]          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[4]          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|NumLock             ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|NumLock             ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[0]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[0]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[1]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[1]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[2]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[2]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[3]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[3]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[4]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[4]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[5]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[5]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[6]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[6]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[7]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[7]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[8]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[8]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScrollLock          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScrollLock          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|Send                ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|Send                ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.Break         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.Break         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.CheckAck      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.CheckAck      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.Extended      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.Extended      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.ExtendedBreak ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.ExtendedBreak ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.LEDs          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.LEDs          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.ResetAck      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.ResetAck      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.ResetKbd      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.ResetKbd      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.Start         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.Start         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.WaitForBAT    ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.WaitForBAT    ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; MA_55:MA55|dac:U3|DACout_q                 ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; MA_55:MA55|dac:U3|DACout_q                 ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; MA_55:MA55|dac:U3|SigmaLatch_q[0]          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; MA_55:MA55|dac:U3|SigmaLatch_q[0]          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; MA_55:MA55|dac:U3|SigmaLatch_q[1]          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; MA_55:MA55|dac:U3|SigmaLatch_q[1]          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; MA_55:MA55|dac:U3|SigmaLatch_q[2]          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; MA_55:MA55|dac:U3|SigmaLatch_q[2]          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; MA_55:MA55|dac:U3|SigmaLatch_q[3]          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; MA_55:MA55|dac:U3|SigmaLatch_q[3]          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; MA_55:MA55|dac:U3|SigmaLatch_q[4]          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; MA_55:MA55|dac:U3|SigmaLatch_q[4]          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; MA_55:MA55|dac:U3|SigmaLatch_q[5]          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; MA_55:MA55|dac:U3|SigmaLatch_q[5]          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; MA_55:MA55|dac:U3|SigmaLatch_q[6]          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; MA_55:MA55|dac:U3|SigmaLatch_q[6]          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; MA_55:MA55|dac:U3|SigmaLatch_q[7]          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; MA_55:MA55|dac:U3|SigmaLatch_q[7]          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; MA_55:MA55|dac:U3|SigmaLatch_q[8]          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; MA_55:MA55|dac:U3|SigmaLatch_q[8]          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; MA_55:MA55|dac:U3|SigmaLatch_q[9]          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; MA_55:MA55|dac:U3|SigmaLatch_q[9]          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[0]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[0]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[1]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[1]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[2]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[2]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[3]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[3]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[0]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[0]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[1]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[1]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[2]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[2]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[3]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[3]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[0]             ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[0]             ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[1]             ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[1]             ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[2]             ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[2]             ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[3]             ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[3]             ;
+-------+--------------+----------------+------------------+--------+------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Clock_gen|altpll_component|pll|clk[0]'                                                                                            ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+---------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                            ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+---------------------------------------------------+
; 33.758 ; 35.000       ; 1.242          ; High Pulse Width ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; clk_358                                           ;
; 33.758 ; 35.000       ; 1.242          ; Low Pulse Width  ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; clk_358                                           ;
; 33.758 ; 35.000       ; 1.242          ; High Pulse Width ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; clkcount[0]                                       ;
; 33.758 ; 35.000       ; 1.242          ; Low Pulse Width  ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; clkcount[0]                                       ;
; 33.758 ; 35.000       ; 1.242          ; High Pulse Width ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; clkcount[1]                                       ;
; 33.758 ; 35.000       ; 1.242          ; Low Pulse Width  ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; clkcount[1]                                       ;
; 35.000 ; 35.000       ; 0.000          ; High Pulse Width ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; Clock_gen|altpll_component|_clk0~clkctrl|inclk[0] ;
; 35.000 ; 35.000       ; 0.000          ; Low Pulse Width  ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; Clock_gen|altpll_component|_clk0~clkctrl|inclk[0] ;
; 35.000 ; 35.000       ; 0.000          ; High Pulse Width ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; Clock_gen|altpll_component|_clk0~clkctrl|outclk   ;
; 35.000 ; 35.000       ; 0.000          ; Low Pulse Width  ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; Clock_gen|altpll_component|_clk0~clkctrl|outclk   ;
; 35.000 ; 35.000       ; 0.000          ; High Pulse Width ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; clk_358|clk                                       ;
; 35.000 ; 35.000       ; 0.000          ; Low Pulse Width  ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; clk_358|clk                                       ;
; 35.000 ; 35.000       ; 0.000          ; High Pulse Width ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; clkcount[0]|clk                                   ;
; 35.000 ; 35.000       ; 0.000          ; Low Pulse Width  ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; clkcount[0]|clk                                   ;
; 35.000 ; 35.000       ; 0.000          ; High Pulse Width ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; clkcount[1]|clk                                   ;
; 35.000 ; 35.000       ; 0.000          ; Low Pulse Width  ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; clkcount[1]|clk                                   ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------+
; Setup Times                                                                        ;
+-----------+--------------------+--------+--------+------------+--------------------+
; Data Port ; Clock Port         ; Rise   ; Fall   ; Clock Edge ; Clock Reference    ;
+-----------+--------------------+--------+--------+------------+--------------------+
; Reset_l   ; MA_55:MA55|cpu_clk ; 15.130 ; 15.130 ; Rise       ; MA_55:MA55|cpu_clk ;
; Test      ; MA_55:MA55|cpu_clk ; 4.856  ; 4.856  ; Rise       ; MA_55:MA55|cpu_clk ;
; Reset_l   ; MA_55:MA55|cpu_clk ; 8.979  ; 8.979  ; Fall       ; MA_55:MA55|cpu_clk ;
; ps2_clk   ; clk_50             ; 5.922  ; 5.922  ; Rise       ; clk_50             ;
; ps2_dat   ; clk_50             ; 6.518  ; 6.518  ; Rise       ; clk_50             ;
+-----------+--------------------+--------+--------+------------+--------------------+


+------------------------------------------------------------------------------------+
; Hold Times                                                                         ;
+-----------+--------------------+--------+--------+------------+--------------------+
; Data Port ; Clock Port         ; Rise   ; Fall   ; Clock Edge ; Clock Reference    ;
+-----------+--------------------+--------+--------+------------+--------------------+
; Reset_l   ; MA_55:MA55|cpu_clk ; -6.188 ; -6.188 ; Rise       ; MA_55:MA55|cpu_clk ;
; Test      ; MA_55:MA55|cpu_clk ; -4.587 ; -4.587 ; Rise       ; MA_55:MA55|cpu_clk ;
; Reset_l   ; MA_55:MA55|cpu_clk ; -8.710 ; -8.710 ; Fall       ; MA_55:MA55|cpu_clk ;
; ps2_clk   ; clk_50             ; -3.840 ; -3.840 ; Rise       ; clk_50             ;
; ps2_dat   ; clk_50             ; -4.553 ; -4.553 ; Rise       ; clk_50             ;
+-----------+--------------------+--------+--------+------------+--------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Audio_O   ; clk_50     ; 7.982 ; 7.982 ; Rise       ; clk_50          ;
; ps2_clk   ; clk_50     ; 7.610 ; 7.610 ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 7.110 ; 7.110 ; Rise       ; clk_50          ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Audio_O   ; clk_50     ; 7.982 ; 7.982 ; Rise       ; clk_50          ;
; ps2_clk   ; clk_50     ; 7.610 ; 7.610 ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 7.110 ; 7.110 ; Rise       ; clk_50          ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------+
; Output Enable Times                                                  ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; ps2_clk   ; clk_50     ; 7.445 ;      ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 7.456 ;      ; Rise       ; clk_50          ;
+-----------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------+
; Minimum Output Enable Times                                          ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; ps2_clk   ; clk_50     ; 7.445 ;      ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 7.456 ;      ; Rise       ; clk_50          ;
+-----------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; ps2_clk   ; clk_50     ; 7.445     ;           ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 7.456     ;           ; Rise       ; clk_50          ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; ps2_clk   ; clk_50     ; 7.445     ;           ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 7.456     ;           ; Rise       ; clk_50          ;
+-----------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------+
; Fast Model Setup Summary                                       ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; MA_55:MA55|cpu_clk                    ; -4.320 ; -1848.924     ;
; clk_358                               ; -1.231 ; -39.934       ;
; clk_50                                ; 0.271  ; 0.000         ;
; Clock_gen|altpll_component|pll|clk[0] ; 69.558 ; 0.000         ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Fast Model Hold Summary                                       ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; clk_50                                ; 0.132 ; 0.000         ;
; Clock_gen|altpll_component|pll|clk[0] ; 0.215 ; 0.000         ;
; MA_55:MA55|cpu_clk                    ; 0.215 ; 0.000         ;
; clk_358                               ; 0.215 ; 0.000         ;
+---------------------------------------+-------+---------------+


+---------------------------------+
; Fast Model Recovery Summary     ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; clk_50 ; 18.334 ; 0.000         ;
+--------+--------+---------------+


+--------------------------------+
; Fast Model Removal Summary     ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; clk_50 ; 1.286 ; 0.000         ;
+--------+-------+---------------+


+----------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; clk_358                               ; -1.423 ; -122.532      ;
; MA_55:MA55|cpu_clk                    ; -0.500 ; -699.000      ;
; clk_50                                ; 9.000  ; 0.000         ;
; Clock_gen|altpll_component|pll|clk[0] ; 34.000 ; 0.000         ;
+---------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'MA_55:MA55|cpu_clk'                                                                                                                     ;
+--------+-------------------------------+--------------------------------+--------------------+--------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                        ; Launch Clock       ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+--------------------------------+--------------------+--------------------+--------------+------------+------------+
; -4.320 ; MA_55:MA55|T65:U1|MCycle[0]   ; MA_55:MA55|T65:U1|BAL[8]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.018      ; 5.370      ;
; -4.193 ; MA_55:MA55|T65:U1|MCycle[2]   ; MA_55:MA55|T65:U1|BAL[8]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.018      ; 5.243      ;
; -4.155 ; MA_55:MA55|T65:U1|MCycle[1]   ; MA_55:MA55|T65:U1|BAL[8]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.018      ; 5.205      ;
; -4.143 ; MA_55:MA55|T65:U1|MCycle[0]   ; MA_55:MA55|T65:U1|BAL[7]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.019      ; 5.194      ;
; -4.124 ; MA_55:MA55|T65:U1|IR[1]       ; MA_55:MA55|T65:U1|BAL[8]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.012      ; 5.168      ;
; -4.112 ; MA_55:MA55|T65:U1|MCycle[0]   ; MA_55:MA55|T65:U1|BAL[5]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.019      ; 5.163      ;
; -4.079 ; MA_55:MA55|T65:U1|MCycle[0]   ; MA_55:MA55|T65:U1|BAL[4]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.019      ; 5.130      ;
; -4.070 ; MA_55:MA55|T65:U1|P[0]        ; MA_55:MA55|T65:U1|P[1]         ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; -0.005     ; 5.097      ;
; -4.069 ; MA_55:MA55|T65:U1|MCycle[0]   ; MA_55:MA55|T65:U1|BAL[2]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.018      ; 5.119      ;
; -4.061 ; MA_55:MA55|T65:U1|MCycle[0]   ; MA_55:MA55|T65:U1|BAL[6]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.019      ; 5.112      ;
; -4.060 ; MA_55:MA55|T65:U1|IR[6]       ; MA_55:MA55|T65:U1|BAL[8]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.014      ; 5.106      ;
; -4.032 ; MA_55:MA55|T65:U1|IR[0]       ; MA_55:MA55|T65:U1|BAL[8]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.012      ; 5.076      ;
; -4.016 ; MA_55:MA55|T65:U1|MCycle[2]   ; MA_55:MA55|T65:U1|BAL[7]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.019      ; 5.067      ;
; -4.005 ; MA_55:MA55|T65:U1|IR[7]       ; MA_55:MA55|T65:U1|BAL[8]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.014      ; 5.051      ;
; -3.985 ; MA_55:MA55|T65:U1|MCycle[2]   ; MA_55:MA55|T65:U1|BAL[5]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.019      ; 5.036      ;
; -3.978 ; MA_55:MA55|T65:U1|MCycle[1]   ; MA_55:MA55|T65:U1|BAL[7]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.019      ; 5.029      ;
; -3.966 ; MA_55:MA55|T65:U1|IR[2]       ; MA_55:MA55|T65:U1|BAL[8]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.012      ; 5.010      ;
; -3.958 ; MA_55:MA55|T65:U1|MCycle[0]   ; MA_55:MA55|T65:U1|BAL[3]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.019      ; 5.009      ;
; -3.952 ; MA_55:MA55|T65:U1|MCycle[2]   ; MA_55:MA55|T65:U1|BAL[4]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.019      ; 5.003      ;
; -3.947 ; MA_55:MA55|T65:U1|IR[1]       ; MA_55:MA55|T65:U1|BAL[7]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.013      ; 4.992      ;
; -3.947 ; MA_55:MA55|T65:U1|MCycle[1]   ; MA_55:MA55|T65:U1|BAL[5]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.019      ; 4.998      ;
; -3.942 ; MA_55:MA55|T65:U1|MCycle[2]   ; MA_55:MA55|T65:U1|BAL[2]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.018      ; 4.992      ;
; -3.934 ; MA_55:MA55|T65:U1|MCycle[2]   ; MA_55:MA55|T65:U1|BAL[6]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.019      ; 4.985      ;
; -3.919 ; MA_55:MA55|T65:U1|BusA_r[0]   ; MA_55:MA55|T65:U1|P[1]         ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.019      ; 4.970      ;
; -3.916 ; MA_55:MA55|T65:U1|IR[1]       ; MA_55:MA55|T65:U1|BAL[5]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.013      ; 4.961      ;
; -3.914 ; MA_55:MA55|T65:U1|MCycle[1]   ; MA_55:MA55|T65:U1|BAL[4]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.019      ; 4.965      ;
; -3.910 ; MA_55:MA55|T65:U1|ALU_Op_r[0] ; MA_55:MA55|T65:U1|P[1]         ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; -0.001     ; 4.941      ;
; -3.901 ; MA_55:MA55|T65:U1|MCycle[1]   ; MA_55:MA55|T65:U1|BAL[2]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.018      ; 4.951      ;
; -3.899 ; MA_55:MA55|T65:U1|IR[3]       ; MA_55:MA55|T65:U1|BAL[8]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.012      ; 4.943      ;
; -3.896 ; MA_55:MA55|T65:U1|MCycle[1]   ; MA_55:MA55|T65:U1|BAL[6]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.019      ; 4.947      ;
; -3.885 ; MA_55:MA55|T65:U1|BusB[0]     ; MA_55:MA55|T65:U1|P[1]         ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.019      ; 4.936      ;
; -3.883 ; MA_55:MA55|T65:U1|IR[1]       ; MA_55:MA55|T65:U1|BAL[4]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.013      ; 4.928      ;
; -3.883 ; MA_55:MA55|T65:U1|IR[6]       ; MA_55:MA55|T65:U1|BAL[7]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.015      ; 4.930      ;
; -3.878 ; MA_55:MA55|T65:U1|IR[5]       ; MA_55:MA55|T65:U1|BAL[8]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.014      ; 4.924      ;
; -3.874 ; MA_55:MA55|T65:U1|BusB[1]     ; MA_55:MA55|T65:U1|P[1]         ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.019      ; 4.925      ;
; -3.873 ; MA_55:MA55|T65:U1|IR[1]       ; MA_55:MA55|T65:U1|BAL[2]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.012      ; 4.917      ;
; -3.865 ; MA_55:MA55|T65:U1|IR[1]       ; MA_55:MA55|T65:U1|BAL[6]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.013      ; 4.910      ;
; -3.857 ; MA_55:MA55|T65:U1|BusB[2]     ; MA_55:MA55|T65:U1|P[1]         ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.019      ; 4.908      ;
; -3.855 ; MA_55:MA55|T65:U1|IR[0]       ; MA_55:MA55|T65:U1|BAL[7]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.013      ; 4.900      ;
; -3.852 ; MA_55:MA55|T65:U1|IR[6]       ; MA_55:MA55|T65:U1|BAL[5]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.015      ; 4.899      ;
; -3.831 ; MA_55:MA55|T65:U1|MCycle[2]   ; MA_55:MA55|T65:U1|BAL[3]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.019      ; 4.882      ;
; -3.828 ; MA_55:MA55|T65:U1|IR[7]       ; MA_55:MA55|T65:U1|BAL[7]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.015      ; 4.875      ;
; -3.824 ; MA_55:MA55|T65:U1|IR[0]       ; MA_55:MA55|T65:U1|BAL[5]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.013      ; 4.869      ;
; -3.819 ; MA_55:MA55|T65:U1|IR[6]       ; MA_55:MA55|T65:U1|BAL[4]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.015      ; 4.866      ;
; -3.809 ; MA_55:MA55|T65:U1|IR[6]       ; MA_55:MA55|T65:U1|BAL[2]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.014      ; 4.855      ;
; -3.802 ; MA_55:MA55|T65:U1|BusA_r[2]   ; MA_55:MA55|T65:U1|P[1]         ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.016      ; 4.850      ;
; -3.801 ; MA_55:MA55|T65:U1|IR[6]       ; MA_55:MA55|T65:U1|BAL[6]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.015      ; 4.848      ;
; -3.797 ; MA_55:MA55|T65:U1|IR[7]       ; MA_55:MA55|T65:U1|BAL[5]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.015      ; 4.844      ;
; -3.793 ; MA_55:MA55|T65:U1|MCycle[1]   ; MA_55:MA55|T65:U1|BAL[3]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.019      ; 4.844      ;
; -3.791 ; MA_55:MA55|T65:U1|IR[0]       ; MA_55:MA55|T65:U1|BAL[4]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.013      ; 4.836      ;
; -3.789 ; MA_55:MA55|T65:U1|IR[2]       ; MA_55:MA55|T65:U1|BAL[7]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.013      ; 4.834      ;
; -3.784 ; MA_55:MA55|T65:U1|MCycle[0]   ; MA_55:MA55|T65:U1|BAL[1]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.019      ; 4.835      ;
; -3.781 ; MA_55:MA55|T65:U1|IR[0]       ; MA_55:MA55|T65:U1|BAL[2]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.012      ; 4.825      ;
; -3.773 ; MA_55:MA55|T65:U1|IR[0]       ; MA_55:MA55|T65:U1|BAL[6]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.013      ; 4.818      ;
; -3.764 ; MA_55:MA55|T65:U1|IR[7]       ; MA_55:MA55|T65:U1|BAL[4]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.015      ; 4.811      ;
; -3.762 ; MA_55:MA55|T65:U1|IR[1]       ; MA_55:MA55|T65:U1|BAL[3]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.013      ; 4.807      ;
; -3.758 ; MA_55:MA55|T65:U1|IR[2]       ; MA_55:MA55|T65:U1|BAL[5]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.013      ; 4.803      ;
; -3.754 ; MA_55:MA55|T65:U1|IR[7]       ; MA_55:MA55|T65:U1|BAL[2]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.014      ; 4.800      ;
; -3.746 ; MA_55:MA55|T65:U1|IR[7]       ; MA_55:MA55|T65:U1|BAL[6]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.015      ; 4.793      ;
; -3.744 ; MA_55:MA55|T65:U1|BusA_r[1]   ; MA_55:MA55|T65:U1|P[1]         ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.003      ; 4.779      ;
; -3.743 ; MA_55:MA55|T65:U1|BusA_r[3]   ; MA_55:MA55|T65:U1|P[1]         ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.007      ; 4.782      ;
; -3.725 ; MA_55:MA55|T65:U1|IR[2]       ; MA_55:MA55|T65:U1|BAL[4]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.013      ; 4.770      ;
; -3.722 ; MA_55:MA55|T65:U1|IR[3]       ; MA_55:MA55|T65:U1|BAL[7]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.013      ; 4.767      ;
; -3.720 ; MA_55:MA55|T65:U1|BusB[3]     ; MA_55:MA55|T65:U1|P[1]         ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.019      ; 4.771      ;
; -3.715 ; MA_55:MA55|T65:U1|IR[2]       ; MA_55:MA55|T65:U1|BAL[2]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.012      ; 4.759      ;
; -3.714 ; MA_55:MA55|T65:U1|P[0]        ; MA_55:MA55|T65:U1|X[7]         ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; -0.032     ; 4.714      ;
; -3.713 ; MA_55:MA55|T65:U1|P[0]        ; MA_55:MA55|T65:U1|Y[7]         ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; -0.032     ; 4.713      ;
; -3.707 ; MA_55:MA55|T65:U1|IR[2]       ; MA_55:MA55|T65:U1|BAL[6]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.013      ; 4.752      ;
; -3.701 ; MA_55:MA55|T65:U1|IR[5]       ; MA_55:MA55|T65:U1|BAL[7]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.015      ; 4.748      ;
; -3.698 ; MA_55:MA55|T65:U1|IR[6]       ; MA_55:MA55|T65:U1|BAL[3]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.015      ; 4.745      ;
; -3.691 ; MA_55:MA55|T65:U1|IR[3]       ; MA_55:MA55|T65:U1|BAL[5]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.013      ; 4.736      ;
; -3.670 ; MA_55:MA55|T65:U1|IR[0]       ; MA_55:MA55|T65:U1|BAL[3]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.013      ; 4.715      ;
; -3.670 ; MA_55:MA55|T65:U1|IR[5]       ; MA_55:MA55|T65:U1|BAL[5]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.015      ; 4.717      ;
; -3.658 ; MA_55:MA55|T65:U1|IR[3]       ; MA_55:MA55|T65:U1|BAL[4]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.013      ; 4.703      ;
; -3.657 ; MA_55:MA55|T65:U1|MCycle[2]   ; MA_55:MA55|T65:U1|BAL[1]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.019      ; 4.708      ;
; -3.656 ; MA_55:MA55|T65:U1|MCycle[0]   ; MA_55:MA55|T65:U1|BAL[0]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.019      ; 4.707      ;
; -3.648 ; MA_55:MA55|T65:U1|IR[3]       ; MA_55:MA55|T65:U1|BAL[2]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.012      ; 4.692      ;
; -3.643 ; MA_55:MA55|T65:U1|IR[7]       ; MA_55:MA55|T65:U1|BAL[3]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.015      ; 4.690      ;
; -3.642 ; MA_55:MA55|T65:U1|MCycle[0]   ; MA_55:MA55|T65:U1|BusA_r[3]    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.019      ; 4.693      ;
; -3.640 ; MA_55:MA55|T65:U1|IR[3]       ; MA_55:MA55|T65:U1|BAL[6]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.013      ; 4.685      ;
; -3.637 ; MA_55:MA55|T65:U1|IR[5]       ; MA_55:MA55|T65:U1|BAL[4]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.015      ; 4.684      ;
; -3.627 ; MA_55:MA55|T65:U1|IR[5]       ; MA_55:MA55|T65:U1|BAL[2]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.014      ; 4.673      ;
; -3.619 ; MA_55:MA55|T65:U1|IR[5]       ; MA_55:MA55|T65:U1|BAL[6]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.015      ; 4.666      ;
; -3.617 ; MA_55:MA55|T65:U1|P[0]        ; MA_55:MA55|T65:U1|P[7]         ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; -0.005     ; 4.644      ;
; -3.604 ; MA_55:MA55|T65:U1|IR[2]       ; MA_55:MA55|T65:U1|BAL[3]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.013      ; 4.649      ;
; -3.600 ; MA_55:MA55|T65:U1|MCycle[1]   ; MA_55:MA55|T65:U1|BAL[1]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.019      ; 4.651      ;
; -3.588 ; MA_55:MA55|T65:U1|IR[1]       ; MA_55:MA55|T65:U1|BAL[1]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.013      ; 4.633      ;
; -3.563 ; MA_55:MA55|T65:U1|BusA_r[0]   ; MA_55:MA55|T65:U1|X[7]         ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; -0.008     ; 4.587      ;
; -3.562 ; MA_55:MA55|T65:U1|BusA_r[0]   ; MA_55:MA55|T65:U1|Y[7]         ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; -0.008     ; 4.586      ;
; -3.537 ; MA_55:MA55|T65:U1|IR[3]       ; MA_55:MA55|T65:U1|BAL[3]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.013      ; 4.582      ;
; -3.532 ; MA_55:MA55|T65:U1|P[0]        ; MA_55:MA55|T65:U1|S[7]         ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; -0.001     ; 4.563      ;
; -3.532 ; MA_55:MA55|T65:U1|MCycle[1]   ; MA_55:MA55|RIOT:U2|D_O[2]~reg0 ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.500        ; 0.026      ; 4.090      ;
; -3.529 ; MA_55:MA55|T65:U1|BusB[0]     ; MA_55:MA55|T65:U1|X[7]         ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; -0.008     ; 4.553      ;
; -3.529 ; MA_55:MA55|T65:U1|MCycle[2]   ; MA_55:MA55|T65:U1|BAL[0]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.019      ; 4.580      ;
; -3.528 ; MA_55:MA55|T65:U1|BusB[0]     ; MA_55:MA55|T65:U1|Y[7]         ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; -0.008     ; 4.552      ;
; -3.528 ; MA_55:MA55|T65:U1|MCycle[1]   ; MA_55:MA55|RIOT:U2|D_O[0]~reg0 ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.500        ; 0.002      ; 4.062      ;
; -3.524 ; MA_55:MA55|T65:U1|IR[6]       ; MA_55:MA55|T65:U1|BAL[1]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.015      ; 4.571      ;
; -3.518 ; MA_55:MA55|T65:U1|BusB[1]     ; MA_55:MA55|T65:U1|X[7]         ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; -0.008     ; 4.542      ;
; -3.517 ; MA_55:MA55|T65:U1|BusB[1]     ; MA_55:MA55|T65:U1|Y[7]         ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; -0.008     ; 4.541      ;
; -3.516 ; MA_55:MA55|T65:U1|IR[5]       ; MA_55:MA55|T65:U1|BAL[3]       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 1.000        ; 0.015      ; 4.563      ;
+--------+-------------------------------+--------------------------------+--------------------+--------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_358'                                                                                                                                                                                                                       ;
+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                                                                                                        ; Launch Clock       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------+-------------+--------------+------------+------------+
; -1.231 ; MA_55:MA55|T65:U1|MCycle[1] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg2 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.015     ; 2.215      ;
; -1.211 ; MA_55:MA55|T65:U1|MCycle[1] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.011     ; 2.199      ;
; -1.210 ; MA_55:MA55|T65:U1|MCycle[1] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; 0.001      ; 2.210      ;
; -1.204 ; MA_55:MA55|T65:U1|MCycle[1] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.015     ; 2.188      ;
; -1.201 ; MA_55:MA55|T65:U1|IR[0]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg2 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.021     ; 2.179      ;
; -1.196 ; MA_55:MA55|T65:U1|DL[0]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.033     ; 2.162      ;
; -1.195 ; MA_55:MA55|T65:U1|DL[0]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.021     ; 2.173      ;
; -1.189 ; MA_55:MA55|T65:U1|DL[0]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.037     ; 2.151      ;
; -1.188 ; MA_55:MA55|T65:U1|MCycle[1] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg2 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; 0.001      ; 2.188      ;
; -1.188 ; MA_55:MA55|T65:U1|MCycle[1] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg0 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; 0.001      ; 2.188      ;
; -1.186 ; MA_55:MA55|T65:U1|PC[1]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.034     ; 2.151      ;
; -1.185 ; MA_55:MA55|T65:U1|PC[1]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.022     ; 2.162      ;
; -1.182 ; MA_55:MA55|T65:U1|DL[0]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg4 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.021     ; 2.160      ;
; -1.181 ; MA_55:MA55|T65:U1|IR[0]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.017     ; 2.163      ;
; -1.180 ; MA_55:MA55|T65:U1|IR[0]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.005     ; 2.174      ;
; -1.179 ; MA_55:MA55|T65:U1|PC[1]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.038     ; 2.140      ;
; -1.174 ; MA_55:MA55|T65:U1|IR[0]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.021     ; 2.152      ;
; -1.172 ; MA_55:MA55|T65:U1|DL[0]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg4 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.033     ; 2.138      ;
; -1.172 ; MA_55:MA55|T65:U1|PC[1]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg4 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.022     ; 2.149      ;
; -1.162 ; MA_55:MA55|T65:U1|MCycle[2] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg2 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.015     ; 2.146      ;
; -1.162 ; MA_55:MA55|T65:U1|PC[1]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg4 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.034     ; 2.127      ;
; -1.158 ; MA_55:MA55|T65:U1|IR[0]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg2 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.005     ; 2.152      ;
; -1.158 ; MA_55:MA55|T65:U1|IR[0]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg0 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.005     ; 2.152      ;
; -1.143 ; MA_55:MA55|T65:U1|IR[2]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg2 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.021     ; 2.121      ;
; -1.142 ; MA_55:MA55|T65:U1|MCycle[2] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.011     ; 2.130      ;
; -1.141 ; MA_55:MA55|T65:U1|MCycle[2] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; 0.001      ; 2.141      ;
; -1.135 ; MA_55:MA55|T65:U1|MCycle[2] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.015     ; 2.119      ;
; -1.134 ; MA_55:MA55|T65:U1|DL[2]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.021     ; 2.112      ;
; -1.133 ; MA_55:MA55|T65:U1|DL[2]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.009     ; 2.123      ;
; -1.127 ; MA_55:MA55|T65:U1|DL[2]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.025     ; 2.101      ;
; -1.123 ; MA_55:MA55|T65:U1|IR[2]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.017     ; 2.105      ;
; -1.122 ; MA_55:MA55|T65:U1|IR[2]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.005     ; 2.116      ;
; -1.121 ; MA_55:MA55|T65:U1|MCycle[1] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg7 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.015     ; 2.105      ;
; -1.120 ; MA_55:MA55|T65:U1|DL[2]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg4 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.009     ; 2.110      ;
; -1.119 ; MA_55:MA55|T65:U1|MCycle[2] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg2 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; 0.001      ; 2.119      ;
; -1.119 ; MA_55:MA55|T65:U1|MCycle[2] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg0 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; 0.001      ; 2.119      ;
; -1.116 ; MA_55:MA55|T65:U1|IR[2]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.021     ; 2.094      ;
; -1.110 ; MA_55:MA55|T65:U1|DL[2]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg4 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.021     ; 2.088      ;
; -1.104 ; MA_55:MA55|T65:U1|DL[3]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.021     ; 2.082      ;
; -1.103 ; MA_55:MA55|T65:U1|MCycle[1] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg7 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.011     ; 2.091      ;
; -1.103 ; MA_55:MA55|T65:U1|DL[3]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.009     ; 2.093      ;
; -1.100 ; MA_55:MA55|T65:U1|PC[0]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.034     ; 2.065      ;
; -1.100 ; MA_55:MA55|T65:U1|IR[2]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg2 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.005     ; 2.094      ;
; -1.100 ; MA_55:MA55|T65:U1|IR[2]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg0 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.005     ; 2.094      ;
; -1.099 ; MA_55:MA55|T65:U1|DL[0]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg2 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.037     ; 2.061      ;
; -1.099 ; MA_55:MA55|T65:U1|PC[0]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.022     ; 2.076      ;
; -1.097 ; MA_55:MA55|T65:U1|DL[3]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.025     ; 2.071      ;
; -1.095 ; MA_55:MA55|T65:U1|DL[0]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg6 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.037     ; 2.057      ;
; -1.095 ; MA_55:MA55|T65:U1|MCycle[0] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg2 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.015     ; 2.079      ;
; -1.093 ; MA_55:MA55|T65:U1|PC[0]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.038     ; 2.054      ;
; -1.091 ; MA_55:MA55|T65:U1|DL[0]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg1 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.033     ; 2.057      ;
; -1.091 ; MA_55:MA55|T65:U1|DL[0]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg1 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.021     ; 2.069      ;
; -1.091 ; MA_55:MA55|T65:U1|IR[0]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg7 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.021     ; 2.069      ;
; -1.090 ; MA_55:MA55|T65:U1|DL[3]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg4 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.009     ; 2.080      ;
; -1.089 ; MA_55:MA55|T65:U1|PC[1]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg2 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.038     ; 2.050      ;
; -1.087 ; MA_55:MA55|T65:U1|MCycle[1] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg2 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.011     ; 2.075      ;
; -1.087 ; MA_55:MA55|T65:U1|MCycle[1] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg6 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.015     ; 2.071      ;
; -1.086 ; MA_55:MA55|T65:U1|PC[0]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg4 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.022     ; 2.063      ;
; -1.085 ; MA_55:MA55|T65:U1|MCycle[1] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg0 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.011     ; 2.073      ;
; -1.085 ; MA_55:MA55|T65:U1|IR[3]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg2 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.021     ; 2.063      ;
; -1.085 ; MA_55:MA55|T65:U1|PC[1]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg6 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.038     ; 2.046      ;
; -1.084 ; MA_55:MA55|T65:U1|DL[0]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg3 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.033     ; 2.050      ;
; -1.083 ; MA_55:MA55|T65:U1|DL[0]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg3 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.021     ; 2.061      ;
; -1.080 ; MA_55:MA55|T65:U1|DL[3]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg4 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.021     ; 2.058      ;
; -1.079 ; MA_55:MA55|T65:U1|DL[0]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg0 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.021     ; 2.057      ;
; -1.077 ; MA_55:MA55|T65:U1|DL[0]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg6 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.033     ; 2.043      ;
; -1.076 ; MA_55:MA55|T65:U1|PC[0]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg4 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.034     ; 2.041      ;
; -1.075 ; MA_55:MA55|T65:U1|MCycle[0] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.011     ; 2.063      ;
; -1.074 ; MA_55:MA55|T65:U1|MCycle[0] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; 0.001      ; 2.074      ;
; -1.074 ; MA_55:MA55|T65:U1|PC[1]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg3 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.034     ; 2.039      ;
; -1.073 ; MA_55:MA55|T65:U1|IR[0]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg7 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.017     ; 2.055      ;
; -1.073 ; MA_55:MA55|T65:U1|PC[1]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg3 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.022     ; 2.050      ;
; -1.069 ; MA_55:MA55|T65:U1|MCycle[1] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg6 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.011     ; 2.057      ;
; -1.068 ; MA_55:MA55|T65:U1|MCycle[0] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.015     ; 2.052      ;
; -1.068 ; MA_55:MA55|T65:U1|DL[4]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.021     ; 2.046      ;
; -1.067 ; MA_55:MA55|T65:U1|DL[4]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.009     ; 2.057      ;
; -1.067 ; MA_55:MA55|T65:U1|PC[1]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg6 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.034     ; 2.032      ;
; -1.066 ; MA_55:MA55|T65:U1|DL[1]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.034     ; 2.031      ;
; -1.066 ; MA_55:MA55|T65:U1|DL[0]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg7 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.037     ; 2.028      ;
; -1.065 ; MA_55:MA55|T65:U1|DL[1]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.022     ; 2.042      ;
; -1.065 ; MA_55:MA55|T65:U1|IR[3]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.017     ; 2.047      ;
; -1.064 ; MA_55:MA55|T65:U1|IR[3]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.005     ; 2.058      ;
; -1.061 ; MA_55:MA55|T65:U1|DL[4]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.025     ; 2.035      ;
; -1.059 ; MA_55:MA55|T65:U1|DL[1]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.038     ; 2.020      ;
; -1.058 ; MA_55:MA55|T65:U1|IR[3]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.021     ; 2.036      ;
; -1.057 ; MA_55:MA55|T65:U1|IR[0]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg2 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.017     ; 2.039      ;
; -1.057 ; MA_55:MA55|T65:U1|IR[0]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg6 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.021     ; 2.035      ;
; -1.056 ; MA_55:MA55|T65:U1|DL[0]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg2 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.021     ; 2.034      ;
; -1.056 ; MA_55:MA55|T65:U1|PC[1]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg7 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.038     ; 2.017      ;
; -1.055 ; MA_55:MA55|T65:U1|IR[0]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg0 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.017     ; 2.037      ;
; -1.052 ; MA_55:MA55|T65:U1|MCycle[0] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg2 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; 0.001      ; 2.052      ;
; -1.052 ; MA_55:MA55|T65:U1|MCycle[0] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg0 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; 0.001      ; 2.052      ;
; -1.052 ; MA_55:MA55|T65:U1|DL[1]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg4 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.022     ; 2.029      ;
; -1.052 ; MA_55:MA55|T65:U1|MCycle[2] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg7 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.015     ; 2.036      ;
; -1.048 ; MA_55:MA55|T65:U1|DL[0]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg7 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.033     ; 2.014      ;
; -1.046 ; MA_55:MA55|T65:U1|PC[1]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg2 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.022     ; 2.023      ;
; -1.044 ; MA_55:MA55|T65:U1|MCycle[1] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg1 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.011     ; 2.032      ;
; -1.044 ; MA_55:MA55|T65:U1|MCycle[1] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg1 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; 0.001      ; 2.044      ;
; -1.042 ; MA_55:MA55|T65:U1|DL[1]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg4 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.034     ; 2.007      ;
; -1.042 ; MA_55:MA55|T65:U1|IR[3]     ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg2 ; MA_55:MA55|cpu_clk ; clk_358     ; 1.000        ; -0.005     ; 2.036      ;
+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_50'                                                                                                                                      ;
+--------+------------------------------------+---------------------------------------+--------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                               ; Launch Clock       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+---------------------------------------+--------------------+-------------+--------------+------------+------------+
; 0.271  ; MA_55:MA55|RIOT:U2|ORA[0]          ; MA_55:MA55|dac:U3|SigmaLatch_q[9]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.229      ; 0.990      ;
; 0.292  ; MA_55:MA55|RIOT:U2|ORA[1]          ; MA_55:MA55|dac:U3|SigmaLatch_q[9]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.229      ; 0.969      ;
; 0.306  ; MA_55:MA55|RIOT:U2|ORA[0]          ; MA_55:MA55|dac:U3|SigmaLatch_q[8]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.229      ; 0.955      ;
; 0.327  ; MA_55:MA55|RIOT:U2|ORA[1]          ; MA_55:MA55|dac:U3|SigmaLatch_q[8]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.229      ; 0.934      ;
; 0.340  ; MA_55:MA55|RIOT:U2|ORA[2]          ; MA_55:MA55|dac:U3|SigmaLatch_q[9]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.229      ; 0.921      ;
; 0.374  ; MA_55:MA55|RIOT:U2|ORA[5]          ; MA_55:MA55|dac:U3|SigmaLatch_q[9]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.227      ; 0.885      ;
; 0.375  ; MA_55:MA55|RIOT:U2|ORA[2]          ; MA_55:MA55|dac:U3|SigmaLatch_q[8]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.229      ; 0.886      ;
; 0.376  ; MA_55:MA55|RIOT:U2|ORA[3]          ; MA_55:MA55|dac:U3|SigmaLatch_q[9]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.229      ; 0.885      ;
; 0.400  ; MA_55:MA55|RIOT:U2|ORA[0]          ; MA_55:MA55|dac:U3|SigmaLatch_q[7]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.229      ; 0.861      ;
; 0.409  ; MA_55:MA55|RIOT:U2|ORA[5]          ; MA_55:MA55|dac:U3|SigmaLatch_q[8]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.227      ; 0.850      ;
; 0.411  ; MA_55:MA55|RIOT:U2|ORA[4]          ; MA_55:MA55|dac:U3|SigmaLatch_q[9]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.229      ; 0.850      ;
; 0.411  ; MA_55:MA55|RIOT:U2|ORA[3]          ; MA_55:MA55|dac:U3|SigmaLatch_q[8]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.229      ; 0.850      ;
; 0.421  ; MA_55:MA55|RIOT:U2|ORA[1]          ; MA_55:MA55|dac:U3|SigmaLatch_q[7]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.229      ; 0.840      ;
; 0.424  ; MA_55:MA55|RIOT:U2|ORA[7]          ; MA_55:MA55|dac:U3|SigmaLatch_q[9]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.227      ; 0.835      ;
; 0.435  ; MA_55:MA55|RIOT:U2|ORA[0]          ; MA_55:MA55|dac:U3|SigmaLatch_q[6]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.229      ; 0.826      ;
; 0.446  ; MA_55:MA55|RIOT:U2|ORA[4]          ; MA_55:MA55|dac:U3|SigmaLatch_q[8]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.229      ; 0.815      ;
; 0.456  ; MA_55:MA55|RIOT:U2|ORA[1]          ; MA_55:MA55|dac:U3|SigmaLatch_q[6]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.229      ; 0.805      ;
; 0.459  ; MA_55:MA55|RIOT:U2|ORA[7]          ; MA_55:MA55|dac:U3|SigmaLatch_q[8]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.227      ; 0.800      ;
; 0.469  ; MA_55:MA55|RIOT:U2|ORA[6]          ; MA_55:MA55|dac:U3|SigmaLatch_q[9]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.229      ; 0.792      ;
; 0.469  ; MA_55:MA55|RIOT:U2|ORA[2]          ; MA_55:MA55|dac:U3|SigmaLatch_q[7]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.229      ; 0.792      ;
; 0.470  ; MA_55:MA55|RIOT:U2|ORA[0]          ; MA_55:MA55|dac:U3|SigmaLatch_q[5]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.229      ; 0.791      ;
; 0.491  ; MA_55:MA55|RIOT:U2|ORA[1]          ; MA_55:MA55|dac:U3|SigmaLatch_q[5]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.229      ; 0.770      ;
; 0.503  ; MA_55:MA55|RIOT:U2|ORA[5]          ; MA_55:MA55|dac:U3|SigmaLatch_q[7]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.227      ; 0.756      ;
; 0.504  ; MA_55:MA55|RIOT:U2|ORA[6]          ; MA_55:MA55|dac:U3|SigmaLatch_q[8]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.229      ; 0.757      ;
; 0.504  ; MA_55:MA55|RIOT:U2|ORA[2]          ; MA_55:MA55|dac:U3|SigmaLatch_q[6]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.229      ; 0.757      ;
; 0.505  ; MA_55:MA55|RIOT:U2|ORA[0]          ; MA_55:MA55|dac:U3|SigmaLatch_q[4]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.229      ; 0.756      ;
; 0.505  ; MA_55:MA55|RIOT:U2|ORA[3]          ; MA_55:MA55|dac:U3|SigmaLatch_q[7]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.229      ; 0.756      ;
; 0.526  ; MA_55:MA55|RIOT:U2|ORA[1]          ; MA_55:MA55|dac:U3|SigmaLatch_q[4]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.229      ; 0.735      ;
; 0.538  ; MA_55:MA55|RIOT:U2|ORA[5]          ; MA_55:MA55|dac:U3|SigmaLatch_q[6]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.227      ; 0.721      ;
; 0.539  ; MA_55:MA55|RIOT:U2|ORA[2]          ; MA_55:MA55|dac:U3|SigmaLatch_q[5]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.229      ; 0.722      ;
; 0.540  ; MA_55:MA55|RIOT:U2|ORA[0]          ; MA_55:MA55|dac:U3|SigmaLatch_q[3]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.229      ; 0.721      ;
; 0.540  ; MA_55:MA55|RIOT:U2|ORA[4]          ; MA_55:MA55|dac:U3|SigmaLatch_q[7]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.229      ; 0.721      ;
; 0.540  ; MA_55:MA55|RIOT:U2|ORA[3]          ; MA_55:MA55|dac:U3|SigmaLatch_q[6]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.229      ; 0.721      ;
; 0.561  ; MA_55:MA55|RIOT:U2|ORA[1]          ; MA_55:MA55|dac:U3|SigmaLatch_q[3]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.229      ; 0.700      ;
; 0.574  ; MA_55:MA55|RIOT:U2|ORA[2]          ; MA_55:MA55|dac:U3|SigmaLatch_q[4]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.229      ; 0.687      ;
; 0.575  ; MA_55:MA55|RIOT:U2|ORA[0]          ; MA_55:MA55|dac:U3|SigmaLatch_q[2]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.229      ; 0.686      ;
; 0.575  ; MA_55:MA55|RIOT:U2|ORA[4]          ; MA_55:MA55|dac:U3|SigmaLatch_q[6]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.229      ; 0.686      ;
; 0.575  ; MA_55:MA55|RIOT:U2|ORA[3]          ; MA_55:MA55|dac:U3|SigmaLatch_q[5]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.229      ; 0.686      ;
; 0.596  ; MA_55:MA55|RIOT:U2|ORA[1]          ; MA_55:MA55|dac:U3|SigmaLatch_q[2]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.229      ; 0.665      ;
; 0.598  ; MA_55:MA55|RIOT:U2|ORA[6]          ; MA_55:MA55|dac:U3|SigmaLatch_q[7]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.229      ; 0.663      ;
; 0.609  ; MA_55:MA55|RIOT:U2|ORA[2]          ; MA_55:MA55|dac:U3|SigmaLatch_q[3]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.229      ; 0.652      ;
; 0.610  ; MA_55:MA55|RIOT:U2|ORA[0]          ; MA_55:MA55|dac:U3|SigmaLatch_q[1]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.229      ; 0.651      ;
; 0.610  ; MA_55:MA55|RIOT:U2|ORA[4]          ; MA_55:MA55|dac:U3|SigmaLatch_q[5]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.229      ; 0.651      ;
; 0.610  ; MA_55:MA55|RIOT:U2|ORA[3]          ; MA_55:MA55|dac:U3|SigmaLatch_q[4]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.229      ; 0.651      ;
; 0.653  ; MA_55:MA55|RIOT:U2|ORA[7]          ; MA_55:MA55|dac:U3|SigmaLatch_q[7]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.227      ; 0.606      ;
; 0.676  ; MA_55:MA55|RIOT:U2|ORA[5]          ; MA_55:MA55|dac:U3|SigmaLatch_q[5]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.227      ; 0.583      ;
; 0.736  ; MA_55:MA55|RIOT:U2|ORA[1]          ; MA_55:MA55|dac:U3|SigmaLatch_q[1]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.229      ; 0.525      ;
; 0.738  ; MA_55:MA55|RIOT:U2|ORA[6]          ; MA_55:MA55|dac:U3|SigmaLatch_q[6]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.229      ; 0.523      ;
; 0.745  ; MA_55:MA55|RIOT:U2|ORA[0]          ; MA_55:MA55|dac:U3|SigmaLatch_q[0]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.229      ; 0.516      ;
; 0.747  ; MA_55:MA55|RIOT:U2|ORA[2]          ; MA_55:MA55|dac:U3|SigmaLatch_q[2]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.229      ; 0.514      ;
; 0.748  ; MA_55:MA55|RIOT:U2|ORA[4]          ; MA_55:MA55|dac:U3|SigmaLatch_q[4]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.229      ; 0.513      ;
; 0.748  ; MA_55:MA55|RIOT:U2|ORA[3]          ; MA_55:MA55|dac:U3|SigmaLatch_q[3]     ; MA_55:MA55|cpu_clk ; clk_50      ; 1.000        ; 0.229      ; 0.513      ;
; 17.237 ; PS2Controller:keyboard|DataByte[5] ; KeyboardMapper:decoder|State.LEDs     ; clk_50             ; clk_50      ; 20.000       ; -0.002     ; 2.793      ;
; 17.248 ; PS2Controller:keyboard|DataByte[0] ; KeyboardMapper:decoder|State.LEDs     ; clk_50             ; clk_50      ; 20.000       ; -0.002     ; 2.782      ;
; 17.299 ; PS2Controller:keyboard|DataByte[7] ; KeyboardMapper:decoder|State.LEDs     ; clk_50             ; clk_50      ; 20.000       ; -0.002     ; 2.731      ;
; 17.305 ; PS2Controller:keyboard|DataByte[3] ; KeyboardMapper:decoder|Command[2]     ; clk_50             ; clk_50      ; 20.000       ; -0.001     ; 2.726      ;
; 17.305 ; PS2Controller:keyboard|DataByte[3] ; KeyboardMapper:decoder|Command[4]     ; clk_50             ; clk_50      ; 20.000       ; -0.001     ; 2.726      ;
; 17.305 ; PS2Controller:keyboard|DataByte[3] ; KeyboardMapper:decoder|Command[3]     ; clk_50             ; clk_50      ; 20.000       ; -0.001     ; 2.726      ;
; 17.321 ; PS2Controller:keyboard|DataByte[3] ; KeyboardMapper:decoder|Command[1]     ; clk_50             ; clk_50      ; 20.000       ; -0.002     ; 2.709      ;
; 17.321 ; PS2Controller:keyboard|DataByte[3] ; KeyboardMapper:decoder|Command[0]     ; clk_50             ; clk_50      ; 20.000       ; -0.002     ; 2.709      ;
; 17.321 ; PS2Controller:keyboard|DataByte[2] ; KeyboardMapper:decoder|Command[2]     ; clk_50             ; clk_50      ; 20.000       ; -0.001     ; 2.710      ;
; 17.321 ; PS2Controller:keyboard|DataByte[2] ; KeyboardMapper:decoder|Command[4]     ; clk_50             ; clk_50      ; 20.000       ; -0.001     ; 2.710      ;
; 17.321 ; PS2Controller:keyboard|DataByte[2] ; KeyboardMapper:decoder|Command[3]     ; clk_50             ; clk_50      ; 20.000       ; -0.001     ; 2.710      ;
; 17.327 ; PS2Controller:keyboard|DataByte[5] ; KeyboardMapper:decoder|ScanCode[1]    ; clk_50             ; clk_50      ; 20.000       ; 0.014      ; 2.719      ;
; 17.337 ; PS2Controller:keyboard|DataByte[2] ; KeyboardMapper:decoder|Command[1]     ; clk_50             ; clk_50      ; 20.000       ; -0.002     ; 2.693      ;
; 17.337 ; PS2Controller:keyboard|DataByte[2] ; KeyboardMapper:decoder|Command[0]     ; clk_50             ; clk_50      ; 20.000       ; -0.002     ; 2.693      ;
; 17.338 ; PS2Controller:keyboard|DataByte[0] ; KeyboardMapper:decoder|ScanCode[1]    ; clk_50             ; clk_50      ; 20.000       ; 0.014      ; 2.708      ;
; 17.352 ; PS2Controller:keyboard|DataByte[6] ; KeyboardMapper:decoder|ScanCode[1]    ; clk_50             ; clk_50      ; 20.000       ; 0.014      ; 2.694      ;
; 17.373 ; PS2Controller:keyboard|DataByte[1] ; KeyboardMapper:decoder|Command[2]     ; clk_50             ; clk_50      ; 20.000       ; -0.001     ; 2.658      ;
; 17.373 ; PS2Controller:keyboard|DataByte[1] ; KeyboardMapper:decoder|Command[4]     ; clk_50             ; clk_50      ; 20.000       ; -0.001     ; 2.658      ;
; 17.373 ; PS2Controller:keyboard|DataByte[1] ; KeyboardMapper:decoder|Command[3]     ; clk_50             ; clk_50      ; 20.000       ; -0.001     ; 2.658      ;
; 17.379 ; PS2Controller:keyboard|DataByte[2] ; KeyboardMapper:decoder|State.LEDs     ; clk_50             ; clk_50      ; 20.000       ; -0.002     ; 2.651      ;
; 17.380 ; PS2Controller:keyboard|DataByte[5] ; KeyboardMapper:decoder|State.Extended ; clk_50             ; clk_50      ; 20.000       ; -0.002     ; 2.650      ;
; 17.380 ; PS2Controller:keyboard|DataByte[5] ; KeyboardMapper:decoder|State.Break    ; clk_50             ; clk_50      ; 20.000       ; -0.002     ; 2.650      ;
; 17.389 ; PS2Controller:keyboard|DataByte[1] ; KeyboardMapper:decoder|Command[1]     ; clk_50             ; clk_50      ; 20.000       ; -0.002     ; 2.641      ;
; 17.389 ; PS2Controller:keyboard|DataByte[1] ; KeyboardMapper:decoder|Command[0]     ; clk_50             ; clk_50      ; 20.000       ; -0.002     ; 2.641      ;
; 17.389 ; PS2Controller:keyboard|DataByte[7] ; KeyboardMapper:decoder|ScanCode[1]    ; clk_50             ; clk_50      ; 20.000       ; 0.014      ; 2.657      ;
; 17.391 ; PS2Controller:keyboard|DataByte[0] ; KeyboardMapper:decoder|State.Extended ; clk_50             ; clk_50      ; 20.000       ; -0.002     ; 2.639      ;
; 17.391 ; PS2Controller:keyboard|DataByte[0] ; KeyboardMapper:decoder|State.Break    ; clk_50             ; clk_50      ; 20.000       ; -0.002     ; 2.639      ;
; 17.404 ; PS2Controller:keyboard|DataByte[1] ; KeyboardMapper:decoder|ScanCode[1]    ; clk_50             ; clk_50      ; 20.000       ; 0.014      ; 2.642      ;
; 17.411 ; PS2Controller:keyboard|DataByte[4] ; KeyboardMapper:decoder|ScanCode[1]    ; clk_50             ; clk_50      ; 20.000       ; 0.014      ; 2.635      ;
; 17.441 ; PS2Controller:keyboard|DataByte[0] ; KeyboardMapper:decoder|Command[2]     ; clk_50             ; clk_50      ; 20.000       ; -0.001     ; 2.590      ;
; 17.441 ; PS2Controller:keyboard|DataByte[0] ; KeyboardMapper:decoder|Command[4]     ; clk_50             ; clk_50      ; 20.000       ; -0.001     ; 2.590      ;
; 17.441 ; PS2Controller:keyboard|DataByte[0] ; KeyboardMapper:decoder|Command[3]     ; clk_50             ; clk_50      ; 20.000       ; -0.001     ; 2.590      ;
; 17.442 ; PS2Controller:keyboard|DataByte[7] ; KeyboardMapper:decoder|State.Extended ; clk_50             ; clk_50      ; 20.000       ; -0.002     ; 2.588      ;
; 17.442 ; PS2Controller:keyboard|DataByte[7] ; KeyboardMapper:decoder|State.Break    ; clk_50             ; clk_50      ; 20.000       ; -0.002     ; 2.588      ;
; 17.444 ; PS2Controller:keyboard|DataByte[5] ; KeyboardMapper:decoder|ScanCode[3]    ; clk_50             ; clk_50      ; 20.000       ; -0.003     ; 2.585      ;
; 17.444 ; PS2Controller:keyboard|DataByte[5] ; KeyboardMapper:decoder|ScanCode[6]    ; clk_50             ; clk_50      ; 20.000       ; -0.003     ; 2.585      ;
; 17.444 ; PS2Controller:keyboard|DataByte[5] ; KeyboardMapper:decoder|ScanCode[0]    ; clk_50             ; clk_50      ; 20.000       ; -0.003     ; 2.585      ;
; 17.444 ; PS2Controller:keyboard|DataByte[5] ; KeyboardMapper:decoder|ScanCode[4]    ; clk_50             ; clk_50      ; 20.000       ; -0.003     ; 2.585      ;
; 17.444 ; PS2Controller:keyboard|DataByte[5] ; KeyboardMapper:decoder|ScanCode[2]    ; clk_50             ; clk_50      ; 20.000       ; -0.003     ; 2.585      ;
; 17.444 ; PS2Controller:keyboard|DataByte[5] ; KeyboardMapper:decoder|ScanCode[7]    ; clk_50             ; clk_50      ; 20.000       ; -0.003     ; 2.585      ;
; 17.444 ; PS2Controller:keyboard|DataByte[5] ; KeyboardMapper:decoder|ScanCode[5]    ; clk_50             ; clk_50      ; 20.000       ; -0.003     ; 2.585      ;
; 17.455 ; PS2Controller:keyboard|DataByte[0] ; KeyboardMapper:decoder|ScanCode[3]    ; clk_50             ; clk_50      ; 20.000       ; -0.003     ; 2.574      ;
; 17.455 ; PS2Controller:keyboard|DataByte[0] ; KeyboardMapper:decoder|ScanCode[6]    ; clk_50             ; clk_50      ; 20.000       ; -0.003     ; 2.574      ;
; 17.455 ; PS2Controller:keyboard|DataByte[0] ; KeyboardMapper:decoder|ScanCode[0]    ; clk_50             ; clk_50      ; 20.000       ; -0.003     ; 2.574      ;
; 17.455 ; PS2Controller:keyboard|DataByte[0] ; KeyboardMapper:decoder|ScanCode[4]    ; clk_50             ; clk_50      ; 20.000       ; -0.003     ; 2.574      ;
; 17.455 ; PS2Controller:keyboard|DataByte[0] ; KeyboardMapper:decoder|ScanCode[2]    ; clk_50             ; clk_50      ; 20.000       ; -0.003     ; 2.574      ;
; 17.455 ; PS2Controller:keyboard|DataByte[0] ; KeyboardMapper:decoder|ScanCode[7]    ; clk_50             ; clk_50      ; 20.000       ; -0.003     ; 2.574      ;
; 17.455 ; PS2Controller:keyboard|DataByte[0] ; KeyboardMapper:decoder|ScanCode[5]    ; clk_50             ; clk_50      ; 20.000       ; -0.003     ; 2.574      ;
+--------+------------------------------------+---------------------------------------+--------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Clock_gen|altpll_component|pll|clk[0]'                                                                                                   ;
+--------+-------------+-------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node   ; To Node     ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------+-------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 69.558 ; clkcount[1] ; clk_358     ; Clock_gen|altpll_component|pll|clk[0] ; Clock_gen|altpll_component|pll|clk[0] ; 70.000       ; 0.000      ; 0.474      ;
; 69.644 ; clkcount[0] ; clkcount[1] ; Clock_gen|altpll_component|pll|clk[0] ; Clock_gen|altpll_component|pll|clk[0] ; 70.000       ; 0.000      ; 0.388      ;
; 69.665 ; clkcount[0] ; clkcount[0] ; Clock_gen|altpll_component|pll|clk[0] ; Clock_gen|altpll_component|pll|clk[0] ; 70.000       ; 0.000      ; 0.367      ;
; 69.665 ; clkcount[1] ; clkcount[1] ; Clock_gen|altpll_component|pll|clk[0] ; Clock_gen|altpll_component|pll|clk[0] ; 70.000       ; 0.000      ; 0.367      ;
+--------+-------------+-------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_50'                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                        ; Launch Clock       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------------+-------------+--------------+------------+------------+
; 0.132 ; MA_55:MA55|RIOT:U2|ORA[3]                                      ; MA_55:MA55|dac:U3|SigmaLatch_q[3]                              ; MA_55:MA55|cpu_clk ; clk_50      ; 0.000        ; 0.229      ; 0.513      ;
; 0.132 ; MA_55:MA55|RIOT:U2|ORA[4]                                      ; MA_55:MA55|dac:U3|SigmaLatch_q[4]                              ; MA_55:MA55|cpu_clk ; clk_50      ; 0.000        ; 0.229      ; 0.513      ;
; 0.133 ; MA_55:MA55|RIOT:U2|ORA[2]                                      ; MA_55:MA55|dac:U3|SigmaLatch_q[2]                              ; MA_55:MA55|cpu_clk ; clk_50      ; 0.000        ; 0.229      ; 0.514      ;
; 0.135 ; MA_55:MA55|RIOT:U2|ORA[0]                                      ; MA_55:MA55|dac:U3|SigmaLatch_q[0]                              ; MA_55:MA55|cpu_clk ; clk_50      ; 0.000        ; 0.229      ; 0.516      ;
; 0.142 ; MA_55:MA55|RIOT:U2|ORA[6]                                      ; MA_55:MA55|dac:U3|SigmaLatch_q[6]                              ; MA_55:MA55|cpu_clk ; clk_50      ; 0.000        ; 0.229      ; 0.523      ;
; 0.144 ; MA_55:MA55|RIOT:U2|ORA[1]                                      ; MA_55:MA55|dac:U3|SigmaLatch_q[1]                              ; MA_55:MA55|cpu_clk ; clk_50      ; 0.000        ; 0.229      ; 0.525      ;
; 0.204 ; MA_55:MA55|RIOT:U2|ORA[5]                                      ; MA_55:MA55|dac:U3|SigmaLatch_q[5]                              ; MA_55:MA55|cpu_clk ; clk_50      ; 0.000        ; 0.227      ; 0.583      ;
; 0.215 ; PS2Controller:keyboard|PS2Busy                                 ; PS2Controller:keyboard|PS2Busy                                 ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|BitsRead[0]                             ; PS2Controller:keyboard|BitsRead[0]                             ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|BitsRead[1]                             ; PS2Controller:keyboard|BitsRead[1]                             ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|BitsRead[2]                             ; PS2Controller:keyboard|BitsRead[2]                             ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|State.SendData                          ; PS2Controller:keyboard|State.SendData                          ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|BitsSent[0]                             ; PS2Controller:keyboard|BitsSent[0]                             ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|BitsSent[1]                             ; PS2Controller:keyboard|BitsSent[1]                             ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|BitsSent[2]                             ; PS2Controller:keyboard|BitsSent[2]                             ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KeyboardMapper:decoder|NumLock                                 ; KeyboardMapper:decoder|NumLock                                 ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KeyboardMapper:decoder|ScrollLock                              ; KeyboardMapper:decoder|ScrollLock                              ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KeyboardMapper:decoder|CapsLock                                ; KeyboardMapper:decoder|CapsLock                                ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KeyboardMapper:decoder|State.CheckAck                          ; KeyboardMapper:decoder|State.CheckAck                          ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KeyboardMapper:decoder|State.ResetAck                          ; KeyboardMapper:decoder|State.ResetAck                          ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KeyboardMapper:decoder|State.WaitForBAT                        ; KeyboardMapper:decoder|State.WaitForBAT                        ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KeyboardMapper:decoder|State.Start                             ; KeyboardMapper:decoder|State.Start                             ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|CountOnes                               ; PS2Controller:keyboard|CountOnes                               ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|State.CheckAck                          ; PS2Controller:keyboard|State.CheckAck                          ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|PS2Error                                ; PS2Controller:keyboard|PS2Error                                ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KeyboardMapper:decoder|State.ResetKbd                          ; KeyboardMapper:decoder|State.ResetKbd                          ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KeyboardMapper:decoder|Send                                    ; KeyboardMapper:decoder|Send                                    ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|State.Idle                              ; PS2Controller:keyboard|State.Idle                              ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|BitsRead[3]                             ; PS2Controller:keyboard|BitsRead[3]                             ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|State.RequestToSend                     ; PS2Controller:keyboard|State.RequestToSend                     ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|PS2DataOut                              ; PS2Controller:keyboard|PS2DataOut                              ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|PS2Data_Z                               ; PS2Controller:keyboard|PS2Data_Z                               ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|Debouncer:DebounceData|Output           ; PS2Controller:keyboard|Debouncer:DebounceData|Output           ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|State.WaitRiseClock                     ; PS2Controller:keyboard|State.WaitRiseClock                     ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|State.InhibitComunication               ; PS2Controller:keyboard|State.InhibitComunication               ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|PS2ClockOut                             ; PS2Controller:keyboard|PS2ClockOut                             ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|PS2Clock_Z                              ; PS2Controller:keyboard|PS2Clock_Z                              ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|Debouncer:DebounceClock|Output          ; PS2Controller:keyboard|Debouncer:DebounceClock|Output          ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|DReady                                  ; PS2Controller:keyboard|DReady                                  ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|DataReady                               ; PS2Controller:keyboard|DataReady                               ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KeyboardMapper:decoder|State.ExtendedBreak                     ; KeyboardMapper:decoder|State.ExtendedBreak                     ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.227 ; MA_55:MA55|RIOT:U2|ORA[7]                                      ; MA_55:MA55|dac:U3|SigmaLatch_q[7]                              ; MA_55:MA55|cpu_clk ; clk_50      ; 0.000        ; 0.227      ; 0.606      ;
; 0.240 ; KeyboardMapper:decoder|CapsLock                                ; KeyboardMapper:decoder|Command[2]                              ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.392      ;
; 0.247 ; PS2Controller:keyboard|Debouncer:DebounceClock|Internal        ; PS2Controller:keyboard|Debouncer:DebounceClock|Output          ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.399      ;
; 0.251 ; PS2Controller:keyboard|State.RequestToSend                     ; PS2Controller:keyboard|PS2Data_Z                               ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; PS2Controller:keyboard|Debouncer:DebounceData|Internal         ; PS2Controller:keyboard|Debouncer:DebounceData|Output           ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.403      ;
; 0.261 ; PS2Controller:keyboard|State.InhibitComunication               ; PS2Controller:keyboard|PS2Clock_Z                              ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.413      ;
; 0.262 ; PS2Controller:keyboard|State.InhibitComunication               ; PS2Controller:keyboard|PS2ClockOut                             ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.414      ;
; 0.265 ; PS2Controller:keyboard|State.Idle                              ; PS2Controller:keyboard|PS2Busy                                 ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.417      ;
; 0.270 ; MA_55:MA55|RIOT:U2|ORA[3]                                      ; MA_55:MA55|dac:U3|SigmaLatch_q[4]                              ; MA_55:MA55|cpu_clk ; clk_50      ; 0.000        ; 0.229      ; 0.651      ;
; 0.270 ; MA_55:MA55|RIOT:U2|ORA[0]                                      ; MA_55:MA55|dac:U3|SigmaLatch_q[1]                              ; MA_55:MA55|cpu_clk ; clk_50      ; 0.000        ; 0.229      ; 0.651      ;
; 0.270 ; MA_55:MA55|RIOT:U2|ORA[4]                                      ; MA_55:MA55|dac:U3|SigmaLatch_q[5]                              ; MA_55:MA55|cpu_clk ; clk_50      ; 0.000        ; 0.229      ; 0.651      ;
; 0.271 ; MA_55:MA55|RIOT:U2|ORA[2]                                      ; MA_55:MA55|dac:U3|SigmaLatch_q[3]                              ; MA_55:MA55|cpu_clk ; clk_50      ; 0.000        ; 0.229      ; 0.652      ;
; 0.282 ; MA_55:MA55|RIOT:U2|ORA[6]                                      ; MA_55:MA55|dac:U3|SigmaLatch_q[7]                              ; MA_55:MA55|cpu_clk ; clk_50      ; 0.000        ; 0.229      ; 0.663      ;
; 0.284 ; MA_55:MA55|RIOT:U2|ORA[1]                                      ; MA_55:MA55|dac:U3|SigmaLatch_q[2]                              ; MA_55:MA55|cpu_clk ; clk_50      ; 0.000        ; 0.229      ; 0.665      ;
; 0.305 ; MA_55:MA55|RIOT:U2|ORA[4]                                      ; MA_55:MA55|dac:U3|SigmaLatch_q[6]                              ; MA_55:MA55|cpu_clk ; clk_50      ; 0.000        ; 0.229      ; 0.686      ;
; 0.305 ; MA_55:MA55|RIOT:U2|ORA[3]                                      ; MA_55:MA55|dac:U3|SigmaLatch_q[5]                              ; MA_55:MA55|cpu_clk ; clk_50      ; 0.000        ; 0.229      ; 0.686      ;
; 0.305 ; MA_55:MA55|RIOT:U2|ORA[0]                                      ; MA_55:MA55|dac:U3|SigmaLatch_q[2]                              ; MA_55:MA55|cpu_clk ; clk_50      ; 0.000        ; 0.229      ; 0.686      ;
; 0.306 ; MA_55:MA55|RIOT:U2|ORA[2]                                      ; MA_55:MA55|dac:U3|SigmaLatch_q[4]                              ; MA_55:MA55|cpu_clk ; clk_50      ; 0.000        ; 0.229      ; 0.687      ;
; 0.319 ; MA_55:MA55|RIOT:U2|ORA[1]                                      ; MA_55:MA55|dac:U3|SigmaLatch_q[3]                              ; MA_55:MA55|cpu_clk ; clk_50      ; 0.000        ; 0.229      ; 0.700      ;
; 0.340 ; MA_55:MA55|RIOT:U2|ORA[4]                                      ; MA_55:MA55|dac:U3|SigmaLatch_q[7]                              ; MA_55:MA55|cpu_clk ; clk_50      ; 0.000        ; 0.229      ; 0.721      ;
; 0.340 ; MA_55:MA55|RIOT:U2|ORA[3]                                      ; MA_55:MA55|dac:U3|SigmaLatch_q[6]                              ; MA_55:MA55|cpu_clk ; clk_50      ; 0.000        ; 0.229      ; 0.721      ;
; 0.340 ; MA_55:MA55|RIOT:U2|ORA[0]                                      ; MA_55:MA55|dac:U3|SigmaLatch_q[3]                              ; MA_55:MA55|cpu_clk ; clk_50      ; 0.000        ; 0.229      ; 0.721      ;
; 0.341 ; MA_55:MA55|RIOT:U2|ORA[2]                                      ; MA_55:MA55|dac:U3|SigmaLatch_q[5]                              ; MA_55:MA55|cpu_clk ; clk_50      ; 0.000        ; 0.229      ; 0.722      ;
; 0.342 ; MA_55:MA55|RIOT:U2|ORA[5]                                      ; MA_55:MA55|dac:U3|SigmaLatch_q[6]                              ; MA_55:MA55|cpu_clk ; clk_50      ; 0.000        ; 0.227      ; 0.721      ;
; 0.349 ; PS2Controller:keyboard|Byte[3]                                 ; PS2Controller:keyboard|DataByte[3]                             ; clk_50             ; clk_50      ; 0.000        ; -0.001     ; 0.500      ;
; 0.353 ; PS2Controller:keyboard|Byte[5]                                 ; PS2Controller:keyboard|DataByte[5]                             ; clk_50             ; clk_50      ; 0.000        ; -0.001     ; 0.504      ;
; 0.353 ; PS2Controller:keyboard|Byte[6]                                 ; PS2Controller:keyboard|DataByte[6]                             ; clk_50             ; clk_50      ; 0.000        ; -0.001     ; 0.504      ;
; 0.353 ; PS2Controller:keyboard|Byte[2]                                 ; PS2Controller:keyboard|DataByte[2]                             ; clk_50             ; clk_50      ; 0.000        ; -0.001     ; 0.504      ;
; 0.354 ; MA_55:MA55|dac:U3|SigmaLatch_q[7]                              ; MA_55:MA55|dac:U3|SigmaLatch_q[7]                              ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.506      ;
; 0.354 ; MA_55:MA55|RIOT:U2|ORA[1]                                      ; MA_55:MA55|dac:U3|SigmaLatch_q[4]                              ; MA_55:MA55|cpu_clk ; clk_50      ; 0.000        ; 0.229      ; 0.735      ;
; 0.357 ; PS2Controller:keyboard|TimeCounter[0]                          ; PS2Controller:keyboard|TimeCounter[0]                          ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[1]  ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[1]  ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[0]  ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[0]  ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; PS2Controller:keyboard|Byte[1]                                 ; PS2Controller:keyboard|DataByte[1]                             ; clk_50             ; clk_50      ; 0.000        ; -0.001     ; 0.509      ;
; 0.358 ; KeyboardMapper:decoder|State.Break                             ; KeyboardMapper:decoder|ScanCode[8]                             ; clk_50             ; clk_50      ; 0.000        ; -0.001     ; 0.509      ;
; 0.358 ; MA_55:MA55|dac:U3|SigmaLatch_q[1]                              ; MA_55:MA55|dac:U3|SigmaLatch_q[1]                              ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; PS2Controller:keyboard|DReady                                  ; PS2Controller:keyboard|DataReady                               ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; MA_55:MA55|dac:U3|SigmaLatch_q[9]                              ; MA_55:MA55|dac:U3|SigmaLatch_q[8]                              ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; KeyboardMapper:decoder|State.ExtendedBreak                     ; KeyboardMapper:decoder|ScanCode[8]                             ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.513      ;
; 0.365 ; PS2Controller:keyboard|TimeCounter[1]                          ; PS2Controller:keyboard|TimeCounter[1]                          ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[1] ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[1] ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.517      ;
; 0.367 ; PS2Controller:keyboard|TimeCounter[2]                          ; PS2Controller:keyboard|TimeCounter[2]                          ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; PS2Controller:keyboard|TimeCounter[9]                          ; PS2Controller:keyboard|TimeCounter[9]                          ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; PS2Controller:keyboard|TimeCounter[11]                         ; PS2Controller:keyboard|TimeCounter[11]                         ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; MA_55:MA55|dac:U3|SigmaLatch_q[3]                              ; MA_55:MA55|dac:U3|SigmaLatch_q[3]                              ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; MA_55:MA55|dac:U3|SigmaLatch_q[5]                              ; MA_55:MA55|dac:U3|SigmaLatch_q[5]                              ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; PS2Controller:keyboard|TimeCounter[4]                          ; PS2Controller:keyboard|TimeCounter[4]                          ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; PS2Controller:keyboard|TimeCounter[7]                          ; PS2Controller:keyboard|TimeCounter[7]                          ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[4] ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[4] ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; PS2Controller:keyboard|State.CheckAck                          ; PS2Controller:keyboard|PS2Data_Z                               ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; MA_55:MA55|dac:U3|SigmaLatch_q[8]                              ; MA_55:MA55|dac:U3|SigmaLatch_q[8]                              ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[4]  ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[4]  ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[2]  ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[2]  ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.522      ;
; 0.373 ; PS2Controller:keyboard|TimeCounter[3]                          ; PS2Controller:keyboard|TimeCounter[3]                          ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.525      ;
; 0.374 ; PS2Controller:keyboard|TimeCounter[5]                          ; PS2Controller:keyboard|TimeCounter[5]                          ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; PS2Controller:keyboard|TimeCounter[6]                          ; PS2Controller:keyboard|TimeCounter[6]                          ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; PS2Controller:keyboard|Byte[4]                                 ; PS2Controller:keyboard|DataByte[4]                             ; clk_50             ; clk_50      ; 0.000        ; -0.001     ; 0.525      ;
; 0.374 ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[3]  ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[3]  ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; PS2Controller:keyboard|TimeCounter[8]                          ; PS2Controller:keyboard|TimeCounter[8]                          ; clk_50             ; clk_50      ; 0.000        ; 0.000      ; 0.527      ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Clock_gen|altpll_component|pll|clk[0]'                                                                                                   ;
+-------+-------------+-------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node   ; To Node     ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------+-------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.215 ; clkcount[0] ; clkcount[0] ; Clock_gen|altpll_component|pll|clk[0] ; Clock_gen|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clkcount[1] ; clkcount[1] ; Clock_gen|altpll_component|pll|clk[0] ; Clock_gen|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; clkcount[0] ; clkcount[1] ; Clock_gen|altpll_component|pll|clk[0] ; Clock_gen|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.322 ; clkcount[1] ; clk_358     ; Clock_gen|altpll_component|pll|clk[0] ; Clock_gen|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.474      ;
+-------+-------------+-------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'MA_55:MA55|cpu_clk'                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------+------------------------------------+--------------------+--------------------+--------------+------------+------------+
; Slack ; From Node                                                                                             ; To Node                            ; Launch Clock       ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------+------------------------------------+--------------------+--------------------+--------------+------------+------------+
; 0.215 ; MA_55:MA55|T65:U1|NMIAct                                                                              ; MA_55:MA55|T65:U1|NMIAct           ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MA_55:MA55|T65:U1|MCycle[0]                                                                           ; MA_55:MA55|T65:U1|MCycle[0]        ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MA_55:MA55|T65:U1|MCycle[2]                                                                           ; MA_55:MA55|T65:U1|MCycle[2]        ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MA_55:MA55|T65:U1|MCycle[1]                                                                           ; MA_55:MA55|T65:U1|MCycle[1]        ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MA_55:MA55|RIOT:U2|TIMERCLEARNEED                                                                     ; MA_55:MA55|RIOT:U2|TIMERCLEARNEED  ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MA_55:MA55|RIOT:U2|PA7CLEARNEED                                                                       ; MA_55:MA55|RIOT:U2|PA7CLEARNEED    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.242 ; MA_55:MA55|RIOT:U2|PA7CLEARDONE                                                                       ; MA_55:MA55|RIOT:U2|PA7FLAG         ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; MA_55:MA55|T65:U1|NMIAct                                                                              ; MA_55:MA55|T65:U1|NMICycle         ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.395      ;
; 0.252 ; MA_55:MA55|T65:U1|P[4]                                                                                ; MA_55:MA55|T65:U1|B_o              ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.404      ;
; 0.329 ; MA_55:MA55|T65:U1|RstCycle                                                                            ; MA_55:MA55|T65:U1|R_W_n_i          ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.481      ;
; 0.339 ; MA_55:MA55|T65:U1|DL[5]                                                                               ; MA_55:MA55|T65:U1|PC[5]            ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.013      ; 0.504      ;
; 0.361 ; MA_55:MA55|T65:U1|NMI_n_o                                                                             ; MA_55:MA55|T65:U1|NMIAct           ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.513      ;
; 0.363 ; MA_55:MA55|T65:U1|B_o                                                                                 ; MA_55:MA55|T65:U1|P[4]             ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.515      ;
; 0.369 ; MA_55:MA55|T65:U1|IR[3]                                                                               ; MA_55:MA55|T65:U1|Write_Data_r[0]  ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.521      ;
; 0.373 ; MA_55:MA55|T65:U1|NMICycle                                                                            ; MA_55:MA55|T65:U1|NMIAct           ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.525      ;
; 0.382 ; MA_55:MA55|RIOT:U2|TIMERCLEARDONE                                                                     ; MA_55:MA55|RIOT:U2|TIMERFLAG       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.534      ;
; 0.403 ; MA_55:MA55|T65:U1|IR[4]                                                                               ; MA_55:MA55|T65:U1|Set_Addr_To_r[1] ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; -0.001     ; 0.554      ;
; 0.415 ; MA_55:MA55|RIOT:U2|COUNTER[18]                                                                        ; MA_55:MA55|RIOT:U2|TIMERFLAG       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.567      ;
; 0.422 ; MA_55:MA55|RIOT:U2|COUNTER[18]                                                                        ; MA_55:MA55|RIOT:U2|PERIOD.TIM1T    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.574      ;
; 0.450 ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[3] ; MA_55:MA55|T65:U1|BusB[3]          ; clk_358            ; MA_55:MA55|cpu_clk ; 0.000        ; 0.036      ; 0.638      ;
; 0.453 ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[2] ; MA_55:MA55|T65:U1|BusB[2]          ; clk_358            ; MA_55:MA55|cpu_clk ; 0.000        ; 0.036      ; 0.641      ;
; 0.460 ; MA_55:MA55|T65:U1|PC[15]                                                                              ; MA_55:MA55|T65:U1|PC[15]           ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.612      ;
; 0.480 ; MA_55:MA55|T65:U1|DL[1]                                                                               ; MA_55:MA55|T65:U1|PC[1]            ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.632      ;
; 0.498 ; MA_55:MA55|SND_PROM:U4|altsyncram:altsyncram_component|altsyncram_uh81:auto_generated|q_a[2]          ; MA_55:MA55|T65:U1|BusB[2]          ; clk_358            ; MA_55:MA55|cpu_clk ; 0.000        ; 0.036      ; 0.686      ;
; 0.501 ; MA_55:MA55|T65:U1|MCycle[0]                                                                           ; MA_55:MA55|T65:U1|MCycle[1]        ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.653      ;
; 0.503 ; MA_55:MA55|T65:U1|MCycle[0]                                                                           ; MA_55:MA55|T65:U1|MCycle[2]        ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.655      ;
; 0.504 ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[6] ; MA_55:MA55|T65:U1|BusB[6]          ; clk_358            ; MA_55:MA55|cpu_clk ; 0.000        ; 0.033      ; 0.689      ;
; 0.516 ; MA_55:MA55|T65:U1|DL[6]                                                                               ; MA_55:MA55|T65:U1|PC[6]            ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.012      ; 0.680      ;
; 0.518 ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[7] ; MA_55:MA55|T65:U1|BusB[7]          ; clk_358            ; MA_55:MA55|cpu_clk ; 0.000        ; 0.049      ; 0.719      ;
; 0.521 ; MA_55:MA55|T65:U1|P[3]                                                                                ; MA_55:MA55|T65:U1|P[3]             ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.673      ;
; 0.525 ; MA_55:MA55|RIOT:U2|TIMERFLAG                                                                          ; MA_55:MA55|RIOT:U2|TIMERFLAG       ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.677      ;
; 0.526 ; MA_55:MA55|T65:U1|PC[14]                                                                              ; MA_55:MA55|T65:U1|PC[14]           ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.678      ;
; 0.527 ; MA_55:MA55|T65:U1|BAH[3]                                                                              ; MA_55:MA55|T65:U1|BAH[3]           ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.679      ;
; 0.532 ; MA_55:MA55|T65:U1|BAH[2]                                                                              ; MA_55:MA55|T65:U1|BAH[2]           ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.684      ;
; 0.533 ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[5] ; MA_55:MA55|T65:U1|BusB[5]          ; clk_358            ; MA_55:MA55|cpu_clk ; 0.000        ; 0.033      ; 0.718      ;
; 0.535 ; MA_55:MA55|T65:U1|BAL[6]                                                                              ; MA_55:MA55|T65:U1|BAL[6]           ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.687      ;
; 0.540 ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[4] ; MA_55:MA55|T65:U1|BusB[4]          ; clk_358            ; MA_55:MA55|cpu_clk ; 0.000        ; 0.033      ; 0.725      ;
; 0.542 ; MA_55:MA55|T65:U1|Y[6]                                                                                ; MA_55:MA55|T65:U1|BusA_r[6]        ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.694      ;
; 0.544 ; MA_55:MA55|T65:U1|PC[7]                                                                               ; MA_55:MA55|T65:U1|PC[7]            ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.696      ;
; 0.545 ; MA_55:MA55|T65:U1|MCycle[2]                                                                           ; MA_55:MA55|T65:U1|MCycle[0]        ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.697      ;
; 0.545 ; MA_55:MA55|RIOT:U2|PERIOD.TIM1T                                                                       ; MA_55:MA55|RIOT:U2|PERIOD.TIM1T    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.697      ;
; 0.547 ; MA_55:MA55|T65:U1|P[4]                                                                                ; MA_55:MA55|T65:U1|P[4]             ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.699      ;
; 0.550 ; MA_55:MA55|T65:U1|BAL[8]                                                                              ; MA_55:MA55|T65:U1|BAL[8]           ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.702      ;
; 0.568 ; MA_55:MA55|T65:U1|BAL[7]                                                                              ; MA_55:MA55|T65:U1|BAL[7]           ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.720      ;
; 0.570 ; MA_55:MA55|SND_PROM:U4|altsyncram:altsyncram_component|altsyncram_uh81:auto_generated|q_a[3]          ; MA_55:MA55|T65:U1|BusB[3]          ; clk_358            ; MA_55:MA55|cpu_clk ; 0.000        ; 0.036      ; 0.758      ;
; 0.572 ; MA_55:MA55|RIOT:U2|COUNTER[0]                                                                         ; MA_55:MA55|RIOT:U2|COUNTER[0]      ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.724      ;
; 0.572 ; MA_55:MA55|RIOT:U2|COUNTER[16]                                                                        ; MA_55:MA55|RIOT:U2|COUNTER[16]     ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.724      ;
; 0.577 ; MA_55:MA55|T65:U1|S[4]                                                                                ; MA_55:MA55|T65:U1|S[4]             ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.729      ;
; 0.581 ; MA_55:MA55|T65:U1|MCycle[1]                                                                           ; MA_55:MA55|T65:U1|MCycle[2]        ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.733      ;
; 0.587 ; MA_55:MA55|SND_PROM:U4|altsyncram:altsyncram_component|altsyncram_uh81:auto_generated|q_a[1]          ; MA_55:MA55|T65:U1|BusB[1]          ; clk_358            ; MA_55:MA55|cpu_clk ; 0.000        ; 0.040      ; 0.779      ;
; 0.594 ; MA_55:MA55|T65:U1|PC[12]                                                                              ; MA_55:MA55|T65:U1|PC[12]           ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.746      ;
; 0.602 ; MA_55:MA55|T65:U1|DL[7]                                                                               ; MA_55:MA55|T65:U1|PC[7]            ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.012      ; 0.766      ;
; 0.605 ; MA_55:MA55|RIOT:U2|PERIOD.TIM8T                                                                       ; MA_55:MA55|RIOT:U2|PERIOD.TIM8T    ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.757      ;
; 0.609 ; MA_55:MA55|RIOT:U2|PERIOD.TIM64T                                                                      ; MA_55:MA55|RIOT:U2|PERIOD.TIM64T   ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.761      ;
; 0.616 ; MA_55:MA55|T65:U1|S[1]                                                                                ; MA_55:MA55|T65:U1|S[1]             ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.768      ;
; 0.622 ; MA_55:MA55|T65:U1|BAL[1]                                                                              ; MA_55:MA55|T65:U1|BAL[1]           ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.774      ;
; 0.624 ; MA_55:MA55|T65:U1|NMICycle                                                                            ; MA_55:MA55|T65:U1|IR[7]            ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; -0.018     ; 0.758      ;
; 0.625 ; MA_55:MA55|T65:U1|BAL[3]                                                                              ; MA_55:MA55|T65:U1|BAL[3]           ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.777      ;
; 0.629 ; MA_55:MA55|T65:U1|BAH[1]                                                                              ; MA_55:MA55|T65:U1|BAH[1]           ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.781      ;
; 0.631 ; MA_55:MA55|T65:U1|BAL[0]                                                                              ; MA_55:MA55|T65:U1|BAL[0]           ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.783      ;
; 0.644 ; MA_55:MA55|T65:U1|PC[8]                                                                               ; MA_55:MA55|T65:U1|PC[8]            ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.796      ;
; 0.645 ; MA_55:MA55|T65:U1|PC[11]                                                                              ; MA_55:MA55|T65:U1|PC[11]           ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.797      ;
; 0.653 ; MA_55:MA55|T65:U1|IR[1]                                                                               ; MA_55:MA55|T65:U1|ALU_Op_r[3]      ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; -0.002     ; 0.803      ;
; 0.653 ; MA_55:MA55|T65:U1|PC[6]                                                                               ; MA_55:MA55|T65:U1|PC[6]            ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.805      ;
; 0.654 ; MA_55:MA55|T65:U1|PC[13]                                                                              ; MA_55:MA55|T65:U1|PC[13]           ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.806      ;
; 0.654 ; MA_55:MA55|T65:U1|PC[9]                                                                               ; MA_55:MA55|T65:U1|PC[9]            ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.806      ;
; 0.657 ; MA_55:MA55|T65:U1|IR[1]                                                                               ; MA_55:MA55|T65:U1|ALU_Op_r[2]      ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.010      ; 0.819      ;
; 0.657 ; MA_55:MA55|T65:U1|BAH[0]                                                                              ; MA_55:MA55|T65:U1|BAH[0]           ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.809      ;
; 0.658 ; MA_55:MA55|RIOT:U2|COUNTER[15]                                                                        ; MA_55:MA55|RIOT:U2|COUNTER[15]     ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.810      ;
; 0.660 ; MA_55:MA55|T65:U1|S[7]                                                                                ; MA_55:MA55|T65:U1|S[7]             ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.812      ;
; 0.661 ; MA_55:MA55|T65:U1|S[0]                                                                                ; MA_55:MA55|T65:U1|S[0]             ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.813      ;
; 0.661 ; MA_55:MA55|T65:U1|PC[10]                                                                              ; MA_55:MA55|T65:U1|PC[10]           ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.813      ;
; 0.664 ; MA_55:MA55|T65:U1|P[2]                                                                                ; MA_55:MA55|T65:U1|P[2]             ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.816      ;
; 0.664 ; MA_55:MA55|T65:U1|PC[13]                                                                              ; MA_55:MA55|T65:U1|PC[14]           ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.816      ;
; 0.669 ; MA_55:MA55|T65:U1|S[6]                                                                                ; MA_55:MA55|T65:U1|S[6]             ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.821      ;
; 0.672 ; MA_55:MA55|T65:U1|BAL[8]                                                                              ; MA_55:MA55|T65:U1|BAH[0]           ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.824      ;
; 0.683 ; MA_55:MA55|RIOT:U2|COUNTER[8]                                                                         ; MA_55:MA55|RIOT:U2|COUNTER[8]      ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.835      ;
; 0.688 ; MA_55:MA55|T65:U1|BAH[1]                                                                              ; MA_55:MA55|T65:U1|BAH[2]           ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.840      ;
; 0.689 ; MA_55:MA55|T65:U1|S[2]                                                                                ; MA_55:MA55|T65:U1|S[2]             ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.841      ;
; 0.689 ; MA_55:MA55|RIOT:U2|COUNTER[2]                                                                         ; MA_55:MA55|RIOT:U2|COUNTER[2]      ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.841      ;
; 0.690 ; MA_55:MA55|T65:U1|S[3]                                                                                ; MA_55:MA55|T65:U1|S[3]             ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.842      ;
; 0.695 ; MA_55:MA55|T65:U1|S[5]                                                                                ; MA_55:MA55|T65:U1|S[5]             ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.847      ;
; 0.705 ; MA_55:MA55|RIOT:U2|COUNTER[5]                                                                         ; MA_55:MA55|RIOT:U2|COUNTER[5]      ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.857      ;
; 0.707 ; MA_55:MA55|T65:U1|BAH[0]                                                                              ; MA_55:MA55|T65:U1|BAH[2]           ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.859      ;
; 0.712 ; MA_55:MA55|RIOT:U2|COUNTER[15]                                                                        ; MA_55:MA55|RIOT:U2|COUNTER[16]     ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.864      ;
; 0.714 ; MA_55:MA55|T65:U1|BusA_r[5]                                                                           ; MA_55:MA55|T65:U1|ABC[4]           ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.866      ;
; 0.715 ; MA_55:MA55|T65:U1|PC[12]                                                                              ; MA_55:MA55|T65:U1|PC[14]           ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.867      ;
; 0.716 ; MA_55:MA55|T65:U1|PC[14]                                                                              ; MA_55:MA55|T65:U1|PC[15]           ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.868      ;
; 0.716 ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[0] ; MA_55:MA55|T65:U1|BusB[0]          ; clk_358            ; MA_55:MA55|cpu_clk ; 0.000        ; 0.040      ; 0.908      ;
; 0.717 ; MA_55:MA55|T65:U1|S[3]                                                                                ; MA_55:MA55|T65:U1|S[4]             ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.869      ;
; 0.720 ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[1] ; MA_55:MA55|T65:U1|BusB[1]          ; clk_358            ; MA_55:MA55|cpu_clk ; 0.000        ; 0.040      ; 0.912      ;
; 0.721 ; MA_55:MA55|T65:U1|IR[1]                                                                               ; MA_55:MA55|T65:U1|Write_Data_r[0]  ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.873      ;
; 0.722 ; MA_55:MA55|T65:U1|BAL[6]                                                                              ; MA_55:MA55|T65:U1|BAL[7]           ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.874      ;
; 0.725 ; MA_55:MA55|T65:U1|DL[4]                                                                               ; MA_55:MA55|T65:U1|PC[4]            ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.013      ; 0.890      ;
; 0.727 ; MA_55:MA55|T65:U1|BAL[8]                                                                              ; MA_55:MA55|T65:U1|BAH[2]           ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.879      ;
; 0.740 ; MA_55:MA55|T65:U1|AD[7]                                                                               ; MA_55:MA55|T65:U1|AD[7]            ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.892      ;
; 0.741 ; MA_55:MA55|T65:U1|IR[0]                                                                               ; MA_55:MA55|T65:U1|Write_Data_r[0]  ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.893      ;
; 0.749 ; MA_55:MA55|T65:U1|IR[1]                                                                               ; MA_55:MA55|T65:U1|ALU_Op_r[0]      ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.021      ; 0.922      ;
; 0.749 ; MA_55:MA55|RIOT:U2|COUNTER[14]                                                                        ; MA_55:MA55|RIOT:U2|COUNTER[14]     ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.901      ;
; 0.750 ; MA_55:MA55|T65:U1|S[2]                                                                                ; MA_55:MA55|T65:U1|S[4]             ; MA_55:MA55|cpu_clk ; MA_55:MA55|cpu_clk ; 0.000        ; 0.000      ; 0.902      ;
+-------+-------------------------------------------------------------------------------------------------------+------------------------------------+--------------------+--------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_358'                                                                                                                                                                                                                              ;
+-------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                                        ; Launch Clock       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------+-------------+--------------+------------+------------+
; 0.215 ; MA_55:MA55|clkCount[0]             ; MA_55:MA55|clkCount[0]                                                                                                         ; clk_358            ; clk_358     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MA_55:MA55|clkCount[1]             ; MA_55:MA55|clkCount[1]                                                                                                         ; clk_358            ; clk_358     ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; MA_55:MA55|clkCount[0]             ; MA_55:MA55|clkCount[1]                                                                                                         ; clk_358            ; clk_358     ; 0.000        ; 0.000      ; 0.388      ;
; 0.239 ; MA_55:MA55|clkCount[1]             ; MA_55:MA55|cpu_clk                                                                                                             ; clk_358            ; clk_358     ; 0.000        ; 0.000      ; 0.391      ;
; 0.706 ; MA_55:MA55|T65:U1|Set_Addr_To_r[1] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg3 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.020     ; 0.824      ;
; 0.711 ; MA_55:MA55|T65:U1|Set_Addr_To_r[0] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg4 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.020     ; 0.829      ;
; 0.797 ; MA_55:MA55|T65:U1|BAL[7]           ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg7 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.018     ; 0.917      ;
; 0.840 ; MA_55:MA55|T65:U1|Set_Addr_To_r[0] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg0 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.020     ; 0.958      ;
; 0.846 ; MA_55:MA55|T65:U1|Set_Addr_To_r[1] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg3 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.004     ; 0.980      ;
; 0.847 ; MA_55:MA55|T65:U1|Set_Addr_To_r[0] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg1 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.020     ; 0.965      ;
; 0.847 ; MA_55:MA55|T65:U1|Set_Addr_To_r[0] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg4 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.016     ; 0.969      ;
; 0.847 ; MA_55:MA55|T65:U1|Set_Addr_To_r[1] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg3 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.016     ; 0.969      ;
; 0.847 ; MA_55:MA55|T65:U1|Set_Addr_To_r[0] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg6 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.004     ; 0.981      ;
; 0.850 ; MA_55:MA55|T65:U1|Set_Addr_To_r[0] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg8 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.004     ; 0.984      ;
; 0.855 ; MA_55:MA55|T65:U1|PC[8]            ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg8 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.017     ; 0.976      ;
; 0.857 ; MA_55:MA55|T65:U1|Set_Addr_To_r[0] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg4 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.004     ; 0.991      ;
; 0.867 ; MA_55:MA55|T65:U1|BAH[0]           ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg8 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.017     ; 0.988      ;
; 0.876 ; MA_55:MA55|T65:U1|Set_Addr_To_r[0] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg3 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.020     ; 0.994      ;
; 0.879 ; MA_55:MA55|T65:U1|BAL[6]           ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg6 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.018     ; 0.999      ;
; 0.887 ; MA_55:MA55|T65:U1|S[4]             ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg4 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.045     ; 0.980      ;
; 0.904 ; MA_55:MA55|T65:U1|S[6]             ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg6 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.029     ; 1.013      ;
; 0.922 ; MA_55:MA55|T65:U1|Set_Addr_To_r[1] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg7 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.004     ; 1.056      ;
; 0.925 ; MA_55:MA55|T65:U1|Set_Addr_To_r[1] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg8 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.004     ; 1.059      ;
; 0.931 ; MA_55:MA55|T65:U1|Set_Addr_To_r[1] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg1 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.020     ; 1.049      ;
; 0.933 ; MA_55:MA55|T65:U1|Set_Addr_To_r[0] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg9 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.020     ; 1.051      ;
; 0.942 ; MA_55:MA55|T65:U1|Set_Addr_To_r[1] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg4 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.020     ; 1.060      ;
; 0.947 ; MA_55:MA55|T65:U1|BAL[7]           ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg7 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.030     ; 1.055      ;
; 0.962 ; MA_55:MA55|T65:U1|Set_Addr_To_r[0] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg0 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.016     ; 1.084      ;
; 0.965 ; MA_55:MA55|T65:U1|BAL[7]           ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg7 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.034     ; 1.069      ;
; 0.980 ; MA_55:MA55|T65:U1|Set_Addr_To_r[1] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg0 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.020     ; 1.098      ;
; 0.980 ; MA_55:MA55|T65:U1|AD[4]            ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg4 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.015     ; 1.103      ;
; 0.983 ; MA_55:MA55|T65:U1|Set_Addr_To_r[0] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg1 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.016     ; 1.105      ;
; 0.983 ; MA_55:MA55|T65:U1|Set_Addr_To_r[0] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg1 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.004     ; 1.117      ;
; 0.986 ; MA_55:MA55|T65:U1|Set_Addr_To_r[0] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg2 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.016     ; 1.108      ;
; 0.990 ; MA_55:MA55|T65:U1|BAL[3]           ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg3 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.034     ; 1.094      ;
; 0.992 ; MA_55:MA55|T65:U1|PC[7]            ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg7 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.021     ; 1.109      ;
; 0.996 ; MA_55:MA55|T65:U1|Set_Addr_To_r[0] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg6 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.016     ; 1.118      ;
; 0.997 ; MA_55:MA55|T65:U1|PC[6]            ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg6 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.021     ; 1.114      ;
; 0.998 ; MA_55:MA55|T65:U1|Set_Addr_To_r[0] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg8 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.016     ; 1.120      ;
; 1.003 ; MA_55:MA55|T65:U1|PC[8]            ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg8 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.029     ; 1.112      ;
; 1.012 ; MA_55:MA55|T65:U1|Set_Addr_To_r[0] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg7 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.004     ; 1.146      ;
; 1.014 ; MA_55:MA55|T65:U1|Set_Addr_To_r[0] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg6 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.020     ; 1.132      ;
; 1.015 ; MA_55:MA55|T65:U1|BAH[0]           ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg8 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.029     ; 1.124      ;
; 1.016 ; MA_55:MA55|T65:U1|Set_Addr_To_r[0] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg3 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.004     ; 1.150      ;
; 1.017 ; MA_55:MA55|T65:U1|Set_Addr_To_r[0] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg3 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.016     ; 1.139      ;
; 1.021 ; MA_55:MA55|T65:U1|Set_Addr_To_r[0] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg8 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.020     ; 1.139      ;
; 1.023 ; MA_55:MA55|T65:U1|S[4]             ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg4 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.041     ; 1.120      ;
; 1.026 ; MA_55:MA55|T65:U1|PC[8]            ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg8 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.033     ; 1.131      ;
; 1.028 ; MA_55:MA55|T65:U1|BAL[6]           ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg6 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.030     ; 1.136      ;
; 1.033 ; MA_55:MA55|T65:U1|S[4]             ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg4 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.029     ; 1.142      ;
; 1.037 ; MA_55:MA55|T65:U1|Set_Addr_To_r[1] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg9 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.020     ; 1.155      ;
; 1.038 ; MA_55:MA55|T65:U1|BAH[0]           ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg8 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.033     ; 1.143      ;
; 1.046 ; MA_55:MA55|T65:U1|BAL[6]           ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg6 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.034     ; 1.150      ;
; 1.050 ; MA_55:MA55|T65:U1|S[7]             ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg7 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.029     ; 1.159      ;
; 1.053 ; MA_55:MA55|T65:U1|S[6]             ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg6 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.041     ; 1.150      ;
; 1.054 ; MA_55:MA55|T65:U1|BAL[0]           ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg0 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.034     ; 1.158      ;
; 1.064 ; MA_55:MA55|T65:U1|Set_Addr_To_r[0] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg9 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.004     ; 1.198      ;
; 1.065 ; MA_55:MA55|T65:U1|Set_Addr_To_r[0] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg9 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.016     ; 1.187      ;
; 1.065 ; MA_55:MA55|T65:U1|Set_Addr_To_r[0] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg0 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.004     ; 1.199      ;
; 1.067 ; MA_55:MA55|T65:U1|Set_Addr_To_r[1] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg1 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.016     ; 1.189      ;
; 1.067 ; MA_55:MA55|T65:U1|Set_Addr_To_r[1] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg1 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.004     ; 1.201      ;
; 1.071 ; MA_55:MA55|T65:U1|S[0]             ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg0 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.045     ; 1.164      ;
; 1.071 ; MA_55:MA55|T65:U1|S[6]             ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg6 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.045     ; 1.164      ;
; 1.072 ; MA_55:MA55|T65:U1|Set_Addr_To_r[1] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg7 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.016     ; 1.194      ;
; 1.073 ; MA_55:MA55|T65:U1|S[2]             ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg2 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.041     ; 1.170      ;
; 1.073 ; MA_55:MA55|T65:U1|Set_Addr_To_r[1] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg8 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.016     ; 1.195      ;
; 1.074 ; MA_55:MA55|T65:U1|AD[3]            ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg3 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.029     ; 1.183      ;
; 1.078 ; MA_55:MA55|T65:U1|Set_Addr_To_r[1] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg4 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.016     ; 1.200      ;
; 1.086 ; MA_55:MA55|T65:U1|Set_Addr_To_r[1] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.020     ; 1.204      ;
; 1.087 ; MA_55:MA55|T65:U1|Set_Addr_To_r[0] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg2 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.004     ; 1.221      ;
; 1.088 ; MA_55:MA55|T65:U1|Set_Addr_To_r[1] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg4 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.004     ; 1.222      ;
; 1.090 ; MA_55:MA55|T65:U1|Set_Addr_To_r[1] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg7 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.020     ; 1.208      ;
; 1.092 ; MA_55:MA55|T65:U1|Set_Addr_To_r[1] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.004     ; 1.226      ;
; 1.092 ; MA_55:MA55|T65:U1|Set_Addr_To_r[1] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg6 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.004     ; 1.226      ;
; 1.093 ; MA_55:MA55|T65:U1|Set_Addr_To_r[1] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg5 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.016     ; 1.215      ;
; 1.096 ; MA_55:MA55|T65:U1|PC[9]            ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg9 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.031     ; 1.203      ;
; 1.096 ; MA_55:MA55|T65:U1|Set_Addr_To_r[1] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg8 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.020     ; 1.214      ;
; 1.102 ; MA_55:MA55|T65:U1|Set_Addr_To_r[1] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg0 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.016     ; 1.224      ;
; 1.103 ; MA_55:MA55|T65:U1|S[1]             ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg1 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.045     ; 1.196      ;
; 1.112 ; MA_55:MA55|T65:U1|BAL[1]           ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg1 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.034     ; 1.216      ;
; 1.116 ; MA_55:MA55|T65:U1|AD[4]            ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg4 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.011     ; 1.243      ;
; 1.126 ; MA_55:MA55|T65:U1|AD[4]            ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg4 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; 0.001      ; 1.265      ;
; 1.130 ; MA_55:MA55|T65:U1|Set_Addr_To_r[0] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg2 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.020     ; 1.248      ;
; 1.130 ; MA_55:MA55|T65:U1|BAL[3]           ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg3 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.018     ; 1.250      ;
; 1.131 ; MA_55:MA55|T65:U1|BAL[3]           ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg3 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.030     ; 1.239      ;
; 1.142 ; MA_55:MA55|T65:U1|PC[7]            ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg7 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.033     ; 1.247      ;
; 1.146 ; MA_55:MA55|T65:U1|PC[6]            ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg6 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.033     ; 1.251      ;
; 1.147 ; MA_55:MA55|T65:U1|Set_Addr_To_r[1] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg2 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.016     ; 1.269      ;
; 1.158 ; MA_55:MA55|T65:U1|AD[7]            ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg7 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.013     ; 1.283      ;
; 1.160 ; MA_55:MA55|T65:U1|PC[7]            ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg7 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.037     ; 1.261      ;
; 1.162 ; MA_55:MA55|T65:U1|Set_Addr_To_r[0] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg7 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.016     ; 1.284      ;
; 1.164 ; MA_55:MA55|T65:U1|PC[6]            ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg6 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.037     ; 1.265      ;
; 1.168 ; MA_55:MA55|T65:U1|Set_Addr_To_r[1] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg9 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.004     ; 1.302      ;
; 1.169 ; MA_55:MA55|T65:U1|Set_Addr_To_r[1] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg9 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.016     ; 1.291      ;
; 1.174 ; MA_55:MA55|T65:U1|S[2]             ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg2 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.029     ; 1.283      ;
; 1.176 ; MA_55:MA55|T65:U1|BAL[0]           ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg0 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.030     ; 1.284      ;
; 1.178 ; MA_55:MA55|T65:U1|PC[3]            ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg3 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.038     ; 1.278      ;
; 1.180 ; MA_55:MA55|T65:U1|Set_Addr_To_r[0] ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg7 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.020     ; 1.298      ;
; 1.184 ; MA_55:MA55|T65:U1|AD[6]            ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg6 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; 0.001      ; 1.323      ;
; 1.193 ; MA_55:MA55|T65:U1|AD[1]            ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg1 ; MA_55:MA55|cpu_clk ; clk_358     ; 0.000        ; -0.015     ; 1.316      ;
+-------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clk_50'                                                                                                                               ;
+--------+---------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.334 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|CapsLock            ; clk_50       ; clk_50      ; 20.000       ; -0.006     ; 1.692      ;
; 18.334 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[2]          ; clk_50       ; clk_50      ; 20.000       ; -0.006     ; 1.692      ;
; 18.334 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[4]          ; clk_50       ; clk_50      ; 20.000       ; -0.006     ; 1.692      ;
; 18.334 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[3]          ; clk_50       ; clk_50      ; 20.000       ; -0.006     ; 1.692      ;
; 18.347 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[1]          ; clk_50       ; clk_50      ; 20.000       ; -0.007     ; 1.678      ;
; 18.347 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[0]          ; clk_50       ; clk_50      ; 20.000       ; -0.007     ; 1.678      ;
; 18.347 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.Extended      ; clk_50       ; clk_50      ; 20.000       ; -0.007     ; 1.678      ;
; 18.347 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.Break         ; clk_50       ; clk_50      ; 20.000       ; -0.007     ; 1.678      ;
; 18.348 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.CheckAck      ; clk_50       ; clk_50      ; 20.000       ; -0.008     ; 1.676      ;
; 18.348 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.ExtendedBreak ; clk_50       ; clk_50      ; 20.000       ; -0.008     ; 1.676      ;
; 18.348 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[8]         ; clk_50       ; clk_50      ; 20.000       ; -0.008     ; 1.676      ;
; 18.439 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[3]         ; clk_50       ; clk_50      ; 20.000       ; -0.008     ; 1.585      ;
; 18.439 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[6]         ; clk_50       ; clk_50      ; 20.000       ; -0.008     ; 1.585      ;
; 18.439 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[0]         ; clk_50       ; clk_50      ; 20.000       ; -0.008     ; 1.585      ;
; 18.439 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[4]         ; clk_50       ; clk_50      ; 20.000       ; -0.008     ; 1.585      ;
; 18.439 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[2]         ; clk_50       ; clk_50      ; 20.000       ; -0.008     ; 1.585      ;
; 18.439 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[7]         ; clk_50       ; clk_50      ; 20.000       ; -0.008     ; 1.585      ;
; 18.439 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[5]         ; clk_50       ; clk_50      ; 20.000       ; -0.008     ; 1.585      ;
; 18.443 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[1]         ; clk_50       ; clk_50      ; 20.000       ; 0.009      ; 1.598      ;
; 18.459 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.ResetAck      ; clk_50       ; clk_50      ; 20.000       ; -0.010     ; 1.563      ;
; 18.459 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.WaitForBAT    ; clk_50       ; clk_50      ; 20.000       ; -0.010     ; 1.563      ;
; 18.459 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.Start         ; clk_50       ; clk_50      ; 20.000       ; -0.010     ; 1.563      ;
; 18.459 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.ResetKbd      ; clk_50       ; clk_50      ; 20.000       ; -0.010     ; 1.563      ;
; 18.459 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Send                ; clk_50       ; clk_50      ; 20.000       ; -0.010     ; 1.563      ;
; 18.594 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|NumLock             ; clk_50       ; clk_50      ; 20.000       ; -0.007     ; 1.431      ;
; 18.594 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScrollLock          ; clk_50       ; clk_50      ; 20.000       ; -0.007     ; 1.431      ;
; 18.594 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.LEDs          ; clk_50       ; clk_50      ; 20.000       ; -0.007     ; 1.431      ;
+--------+---------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clk_50'                                                                                                                               ;
+-------+---------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.286 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|NumLock             ; clk_50       ; clk_50      ; 0.000        ; -0.007     ; 1.431      ;
; 1.286 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScrollLock          ; clk_50       ; clk_50      ; 0.000        ; -0.007     ; 1.431      ;
; 1.286 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.LEDs          ; clk_50       ; clk_50      ; 0.000        ; -0.007     ; 1.431      ;
; 1.421 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.ResetAck      ; clk_50       ; clk_50      ; 0.000        ; -0.010     ; 1.563      ;
; 1.421 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.WaitForBAT    ; clk_50       ; clk_50      ; 0.000        ; -0.010     ; 1.563      ;
; 1.421 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.Start         ; clk_50       ; clk_50      ; 0.000        ; -0.010     ; 1.563      ;
; 1.421 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.ResetKbd      ; clk_50       ; clk_50      ; 0.000        ; -0.010     ; 1.563      ;
; 1.421 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Send                ; clk_50       ; clk_50      ; 0.000        ; -0.010     ; 1.563      ;
; 1.437 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[1]         ; clk_50       ; clk_50      ; 0.000        ; 0.009      ; 1.598      ;
; 1.441 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[3]         ; clk_50       ; clk_50      ; 0.000        ; -0.008     ; 1.585      ;
; 1.441 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[6]         ; clk_50       ; clk_50      ; 0.000        ; -0.008     ; 1.585      ;
; 1.441 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[0]         ; clk_50       ; clk_50      ; 0.000        ; -0.008     ; 1.585      ;
; 1.441 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[4]         ; clk_50       ; clk_50      ; 0.000        ; -0.008     ; 1.585      ;
; 1.441 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[2]         ; clk_50       ; clk_50      ; 0.000        ; -0.008     ; 1.585      ;
; 1.441 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[7]         ; clk_50       ; clk_50      ; 0.000        ; -0.008     ; 1.585      ;
; 1.441 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[5]         ; clk_50       ; clk_50      ; 0.000        ; -0.008     ; 1.585      ;
; 1.532 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.CheckAck      ; clk_50       ; clk_50      ; 0.000        ; -0.008     ; 1.676      ;
; 1.532 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.ExtendedBreak ; clk_50       ; clk_50      ; 0.000        ; -0.008     ; 1.676      ;
; 1.532 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[8]         ; clk_50       ; clk_50      ; 0.000        ; -0.008     ; 1.676      ;
; 1.533 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[1]          ; clk_50       ; clk_50      ; 0.000        ; -0.007     ; 1.678      ;
; 1.533 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[0]          ; clk_50       ; clk_50      ; 0.000        ; -0.007     ; 1.678      ;
; 1.533 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.Extended      ; clk_50       ; clk_50      ; 0.000        ; -0.007     ; 1.678      ;
; 1.533 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.Break         ; clk_50       ; clk_50      ; 0.000        ; -0.007     ; 1.678      ;
; 1.546 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|CapsLock            ; clk_50       ; clk_50      ; 0.000        ; -0.006     ; 1.692      ;
; 1.546 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[2]          ; clk_50       ; clk_50      ; 0.000        ; -0.006     ; 1.692      ;
; 1.546 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[4]          ; clk_50       ; clk_50      ; 0.000        ; -0.006     ; 1.692      ;
; 1.546 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[3]          ; clk_50       ; clk_50      ; 0.000        ; -0.006     ; 1.692      ;
+-------+---------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_358'                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                         ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[0]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[0]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[1]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[1]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[2]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[2]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[3]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[3]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[4]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[4]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[5]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[5]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[6]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[6]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[7]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[7]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg9 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg9 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg9 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a2~porta_address_reg9 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg9 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|RRIOT_ROM:U2_MaskROM|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a4~porta_address_reg9 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|SND_PROM:U4|altsyncram:altsyncram_component|altsyncram_uh81:auto_generated|q_a[0]                                   ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|SND_PROM:U4|altsyncram:altsyncram_component|altsyncram_uh81:auto_generated|q_a[0]                                   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|SND_PROM:U4|altsyncram:altsyncram_component|altsyncram_uh81:auto_generated|q_a[1]                                   ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|SND_PROM:U4|altsyncram:altsyncram_component|altsyncram_uh81:auto_generated|q_a[1]                                   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|SND_PROM:U4|altsyncram:altsyncram_component|altsyncram_uh81:auto_generated|q_a[2]                                   ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|SND_PROM:U4|altsyncram:altsyncram_component|altsyncram_uh81:auto_generated|q_a[2]                                   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|SND_PROM:U4|altsyncram:altsyncram_component|altsyncram_uh81:auto_generated|q_a[3]                                   ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|SND_PROM:U4|altsyncram:altsyncram_component|altsyncram_uh81:auto_generated|q_a[3]                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|clkCount[0]                                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|clkCount[0]                                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|clkCount[1]                                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|clkCount[1]                                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_358 ; Rise       ; MA_55:MA55|cpu_clk                                                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_55:MA55|cpu_clk                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_358 ; Rise       ; MA55|U2_MaskROM|altsyncram_component|auto_generated|ram_block1a0|clk0                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_358 ; Rise       ; MA55|U2_MaskROM|altsyncram_component|auto_generated|ram_block1a0|clk0                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_358 ; Rise       ; MA55|U2_MaskROM|altsyncram_component|auto_generated|ram_block1a2|clk0                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_358 ; Rise       ; MA55|U2_MaskROM|altsyncram_component|auto_generated|ram_block1a2|clk0                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_358 ; Rise       ; MA55|U2_MaskROM|altsyncram_component|auto_generated|ram_block1a4|clk0                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_358 ; Rise       ; MA55|U2_MaskROM|altsyncram_component|auto_generated|ram_block1a4|clk0                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_358 ; Rise       ; MA55|clkCount[0]|clk                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_358 ; Rise       ; MA55|clkCount[0]|clk                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_358 ; Rise       ; MA55|clkCount[1]|clk                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_358 ; Rise       ; MA55|clkCount[1]|clk                                                                                                           ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'MA_55:MA55|cpu_clk'                                                                         ;
+--------+--------------+----------------+------------------+--------------------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock              ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+--------------------+------------+--------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|COUNTER[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRA[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRA[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRA[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRA[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRA[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRA[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRA[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRA[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRA[4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRA[4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRA[5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRA[5]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRA[6]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRA[6]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRA[7]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRA[7]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRB[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRB[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRB[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRB[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRB[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRB[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRB[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRB[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRB[4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRB[4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRB[5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRB[5]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRB[6]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRB[6]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRB[7]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|DDRB[7]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Fall       ; MA_55:MA55|RIOT:U2|D_O[0]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Fall       ; MA_55:MA55|RIOT:U2|D_O[0]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Fall       ; MA_55:MA55|RIOT:U2|D_O[1]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Fall       ; MA_55:MA55|RIOT:U2|D_O[1]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Fall       ; MA_55:MA55|RIOT:U2|D_O[2]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Fall       ; MA_55:MA55|RIOT:U2|D_O[2]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Fall       ; MA_55:MA55|RIOT:U2|D_O[3]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Fall       ; MA_55:MA55|RIOT:U2|D_O[3]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Fall       ; MA_55:MA55|RIOT:U2|D_O[4]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Fall       ; MA_55:MA55|RIOT:U2|D_O[4]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Fall       ; MA_55:MA55|RIOT:U2|D_O[5]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Fall       ; MA_55:MA55|RIOT:U2|D_O[5]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Fall       ; MA_55:MA55|RIOT:U2|D_O[6]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Fall       ; MA_55:MA55|RIOT:U2|D_O[6]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Fall       ; MA_55:MA55|RIOT:U2|D_O[7]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Fall       ; MA_55:MA55|RIOT:U2|D_O[7]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|ORA[0]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|ORA[0]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|ORA[1]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|ORA[1]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|ORA[2]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|ORA[2]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|ORA[3]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|ORA[3]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|ORA[4]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|ORA[4]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|ORA[5]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|ORA[5]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|ORA[6]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_55:MA55|cpu_clk ; Rise       ; MA_55:MA55|RIOT:U2|ORA[6]      ;
+--------+--------------+----------------+------------------+--------------------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_50'                                                                                    ;
+-------+--------------+----------------+------------------+--------+------------+--------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                     ;
+-------+--------------+----------------+------------------+--------+------------+--------------------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|CapsLock            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|CapsLock            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[0]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[0]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[1]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[1]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[2]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[2]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[3]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[3]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[4]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[4]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|NumLock             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|NumLock             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[0]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[0]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[1]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[1]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[2]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[2]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[3]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[3]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[4]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[4]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[5]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[5]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[6]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[6]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[7]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[7]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[8]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[8]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScrollLock          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScrollLock          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|Send                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|Send                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.Break         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.Break         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.CheckAck      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.CheckAck      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.Extended      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.Extended      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.ExtendedBreak ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.ExtendedBreak ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.LEDs          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.LEDs          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.ResetAck      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.ResetAck      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.ResetKbd      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.ResetKbd      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.Start         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.Start         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.WaitForBAT    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.WaitForBAT    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; MA_55:MA55|dac:U3|DACout_q                 ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; MA_55:MA55|dac:U3|DACout_q                 ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; MA_55:MA55|dac:U3|SigmaLatch_q[0]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; MA_55:MA55|dac:U3|SigmaLatch_q[0]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; MA_55:MA55|dac:U3|SigmaLatch_q[1]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; MA_55:MA55|dac:U3|SigmaLatch_q[1]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; MA_55:MA55|dac:U3|SigmaLatch_q[2]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; MA_55:MA55|dac:U3|SigmaLatch_q[2]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; MA_55:MA55|dac:U3|SigmaLatch_q[3]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; MA_55:MA55|dac:U3|SigmaLatch_q[3]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; MA_55:MA55|dac:U3|SigmaLatch_q[4]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; MA_55:MA55|dac:U3|SigmaLatch_q[4]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; MA_55:MA55|dac:U3|SigmaLatch_q[5]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; MA_55:MA55|dac:U3|SigmaLatch_q[5]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; MA_55:MA55|dac:U3|SigmaLatch_q[6]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; MA_55:MA55|dac:U3|SigmaLatch_q[6]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; MA_55:MA55|dac:U3|SigmaLatch_q[7]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; MA_55:MA55|dac:U3|SigmaLatch_q[7]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; MA_55:MA55|dac:U3|SigmaLatch_q[8]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; MA_55:MA55|dac:U3|SigmaLatch_q[8]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; MA_55:MA55|dac:U3|SigmaLatch_q[9]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; MA_55:MA55|dac:U3|SigmaLatch_q[9]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[0]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[0]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[1]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[1]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[2]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[2]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[3]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[3]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[0]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[0]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[1]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[1]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[2]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[2]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[3]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[3]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[0]             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[0]             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[1]             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[1]             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[2]             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[2]             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[3]             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[3]             ;
+-------+--------------+----------------+------------------+--------+------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Clock_gen|altpll_component|pll|clk[0]'                                                                                            ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+---------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                            ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+---------------------------------------------------+
; 34.000 ; 35.000       ; 1.000          ; High Pulse Width ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; clk_358                                           ;
; 34.000 ; 35.000       ; 1.000          ; Low Pulse Width  ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; clk_358                                           ;
; 34.000 ; 35.000       ; 1.000          ; High Pulse Width ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; clkcount[0]                                       ;
; 34.000 ; 35.000       ; 1.000          ; Low Pulse Width  ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; clkcount[0]                                       ;
; 34.000 ; 35.000       ; 1.000          ; High Pulse Width ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; clkcount[1]                                       ;
; 34.000 ; 35.000       ; 1.000          ; Low Pulse Width  ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; clkcount[1]                                       ;
; 35.000 ; 35.000       ; 0.000          ; High Pulse Width ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; Clock_gen|altpll_component|_clk0~clkctrl|inclk[0] ;
; 35.000 ; 35.000       ; 0.000          ; Low Pulse Width  ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; Clock_gen|altpll_component|_clk0~clkctrl|inclk[0] ;
; 35.000 ; 35.000       ; 0.000          ; High Pulse Width ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; Clock_gen|altpll_component|_clk0~clkctrl|outclk   ;
; 35.000 ; 35.000       ; 0.000          ; Low Pulse Width  ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; Clock_gen|altpll_component|_clk0~clkctrl|outclk   ;
; 35.000 ; 35.000       ; 0.000          ; High Pulse Width ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; clk_358|clk                                       ;
; 35.000 ; 35.000       ; 0.000          ; Low Pulse Width  ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; clk_358|clk                                       ;
; 35.000 ; 35.000       ; 0.000          ; High Pulse Width ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; clkcount[0]|clk                                   ;
; 35.000 ; 35.000       ; 0.000          ; Low Pulse Width  ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; clkcount[0]|clk                                   ;
; 35.000 ; 35.000       ; 0.000          ; High Pulse Width ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; clkcount[1]|clk                                   ;
; 35.000 ; 35.000       ; 0.000          ; Low Pulse Width  ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; clkcount[1]|clk                                   ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------+
; Setup Times                                                                      ;
+-----------+--------------------+-------+-------+------------+--------------------+
; Data Port ; Clock Port         ; Rise  ; Fall  ; Clock Edge ; Clock Reference    ;
+-----------+--------------------+-------+-------+------------+--------------------+
; Reset_l   ; MA_55:MA55|cpu_clk ; 5.776 ; 5.776 ; Rise       ; MA_55:MA55|cpu_clk ;
; Test      ; MA_55:MA55|cpu_clk ; 2.405 ; 2.405 ; Rise       ; MA_55:MA55|cpu_clk ;
; Reset_l   ; MA_55:MA55|cpu_clk ; 3.729 ; 3.729 ; Fall       ; MA_55:MA55|cpu_clk ;
; ps2_clk   ; clk_50             ; 2.590 ; 2.590 ; Rise       ; clk_50             ;
; ps2_dat   ; clk_50             ; 2.843 ; 2.843 ; Rise       ; clk_50             ;
+-----------+--------------------+-------+-------+------------+--------------------+


+------------------------------------------------------------------------------------+
; Hold Times                                                                         ;
+-----------+--------------------+--------+--------+------------+--------------------+
; Data Port ; Clock Port         ; Rise   ; Fall   ; Clock Edge ; Clock Reference    ;
+-----------+--------------------+--------+--------+------------+--------------------+
; Reset_l   ; MA_55:MA55|cpu_clk ; -2.891 ; -2.891 ; Rise       ; MA_55:MA55|cpu_clk ;
; Test      ; MA_55:MA55|cpu_clk ; -2.283 ; -2.283 ; Rise       ; MA_55:MA55|cpu_clk ;
; Reset_l   ; MA_55:MA55|cpu_clk ; -3.607 ; -3.607 ; Fall       ; MA_55:MA55|cpu_clk ;
; ps2_clk   ; clk_50             ; -1.818 ; -1.818 ; Rise       ; clk_50             ;
; ps2_dat   ; clk_50             ; -2.123 ; -2.123 ; Rise       ; clk_50             ;
+-----------+--------------------+--------+--------+------------+--------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Audio_O   ; clk_50     ; 3.652 ; 3.652 ; Rise       ; clk_50          ;
; ps2_clk   ; clk_50     ; 3.507 ; 3.507 ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 3.314 ; 3.314 ; Rise       ; clk_50          ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Audio_O   ; clk_50     ; 3.652 ; 3.652 ; Rise       ; clk_50          ;
; ps2_clk   ; clk_50     ; 3.507 ; 3.507 ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 3.314 ; 3.314 ; Rise       ; clk_50          ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------+
; Output Enable Times                                                  ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; ps2_clk   ; clk_50     ; 3.415 ;      ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 3.416 ;      ; Rise       ; clk_50          ;
+-----------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------+
; Minimum Output Enable Times                                          ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; ps2_clk   ; clk_50     ; 3.415 ;      ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 3.416 ;      ; Rise       ; clk_50          ;
+-----------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; ps2_clk   ; clk_50     ; 3.415     ;           ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 3.416     ;           ; Rise       ; clk_50          ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; ps2_clk   ; clk_50     ; 3.415     ;           ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 3.416     ;           ; Rise       ; clk_50          ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                   ;
+----------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                  ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                       ; -16.008   ; 0.132 ; 15.356   ; 1.286   ; -2.277              ;
;  Clock_gen|altpll_component|pll|clk[0] ; 68.845    ; 0.215 ; N/A      ; N/A     ; 33.758              ;
;  MA_55:MA55|cpu_clk                    ; -16.008   ; 0.215 ; N/A      ; N/A     ; -0.742              ;
;  clk_358                               ; -6.342    ; 0.215 ; N/A      ; N/A     ; -2.277              ;
;  clk_50                                ; -1.530    ; 0.132 ; 15.356   ; 1.286   ; 8.758               ;
; Design-wide TNS                        ; -7434.948 ; 0.0   ; 0.0      ; 0.0     ; -1233.036           ;
;  Clock_gen|altpll_component|pll|clk[0] ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  MA_55:MA55|cpu_clk                    ; -7228.623 ; 0.000 ; N/A      ; N/A     ; -1037.316           ;
;  clk_358                               ; -196.119  ; 0.000 ; N/A      ; N/A     ; -195.720            ;
;  clk_50                                ; -10.206   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------+
; Setup Times                                                                        ;
+-----------+--------------------+--------+--------+------------+--------------------+
; Data Port ; Clock Port         ; Rise   ; Fall   ; Clock Edge ; Clock Reference    ;
+-----------+--------------------+--------+--------+------------+--------------------+
; Reset_l   ; MA_55:MA55|cpu_clk ; 15.130 ; 15.130 ; Rise       ; MA_55:MA55|cpu_clk ;
; Test      ; MA_55:MA55|cpu_clk ; 4.856  ; 4.856  ; Rise       ; MA_55:MA55|cpu_clk ;
; Reset_l   ; MA_55:MA55|cpu_clk ; 8.979  ; 8.979  ; Fall       ; MA_55:MA55|cpu_clk ;
; ps2_clk   ; clk_50             ; 5.922  ; 5.922  ; Rise       ; clk_50             ;
; ps2_dat   ; clk_50             ; 6.518  ; 6.518  ; Rise       ; clk_50             ;
+-----------+--------------------+--------+--------+------------+--------------------+


+------------------------------------------------------------------------------------+
; Hold Times                                                                         ;
+-----------+--------------------+--------+--------+------------+--------------------+
; Data Port ; Clock Port         ; Rise   ; Fall   ; Clock Edge ; Clock Reference    ;
+-----------+--------------------+--------+--------+------------+--------------------+
; Reset_l   ; MA_55:MA55|cpu_clk ; -2.891 ; -2.891 ; Rise       ; MA_55:MA55|cpu_clk ;
; Test      ; MA_55:MA55|cpu_clk ; -2.283 ; -2.283 ; Rise       ; MA_55:MA55|cpu_clk ;
; Reset_l   ; MA_55:MA55|cpu_clk ; -3.607 ; -3.607 ; Fall       ; MA_55:MA55|cpu_clk ;
; ps2_clk   ; clk_50             ; -1.818 ; -1.818 ; Rise       ; clk_50             ;
; ps2_dat   ; clk_50             ; -2.123 ; -2.123 ; Rise       ; clk_50             ;
+-----------+--------------------+--------+--------+------------+--------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Audio_O   ; clk_50     ; 7.982 ; 7.982 ; Rise       ; clk_50          ;
; ps2_clk   ; clk_50     ; 7.610 ; 7.610 ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 7.110 ; 7.110 ; Rise       ; clk_50          ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Audio_O   ; clk_50     ; 3.652 ; 3.652 ; Rise       ; clk_50          ;
; ps2_clk   ; clk_50     ; 3.507 ; 3.507 ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 3.314 ; 3.314 ; Rise       ; clk_50          ;
+-----------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                           ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; clk_50                                ; clk_50                                ; 2292     ; 0        ; 0        ; 0        ;
; MA_55:MA55|cpu_clk                    ; clk_50                                ; 52       ; 0        ; 0        ; 0        ;
; clk_358                               ; clk_358                               ; 124      ; 0        ; 0        ; 0        ;
; MA_55:MA55|cpu_clk                    ; clk_358                               ; 600      ; 0        ; 0        ; 0        ;
; Clock_gen|altpll_component|pll|clk[0] ; Clock_gen|altpll_component|pll|clk[0] ; 4        ; 0        ; 0        ; 0        ;
; clk_50                                ; MA_55:MA55|cpu_clk                    ; 0        ; 0        ; 72       ; 0        ;
; clk_358                               ; MA_55:MA55|cpu_clk                    ; 166      ; 0        ; 0        ; 0        ;
; MA_55:MA55|cpu_clk                    ; MA_55:MA55|cpu_clk                    ; 183697   ; 108      ; 13018    ; 2        ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                            ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; clk_50                                ; clk_50                                ; 2292     ; 0        ; 0        ; 0        ;
; MA_55:MA55|cpu_clk                    ; clk_50                                ; 52       ; 0        ; 0        ; 0        ;
; clk_358                               ; clk_358                               ; 124      ; 0        ; 0        ; 0        ;
; MA_55:MA55|cpu_clk                    ; clk_358                               ; 600      ; 0        ; 0        ; 0        ;
; Clock_gen|altpll_component|pll|clk[0] ; Clock_gen|altpll_component|pll|clk[0] ; 4        ; 0        ; 0        ; 0        ;
; clk_50                                ; MA_55:MA55|cpu_clk                    ; 0        ; 0        ; 72       ; 0        ;
; clk_358                               ; MA_55:MA55|cpu_clk                    ; 166      ; 0        ; 0        ; 0        ;
; MA_55:MA55|cpu_clk                    ; MA_55:MA55|cpu_clk                    ; 183697   ; 108      ; 13018    ; 2        ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_50     ; clk_50   ; 27       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_50     ; clk_50   ; 27       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 777   ; 777  ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 5     ; 5    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Dec 14 22:00:15 2015
Info: Command: quartus_sta MA_55 -c MA_55
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk_50 clk_50
    Info (332110): create_generated_clock -source {Clock_gen|altpll_component|pll|inclk[0]} -divide_by 7 -multiply_by 2 -duty_cycle 50.00 -name {Clock_gen|altpll_component|pll|clk[0]} {Clock_gen|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name MA_55:MA55|cpu_clk MA_55:MA55|cpu_clk
    Info (332105): create_clock -period 1.000 -name clk_358 clk_358
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -16.008
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -16.008     -7228.623 MA_55:MA55|cpu_clk 
    Info (332119):    -6.342      -196.119 clk_358 
    Info (332119):    -1.530       -10.206 clk_50 
    Info (332119):    68.845         0.000 Clock_gen|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.499         0.000 Clock_gen|altpll_component|pll|clk[0] 
    Info (332119):     0.499         0.000 MA_55:MA55|cpu_clk 
    Info (332119):     0.499         0.000 clk_358 
    Info (332119):     0.499         0.000 clk_50 
Info (332146): Worst-case recovery slack is 15.356
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    15.356         0.000 clk_50 
Info (332146): Worst-case removal slack is 3.554
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.554         0.000 clk_50 
Info (332146): Worst-case minimum pulse width slack is -2.277
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.277      -195.720 clk_358 
    Info (332119):    -0.742     -1037.316 MA_55:MA55|cpu_clk 
    Info (332119):     8.758         0.000 clk_50 
    Info (332119):    33.758         0.000 Clock_gen|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.320
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.320     -1848.924 MA_55:MA55|cpu_clk 
    Info (332119):    -1.231       -39.934 clk_358 
    Info (332119):     0.271         0.000 clk_50 
    Info (332119):    69.558         0.000 Clock_gen|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.132
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.132         0.000 clk_50 
    Info (332119):     0.215         0.000 Clock_gen|altpll_component|pll|clk[0] 
    Info (332119):     0.215         0.000 MA_55:MA55|cpu_clk 
    Info (332119):     0.215         0.000 clk_358 
Info (332146): Worst-case recovery slack is 18.334
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    18.334         0.000 clk_50 
Info (332146): Worst-case removal slack is 1.286
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.286         0.000 clk_50 
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423      -122.532 clk_358 
    Info (332119):    -0.500      -699.000 MA_55:MA55|cpu_clk 
    Info (332119):     9.000         0.000 clk_50 
    Info (332119):    34.000         0.000 Clock_gen|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info (144001): Generated suppressed messages file C:/altera/Projects/Gottlieb/MA-55/output_files/MA_55.sta.smsg
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 445 megabytes
    Info: Processing ended: Mon Dec 14 22:00:16 2015
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


+-----------------------------------------------+
; TimeQuest Timing Analyzer Suppressed Messages ;
+-----------------------------------------------+
The suppressed messages can be found in C:/altera/Projects/Gottlieb/MA-55/output_files/MA_55.sta.smsg.


