<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>esoreg.h source code [netbsd/sys/dev/pci/esoreg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pci/esoreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pci</a>/<a href='esoreg.h.html'>esoreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: esoreg.h,v 1.9 2019/05/08 13:40:18 isaki Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 1999 Klaus J. Klein</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="8">8</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="9">9</th><td><i> * are met:</i></td></tr>
<tr><th id="10">10</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="11">11</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="12">12</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="13">13</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="14">14</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="15">15</th><td><i> * 3. The name of the author may not be used to endorse or promote products</i></td></tr>
<tr><th id="16">16</th><td><i> *    derived from this software without specific prior written permission.</i></td></tr>
<tr><th id="17">17</th><td><i> *</i></td></tr>
<tr><th id="18">18</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR</i></td></tr>
<tr><th id="19">19</th><td><i> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES</i></td></tr>
<tr><th id="20">20</th><td><i> * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.</i></td></tr>
<tr><th id="21">21</th><td><i> * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,</i></td></tr>
<tr><th id="22">22</th><td><i> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</i></td></tr>
<tr><th id="23">23</th><td><i> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</i></td></tr>
<tr><th id="24">24</th><td><i> * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</i></td></tr>
<tr><th id="25">25</th><td><i> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,</i></td></tr>
<tr><th id="26">26</th><td><i> * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY</i></td></tr>
<tr><th id="27">27</th><td><i> * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</i></td></tr>
<tr><th id="28">28</th><td><i> * SUCH DAMAGE.</i></td></tr>
<tr><th id="29">29</th><td><i> */</i></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><u>#<span data-ppcond="31">ifndef</span> <span class="macro" data-ref="_M/_DEV_PCI_ESOREG_H_">_DEV_PCI_ESOREG_H_</span></u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/_DEV_PCI_ESOREG_H_" data-ref="_M/_DEV_PCI_ESOREG_H_">_DEV_PCI_ESOREG_H_</dfn></u></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><i>/*</i></td></tr>
<tr><th id="35">35</th><td><i> * PCI Configuration Registers</i></td></tr>
<tr><th id="36">36</th><td><i> */</i></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/ESO_PCI_BAR_IO" data-ref="_M/ESO_PCI_BAR_IO">ESO_PCI_BAR_IO</dfn>		0x10	/* I/O space base address */</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/ESO_PCI_BAR_SB" data-ref="_M/ESO_PCI_BAR_SB">ESO_PCI_BAR_SB</dfn>		0x14	/* SB I/O space base address */</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/ESO_PCI_BAR_VC" data-ref="_M/ESO_PCI_BAR_VC">ESO_PCI_BAR_VC</dfn>		0x18	/* VC I/O space base address */</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/ESO_PCI_BAR_MPU" data-ref="_M/ESO_PCI_BAR_MPU">ESO_PCI_BAR_MPU</dfn>		0x1c	/* MPU-401 I/O space base address */</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/ESO_PCI_BAR_GAME" data-ref="_M/ESO_PCI_BAR_GAME">ESO_PCI_BAR_GAME</dfn>	0x20	/* Game port I/O space base address */</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/ESO_PCI_S1C" data-ref="_M/ESO_PCI_S1C">ESO_PCI_S1C</dfn>		0x50	/* Solo-1 Configuration */</u></td></tr>
<tr><th id="43">43</th><td><u>#define  <dfn class="macro" id="_M/ESO_PCI_S1C_IRQP_MASK" data-ref="_M/ESO_PCI_S1C_IRQP_MASK">ESO_PCI_S1C_IRQP_MASK</dfn>	0x0006000 /* ISA IRQ emulation policy */</u></td></tr>
<tr><th id="44">44</th><td><u>#define  <dfn class="macro" id="_M/ESO_PCI_S1C_DMAP_MASK" data-ref="_M/ESO_PCI_S1C_DMAP_MASK">ESO_PCI_S1C_DMAP_MASK</dfn>	0x0000700 /* DMA policy */</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/ESO_PCI_DDMAC" data-ref="_M/ESO_PCI_DDMAC">ESO_PCI_DDMAC</dfn>		0x60	/* DDMA Control base address */</u></td></tr>
<tr><th id="46">46</th><td><u>#define  <dfn class="macro" id="_M/ESO_PCI_DDMAC_DE" data-ref="_M/ESO_PCI_DDMAC_DE">ESO_PCI_DDMAC_DE</dfn>	0x01	 /* Distributed DMA enable */</u></td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><i>/* PCI Revision IDs of the Solo-1 PCI AudioDrive family */</i></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/ESO_PCI_REVISION_ES1938" data-ref="_M/ESO_PCI_REVISION_ES1938">ESO_PCI_REVISION_ES1938</dfn>	0x00	/* ES1938 */</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/ESO_PCI_REVISION_ES1946" data-ref="_M/ESO_PCI_REVISION_ES1946">ESO_PCI_REVISION_ES1946</dfn>	0x01	/* ES1946 */</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/ESO_PCI_REVISION_ES1946E" data-ref="_M/ESO_PCI_REVISION_ES1946E">ESO_PCI_REVISION_ES1946E</dfn> 0x02	/* ES1946 Revision E */</u></td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><i>/*</i></td></tr>
<tr><th id="54">54</th><td><i> * Check the validity of a PCI I/O space base address for use in</i></td></tr>
<tr><th id="55">55</th><td><i> * ESO_PCI_DDMAC; see the relevant comment in the attach function.</i></td></tr>
<tr><th id="56">56</th><td><i> */</i></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/ESO_VALID_DDMAC_BASE" data-ref="_M/ESO_VALID_DDMAC_BASE">ESO_VALID_DDMAC_BASE</dfn>(addr) \</u></td></tr>
<tr><th id="58">58</th><td><u>    (((addr) &amp; 0x03ff) != 0)</u></td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><i>/*</i></td></tr>
<tr><th id="61">61</th><td><i> * I/O Port offsets</i></td></tr>
<tr><th id="62">62</th><td><i> */</i></td></tr>
<tr><th id="63">63</th><td><i>/* I/O Device ports */</i></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/ESO_IO_A2DMAA" data-ref="_M/ESO_IO_A2DMAA">ESO_IO_A2DMAA</dfn>		0x00	/* [RW] Audio 2 b/c DMA address */</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/ESO_IO_A2DMAC" data-ref="_M/ESO_IO_A2DMAC">ESO_IO_A2DMAC</dfn>		0x04	/* [RW] Audio 2 b/c DMA count */</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/ESO_IO_A2DMAM" data-ref="_M/ESO_IO_A2DMAM">ESO_IO_A2DMAM</dfn>		0x06	/* [RW] Solo-1 mode register */</u></td></tr>
<tr><th id="67">67</th><td><u>#define  <dfn class="macro" id="_M/ESO_IO_A2DMAM_DMAENB" data-ref="_M/ESO_IO_A2DMAM_DMAENB">ESO_IO_A2DMAM_DMAENB</dfn>	0x02	 /* DMA enable */</u></td></tr>
<tr><th id="68">68</th><td><u>#define  <dfn class="macro" id="_M/ESO_IO_A2DMAM_AUTO" data-ref="_M/ESO_IO_A2DMAM_AUTO">ESO_IO_A2DMAM_AUTO</dfn>	0x08	 /* Auto-Initialize DMA enable */</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/ESO_IO_IRQCTL" data-ref="_M/ESO_IO_IRQCTL">ESO_IO_IRQCTL</dfn>		0x07	/* [RW] IRQ control register */</u></td></tr>
<tr><th id="70">70</th><td><u>#define  <dfn class="macro" id="_M/ESO_IO_IRQCTL_A1IRQ" data-ref="_M/ESO_IO_IRQCTL_A1IRQ">ESO_IO_IRQCTL_A1IRQ</dfn>	0x10	 /* Audio 1 IRQ */</u></td></tr>
<tr><th id="71">71</th><td><u>#define  <dfn class="macro" id="_M/ESO_IO_IRQCTL_A2IRQ" data-ref="_M/ESO_IO_IRQCTL_A2IRQ">ESO_IO_IRQCTL_A2IRQ</dfn>	0x20	 /* Audio 2 IRQ */</u></td></tr>
<tr><th id="72">72</th><td><u>#define  <dfn class="macro" id="_M/ESO_IO_IRQCTL_HVIRQ" data-ref="_M/ESO_IO_IRQCTL_HVIRQ">ESO_IO_IRQCTL_HVIRQ</dfn>	0x40	 /* Hardware volume IRQ */</u></td></tr>
<tr><th id="73">73</th><td><u>#define  <dfn class="macro" id="_M/ESO_IO_IRQCTL_MPUIRQ" data-ref="_M/ESO_IO_IRQCTL_MPUIRQ">ESO_IO_IRQCTL_MPUIRQ</dfn>	0x80	 /* MPU-401 IRQ */</u></td></tr>
<tr><th id="74">74</th><td><u>#define  <dfn class="macro" id="_M/ESO_IO_IRQCTL_MASK" data-ref="_M/ESO_IO_IRQCTL_MASK">ESO_IO_IRQCTL_MASK</dfn>	0xf0	 /* all of the above */</u></td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><i>/* Audio/FM Device ports */</i></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/ESO_SB_STATUS" data-ref="_M/ESO_SB_STATUS">ESO_SB_STATUS</dfn>		0x00	/* [R]  FM Status */</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/ESO_SB_LBA" data-ref="_M/ESO_SB_LBA">ESO_SB_LBA</dfn>		0x00	/* [W]  FM Low Bank Address */</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/ESO_SB_LBDW" data-ref="_M/ESO_SB_LBDW">ESO_SB_LBDW</dfn>		0x01	/* [W]  FM Low Bank Data Write */</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/ESO_SB_HBA" data-ref="_M/ESO_SB_HBA">ESO_SB_HBA</dfn>		0x02	/* [W]  FM High Bank Address */</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/ESO_SB_HBDW" data-ref="_M/ESO_SB_HBDW">ESO_SB_HBDW</dfn>		0x03	/* [W]  FM High Bank Data Write */</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/ESO_SB_MIXERADDR" data-ref="_M/ESO_SB_MIXERADDR">ESO_SB_MIXERADDR</dfn>	0x04	/* [RW] Mixer Address Register */</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/ESO_SB_MIXERDATA" data-ref="_M/ESO_SB_MIXERDATA">ESO_SB_MIXERDATA</dfn>	0x05	/* [RW] Mixer Data Register */</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/ESO_SB_RESET" data-ref="_M/ESO_SB_RESET">ESO_SB_RESET</dfn>		0x06	/* [W]  Reset */</u></td></tr>
<tr><th id="85">85</th><td><u>#define  <dfn class="macro" id="_M/ESO_SB_RESET_SW" data-ref="_M/ESO_SB_RESET_SW">ESO_SB_RESET_SW</dfn>	0x01	 /* SW Reset */</u></td></tr>
<tr><th id="86">86</th><td><u>#define  <dfn class="macro" id="_M/ESO_SB_RESET_FIFO" data-ref="_M/ESO_SB_RESET_FIFO">ESO_SB_RESET_FIFO</dfn>	0x02	 /* FIFO Reset */</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/ESO_SB_STATUSFLAGS" data-ref="_M/ESO_SB_STATUSFLAGS">ESO_SB_STATUSFLAGS</dfn>	0x06	/* [R]  Status Flags */</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/ESO_SB_PMR" data-ref="_M/ESO_SB_PMR">ESO_SB_PMR</dfn>		0x07	/* [RW] Power Management Register */</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/ESO_SB_RDR" data-ref="_M/ESO_SB_RDR">ESO_SB_RDR</dfn>		0x0a	/* [R]  Read Data Register */</u></td></tr>
<tr><th id="90">90</th><td><u>#define  <dfn class="macro" id="_M/ESO_SB_RDR_RESETMAGIC" data-ref="_M/ESO_SB_RDR_RESETMAGIC">ESO_SB_RDR_RESETMAGIC</dfn>	0xaa	 /* Indicates SW reset completion */</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/ESO_SB_WDR" data-ref="_M/ESO_SB_WDR">ESO_SB_WDR</dfn>		0x0c	/* [W]  Write Data Register */</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/ESO_SB_RSR" data-ref="_M/ESO_SB_RSR">ESO_SB_RSR</dfn>		0x0c	/* [R]  Read Status Register */</u></td></tr>
<tr><th id="93">93</th><td><u>#define  <dfn class="macro" id="_M/ESO_SB_RSR_BUSY" data-ref="_M/ESO_SB_RSR_BUSY">ESO_SB_RSR_BUSY</dfn>	0x80	 /* WDR not available or Solo-1 busy */</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/ESO_SB_RBSR" data-ref="_M/ESO_SB_RBSR">ESO_SB_RBSR</dfn>		0x0e	/* [R]  Read Buffer Status Register */</u></td></tr>
<tr><th id="95">95</th><td><u>#define  <dfn class="macro" id="_M/ESO_SB_RBSR_RDAV" data-ref="_M/ESO_SB_RBSR_RDAV">ESO_SB_RBSR_RDAV</dfn>	0x80	 /* Data available in RDR */</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/ESO_SB_PIOAFR" data-ref="_M/ESO_SB_PIOAFR">ESO_SB_PIOAFR</dfn>		0x0f	/* [RW] PIO Access to FIFO Register */</u></td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><i>/* Game Port Device ports */</i></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/ESO_GAME_JSTK_OFFSET" data-ref="_M/ESO_GAME_JSTK_OFFSET">ESO_GAME_JSTK_OFFSET</dfn>	0x01	/* Offset from base address */</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/ESO_GAME_JSTK_SIZE" data-ref="_M/ESO_GAME_JSTK_SIZE">ESO_GAME_JSTK_SIZE</dfn>	0x01	/* Size of region */</u></td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td><i>/* (Audio 1) DMAC Device ports */</i></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/ESO_DMAC_DMAA" data-ref="_M/ESO_DMAC_DMAA">ESO_DMAC_DMAA</dfn>		0x00	/* [RW] DMA Current/Base Address */</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/ESO_DMAC_DMAC" data-ref="_M/ESO_DMAC_DMAC">ESO_DMAC_DMAC</dfn>		0x04	/* [RW] DMA Current/Base Count */</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/ESO_DMAC_COMMAND" data-ref="_M/ESO_DMAC_COMMAND">ESO_DMAC_COMMAND</dfn>	0x08	/* [W]  DMA Command */</u></td></tr>
<tr><th id="106">106</th><td><u>#define  <dfn class="macro" id="_M/ESO_DMAC_COMMAND_ENB" data-ref="_M/ESO_DMAC_COMMAND_ENB">ESO_DMAC_COMMAND_ENB</dfn>	0x04	 /* Controller enable */</u></td></tr>
<tr><th id="107">107</th><td><u>#define  <dfn class="macro" id="_M/ESO_DMAC_COMMAND_DREQPOL" data-ref="_M/ESO_DMAC_COMMAND_DREQPOL">ESO_DMAC_COMMAND_DREQPOL</dfn> 0x40	 /* DREQ signal polarity */</u></td></tr>
<tr><th id="108">108</th><td><u>#define  <dfn class="macro" id="_M/ESO_DMAC_COMMAND_DACKPOL" data-ref="_M/ESO_DMAC_COMMAND_DACKPOL">ESO_DMAC_COMMAND_DACKPOL</dfn> 0x80	 /* DACK signal polarity */</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/ESO_DMAC_STATUS" data-ref="_M/ESO_DMAC_STATUS">ESO_DMAC_STATUS</dfn>		0x08	/* [R]  DMA Status */</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/ESO_DMAC_MODE" data-ref="_M/ESO_DMAC_MODE">ESO_DMAC_MODE</dfn>		0x0b	/* [W]  DMA Mode */</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/ESO_DMAC_CLEAR" data-ref="_M/ESO_DMAC_CLEAR">ESO_DMAC_CLEAR</dfn>		0x0d	/* [W]  DMA Master Clear */</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/ESO_DMAC_MASK" data-ref="_M/ESO_DMAC_MASK">ESO_DMAC_MASK</dfn>		0x0f	/* [RW] DMA Mask */</u></td></tr>
<tr><th id="113">113</th><td><u>#define  <dfn class="macro" id="_M/ESO_DMAC_MASK_MASK" data-ref="_M/ESO_DMAC_MASK_MASK">ESO_DMAC_MASK_MASK</dfn>	0x01	/*  Mask DREQ */</u></td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td><i>/* Controller commands */</i></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/ESO_CMD_RCR" data-ref="_M/ESO_CMD_RCR">ESO_CMD_RCR</dfn>		0xc0	/* Read ext. controller registers */</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/ESO_CMD_EXTENB" data-ref="_M/ESO_CMD_EXTENB">ESO_CMD_EXTENB</dfn>		0xc6	/* Enable Solo-1 Extension commands */</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/ESO_CMD_EXTDIS" data-ref="_M/ESO_CMD_EXTDIS">ESO_CMD_EXTDIS</dfn>		0xc7	/* Disable Solo-1 Extension commands */</u></td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td><i>/* Mixer registers */</i></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/ESO_MIXREG_RESET" data-ref="_M/ESO_MIXREG_RESET">ESO_MIXREG_RESET</dfn>	0x00	/* Reset mixer registers */</u></td></tr>
<tr><th id="122">122</th><td><u>#define  <dfn class="macro" id="_M/ESO_MIXREG_RESET_RESET" data-ref="_M/ESO_MIXREG_RESET_RESET">ESO_MIXREG_RESET_RESET</dfn>	0x00	 /* Any value will do */</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/ESO_MIXREG_PVR_MIC" data-ref="_M/ESO_MIXREG_PVR_MIC">ESO_MIXREG_PVR_MIC</dfn>	0x1a	/* Playback mixer: Microphone */</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/ESO_MIXREG_ERS" data-ref="_M/ESO_MIXREG_ERS">ESO_MIXREG_ERS</dfn>		0x1c	/* Extended record source */</u></td></tr>
<tr><th id="125">125</th><td><u>#define  <dfn class="macro" id="_M/ESO_MIXREG_ERS_MIC" data-ref="_M/ESO_MIXREG_ERS_MIC">ESO_MIXREG_ERS_MIC</dfn>	0x00	 /* Microphone */</u></td></tr>
<tr><th id="126">126</th><td><u>#define  <dfn class="macro" id="_M/ESO_MIXREG_ERS_CD" data-ref="_M/ESO_MIXREG_ERS_CD">ESO_MIXREG_ERS_CD</dfn>	0x02	 /* CD */</u></td></tr>
<tr><th id="127">127</th><td><u>#define  <dfn class="macro" id="_M/ESO_MIXREG_ERS_MIC2" data-ref="_M/ESO_MIXREG_ERS_MIC2">ESO_MIXREG_ERS_MIC2</dfn>	0x04	 /* Microphone (again?) */</u></td></tr>
<tr><th id="128">128</th><td><u>#define  <dfn class="macro" id="_M/ESO_MIXREG_ERS_MIXER" data-ref="_M/ESO_MIXREG_ERS_MIXER">ESO_MIXREG_ERS_MIXER</dfn>	0x05	 /* Record mixer */</u></td></tr>
<tr><th id="129">129</th><td><u>#define  <dfn class="macro" id="_M/ESO_MIXREG_ERS_LINE" data-ref="_M/ESO_MIXREG_ERS_LINE">ESO_MIXREG_ERS_LINE</dfn>	0x06	 /* Line */</u></td></tr>
<tr><th id="130">130</th><td><u>#define  <dfn class="macro" id="_M/ESO_MIXREG_ERS_MUTE" data-ref="_M/ESO_MIXREG_ERS_MUTE">ESO_MIXREG_ERS_MUTE</dfn>	0x10	 /* Mutes input to filters for rec */</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/ESO_MIXREG_PCSVR" data-ref="_M/ESO_MIXREG_PCSVR">ESO_MIXREG_PCSVR</dfn>	0x3c	/* PC Speaker Volume Register */</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/ESO_MIXREG_PCSVR_RESV" data-ref="_M/ESO_MIXREG_PCSVR_RESV">ESO_MIXREG_PCSVR_RESV</dfn>	0xf8	 /* Reserved */</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/ESO_MIXREG_PVR_SYNTH" data-ref="_M/ESO_MIXREG_PVR_SYNTH">ESO_MIXREG_PVR_SYNTH</dfn>	0x36	/* Playback mixer: FM/Synth */</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/ESO_MIXREG_PVR_CD" data-ref="_M/ESO_MIXREG_PVR_CD">ESO_MIXREG_PVR_CD</dfn>	0x38	/* Playback mixer: AuxA/CD */</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/ESO_MIXREG_PVR_AUXB" data-ref="_M/ESO_MIXREG_PVR_AUXB">ESO_MIXREG_PVR_AUXB</dfn>	0x3a	/* Playback mixer: AuxB */</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/ESO_MIXREG_PCSPKR_VOL" data-ref="_M/ESO_MIXREG_PCSPKR_VOL">ESO_MIXREG_PCSPKR_VOL</dfn>	0x3c	/* PC speaker volume */</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/ESO_MIXREG_PVR_LINE" data-ref="_M/ESO_MIXREG_PVR_LINE">ESO_MIXREG_PVR_LINE</dfn>	0x3e	/* Playback mixer: Line */</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/ESO_MIXREG_SPAT" data-ref="_M/ESO_MIXREG_SPAT">ESO_MIXREG_SPAT</dfn>		0x50	/* Spatializer Enable and Mode */</u></td></tr>
<tr><th id="139">139</th><td><u>#define  <dfn class="macro" id="_M/ESO_MIXREG_SPAT_MONO" data-ref="_M/ESO_MIXREG_SPAT_MONO">ESO_MIXREG_SPAT_MONO</dfn>	0x02	/* 0 = Stereo in, 1 = Mono in */</u></td></tr>
<tr><th id="140">140</th><td><u>#define  <dfn class="macro" id="_M/ESO_MIXREG_SPAT_RSTREL" data-ref="_M/ESO_MIXREG_SPAT_RSTREL">ESO_MIXREG_SPAT_RSTREL</dfn>	0x04	/* 0 = reset, 1 = release from reset */</u></td></tr>
<tr><th id="141">141</th><td><u>#define  <dfn class="macro" id="_M/ESO_MIXREG_SPAT_ENB" data-ref="_M/ESO_MIXREG_SPAT_ENB">ESO_MIXREG_SPAT_ENB</dfn>	0x08	/* Spatializer Enable */</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/ESO_MIXREG_SPATLVL" data-ref="_M/ESO_MIXREG_SPATLVL">ESO_MIXREG_SPATLVL</dfn>	0x52	/* Spatializer Level */</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/ESO_MIXREG_LMVM" data-ref="_M/ESO_MIXREG_LMVM">ESO_MIXREG_LMVM</dfn>		0x60	/* Left Master Volume and Mute */</u></td></tr>
<tr><th id="144">144</th><td><u>#define  <dfn class="macro" id="_M/ESO_MIXREG_LMVM_MUTE" data-ref="_M/ESO_MIXREG_LMVM_MUTE">ESO_MIXREG_LMVM_MUTE</dfn>	0x40	 /* Mute enable */</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/ESO_MIXREG_LHVCC" data-ref="_M/ESO_MIXREG_LHVCC">ESO_MIXREG_LHVCC</dfn>	0x61	/* Left Hardware Volume Control Ctr */</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/ESO_MIXREG_RMVM" data-ref="_M/ESO_MIXREG_RMVM">ESO_MIXREG_RMVM</dfn>		0x62	/* Right Master Volume and Mute */</u></td></tr>
<tr><th id="147">147</th><td><u>#define  <dfn class="macro" id="_M/ESO_MIXREG_RMVM_MUTE" data-ref="_M/ESO_MIXREG_RMVM_MUTE">ESO_MIXREG_RMVM_MUTE</dfn>	0x40	 /* Mute enable */</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/ESO_MIXREG_RHVCC" data-ref="_M/ESO_MIXREG_RHVCC">ESO_MIXREG_RHVCC</dfn>	0x63	/* Left Hardware Volume Control Ctr */</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/ESO_MIXREG_MVCTL" data-ref="_M/ESO_MIXREG_MVCTL">ESO_MIXREG_MVCTL</dfn>	0x64	/* Master Volume Control */</u></td></tr>
<tr><th id="150">150</th><td><u>#define  <dfn class="macro" id="_M/ESO_MIXREG_MVCTL_HVIRQM" data-ref="_M/ESO_MIXREG_MVCTL_HVIRQM">ESO_MIXREG_MVCTL_HVIRQM</dfn> 0x02	 /* Hardware Volume Control intr mask */</u></td></tr>
<tr><th id="151">151</th><td><u>#define  <dfn class="macro" id="_M/ESO_MIXREG_MVCTL_MPUIRQM" data-ref="_M/ESO_MIXREG_MVCTL_MPUIRQM">ESO_MIXREG_MVCTL_MPUIRQM</dfn> 0x40	 /* MPU-401 interrupt unmask */</u></td></tr>
<tr><th id="152">152</th><td><u>#define  <dfn class="macro" id="_M/ESO_MIXREG_MVCTL_SPLIT" data-ref="_M/ESO_MIXREG_MVCTL_SPLIT">ESO_MIXREG_MVCTL_SPLIT</dfn> 0x80	 /* Split xHVCC/xMVM registers */</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/ESO_MIXREG_CHVIR" data-ref="_M/ESO_MIXREG_CHVIR">ESO_MIXREG_CHVIR</dfn>	0x66	/* Clear Hardware Volume IRQ */</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/ESO_MIXREG_CHVIR_CHVIR" data-ref="_M/ESO_MIXREG_CHVIR_CHVIR">ESO_MIXREG_CHVIR_CHVIR</dfn>	0x00	 /* Any value will do */</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/ESO_MIXREG_RVR_MIC" data-ref="_M/ESO_MIXREG_RVR_MIC">ESO_MIXREG_RVR_MIC</dfn>	0x68	/* Record mixer: Microphone */</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/ESO_MIXREG_RVR_A2" data-ref="_M/ESO_MIXREG_RVR_A2">ESO_MIXREG_RVR_A2</dfn>	0x69	/* Record mixer: Audio 2 */</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/ESO_MIXREG_RVR_CD" data-ref="_M/ESO_MIXREG_RVR_CD">ESO_MIXREG_RVR_CD</dfn>	0x6a	/* Record mixer: AuxA/CD */</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/ESO_MIXREG_RVR_SYNTH" data-ref="_M/ESO_MIXREG_RVR_SYNTH">ESO_MIXREG_RVR_SYNTH</dfn>	0x6b	/* Record mixer: FM/Synth */</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/ESO_MIXREG_RVR_AUXB" data-ref="_M/ESO_MIXREG_RVR_AUXB">ESO_MIXREG_RVR_AUXB</dfn>	0x6c	/* Record mixer: AuxB */</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/ESO_MIXREG_PVR_MONO" data-ref="_M/ESO_MIXREG_PVR_MONO">ESO_MIXREG_PVR_MONO</dfn>	0x6d	/* Playback mixer: Mono In */</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/ESO_MIXREG_RVR_LINE" data-ref="_M/ESO_MIXREG_RVR_LINE">ESO_MIXREG_RVR_LINE</dfn>	0x6e	/* Record mixer: Line */</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/ESO_MIXREG_RVR_MONO" data-ref="_M/ESO_MIXREG_RVR_MONO">ESO_MIXREG_RVR_MONO</dfn>	0x6f	/* Record mixer: Mono In */</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/ESO_MIXREG_A2SRG" data-ref="_M/ESO_MIXREG_A2SRG">ESO_MIXREG_A2SRG</dfn>	0x70	/* Audio 2 Sample Rate Generator */</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/ESO_MIXREG_A2MODE" data-ref="_M/ESO_MIXREG_A2MODE">ESO_MIXREG_A2MODE</dfn>	0x71	/* Audio 2 Mode */</u></td></tr>
<tr><th id="165">165</th><td><u>#define  <dfn class="macro" id="_M/ESO_MIXREG_A2MODE_ASYNC" data-ref="_M/ESO_MIXREG_A2MODE_ASYNC">ESO_MIXREG_A2MODE_ASYNC</dfn> 0x02	 /* A2 SRG and FLTDIV async wrt A1 */</u></td></tr>
<tr><th id="166">166</th><td><u>#define  <dfn class="macro" id="_M/ESO_MIXREG_A2MODE_NEWA1" data-ref="_M/ESO_MIXREG_A2MODE_NEWA1">ESO_MIXREG_A2MODE_NEWA1</dfn> 0x20	 /* New-style SRG for Audio 1 */</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/ESO_MIXREG_A2FLTDIV" data-ref="_M/ESO_MIXREG_A2FLTDIV">ESO_MIXREG_A2FLTDIV</dfn>	0x72	/* Audio 2 Filter Rate Divider */</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/ESO_MIXREG_A2TCRLO" data-ref="_M/ESO_MIXREG_A2TCRLO">ESO_MIXREG_A2TCRLO</dfn>	0x74	/* Audio 2 Transfer Count Reload LO */</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/ESO_MIXREG_A2TCRHI" data-ref="_M/ESO_MIXREG_A2TCRHI">ESO_MIXREG_A2TCRHI</dfn>	0x76	/* Audio 2 Transfer Count Reload HI */</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/ESO_MIXREG_A2C1" data-ref="_M/ESO_MIXREG_A2C1">ESO_MIXREG_A2C1</dfn>		0x78	/* Audio 2 Control 1 */</u></td></tr>
<tr><th id="171">171</th><td><u>#define  <dfn class="macro" id="_M/ESO_MIXREG_A2C1_FIFOENB" data-ref="_M/ESO_MIXREG_A2C1_FIFOENB">ESO_MIXREG_A2C1_FIFOENB</dfn> 0x01	 /* FIFO enable */</u></td></tr>
<tr><th id="172">172</th><td><u>#define  <dfn class="macro" id="_M/ESO_MIXREG_A2C1_DMAENB" data-ref="_M/ESO_MIXREG_A2C1_DMAENB">ESO_MIXREG_A2C1_DMAENB</dfn>	0x02	 /* DMA enable */</u></td></tr>
<tr><th id="173">173</th><td><u>#define  <dfn class="macro" id="_M/ESO_MIXREG_A2C1_RESV0" data-ref="_M/ESO_MIXREG_A2C1_RESV0">ESO_MIXREG_A2C1_RESV0</dfn>	0xcc	 /* Reserved, always write 0 XXXb5? */</u></td></tr>
<tr><th id="174">174</th><td><u>#define  <dfn class="macro" id="_M/ESO_MIXREG_A2C1_AUTO" data-ref="_M/ESO_MIXREG_A2C1_AUTO">ESO_MIXREG_A2C1_AUTO</dfn>	0x10	 /* Auto-initialize mode */</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/ESO_MIXREG_A2C2" data-ref="_M/ESO_MIXREG_A2C2">ESO_MIXREG_A2C2</dfn>		0x7a	/* Audio 2 Control 2 */</u></td></tr>
<tr><th id="176">176</th><td><u>#define  <dfn class="macro" id="_M/ESO_MIXREG_A2C2_16BIT" data-ref="_M/ESO_MIXREG_A2C2_16BIT">ESO_MIXREG_A2C2_16BIT</dfn>	0x01	 /* 1 = 16-bit, 0 = 8-bit */</u></td></tr>
<tr><th id="177">177</th><td><u>#define  <dfn class="macro" id="_M/ESO_MIXREG_A2C2_STEREO" data-ref="_M/ESO_MIXREG_A2C2_STEREO">ESO_MIXREG_A2C2_STEREO</dfn>	0x02	 /* 1 = Stereo, 0 = Mono */</u></td></tr>
<tr><th id="178">178</th><td><u>#define  <dfn class="macro" id="_M/ESO_MIXREG_A2C2_SIGNED" data-ref="_M/ESO_MIXREG_A2C2_SIGNED">ESO_MIXREG_A2C2_SIGNED</dfn>	0x04	 /* 1 = Signed data, 0 = unsigned */</u></td></tr>
<tr><th id="179">179</th><td><u>#define  <dfn class="macro" id="_M/ESO_MIXREG_A2C2_RESV0" data-ref="_M/ESO_MIXREG_A2C2_RESV0">ESO_MIXREG_A2C2_RESV0</dfn>	0x38	 /* Reserved, always write 0 */</u></td></tr>
<tr><th id="180">180</th><td><u>#define  <dfn class="macro" id="_M/ESO_MIXREG_A2C2_IRQM" data-ref="_M/ESO_MIXREG_A2C2_IRQM">ESO_MIXREG_A2C2_IRQM</dfn>	0x40	 /* IRQ mask */</u></td></tr>
<tr><th id="181">181</th><td><u>#define  <dfn class="macro" id="_M/ESO_MIXREG_A2C2_IRQ" data-ref="_M/ESO_MIXREG_A2C2_IRQ">ESO_MIXREG_A2C2_IRQ</dfn>	0x80	 /* IRQ latch */</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/ESO_MIXREG_PVR_A2" data-ref="_M/ESO_MIXREG_PVR_A2">ESO_MIXREG_PVR_A2</dfn>	0x7c	/* Playback mixer: Audio 2 */</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/ESO_MIXREG_MPM" data-ref="_M/ESO_MIXREG_MPM">ESO_MIXREG_MPM</dfn>		0x7d	/* Microphone Preamp, Mono In/Out */</u></td></tr>
<tr><th id="184">184</th><td><u>#define  <dfn class="macro" id="_M/ESO_MIXREG_MPM_MIBYPASS" data-ref="_M/ESO_MIXREG_MPM_MIBYPASS">ESO_MIXREG_MPM_MIBYPASS</dfn> 0x01	 /* MONO_IN mixer bypass */</u></td></tr>
<tr><th id="185">185</th><td><u>#define  <dfn class="macro" id="_M/ESO_MIXREG_MPM_MOMASK" data-ref="_M/ESO_MIXREG_MPM_MOMASK">ESO_MIXREG_MPM_MOMASK</dfn>  0x06	 /* MONO_OUT value mask */</u></td></tr>
<tr><th id="186">186</th><td><u>#define  <dfn class="macro" id="_M/ESO_MIXREG_MPM_MOMUTE" data-ref="_M/ESO_MIXREG_MPM_MOMUTE">ESO_MIXREG_MPM_MOMUTE</dfn>  0x00	  /* MONO_OUT mute */</u></td></tr>
<tr><th id="187">187</th><td><u>#define  <dfn class="macro" id="_M/ESO_MIXREG_MPM_MOCINR" data-ref="_M/ESO_MIXREG_MPM_MOCINR">ESO_MIXREG_MPM_MOCINR</dfn>  0x02	  /* MONO_OUT source CIN_R */</u></td></tr>
<tr><th id="188">188</th><td><u>#define  <dfn class="macro" id="_M/ESO_MIXREG_MPM_MOA2R" data-ref="_M/ESO_MIXREG_MPM_MOA2R">ESO_MIXREG_MPM_MOA2R</dfn>	0x04	  /* MONO_OUT source Audio 2 Right */</u></td></tr>
<tr><th id="189">189</th><td><u>#define  <dfn class="macro" id="_M/ESO_MIXREG_MPM_MOREC" data-ref="_M/ESO_MIXREG_MPM_MOREC">ESO_MIXREG_MPM_MOREC</dfn>	0x06	  /* MONO_OUT source record stage */</u></td></tr>
<tr><th id="190">190</th><td><u>#define  <dfn class="macro" id="_M/ESO_MIXREG_MPM_PREAMP" data-ref="_M/ESO_MIXREG_MPM_PREAMP">ESO_MIXREG_MPM_PREAMP</dfn>	0x08	 /* Preamp enable */</u></td></tr>
<tr><th id="191">191</th><td><u>#define  <dfn class="macro" id="_M/ESO_MIXREG_MPM_RESV0" data-ref="_M/ESO_MIXREG_MPM_RESV0">ESO_MIXREG_MPM_RESV0</dfn>	0xf0	 /* Reserved, always write 0 */</u></td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td><i>/* Controller registers */</i></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/ESO_CTLREG_SRG" data-ref="_M/ESO_CTLREG_SRG">ESO_CTLREG_SRG</dfn>		0xa1	/* Sample Rate Generator */</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/ESO_CTLREG_FLTDIV" data-ref="_M/ESO_CTLREG_FLTDIV">ESO_CTLREG_FLTDIV</dfn>	0xa2	/* Filter Rate Divider */</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/ESO_CTLREG_A1TCRLO" data-ref="_M/ESO_CTLREG_A1TCRLO">ESO_CTLREG_A1TCRLO</dfn>	0xa4	/* Audio 1 Transfer Count Reload LO */</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/ESO_CTLREG_A1TCRHI" data-ref="_M/ESO_CTLREG_A1TCRHI">ESO_CTLREG_A1TCRHI</dfn>	0xa5	/* Audio 1 Transfer Count Reload HI */</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/ESO_CTLREG_ACTL" data-ref="_M/ESO_CTLREG_ACTL">ESO_CTLREG_ACTL</dfn>		0xa8	/* Analog Control */</u></td></tr>
<tr><th id="199">199</th><td><u>#define  <dfn class="macro" id="_M/ESO_CTLREG_ACTL_STEREO" data-ref="_M/ESO_CTLREG_ACTL_STEREO">ESO_CTLREG_ACTL_STEREO</dfn>	0x01	 /* DMA converters stereo */</u></td></tr>
<tr><th id="200">200</th><td><u>#define  <dfn class="macro" id="_M/ESO_CTLREG_ACTL_MONO" data-ref="_M/ESO_CTLREG_ACTL_MONO">ESO_CTLREG_ACTL_MONO</dfn>	0x02	 /* DMA converters mono */</u></td></tr>
<tr><th id="201">201</th><td><u>#define  <dfn class="macro" id="_M/ESO_CTLREG_ACTL_RESV1" data-ref="_M/ESO_CTLREG_ACTL_RESV1">ESO_CTLREG_ACTL_RESV1</dfn>	0x10	 /* Reserved, always write 1 */</u></td></tr>
<tr><th id="202">202</th><td><u>#define  <dfn class="macro" id="_M/ESO_CTLREG_ACTL_RESV0" data-ref="_M/ESO_CTLREG_ACTL_RESV0">ESO_CTLREG_ACTL_RESV0</dfn>	0xe4	 /* Reserved, always write 0 */</u></td></tr>
<tr><th id="203">203</th><td><u>#define  <dfn class="macro" id="_M/ESO_CTLREG_ACTL_RECMON" data-ref="_M/ESO_CTLREG_ACTL_RECMON">ESO_CTLREG_ACTL_RECMON</dfn>	0x08	 /* Record Monitor enable */</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/ESO_CTLREG_LAIC" data-ref="_M/ESO_CTLREG_LAIC">ESO_CTLREG_LAIC</dfn>		0xb1	/* Legacy Audio Interrupt Control */</u></td></tr>
<tr><th id="205">205</th><td><u>#define  <dfn class="macro" id="_M/ESO_CTLREG_LAIC_PINENB" data-ref="_M/ESO_CTLREG_LAIC_PINENB">ESO_CTLREG_LAIC_PINENB</dfn>	0x10	 /* Interrupt pin enable */</u></td></tr>
<tr><th id="206">206</th><td><u>#define  <dfn class="macro" id="_M/ESO_CTLREG_LAIC_EXTENB" data-ref="_M/ESO_CTLREG_LAIC_EXTENB">ESO_CTLREG_LAIC_EXTENB</dfn>	0x40	 /* Extended mode IRQ enable */</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/ESO_CTLREG_DRQCTL" data-ref="_M/ESO_CTLREG_DRQCTL">ESO_CTLREG_DRQCTL</dfn>	0xb2	/* DRQ Control */</u></td></tr>
<tr><th id="208">208</th><td><u>#define  <dfn class="macro" id="_M/ESO_CTLREG_DRQCTL_ENB1" data-ref="_M/ESO_CTLREG_DRQCTL_ENB1">ESO_CTLREG_DRQCTL_ENB1</dfn>	0x10	 /* Supposedly no function, but ... */</u></td></tr>
<tr><th id="209">209</th><td><u>#define  <dfn class="macro" id="_M/ESO_CTLREG_DRQCTL_EXTENB" data-ref="_M/ESO_CTLREG_DRQCTL_EXTENB">ESO_CTLREG_DRQCTL_EXTENB</dfn> 0x40	 /* Extended mode DRQ enable */</u></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/ESO_CTLREG_RECLVL" data-ref="_M/ESO_CTLREG_RECLVL">ESO_CTLREG_RECLVL</dfn>	0xb4	/* Record Level */</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/ESO_CTLREG_A1C1" data-ref="_M/ESO_CTLREG_A1C1">ESO_CTLREG_A1C1</dfn>		0xb7	/* Audio 1 Control 1 */</u></td></tr>
<tr><th id="212">212</th><td><u>#define  <dfn class="macro" id="_M/ESO_CTLREG_A1C1_LOAD" data-ref="_M/ESO_CTLREG_A1C1_LOAD">ESO_CTLREG_A1C1_LOAD</dfn>	0x01	 /* Generate load signal */</u></td></tr>
<tr><th id="213">213</th><td><u>#define  <dfn class="macro" id="_M/ESO_CTLREG_A1C1_RESV0" data-ref="_M/ESO_CTLREG_A1C1_RESV0">ESO_CTLREG_A1C1_RESV0</dfn>	0x02	 /* Reserved, always write 0 */</u></td></tr>
<tr><th id="214">214</th><td><u>#define  <dfn class="macro" id="_M/ESO_CTLREG_A1C1_16BIT" data-ref="_M/ESO_CTLREG_A1C1_16BIT">ESO_CTLREG_A1C1_16BIT</dfn>	0x04	 /* 1 = 16-bit, 0 = 8-bit */</u></td></tr>
<tr><th id="215">215</th><td><u>#define  <dfn class="macro" id="_M/ESO_CTLREG_A1C1_STEREO" data-ref="_M/ESO_CTLREG_A1C1_STEREO">ESO_CTLREG_A1C1_STEREO</dfn>	0x08	 /* DMA FIFO Stereo */</u></td></tr>
<tr><th id="216">216</th><td><u>#define  <dfn class="macro" id="_M/ESO_CTLREG_A1C1_RESV1" data-ref="_M/ESO_CTLREG_A1C1_RESV1">ESO_CTLREG_A1C1_RESV1</dfn>	0x10	 /* Reserved, always write 1 */</u></td></tr>
<tr><th id="217">217</th><td><u>#define  <dfn class="macro" id="_M/ESO_CTLREG_A1C1_SIGNED" data-ref="_M/ESO_CTLREG_A1C1_SIGNED">ESO_CTLREG_A1C1_SIGNED</dfn>	0x20	 /* 1 = Signed data, 0 = unsigned */</u></td></tr>
<tr><th id="218">218</th><td><u>#define  <dfn class="macro" id="_M/ESO_CTLREG_A1C1_MONO" data-ref="_M/ESO_CTLREG_A1C1_MONO">ESO_CTLREG_A1C1_MONO</dfn>	0x40	 /* DMA FIFO Mono */</u></td></tr>
<tr><th id="219">219</th><td><u>#define  <dfn class="macro" id="_M/ESO_CTLREG_A1C1_FIFOENB" data-ref="_M/ESO_CTLREG_A1C1_FIFOENB">ESO_CTLREG_A1C1_FIFOENB</dfn> 0x80	 /* DMA FIFO enable */</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/ESO_CTLREG_A1C2" data-ref="_M/ESO_CTLREG_A1C2">ESO_CTLREG_A1C2</dfn>		0xb8	/* Audio 1 Control 2 */</u></td></tr>
<tr><th id="221">221</th><td><u>#define  <dfn class="macro" id="_M/ESO_CTLREG_A1C2_DMAENB" data-ref="_M/ESO_CTLREG_A1C2_DMAENB">ESO_CTLREG_A1C2_DMAENB</dfn>	0x01	 /* DMA enable */</u></td></tr>
<tr><th id="222">222</th><td><u>#define  <dfn class="macro" id="_M/ESO_CTLREG_A1C2_READ" data-ref="_M/ESO_CTLREG_A1C2_READ">ESO_CTLREG_A1C2_READ</dfn>	0x02	 /* 1 = DMA read/ADC, 0 = write/DAC */</u></td></tr>
<tr><th id="223">223</th><td><u>#define  <dfn class="macro" id="_M/ESO_CTLREG_A1C2_AUTO" data-ref="_M/ESO_CTLREG_A1C2_AUTO">ESO_CTLREG_A1C2_AUTO</dfn>	0x04	 /* Auto-initialize DMA enable */</u></td></tr>
<tr><th id="224">224</th><td><u>#define  <dfn class="macro" id="_M/ESO_CTLREG_A1C2_ADC" data-ref="_M/ESO_CTLREG_A1C2_ADC">ESO_CTLREG_A1C2_ADC</dfn>	0x08	 /* 1 = ADC mode, 0 = DAC mode */</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/ESO_CTLREG_A1TT" data-ref="_M/ESO_CTLREG_A1TT">ESO_CTLREG_A1TT</dfn>		0xb9	/* Audio 1 Transfer Type */</u></td></tr>
<tr><th id="226">226</th><td><u>#define  <dfn class="macro" id="_M/ESO_CTLREG_A1TT_SINGLE" data-ref="_M/ESO_CTLREG_A1TT_SINGLE">ESO_CTLREG_A1TT_SINGLE</dfn>	0x00	 /* Single-Transfer */</u></td></tr>
<tr><th id="227">227</th><td><u>#define  <dfn class="macro" id="_M/ESO_CTLREG_A1TT_DEMAND2" data-ref="_M/ESO_CTLREG_A1TT_DEMAND2">ESO_CTLREG_A1TT_DEMAND2</dfn> 0x01	 /* Demand-Transfer, 2 bytes/DREQ */</u></td></tr>
<tr><th id="228">228</th><td><u>#define  <dfn class="macro" id="_M/ESO_CTLREG_A1TT_DEMAND4" data-ref="_M/ESO_CTLREG_A1TT_DEMAND4">ESO_CTLREG_A1TT_DEMAND4</dfn> 0x02	 /* Demand-Transfer, 4 bytes/DREQ */</u></td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td><i>/*</i></td></tr>
<tr><th id="231">231</th><td><i> * Sample rate related constants.</i></td></tr>
<tr><th id="232">232</th><td><i> * Note: the use of these clock sources must be explicitly enabled for Audio 1.</i></td></tr>
<tr><th id="233">233</th><td><i> */</i></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/ESO_CLK0" data-ref="_M/ESO_CLK0">ESO_CLK0</dfn>		793800L	/* Clock source 0 frequency */</u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/ESO_CLK1" data-ref="_M/ESO_CLK1">ESO_CLK1</dfn>		768000L	/* Clock source 1 frequency */</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/ESO_CLK1_SELECT" data-ref="_M/ESO_CLK1_SELECT">ESO_CLK1_SELECT</dfn>		0x80	/* MSb of divider selects clock src */</u></td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td><i>/*</i></td></tr>
<tr><th id="239">239</th><td><i> * Upper bounds on several polling loop iterations.</i></td></tr>
<tr><th id="240">240</th><td><i> */</i></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/ESO_RESET_TIMEOUT" data-ref="_M/ESO_RESET_TIMEOUT">ESO_RESET_TIMEOUT</dfn>	5000</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/ESO_RDR_TIMEOUT" data-ref="_M/ESO_RDR_TIMEOUT">ESO_RDR_TIMEOUT</dfn>		5000</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/ESO_WDR_TIMEOUT" data-ref="_M/ESO_WDR_TIMEOUT">ESO_WDR_TIMEOUT</dfn>		5000</u></td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td><i>/*</i></td></tr>
<tr><th id="246">246</th><td><i> * Mixer state data conversions.</i></td></tr>
<tr><th id="247">247</th><td><i> */</i></td></tr>
<tr><th id="248">248</th><td><i>/* Truncate MI 8-bit precision gain values to the width of chip registers. */</i></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/ESO_GAIN_TO_3BIT" data-ref="_M/ESO_GAIN_TO_3BIT">ESO_GAIN_TO_3BIT</dfn>(x)		((x) &amp; 0xe0)</u></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/ESO_GAIN_TO_4BIT" data-ref="_M/ESO_GAIN_TO_4BIT">ESO_GAIN_TO_4BIT</dfn>(x)		((x) &amp; 0xf0)</u></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/ESO_GAIN_TO_6BIT" data-ref="_M/ESO_GAIN_TO_6BIT">ESO_GAIN_TO_6BIT</dfn>(x)		((x) &amp; 0xfc)</u></td></tr>
<tr><th id="252">252</th><td><i>/* Convert two 4-bit gain values to standard mixer stereo register layout. */</i></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/ESO_4BIT_GAIN_TO_STEREO" data-ref="_M/ESO_4BIT_GAIN_TO_STEREO">ESO_4BIT_GAIN_TO_STEREO</dfn>(l,r)	((l) | ((r) &gt;&gt; 4))</u></td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td><u>#<span data-ppcond="31">endif</span> /* !_DEV_PCI_ESOREG_H_ */</u></td></tr>
<tr><th id="256">256</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='eso.c.html'>netbsd/sys/dev/pci/eso.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
