# CPE222_FinalProject_FPGA-Tetris
This project implements the classic puzzle game **Tetris** on an FPGA board using **Verilog**. The game runs on a **Digilent Basys3 (Xilinx Artix-7)** and outputs graphics via **VGA**, with scores displayed on a **7-segment display**.

---

## ğŸ¯ Objectives
- Apply knowledge from digital logic design to implement a working hardware-based game.
- Develop a **Tetris Game Engine** running entirely on FPGA.
- Implement VGA signal generation at **640Ã—480 @ 60Hz**.
- Display scores in real time using a **7-segment display**.
- Practice hardware description programming using **Verilog**.

---

## ğŸ“Œ Features
- **Game Display:**
  - Playfield grid: **10Ã—20**.
  - VGA monitor resolution: **640Ã—480**.
  - Score displayed on 7-segment display (up to 9999 points).

- **Tetromino Support:**
  - Includes all 7 standard Tetrimino shapes: **I, O, T, S, Z, J, L**.
  - Rotation supported (clockwise).

- **Controls (Basys3 Buttons & Switches):**
  - `BTN_LEFT` â†’ Move left  
  - `BTN_RIGHT` â†’ Move right  
  - `BTN_UP` â†’ Rotate block  
  - `BTN_DOWN` â†’ Soft drop (increase falling speed)  
  - `SW0` â†’ Reset game  

- **Core Game Mechanics:**
  - Collision detection  
  - Line clearing (+10 points per line)  
  - Game over when blocks exceed top of grid  

---

## âš™ï¸ System Design
### Main Components
- **Input Controller:** Handles movement and rotation via push buttons and reset via slide switch.
- **Game Engine:** Controls block generation, movement, collisions, line clearing, scoring, and game state.
- **VGA Controller:** Generates VGA signals (H-sync, V-sync) and pixel clock (25.175 MHz).
- **7-Segment Controller:** Displays score in real-time.
- **Pseudorandom Generator:** LFSR-based random block generation.

### Graphics
- Blocks and grid displayed in different colors:
  - Empty cell â†’ White  
  - Active falling block â†’ Red  
  - Placed block â†’ Green  

---

## ğŸš€ Results
- Successfully displayed Tetris on **VGA monitor** with smooth gameplay.
- Scores correctly updated and shown on **7-segment display**.
- Stable VGA output at **640Ã—480 resolution**.
- Real-time controls with minimal input delay.

---

## ğŸ› ï¸ Challenges & Solutions
1. **VGA output instability** â†’ Adjusted pixel clock from 25 MHz to **25.175 MHz**.  
2. **Vivado 2D array limitations** â†’ Used index offset instead.  
3. **Complex VGA conditions** â†’ Suggested modularizing conditions with **state machine / lookup table**.  
4. **FPGA resource usage** â†’ Optimized logic sharing to reduce unnecessary cell usage.  
5. **Random block generation** â†’ Implemented **LFSR pseudorandom generator**.  
6. **Keyboard input delay** â†’ Replaced with **Basys3 push buttons** for accuracy.  

---
![Example Image](./image/217627_0.png)