// Seed: 414525366
module module_0;
  assign module_2.id_6 = 0;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    input tri0 id_2,
    output tri0 id_3,
    input wor id_4,
    output tri1 id_5,
    input supply0 id_6,
    input tri0 id_7
);
  assign id_3 = 1'h0;
  or primCall (id_1, id_2, id_4, id_6, id_7);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  wire id_0,
    input  tri  id_1,
    output wire id_2,
    input  tri  id_3,
    input  tri0 id_4,
    input  tri  id_5,
    input  wor  id_6,
    input  tri1 id_7
);
  tri0 id_9, id_10, id_11, id_12, id_13, id_14 = 1, id_15, id_16;
  module_0 modCall_1 ();
endmodule
