library ieee;
use ieee.std_logic_1164.all;

entity sram is 
	port (
		datain 	:in std_logic_vector(7 downto 0);
		address	:in std_logic_vector(7 downto 0);
		w_r 		:in std_logic;
		dataout 	:out std_logic_vector(7 downto 0)
	);
end entity sram;


architecture behav of sram is
	
	type mem is array(1024000 downto 0) of std_logic_vector(10 downto 0);
	signal memory :mem;
	signal addr :integer range 0 to 1024000;
	

begin
	process(address, datain, r_w)
		begin 
			addr <= conv_integer(address);
			if(w_r = '0')then
				memory(addr) <= datain;
			elsif(w_r = '1') then 
				dataout <= memory(addr);
			else 
				dataout <= "ZZZZZZZZZZ";
			end if;
			end if;
		end process;	
end architecture behav;