// Seed: 232060623
module module_0 (
    output supply1 id_0,
    output wor id_1,
    output supply1 id_2,
    input logic id_3#(~1),
    output logic id_4,
    output uwire id_5,
    input logic id_6,
    output supply1 id_7,
    input tri id_8
);
  wire id_10;
  id_11(
      1, id_3, id_7++, id_6, id_7++
  );
  always @(negedge 1 or posedge 1);
  assign id_4 = id_6;
  wire id_12;
  final begin
    id_4 <= 1;
  end
endmodule
module module_1 (
    input logic id_0,
    input logic id_1,
    output supply1 id_2,
    input tri id_3,
    output logic id_4
    , id_7,
    input logic id_5
);
  module_0(
      id_2, id_2, id_2, id_0, id_4, id_2, id_1, id_2, id_3
  );
  wire id_8;
  assign id_2 = 1;
  assign id_4 = id_5;
  always @(1) begin
    $display(id_0, -id_3 ^ 1 - 1'b0, 1, {1, 1});
    if (1) id_4 <= id_0;
  end
  logic id_9, id_10;
  final $display(1'b0, id_5 / id_7, id_3, 1,, 1);
  initial begin
    id_10 = id_0;
    id_4 <= id_0;
  end
  wire id_11;
  always @(*) id_9 = id_1;
  wire id_12;
  assign id_9 = 1;
endmodule
