
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ./pr-web-2886.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000002 cycles: 3975684 heartbeat IPC: 2.51529 cumulative IPC: 2.51529 (Simulation time: 0 hr 0 min 29 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 7712524 heartbeat IPC: 2.67606 cumulative IPC: 2.59318 (Simulation time: 0 hr 0 min 55 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 11497696 heartbeat IPC: 2.64189 cumulative IPC: 2.60922 (Simulation time: 0 hr 1 min 22 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 15433753 heartbeat IPC: 2.54061 cumulative IPC: 2.59172 (Simulation time: 0 hr 1 min 50 sec) 

Warmup complete CPU 0 instructions: 40000002 cycles: 15433754 (Simulation time: 0 hr 1 min 50 sec) 

Heartbeat CPU 0 instructions: 50000002 cycles: 33990808 heartbeat IPC: 0.538879 cumulative IPC: 0.538879 (Simulation time: 0 hr 3 min 3 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 53871463 heartbeat IPC: 0.503002 cumulative IPC: 0.520322 (Simulation time: 0 hr 4 min 24 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 73322830 heartbeat IPC: 0.514103 cumulative IPC: 0.518232 (Simulation time: 0 hr 5 min 48 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 92766340 heartbeat IPC: 0.51431 cumulative IPC: 0.517246 (Simulation time: 0 hr 7 min 12 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 111788901 heartbeat IPC: 0.525692 cumulative IPC: 0.518914 (Simulation time: 0 hr 8 min 29 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 130726160 heartbeat IPC: 0.528059 cumulative IPC: 0.520416 (Simulation time: 0 hr 9 min 43 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 149424034 heartbeat IPC: 0.53482 cumulative IPC: 0.522426 (Simulation time: 0 hr 10 min 52 sec) 
Heartbeat CPU 0 instructions: 120000003 cycles: 167128871 heartbeat IPC: 0.564818 cumulative IPC: 0.527374 (Simulation time: 0 hr 12 min 0 sec) 
Heartbeat CPU 0 instructions: 130000003 cycles: 184316869 heartbeat IPC: 0.581801 cumulative IPC: 0.532913 (Simulation time: 0 hr 13 min 5 sec) 
Heartbeat CPU 0 instructions: 140000001 cycles: 204813269 heartbeat IPC: 0.48789 cumulative IPC: 0.52804 (Simulation time: 0 hr 14 min 24 sec) 
Finished CPU 0 instructions: 100000004 cycles: 189379516 cumulative IPC: 0.52804 (Simulation time: 0 hr 14 min 24 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.52804 instructions: 100000004 cycles: 189379516
cpu0_DTLB TOTAL     ACCESS:   36015928  HIT:   35948681  MISS:      67247
cpu0_DTLB LOAD      ACCESS:   35217714  HIT:   35150968  MISS:      66746
cpu0_DTLB RFO       ACCESS:     798214  HIT:     797713  MISS:        501
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 81.0499 cycles
cpu0_DTLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 361503
cpu0_ITLB TOTAL     ACCESS:    2867815  HIT:    2867815  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2867815  HIT:    2867815  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:      67247  HIT:      41180  MISS:      26067
cpu0_STLB LOAD      ACCESS:      66746  HIT:      40680  MISS:      26066
cpu0_STLB RFO       ACCESS:        501  HIT:        500  MISS:          1
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 186.852 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   25634122  HIT:   23425400  MISS:    2208722
cpu0_L1D LOAD      ACCESS:   24691284  HIT:   22490073  MISS:    2201211
cpu0_L1D RFO       ACCESS:     916804  HIT:     911872  MISS:       4932
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      26034  HIT:      23455  MISS:       2579
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 85.7838 cycles
cpu0_L1D MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 9910792
cpu0_L2C TOTAL     ACCESS:    2267349  HIT:     915524  MISS:    1351549
cpu0_L2C LOAD      ACCESS:    2201210  HIT:     853173  MISS:    1348037
cpu0_L2C RFO       ACCESS:       4932  HIT:       1697  MISS:       3235
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      58628  HIT:      58352  MISS:        276
cpu0_L2C TRANSLATION ACCESS:       2579  HIT:       2302  MISS:        277
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 123.211 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:    1416903  HIT:      33689  MISS:    1317860
LLC LOAD      ACCESS:    1348037  HIT:      33122  MISS:    1314915
LLC RFO       ACCESS:       3235  HIT:        310  MISS:       2925
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      65354  HIT:          0  MISS:      65354
LLC TRANSLATION ACCESS:        277  HIT:        257  MISS:         20
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 105.824 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 1799349
blocks filled to llc = 80348
CPU0MSHR FULL: 

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     822895  ROW_BUFFER_MISS:     494962
 DBUS AVG_CONGESTED_CYCLE:    3.50422
 WQ ROW_BUFFER_HIT:      27072  ROW_BUFFER_MISS:      11325  FULL:          0

Summary: DRAM events
Added_to_RQ : 1317861
Added_to_WQ : 38397
Merged_WQ_READ : 3
 DBUS congested total cycle: 1142097
 DBUS delay total cycle: 583546090

CPU 0 Branch Prediction Accuracy: 96.6529% MPKI: 6.22878 Average ROB Occupancy at Mispredict: 211.334
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 6.22878
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

