-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    imgBayer_dout : IN STD_LOGIC_VECTOR (9 downto 0);
    imgBayer_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    imgBayer_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    imgBayer_empty_n : IN STD_LOGIC;
    imgBayer_read : OUT STD_LOGIC;
    imgG_din : OUT STD_LOGIC_VECTOR (29 downto 0);
    imgG_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    imgG_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    imgG_full_n : IN STD_LOGIC;
    imgG_write : OUT STD_LOGIC;
    p_0_0_03875_46989_lcssa69987018 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_lcssa69967016 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_lcssa69957014 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_lcssa69947012 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_lcssa69937010 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_03883_4_26860_lcssa6893 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_03883_4_16857_lcssa6891 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_03883_46852_lcssa6889 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_03883_3_26849_lcssa6887 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_03883_3_16846_lcssa6885 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_03883_36841_lcssa6883 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_03883_2_26838_lcssa6881 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_03883_2_16835_lcssa6879 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_03883_26830_lcssa6877 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_03883_1_26827_lcssa6875 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_03883_1_16824_lcssa6873 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_03883_16819_lcssa6871 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_03883_267446816_lcssa6869 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_03883_167406813_lcssa6867 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_038836808_lcssa6865 : IN STD_LOGIC_VECTOR (9 downto 0);
    add_ln270 : IN STD_LOGIC_VECTOR (16 downto 0);
    x_phase : IN STD_LOGIC_VECTOR (0 downto 0);
    xor_r : IN STD_LOGIC_VECTOR (14 downto 0);
    cmp724 : IN STD_LOGIC_VECTOR (0 downto 0);
    out_y : IN STD_LOGIC_VECTOR (16 downto 0);
    linebuf_yuv_val_V_3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    linebuf_yuv_val_V_3_ce0 : OUT STD_LOGIC;
    linebuf_yuv_val_V_3_we0 : OUT STD_LOGIC;
    linebuf_yuv_val_V_3_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    linebuf_yuv_val_V_3_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    linebuf_yuv_val_V_3_ce1 : OUT STD_LOGIC;
    linebuf_yuv_val_V_3_q1 : IN STD_LOGIC_VECTOR (9 downto 0);
    linebuf_yuv_val_V_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    linebuf_yuv_val_V_2_ce0 : OUT STD_LOGIC;
    linebuf_yuv_val_V_2_we0 : OUT STD_LOGIC;
    linebuf_yuv_val_V_2_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    linebuf_yuv_val_V_2_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    linebuf_yuv_val_V_2_ce1 : OUT STD_LOGIC;
    linebuf_yuv_val_V_2_q1 : IN STD_LOGIC_VECTOR (9 downto 0);
    linebuf_yuv_val_V_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    linebuf_yuv_val_V_1_ce0 : OUT STD_LOGIC;
    linebuf_yuv_val_V_1_we0 : OUT STD_LOGIC;
    linebuf_yuv_val_V_1_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    linebuf_yuv_val_V_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    linebuf_yuv_val_V_1_ce1 : OUT STD_LOGIC;
    linebuf_yuv_val_V_1_q1 : IN STD_LOGIC_VECTOR (9 downto 0);
    linebuf_yuv_val_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    linebuf_yuv_val_V_ce0 : OUT STD_LOGIC;
    linebuf_yuv_val_V_we0 : OUT STD_LOGIC;
    linebuf_yuv_val_V_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    linebuf_yuv_val_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    linebuf_yuv_val_V_ce1 : OUT STD_LOGIC;
    linebuf_yuv_val_V_q1 : IN STD_LOGIC_VECTOR (9 downto 0);
    zext_ln238 : IN STD_LOGIC_VECTOR (15 downto 0);
    cmp170 : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp84 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_0_0_03875_469896997_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_03875_469896997_out_ap_vld : OUT STD_LOGIC;
    p_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_out_ap_vld : OUT STD_LOGIC;
    p_out1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_out1_ap_vld : OUT STD_LOGIC;
    p_out2 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_out2_ap_vld : OUT STD_LOGIC;
    p_out3 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_out3_ap_vld : OUT STD_LOGIC;
    p_0_0_03883_4_26859_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_03883_4_26859_out_ap_vld : OUT STD_LOGIC;
    p_0_0_03883_4_16856_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_03883_4_16856_out_ap_vld : OUT STD_LOGIC;
    p_0_0_03883_46851_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_03883_46851_out_ap_vld : OUT STD_LOGIC;
    p_0_0_03883_3_26848_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_03883_3_26848_out_ap_vld : OUT STD_LOGIC;
    p_0_0_03883_3_16845_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_03883_3_16845_out_ap_vld : OUT STD_LOGIC;
    p_0_0_03883_36840_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_03883_36840_out_ap_vld : OUT STD_LOGIC;
    p_0_0_03883_2_26837_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_03883_2_26837_out_ap_vld : OUT STD_LOGIC;
    p_0_0_03883_2_16834_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_03883_2_16834_out_ap_vld : OUT STD_LOGIC;
    p_0_0_03883_26829_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_03883_26829_out_ap_vld : OUT STD_LOGIC;
    p_0_0_03883_1_26826_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_03883_1_26826_out_ap_vld : OUT STD_LOGIC;
    p_0_0_03883_1_16823_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_03883_1_16823_out_ap_vld : OUT STD_LOGIC;
    p_0_0_03883_16818_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_03883_16818_out_ap_vld : OUT STD_LOGIC;
    p_0_0_03883_267446815_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_03883_267446815_out_ap_vld : OUT STD_LOGIC;
    p_0_0_03883_167406812_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_03883_167406812_out_ap_vld : OUT STD_LOGIC;
    p_0_0_038836807_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_038836807_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv17_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_const_lv17_1FFFE : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111110";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv26_0 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv5_12 : STD_LOGIC_VECTOR (4 downto 0) := "10010";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv5_6 : STD_LOGIC_VECTOR (4 downto 0) := "00110";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv5_B : STD_LOGIC_VECTOR (4 downto 0) := "01011";
    constant ap_const_lv5_C : STD_LOGIC_VECTOR (4 downto 0) := "01100";
    constant ap_const_lv5_D : STD_LOGIC_VECTOR (4 downto 0) := "01101";
    constant ap_const_lv5_E : STD_LOGIC_VECTOR (4 downto 0) := "01110";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_11 : STD_LOGIC_VECTOR (4 downto 0) := "10001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal icmp_ln273_reg_3878 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln283_reg_3882 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp84_read_reg_3861 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op130_read_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17 : BOOLEAN;
    signal tmp_58_reg_3941 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_58_reg_3941_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state19_pp0_stage0_iter18 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln273_fu_947_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal DIV1_TABLE_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV1_TABLE_ce0 : STD_LOGIC;
    signal DIV1_TABLE_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV1_TABLE_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV1_TABLE_ce1 : STD_LOGIC;
    signal DIV1_TABLE_q1 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV1_TABLE_address2 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV1_TABLE_ce2 : STD_LOGIC;
    signal DIV1_TABLE_q2 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV1_TABLE_address3 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV1_TABLE_ce3 : STD_LOGIC;
    signal DIV1_TABLE_q3 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV2_TABLE_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal DIV2_TABLE_ce0 : STD_LOGIC;
    signal DIV2_TABLE_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal imgBayer_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal imgG_blk_n : STD_LOGIC;
    signal p_0_0_03875_46989_ph_reg_642 : STD_LOGIC_VECTOR (9 downto 0);
    signal g_1_reg_735 : STD_LOGIC_VECTOR (9 downto 0);
    signal g_1_reg_735_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal g_1_reg_735_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_1_reg_735_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_1_reg_735_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_1_reg_735_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_1_reg_735_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_1_reg_735_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_1_reg_735_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_1_reg_735_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_1_reg_735_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_1_reg_735_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_1_reg_735_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_1_reg_735_pp0_iter15_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_1_reg_735_pp0_iter16_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_1_reg_735_pp0_iter17_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal cmp84_read_read_fu_330_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln273_reg_3878_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln273_reg_3878_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln273_reg_3878_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln273_reg_3878_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln273_reg_3878_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln273_reg_3878_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln273_reg_3878_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln273_reg_3878_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln273_reg_3878_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln273_reg_3878_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln273_reg_3878_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln273_reg_3878_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln273_reg_3878_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln273_reg_3878_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln273_reg_3878_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln273_reg_3878_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln283_fu_977_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln283_reg_3882_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal linebuf_yuv_val_V_addr_reg_3886 : STD_LOGIC_VECTOR (10 downto 0);
    signal linebuf_yuv_val_V_1_addr_reg_3892 : STD_LOGIC_VECTOR (10 downto 0);
    signal linebuf_yuv_val_V_1_addr_reg_3892_pp0_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal linebuf_yuv_val_V_2_addr_reg_3898 : STD_LOGIC_VECTOR (10 downto 0);
    signal linebuf_yuv_val_V_2_addr_reg_3898_pp0_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal linebuf_yuv_val_V_3_addr_reg_3904 : STD_LOGIC_VECTOR (10 downto 0);
    signal linebuf_yuv_val_V_3_addr_reg_3904_pp0_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal cmp147_fu_983_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp147_reg_3910 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp147_reg_3910_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln394_fu_999_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln394_reg_3934 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln394_reg_3934_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln394_reg_3934_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln394_reg_3934_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln394_reg_3934_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln394_reg_3934_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln394_reg_3934_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln394_reg_3934_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln394_reg_3934_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln394_reg_3934_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln394_reg_3934_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln394_reg_3934_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln394_reg_3934_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln394_reg_3934_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln394_reg_3934_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln394_reg_3934_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln394_reg_3934_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln394_reg_3934_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_58_reg_3941_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_58_reg_3941_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_58_reg_3941_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_58_reg_3941_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_58_reg_3941_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_58_reg_3941_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_58_reg_3941_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_58_reg_3941_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_58_reg_3941_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_58_reg_3941_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_58_reg_3941_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_58_reg_3941_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_58_reg_3941_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_58_reg_3941_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_58_reg_3941_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_58_reg_3941_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal PixBufVal_val_V_26_load_reg_3945 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_26_load_reg_3945_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_26_load_reg_3945_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_26_load_reg_3945_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_26_load_reg_3945_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_26_load_reg_3945_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_26_load_reg_3945_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_26_load_reg_3945_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_26_load_reg_3945_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_26_load_reg_3945_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_26_load_reg_3945_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_26_load_reg_3945_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_26_load_reg_3945_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_26_load_reg_3945_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_26_load_reg_3945_pp0_iter15_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_26_load_reg_3945_pp0_iter16_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_27_load_reg_3952 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_27_load_reg_3952_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_27_load_reg_3952_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_27_load_reg_3952_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_27_load_reg_3952_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_27_load_reg_3952_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_27_load_reg_3952_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_27_load_reg_3952_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_27_load_reg_3952_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_27_load_reg_3952_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_27_load_reg_3952_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_27_load_reg_3952_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_27_load_reg_3952_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_27_load_reg_3952_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_27_load_reg_3952_pp0_iter15_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_27_load_reg_3952_pp0_iter16_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_28_load_reg_3959 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_28_load_reg_3959_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_28_load_reg_3959_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_28_load_reg_3959_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_28_load_reg_3959_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_28_load_reg_3959_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_28_load_reg_3959_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_28_load_reg_3959_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_28_load_reg_3959_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_28_load_reg_3959_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_28_load_reg_3959_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_28_load_reg_3959_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_28_load_reg_3959_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_28_load_reg_3959_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_28_load_reg_3959_pp0_iter15_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_28_load_reg_3959_pp0_iter16_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_29_load_reg_3966 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_29_load_reg_3966_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_29_load_reg_3966_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_29_load_reg_3966_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_29_load_reg_3966_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_29_load_reg_3966_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_29_load_reg_3966_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_29_load_reg_3966_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_29_load_reg_3966_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_29_load_reg_3966_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_29_load_reg_3966_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_29_load_reg_3966_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_29_load_reg_3966_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_29_load_reg_3966_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_29_load_reg_3966_pp0_iter15_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_29_load_reg_3966_pp0_iter16_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_30_load_reg_3973 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_30_load_reg_3973_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_30_load_reg_3973_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_30_load_reg_3973_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_30_load_reg_3973_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_30_load_reg_3973_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_30_load_reg_3973_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_30_load_reg_3973_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_30_load_reg_3973_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_30_load_reg_3973_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_30_load_reg_3973_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_30_load_reg_3973_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_30_load_reg_3973_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_30_load_reg_3973_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_30_load_reg_3973_pp0_iter15_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_30_load_reg_3973_pp0_iter16_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_39_reg_3980 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_reg_3989 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_37_reg_3998 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_36_reg_4007 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_038836807_load_reg_4015 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_038836807_load_reg_4015_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_038836807_load_reg_4015_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_038836807_load_reg_4015_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_038836807_load_reg_4015_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_038836807_load_reg_4015_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_038836807_load_reg_4015_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_038836807_load_reg_4015_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_038836807_load_reg_4015_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_038836807_load_reg_4015_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_038836807_load_reg_4015_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_038836807_load_reg_4015_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_038836807_load_reg_4015_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_038836807_load_reg_4015_pp0_iter15_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_038836807_load_reg_4015_pp0_iter16_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_167406812_load_reg_4020 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_167406812_load_reg_4020_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_167406812_load_reg_4020_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_167406812_load_reg_4020_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_167406812_load_reg_4020_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_167406812_load_reg_4020_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_167406812_load_reg_4020_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_167406812_load_reg_4020_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_167406812_load_reg_4020_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_167406812_load_reg_4020_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_167406812_load_reg_4020_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_167406812_load_reg_4020_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_167406812_load_reg_4020_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_167406812_load_reg_4020_pp0_iter15_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_167406812_load_reg_4020_pp0_iter16_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_31_load_reg_4025 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_31_load_reg_4025_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_31_load_reg_4025_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_31_load_reg_4025_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_31_load_reg_4025_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_31_load_reg_4025_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_31_load_reg_4025_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_31_load_reg_4025_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_31_load_reg_4025_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_31_load_reg_4025_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_31_load_reg_4025_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_31_load_reg_4025_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_31_load_reg_4025_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_31_load_reg_4025_pp0_iter15_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_31_load_reg_4025_pp0_iter16_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_16818_load_reg_4030 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_16818_load_reg_4030_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_16818_load_reg_4030_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_16818_load_reg_4030_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_16818_load_reg_4030_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_16818_load_reg_4030_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_16818_load_reg_4030_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_16818_load_reg_4030_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_16818_load_reg_4030_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_16818_load_reg_4030_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_16818_load_reg_4030_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_16818_load_reg_4030_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_16818_load_reg_4030_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_16818_load_reg_4030_pp0_iter15_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_16818_load_reg_4030_pp0_iter16_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_1_16823_load_reg_4035 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_1_16823_load_reg_4035_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_1_16823_load_reg_4035_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_1_16823_load_reg_4035_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_1_16823_load_reg_4035_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_1_16823_load_reg_4035_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_1_16823_load_reg_4035_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_1_16823_load_reg_4035_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_1_16823_load_reg_4035_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_1_16823_load_reg_4035_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_1_16823_load_reg_4035_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_1_16823_load_reg_4035_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_1_16823_load_reg_4035_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_1_16823_load_reg_4035_pp0_iter15_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_1_16823_load_reg_4035_pp0_iter16_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_32_load_reg_4040 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_32_load_reg_4040_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_32_load_reg_4040_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_32_load_reg_4040_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_32_load_reg_4040_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_32_load_reg_4040_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_32_load_reg_4040_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_32_load_reg_4040_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_32_load_reg_4040_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_32_load_reg_4040_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_32_load_reg_4040_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_32_load_reg_4040_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_32_load_reg_4040_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_32_load_reg_4040_pp0_iter15_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_32_load_reg_4040_pp0_iter16_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_26829_load_reg_4045 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_26829_load_reg_4045_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_26829_load_reg_4045_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_26829_load_reg_4045_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_26829_load_reg_4045_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_26829_load_reg_4045_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_26829_load_reg_4045_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_26829_load_reg_4045_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_26829_load_reg_4045_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_26829_load_reg_4045_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_26829_load_reg_4045_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_26829_load_reg_4045_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_26829_load_reg_4045_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_26829_load_reg_4045_pp0_iter15_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_26829_load_reg_4045_pp0_iter16_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_3_load_reg_4050 : STD_LOGIC_VECTOR (9 downto 0);
    signal g_3_load_reg_4050_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_3_load_reg_4050_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_3_load_reg_4050_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_3_load_reg_4050_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_3_load_reg_4050_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_3_load_reg_4050_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_3_load_reg_4050_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_3_load_reg_4050_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_3_load_reg_4050_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_3_load_reg_4050_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_3_load_reg_4050_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_3_load_reg_4050_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_3_load_reg_4050_pp0_iter15_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_3_load_reg_4050_pp0_iter16_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_33_load_reg_4055 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_33_load_reg_4055_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_33_load_reg_4055_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_33_load_reg_4055_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_33_load_reg_4055_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_33_load_reg_4055_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_33_load_reg_4055_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_33_load_reg_4055_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_33_load_reg_4055_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_33_load_reg_4055_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_33_load_reg_4055_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_33_load_reg_4055_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_33_load_reg_4055_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_33_load_reg_4055_pp0_iter15_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_33_load_reg_4055_pp0_iter16_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_36840_load_reg_4060 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_36840_load_reg_4060_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_36840_load_reg_4060_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_36840_load_reg_4060_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_36840_load_reg_4060_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_36840_load_reg_4060_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_36840_load_reg_4060_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_36840_load_reg_4060_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_36840_load_reg_4060_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_36840_load_reg_4060_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_36840_load_reg_4060_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_36840_load_reg_4060_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_36840_load_reg_4060_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_36840_load_reg_4060_pp0_iter15_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_36840_load_reg_4060_pp0_iter16_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_3_16845_load_reg_4065 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_3_16845_load_reg_4065_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_3_16845_load_reg_4065_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_3_16845_load_reg_4065_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_3_16845_load_reg_4065_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_3_16845_load_reg_4065_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_3_16845_load_reg_4065_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_3_16845_load_reg_4065_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_3_16845_load_reg_4065_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_3_16845_load_reg_4065_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_3_16845_load_reg_4065_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_3_16845_load_reg_4065_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_3_16845_load_reg_4065_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_3_16845_load_reg_4065_pp0_iter15_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_3_16845_load_reg_4065_pp0_iter16_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_34_load_reg_4070 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_34_load_reg_4070_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_34_load_reg_4070_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_34_load_reg_4070_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_34_load_reg_4070_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_34_load_reg_4070_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_34_load_reg_4070_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_34_load_reg_4070_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_34_load_reg_4070_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_34_load_reg_4070_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_34_load_reg_4070_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_34_load_reg_4070_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_34_load_reg_4070_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_34_load_reg_4070_pp0_iter15_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_34_load_reg_4070_pp0_iter16_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_46851_load_reg_4075 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_46851_load_reg_4075_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_46851_load_reg_4075_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_46851_load_reg_4075_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_46851_load_reg_4075_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_46851_load_reg_4075_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_46851_load_reg_4075_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_46851_load_reg_4075_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_46851_load_reg_4075_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_46851_load_reg_4075_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_46851_load_reg_4075_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_46851_load_reg_4075_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_46851_load_reg_4075_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_46851_load_reg_4075_pp0_iter15_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_46851_load_reg_4075_pp0_iter16_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_4_16856_load_reg_4080 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_4_16856_load_reg_4080_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_4_16856_load_reg_4080_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_4_16856_load_reg_4080_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_4_16856_load_reg_4080_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_4_16856_load_reg_4080_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_4_16856_load_reg_4080_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_4_16856_load_reg_4080_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_4_16856_load_reg_4080_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_4_16856_load_reg_4080_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_4_16856_load_reg_4080_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_4_16856_load_reg_4080_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_4_16856_load_reg_4080_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_4_16856_load_reg_4080_pp0_iter15_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_4_16856_load_reg_4080_pp0_iter16_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_35_load_reg_4085 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_35_load_reg_4085_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_35_load_reg_4085_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_35_load_reg_4085_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_35_load_reg_4085_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_35_load_reg_4085_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_35_load_reg_4085_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_35_load_reg_4085_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_35_load_reg_4085_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_35_load_reg_4085_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_35_load_reg_4085_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_35_load_reg_4085_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_35_load_reg_4085_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_35_load_reg_4085_pp0_iter15_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_35_load_reg_4085_pp0_iter16_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln405_1_fu_1311_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln405_1_reg_4090 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln405_3_fu_1319_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln405_3_reg_4095 : STD_LOGIC_VECTOR (10 downto 0);
    signal K_V_12_fu_1369_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_V_12_reg_4103 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln407_1_fu_1387_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln407_1_reg_4108 : STD_LOGIC_VECTOR (10 downto 0);
    signal K_V_3_fu_1429_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_V_3_reg_4113 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln410_2_fu_1483_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln410_2_reg_4118 : STD_LOGIC_VECTOR (10 downto 0);
    signal K_V_15_fu_1497_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_V_15_reg_4123 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_V_16_fu_1553_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_V_16_reg_4128 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln413_2_fu_1575_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln413_2_reg_4133 : STD_LOGIC_VECTOR (10 downto 0);
    signal K_V_9_fu_1613_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_V_9_reg_4138 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_V_19_fu_1665_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_V_19_reg_4143 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln420_fu_1671_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln420_reg_4148 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln420_reg_4148_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln420_1_fu_1675_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln420_1_reg_4154 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln420_1_reg_4154_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln420_2_fu_1679_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln420_2_reg_4159 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln420_2_reg_4159_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln420_3_fu_1683_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln420_3_reg_4164 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln420_3_reg_4164_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln420_fu_1687_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln420_reg_4170 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln420_1_fu_1693_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln420_1_reg_4175 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln423_fu_1699_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln423_reg_4180 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln423_reg_4180_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln423_1_fu_1703_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln423_1_reg_4185 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln423_1_reg_4185_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln423_fu_1707_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln423_reg_4190 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln423_1_fu_1713_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln423_1_reg_4195 : STD_LOGIC_VECTOR (12 downto 0);
    signal ave_V_fu_1800_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_V_reg_4200 : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_V_reg_4200_pp0_iter4_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_V_reg_4200_pp0_iter5_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_V_reg_4200_pp0_iter6_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_V_reg_4200_pp0_iter7_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_V_reg_4200_pp0_iter8_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_V_reg_4200_pp0_iter9_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_V_reg_4200_pp0_iter10_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_V_reg_4200_pp0_iter11_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_V_reg_4200_pp0_iter12_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln421_fu_1806_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln421_reg_4205 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln421_1_fu_1809_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln421_1_reg_4210 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln421_2_fu_1812_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln421_2_reg_4216 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln421_3_fu_1815_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln421_3_reg_4222 : STD_LOGIC_VECTOR (12 downto 0);
    signal ave_V_1_fu_1838_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_V_1_reg_4227 : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_V_1_reg_4227_pp0_iter4_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_V_1_reg_4227_pp0_iter5_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_V_1_reg_4227_pp0_iter6_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_V_1_reg_4227_pp0_iter7_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_V_1_reg_4227_pp0_iter8_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_V_1_reg_4227_pp0_iter9_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_V_1_reg_4227_pp0_iter10_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_V_1_reg_4227_pp0_iter11_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln422_fu_1844_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln422_reg_4232 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln422_1_fu_1847_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln422_1_reg_4237 : STD_LOGIC_VECTOR (12 downto 0);
    signal ave_V_2_fu_1860_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_V_2_reg_4242 : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_V_2_reg_4242_pp0_iter4_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_V_2_reg_4242_pp0_iter5_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_V_2_reg_4242_pp0_iter6_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_V_2_reg_4242_pp0_iter7_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_V_2_reg_4242_pp0_iter8_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_V_2_reg_4242_pp0_iter9_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_V_2_reg_4242_pp0_iter10_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_V_2_reg_4242_pp0_iter11_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_V_3_fu_1872_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_V_3_reg_4247 : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_V_3_reg_4247_pp0_iter4_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_V_3_reg_4247_pp0_iter5_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_V_3_reg_4247_pp0_iter6_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_V_3_reg_4247_pp0_iter7_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_V_3_reg_4247_pp0_iter8_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_V_3_reg_4247_pp0_iter9_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_V_3_reg_4247_pp0_iter10_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_V_3_reg_4247_pp0_iter11_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_V_3_reg_4247_pp0_iter12_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal mean_V_fu_1926_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal mean_V_reg_4252 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_26_reg_4260 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1513_2_reg_4265 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1513_3_reg_4270 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_27_reg_4275 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1513_4_reg_4280 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1513_5_reg_4285 : STD_LOGIC_VECTOR (11 downto 0);
    signal mean_V_3_fu_2050_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal mean_V_3_reg_4290 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln438_fu_2118_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln438_reg_4298 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln438_reg_4298_pp0_iter4_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln439_fu_2184_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln439_reg_4305 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln439_reg_4305_pp0_iter4_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln431_fu_2348_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln431_reg_4312 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln431_reg_4312_pp0_iter5_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln431_1_fu_2354_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln431_1_reg_4318 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln431_1_reg_4318_pp0_iter5_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ret_V_69_fu_2360_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_69_reg_4324 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln61_12_fu_2365_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln61_12_reg_4330 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_70_fu_2371_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_70_reg_4335 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln61_13_fu_2376_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln61_13_reg_4341 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_71_fu_2382_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_71_reg_4346 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln61_14_fu_2387_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln61_14_reg_4352 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_72_fu_2393_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_72_reg_4357 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln61_15_fu_2398_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln61_15_reg_4363 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_73_fu_2404_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_73_reg_4368 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln61_16_fu_2409_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln61_16_reg_4374 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_74_fu_2415_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_74_reg_4379 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln61_17_fu_2420_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln61_17_reg_4385 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_75_fu_2426_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_75_reg_4390 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln61_18_fu_2431_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln61_18_reg_4396 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_76_fu_2437_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_76_reg_4401 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln61_19_fu_2442_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln61_19_reg_4407 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln434_fu_2568_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln434_reg_4412 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln434_reg_4412_pp0_iter5_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln434_1_fu_2574_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln434_1_reg_4418 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln434_1_reg_4418_pp0_iter5_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln431_3_fu_2580_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln431_3_reg_4424 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln431_1_reg_4429 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln432_fu_2668_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln432_reg_4434 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln432_1_fu_2674_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln432_1_reg_4439 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln432_3_fu_2680_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln432_3_reg_4444 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln432_1_reg_4449 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln433_fu_2770_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln433_reg_4454 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln433_1_fu_2776_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln433_1_reg_4459 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln433_3_fu_2782_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln433_3_reg_4464 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln433_1_reg_4469 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln434_3_fu_2804_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln434_3_reg_4474 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln434_1_reg_4479 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln1495_fu_2930_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1495_reg_4484 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1495_8_fu_2936_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1495_8_reg_4489 : STD_LOGIC_VECTOR (11 downto 0);
    signal w_8_reg_4514 : STD_LOGIC_VECTOR (8 downto 0);
    signal w_8_reg_4514_pp0_iter8_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal w_3_fu_3210_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal w_3_reg_4520 : STD_LOGIC_VECTOR (7 downto 0);
    signal w_3_reg_4520_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal w_5_fu_3224_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal w_5_reg_4525 : STD_LOGIC_VECTOR (7 downto 0);
    signal w_5_reg_4525_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal w_7_reg_4530 : STD_LOGIC_VECTOR (8 downto 0);
    signal w_7_reg_4530_pp0_iter8_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln450_fu_3248_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln450_reg_4536 : STD_LOGIC_VECTOR (8 downto 0);
    signal lshr_ln_reg_4584 : STD_LOGIC_VECTOR (9 downto 0);
    signal lshr_ln456_3_reg_4599 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln459_2_fu_3370_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln459_2_reg_4634 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln459_1_reg_4640 : STD_LOGIC_VECTOR (12 downto 0);
    signal g_4_fu_3451_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal g_4_reg_4645 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_56_reg_4650 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln465_fu_3476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln465_reg_4656 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_0_0_03875_46989_ph_phi_fu_645_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_p_0_0_03875_46989_ph_reg_642 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_p_0_0_03883_4_26860_phi_fu_657_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln342_16_fu_1232_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_0_03883_4_26860_reg_654 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_p_0_0_03883_4_16857_phi_fu_666_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln342_17_fu_1239_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_0_03883_4_16857_reg_663 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_p_0_0_03883_468516854_phi_fu_675_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln342_18_fu_1247_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_0_03883_468516854_reg_672 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_p_0_0_03883_46852_phi_fu_684_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln342_19_fu_1255_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_0_03883_46852_reg_681 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_p_0_0_03883_3_26849_phi_fu_693_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln342_8_fu_1178_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_0_03883_3_26849_reg_690 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_p_0_0_03883_3_16846_phi_fu_702_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln342_9_fu_1184_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_0_03883_3_16846_reg_699 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_p_0_0_03883_368406843_phi_fu_711_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln342_10_fu_1191_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_0_03883_368406843_reg_708 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_p_0_0_03883_36841_phi_fu_720_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln342_11_fu_1198_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_0_03883_36841_reg_717 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_p_0_0_03883_2_26838_phi_fu_729_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln342_12_fu_1205_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_0_03883_2_26838_reg_726 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_g_1_phi_fu_738_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln342_13_fu_1211_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_g_1_reg_735 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_p_0_0_03883_268296832_phi_fu_748_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln342_14_fu_1218_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_0_03883_268296832_reg_745 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_p_0_0_03883_26830_phi_fu_757_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln342_15_fu_1225_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_0_03883_26830_reg_754 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_p_0_0_03883_1_26827_phi_fu_766_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln342_fu_1124_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_0_03883_1_26827_reg_763 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_p_0_0_03883_1_16824_phi_fu_775_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln342_1_fu_1130_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_0_03883_1_16824_reg_772 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_p_0_0_03883_168186821_phi_fu_784_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln342_2_fu_1137_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_0_03883_168186821_reg_781 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_p_0_0_03883_16819_phi_fu_793_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln342_3_fu_1144_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_0_03883_16819_reg_790 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_p_0_0_03883_267446816_phi_fu_802_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln342_4_fu_1151_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_0_03883_267446816_reg_799 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_p_0_0_03883_167406813_phi_fu_811_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln342_5_fu_1157_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_0_03883_167406813_reg_808 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_p_0_0_0388368076810_phi_fu_820_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln342_6_fu_1164_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_0_0388368076810_reg_817 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_p_0_0_038836808_phi_fu_829_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln342_7_fu_1171_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_0_038836808_reg_826 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln273_fu_959_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln448_fu_3129_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln448_1_fu_3153_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln448_2_fu_3174_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln448_3_fu_3195_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln452_fu_3279_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal x_fu_246 : STD_LOGIC_VECTOR (16 downto 0);
    signal x_11_fu_953_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_z : STD_LOGIC_VECTOR (16 downto 0);
    signal PixBufVal_val_V_26_fu_250 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_27_fu_254 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_28_fu_258 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_29_fu_262 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_30_fu_266 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_038836807_fu_270 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_167406812_fu_274 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_31_fu_278 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_16818_fu_282 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_1_16823_fu_286 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_32_fu_290 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_26829_fu_294 : STD_LOGIC_VECTOR (9 downto 0);
    signal g_3_fu_298 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_33_fu_302 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_36840_fu_306 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_3_16845_fu_310 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_34_fu_314 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_46851_fu_318 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_03883_4_16856_fu_322 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_35_fu_326 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal zext_ln238_cast_fu_835_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln281_fu_967_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln394_fu_989_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln394_fu_995_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal out_x_fu_971_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln540_fu_1005_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal shl_ln_fu_1299_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln405_fu_1307_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln405_4_fu_1323_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln405_fu_1327_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln405_2_fu_1315_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln1_fu_1339_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln406_2_fu_1355_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln406_fu_1359_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln406_fu_1347_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln406_3_fu_1365_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln2_fu_1375_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln407_fu_1383_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln407_2_fu_1391_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln407_fu_1395_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln406_1_fu_1351_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln3_fu_1407_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln408_fu_1419_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln408_fu_1415_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln408_1_fu_1425_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln4_fu_1435_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln409_fu_1443_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln409_2_fu_1451_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln409_fu_1455_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln5_fu_1467_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln409_1_fu_1447_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln410_fu_1487_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln410_fu_1475_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln410_3_fu_1493_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln6_fu_1503_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln411_fu_1511_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln410_1_fu_1479_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln411_fu_1515_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln7_fu_1527_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln412_fu_1535_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln412_2_fu_1543_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln412_fu_1547_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln8_fu_1559_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln412_1_fu_1539_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln413_fu_1579_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln413_fu_1567_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln413_3_fu_1585_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln9_fu_1595_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln414_fu_1603_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln413_1_fu_1571_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln414_fu_1607_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln10_fu_1619_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln415_fu_1627_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln415_1_fu_1631_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln415_fu_1635_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln11_fu_1647_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln416_fu_1655_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln416_fu_1659_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_V_fu_1333_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_V_13_fu_1401_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_V_14_fu_1461_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_V_6_fu_1521_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_V_17_fu_1589_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_V_18_fu_1641_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln420_5_fu_1797_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln420_4_fu_1794_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln421_fu_1818_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln421_1_fu_1828_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln421_5_fu_1834_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln421_4_fu_1824_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln422_fu_1850_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln422_2_fu_1856_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln423_3_fu_1869_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln423_2_fu_1866_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln1513_fu_1886_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln1513_s_fu_1892_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1513_1_fu_1906_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1513_8_fu_1902_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_fu_1878_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln1513_9_fu_1920_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln1513_10_fu_1916_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1513_10_fu_1942_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln1513_12_fu_1976_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln1513_14_fu_2010_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln1513_6_fu_2016_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1513_7_fu_2030_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1513_17_fu_2026_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_28_fu_2002_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln1513_15_fu_2044_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln1513_18_fu_2040_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_81_fu_2058_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_49_fu_2068_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_24_fu_2062_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln61_16_fu_2076_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_82_fu_2088_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_50_fu_2098_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_25_fu_2092_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln61_17_fu_2106_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1496_6_fu_2084_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln438_fu_2114_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_83_fu_2124_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_52_fu_2134_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_26_fu_2128_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln61_18_fu_2142_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_84_fu_2154_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_53_fu_2164_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_27_fu_2158_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln61_19_fu_2172_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1496_7_fu_2150_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln439_fu_2180_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1513_12_fu_2190_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1513_11_fu_2196_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln1513_14_fu_2193_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln1513_15_fu_2209_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1513_13_fu_2215_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln1513_16_fu_2212_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_fu_2228_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_fu_2238_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_fu_2232_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln61_fu_2246_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_66_fu_2258_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_30_fu_2268_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_9_fu_2262_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln61_1_fu_2276_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_67_fu_2288_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_31_fu_2298_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_10_fu_2292_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln61_2_fu_2306_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_68_fu_2318_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_32_fu_2328_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_11_fu_2322_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln61_3_fu_2336_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln186_fu_2284_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln1496_fu_2254_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln431_fu_2344_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln1496_1_fu_2314_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mean_V_1_fu_2202_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal mean_V_2_fu_2221_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_77_fu_2448_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_44_fu_2458_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_20_fu_2452_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln61_12_fu_2466_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_78_fu_2478_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_45_fu_2488_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_21_fu_2482_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln61_13_fu_2496_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_79_fu_2508_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_46_fu_2518_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_22_fu_2512_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln61_14_fu_2526_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_80_fu_2538_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_47_fu_2548_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_23_fu_2542_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln61_15_fu_2556_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln186_11_fu_2504_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln1496_5_fu_2474_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln434_fu_2564_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln186_12_fu_2534_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln431_fu_2584_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_34_fu_2600_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln61_4_fu_2607_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_35_fu_2617_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln61_5_fu_2624_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_36_fu_2634_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln61_6_fu_2641_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_37_fu_2651_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln61_7_fu_2658_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln1496_3_fu_2630_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln1496_2_fu_2613_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln432_fu_2664_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln186_8_fu_2647_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln432_fu_2686_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_39_fu_2702_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln61_8_fu_2709_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_40_fu_2719_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln61_9_fu_2726_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_41_fu_2736_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln61_10_fu_2743_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_42_fu_2753_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln61_11_fu_2760_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln186_10_fu_2732_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln186_9_fu_2715_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln433_fu_2766_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln1496_4_fu_2749_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln433_fu_2788_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln434_fu_2808_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln438_fu_2831_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln438_1_fu_2836_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln438_2_fu_2850_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln438_1_fu_2846_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_51_fu_2824_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln438_1_fu_2863_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln438_2_fu_2859_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln439_fu_2884_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln439_1_fu_2889_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln439_2_fu_2903_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln439_1_fu_2899_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_54_fu_2877_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln439_1_fu_2916_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln439_2_fu_2912_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal SD_V_fu_2869_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal SD_V_2_fu_2922_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln431_2_fu_2945_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln431_1_fu_2942_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln431_2_fu_2948_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_33_fu_2954_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln431_1_fu_2962_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln431_2_fu_2967_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln432_2_fu_2987_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln432_1_fu_2984_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln432_2_fu_2990_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_38_fu_2996_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln432_1_fu_3004_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln432_2_fu_3009_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln433_2_fu_3029_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln433_1_fu_3026_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln433_2_fu_3032_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_43_fu_3038_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln433_1_fu_3046_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln433_2_fu_3051_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln434_2_fu_3071_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln434_1_fu_3068_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln434_2_fu_3074_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_48_fu_3080_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln434_1_fu_3088_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln434_2_fu_3093_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln1495_fu_3110_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal var_V_fu_2976_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_85_fu_3113_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal var_quant_fu_3119_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1495_4_fu_3134_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal var_V_1_fu_3018_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_86_fu_3137_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal var_quant_1_fu_3143_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal var_V_2_fu_3060_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_87_fu_3158_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal var_quant_2_fu_3164_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal var_V_3_fu_3102_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_88_fu_3179_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal var_quant_3_fu_3185_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln443_fu_3220_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln443_1_fu_3234_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln450_1_fu_3260_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln449_fu_3254_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sw_3_fu_3263_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln450_fu_3269_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln443_2_fu_3257_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sw_fu_3273_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_3649_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3656_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal lshr_ln456_1_fu_3311_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_3663_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal lshr_ln456_2_fu_3324_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_3670_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3677_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_3684_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_3691_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_fu_3700_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln459_2_fu_3367_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln459_1_fu_3364_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sub_ln459_fu_3376_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln459_3_fu_3403_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln459_5_fu_3406_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln459_2_fu_3416_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln459_5_fu_3425_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_55_fu_3396_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln459_1_fu_3410_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln459_6_fu_3429_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln459_fu_3433_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln459_4_fu_3441_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln459_4_fu_3392_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal g_fu_3445_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_57_fu_3466_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln462_fu_3482_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln462_1_fu_3489_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln214_fu_3513_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln214_fu_3526_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln214_4_fu_3518_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln214_fu_3510_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln394_2_fu_3503_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln214_fu_3530_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln394_fu_3496_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_3649_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3656_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3663_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3670_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3677_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_3684_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_3691_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_3700_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_continue_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter16_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter17_reg : STD_LOGIC;
    signal ap_done_int_frp : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0 : BOOLEAN;
    signal ap_predicate_op105_load_state1 : BOOLEAN;
    signal ap_enable_operation_105 : BOOLEAN;
    signal ap_enable_state1_pp0_iter0_stage0 : BOOLEAN;
    signal ap_predicate_op125_load_state2 : BOOLEAN;
    signal ap_enable_operation_125 : BOOLEAN;
    signal ap_enable_state2_pp0_iter1_stage0 : BOOLEAN;
    signal ap_predicate_op131_store_state2 : BOOLEAN;
    signal ap_enable_operation_131 : BOOLEAN;
    signal ap_predicate_op107_load_state1 : BOOLEAN;
    signal ap_enable_operation_107 : BOOLEAN;
    signal ap_predicate_op126_load_state2 : BOOLEAN;
    signal ap_enable_operation_126 : BOOLEAN;
    signal ap_predicate_op183_store_state3 : BOOLEAN;
    signal ap_enable_operation_183 : BOOLEAN;
    signal ap_enable_state3_pp0_iter2_stage0 : BOOLEAN;
    signal ap_predicate_op109_load_state1 : BOOLEAN;
    signal ap_enable_operation_109 : BOOLEAN;
    signal ap_predicate_op127_load_state2 : BOOLEAN;
    signal ap_enable_operation_127 : BOOLEAN;
    signal ap_predicate_op181_store_state3 : BOOLEAN;
    signal ap_enable_operation_181 : BOOLEAN;
    signal ap_predicate_op111_load_state1 : BOOLEAN;
    signal ap_enable_operation_111 : BOOLEAN;
    signal ap_predicate_op128_load_state2 : BOOLEAN;
    signal ap_enable_operation_128 : BOOLEAN;
    signal ap_predicate_op179_store_state3 : BOOLEAN;
    signal ap_enable_operation_179 : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal frp_pipeline_valid_U_valid_out : STD_LOGIC_VECTOR (18 downto 0);
    signal frp_pipeline_valid_U_num_valid_datasets : STD_LOGIC_VECTOR (5 downto 0);
    signal pf_imgG_U_data_out : STD_LOGIC_VECTOR (29 downto 0);
    signal pf_imgG_U_data_out_vld : STD_LOGIC;
    signal pf_imgG_U_pf_ready : STD_LOGIC;
    signal pf_imgG_U_pf_done : STD_LOGIC;
    signal ap_frp_data_next_issued_imgBayer : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_frp_data_issued_nxt_imgBayer_op130 : STD_LOGIC;
    signal ap_frp_data_req_imgBayer : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal ap_frp_data_req_imgBayer_op130 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_frp_roi_pvb_no_fwd_prs : BOOLEAN;
    signal ap_condition_frp_pvb_no_bkwd_prs : BOOLEAN;
    signal ap_condition_frp_pvb_pf_start : BOOLEAN;
    signal ap_frp_vld_in : STD_LOGIC;
    signal frp_pipeline_valid_U_exitcond : STD_LOGIC;
    signal pf_imgG_U_data_in_vld : STD_LOGIC;
    signal pf_imgG_U_frpsig_data_in : STD_LOGIC_VECTOR (29 downto 0);
    signal pf_all_done : STD_LOGIC := '0';
    signal grp_fu_3649_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3656_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3663_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3670_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3677_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_3684_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_3691_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_3700_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_condition_3276 : BOOLEAN;
    signal ap_condition_3278 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4_DIV1_TABLE_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address2 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address3 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4_DIV2_TABLE_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component design_1_v_demosaic_0_0_frp_fifoout IS
    generic (
        BlockingType : INTEGER;
        PipeLatency : INTEGER;
        PipelineII : INTEGER;
        DataWidth : INTEGER;
        NumWrites : INTEGER;
        CeilLog2Stages : INTEGER;
        CeilLog2FDepth : INTEGER;
        PfAllDoneEnable : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        valid : IN STD_LOGIC_VECTOR (18 downto 0);
        data_in_vld : IN STD_LOGIC;
        data_out_vld : OUT STD_LOGIC;
        data_in_last : IN STD_LOGIC;
        pf_continue : IN STD_LOGIC;
        pf_all_done : IN STD_LOGIC;
        pf_ready : OUT STD_LOGIC;
        pf_done : OUT STD_LOGIC;
        data_out_read : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        num_valid_datasets : IN STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;


    component design_1_v_demosaic_0_0_frp_pipeline_valid IS
    generic (
        PipelineLatency : INTEGER;
        PipelineII : INTEGER;
        CeilLog2Stages : INTEGER;
        ExitLatency : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        valid_in : IN STD_LOGIC;
        exitcond : IN STD_LOGIC;
        valid_out : OUT STD_LOGIC_VECTOR (18 downto 0);
        num_valid_datasets : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;



begin
    DIV1_TABLE_U : component design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4_DIV1_TABLE_ROM_AUTO_1R
    generic map (
        DataWidth => 10,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DIV1_TABLE_address0,
        ce0 => DIV1_TABLE_ce0,
        q0 => DIV1_TABLE_q0,
        address1 => DIV1_TABLE_address1,
        ce1 => DIV1_TABLE_ce1,
        q1 => DIV1_TABLE_q1,
        address2 => DIV1_TABLE_address2,
        ce2 => DIV1_TABLE_ce2,
        q2 => DIV1_TABLE_q2,
        address3 => DIV1_TABLE_address3,
        ce3 => DIV1_TABLE_ce3,
        q3 => DIV1_TABLE_q3);

    DIV2_TABLE_U : component design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4_DIV2_TABLE_ROM_AUTO_1R
    generic map (
        DataWidth => 18,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DIV2_TABLE_address0,
        ce0 => DIV2_TABLE_ce0,
        q0 => DIV2_TABLE_q0);

    mul_mul_18s_9ns_18_4_1_U55 : component design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 9,
        dout_WIDTH => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => DIV2_TABLE_q0,
        din1 => grp_fu_3649_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_3649_p2);

    mul_mul_18s_8ns_18_4_1_U56 : component design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 8,
        dout_WIDTH => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => DIV2_TABLE_q0,
        din1 => grp_fu_3656_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_3656_p2);

    mul_mul_18s_8ns_18_4_1_U57 : component design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 8,
        dout_WIDTH => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => DIV2_TABLE_q0,
        din1 => grp_fu_3663_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_3663_p2);

    mul_mul_18s_9ns_18_4_1_U58 : component design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 9,
        dout_WIDTH => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => DIV2_TABLE_q0,
        din1 => grp_fu_3670_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_3670_p2);

    mul_mul_14s_10ns_24_4_1_U59 : component design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 10,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ave_V_1_reg_4227_pp0_iter11_reg,
        din1 => grp_fu_3677_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_3677_p2);

    mul_mul_14s_10ns_24_4_1_U60 : component design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 10,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ave_V_2_reg_4242_pp0_iter11_reg,
        din1 => grp_fu_3684_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_3684_p2);

    mac_muladd_14s_10ns_24s_25_4_1_U61 : component design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 10,
        din2_WIDTH => 24,
        dout_WIDTH => 25)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ave_V_reg_4200_pp0_iter12_reg,
        din1 => grp_fu_3691_p1,
        din2 => grp_fu_3677_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_3691_p3);

    mac_muladd_14s_10ns_24s_25_4_1_U62 : component design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 10,
        din2_WIDTH => 24,
        dout_WIDTH => 25)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ave_V_3_reg_4247_pp0_iter12_reg,
        din1 => grp_fu_3700_p1,
        din2 => grp_fu_3684_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_3700_p3);

    flow_control_loop_pipe_sequential_init_U : component design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => pf_all_done,
        ap_continue_int => ap_continue_int,
        ap_done_int => pf_all_done);

    frp_pipeline_valid_U : component design_1_v_demosaic_0_0_frp_pipeline_valid
    generic map (
        PipelineLatency => 19,
        PipelineII => 1,
        CeilLog2Stages => 5,
        ExitLatency => 2)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        valid_in => ap_frp_vld_in,
        exitcond => frp_pipeline_valid_U_exitcond,
        valid_out => frp_pipeline_valid_U_valid_out,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_imgG_U : component design_1_v_demosaic_0_0_frp_fifoout
    generic map (
        BlockingType => 1,
        PipeLatency => 19,
        PipelineII => 1,
        DataWidth => 30,
        NumWrites => 1,
        CeilLog2Stages => 5,
        CeilLog2FDepth => 5,
        PfAllDoneEnable => 2)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_imgG_U_frpsig_data_in,
        data_out => pf_imgG_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_imgG_U_data_in_vld,
        data_out_vld => pf_imgG_U_data_out_vld,
        data_in_last => ap_done_int_frp,
        pf_continue => ap_const_logic_1,
        pf_all_done => pf_all_done,
        pf_ready => pf_imgG_U_pf_ready,
        pf_done => pf_imgG_U_pf_done,
        data_out_read => imgG_full_n,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_frp_data_req_imgBayer_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_frp_data_req_imgBayer <= ap_const_lv5_0;
            else
                if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_0)) then 
                    ap_frp_data_req_imgBayer <= std_logic_vector(unsigned(ap_frp_data_req_imgBayer) - unsigned(ap_frp_data_next_issued_imgBayer));
                else 
                    ap_frp_data_req_imgBayer <= std_logic_vector(unsigned(std_logic_vector(unsigned(ap_frp_data_req_imgBayer) + unsigned(ap_frp_data_req_imgBayer_op130))) - unsigned(ap_frp_data_next_issued_imgBayer));
                end if; 
            end if;
        end if;
    end process;


    pf_all_done_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                pf_all_done <= ap_const_logic_0;
            else
                pf_all_done <= (pf_imgG_U_pf_done);
            end if;
        end if;
    end process;


    PixBufVal_val_V_26_fu_250_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1))) then 
                PixBufVal_val_V_26_fu_250 <= p_lcssa69937010;
            elsif (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((icmp_ln283_reg_3882 = ap_const_lv1_1) and (icmp_ln273_reg_3878 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                PixBufVal_val_V_26_fu_250 <= linebuf_yuv_val_V_3_q1;
            end if; 
        end if;
    end process;

    PixBufVal_val_V_27_fu_254_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1))) then 
                PixBufVal_val_V_27_fu_254 <= p_lcssa69947012;
            elsif (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((icmp_ln283_reg_3882 = ap_const_lv1_1) and (icmp_ln273_reg_3878 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                PixBufVal_val_V_27_fu_254 <= linebuf_yuv_val_V_2_q1;
            end if; 
        end if;
    end process;

    PixBufVal_val_V_28_fu_258_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1))) then 
                PixBufVal_val_V_28_fu_258 <= p_lcssa69957014;
            elsif (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((icmp_ln283_reg_3882 = ap_const_lv1_1) and (icmp_ln273_reg_3878 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                PixBufVal_val_V_28_fu_258 <= linebuf_yuv_val_V_1_q1;
            end if; 
        end if;
    end process;

    PixBufVal_val_V_29_fu_262_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1))) then 
                PixBufVal_val_V_29_fu_262 <= p_lcssa69967016;
            elsif (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((icmp_ln283_reg_3882 = ap_const_lv1_1) and (icmp_ln273_reg_3878 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                PixBufVal_val_V_29_fu_262 <= linebuf_yuv_val_V_q1;
            end if; 
        end if;
    end process;

    PixBufVal_val_V_30_fu_266_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1))) then 
                PixBufVal_val_V_30_fu_266 <= p_0_0_03875_46989_lcssa69987018;
            elsif (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((icmp_ln283_reg_3882 = ap_const_lv1_1) and (icmp_ln273_reg_3878 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                PixBufVal_val_V_30_fu_266 <= ap_phi_mux_p_0_0_03875_46989_ph_phi_fu_645_p4;
            end if; 
        end if;
    end process;

    PixBufVal_val_V_31_fu_278_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    PixBufVal_val_V_31_fu_278 <= p_0_0_03883_267446816_lcssa6869;
                elsif (((icmp_ln273_reg_3878_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    PixBufVal_val_V_31_fu_278 <= ap_phi_mux_p_0_0_03883_267446816_phi_fu_802_p4;
                end if;
            end if; 
        end if;
    end process;

    PixBufVal_val_V_32_fu_290_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    PixBufVal_val_V_32_fu_290 <= p_0_0_03883_1_26827_lcssa6875;
                elsif (((icmp_ln273_reg_3878_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    PixBufVal_val_V_32_fu_290 <= ap_phi_mux_p_0_0_03883_1_26827_phi_fu_766_p4;
                end if;
            end if; 
        end if;
    end process;

    PixBufVal_val_V_33_fu_302_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    PixBufVal_val_V_33_fu_302 <= p_0_0_03883_2_26838_lcssa6881;
                elsif (((icmp_ln273_reg_3878_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    PixBufVal_val_V_33_fu_302 <= ap_phi_mux_p_0_0_03883_2_26838_phi_fu_729_p4;
                end if;
            end if; 
        end if;
    end process;

    PixBufVal_val_V_34_fu_314_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    PixBufVal_val_V_34_fu_314 <= p_0_0_03883_3_26849_lcssa6887;
                elsif (((icmp_ln273_reg_3878_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    PixBufVal_val_V_34_fu_314 <= ap_phi_mux_p_0_0_03883_3_26849_phi_fu_693_p4;
                end if;
            end if; 
        end if;
    end process;

    PixBufVal_val_V_35_fu_326_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    PixBufVal_val_V_35_fu_326 <= p_0_0_03883_4_26860_lcssa6893;
                elsif (((icmp_ln273_reg_3878_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    PixBufVal_val_V_35_fu_326 <= ap_phi_mux_p_0_0_03883_4_26860_phi_fu_657_p4;
                end if;
            end if; 
        end if;
    end process;

    g_1_reg_735_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln283_reg_3882_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln273_reg_3878_pp0_iter1_reg = ap_const_lv1_0))) then 
                    g_1_reg_735 <= PixBufVal_val_V_33_fu_302;
                elsif (((icmp_ln283_reg_3882_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln273_reg_3878_pp0_iter1_reg = ap_const_lv1_0))) then 
                    g_1_reg_735 <= select_ln342_13_fu_1211_p3;
                elsif (not((icmp_ln273_reg_3878_pp0_iter1_reg = ap_const_lv1_1))) then 
                    g_1_reg_735 <= ap_phi_reg_pp0_iter2_g_1_reg_735;
                end if;
            end if; 
        end if;
    end process;

    g_3_fu_298_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    g_3_fu_298 <= p_0_0_03883_2_16835_lcssa6879;
                elsif (((icmp_ln273_reg_3878_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    g_3_fu_298 <= ap_phi_mux_g_1_phi_fu_738_p4;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_03875_46989_ph_reg_642_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if ((ap_const_boolean_1 = ap_condition_3278)) then 
                    p_0_0_03875_46989_ph_reg_642 <= linebuf_yuv_val_V_q1;
                elsif ((ap_const_boolean_1 = ap_condition_3276)) then 
                    p_0_0_03875_46989_ph_reg_642 <= imgBayer_dout;
                elsif ((not((icmp_ln273_reg_3878 = ap_const_lv1_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    p_0_0_03875_46989_ph_reg_642 <= ap_phi_reg_pp0_iter1_p_0_0_03875_46989_ph_reg_642;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_038836807_fu_270_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_038836807_fu_270 <= p_0_0_038836808_lcssa6865;
                elsif (((icmp_ln273_reg_3878_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    p_0_0_038836807_fu_270 <= ap_phi_mux_p_0_0_038836808_phi_fu_829_p4;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_03883_167406812_fu_274_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_03883_167406812_fu_274 <= p_0_0_03883_167406813_lcssa6867;
                elsif (((icmp_ln273_reg_3878_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    p_0_0_03883_167406812_fu_274 <= ap_phi_mux_p_0_0_03883_167406813_phi_fu_811_p4;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_03883_16818_fu_282_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_03883_16818_fu_282 <= p_0_0_03883_16819_lcssa6871;
                elsif (((icmp_ln273_reg_3878_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    p_0_0_03883_16818_fu_282 <= ap_phi_mux_p_0_0_03883_16819_phi_fu_793_p4;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_03883_1_16823_fu_286_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_03883_1_16823_fu_286 <= p_0_0_03883_1_16824_lcssa6873;
                elsif (((icmp_ln273_reg_3878_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    p_0_0_03883_1_16823_fu_286 <= ap_phi_mux_p_0_0_03883_1_16824_phi_fu_775_p4;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_03883_26829_fu_294_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_03883_26829_fu_294 <= p_0_0_03883_26830_lcssa6877;
                elsif (((icmp_ln273_reg_3878_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    p_0_0_03883_26829_fu_294 <= ap_phi_mux_p_0_0_03883_26830_phi_fu_757_p4;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_03883_36840_fu_306_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_03883_36840_fu_306 <= p_0_0_03883_36841_lcssa6883;
                elsif (((icmp_ln273_reg_3878_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    p_0_0_03883_36840_fu_306 <= ap_phi_mux_p_0_0_03883_36841_phi_fu_720_p4;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_03883_3_16845_fu_310_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_03883_3_16845_fu_310 <= p_0_0_03883_3_16846_lcssa6885;
                elsif (((icmp_ln273_reg_3878_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    p_0_0_03883_3_16845_fu_310 <= ap_phi_mux_p_0_0_03883_3_16846_phi_fu_702_p4;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_03883_46851_fu_318_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_03883_46851_fu_318 <= p_0_0_03883_46852_lcssa6889;
                elsif (((icmp_ln273_reg_3878_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    p_0_0_03883_46851_fu_318 <= ap_phi_mux_p_0_0_03883_46852_phi_fu_684_p4;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_03883_4_16856_fu_322_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_03883_4_16856_fu_322 <= p_0_0_03883_4_16857_lcssa6891;
                elsif (((icmp_ln273_reg_3878_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    p_0_0_03883_4_16856_fu_322 <= ap_phi_mux_p_0_0_03883_4_16857_phi_fu_666_p4;
                end if;
            end if; 
        end if;
    end process;

    x_fu_246_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and ((icmp_ln273_fu_947_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                x_fu_246 <= x_11_fu_953_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1))) then 
                x_fu_246 <= ap_const_lv17_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln394_reg_3934_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln273_reg_3878_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                K_V_12_reg_4103 <= K_V_12_fu_1369_p2;
                K_V_15_reg_4123 <= K_V_15_fu_1497_p2;
                K_V_16_reg_4128 <= K_V_16_fu_1553_p2;
                K_V_19_reg_4143 <= K_V_19_fu_1665_p2;
                K_V_3_reg_4113 <= K_V_3_fu_1429_p2;
                K_V_9_reg_4138 <= K_V_9_fu_1613_p2;
                add_ln420_1_reg_4175 <= add_ln420_1_fu_1693_p2;
                add_ln420_reg_4170 <= add_ln420_fu_1687_p2;
                add_ln423_1_reg_4195 <= add_ln423_1_fu_1713_p2;
                add_ln423_reg_4190 <= add_ln423_fu_1707_p2;
                sext_ln420_1_reg_4154 <= sext_ln420_1_fu_1675_p1;
                sext_ln420_2_reg_4159 <= sext_ln420_2_fu_1679_p1;
                sext_ln420_3_reg_4164 <= sext_ln420_3_fu_1683_p1;
                sext_ln420_reg_4148 <= sext_ln420_fu_1671_p1;
                sext_ln423_1_reg_4185 <= sext_ln423_1_fu_1703_p1;
                sext_ln423_reg_4180 <= sext_ln423_fu_1699_p1;
                    zext_ln405_1_reg_4090(9 downto 0) <= zext_ln405_1_fu_1311_p1(9 downto 0);
                    zext_ln405_3_reg_4095(9 downto 0) <= zext_ln405_3_fu_1319_p1(9 downto 0);
                    zext_ln407_1_reg_4108(9 downto 0) <= zext_ln407_1_fu_1387_p1(9 downto 0);
                    zext_ln410_2_reg_4118(9 downto 0) <= zext_ln410_2_fu_1483_p1(9 downto 0);
                    zext_ln413_2_reg_4133(9 downto 0) <= zext_ln413_2_fu_1575_p1(9 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                PixBufVal_val_V_26_load_reg_3945 <= PixBufVal_val_V_26_fu_250;
                PixBufVal_val_V_27_load_reg_3952 <= PixBufVal_val_V_27_fu_254;
                PixBufVal_val_V_28_load_reg_3959 <= PixBufVal_val_V_28_fu_258;
                PixBufVal_val_V_29_load_reg_3966 <= PixBufVal_val_V_29_fu_262;
                PixBufVal_val_V_30_load_reg_3973 <= PixBufVal_val_V_30_fu_266;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                PixBufVal_val_V_26_load_reg_3945_pp0_iter10_reg <= PixBufVal_val_V_26_load_reg_3945_pp0_iter9_reg;
                PixBufVal_val_V_26_load_reg_3945_pp0_iter11_reg <= PixBufVal_val_V_26_load_reg_3945_pp0_iter10_reg;
                PixBufVal_val_V_26_load_reg_3945_pp0_iter12_reg <= PixBufVal_val_V_26_load_reg_3945_pp0_iter11_reg;
                PixBufVal_val_V_26_load_reg_3945_pp0_iter13_reg <= PixBufVal_val_V_26_load_reg_3945_pp0_iter12_reg;
                PixBufVal_val_V_26_load_reg_3945_pp0_iter14_reg <= PixBufVal_val_V_26_load_reg_3945_pp0_iter13_reg;
                PixBufVal_val_V_26_load_reg_3945_pp0_iter15_reg <= PixBufVal_val_V_26_load_reg_3945_pp0_iter14_reg;
                PixBufVal_val_V_26_load_reg_3945_pp0_iter16_reg <= PixBufVal_val_V_26_load_reg_3945_pp0_iter15_reg;
                PixBufVal_val_V_26_load_reg_3945_pp0_iter2_reg <= PixBufVal_val_V_26_load_reg_3945;
                PixBufVal_val_V_26_load_reg_3945_pp0_iter3_reg <= PixBufVal_val_V_26_load_reg_3945_pp0_iter2_reg;
                PixBufVal_val_V_26_load_reg_3945_pp0_iter4_reg <= PixBufVal_val_V_26_load_reg_3945_pp0_iter3_reg;
                PixBufVal_val_V_26_load_reg_3945_pp0_iter5_reg <= PixBufVal_val_V_26_load_reg_3945_pp0_iter4_reg;
                PixBufVal_val_V_26_load_reg_3945_pp0_iter6_reg <= PixBufVal_val_V_26_load_reg_3945_pp0_iter5_reg;
                PixBufVal_val_V_26_load_reg_3945_pp0_iter7_reg <= PixBufVal_val_V_26_load_reg_3945_pp0_iter6_reg;
                PixBufVal_val_V_26_load_reg_3945_pp0_iter8_reg <= PixBufVal_val_V_26_load_reg_3945_pp0_iter7_reg;
                PixBufVal_val_V_26_load_reg_3945_pp0_iter9_reg <= PixBufVal_val_V_26_load_reg_3945_pp0_iter8_reg;
                PixBufVal_val_V_27_load_reg_3952_pp0_iter10_reg <= PixBufVal_val_V_27_load_reg_3952_pp0_iter9_reg;
                PixBufVal_val_V_27_load_reg_3952_pp0_iter11_reg <= PixBufVal_val_V_27_load_reg_3952_pp0_iter10_reg;
                PixBufVal_val_V_27_load_reg_3952_pp0_iter12_reg <= PixBufVal_val_V_27_load_reg_3952_pp0_iter11_reg;
                PixBufVal_val_V_27_load_reg_3952_pp0_iter13_reg <= PixBufVal_val_V_27_load_reg_3952_pp0_iter12_reg;
                PixBufVal_val_V_27_load_reg_3952_pp0_iter14_reg <= PixBufVal_val_V_27_load_reg_3952_pp0_iter13_reg;
                PixBufVal_val_V_27_load_reg_3952_pp0_iter15_reg <= PixBufVal_val_V_27_load_reg_3952_pp0_iter14_reg;
                PixBufVal_val_V_27_load_reg_3952_pp0_iter16_reg <= PixBufVal_val_V_27_load_reg_3952_pp0_iter15_reg;
                PixBufVal_val_V_27_load_reg_3952_pp0_iter2_reg <= PixBufVal_val_V_27_load_reg_3952;
                PixBufVal_val_V_27_load_reg_3952_pp0_iter3_reg <= PixBufVal_val_V_27_load_reg_3952_pp0_iter2_reg;
                PixBufVal_val_V_27_load_reg_3952_pp0_iter4_reg <= PixBufVal_val_V_27_load_reg_3952_pp0_iter3_reg;
                PixBufVal_val_V_27_load_reg_3952_pp0_iter5_reg <= PixBufVal_val_V_27_load_reg_3952_pp0_iter4_reg;
                PixBufVal_val_V_27_load_reg_3952_pp0_iter6_reg <= PixBufVal_val_V_27_load_reg_3952_pp0_iter5_reg;
                PixBufVal_val_V_27_load_reg_3952_pp0_iter7_reg <= PixBufVal_val_V_27_load_reg_3952_pp0_iter6_reg;
                PixBufVal_val_V_27_load_reg_3952_pp0_iter8_reg <= PixBufVal_val_V_27_load_reg_3952_pp0_iter7_reg;
                PixBufVal_val_V_27_load_reg_3952_pp0_iter9_reg <= PixBufVal_val_V_27_load_reg_3952_pp0_iter8_reg;
                PixBufVal_val_V_28_load_reg_3959_pp0_iter10_reg <= PixBufVal_val_V_28_load_reg_3959_pp0_iter9_reg;
                PixBufVal_val_V_28_load_reg_3959_pp0_iter11_reg <= PixBufVal_val_V_28_load_reg_3959_pp0_iter10_reg;
                PixBufVal_val_V_28_load_reg_3959_pp0_iter12_reg <= PixBufVal_val_V_28_load_reg_3959_pp0_iter11_reg;
                PixBufVal_val_V_28_load_reg_3959_pp0_iter13_reg <= PixBufVal_val_V_28_load_reg_3959_pp0_iter12_reg;
                PixBufVal_val_V_28_load_reg_3959_pp0_iter14_reg <= PixBufVal_val_V_28_load_reg_3959_pp0_iter13_reg;
                PixBufVal_val_V_28_load_reg_3959_pp0_iter15_reg <= PixBufVal_val_V_28_load_reg_3959_pp0_iter14_reg;
                PixBufVal_val_V_28_load_reg_3959_pp0_iter16_reg <= PixBufVal_val_V_28_load_reg_3959_pp0_iter15_reg;
                PixBufVal_val_V_28_load_reg_3959_pp0_iter2_reg <= PixBufVal_val_V_28_load_reg_3959;
                PixBufVal_val_V_28_load_reg_3959_pp0_iter3_reg <= PixBufVal_val_V_28_load_reg_3959_pp0_iter2_reg;
                PixBufVal_val_V_28_load_reg_3959_pp0_iter4_reg <= PixBufVal_val_V_28_load_reg_3959_pp0_iter3_reg;
                PixBufVal_val_V_28_load_reg_3959_pp0_iter5_reg <= PixBufVal_val_V_28_load_reg_3959_pp0_iter4_reg;
                PixBufVal_val_V_28_load_reg_3959_pp0_iter6_reg <= PixBufVal_val_V_28_load_reg_3959_pp0_iter5_reg;
                PixBufVal_val_V_28_load_reg_3959_pp0_iter7_reg <= PixBufVal_val_V_28_load_reg_3959_pp0_iter6_reg;
                PixBufVal_val_V_28_load_reg_3959_pp0_iter8_reg <= PixBufVal_val_V_28_load_reg_3959_pp0_iter7_reg;
                PixBufVal_val_V_28_load_reg_3959_pp0_iter9_reg <= PixBufVal_val_V_28_load_reg_3959_pp0_iter8_reg;
                PixBufVal_val_V_29_load_reg_3966_pp0_iter10_reg <= PixBufVal_val_V_29_load_reg_3966_pp0_iter9_reg;
                PixBufVal_val_V_29_load_reg_3966_pp0_iter11_reg <= PixBufVal_val_V_29_load_reg_3966_pp0_iter10_reg;
                PixBufVal_val_V_29_load_reg_3966_pp0_iter12_reg <= PixBufVal_val_V_29_load_reg_3966_pp0_iter11_reg;
                PixBufVal_val_V_29_load_reg_3966_pp0_iter13_reg <= PixBufVal_val_V_29_load_reg_3966_pp0_iter12_reg;
                PixBufVal_val_V_29_load_reg_3966_pp0_iter14_reg <= PixBufVal_val_V_29_load_reg_3966_pp0_iter13_reg;
                PixBufVal_val_V_29_load_reg_3966_pp0_iter15_reg <= PixBufVal_val_V_29_load_reg_3966_pp0_iter14_reg;
                PixBufVal_val_V_29_load_reg_3966_pp0_iter16_reg <= PixBufVal_val_V_29_load_reg_3966_pp0_iter15_reg;
                PixBufVal_val_V_29_load_reg_3966_pp0_iter2_reg <= PixBufVal_val_V_29_load_reg_3966;
                PixBufVal_val_V_29_load_reg_3966_pp0_iter3_reg <= PixBufVal_val_V_29_load_reg_3966_pp0_iter2_reg;
                PixBufVal_val_V_29_load_reg_3966_pp0_iter4_reg <= PixBufVal_val_V_29_load_reg_3966_pp0_iter3_reg;
                PixBufVal_val_V_29_load_reg_3966_pp0_iter5_reg <= PixBufVal_val_V_29_load_reg_3966_pp0_iter4_reg;
                PixBufVal_val_V_29_load_reg_3966_pp0_iter6_reg <= PixBufVal_val_V_29_load_reg_3966_pp0_iter5_reg;
                PixBufVal_val_V_29_load_reg_3966_pp0_iter7_reg <= PixBufVal_val_V_29_load_reg_3966_pp0_iter6_reg;
                PixBufVal_val_V_29_load_reg_3966_pp0_iter8_reg <= PixBufVal_val_V_29_load_reg_3966_pp0_iter7_reg;
                PixBufVal_val_V_29_load_reg_3966_pp0_iter9_reg <= PixBufVal_val_V_29_load_reg_3966_pp0_iter8_reg;
                PixBufVal_val_V_30_load_reg_3973_pp0_iter10_reg <= PixBufVal_val_V_30_load_reg_3973_pp0_iter9_reg;
                PixBufVal_val_V_30_load_reg_3973_pp0_iter11_reg <= PixBufVal_val_V_30_load_reg_3973_pp0_iter10_reg;
                PixBufVal_val_V_30_load_reg_3973_pp0_iter12_reg <= PixBufVal_val_V_30_load_reg_3973_pp0_iter11_reg;
                PixBufVal_val_V_30_load_reg_3973_pp0_iter13_reg <= PixBufVal_val_V_30_load_reg_3973_pp0_iter12_reg;
                PixBufVal_val_V_30_load_reg_3973_pp0_iter14_reg <= PixBufVal_val_V_30_load_reg_3973_pp0_iter13_reg;
                PixBufVal_val_V_30_load_reg_3973_pp0_iter15_reg <= PixBufVal_val_V_30_load_reg_3973_pp0_iter14_reg;
                PixBufVal_val_V_30_load_reg_3973_pp0_iter16_reg <= PixBufVal_val_V_30_load_reg_3973_pp0_iter15_reg;
                PixBufVal_val_V_30_load_reg_3973_pp0_iter2_reg <= PixBufVal_val_V_30_load_reg_3973;
                PixBufVal_val_V_30_load_reg_3973_pp0_iter3_reg <= PixBufVal_val_V_30_load_reg_3973_pp0_iter2_reg;
                PixBufVal_val_V_30_load_reg_3973_pp0_iter4_reg <= PixBufVal_val_V_30_load_reg_3973_pp0_iter3_reg;
                PixBufVal_val_V_30_load_reg_3973_pp0_iter5_reg <= PixBufVal_val_V_30_load_reg_3973_pp0_iter4_reg;
                PixBufVal_val_V_30_load_reg_3973_pp0_iter6_reg <= PixBufVal_val_V_30_load_reg_3973_pp0_iter5_reg;
                PixBufVal_val_V_30_load_reg_3973_pp0_iter7_reg <= PixBufVal_val_V_30_load_reg_3973_pp0_iter6_reg;
                PixBufVal_val_V_30_load_reg_3973_pp0_iter8_reg <= PixBufVal_val_V_30_load_reg_3973_pp0_iter7_reg;
                PixBufVal_val_V_30_load_reg_3973_pp0_iter9_reg <= PixBufVal_val_V_30_load_reg_3973_pp0_iter8_reg;
                PixBufVal_val_V_31_load_reg_4025_pp0_iter10_reg <= PixBufVal_val_V_31_load_reg_4025_pp0_iter9_reg;
                PixBufVal_val_V_31_load_reg_4025_pp0_iter11_reg <= PixBufVal_val_V_31_load_reg_4025_pp0_iter10_reg;
                PixBufVal_val_V_31_load_reg_4025_pp0_iter12_reg <= PixBufVal_val_V_31_load_reg_4025_pp0_iter11_reg;
                PixBufVal_val_V_31_load_reg_4025_pp0_iter13_reg <= PixBufVal_val_V_31_load_reg_4025_pp0_iter12_reg;
                PixBufVal_val_V_31_load_reg_4025_pp0_iter14_reg <= PixBufVal_val_V_31_load_reg_4025_pp0_iter13_reg;
                PixBufVal_val_V_31_load_reg_4025_pp0_iter15_reg <= PixBufVal_val_V_31_load_reg_4025_pp0_iter14_reg;
                PixBufVal_val_V_31_load_reg_4025_pp0_iter16_reg <= PixBufVal_val_V_31_load_reg_4025_pp0_iter15_reg;
                PixBufVal_val_V_31_load_reg_4025_pp0_iter3_reg <= PixBufVal_val_V_31_load_reg_4025;
                PixBufVal_val_V_31_load_reg_4025_pp0_iter4_reg <= PixBufVal_val_V_31_load_reg_4025_pp0_iter3_reg;
                PixBufVal_val_V_31_load_reg_4025_pp0_iter5_reg <= PixBufVal_val_V_31_load_reg_4025_pp0_iter4_reg;
                PixBufVal_val_V_31_load_reg_4025_pp0_iter6_reg <= PixBufVal_val_V_31_load_reg_4025_pp0_iter5_reg;
                PixBufVal_val_V_31_load_reg_4025_pp0_iter7_reg <= PixBufVal_val_V_31_load_reg_4025_pp0_iter6_reg;
                PixBufVal_val_V_31_load_reg_4025_pp0_iter8_reg <= PixBufVal_val_V_31_load_reg_4025_pp0_iter7_reg;
                PixBufVal_val_V_31_load_reg_4025_pp0_iter9_reg <= PixBufVal_val_V_31_load_reg_4025_pp0_iter8_reg;
                PixBufVal_val_V_32_load_reg_4040_pp0_iter10_reg <= PixBufVal_val_V_32_load_reg_4040_pp0_iter9_reg;
                PixBufVal_val_V_32_load_reg_4040_pp0_iter11_reg <= PixBufVal_val_V_32_load_reg_4040_pp0_iter10_reg;
                PixBufVal_val_V_32_load_reg_4040_pp0_iter12_reg <= PixBufVal_val_V_32_load_reg_4040_pp0_iter11_reg;
                PixBufVal_val_V_32_load_reg_4040_pp0_iter13_reg <= PixBufVal_val_V_32_load_reg_4040_pp0_iter12_reg;
                PixBufVal_val_V_32_load_reg_4040_pp0_iter14_reg <= PixBufVal_val_V_32_load_reg_4040_pp0_iter13_reg;
                PixBufVal_val_V_32_load_reg_4040_pp0_iter15_reg <= PixBufVal_val_V_32_load_reg_4040_pp0_iter14_reg;
                PixBufVal_val_V_32_load_reg_4040_pp0_iter16_reg <= PixBufVal_val_V_32_load_reg_4040_pp0_iter15_reg;
                PixBufVal_val_V_32_load_reg_4040_pp0_iter3_reg <= PixBufVal_val_V_32_load_reg_4040;
                PixBufVal_val_V_32_load_reg_4040_pp0_iter4_reg <= PixBufVal_val_V_32_load_reg_4040_pp0_iter3_reg;
                PixBufVal_val_V_32_load_reg_4040_pp0_iter5_reg <= PixBufVal_val_V_32_load_reg_4040_pp0_iter4_reg;
                PixBufVal_val_V_32_load_reg_4040_pp0_iter6_reg <= PixBufVal_val_V_32_load_reg_4040_pp0_iter5_reg;
                PixBufVal_val_V_32_load_reg_4040_pp0_iter7_reg <= PixBufVal_val_V_32_load_reg_4040_pp0_iter6_reg;
                PixBufVal_val_V_32_load_reg_4040_pp0_iter8_reg <= PixBufVal_val_V_32_load_reg_4040_pp0_iter7_reg;
                PixBufVal_val_V_32_load_reg_4040_pp0_iter9_reg <= PixBufVal_val_V_32_load_reg_4040_pp0_iter8_reg;
                PixBufVal_val_V_33_load_reg_4055_pp0_iter10_reg <= PixBufVal_val_V_33_load_reg_4055_pp0_iter9_reg;
                PixBufVal_val_V_33_load_reg_4055_pp0_iter11_reg <= PixBufVal_val_V_33_load_reg_4055_pp0_iter10_reg;
                PixBufVal_val_V_33_load_reg_4055_pp0_iter12_reg <= PixBufVal_val_V_33_load_reg_4055_pp0_iter11_reg;
                PixBufVal_val_V_33_load_reg_4055_pp0_iter13_reg <= PixBufVal_val_V_33_load_reg_4055_pp0_iter12_reg;
                PixBufVal_val_V_33_load_reg_4055_pp0_iter14_reg <= PixBufVal_val_V_33_load_reg_4055_pp0_iter13_reg;
                PixBufVal_val_V_33_load_reg_4055_pp0_iter15_reg <= PixBufVal_val_V_33_load_reg_4055_pp0_iter14_reg;
                PixBufVal_val_V_33_load_reg_4055_pp0_iter16_reg <= PixBufVal_val_V_33_load_reg_4055_pp0_iter15_reg;
                PixBufVal_val_V_33_load_reg_4055_pp0_iter3_reg <= PixBufVal_val_V_33_load_reg_4055;
                PixBufVal_val_V_33_load_reg_4055_pp0_iter4_reg <= PixBufVal_val_V_33_load_reg_4055_pp0_iter3_reg;
                PixBufVal_val_V_33_load_reg_4055_pp0_iter5_reg <= PixBufVal_val_V_33_load_reg_4055_pp0_iter4_reg;
                PixBufVal_val_V_33_load_reg_4055_pp0_iter6_reg <= PixBufVal_val_V_33_load_reg_4055_pp0_iter5_reg;
                PixBufVal_val_V_33_load_reg_4055_pp0_iter7_reg <= PixBufVal_val_V_33_load_reg_4055_pp0_iter6_reg;
                PixBufVal_val_V_33_load_reg_4055_pp0_iter8_reg <= PixBufVal_val_V_33_load_reg_4055_pp0_iter7_reg;
                PixBufVal_val_V_33_load_reg_4055_pp0_iter9_reg <= PixBufVal_val_V_33_load_reg_4055_pp0_iter8_reg;
                PixBufVal_val_V_34_load_reg_4070_pp0_iter10_reg <= PixBufVal_val_V_34_load_reg_4070_pp0_iter9_reg;
                PixBufVal_val_V_34_load_reg_4070_pp0_iter11_reg <= PixBufVal_val_V_34_load_reg_4070_pp0_iter10_reg;
                PixBufVal_val_V_34_load_reg_4070_pp0_iter12_reg <= PixBufVal_val_V_34_load_reg_4070_pp0_iter11_reg;
                PixBufVal_val_V_34_load_reg_4070_pp0_iter13_reg <= PixBufVal_val_V_34_load_reg_4070_pp0_iter12_reg;
                PixBufVal_val_V_34_load_reg_4070_pp0_iter14_reg <= PixBufVal_val_V_34_load_reg_4070_pp0_iter13_reg;
                PixBufVal_val_V_34_load_reg_4070_pp0_iter15_reg <= PixBufVal_val_V_34_load_reg_4070_pp0_iter14_reg;
                PixBufVal_val_V_34_load_reg_4070_pp0_iter16_reg <= PixBufVal_val_V_34_load_reg_4070_pp0_iter15_reg;
                PixBufVal_val_V_34_load_reg_4070_pp0_iter3_reg <= PixBufVal_val_V_34_load_reg_4070;
                PixBufVal_val_V_34_load_reg_4070_pp0_iter4_reg <= PixBufVal_val_V_34_load_reg_4070_pp0_iter3_reg;
                PixBufVal_val_V_34_load_reg_4070_pp0_iter5_reg <= PixBufVal_val_V_34_load_reg_4070_pp0_iter4_reg;
                PixBufVal_val_V_34_load_reg_4070_pp0_iter6_reg <= PixBufVal_val_V_34_load_reg_4070_pp0_iter5_reg;
                PixBufVal_val_V_34_load_reg_4070_pp0_iter7_reg <= PixBufVal_val_V_34_load_reg_4070_pp0_iter6_reg;
                PixBufVal_val_V_34_load_reg_4070_pp0_iter8_reg <= PixBufVal_val_V_34_load_reg_4070_pp0_iter7_reg;
                PixBufVal_val_V_34_load_reg_4070_pp0_iter9_reg <= PixBufVal_val_V_34_load_reg_4070_pp0_iter8_reg;
                PixBufVal_val_V_35_load_reg_4085_pp0_iter10_reg <= PixBufVal_val_V_35_load_reg_4085_pp0_iter9_reg;
                PixBufVal_val_V_35_load_reg_4085_pp0_iter11_reg <= PixBufVal_val_V_35_load_reg_4085_pp0_iter10_reg;
                PixBufVal_val_V_35_load_reg_4085_pp0_iter12_reg <= PixBufVal_val_V_35_load_reg_4085_pp0_iter11_reg;
                PixBufVal_val_V_35_load_reg_4085_pp0_iter13_reg <= PixBufVal_val_V_35_load_reg_4085_pp0_iter12_reg;
                PixBufVal_val_V_35_load_reg_4085_pp0_iter14_reg <= PixBufVal_val_V_35_load_reg_4085_pp0_iter13_reg;
                PixBufVal_val_V_35_load_reg_4085_pp0_iter15_reg <= PixBufVal_val_V_35_load_reg_4085_pp0_iter14_reg;
                PixBufVal_val_V_35_load_reg_4085_pp0_iter16_reg <= PixBufVal_val_V_35_load_reg_4085_pp0_iter15_reg;
                PixBufVal_val_V_35_load_reg_4085_pp0_iter3_reg <= PixBufVal_val_V_35_load_reg_4085;
                PixBufVal_val_V_35_load_reg_4085_pp0_iter4_reg <= PixBufVal_val_V_35_load_reg_4085_pp0_iter3_reg;
                PixBufVal_val_V_35_load_reg_4085_pp0_iter5_reg <= PixBufVal_val_V_35_load_reg_4085_pp0_iter4_reg;
                PixBufVal_val_V_35_load_reg_4085_pp0_iter6_reg <= PixBufVal_val_V_35_load_reg_4085_pp0_iter5_reg;
                PixBufVal_val_V_35_load_reg_4085_pp0_iter7_reg <= PixBufVal_val_V_35_load_reg_4085_pp0_iter6_reg;
                PixBufVal_val_V_35_load_reg_4085_pp0_iter8_reg <= PixBufVal_val_V_35_load_reg_4085_pp0_iter7_reg;
                PixBufVal_val_V_35_load_reg_4085_pp0_iter9_reg <= PixBufVal_val_V_35_load_reg_4085_pp0_iter8_reg;
                add_ln431_1_reg_4318_pp0_iter5_reg <= add_ln431_1_reg_4318;
                add_ln431_reg_4312_pp0_iter5_reg <= add_ln431_reg_4312;
                add_ln434_1_reg_4418_pp0_iter5_reg <= add_ln434_1_reg_4418;
                add_ln434_reg_4412_pp0_iter5_reg <= add_ln434_reg_4412;
                add_ln438_reg_4298_pp0_iter4_reg <= add_ln438_reg_4298;
                add_ln439_reg_4305_pp0_iter4_reg <= add_ln439_reg_4305;
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
                ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
                ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                ave_V_1_reg_4227_pp0_iter10_reg <= ave_V_1_reg_4227_pp0_iter9_reg;
                ave_V_1_reg_4227_pp0_iter11_reg <= ave_V_1_reg_4227_pp0_iter10_reg;
                ave_V_1_reg_4227_pp0_iter4_reg <= ave_V_1_reg_4227;
                ave_V_1_reg_4227_pp0_iter5_reg <= ave_V_1_reg_4227_pp0_iter4_reg;
                ave_V_1_reg_4227_pp0_iter6_reg <= ave_V_1_reg_4227_pp0_iter5_reg;
                ave_V_1_reg_4227_pp0_iter7_reg <= ave_V_1_reg_4227_pp0_iter6_reg;
                ave_V_1_reg_4227_pp0_iter8_reg <= ave_V_1_reg_4227_pp0_iter7_reg;
                ave_V_1_reg_4227_pp0_iter9_reg <= ave_V_1_reg_4227_pp0_iter8_reg;
                ave_V_2_reg_4242_pp0_iter10_reg <= ave_V_2_reg_4242_pp0_iter9_reg;
                ave_V_2_reg_4242_pp0_iter11_reg <= ave_V_2_reg_4242_pp0_iter10_reg;
                ave_V_2_reg_4242_pp0_iter4_reg <= ave_V_2_reg_4242;
                ave_V_2_reg_4242_pp0_iter5_reg <= ave_V_2_reg_4242_pp0_iter4_reg;
                ave_V_2_reg_4242_pp0_iter6_reg <= ave_V_2_reg_4242_pp0_iter5_reg;
                ave_V_2_reg_4242_pp0_iter7_reg <= ave_V_2_reg_4242_pp0_iter6_reg;
                ave_V_2_reg_4242_pp0_iter8_reg <= ave_V_2_reg_4242_pp0_iter7_reg;
                ave_V_2_reg_4242_pp0_iter9_reg <= ave_V_2_reg_4242_pp0_iter8_reg;
                ave_V_3_reg_4247_pp0_iter10_reg <= ave_V_3_reg_4247_pp0_iter9_reg;
                ave_V_3_reg_4247_pp0_iter11_reg <= ave_V_3_reg_4247_pp0_iter10_reg;
                ave_V_3_reg_4247_pp0_iter12_reg <= ave_V_3_reg_4247_pp0_iter11_reg;
                ave_V_3_reg_4247_pp0_iter4_reg <= ave_V_3_reg_4247;
                ave_V_3_reg_4247_pp0_iter5_reg <= ave_V_3_reg_4247_pp0_iter4_reg;
                ave_V_3_reg_4247_pp0_iter6_reg <= ave_V_3_reg_4247_pp0_iter5_reg;
                ave_V_3_reg_4247_pp0_iter7_reg <= ave_V_3_reg_4247_pp0_iter6_reg;
                ave_V_3_reg_4247_pp0_iter8_reg <= ave_V_3_reg_4247_pp0_iter7_reg;
                ave_V_3_reg_4247_pp0_iter9_reg <= ave_V_3_reg_4247_pp0_iter8_reg;
                ave_V_reg_4200_pp0_iter10_reg <= ave_V_reg_4200_pp0_iter9_reg;
                ave_V_reg_4200_pp0_iter11_reg <= ave_V_reg_4200_pp0_iter10_reg;
                ave_V_reg_4200_pp0_iter12_reg <= ave_V_reg_4200_pp0_iter11_reg;
                ave_V_reg_4200_pp0_iter4_reg <= ave_V_reg_4200;
                ave_V_reg_4200_pp0_iter5_reg <= ave_V_reg_4200_pp0_iter4_reg;
                ave_V_reg_4200_pp0_iter6_reg <= ave_V_reg_4200_pp0_iter5_reg;
                ave_V_reg_4200_pp0_iter7_reg <= ave_V_reg_4200_pp0_iter6_reg;
                ave_V_reg_4200_pp0_iter8_reg <= ave_V_reg_4200_pp0_iter7_reg;
                ave_V_reg_4200_pp0_iter9_reg <= ave_V_reg_4200_pp0_iter8_reg;
                g_1_reg_735_pp0_iter10_reg <= g_1_reg_735_pp0_iter9_reg;
                g_1_reg_735_pp0_iter11_reg <= g_1_reg_735_pp0_iter10_reg;
                g_1_reg_735_pp0_iter12_reg <= g_1_reg_735_pp0_iter11_reg;
                g_1_reg_735_pp0_iter13_reg <= g_1_reg_735_pp0_iter12_reg;
                g_1_reg_735_pp0_iter14_reg <= g_1_reg_735_pp0_iter13_reg;
                g_1_reg_735_pp0_iter15_reg <= g_1_reg_735_pp0_iter14_reg;
                g_1_reg_735_pp0_iter16_reg <= g_1_reg_735_pp0_iter15_reg;
                g_1_reg_735_pp0_iter17_reg <= g_1_reg_735_pp0_iter16_reg;
                g_1_reg_735_pp0_iter3_reg <= g_1_reg_735;
                g_1_reg_735_pp0_iter4_reg <= g_1_reg_735_pp0_iter3_reg;
                g_1_reg_735_pp0_iter5_reg <= g_1_reg_735_pp0_iter4_reg;
                g_1_reg_735_pp0_iter6_reg <= g_1_reg_735_pp0_iter5_reg;
                g_1_reg_735_pp0_iter7_reg <= g_1_reg_735_pp0_iter6_reg;
                g_1_reg_735_pp0_iter8_reg <= g_1_reg_735_pp0_iter7_reg;
                g_1_reg_735_pp0_iter9_reg <= g_1_reg_735_pp0_iter8_reg;
                g_3_load_reg_4050_pp0_iter10_reg <= g_3_load_reg_4050_pp0_iter9_reg;
                g_3_load_reg_4050_pp0_iter11_reg <= g_3_load_reg_4050_pp0_iter10_reg;
                g_3_load_reg_4050_pp0_iter12_reg <= g_3_load_reg_4050_pp0_iter11_reg;
                g_3_load_reg_4050_pp0_iter13_reg <= g_3_load_reg_4050_pp0_iter12_reg;
                g_3_load_reg_4050_pp0_iter14_reg <= g_3_load_reg_4050_pp0_iter13_reg;
                g_3_load_reg_4050_pp0_iter15_reg <= g_3_load_reg_4050_pp0_iter14_reg;
                g_3_load_reg_4050_pp0_iter16_reg <= g_3_load_reg_4050_pp0_iter15_reg;
                g_3_load_reg_4050_pp0_iter3_reg <= g_3_load_reg_4050;
                g_3_load_reg_4050_pp0_iter4_reg <= g_3_load_reg_4050_pp0_iter3_reg;
                g_3_load_reg_4050_pp0_iter5_reg <= g_3_load_reg_4050_pp0_iter4_reg;
                g_3_load_reg_4050_pp0_iter6_reg <= g_3_load_reg_4050_pp0_iter5_reg;
                g_3_load_reg_4050_pp0_iter7_reg <= g_3_load_reg_4050_pp0_iter6_reg;
                g_3_load_reg_4050_pp0_iter8_reg <= g_3_load_reg_4050_pp0_iter7_reg;
                g_3_load_reg_4050_pp0_iter9_reg <= g_3_load_reg_4050_pp0_iter8_reg;
                g_4_reg_4645 <= g_4_fu_3451_p3;
                icmp_ln273_reg_3878_pp0_iter10_reg <= icmp_ln273_reg_3878_pp0_iter9_reg;
                icmp_ln273_reg_3878_pp0_iter11_reg <= icmp_ln273_reg_3878_pp0_iter10_reg;
                icmp_ln273_reg_3878_pp0_iter12_reg <= icmp_ln273_reg_3878_pp0_iter11_reg;
                icmp_ln273_reg_3878_pp0_iter13_reg <= icmp_ln273_reg_3878_pp0_iter12_reg;
                icmp_ln273_reg_3878_pp0_iter14_reg <= icmp_ln273_reg_3878_pp0_iter13_reg;
                icmp_ln273_reg_3878_pp0_iter15_reg <= icmp_ln273_reg_3878_pp0_iter14_reg;
                icmp_ln273_reg_3878_pp0_iter16_reg <= icmp_ln273_reg_3878_pp0_iter15_reg;
                icmp_ln273_reg_3878_pp0_iter2_reg <= icmp_ln273_reg_3878_pp0_iter1_reg;
                icmp_ln273_reg_3878_pp0_iter3_reg <= icmp_ln273_reg_3878_pp0_iter2_reg;
                icmp_ln273_reg_3878_pp0_iter4_reg <= icmp_ln273_reg_3878_pp0_iter3_reg;
                icmp_ln273_reg_3878_pp0_iter5_reg <= icmp_ln273_reg_3878_pp0_iter4_reg;
                icmp_ln273_reg_3878_pp0_iter6_reg <= icmp_ln273_reg_3878_pp0_iter5_reg;
                icmp_ln273_reg_3878_pp0_iter7_reg <= icmp_ln273_reg_3878_pp0_iter6_reg;
                icmp_ln273_reg_3878_pp0_iter8_reg <= icmp_ln273_reg_3878_pp0_iter7_reg;
                icmp_ln273_reg_3878_pp0_iter9_reg <= icmp_ln273_reg_3878_pp0_iter8_reg;
                icmp_ln394_reg_3934_pp0_iter10_reg <= icmp_ln394_reg_3934_pp0_iter9_reg;
                icmp_ln394_reg_3934_pp0_iter11_reg <= icmp_ln394_reg_3934_pp0_iter10_reg;
                icmp_ln394_reg_3934_pp0_iter12_reg <= icmp_ln394_reg_3934_pp0_iter11_reg;
                icmp_ln394_reg_3934_pp0_iter13_reg <= icmp_ln394_reg_3934_pp0_iter12_reg;
                icmp_ln394_reg_3934_pp0_iter14_reg <= icmp_ln394_reg_3934_pp0_iter13_reg;
                icmp_ln394_reg_3934_pp0_iter15_reg <= icmp_ln394_reg_3934_pp0_iter14_reg;
                icmp_ln394_reg_3934_pp0_iter16_reg <= icmp_ln394_reg_3934_pp0_iter15_reg;
                icmp_ln394_reg_3934_pp0_iter17_reg <= icmp_ln394_reg_3934_pp0_iter16_reg;
                icmp_ln394_reg_3934_pp0_iter2_reg <= icmp_ln394_reg_3934_pp0_iter1_reg;
                icmp_ln394_reg_3934_pp0_iter3_reg <= icmp_ln394_reg_3934_pp0_iter2_reg;
                icmp_ln394_reg_3934_pp0_iter4_reg <= icmp_ln394_reg_3934_pp0_iter3_reg;
                icmp_ln394_reg_3934_pp0_iter5_reg <= icmp_ln394_reg_3934_pp0_iter4_reg;
                icmp_ln394_reg_3934_pp0_iter6_reg <= icmp_ln394_reg_3934_pp0_iter5_reg;
                icmp_ln394_reg_3934_pp0_iter7_reg <= icmp_ln394_reg_3934_pp0_iter6_reg;
                icmp_ln394_reg_3934_pp0_iter8_reg <= icmp_ln394_reg_3934_pp0_iter7_reg;
                icmp_ln394_reg_3934_pp0_iter9_reg <= icmp_ln394_reg_3934_pp0_iter8_reg;
                icmp_ln465_reg_4656 <= icmp_ln465_fu_3476_p2;
                p_0_0_038836807_load_reg_4015_pp0_iter10_reg <= p_0_0_038836807_load_reg_4015_pp0_iter9_reg;
                p_0_0_038836807_load_reg_4015_pp0_iter11_reg <= p_0_0_038836807_load_reg_4015_pp0_iter10_reg;
                p_0_0_038836807_load_reg_4015_pp0_iter12_reg <= p_0_0_038836807_load_reg_4015_pp0_iter11_reg;
                p_0_0_038836807_load_reg_4015_pp0_iter13_reg <= p_0_0_038836807_load_reg_4015_pp0_iter12_reg;
                p_0_0_038836807_load_reg_4015_pp0_iter14_reg <= p_0_0_038836807_load_reg_4015_pp0_iter13_reg;
                p_0_0_038836807_load_reg_4015_pp0_iter15_reg <= p_0_0_038836807_load_reg_4015_pp0_iter14_reg;
                p_0_0_038836807_load_reg_4015_pp0_iter16_reg <= p_0_0_038836807_load_reg_4015_pp0_iter15_reg;
                p_0_0_038836807_load_reg_4015_pp0_iter3_reg <= p_0_0_038836807_load_reg_4015;
                p_0_0_038836807_load_reg_4015_pp0_iter4_reg <= p_0_0_038836807_load_reg_4015_pp0_iter3_reg;
                p_0_0_038836807_load_reg_4015_pp0_iter5_reg <= p_0_0_038836807_load_reg_4015_pp0_iter4_reg;
                p_0_0_038836807_load_reg_4015_pp0_iter6_reg <= p_0_0_038836807_load_reg_4015_pp0_iter5_reg;
                p_0_0_038836807_load_reg_4015_pp0_iter7_reg <= p_0_0_038836807_load_reg_4015_pp0_iter6_reg;
                p_0_0_038836807_load_reg_4015_pp0_iter8_reg <= p_0_0_038836807_load_reg_4015_pp0_iter7_reg;
                p_0_0_038836807_load_reg_4015_pp0_iter9_reg <= p_0_0_038836807_load_reg_4015_pp0_iter8_reg;
                p_0_0_03883_167406812_load_reg_4020_pp0_iter10_reg <= p_0_0_03883_167406812_load_reg_4020_pp0_iter9_reg;
                p_0_0_03883_167406812_load_reg_4020_pp0_iter11_reg <= p_0_0_03883_167406812_load_reg_4020_pp0_iter10_reg;
                p_0_0_03883_167406812_load_reg_4020_pp0_iter12_reg <= p_0_0_03883_167406812_load_reg_4020_pp0_iter11_reg;
                p_0_0_03883_167406812_load_reg_4020_pp0_iter13_reg <= p_0_0_03883_167406812_load_reg_4020_pp0_iter12_reg;
                p_0_0_03883_167406812_load_reg_4020_pp0_iter14_reg <= p_0_0_03883_167406812_load_reg_4020_pp0_iter13_reg;
                p_0_0_03883_167406812_load_reg_4020_pp0_iter15_reg <= p_0_0_03883_167406812_load_reg_4020_pp0_iter14_reg;
                p_0_0_03883_167406812_load_reg_4020_pp0_iter16_reg <= p_0_0_03883_167406812_load_reg_4020_pp0_iter15_reg;
                p_0_0_03883_167406812_load_reg_4020_pp0_iter3_reg <= p_0_0_03883_167406812_load_reg_4020;
                p_0_0_03883_167406812_load_reg_4020_pp0_iter4_reg <= p_0_0_03883_167406812_load_reg_4020_pp0_iter3_reg;
                p_0_0_03883_167406812_load_reg_4020_pp0_iter5_reg <= p_0_0_03883_167406812_load_reg_4020_pp0_iter4_reg;
                p_0_0_03883_167406812_load_reg_4020_pp0_iter6_reg <= p_0_0_03883_167406812_load_reg_4020_pp0_iter5_reg;
                p_0_0_03883_167406812_load_reg_4020_pp0_iter7_reg <= p_0_0_03883_167406812_load_reg_4020_pp0_iter6_reg;
                p_0_0_03883_167406812_load_reg_4020_pp0_iter8_reg <= p_0_0_03883_167406812_load_reg_4020_pp0_iter7_reg;
                p_0_0_03883_167406812_load_reg_4020_pp0_iter9_reg <= p_0_0_03883_167406812_load_reg_4020_pp0_iter8_reg;
                p_0_0_03883_16818_load_reg_4030_pp0_iter10_reg <= p_0_0_03883_16818_load_reg_4030_pp0_iter9_reg;
                p_0_0_03883_16818_load_reg_4030_pp0_iter11_reg <= p_0_0_03883_16818_load_reg_4030_pp0_iter10_reg;
                p_0_0_03883_16818_load_reg_4030_pp0_iter12_reg <= p_0_0_03883_16818_load_reg_4030_pp0_iter11_reg;
                p_0_0_03883_16818_load_reg_4030_pp0_iter13_reg <= p_0_0_03883_16818_load_reg_4030_pp0_iter12_reg;
                p_0_0_03883_16818_load_reg_4030_pp0_iter14_reg <= p_0_0_03883_16818_load_reg_4030_pp0_iter13_reg;
                p_0_0_03883_16818_load_reg_4030_pp0_iter15_reg <= p_0_0_03883_16818_load_reg_4030_pp0_iter14_reg;
                p_0_0_03883_16818_load_reg_4030_pp0_iter16_reg <= p_0_0_03883_16818_load_reg_4030_pp0_iter15_reg;
                p_0_0_03883_16818_load_reg_4030_pp0_iter3_reg <= p_0_0_03883_16818_load_reg_4030;
                p_0_0_03883_16818_load_reg_4030_pp0_iter4_reg <= p_0_0_03883_16818_load_reg_4030_pp0_iter3_reg;
                p_0_0_03883_16818_load_reg_4030_pp0_iter5_reg <= p_0_0_03883_16818_load_reg_4030_pp0_iter4_reg;
                p_0_0_03883_16818_load_reg_4030_pp0_iter6_reg <= p_0_0_03883_16818_load_reg_4030_pp0_iter5_reg;
                p_0_0_03883_16818_load_reg_4030_pp0_iter7_reg <= p_0_0_03883_16818_load_reg_4030_pp0_iter6_reg;
                p_0_0_03883_16818_load_reg_4030_pp0_iter8_reg <= p_0_0_03883_16818_load_reg_4030_pp0_iter7_reg;
                p_0_0_03883_16818_load_reg_4030_pp0_iter9_reg <= p_0_0_03883_16818_load_reg_4030_pp0_iter8_reg;
                p_0_0_03883_1_16823_load_reg_4035_pp0_iter10_reg <= p_0_0_03883_1_16823_load_reg_4035_pp0_iter9_reg;
                p_0_0_03883_1_16823_load_reg_4035_pp0_iter11_reg <= p_0_0_03883_1_16823_load_reg_4035_pp0_iter10_reg;
                p_0_0_03883_1_16823_load_reg_4035_pp0_iter12_reg <= p_0_0_03883_1_16823_load_reg_4035_pp0_iter11_reg;
                p_0_0_03883_1_16823_load_reg_4035_pp0_iter13_reg <= p_0_0_03883_1_16823_load_reg_4035_pp0_iter12_reg;
                p_0_0_03883_1_16823_load_reg_4035_pp0_iter14_reg <= p_0_0_03883_1_16823_load_reg_4035_pp0_iter13_reg;
                p_0_0_03883_1_16823_load_reg_4035_pp0_iter15_reg <= p_0_0_03883_1_16823_load_reg_4035_pp0_iter14_reg;
                p_0_0_03883_1_16823_load_reg_4035_pp0_iter16_reg <= p_0_0_03883_1_16823_load_reg_4035_pp0_iter15_reg;
                p_0_0_03883_1_16823_load_reg_4035_pp0_iter3_reg <= p_0_0_03883_1_16823_load_reg_4035;
                p_0_0_03883_1_16823_load_reg_4035_pp0_iter4_reg <= p_0_0_03883_1_16823_load_reg_4035_pp0_iter3_reg;
                p_0_0_03883_1_16823_load_reg_4035_pp0_iter5_reg <= p_0_0_03883_1_16823_load_reg_4035_pp0_iter4_reg;
                p_0_0_03883_1_16823_load_reg_4035_pp0_iter6_reg <= p_0_0_03883_1_16823_load_reg_4035_pp0_iter5_reg;
                p_0_0_03883_1_16823_load_reg_4035_pp0_iter7_reg <= p_0_0_03883_1_16823_load_reg_4035_pp0_iter6_reg;
                p_0_0_03883_1_16823_load_reg_4035_pp0_iter8_reg <= p_0_0_03883_1_16823_load_reg_4035_pp0_iter7_reg;
                p_0_0_03883_1_16823_load_reg_4035_pp0_iter9_reg <= p_0_0_03883_1_16823_load_reg_4035_pp0_iter8_reg;
                p_0_0_03883_26829_load_reg_4045_pp0_iter10_reg <= p_0_0_03883_26829_load_reg_4045_pp0_iter9_reg;
                p_0_0_03883_26829_load_reg_4045_pp0_iter11_reg <= p_0_0_03883_26829_load_reg_4045_pp0_iter10_reg;
                p_0_0_03883_26829_load_reg_4045_pp0_iter12_reg <= p_0_0_03883_26829_load_reg_4045_pp0_iter11_reg;
                p_0_0_03883_26829_load_reg_4045_pp0_iter13_reg <= p_0_0_03883_26829_load_reg_4045_pp0_iter12_reg;
                p_0_0_03883_26829_load_reg_4045_pp0_iter14_reg <= p_0_0_03883_26829_load_reg_4045_pp0_iter13_reg;
                p_0_0_03883_26829_load_reg_4045_pp0_iter15_reg <= p_0_0_03883_26829_load_reg_4045_pp0_iter14_reg;
                p_0_0_03883_26829_load_reg_4045_pp0_iter16_reg <= p_0_0_03883_26829_load_reg_4045_pp0_iter15_reg;
                p_0_0_03883_26829_load_reg_4045_pp0_iter3_reg <= p_0_0_03883_26829_load_reg_4045;
                p_0_0_03883_26829_load_reg_4045_pp0_iter4_reg <= p_0_0_03883_26829_load_reg_4045_pp0_iter3_reg;
                p_0_0_03883_26829_load_reg_4045_pp0_iter5_reg <= p_0_0_03883_26829_load_reg_4045_pp0_iter4_reg;
                p_0_0_03883_26829_load_reg_4045_pp0_iter6_reg <= p_0_0_03883_26829_load_reg_4045_pp0_iter5_reg;
                p_0_0_03883_26829_load_reg_4045_pp0_iter7_reg <= p_0_0_03883_26829_load_reg_4045_pp0_iter6_reg;
                p_0_0_03883_26829_load_reg_4045_pp0_iter8_reg <= p_0_0_03883_26829_load_reg_4045_pp0_iter7_reg;
                p_0_0_03883_26829_load_reg_4045_pp0_iter9_reg <= p_0_0_03883_26829_load_reg_4045_pp0_iter8_reg;
                p_0_0_03883_36840_load_reg_4060_pp0_iter10_reg <= p_0_0_03883_36840_load_reg_4060_pp0_iter9_reg;
                p_0_0_03883_36840_load_reg_4060_pp0_iter11_reg <= p_0_0_03883_36840_load_reg_4060_pp0_iter10_reg;
                p_0_0_03883_36840_load_reg_4060_pp0_iter12_reg <= p_0_0_03883_36840_load_reg_4060_pp0_iter11_reg;
                p_0_0_03883_36840_load_reg_4060_pp0_iter13_reg <= p_0_0_03883_36840_load_reg_4060_pp0_iter12_reg;
                p_0_0_03883_36840_load_reg_4060_pp0_iter14_reg <= p_0_0_03883_36840_load_reg_4060_pp0_iter13_reg;
                p_0_0_03883_36840_load_reg_4060_pp0_iter15_reg <= p_0_0_03883_36840_load_reg_4060_pp0_iter14_reg;
                p_0_0_03883_36840_load_reg_4060_pp0_iter16_reg <= p_0_0_03883_36840_load_reg_4060_pp0_iter15_reg;
                p_0_0_03883_36840_load_reg_4060_pp0_iter3_reg <= p_0_0_03883_36840_load_reg_4060;
                p_0_0_03883_36840_load_reg_4060_pp0_iter4_reg <= p_0_0_03883_36840_load_reg_4060_pp0_iter3_reg;
                p_0_0_03883_36840_load_reg_4060_pp0_iter5_reg <= p_0_0_03883_36840_load_reg_4060_pp0_iter4_reg;
                p_0_0_03883_36840_load_reg_4060_pp0_iter6_reg <= p_0_0_03883_36840_load_reg_4060_pp0_iter5_reg;
                p_0_0_03883_36840_load_reg_4060_pp0_iter7_reg <= p_0_0_03883_36840_load_reg_4060_pp0_iter6_reg;
                p_0_0_03883_36840_load_reg_4060_pp0_iter8_reg <= p_0_0_03883_36840_load_reg_4060_pp0_iter7_reg;
                p_0_0_03883_36840_load_reg_4060_pp0_iter9_reg <= p_0_0_03883_36840_load_reg_4060_pp0_iter8_reg;
                p_0_0_03883_3_16845_load_reg_4065_pp0_iter10_reg <= p_0_0_03883_3_16845_load_reg_4065_pp0_iter9_reg;
                p_0_0_03883_3_16845_load_reg_4065_pp0_iter11_reg <= p_0_0_03883_3_16845_load_reg_4065_pp0_iter10_reg;
                p_0_0_03883_3_16845_load_reg_4065_pp0_iter12_reg <= p_0_0_03883_3_16845_load_reg_4065_pp0_iter11_reg;
                p_0_0_03883_3_16845_load_reg_4065_pp0_iter13_reg <= p_0_0_03883_3_16845_load_reg_4065_pp0_iter12_reg;
                p_0_0_03883_3_16845_load_reg_4065_pp0_iter14_reg <= p_0_0_03883_3_16845_load_reg_4065_pp0_iter13_reg;
                p_0_0_03883_3_16845_load_reg_4065_pp0_iter15_reg <= p_0_0_03883_3_16845_load_reg_4065_pp0_iter14_reg;
                p_0_0_03883_3_16845_load_reg_4065_pp0_iter16_reg <= p_0_0_03883_3_16845_load_reg_4065_pp0_iter15_reg;
                p_0_0_03883_3_16845_load_reg_4065_pp0_iter3_reg <= p_0_0_03883_3_16845_load_reg_4065;
                p_0_0_03883_3_16845_load_reg_4065_pp0_iter4_reg <= p_0_0_03883_3_16845_load_reg_4065_pp0_iter3_reg;
                p_0_0_03883_3_16845_load_reg_4065_pp0_iter5_reg <= p_0_0_03883_3_16845_load_reg_4065_pp0_iter4_reg;
                p_0_0_03883_3_16845_load_reg_4065_pp0_iter6_reg <= p_0_0_03883_3_16845_load_reg_4065_pp0_iter5_reg;
                p_0_0_03883_3_16845_load_reg_4065_pp0_iter7_reg <= p_0_0_03883_3_16845_load_reg_4065_pp0_iter6_reg;
                p_0_0_03883_3_16845_load_reg_4065_pp0_iter8_reg <= p_0_0_03883_3_16845_load_reg_4065_pp0_iter7_reg;
                p_0_0_03883_3_16845_load_reg_4065_pp0_iter9_reg <= p_0_0_03883_3_16845_load_reg_4065_pp0_iter8_reg;
                p_0_0_03883_46851_load_reg_4075_pp0_iter10_reg <= p_0_0_03883_46851_load_reg_4075_pp0_iter9_reg;
                p_0_0_03883_46851_load_reg_4075_pp0_iter11_reg <= p_0_0_03883_46851_load_reg_4075_pp0_iter10_reg;
                p_0_0_03883_46851_load_reg_4075_pp0_iter12_reg <= p_0_0_03883_46851_load_reg_4075_pp0_iter11_reg;
                p_0_0_03883_46851_load_reg_4075_pp0_iter13_reg <= p_0_0_03883_46851_load_reg_4075_pp0_iter12_reg;
                p_0_0_03883_46851_load_reg_4075_pp0_iter14_reg <= p_0_0_03883_46851_load_reg_4075_pp0_iter13_reg;
                p_0_0_03883_46851_load_reg_4075_pp0_iter15_reg <= p_0_0_03883_46851_load_reg_4075_pp0_iter14_reg;
                p_0_0_03883_46851_load_reg_4075_pp0_iter16_reg <= p_0_0_03883_46851_load_reg_4075_pp0_iter15_reg;
                p_0_0_03883_46851_load_reg_4075_pp0_iter3_reg <= p_0_0_03883_46851_load_reg_4075;
                p_0_0_03883_46851_load_reg_4075_pp0_iter4_reg <= p_0_0_03883_46851_load_reg_4075_pp0_iter3_reg;
                p_0_0_03883_46851_load_reg_4075_pp0_iter5_reg <= p_0_0_03883_46851_load_reg_4075_pp0_iter4_reg;
                p_0_0_03883_46851_load_reg_4075_pp0_iter6_reg <= p_0_0_03883_46851_load_reg_4075_pp0_iter5_reg;
                p_0_0_03883_46851_load_reg_4075_pp0_iter7_reg <= p_0_0_03883_46851_load_reg_4075_pp0_iter6_reg;
                p_0_0_03883_46851_load_reg_4075_pp0_iter8_reg <= p_0_0_03883_46851_load_reg_4075_pp0_iter7_reg;
                p_0_0_03883_46851_load_reg_4075_pp0_iter9_reg <= p_0_0_03883_46851_load_reg_4075_pp0_iter8_reg;
                p_0_0_03883_4_16856_load_reg_4080_pp0_iter10_reg <= p_0_0_03883_4_16856_load_reg_4080_pp0_iter9_reg;
                p_0_0_03883_4_16856_load_reg_4080_pp0_iter11_reg <= p_0_0_03883_4_16856_load_reg_4080_pp0_iter10_reg;
                p_0_0_03883_4_16856_load_reg_4080_pp0_iter12_reg <= p_0_0_03883_4_16856_load_reg_4080_pp0_iter11_reg;
                p_0_0_03883_4_16856_load_reg_4080_pp0_iter13_reg <= p_0_0_03883_4_16856_load_reg_4080_pp0_iter12_reg;
                p_0_0_03883_4_16856_load_reg_4080_pp0_iter14_reg <= p_0_0_03883_4_16856_load_reg_4080_pp0_iter13_reg;
                p_0_0_03883_4_16856_load_reg_4080_pp0_iter15_reg <= p_0_0_03883_4_16856_load_reg_4080_pp0_iter14_reg;
                p_0_0_03883_4_16856_load_reg_4080_pp0_iter16_reg <= p_0_0_03883_4_16856_load_reg_4080_pp0_iter15_reg;
                p_0_0_03883_4_16856_load_reg_4080_pp0_iter3_reg <= p_0_0_03883_4_16856_load_reg_4080;
                p_0_0_03883_4_16856_load_reg_4080_pp0_iter4_reg <= p_0_0_03883_4_16856_load_reg_4080_pp0_iter3_reg;
                p_0_0_03883_4_16856_load_reg_4080_pp0_iter5_reg <= p_0_0_03883_4_16856_load_reg_4080_pp0_iter4_reg;
                p_0_0_03883_4_16856_load_reg_4080_pp0_iter6_reg <= p_0_0_03883_4_16856_load_reg_4080_pp0_iter5_reg;
                p_0_0_03883_4_16856_load_reg_4080_pp0_iter7_reg <= p_0_0_03883_4_16856_load_reg_4080_pp0_iter6_reg;
                p_0_0_03883_4_16856_load_reg_4080_pp0_iter8_reg <= p_0_0_03883_4_16856_load_reg_4080_pp0_iter7_reg;
                p_0_0_03883_4_16856_load_reg_4080_pp0_iter9_reg <= p_0_0_03883_4_16856_load_reg_4080_pp0_iter8_reg;
                sext_ln420_1_reg_4154_pp0_iter3_reg <= sext_ln420_1_reg_4154;
                sext_ln420_2_reg_4159_pp0_iter3_reg <= sext_ln420_2_reg_4159;
                sext_ln420_3_reg_4164_pp0_iter3_reg <= sext_ln420_3_reg_4164;
                sext_ln420_reg_4148_pp0_iter3_reg <= sext_ln420_reg_4148;
                sext_ln423_1_reg_4185_pp0_iter3_reg <= sext_ln423_1_reg_4185;
                sext_ln423_reg_4180_pp0_iter3_reg <= sext_ln423_reg_4180;
                tmp_56_reg_4650 <= g_4_fu_3451_p3(15 downto 15);
                tmp_58_reg_3941_pp0_iter10_reg <= tmp_58_reg_3941_pp0_iter9_reg;
                tmp_58_reg_3941_pp0_iter11_reg <= tmp_58_reg_3941_pp0_iter10_reg;
                tmp_58_reg_3941_pp0_iter12_reg <= tmp_58_reg_3941_pp0_iter11_reg;
                tmp_58_reg_3941_pp0_iter13_reg <= tmp_58_reg_3941_pp0_iter12_reg;
                tmp_58_reg_3941_pp0_iter14_reg <= tmp_58_reg_3941_pp0_iter13_reg;
                tmp_58_reg_3941_pp0_iter15_reg <= tmp_58_reg_3941_pp0_iter14_reg;
                tmp_58_reg_3941_pp0_iter16_reg <= tmp_58_reg_3941_pp0_iter15_reg;
                tmp_58_reg_3941_pp0_iter17_reg <= tmp_58_reg_3941_pp0_iter16_reg;
                tmp_58_reg_3941_pp0_iter2_reg <= tmp_58_reg_3941_pp0_iter1_reg;
                tmp_58_reg_3941_pp0_iter3_reg <= tmp_58_reg_3941_pp0_iter2_reg;
                tmp_58_reg_3941_pp0_iter4_reg <= tmp_58_reg_3941_pp0_iter3_reg;
                tmp_58_reg_3941_pp0_iter5_reg <= tmp_58_reg_3941_pp0_iter4_reg;
                tmp_58_reg_3941_pp0_iter6_reg <= tmp_58_reg_3941_pp0_iter5_reg;
                tmp_58_reg_3941_pp0_iter7_reg <= tmp_58_reg_3941_pp0_iter6_reg;
                tmp_58_reg_3941_pp0_iter8_reg <= tmp_58_reg_3941_pp0_iter7_reg;
                tmp_58_reg_3941_pp0_iter9_reg <= tmp_58_reg_3941_pp0_iter8_reg;
                w_3_reg_4520_pp0_iter8_reg <= w_3_reg_4520;
                w_5_reg_4525_pp0_iter8_reg <= w_5_reg_4525;
                w_7_reg_4530_pp0_iter8_reg <= w_7_reg_4530;
                w_8_reg_4514_pp0_iter8_reg <= w_8_reg_4514;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                PixBufVal_val_V_31_load_reg_4025 <= PixBufVal_val_V_31_fu_278;
                PixBufVal_val_V_32_load_reg_4040 <= PixBufVal_val_V_32_fu_290;
                PixBufVal_val_V_33_load_reg_4055 <= PixBufVal_val_V_33_fu_302;
                PixBufVal_val_V_34_load_reg_4070 <= PixBufVal_val_V_34_fu_314;
                PixBufVal_val_V_35_load_reg_4085 <= PixBufVal_val_V_35_fu_326;
                g_3_load_reg_4050 <= g_3_fu_298;
                p_0_0_038836807_load_reg_4015 <= p_0_0_038836807_fu_270;
                p_0_0_03883_167406812_load_reg_4020 <= p_0_0_03883_167406812_fu_274;
                p_0_0_03883_16818_load_reg_4030 <= p_0_0_03883_16818_fu_282;
                p_0_0_03883_1_16823_load_reg_4035 <= p_0_0_03883_1_16823_fu_286;
                p_0_0_03883_26829_load_reg_4045 <= p_0_0_03883_26829_fu_294;
                p_0_0_03883_36840_load_reg_4060 <= p_0_0_03883_36840_fu_306;
                p_0_0_03883_3_16845_load_reg_4065 <= p_0_0_03883_3_16845_fu_310;
                p_0_0_03883_46851_load_reg_4075 <= p_0_0_03883_46851_fu_318;
                p_0_0_03883_4_16856_load_reg_4080 <= p_0_0_03883_4_16856_fu_322;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((icmp_ln283_reg_3882 = ap_const_lv1_1) and (icmp_ln273_reg_3878 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then
                PixBufVal_val_V_36_reg_4007 <= linebuf_yuv_val_V_3_q1;
                PixBufVal_val_V_37_reg_3998 <= linebuf_yuv_val_V_2_q1;
                PixBufVal_val_V_39_reg_3980 <= linebuf_yuv_val_V_q1;
                PixBufVal_val_V_reg_3989 <= linebuf_yuv_val_V_1_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln394_reg_3934_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln1495_8_reg_4489 <= add_ln1495_8_fu_2936_p2;
                add_ln1495_reg_4484 <= add_ln1495_fu_2930_p2;
                add_ln431_3_reg_4424 <= add_ln431_3_fu_2580_p2;
                add_ln432_1_reg_4439 <= add_ln432_1_fu_2674_p2;
                add_ln432_3_reg_4444 <= add_ln432_3_fu_2680_p2;
                add_ln432_reg_4434 <= add_ln432_fu_2668_p2;
                add_ln433_1_reg_4459 <= add_ln433_1_fu_2776_p2;
                add_ln433_3_reg_4464 <= add_ln433_3_fu_2782_p2;
                add_ln433_reg_4454 <= add_ln433_fu_2770_p2;
                add_ln434_3_reg_4474 <= add_ln434_3_fu_2804_p2;
                trunc_ln431_1_reg_4429 <= sub_ln431_fu_2584_p2(13 downto 1);
                trunc_ln432_1_reg_4449 <= sub_ln432_fu_2686_p2(13 downto 1);
                trunc_ln433_1_reg_4469 <= sub_ln433_fu_2788_p2(13 downto 1);
                trunc_ln434_1_reg_4479 <= sub_ln434_fu_2808_p2(13 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln394_reg_3934_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln431_1_reg_4318 <= add_ln431_1_fu_2354_p2;
                add_ln431_reg_4312 <= add_ln431_fu_2348_p2;
                add_ln434_1_reg_4418 <= add_ln434_1_fu_2574_p2;
                add_ln434_reg_4412 <= add_ln434_fu_2568_p2;
                ret_V_69_reg_4324 <= ret_V_69_fu_2360_p2;
                ret_V_70_reg_4335 <= ret_V_70_fu_2371_p2;
                ret_V_71_reg_4346 <= ret_V_71_fu_2382_p2;
                ret_V_72_reg_4357 <= ret_V_72_fu_2393_p2;
                ret_V_73_reg_4368 <= ret_V_73_fu_2404_p2;
                ret_V_74_reg_4379 <= ret_V_74_fu_2415_p2;
                ret_V_75_reg_4390 <= ret_V_75_fu_2426_p2;
                ret_V_76_reg_4401 <= ret_V_76_fu_2437_p2;
                sub_ln61_12_reg_4330 <= sub_ln61_12_fu_2365_p2;
                sub_ln61_13_reg_4341 <= sub_ln61_13_fu_2376_p2;
                sub_ln61_14_reg_4352 <= sub_ln61_14_fu_2387_p2;
                sub_ln61_15_reg_4363 <= sub_ln61_15_fu_2398_p2;
                sub_ln61_16_reg_4374 <= sub_ln61_16_fu_2409_p2;
                sub_ln61_17_reg_4385 <= sub_ln61_17_fu_2420_p2;
                sub_ln61_18_reg_4396 <= sub_ln61_18_fu_2431_p2;
                sub_ln61_19_reg_4407 <= sub_ln61_19_fu_2442_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln394_reg_3934_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln438_reg_4298 <= add_ln438_fu_2118_p2;
                add_ln439_reg_4305 <= add_ln439_fu_2184_p2;
                ave_V_1_reg_4227 <= ave_V_1_fu_1838_p2;
                ave_V_2_reg_4242 <= ave_V_2_fu_1860_p2;
                ave_V_3_reg_4247 <= ave_V_3_fu_1872_p2;
                ave_V_reg_4200 <= ave_V_fu_1800_p2;
                mean_V_3_reg_4290 <= mean_V_3_fu_2050_p3;
                mean_V_reg_4252 <= mean_V_fu_1926_p3;
                sext_ln421_1_reg_4210 <= sext_ln421_1_fu_1809_p1;
                sext_ln421_2_reg_4216 <= sext_ln421_2_fu_1812_p1;
                sext_ln421_3_reg_4222 <= sext_ln421_3_fu_1815_p1;
                sext_ln421_reg_4205 <= sext_ln421_fu_1806_p1;
                sext_ln422_1_reg_4237 <= sext_ln422_1_fu_1847_p1;
                sext_ln422_reg_4232 <= sext_ln422_fu_1844_p1;
                tmp_26_reg_4260 <= ave_V_1_fu_1838_p2(13 downto 13);
                tmp_27_reg_4275 <= ave_V_2_fu_1860_p2(13 downto 13);
                trunc_ln1513_2_reg_4265 <= sub_ln1513_10_fu_1942_p2(13 downto 2);
                trunc_ln1513_3_reg_4270 <= ave_V_1_fu_1838_p2(13 downto 2);
                trunc_ln1513_4_reg_4280 <= sub_ln1513_12_fu_1976_p2(13 downto 2);
                trunc_ln1513_5_reg_4285 <= ave_V_2_fu_1860_p2(13 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln394_reg_3934_pp0_iter6_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln450_reg_4536 <= add_ln450_fu_3248_p2;
                w_3_reg_4520 <= DIV1_TABLE_q2(9 downto 2);
                w_5_reg_4525 <= DIV1_TABLE_q1(9 downto 2);
                w_7_reg_4530 <= DIV1_TABLE_q0(9 downto 1);
                w_8_reg_4514 <= DIV1_TABLE_q3(9 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln394_reg_3934_pp0_iter15_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln459_2_reg_4634 <= add_ln459_2_fu_3370_p2;
                trunc_ln459_1_reg_4640 <= sub_ln459_fu_3376_p2(25 downto 13);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                cmp147_reg_3910_pp0_iter1_reg <= cmp147_reg_3910;
                icmp_ln273_reg_3878 <= icmp_ln273_fu_947_p2;
                icmp_ln273_reg_3878_pp0_iter1_reg <= icmp_ln273_reg_3878;
                icmp_ln283_reg_3882_pp0_iter1_reg <= icmp_ln283_reg_3882;
                icmp_ln394_reg_3934_pp0_iter1_reg <= icmp_ln394_reg_3934;
                linebuf_yuv_val_V_1_addr_reg_3892_pp0_iter1_reg <= linebuf_yuv_val_V_1_addr_reg_3892;
                linebuf_yuv_val_V_2_addr_reg_3898_pp0_iter1_reg <= linebuf_yuv_val_V_2_addr_reg_3898;
                linebuf_yuv_val_V_3_addr_reg_3904_pp0_iter1_reg <= linebuf_yuv_val_V_3_addr_reg_3904;
                tmp_58_reg_3941_pp0_iter1_reg <= tmp_58_reg_3941;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln283_fu_977_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln273_fu_947_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                cmp147_reg_3910 <= cmp147_fu_983_p2;
                linebuf_yuv_val_V_1_addr_reg_3892 <= zext_ln273_fu_959_p1(11 - 1 downto 0);
                linebuf_yuv_val_V_2_addr_reg_3898 <= zext_ln273_fu_959_p1(11 - 1 downto 0);
                linebuf_yuv_val_V_3_addr_reg_3904 <= zext_ln273_fu_959_p1(11 - 1 downto 0);
                linebuf_yuv_val_V_addr_reg_3886 <= zext_ln273_fu_959_p1(11 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln273_fu_947_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln283_reg_3882 <= icmp_ln283_fu_977_p2;
                icmp_ln394_reg_3934 <= icmp_ln394_fu_999_p2;
                tmp_58_reg_3941 <= or_ln540_fu_1005_p2(16 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln394_reg_3934_pp0_iter11_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                lshr_ln456_3_reg_4599 <= grp_fu_3670_p2(17 downto 8);
                lshr_ln_reg_4584 <= grp_fu_3649_p2(17 downto 8);
            end if;
        end if;
    end process;
    zext_ln405_1_reg_4090(10) <= '0';
    zext_ln405_3_reg_4095(10) <= '0';
    zext_ln407_1_reg_4108(10) <= '0';
    zext_ln410_2_reg_4118(10) <= '0';
    zext_ln413_2_reg_4133(10) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    DIV1_TABLE_address0 <= zext_ln448_3_fu_3195_p1(10 - 1 downto 0);
    DIV1_TABLE_address1 <= zext_ln448_2_fu_3174_p1(10 - 1 downto 0);
    DIV1_TABLE_address2 <= zext_ln448_1_fu_3153_p1(10 - 1 downto 0);
    DIV1_TABLE_address3 <= zext_ln448_fu_3129_p1(10 - 1 downto 0);

    DIV1_TABLE_ce0_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DIV1_TABLE_ce0 <= ap_const_logic_1;
        else 
            DIV1_TABLE_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    DIV1_TABLE_ce1_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DIV1_TABLE_ce1 <= ap_const_logic_1;
        else 
            DIV1_TABLE_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    DIV1_TABLE_ce2_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DIV1_TABLE_ce2 <= ap_const_logic_1;
        else 
            DIV1_TABLE_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    DIV1_TABLE_ce3_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DIV1_TABLE_ce3 <= ap_const_logic_1;
        else 
            DIV1_TABLE_ce3 <= ap_const_logic_0;
        end if; 
    end process;

    DIV2_TABLE_address0 <= zext_ln452_fu_3279_p1(12 - 1 downto 0);

    DIV2_TABLE_ce0_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DIV2_TABLE_ce0 <= ap_const_logic_1;
        else 
            DIV2_TABLE_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    K_V_12_fu_1369_p2 <= std_logic_vector(unsigned(zext_ln406_fu_1347_p1) - unsigned(zext_ln406_3_fu_1365_p1));
    K_V_13_fu_1401_p2 <= std_logic_vector(unsigned(sub_ln407_fu_1395_p2) - unsigned(zext_ln406_1_fu_1351_p1));
    K_V_14_fu_1461_p2 <= std_logic_vector(unsigned(sub_ln409_fu_1455_p2) - unsigned(zext_ln407_2_fu_1391_p1));
    K_V_15_fu_1497_p2 <= std_logic_vector(unsigned(zext_ln410_fu_1475_p1) - unsigned(zext_ln410_3_fu_1493_p1));
    K_V_16_fu_1553_p2 <= std_logic_vector(unsigned(sub_ln412_fu_1547_p2) - unsigned(zext_ln410_1_fu_1479_p1));
    K_V_17_fu_1589_p2 <= std_logic_vector(unsigned(zext_ln413_fu_1567_p1) - unsigned(zext_ln413_3_fu_1585_p1));
    K_V_18_fu_1641_p2 <= std_logic_vector(unsigned(sub_ln415_fu_1635_p2) - unsigned(zext_ln413_1_fu_1571_p1));
    K_V_19_fu_1665_p2 <= std_logic_vector(unsigned(sub_ln416_fu_1659_p2) - unsigned(zext_ln405_2_fu_1315_p1));
    K_V_3_fu_1429_p2 <= std_logic_vector(unsigned(zext_ln408_fu_1415_p1) - unsigned(zext_ln408_1_fu_1425_p1));
    K_V_6_fu_1521_p2 <= std_logic_vector(unsigned(sub_ln411_fu_1515_p2) - unsigned(zext_ln405_4_fu_1323_p1));
    K_V_9_fu_1613_p2 <= std_logic_vector(unsigned(sub_ln414_fu_1607_p2) - unsigned(zext_ln405_4_fu_1323_p1));
    K_V_fu_1333_p2 <= std_logic_vector(unsigned(sub_ln405_fu_1327_p2) - unsigned(zext_ln405_2_fu_1315_p1));
    SD_V_2_fu_2922_p3 <= 
        sub_ln439_1_fu_2916_p2 when (tmp_54_fu_2877_p3(0) = '1') else 
        sext_ln439_2_fu_2912_p1;
    SD_V_fu_2869_p3 <= 
        sub_ln438_1_fu_2863_p2 when (tmp_51_fu_2824_p3(0) = '1') else 
        sext_ln438_2_fu_2859_p1;
    add_ln1495_8_fu_2936_p2 <= std_logic_vector(unsigned(SD_V_2_fu_2922_p3) + unsigned(ap_const_lv12_1));
    add_ln1495_fu_2930_p2 <= std_logic_vector(unsigned(SD_V_fu_2869_p3) + unsigned(ap_const_lv12_1));
    add_ln406_fu_1359_p2 <= std_logic_vector(unsigned(zext_ln406_2_fu_1355_p1) + unsigned(zext_ln405_1_fu_1311_p1));
    add_ln408_fu_1419_p2 <= std_logic_vector(unsigned(zext_ln407_1_fu_1387_p1) + unsigned(zext_ln405_3_fu_1319_p1));
    add_ln410_fu_1487_p2 <= std_logic_vector(unsigned(zext_ln409_1_fu_1447_p1) + unsigned(zext_ln410_2_fu_1483_p1));
    add_ln413_fu_1579_p2 <= std_logic_vector(unsigned(zext_ln413_2_fu_1575_p1) + unsigned(zext_ln412_1_fu_1539_p1));
    add_ln420_1_fu_1693_p2 <= std_logic_vector(signed(sext_ln420_fu_1671_p1) + signed(sext_ln420_1_fu_1675_p1));
    add_ln420_fu_1687_p2 <= std_logic_vector(signed(sext_ln420_2_fu_1679_p1) + signed(sext_ln420_3_fu_1683_p1));
    add_ln421_1_fu_1828_p2 <= std_logic_vector(signed(sext_ln421_3_fu_1815_p1) + signed(sext_ln421_fu_1806_p1));
    add_ln421_fu_1818_p2 <= std_logic_vector(signed(sext_ln421_1_fu_1809_p1) + signed(sext_ln421_2_fu_1812_p1));
    add_ln422_fu_1850_p2 <= std_logic_vector(signed(sext_ln422_fu_1844_p1) + signed(sext_ln422_1_fu_1847_p1));
    add_ln423_1_fu_1713_p2 <= std_logic_vector(signed(sext_ln420_3_fu_1683_p1) + signed(sext_ln420_fu_1671_p1));
    add_ln423_fu_1707_p2 <= std_logic_vector(signed(sext_ln423_fu_1699_p1) + signed(sext_ln423_1_fu_1703_p1));
    add_ln431_1_fu_2354_p2 <= std_logic_vector(signed(sext_ln431_fu_2344_p1) + signed(sext_ln1496_1_fu_2314_p1));
    add_ln431_2_fu_2948_p2 <= std_logic_vector(signed(sext_ln431_2_fu_2945_p1) + signed(sext_ln431_1_fu_2942_p1));
    add_ln431_3_fu_2580_p2 <= std_logic_vector(signed(add_ln431_1_reg_4318) + signed(add_ln431_reg_4312));
    add_ln431_fu_2348_p2 <= std_logic_vector(signed(sext_ln186_fu_2284_p1) + signed(sext_ln1496_fu_2254_p1));
    add_ln432_1_fu_2674_p2 <= std_logic_vector(signed(sext_ln432_fu_2664_p1) + signed(sext_ln186_8_fu_2647_p1));
    add_ln432_2_fu_2990_p2 <= std_logic_vector(signed(sext_ln432_2_fu_2987_p1) + signed(sext_ln432_1_fu_2984_p1));
    add_ln432_3_fu_2680_p2 <= std_logic_vector(signed(add_ln432_1_fu_2674_p2) + signed(add_ln432_fu_2668_p2));
    add_ln432_fu_2668_p2 <= std_logic_vector(signed(sext_ln1496_3_fu_2630_p1) + signed(sext_ln1496_2_fu_2613_p1));
    add_ln433_1_fu_2776_p2 <= std_logic_vector(signed(sext_ln433_fu_2766_p1) + signed(sext_ln1496_4_fu_2749_p1));
    add_ln433_2_fu_3032_p2 <= std_logic_vector(signed(sext_ln433_2_fu_3029_p1) + signed(sext_ln433_1_fu_3026_p1));
    add_ln433_3_fu_2782_p2 <= std_logic_vector(signed(add_ln433_1_fu_2776_p2) + signed(add_ln433_fu_2770_p2));
    add_ln433_fu_2770_p2 <= std_logic_vector(signed(sext_ln186_10_fu_2732_p1) + signed(sext_ln186_9_fu_2715_p1));
    add_ln434_1_fu_2574_p2 <= std_logic_vector(signed(sext_ln434_fu_2564_p1) + signed(sext_ln186_12_fu_2534_p1));
    add_ln434_2_fu_3074_p2 <= std_logic_vector(signed(sext_ln434_2_fu_3071_p1) + signed(sext_ln434_1_fu_3068_p1));
    add_ln434_3_fu_2804_p2 <= std_logic_vector(signed(add_ln434_1_reg_4418) + signed(add_ln434_reg_4412));
    add_ln434_fu_2568_p2 <= std_logic_vector(signed(sext_ln186_11_fu_2504_p1) + signed(sext_ln1496_5_fu_2474_p1));
    add_ln438_fu_2118_p2 <= std_logic_vector(signed(sext_ln1496_6_fu_2084_p1) + signed(sext_ln438_fu_2114_p1));
    add_ln439_fu_2184_p2 <= std_logic_vector(signed(sext_ln1496_7_fu_2150_p1) + signed(sext_ln439_fu_2180_p1));
    add_ln450_fu_3248_p2 <= std_logic_vector(unsigned(zext_ln443_fu_3220_p1) + unsigned(zext_ln443_1_fu_3234_p1));
    add_ln459_2_fu_3370_p2 <= std_logic_vector(signed(sext_ln459_2_fu_3367_p1) + signed(sext_ln459_1_fu_3364_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone));
    end process;

    ap_block_pp0_stage0 <= ap_const_boolean_0;
    ap_block_pp0_stage0_01001 <= ap_const_boolean_0;
    ap_block_pp0_stage0_11001 <= ap_const_boolean_0;
    ap_block_pp0_stage0_subdone <= ap_const_boolean_0;
        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state19_pp0_stage0_iter18_assign_proc : process(tmp_58_reg_3941_pp0_iter17_reg)
    begin
                ap_block_state19_pp0_stage0_iter18 <= ((ap_const_logic_1 = ap_const_logic_0) and (tmp_58_reg_3941_pp0_iter17_reg = ap_const_lv1_0));
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_pp0_stage0_iter1_assign_proc : process(ap_predicate_op130_read_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((ap_predicate_op130_read_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_const_logic_0));
    end process;

        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_3276_assign_proc : process(icmp_ln273_reg_3878, icmp_ln283_reg_3882, cmp84, ap_block_pp0_stage0_11001)
    begin
                ap_condition_3276 <= ((cmp84 = ap_const_lv1_1) and (icmp_ln283_reg_3882 = ap_const_lv1_1) and (icmp_ln273_reg_3878 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_3278_assign_proc : process(icmp_ln273_reg_3878, icmp_ln283_reg_3882, cmp84_read_reg_3861, ap_block_pp0_stage0_11001)
    begin
                ap_condition_3278 <= ((cmp84_read_reg_3861 = ap_const_lv1_0) and (icmp_ln283_reg_3882 = ap_const_lv1_1) and (icmp_ln273_reg_3878 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_block_pp0_stage0_subdone, icmp_ln273_fu_947_p2, frp_pipeline_valid_U_valid_out)
    begin
        if (((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and ((icmp_ln273_fu_947_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_frp_pvb_no_bkwd_prs_assign_proc : process(pf_imgG_U_pf_ready)
    begin
                ap_condition_frp_pvb_no_bkwd_prs <= (pf_imgG_U_pf_ready = ap_const_logic_1);
    end process;


    ap_condition_frp_pvb_pf_start_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_start_int)
    begin
                ap_condition_frp_pvb_pf_start <= ((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_frp_roi_pvb_no_fwd_prs_assign_proc : process(imgBayer_num_data_valid, ap_frp_data_req_imgBayer, ap_frp_data_req_imgBayer_op130)
    begin
                ap_condition_frp_roi_pvb_no_fwd_prs <= not((unsigned(imgBayer_num_data_valid) < unsigned(std_logic_vector(unsigned(ap_frp_data_req_imgBayer) + unsigned(ap_frp_data_req_imgBayer_op130)))));
    end process;


    ap_done_int_frp_assign_proc : process(ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter17_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter17_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int_frp <= ap_const_logic_1;
        else 
            ap_done_int_frp <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_operation_105_assign_proc : process(ap_predicate_op105_load_state1)
    begin
                ap_enable_operation_105 <= (ap_predicate_op105_load_state1 = ap_const_boolean_1);
    end process;


    ap_enable_operation_107_assign_proc : process(ap_predicate_op107_load_state1)
    begin
                ap_enable_operation_107 <= (ap_predicate_op107_load_state1 = ap_const_boolean_1);
    end process;


    ap_enable_operation_109_assign_proc : process(ap_predicate_op109_load_state1)
    begin
                ap_enable_operation_109 <= (ap_predicate_op109_load_state1 = ap_const_boolean_1);
    end process;


    ap_enable_operation_111_assign_proc : process(ap_predicate_op111_load_state1)
    begin
                ap_enable_operation_111 <= (ap_predicate_op111_load_state1 = ap_const_boolean_1);
    end process;


    ap_enable_operation_125_assign_proc : process(ap_predicate_op125_load_state2)
    begin
                ap_enable_operation_125 <= (ap_predicate_op125_load_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_126_assign_proc : process(ap_predicate_op126_load_state2)
    begin
                ap_enable_operation_126 <= (ap_predicate_op126_load_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_127_assign_proc : process(ap_predicate_op127_load_state2)
    begin
                ap_enable_operation_127 <= (ap_predicate_op127_load_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_128_assign_proc : process(ap_predicate_op128_load_state2)
    begin
                ap_enable_operation_128 <= (ap_predicate_op128_load_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_131_assign_proc : process(ap_predicate_op131_store_state2)
    begin
                ap_enable_operation_131 <= (ap_predicate_op131_store_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_179_assign_proc : process(ap_predicate_op179_store_state3)
    begin
                ap_enable_operation_179 <= (ap_predicate_op179_store_state3 = ap_const_boolean_1);
    end process;


    ap_enable_operation_181_assign_proc : process(ap_predicate_op181_store_state3)
    begin
                ap_enable_operation_181 <= (ap_predicate_op181_store_state3 = ap_const_boolean_1);
    end process;


    ap_enable_operation_183_assign_proc : process(ap_predicate_op183_store_state3)
    begin
                ap_enable_operation_183 <= (ap_predicate_op183_store_state3 = ap_const_boolean_1);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_enable_reg_pp0_iter1_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(10) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter10 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(11) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter11 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(12) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter12 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(13) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter13 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(14) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter14 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(15) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter15 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(16) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter16 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(17) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter17 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(18) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter18 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(2) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter2 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(3) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter3 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(4) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter4 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(5) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter5 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(6) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter6 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter7 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(8) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter8 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(9) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter9 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_state1_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_start_int)
    begin
                ap_enable_state1_pp0_iter0_stage0 <= ((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state2_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_enable_state2_pp0_iter1_stage0 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state3_pp0_iter2_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2)
    begin
                ap_enable_state3_pp0_iter2_stage0 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_frp_data_issued_nxt_imgBayer_op130_assign_proc : process(ap_predicate_op130_read_state2, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_predicate_op130_read_state2 = ap_const_boolean_1) and (frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1))) then 
            ap_frp_data_issued_nxt_imgBayer_op130 <= ap_const_logic_1;
        else 
            ap_frp_data_issued_nxt_imgBayer_op130 <= ap_const_logic_0;
        end if; 
    end process;


    ap_frp_data_next_issued_imgBayer_assign_proc : process(ap_frp_data_issued_nxt_imgBayer_op130)
    begin
        if ((ap_frp_data_issued_nxt_imgBayer_op130 = ap_const_logic_1)) then 
            ap_frp_data_next_issued_imgBayer <= ap_const_lv1_1;
        else 
            ap_frp_data_next_issued_imgBayer <= ap_const_lv1_0;
        end if; 
    end process;


    ap_frp_data_req_imgBayer_op130_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln273_fu_947_p2, cmp84_read_read_fu_330_p2, icmp_ln283_fu_977_p2)
    begin
        if (((icmp_ln283_fu_977_p2 = ap_const_lv1_1) and (cmp84_read_read_fu_330_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln273_fu_947_p2 = ap_const_lv1_0))) then 
            ap_frp_data_req_imgBayer_op130 <= ap_const_lv1_1;
        else 
            ap_frp_data_req_imgBayer_op130 <= ap_const_lv1_0;
        end if; 
    end process;


    ap_frp_vld_in_assign_proc : process(ap_condition_frp_roi_pvb_no_fwd_prs, ap_condition_frp_pvb_no_bkwd_prs, ap_condition_frp_pvb_pf_start)
    begin
        if (((ap_const_boolean_1 = ap_condition_frp_pvb_pf_start) and (ap_const_boolean_1 = ap_condition_frp_pvb_no_bkwd_prs) and (ap_const_boolean_1 = ap_condition_frp_roi_pvb_no_fwd_prs))) then 
            ap_frp_vld_in <= ap_const_logic_1;
        else 
            ap_frp_vld_in <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18)
    begin
        if (((ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_g_1_phi_fu_738_p4_assign_proc : process(icmp_ln273_reg_3878_pp0_iter1_reg, icmp_ln283_reg_3882_pp0_iter1_reg, select_ln342_13_fu_1211_p3, ap_phi_reg_pp0_iter2_g_1_reg_735, PixBufVal_val_V_33_fu_302)
    begin
        if ((icmp_ln273_reg_3878_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln283_reg_3882_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_g_1_phi_fu_738_p4 <= PixBufVal_val_V_33_fu_302;
            elsif ((icmp_ln283_reg_3882_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_g_1_phi_fu_738_p4 <= select_ln342_13_fu_1211_p3;
            else 
                ap_phi_mux_g_1_phi_fu_738_p4 <= ap_phi_reg_pp0_iter2_g_1_reg_735;
            end if;
        else 
            ap_phi_mux_g_1_phi_fu_738_p4 <= ap_phi_reg_pp0_iter2_g_1_reg_735;
        end if; 
    end process;


    ap_phi_mux_p_0_0_03875_46989_ph_phi_fu_645_p4_assign_proc : process(imgBayer_dout, icmp_ln273_reg_3878, icmp_ln283_reg_3882, cmp84_read_reg_3861, linebuf_yuv_val_V_q1, cmp84, ap_phi_reg_pp0_iter1_p_0_0_03875_46989_ph_reg_642)
    begin
        if (((icmp_ln283_reg_3882 = ap_const_lv1_1) and (icmp_ln273_reg_3878 = ap_const_lv1_0))) then
            if ((cmp84_read_reg_3861 = ap_const_lv1_0)) then 
                ap_phi_mux_p_0_0_03875_46989_ph_phi_fu_645_p4 <= linebuf_yuv_val_V_q1;
            elsif ((cmp84 = ap_const_lv1_1)) then 
                ap_phi_mux_p_0_0_03875_46989_ph_phi_fu_645_p4 <= imgBayer_dout;
            else 
                ap_phi_mux_p_0_0_03875_46989_ph_phi_fu_645_p4 <= ap_phi_reg_pp0_iter1_p_0_0_03875_46989_ph_reg_642;
            end if;
        else 
            ap_phi_mux_p_0_0_03875_46989_ph_phi_fu_645_p4 <= ap_phi_reg_pp0_iter1_p_0_0_03875_46989_ph_reg_642;
        end if; 
    end process;


    ap_phi_mux_p_0_0_0388368076810_phi_fu_820_p4_assign_proc : process(icmp_ln273_reg_3878_pp0_iter1_reg, icmp_ln283_reg_3882_pp0_iter1_reg, select_ln342_6_fu_1164_p3, ap_phi_reg_pp0_iter2_p_0_0_0388368076810_reg_817, p_0_0_038836807_fu_270)
    begin
        if ((icmp_ln273_reg_3878_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln283_reg_3882_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_p_0_0_0388368076810_phi_fu_820_p4 <= p_0_0_038836807_fu_270;
            elsif ((icmp_ln283_reg_3882_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_p_0_0_0388368076810_phi_fu_820_p4 <= select_ln342_6_fu_1164_p3;
            else 
                ap_phi_mux_p_0_0_0388368076810_phi_fu_820_p4 <= ap_phi_reg_pp0_iter2_p_0_0_0388368076810_reg_817;
            end if;
        else 
            ap_phi_mux_p_0_0_0388368076810_phi_fu_820_p4 <= ap_phi_reg_pp0_iter2_p_0_0_0388368076810_reg_817;
        end if; 
    end process;


    ap_phi_mux_p_0_0_038836808_phi_fu_829_p4_assign_proc : process(icmp_ln273_reg_3878_pp0_iter1_reg, icmp_ln283_reg_3882_pp0_iter1_reg, select_ln342_7_fu_1171_p3, ap_phi_reg_pp0_iter2_p_0_0_038836808_reg_826, p_0_0_03883_167406812_fu_274)
    begin
        if ((icmp_ln273_reg_3878_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln283_reg_3882_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_p_0_0_038836808_phi_fu_829_p4 <= p_0_0_03883_167406812_fu_274;
            elsif ((icmp_ln283_reg_3882_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_p_0_0_038836808_phi_fu_829_p4 <= select_ln342_7_fu_1171_p3;
            else 
                ap_phi_mux_p_0_0_038836808_phi_fu_829_p4 <= ap_phi_reg_pp0_iter2_p_0_0_038836808_reg_826;
            end if;
        else 
            ap_phi_mux_p_0_0_038836808_phi_fu_829_p4 <= ap_phi_reg_pp0_iter2_p_0_0_038836808_reg_826;
        end if; 
    end process;


    ap_phi_mux_p_0_0_03883_167406813_phi_fu_811_p4_assign_proc : process(icmp_ln273_reg_3878_pp0_iter1_reg, icmp_ln283_reg_3882_pp0_iter1_reg, select_ln342_5_fu_1157_p3, ap_phi_reg_pp0_iter2_p_0_0_03883_167406813_reg_808, PixBufVal_val_V_31_fu_278)
    begin
        if ((icmp_ln273_reg_3878_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln283_reg_3882_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_p_0_0_03883_167406813_phi_fu_811_p4 <= PixBufVal_val_V_31_fu_278;
            elsif ((icmp_ln283_reg_3882_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_p_0_0_03883_167406813_phi_fu_811_p4 <= select_ln342_5_fu_1157_p3;
            else 
                ap_phi_mux_p_0_0_03883_167406813_phi_fu_811_p4 <= ap_phi_reg_pp0_iter2_p_0_0_03883_167406813_reg_808;
            end if;
        else 
            ap_phi_mux_p_0_0_03883_167406813_phi_fu_811_p4 <= ap_phi_reg_pp0_iter2_p_0_0_03883_167406813_reg_808;
        end if; 
    end process;


    ap_phi_mux_p_0_0_03883_168186821_phi_fu_784_p4_assign_proc : process(icmp_ln273_reg_3878_pp0_iter1_reg, icmp_ln283_reg_3882_pp0_iter1_reg, select_ln342_2_fu_1137_p3, ap_phi_reg_pp0_iter2_p_0_0_03883_168186821_reg_781, p_0_0_03883_16818_fu_282)
    begin
        if ((icmp_ln273_reg_3878_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln283_reg_3882_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_p_0_0_03883_168186821_phi_fu_784_p4 <= p_0_0_03883_16818_fu_282;
            elsif ((icmp_ln283_reg_3882_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_p_0_0_03883_168186821_phi_fu_784_p4 <= select_ln342_2_fu_1137_p3;
            else 
                ap_phi_mux_p_0_0_03883_168186821_phi_fu_784_p4 <= ap_phi_reg_pp0_iter2_p_0_0_03883_168186821_reg_781;
            end if;
        else 
            ap_phi_mux_p_0_0_03883_168186821_phi_fu_784_p4 <= ap_phi_reg_pp0_iter2_p_0_0_03883_168186821_reg_781;
        end if; 
    end process;


    ap_phi_mux_p_0_0_03883_16819_phi_fu_793_p4_assign_proc : process(icmp_ln273_reg_3878_pp0_iter1_reg, icmp_ln283_reg_3882_pp0_iter1_reg, select_ln342_3_fu_1144_p3, ap_phi_reg_pp0_iter2_p_0_0_03883_16819_reg_790, p_0_0_03883_1_16823_fu_286)
    begin
        if ((icmp_ln273_reg_3878_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln283_reg_3882_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_p_0_0_03883_16819_phi_fu_793_p4 <= p_0_0_03883_1_16823_fu_286;
            elsif ((icmp_ln283_reg_3882_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_p_0_0_03883_16819_phi_fu_793_p4 <= select_ln342_3_fu_1144_p3;
            else 
                ap_phi_mux_p_0_0_03883_16819_phi_fu_793_p4 <= ap_phi_reg_pp0_iter2_p_0_0_03883_16819_reg_790;
            end if;
        else 
            ap_phi_mux_p_0_0_03883_16819_phi_fu_793_p4 <= ap_phi_reg_pp0_iter2_p_0_0_03883_16819_reg_790;
        end if; 
    end process;


    ap_phi_mux_p_0_0_03883_1_16824_phi_fu_775_p4_assign_proc : process(icmp_ln273_reg_3878_pp0_iter1_reg, icmp_ln283_reg_3882_pp0_iter1_reg, select_ln342_1_fu_1130_p3, ap_phi_reg_pp0_iter2_p_0_0_03883_1_16824_reg_772, PixBufVal_val_V_32_fu_290)
    begin
        if ((icmp_ln273_reg_3878_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln283_reg_3882_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_p_0_0_03883_1_16824_phi_fu_775_p4 <= PixBufVal_val_V_32_fu_290;
            elsif ((icmp_ln283_reg_3882_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_p_0_0_03883_1_16824_phi_fu_775_p4 <= select_ln342_1_fu_1130_p3;
            else 
                ap_phi_mux_p_0_0_03883_1_16824_phi_fu_775_p4 <= ap_phi_reg_pp0_iter2_p_0_0_03883_1_16824_reg_772;
            end if;
        else 
            ap_phi_mux_p_0_0_03883_1_16824_phi_fu_775_p4 <= ap_phi_reg_pp0_iter2_p_0_0_03883_1_16824_reg_772;
        end if; 
    end process;


    ap_phi_mux_p_0_0_03883_1_26827_phi_fu_766_p4_assign_proc : process(icmp_ln273_reg_3878_pp0_iter1_reg, icmp_ln283_reg_3882_pp0_iter1_reg, PixBufVal_val_V_27_load_reg_3952, select_ln342_fu_1124_p3, ap_phi_reg_pp0_iter2_p_0_0_03883_1_26827_reg_763)
    begin
        if ((icmp_ln273_reg_3878_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln283_reg_3882_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_p_0_0_03883_1_26827_phi_fu_766_p4 <= PixBufVal_val_V_27_load_reg_3952;
            elsif ((icmp_ln283_reg_3882_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_p_0_0_03883_1_26827_phi_fu_766_p4 <= select_ln342_fu_1124_p3;
            else 
                ap_phi_mux_p_0_0_03883_1_26827_phi_fu_766_p4 <= ap_phi_reg_pp0_iter2_p_0_0_03883_1_26827_reg_763;
            end if;
        else 
            ap_phi_mux_p_0_0_03883_1_26827_phi_fu_766_p4 <= ap_phi_reg_pp0_iter2_p_0_0_03883_1_26827_reg_763;
        end if; 
    end process;


    ap_phi_mux_p_0_0_03883_267446816_phi_fu_802_p4_assign_proc : process(icmp_ln273_reg_3878_pp0_iter1_reg, icmp_ln283_reg_3882_pp0_iter1_reg, PixBufVal_val_V_26_load_reg_3945, select_ln342_4_fu_1151_p3, ap_phi_reg_pp0_iter2_p_0_0_03883_267446816_reg_799)
    begin
        if ((icmp_ln273_reg_3878_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln283_reg_3882_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_p_0_0_03883_267446816_phi_fu_802_p4 <= PixBufVal_val_V_26_load_reg_3945;
            elsif ((icmp_ln283_reg_3882_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_p_0_0_03883_267446816_phi_fu_802_p4 <= select_ln342_4_fu_1151_p3;
            else 
                ap_phi_mux_p_0_0_03883_267446816_phi_fu_802_p4 <= ap_phi_reg_pp0_iter2_p_0_0_03883_267446816_reg_799;
            end if;
        else 
            ap_phi_mux_p_0_0_03883_267446816_phi_fu_802_p4 <= ap_phi_reg_pp0_iter2_p_0_0_03883_267446816_reg_799;
        end if; 
    end process;


    ap_phi_mux_p_0_0_03883_268296832_phi_fu_748_p4_assign_proc : process(icmp_ln273_reg_3878_pp0_iter1_reg, icmp_ln283_reg_3882_pp0_iter1_reg, select_ln342_14_fu_1218_p3, ap_phi_reg_pp0_iter2_p_0_0_03883_268296832_reg_745, p_0_0_03883_26829_fu_294)
    begin
        if ((icmp_ln273_reg_3878_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln283_reg_3882_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_p_0_0_03883_268296832_phi_fu_748_p4 <= p_0_0_03883_26829_fu_294;
            elsif ((icmp_ln283_reg_3882_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_p_0_0_03883_268296832_phi_fu_748_p4 <= select_ln342_14_fu_1218_p3;
            else 
                ap_phi_mux_p_0_0_03883_268296832_phi_fu_748_p4 <= ap_phi_reg_pp0_iter2_p_0_0_03883_268296832_reg_745;
            end if;
        else 
            ap_phi_mux_p_0_0_03883_268296832_phi_fu_748_p4 <= ap_phi_reg_pp0_iter2_p_0_0_03883_268296832_reg_745;
        end if; 
    end process;


    ap_phi_mux_p_0_0_03883_26830_phi_fu_757_p4_assign_proc : process(icmp_ln273_reg_3878_pp0_iter1_reg, icmp_ln283_reg_3882_pp0_iter1_reg, select_ln342_15_fu_1225_p3, ap_phi_reg_pp0_iter2_p_0_0_03883_26830_reg_754, g_3_fu_298)
    begin
        if ((icmp_ln273_reg_3878_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln283_reg_3882_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_p_0_0_03883_26830_phi_fu_757_p4 <= g_3_fu_298;
            elsif ((icmp_ln283_reg_3882_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_p_0_0_03883_26830_phi_fu_757_p4 <= select_ln342_15_fu_1225_p3;
            else 
                ap_phi_mux_p_0_0_03883_26830_phi_fu_757_p4 <= ap_phi_reg_pp0_iter2_p_0_0_03883_26830_reg_754;
            end if;
        else 
            ap_phi_mux_p_0_0_03883_26830_phi_fu_757_p4 <= ap_phi_reg_pp0_iter2_p_0_0_03883_26830_reg_754;
        end if; 
    end process;


    ap_phi_mux_p_0_0_03883_2_26838_phi_fu_729_p4_assign_proc : process(icmp_ln273_reg_3878_pp0_iter1_reg, icmp_ln283_reg_3882_pp0_iter1_reg, PixBufVal_val_V_28_load_reg_3959, select_ln342_12_fu_1205_p3, ap_phi_reg_pp0_iter2_p_0_0_03883_2_26838_reg_726)
    begin
        if ((icmp_ln273_reg_3878_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln283_reg_3882_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_p_0_0_03883_2_26838_phi_fu_729_p4 <= PixBufVal_val_V_28_load_reg_3959;
            elsif ((icmp_ln283_reg_3882_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_p_0_0_03883_2_26838_phi_fu_729_p4 <= select_ln342_12_fu_1205_p3;
            else 
                ap_phi_mux_p_0_0_03883_2_26838_phi_fu_729_p4 <= ap_phi_reg_pp0_iter2_p_0_0_03883_2_26838_reg_726;
            end if;
        else 
            ap_phi_mux_p_0_0_03883_2_26838_phi_fu_729_p4 <= ap_phi_reg_pp0_iter2_p_0_0_03883_2_26838_reg_726;
        end if; 
    end process;


    ap_phi_mux_p_0_0_03883_368406843_phi_fu_711_p4_assign_proc : process(icmp_ln273_reg_3878_pp0_iter1_reg, icmp_ln283_reg_3882_pp0_iter1_reg, select_ln342_10_fu_1191_p3, ap_phi_reg_pp0_iter2_p_0_0_03883_368406843_reg_708, p_0_0_03883_36840_fu_306)
    begin
        if ((icmp_ln273_reg_3878_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln283_reg_3882_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_p_0_0_03883_368406843_phi_fu_711_p4 <= p_0_0_03883_36840_fu_306;
            elsif ((icmp_ln283_reg_3882_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_p_0_0_03883_368406843_phi_fu_711_p4 <= select_ln342_10_fu_1191_p3;
            else 
                ap_phi_mux_p_0_0_03883_368406843_phi_fu_711_p4 <= ap_phi_reg_pp0_iter2_p_0_0_03883_368406843_reg_708;
            end if;
        else 
            ap_phi_mux_p_0_0_03883_368406843_phi_fu_711_p4 <= ap_phi_reg_pp0_iter2_p_0_0_03883_368406843_reg_708;
        end if; 
    end process;


    ap_phi_mux_p_0_0_03883_36841_phi_fu_720_p4_assign_proc : process(icmp_ln273_reg_3878_pp0_iter1_reg, icmp_ln283_reg_3882_pp0_iter1_reg, select_ln342_11_fu_1198_p3, ap_phi_reg_pp0_iter2_p_0_0_03883_36841_reg_717, p_0_0_03883_3_16845_fu_310)
    begin
        if ((icmp_ln273_reg_3878_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln283_reg_3882_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_p_0_0_03883_36841_phi_fu_720_p4 <= p_0_0_03883_3_16845_fu_310;
            elsif ((icmp_ln283_reg_3882_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_p_0_0_03883_36841_phi_fu_720_p4 <= select_ln342_11_fu_1198_p3;
            else 
                ap_phi_mux_p_0_0_03883_36841_phi_fu_720_p4 <= ap_phi_reg_pp0_iter2_p_0_0_03883_36841_reg_717;
            end if;
        else 
            ap_phi_mux_p_0_0_03883_36841_phi_fu_720_p4 <= ap_phi_reg_pp0_iter2_p_0_0_03883_36841_reg_717;
        end if; 
    end process;


    ap_phi_mux_p_0_0_03883_3_16846_phi_fu_702_p4_assign_proc : process(icmp_ln273_reg_3878_pp0_iter1_reg, icmp_ln283_reg_3882_pp0_iter1_reg, select_ln342_9_fu_1184_p3, ap_phi_reg_pp0_iter2_p_0_0_03883_3_16846_reg_699, PixBufVal_val_V_34_fu_314)
    begin
        if ((icmp_ln273_reg_3878_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln283_reg_3882_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_p_0_0_03883_3_16846_phi_fu_702_p4 <= PixBufVal_val_V_34_fu_314;
            elsif ((icmp_ln283_reg_3882_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_p_0_0_03883_3_16846_phi_fu_702_p4 <= select_ln342_9_fu_1184_p3;
            else 
                ap_phi_mux_p_0_0_03883_3_16846_phi_fu_702_p4 <= ap_phi_reg_pp0_iter2_p_0_0_03883_3_16846_reg_699;
            end if;
        else 
            ap_phi_mux_p_0_0_03883_3_16846_phi_fu_702_p4 <= ap_phi_reg_pp0_iter2_p_0_0_03883_3_16846_reg_699;
        end if; 
    end process;


    ap_phi_mux_p_0_0_03883_3_26849_phi_fu_693_p4_assign_proc : process(icmp_ln273_reg_3878_pp0_iter1_reg, icmp_ln283_reg_3882_pp0_iter1_reg, PixBufVal_val_V_29_load_reg_3966, select_ln342_8_fu_1178_p3, ap_phi_reg_pp0_iter2_p_0_0_03883_3_26849_reg_690)
    begin
        if ((icmp_ln273_reg_3878_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln283_reg_3882_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_p_0_0_03883_3_26849_phi_fu_693_p4 <= PixBufVal_val_V_29_load_reg_3966;
            elsif ((icmp_ln283_reg_3882_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_p_0_0_03883_3_26849_phi_fu_693_p4 <= select_ln342_8_fu_1178_p3;
            else 
                ap_phi_mux_p_0_0_03883_3_26849_phi_fu_693_p4 <= ap_phi_reg_pp0_iter2_p_0_0_03883_3_26849_reg_690;
            end if;
        else 
            ap_phi_mux_p_0_0_03883_3_26849_phi_fu_693_p4 <= ap_phi_reg_pp0_iter2_p_0_0_03883_3_26849_reg_690;
        end if; 
    end process;


    ap_phi_mux_p_0_0_03883_468516854_phi_fu_675_p4_assign_proc : process(icmp_ln273_reg_3878_pp0_iter1_reg, icmp_ln283_reg_3882_pp0_iter1_reg, select_ln342_18_fu_1247_p3, ap_phi_reg_pp0_iter2_p_0_0_03883_468516854_reg_672, p_0_0_03883_46851_fu_318)
    begin
        if ((icmp_ln273_reg_3878_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln283_reg_3882_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_p_0_0_03883_468516854_phi_fu_675_p4 <= p_0_0_03883_46851_fu_318;
            elsif ((icmp_ln283_reg_3882_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_p_0_0_03883_468516854_phi_fu_675_p4 <= select_ln342_18_fu_1247_p3;
            else 
                ap_phi_mux_p_0_0_03883_468516854_phi_fu_675_p4 <= ap_phi_reg_pp0_iter2_p_0_0_03883_468516854_reg_672;
            end if;
        else 
            ap_phi_mux_p_0_0_03883_468516854_phi_fu_675_p4 <= ap_phi_reg_pp0_iter2_p_0_0_03883_468516854_reg_672;
        end if; 
    end process;


    ap_phi_mux_p_0_0_03883_46852_phi_fu_684_p4_assign_proc : process(icmp_ln273_reg_3878_pp0_iter1_reg, icmp_ln283_reg_3882_pp0_iter1_reg, select_ln342_19_fu_1255_p3, ap_phi_reg_pp0_iter2_p_0_0_03883_46852_reg_681, p_0_0_03883_4_16856_fu_322)
    begin
        if ((icmp_ln273_reg_3878_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln283_reg_3882_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_p_0_0_03883_46852_phi_fu_684_p4 <= p_0_0_03883_4_16856_fu_322;
            elsif ((icmp_ln283_reg_3882_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_p_0_0_03883_46852_phi_fu_684_p4 <= select_ln342_19_fu_1255_p3;
            else 
                ap_phi_mux_p_0_0_03883_46852_phi_fu_684_p4 <= ap_phi_reg_pp0_iter2_p_0_0_03883_46852_reg_681;
            end if;
        else 
            ap_phi_mux_p_0_0_03883_46852_phi_fu_684_p4 <= ap_phi_reg_pp0_iter2_p_0_0_03883_46852_reg_681;
        end if; 
    end process;


    ap_phi_mux_p_0_0_03883_4_16857_phi_fu_666_p4_assign_proc : process(icmp_ln273_reg_3878_pp0_iter1_reg, icmp_ln283_reg_3882_pp0_iter1_reg, select_ln342_17_fu_1239_p3, ap_phi_reg_pp0_iter2_p_0_0_03883_4_16857_reg_663, PixBufVal_val_V_35_fu_326)
    begin
        if ((icmp_ln273_reg_3878_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln283_reg_3882_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_p_0_0_03883_4_16857_phi_fu_666_p4 <= PixBufVal_val_V_35_fu_326;
            elsif ((icmp_ln283_reg_3882_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_p_0_0_03883_4_16857_phi_fu_666_p4 <= select_ln342_17_fu_1239_p3;
            else 
                ap_phi_mux_p_0_0_03883_4_16857_phi_fu_666_p4 <= ap_phi_reg_pp0_iter2_p_0_0_03883_4_16857_reg_663;
            end if;
        else 
            ap_phi_mux_p_0_0_03883_4_16857_phi_fu_666_p4 <= ap_phi_reg_pp0_iter2_p_0_0_03883_4_16857_reg_663;
        end if; 
    end process;


    ap_phi_mux_p_0_0_03883_4_26860_phi_fu_657_p4_assign_proc : process(icmp_ln273_reg_3878_pp0_iter1_reg, icmp_ln283_reg_3882_pp0_iter1_reg, PixBufVal_val_V_30_load_reg_3973, select_ln342_16_fu_1232_p3, ap_phi_reg_pp0_iter2_p_0_0_03883_4_26860_reg_654)
    begin
        if ((icmp_ln273_reg_3878_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln283_reg_3882_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_p_0_0_03883_4_26860_phi_fu_657_p4 <= PixBufVal_val_V_30_load_reg_3973;
            elsif ((icmp_ln283_reg_3882_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_p_0_0_03883_4_26860_phi_fu_657_p4 <= select_ln342_16_fu_1232_p3;
            else 
                ap_phi_mux_p_0_0_03883_4_26860_phi_fu_657_p4 <= ap_phi_reg_pp0_iter2_p_0_0_03883_4_26860_reg_654;
            end if;
        else 
            ap_phi_mux_p_0_0_03883_4_26860_phi_fu_657_p4 <= ap_phi_reg_pp0_iter2_p_0_0_03883_4_26860_reg_654;
        end if; 
    end process;

    ap_phi_reg_pp0_iter1_p_0_0_03875_46989_ph_reg_642 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_g_1_reg_735 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_p_0_0_0388368076810_reg_817 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_p_0_0_038836808_reg_826 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_p_0_0_03883_167406813_reg_808 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_p_0_0_03883_168186821_reg_781 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_p_0_0_03883_16819_reg_790 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_p_0_0_03883_1_16824_reg_772 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_p_0_0_03883_1_26827_reg_763 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_p_0_0_03883_267446816_reg_799 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_p_0_0_03883_268296832_reg_745 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_p_0_0_03883_26830_reg_754 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_p_0_0_03883_2_26838_reg_726 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_p_0_0_03883_368406843_reg_708 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_p_0_0_03883_36841_reg_717 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_p_0_0_03883_3_16846_reg_699 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_p_0_0_03883_3_26849_reg_690 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_p_0_0_03883_468516854_reg_672 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_p_0_0_03883_46852_reg_681 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_p_0_0_03883_4_16857_reg_663 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_p_0_0_03883_4_26860_reg_654 <= "XXXXXXXXXX";

    ap_predicate_op105_load_state1_assign_proc : process(icmp_ln273_fu_947_p2, icmp_ln283_fu_977_p2)
    begin
                ap_predicate_op105_load_state1 <= ((icmp_ln283_fu_977_p2 = ap_const_lv1_1) and (icmp_ln273_fu_947_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op107_load_state1_assign_proc : process(icmp_ln273_fu_947_p2, icmp_ln283_fu_977_p2)
    begin
                ap_predicate_op107_load_state1 <= ((icmp_ln283_fu_977_p2 = ap_const_lv1_1) and (icmp_ln273_fu_947_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op109_load_state1_assign_proc : process(icmp_ln273_fu_947_p2, icmp_ln283_fu_977_p2)
    begin
                ap_predicate_op109_load_state1 <= ((icmp_ln283_fu_977_p2 = ap_const_lv1_1) and (icmp_ln273_fu_947_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op111_load_state1_assign_proc : process(icmp_ln273_fu_947_p2, icmp_ln283_fu_977_p2)
    begin
                ap_predicate_op111_load_state1 <= ((icmp_ln283_fu_977_p2 = ap_const_lv1_1) and (icmp_ln273_fu_947_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op125_load_state2_assign_proc : process(icmp_ln273_reg_3878, icmp_ln283_reg_3882)
    begin
                ap_predicate_op125_load_state2 <= ((icmp_ln283_reg_3882 = ap_const_lv1_1) and (icmp_ln273_reg_3878 = ap_const_lv1_0));
    end process;


    ap_predicate_op126_load_state2_assign_proc : process(icmp_ln273_reg_3878, icmp_ln283_reg_3882)
    begin
                ap_predicate_op126_load_state2 <= ((icmp_ln283_reg_3882 = ap_const_lv1_1) and (icmp_ln273_reg_3878 = ap_const_lv1_0));
    end process;


    ap_predicate_op127_load_state2_assign_proc : process(icmp_ln273_reg_3878, icmp_ln283_reg_3882)
    begin
                ap_predicate_op127_load_state2 <= ((icmp_ln283_reg_3882 = ap_const_lv1_1) and (icmp_ln273_reg_3878 = ap_const_lv1_0));
    end process;


    ap_predicate_op128_load_state2_assign_proc : process(icmp_ln273_reg_3878, icmp_ln283_reg_3882)
    begin
                ap_predicate_op128_load_state2 <= ((icmp_ln283_reg_3882 = ap_const_lv1_1) and (icmp_ln273_reg_3878 = ap_const_lv1_0));
    end process;


    ap_predicate_op130_read_state2_assign_proc : process(icmp_ln273_reg_3878, icmp_ln283_reg_3882, cmp84)
    begin
                ap_predicate_op130_read_state2 <= ((cmp84 = ap_const_lv1_1) and (icmp_ln283_reg_3882 = ap_const_lv1_1) and (icmp_ln273_reg_3878 = ap_const_lv1_0));
    end process;


    ap_predicate_op131_store_state2_assign_proc : process(icmp_ln273_reg_3878, icmp_ln283_reg_3882, cmp84)
    begin
                ap_predicate_op131_store_state2 <= ((cmp84 = ap_const_lv1_1) and (icmp_ln283_reg_3882 = ap_const_lv1_1) and (icmp_ln273_reg_3878 = ap_const_lv1_0));
    end process;


    ap_predicate_op179_store_state3_assign_proc : process(icmp_ln273_reg_3878_pp0_iter1_reg, icmp_ln283_reg_3882_pp0_iter1_reg)
    begin
                ap_predicate_op179_store_state3 <= ((icmp_ln283_reg_3882_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln273_reg_3878_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op181_store_state3_assign_proc : process(icmp_ln273_reg_3878_pp0_iter1_reg, icmp_ln283_reg_3882_pp0_iter1_reg)
    begin
                ap_predicate_op181_store_state3 <= ((icmp_ln283_reg_3882_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln273_reg_3878_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op183_store_state3_assign_proc : process(icmp_ln273_reg_3878_pp0_iter1_reg, icmp_ln283_reg_3882_pp0_iter1_reg)
    begin
                ap_predicate_op183_store_state3 <= ((icmp_ln283_reg_3882_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln273_reg_3878_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_ready_int_assign_proc : process(ap_block_pp0_stage0_subdone, frp_pipeline_valid_U_valid_out)
    begin
        if (((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_z_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, x_fu_246, ap_loop_init)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_z <= ap_const_lv17_0;
        else 
            ap_sig_allocacmp_z <= x_fu_246;
        end if; 
    end process;

    ave_V_1_fu_1838_p2 <= std_logic_vector(signed(sext_ln421_5_fu_1834_p1) + signed(sext_ln421_4_fu_1824_p1));
    ave_V_2_fu_1860_p2 <= std_logic_vector(signed(sext_ln421_4_fu_1824_p1) + signed(sext_ln422_2_fu_1856_p1));
    ave_V_3_fu_1872_p2 <= std_logic_vector(signed(sext_ln423_3_fu_1869_p1) + signed(sext_ln423_2_fu_1866_p1));
    ave_V_fu_1800_p2 <= std_logic_vector(signed(sext_ln420_5_fu_1797_p1) + signed(sext_ln420_4_fu_1794_p1));
    cmp147_fu_983_p2 <= "1" when (ap_sig_allocacmp_z = ap_const_lv17_0) else "0";
    cmp84_read_read_fu_330_p2 <= cmp84;
    cmp84_read_reg_3861 <= cmp84;

    frp_pipeline_valid_U_exitcond_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln273_reg_3878_pp0_iter1_reg)
    begin
        if (((icmp_ln273_reg_3878_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            frp_pipeline_valid_U_exitcond <= ap_const_logic_1;
        else 
            frp_pipeline_valid_U_exitcond <= ap_const_logic_0;
        end if; 
    end process;

    g_4_fu_3451_p3 <= 
        g_fu_3445_p2 when (icmp_ln394_reg_3934_pp0_iter16_reg(0) = '1') else 
        zext_ln459_4_fu_3392_p1;
    g_fu_3445_p2 <= std_logic_vector(signed(sext_ln459_4_fu_3441_p1) + signed(zext_ln459_4_fu_3392_p1));
    grp_fu_3649_p1 <= grp_fu_3649_p10(9 - 1 downto 0);
    grp_fu_3649_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_8_reg_4514_pp0_iter8_reg),18));
    grp_fu_3656_p1 <= grp_fu_3656_p10(8 - 1 downto 0);
    grp_fu_3656_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_3_reg_4520_pp0_iter8_reg),18));
    grp_fu_3663_p1 <= grp_fu_3663_p10(8 - 1 downto 0);
    grp_fu_3663_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_5_reg_4525_pp0_iter8_reg),18));
    grp_fu_3670_p1 <= grp_fu_3670_p10(9 - 1 downto 0);
    grp_fu_3670_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_7_reg_4530_pp0_iter8_reg),18));
    grp_fu_3677_p1 <= grp_fu_3677_p10(10 - 1 downto 0);
    grp_fu_3677_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln456_1_fu_3311_p4),24));
    grp_fu_3684_p1 <= grp_fu_3684_p10(10 - 1 downto 0);
    grp_fu_3684_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln456_2_fu_3324_p4),24));
    grp_fu_3691_p1 <= grp_fu_3691_p10(10 - 1 downto 0);
    grp_fu_3691_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_reg_4584),24));
    grp_fu_3700_p1 <= grp_fu_3700_p10(10 - 1 downto 0);
    grp_fu_3700_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln456_3_reg_4599),24));
    icmp_ln273_fu_947_p2 <= "1" when (ap_sig_allocacmp_z = add_ln270) else "0";
    icmp_ln283_fu_977_p2 <= "1" when (unsigned(ap_sig_allocacmp_z) < unsigned(zext_ln238_cast_fu_835_p1)) else "0";
    icmp_ln394_fu_999_p2 <= "1" when (xor_r = zext_ln394_fu_995_p1) else "0";
    icmp_ln465_fu_3476_p2 <= "1" when (signed(tmp_57_fu_3466_p4) > signed(ap_const_lv6_0)) else "0";
    imgBayer_blk_n <= ap_const_logic_1;

    imgBayer_read_assign_proc : process(ap_predicate_op130_read_state2, ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((ap_predicate_op130_read_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            imgBayer_read <= ap_const_logic_1;
        else 
            imgBayer_read <= ap_const_logic_0;
        end if; 
    end process;

    imgG_blk_n <= ap_const_logic_1;
    imgG_din <= pf_imgG_U_data_out;

    imgG_write_assign_proc : process(pf_imgG_U_data_out_vld)
    begin
        if ((pf_imgG_U_data_out_vld = ap_const_logic_1)) then 
            imgG_write <= ap_const_logic_1;
        else 
            imgG_write <= ap_const_logic_0;
        end if; 
    end process;

    linebuf_yuv_val_V_1_address0 <= linebuf_yuv_val_V_1_addr_reg_3892_pp0_iter1_reg;
    linebuf_yuv_val_V_1_address1 <= zext_ln273_fu_959_p1(11 - 1 downto 0);

    linebuf_yuv_val_V_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            linebuf_yuv_val_V_1_ce0 <= ap_const_logic_1;
        else 
            linebuf_yuv_val_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuf_yuv_val_V_1_ce1_assign_proc : process(ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            linebuf_yuv_val_V_1_ce1 <= ap_const_logic_1;
        else 
            linebuf_yuv_val_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    linebuf_yuv_val_V_1_d0 <= 
        PixBufVal_val_V_39_reg_3980 when (cmp170(0) = '1') else 
        p_0_0_03875_46989_ph_reg_642;

    linebuf_yuv_val_V_1_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, icmp_ln273_reg_3878_pp0_iter1_reg, icmp_ln283_reg_3882_pp0_iter1_reg)
    begin
        if (((icmp_ln283_reg_3882_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln273_reg_3878_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            linebuf_yuv_val_V_1_we0 <= ap_const_logic_1;
        else 
            linebuf_yuv_val_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    linebuf_yuv_val_V_2_address0 <= linebuf_yuv_val_V_2_addr_reg_3898_pp0_iter1_reg;
    linebuf_yuv_val_V_2_address1 <= zext_ln273_fu_959_p1(11 - 1 downto 0);

    linebuf_yuv_val_V_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            linebuf_yuv_val_V_2_ce0 <= ap_const_logic_1;
        else 
            linebuf_yuv_val_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuf_yuv_val_V_2_ce1_assign_proc : process(ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            linebuf_yuv_val_V_2_ce1 <= ap_const_logic_1;
        else 
            linebuf_yuv_val_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    linebuf_yuv_val_V_2_d0 <= 
        PixBufVal_val_V_reg_3989 when (cmp170(0) = '1') else 
        p_0_0_03875_46989_ph_reg_642;

    linebuf_yuv_val_V_2_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, icmp_ln273_reg_3878_pp0_iter1_reg, icmp_ln283_reg_3882_pp0_iter1_reg)
    begin
        if (((icmp_ln283_reg_3882_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln273_reg_3878_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            linebuf_yuv_val_V_2_we0 <= ap_const_logic_1;
        else 
            linebuf_yuv_val_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    linebuf_yuv_val_V_3_address0 <= linebuf_yuv_val_V_3_addr_reg_3904_pp0_iter1_reg;
    linebuf_yuv_val_V_3_address1 <= zext_ln273_fu_959_p1(11 - 1 downto 0);

    linebuf_yuv_val_V_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            linebuf_yuv_val_V_3_ce0 <= ap_const_logic_1;
        else 
            linebuf_yuv_val_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuf_yuv_val_V_3_ce1_assign_proc : process(ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            linebuf_yuv_val_V_3_ce1 <= ap_const_logic_1;
        else 
            linebuf_yuv_val_V_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    linebuf_yuv_val_V_3_d0 <= 
        PixBufVal_val_V_37_reg_3998 when (cmp170(0) = '1') else 
        p_0_0_03875_46989_ph_reg_642;

    linebuf_yuv_val_V_3_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, icmp_ln273_reg_3878_pp0_iter1_reg, icmp_ln283_reg_3882_pp0_iter1_reg)
    begin
        if (((icmp_ln283_reg_3882_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln273_reg_3878_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            linebuf_yuv_val_V_3_we0 <= ap_const_logic_1;
        else 
            linebuf_yuv_val_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    linebuf_yuv_val_V_address0 <= linebuf_yuv_val_V_addr_reg_3886;
    linebuf_yuv_val_V_address1 <= zext_ln273_fu_959_p1(11 - 1 downto 0);

    linebuf_yuv_val_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            linebuf_yuv_val_V_ce0 <= ap_const_logic_1;
        else 
            linebuf_yuv_val_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuf_yuv_val_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            linebuf_yuv_val_V_ce1 <= ap_const_logic_1;
        else 
            linebuf_yuv_val_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    linebuf_yuv_val_V_d0 <= imgBayer_dout;

    linebuf_yuv_val_V_we0_assign_proc : process(icmp_ln273_reg_3878, icmp_ln283_reg_3882, cmp84, ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((cmp84 = ap_const_lv1_1) and (icmp_ln283_reg_3882 = ap_const_lv1_1) and (icmp_ln273_reg_3878 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            linebuf_yuv_val_V_we0 <= ap_const_logic_1;
        else 
            linebuf_yuv_val_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    lshr_ln456_1_fu_3311_p4 <= grp_fu_3656_p2(17 downto 8);
    lshr_ln456_2_fu_3324_p4 <= grp_fu_3663_p2(17 downto 8);
    mean_V_1_fu_2202_p3 <= 
        sub_ln1513_11_fu_2196_p2 when (tmp_26_reg_4260(0) = '1') else 
        sext_ln1513_14_fu_2193_p1;
    mean_V_2_fu_2221_p3 <= 
        sub_ln1513_13_fu_2215_p2 when (tmp_27_reg_4275(0) = '1') else 
        sext_ln1513_16_fu_2212_p1;
    mean_V_3_fu_2050_p3 <= 
        sub_ln1513_15_fu_2044_p2 when (tmp_28_fu_2002_p3(0) = '1') else 
        sext_ln1513_18_fu_2040_p1;
    mean_V_fu_1926_p3 <= 
        sub_ln1513_9_fu_1920_p2 when (tmp_fu_1878_p3(0) = '1') else 
        sext_ln1513_10_fu_1916_p1;
    or_ln214_fu_3526_p2 <= (tmp_56_reg_4650 or icmp_ln465_reg_4656);
    or_ln540_fu_1005_p2 <= (out_y or out_x_fu_971_p2);
    out_x_fu_971_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_z) + unsigned(ap_const_lv17_1FFFE));
    p_0_0_03875_469896997_out <= PixBufVal_val_V_30_load_reg_3973_pp0_iter16_reg;

    p_0_0_03875_469896997_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln273_reg_3878_pp0_iter16_reg)
    begin
        if (((icmp_ln273_reg_3878_pp0_iter16_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_0_0_03875_469896997_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_03875_469896997_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_038836807_out <= p_0_0_038836807_load_reg_4015_pp0_iter16_reg;

    p_0_0_038836807_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln273_reg_3878_pp0_iter16_reg)
    begin
        if (((icmp_ln273_reg_3878_pp0_iter16_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_0_0_038836807_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_038836807_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_03883_167406812_out <= p_0_0_03883_167406812_load_reg_4020_pp0_iter16_reg;

    p_0_0_03883_167406812_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln273_reg_3878_pp0_iter16_reg)
    begin
        if (((icmp_ln273_reg_3878_pp0_iter16_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_0_0_03883_167406812_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_03883_167406812_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_03883_16818_out <= p_0_0_03883_16818_load_reg_4030_pp0_iter16_reg;

    p_0_0_03883_16818_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln273_reg_3878_pp0_iter16_reg)
    begin
        if (((icmp_ln273_reg_3878_pp0_iter16_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_0_0_03883_16818_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_03883_16818_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_03883_1_16823_out <= p_0_0_03883_1_16823_load_reg_4035_pp0_iter16_reg;

    p_0_0_03883_1_16823_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln273_reg_3878_pp0_iter16_reg)
    begin
        if (((icmp_ln273_reg_3878_pp0_iter16_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_0_0_03883_1_16823_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_03883_1_16823_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_03883_1_26826_out <= PixBufVal_val_V_32_load_reg_4040_pp0_iter16_reg;

    p_0_0_03883_1_26826_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln273_reg_3878_pp0_iter16_reg)
    begin
        if (((icmp_ln273_reg_3878_pp0_iter16_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_0_0_03883_1_26826_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_03883_1_26826_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_03883_267446815_out <= PixBufVal_val_V_31_load_reg_4025_pp0_iter16_reg;

    p_0_0_03883_267446815_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln273_reg_3878_pp0_iter16_reg)
    begin
        if (((icmp_ln273_reg_3878_pp0_iter16_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_0_0_03883_267446815_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_03883_267446815_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_03883_26829_out <= p_0_0_03883_26829_load_reg_4045_pp0_iter16_reg;

    p_0_0_03883_26829_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln273_reg_3878_pp0_iter16_reg)
    begin
        if (((icmp_ln273_reg_3878_pp0_iter16_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_0_0_03883_26829_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_03883_26829_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_03883_2_16834_out <= g_3_load_reg_4050_pp0_iter16_reg;

    p_0_0_03883_2_16834_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln273_reg_3878_pp0_iter16_reg)
    begin
        if (((icmp_ln273_reg_3878_pp0_iter16_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_0_0_03883_2_16834_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_03883_2_16834_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_03883_2_26837_out <= PixBufVal_val_V_33_load_reg_4055_pp0_iter16_reg;

    p_0_0_03883_2_26837_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln273_reg_3878_pp0_iter16_reg)
    begin
        if (((icmp_ln273_reg_3878_pp0_iter16_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_0_0_03883_2_26837_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_03883_2_26837_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_03883_36840_out <= p_0_0_03883_36840_load_reg_4060_pp0_iter16_reg;

    p_0_0_03883_36840_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln273_reg_3878_pp0_iter16_reg)
    begin
        if (((icmp_ln273_reg_3878_pp0_iter16_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_0_0_03883_36840_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_03883_36840_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_03883_3_16845_out <= p_0_0_03883_3_16845_load_reg_4065_pp0_iter16_reg;

    p_0_0_03883_3_16845_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln273_reg_3878_pp0_iter16_reg)
    begin
        if (((icmp_ln273_reg_3878_pp0_iter16_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_0_0_03883_3_16845_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_03883_3_16845_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_03883_3_26848_out <= PixBufVal_val_V_34_load_reg_4070_pp0_iter16_reg;

    p_0_0_03883_3_26848_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln273_reg_3878_pp0_iter16_reg)
    begin
        if (((icmp_ln273_reg_3878_pp0_iter16_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_0_0_03883_3_26848_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_03883_3_26848_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_03883_46851_out <= p_0_0_03883_46851_load_reg_4075_pp0_iter16_reg;

    p_0_0_03883_46851_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln273_reg_3878_pp0_iter16_reg)
    begin
        if (((icmp_ln273_reg_3878_pp0_iter16_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_0_0_03883_46851_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_03883_46851_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_03883_4_16856_out <= p_0_0_03883_4_16856_load_reg_4080_pp0_iter16_reg;

    p_0_0_03883_4_16856_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln273_reg_3878_pp0_iter16_reg)
    begin
        if (((icmp_ln273_reg_3878_pp0_iter16_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_0_0_03883_4_16856_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_03883_4_16856_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_03883_4_26859_out <= PixBufVal_val_V_35_load_reg_4085_pp0_iter16_reg;

    p_0_0_03883_4_26859_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln273_reg_3878_pp0_iter16_reg)
    begin
        if (((icmp_ln273_reg_3878_pp0_iter16_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_0_0_03883_4_26859_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_03883_4_26859_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out <= PixBufVal_val_V_29_load_reg_3966_pp0_iter16_reg;
    p_out1 <= PixBufVal_val_V_28_load_reg_3959_pp0_iter16_reg;

    p_out1_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln273_reg_3878_pp0_iter16_reg)
    begin
        if (((icmp_ln273_reg_3878_pp0_iter16_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_out1_ap_vld <= ap_const_logic_1;
        else 
            p_out1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out2 <= PixBufVal_val_V_27_load_reg_3952_pp0_iter16_reg;

    p_out2_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln273_reg_3878_pp0_iter16_reg)
    begin
        if (((icmp_ln273_reg_3878_pp0_iter16_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_out2_ap_vld <= ap_const_logic_1;
        else 
            p_out2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out3 <= PixBufVal_val_V_26_load_reg_3945_pp0_iter16_reg;

    p_out3_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln273_reg_3878_pp0_iter16_reg)
    begin
        if (((icmp_ln273_reg_3878_pp0_iter16_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_out3_ap_vld <= ap_const_logic_1;
        else 
            p_out3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln273_reg_3878_pp0_iter16_reg)
    begin
        if (((icmp_ln273_reg_3878_pp0_iter16_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_out_ap_vld <= ap_const_logic_1;
        else 
            p_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    pf_imgG_U_data_in_vld_assign_proc : process(ap_enable_reg_pp0_iter18, tmp_58_reg_3941_pp0_iter17_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_58_reg_3941_pp0_iter17_reg = ap_const_lv1_0))) then 
            pf_imgG_U_data_in_vld <= ap_const_logic_1;
        else 
            pf_imgG_U_data_in_vld <= ap_const_logic_0;
        end if; 
    end process;

    pf_imgG_U_frpsig_data_in <= ((select_ln394_2_fu_3503_p3 & select_ln214_fu_3530_p3) & select_ln394_fu_3496_p3);
    ret_V_66_fu_2258_p2 <= std_logic_vector(signed(sext_ln420_1_reg_4154_pp0_iter3_reg) - signed(mean_V_reg_4252));
    ret_V_67_fu_2288_p2 <= std_logic_vector(signed(sext_ln420_2_reg_4159_pp0_iter3_reg) - signed(mean_V_reg_4252));
    ret_V_68_fu_2318_p2 <= std_logic_vector(signed(sext_ln420_3_reg_4164_pp0_iter3_reg) - signed(mean_V_reg_4252));
    ret_V_69_fu_2360_p2 <= std_logic_vector(signed(sext_ln421_reg_4205) - signed(mean_V_1_fu_2202_p3));
    ret_V_70_fu_2371_p2 <= std_logic_vector(signed(sext_ln421_1_reg_4210) - signed(mean_V_1_fu_2202_p3));
    ret_V_71_fu_2382_p2 <= std_logic_vector(signed(sext_ln421_2_reg_4216) - signed(mean_V_1_fu_2202_p3));
    ret_V_72_fu_2393_p2 <= std_logic_vector(signed(sext_ln421_3_reg_4222) - signed(mean_V_1_fu_2202_p3));
    ret_V_73_fu_2404_p2 <= std_logic_vector(signed(sext_ln421_1_reg_4210) - signed(mean_V_2_fu_2221_p3));
    ret_V_74_fu_2415_p2 <= std_logic_vector(signed(sext_ln422_reg_4232) - signed(mean_V_2_fu_2221_p3));
    ret_V_75_fu_2426_p2 <= std_logic_vector(signed(sext_ln422_1_reg_4237) - signed(mean_V_2_fu_2221_p3));
    ret_V_76_fu_2437_p2 <= std_logic_vector(signed(sext_ln421_2_reg_4216) - signed(mean_V_2_fu_2221_p3));
    ret_V_77_fu_2448_p2 <= std_logic_vector(signed(sext_ln420_reg_4148_pp0_iter3_reg) - signed(mean_V_3_reg_4290));
    ret_V_78_fu_2478_p2 <= std_logic_vector(signed(sext_ln420_3_reg_4164_pp0_iter3_reg) - signed(mean_V_3_reg_4290));
    ret_V_79_fu_2508_p2 <= std_logic_vector(signed(sext_ln423_reg_4180_pp0_iter3_reg) - signed(mean_V_3_reg_4290));
    ret_V_80_fu_2538_p2 <= std_logic_vector(signed(sext_ln423_1_reg_4185_pp0_iter3_reg) - signed(mean_V_3_reg_4290));
    ret_V_81_fu_2058_p2 <= std_logic_vector(unsigned(zext_ln405_1_reg_4090) - unsigned(zext_ln405_3_reg_4095));
    ret_V_82_fu_2088_p2 <= std_logic_vector(unsigned(zext_ln410_2_reg_4118) - unsigned(zext_ln405_3_reg_4095));
    ret_V_83_fu_2124_p2 <= std_logic_vector(unsigned(zext_ln407_1_reg_4108) - unsigned(zext_ln405_3_reg_4095));
    ret_V_84_fu_2154_p2 <= std_logic_vector(unsigned(zext_ln413_2_reg_4133) - unsigned(zext_ln405_3_reg_4095));
    ret_V_85_fu_3113_p2 <= std_logic_vector(signed(sext_ln1495_fu_3110_p1) + signed(var_V_fu_2976_p3));
    ret_V_86_fu_3137_p2 <= std_logic_vector(signed(sext_ln1495_4_fu_3134_p1) + signed(var_V_1_fu_3018_p3));
    ret_V_87_fu_3158_p2 <= std_logic_vector(signed(sext_ln1495_4_fu_3134_p1) + signed(var_V_2_fu_3060_p3));
    ret_V_88_fu_3179_p2 <= std_logic_vector(signed(sext_ln1495_fu_3110_p1) + signed(var_V_3_fu_3102_p3));
    ret_V_fu_2228_p2 <= std_logic_vector(signed(sext_ln420_reg_4148_pp0_iter3_reg) - signed(mean_V_reg_4252));
    select_ln214_4_fu_3518_p3 <= 
        ap_const_lv10_3FF when (xor_ln214_fu_3513_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln214_fu_3530_p3 <= 
        select_ln214_4_fu_3518_p3 when (or_ln214_fu_3526_p2(0) = '1') else 
        trunc_ln214_fu_3510_p1;
    select_ln342_10_fu_1191_p3 <= 
        PixBufVal_val_V_39_reg_3980 when (cmp147_reg_3910_pp0_iter1_reg(0) = '1') else 
        p_0_0_03883_36840_fu_306;
    select_ln342_11_fu_1198_p3 <= 
        PixBufVal_val_V_39_reg_3980 when (cmp147_reg_3910_pp0_iter1_reg(0) = '1') else 
        p_0_0_03883_3_16845_fu_310;
    select_ln342_12_fu_1205_p3 <= 
        PixBufVal_val_V_reg_3989 when (cmp147_reg_3910_pp0_iter1_reg(0) = '1') else 
        PixBufVal_val_V_28_load_reg_3959;
    select_ln342_13_fu_1211_p3 <= 
        PixBufVal_val_V_reg_3989 when (cmp147_reg_3910_pp0_iter1_reg(0) = '1') else 
        PixBufVal_val_V_33_fu_302;
    select_ln342_14_fu_1218_p3 <= 
        PixBufVal_val_V_reg_3989 when (cmp147_reg_3910_pp0_iter1_reg(0) = '1') else 
        p_0_0_03883_26829_fu_294;
    select_ln342_15_fu_1225_p3 <= 
        PixBufVal_val_V_reg_3989 when (cmp147_reg_3910_pp0_iter1_reg(0) = '1') else 
        g_3_fu_298;
    select_ln342_16_fu_1232_p3 <= 
        p_0_0_03875_46989_ph_reg_642 when (cmp147_reg_3910_pp0_iter1_reg(0) = '1') else 
        PixBufVal_val_V_30_load_reg_3973;
    select_ln342_17_fu_1239_p3 <= 
        p_0_0_03875_46989_ph_reg_642 when (cmp147_reg_3910_pp0_iter1_reg(0) = '1') else 
        PixBufVal_val_V_35_fu_326;
    select_ln342_18_fu_1247_p3 <= 
        p_0_0_03875_46989_ph_reg_642 when (cmp147_reg_3910_pp0_iter1_reg(0) = '1') else 
        p_0_0_03883_46851_fu_318;
    select_ln342_19_fu_1255_p3 <= 
        p_0_0_03875_46989_ph_reg_642 when (cmp147_reg_3910_pp0_iter1_reg(0) = '1') else 
        p_0_0_03883_4_16856_fu_322;
    select_ln342_1_fu_1130_p3 <= 
        PixBufVal_val_V_37_reg_3998 when (cmp147_reg_3910_pp0_iter1_reg(0) = '1') else 
        PixBufVal_val_V_32_fu_290;
    select_ln342_2_fu_1137_p3 <= 
        PixBufVal_val_V_37_reg_3998 when (cmp147_reg_3910_pp0_iter1_reg(0) = '1') else 
        p_0_0_03883_16818_fu_282;
    select_ln342_3_fu_1144_p3 <= 
        PixBufVal_val_V_37_reg_3998 when (cmp147_reg_3910_pp0_iter1_reg(0) = '1') else 
        p_0_0_03883_1_16823_fu_286;
    select_ln342_4_fu_1151_p3 <= 
        PixBufVal_val_V_36_reg_4007 when (cmp147_reg_3910_pp0_iter1_reg(0) = '1') else 
        PixBufVal_val_V_26_load_reg_3945;
    select_ln342_5_fu_1157_p3 <= 
        PixBufVal_val_V_36_reg_4007 when (cmp147_reg_3910_pp0_iter1_reg(0) = '1') else 
        PixBufVal_val_V_31_fu_278;
    select_ln342_6_fu_1164_p3 <= 
        PixBufVal_val_V_36_reg_4007 when (cmp147_reg_3910_pp0_iter1_reg(0) = '1') else 
        p_0_0_038836807_fu_270;
    select_ln342_7_fu_1171_p3 <= 
        PixBufVal_val_V_36_reg_4007 when (cmp147_reg_3910_pp0_iter1_reg(0) = '1') else 
        p_0_0_03883_167406812_fu_274;
    select_ln342_8_fu_1178_p3 <= 
        PixBufVal_val_V_39_reg_3980 when (cmp147_reg_3910_pp0_iter1_reg(0) = '1') else 
        PixBufVal_val_V_29_load_reg_3966;
    select_ln342_9_fu_1184_p3 <= 
        PixBufVal_val_V_39_reg_3980 when (cmp147_reg_3910_pp0_iter1_reg(0) = '1') else 
        PixBufVal_val_V_34_fu_314;
    select_ln342_fu_1124_p3 <= 
        PixBufVal_val_V_37_reg_3998 when (cmp147_reg_3910_pp0_iter1_reg(0) = '1') else 
        PixBufVal_val_V_27_load_reg_3952;
    select_ln394_2_fu_3503_p3 <= 
        select_ln462_1_fu_3489_p3 when (icmp_ln394_reg_3934_pp0_iter17_reg(0) = '1') else 
        ap_const_lv10_0;
    select_ln394_fu_3496_p3 <= 
        select_ln462_fu_3482_p3 when (icmp_ln394_reg_3934_pp0_iter17_reg(0) = '1') else 
        ap_const_lv10_0;
    select_ln459_fu_3433_p3 <= 
        sub_ln459_1_fu_3410_p2 when (tmp_55_fu_3396_p3(0) = '1') else 
        zext_ln459_6_fu_3429_p1;
    select_ln462_1_fu_3489_p3 <= 
        ap_const_lv10_0 when (cmp724(0) = '1') else 
        g_1_reg_735_pp0_iter17_reg;
    select_ln462_fu_3482_p3 <= 
        g_1_reg_735_pp0_iter17_reg when (cmp724(0) = '1') else 
        ap_const_lv10_0;
    select_ln61_10_fu_2743_p3 <= 
        sub_ln61_18_reg_4396 when (tmp_41_fu_2736_p3(0) = '1') else 
        ret_V_75_reg_4390;
    select_ln61_11_fu_2760_p3 <= 
        sub_ln61_19_reg_4407 when (tmp_42_fu_2753_p3(0) = '1') else 
        ret_V_76_reg_4401;
    select_ln61_12_fu_2466_p3 <= 
        sub_ln61_20_fu_2452_p2 when (tmp_44_fu_2458_p3(0) = '1') else 
        ret_V_77_fu_2448_p2;
    select_ln61_13_fu_2496_p3 <= 
        sub_ln61_21_fu_2482_p2 when (tmp_45_fu_2488_p3(0) = '1') else 
        ret_V_78_fu_2478_p2;
    select_ln61_14_fu_2526_p3 <= 
        sub_ln61_22_fu_2512_p2 when (tmp_46_fu_2518_p3(0) = '1') else 
        ret_V_79_fu_2508_p2;
    select_ln61_15_fu_2556_p3 <= 
        sub_ln61_23_fu_2542_p2 when (tmp_47_fu_2548_p3(0) = '1') else 
        ret_V_80_fu_2538_p2;
    select_ln61_16_fu_2076_p3 <= 
        sub_ln61_24_fu_2062_p2 when (tmp_49_fu_2068_p3(0) = '1') else 
        ret_V_81_fu_2058_p2;
    select_ln61_17_fu_2106_p3 <= 
        sub_ln61_25_fu_2092_p2 when (tmp_50_fu_2098_p3(0) = '1') else 
        ret_V_82_fu_2088_p2;
    select_ln61_18_fu_2142_p3 <= 
        sub_ln61_26_fu_2128_p2 when (tmp_52_fu_2134_p3(0) = '1') else 
        ret_V_83_fu_2124_p2;
    select_ln61_19_fu_2172_p3 <= 
        sub_ln61_27_fu_2158_p2 when (tmp_53_fu_2164_p3(0) = '1') else 
        ret_V_84_fu_2154_p2;
    select_ln61_1_fu_2276_p3 <= 
        sub_ln61_9_fu_2262_p2 when (tmp_30_fu_2268_p3(0) = '1') else 
        ret_V_66_fu_2258_p2;
    select_ln61_2_fu_2306_p3 <= 
        sub_ln61_10_fu_2292_p2 when (tmp_31_fu_2298_p3(0) = '1') else 
        ret_V_67_fu_2288_p2;
    select_ln61_3_fu_2336_p3 <= 
        sub_ln61_11_fu_2322_p2 when (tmp_32_fu_2328_p3(0) = '1') else 
        ret_V_68_fu_2318_p2;
    select_ln61_4_fu_2607_p3 <= 
        sub_ln61_12_reg_4330 when (tmp_34_fu_2600_p3(0) = '1') else 
        ret_V_69_reg_4324;
    select_ln61_5_fu_2624_p3 <= 
        sub_ln61_13_reg_4341 when (tmp_35_fu_2617_p3(0) = '1') else 
        ret_V_70_reg_4335;
    select_ln61_6_fu_2641_p3 <= 
        sub_ln61_14_reg_4352 when (tmp_36_fu_2634_p3(0) = '1') else 
        ret_V_71_reg_4346;
    select_ln61_7_fu_2658_p3 <= 
        sub_ln61_15_reg_4363 when (tmp_37_fu_2651_p3(0) = '1') else 
        ret_V_72_reg_4357;
    select_ln61_8_fu_2709_p3 <= 
        sub_ln61_16_reg_4374 when (tmp_39_fu_2702_p3(0) = '1') else 
        ret_V_73_reg_4368;
    select_ln61_9_fu_2726_p3 <= 
        sub_ln61_17_reg_4385 when (tmp_40_fu_2719_p3(0) = '1') else 
        ret_V_74_reg_4379;
    select_ln61_fu_2246_p3 <= 
        sub_ln61_fu_2232_p2 when (tmp_29_fu_2238_p3(0) = '1') else 
        ret_V_fu_2228_p2;
        sext_ln1495_4_fu_3134_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln1495_8_reg_4489),13));

        sext_ln1495_fu_3110_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln1495_reg_4484),13));

        sext_ln1496_1_fu_2314_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln61_2_fu_2306_p3),14));

        sext_ln1496_2_fu_2613_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln61_4_fu_2607_p3),14));

        sext_ln1496_3_fu_2630_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln61_5_fu_2624_p3),14));

        sext_ln1496_4_fu_2749_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln61_10_fu_2743_p3),14));

        sext_ln1496_5_fu_2474_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln61_12_fu_2466_p3),14));

        sext_ln1496_6_fu_2084_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln61_16_fu_2076_p3),12));

        sext_ln1496_7_fu_2150_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln61_18_fu_2142_p3),12));

        sext_ln1496_fu_2254_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln61_fu_2246_p3),14));

        sext_ln1513_10_fu_1916_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1513_1_fu_1906_p4),13));

        sext_ln1513_12_fu_2190_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1513_2_reg_4265),13));

        sext_ln1513_14_fu_2193_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1513_3_reg_4270),13));

        sext_ln1513_15_fu_2209_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1513_4_reg_4280),13));

        sext_ln1513_16_fu_2212_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1513_5_reg_4285),13));

        sext_ln1513_17_fu_2026_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1513_6_fu_2016_p4),13));

        sext_ln1513_18_fu_2040_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1513_7_fu_2030_p4),13));

        sext_ln1513_8_fu_1902_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1513_s_fu_1892_p4),13));

        sext_ln186_10_fu_2732_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln61_9_fu_2726_p3),14));

        sext_ln186_11_fu_2504_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln61_13_fu_2496_p3),14));

        sext_ln186_12_fu_2534_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln61_14_fu_2526_p3),14));

        sext_ln186_8_fu_2647_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln61_6_fu_2641_p3),14));

        sext_ln186_9_fu_2715_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln61_8_fu_2709_p3),14));

        sext_ln186_fu_2284_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln61_1_fu_2276_p3),14));

        sext_ln420_1_fu_1675_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_V_13_fu_1401_p2),13));

        sext_ln420_2_fu_1679_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_V_14_fu_1461_p2),13));

        sext_ln420_3_fu_1683_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_V_6_fu_1521_p2),13));

        sext_ln420_4_fu_1794_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln420_reg_4170),14));

        sext_ln420_5_fu_1797_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln420_1_reg_4175),14));

        sext_ln420_fu_1671_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_V_fu_1333_p2),13));

        sext_ln421_1_fu_1809_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_V_3_reg_4113),13));

        sext_ln421_2_fu_1812_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_V_9_reg_4138),13));

        sext_ln421_3_fu_1815_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_V_19_reg_4143),13));

        sext_ln421_4_fu_1824_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln421_fu_1818_p2),14));

        sext_ln421_5_fu_1834_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln421_1_fu_1828_p2),14));

        sext_ln421_fu_1806_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_V_12_reg_4103),13));

        sext_ln422_1_fu_1847_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_V_16_reg_4128),13));

        sext_ln422_2_fu_1856_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln422_fu_1850_p2),14));

        sext_ln422_fu_1844_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_V_15_reg_4123),13));

        sext_ln423_1_fu_1703_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_V_18_fu_1641_p2),13));

        sext_ln423_2_fu_1866_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln423_reg_4190),14));

        sext_ln423_3_fu_1869_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln423_1_reg_4195),14));

        sext_ln423_fu_1699_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_V_17_fu_1589_p2),13));

        sext_ln431_1_fu_2942_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln431_reg_4312_pp0_iter5_reg),15));

        sext_ln431_2_fu_2945_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln431_1_reg_4318_pp0_iter5_reg),15));

        sext_ln431_fu_2344_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln61_3_fu_2336_p3),14));

        sext_ln432_1_fu_2984_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln432_reg_4434),15));

        sext_ln432_2_fu_2987_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln432_1_reg_4439),15));

        sext_ln432_fu_2664_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln61_7_fu_2658_p3),14));

        sext_ln433_1_fu_3026_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln433_reg_4454),15));

        sext_ln433_2_fu_3029_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln433_1_reg_4459),15));

        sext_ln433_fu_2766_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln61_11_fu_2760_p3),14));

        sext_ln434_1_fu_3068_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln434_reg_4412_pp0_iter5_reg),15));

        sext_ln434_2_fu_3071_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln434_1_reg_4418_pp0_iter5_reg),15));

        sext_ln434_fu_2564_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln61_15_fu_2556_p3),14));

        sext_ln438_1_fu_2846_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln438_1_fu_2836_p4),12));

        sext_ln438_2_fu_2859_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln438_2_fu_2850_p4),12));

        sext_ln438_fu_2114_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln61_17_fu_2106_p3),12));

        sext_ln439_1_fu_2899_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln439_1_fu_2889_p4),12));

        sext_ln439_2_fu_2912_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln439_2_fu_2903_p4),12));

        sext_ln439_fu_2180_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln61_19_fu_2172_p3),12));

        sext_ln459_1_fu_3364_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_3691_p3),26));

        sext_ln459_2_fu_3367_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_3700_p3),26));

        sext_ln459_3_fu_3403_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln459_1_reg_4640),14));

        sext_ln459_4_fu_3441_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln459_fu_3433_p3),16));

        sext_ln459_5_fu_3425_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln459_2_fu_3416_p4),14));

    shl_ln10_fu_1619_p3 <= (PixBufVal_val_V_27_fu_254 & ap_const_lv1_0);
    shl_ln11_fu_1647_p3 <= (ap_phi_mux_p_0_0_03883_267446816_phi_fu_802_p4 & ap_const_lv1_0);
    shl_ln1_fu_1339_p3 <= (ap_phi_mux_p_0_0_038836808_phi_fu_829_p4 & ap_const_lv1_0);
    shl_ln2_fu_1375_p3 <= (ap_phi_mux_p_0_0_03883_168186821_phi_fu_784_p4 & ap_const_lv1_0);
    shl_ln3_fu_1407_p3 <= (ap_phi_mux_p_0_0_03883_26830_phi_fu_757_p4 & ap_const_lv1_0);
    shl_ln4_fu_1435_p3 <= (ap_phi_mux_p_0_0_03883_368406843_phi_fu_711_p4 & ap_const_lv1_0);
    shl_ln5_fu_1467_p3 <= (ap_phi_mux_p_0_0_03883_46852_phi_fu_684_p4 & ap_const_lv1_0);
    shl_ln6_fu_1503_p3 <= (ap_phi_mux_p_0_0_03883_3_16846_phi_fu_702_p4 & ap_const_lv1_0);
    shl_ln7_fu_1527_p3 <= (ap_phi_mux_p_0_0_03883_4_26860_phi_fu_657_p4 & ap_const_lv1_0);
    shl_ln8_fu_1559_p3 <= (PixBufVal_val_V_29_fu_262 & ap_const_lv1_0);
    shl_ln9_fu_1595_p3 <= (ap_phi_mux_p_0_0_03883_2_26838_phi_fu_729_p4 & ap_const_lv1_0);
    shl_ln_fu_1299_p3 <= (ap_phi_mux_p_0_0_03883_1_16824_phi_fu_775_p4 & ap_const_lv1_0);
    sub_ln1513_10_fu_1942_p2 <= std_logic_vector(unsigned(ap_const_lv14_0) - unsigned(ave_V_1_fu_1838_p2));
    sub_ln1513_11_fu_2196_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(sext_ln1513_12_fu_2190_p1));
    sub_ln1513_12_fu_1976_p2 <= std_logic_vector(unsigned(ap_const_lv14_0) - unsigned(ave_V_2_fu_1860_p2));
    sub_ln1513_13_fu_2215_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(sext_ln1513_15_fu_2209_p1));
    sub_ln1513_14_fu_2010_p2 <= std_logic_vector(unsigned(ap_const_lv14_0) - unsigned(ave_V_3_fu_1872_p2));
    sub_ln1513_15_fu_2044_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(sext_ln1513_17_fu_2026_p1));
    sub_ln1513_9_fu_1920_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(sext_ln1513_8_fu_1902_p1));
    sub_ln1513_fu_1886_p2 <= std_logic_vector(unsigned(ap_const_lv14_0) - unsigned(ave_V_fu_1800_p2));
    sub_ln405_fu_1327_p2 <= std_logic_vector(unsigned(zext_ln405_fu_1307_p1) - unsigned(zext_ln405_4_fu_1323_p1));
    sub_ln407_fu_1395_p2 <= std_logic_vector(unsigned(zext_ln407_fu_1383_p1) - unsigned(zext_ln407_2_fu_1391_p1));
    sub_ln409_fu_1455_p2 <= std_logic_vector(unsigned(zext_ln409_fu_1443_p1) - unsigned(zext_ln409_2_fu_1451_p1));
    sub_ln411_fu_1515_p2 <= std_logic_vector(unsigned(zext_ln411_fu_1511_p1) - unsigned(zext_ln410_1_fu_1479_p1));
    sub_ln412_fu_1547_p2 <= std_logic_vector(unsigned(zext_ln412_fu_1535_p1) - unsigned(zext_ln412_2_fu_1543_p1));
    sub_ln414_fu_1607_p2 <= std_logic_vector(unsigned(zext_ln414_fu_1603_p1) - unsigned(zext_ln413_1_fu_1571_p1));
    sub_ln415_fu_1635_p2 <= std_logic_vector(unsigned(zext_ln415_fu_1627_p1) - unsigned(zext_ln415_1_fu_1631_p1));
    sub_ln416_fu_1659_p2 <= std_logic_vector(unsigned(zext_ln416_fu_1655_p1) - unsigned(zext_ln415_1_fu_1631_p1));
    sub_ln431_1_fu_2962_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(trunc_ln431_1_reg_4429));
    sub_ln431_fu_2584_p2 <= std_logic_vector(unsigned(ap_const_lv14_0) - unsigned(add_ln431_3_fu_2580_p2));
    sub_ln432_1_fu_3004_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(trunc_ln432_1_reg_4449));
    sub_ln432_fu_2686_p2 <= std_logic_vector(unsigned(ap_const_lv14_0) - unsigned(add_ln432_3_fu_2680_p2));
    sub_ln433_1_fu_3046_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(trunc_ln433_1_reg_4469));
    sub_ln433_fu_2788_p2 <= std_logic_vector(unsigned(ap_const_lv14_0) - unsigned(add_ln433_3_fu_2782_p2));
    sub_ln434_1_fu_3088_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(trunc_ln434_1_reg_4479));
    sub_ln434_fu_2808_p2 <= std_logic_vector(unsigned(ap_const_lv14_0) - unsigned(add_ln434_3_fu_2804_p2));
    sub_ln438_1_fu_2863_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sext_ln438_1_fu_2846_p1));
    sub_ln438_fu_2831_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(add_ln438_reg_4298_pp0_iter4_reg));
    sub_ln439_1_fu_2916_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sext_ln439_1_fu_2899_p1));
    sub_ln439_fu_2884_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(add_ln439_reg_4305_pp0_iter4_reg));
    sub_ln459_1_fu_3410_p2 <= std_logic_vector(unsigned(ap_const_lv15_0) - unsigned(zext_ln459_5_fu_3406_p1));
    sub_ln459_fu_3376_p2 <= std_logic_vector(unsigned(ap_const_lv26_0) - unsigned(add_ln459_2_fu_3370_p2));
    sub_ln61_10_fu_2292_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(ret_V_67_fu_2288_p2));
    sub_ln61_11_fu_2322_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(ret_V_68_fu_2318_p2));
    sub_ln61_12_fu_2365_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(ret_V_69_fu_2360_p2));
    sub_ln61_13_fu_2376_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(ret_V_70_fu_2371_p2));
    sub_ln61_14_fu_2387_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(ret_V_71_fu_2382_p2));
    sub_ln61_15_fu_2398_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(ret_V_72_fu_2393_p2));
    sub_ln61_16_fu_2409_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(ret_V_73_fu_2404_p2));
    sub_ln61_17_fu_2420_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(ret_V_74_fu_2415_p2));
    sub_ln61_18_fu_2431_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(ret_V_75_fu_2426_p2));
    sub_ln61_19_fu_2442_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(ret_V_76_fu_2437_p2));
    sub_ln61_20_fu_2452_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(ret_V_77_fu_2448_p2));
    sub_ln61_21_fu_2482_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(ret_V_78_fu_2478_p2));
    sub_ln61_22_fu_2512_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(ret_V_79_fu_2508_p2));
    sub_ln61_23_fu_2542_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(ret_V_80_fu_2538_p2));
    sub_ln61_24_fu_2062_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(ret_V_81_fu_2058_p2));
    sub_ln61_25_fu_2092_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(ret_V_82_fu_2088_p2));
    sub_ln61_26_fu_2128_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(ret_V_83_fu_2124_p2));
    sub_ln61_27_fu_2158_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(ret_V_84_fu_2154_p2));
    sub_ln61_9_fu_2262_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(ret_V_66_fu_2258_p2));
    sub_ln61_fu_2232_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(ret_V_fu_2228_p2));
    sw_3_fu_3263_p2 <= std_logic_vector(unsigned(zext_ln450_1_fu_3260_p1) + unsigned(zext_ln449_fu_3254_p1));
    sw_fu_3273_p2 <= std_logic_vector(unsigned(zext_ln450_fu_3269_p1) + unsigned(zext_ln443_2_fu_3257_p1));
    tmp_28_fu_2002_p3 <= ave_V_3_fu_1872_p2(13 downto 13);
    tmp_29_fu_2238_p3 <= ret_V_fu_2228_p2(12 downto 12);
    tmp_30_fu_2268_p3 <= ret_V_66_fu_2258_p2(12 downto 12);
    tmp_31_fu_2298_p3 <= ret_V_67_fu_2288_p2(12 downto 12);
    tmp_32_fu_2328_p3 <= ret_V_68_fu_2318_p2(12 downto 12);
    tmp_33_fu_2954_p3 <= add_ln431_2_fu_2948_p2(14 downto 14);
    tmp_34_fu_2600_p3 <= ret_V_69_reg_4324(12 downto 12);
    tmp_35_fu_2617_p3 <= ret_V_70_reg_4335(12 downto 12);
    tmp_36_fu_2634_p3 <= ret_V_71_reg_4346(12 downto 12);
    tmp_37_fu_2651_p3 <= ret_V_72_reg_4357(12 downto 12);
    tmp_38_fu_2996_p3 <= add_ln432_2_fu_2990_p2(14 downto 14);
    tmp_39_fu_2702_p3 <= ret_V_73_reg_4368(12 downto 12);
    tmp_40_fu_2719_p3 <= ret_V_74_reg_4379(12 downto 12);
    tmp_41_fu_2736_p3 <= ret_V_75_reg_4390(12 downto 12);
    tmp_42_fu_2753_p3 <= ret_V_76_reg_4401(12 downto 12);
    tmp_43_fu_3038_p3 <= add_ln433_2_fu_3032_p2(14 downto 14);
    tmp_44_fu_2458_p3 <= ret_V_77_fu_2448_p2(12 downto 12);
    tmp_45_fu_2488_p3 <= ret_V_78_fu_2478_p2(12 downto 12);
    tmp_46_fu_2518_p3 <= ret_V_79_fu_2508_p2(12 downto 12);
    tmp_47_fu_2548_p3 <= ret_V_80_fu_2538_p2(12 downto 12);
    tmp_48_fu_3080_p3 <= add_ln434_2_fu_3074_p2(14 downto 14);
    tmp_49_fu_2068_p3 <= ret_V_81_fu_2058_p2(10 downto 10);
    tmp_50_fu_2098_p3 <= ret_V_82_fu_2088_p2(10 downto 10);
    tmp_51_fu_2824_p3 <= add_ln438_reg_4298_pp0_iter4_reg(11 downto 11);
    tmp_52_fu_2134_p3 <= ret_V_83_fu_2124_p2(10 downto 10);
    tmp_53_fu_2164_p3 <= ret_V_84_fu_2154_p2(10 downto 10);
    tmp_54_fu_2877_p3 <= add_ln439_reg_4305_pp0_iter4_reg(11 downto 11);
    tmp_55_fu_3396_p3 <= add_ln459_2_reg_4634(25 downto 25);
    tmp_57_fu_3466_p4 <= g_4_fu_3451_p3(15 downto 10);
    tmp_fu_1878_p3 <= ave_V_fu_1800_p2(13 downto 13);
    trunc_ln1513_1_fu_1906_p4 <= ave_V_fu_1800_p2(13 downto 2);
    trunc_ln1513_6_fu_2016_p4 <= sub_ln1513_14_fu_2010_p2(13 downto 2);
    trunc_ln1513_7_fu_2030_p4 <= ave_V_3_fu_1872_p2(13 downto 2);
    trunc_ln1513_s_fu_1892_p4 <= sub_ln1513_fu_1886_p2(13 downto 2);
    trunc_ln214_fu_3510_p1 <= g_4_reg_4645(10 - 1 downto 0);
    trunc_ln281_fu_967_p1 <= ap_sig_allocacmp_z(1 - 1 downto 0);
    trunc_ln431_2_fu_2967_p4 <= add_ln431_3_reg_4424(13 downto 1);
    trunc_ln432_2_fu_3009_p4 <= add_ln432_3_reg_4444(13 downto 1);
    trunc_ln433_2_fu_3051_p4 <= add_ln433_3_reg_4464(13 downto 1);
    trunc_ln434_2_fu_3093_p4 <= add_ln434_3_reg_4474(13 downto 1);
    trunc_ln438_1_fu_2836_p4 <= sub_ln438_fu_2831_p2(11 downto 1);
    trunc_ln438_2_fu_2850_p4 <= add_ln438_reg_4298_pp0_iter4_reg(11 downto 1);
    trunc_ln439_1_fu_2889_p4 <= sub_ln439_fu_2884_p2(11 downto 1);
    trunc_ln439_2_fu_2903_p4 <= add_ln439_reg_4305_pp0_iter4_reg(11 downto 1);
    trunc_ln459_2_fu_3416_p4 <= add_ln459_2_reg_4634(25 downto 13);
    var_V_1_fu_3018_p3 <= 
        sub_ln432_1_fu_3004_p2 when (tmp_38_fu_2996_p3(0) = '1') else 
        trunc_ln432_2_fu_3009_p4;
    var_V_2_fu_3060_p3 <= 
        sub_ln433_1_fu_3046_p2 when (tmp_43_fu_3038_p3(0) = '1') else 
        trunc_ln433_2_fu_3051_p4;
    var_V_3_fu_3102_p3 <= 
        sub_ln434_1_fu_3088_p2 when (tmp_48_fu_3080_p3(0) = '1') else 
        trunc_ln434_2_fu_3093_p4;
    var_V_fu_2976_p3 <= 
        sub_ln431_1_fu_2962_p2 when (tmp_33_fu_2954_p3(0) = '1') else 
        trunc_ln431_2_fu_2967_p4;
    var_quant_1_fu_3143_p4 <= ret_V_86_fu_3137_p2(12 downto 3);
    var_quant_2_fu_3164_p4 <= ret_V_87_fu_3158_p2(12 downto 3);
    var_quant_3_fu_3185_p4 <= ret_V_88_fu_3179_p2(12 downto 3);
    var_quant_fu_3119_p4 <= ret_V_85_fu_3113_p2(12 downto 3);
    w_3_fu_3210_p4 <= DIV1_TABLE_q2(9 downto 2);
    w_5_fu_3224_p4 <= DIV1_TABLE_q1(9 downto 2);
    x_11_fu_953_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_z) + unsigned(ap_const_lv17_1));
    xor_ln214_fu_3513_p2 <= (tmp_56_reg_4650 xor ap_const_lv1_1);
    xor_ln394_fu_989_p2 <= (x_phase xor trunc_ln281_fu_967_p1);
    zext_ln238_cast_fu_835_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln238),17));
    zext_ln273_fu_959_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_11_fu_953_p2),64));
    zext_ln394_fu_995_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln394_fu_989_p2),15));
    zext_ln405_1_fu_1311_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_p_0_0_03883_167406813_phi_fu_811_p4),11));
    zext_ln405_2_fu_1315_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_p_0_0_03883_167406813_phi_fu_811_p4),12));
    zext_ln405_3_fu_1319_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_g_1_phi_fu_738_p4),11));
    zext_ln405_4_fu_1323_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_g_1_phi_fu_738_p4),12));
    zext_ln405_fu_1307_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_1299_p3),12));
    zext_ln406_1_fu_1351_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_p_0_0_0388368076810_phi_fu_820_p4),12));
    zext_ln406_2_fu_1355_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_p_0_0_0388368076810_phi_fu_820_p4),11));
    zext_ln406_3_fu_1365_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln406_fu_1359_p2),12));
    zext_ln406_fu_1347_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1_fu_1339_p3),12));
    zext_ln407_1_fu_1387_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_p_0_0_03883_268296832_phi_fu_748_p4),11));
    zext_ln407_2_fu_1391_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_p_0_0_03883_268296832_phi_fu_748_p4),12));
    zext_ln407_fu_1383_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln2_fu_1375_p3),12));
    zext_ln408_1_fu_1425_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln408_fu_1419_p2),12));
    zext_ln408_fu_1415_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln3_fu_1407_p3),12));
    zext_ln409_1_fu_1447_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_p_0_0_03883_468516854_phi_fu_675_p4),11));
    zext_ln409_2_fu_1451_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_p_0_0_03883_468516854_phi_fu_675_p4),12));
    zext_ln409_fu_1443_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln4_fu_1435_p3),12));
    zext_ln410_1_fu_1479_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_p_0_0_03883_4_16857_phi_fu_666_p4),12));
    zext_ln410_2_fu_1483_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_p_0_0_03883_4_16857_phi_fu_666_p4),11));
    zext_ln410_3_fu_1493_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln410_fu_1487_p2),12));
    zext_ln410_fu_1475_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln5_fu_1467_p3),12));
    zext_ln411_fu_1511_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln6_fu_1503_p3),12));
    zext_ln412_1_fu_1539_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(PixBufVal_val_V_30_fu_266),11));
    zext_ln412_2_fu_1543_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(PixBufVal_val_V_30_fu_266),12));
    zext_ln412_fu_1535_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln7_fu_1527_p3),12));
    zext_ln413_1_fu_1571_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(PixBufVal_val_V_28_fu_258),12));
    zext_ln413_2_fu_1575_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(PixBufVal_val_V_28_fu_258),11));
    zext_ln413_3_fu_1585_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln413_fu_1579_p2),12));
    zext_ln413_fu_1567_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln8_fu_1559_p3),12));
    zext_ln414_fu_1603_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln9_fu_1595_p3),12));
    zext_ln415_1_fu_1631_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(PixBufVal_val_V_26_fu_250),12));
    zext_ln415_fu_1627_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln10_fu_1619_p3),12));
    zext_ln416_fu_1655_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln11_fu_1647_p3),12));
    zext_ln443_1_fu_3234_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_5_fu_3224_p4),9));
    zext_ln443_2_fu_3257_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_7_reg_4530),11));
    zext_ln443_fu_3220_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_3_fu_3210_p4),9));
    zext_ln448_1_fu_3153_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(var_quant_1_fu_3143_p4),64));
    zext_ln448_2_fu_3174_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(var_quant_2_fu_3164_p4),64));
    zext_ln448_3_fu_3195_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(var_quant_3_fu_3185_p4),64));
    zext_ln448_fu_3129_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(var_quant_fu_3119_p4),64));
    zext_ln449_fu_3254_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_8_reg_4514),10));
    zext_ln450_1_fu_3260_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln450_reg_4536),10));
    zext_ln450_fu_3269_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sw_3_fu_3263_p2),11));
    zext_ln452_fu_3279_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sw_fu_3273_p2),64));
    zext_ln459_4_fu_3392_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(g_1_reg_735_pp0_iter16_reg),16));
    zext_ln459_5_fu_3406_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln459_3_fu_3403_p1),15));
    zext_ln459_6_fu_3429_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln459_5_fu_3425_p1),15));
end behav;
