--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml stopwatch.twx stopwatch.ncd -o stopwatch.twr stopwatch.pcf

Design file:              stopwatch.ncd
Physical constraint file: stopwatch.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
reset       |    3.002(R)|      SLOW  |   -0.109(R)|      SLOW  |clock_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clock to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
min1<0>     |         7.115(R)|      SLOW  |         3.681(R)|      FAST  |clock_BUFGP       |   0.000|
min1<1>     |         7.365(R)|      SLOW  |         3.860(R)|      FAST  |clock_BUFGP       |   0.000|
min1<2>     |         7.293(R)|      SLOW  |         3.799(R)|      FAST  |clock_BUFGP       |   0.000|
min1<3>     |         7.177(R)|      SLOW  |         3.711(R)|      FAST  |clock_BUFGP       |   0.000|
min10<0>    |         6.906(R)|      SLOW  |         3.547(R)|      FAST  |clock_BUFGP       |   0.000|
min10<1>    |         6.924(R)|      SLOW  |         3.577(R)|      FAST  |clock_BUFGP       |   0.000|
min10<2>    |         6.896(R)|      SLOW  |         3.583(R)|      FAST  |clock_BUFGP       |   0.000|
sec1<0>     |         6.993(R)|      SLOW  |         3.623(R)|      FAST  |clock_BUFGP       |   0.000|
sec1<1>     |         7.106(R)|      SLOW  |         3.661(R)|      FAST  |clock_BUFGP       |   0.000|
sec1<2>     |         7.111(R)|      SLOW  |         3.672(R)|      FAST  |clock_BUFGP       |   0.000|
sec1<3>     |         7.275(R)|      SLOW  |         3.813(R)|      FAST  |clock_BUFGP       |   0.000|
sec10<0>    |         7.257(R)|      SLOW  |         3.783(R)|      FAST  |clock_BUFGP       |   0.000|
sec10<1>    |         7.267(R)|      SLOW  |         3.760(R)|      FAST  |clock_BUFGP       |   0.000|
sec10<2>    |         7.322(R)|      SLOW  |         3.827(R)|      FAST  |clock_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    3.796|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Feb 25 10:05:23 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 218 MB



