{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1528395751394 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1528395751394 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 07 15:22:31 2018 " "Processing started: Thu Jun 07 15:22:31 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1528395751394 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1528395751394 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex_01 -c ex_01 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex_01 -c ex_01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1528395751394 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1528395751654 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ex_01.vhd 2 1 " "Using design file ex_01.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex_01-ex_01 " "Found design unit 1: ex_01-ex_01" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528395752255 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex_01 " "Found entity 1: ex_01" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528395752255 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1528395752255 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ex_01 " "Elaborating entity \"ex_01\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1528395752262 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x ex_01.vhd(41) " "VHDL Process Statement warning at ex_01.vhd(41): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1528395752262 "|ex_01"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y ex_01.vhd(41) " "VHDL Process Statement warning at ex_01.vhd(41): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1528395752262 "|ex_01"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x ex_01.vhd(42) " "VHDL Process Statement warning at ex_01.vhd(42): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1528395752267 "|ex_01"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "queue ex_01.vhd(43) " "VHDL Process Statement warning at ex_01.vhd(43): signal \"queue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1528395752267 "|ex_01"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "queue_lenght ex_01.vhd(44) " "VHDL Process Statement warning at ex_01.vhd(44): signal \"queue_lenght\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1528395752267 "|ex_01"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bot_up ex_01.vhd(48) " "VHDL Process Statement warning at ex_01.vhd(48): signal \"bot_up\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1528395752267 "|ex_01"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "queue_lenght ex_01.vhd(49) " "VHDL Process Statement warning at ex_01.vhd(49): signal \"queue_lenght\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1528395752268 "|ex_01"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "queue_lenght ex_01.vhd(50) " "VHDL Process Statement warning at ex_01.vhd(50): signal \"queue_lenght\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1528395752269 "|ex_01"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "deposit ex_01.vhd(51) " "VHDL Process Statement warning at ex_01.vhd(51): signal \"deposit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1528395752269 "|ex_01"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bot_down ex_01.vhd(55) " "VHDL Process Statement warning at ex_01.vhd(55): signal \"bot_down\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1528395752269 "|ex_01"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "queue_lenght ex_01.vhd(56) " "VHDL Process Statement warning at ex_01.vhd(56): signal \"queue_lenght\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1528395752269 "|ex_01"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "queue_lenght ex_01.vhd(57) " "VHDL Process Statement warning at ex_01.vhd(57): signal \"queue_lenght\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1528395752270 "|ex_01"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "deposit ex_01.vhd(58) " "VHDL Process Statement warning at ex_01.vhd(58): signal \"deposit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1528395752270 "|ex_01"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y ex_01.vhd(37) " "VHDL Process Statement warning at ex_01.vhd(37): inferring latch(es) for signal or variable \"y\", which holds its previous value in one or more paths through the process" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1528395752270 "|ex_01"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "queue ex_01.vhd(37) " "VHDL Process Statement warning at ex_01.vhd(37): inferring latch(es) for signal or variable \"queue\", which holds its previous value in one or more paths through the process" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1528395752270 "|ex_01"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "queue_lenght ex_01.vhd(37) " "VHDL Process Statement warning at ex_01.vhd(37): inferring latch(es) for signal or variable \"queue_lenght\", which holds its previous value in one or more paths through the process" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1528395752271 "|ex_01"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "deposit ex_01.vhd(37) " "VHDL Process Statement warning at ex_01.vhd(37): inferring latch(es) for signal or variable \"deposit\", which holds its previous value in one or more paths through the process" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1528395752271 "|ex_01"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "queue_lenght ex_01.vhd(69) " "VHDL Process Statement warning at ex_01.vhd(69): signal \"queue_lenght\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1528395752271 "|ex_01"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "queue ex_01.vhd(71) " "VHDL Process Statement warning at ex_01.vhd(71): signal \"queue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1528395752271 "|ex_01"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output_buffer ex_01.vhd(73) " "VHDL Process Statement warning at ex_01.vhd(73): signal \"output_buffer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1528395752271 "|ex_01"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output_buffer ex_01.vhd(75) " "VHDL Process Statement warning at ex_01.vhd(75): signal \"output_buffer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1528395752271 "|ex_01"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output_buffer ex_01.vhd(78) " "VHDL Process Statement warning at ex_01.vhd(78): signal \"output_buffer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1528395752272 "|ex_01"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "deposit ex_01.vhd(81) " "VHDL Process Statement warning at ex_01.vhd(81): signal \"deposit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1528395752272 "|ex_01"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output_buffer ex_01.vhd(82) " "VHDL Process Statement warning at ex_01.vhd(82): signal \"output_buffer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1528395752272 "|ex_01"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "queue ex_01.vhd(86) " "VHDL Process Statement warning at ex_01.vhd(86): signal \"queue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1528395752272 "|ex_01"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "deposit ex_01.vhd(87) " "VHDL Process Statement warning at ex_01.vhd(87): signal \"deposit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1528395752272 "|ex_01"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output_buffer ex_01.vhd(88) " "VHDL Process Statement warning at ex_01.vhd(88): signal \"output_buffer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1528395752272 "|ex_01"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "ex_01.vhd(89) " "VHDL Subtype or Type Declaration warning at ex_01.vhd(89): subtype or type has null range" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 89 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1528395752272 "|ex_01"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x ex_01.vhd(99) " "VHDL Process Statement warning at ex_01.vhd(99): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1528395752273 "|ex_01"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output_buffer ex_01.vhd(65) " "VHDL Process Statement warning at ex_01.vhd(65): inferring latch(es) for signal or variable \"output_buffer\", which holds its previous value in one or more paths through the process" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1528395752273 "|ex_01"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output ex_01.vhd(65) " "VHDL Process Statement warning at ex_01.vhd(65): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1528395752273 "|ex_01"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "x ex_01.vhd(65) " "VHDL Process Statement warning at ex_01.vhd(65): inferring latch(es) for signal or variable \"x\", which holds its previous value in one or more paths through the process" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1528395752273 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] ex_01.vhd(65) " "Inferred latch for \"x\[0\]\" at ex_01.vhd(65)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752274 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] ex_01.vhd(65) " "Inferred latch for \"x\[1\]\" at ex_01.vhd(65)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752274 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] ex_01.vhd(65) " "Inferred latch for \"x\[2\]\" at ex_01.vhd(65)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752274 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] ex_01.vhd(65) " "Inferred latch for \"x\[3\]\" at ex_01.vhd(65)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752277 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] ex_01.vhd(65) " "Inferred latch for \"x\[4\]\" at ex_01.vhd(65)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752277 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] ex_01.vhd(65) " "Inferred latch for \"x\[5\]\" at ex_01.vhd(65)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752277 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] ex_01.vhd(65) " "Inferred latch for \"x\[6\]\" at ex_01.vhd(65)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752277 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] ex_01.vhd(65) " "Inferred latch for \"x\[7\]\" at ex_01.vhd(65)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752277 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\] ex_01.vhd(65) " "Inferred latch for \"x\[8\]\" at ex_01.vhd(65)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752277 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\] ex_01.vhd(65) " "Inferred latch for \"x\[9\]\" at ex_01.vhd(65)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752277 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\] ex_01.vhd(65) " "Inferred latch for \"x\[10\]\" at ex_01.vhd(65)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752277 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\] ex_01.vhd(65) " "Inferred latch for \"x\[11\]\" at ex_01.vhd(65)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752277 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\] ex_01.vhd(65) " "Inferred latch for \"x\[12\]\" at ex_01.vhd(65)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752277 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\] ex_01.vhd(65) " "Inferred latch for \"x\[13\]\" at ex_01.vhd(65)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752277 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\] ex_01.vhd(65) " "Inferred latch for \"x\[14\]\" at ex_01.vhd(65)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752277 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\] ex_01.vhd(65) " "Inferred latch for \"x\[15\]\" at ex_01.vhd(65)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752277 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\] ex_01.vhd(65) " "Inferred latch for \"x\[16\]\" at ex_01.vhd(65)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752278 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\] ex_01.vhd(65) " "Inferred latch for \"x\[17\]\" at ex_01.vhd(65)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752278 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\] ex_01.vhd(65) " "Inferred latch for \"x\[18\]\" at ex_01.vhd(65)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752278 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\] ex_01.vhd(65) " "Inferred latch for \"x\[19\]\" at ex_01.vhd(65)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752278 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\] ex_01.vhd(65) " "Inferred latch for \"x\[20\]\" at ex_01.vhd(65)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752278 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\] ex_01.vhd(65) " "Inferred latch for \"x\[21\]\" at ex_01.vhd(65)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752278 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\] ex_01.vhd(65) " "Inferred latch for \"x\[22\]\" at ex_01.vhd(65)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752278 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\] ex_01.vhd(65) " "Inferred latch for \"x\[23\]\" at ex_01.vhd(65)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752278 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\] ex_01.vhd(65) " "Inferred latch for \"x\[24\]\" at ex_01.vhd(65)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752278 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\] ex_01.vhd(65) " "Inferred latch for \"x\[25\]\" at ex_01.vhd(65)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752278 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\] ex_01.vhd(65) " "Inferred latch for \"x\[26\]\" at ex_01.vhd(65)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752278 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\] ex_01.vhd(65) " "Inferred latch for \"x\[27\]\" at ex_01.vhd(65)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752278 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\] ex_01.vhd(65) " "Inferred latch for \"x\[28\]\" at ex_01.vhd(65)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752278 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\] ex_01.vhd(65) " "Inferred latch for \"x\[29\]\" at ex_01.vhd(65)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752279 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\] ex_01.vhd(65) " "Inferred latch for \"x\[30\]\" at ex_01.vhd(65)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752279 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\] ex_01.vhd(65) " "Inferred latch for \"x\[31\]\" at ex_01.vhd(65)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752279 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] ex_01.vhd(65) " "Inferred latch for \"output\[0\]\" at ex_01.vhd(65)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752279 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] ex_01.vhd(65) " "Inferred latch for \"output\[1\]\" at ex_01.vhd(65)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752279 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] ex_01.vhd(65) " "Inferred latch for \"output\[2\]\" at ex_01.vhd(65)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752279 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] ex_01.vhd(65) " "Inferred latch for \"output\[3\]\" at ex_01.vhd(65)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752279 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] ex_01.vhd(65) " "Inferred latch for \"output\[4\]\" at ex_01.vhd(65)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752279 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] ex_01.vhd(65) " "Inferred latch for \"output\[5\]\" at ex_01.vhd(65)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752279 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] ex_01.vhd(65) " "Inferred latch for \"output\[6\]\" at ex_01.vhd(65)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752279 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] ex_01.vhd(65) " "Inferred latch for \"output\[7\]\" at ex_01.vhd(65)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752279 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[8\] ex_01.vhd(65) " "Inferred latch for \"output\[8\]\" at ex_01.vhd(65)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752279 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[9\] ex_01.vhd(65) " "Inferred latch for \"output\[9\]\" at ex_01.vhd(65)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752280 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_buffer\[0\] ex_01.vhd(65) " "Inferred latch for \"output_buffer\[0\]\" at ex_01.vhd(65)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752280 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_buffer\[1\] ex_01.vhd(65) " "Inferred latch for \"output_buffer\[1\]\" at ex_01.vhd(65)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752280 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_buffer\[2\] ex_01.vhd(65) " "Inferred latch for \"output_buffer\[2\]\" at ex_01.vhd(65)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752280 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_buffer\[3\] ex_01.vhd(65) " "Inferred latch for \"output_buffer\[3\]\" at ex_01.vhd(65)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752280 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_buffer\[4\] ex_01.vhd(65) " "Inferred latch for \"output_buffer\[4\]\" at ex_01.vhd(65)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752280 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_buffer\[5\] ex_01.vhd(65) " "Inferred latch for \"output_buffer\[5\]\" at ex_01.vhd(65)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752280 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_buffer\[6\] ex_01.vhd(65) " "Inferred latch for \"output_buffer\[6\]\" at ex_01.vhd(65)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752280 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_buffer\[7\] ex_01.vhd(65) " "Inferred latch for \"output_buffer\[7\]\" at ex_01.vhd(65)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752280 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_buffer\[8\] ex_01.vhd(65) " "Inferred latch for \"output_buffer\[8\]\" at ex_01.vhd(65)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752280 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_buffer\[9\] ex_01.vhd(65) " "Inferred latch for \"output_buffer\[9\]\" at ex_01.vhd(65)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752281 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "deposit\[0\] ex_01.vhd(37) " "Inferred latch for \"deposit\[0\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752281 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "deposit\[1\] ex_01.vhd(37) " "Inferred latch for \"deposit\[1\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752281 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "deposit\[2\] ex_01.vhd(37) " "Inferred latch for \"deposit\[2\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752281 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "deposit\[3\] ex_01.vhd(37) " "Inferred latch for \"deposit\[3\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752281 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "deposit\[4\] ex_01.vhd(37) " "Inferred latch for \"deposit\[4\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752281 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "deposit\[5\] ex_01.vhd(37) " "Inferred latch for \"deposit\[5\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752281 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "deposit\[6\] ex_01.vhd(37) " "Inferred latch for \"deposit\[6\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752281 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "deposit\[7\] ex_01.vhd(37) " "Inferred latch for \"deposit\[7\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752281 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "deposit\[8\] ex_01.vhd(37) " "Inferred latch for \"deposit\[8\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752281 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "deposit\[9\] ex_01.vhd(37) " "Inferred latch for \"deposit\[9\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752281 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "deposit\[10\] ex_01.vhd(37) " "Inferred latch for \"deposit\[10\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752281 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "deposit\[11\] ex_01.vhd(37) " "Inferred latch for \"deposit\[11\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752281 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "deposit\[12\] ex_01.vhd(37) " "Inferred latch for \"deposit\[12\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752281 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "deposit\[13\] ex_01.vhd(37) " "Inferred latch for \"deposit\[13\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752282 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "deposit\[14\] ex_01.vhd(37) " "Inferred latch for \"deposit\[14\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752282 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "deposit\[15\] ex_01.vhd(37) " "Inferred latch for \"deposit\[15\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752282 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "deposit\[16\] ex_01.vhd(37) " "Inferred latch for \"deposit\[16\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752282 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "deposit\[17\] ex_01.vhd(37) " "Inferred latch for \"deposit\[17\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752282 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "deposit\[18\] ex_01.vhd(37) " "Inferred latch for \"deposit\[18\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752282 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "deposit\[19\] ex_01.vhd(37) " "Inferred latch for \"deposit\[19\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752282 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "deposit\[20\] ex_01.vhd(37) " "Inferred latch for \"deposit\[20\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752282 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "deposit\[21\] ex_01.vhd(37) " "Inferred latch for \"deposit\[21\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752282 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "deposit\[22\] ex_01.vhd(37) " "Inferred latch for \"deposit\[22\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752282 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "deposit\[23\] ex_01.vhd(37) " "Inferred latch for \"deposit\[23\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752282 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "deposit\[24\] ex_01.vhd(37) " "Inferred latch for \"deposit\[24\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752282 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "deposit\[25\] ex_01.vhd(37) " "Inferred latch for \"deposit\[25\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752282 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "deposit\[26\] ex_01.vhd(37) " "Inferred latch for \"deposit\[26\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752283 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "deposit\[27\] ex_01.vhd(37) " "Inferred latch for \"deposit\[27\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752283 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "deposit\[28\] ex_01.vhd(37) " "Inferred latch for \"deposit\[28\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752283 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "deposit\[29\] ex_01.vhd(37) " "Inferred latch for \"deposit\[29\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752283 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "deposit\[30\] ex_01.vhd(37) " "Inferred latch for \"deposit\[30\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752283 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "deposit\[31\] ex_01.vhd(37) " "Inferred latch for \"deposit\[31\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752283 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_lenght\[0\] ex_01.vhd(37) " "Inferred latch for \"queue_lenght\[0\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752283 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_lenght\[1\] ex_01.vhd(37) " "Inferred latch for \"queue_lenght\[1\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752283 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_lenght\[2\] ex_01.vhd(37) " "Inferred latch for \"queue_lenght\[2\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752283 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_lenght\[3\] ex_01.vhd(37) " "Inferred latch for \"queue_lenght\[3\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752283 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_lenght\[4\] ex_01.vhd(37) " "Inferred latch for \"queue_lenght\[4\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752283 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_lenght\[5\] ex_01.vhd(37) " "Inferred latch for \"queue_lenght\[5\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752283 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_lenght\[6\] ex_01.vhd(37) " "Inferred latch for \"queue_lenght\[6\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752284 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_lenght\[7\] ex_01.vhd(37) " "Inferred latch for \"queue_lenght\[7\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752284 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_lenght\[8\] ex_01.vhd(37) " "Inferred latch for \"queue_lenght\[8\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752284 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_lenght\[9\] ex_01.vhd(37) " "Inferred latch for \"queue_lenght\[9\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752284 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_lenght\[10\] ex_01.vhd(37) " "Inferred latch for \"queue_lenght\[10\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752284 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_lenght\[11\] ex_01.vhd(37) " "Inferred latch for \"queue_lenght\[11\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752284 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_lenght\[12\] ex_01.vhd(37) " "Inferred latch for \"queue_lenght\[12\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752284 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_lenght\[13\] ex_01.vhd(37) " "Inferred latch for \"queue_lenght\[13\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752284 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_lenght\[14\] ex_01.vhd(37) " "Inferred latch for \"queue_lenght\[14\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752284 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_lenght\[15\] ex_01.vhd(37) " "Inferred latch for \"queue_lenght\[15\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752284 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_lenght\[16\] ex_01.vhd(37) " "Inferred latch for \"queue_lenght\[16\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752284 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_lenght\[17\] ex_01.vhd(37) " "Inferred latch for \"queue_lenght\[17\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752284 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_lenght\[18\] ex_01.vhd(37) " "Inferred latch for \"queue_lenght\[18\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752285 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_lenght\[19\] ex_01.vhd(37) " "Inferred latch for \"queue_lenght\[19\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752285 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_lenght\[20\] ex_01.vhd(37) " "Inferred latch for \"queue_lenght\[20\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752285 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_lenght\[21\] ex_01.vhd(37) " "Inferred latch for \"queue_lenght\[21\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752285 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_lenght\[22\] ex_01.vhd(37) " "Inferred latch for \"queue_lenght\[22\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752285 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_lenght\[23\] ex_01.vhd(37) " "Inferred latch for \"queue_lenght\[23\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752285 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_lenght\[24\] ex_01.vhd(37) " "Inferred latch for \"queue_lenght\[24\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752285 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_lenght\[25\] ex_01.vhd(37) " "Inferred latch for \"queue_lenght\[25\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752285 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_lenght\[26\] ex_01.vhd(37) " "Inferred latch for \"queue_lenght\[26\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752285 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_lenght\[27\] ex_01.vhd(37) " "Inferred latch for \"queue_lenght\[27\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752285 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_lenght\[28\] ex_01.vhd(37) " "Inferred latch for \"queue_lenght\[28\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752285 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_lenght\[29\] ex_01.vhd(37) " "Inferred latch for \"queue_lenght\[29\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752286 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_lenght\[30\] ex_01.vhd(37) " "Inferred latch for \"queue_lenght\[30\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752286 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue_lenght\[31\] ex_01.vhd(37) " "Inferred latch for \"queue_lenght\[31\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752286 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[0\] ex_01.vhd(37) " "Inferred latch for \"queue\[0\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752286 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[1\] ex_01.vhd(37) " "Inferred latch for \"queue\[1\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752286 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] ex_01.vhd(37) " "Inferred latch for \"y\[0\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752286 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] ex_01.vhd(37) " "Inferred latch for \"y\[1\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752286 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] ex_01.vhd(37) " "Inferred latch for \"y\[2\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752287 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] ex_01.vhd(37) " "Inferred latch for \"y\[3\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752287 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] ex_01.vhd(37) " "Inferred latch for \"y\[4\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752287 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] ex_01.vhd(37) " "Inferred latch for \"y\[5\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752287 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] ex_01.vhd(37) " "Inferred latch for \"y\[6\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752287 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[7\] ex_01.vhd(37) " "Inferred latch for \"y\[7\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752287 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[8\] ex_01.vhd(37) " "Inferred latch for \"y\[8\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752287 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[9\] ex_01.vhd(37) " "Inferred latch for \"y\[9\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752287 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[10\] ex_01.vhd(37) " "Inferred latch for \"y\[10\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752287 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[11\] ex_01.vhd(37) " "Inferred latch for \"y\[11\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752287 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[12\] ex_01.vhd(37) " "Inferred latch for \"y\[12\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752287 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[13\] ex_01.vhd(37) " "Inferred latch for \"y\[13\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752287 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[14\] ex_01.vhd(37) " "Inferred latch for \"y\[14\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752288 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[15\] ex_01.vhd(37) " "Inferred latch for \"y\[15\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752288 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[16\] ex_01.vhd(37) " "Inferred latch for \"y\[16\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752288 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[17\] ex_01.vhd(37) " "Inferred latch for \"y\[17\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752288 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[18\] ex_01.vhd(37) " "Inferred latch for \"y\[18\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752288 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[19\] ex_01.vhd(37) " "Inferred latch for \"y\[19\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752288 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[20\] ex_01.vhd(37) " "Inferred latch for \"y\[20\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752288 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[21\] ex_01.vhd(37) " "Inferred latch for \"y\[21\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752288 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[22\] ex_01.vhd(37) " "Inferred latch for \"y\[22\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752289 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[23\] ex_01.vhd(37) " "Inferred latch for \"y\[23\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752289 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[24\] ex_01.vhd(37) " "Inferred latch for \"y\[24\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752289 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[25\] ex_01.vhd(37) " "Inferred latch for \"y\[25\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752289 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[26\] ex_01.vhd(37) " "Inferred latch for \"y\[26\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752289 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[27\] ex_01.vhd(37) " "Inferred latch for \"y\[27\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752289 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[28\] ex_01.vhd(37) " "Inferred latch for \"y\[28\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752289 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[29\] ex_01.vhd(37) " "Inferred latch for \"y\[29\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752289 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[30\] ex_01.vhd(37) " "Inferred latch for \"y\[30\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752290 "|ex_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[31\] ex_01.vhd(37) " "Inferred latch for \"y\[31\]\" at ex_01.vhd(37)" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395752290 "|ex_01"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output_buffer\[0\] " "Latch output_buffer\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA queue\[1\] " "Ports D and ENA on the latch are fed by the same signal queue\[1\]" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528395752744 ""}  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528395752744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output_buffer\[1\] " "Latch output_buffer\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA queue\[1\] " "Ports D and ENA on the latch are fed by the same signal queue\[1\]" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528395752744 ""}  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528395752744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output_buffer\[2\] " "Latch output_buffer\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA queue\[1\] " "Ports D and ENA on the latch are fed by the same signal queue\[1\]" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528395752744 ""}  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528395752744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output_buffer\[3\] " "Latch output_buffer\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA queue\[1\] " "Ports D and ENA on the latch are fed by the same signal queue\[1\]" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528395752755 ""}  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528395752755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output_buffer\[4\] " "Latch output_buffer\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA queue\[1\] " "Ports D and ENA on the latch are fed by the same signal queue\[1\]" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528395752755 ""}  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528395752755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output_buffer\[5\] " "Latch output_buffer\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA queue\[1\] " "Ports D and ENA on the latch are fed by the same signal queue\[1\]" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528395752755 ""}  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528395752755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output_buffer\[6\] " "Latch output_buffer\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA queue\[1\] " "Ports D and ENA on the latch are fed by the same signal queue\[1\]" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528395752755 ""}  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528395752755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output_buffer\[7\] " "Latch output_buffer\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA queue\[1\] " "Ports D and ENA on the latch are fed by the same signal queue\[1\]" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528395752755 ""}  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528395752755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output_buffer\[8\] " "Latch output_buffer\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA queue\[1\] " "Ports D and ENA on the latch are fed by the same signal queue\[1\]" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528395752755 ""}  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528395752755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output_buffer\[9\] " "Latch output_buffer\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA queue\[1\] " "Ports D and ENA on the latch are fed by the same signal queue\[1\]" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528395752755 ""}  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528395752755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[1\] " "Latch queue\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bot_down " "Ports D and ENA on the latch are fed by the same signal bot_down" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528395752756 ""}  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528395752756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[0\] " "Latch queue\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bot_down " "Ports D and ENA on the latch are fed by the same signal bot_down" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528395752756 ""}  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528395752756 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1528395752890 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1528395753118 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528395753118 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "ex_01.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Logica Reconfiguravel/logica_reconfiguravel/18_06_06/ex_01/ex_01.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528395753161 "|ex_01|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1528395753161 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "283 " "Implemented 283 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1528395753161 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1528395753161 ""} { "Info" "ICUT_CUT_TM_LCELLS" "270 " "Implemented 270 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1528395753161 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1528395753161 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "542 " "Peak virtual memory: 542 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1528395753187 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 07 15:22:33 2018 " "Processing ended: Thu Jun 07 15:22:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1528395753187 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1528395753187 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1528395753187 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1528395753187 ""}
