-- ==============================================================
-- Generated by Vitis HLS v2024.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sikep503_kem_enc_hw_LADDER3PT_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    PKB_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    PKB_ce0 : OUT STD_LOGIC;
    PKB_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    ephemeralsk_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    ephemeralsk_ce0 : OUT STD_LOGIC;
    ephemeralsk_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ephemeralsk_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    ephemeralsk_ce1 : OUT STD_LOGIC;
    ephemeralsk_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    R_X_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    R_X_ce0 : OUT STD_LOGIC;
    R_X_we0 : OUT STD_LOGIC;
    R_X_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    R_X_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    R_X_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    R_X_ce1 : OUT STD_LOGIC;
    R_X_we1 : OUT STD_LOGIC;
    R_X_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    R_X_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    R_Z_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    R_Z_ce0 : OUT STD_LOGIC;
    R_Z_we0 : OUT STD_LOGIC;
    R_Z_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    R_Z_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    R_Z_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    R_Z_ce1 : OUT STD_LOGIC;
    R_Z_we1 : OUT STD_LOGIC;
    R_Z_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    R_Z_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    A_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    A_ce0 : OUT STD_LOGIC;
    A_q0 : IN STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of sikep503_kem_enc_hw_LADDER3PT_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (52 downto 0) := "00000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (52 downto 0) := "00000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (52 downto 0) := "00000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (52 downto 0) := "00000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (52 downto 0) := "00000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (52 downto 0) := "00000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (52 downto 0) := "00001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (52 downto 0) := "00010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (52 downto 0) := "00100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (52 downto 0) := "01000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (52 downto 0) := "10000000000000000000000000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_FA : STD_LOGIC_VECTOR (7 downto 0) := "11111010";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal trunc_ln317_fu_1235_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln317_reg_1395 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal tmp_s_fu_1239_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_s_reg_1400 : STD_LOGIC_VECTOR (1 downto 0);
    signal ephemeralsk_load_reg_1420 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal ephemeralsk_load_8_reg_1425 : STD_LOGIC_VECTOR (7 downto 0);
    signal ephemeralsk_load_9_reg_1440 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal ephemeralsk_load_10_reg_1445 : STD_LOGIC_VECTOR (7 downto 0);
    signal ephemeralsk_load_11_reg_1460 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal ephemeralsk_load_12_reg_1465 : STD_LOGIC_VECTOR (7 downto 0);
    signal bit_fu_1375_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal bit_reg_1480 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal swap_fu_1379_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal swap_reg_1486 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal t0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal t0_ce0 : STD_LOGIC;
    signal t0_we0 : STD_LOGIC;
    signal t0_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal t0_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal t0_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal t0_ce1 : STD_LOGIC;
    signal t0_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal t1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal t1_ce0 : STD_LOGIC;
    signal t1_we0 : STD_LOGIC;
    signal t1_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal t1_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal t1_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal t1_ce1 : STD_LOGIC;
    signal t1_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal t2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal t2_ce0 : STD_LOGIC;
    signal t2_we0 : STD_LOGIC;
    signal t2_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal t2_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal t2_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal t2_ce1 : STD_LOGIC;
    signal t2_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal R0_X_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal R0_X_ce0 : STD_LOGIC;
    signal R0_X_we0 : STD_LOGIC;
    signal R0_X_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal R0_X_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal R0_X_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal R0_X_ce1 : STD_LOGIC;
    signal R0_X_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal R0_Z_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal R0_Z_ce0 : STD_LOGIC;
    signal R0_Z_we0 : STD_LOGIC;
    signal R0_Z_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal R0_Z_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal R0_Z_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal R0_Z_ce1 : STD_LOGIC;
    signal R0_Z_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal R2_X_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal R2_X_ce0 : STD_LOGIC;
    signal R2_X_we0 : STD_LOGIC;
    signal R2_X_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal R2_X_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal R2_X_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal R2_X_ce1 : STD_LOGIC;
    signal R2_X_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal R2_X_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal R2_X_4_ce0 : STD_LOGIC;
    signal R2_X_4_we0 : STD_LOGIC;
    signal R2_X_4_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal R2_X_4_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal R2_X_4_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal R2_X_4_ce1 : STD_LOGIC;
    signal R2_X_4_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal R2_Z_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal R2_Z_ce0 : STD_LOGIC;
    signal R2_Z_we0 : STD_LOGIC;
    signal R2_Z_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal R2_Z_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal R2_Z_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal R2_Z_ce1 : STD_LOGIC;
    signal R2_Z_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal R2_Z_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal R2_Z_4_ce0 : STD_LOGIC;
    signal R2_Z_4_we0 : STD_LOGIC;
    signal R2_Z_4_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal R2_Z_4_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal R2_Z_4_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal R2_Z_4_ce1 : STD_LOGIC;
    signal R2_Z_4_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal A24_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal A24_ce0 : STD_LOGIC;
    signal A24_we0 : STD_LOGIC;
    signal A24_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal A24_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal A24_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal A24_ce1 : STD_LOGIC;
    signal A24_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal A24_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal A24_2_ce0 : STD_LOGIC;
    signal A24_2_we0 : STD_LOGIC;
    signal A24_2_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal A24_2_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal A24_2_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal A24_2_ce1 : STD_LOGIC;
    signal A24_2_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_LADDER3PT_1_Pipeline_1_fu_879_ap_start : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_1_fu_879_ap_done : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_1_fu_879_ap_idle : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_1_fu_879_ap_ready : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_1_fu_879_A24_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_LADDER3PT_1_Pipeline_1_fu_879_A24_2_ce0 : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_1_fu_879_A24_2_we0 : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_1_fu_879_A24_2_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_LADDER3PT_1_Pipeline_1_fu_879_A24_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_LADDER3PT_1_Pipeline_1_fu_879_A24_ce0 : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_1_fu_879_A24_we0 : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_1_fu_879_A24_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_ap_start : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_ap_done : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_ap_idle : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_ap_ready : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_A24_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_A24_ce0 : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_A24_we0 : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_A24_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_A24_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_A24_2_ce0 : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_A24_2_we0 : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_A24_2_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fpadd503_58_60_fu_895_ap_start : STD_LOGIC;
    signal grp_fpadd503_58_60_fu_895_ap_done : STD_LOGIC;
    signal grp_fpadd503_58_60_fu_895_ap_idle : STD_LOGIC;
    signal grp_fpadd503_58_60_fu_895_ap_ready : STD_LOGIC;
    signal grp_fpadd503_58_60_fu_895_c_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fpadd503_58_60_fu_895_c_0_ce0 : STD_LOGIC;
    signal grp_fpadd503_58_60_fu_895_c_0_we0 : STD_LOGIC;
    signal grp_fpadd503_58_60_fu_895_c_0_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fpadd503_58_60_fu_895_c_0_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fpadd503_58_60_fu_895_c_0_ce1 : STD_LOGIC;
    signal grp_fpadd503_58_60_fu_895_c_0_offset : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fpadd503_58_60_fu_895_c_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fpadd503_58_60_fu_895_c_1_ce0 : STD_LOGIC;
    signal grp_fpadd503_58_60_fu_895_c_1_we0 : STD_LOGIC;
    signal grp_fpadd503_58_60_fu_895_c_1_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fpadd503_58_60_fu_895_c_1_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fpadd503_58_60_fu_895_c_1_ce1 : STD_LOGIC;
    signal grp_fpadd503_58_60_fu_895_c_1_offset : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1223_fu_909_ap_start : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1223_fu_909_ap_done : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1223_fu_909_ap_idle : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1223_fu_909_ap_ready : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1223_fu_909_PKB_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1223_fu_909_PKB_ce0 : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1223_fu_909_R0_X_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1223_fu_909_R0_X_ce0 : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1223_fu_909_R0_X_we0 : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1223_fu_909_R0_X_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1225_fu_916_ap_start : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1225_fu_916_ap_done : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1225_fu_916_ap_idle : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1225_fu_916_ap_ready : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1225_fu_916_R0_Z_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1225_fu_916_R0_Z_ce0 : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1225_fu_916_R0_Z_we0 : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1225_fu_916_R0_Z_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1224_fu_923_ap_start : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1224_fu_923_ap_done : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1224_fu_923_ap_idle : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1224_fu_923_ap_ready : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1224_fu_923_PKB_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1224_fu_923_PKB_ce0 : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1224_fu_923_R0_X_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1224_fu_923_R0_X_ce0 : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1224_fu_923_R0_X_we0 : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1224_fu_923_R0_X_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1228_fu_930_ap_start : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1228_fu_930_ap_done : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1228_fu_930_ap_idle : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1228_fu_930_ap_ready : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1228_fu_930_R2_Z_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1228_fu_930_R2_Z_ce0 : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1228_fu_930_R2_Z_we0 : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1228_fu_930_R2_Z_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fpadd503_60_6167_fu_937_ap_start : STD_LOGIC;
    signal grp_fpadd503_60_6167_fu_937_ap_done : STD_LOGIC;
    signal grp_fpadd503_60_6167_fu_937_ap_idle : STD_LOGIC;
    signal grp_fpadd503_60_6167_fu_937_ap_ready : STD_LOGIC;
    signal grp_fpadd503_60_6167_fu_937_a_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpadd503_60_6167_fu_937_a_ce0 : STD_LOGIC;
    signal grp_fpadd503_60_6167_fu_937_a_offset : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fpadd503_60_6167_fu_937_c_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fpadd503_60_6167_fu_937_c_0_ce0 : STD_LOGIC;
    signal grp_fpadd503_60_6167_fu_937_c_0_we0 : STD_LOGIC;
    signal grp_fpadd503_60_6167_fu_937_c_0_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fpadd503_60_6167_fu_937_c_0_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fpadd503_60_6167_fu_937_c_0_ce1 : STD_LOGIC;
    signal grp_fpadd503_60_6167_fu_937_c_0_offset : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fpadd503_60_6167_fu_937_c_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fpadd503_60_6167_fu_937_c_1_ce0 : STD_LOGIC;
    signal grp_fpadd503_60_6167_fu_937_c_1_we0 : STD_LOGIC;
    signal grp_fpadd503_60_6167_fu_937_c_1_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fpadd503_60_6167_fu_937_c_1_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fpadd503_60_6167_fu_937_c_1_ce1 : STD_LOGIC;
    signal grp_fpadd503_60_6167_fu_937_c_1_offset : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1226_fu_956_ap_start : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1226_fu_956_ap_done : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1226_fu_956_ap_idle : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1226_fu_956_ap_ready : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1226_fu_956_PKB_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1226_fu_956_PKB_ce0 : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1226_fu_956_R2_X_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1226_fu_956_R2_X_ce0 : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1226_fu_956_R2_X_we0 : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1226_fu_956_R2_X_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1231_fu_963_ap_start : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1231_fu_963_ap_done : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1231_fu_963_ap_idle : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1231_fu_963_ap_ready : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1231_fu_963_R_Z_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1231_fu_963_R_Z_ce0 : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1231_fu_963_R_Z_we0 : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1231_fu_963_R_Z_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1227_fu_971_ap_start : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1227_fu_971_ap_done : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1227_fu_971_ap_idle : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1227_fu_971_ap_ready : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1227_fu_971_PKB_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1227_fu_971_PKB_ce0 : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1227_fu_971_R2_X_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1227_fu_971_R2_X_4_ce0 : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1227_fu_971_R2_X_4_we0 : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1227_fu_971_R2_X_4_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_23_1_fu_978_ap_start : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_23_1_fu_978_ap_done : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_23_1_fu_978_ap_idle : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_23_1_fu_978_ap_ready : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_23_1_fu_978_R_Z_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_23_1_fu_978_R_Z_ce0 : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_23_1_fu_978_R_Z_we0 : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_23_1_fu_978_R_Z_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2div2_503_fu_984_ap_start : STD_LOGIC;
    signal grp_fp2div2_503_fu_984_ap_done : STD_LOGIC;
    signal grp_fp2div2_503_fu_984_ap_idle : STD_LOGIC;
    signal grp_fp2div2_503_fu_984_ap_ready : STD_LOGIC;
    signal grp_fp2div2_503_fu_984_c_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fp2div2_503_fu_984_c_0_ce0 : STD_LOGIC;
    signal grp_fp2div2_503_fu_984_c_0_we0 : STD_LOGIC;
    signal grp_fp2div2_503_fu_984_c_0_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2div2_503_fu_984_c_0_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fp2div2_503_fu_984_c_0_ce1 : STD_LOGIC;
    signal grp_fp2div2_503_fu_984_c_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fp2div2_503_fu_984_c_1_ce0 : STD_LOGIC;
    signal grp_fp2div2_503_fu_984_c_1_we0 : STD_LOGIC;
    signal grp_fp2div2_503_fu_984_c_1_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2div2_503_fu_984_c_1_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fp2div2_503_fu_984_c_1_ce1 : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1229_fu_992_ap_start : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1229_fu_992_ap_done : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1229_fu_992_ap_idle : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1229_fu_992_ap_ready : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1229_fu_992_PKB_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1229_fu_992_PKB_ce0 : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1229_fu_992_R_X_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1229_fu_992_R_X_ce0 : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1229_fu_992_R_X_we0 : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1229_fu_992_R_X_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1230_fu_1000_ap_start : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1230_fu_1000_ap_done : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1230_fu_1000_ap_idle : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1230_fu_1000_ap_ready : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1230_fu_1000_PKB_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1230_fu_1000_PKB_ce0 : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1230_fu_1000_R_X_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1230_fu_1000_R_X_ce0 : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1230_fu_1000_R_X_we0 : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1230_fu_1000_R_X_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_ap_start : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_ap_done : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_ap_idle : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_ap_ready : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_X_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_X_ce0 : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_X_we0 : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_X_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_X_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_X_4_ce0 : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_X_4_we0 : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_X_4_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_Z_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_Z_ce0 : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_Z_we0 : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_Z_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_Z_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_Z_4_ce0 : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_Z_4_we0 : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_Z_4_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_X_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_X_ce0 : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_X_we0 : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_X_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_X_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_X_ce1 : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_X_we1 : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_X_d1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_Z_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_Z_ce0 : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_Z_we0 : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_Z_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_Z_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_Z_ce1 : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_Z_we1 : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_Z_d1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fpadd503_15181_fu_1021_ap_start : STD_LOGIC;
    signal grp_fpadd503_15181_fu_1021_ap_done : STD_LOGIC;
    signal grp_fpadd503_15181_fu_1021_ap_idle : STD_LOGIC;
    signal grp_fpadd503_15181_fu_1021_ap_ready : STD_LOGIC;
    signal grp_fpadd503_15181_fu_1021_a_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpadd503_15181_fu_1021_a_ce0 : STD_LOGIC;
    signal grp_fpadd503_15181_fu_1021_a_offset1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fpadd503_15181_fu_1021_b_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpadd503_15181_fu_1021_b_ce0 : STD_LOGIC;
    signal grp_fpadd503_15181_fu_1021_b_offset2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fpadd503_15181_fu_1021_c_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpadd503_15181_fu_1021_c_ce0 : STD_LOGIC;
    signal grp_fpadd503_15181_fu_1021_c_we0 : STD_LOGIC;
    signal grp_fpadd503_15181_fu_1021_c_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fpadd503_15181_fu_1021_c_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpadd503_15181_fu_1021_c_ce1 : STD_LOGIC;
    signal grp_fpadd503_15181_fu_1021_c_offset : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fpsub503_143_fu_1039_ap_start : STD_LOGIC;
    signal grp_fpsub503_143_fu_1039_ap_done : STD_LOGIC;
    signal grp_fpsub503_143_fu_1039_ap_idle : STD_LOGIC;
    signal grp_fpsub503_143_fu_1039_ap_ready : STD_LOGIC;
    signal grp_fpsub503_143_fu_1039_a_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fpsub503_143_fu_1039_a_ce0 : STD_LOGIC;
    signal grp_fpsub503_143_fu_1039_a_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fpsub503_143_fu_1039_b_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fpsub503_143_fu_1039_b_ce0 : STD_LOGIC;
    signal grp_fpsub503_143_fu_1039_b_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fpsub503_143_fu_1039_c_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpsub503_143_fu_1039_c_ce0 : STD_LOGIC;
    signal grp_fpsub503_143_fu_1039_c_we0 : STD_LOGIC;
    signal grp_fpsub503_143_fu_1039_c_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fpsub503_143_fu_1039_c_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpsub503_143_fu_1039_c_ce1 : STD_LOGIC;
    signal grp_fpsub503_143_fu_1039_c_offset : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fpsub503_14679_fu_1051_ap_start : STD_LOGIC;
    signal grp_fpsub503_14679_fu_1051_ap_done : STD_LOGIC;
    signal grp_fpsub503_14679_fu_1051_ap_idle : STD_LOGIC;
    signal grp_fpsub503_14679_fu_1051_ap_ready : STD_LOGIC;
    signal grp_fpsub503_14679_fu_1051_a_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpsub503_14679_fu_1051_a_ce0 : STD_LOGIC;
    signal grp_fpsub503_14679_fu_1051_a_offset1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fpsub503_14679_fu_1051_b_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpsub503_14679_fu_1051_b_ce0 : STD_LOGIC;
    signal grp_fpsub503_14679_fu_1051_b_offset2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fpsub503_14679_fu_1051_c_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpsub503_14679_fu_1051_c_ce0 : STD_LOGIC;
    signal grp_fpsub503_14679_fu_1051_c_we0 : STD_LOGIC;
    signal grp_fpsub503_14679_fu_1051_c_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fpsub503_14679_fu_1051_c_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpsub503_14679_fu_1051_c_ce1 : STD_LOGIC;
    signal grp_fpsub503_14679_fu_1051_c_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fpsub503_14679_fu_1051_c_offset : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fpadd503_148_fu_1069_ap_start : STD_LOGIC;
    signal grp_fpadd503_148_fu_1069_ap_done : STD_LOGIC;
    signal grp_fpadd503_148_fu_1069_ap_idle : STD_LOGIC;
    signal grp_fpadd503_148_fu_1069_ap_ready : STD_LOGIC;
    signal grp_fpadd503_148_fu_1069_c_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fpadd503_148_fu_1069_c_ce0 : STD_LOGIC;
    signal grp_fpadd503_148_fu_1069_c_we0 : STD_LOGIC;
    signal grp_fpadd503_148_fu_1069_c_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fpadd503_148_fu_1069_c_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fpadd503_148_fu_1069_c_ce1 : STD_LOGIC;
    signal grp_fpadd503_148_fu_1069_c_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fpadd503_148_fu_1069_b_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fpadd503_148_fu_1069_b_ce0 : STD_LOGIC;
    signal grp_fpadd503_148_fu_1069_b_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fpcorrection503_fu_1077_ap_start : STD_LOGIC;
    signal grp_fpcorrection503_fu_1077_ap_done : STD_LOGIC;
    signal grp_fpcorrection503_fu_1077_ap_idle : STD_LOGIC;
    signal grp_fpcorrection503_fu_1077_ap_ready : STD_LOGIC;
    signal grp_fpcorrection503_fu_1077_a_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpcorrection503_fu_1077_a_ce0 : STD_LOGIC;
    signal grp_fpcorrection503_fu_1077_a_we0 : STD_LOGIC;
    signal grp_fpcorrection503_fu_1077_a_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fpcorrection503_fu_1077_a_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpcorrection503_fu_1077_a_ce1 : STD_LOGIC;
    signal grp_fpcorrection503_fu_1077_a_offset : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fp2sqr503_mont_fu_1087_ap_start : STD_LOGIC;
    signal grp_fp2sqr503_mont_fu_1087_ap_done : STD_LOGIC;
    signal grp_fp2sqr503_mont_fu_1087_ap_idle : STD_LOGIC;
    signal grp_fp2sqr503_mont_fu_1087_ap_ready : STD_LOGIC;
    signal grp_fp2sqr503_mont_fu_1087_a_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2sqr503_mont_fu_1087_a_ce0 : STD_LOGIC;
    signal grp_fp2sqr503_mont_fu_1087_a_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2sqr503_mont_fu_1087_a_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2sqr503_mont_fu_1087_a_ce1 : STD_LOGIC;
    signal grp_fp2sqr503_mont_fu_1087_a_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2sqr503_mont_fu_1087_c_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2sqr503_mont_fu_1087_c_ce0 : STD_LOGIC;
    signal grp_fp2sqr503_mont_fu_1087_c_we0 : STD_LOGIC;
    signal grp_fp2sqr503_mont_fu_1087_c_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2sqr503_mont_fu_1087_c_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2mul503_mont_133_2_fu_1097_ap_start : STD_LOGIC;
    signal grp_fp2mul503_mont_133_2_fu_1097_ap_done : STD_LOGIC;
    signal grp_fp2mul503_mont_133_2_fu_1097_ap_idle : STD_LOGIC;
    signal grp_fp2mul503_mont_133_2_fu_1097_ap_ready : STD_LOGIC;
    signal grp_fp2mul503_mont_133_2_fu_1097_c_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2mul503_mont_133_2_fu_1097_c_ce0 : STD_LOGIC;
    signal grp_fp2mul503_mont_133_2_fu_1097_c_we0 : STD_LOGIC;
    signal grp_fp2mul503_mont_133_2_fu_1097_c_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2mul503_mont_133_2_fu_1097_c_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2mul503_mont_133_2_fu_1097_c_ce1 : STD_LOGIC;
    signal grp_fp2mul503_mont_133_2_fu_1097_b_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2mul503_mont_133_2_fu_1097_b_ce0 : STD_LOGIC;
    signal grp_fp2mul503_mont_133_2_fu_1097_b_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2mul503_mont_133_2_fu_1097_b_ce1 : STD_LOGIC;
    signal grp_fp2mul503_mont_64_65_fu_1107_ap_start : STD_LOGIC;
    signal grp_fp2mul503_mont_64_65_fu_1107_ap_done : STD_LOGIC;
    signal grp_fp2mul503_mont_64_65_fu_1107_ap_idle : STD_LOGIC;
    signal grp_fp2mul503_mont_64_65_fu_1107_ap_ready : STD_LOGIC;
    signal grp_fp2mul503_mont_64_65_fu_1107_c_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2mul503_mont_64_65_fu_1107_c_ce0 : STD_LOGIC;
    signal grp_fp2mul503_mont_64_65_fu_1107_c_we0 : STD_LOGIC;
    signal grp_fp2mul503_mont_64_65_fu_1107_c_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2mul503_mont_64_65_fu_1107_c_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2mul503_mont_64_65_fu_1107_c_ce1 : STD_LOGIC;
    signal grp_fp2mul503_mont_64_65_fu_1107_b_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fp2mul503_mont_64_65_fu_1107_b_0_ce0 : STD_LOGIC;
    signal grp_fp2mul503_mont_64_65_fu_1107_b_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fp2mul503_mont_64_65_fu_1107_b_1_ce0 : STD_LOGIC;
    signal grp_fpsub503_fu_1118_ap_start : STD_LOGIC;
    signal grp_fpsub503_fu_1118_ap_done : STD_LOGIC;
    signal grp_fpsub503_fu_1118_ap_idle : STD_LOGIC;
    signal grp_fpsub503_fu_1118_ap_ready : STD_LOGIC;
    signal grp_fpsub503_fu_1118_a_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpsub503_fu_1118_a_ce0 : STD_LOGIC;
    signal grp_fpsub503_fu_1118_a_offset : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fpsub503_fu_1118_b_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpsub503_fu_1118_b_ce0 : STD_LOGIC;
    signal grp_fpsub503_fu_1118_b_offset : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fpsub503_fu_1118_c_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fpsub503_fu_1118_c_ce0 : STD_LOGIC;
    signal grp_fpsub503_fu_1118_c_we0 : STD_LOGIC;
    signal grp_fpsub503_fu_1118_c_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fpsub503_fu_1118_c_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fpsub503_fu_1118_c_ce1 : STD_LOGIC;
    signal grp_fpsub503_fu_1118_c_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2mul503_mont_fu_1133_ap_start : STD_LOGIC;
    signal grp_fp2mul503_mont_fu_1133_ap_done : STD_LOGIC;
    signal grp_fp2mul503_mont_fu_1133_ap_idle : STD_LOGIC;
    signal grp_fp2mul503_mont_fu_1133_ap_ready : STD_LOGIC;
    signal grp_fp2mul503_mont_fu_1133_c_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2mul503_mont_fu_1133_c_ce0 : STD_LOGIC;
    signal grp_fp2mul503_mont_fu_1133_c_we0 : STD_LOGIC;
    signal grp_fp2mul503_mont_fu_1133_c_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2mul503_mont_fu_1133_c_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2mul503_mont_fu_1133_c_ce1 : STD_LOGIC;
    signal grp_fp2mul503_mont_fu_1133_b_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2mul503_mont_fu_1133_b_ce0 : STD_LOGIC;
    signal grp_fp2mul503_mont_fu_1133_b_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2mul503_mont_fu_1133_b_ce1 : STD_LOGIC;
    signal grp_fp2mul503_mont_66_69_fu_1143_ap_start : STD_LOGIC;
    signal grp_fp2mul503_mont_66_69_fu_1143_ap_done : STD_LOGIC;
    signal grp_fp2mul503_mont_66_69_fu_1143_ap_idle : STD_LOGIC;
    signal grp_fp2mul503_mont_66_69_fu_1143_ap_ready : STD_LOGIC;
    signal grp_fp2mul503_mont_66_69_fu_1143_a_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2mul503_mont_66_69_fu_1143_a_ce0 : STD_LOGIC;
    signal grp_fp2mul503_mont_66_69_fu_1143_a_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2mul503_mont_66_69_fu_1143_a_ce1 : STD_LOGIC;
    signal grp_fp2mul503_mont_66_69_fu_1143_b_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fp2mul503_mont_66_69_fu_1143_b_0_ce0 : STD_LOGIC;
    signal grp_fp2mul503_mont_66_69_fu_1143_b_0_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fp2mul503_mont_66_69_fu_1143_b_0_ce1 : STD_LOGIC;
    signal grp_fp2mul503_mont_66_69_fu_1143_b_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fp2mul503_mont_66_69_fu_1143_b_1_ce0 : STD_LOGIC;
    signal grp_fp2mul503_mont_66_69_fu_1143_b_1_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fp2mul503_mont_66_69_fu_1143_b_1_ce1 : STD_LOGIC;
    signal grp_fp2mul503_mont_66_69_fu_1143_c_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fp2mul503_mont_66_69_fu_1143_c_0_ce0 : STD_LOGIC;
    signal grp_fp2mul503_mont_66_69_fu_1143_c_0_we0 : STD_LOGIC;
    signal grp_fp2mul503_mont_66_69_fu_1143_c_0_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2mul503_mont_66_69_fu_1143_c_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fp2mul503_mont_66_69_fu_1143_c_1_ce0 : STD_LOGIC;
    signal grp_fp2mul503_mont_66_69_fu_1143_c_1_we0 : STD_LOGIC;
    signal grp_fp2mul503_mont_66_69_fu_1143_c_1_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fpadd503_147_fu_1156_ap_start : STD_LOGIC;
    signal grp_fpadd503_147_fu_1156_ap_done : STD_LOGIC;
    signal grp_fpadd503_147_fu_1156_ap_idle : STD_LOGIC;
    signal grp_fpadd503_147_fu_1156_ap_ready : STD_LOGIC;
    signal grp_fpadd503_147_fu_1156_a_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fpadd503_147_fu_1156_a_ce0 : STD_LOGIC;
    signal grp_fpadd503_147_fu_1156_a_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fpadd503_147_fu_1156_c_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpadd503_147_fu_1156_c_ce0 : STD_LOGIC;
    signal grp_fpadd503_147_fu_1156_c_we0 : STD_LOGIC;
    signal grp_fpadd503_147_fu_1156_c_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fpadd503_147_fu_1156_c_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpadd503_147_fu_1156_c_ce1 : STD_LOGIC;
    signal grp_fpadd503_147_fu_1156_c_offset1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fp2sqr503_mont_70_71_fu_1167_ap_start : STD_LOGIC;
    signal grp_fp2sqr503_mont_70_71_fu_1167_ap_done : STD_LOGIC;
    signal grp_fp2sqr503_mont_70_71_fu_1167_ap_idle : STD_LOGIC;
    signal grp_fp2sqr503_mont_70_71_fu_1167_ap_ready : STD_LOGIC;
    signal grp_fp2sqr503_mont_70_71_fu_1167_c_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fp2sqr503_mont_70_71_fu_1167_c_0_ce0 : STD_LOGIC;
    signal grp_fp2sqr503_mont_70_71_fu_1167_c_0_we0 : STD_LOGIC;
    signal grp_fp2sqr503_mont_70_71_fu_1167_c_0_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2sqr503_mont_70_71_fu_1167_c_0_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2sqr503_mont_70_71_fu_1167_c_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fp2sqr503_mont_70_71_fu_1167_c_1_ce0 : STD_LOGIC;
    signal grp_fp2sqr503_mont_70_71_fu_1167_c_1_we0 : STD_LOGIC;
    signal grp_fp2sqr503_mont_70_71_fu_1167_c_1_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2sqr503_mont_70_71_fu_1167_c_1_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fpadd503_fu_1177_ap_start : STD_LOGIC;
    signal grp_fpadd503_fu_1177_ap_done : STD_LOGIC;
    signal grp_fpadd503_fu_1177_ap_idle : STD_LOGIC;
    signal grp_fpadd503_fu_1177_ap_ready : STD_LOGIC;
    signal grp_fpadd503_fu_1177_a_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpadd503_fu_1177_a_ce0 : STD_LOGIC;
    signal grp_fpadd503_fu_1177_a_offset : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fpadd503_fu_1177_b_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpadd503_fu_1177_b_ce0 : STD_LOGIC;
    signal grp_fpadd503_fu_1177_b_offset : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fpadd503_fu_1177_c_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fpadd503_fu_1177_c_ce0 : STD_LOGIC;
    signal grp_fpadd503_fu_1177_c_we0 : STD_LOGIC;
    signal grp_fpadd503_fu_1177_c_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fpadd503_fu_1177_c_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fpadd503_fu_1177_c_ce1 : STD_LOGIC;
    signal grp_fpadd503_fu_1177_c_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2mul503_mont_72_73_1_fu_1192_ap_start : STD_LOGIC;
    signal grp_fp2mul503_mont_72_73_1_fu_1192_ap_done : STD_LOGIC;
    signal grp_fp2mul503_mont_72_73_1_fu_1192_ap_idle : STD_LOGIC;
    signal grp_fp2mul503_mont_72_73_1_fu_1192_ap_ready : STD_LOGIC;
    signal grp_fp2mul503_mont_72_73_1_fu_1192_c_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fp2mul503_mont_72_73_1_fu_1192_c_0_ce0 : STD_LOGIC;
    signal grp_fp2mul503_mont_72_73_1_fu_1192_c_0_we0 : STD_LOGIC;
    signal grp_fp2mul503_mont_72_73_1_fu_1192_c_0_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2mul503_mont_72_73_1_fu_1192_c_0_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2mul503_mont_72_73_1_fu_1192_c_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fp2mul503_mont_72_73_1_fu_1192_c_1_ce0 : STD_LOGIC;
    signal grp_fp2mul503_mont_72_73_1_fu_1192_c_1_we0 : STD_LOGIC;
    signal grp_fp2mul503_mont_72_73_1_fu_1192_c_1_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2mul503_mont_72_73_1_fu_1192_c_1_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2mul503_mont_72_73_1_fu_1192_R_X_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2mul503_mont_72_73_1_fu_1192_R_X_ce0 : STD_LOGIC;
    signal grp_fp2mul503_mont_72_73_1_fu_1192_R_X_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2mul503_mont_72_73_1_fu_1192_R_X_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2mul503_mont_72_73_1_fu_1192_R_X_ce1 : STD_LOGIC;
    signal grp_fp2mul503_mont_72_73_1_fu_1192_R_X_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2mul503_mont_1339777_fu_1205_ap_start : STD_LOGIC;
    signal grp_fp2mul503_mont_1339777_fu_1205_ap_done : STD_LOGIC;
    signal grp_fp2mul503_mont_1339777_fu_1205_ap_idle : STD_LOGIC;
    signal grp_fp2mul503_mont_1339777_fu_1205_ap_ready : STD_LOGIC;
    signal grp_fp2mul503_mont_1339777_fu_1205_c_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2mul503_mont_1339777_fu_1205_c_ce0 : STD_LOGIC;
    signal grp_fp2mul503_mont_1339777_fu_1205_c_we0 : STD_LOGIC;
    signal grp_fp2mul503_mont_1339777_fu_1205_c_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2mul503_mont_1339777_fu_1205_c_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2mul503_mont_1339777_fu_1205_c_ce1 : STD_LOGIC;
    signal grp_fp2mul503_mont_1339777_fu_1205_b_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2mul503_mont_1339777_fu_1205_b_ce0 : STD_LOGIC;
    signal grp_fp2mul503_mont_1339777_fu_1205_b_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2mul503_mont_1339777_fu_1205_b_ce1 : STD_LOGIC;
    signal prevbit_reg_867 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state53 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state53 : signal is "none";
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ap_block_state20_on_subcall_done : BOOLEAN;
    signal grp_LADDER3PT_1_Pipeline_1_fu_879_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_fpadd503_58_60_fu_895_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1223_fu_909_ap_start_reg : STD_LOGIC := '0';
    signal R0_X_we0_out : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1225_fu_916_ap_start_reg : STD_LOGIC := '0';
    signal R0_Z_we0_out : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1224_fu_923_ap_start_reg : STD_LOGIC := '0';
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1228_fu_930_ap_start_reg : STD_LOGIC := '0';
    signal R2_Z_we0_out : STD_LOGIC;
    signal grp_fpadd503_60_6167_fu_937_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1226_fu_956_ap_start_reg : STD_LOGIC := '0';
    signal R2_X_we0_out : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1231_fu_963_ap_start_reg : STD_LOGIC := '0';
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1227_fu_971_ap_start_reg : STD_LOGIC := '0';
    signal R2_X_4_we0_out : STD_LOGIC;
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_23_1_fu_978_ap_start_reg : STD_LOGIC := '0';
    signal grp_fp2div2_503_fu_984_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1229_fu_992_ap_start_reg : STD_LOGIC := '0';
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1230_fu_1000_ap_start_reg : STD_LOGIC := '0';
    signal grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal R2_Z_4_we0_out : STD_LOGIC;
    signal grp_fpadd503_15181_fu_1021_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal grp_fpsub503_143_fu_1039_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal grp_fpsub503_14679_fu_1051_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal ap_CS_fsm_state41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state41 : signal is "none";
    signal grp_fpadd503_148_fu_1069_ap_start_reg : STD_LOGIC := '0';
    signal grp_fpcorrection503_fu_1077_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal grp_fp2sqr503_mont_fu_1087_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal grp_fp2mul503_mont_133_2_fu_1097_ap_start_reg : STD_LOGIC := '0';
    signal grp_fp2mul503_mont_64_65_fu_1107_ap_start_reg : STD_LOGIC := '0';
    signal grp_fpsub503_fu_1118_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state42 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state42 : signal is "none";
    signal ap_CS_fsm_state43 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state43 : signal is "none";
    signal grp_fp2mul503_mont_fu_1133_ap_start_reg : STD_LOGIC := '0';
    signal grp_fp2mul503_mont_66_69_fu_1143_ap_start_reg : STD_LOGIC := '0';
    signal grp_fpadd503_147_fu_1156_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state44 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state44 : signal is "none";
    signal ap_CS_fsm_state46 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state46 : signal is "none";
    signal ap_CS_fsm_state45 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state45 : signal is "none";
    signal ap_CS_fsm_state47 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state47 : signal is "none";
    signal grp_fp2sqr503_mont_70_71_fu_1167_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state50 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state50 : signal is "none";
    signal ap_CS_fsm_state51 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state51 : signal is "none";
    signal grp_fpadd503_fu_1177_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state48 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state48 : signal is "none";
    signal ap_CS_fsm_state49 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state49 : signal is "none";
    signal grp_fp2mul503_mont_72_73_1_fu_1192_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state52 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state52 : signal is "none";
    signal grp_fp2mul503_mont_1339777_fu_1205_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal zext_ln319_9_fu_1257_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln317_fu_1223_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln319_10_fu_1270_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln319_11_fu_1287_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln319_12_fu_1299_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln319_13_fu_1311_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln319_14_fu_1323_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln319_15_fu_1335_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln319_16_fu_1347_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_065_fu_158 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal i_288_fu_1229_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal R0_X_we1_local : STD_LOGIC;
    signal R0_X_ce1_local : STD_LOGIC;
    signal R0_X_address1_local : STD_LOGIC_VECTOR (3 downto 0);
    signal R0_X_we0_local : STD_LOGIC;
    signal R0_X_ce0_local : STD_LOGIC;
    signal R0_X_address0_local : STD_LOGIC_VECTOR (3 downto 0);
    signal R0_Z_we1_local : STD_LOGIC;
    signal R0_Z_ce1_local : STD_LOGIC;
    signal R0_Z_address1_local : STD_LOGIC_VECTOR (3 downto 0);
    signal R0_Z_we0_local : STD_LOGIC;
    signal R0_Z_ce0_local : STD_LOGIC;
    signal R0_Z_address0_local : STD_LOGIC_VECTOR (3 downto 0);
    signal R2_X_we1_local : STD_LOGIC;
    signal R2_X_ce1_local : STD_LOGIC;
    signal R2_X_address1_local : STD_LOGIC_VECTOR (2 downto 0);
    signal R2_X_we0_local : STD_LOGIC;
    signal R2_X_ce0_local : STD_LOGIC;
    signal R2_X_address0_local : STD_LOGIC_VECTOR (2 downto 0);
    signal R2_X_4_we1_local : STD_LOGIC;
    signal R2_X_4_ce1_local : STD_LOGIC;
    signal R2_X_4_address1_local : STD_LOGIC_VECTOR (2 downto 0);
    signal R2_X_4_we0_local : STD_LOGIC;
    signal R2_X_4_ce0_local : STD_LOGIC;
    signal R2_X_4_address0_local : STD_LOGIC_VECTOR (2 downto 0);
    signal R2_Z_we1_local : STD_LOGIC;
    signal R2_Z_ce1_local : STD_LOGIC;
    signal R2_Z_address1_local : STD_LOGIC_VECTOR (2 downto 0);
    signal R2_Z_we0_local : STD_LOGIC;
    signal R2_Z_ce0_local : STD_LOGIC;
    signal R2_Z_address0_local : STD_LOGIC_VECTOR (2 downto 0);
    signal R2_Z_4_we1_local : STD_LOGIC;
    signal R2_Z_4_ce1_local : STD_LOGIC;
    signal R2_Z_4_address1_local : STD_LOGIC_VECTOR (2 downto 0);
    signal R2_Z_4_we0_local : STD_LOGIC;
    signal R2_Z_4_ce0_local : STD_LOGIC;
    signal R2_Z_4_address0_local : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_state18_on_subcall_done : BOOLEAN;
    signal ephemeralsk_ce1_local : STD_LOGIC;
    signal ephemeralsk_address1_local : STD_LOGIC_VECTOR (4 downto 0);
    signal ephemeralsk_ce0_local : STD_LOGIC;
    signal ephemeralsk_address0_local : STD_LOGIC_VECTOR (4 downto 0);
    signal and_ln_fu_1249_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln_fu_1262_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln319_7_fu_1280_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln319_8_fu_1292_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln319_9_fu_1304_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln319_1_fu_1316_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln319_2_fu_1328_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln319_3_fu_1340_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln319_s_fu_1352_p9 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln319_fu_1366_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln319_fu_1369_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (52 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_block_state10_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_block_state12_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_block_state14_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_block_state16_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_block_state27_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_block_state29_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_block_state31_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_block_state33_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_block_state35_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_block_state37_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_block_state39_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_block_state41_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_block_state43_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_block_state45_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_block_state47_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_block_state49_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state49_blk : STD_LOGIC;
    signal ap_ST_fsm_state50_blk : STD_LOGIC;
    signal ap_ST_fsm_state51_blk : STD_LOGIC;
    signal ap_ST_fsm_state52_blk : STD_LOGIC;
    signal ap_ST_fsm_state53_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component sikep503_kem_enc_hw_LADDER3PT_1_Pipeline_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        A24_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        A24_2_ce0 : OUT STD_LOGIC;
        A24_2_we0 : OUT STD_LOGIC;
        A24_2_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        A24_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        A24_ce0 : OUT STD_LOGIC;
        A24_we0 : OUT STD_LOGIC;
        A24_d0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        A24_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        A24_ce0 : OUT STD_LOGIC;
        A24_we0 : OUT STD_LOGIC;
        A24_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        A24_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        A24_2_ce0 : OUT STD_LOGIC;
        A24_2_we0 : OUT STD_LOGIC;
        A24_2_d0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fpadd503_58_60 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        c_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        c_0_ce0 : OUT STD_LOGIC;
        c_0_we0 : OUT STD_LOGIC;
        c_0_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_0_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_0_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        c_0_ce1 : OUT STD_LOGIC;
        c_0_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_0_offset : IN STD_LOGIC_VECTOR (0 downto 0);
        c_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        c_1_ce0 : OUT STD_LOGIC;
        c_1_we0 : OUT STD_LOGIC;
        c_1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_1_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        c_1_ce1 : OUT STD_LOGIC;
        c_1_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_1_offset : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component sikep503_kem_enc_hw_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1223 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        PKB_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        PKB_ce0 : OUT STD_LOGIC;
        PKB_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        R0_X_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        R0_X_ce0 : OUT STD_LOGIC;
        R0_X_we0 : OUT STD_LOGIC;
        R0_X_d0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1225 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        R0_Z_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        R0_Z_ce0 : OUT STD_LOGIC;
        R0_Z_we0 : OUT STD_LOGIC;
        R0_Z_d0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1224 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        PKB_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        PKB_ce0 : OUT STD_LOGIC;
        PKB_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        R0_X_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        R0_X_ce0 : OUT STD_LOGIC;
        R0_X_we0 : OUT STD_LOGIC;
        R0_X_d0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1228 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        R2_Z_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        R2_Z_ce0 : OUT STD_LOGIC;
        R2_Z_we0 : OUT STD_LOGIC;
        R2_Z_d0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fpadd503_60_6167 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        a_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        a_ce0 : OUT STD_LOGIC;
        a_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        a_offset : IN STD_LOGIC_VECTOR (0 downto 0);
        c_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        c_0_ce0 : OUT STD_LOGIC;
        c_0_we0 : OUT STD_LOGIC;
        c_0_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_0_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_0_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        c_0_ce1 : OUT STD_LOGIC;
        c_0_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_0_offset : IN STD_LOGIC_VECTOR (0 downto 0);
        c_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        c_1_ce0 : OUT STD_LOGIC;
        c_1_we0 : OUT STD_LOGIC;
        c_1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_1_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        c_1_ce1 : OUT STD_LOGIC;
        c_1_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_1_offset : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component sikep503_kem_enc_hw_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1226 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        PKB_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        PKB_ce0 : OUT STD_LOGIC;
        PKB_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        R2_X_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        R2_X_ce0 : OUT STD_LOGIC;
        R2_X_we0 : OUT STD_LOGIC;
        R2_X_d0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1231 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        R_Z_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        R_Z_ce0 : OUT STD_LOGIC;
        R_Z_we0 : OUT STD_LOGIC;
        R_Z_d0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1227 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        PKB_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        PKB_ce0 : OUT STD_LOGIC;
        PKB_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        R2_X_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        R2_X_4_ce0 : OUT STD_LOGIC;
        R2_X_4_we0 : OUT STD_LOGIC;
        R2_X_4_d0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_LADDER3PT_1_Pipeline_VITIS_LOOP_23_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        R_Z_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        R_Z_ce0 : OUT STD_LOGIC;
        R_Z_we0 : OUT STD_LOGIC;
        R_Z_d0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fp2div2_503 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        c_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        c_0_ce0 : OUT STD_LOGIC;
        c_0_we0 : OUT STD_LOGIC;
        c_0_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_0_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_0_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        c_0_ce1 : OUT STD_LOGIC;
        c_0_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        c_1_ce0 : OUT STD_LOGIC;
        c_1_we0 : OUT STD_LOGIC;
        c_1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_1_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        c_1_ce1 : OUT STD_LOGIC;
        c_1_q1 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1229 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        PKB_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        PKB_ce0 : OUT STD_LOGIC;
        PKB_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        R_X_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        R_X_ce0 : OUT STD_LOGIC;
        R_X_we0 : OUT STD_LOGIC;
        R_X_d0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1230 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        PKB_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        PKB_ce0 : OUT STD_LOGIC;
        PKB_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        R_X_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        R_X_ce0 : OUT STD_LOGIC;
        R_X_we0 : OUT STD_LOGIC;
        R_X_d0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        R2_X_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        R2_X_ce0 : OUT STD_LOGIC;
        R2_X_we0 : OUT STD_LOGIC;
        R2_X_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        R2_X_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        R2_X_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        R2_X_4_ce0 : OUT STD_LOGIC;
        R2_X_4_we0 : OUT STD_LOGIC;
        R2_X_4_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        R2_X_4_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        R2_Z_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        R2_Z_ce0 : OUT STD_LOGIC;
        R2_Z_we0 : OUT STD_LOGIC;
        R2_Z_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        R2_Z_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        R2_Z_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        R2_Z_4_ce0 : OUT STD_LOGIC;
        R2_Z_4_we0 : OUT STD_LOGIC;
        R2_Z_4_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        R2_Z_4_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        R_X_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        R_X_ce0 : OUT STD_LOGIC;
        R_X_we0 : OUT STD_LOGIC;
        R_X_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        R_X_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        R_X_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        R_X_ce1 : OUT STD_LOGIC;
        R_X_we1 : OUT STD_LOGIC;
        R_X_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        R_X_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        sext_ln288 : IN STD_LOGIC_VECTOR (0 downto 0);
        R_Z_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        R_Z_ce0 : OUT STD_LOGIC;
        R_Z_we0 : OUT STD_LOGIC;
        R_Z_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        R_Z_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        R_Z_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        R_Z_ce1 : OUT STD_LOGIC;
        R_Z_we1 : OUT STD_LOGIC;
        R_Z_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        R_Z_q1 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fpadd503_15181 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        a_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        a_ce0 : OUT STD_LOGIC;
        a_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        a_offset1 : IN STD_LOGIC_VECTOR (0 downto 0);
        b_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        b_ce0 : OUT STD_LOGIC;
        b_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        b_offset2 : IN STD_LOGIC_VECTOR (0 downto 0);
        c_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce0 : OUT STD_LOGIC;
        c_we0 : OUT STD_LOGIC;
        c_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce1 : OUT STD_LOGIC;
        c_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_offset : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fpsub503_143 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        a_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        a_ce0 : OUT STD_LOGIC;
        a_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        b_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        b_ce0 : OUT STD_LOGIC;
        b_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce0 : OUT STD_LOGIC;
        c_we0 : OUT STD_LOGIC;
        c_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce1 : OUT STD_LOGIC;
        c_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_offset : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fpsub503_14679 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        a_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        a_ce0 : OUT STD_LOGIC;
        a_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        a_offset1 : IN STD_LOGIC_VECTOR (0 downto 0);
        b_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        b_ce0 : OUT STD_LOGIC;
        b_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        b_offset2 : IN STD_LOGIC_VECTOR (0 downto 0);
        c_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce0 : OUT STD_LOGIC;
        c_we0 : OUT STD_LOGIC;
        c_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce1 : OUT STD_LOGIC;
        c_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_offset : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fpadd503_148 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        c_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        c_ce0 : OUT STD_LOGIC;
        c_we0 : OUT STD_LOGIC;
        c_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        c_ce1 : OUT STD_LOGIC;
        c_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        b_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        b_ce0 : OUT STD_LOGIC;
        b_q0 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fpcorrection503 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        a_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        a_ce0 : OUT STD_LOGIC;
        a_we0 : OUT STD_LOGIC;
        a_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        a_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        a_ce1 : OUT STD_LOGIC;
        a_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        a_offset : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fp2sqr503_mont IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        a_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        a_ce0 : OUT STD_LOGIC;
        a_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        a_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        a_ce1 : OUT STD_LOGIC;
        a_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce0 : OUT STD_LOGIC;
        c_we0 : OUT STD_LOGIC;
        c_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_q0 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fp2mul503_mont_133_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        c_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce0 : OUT STD_LOGIC;
        c_we0 : OUT STD_LOGIC;
        c_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce1 : OUT STD_LOGIC;
        c_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        b_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        b_ce0 : OUT STD_LOGIC;
        b_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        b_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        b_ce1 : OUT STD_LOGIC;
        b_q1 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fp2mul503_mont_64_65 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        c_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce0 : OUT STD_LOGIC;
        c_we0 : OUT STD_LOGIC;
        c_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce1 : OUT STD_LOGIC;
        c_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        b_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        b_0_ce0 : OUT STD_LOGIC;
        b_0_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        b_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        b_1_ce0 : OUT STD_LOGIC;
        b_1_q0 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fpsub503 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        a_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        a_ce0 : OUT STD_LOGIC;
        a_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        a_offset : IN STD_LOGIC_VECTOR (0 downto 0);
        b_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        b_ce0 : OUT STD_LOGIC;
        b_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        b_offset : IN STD_LOGIC_VECTOR (0 downto 0);
        c_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        c_ce0 : OUT STD_LOGIC;
        c_we0 : OUT STD_LOGIC;
        c_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        c_ce1 : OUT STD_LOGIC;
        c_q1 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fp2mul503_mont IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        c_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce0 : OUT STD_LOGIC;
        c_we0 : OUT STD_LOGIC;
        c_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce1 : OUT STD_LOGIC;
        c_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        b_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        b_ce0 : OUT STD_LOGIC;
        b_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        b_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        b_ce1 : OUT STD_LOGIC;
        b_q1 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fp2mul503_mont_66_69 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        a_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        a_ce0 : OUT STD_LOGIC;
        a_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        a_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        a_ce1 : OUT STD_LOGIC;
        a_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        b_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        b_0_ce0 : OUT STD_LOGIC;
        b_0_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        b_0_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        b_0_ce1 : OUT STD_LOGIC;
        b_0_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        b_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        b_1_ce0 : OUT STD_LOGIC;
        b_1_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        b_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        b_1_ce1 : OUT STD_LOGIC;
        b_1_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        c_0_ce0 : OUT STD_LOGIC;
        c_0_we0 : OUT STD_LOGIC;
        c_0_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_0_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        c_1_ce0 : OUT STD_LOGIC;
        c_1_we0 : OUT STD_LOGIC;
        c_1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_1_q0 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fpadd503_147 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        a_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        a_ce0 : OUT STD_LOGIC;
        a_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce0 : OUT STD_LOGIC;
        c_we0 : OUT STD_LOGIC;
        c_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce1 : OUT STD_LOGIC;
        c_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_offset1 : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fp2sqr503_mont_70_71 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        c_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        c_0_ce0 : OUT STD_LOGIC;
        c_0_we0 : OUT STD_LOGIC;
        c_0_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_0_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        c_1_ce0 : OUT STD_LOGIC;
        c_1_we0 : OUT STD_LOGIC;
        c_1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_1_q0 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fpadd503 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        a_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        a_ce0 : OUT STD_LOGIC;
        a_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        a_offset : IN STD_LOGIC_VECTOR (0 downto 0);
        b_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        b_ce0 : OUT STD_LOGIC;
        b_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        b_offset : IN STD_LOGIC_VECTOR (0 downto 0);
        c_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        c_ce0 : OUT STD_LOGIC;
        c_we0 : OUT STD_LOGIC;
        c_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        c_ce1 : OUT STD_LOGIC;
        c_q1 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fp2mul503_mont_72_73_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        c_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        c_0_ce0 : OUT STD_LOGIC;
        c_0_we0 : OUT STD_LOGIC;
        c_0_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_0_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        c_1_ce0 : OUT STD_LOGIC;
        c_1_we0 : OUT STD_LOGIC;
        c_1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_1_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        R_X_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        R_X_ce0 : OUT STD_LOGIC;
        R_X_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        R_X_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        R_X_ce1 : OUT STD_LOGIC;
        R_X_q1 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fp2mul503_mont_1339777 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        c_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce0 : OUT STD_LOGIC;
        c_we0 : OUT STD_LOGIC;
        c_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce1 : OUT STD_LOGIC;
        c_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        b_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        b_ce0 : OUT STD_LOGIC;
        b_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        b_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        b_ce1 : OUT STD_LOGIC;
        b_q1 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_LADDER3PT_1_t0_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_LADDER3PT_74_75_1_R0_X_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (63 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_LADDER3PT_74_75_1_R2_X_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (63 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_LADDER3PT_1_A24_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    t0_U : component sikep503_kem_enc_hw_LADDER3PT_1_t0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => t0_address0,
        ce0 => t0_ce0,
        we0 => t0_we0,
        d0 => t0_d0,
        q0 => t0_q0,
        address1 => t0_address1,
        ce1 => t0_ce1,
        q1 => t0_q1);

    t1_U : component sikep503_kem_enc_hw_LADDER3PT_1_t0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => t1_address0,
        ce0 => t1_ce0,
        we0 => t1_we0,
        d0 => t1_d0,
        q0 => t1_q0,
        address1 => t1_address1,
        ce1 => t1_ce1,
        q1 => t1_q1);

    t2_U : component sikep503_kem_enc_hw_LADDER3PT_1_t0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => t2_address0,
        ce0 => t2_ce0,
        we0 => t2_we0,
        d0 => t2_d0,
        q0 => t2_q0,
        address1 => t2_address1,
        ce1 => t2_ce1,
        q1 => t2_q1);

    R0_X_U : component sikep503_kem_enc_hw_LADDER3PT_74_75_1_R0_X_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => R0_X_address0,
        ce0 => R0_X_ce0,
        we0 => R0_X_we0,
        d0 => R0_X_d0,
        q0 => R0_X_q0,
        address1 => R0_X_address1,
        ce1 => R0_X_ce1,
        we1 => R0_X_we1_local,
        d1 => ap_const_lv64_0,
        q1 => R0_X_q1);

    R0_Z_U : component sikep503_kem_enc_hw_LADDER3PT_74_75_1_R0_X_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => R0_Z_address0,
        ce0 => R0_Z_ce0,
        we0 => R0_Z_we0,
        d0 => R0_Z_d0,
        q0 => R0_Z_q0,
        address1 => R0_Z_address1,
        ce1 => R0_Z_ce1,
        we1 => R0_Z_we1_local,
        d1 => ap_const_lv64_0,
        q1 => R0_Z_q1);

    R2_X_U : component sikep503_kem_enc_hw_LADDER3PT_74_75_1_R2_X_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => R2_X_address0,
        ce0 => R2_X_ce0,
        we0 => R2_X_we0,
        d0 => R2_X_d0,
        q0 => R2_X_q0,
        address1 => R2_X_address1,
        ce1 => R2_X_ce1,
        we1 => R2_X_we1_local,
        d1 => ap_const_lv64_0,
        q1 => R2_X_q1);

    R2_X_4_U : component sikep503_kem_enc_hw_LADDER3PT_74_75_1_R2_X_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => R2_X_4_address0,
        ce0 => R2_X_4_ce0,
        we0 => R2_X_4_we0,
        d0 => R2_X_4_d0,
        q0 => R2_X_4_q0,
        address1 => R2_X_4_address1,
        ce1 => R2_X_4_ce1,
        we1 => R2_X_4_we1_local,
        d1 => ap_const_lv64_0,
        q1 => R2_X_4_q1);

    R2_Z_U : component sikep503_kem_enc_hw_LADDER3PT_74_75_1_R2_X_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => R2_Z_address0,
        ce0 => R2_Z_ce0,
        we0 => R2_Z_we0,
        d0 => R2_Z_d0,
        q0 => R2_Z_q0,
        address1 => R2_Z_address1,
        ce1 => R2_Z_ce1,
        we1 => R2_Z_we1_local,
        d1 => ap_const_lv64_0,
        q1 => R2_Z_q1);

    R2_Z_4_U : component sikep503_kem_enc_hw_LADDER3PT_74_75_1_R2_X_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => R2_Z_4_address0,
        ce0 => R2_Z_4_ce0,
        we0 => R2_Z_4_we0,
        d0 => R2_Z_4_d0,
        q0 => R2_Z_4_q0,
        address1 => R2_Z_4_address1,
        ce1 => R2_Z_4_ce1,
        we1 => R2_Z_4_we1_local,
        d1 => ap_const_lv64_0,
        q1 => R2_Z_4_q1);

    A24_U : component sikep503_kem_enc_hw_LADDER3PT_1_A24_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A24_address0,
        ce0 => A24_ce0,
        we0 => A24_we0,
        d0 => A24_d0,
        q0 => A24_q0,
        address1 => A24_address1,
        ce1 => A24_ce1,
        q1 => A24_q1);

    A24_2_U : component sikep503_kem_enc_hw_LADDER3PT_1_A24_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A24_2_address0,
        ce0 => A24_2_ce0,
        we0 => A24_2_we0,
        d0 => A24_2_d0,
        q0 => A24_2_q0,
        address1 => A24_2_address1,
        ce1 => A24_2_ce1,
        q1 => A24_2_q1);

    grp_LADDER3PT_1_Pipeline_1_fu_879 : component sikep503_kem_enc_hw_LADDER3PT_1_Pipeline_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_LADDER3PT_1_Pipeline_1_fu_879_ap_start,
        ap_done => grp_LADDER3PT_1_Pipeline_1_fu_879_ap_done,
        ap_idle => grp_LADDER3PT_1_Pipeline_1_fu_879_ap_idle,
        ap_ready => grp_LADDER3PT_1_Pipeline_1_fu_879_ap_ready,
        A24_2_address0 => grp_LADDER3PT_1_Pipeline_1_fu_879_A24_2_address0,
        A24_2_ce0 => grp_LADDER3PT_1_Pipeline_1_fu_879_A24_2_ce0,
        A24_2_we0 => grp_LADDER3PT_1_Pipeline_1_fu_879_A24_2_we0,
        A24_2_d0 => grp_LADDER3PT_1_Pipeline_1_fu_879_A24_2_d0,
        A24_address0 => grp_LADDER3PT_1_Pipeline_1_fu_879_A24_address0,
        A24_ce0 => grp_LADDER3PT_1_Pipeline_1_fu_879_A24_ce0,
        A24_we0 => grp_LADDER3PT_1_Pipeline_1_fu_879_A24_we0,
        A24_d0 => grp_LADDER3PT_1_Pipeline_1_fu_879_A24_d0);

    grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887 : component sikep503_kem_enc_hw_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_ap_start,
        ap_done => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_ap_done,
        ap_idle => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_ap_idle,
        ap_ready => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_ap_ready,
        A24_address0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_A24_address0,
        A24_ce0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_A24_ce0,
        A24_we0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_A24_we0,
        A24_d0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_A24_d0,
        A24_2_address0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_A24_2_address0,
        A24_2_ce0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_A24_2_ce0,
        A24_2_we0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_A24_2_we0,
        A24_2_d0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_A24_2_d0);

    grp_fpadd503_58_60_fu_895 : component sikep503_kem_enc_hw_fpadd503_58_60
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fpadd503_58_60_fu_895_ap_start,
        ap_done => grp_fpadd503_58_60_fu_895_ap_done,
        ap_idle => grp_fpadd503_58_60_fu_895_ap_idle,
        ap_ready => grp_fpadd503_58_60_fu_895_ap_ready,
        c_0_address0 => grp_fpadd503_58_60_fu_895_c_0_address0,
        c_0_ce0 => grp_fpadd503_58_60_fu_895_c_0_ce0,
        c_0_we0 => grp_fpadd503_58_60_fu_895_c_0_we0,
        c_0_d0 => grp_fpadd503_58_60_fu_895_c_0_d0,
        c_0_q0 => A24_q0,
        c_0_address1 => grp_fpadd503_58_60_fu_895_c_0_address1,
        c_0_ce1 => grp_fpadd503_58_60_fu_895_c_0_ce1,
        c_0_q1 => A24_q1,
        c_0_offset => grp_fpadd503_58_60_fu_895_c_0_offset,
        c_1_address0 => grp_fpadd503_58_60_fu_895_c_1_address0,
        c_1_ce0 => grp_fpadd503_58_60_fu_895_c_1_ce0,
        c_1_we0 => grp_fpadd503_58_60_fu_895_c_1_we0,
        c_1_d0 => grp_fpadd503_58_60_fu_895_c_1_d0,
        c_1_q0 => A24_2_q0,
        c_1_address1 => grp_fpadd503_58_60_fu_895_c_1_address1,
        c_1_ce1 => grp_fpadd503_58_60_fu_895_c_1_ce1,
        c_1_q1 => A24_2_q1,
        c_1_offset => grp_fpadd503_58_60_fu_895_c_1_offset);

    grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1223_fu_909 : component sikep503_kem_enc_hw_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1223
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1223_fu_909_ap_start,
        ap_done => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1223_fu_909_ap_done,
        ap_idle => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1223_fu_909_ap_idle,
        ap_ready => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1223_fu_909_ap_ready,
        PKB_address0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1223_fu_909_PKB_address0,
        PKB_ce0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1223_fu_909_PKB_ce0,
        PKB_q0 => PKB_q0,
        R0_X_address0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1223_fu_909_R0_X_address0,
        R0_X_ce0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1223_fu_909_R0_X_ce0,
        R0_X_we0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1223_fu_909_R0_X_we0,
        R0_X_d0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1223_fu_909_R0_X_d0);

    grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1225_fu_916 : component sikep503_kem_enc_hw_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1225
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1225_fu_916_ap_start,
        ap_done => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1225_fu_916_ap_done,
        ap_idle => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1225_fu_916_ap_idle,
        ap_ready => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1225_fu_916_ap_ready,
        R0_Z_address0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1225_fu_916_R0_Z_address0,
        R0_Z_ce0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1225_fu_916_R0_Z_ce0,
        R0_Z_we0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1225_fu_916_R0_Z_we0,
        R0_Z_d0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1225_fu_916_R0_Z_d0);

    grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1224_fu_923 : component sikep503_kem_enc_hw_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1224
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1224_fu_923_ap_start,
        ap_done => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1224_fu_923_ap_done,
        ap_idle => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1224_fu_923_ap_idle,
        ap_ready => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1224_fu_923_ap_ready,
        PKB_address0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1224_fu_923_PKB_address0,
        PKB_ce0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1224_fu_923_PKB_ce0,
        PKB_q0 => PKB_q0,
        R0_X_address0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1224_fu_923_R0_X_address0,
        R0_X_ce0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1224_fu_923_R0_X_ce0,
        R0_X_we0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1224_fu_923_R0_X_we0,
        R0_X_d0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1224_fu_923_R0_X_d0);

    grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1228_fu_930 : component sikep503_kem_enc_hw_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1228
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1228_fu_930_ap_start,
        ap_done => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1228_fu_930_ap_done,
        ap_idle => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1228_fu_930_ap_idle,
        ap_ready => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1228_fu_930_ap_ready,
        R2_Z_address0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1228_fu_930_R2_Z_address0,
        R2_Z_ce0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1228_fu_930_R2_Z_ce0,
        R2_Z_we0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1228_fu_930_R2_Z_we0,
        R2_Z_d0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1228_fu_930_R2_Z_d0);

    grp_fpadd503_60_6167_fu_937 : component sikep503_kem_enc_hw_fpadd503_60_6167
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fpadd503_60_6167_fu_937_ap_start,
        ap_done => grp_fpadd503_60_6167_fu_937_ap_done,
        ap_idle => grp_fpadd503_60_6167_fu_937_ap_idle,
        ap_ready => grp_fpadd503_60_6167_fu_937_ap_ready,
        a_address0 => grp_fpadd503_60_6167_fu_937_a_address0,
        a_ce0 => grp_fpadd503_60_6167_fu_937_a_ce0,
        a_q0 => A_q0,
        a_offset => grp_fpadd503_60_6167_fu_937_a_offset,
        c_0_address0 => grp_fpadd503_60_6167_fu_937_c_0_address0,
        c_0_ce0 => grp_fpadd503_60_6167_fu_937_c_0_ce0,
        c_0_we0 => grp_fpadd503_60_6167_fu_937_c_0_we0,
        c_0_d0 => grp_fpadd503_60_6167_fu_937_c_0_d0,
        c_0_q0 => A24_q0,
        c_0_address1 => grp_fpadd503_60_6167_fu_937_c_0_address1,
        c_0_ce1 => grp_fpadd503_60_6167_fu_937_c_0_ce1,
        c_0_q1 => A24_q1,
        c_0_offset => grp_fpadd503_60_6167_fu_937_c_0_offset,
        c_1_address0 => grp_fpadd503_60_6167_fu_937_c_1_address0,
        c_1_ce0 => grp_fpadd503_60_6167_fu_937_c_1_ce0,
        c_1_we0 => grp_fpadd503_60_6167_fu_937_c_1_we0,
        c_1_d0 => grp_fpadd503_60_6167_fu_937_c_1_d0,
        c_1_q0 => A24_2_q0,
        c_1_address1 => grp_fpadd503_60_6167_fu_937_c_1_address1,
        c_1_ce1 => grp_fpadd503_60_6167_fu_937_c_1_ce1,
        c_1_q1 => A24_2_q1,
        c_1_offset => grp_fpadd503_60_6167_fu_937_c_1_offset);

    grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1226_fu_956 : component sikep503_kem_enc_hw_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1226
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1226_fu_956_ap_start,
        ap_done => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1226_fu_956_ap_done,
        ap_idle => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1226_fu_956_ap_idle,
        ap_ready => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1226_fu_956_ap_ready,
        PKB_address0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1226_fu_956_PKB_address0,
        PKB_ce0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1226_fu_956_PKB_ce0,
        PKB_q0 => PKB_q0,
        R2_X_address0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1226_fu_956_R2_X_address0,
        R2_X_ce0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1226_fu_956_R2_X_ce0,
        R2_X_we0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1226_fu_956_R2_X_we0,
        R2_X_d0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1226_fu_956_R2_X_d0);

    grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1231_fu_963 : component sikep503_kem_enc_hw_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1231
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1231_fu_963_ap_start,
        ap_done => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1231_fu_963_ap_done,
        ap_idle => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1231_fu_963_ap_idle,
        ap_ready => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1231_fu_963_ap_ready,
        R_Z_address0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1231_fu_963_R_Z_address0,
        R_Z_ce0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1231_fu_963_R_Z_ce0,
        R_Z_we0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1231_fu_963_R_Z_we0,
        R_Z_d0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1231_fu_963_R_Z_d0);

    grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1227_fu_971 : component sikep503_kem_enc_hw_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1227
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1227_fu_971_ap_start,
        ap_done => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1227_fu_971_ap_done,
        ap_idle => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1227_fu_971_ap_idle,
        ap_ready => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1227_fu_971_ap_ready,
        PKB_address0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1227_fu_971_PKB_address0,
        PKB_ce0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1227_fu_971_PKB_ce0,
        PKB_q0 => PKB_q0,
        R2_X_4_address0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1227_fu_971_R2_X_4_address0,
        R2_X_4_ce0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1227_fu_971_R2_X_4_ce0,
        R2_X_4_we0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1227_fu_971_R2_X_4_we0,
        R2_X_4_d0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1227_fu_971_R2_X_4_d0);

    grp_LADDER3PT_1_Pipeline_VITIS_LOOP_23_1_fu_978 : component sikep503_kem_enc_hw_LADDER3PT_1_Pipeline_VITIS_LOOP_23_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_23_1_fu_978_ap_start,
        ap_done => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_23_1_fu_978_ap_done,
        ap_idle => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_23_1_fu_978_ap_idle,
        ap_ready => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_23_1_fu_978_ap_ready,
        R_Z_address0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_23_1_fu_978_R_Z_address0,
        R_Z_ce0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_23_1_fu_978_R_Z_ce0,
        R_Z_we0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_23_1_fu_978_R_Z_we0,
        R_Z_d0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_23_1_fu_978_R_Z_d0);

    grp_fp2div2_503_fu_984 : component sikep503_kem_enc_hw_fp2div2_503
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fp2div2_503_fu_984_ap_start,
        ap_done => grp_fp2div2_503_fu_984_ap_done,
        ap_idle => grp_fp2div2_503_fu_984_ap_idle,
        ap_ready => grp_fp2div2_503_fu_984_ap_ready,
        c_0_address0 => grp_fp2div2_503_fu_984_c_0_address0,
        c_0_ce0 => grp_fp2div2_503_fu_984_c_0_ce0,
        c_0_we0 => grp_fp2div2_503_fu_984_c_0_we0,
        c_0_d0 => grp_fp2div2_503_fu_984_c_0_d0,
        c_0_q0 => A24_q0,
        c_0_address1 => grp_fp2div2_503_fu_984_c_0_address1,
        c_0_ce1 => grp_fp2div2_503_fu_984_c_0_ce1,
        c_0_q1 => A24_q1,
        c_1_address0 => grp_fp2div2_503_fu_984_c_1_address0,
        c_1_ce0 => grp_fp2div2_503_fu_984_c_1_ce0,
        c_1_we0 => grp_fp2div2_503_fu_984_c_1_we0,
        c_1_d0 => grp_fp2div2_503_fu_984_c_1_d0,
        c_1_q0 => A24_2_q0,
        c_1_address1 => grp_fp2div2_503_fu_984_c_1_address1,
        c_1_ce1 => grp_fp2div2_503_fu_984_c_1_ce1,
        c_1_q1 => A24_2_q1);

    grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1229_fu_992 : component sikep503_kem_enc_hw_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1229
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1229_fu_992_ap_start,
        ap_done => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1229_fu_992_ap_done,
        ap_idle => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1229_fu_992_ap_idle,
        ap_ready => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1229_fu_992_ap_ready,
        PKB_address0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1229_fu_992_PKB_address0,
        PKB_ce0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1229_fu_992_PKB_ce0,
        PKB_q0 => PKB_q0,
        R_X_address0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1229_fu_992_R_X_address0,
        R_X_ce0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1229_fu_992_R_X_ce0,
        R_X_we0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1229_fu_992_R_X_we0,
        R_X_d0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1229_fu_992_R_X_d0);

    grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1230_fu_1000 : component sikep503_kem_enc_hw_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1230
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1230_fu_1000_ap_start,
        ap_done => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1230_fu_1000_ap_done,
        ap_idle => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1230_fu_1000_ap_idle,
        ap_ready => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1230_fu_1000_ap_ready,
        PKB_address0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1230_fu_1000_PKB_address0,
        PKB_ce0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1230_fu_1000_PKB_ce0,
        PKB_q0 => PKB_q0,
        R_X_address0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1230_fu_1000_R_X_address0,
        R_X_ce0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1230_fu_1000_R_X_ce0,
        R_X_we0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1230_fu_1000_R_X_we0,
        R_X_d0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1230_fu_1000_R_X_d0);

    grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008 : component sikep503_kem_enc_hw_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_ap_start,
        ap_done => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_ap_done,
        ap_idle => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_ap_idle,
        ap_ready => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_ap_ready,
        R2_X_address0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_X_address0,
        R2_X_ce0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_X_ce0,
        R2_X_we0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_X_we0,
        R2_X_d0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_X_d0,
        R2_X_q0 => R2_X_q0,
        R2_X_4_address0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_X_4_address0,
        R2_X_4_ce0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_X_4_ce0,
        R2_X_4_we0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_X_4_we0,
        R2_X_4_d0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_X_4_d0,
        R2_X_4_q0 => R2_X_4_q0,
        R2_Z_address0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_Z_address0,
        R2_Z_ce0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_Z_ce0,
        R2_Z_we0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_Z_we0,
        R2_Z_d0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_Z_d0,
        R2_Z_q0 => R2_Z_q0,
        R2_Z_4_address0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_Z_4_address0,
        R2_Z_4_ce0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_Z_4_ce0,
        R2_Z_4_we0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_Z_4_we0,
        R2_Z_4_d0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_Z_4_d0,
        R2_Z_4_q0 => R2_Z_4_q0,
        R_X_address0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_X_address0,
        R_X_ce0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_X_ce0,
        R_X_we0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_X_we0,
        R_X_d0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_X_d0,
        R_X_q0 => R_X_q0,
        R_X_address1 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_X_address1,
        R_X_ce1 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_X_ce1,
        R_X_we1 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_X_we1,
        R_X_d1 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_X_d1,
        R_X_q1 => R_X_q1,
        sext_ln288 => swap_reg_1486,
        R_Z_address0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_Z_address0,
        R_Z_ce0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_Z_ce0,
        R_Z_we0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_Z_we0,
        R_Z_d0 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_Z_d0,
        R_Z_q0 => R_Z_q0,
        R_Z_address1 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_Z_address1,
        R_Z_ce1 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_Z_ce1,
        R_Z_we1 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_Z_we1,
        R_Z_d1 => grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_Z_d1,
        R_Z_q1 => R_Z_q1);

    grp_fpadd503_15181_fu_1021 : component sikep503_kem_enc_hw_fpadd503_15181
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fpadd503_15181_fu_1021_ap_start,
        ap_done => grp_fpadd503_15181_fu_1021_ap_done,
        ap_idle => grp_fpadd503_15181_fu_1021_ap_idle,
        ap_ready => grp_fpadd503_15181_fu_1021_ap_ready,
        a_address0 => grp_fpadd503_15181_fu_1021_a_address0,
        a_ce0 => grp_fpadd503_15181_fu_1021_a_ce0,
        a_q0 => R0_X_q0,
        a_offset1 => grp_fpadd503_15181_fu_1021_a_offset1,
        b_address0 => grp_fpadd503_15181_fu_1021_b_address0,
        b_ce0 => grp_fpadd503_15181_fu_1021_b_ce0,
        b_q0 => R0_Z_q0,
        b_offset2 => grp_fpadd503_15181_fu_1021_b_offset2,
        c_address0 => grp_fpadd503_15181_fu_1021_c_address0,
        c_ce0 => grp_fpadd503_15181_fu_1021_c_ce0,
        c_we0 => grp_fpadd503_15181_fu_1021_c_we0,
        c_d0 => grp_fpadd503_15181_fu_1021_c_d0,
        c_address1 => grp_fpadd503_15181_fu_1021_c_address1,
        c_ce1 => grp_fpadd503_15181_fu_1021_c_ce1,
        c_q1 => t0_q1,
        c_offset => grp_fpadd503_15181_fu_1021_c_offset);

    grp_fpsub503_143_fu_1039 : component sikep503_kem_enc_hw_fpsub503_143
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fpsub503_143_fu_1039_ap_start,
        ap_done => grp_fpsub503_143_fu_1039_ap_done,
        ap_idle => grp_fpsub503_143_fu_1039_ap_idle,
        ap_ready => grp_fpsub503_143_fu_1039_ap_ready,
        a_address0 => grp_fpsub503_143_fu_1039_a_address0,
        a_ce0 => grp_fpsub503_143_fu_1039_a_ce0,
        a_q0 => grp_fpsub503_143_fu_1039_a_q0,
        b_address0 => grp_fpsub503_143_fu_1039_b_address0,
        b_ce0 => grp_fpsub503_143_fu_1039_b_ce0,
        b_q0 => grp_fpsub503_143_fu_1039_b_q0,
        c_address0 => grp_fpsub503_143_fu_1039_c_address0,
        c_ce0 => grp_fpsub503_143_fu_1039_c_ce0,
        c_we0 => grp_fpsub503_143_fu_1039_c_we0,
        c_d0 => grp_fpsub503_143_fu_1039_c_d0,
        c_address1 => grp_fpsub503_143_fu_1039_c_address1,
        c_ce1 => grp_fpsub503_143_fu_1039_c_ce1,
        c_q1 => t2_q1,
        c_offset => grp_fpsub503_143_fu_1039_c_offset);

    grp_fpsub503_14679_fu_1051 : component sikep503_kem_enc_hw_fpsub503_14679
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fpsub503_14679_fu_1051_ap_start,
        ap_done => grp_fpsub503_14679_fu_1051_ap_done,
        ap_idle => grp_fpsub503_14679_fu_1051_ap_idle,
        ap_ready => grp_fpsub503_14679_fu_1051_ap_ready,
        a_address0 => grp_fpsub503_14679_fu_1051_a_address0,
        a_ce0 => grp_fpsub503_14679_fu_1051_a_ce0,
        a_q0 => R0_X_q0,
        a_offset1 => grp_fpsub503_14679_fu_1051_a_offset1,
        b_address0 => grp_fpsub503_14679_fu_1051_b_address0,
        b_ce0 => grp_fpsub503_14679_fu_1051_b_ce0,
        b_q0 => R0_Z_q0,
        b_offset2 => grp_fpsub503_14679_fu_1051_b_offset2,
        c_address0 => grp_fpsub503_14679_fu_1051_c_address0,
        c_ce0 => grp_fpsub503_14679_fu_1051_c_ce0,
        c_we0 => grp_fpsub503_14679_fu_1051_c_we0,
        c_d0 => grp_fpsub503_14679_fu_1051_c_d0,
        c_address1 => grp_fpsub503_14679_fu_1051_c_address1,
        c_ce1 => grp_fpsub503_14679_fu_1051_c_ce1,
        c_q1 => grp_fpsub503_14679_fu_1051_c_q1,
        c_offset => grp_fpsub503_14679_fu_1051_c_offset);

    grp_fpadd503_148_fu_1069 : component sikep503_kem_enc_hw_fpadd503_148
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fpadd503_148_fu_1069_ap_start,
        ap_done => grp_fpadd503_148_fu_1069_ap_done,
        ap_idle => grp_fpadd503_148_fu_1069_ap_idle,
        ap_ready => grp_fpadd503_148_fu_1069_ap_ready,
        c_address0 => grp_fpadd503_148_fu_1069_c_address0,
        c_ce0 => grp_fpadd503_148_fu_1069_c_ce0,
        c_we0 => grp_fpadd503_148_fu_1069_c_we0,
        c_d0 => grp_fpadd503_148_fu_1069_c_d0,
        c_address1 => grp_fpadd503_148_fu_1069_c_address1,
        c_ce1 => grp_fpadd503_148_fu_1069_c_ce1,
        c_q1 => grp_fpadd503_148_fu_1069_c_q1,
        b_address0 => grp_fpadd503_148_fu_1069_b_address0,
        b_ce0 => grp_fpadd503_148_fu_1069_b_ce0,
        b_q0 => grp_fpadd503_148_fu_1069_b_q0);

    grp_fpcorrection503_fu_1077 : component sikep503_kem_enc_hw_fpcorrection503
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fpcorrection503_fu_1077_ap_start,
        ap_done => grp_fpcorrection503_fu_1077_ap_done,
        ap_idle => grp_fpcorrection503_fu_1077_ap_idle,
        ap_ready => grp_fpcorrection503_fu_1077_ap_ready,
        a_address0 => grp_fpcorrection503_fu_1077_a_address0,
        a_ce0 => grp_fpcorrection503_fu_1077_a_ce0,
        a_we0 => grp_fpcorrection503_fu_1077_a_we0,
        a_d0 => grp_fpcorrection503_fu_1077_a_d0,
        a_address1 => grp_fpcorrection503_fu_1077_a_address1,
        a_ce1 => grp_fpcorrection503_fu_1077_a_ce1,
        a_q1 => t2_q1,
        a_offset => grp_fpcorrection503_fu_1077_a_offset);

    grp_fp2sqr503_mont_fu_1087 : component sikep503_kem_enc_hw_fp2sqr503_mont
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fp2sqr503_mont_fu_1087_ap_start,
        ap_done => grp_fp2sqr503_mont_fu_1087_ap_done,
        ap_idle => grp_fp2sqr503_mont_fu_1087_ap_idle,
        ap_ready => grp_fp2sqr503_mont_fu_1087_ap_ready,
        a_address0 => grp_fp2sqr503_mont_fu_1087_a_address0,
        a_ce0 => grp_fp2sqr503_mont_fu_1087_a_ce0,
        a_q0 => grp_fp2sqr503_mont_fu_1087_a_q0,
        a_address1 => grp_fp2sqr503_mont_fu_1087_a_address1,
        a_ce1 => grp_fp2sqr503_mont_fu_1087_a_ce1,
        a_q1 => grp_fp2sqr503_mont_fu_1087_a_q1,
        c_address0 => grp_fp2sqr503_mont_fu_1087_c_address0,
        c_ce0 => grp_fp2sqr503_mont_fu_1087_c_ce0,
        c_we0 => grp_fp2sqr503_mont_fu_1087_c_we0,
        c_d0 => grp_fp2sqr503_mont_fu_1087_c_d0,
        c_q0 => grp_fp2sqr503_mont_fu_1087_c_q0);

    grp_fp2mul503_mont_133_2_fu_1097 : component sikep503_kem_enc_hw_fp2mul503_mont_133_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fp2mul503_mont_133_2_fu_1097_ap_start,
        ap_done => grp_fp2mul503_mont_133_2_fu_1097_ap_done,
        ap_idle => grp_fp2mul503_mont_133_2_fu_1097_ap_idle,
        ap_ready => grp_fp2mul503_mont_133_2_fu_1097_ap_ready,
        c_address0 => grp_fp2mul503_mont_133_2_fu_1097_c_address0,
        c_ce0 => grp_fp2mul503_mont_133_2_fu_1097_c_ce0,
        c_we0 => grp_fp2mul503_mont_133_2_fu_1097_c_we0,
        c_d0 => grp_fp2mul503_mont_133_2_fu_1097_c_d0,
        c_q0 => t0_q0,
        c_address1 => grp_fp2mul503_mont_133_2_fu_1097_c_address1,
        c_ce1 => grp_fp2mul503_mont_133_2_fu_1097_c_ce1,
        c_q1 => t0_q1,
        b_address0 => grp_fp2mul503_mont_133_2_fu_1097_b_address0,
        b_ce0 => grp_fp2mul503_mont_133_2_fu_1097_b_ce0,
        b_q0 => t2_q0,
        b_address1 => grp_fp2mul503_mont_133_2_fu_1097_b_address1,
        b_ce1 => grp_fp2mul503_mont_133_2_fu_1097_b_ce1,
        b_q1 => t2_q1);

    grp_fp2mul503_mont_64_65_fu_1107 : component sikep503_kem_enc_hw_fp2mul503_mont_64_65
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fp2mul503_mont_64_65_fu_1107_ap_start,
        ap_done => grp_fp2mul503_mont_64_65_fu_1107_ap_done,
        ap_idle => grp_fp2mul503_mont_64_65_fu_1107_ap_idle,
        ap_ready => grp_fp2mul503_mont_64_65_fu_1107_ap_ready,
        c_address0 => grp_fp2mul503_mont_64_65_fu_1107_c_address0,
        c_ce0 => grp_fp2mul503_mont_64_65_fu_1107_c_ce0,
        c_we0 => grp_fp2mul503_mont_64_65_fu_1107_c_we0,
        c_d0 => grp_fp2mul503_mont_64_65_fu_1107_c_d0,
        c_q0 => t1_q0,
        c_address1 => grp_fp2mul503_mont_64_65_fu_1107_c_address1,
        c_ce1 => grp_fp2mul503_mont_64_65_fu_1107_c_ce1,
        c_q1 => t1_q1,
        b_0_address0 => grp_fp2mul503_mont_64_65_fu_1107_b_0_address0,
        b_0_ce0 => grp_fp2mul503_mont_64_65_fu_1107_b_0_ce0,
        b_0_q0 => R2_X_q0,
        b_1_address0 => grp_fp2mul503_mont_64_65_fu_1107_b_1_address0,
        b_1_ce0 => grp_fp2mul503_mont_64_65_fu_1107_b_1_ce0,
        b_1_q0 => R2_X_4_q0);

    grp_fpsub503_fu_1118 : component sikep503_kem_enc_hw_fpsub503
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fpsub503_fu_1118_ap_start,
        ap_done => grp_fpsub503_fu_1118_ap_done,
        ap_idle => grp_fpsub503_fu_1118_ap_idle,
        ap_ready => grp_fpsub503_fu_1118_ap_ready,
        a_address0 => grp_fpsub503_fu_1118_a_address0,
        a_ce0 => grp_fpsub503_fu_1118_a_ce0,
        a_q0 => t0_q0,
        a_offset => grp_fpsub503_fu_1118_a_offset,
        b_address0 => grp_fpsub503_fu_1118_b_address0,
        b_ce0 => grp_fpsub503_fu_1118_b_ce0,
        b_q0 => t1_q0,
        b_offset => grp_fpsub503_fu_1118_b_offset,
        c_address0 => grp_fpsub503_fu_1118_c_address0,
        c_ce0 => grp_fpsub503_fu_1118_c_ce0,
        c_we0 => grp_fpsub503_fu_1118_c_we0,
        c_d0 => grp_fpsub503_fu_1118_c_d0,
        c_address1 => grp_fpsub503_fu_1118_c_address1,
        c_ce1 => grp_fpsub503_fu_1118_c_ce1,
        c_q1 => grp_fpsub503_fu_1118_c_q1);

    grp_fp2mul503_mont_fu_1133 : component sikep503_kem_enc_hw_fp2mul503_mont
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fp2mul503_mont_fu_1133_ap_start,
        ap_done => grp_fp2mul503_mont_fu_1133_ap_done,
        ap_idle => grp_fp2mul503_mont_fu_1133_ap_idle,
        ap_ready => grp_fp2mul503_mont_fu_1133_ap_ready,
        c_address0 => grp_fp2mul503_mont_fu_1133_c_address0,
        c_ce0 => grp_fp2mul503_mont_fu_1133_c_ce0,
        c_we0 => grp_fp2mul503_mont_fu_1133_c_we0,
        c_d0 => grp_fp2mul503_mont_fu_1133_c_d0,
        c_q0 => R0_X_q0,
        c_address1 => grp_fp2mul503_mont_fu_1133_c_address1,
        c_ce1 => grp_fp2mul503_mont_fu_1133_c_ce1,
        c_q1 => R0_X_q1,
        b_address0 => grp_fp2mul503_mont_fu_1133_b_address0,
        b_ce0 => grp_fp2mul503_mont_fu_1133_b_ce0,
        b_q0 => R0_Z_q0,
        b_address1 => grp_fp2mul503_mont_fu_1133_b_address1,
        b_ce1 => grp_fp2mul503_mont_fu_1133_b_ce1,
        b_q1 => R0_Z_q1);

    grp_fp2mul503_mont_66_69_fu_1143 : component sikep503_kem_enc_hw_fp2mul503_mont_66_69
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fp2mul503_mont_66_69_fu_1143_ap_start,
        ap_done => grp_fp2mul503_mont_66_69_fu_1143_ap_done,
        ap_idle => grp_fp2mul503_mont_66_69_fu_1143_ap_idle,
        ap_ready => grp_fp2mul503_mont_66_69_fu_1143_ap_ready,
        a_address0 => grp_fp2mul503_mont_66_69_fu_1143_a_address0,
        a_ce0 => grp_fp2mul503_mont_66_69_fu_1143_a_ce0,
        a_q0 => t2_q0,
        a_address1 => grp_fp2mul503_mont_66_69_fu_1143_a_address1,
        a_ce1 => grp_fp2mul503_mont_66_69_fu_1143_a_ce1,
        a_q1 => t2_q1,
        b_0_address0 => grp_fp2mul503_mont_66_69_fu_1143_b_0_address0,
        b_0_ce0 => grp_fp2mul503_mont_66_69_fu_1143_b_0_ce0,
        b_0_q0 => A24_q0,
        b_0_address1 => grp_fp2mul503_mont_66_69_fu_1143_b_0_address1,
        b_0_ce1 => grp_fp2mul503_mont_66_69_fu_1143_b_0_ce1,
        b_0_q1 => A24_q1,
        b_1_address0 => grp_fp2mul503_mont_66_69_fu_1143_b_1_address0,
        b_1_ce0 => grp_fp2mul503_mont_66_69_fu_1143_b_1_ce0,
        b_1_q0 => A24_2_q0,
        b_1_address1 => grp_fp2mul503_mont_66_69_fu_1143_b_1_address1,
        b_1_ce1 => grp_fp2mul503_mont_66_69_fu_1143_b_1_ce1,
        b_1_q1 => A24_2_q1,
        c_0_address0 => grp_fp2mul503_mont_66_69_fu_1143_c_0_address0,
        c_0_ce0 => grp_fp2mul503_mont_66_69_fu_1143_c_0_ce0,
        c_0_we0 => grp_fp2mul503_mont_66_69_fu_1143_c_0_we0,
        c_0_d0 => grp_fp2mul503_mont_66_69_fu_1143_c_0_d0,
        c_0_q0 => R2_X_q0,
        c_1_address0 => grp_fp2mul503_mont_66_69_fu_1143_c_1_address0,
        c_1_ce0 => grp_fp2mul503_mont_66_69_fu_1143_c_1_ce0,
        c_1_we0 => grp_fp2mul503_mont_66_69_fu_1143_c_1_we0,
        c_1_d0 => grp_fp2mul503_mont_66_69_fu_1143_c_1_d0,
        c_1_q0 => R2_X_4_q0);

    grp_fpadd503_147_fu_1156 : component sikep503_kem_enc_hw_fpadd503_147
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fpadd503_147_fu_1156_ap_start,
        ap_done => grp_fpadd503_147_fu_1156_ap_done,
        ap_idle => grp_fpadd503_147_fu_1156_ap_idle,
        ap_ready => grp_fpadd503_147_fu_1156_ap_ready,
        a_address0 => grp_fpadd503_147_fu_1156_a_address0,
        a_ce0 => grp_fpadd503_147_fu_1156_a_ce0,
        a_q0 => grp_fpadd503_147_fu_1156_a_q0,
        c_address0 => grp_fpadd503_147_fu_1156_c_address0,
        c_ce0 => grp_fpadd503_147_fu_1156_c_ce0,
        c_we0 => grp_fpadd503_147_fu_1156_c_we0,
        c_d0 => grp_fpadd503_147_fu_1156_c_d0,
        c_address1 => grp_fpadd503_147_fu_1156_c_address1,
        c_ce1 => grp_fpadd503_147_fu_1156_c_ce1,
        c_q1 => R0_Z_q1,
        c_offset1 => grp_fpadd503_147_fu_1156_c_offset1);

    grp_fp2sqr503_mont_70_71_fu_1167 : component sikep503_kem_enc_hw_fp2sqr503_mont_70_71
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fp2sqr503_mont_70_71_fu_1167_ap_start,
        ap_done => grp_fp2sqr503_mont_70_71_fu_1167_ap_done,
        ap_idle => grp_fp2sqr503_mont_70_71_fu_1167_ap_idle,
        ap_ready => grp_fp2sqr503_mont_70_71_fu_1167_ap_ready,
        c_0_address0 => grp_fp2sqr503_mont_70_71_fu_1167_c_0_address0,
        c_0_ce0 => grp_fp2sqr503_mont_70_71_fu_1167_c_0_ce0,
        c_0_we0 => grp_fp2sqr503_mont_70_71_fu_1167_c_0_we0,
        c_0_d0 => grp_fp2sqr503_mont_70_71_fu_1167_c_0_d0,
        c_0_q0 => grp_fp2sqr503_mont_70_71_fu_1167_c_0_q0,
        c_1_address0 => grp_fp2sqr503_mont_70_71_fu_1167_c_1_address0,
        c_1_ce0 => grp_fp2sqr503_mont_70_71_fu_1167_c_1_ce0,
        c_1_we0 => grp_fp2sqr503_mont_70_71_fu_1167_c_1_we0,
        c_1_d0 => grp_fp2sqr503_mont_70_71_fu_1167_c_1_d0,
        c_1_q0 => grp_fp2sqr503_mont_70_71_fu_1167_c_1_q0);

    grp_fpadd503_fu_1177 : component sikep503_kem_enc_hw_fpadd503
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fpadd503_fu_1177_ap_start,
        ap_done => grp_fpadd503_fu_1177_ap_done,
        ap_idle => grp_fpadd503_fu_1177_ap_idle,
        ap_ready => grp_fpadd503_fu_1177_ap_ready,
        a_address0 => grp_fpadd503_fu_1177_a_address0,
        a_ce0 => grp_fpadd503_fu_1177_a_ce0,
        a_q0 => t0_q0,
        a_offset => grp_fpadd503_fu_1177_a_offset,
        b_address0 => grp_fpadd503_fu_1177_b_address0,
        b_ce0 => grp_fpadd503_fu_1177_b_ce0,
        b_q0 => t1_q0,
        b_offset => grp_fpadd503_fu_1177_b_offset,
        c_address0 => grp_fpadd503_fu_1177_c_address0,
        c_ce0 => grp_fpadd503_fu_1177_c_ce0,
        c_we0 => grp_fpadd503_fu_1177_c_we0,
        c_d0 => grp_fpadd503_fu_1177_c_d0,
        c_address1 => grp_fpadd503_fu_1177_c_address1,
        c_ce1 => grp_fpadd503_fu_1177_c_ce1,
        c_q1 => grp_fpadd503_fu_1177_c_q1);

    grp_fp2mul503_mont_72_73_1_fu_1192 : component sikep503_kem_enc_hw_fp2mul503_mont_72_73_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fp2mul503_mont_72_73_1_fu_1192_ap_start,
        ap_done => grp_fp2mul503_mont_72_73_1_fu_1192_ap_done,
        ap_idle => grp_fp2mul503_mont_72_73_1_fu_1192_ap_idle,
        ap_ready => grp_fp2mul503_mont_72_73_1_fu_1192_ap_ready,
        c_0_address0 => grp_fp2mul503_mont_72_73_1_fu_1192_c_0_address0,
        c_0_ce0 => grp_fp2mul503_mont_72_73_1_fu_1192_c_0_ce0,
        c_0_we0 => grp_fp2mul503_mont_72_73_1_fu_1192_c_0_we0,
        c_0_d0 => grp_fp2mul503_mont_72_73_1_fu_1192_c_0_d0,
        c_0_q0 => grp_fp2mul503_mont_72_73_1_fu_1192_c_0_q0,
        c_1_address0 => grp_fp2mul503_mont_72_73_1_fu_1192_c_1_address0,
        c_1_ce0 => grp_fp2mul503_mont_72_73_1_fu_1192_c_1_ce0,
        c_1_we0 => grp_fp2mul503_mont_72_73_1_fu_1192_c_1_we0,
        c_1_d0 => grp_fp2mul503_mont_72_73_1_fu_1192_c_1_d0,
        c_1_q0 => grp_fp2mul503_mont_72_73_1_fu_1192_c_1_q0,
        R_X_address0 => grp_fp2mul503_mont_72_73_1_fu_1192_R_X_address0,
        R_X_ce0 => grp_fp2mul503_mont_72_73_1_fu_1192_R_X_ce0,
        R_X_q0 => grp_fp2mul503_mont_72_73_1_fu_1192_R_X_q0,
        R_X_address1 => grp_fp2mul503_mont_72_73_1_fu_1192_R_X_address1,
        R_X_ce1 => grp_fp2mul503_mont_72_73_1_fu_1192_R_X_ce1,
        R_X_q1 => grp_fp2mul503_mont_72_73_1_fu_1192_R_X_q1);

    grp_fp2mul503_mont_1339777_fu_1205 : component sikep503_kem_enc_hw_fp2mul503_mont_1339777
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fp2mul503_mont_1339777_fu_1205_ap_start,
        ap_done => grp_fp2mul503_mont_1339777_fu_1205_ap_done,
        ap_idle => grp_fp2mul503_mont_1339777_fu_1205_ap_idle,
        ap_ready => grp_fp2mul503_mont_1339777_fu_1205_ap_ready,
        c_address0 => grp_fp2mul503_mont_1339777_fu_1205_c_address0,
        c_ce0 => grp_fp2mul503_mont_1339777_fu_1205_c_ce0,
        c_we0 => grp_fp2mul503_mont_1339777_fu_1205_c_we0,
        c_d0 => grp_fp2mul503_mont_1339777_fu_1205_c_d0,
        c_q0 => R0_Z_q0,
        c_address1 => grp_fp2mul503_mont_1339777_fu_1205_c_address1,
        c_ce1 => grp_fp2mul503_mont_1339777_fu_1205_c_ce1,
        c_q1 => R0_Z_q1,
        b_address0 => grp_fp2mul503_mont_1339777_fu_1205_b_address0,
        b_ce0 => grp_fp2mul503_mont_1339777_fu_1205_b_ce0,
        b_q0 => t2_q0,
        b_address1 => grp_fp2mul503_mont_1339777_fu_1205_b_address1,
        b_ce1 => grp_fp2mul503_mont_1339777_fu_1205_b_ce1,
        b_q1 => t2_q1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_LADDER3PT_1_Pipeline_1_fu_879_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_LADDER3PT_1_Pipeline_1_fu_879_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_LADDER3PT_1_Pipeline_1_fu_879_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_LADDER3PT_1_Pipeline_1_fu_879_ap_ready = ap_const_logic_1)) then 
                    grp_LADDER3PT_1_Pipeline_1_fu_879_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1223_fu_909_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1223_fu_909_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1223_fu_909_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1223_fu_909_ap_ready = ap_const_logic_1)) then 
                    grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1223_fu_909_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1224_fu_923_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1224_fu_923_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1224_fu_923_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1224_fu_923_ap_ready = ap_const_logic_1)) then 
                    grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1224_fu_923_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1225_fu_916_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1225_fu_916_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1225_fu_916_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1225_fu_916_ap_ready = ap_const_logic_1)) then 
                    grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1225_fu_916_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1226_fu_956_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1226_fu_956_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1226_fu_956_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1226_fu_956_ap_ready = ap_const_logic_1)) then 
                    grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1226_fu_956_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1227_fu_971_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1227_fu_971_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                    grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1227_fu_971_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1227_fu_971_ap_ready = ap_const_logic_1)) then 
                    grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1227_fu_971_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1228_fu_930_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1228_fu_930_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1228_fu_930_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1228_fu_930_ap_ready = ap_const_logic_1)) then 
                    grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1228_fu_930_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1229_fu_992_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1229_fu_992_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                    grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1229_fu_992_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1229_fu_992_ap_ready = ap_const_logic_1)) then 
                    grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1229_fu_992_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1230_fu_1000_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1230_fu_1000_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
                    grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1230_fu_1000_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1230_fu_1000_ap_ready = ap_const_logic_1)) then 
                    grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1230_fu_1000_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1231_fu_963_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1231_fu_963_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1231_fu_963_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1231_fu_963_ap_ready = ap_const_logic_1)) then 
                    grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1231_fu_963_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_ap_ready = ap_const_logic_1)) then 
                    grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_LADDER3PT_1_Pipeline_VITIS_LOOP_23_1_fu_978_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_LADDER3PT_1_Pipeline_VITIS_LOOP_23_1_fu_978_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                    grp_LADDER3PT_1_Pipeline_VITIS_LOOP_23_1_fu_978_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_LADDER3PT_1_Pipeline_VITIS_LOOP_23_1_fu_978_ap_ready = ap_const_logic_1)) then 
                    grp_LADDER3PT_1_Pipeline_VITIS_LOOP_23_1_fu_978_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
                    grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_ap_ready = ap_const_logic_1)) then 
                    grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fp2div2_503_fu_984_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fp2div2_503_fu_984_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                    grp_fp2div2_503_fu_984_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fp2div2_503_fu_984_ap_ready = ap_const_logic_1)) then 
                    grp_fp2div2_503_fu_984_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fp2mul503_mont_1339777_fu_1205_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fp2mul503_mont_1339777_fu_1205_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
                    grp_fp2mul503_mont_1339777_fu_1205_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fp2mul503_mont_1339777_fu_1205_ap_ready = ap_const_logic_1)) then 
                    grp_fp2mul503_mont_1339777_fu_1205_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fp2mul503_mont_133_2_fu_1097_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fp2mul503_mont_133_2_fu_1097_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
                    grp_fp2mul503_mont_133_2_fu_1097_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fp2mul503_mont_133_2_fu_1097_ap_ready = ap_const_logic_1)) then 
                    grp_fp2mul503_mont_133_2_fu_1097_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fp2mul503_mont_64_65_fu_1107_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fp2mul503_mont_64_65_fu_1107_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
                    grp_fp2mul503_mont_64_65_fu_1107_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fp2mul503_mont_64_65_fu_1107_ap_ready = ap_const_logic_1)) then 
                    grp_fp2mul503_mont_64_65_fu_1107_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fp2mul503_mont_66_69_fu_1143_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fp2mul503_mont_66_69_fu_1143_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
                    grp_fp2mul503_mont_66_69_fu_1143_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fp2mul503_mont_66_69_fu_1143_ap_ready = ap_const_logic_1)) then 
                    grp_fp2mul503_mont_66_69_fu_1143_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fp2mul503_mont_72_73_1_fu_1192_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fp2mul503_mont_72_73_1_fu_1192_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state46))) then 
                    grp_fp2mul503_mont_72_73_1_fu_1192_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fp2mul503_mont_72_73_1_fu_1192_ap_ready = ap_const_logic_1)) then 
                    grp_fp2mul503_mont_72_73_1_fu_1192_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fp2mul503_mont_fu_1133_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fp2mul503_mont_fu_1133_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
                    grp_fp2mul503_mont_fu_1133_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fp2mul503_mont_fu_1133_ap_ready = ap_const_logic_1)) then 
                    grp_fp2mul503_mont_fu_1133_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fp2sqr503_mont_70_71_fu_1167_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fp2sqr503_mont_70_71_fu_1167_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state44))) then 
                    grp_fp2sqr503_mont_70_71_fu_1167_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fp2sqr503_mont_70_71_fu_1167_ap_ready = ap_const_logic_1)) then 
                    grp_fp2sqr503_mont_70_71_fu_1167_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fp2sqr503_mont_fu_1087_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fp2sqr503_mont_fu_1087_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
                    grp_fp2sqr503_mont_fu_1087_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fp2sqr503_mont_fu_1087_ap_ready = ap_const_logic_1)) then 
                    grp_fp2sqr503_mont_fu_1087_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fpadd503_147_fu_1156_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fpadd503_147_fu_1156_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state44))) then 
                    grp_fpadd503_147_fu_1156_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fpadd503_147_fu_1156_ap_ready = ap_const_logic_1)) then 
                    grp_fpadd503_147_fu_1156_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fpadd503_148_fu_1069_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fpadd503_148_fu_1069_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state30))) then 
                    grp_fpadd503_148_fu_1069_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fpadd503_148_fu_1069_ap_ready = ap_const_logic_1)) then 
                    grp_fpadd503_148_fu_1069_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fpadd503_15181_fu_1021_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fpadd503_15181_fu_1021_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
                    grp_fpadd503_15181_fu_1021_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fpadd503_15181_fu_1021_ap_ready = ap_const_logic_1)) then 
                    grp_fpadd503_15181_fu_1021_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fpadd503_58_60_fu_895_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fpadd503_58_60_fu_895_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                    grp_fpadd503_58_60_fu_895_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fpadd503_58_60_fu_895_ap_ready = ap_const_logic_1)) then 
                    grp_fpadd503_58_60_fu_895_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fpadd503_60_6167_fu_937_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fpadd503_60_6167_fu_937_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                    grp_fpadd503_60_6167_fu_937_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fpadd503_60_6167_fu_937_ap_ready = ap_const_logic_1)) then 
                    grp_fpadd503_60_6167_fu_937_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fpadd503_fu_1177_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fpadd503_fu_1177_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state46))) then 
                    grp_fpadd503_fu_1177_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fpadd503_fu_1177_ap_ready = ap_const_logic_1)) then 
                    grp_fpadd503_fu_1177_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fpcorrection503_fu_1077_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fpcorrection503_fu_1077_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
                    grp_fpcorrection503_fu_1077_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fpcorrection503_fu_1077_ap_ready = ap_const_logic_1)) then 
                    grp_fpcorrection503_fu_1077_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fpsub503_143_fu_1039_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fpsub503_143_fu_1039_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
                    grp_fpsub503_143_fu_1039_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fpsub503_143_fu_1039_ap_ready = ap_const_logic_1)) then 
                    grp_fpsub503_143_fu_1039_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fpsub503_14679_fu_1051_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fpsub503_14679_fu_1051_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state30))) then 
                    grp_fpsub503_14679_fu_1051_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fpsub503_14679_fu_1051_ap_ready = ap_const_logic_1)) then 
                    grp_fpsub503_14679_fu_1051_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fpsub503_fu_1118_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fpsub503_fu_1118_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state40))) then 
                    grp_fpsub503_fu_1118_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fpsub503_fu_1118_ap_ready = ap_const_logic_1)) then 
                    grp_fpsub503_fu_1118_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_065_fu_158_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_065_fu_158 <= ap_const_lv8_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln317_fu_1223_p2 = ap_const_lv1_0))) then 
                i_065_fu_158 <= i_288_fu_1229_p2;
            end if; 
        end if;
    end process;

    prevbit_reg_867_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state20_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state20))) then 
                prevbit_reg_867 <= ap_const_lv1_0;
            elsif (((grp_fp2mul503_mont_72_73_1_fu_1192_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state53))) then 
                prevbit_reg_867 <= bit_reg_1480;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state25)) then
                bit_reg_1480 <= bit_fu_1375_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state23)) then
                ephemeralsk_load_10_reg_1445 <= ephemeralsk_q0;
                ephemeralsk_load_9_reg_1440 <= ephemeralsk_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state24)) then
                ephemeralsk_load_11_reg_1460 <= ephemeralsk_q1;
                ephemeralsk_load_12_reg_1465 <= ephemeralsk_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state22)) then
                ephemeralsk_load_8_reg_1425 <= ephemeralsk_q0;
                ephemeralsk_load_reg_1420 <= ephemeralsk_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state26)) then
                swap_reg_1486 <= swap_fu_1379_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state21)) then
                tmp_s_reg_1400 <= i_065_fu_158(7 downto 6);
                trunc_ln317_reg_1395 <= trunc_ln317_fu_1235_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state21, grp_LADDER3PT_1_Pipeline_1_fu_879_ap_done, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_ap_done, grp_fp2sqr503_mont_70_71_fu_1167_ap_done, grp_fp2mul503_mont_72_73_1_fu_1192_ap_done, ap_CS_fsm_state53, ap_CS_fsm_state20, ap_block_state20_on_subcall_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state27, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state39, ap_CS_fsm_state41, ap_CS_fsm_state35, ap_CS_fsm_state37, ap_CS_fsm_state43, ap_CS_fsm_state45, ap_CS_fsm_state47, ap_CS_fsm_state51, ap_CS_fsm_state49, icmp_ln317_fu_1223_p2, ap_block_state18_on_subcall_done, ap_block_state10_on_subcall_done, ap_block_state12_on_subcall_done, ap_block_state14_on_subcall_done, ap_block_state16_on_subcall_done, ap_block_state27_on_subcall_done, ap_block_state29_on_subcall_done, ap_block_state31_on_subcall_done, ap_block_state33_on_subcall_done, ap_block_state35_on_subcall_done, ap_block_state37_on_subcall_done, ap_block_state39_on_subcall_done, ap_block_state41_on_subcall_done, ap_block_state43_on_subcall_done, ap_block_state45_on_subcall_done, ap_block_state47_on_subcall_done, ap_block_state49_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_LADDER3PT_1_Pipeline_1_fu_879_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((ap_const_boolean_0 = ap_block_state10_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((ap_const_boolean_0 = ap_block_state12_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((ap_const_boolean_0 = ap_block_state14_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                if (((ap_const_boolean_0 = ap_block_state16_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                if (((ap_const_boolean_0 = ap_block_state18_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                if (((ap_const_boolean_0 = ap_block_state20_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state20))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when ap_ST_fsm_state21 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln317_fu_1223_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state22;
                end if;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                if (((ap_const_boolean_0 = ap_block_state27_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state27))) then
                    ap_NS_fsm <= ap_ST_fsm_state28;
                else
                    ap_NS_fsm <= ap_ST_fsm_state27;
                end if;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                if (((ap_const_boolean_0 = ap_block_state29_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state29))) then
                    ap_NS_fsm <= ap_ST_fsm_state30;
                else
                    ap_NS_fsm <= ap_ST_fsm_state29;
                end if;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                if (((ap_const_boolean_0 = ap_block_state31_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state31))) then
                    ap_NS_fsm <= ap_ST_fsm_state32;
                else
                    ap_NS_fsm <= ap_ST_fsm_state31;
                end if;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                if (((ap_const_boolean_0 = ap_block_state33_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state33))) then
                    ap_NS_fsm <= ap_ST_fsm_state34;
                else
                    ap_NS_fsm <= ap_ST_fsm_state33;
                end if;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                if (((ap_const_boolean_0 = ap_block_state35_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state35))) then
                    ap_NS_fsm <= ap_ST_fsm_state36;
                else
                    ap_NS_fsm <= ap_ST_fsm_state35;
                end if;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                if (((ap_const_boolean_0 = ap_block_state37_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state37))) then
                    ap_NS_fsm <= ap_ST_fsm_state38;
                else
                    ap_NS_fsm <= ap_ST_fsm_state37;
                end if;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                if (((ap_const_boolean_0 = ap_block_state39_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state39))) then
                    ap_NS_fsm <= ap_ST_fsm_state40;
                else
                    ap_NS_fsm <= ap_ST_fsm_state39;
                end if;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                if (((ap_const_boolean_0 = ap_block_state41_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state41))) then
                    ap_NS_fsm <= ap_ST_fsm_state42;
                else
                    ap_NS_fsm <= ap_ST_fsm_state41;
                end if;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                if (((ap_const_boolean_0 = ap_block_state43_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state43))) then
                    ap_NS_fsm <= ap_ST_fsm_state44;
                else
                    ap_NS_fsm <= ap_ST_fsm_state43;
                end if;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                if (((ap_const_boolean_0 = ap_block_state45_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state45))) then
                    ap_NS_fsm <= ap_ST_fsm_state46;
                else
                    ap_NS_fsm <= ap_ST_fsm_state45;
                end if;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                if (((ap_const_boolean_0 = ap_block_state47_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state47))) then
                    ap_NS_fsm <= ap_ST_fsm_state48;
                else
                    ap_NS_fsm <= ap_ST_fsm_state47;
                end if;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                if (((ap_const_boolean_0 = ap_block_state49_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state49))) then
                    ap_NS_fsm <= ap_ST_fsm_state50;
                else
                    ap_NS_fsm <= ap_ST_fsm_state49;
                end if;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when ap_ST_fsm_state51 => 
                if (((grp_fp2sqr503_mont_70_71_fu_1167_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state51))) then
                    ap_NS_fsm <= ap_ST_fsm_state52;
                else
                    ap_NS_fsm <= ap_ST_fsm_state51;
                end if;
            when ap_ST_fsm_state52 => 
                ap_NS_fsm <= ap_ST_fsm_state53;
            when ap_ST_fsm_state53 => 
                if (((grp_fp2mul503_mont_72_73_1_fu_1192_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state53))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_state53;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    A24_2_address0_assign_proc : process(grp_LADDER3PT_1_Pipeline_1_fu_879_A24_2_address0, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_A24_2_address0, grp_fpadd503_58_60_fu_895_c_1_address0, grp_fpadd503_60_6167_fu_937_c_1_address0, grp_fp2div2_503_fu_984_c_1_address0, grp_fp2mul503_mont_66_69_fu_1143_b_1_address0, ap_CS_fsm_state20, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            A24_2_address0 <= grp_fp2mul503_mont_66_69_fu_1143_b_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            A24_2_address0 <= grp_fp2div2_503_fu_984_c_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            A24_2_address0 <= grp_fpadd503_60_6167_fu_937_c_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            A24_2_address0 <= grp_fpadd503_58_60_fu_895_c_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            A24_2_address0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_A24_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            A24_2_address0 <= grp_LADDER3PT_1_Pipeline_1_fu_879_A24_2_address0;
        else 
            A24_2_address0 <= "XXX";
        end if; 
    end process;


    A24_2_address1_assign_proc : process(grp_fpadd503_58_60_fu_895_c_1_address1, grp_fpadd503_60_6167_fu_937_c_1_address1, grp_fp2div2_503_fu_984_c_1_address1, grp_fp2mul503_mont_66_69_fu_1143_b_1_address1, ap_CS_fsm_state20, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            A24_2_address1 <= grp_fp2mul503_mont_66_69_fu_1143_b_1_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            A24_2_address1 <= grp_fp2div2_503_fu_984_c_1_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            A24_2_address1 <= grp_fpadd503_60_6167_fu_937_c_1_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            A24_2_address1 <= grp_fpadd503_58_60_fu_895_c_1_address1;
        else 
            A24_2_address1 <= "XXX";
        end if; 
    end process;


    A24_2_ce0_assign_proc : process(grp_LADDER3PT_1_Pipeline_1_fu_879_A24_2_ce0, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_A24_2_ce0, grp_fpadd503_58_60_fu_895_c_1_ce0, grp_fpadd503_60_6167_fu_937_c_1_ce0, grp_fp2div2_503_fu_984_c_1_ce0, grp_fp2mul503_mont_66_69_fu_1143_b_1_ce0, ap_CS_fsm_state20, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            A24_2_ce0 <= grp_fp2mul503_mont_66_69_fu_1143_b_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            A24_2_ce0 <= grp_fp2div2_503_fu_984_c_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            A24_2_ce0 <= grp_fpadd503_60_6167_fu_937_c_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            A24_2_ce0 <= grp_fpadd503_58_60_fu_895_c_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            A24_2_ce0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_A24_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            A24_2_ce0 <= grp_LADDER3PT_1_Pipeline_1_fu_879_A24_2_ce0;
        else 
            A24_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A24_2_ce1_assign_proc : process(grp_fpadd503_58_60_fu_895_c_1_ce1, grp_fpadd503_60_6167_fu_937_c_1_ce1, grp_fp2div2_503_fu_984_c_1_ce1, grp_fp2mul503_mont_66_69_fu_1143_b_1_ce1, ap_CS_fsm_state20, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            A24_2_ce1 <= grp_fp2mul503_mont_66_69_fu_1143_b_1_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            A24_2_ce1 <= grp_fp2div2_503_fu_984_c_1_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            A24_2_ce1 <= grp_fpadd503_60_6167_fu_937_c_1_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            A24_2_ce1 <= grp_fpadd503_58_60_fu_895_c_1_ce1;
        else 
            A24_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A24_2_d0_assign_proc : process(grp_LADDER3PT_1_Pipeline_1_fu_879_A24_2_d0, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_A24_2_d0, grp_fpadd503_58_60_fu_895_c_1_d0, grp_fpadd503_60_6167_fu_937_c_1_d0, grp_fp2div2_503_fu_984_c_1_d0, ap_CS_fsm_state20, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            A24_2_d0 <= grp_fp2div2_503_fu_984_c_1_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            A24_2_d0 <= grp_fpadd503_60_6167_fu_937_c_1_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            A24_2_d0 <= grp_fpadd503_58_60_fu_895_c_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            A24_2_d0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_A24_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            A24_2_d0 <= grp_LADDER3PT_1_Pipeline_1_fu_879_A24_2_d0;
        else 
            A24_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    A24_2_we0_assign_proc : process(grp_LADDER3PT_1_Pipeline_1_fu_879_A24_2_we0, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_A24_2_we0, grp_fpadd503_58_60_fu_895_c_1_we0, grp_fpadd503_60_6167_fu_937_c_1_we0, grp_fp2div2_503_fu_984_c_1_we0, ap_CS_fsm_state20, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            A24_2_we0 <= grp_fp2div2_503_fu_984_c_1_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            A24_2_we0 <= grp_fpadd503_60_6167_fu_937_c_1_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            A24_2_we0 <= grp_fpadd503_58_60_fu_895_c_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            A24_2_we0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_A24_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            A24_2_we0 <= grp_LADDER3PT_1_Pipeline_1_fu_879_A24_2_we0;
        else 
            A24_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    A24_address0_assign_proc : process(grp_LADDER3PT_1_Pipeline_1_fu_879_A24_address0, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_A24_address0, grp_fpadd503_58_60_fu_895_c_0_address0, grp_fpadd503_60_6167_fu_937_c_0_address0, grp_fp2div2_503_fu_984_c_0_address0, grp_fp2mul503_mont_66_69_fu_1143_b_0_address0, ap_CS_fsm_state20, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            A24_address0 <= grp_fp2mul503_mont_66_69_fu_1143_b_0_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            A24_address0 <= grp_fp2div2_503_fu_984_c_0_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            A24_address0 <= grp_fpadd503_60_6167_fu_937_c_0_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            A24_address0 <= grp_fpadd503_58_60_fu_895_c_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            A24_address0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_A24_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            A24_address0 <= grp_LADDER3PT_1_Pipeline_1_fu_879_A24_address0;
        else 
            A24_address0 <= "XXX";
        end if; 
    end process;


    A24_address1_assign_proc : process(grp_fpadd503_58_60_fu_895_c_0_address1, grp_fpadd503_60_6167_fu_937_c_0_address1, grp_fp2div2_503_fu_984_c_0_address1, grp_fp2mul503_mont_66_69_fu_1143_b_0_address1, ap_CS_fsm_state20, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            A24_address1 <= grp_fp2mul503_mont_66_69_fu_1143_b_0_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            A24_address1 <= grp_fp2div2_503_fu_984_c_0_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            A24_address1 <= grp_fpadd503_60_6167_fu_937_c_0_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            A24_address1 <= grp_fpadd503_58_60_fu_895_c_0_address1;
        else 
            A24_address1 <= "XXX";
        end if; 
    end process;


    A24_ce0_assign_proc : process(grp_LADDER3PT_1_Pipeline_1_fu_879_A24_ce0, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_A24_ce0, grp_fpadd503_58_60_fu_895_c_0_ce0, grp_fpadd503_60_6167_fu_937_c_0_ce0, grp_fp2div2_503_fu_984_c_0_ce0, grp_fp2mul503_mont_66_69_fu_1143_b_0_ce0, ap_CS_fsm_state20, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            A24_ce0 <= grp_fp2mul503_mont_66_69_fu_1143_b_0_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            A24_ce0 <= grp_fp2div2_503_fu_984_c_0_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            A24_ce0 <= grp_fpadd503_60_6167_fu_937_c_0_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            A24_ce0 <= grp_fpadd503_58_60_fu_895_c_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            A24_ce0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_A24_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            A24_ce0 <= grp_LADDER3PT_1_Pipeline_1_fu_879_A24_ce0;
        else 
            A24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A24_ce1_assign_proc : process(grp_fpadd503_58_60_fu_895_c_0_ce1, grp_fpadd503_60_6167_fu_937_c_0_ce1, grp_fp2div2_503_fu_984_c_0_ce1, grp_fp2mul503_mont_66_69_fu_1143_b_0_ce1, ap_CS_fsm_state20, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            A24_ce1 <= grp_fp2mul503_mont_66_69_fu_1143_b_0_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            A24_ce1 <= grp_fp2div2_503_fu_984_c_0_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            A24_ce1 <= grp_fpadd503_60_6167_fu_937_c_0_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            A24_ce1 <= grp_fpadd503_58_60_fu_895_c_0_ce1;
        else 
            A24_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A24_d0_assign_proc : process(grp_LADDER3PT_1_Pipeline_1_fu_879_A24_d0, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_A24_d0, grp_fpadd503_58_60_fu_895_c_0_d0, grp_fpadd503_60_6167_fu_937_c_0_d0, grp_fp2div2_503_fu_984_c_0_d0, ap_CS_fsm_state20, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            A24_d0 <= grp_fp2div2_503_fu_984_c_0_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            A24_d0 <= grp_fpadd503_60_6167_fu_937_c_0_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            A24_d0 <= grp_fpadd503_58_60_fu_895_c_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            A24_d0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_A24_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            A24_d0 <= grp_LADDER3PT_1_Pipeline_1_fu_879_A24_d0;
        else 
            A24_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    A24_we0_assign_proc : process(grp_LADDER3PT_1_Pipeline_1_fu_879_A24_we0, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_A24_we0, grp_fpadd503_58_60_fu_895_c_0_we0, grp_fpadd503_60_6167_fu_937_c_0_we0, grp_fp2div2_503_fu_984_c_0_we0, ap_CS_fsm_state20, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            A24_we0 <= grp_fp2div2_503_fu_984_c_0_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            A24_we0 <= grp_fpadd503_60_6167_fu_937_c_0_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            A24_we0 <= grp_fpadd503_58_60_fu_895_c_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            A24_we0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_A24_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            A24_we0 <= grp_LADDER3PT_1_Pipeline_1_fu_879_A24_we0;
        else 
            A24_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_address0 <= grp_fpadd503_60_6167_fu_937_a_address0;

    A_ce0_assign_proc : process(grp_fpadd503_60_6167_fu_937_a_ce0, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            A_ce0 <= grp_fpadd503_60_6167_fu_937_a_ce0;
        else 
            A_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    PKB_address0_assign_proc : process(grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1223_fu_909_PKB_address0, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1224_fu_923_PKB_address0, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1226_fu_956_PKB_address0, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1227_fu_971_PKB_address0, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1229_fu_992_PKB_address0, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1230_fu_1000_PKB_address0, ap_CS_fsm_state20, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            PKB_address0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1230_fu_1000_PKB_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            PKB_address0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1229_fu_992_PKB_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            PKB_address0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1227_fu_971_PKB_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            PKB_address0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1226_fu_956_PKB_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            PKB_address0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1224_fu_923_PKB_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            PKB_address0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1223_fu_909_PKB_address0;
        else 
            PKB_address0 <= "XXXXXX";
        end if; 
    end process;


    PKB_ce0_assign_proc : process(grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1223_fu_909_PKB_ce0, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1224_fu_923_PKB_ce0, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1226_fu_956_PKB_ce0, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1227_fu_971_PKB_ce0, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1229_fu_992_PKB_ce0, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1230_fu_1000_PKB_ce0, ap_CS_fsm_state20, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            PKB_ce0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1230_fu_1000_PKB_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            PKB_ce0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1229_fu_992_PKB_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            PKB_ce0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1227_fu_971_PKB_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            PKB_ce0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1226_fu_956_PKB_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            PKB_ce0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1224_fu_923_PKB_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            PKB_ce0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1223_fu_909_PKB_ce0;
        else 
            PKB_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    R0_X_address0_assign_proc : process(grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1223_fu_909_R0_X_address0, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1224_fu_923_R0_X_address0, grp_fpadd503_15181_fu_1021_a_address0, grp_fpsub503_14679_fu_1051_a_address0, grp_fp2sqr503_mont_fu_1087_c_address0, grp_fp2mul503_mont_fu_1133_c_address0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state27, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state39, ap_CS_fsm_state41, ap_CS_fsm_state35, ap_CS_fsm_state43, R0_X_address0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            R0_X_address0 <= grp_fp2mul503_mont_fu_1133_c_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            R0_X_address0 <= grp_fp2sqr503_mont_fu_1087_c_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            R0_X_address0 <= grp_fpsub503_14679_fu_1051_a_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            R0_X_address0 <= grp_fpadd503_15181_fu_1021_a_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            R0_X_address0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1224_fu_923_R0_X_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            R0_X_address0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1223_fu_909_R0_X_address0;
        else 
            R0_X_address0 <= R0_X_address0_local;
        end if; 
    end process;


    R0_X_address0_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            R0_X_address0_local <= ap_const_lv32_F(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            R0_X_address0_local <= ap_const_lv32_D(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            R0_X_address0_local <= ap_const_lv32_B(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            R0_X_address0_local <= ap_const_lv32_9(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            R0_X_address0_local <= ap_const_lv32_7(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            R0_X_address0_local <= ap_const_lv32_5(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            R0_X_address0_local <= ap_const_lv32_3(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            R0_X_address0_local <= ap_const_lv32_1(4 - 1 downto 0);
        else 
            R0_X_address0_local <= "XXXX";
        end if; 
    end process;


    R0_X_address1_assign_proc : process(grp_fp2mul503_mont_fu_1133_c_address1, ap_CS_fsm_state43, R0_X_address1_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            R0_X_address1 <= grp_fp2mul503_mont_fu_1133_c_address1;
        else 
            R0_X_address1 <= R0_X_address1_local;
        end if; 
    end process;


    R0_X_address1_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            R0_X_address1_local <= ap_const_lv32_E(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            R0_X_address1_local <= ap_const_lv32_C(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            R0_X_address1_local <= ap_const_lv32_A(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            R0_X_address1_local <= ap_const_lv32_8(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            R0_X_address1_local <= ap_const_lv32_6(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            R0_X_address1_local <= ap_const_lv32_4(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            R0_X_address1_local <= ap_const_lv32_2(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            R0_X_address1_local <= ap_const_lv32_0(4 - 1 downto 0);
        else 
            R0_X_address1_local <= "XXXX";
        end if; 
    end process;


    R0_X_ce0_assign_proc : process(grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1223_fu_909_R0_X_ce0, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1224_fu_923_R0_X_ce0, grp_fpadd503_15181_fu_1021_a_ce0, grp_fpsub503_14679_fu_1051_a_ce0, grp_fp2sqr503_mont_fu_1087_c_ce0, grp_fp2mul503_mont_fu_1133_c_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state27, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state39, ap_CS_fsm_state41, ap_CS_fsm_state35, ap_CS_fsm_state43, R0_X_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            R0_X_ce0 <= grp_fp2mul503_mont_fu_1133_c_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            R0_X_ce0 <= grp_fp2sqr503_mont_fu_1087_c_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            R0_X_ce0 <= grp_fpsub503_14679_fu_1051_a_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            R0_X_ce0 <= grp_fpadd503_15181_fu_1021_a_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            R0_X_ce0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1224_fu_923_R0_X_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            R0_X_ce0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1223_fu_909_R0_X_ce0;
        else 
            R0_X_ce0 <= R0_X_ce0_local;
        end if; 
    end process;


    R0_X_ce0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_LADDER3PT_1_Pipeline_1_fu_879_ap_done, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((grp_LADDER3PT_1_Pipeline_1_fu_879_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            R0_X_ce0_local <= ap_const_logic_1;
        else 
            R0_X_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    R0_X_ce1_assign_proc : process(grp_fp2mul503_mont_fu_1133_c_ce1, ap_CS_fsm_state43, R0_X_ce1_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            R0_X_ce1 <= grp_fp2mul503_mont_fu_1133_c_ce1;
        else 
            R0_X_ce1 <= R0_X_ce1_local;
        end if; 
    end process;


    R0_X_ce1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_LADDER3PT_1_Pipeline_1_fu_879_ap_done, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((grp_LADDER3PT_1_Pipeline_1_fu_879_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            R0_X_ce1_local <= ap_const_logic_1;
        else 
            R0_X_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    R0_X_d0_assign_proc : process(grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1223_fu_909_R0_X_d0, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1224_fu_923_R0_X_d0, grp_fp2sqr503_mont_fu_1087_c_d0, grp_fp2mul503_mont_fu_1133_c_d0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            R0_X_d0 <= grp_fp2mul503_mont_fu_1133_c_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            R0_X_d0 <= grp_fp2sqr503_mont_fu_1087_c_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            R0_X_d0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1224_fu_923_R0_X_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            R0_X_d0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1223_fu_909_R0_X_d0;
        else 
            R0_X_d0 <= ap_const_lv64_0;
        end if; 
    end process;


    R0_X_we0_assign_proc : process(grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1223_fu_909_R0_X_we0, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1224_fu_923_R0_X_we0, grp_fp2sqr503_mont_fu_1087_c_we0, grp_fp2mul503_mont_fu_1133_c_we0, ap_CS_fsm_state10, ap_CS_fsm_state12, R0_X_we0_out, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            R0_X_we0 <= grp_fp2mul503_mont_fu_1133_c_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            R0_X_we0 <= grp_fp2sqr503_mont_fu_1087_c_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            R0_X_we0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1224_fu_923_R0_X_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            R0_X_we0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1223_fu_909_R0_X_we0;
        else 
            R0_X_we0 <= (ap_const_logic_0 or R0_X_we0_out);
        end if; 
    end process;


    R0_X_we0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_LADDER3PT_1_Pipeline_1_fu_879_ap_done, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((grp_LADDER3PT_1_Pipeline_1_fu_879_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            R0_X_we0_local <= ap_const_logic_1;
        else 
            R0_X_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    R0_X_we0_out <= R0_X_we0_local;

    R0_X_we1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_LADDER3PT_1_Pipeline_1_fu_879_ap_done, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((grp_LADDER3PT_1_Pipeline_1_fu_879_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            R0_X_we1_local <= ap_const_logic_1;
        else 
            R0_X_we1_local <= ap_const_logic_0;
        end if; 
    end process;


    R0_Z_address0_assign_proc : process(grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1225_fu_916_R0_Z_address0, grp_fpadd503_15181_fu_1021_b_address0, grp_fpsub503_14679_fu_1051_b_address0, grp_fp2sqr503_mont_fu_1087_c_address0, grp_fp2mul503_mont_fu_1133_b_address0, grp_fpadd503_147_fu_1156_c_address0, grp_fp2mul503_mont_1339777_fu_1205_c_address0, ap_CS_fsm_state10, ap_CS_fsm_state27, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state39, ap_CS_fsm_state41, ap_CS_fsm_state37, ap_CS_fsm_state43, ap_CS_fsm_state45, ap_CS_fsm_state47, ap_CS_fsm_state49, R0_Z_address0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            R0_Z_address0 <= grp_fp2mul503_mont_1339777_fu_1205_c_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state45))) then 
            R0_Z_address0 <= grp_fpadd503_147_fu_1156_c_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            R0_Z_address0 <= grp_fp2mul503_mont_fu_1133_b_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            R0_Z_address0 <= grp_fp2sqr503_mont_fu_1087_c_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            R0_Z_address0 <= grp_fpsub503_14679_fu_1051_b_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            R0_Z_address0 <= grp_fpadd503_15181_fu_1021_b_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            R0_Z_address0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1225_fu_916_R0_Z_address0;
        else 
            R0_Z_address0 <= R0_Z_address0_local;
        end if; 
    end process;


    R0_Z_address0_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            R0_Z_address0_local <= ap_const_lv32_F(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            R0_Z_address0_local <= ap_const_lv32_D(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            R0_Z_address0_local <= ap_const_lv32_B(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            R0_Z_address0_local <= ap_const_lv32_9(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            R0_Z_address0_local <= ap_const_lv32_7(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            R0_Z_address0_local <= ap_const_lv32_5(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            R0_Z_address0_local <= ap_const_lv32_3(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            R0_Z_address0_local <= ap_const_lv32_1(4 - 1 downto 0);
        else 
            R0_Z_address0_local <= "XXXX";
        end if; 
    end process;


    R0_Z_address1_assign_proc : process(grp_fp2mul503_mont_fu_1133_b_address1, grp_fpadd503_147_fu_1156_c_address1, grp_fp2mul503_mont_1339777_fu_1205_c_address1, ap_CS_fsm_state43, ap_CS_fsm_state45, ap_CS_fsm_state47, ap_CS_fsm_state49, R0_Z_address1_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            R0_Z_address1 <= grp_fp2mul503_mont_1339777_fu_1205_c_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state45))) then 
            R0_Z_address1 <= grp_fpadd503_147_fu_1156_c_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            R0_Z_address1 <= grp_fp2mul503_mont_fu_1133_b_address1;
        else 
            R0_Z_address1 <= R0_Z_address1_local;
        end if; 
    end process;


    R0_Z_address1_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            R0_Z_address1_local <= ap_const_lv32_E(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            R0_Z_address1_local <= ap_const_lv32_C(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            R0_Z_address1_local <= ap_const_lv32_A(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            R0_Z_address1_local <= ap_const_lv32_8(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            R0_Z_address1_local <= ap_const_lv32_6(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            R0_Z_address1_local <= ap_const_lv32_4(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            R0_Z_address1_local <= ap_const_lv32_2(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            R0_Z_address1_local <= ap_const_lv32_0(4 - 1 downto 0);
        else 
            R0_Z_address1_local <= "XXXX";
        end if; 
    end process;


    R0_Z_ce0_assign_proc : process(grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1225_fu_916_R0_Z_ce0, grp_fpadd503_15181_fu_1021_b_ce0, grp_fpsub503_14679_fu_1051_b_ce0, grp_fp2sqr503_mont_fu_1087_c_ce0, grp_fp2mul503_mont_fu_1133_b_ce0, grp_fpadd503_147_fu_1156_c_ce0, grp_fp2mul503_mont_1339777_fu_1205_c_ce0, ap_CS_fsm_state10, ap_CS_fsm_state27, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state39, ap_CS_fsm_state41, ap_CS_fsm_state37, ap_CS_fsm_state43, ap_CS_fsm_state45, ap_CS_fsm_state47, ap_CS_fsm_state49, R0_Z_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            R0_Z_ce0 <= grp_fp2mul503_mont_1339777_fu_1205_c_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state45))) then 
            R0_Z_ce0 <= grp_fpadd503_147_fu_1156_c_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            R0_Z_ce0 <= grp_fp2mul503_mont_fu_1133_b_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            R0_Z_ce0 <= grp_fp2sqr503_mont_fu_1087_c_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            R0_Z_ce0 <= grp_fpsub503_14679_fu_1051_b_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            R0_Z_ce0 <= grp_fpadd503_15181_fu_1021_b_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            R0_Z_ce0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1225_fu_916_R0_Z_ce0;
        else 
            R0_Z_ce0 <= R0_Z_ce0_local;
        end if; 
    end process;


    R0_Z_ce0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_LADDER3PT_1_Pipeline_1_fu_879_ap_done, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((grp_LADDER3PT_1_Pipeline_1_fu_879_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            R0_Z_ce0_local <= ap_const_logic_1;
        else 
            R0_Z_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    R0_Z_ce1_assign_proc : process(grp_fp2mul503_mont_fu_1133_b_ce1, grp_fpadd503_147_fu_1156_c_ce1, grp_fp2mul503_mont_1339777_fu_1205_c_ce1, ap_CS_fsm_state43, ap_CS_fsm_state45, ap_CS_fsm_state47, ap_CS_fsm_state49, R0_Z_ce1_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            R0_Z_ce1 <= grp_fp2mul503_mont_1339777_fu_1205_c_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state45))) then 
            R0_Z_ce1 <= grp_fpadd503_147_fu_1156_c_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            R0_Z_ce1 <= grp_fp2mul503_mont_fu_1133_b_ce1;
        else 
            R0_Z_ce1 <= R0_Z_ce1_local;
        end if; 
    end process;


    R0_Z_ce1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_LADDER3PT_1_Pipeline_1_fu_879_ap_done, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((grp_LADDER3PT_1_Pipeline_1_fu_879_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            R0_Z_ce1_local <= ap_const_logic_1;
        else 
            R0_Z_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    R0_Z_d0_assign_proc : process(grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1225_fu_916_R0_Z_d0, grp_fp2sqr503_mont_fu_1087_c_d0, grp_fpadd503_147_fu_1156_c_d0, grp_fp2mul503_mont_1339777_fu_1205_c_d0, ap_CS_fsm_state10, ap_CS_fsm_state37, ap_CS_fsm_state45, ap_CS_fsm_state47, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            R0_Z_d0 <= grp_fp2mul503_mont_1339777_fu_1205_c_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state45))) then 
            R0_Z_d0 <= grp_fpadd503_147_fu_1156_c_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            R0_Z_d0 <= grp_fp2sqr503_mont_fu_1087_c_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            R0_Z_d0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1225_fu_916_R0_Z_d0;
        else 
            R0_Z_d0 <= ap_const_lv64_0;
        end if; 
    end process;


    R0_Z_we0_assign_proc : process(grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1225_fu_916_R0_Z_we0, grp_fp2sqr503_mont_fu_1087_c_we0, grp_fpadd503_147_fu_1156_c_we0, grp_fp2mul503_mont_1339777_fu_1205_c_we0, ap_CS_fsm_state10, R0_Z_we0_out, ap_CS_fsm_state37, ap_CS_fsm_state45, ap_CS_fsm_state47, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            R0_Z_we0 <= grp_fp2mul503_mont_1339777_fu_1205_c_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state45))) then 
            R0_Z_we0 <= grp_fpadd503_147_fu_1156_c_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            R0_Z_we0 <= grp_fp2sqr503_mont_fu_1087_c_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            R0_Z_we0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1225_fu_916_R0_Z_we0;
        else 
            R0_Z_we0 <= (ap_const_logic_0 or R0_Z_we0_out);
        end if; 
    end process;


    R0_Z_we0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_LADDER3PT_1_Pipeline_1_fu_879_ap_done, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((grp_LADDER3PT_1_Pipeline_1_fu_879_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            R0_Z_we0_local <= ap_const_logic_1;
        else 
            R0_Z_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    R0_Z_we0_out <= R0_Z_we0_local;

    R0_Z_we1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_LADDER3PT_1_Pipeline_1_fu_879_ap_done, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((grp_LADDER3PT_1_Pipeline_1_fu_879_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            R0_Z_we1_local <= ap_const_logic_1;
        else 
            R0_Z_we1_local <= ap_const_logic_0;
        end if; 
    end process;


    R2_X_4_address0_assign_proc : process(grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1227_fu_971_R2_X_4_address0, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_X_4_address0, grp_fpsub503_143_fu_1039_a_address0, grp_fpadd503_148_fu_1069_c_address0, grp_fp2mul503_mont_64_65_fu_1107_b_1_address0, grp_fp2mul503_mont_66_69_fu_1143_c_1_address0, grp_fpadd503_147_fu_1156_a_address0, grp_fp2sqr503_mont_70_71_fu_1167_c_1_address0, grp_fpadd503_fu_1177_c_address0, grp_fp2mul503_mont_72_73_1_fu_1192_c_1_address0, ap_CS_fsm_state53, ap_CS_fsm_state16, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state39, ap_CS_fsm_state43, ap_CS_fsm_state47, ap_CS_fsm_state51, ap_CS_fsm_state49, R2_X_4_address0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            R2_X_4_address0 <= grp_fp2mul503_mont_72_73_1_fu_1192_c_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            R2_X_4_address0 <= grp_fpadd503_fu_1177_c_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            R2_X_4_address0 <= grp_fp2sqr503_mont_70_71_fu_1167_c_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            R2_X_4_address0 <= grp_fpadd503_147_fu_1156_a_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            R2_X_4_address0 <= grp_fp2mul503_mont_66_69_fu_1143_c_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            R2_X_4_address0 <= grp_fp2mul503_mont_64_65_fu_1107_b_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            R2_X_4_address0 <= grp_fpadd503_148_fu_1069_c_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            R2_X_4_address0 <= grp_fpsub503_143_fu_1039_a_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            R2_X_4_address0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_X_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            R2_X_4_address0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1227_fu_971_R2_X_4_address0;
        else 
            R2_X_4_address0 <= R2_X_4_address0_local;
        end if; 
    end process;


    R2_X_4_address0_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            R2_X_4_address0_local <= ap_const_lv32_7(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            R2_X_4_address0_local <= ap_const_lv32_5(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            R2_X_4_address0_local <= ap_const_lv32_3(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            R2_X_4_address0_local <= ap_const_lv32_1(3 - 1 downto 0);
        else 
            R2_X_4_address0_local <= "XXX";
        end if; 
    end process;


    R2_X_4_address1_assign_proc : process(grp_fpadd503_148_fu_1069_c_address1, grp_fpadd503_fu_1177_c_address1, ap_CS_fsm_state33, ap_CS_fsm_state49, R2_X_4_address1_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            R2_X_4_address1 <= grp_fpadd503_fu_1177_c_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            R2_X_4_address1 <= grp_fpadd503_148_fu_1069_c_address1;
        else 
            R2_X_4_address1 <= R2_X_4_address1_local;
        end if; 
    end process;


    R2_X_4_address1_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            R2_X_4_address1_local <= ap_const_lv32_6(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            R2_X_4_address1_local <= ap_const_lv32_4(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            R2_X_4_address1_local <= ap_const_lv32_2(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            R2_X_4_address1_local <= ap_const_lv32_0(3 - 1 downto 0);
        else 
            R2_X_4_address1_local <= "XXX";
        end if; 
    end process;


    R2_X_4_ce0_assign_proc : process(grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1227_fu_971_R2_X_4_ce0, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_X_4_ce0, grp_fpsub503_143_fu_1039_a_ce0, grp_fpadd503_148_fu_1069_c_ce0, grp_fp2mul503_mont_64_65_fu_1107_b_1_ce0, grp_fp2mul503_mont_66_69_fu_1143_c_1_ce0, grp_fpadd503_147_fu_1156_a_ce0, grp_fp2sqr503_mont_70_71_fu_1167_c_1_ce0, grp_fpadd503_fu_1177_c_ce0, grp_fp2mul503_mont_72_73_1_fu_1192_c_1_ce0, ap_CS_fsm_state53, ap_CS_fsm_state16, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state39, ap_CS_fsm_state43, ap_CS_fsm_state47, ap_CS_fsm_state51, ap_CS_fsm_state49, R2_X_4_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            R2_X_4_ce0 <= grp_fp2mul503_mont_72_73_1_fu_1192_c_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            R2_X_4_ce0 <= grp_fpadd503_fu_1177_c_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            R2_X_4_ce0 <= grp_fp2sqr503_mont_70_71_fu_1167_c_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            R2_X_4_ce0 <= grp_fpadd503_147_fu_1156_a_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            R2_X_4_ce0 <= grp_fp2mul503_mont_66_69_fu_1143_c_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            R2_X_4_ce0 <= grp_fp2mul503_mont_64_65_fu_1107_b_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            R2_X_4_ce0 <= grp_fpadd503_148_fu_1069_c_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            R2_X_4_ce0 <= grp_fpsub503_143_fu_1039_a_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            R2_X_4_ce0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_X_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            R2_X_4_ce0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1227_fu_971_R2_X_4_ce0;
        else 
            R2_X_4_ce0 <= R2_X_4_ce0_local;
        end if; 
    end process;


    R2_X_4_ce0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_LADDER3PT_1_Pipeline_1_fu_879_ap_done, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((grp_LADDER3PT_1_Pipeline_1_fu_879_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            R2_X_4_ce0_local <= ap_const_logic_1;
        else 
            R2_X_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    R2_X_4_ce1_assign_proc : process(grp_fpadd503_148_fu_1069_c_ce1, grp_fpadd503_fu_1177_c_ce1, ap_CS_fsm_state33, ap_CS_fsm_state49, R2_X_4_ce1_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            R2_X_4_ce1 <= grp_fpadd503_fu_1177_c_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            R2_X_4_ce1 <= grp_fpadd503_148_fu_1069_c_ce1;
        else 
            R2_X_4_ce1 <= R2_X_4_ce1_local;
        end if; 
    end process;


    R2_X_4_ce1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_LADDER3PT_1_Pipeline_1_fu_879_ap_done, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((grp_LADDER3PT_1_Pipeline_1_fu_879_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            R2_X_4_ce1_local <= ap_const_logic_1;
        else 
            R2_X_4_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    R2_X_4_d0_assign_proc : process(grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1227_fu_971_R2_X_4_d0, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_X_4_d0, grp_fpadd503_148_fu_1069_c_d0, grp_fp2mul503_mont_66_69_fu_1143_c_1_d0, grp_fp2sqr503_mont_70_71_fu_1167_c_1_d0, grp_fpadd503_fu_1177_c_d0, grp_fp2mul503_mont_72_73_1_fu_1192_c_1_d0, ap_CS_fsm_state53, ap_CS_fsm_state16, ap_CS_fsm_state27, ap_CS_fsm_state33, ap_CS_fsm_state43, ap_CS_fsm_state51, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            R2_X_4_d0 <= grp_fp2mul503_mont_72_73_1_fu_1192_c_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            R2_X_4_d0 <= grp_fpadd503_fu_1177_c_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            R2_X_4_d0 <= grp_fp2sqr503_mont_70_71_fu_1167_c_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            R2_X_4_d0 <= grp_fp2mul503_mont_66_69_fu_1143_c_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            R2_X_4_d0 <= grp_fpadd503_148_fu_1069_c_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            R2_X_4_d0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_X_4_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            R2_X_4_d0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1227_fu_971_R2_X_4_d0;
        else 
            R2_X_4_d0 <= ap_const_lv64_0;
        end if; 
    end process;


    R2_X_4_we0_assign_proc : process(grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1227_fu_971_R2_X_4_we0, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_X_4_we0, grp_fpadd503_148_fu_1069_c_we0, grp_fp2mul503_mont_66_69_fu_1143_c_1_we0, grp_fp2sqr503_mont_70_71_fu_1167_c_1_we0, grp_fpadd503_fu_1177_c_we0, grp_fp2mul503_mont_72_73_1_fu_1192_c_1_we0, ap_CS_fsm_state53, ap_CS_fsm_state16, R2_X_4_we0_out, ap_CS_fsm_state27, ap_CS_fsm_state33, ap_CS_fsm_state43, ap_CS_fsm_state51, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            R2_X_4_we0 <= grp_fp2mul503_mont_72_73_1_fu_1192_c_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            R2_X_4_we0 <= grp_fpadd503_fu_1177_c_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            R2_X_4_we0 <= grp_fp2sqr503_mont_70_71_fu_1167_c_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            R2_X_4_we0 <= grp_fp2mul503_mont_66_69_fu_1143_c_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            R2_X_4_we0 <= grp_fpadd503_148_fu_1069_c_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            R2_X_4_we0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_X_4_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            R2_X_4_we0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1227_fu_971_R2_X_4_we0;
        else 
            R2_X_4_we0 <= (ap_const_logic_0 or R2_X_4_we0_out);
        end if; 
    end process;


    R2_X_4_we0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_LADDER3PT_1_Pipeline_1_fu_879_ap_done, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((grp_LADDER3PT_1_Pipeline_1_fu_879_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            R2_X_4_we0_local <= ap_const_logic_1;
        else 
            R2_X_4_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    R2_X_4_we0_out <= R2_X_4_we0_local;

    R2_X_4_we1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_LADDER3PT_1_Pipeline_1_fu_879_ap_done, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((grp_LADDER3PT_1_Pipeline_1_fu_879_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            R2_X_4_we1_local <= ap_const_logic_1;
        else 
            R2_X_4_we1_local <= ap_const_logic_0;
        end if; 
    end process;


    R2_X_address0_assign_proc : process(grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1226_fu_956_R2_X_address0, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_X_address0, grp_fpsub503_143_fu_1039_a_address0, grp_fpadd503_148_fu_1069_c_address0, grp_fp2mul503_mont_64_65_fu_1107_b_0_address0, grp_fp2mul503_mont_66_69_fu_1143_c_0_address0, grp_fpadd503_147_fu_1156_a_address0, grp_fp2sqr503_mont_70_71_fu_1167_c_0_address0, grp_fpadd503_fu_1177_c_address0, grp_fp2mul503_mont_72_73_1_fu_1192_c_0_address0, ap_CS_fsm_state53, ap_CS_fsm_state14, ap_CS_fsm_state27, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state39, ap_CS_fsm_state43, ap_CS_fsm_state45, ap_CS_fsm_state47, ap_CS_fsm_state51, R2_X_address0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            R2_X_address0 <= grp_fp2mul503_mont_72_73_1_fu_1192_c_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            R2_X_address0 <= grp_fpadd503_fu_1177_c_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            R2_X_address0 <= grp_fp2sqr503_mont_70_71_fu_1167_c_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            R2_X_address0 <= grp_fpadd503_147_fu_1156_a_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            R2_X_address0 <= grp_fp2mul503_mont_66_69_fu_1143_c_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            R2_X_address0 <= grp_fp2mul503_mont_64_65_fu_1107_b_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            R2_X_address0 <= grp_fpadd503_148_fu_1069_c_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            R2_X_address0 <= grp_fpsub503_143_fu_1039_a_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            R2_X_address0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_X_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            R2_X_address0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1226_fu_956_R2_X_address0;
        else 
            R2_X_address0 <= R2_X_address0_local;
        end if; 
    end process;


    R2_X_address0_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            R2_X_address0_local <= ap_const_lv32_7(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            R2_X_address0_local <= ap_const_lv32_5(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            R2_X_address0_local <= ap_const_lv32_3(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            R2_X_address0_local <= ap_const_lv32_1(3 - 1 downto 0);
        else 
            R2_X_address0_local <= "XXX";
        end if; 
    end process;


    R2_X_address1_assign_proc : process(grp_fpadd503_148_fu_1069_c_address1, grp_fpadd503_fu_1177_c_address1, ap_CS_fsm_state31, ap_CS_fsm_state47, R2_X_address1_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            R2_X_address1 <= grp_fpadd503_fu_1177_c_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            R2_X_address1 <= grp_fpadd503_148_fu_1069_c_address1;
        else 
            R2_X_address1 <= R2_X_address1_local;
        end if; 
    end process;


    R2_X_address1_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            R2_X_address1_local <= ap_const_lv32_6(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            R2_X_address1_local <= ap_const_lv32_4(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            R2_X_address1_local <= ap_const_lv32_2(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            R2_X_address1_local <= ap_const_lv32_0(3 - 1 downto 0);
        else 
            R2_X_address1_local <= "XXX";
        end if; 
    end process;


    R2_X_ce0_assign_proc : process(grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1226_fu_956_R2_X_ce0, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_X_ce0, grp_fpsub503_143_fu_1039_a_ce0, grp_fpadd503_148_fu_1069_c_ce0, grp_fp2mul503_mont_64_65_fu_1107_b_0_ce0, grp_fp2mul503_mont_66_69_fu_1143_c_0_ce0, grp_fpadd503_147_fu_1156_a_ce0, grp_fp2sqr503_mont_70_71_fu_1167_c_0_ce0, grp_fpadd503_fu_1177_c_ce0, grp_fp2mul503_mont_72_73_1_fu_1192_c_0_ce0, ap_CS_fsm_state53, ap_CS_fsm_state14, ap_CS_fsm_state27, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state39, ap_CS_fsm_state43, ap_CS_fsm_state45, ap_CS_fsm_state47, ap_CS_fsm_state51, R2_X_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            R2_X_ce0 <= grp_fp2mul503_mont_72_73_1_fu_1192_c_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            R2_X_ce0 <= grp_fpadd503_fu_1177_c_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            R2_X_ce0 <= grp_fp2sqr503_mont_70_71_fu_1167_c_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            R2_X_ce0 <= grp_fpadd503_147_fu_1156_a_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            R2_X_ce0 <= grp_fp2mul503_mont_66_69_fu_1143_c_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            R2_X_ce0 <= grp_fp2mul503_mont_64_65_fu_1107_b_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            R2_X_ce0 <= grp_fpadd503_148_fu_1069_c_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            R2_X_ce0 <= grp_fpsub503_143_fu_1039_a_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            R2_X_ce0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_X_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            R2_X_ce0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1226_fu_956_R2_X_ce0;
        else 
            R2_X_ce0 <= R2_X_ce0_local;
        end if; 
    end process;


    R2_X_ce0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_LADDER3PT_1_Pipeline_1_fu_879_ap_done, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((grp_LADDER3PT_1_Pipeline_1_fu_879_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            R2_X_ce0_local <= ap_const_logic_1;
        else 
            R2_X_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    R2_X_ce1_assign_proc : process(grp_fpadd503_148_fu_1069_c_ce1, grp_fpadd503_fu_1177_c_ce1, ap_CS_fsm_state31, ap_CS_fsm_state47, R2_X_ce1_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            R2_X_ce1 <= grp_fpadd503_fu_1177_c_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            R2_X_ce1 <= grp_fpadd503_148_fu_1069_c_ce1;
        else 
            R2_X_ce1 <= R2_X_ce1_local;
        end if; 
    end process;


    R2_X_ce1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_LADDER3PT_1_Pipeline_1_fu_879_ap_done, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((grp_LADDER3PT_1_Pipeline_1_fu_879_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            R2_X_ce1_local <= ap_const_logic_1;
        else 
            R2_X_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    R2_X_d0_assign_proc : process(grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1226_fu_956_R2_X_d0, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_X_d0, grp_fpadd503_148_fu_1069_c_d0, grp_fp2mul503_mont_66_69_fu_1143_c_0_d0, grp_fp2sqr503_mont_70_71_fu_1167_c_0_d0, grp_fpadd503_fu_1177_c_d0, grp_fp2mul503_mont_72_73_1_fu_1192_c_0_d0, ap_CS_fsm_state53, ap_CS_fsm_state14, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state43, ap_CS_fsm_state47, ap_CS_fsm_state51)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            R2_X_d0 <= grp_fp2mul503_mont_72_73_1_fu_1192_c_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            R2_X_d0 <= grp_fpadd503_fu_1177_c_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            R2_X_d0 <= grp_fp2sqr503_mont_70_71_fu_1167_c_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            R2_X_d0 <= grp_fp2mul503_mont_66_69_fu_1143_c_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            R2_X_d0 <= grp_fpadd503_148_fu_1069_c_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            R2_X_d0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_X_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            R2_X_d0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1226_fu_956_R2_X_d0;
        else 
            R2_X_d0 <= ap_const_lv64_0;
        end if; 
    end process;


    R2_X_we0_assign_proc : process(grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1226_fu_956_R2_X_we0, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_X_we0, grp_fpadd503_148_fu_1069_c_we0, grp_fp2mul503_mont_66_69_fu_1143_c_0_we0, grp_fp2sqr503_mont_70_71_fu_1167_c_0_we0, grp_fpadd503_fu_1177_c_we0, grp_fp2mul503_mont_72_73_1_fu_1192_c_0_we0, ap_CS_fsm_state53, ap_CS_fsm_state14, R2_X_we0_out, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state43, ap_CS_fsm_state47, ap_CS_fsm_state51)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            R2_X_we0 <= grp_fp2mul503_mont_72_73_1_fu_1192_c_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            R2_X_we0 <= grp_fpadd503_fu_1177_c_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            R2_X_we0 <= grp_fp2sqr503_mont_70_71_fu_1167_c_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            R2_X_we0 <= grp_fp2mul503_mont_66_69_fu_1143_c_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            R2_X_we0 <= grp_fpadd503_148_fu_1069_c_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            R2_X_we0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_X_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            R2_X_we0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1226_fu_956_R2_X_we0;
        else 
            R2_X_we0 <= (ap_const_logic_0 or R2_X_we0_out);
        end if; 
    end process;


    R2_X_we0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_LADDER3PT_1_Pipeline_1_fu_879_ap_done, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((grp_LADDER3PT_1_Pipeline_1_fu_879_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            R2_X_we0_local <= ap_const_logic_1;
        else 
            R2_X_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    R2_X_we0_out <= R2_X_we0_local;

    R2_X_we1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_LADDER3PT_1_Pipeline_1_fu_879_ap_done, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((grp_LADDER3PT_1_Pipeline_1_fu_879_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            R2_X_we1_local <= ap_const_logic_1;
        else 
            R2_X_we1_local <= ap_const_logic_0;
        end if; 
    end process;


    R2_Z_4_address0_assign_proc : process(grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_Z_4_address0, grp_fpsub503_143_fu_1039_b_address0, grp_fpadd503_148_fu_1069_b_address0, grp_fpsub503_fu_1118_c_address0, grp_fp2sqr503_mont_70_71_fu_1167_c_1_address0, grp_fp2mul503_mont_72_73_1_fu_1192_c_1_address0, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state43, ap_CS_fsm_state45, ap_CS_fsm_state47, R2_Z_4_address0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            R2_Z_4_address0 <= grp_fp2mul503_mont_72_73_1_fu_1192_c_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            R2_Z_4_address0 <= grp_fp2sqr503_mont_70_71_fu_1167_c_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            R2_Z_4_address0 <= grp_fpsub503_fu_1118_c_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            R2_Z_4_address0 <= grp_fpadd503_148_fu_1069_b_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            R2_Z_4_address0 <= grp_fpsub503_143_fu_1039_b_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            R2_Z_4_address0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_Z_4_address0;
        else 
            R2_Z_4_address0 <= R2_Z_4_address0_local;
        end if; 
    end process;


    R2_Z_4_address0_local_assign_proc : process(ap_CS_fsm_state20, ap_CS_fsm_state17, ap_CS_fsm_state19, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            R2_Z_4_address0_local <= ap_const_lv32_7(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            R2_Z_4_address0_local <= ap_const_lv32_5(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            R2_Z_4_address0_local <= ap_const_lv32_3(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            R2_Z_4_address0_local <= ap_const_lv32_1(3 - 1 downto 0);
        else 
            R2_Z_4_address0_local <= "XXX";
        end if; 
    end process;


    R2_Z_4_address1_assign_proc : process(grp_fpsub503_fu_1118_c_address1, ap_CS_fsm_state43, R2_Z_4_address1_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            R2_Z_4_address1 <= grp_fpsub503_fu_1118_c_address1;
        else 
            R2_Z_4_address1 <= R2_Z_4_address1_local;
        end if; 
    end process;


    R2_Z_4_address1_local_assign_proc : process(ap_CS_fsm_state20, ap_CS_fsm_state17, ap_CS_fsm_state19, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            R2_Z_4_address1_local <= ap_const_lv32_6(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            R2_Z_4_address1_local <= ap_const_lv32_4(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            R2_Z_4_address1_local <= ap_const_lv32_2(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            R2_Z_4_address1_local <= ap_const_lv32_0(3 - 1 downto 0);
        else 
            R2_Z_4_address1_local <= "XXX";
        end if; 
    end process;


    R2_Z_4_ce0_assign_proc : process(grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_Z_4_ce0, grp_fpsub503_143_fu_1039_b_ce0, grp_fpadd503_148_fu_1069_b_ce0, grp_fpsub503_fu_1118_c_ce0, grp_fp2sqr503_mont_70_71_fu_1167_c_1_ce0, grp_fp2mul503_mont_72_73_1_fu_1192_c_1_ce0, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state43, ap_CS_fsm_state45, ap_CS_fsm_state47, R2_Z_4_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            R2_Z_4_ce0 <= grp_fp2mul503_mont_72_73_1_fu_1192_c_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            R2_Z_4_ce0 <= grp_fp2sqr503_mont_70_71_fu_1167_c_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            R2_Z_4_ce0 <= grp_fpsub503_fu_1118_c_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            R2_Z_4_ce0 <= grp_fpadd503_148_fu_1069_b_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            R2_Z_4_ce0 <= grp_fpsub503_143_fu_1039_b_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            R2_Z_4_ce0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_Z_4_ce0;
        else 
            R2_Z_4_ce0 <= R2_Z_4_ce0_local;
        end if; 
    end process;


    R2_Z_4_ce0_local_assign_proc : process(ap_CS_fsm_state20, ap_block_state20_on_subcall_done, ap_CS_fsm_state17, ap_CS_fsm_state19, ap_CS_fsm_state18, ap_block_state18_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state17) or ((ap_const_boolean_0 = ap_block_state20_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state20)) or ((ap_const_boolean_0 = ap_block_state18_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state18)))) then 
            R2_Z_4_ce0_local <= ap_const_logic_1;
        else 
            R2_Z_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    R2_Z_4_ce1_assign_proc : process(grp_fpsub503_fu_1118_c_ce1, ap_CS_fsm_state43, R2_Z_4_ce1_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            R2_Z_4_ce1 <= grp_fpsub503_fu_1118_c_ce1;
        else 
            R2_Z_4_ce1 <= R2_Z_4_ce1_local;
        end if; 
    end process;


    R2_Z_4_ce1_local_assign_proc : process(ap_CS_fsm_state20, ap_block_state20_on_subcall_done, ap_CS_fsm_state17, ap_CS_fsm_state19, ap_CS_fsm_state18, ap_block_state18_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state17) or ((ap_const_boolean_0 = ap_block_state20_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state20)) or ((ap_const_boolean_0 = ap_block_state18_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state18)))) then 
            R2_Z_4_ce1_local <= ap_const_logic_1;
        else 
            R2_Z_4_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    R2_Z_4_d0_assign_proc : process(grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_Z_4_d0, grp_fpsub503_fu_1118_c_d0, grp_fp2sqr503_mont_70_71_fu_1167_c_1_d0, grp_fp2mul503_mont_72_73_1_fu_1192_c_1_d0, ap_CS_fsm_state27, ap_CS_fsm_state43, ap_CS_fsm_state45, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            R2_Z_4_d0 <= grp_fp2mul503_mont_72_73_1_fu_1192_c_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            R2_Z_4_d0 <= grp_fp2sqr503_mont_70_71_fu_1167_c_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            R2_Z_4_d0 <= grp_fpsub503_fu_1118_c_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            R2_Z_4_d0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_Z_4_d0;
        else 
            R2_Z_4_d0 <= ap_const_lv64_0;
        end if; 
    end process;


    R2_Z_4_we0_assign_proc : process(grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_Z_4_we0, grp_fpsub503_fu_1118_c_we0, grp_fp2sqr503_mont_70_71_fu_1167_c_1_we0, grp_fp2mul503_mont_72_73_1_fu_1192_c_1_we0, ap_CS_fsm_state27, R2_Z_4_we0_out, ap_CS_fsm_state43, ap_CS_fsm_state45, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            R2_Z_4_we0 <= grp_fp2mul503_mont_72_73_1_fu_1192_c_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            R2_Z_4_we0 <= grp_fp2sqr503_mont_70_71_fu_1167_c_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            R2_Z_4_we0 <= grp_fpsub503_fu_1118_c_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            R2_Z_4_we0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_Z_4_we0;
        else 
            R2_Z_4_we0 <= (ap_const_logic_0 or R2_Z_4_we0_out);
        end if; 
    end process;


    R2_Z_4_we0_local_assign_proc : process(ap_CS_fsm_state20, ap_block_state20_on_subcall_done, ap_CS_fsm_state17, ap_CS_fsm_state19, ap_CS_fsm_state18, ap_block_state18_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state17) or ((ap_const_boolean_0 = ap_block_state20_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state20)) or ((ap_const_boolean_0 = ap_block_state18_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state18)))) then 
            R2_Z_4_we0_local <= ap_const_logic_1;
        else 
            R2_Z_4_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    R2_Z_4_we0_out <= R2_Z_4_we0_local;

    R2_Z_4_we1_local_assign_proc : process(ap_CS_fsm_state20, ap_block_state20_on_subcall_done, ap_CS_fsm_state17, ap_CS_fsm_state19, ap_CS_fsm_state18, ap_block_state18_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state17) or ((ap_const_boolean_0 = ap_block_state20_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state20)) or ((ap_const_boolean_0 = ap_block_state18_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state18)))) then 
            R2_Z_4_we1_local <= ap_const_logic_1;
        else 
            R2_Z_4_we1_local <= ap_const_logic_0;
        end if; 
    end process;


    R2_Z_address0_assign_proc : process(grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1228_fu_930_R2_Z_address0, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_Z_address0, grp_fpsub503_143_fu_1039_b_address0, grp_fpadd503_148_fu_1069_b_address0, grp_fpsub503_fu_1118_c_address0, grp_fp2sqr503_mont_70_71_fu_1167_c_0_address0, grp_fp2mul503_mont_72_73_1_fu_1192_c_0_address0, ap_CS_fsm_state12, ap_CS_fsm_state27, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state41, ap_CS_fsm_state45, ap_CS_fsm_state47, R2_Z_address0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            R2_Z_address0 <= grp_fp2mul503_mont_72_73_1_fu_1192_c_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            R2_Z_address0 <= grp_fp2sqr503_mont_70_71_fu_1167_c_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            R2_Z_address0 <= grp_fpsub503_fu_1118_c_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            R2_Z_address0 <= grp_fpadd503_148_fu_1069_b_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            R2_Z_address0 <= grp_fpsub503_143_fu_1039_b_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            R2_Z_address0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_Z_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            R2_Z_address0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1228_fu_930_R2_Z_address0;
        else 
            R2_Z_address0 <= R2_Z_address0_local;
        end if; 
    end process;


    R2_Z_address0_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            R2_Z_address0_local <= ap_const_lv32_7(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            R2_Z_address0_local <= ap_const_lv32_5(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            R2_Z_address0_local <= ap_const_lv32_3(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            R2_Z_address0_local <= ap_const_lv32_1(3 - 1 downto 0);
        else 
            R2_Z_address0_local <= "XXX";
        end if; 
    end process;


    R2_Z_address1_assign_proc : process(grp_fpsub503_fu_1118_c_address1, ap_CS_fsm_state41, R2_Z_address1_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            R2_Z_address1 <= grp_fpsub503_fu_1118_c_address1;
        else 
            R2_Z_address1 <= R2_Z_address1_local;
        end if; 
    end process;


    R2_Z_address1_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            R2_Z_address1_local <= ap_const_lv32_6(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            R2_Z_address1_local <= ap_const_lv32_4(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            R2_Z_address1_local <= ap_const_lv32_2(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            R2_Z_address1_local <= ap_const_lv32_0(3 - 1 downto 0);
        else 
            R2_Z_address1_local <= "XXX";
        end if; 
    end process;


    R2_Z_ce0_assign_proc : process(grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1228_fu_930_R2_Z_ce0, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_Z_ce0, grp_fpsub503_143_fu_1039_b_ce0, grp_fpadd503_148_fu_1069_b_ce0, grp_fpsub503_fu_1118_c_ce0, grp_fp2sqr503_mont_70_71_fu_1167_c_0_ce0, grp_fp2mul503_mont_72_73_1_fu_1192_c_0_ce0, ap_CS_fsm_state12, ap_CS_fsm_state27, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state41, ap_CS_fsm_state45, ap_CS_fsm_state47, R2_Z_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            R2_Z_ce0 <= grp_fp2mul503_mont_72_73_1_fu_1192_c_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            R2_Z_ce0 <= grp_fp2sqr503_mont_70_71_fu_1167_c_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            R2_Z_ce0 <= grp_fpsub503_fu_1118_c_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            R2_Z_ce0 <= grp_fpadd503_148_fu_1069_b_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            R2_Z_ce0 <= grp_fpsub503_143_fu_1039_b_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            R2_Z_ce0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_Z_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            R2_Z_ce0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1228_fu_930_R2_Z_ce0;
        else 
            R2_Z_ce0 <= R2_Z_ce0_local;
        end if; 
    end process;


    R2_Z_ce0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_LADDER3PT_1_Pipeline_1_fu_879_ap_done, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((grp_LADDER3PT_1_Pipeline_1_fu_879_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            R2_Z_ce0_local <= ap_const_logic_1;
        else 
            R2_Z_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    R2_Z_ce1_assign_proc : process(grp_fpsub503_fu_1118_c_ce1, ap_CS_fsm_state41, R2_Z_ce1_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            R2_Z_ce1 <= grp_fpsub503_fu_1118_c_ce1;
        else 
            R2_Z_ce1 <= R2_Z_ce1_local;
        end if; 
    end process;


    R2_Z_ce1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_LADDER3PT_1_Pipeline_1_fu_879_ap_done, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((grp_LADDER3PT_1_Pipeline_1_fu_879_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            R2_Z_ce1_local <= ap_const_logic_1;
        else 
            R2_Z_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    R2_Z_d0_assign_proc : process(grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1228_fu_930_R2_Z_d0, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_Z_d0, grp_fpsub503_fu_1118_c_d0, grp_fp2sqr503_mont_70_71_fu_1167_c_0_d0, grp_fp2mul503_mont_72_73_1_fu_1192_c_0_d0, ap_CS_fsm_state12, ap_CS_fsm_state27, ap_CS_fsm_state41, ap_CS_fsm_state45, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            R2_Z_d0 <= grp_fp2mul503_mont_72_73_1_fu_1192_c_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            R2_Z_d0 <= grp_fp2sqr503_mont_70_71_fu_1167_c_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            R2_Z_d0 <= grp_fpsub503_fu_1118_c_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            R2_Z_d0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_Z_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            R2_Z_d0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1228_fu_930_R2_Z_d0;
        else 
            R2_Z_d0 <= ap_const_lv64_0;
        end if; 
    end process;


    R2_Z_we0_assign_proc : process(grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1228_fu_930_R2_Z_we0, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_Z_we0, grp_fpsub503_fu_1118_c_we0, grp_fp2sqr503_mont_70_71_fu_1167_c_0_we0, grp_fp2mul503_mont_72_73_1_fu_1192_c_0_we0, ap_CS_fsm_state12, R2_Z_we0_out, ap_CS_fsm_state27, ap_CS_fsm_state41, ap_CS_fsm_state45, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            R2_Z_we0 <= grp_fp2mul503_mont_72_73_1_fu_1192_c_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            R2_Z_we0 <= grp_fp2sqr503_mont_70_71_fu_1167_c_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            R2_Z_we0 <= grp_fpsub503_fu_1118_c_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            R2_Z_we0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R2_Z_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            R2_Z_we0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1228_fu_930_R2_Z_we0;
        else 
            R2_Z_we0 <= (ap_const_logic_0 or R2_Z_we0_out);
        end if; 
    end process;


    R2_Z_we0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_LADDER3PT_1_Pipeline_1_fu_879_ap_done, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((grp_LADDER3PT_1_Pipeline_1_fu_879_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            R2_Z_we0_local <= ap_const_logic_1;
        else 
            R2_Z_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    R2_Z_we0_out <= R2_Z_we0_local;

    R2_Z_we1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_LADDER3PT_1_Pipeline_1_fu_879_ap_done, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((grp_LADDER3PT_1_Pipeline_1_fu_879_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            R2_Z_we1_local <= ap_const_logic_1;
        else 
            R2_Z_we1_local <= ap_const_logic_0;
        end if; 
    end process;


    R_X_address0_assign_proc : process(grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1229_fu_992_R_X_address0, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1230_fu_1000_R_X_address0, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_X_address0, grp_fp2mul503_mont_72_73_1_fu_1192_R_X_address0, ap_CS_fsm_state20, ap_CS_fsm_state18, ap_CS_fsm_state27, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            R_X_address0 <= grp_fp2mul503_mont_72_73_1_fu_1192_R_X_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            R_X_address0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_X_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            R_X_address0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1230_fu_1000_R_X_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            R_X_address0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1229_fu_992_R_X_address0;
        else 
            R_X_address0 <= "XXXX";
        end if; 
    end process;


    R_X_address1_assign_proc : process(grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_X_address1, grp_fp2mul503_mont_72_73_1_fu_1192_R_X_address1, ap_CS_fsm_state27, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            R_X_address1 <= grp_fp2mul503_mont_72_73_1_fu_1192_R_X_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            R_X_address1 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_X_address1;
        else 
            R_X_address1 <= "XXXX";
        end if; 
    end process;


    R_X_ce0_assign_proc : process(grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1229_fu_992_R_X_ce0, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1230_fu_1000_R_X_ce0, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_X_ce0, grp_fp2mul503_mont_72_73_1_fu_1192_R_X_ce0, ap_CS_fsm_state20, ap_CS_fsm_state18, ap_CS_fsm_state27, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            R_X_ce0 <= grp_fp2mul503_mont_72_73_1_fu_1192_R_X_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            R_X_ce0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_X_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            R_X_ce0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1230_fu_1000_R_X_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            R_X_ce0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1229_fu_992_R_X_ce0;
        else 
            R_X_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    R_X_ce1_assign_proc : process(grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_X_ce1, grp_fp2mul503_mont_72_73_1_fu_1192_R_X_ce1, ap_CS_fsm_state27, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            R_X_ce1 <= grp_fp2mul503_mont_72_73_1_fu_1192_R_X_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            R_X_ce1 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_X_ce1;
        else 
            R_X_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    R_X_d0_assign_proc : process(grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1229_fu_992_R_X_d0, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1230_fu_1000_R_X_d0, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_X_d0, ap_CS_fsm_state20, ap_CS_fsm_state18, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            R_X_d0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_X_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            R_X_d0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1230_fu_1000_R_X_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            R_X_d0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1229_fu_992_R_X_d0;
        else 
            R_X_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    R_X_d1 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_X_d1;

    R_X_we0_assign_proc : process(grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1229_fu_992_R_X_we0, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1230_fu_1000_R_X_we0, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_X_we0, ap_CS_fsm_state20, ap_CS_fsm_state18, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            R_X_we0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_X_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            R_X_we0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1230_fu_1000_R_X_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            R_X_we0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1229_fu_992_R_X_we0;
        else 
            R_X_we0 <= ap_const_logic_0;
        end if; 
    end process;


    R_X_we1_assign_proc : process(grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_X_we1, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            R_X_we1 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_X_we1;
        else 
            R_X_we1 <= ap_const_logic_0;
        end if; 
    end process;


    R_Z_address0_assign_proc : process(grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1231_fu_963_R_Z_address0, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_23_1_fu_978_R_Z_address0, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_Z_address0, grp_fp2mul503_mont_72_73_1_fu_1192_R_X_address0, ap_CS_fsm_state53, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            R_Z_address0 <= grp_fp2mul503_mont_72_73_1_fu_1192_R_X_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            R_Z_address0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_Z_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            R_Z_address0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_23_1_fu_978_R_Z_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            R_Z_address0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1231_fu_963_R_Z_address0;
        else 
            R_Z_address0 <= "XXXX";
        end if; 
    end process;


    R_Z_address1_assign_proc : process(grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_Z_address1, grp_fp2mul503_mont_72_73_1_fu_1192_R_X_address1, ap_CS_fsm_state53, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            R_Z_address1 <= grp_fp2mul503_mont_72_73_1_fu_1192_R_X_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            R_Z_address1 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_Z_address1;
        else 
            R_Z_address1 <= "XXXX";
        end if; 
    end process;


    R_Z_ce0_assign_proc : process(grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1231_fu_963_R_Z_ce0, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_23_1_fu_978_R_Z_ce0, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_Z_ce0, grp_fp2mul503_mont_72_73_1_fu_1192_R_X_ce0, ap_CS_fsm_state53, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            R_Z_ce0 <= grp_fp2mul503_mont_72_73_1_fu_1192_R_X_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            R_Z_ce0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_Z_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            R_Z_ce0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_23_1_fu_978_R_Z_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            R_Z_ce0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1231_fu_963_R_Z_ce0;
        else 
            R_Z_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    R_Z_ce1_assign_proc : process(grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_Z_ce1, grp_fp2mul503_mont_72_73_1_fu_1192_R_X_ce1, ap_CS_fsm_state53, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            R_Z_ce1 <= grp_fp2mul503_mont_72_73_1_fu_1192_R_X_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            R_Z_ce1 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_Z_ce1;
        else 
            R_Z_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    R_Z_d0_assign_proc : process(grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1231_fu_963_R_Z_d0, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_23_1_fu_978_R_Z_d0, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_Z_d0, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            R_Z_d0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_Z_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            R_Z_d0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_23_1_fu_978_R_Z_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            R_Z_d0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1231_fu_963_R_Z_d0;
        else 
            R_Z_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    R_Z_d1 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_Z_d1;

    R_Z_we0_assign_proc : process(grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1231_fu_963_R_Z_we0, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_23_1_fu_978_R_Z_we0, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_Z_we0, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            R_Z_we0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_Z_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            R_Z_we0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_23_1_fu_978_R_Z_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            R_Z_we0 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1231_fu_963_R_Z_we0;
        else 
            R_Z_we0 <= ap_const_logic_0;
        end if; 
    end process;


    R_Z_we1_assign_proc : process(grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_Z_we1, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            R_Z_we1 <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_R_Z_we1;
        else 
            R_Z_we1 <= ap_const_logic_0;
        end if; 
    end process;

    and_ln_fu_1249_p3 <= (tmp_s_fu_1239_p4 & ap_const_lv3_0);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state37 <= ap_CS_fsm(36);
    ap_CS_fsm_state38 <= ap_CS_fsm(37);
    ap_CS_fsm_state39 <= ap_CS_fsm(38);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state40 <= ap_CS_fsm(39);
    ap_CS_fsm_state41 <= ap_CS_fsm(40);
    ap_CS_fsm_state42 <= ap_CS_fsm(41);
    ap_CS_fsm_state43 <= ap_CS_fsm(42);
    ap_CS_fsm_state44 <= ap_CS_fsm(43);
    ap_CS_fsm_state45 <= ap_CS_fsm(44);
    ap_CS_fsm_state46 <= ap_CS_fsm(45);
    ap_CS_fsm_state47 <= ap_CS_fsm(46);
    ap_CS_fsm_state48 <= ap_CS_fsm(47);
    ap_CS_fsm_state49 <= ap_CS_fsm(48);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state50 <= ap_CS_fsm(49);
    ap_CS_fsm_state51 <= ap_CS_fsm(50);
    ap_CS_fsm_state52 <= ap_CS_fsm(51);
    ap_CS_fsm_state53 <= ap_CS_fsm(52);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(ap_block_state10_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state10_on_subcall_done)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(ap_block_state12_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state12_on_subcall_done)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state13_blk <= ap_const_logic_0;

    ap_ST_fsm_state14_blk_assign_proc : process(ap_block_state14_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state14_on_subcall_done)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state15_blk <= ap_const_logic_0;

    ap_ST_fsm_state16_blk_assign_proc : process(ap_block_state16_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state16_on_subcall_done)) then 
            ap_ST_fsm_state16_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state16_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state17_blk <= ap_const_logic_0;

    ap_ST_fsm_state18_blk_assign_proc : process(ap_block_state18_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state18_on_subcall_done)) then 
            ap_ST_fsm_state18_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state18_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state20_blk_assign_proc : process(ap_block_state20_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state20_on_subcall_done)) then 
            ap_ST_fsm_state20_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state20_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;

    ap_ST_fsm_state27_blk_assign_proc : process(ap_block_state27_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state27_on_subcall_done)) then 
            ap_ST_fsm_state27_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state27_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state28_blk <= ap_const_logic_0;

    ap_ST_fsm_state29_blk_assign_proc : process(ap_block_state29_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state29_on_subcall_done)) then 
            ap_ST_fsm_state29_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state29_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_LADDER3PT_1_Pipeline_1_fu_879_ap_done)
    begin
        if ((grp_LADDER3PT_1_Pipeline_1_fu_879_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state30_blk <= ap_const_logic_0;

    ap_ST_fsm_state31_blk_assign_proc : process(ap_block_state31_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state31_on_subcall_done)) then 
            ap_ST_fsm_state31_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state31_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state32_blk <= ap_const_logic_0;

    ap_ST_fsm_state33_blk_assign_proc : process(ap_block_state33_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state33_on_subcall_done)) then 
            ap_ST_fsm_state33_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state33_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state34_blk <= ap_const_logic_0;

    ap_ST_fsm_state35_blk_assign_proc : process(ap_block_state35_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state35_on_subcall_done)) then 
            ap_ST_fsm_state35_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state35_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state36_blk <= ap_const_logic_0;

    ap_ST_fsm_state37_blk_assign_proc : process(ap_block_state37_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state37_on_subcall_done)) then 
            ap_ST_fsm_state37_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state37_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state38_blk <= ap_const_logic_0;

    ap_ST_fsm_state39_blk_assign_proc : process(ap_block_state39_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state39_on_subcall_done)) then 
            ap_ST_fsm_state39_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state39_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state40_blk <= ap_const_logic_0;

    ap_ST_fsm_state41_blk_assign_proc : process(ap_block_state41_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state41_on_subcall_done)) then 
            ap_ST_fsm_state41_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state41_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state42_blk <= ap_const_logic_0;

    ap_ST_fsm_state43_blk_assign_proc : process(ap_block_state43_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state43_on_subcall_done)) then 
            ap_ST_fsm_state43_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state43_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state44_blk <= ap_const_logic_0;

    ap_ST_fsm_state45_blk_assign_proc : process(ap_block_state45_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state45_on_subcall_done)) then 
            ap_ST_fsm_state45_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state45_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state46_blk <= ap_const_logic_0;

    ap_ST_fsm_state47_blk_assign_proc : process(ap_block_state47_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state47_on_subcall_done)) then 
            ap_ST_fsm_state47_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state47_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state48_blk <= ap_const_logic_0;

    ap_ST_fsm_state49_blk_assign_proc : process(ap_block_state49_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state49_on_subcall_done)) then 
            ap_ST_fsm_state49_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state49_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state4_blk_assign_proc : process(grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_ap_done)
    begin
        if ((grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state50_blk <= ap_const_logic_0;

    ap_ST_fsm_state51_blk_assign_proc : process(grp_fp2sqr503_mont_70_71_fu_1167_ap_done)
    begin
        if ((grp_fp2sqr503_mont_70_71_fu_1167_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state51_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state51_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state52_blk <= ap_const_logic_0;

    ap_ST_fsm_state53_blk_assign_proc : process(grp_fp2mul503_mont_72_73_1_fu_1192_ap_done)
    begin
        if ((grp_fp2mul503_mont_72_73_1_fu_1192_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state53_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state53_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state10_on_subcall_done_assign_proc : process(grp_fpadd503_58_60_fu_895_ap_done, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1223_fu_909_ap_done, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1225_fu_916_ap_done)
    begin
                ap_block_state10_on_subcall_done <= ((grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1225_fu_916_ap_done = ap_const_logic_0) or (grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1223_fu_909_ap_done = ap_const_logic_0) or (grp_fpadd503_58_60_fu_895_ap_done = ap_const_logic_0));
    end process;


    ap_block_state12_on_subcall_done_assign_proc : process(grp_fpadd503_58_60_fu_895_ap_done, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1224_fu_923_ap_done, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1228_fu_930_ap_done)
    begin
                ap_block_state12_on_subcall_done <= ((grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1228_fu_930_ap_done = ap_const_logic_0) or (grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1224_fu_923_ap_done = ap_const_logic_0) or (grp_fpadd503_58_60_fu_895_ap_done = ap_const_logic_0));
    end process;


    ap_block_state14_on_subcall_done_assign_proc : process(grp_fpadd503_60_6167_fu_937_ap_done, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1226_fu_956_ap_done, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1231_fu_963_ap_done)
    begin
                ap_block_state14_on_subcall_done <= ((grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1231_fu_963_ap_done = ap_const_logic_0) or (grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1226_fu_956_ap_done = ap_const_logic_0) or (grp_fpadd503_60_6167_fu_937_ap_done = ap_const_logic_0));
    end process;


    ap_block_state16_on_subcall_done_assign_proc : process(grp_fpadd503_60_6167_fu_937_ap_done, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1227_fu_971_ap_done, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_23_1_fu_978_ap_done)
    begin
                ap_block_state16_on_subcall_done <= ((grp_LADDER3PT_1_Pipeline_VITIS_LOOP_23_1_fu_978_ap_done = ap_const_logic_0) or (grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1227_fu_971_ap_done = ap_const_logic_0) or (grp_fpadd503_60_6167_fu_937_ap_done = ap_const_logic_0));
    end process;


    ap_block_state18_on_subcall_done_assign_proc : process(grp_fp2div2_503_fu_984_ap_done, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1229_fu_992_ap_done)
    begin
                ap_block_state18_on_subcall_done <= ((grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1229_fu_992_ap_done = ap_const_logic_0) or (grp_fp2div2_503_fu_984_ap_done = ap_const_logic_0));
    end process;


    ap_block_state20_on_subcall_done_assign_proc : process(grp_fp2div2_503_fu_984_ap_done, grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1230_fu_1000_ap_done)
    begin
                ap_block_state20_on_subcall_done <= ((grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1230_fu_1000_ap_done = ap_const_logic_0) or (grp_fp2div2_503_fu_984_ap_done = ap_const_logic_0));
    end process;


    ap_block_state27_on_subcall_done_assign_proc : process(grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_ap_done, grp_fpadd503_15181_fu_1021_ap_done)
    begin
                ap_block_state27_on_subcall_done <= ((grp_fpadd503_15181_fu_1021_ap_done = ap_const_logic_0) or (grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_ap_done = ap_const_logic_0));
    end process;


    ap_block_state29_on_subcall_done_assign_proc : process(grp_fpadd503_15181_fu_1021_ap_done, grp_fpsub503_143_fu_1039_ap_done)
    begin
                ap_block_state29_on_subcall_done <= ((grp_fpsub503_143_fu_1039_ap_done = ap_const_logic_0) or (grp_fpadd503_15181_fu_1021_ap_done = ap_const_logic_0));
    end process;


    ap_block_state31_on_subcall_done_assign_proc : process(grp_fpsub503_143_fu_1039_ap_done, grp_fpsub503_14679_fu_1051_ap_done, grp_fpadd503_148_fu_1069_ap_done)
    begin
                ap_block_state31_on_subcall_done <= ((grp_fpadd503_148_fu_1069_ap_done = ap_const_logic_0) or (grp_fpsub503_14679_fu_1051_ap_done = ap_const_logic_0) or (grp_fpsub503_143_fu_1039_ap_done = ap_const_logic_0));
    end process;


    ap_block_state33_on_subcall_done_assign_proc : process(grp_fpsub503_14679_fu_1051_ap_done, grp_fpadd503_148_fu_1069_ap_done, grp_fpcorrection503_fu_1077_ap_done)
    begin
                ap_block_state33_on_subcall_done <= ((grp_fpcorrection503_fu_1077_ap_done = ap_const_logic_0) or (grp_fpadd503_148_fu_1069_ap_done = ap_const_logic_0) or (grp_fpsub503_14679_fu_1051_ap_done = ap_const_logic_0));
    end process;


    ap_block_state35_on_subcall_done_assign_proc : process(grp_fpcorrection503_fu_1077_ap_done, grp_fp2sqr503_mont_fu_1087_ap_done)
    begin
                ap_block_state35_on_subcall_done <= ((grp_fp2sqr503_mont_fu_1087_ap_done = ap_const_logic_0) or (grp_fpcorrection503_fu_1077_ap_done = ap_const_logic_0));
    end process;


    ap_block_state37_on_subcall_done_assign_proc : process(grp_fp2sqr503_mont_fu_1087_ap_done, grp_fp2mul503_mont_133_2_fu_1097_ap_done)
    begin
                ap_block_state37_on_subcall_done <= ((grp_fp2mul503_mont_133_2_fu_1097_ap_done = ap_const_logic_0) or (grp_fp2sqr503_mont_fu_1087_ap_done = ap_const_logic_0));
    end process;


    ap_block_state39_on_subcall_done_assign_proc : process(grp_fpsub503_14679_fu_1051_ap_done, grp_fp2mul503_mont_64_65_fu_1107_ap_done)
    begin
                ap_block_state39_on_subcall_done <= ((grp_fp2mul503_mont_64_65_fu_1107_ap_done = ap_const_logic_0) or (grp_fpsub503_14679_fu_1051_ap_done = ap_const_logic_0));
    end process;


    ap_block_state41_on_subcall_done_assign_proc : process(grp_fpsub503_14679_fu_1051_ap_done, grp_fpsub503_fu_1118_ap_done)
    begin
                ap_block_state41_on_subcall_done <= ((grp_fpsub503_fu_1118_ap_done = ap_const_logic_0) or (grp_fpsub503_14679_fu_1051_ap_done = ap_const_logic_0));
    end process;


    ap_block_state43_on_subcall_done_assign_proc : process(grp_fpsub503_fu_1118_ap_done, grp_fp2mul503_mont_fu_1133_ap_done, grp_fp2mul503_mont_66_69_fu_1143_ap_done)
    begin
                ap_block_state43_on_subcall_done <= ((grp_fp2mul503_mont_66_69_fu_1143_ap_done = ap_const_logic_0) or (grp_fp2mul503_mont_fu_1133_ap_done = ap_const_logic_0) or (grp_fpsub503_fu_1118_ap_done = ap_const_logic_0));
    end process;


    ap_block_state45_on_subcall_done_assign_proc : process(grp_fpadd503_147_fu_1156_ap_done, grp_fp2sqr503_mont_70_71_fu_1167_ap_done)
    begin
                ap_block_state45_on_subcall_done <= ((grp_fp2sqr503_mont_70_71_fu_1167_ap_done = ap_const_logic_0) or (grp_fpadd503_147_fu_1156_ap_done = ap_const_logic_0));
    end process;


    ap_block_state47_on_subcall_done_assign_proc : process(grp_fpadd503_147_fu_1156_ap_done, grp_fpadd503_fu_1177_ap_done, grp_fp2mul503_mont_72_73_1_fu_1192_ap_done)
    begin
                ap_block_state47_on_subcall_done <= ((grp_fp2mul503_mont_72_73_1_fu_1192_ap_done = ap_const_logic_0) or (grp_fpadd503_fu_1177_ap_done = ap_const_logic_0) or (grp_fpadd503_147_fu_1156_ap_done = ap_const_logic_0));
    end process;


    ap_block_state49_on_subcall_done_assign_proc : process(grp_fpadd503_fu_1177_ap_done, grp_fp2mul503_mont_1339777_fu_1205_ap_done)
    begin
                ap_block_state49_on_subcall_done <= ((grp_fp2mul503_mont_1339777_fu_1205_ap_done = ap_const_logic_0) or (grp_fpadd503_fu_1177_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state21, icmp_ln317_fu_1223_p2)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln317_fu_1223_p2 = ap_const_lv1_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state21, icmp_ln317_fu_1223_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln317_fu_1223_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bit_fu_1375_p1 <= lshr_ln319_fu_1369_p2(1 - 1 downto 0);
    ephemeralsk_address0 <= ephemeralsk_address0_local;

    ephemeralsk_address0_local_assign_proc : process(ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, zext_ln319_10_fu_1270_p1, zext_ln319_12_fu_1299_p1, zext_ln319_14_fu_1323_p1, zext_ln319_16_fu_1347_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            ephemeralsk_address0_local <= zext_ln319_16_fu_1347_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            ephemeralsk_address0_local <= zext_ln319_14_fu_1323_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            ephemeralsk_address0_local <= zext_ln319_12_fu_1299_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            ephemeralsk_address0_local <= zext_ln319_10_fu_1270_p1(5 - 1 downto 0);
        else 
            ephemeralsk_address0_local <= "XXXXX";
        end if; 
    end process;

    ephemeralsk_address1 <= ephemeralsk_address1_local;

    ephemeralsk_address1_local_assign_proc : process(ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, zext_ln319_9_fu_1257_p1, zext_ln319_11_fu_1287_p1, zext_ln319_13_fu_1311_p1, zext_ln319_15_fu_1335_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            ephemeralsk_address1_local <= zext_ln319_15_fu_1335_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            ephemeralsk_address1_local <= zext_ln319_13_fu_1311_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            ephemeralsk_address1_local <= zext_ln319_11_fu_1287_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            ephemeralsk_address1_local <= zext_ln319_9_fu_1257_p1(5 - 1 downto 0);
        else 
            ephemeralsk_address1_local <= "XXXXX";
        end if; 
    end process;

    ephemeralsk_ce0 <= ephemeralsk_ce0_local;

    ephemeralsk_ce0_local_assign_proc : process(ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            ephemeralsk_ce0_local <= ap_const_logic_1;
        else 
            ephemeralsk_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    ephemeralsk_ce1 <= ephemeralsk_ce1_local;

    ephemeralsk_ce1_local_assign_proc : process(ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            ephemeralsk_ce1_local <= ap_const_logic_1;
        else 
            ephemeralsk_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    grp_LADDER3PT_1_Pipeline_1_fu_879_ap_start <= grp_LADDER3PT_1_Pipeline_1_fu_879_ap_start_reg;
    grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1223_fu_909_ap_start <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1223_fu_909_ap_start_reg;
    grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1224_fu_923_ap_start <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1224_fu_923_ap_start_reg;
    grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1225_fu_916_ap_start <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1225_fu_916_ap_start_reg;
    grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1226_fu_956_ap_start <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1226_fu_956_ap_start_reg;
    grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1227_fu_971_ap_start <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1227_fu_971_ap_start_reg;
    grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1228_fu_930_ap_start <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1228_fu_930_ap_start_reg;
    grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1229_fu_992_ap_start <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1229_fu_992_ap_start_reg;
    grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1230_fu_1000_ap_start <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1230_fu_1000_ap_start_reg;
    grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1231_fu_963_ap_start <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1231_fu_963_ap_start_reg;
    grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_ap_start <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_14_1_fu_887_ap_start_reg;
    grp_LADDER3PT_1_Pipeline_VITIS_LOOP_23_1_fu_978_ap_start <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_23_1_fu_978_ap_start_reg;
    grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_ap_start <= grp_LADDER3PT_1_Pipeline_VITIS_LOOP_267_1_fu_1008_ap_start_reg;
    grp_fp2div2_503_fu_984_ap_start <= grp_fp2div2_503_fu_984_ap_start_reg;
    grp_fp2mul503_mont_1339777_fu_1205_ap_start <= grp_fp2mul503_mont_1339777_fu_1205_ap_start_reg;
    grp_fp2mul503_mont_133_2_fu_1097_ap_start <= grp_fp2mul503_mont_133_2_fu_1097_ap_start_reg;
    grp_fp2mul503_mont_64_65_fu_1107_ap_start <= grp_fp2mul503_mont_64_65_fu_1107_ap_start_reg;
    grp_fp2mul503_mont_66_69_fu_1143_ap_start <= grp_fp2mul503_mont_66_69_fu_1143_ap_start_reg;

    grp_fp2mul503_mont_72_73_1_fu_1192_R_X_q0_assign_proc : process(R_X_q0, R_Z_q0, ap_CS_fsm_state53, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            grp_fp2mul503_mont_72_73_1_fu_1192_R_X_q0 <= R_Z_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            grp_fp2mul503_mont_72_73_1_fu_1192_R_X_q0 <= R_X_q0;
        else 
            grp_fp2mul503_mont_72_73_1_fu_1192_R_X_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fp2mul503_mont_72_73_1_fu_1192_R_X_q1_assign_proc : process(R_X_q1, R_Z_q1, ap_CS_fsm_state53, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            grp_fp2mul503_mont_72_73_1_fu_1192_R_X_q1 <= R_Z_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            grp_fp2mul503_mont_72_73_1_fu_1192_R_X_q1 <= R_X_q1;
        else 
            grp_fp2mul503_mont_72_73_1_fu_1192_R_X_q1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fp2mul503_mont_72_73_1_fu_1192_ap_start <= grp_fp2mul503_mont_72_73_1_fu_1192_ap_start_reg;

    grp_fp2mul503_mont_72_73_1_fu_1192_c_0_q0_assign_proc : process(R2_X_q0, R2_Z_q0, ap_CS_fsm_state53, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            grp_fp2mul503_mont_72_73_1_fu_1192_c_0_q0 <= R2_X_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            grp_fp2mul503_mont_72_73_1_fu_1192_c_0_q0 <= R2_Z_q0;
        else 
            grp_fp2mul503_mont_72_73_1_fu_1192_c_0_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fp2mul503_mont_72_73_1_fu_1192_c_1_q0_assign_proc : process(R2_X_4_q0, R2_Z_4_q0, ap_CS_fsm_state53, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            grp_fp2mul503_mont_72_73_1_fu_1192_c_1_q0 <= R2_X_4_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            grp_fp2mul503_mont_72_73_1_fu_1192_c_1_q0 <= R2_Z_4_q0;
        else 
            grp_fp2mul503_mont_72_73_1_fu_1192_c_1_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fp2mul503_mont_fu_1133_ap_start <= grp_fp2mul503_mont_fu_1133_ap_start_reg;
    grp_fp2sqr503_mont_70_71_fu_1167_ap_start <= grp_fp2sqr503_mont_70_71_fu_1167_ap_start_reg;

    grp_fp2sqr503_mont_70_71_fu_1167_c_0_q0_assign_proc : process(R2_X_q0, R2_Z_q0, ap_CS_fsm_state45, ap_CS_fsm_state51)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            grp_fp2sqr503_mont_70_71_fu_1167_c_0_q0 <= R2_X_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            grp_fp2sqr503_mont_70_71_fu_1167_c_0_q0 <= R2_Z_q0;
        else 
            grp_fp2sqr503_mont_70_71_fu_1167_c_0_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fp2sqr503_mont_70_71_fu_1167_c_1_q0_assign_proc : process(R2_X_4_q0, R2_Z_4_q0, ap_CS_fsm_state45, ap_CS_fsm_state51)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            grp_fp2sqr503_mont_70_71_fu_1167_c_1_q0 <= R2_X_4_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            grp_fp2sqr503_mont_70_71_fu_1167_c_1_q0 <= R2_Z_4_q0;
        else 
            grp_fp2sqr503_mont_70_71_fu_1167_c_1_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fp2sqr503_mont_fu_1087_a_q0_assign_proc : process(t0_q0, t1_q0, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_fp2sqr503_mont_fu_1087_a_q0 <= t1_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_fp2sqr503_mont_fu_1087_a_q0 <= t0_q0;
        else 
            grp_fp2sqr503_mont_fu_1087_a_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fp2sqr503_mont_fu_1087_a_q1_assign_proc : process(t0_q1, t1_q1, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_fp2sqr503_mont_fu_1087_a_q1 <= t1_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_fp2sqr503_mont_fu_1087_a_q1 <= t0_q1;
        else 
            grp_fp2sqr503_mont_fu_1087_a_q1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fp2sqr503_mont_fu_1087_ap_start <= grp_fp2sqr503_mont_fu_1087_ap_start_reg;

    grp_fp2sqr503_mont_fu_1087_c_q0_assign_proc : process(R0_X_q0, R0_Z_q0, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_fp2sqr503_mont_fu_1087_c_q0 <= R0_Z_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_fp2sqr503_mont_fu_1087_c_q0 <= R0_X_q0;
        else 
            grp_fp2sqr503_mont_fu_1087_c_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fpadd503_147_fu_1156_a_q0_assign_proc : process(R2_X_q0, R2_X_4_q0, ap_CS_fsm_state45, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            grp_fpadd503_147_fu_1156_a_q0 <= R2_X_4_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            grp_fpadd503_147_fu_1156_a_q0 <= R2_X_q0;
        else 
            grp_fpadd503_147_fu_1156_a_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fpadd503_147_fu_1156_ap_start <= grp_fpadd503_147_fu_1156_ap_start_reg;

    grp_fpadd503_147_fu_1156_c_offset1_assign_proc : process(ap_CS_fsm_state45, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            grp_fpadd503_147_fu_1156_c_offset1 <= ap_const_lv1_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            grp_fpadd503_147_fu_1156_c_offset1 <= ap_const_lv1_0;
        else 
            grp_fpadd503_147_fu_1156_c_offset1 <= "X";
        end if; 
    end process;

    grp_fpadd503_148_fu_1069_ap_start <= grp_fpadd503_148_fu_1069_ap_start_reg;

    grp_fpadd503_148_fu_1069_b_q0_assign_proc : process(R2_Z_q0, R2_Z_4_q0, ap_CS_fsm_state31, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fpadd503_148_fu_1069_b_q0 <= R2_Z_4_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            grp_fpadd503_148_fu_1069_b_q0 <= R2_Z_q0;
        else 
            grp_fpadd503_148_fu_1069_b_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fpadd503_148_fu_1069_c_q1_assign_proc : process(R2_X_q1, R2_X_4_q1, ap_CS_fsm_state31, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fpadd503_148_fu_1069_c_q1 <= R2_X_4_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            grp_fpadd503_148_fu_1069_c_q1 <= R2_X_q1;
        else 
            grp_fpadd503_148_fu_1069_c_q1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fpadd503_15181_fu_1021_a_offset1_assign_proc : process(ap_CS_fsm_state27, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_fpadd503_15181_fu_1021_a_offset1 <= ap_const_lv1_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            grp_fpadd503_15181_fu_1021_a_offset1 <= ap_const_lv1_0;
        else 
            grp_fpadd503_15181_fu_1021_a_offset1 <= "X";
        end if; 
    end process;

    grp_fpadd503_15181_fu_1021_ap_start <= grp_fpadd503_15181_fu_1021_ap_start_reg;

    grp_fpadd503_15181_fu_1021_b_offset2_assign_proc : process(ap_CS_fsm_state27, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_fpadd503_15181_fu_1021_b_offset2 <= ap_const_lv1_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            grp_fpadd503_15181_fu_1021_b_offset2 <= ap_const_lv1_0;
        else 
            grp_fpadd503_15181_fu_1021_b_offset2 <= "X";
        end if; 
    end process;


    grp_fpadd503_15181_fu_1021_c_offset_assign_proc : process(ap_CS_fsm_state27, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_fpadd503_15181_fu_1021_c_offset <= ap_const_lv1_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            grp_fpadd503_15181_fu_1021_c_offset <= ap_const_lv1_0;
        else 
            grp_fpadd503_15181_fu_1021_c_offset <= "X";
        end if; 
    end process;

    grp_fpadd503_58_60_fu_895_ap_start <= grp_fpadd503_58_60_fu_895_ap_start_reg;

    grp_fpadd503_58_60_fu_895_c_0_offset_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fpadd503_58_60_fu_895_c_0_offset <= ap_const_lv1_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fpadd503_58_60_fu_895_c_0_offset <= ap_const_lv1_0;
        else 
            grp_fpadd503_58_60_fu_895_c_0_offset <= "X";
        end if; 
    end process;


    grp_fpadd503_58_60_fu_895_c_1_offset_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fpadd503_58_60_fu_895_c_1_offset <= ap_const_lv1_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fpadd503_58_60_fu_895_c_1_offset <= ap_const_lv1_0;
        else 
            grp_fpadd503_58_60_fu_895_c_1_offset <= "X";
        end if; 
    end process;


    grp_fpadd503_60_6167_fu_937_a_offset_assign_proc : process(ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fpadd503_60_6167_fu_937_a_offset <= ap_const_lv1_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fpadd503_60_6167_fu_937_a_offset <= ap_const_lv1_0;
        else 
            grp_fpadd503_60_6167_fu_937_a_offset <= "X";
        end if; 
    end process;

    grp_fpadd503_60_6167_fu_937_ap_start <= grp_fpadd503_60_6167_fu_937_ap_start_reg;

    grp_fpadd503_60_6167_fu_937_c_0_offset_assign_proc : process(ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fpadd503_60_6167_fu_937_c_0_offset <= ap_const_lv1_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fpadd503_60_6167_fu_937_c_0_offset <= ap_const_lv1_0;
        else 
            grp_fpadd503_60_6167_fu_937_c_0_offset <= "X";
        end if; 
    end process;


    grp_fpadd503_60_6167_fu_937_c_1_offset_assign_proc : process(ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fpadd503_60_6167_fu_937_c_1_offset <= ap_const_lv1_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fpadd503_60_6167_fu_937_c_1_offset <= ap_const_lv1_0;
        else 
            grp_fpadd503_60_6167_fu_937_c_1_offset <= "X";
        end if; 
    end process;


    grp_fpadd503_fu_1177_a_offset_assign_proc : process(ap_CS_fsm_state47, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            grp_fpadd503_fu_1177_a_offset <= ap_const_lv1_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            grp_fpadd503_fu_1177_a_offset <= ap_const_lv1_0;
        else 
            grp_fpadd503_fu_1177_a_offset <= "X";
        end if; 
    end process;

    grp_fpadd503_fu_1177_ap_start <= grp_fpadd503_fu_1177_ap_start_reg;

    grp_fpadd503_fu_1177_b_offset_assign_proc : process(ap_CS_fsm_state47, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            grp_fpadd503_fu_1177_b_offset <= ap_const_lv1_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            grp_fpadd503_fu_1177_b_offset <= ap_const_lv1_0;
        else 
            grp_fpadd503_fu_1177_b_offset <= "X";
        end if; 
    end process;


    grp_fpadd503_fu_1177_c_q1_assign_proc : process(R2_X_q1, R2_X_4_q1, ap_CS_fsm_state47, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            grp_fpadd503_fu_1177_c_q1 <= R2_X_4_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            grp_fpadd503_fu_1177_c_q1 <= R2_X_q1;
        else 
            grp_fpadd503_fu_1177_c_q1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fpcorrection503_fu_1077_a_offset_assign_proc : process(ap_CS_fsm_state33, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_fpcorrection503_fu_1077_a_offset <= ap_const_lv1_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fpcorrection503_fu_1077_a_offset <= ap_const_lv1_0;
        else 
            grp_fpcorrection503_fu_1077_a_offset <= "X";
        end if; 
    end process;

    grp_fpcorrection503_fu_1077_ap_start <= grp_fpcorrection503_fu_1077_ap_start_reg;

    grp_fpsub503_143_fu_1039_a_q0_assign_proc : process(R2_X_q0, R2_X_4_q0, ap_CS_fsm_state29, ap_CS_fsm_state31)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            grp_fpsub503_143_fu_1039_a_q0 <= R2_X_4_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_fpsub503_143_fu_1039_a_q0 <= R2_X_q0;
        else 
            grp_fpsub503_143_fu_1039_a_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fpsub503_143_fu_1039_ap_start <= grp_fpsub503_143_fu_1039_ap_start_reg;

    grp_fpsub503_143_fu_1039_b_q0_assign_proc : process(R2_Z_q0, R2_Z_4_q0, ap_CS_fsm_state29, ap_CS_fsm_state31)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            grp_fpsub503_143_fu_1039_b_q0 <= R2_Z_4_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_fpsub503_143_fu_1039_b_q0 <= R2_Z_q0;
        else 
            grp_fpsub503_143_fu_1039_b_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fpsub503_143_fu_1039_c_offset_assign_proc : process(ap_CS_fsm_state29, ap_CS_fsm_state31)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            grp_fpsub503_143_fu_1039_c_offset <= ap_const_lv1_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_fpsub503_143_fu_1039_c_offset <= ap_const_lv1_0;
        else 
            grp_fpsub503_143_fu_1039_c_offset <= "X";
        end if; 
    end process;


    grp_fpsub503_14679_fu_1051_a_offset1_assign_proc : process(ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state39, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            grp_fpsub503_14679_fu_1051_a_offset1 <= ap_const_lv1_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            grp_fpsub503_14679_fu_1051_a_offset1 <= ap_const_lv1_0;
        else 
            grp_fpsub503_14679_fu_1051_a_offset1 <= "X";
        end if; 
    end process;

    grp_fpsub503_14679_fu_1051_ap_start <= grp_fpsub503_14679_fu_1051_ap_start_reg;

    grp_fpsub503_14679_fu_1051_b_offset2_assign_proc : process(ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state39, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            grp_fpsub503_14679_fu_1051_b_offset2 <= ap_const_lv1_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            grp_fpsub503_14679_fu_1051_b_offset2 <= ap_const_lv1_0;
        else 
            grp_fpsub503_14679_fu_1051_b_offset2 <= "X";
        end if; 
    end process;


    grp_fpsub503_14679_fu_1051_c_offset_assign_proc : process(ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state39, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            grp_fpsub503_14679_fu_1051_c_offset <= ap_const_lv1_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            grp_fpsub503_14679_fu_1051_c_offset <= ap_const_lv1_0;
        else 
            grp_fpsub503_14679_fu_1051_c_offset <= "X";
        end if; 
    end process;


    grp_fpsub503_14679_fu_1051_c_q1_assign_proc : process(t1_q1, t2_q1, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state39, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            grp_fpsub503_14679_fu_1051_c_q1 <= t2_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            grp_fpsub503_14679_fu_1051_c_q1 <= t1_q1;
        else 
            grp_fpsub503_14679_fu_1051_c_q1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fpsub503_fu_1118_a_offset_assign_proc : process(ap_CS_fsm_state41, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            grp_fpsub503_fu_1118_a_offset <= ap_const_lv1_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            grp_fpsub503_fu_1118_a_offset <= ap_const_lv1_0;
        else 
            grp_fpsub503_fu_1118_a_offset <= "X";
        end if; 
    end process;

    grp_fpsub503_fu_1118_ap_start <= grp_fpsub503_fu_1118_ap_start_reg;

    grp_fpsub503_fu_1118_b_offset_assign_proc : process(ap_CS_fsm_state41, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            grp_fpsub503_fu_1118_b_offset <= ap_const_lv1_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            grp_fpsub503_fu_1118_b_offset <= ap_const_lv1_0;
        else 
            grp_fpsub503_fu_1118_b_offset <= "X";
        end if; 
    end process;


    grp_fpsub503_fu_1118_c_q1_assign_proc : process(R2_Z_q1, R2_Z_4_q1, ap_CS_fsm_state41, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            grp_fpsub503_fu_1118_c_q1 <= R2_Z_4_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            grp_fpsub503_fu_1118_c_q1 <= R2_Z_q1;
        else 
            grp_fpsub503_fu_1118_c_q1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    i_288_fu_1229_p2 <= std_logic_vector(unsigned(i_065_fu_158) + unsigned(ap_const_lv8_1));
    icmp_ln317_fu_1223_p2 <= "1" when (i_065_fu_158 = ap_const_lv8_FA) else "0";
    lshr_ln319_fu_1369_p2 <= std_logic_vector(shift_right(unsigned(or_ln319_s_fu_1352_p9),to_integer(unsigned('0' & zext_ln319_fu_1366_p1(31-1 downto 0)))));
    or_ln319_1_fu_1316_p3 <= (tmp_s_reg_1400 & ap_const_lv3_5);
    or_ln319_2_fu_1328_p3 <= (tmp_s_reg_1400 & ap_const_lv3_6);
    or_ln319_3_fu_1340_p3 <= (tmp_s_reg_1400 & ap_const_lv3_7);
    or_ln319_7_fu_1280_p3 <= (tmp_s_reg_1400 & ap_const_lv3_2);
    or_ln319_8_fu_1292_p3 <= (tmp_s_reg_1400 & ap_const_lv3_3);
    or_ln319_9_fu_1304_p3 <= (tmp_s_reg_1400 & ap_const_lv3_4);
    or_ln319_s_fu_1352_p9 <= (((((((ephemeralsk_q0 & ephemeralsk_q1) & ephemeralsk_load_12_reg_1465) & ephemeralsk_load_11_reg_1460) & ephemeralsk_load_10_reg_1445) & ephemeralsk_load_9_reg_1440) & ephemeralsk_load_8_reg_1425) & ephemeralsk_load_reg_1420);
    or_ln_fu_1262_p3 <= (tmp_s_fu_1239_p4 & ap_const_lv3_1);
    swap_fu_1379_p2 <= (prevbit_reg_867 xor bit_reg_1480);

    t0_address0_assign_proc : process(grp_fpadd503_15181_fu_1021_c_address0, grp_fp2sqr503_mont_fu_1087_a_address0, grp_fp2mul503_mont_133_2_fu_1097_c_address0, grp_fpsub503_fu_1118_a_address0, grp_fpadd503_fu_1177_a_address0, ap_CS_fsm_state27, ap_CS_fsm_state29, ap_CS_fsm_state41, ap_CS_fsm_state35, ap_CS_fsm_state37, ap_CS_fsm_state43, ap_CS_fsm_state47, ap_CS_fsm_state49)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state47))) then 
            t0_address0 <= grp_fpadd503_fu_1177_a_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            t0_address0 <= grp_fpsub503_fu_1118_a_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            t0_address0 <= grp_fp2mul503_mont_133_2_fu_1097_c_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            t0_address0 <= grp_fp2sqr503_mont_fu_1087_a_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            t0_address0 <= grp_fpadd503_15181_fu_1021_c_address0;
        else 
            t0_address0 <= "XXXX";
        end if; 
    end process;


    t0_address1_assign_proc : process(grp_fpadd503_15181_fu_1021_c_address1, grp_fp2sqr503_mont_fu_1087_a_address1, grp_fp2mul503_mont_133_2_fu_1097_c_address1, ap_CS_fsm_state27, ap_CS_fsm_state29, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            t0_address1 <= grp_fp2mul503_mont_133_2_fu_1097_c_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            t0_address1 <= grp_fp2sqr503_mont_fu_1087_a_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            t0_address1 <= grp_fpadd503_15181_fu_1021_c_address1;
        else 
            t0_address1 <= "XXXX";
        end if; 
    end process;


    t0_ce0_assign_proc : process(grp_fpadd503_15181_fu_1021_c_ce0, grp_fp2sqr503_mont_fu_1087_a_ce0, grp_fp2mul503_mont_133_2_fu_1097_c_ce0, grp_fpsub503_fu_1118_a_ce0, grp_fpadd503_fu_1177_a_ce0, ap_CS_fsm_state27, ap_CS_fsm_state29, ap_CS_fsm_state41, ap_CS_fsm_state35, ap_CS_fsm_state37, ap_CS_fsm_state43, ap_CS_fsm_state47, ap_CS_fsm_state49)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state47))) then 
            t0_ce0 <= grp_fpadd503_fu_1177_a_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            t0_ce0 <= grp_fpsub503_fu_1118_a_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            t0_ce0 <= grp_fp2mul503_mont_133_2_fu_1097_c_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            t0_ce0 <= grp_fp2sqr503_mont_fu_1087_a_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            t0_ce0 <= grp_fpadd503_15181_fu_1021_c_ce0;
        else 
            t0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    t0_ce1_assign_proc : process(grp_fpadd503_15181_fu_1021_c_ce1, grp_fp2sqr503_mont_fu_1087_a_ce1, grp_fp2mul503_mont_133_2_fu_1097_c_ce1, ap_CS_fsm_state27, ap_CS_fsm_state29, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            t0_ce1 <= grp_fp2mul503_mont_133_2_fu_1097_c_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            t0_ce1 <= grp_fp2sqr503_mont_fu_1087_a_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            t0_ce1 <= grp_fpadd503_15181_fu_1021_c_ce1;
        else 
            t0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    t0_d0_assign_proc : process(grp_fpadd503_15181_fu_1021_c_d0, grp_fp2mul503_mont_133_2_fu_1097_c_d0, ap_CS_fsm_state27, ap_CS_fsm_state29, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            t0_d0 <= grp_fp2mul503_mont_133_2_fu_1097_c_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            t0_d0 <= grp_fpadd503_15181_fu_1021_c_d0;
        else 
            t0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    t0_we0_assign_proc : process(grp_fpadd503_15181_fu_1021_c_we0, grp_fp2mul503_mont_133_2_fu_1097_c_we0, ap_CS_fsm_state27, ap_CS_fsm_state29, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            t0_we0 <= grp_fp2mul503_mont_133_2_fu_1097_c_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            t0_we0 <= grp_fpadd503_15181_fu_1021_c_we0;
        else 
            t0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    t1_address0_assign_proc : process(grp_fpsub503_14679_fu_1051_c_address0, grp_fp2sqr503_mont_fu_1087_a_address0, grp_fp2mul503_mont_64_65_fu_1107_c_address0, grp_fpsub503_fu_1118_b_address0, grp_fpadd503_fu_1177_b_address0, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state39, ap_CS_fsm_state41, ap_CS_fsm_state37, ap_CS_fsm_state43, ap_CS_fsm_state47, ap_CS_fsm_state49)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state47))) then 
            t1_address0 <= grp_fpadd503_fu_1177_b_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            t1_address0 <= grp_fpsub503_fu_1118_b_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            t1_address0 <= grp_fp2mul503_mont_64_65_fu_1107_c_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            t1_address0 <= grp_fp2sqr503_mont_fu_1087_a_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            t1_address0 <= grp_fpsub503_14679_fu_1051_c_address0;
        else 
            t1_address0 <= "XXXX";
        end if; 
    end process;


    t1_address1_assign_proc : process(grp_fpsub503_14679_fu_1051_c_address1, grp_fp2sqr503_mont_fu_1087_a_address1, grp_fp2mul503_mont_64_65_fu_1107_c_address1, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state39, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            t1_address1 <= grp_fp2mul503_mont_64_65_fu_1107_c_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            t1_address1 <= grp_fp2sqr503_mont_fu_1087_a_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            t1_address1 <= grp_fpsub503_14679_fu_1051_c_address1;
        else 
            t1_address1 <= "XXXX";
        end if; 
    end process;


    t1_ce0_assign_proc : process(grp_fpsub503_14679_fu_1051_c_ce0, grp_fp2sqr503_mont_fu_1087_a_ce0, grp_fp2mul503_mont_64_65_fu_1107_c_ce0, grp_fpsub503_fu_1118_b_ce0, grp_fpadd503_fu_1177_b_ce0, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state39, ap_CS_fsm_state41, ap_CS_fsm_state37, ap_CS_fsm_state43, ap_CS_fsm_state47, ap_CS_fsm_state49)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state47))) then 
            t1_ce0 <= grp_fpadd503_fu_1177_b_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            t1_ce0 <= grp_fpsub503_fu_1118_b_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            t1_ce0 <= grp_fp2mul503_mont_64_65_fu_1107_c_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            t1_ce0 <= grp_fp2sqr503_mont_fu_1087_a_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            t1_ce0 <= grp_fpsub503_14679_fu_1051_c_ce0;
        else 
            t1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    t1_ce1_assign_proc : process(grp_fpsub503_14679_fu_1051_c_ce1, grp_fp2sqr503_mont_fu_1087_a_ce1, grp_fp2mul503_mont_64_65_fu_1107_c_ce1, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state39, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            t1_ce1 <= grp_fp2mul503_mont_64_65_fu_1107_c_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            t1_ce1 <= grp_fp2sqr503_mont_fu_1087_a_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            t1_ce1 <= grp_fpsub503_14679_fu_1051_c_ce1;
        else 
            t1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    t1_d0_assign_proc : process(grp_fpsub503_14679_fu_1051_c_d0, grp_fp2mul503_mont_64_65_fu_1107_c_d0, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            t1_d0 <= grp_fp2mul503_mont_64_65_fu_1107_c_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            t1_d0 <= grp_fpsub503_14679_fu_1051_c_d0;
        else 
            t1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    t1_we0_assign_proc : process(grp_fpsub503_14679_fu_1051_c_we0, grp_fp2mul503_mont_64_65_fu_1107_c_we0, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            t1_we0 <= grp_fp2mul503_mont_64_65_fu_1107_c_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            t1_we0 <= grp_fpsub503_14679_fu_1051_c_we0;
        else 
            t1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    t2_address0_assign_proc : process(grp_fpsub503_143_fu_1039_c_address0, grp_fpsub503_14679_fu_1051_c_address0, grp_fpcorrection503_fu_1077_a_address0, grp_fp2mul503_mont_133_2_fu_1097_b_address0, grp_fp2mul503_mont_66_69_fu_1143_a_address0, grp_fp2mul503_mont_1339777_fu_1205_b_address0, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state39, ap_CS_fsm_state41, ap_CS_fsm_state35, ap_CS_fsm_state37, ap_CS_fsm_state43, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            t2_address0 <= grp_fp2mul503_mont_1339777_fu_1205_b_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            t2_address0 <= grp_fp2mul503_mont_66_69_fu_1143_a_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            t2_address0 <= grp_fp2mul503_mont_133_2_fu_1097_b_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            t2_address0 <= grp_fpcorrection503_fu_1077_a_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            t2_address0 <= grp_fpsub503_14679_fu_1051_c_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            t2_address0 <= grp_fpsub503_143_fu_1039_c_address0;
        else 
            t2_address0 <= "XXXX";
        end if; 
    end process;


    t2_address1_assign_proc : process(grp_fpsub503_143_fu_1039_c_address1, grp_fpsub503_14679_fu_1051_c_address1, grp_fpcorrection503_fu_1077_a_address1, grp_fp2mul503_mont_133_2_fu_1097_b_address1, grp_fp2mul503_mont_66_69_fu_1143_a_address1, grp_fp2mul503_mont_1339777_fu_1205_b_address1, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state39, ap_CS_fsm_state41, ap_CS_fsm_state35, ap_CS_fsm_state37, ap_CS_fsm_state43, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            t2_address1 <= grp_fp2mul503_mont_1339777_fu_1205_b_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            t2_address1 <= grp_fp2mul503_mont_66_69_fu_1143_a_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            t2_address1 <= grp_fp2mul503_mont_133_2_fu_1097_b_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            t2_address1 <= grp_fpcorrection503_fu_1077_a_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            t2_address1 <= grp_fpsub503_14679_fu_1051_c_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            t2_address1 <= grp_fpsub503_143_fu_1039_c_address1;
        else 
            t2_address1 <= "XXXX";
        end if; 
    end process;


    t2_ce0_assign_proc : process(grp_fpsub503_143_fu_1039_c_ce0, grp_fpsub503_14679_fu_1051_c_ce0, grp_fpcorrection503_fu_1077_a_ce0, grp_fp2mul503_mont_133_2_fu_1097_b_ce0, grp_fp2mul503_mont_66_69_fu_1143_a_ce0, grp_fp2mul503_mont_1339777_fu_1205_b_ce0, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state39, ap_CS_fsm_state41, ap_CS_fsm_state35, ap_CS_fsm_state37, ap_CS_fsm_state43, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            t2_ce0 <= grp_fp2mul503_mont_1339777_fu_1205_b_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            t2_ce0 <= grp_fp2mul503_mont_66_69_fu_1143_a_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            t2_ce0 <= grp_fp2mul503_mont_133_2_fu_1097_b_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            t2_ce0 <= grp_fpcorrection503_fu_1077_a_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            t2_ce0 <= grp_fpsub503_14679_fu_1051_c_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            t2_ce0 <= grp_fpsub503_143_fu_1039_c_ce0;
        else 
            t2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    t2_ce1_assign_proc : process(grp_fpsub503_143_fu_1039_c_ce1, grp_fpsub503_14679_fu_1051_c_ce1, grp_fpcorrection503_fu_1077_a_ce1, grp_fp2mul503_mont_133_2_fu_1097_b_ce1, grp_fp2mul503_mont_66_69_fu_1143_a_ce1, grp_fp2mul503_mont_1339777_fu_1205_b_ce1, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state39, ap_CS_fsm_state41, ap_CS_fsm_state35, ap_CS_fsm_state37, ap_CS_fsm_state43, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            t2_ce1 <= grp_fp2mul503_mont_1339777_fu_1205_b_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            t2_ce1 <= grp_fp2mul503_mont_66_69_fu_1143_a_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            t2_ce1 <= grp_fp2mul503_mont_133_2_fu_1097_b_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            t2_ce1 <= grp_fpcorrection503_fu_1077_a_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            t2_ce1 <= grp_fpsub503_14679_fu_1051_c_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            t2_ce1 <= grp_fpsub503_143_fu_1039_c_ce1;
        else 
            t2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    t2_d0_assign_proc : process(grp_fpsub503_143_fu_1039_c_d0, grp_fpsub503_14679_fu_1051_c_d0, grp_fpcorrection503_fu_1077_a_d0, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state39, ap_CS_fsm_state41, ap_CS_fsm_state35)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            t2_d0 <= grp_fpcorrection503_fu_1077_a_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            t2_d0 <= grp_fpsub503_14679_fu_1051_c_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            t2_d0 <= grp_fpsub503_143_fu_1039_c_d0;
        else 
            t2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    t2_we0_assign_proc : process(grp_fpsub503_143_fu_1039_c_we0, grp_fpsub503_14679_fu_1051_c_we0, grp_fpcorrection503_fu_1077_a_we0, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state39, ap_CS_fsm_state41, ap_CS_fsm_state35)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            t2_we0 <= grp_fpcorrection503_fu_1077_a_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            t2_we0 <= grp_fpsub503_14679_fu_1051_c_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            t2_we0 <= grp_fpsub503_143_fu_1039_c_we0;
        else 
            t2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_s_fu_1239_p4 <= i_065_fu_158(7 downto 6);
    trunc_ln317_fu_1235_p1 <= i_065_fu_158(6 - 1 downto 0);
    zext_ln319_10_fu_1270_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln_fu_1262_p3),32));
    zext_ln319_11_fu_1287_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln319_7_fu_1280_p3),32));
    zext_ln319_12_fu_1299_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln319_8_fu_1292_p3),32));
    zext_ln319_13_fu_1311_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln319_9_fu_1304_p3),32));
    zext_ln319_14_fu_1323_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln319_1_fu_1316_p3),32));
    zext_ln319_15_fu_1335_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln319_2_fu_1328_p3),32));
    zext_ln319_16_fu_1347_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln319_3_fu_1340_p3),32));
    zext_ln319_9_fu_1257_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln_fu_1249_p3),32));
    zext_ln319_fu_1366_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln317_reg_1395),64));
end behav;
