
{{< figure src="images/os/1_20_Virtual_Models.jpg"  alt="1.20 Virtualization"  caption="1.20 Virtualization" >}}

{{< figure src="images/os/1_21_Java_VM.jpg"  alt="1.21 Java Virtual Machine"  caption="1.21 Java Virtual Machine" >}}

```html
<figure>
  <img src="/os/1_20_Virtual_Models.jpg" alt="1.20 Virtualization" />
  <figcaption>1.20 Virtualization</figcaption>
</figure>
```

```html
<figure>
  <img src="/os/1_21_Java_VM.jpg" alt="1.21 Java Virtual Machine" />
  <figcaption>1.21 Java Virtual Machine</figcaption>
</figure>
```

---


{{< figure src="images/os/2_01_OS_Services.jpg"  alt="2.1 Operating System Services"  caption="2.1 Operating System Services" >}}

{{< figure  src="images/os/2_18_AndroidArchitecture.jpg"  alt="2.18 Android Architecture"  caption="2.18 Android Architecture" >}}

{{< figure  src="images/os/3_01_Process_Memory.jpg"  alt="3.01 A Process in Memory"  caption="3.01 A Process in Memory" >}}

{{< figure  src="images/os/3_02_ProcessState.jpg"  alt="3.02 States Of Process"  caption="3.02 States Of Process" >}}

{{< figure  src="images/os/3_03_PCB.jpg"  alt="3.03 Process Control Block"  caption="3.03 Process Control Block" >}}


{{< figure  src="images/os/3_04_ProcessSwitch.jpg"  alt="3.04 Process Switching"  caption="3.04 Process Switching" >}}

{{< figure  src="images/os/3_06_QueueingDiagram.jpg"  alt="3.06 Queueing Diagram Representing Process Scheduling"  caption="3.06 Queueing Diagram Representing Process Scheduling" >}}


{{< figure  src="images/os/3_07_QueuingDiagram2.jpg"  alt="3.07 Medium Term Scheduling in Queueing Diagram"  caption="3.07 Medium Term Scheduling in Queueing Diagram" >}}

{{< figure  src="images/os/3_12_CommunicationsModels.jpg"  alt="3.12 Communication Models"  caption="3.12 Communication Models" >}}

```html
<figure>
  <img src="/os/2_01_OS_Services.jpg" alt="2.1 Operating System Services" />
  <figcaption>2.1 Operating System Services</figcaption>
</figure>
```

```html
<figure>
  <img src="/os/2_18_AndroidArchitecture.jpg" alt="2.18 Android Architecture" />
  <figcaption>2.18 Android Architecture</figcaption>
</figure>
```

```html
<figure>
  <img src="/os/3_01_Process_Memory.jpg" alt="3.01 A Process in Memory" />
  <figcaption>3.01 A Process in Memory</figcaption>
</figure>
```

```html
<figure>
  <img src="/os/3_02_ProcessState.jpg" alt="3.02 States Of Process" />
  <figcaption>3.02 States Of Process</figcaption>
</figure>
```

```html
<figure>
  <img src="/os/3_03_PCB.jpg" alt="3.03 Process Control Block" />
  <figcaption>3.03 Process Control Block</figcaption>
</figure>
```

```html
<figure>
  <img src="/os/3_04_ProcessSwitch.jpg" alt="3.04 Process Switching" />
  <figcaption>3.04 Process Switching</figcaption>
</figure>
```

```html
<figure>
  <img src="/os/3_06_QueueingDiagram.jpg" alt="3.06 Queueing Diagram Representing Process Scheduling" />
  <figcaption>3.06 Queueing Diagram Representing Process Scheduling</figcaption>
</figure>
```

```html
<figure>
  <img src="/os/3_07_QueuingDiagram2.jpg" alt="3.07 Medium Term Scheduling in Queueing Diagram" />
  <figcaption>3.07 Medium Term Scheduling in Queueing Diagram</figcaption>
</figure>
```

```html
<figure>
  <img src="/os/3_12_CommunicationsModels.jpg" alt="3.12 Communication Models" />
  <figcaption>3.12 Communication Models</figcaption>
</figure>
```

---

{{< figure  src="images/os/7_01_ResourceAllocation-min.jpg"  alt="7.01 Resource Allocation Graph"  caption="7.01 Resource Allocation Graph" >}}

{{< figure  src="images/os/7_02_Deadlock-min.jpg"  alt="7.02 Deadlock with Cycle"  caption="7.02 Deadlock with Cycle" >}}

{{< figure  src="images/os/7_07_DeadlockAvoidance-min.jpg"  alt="."  caption="." >}}

{{< figure  src="images/os/7_08_UnsafeState-min.jpg"  alt="."  caption="." >}}


{{< figure  src="images/os/7_09_TwoGraphs-min.jpg"  alt="."  caption="." >}}

{{< figure src="images/os/8_01_LogicalAddressSpace-min.jpg"  alt="."  caption="." >}}


{{< figure src="images/os/8_02_HardwareAddressProtection-min.jpg" alt="."  caption="." >}}


{{< figure  src="images/os/8_06_HardwareSupport-min.jpg"  alt="Hardware Support for relocation and limit registers"  caption="Hardware Support for relocation and limit registers" >}}

{{< figure src="images/os/8_08_SegmentationHardware-min.jpg" alt="." caption="." >}}

{{< figure src="images/os/8_09_Segmentation-min.jpg" alt="." caption="." >}}

{{< figure src="images/os/8_10_PagingHardware-min.jpg" alt="Paging Hardware" caption="." >}}

{{< figure src="images/os/8_11_PagingModel-min.jpg" alt="." caption="Paging Model" >}}

{{< figure src="images/os/8_12_PagingExample-min.jpg" alt="." caption="Paging Example" >}}

{{< figure src="images/os/8_14_PagingHardware-min.jpg" alt="." caption="Paging Hardware" >}}


{{< figure src="images/os/8_15_ValidBits-min.jpg" alt="Valid-Invalid Bits" caption="Valid-Invalid Bit Scheme" >}}

{{< figure src="images/os/9_06_PageFaultSteps-min.jpg" alt="Page Fault Handling" caption="Steps in Handling a Page Fault" >}}

{{< figure src="images/os/9_12_FIFO_PageReplacement-min.jpg" alt="FIFO Page Replacement" caption="FIFO Page Replacement Algorithm" >}}


{{< figure src="images/os/9_14_OptimalPageReplacement-min.jpg" alt="Optimal Page Replacement" caption="Optimal Page Replacement Algorithm" >}}

{{< figure src="images/os/9_15_LRU_PageReplacement-min.jpg" alt="LRU Page Replacement" caption="LRU Page Replacement Algorithm" >}}

```html
<figure>
  <img src="/os/7_01_ResourceAllocation-min.jpg" alt="7.01 Resource Allocation Graph" />
  <figcaption>7.01 Resource Allocation Graph</figcaption>
</figure>

<figure>
  <img src="/os/7_02_Deadlock-min.jpg" alt="7.02 Deadlock with Cycle" />
  <figcaption>7.02 Deadlock with Cycle</figcaption>
</figure>

<figure>
  <img src="/os/7_07_DeadlockAvoidance-min.jpg" alt="." />
  <figcaption>.</figcaption>
</figure>

<figure>
  <img src="/os/7_08_UnsafeState-min.jpg" alt="." />
  <figcaption>.</figcaption>
</figure>

<figure>
  <img src="/os/7_09_TwoGraphs-min.jpg" alt="." />
  <figcaption>.</figcaption>
</figure>

<figure>
  <img src="/os/8_01_LogicalAddressSpace-min.jpg" alt="." />
  <figcaption>.</figcaption>
</figure>

<figure>
  <img src="/os/8_02_HardwareAddressProtection-min.jpg" alt="." />
  <figcaption>.</figcaption>
</figure>

<figure>
  <img src="/os/8_06_HardwareSupport-min.jpg" alt="Hardware Support for relocation and limit registers" />
  <figcaption>Hardware Support for relocation and limit registers</figcaption>
</figure>

<figure>
  <img src="/os/8_08_SegmentationHardware-min.jpg" alt="." />
  <figcaption>.</figcaption>
</figure>

<figure>
  <img src="/os/8_09_Segmentation-min.jpg" alt="." />
  <figcaption>.</figcaption>
</figure>

<figure>
  <img src="/os/8_10_PagingHardware-min.jpg" alt="Paging Hardware" />
  <figcaption>.</figcaption>
</figure>

<figure>
  <img src="/os/8_11_PagingModel-min.jpg" alt="." />
  <figcaption>Paging Model</figcaption>
</figure>

<figure>
  <img src="/os/8_12_PagingExample-min.jpg" alt="." />
  <figcaption>Paging Example</figcaption>
</figure>

<figure>
  <img src="/os/8_14_PagingHardware-min.jpg" alt="." />
  <figcaption>Paging Hardware</figcaption>
</figure>

<figure>
  <img src="/os/8_15_ValidBits-min.jpg" alt="Valid-Invalid Bits" />
  <figcaption>Valid-Invalid Bit Scheme</figcaption>
</figure>

<figure>
  <img src="/os/9_06_PageFaultSteps-min.jpg" alt="Page Fault Handling" />
  <figcaption>Steps in Handling a Page Fault</figcaption>
</figure>

<figure>
  <img src="/os/9_12_FIFO_PageReplacement-min.jpg" alt="FIFO Page Replacement" />
  <figcaption>FIFO Page Replacement Algorithm</figcaption>
</figure>

<figure>
  <img src="/os/9_14_OptimalPageReplacement-min.jpg" alt="Optimal Page Replacement" />
  <figcaption>Optimal Page Replacement Algorithm</figcaption>
</figure>

<figure>
  <img src="/os/9_15_LRU_PageReplacement-min.jpg" alt="LRU Page Replacement" />
  <figcaption>LRU Page Replacement Algorithm</figcaption>
</figure>

```