/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [12:0] _00_;
  wire [13:0] celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [16:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [15:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [14:0] celloutsig_1_6z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = ~((in_data[5] | celloutsig_0_0z[5]) & in_data[50]);
  assign celloutsig_0_2z = ~((in_data[65] | in_data[39]) & celloutsig_0_0z[4]);
  assign celloutsig_1_19z = celloutsig_1_0z | ~(celloutsig_1_14z);
  assign celloutsig_1_14z = celloutsig_1_9z | ~(celloutsig_1_10z);
  assign celloutsig_0_11z = in_data[27] ^ celloutsig_0_3z;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _00_ <= 13'h0000;
    else _00_ <= celloutsig_0_0z[12:0];
  assign celloutsig_0_3z = { in_data[46:38], celloutsig_0_2z } === celloutsig_0_0z[9:0];
  assign celloutsig_0_4z = { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z } === { in_data[76:75], celloutsig_0_3z };
  assign celloutsig_1_12z = { celloutsig_1_4z[4:1], celloutsig_1_0z } <= { celloutsig_1_11z[13], celloutsig_1_3z };
  assign celloutsig_0_9z = { celloutsig_0_0z[5:2], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_1z } && { celloutsig_0_0z[13:8], celloutsig_0_4z };
  assign celloutsig_0_13z = { celloutsig_0_10z[10:3], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_12z } && { celloutsig_0_0z[11:4], celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_3z };
  assign celloutsig_0_5z = { celloutsig_0_0z[13:12], celloutsig_0_4z } !== in_data[33:31];
  assign celloutsig_0_7z = { in_data[34:23], celloutsig_0_3z } !== { _00_[8:0], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_14z = celloutsig_0_10z[5:3] !== { celloutsig_0_12z[5], celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_1_0z = in_data[176:174] !== in_data[162:160];
  assign celloutsig_1_9z = in_data[152:133] !== { in_data[112:108], celloutsig_1_6z[14:10], celloutsig_1_6z[10], celloutsig_1_6z[11], celloutsig_1_6z[7:1], celloutsig_1_6z[10] };
  assign celloutsig_1_10z = { celloutsig_1_6z[10], celloutsig_1_6z[10], celloutsig_1_6z[11], celloutsig_1_6z[7:3] } !== { celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_18z = ~ { celloutsig_1_2z[5:1], celloutsig_1_12z };
  assign celloutsig_1_3z = ~ celloutsig_1_1z[14:11];
  assign celloutsig_1_4z = ~ { in_data[116:111], celloutsig_1_0z };
  assign celloutsig_1_5z = in_data[142] & celloutsig_1_2z[2];
  assign celloutsig_0_0z = in_data[22:9] - in_data[19:6];
  assign celloutsig_0_10z = _00_[11:1] - { in_data[53:50], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_0_12z = { celloutsig_0_0z[4:0], celloutsig_0_1z, celloutsig_0_4z } - { celloutsig_0_0z[8:5], celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_1_1z = { in_data[118:108], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } - in_data[123:108];
  assign celloutsig_1_2z = in_data[115:110] - { in_data[113:110], celloutsig_1_0z, celloutsig_1_0z };
  assign { celloutsig_1_6z[10], celloutsig_1_6z[7:1], celloutsig_1_6z[14:11] } = ~ { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_1z[14:12], celloutsig_1_0z };
  assign { celloutsig_1_11z[0], celloutsig_1_11z[8], celloutsig_1_11z[14:9], celloutsig_1_11z[7], celloutsig_1_11z[16:15] } = ~ { celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_0z, in_data[154:153] };
  assign celloutsig_1_11z[6:1] = celloutsig_1_11z[14:9];
  assign { celloutsig_1_6z[9:8], celloutsig_1_6z[0] } = { celloutsig_1_6z[10], celloutsig_1_6z[11:10] };
  assign { out_data[133:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z, celloutsig_0_14z };
endmodule
