srcscan starts
=============== Using vdb files for VHDL std libs ===========
INFO: VHDL library search path for library "std" is now "C:/Xilinx/Vivado/2023.2/data/precomp_hsv/vhdl/std" (VHDL-1505)
INFO: VHDL library search path for library "synopsys" is now "C:/Xilinx/Vivado/2023.2/data/precomp_hsv/vhdl/synopsys" (VHDL-1505)
INFO: VHDL library search path for library "ieee" is now "C:/Xilinx/Vivado/2023.2/data/precomp_hsv/vhdl/ieee" (VHDL-1505)
INFO: VHDL library search path for library "unimacro" is now "C:/Xilinx/Vivado/2023.2/data/precomp_hsv/vhdl/unimacro" (VHDL-1505)
INFO: VHDL library search path for library "unisim" is now "C:/Xilinx/Vivado/2023.2/data/precomp_hsv/vhdl/unisim" (VHDL-1505)
INFO: VHDL library search path for library "vl" is now "C:/Xilinx/Vivado/2023.2/data/precomp_hsv/vhdl/vl" (VHDL-1505)
INFO: VHDL library search path for library "xpm" is now "C:/Xilinx/Vivado/2023.2/data/precomp_hsv/vhdl/xpm" (VHDL-1505)
-- Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'alv_MIMD' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'alv_mimd' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_Block_entry2_proc1.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'alv_MIMD_Block_entry2_proc1' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'alv_mimd_block_entry2_proc1' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_Block_entry2_proc1_ALU_operation_MEM_RAM_AUTO_1R1W.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'alv_MIMD_Block_entry2_proc1_ALU_operation_MEM_RAM_AUTO_1R1W' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'alv_mimd_block_entry2_proc1_alu_operation_mem_ram_auto_1r1w' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'alv_mimd_block_entry2_proc1_pipeline_clear_fifo_a' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'alv_mimd_block_entry2_proc1_pipeline_clear_fifo_b' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'alv_mimd_block_entry2_proc1_pipeline_clear_fifo_op' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_Block_entry2_proc1_Pipeline_clear_RAM_op.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'alv_MIMD_Block_entry2_proc1_Pipeline_clear_RAM_op' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'alv_mimd_block_entry2_proc1_pipeline_clear_ram_op' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_control_s_axi.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'alv_MIMD_control_s_axi' (VHDL-1012)
INFO: analyzing architecture 'behave' of entity 'alv_mimd_control_s_axi' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_data_exe_wb.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'alv_MIMD_data_exe_wb' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'alv_mimd_data_exe_wb' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_data_exe_wb_Pipeline_exe.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'alv_MIMD_data_exe_wb_Pipeline_exe' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'alv_mimd_data_exe_wb_pipeline_exe' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_data_exe_wb_Pipeline_l_data_a.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'alv_MIMD_data_exe_wb_Pipeline_l_data_a' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'alv_mimd_data_exe_wb_pipeline_l_data_a' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_data_exe_wb_Pipeline_l_data_b.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'alv_MIMD_data_exe_wb_Pipeline_l_data_b' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'alv_mimd_data_exe_wb_pipeline_l_data_b' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_data_exe_wb_Pipeline_write_back.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'alv_MIMD_data_exe_wb_Pipeline_write_back' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'alv_mimd_data_exe_wb_pipeline_write_back' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_fifo_w32_d50_A.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'alv_MIMD_fifo_w32_d50_A' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'alv_mimd_fifo_w32_d50_a' (VHDL-9006)
INFO: analyzing entity 'alv_MIMD_fifo_w32_d50_A_ram' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'alv_mimd_fifo_w32_d50_a_ram' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_flow_control_loop_pipe_sequential_init.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'alv_MIMD_flow_control_loop_pipe_sequential_init' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'alv_mimd_flow_control_loop_pipe_sequential_init' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'alv_MIMD_gmem0_m_axi' (VHDL-1012)
INFO: analyzing architecture 'behave' of entity 'alv_mimd_gmem0_m_axi' (VHDL-9006)
INFO: analyzing entity 'alv_MIMD_gmem0_m_axi_load' (VHDL-1012)
INFO: analyzing architecture 'behave' of entity 'alv_mimd_gmem0_m_axi_load' (VHDL-9006)
INFO: analyzing entity 'alv_MIMD_gmem0_m_axi_store' (VHDL-1012)
INFO: analyzing architecture 'behave' of entity 'alv_mimd_gmem0_m_axi_store' (VHDL-9006)
INFO: analyzing entity 'alv_MIMD_gmem0_m_axi_read' (VHDL-1012)
INFO: analyzing architecture 'behave' of entity 'alv_mimd_gmem0_m_axi_read' (VHDL-9006)
INFO: analyzing entity 'alv_MIMD_gmem0_m_axi_write' (VHDL-1012)
INFO: analyzing architecture 'behave' of entity 'alv_mimd_gmem0_m_axi_write' (VHDL-9006)
INFO: analyzing entity 'alv_MIMD_gmem0_m_axi_burst_converter' (VHDL-1012)
INFO: analyzing architecture 'behave' of entity 'alv_mimd_gmem0_m_axi_burst_converter' (VHDL-9006)
INFO: analyzing entity 'alv_MIMD_gmem0_m_axi_throttle' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'alv_mimd_gmem0_m_axi_throttle' (VHDL-9006)
INFO: analyzing entity 'alv_MIMD_gmem0_m_axi_reg_slice' (VHDL-1012)
INFO: analyzing architecture 'behave' of entity 'alv_mimd_gmem0_m_axi_reg_slice' (VHDL-9006)
INFO: analyzing entity 'alv_MIMD_gmem0_m_axi_fifo' (VHDL-1012)
INFO: analyzing architecture 'behave' of entity 'alv_mimd_gmem0_m_axi_fifo' (VHDL-9006)
INFO: analyzing entity 'alv_MIMD_gmem0_m_axi_srl' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'alv_mimd_gmem0_m_axi_srl' (VHDL-9006)
INFO: analyzing entity 'alv_MIMD_gmem0_m_axi_mem' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'alv_mimd_gmem0_m_axi_mem' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'alv_MIMD_gmem1_m_axi' (VHDL-1012)
INFO: analyzing architecture 'behave' of entity 'alv_mimd_gmem1_m_axi' (VHDL-9006)
INFO: analyzing entity 'alv_MIMD_gmem1_m_axi_load' (VHDL-1012)
INFO: analyzing architecture 'behave' of entity 'alv_mimd_gmem1_m_axi_load' (VHDL-9006)
INFO: analyzing entity 'alv_MIMD_gmem1_m_axi_store' (VHDL-1012)
INFO: analyzing architecture 'behave' of entity 'alv_mimd_gmem1_m_axi_store' (VHDL-9006)
INFO: analyzing entity 'alv_MIMD_gmem1_m_axi_read' (VHDL-1012)
INFO: analyzing architecture 'behave' of entity 'alv_mimd_gmem1_m_axi_read' (VHDL-9006)
INFO: analyzing entity 'alv_MIMD_gmem1_m_axi_write' (VHDL-1012)
INFO: analyzing architecture 'behave' of entity 'alv_mimd_gmem1_m_axi_write' (VHDL-9006)
INFO: analyzing entity 'alv_MIMD_gmem1_m_axi_burst_converter' (VHDL-1012)
INFO: analyzing architecture 'behave' of entity 'alv_mimd_gmem1_m_axi_burst_converter' (VHDL-9006)
INFO: analyzing entity 'alv_MIMD_gmem1_m_axi_throttle' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'alv_mimd_gmem1_m_axi_throttle' (VHDL-9006)
INFO: analyzing entity 'alv_MIMD_gmem1_m_axi_reg_slice' (VHDL-1012)
INFO: analyzing architecture 'behave' of entity 'alv_mimd_gmem1_m_axi_reg_slice' (VHDL-9006)
INFO: analyzing entity 'alv_MIMD_gmem1_m_axi_fifo' (VHDL-1012)
INFO: analyzing architecture 'behave' of entity 'alv_mimd_gmem1_m_axi_fifo' (VHDL-9006)
INFO: analyzing entity 'alv_MIMD_gmem1_m_axi_srl' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'alv_mimd_gmem1_m_axi_srl' (VHDL-9006)
INFO: analyzing entity 'alv_MIMD_gmem1_m_axi_mem' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'alv_mimd_gmem1_m_axi_mem' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'alv_MIMD_gmem2_m_axi' (VHDL-1012)
INFO: analyzing architecture 'behave' of entity 'alv_mimd_gmem2_m_axi' (VHDL-9006)
INFO: analyzing entity 'alv_MIMD_gmem2_m_axi_load' (VHDL-1012)
INFO: analyzing architecture 'behave' of entity 'alv_mimd_gmem2_m_axi_load' (VHDL-9006)
INFO: analyzing entity 'alv_MIMD_gmem2_m_axi_store' (VHDL-1012)
INFO: analyzing architecture 'behave' of entity 'alv_mimd_gmem2_m_axi_store' (VHDL-9006)
INFO: analyzing entity 'alv_MIMD_gmem2_m_axi_read' (VHDL-1012)
INFO: analyzing architecture 'behave' of entity 'alv_mimd_gmem2_m_axi_read' (VHDL-9006)
INFO: analyzing entity 'alv_MIMD_gmem2_m_axi_write' (VHDL-1012)
INFO: analyzing architecture 'behave' of entity 'alv_mimd_gmem2_m_axi_write' (VHDL-9006)
INFO: analyzing entity 'alv_MIMD_gmem2_m_axi_burst_converter' (VHDL-1012)
INFO: analyzing architecture 'behave' of entity 'alv_mimd_gmem2_m_axi_burst_converter' (VHDL-9006)
INFO: analyzing entity 'alv_MIMD_gmem2_m_axi_throttle' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'alv_mimd_gmem2_m_axi_throttle' (VHDL-9006)
INFO: analyzing entity 'alv_MIMD_gmem2_m_axi_reg_slice' (VHDL-1012)
INFO: analyzing architecture 'behave' of entity 'alv_mimd_gmem2_m_axi_reg_slice' (VHDL-9006)
INFO: analyzing entity 'alv_MIMD_gmem2_m_axi_fifo' (VHDL-1012)
INFO: analyzing architecture 'behave' of entity 'alv_mimd_gmem2_m_axi_fifo' (VHDL-9006)
INFO: analyzing entity 'alv_MIMD_gmem2_m_axi_srl' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'alv_mimd_gmem2_m_axi_srl' (VHDL-9006)
INFO: analyzing entity 'alv_MIMD_gmem2_m_axi_mem' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'alv_mimd_gmem2_m_axi_mem' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'alv_MIMD_gmem3_m_axi' (VHDL-1012)
INFO: analyzing architecture 'behave' of entity 'alv_mimd_gmem3_m_axi' (VHDL-9006)
INFO: analyzing entity 'alv_MIMD_gmem3_m_axi_load' (VHDL-1012)
INFO: analyzing architecture 'behave' of entity 'alv_mimd_gmem3_m_axi_load' (VHDL-9006)
INFO: analyzing entity 'alv_MIMD_gmem3_m_axi_store' (VHDL-1012)
INFO: analyzing architecture 'behave' of entity 'alv_mimd_gmem3_m_axi_store' (VHDL-9006)
INFO: analyzing entity 'alv_MIMD_gmem3_m_axi_read' (VHDL-1012)
INFO: analyzing architecture 'behave' of entity 'alv_mimd_gmem3_m_axi_read' (VHDL-9006)
INFO: analyzing entity 'alv_MIMD_gmem3_m_axi_write' (VHDL-1012)
INFO: analyzing architecture 'behave' of entity 'alv_mimd_gmem3_m_axi_write' (VHDL-9006)
INFO: analyzing entity 'alv_MIMD_gmem3_m_axi_burst_converter' (VHDL-1012)
INFO: analyzing architecture 'behave' of entity 'alv_mimd_gmem3_m_axi_burst_converter' (VHDL-9006)
INFO: analyzing entity 'alv_MIMD_gmem3_m_axi_throttle' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'alv_mimd_gmem3_m_axi_throttle' (VHDL-9006)
INFO: analyzing entity 'alv_MIMD_gmem3_m_axi_reg_slice' (VHDL-1012)
INFO: analyzing architecture 'behave' of entity 'alv_mimd_gmem3_m_axi_reg_slice' (VHDL-9006)
INFO: analyzing entity 'alv_MIMD_gmem3_m_axi_fifo' (VHDL-1012)
INFO: analyzing architecture 'behave' of entity 'alv_mimd_gmem3_m_axi_fifo' (VHDL-9006)
INFO: analyzing entity 'alv_MIMD_gmem3_m_axi_srl' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'alv_mimd_gmem3_m_axi_srl' (VHDL-9006)
INFO: analyzing entity 'alv_MIMD_gmem3_m_axi_mem' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'alv_mimd_gmem3_m_axi_mem' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_mul_32s_32s_32_2_1.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'alv_MIMD_mul_32s_32s_32_2_1' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'alv_mimd_mul_32s_32s_32_2_1' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_op_data_exe_wb.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'alv_MIMD_op_data_exe_wb' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'alv_mimd_op_data_exe_wb' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'alv_MIMD_op_data_exe_wb_Pipeline_exe' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'alv_mimd_op_data_exe_wb_pipeline_exe' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_op_data_exe_wb_Pipeline_l_data_a.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'alv_MIMD_op_data_exe_wb_Pipeline_l_data_a' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'alv_mimd_op_data_exe_wb_pipeline_l_data_a' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_op_data_exe_wb_Pipeline_l_data_b.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'alv_MIMD_op_data_exe_wb_Pipeline_l_data_b' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'alv_mimd_op_data_exe_wb_pipeline_l_data_b' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_op_data_exe_wb_Pipeline_l_operation.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'alv_MIMD_op_data_exe_wb_Pipeline_l_operation' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'alv_mimd_op_data_exe_wb_pipeline_l_operation' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_op_data_exe_wb_Pipeline_s_operation_data_op.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'alv_MIMD_op_data_exe_wb_Pipeline_s_operation_data_op' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'alv_mimd_op_data_exe_wb_pipeline_s_operation_data_op' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_op_data_exe_wb_Pipeline_write_back.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'alv_MIMD_op_data_exe_wb_Pipeline_write_back' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'alv_mimd_op_data_exe_wb_pipeline_write_back' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_operation.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'alv_MIMD_operation' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'alv_mimd_operation' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_operation_Pipeline_l_operation.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'alv_MIMD_operation_Pipeline_l_operation' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'alv_mimd_operation_pipeline_l_operation' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_operation_Pipeline_s_operation_data_op.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'alv_MIMD_operation_Pipeline_s_operation_data_op' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'alv_mimd_operation_pipeline_s_operation_data_op' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_sdiv_32s_32s_32_36_1.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'alv_MIMD_sdiv_32s_32s_32_36_1_divider' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'alv_mimd_sdiv_32s_32s_32_36_1_divider' (VHDL-9006)
INFO: analyzing entity 'alv_MIMD_sdiv_32s_32s_32_36_1' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'alv_mimd_sdiv_32s_32s_32_36_1' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'dispatcher' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'dispatcher' (VHDL-9006)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd(136): ERROR: 'ram_address' is not declared (VHDL-1241)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd(117): ERROR: 'ap_rst' is not declared (VHDL-1241)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd(117): ERROR: found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" (VHDL-1052)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd(116): ERROR: 'ap_clk' is not declared (VHDL-1241)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd(116): ERROR: actual  of formal s must be a signal (VHDL-1319)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd(114): ERROR: 'ap_clk' is not declared (VHDL-1241)
-- Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/div.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'div' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'div' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sim_1/imports/new/fun_unit_sim.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'fun_unit_sim' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'fun_unit_sim' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/mul.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'mul' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'mul' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/pp_buf.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'pp_buf' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'pp_buf' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sim_1/imports/new/pp_sim.vhd" into library xil_defaultlib (VHDL-9003)
-- Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/sub.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'sub' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'sub' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/sum.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'sum' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'sum' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sim_1/imports/new/tb.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'tb_alv_MIMD_op_data_exe_wb_Pipeline_exe' (VHDL-1012)
INFO: analyzing architecture 'tb' of entity 'tb_alv_mimd_op_data_exe_wb_pipeline_exe' (VHDL-9006)
Listing tops:
VHDLTop: library:xil_defaultlib entity:alv_mimd arch:
VHDLTop: library:xil_defaultlib entity:alv_mimd arch:
VHDLTop: library:xil_defaultlib entity:dispatcher arch:
VHDLTop: library:xil_defaultlib entity:dispatcher arch:
VHDLTop: library:xil_defaultlib entity:fun_unit_sim arch:
VHDLTop: library:xil_defaultlib entity:fun_unit_sim arch:
VHDLTop: library:xil_defaultlib entity:tb_alv_mimd_op_data_exe_wb_pipeline_exe arch:
VHDLTop: library:xil_defaultlib entity:tb_alv_mimd_op_data_exe_wb_pipeline_exe arch:
END of tops
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD.vhd(11): INFO: processing 'alv_MIMD_default(behav)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_control_s_axi.vhd(12): INFO: processing 'alv_MIMD_control_s_axi_default(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd(12): INFO: processing '\alv_MIMD_gmem0_m_axi(conservative=1,num_read_outstanding=16,num_write_outstanding=16,c_m_axi_addr_width=64,user_dw=32,user_aw=64,user_maxreqs=7,user_rfifonum_width=9)(1,5)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd(516): INFO: processing '\alv_MIMD_gmem0_m_axi_load(num_read_outstanding=16,bus_addr_width=64,user_dw=32,user_aw=64,user_maxreqs=7,user_rfifonum_width=9,buffer_impl="block")(1,5)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd(3132): INFO: processing '\alv_MIMD_gmem0_m_axi_fifo(data_width=96,addr_width=3,depth=7)(1,8)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd(3372): INFO: processing '\alv_MIMD_gmem0_m_axi_srl(data_width=96,addr_width=3,depth=7)\(behav)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd(3132): INFO: processing '\alv_MIMD_gmem0_m_axi_fifo(mem_style="block",data_width=34,addr_width=8,depth=256)(1,5)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd(3439): INFO: processing '\alv_MIMD_gmem0_m_axi_mem(mem_style="block",data_width=34,addr_width=8,depth=256)(1,5)\(behav)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd(1064): INFO: processing '\alv_MIMD_gmem0_m_axi_store(num_write_outstanding=16,bus_addr_width=64,user_dw=32,user_aw=64,user_maxreqs=7,buffer_impl="block")(1,5)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd(3132): INFO: processing '\alv_MIMD_gmem0_m_axi_fifo(mem_style="block",data_width=36)(1,5)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd(3439): INFO: processing '\alv_MIMD_gmem0_m_axi_mem(mem_style="block",data_width=36,addr_width=4,depth=16)(1,5)\(behav)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd(3132): INFO: processing '\alv_MIMD_gmem0_m_axi_fifo(data_width=1)(1,8)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd(3372): INFO: processing '\alv_MIMD_gmem0_m_axi_srl(data_width=1,addr_width=4,depth=16)\(behav)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd(3132): INFO: processing '\alv_MIMD_gmem0_m_axi_fifo(data_width=1,addr_width=3,depth=7)(1,8)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd(3372): INFO: processing '\alv_MIMD_gmem0_m_axi_srl(data_width=1,addr_width=3,depth=7)\(behav)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd(1708): INFO: processing '\alv_MIMD_gmem0_m_axi_read(bus_addr_width=64,num_read_outstanding=16)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd(2374): INFO: processing '\alv_MIMD_gmem0_m_axi_burst_converter(addr_width=64)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd(3007): INFO: processing '\alv_MIMD_gmem0_m_axi_reg_slice(data_width=96)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd(3007): INFO: processing '\alv_MIMD_gmem0_m_axi_reg_slice(data_width=33)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd(1962): INFO: processing '\alv_MIMD_gmem0_m_axi_write(conservative=1,bus_addr_width=64,num_write_outstanding=16)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd(3132): INFO: processing '\alv_MIMD_gmem0_m_axi_fifo(1,8)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd(3372): INFO: processing '\alv_MIMD_gmem0_m_axi_srl(data_width=8,addr_width=4,depth=16)\(behav)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd(2723): INFO: processing '\alv_MIMD_gmem0_m_axi_throttle(conservative=1,addr_width=64)\(behav)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd(3132): INFO: processing '\alv_MIMD_gmem0_m_axi_fifo(data_width=72)(1,8)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd(3372): INFO: processing '\alv_MIMD_gmem0_m_axi_srl(data_width=72,addr_width=4,depth=16)\(behav)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd(3007): INFO: processing '\alv_MIMD_gmem0_m_axi_reg_slice(data_width=72)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd(3132): INFO: processing '\alv_MIMD_gmem0_m_axi_fifo(data_width=37)(1,8)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd(3372): INFO: processing '\alv_MIMD_gmem0_m_axi_srl(data_width=37,addr_width=4,depth=16)\(behav)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd(3007): INFO: processing '\alv_MIMD_gmem0_m_axi_reg_slice(data_width=1)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd(12): INFO: processing '\alv_MIMD_gmem1_m_axi(conservative=1,num_read_outstanding=16,num_write_outstanding=16,c_m_axi_addr_width=64,user_dw=32,user_aw=64,user_maxreqs=7,user_rfifonum_width=9)(1,5)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd(516): INFO: processing '\alv_MIMD_gmem1_m_axi_load(num_read_outstanding=16,bus_addr_width=64,user_dw=32,user_aw=64,user_maxreqs=7,user_rfifonum_width=9,buffer_impl="block")(1,5)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd(3132): INFO: processing '\alv_MIMD_gmem1_m_axi_fifo(data_width=96,addr_width=3,depth=7)(1,8)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd(3372): INFO: processing '\alv_MIMD_gmem1_m_axi_srl(data_width=96,addr_width=3,depth=7)\(behav)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd(3132): INFO: processing '\alv_MIMD_gmem1_m_axi_fifo(mem_style="block",data_width=34,addr_width=8,depth=256)(1,5)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd(3439): INFO: processing '\alv_MIMD_gmem1_m_axi_mem(mem_style="block",data_width=34,addr_width=8,depth=256)(1,5)\(behav)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd(1064): INFO: processing '\alv_MIMD_gmem1_m_axi_store(num_write_outstanding=16,bus_addr_width=64,user_dw=32,user_aw=64,user_maxreqs=7,buffer_impl="block")(1,5)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd(3132): INFO: processing '\alv_MIMD_gmem1_m_axi_fifo(mem_style="block",data_width=36)(1,5)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd(3439): INFO: processing '\alv_MIMD_gmem1_m_axi_mem(mem_style="block",data_width=36,addr_width=4,depth=16)(1,5)\(behav)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd(3132): INFO: processing '\alv_MIMD_gmem1_m_axi_fifo(data_width=1)(1,8)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd(3372): INFO: processing '\alv_MIMD_gmem1_m_axi_srl(data_width=1,addr_width=4,depth=16)\(behav)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd(3132): INFO: processing '\alv_MIMD_gmem1_m_axi_fifo(data_width=1,addr_width=3,depth=7)(1,8)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd(3372): INFO: processing '\alv_MIMD_gmem1_m_axi_srl(data_width=1,addr_width=3,depth=7)\(behav)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd(1708): INFO: processing '\alv_MIMD_gmem1_m_axi_read(bus_addr_width=64,num_read_outstanding=16)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd(2374): INFO: processing '\alv_MIMD_gmem1_m_axi_burst_converter(addr_width=64)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd(3007): INFO: processing '\alv_MIMD_gmem1_m_axi_reg_slice(data_width=96)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd(3007): INFO: processing '\alv_MIMD_gmem1_m_axi_reg_slice(data_width=33)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd(1962): INFO: processing '\alv_MIMD_gmem1_m_axi_write(conservative=1,bus_addr_width=64,num_write_outstanding=16)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd(3132): INFO: processing '\alv_MIMD_gmem1_m_axi_fifo(1,8)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd(3372): INFO: processing '\alv_MIMD_gmem1_m_axi_srl(data_width=8,addr_width=4,depth=16)\(behav)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd(2723): INFO: processing '\alv_MIMD_gmem1_m_axi_throttle(conservative=1,addr_width=64)\(behav)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd(3132): INFO: processing '\alv_MIMD_gmem1_m_axi_fifo(data_width=72)(1,8)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd(3372): INFO: processing '\alv_MIMD_gmem1_m_axi_srl(data_width=72,addr_width=4,depth=16)\(behav)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd(3007): INFO: processing '\alv_MIMD_gmem1_m_axi_reg_slice(data_width=72)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd(3132): INFO: processing '\alv_MIMD_gmem1_m_axi_fifo(data_width=37)(1,8)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd(3372): INFO: processing '\alv_MIMD_gmem1_m_axi_srl(data_width=37,addr_width=4,depth=16)\(behav)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd(3007): INFO: processing '\alv_MIMD_gmem1_m_axi_reg_slice(data_width=1)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd(12): INFO: processing '\alv_MIMD_gmem2_m_axi(conservative=1,num_read_outstanding=16,num_write_outstanding=16,c_m_axi_addr_width=64,user_dw=32,user_aw=64,user_maxreqs=4,user_rfifonum_width=9)(1,5)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd(516): INFO: processing '\alv_MIMD_gmem2_m_axi_load(num_read_outstanding=16,bus_addr_width=64,user_dw=32,user_aw=64,user_maxreqs=4,user_rfifonum_width=9,buffer_impl="block")(1,5)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd(3132): INFO: processing '\alv_MIMD_gmem2_m_axi_fifo(data_width=96,addr_width=2,depth=4)(1,8)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd(3372): INFO: processing '\alv_MIMD_gmem2_m_axi_srl(data_width=96,addr_width=2,depth=4)\(behav)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd(3132): INFO: processing '\alv_MIMD_gmem2_m_axi_fifo(mem_style="block",data_width=34,addr_width=8,depth=256)(1,5)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd(3439): INFO: processing '\alv_MIMD_gmem2_m_axi_mem(mem_style="block",data_width=34,addr_width=8,depth=256)(1,5)\(behav)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd(1064): INFO: processing '\alv_MIMD_gmem2_m_axi_store(num_write_outstanding=16,bus_addr_width=64,user_dw=32,user_aw=64,user_maxreqs=4,buffer_impl="block")(1,5)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd(3132): INFO: processing '\alv_MIMD_gmem2_m_axi_fifo(mem_style="block",data_width=36)(1,5)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd(3439): INFO: processing '\alv_MIMD_gmem2_m_axi_mem(mem_style="block",data_width=36,addr_width=4,depth=16)(1,5)\(behav)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd(3132): INFO: processing '\alv_MIMD_gmem2_m_axi_fifo(data_width=1)(1,8)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd(3372): INFO: processing '\alv_MIMD_gmem2_m_axi_srl(data_width=1,addr_width=4,depth=16)\(behav)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd(3132): INFO: processing '\alv_MIMD_gmem2_m_axi_fifo(data_width=1,addr_width=2,depth=4)(1,8)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd(3372): INFO: processing '\alv_MIMD_gmem2_m_axi_srl(data_width=1,addr_width=2,depth=4)\(behav)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd(1708): INFO: processing '\alv_MIMD_gmem2_m_axi_read(bus_addr_width=64,num_read_outstanding=16)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd(2374): INFO: processing '\alv_MIMD_gmem2_m_axi_burst_converter(addr_width=64)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd(3007): INFO: processing '\alv_MIMD_gmem2_m_axi_reg_slice(data_width=96)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd(3007): INFO: processing '\alv_MIMD_gmem2_m_axi_reg_slice(data_width=33)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd(1962): INFO: processing '\alv_MIMD_gmem2_m_axi_write(conservative=1,bus_addr_width=64,num_write_outstanding=16)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd(3132): INFO: processing '\alv_MIMD_gmem2_m_axi_fifo(1,8)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd(3372): INFO: processing '\alv_MIMD_gmem2_m_axi_srl(data_width=8,addr_width=4,depth=16)\(behav)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd(2723): INFO: processing '\alv_MIMD_gmem2_m_axi_throttle(conservative=1,addr_width=64)\(behav)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd(3132): INFO: processing '\alv_MIMD_gmem2_m_axi_fifo(data_width=72)(1,8)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd(3372): INFO: processing '\alv_MIMD_gmem2_m_axi_srl(data_width=72,addr_width=4,depth=16)\(behav)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd(3007): INFO: processing '\alv_MIMD_gmem2_m_axi_reg_slice(data_width=72)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd(3132): INFO: processing '\alv_MIMD_gmem2_m_axi_fifo(data_width=37)(1,8)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd(3372): INFO: processing '\alv_MIMD_gmem2_m_axi_srl(data_width=37,addr_width=4,depth=16)\(behav)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd(3007): INFO: processing '\alv_MIMD_gmem2_m_axi_reg_slice(data_width=1)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd(12): INFO: processing '\alv_MIMD_gmem3_m_axi(conservative=1,num_read_outstanding=16,num_write_outstanding=16,c_m_axi_addr_width=64,user_dw=32,user_aw=64,user_maxreqs=7,user_rfifonum_width=9)(1,5)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd(516): INFO: processing '\alv_MIMD_gmem3_m_axi_load(num_read_outstanding=16,bus_addr_width=64,user_dw=32,user_aw=64,user_maxreqs=7,user_rfifonum_width=9,buffer_impl="block")(1,5)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd(3132): INFO: processing '\alv_MIMD_gmem3_m_axi_fifo(data_width=96,addr_width=3,depth=7)(1,8)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd(3372): INFO: processing '\alv_MIMD_gmem3_m_axi_srl(data_width=96,addr_width=3,depth=7)\(behav)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd(3132): INFO: processing '\alv_MIMD_gmem3_m_axi_fifo(mem_style="block",data_width=34,addr_width=8,depth=256)(1,5)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd(3439): INFO: processing '\alv_MIMD_gmem3_m_axi_mem(mem_style="block",data_width=34,addr_width=8,depth=256)(1,5)\(behav)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd(1064): INFO: processing '\alv_MIMD_gmem3_m_axi_store(num_write_outstanding=16,bus_addr_width=64,user_dw=32,user_aw=64,user_maxreqs=7,buffer_impl="block")(1,5)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd(3132): INFO: processing '\alv_MIMD_gmem3_m_axi_fifo(mem_style="block",data_width=36)(1,5)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd(3439): INFO: processing '\alv_MIMD_gmem3_m_axi_mem(mem_style="block",data_width=36,addr_width=4,depth=16)(1,5)\(behav)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd(3132): INFO: processing '\alv_MIMD_gmem3_m_axi_fifo(data_width=1)(1,8)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd(3372): INFO: processing '\alv_MIMD_gmem3_m_axi_srl(data_width=1,addr_width=4,depth=16)\(behav)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd(3132): INFO: processing '\alv_MIMD_gmem3_m_axi_fifo(data_width=1,addr_width=3,depth=7)(1,8)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd(3372): INFO: processing '\alv_MIMD_gmem3_m_axi_srl(data_width=1,addr_width=3,depth=7)\(behav)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd(1708): INFO: processing '\alv_MIMD_gmem3_m_axi_read(bus_addr_width=64,num_read_outstanding=16)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd(2374): INFO: processing '\alv_MIMD_gmem3_m_axi_burst_converter(addr_width=64)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd(3007): INFO: processing '\alv_MIMD_gmem3_m_axi_reg_slice(data_width=96)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd(3007): INFO: processing '\alv_MIMD_gmem3_m_axi_reg_slice(data_width=33)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd(1962): INFO: processing '\alv_MIMD_gmem3_m_axi_write(conservative=1,bus_addr_width=64,num_write_outstanding=16)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd(3132): INFO: processing '\alv_MIMD_gmem3_m_axi_fifo(1,8)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd(3372): INFO: processing '\alv_MIMD_gmem3_m_axi_srl(data_width=8,addr_width=4,depth=16)\(behav)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd(2723): INFO: processing '\alv_MIMD_gmem3_m_axi_throttle(conservative=1,addr_width=64)\(behav)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd(3132): INFO: processing '\alv_MIMD_gmem3_m_axi_fifo(data_width=72)(1,8)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd(3372): INFO: processing '\alv_MIMD_gmem3_m_axi_srl(data_width=72,addr_width=4,depth=16)\(behav)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd(3007): INFO: processing '\alv_MIMD_gmem3_m_axi_reg_slice(data_width=72)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd(3132): INFO: processing '\alv_MIMD_gmem3_m_axi_fifo(data_width=37)(1,8)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd(3372): INFO: processing '\alv_MIMD_gmem3_m_axi_srl(data_width=37,addr_width=4,depth=16)\(behav)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd(3007): INFO: processing '\alv_MIMD_gmem3_m_axi_reg_slice(data_width=1)\(behave)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_Block_entry2_proc1.vhd(11): INFO: processing 'alv_MIMD_Block_entry2_proc1_default(behav)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_Block_entry2_proc1_ALU_operation_MEM_RAM_AUTO_1R1W.vhd(11): INFO: processing '\alv_MIMD_Block_entry2_proc1_ALU_operation_MEM_RAM_AUTO_1R1W(1,4)\(rtl)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_op_data_exe_wb.vhd(11): INFO: processing 'alv_MIMD_op_data_exe_wb_default(behav)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_op_data_exe_wb_Pipeline_l_operation.vhd(11): INFO: processing 'alv_MIMD_op_data_exe_wb_Pipeline_l_operation_default(behav)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_flow_control_loop_pipe_sequential_init.vhd(13): INFO: processing 'alv_MIMD_flow_control_loop_pipe_sequential_init_default(behav)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_op_data_exe_wb_Pipeline_l_data_a.vhd(11): INFO: processing 'alv_MIMD_op_data_exe_wb_Pipeline_l_data_a_default(behav)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_op_data_exe_wb_Pipeline_l_data_b.vhd(11): INFO: processing 'alv_MIMD_op_data_exe_wb_Pipeline_l_data_b_default(behav)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_op_data_exe_wb_Pipeline_s_operation_data_op.vhd(11): INFO: processing 'alv_MIMD_op_data_exe_wb_Pipeline_s_operation_data_op_default(behav)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd(5): INFO: processing 'alv_MIMD_op_data_exe_wb_Pipeline_exe_default(behav)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd(120): ERROR: formal port <s_axis_tvalid_a> does not exist in entity <sum>.  Please compare the definition of block <sum> to its component declaration and its instantion to detect the mismatch. (VHDL-9007)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/sum.vhd(5): INFO: 'sum' is declared here
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd(122): ERROR: formal port <s_axis_tready_a> does not exist in entity <sum>.  Please compare the definition of block <sum> to its component declaration and its instantion to detect the mismatch. (VHDL-9007)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/sum.vhd(5): INFO: 'sum' is declared here
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd(124): ERROR: formal port <s_axis_tvalid_b> does not exist in entity <sum>.  Please compare the definition of block <sum> to its component declaration and its instantion to detect the mismatch. (VHDL-9007)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/sum.vhd(5): INFO: 'sum' is declared here
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd(126): ERROR: formal port <s_axis_tready_b> does not exist in entity <sum>.  Please compare the definition of block <sum> to its component declaration and its instantion to detect the mismatch. (VHDL-9007)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/sum.vhd(5): INFO: 'sum' is declared here
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd(120): ERROR: formal port <s_axis_tvalid_a> does not exist in entity <sum_default>.  Please compare the definition of block <sum_default> to its component declaration and its instantion to detect the mismatch. (VHDL-9007)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/sum.vhd(5): INFO: 'sum_default' is declared here
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd(122): ERROR: formal port <s_axis_tready_a> does not exist in entity <sum_default>.  Please compare the definition of block <sum_default> to its component declaration and its instantion to detect the mismatch. (VHDL-9007)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/sum.vhd(5): INFO: 'sum_default' is declared here
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd(124): ERROR: formal port <s_axis_tvalid_b> does not exist in entity <sum_default>.  Please compare the definition of block <sum_default> to its component declaration and its instantion to detect the mismatch. (VHDL-9007)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/sum.vhd(5): INFO: 'sum_default' is declared here
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd(126): ERROR: formal port <s_axis_tready_b> does not exist in entity <sum_default>.  Please compare the definition of block <sum_default> to its component declaration and its instantion to detect the mismatch. (VHDL-9007)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/sum.vhd(5): INFO: 'sum_default' is declared here
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/sum.vhd(5): INFO: processing 'sum_default(Behavioral)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/sum.vhd(15): ERROR: formal port 's_axis_tvalid' has no actual or default value (VHDL-1768)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd(146): ERROR: formal port <s_axis_tvalid_a> does not exist in entity <sub>.  Please compare the definition of block <sub> to its component declaration and its instantion to detect the mismatch. (VHDL-9007)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/sub.vhd(5): INFO: 'sub' is declared here
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd(148): ERROR: formal port <s_axis_tready_a> does not exist in entity <sub>.  Please compare the definition of block <sub> to its component declaration and its instantion to detect the mismatch. (VHDL-9007)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/sub.vhd(5): INFO: 'sub' is declared here
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd(150): ERROR: formal port <s_axis_tvalid_b> does not exist in entity <sub>.  Please compare the definition of block <sub> to its component declaration and its instantion to detect the mismatch. (VHDL-9007)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/sub.vhd(5): INFO: 'sub' is declared here
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd(152): ERROR: formal port <s_axis_tready_b> does not exist in entity <sub>.  Please compare the definition of block <sub> to its component declaration and its instantion to detect the mismatch. (VHDL-9007)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/sub.vhd(5): INFO: 'sub' is declared here
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd(146): ERROR: formal port <s_axis_tvalid_a> does not exist in entity <sub_default>.  Please compare the definition of block <sub_default> to its component declaration and its instantion to detect the mismatch. (VHDL-9007)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/sub.vhd(5): INFO: 'sub_default' is declared here
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd(148): ERROR: formal port <s_axis_tready_a> does not exist in entity <sub_default>.  Please compare the definition of block <sub_default> to its component declaration and its instantion to detect the mismatch. (VHDL-9007)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/sub.vhd(5): INFO: 'sub_default' is declared here
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd(150): ERROR: formal port <s_axis_tvalid_b> does not exist in entity <sub_default>.  Please compare the definition of block <sub_default> to its component declaration and its instantion to detect the mismatch. (VHDL-9007)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/sub.vhd(5): INFO: 'sub_default' is declared here
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd(152): ERROR: formal port <s_axis_tready_b> does not exist in entity <sub_default>.  Please compare the definition of block <sub_default> to its component declaration and its instantion to detect the mismatch. (VHDL-9007)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/sub.vhd(5): INFO: 'sub_default' is declared here
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/sub.vhd(5): INFO: processing 'sub_default(Behavioral)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/sub.vhd(15): ERROR: formal port 's_axis_tvalid' has no actual or default value (VHDL-1768)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/mul.vhd(5): INFO: processing 'mul_default(Behavioral)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd(198): ERROR: formal port <s_axis_tvalid_a> does not exist in entity <div>.  Please compare the definition of block <div> to its component declaration and its instantion to detect the mismatch. (VHDL-9007)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/div.vhd(5): INFO: 'div' is declared here
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd(200): ERROR: formal port <s_axis_tready_a> does not exist in entity <div>.  Please compare the definition of block <div> to its component declaration and its instantion to detect the mismatch. (VHDL-9007)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/div.vhd(5): INFO: 'div' is declared here
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd(202): ERROR: formal port <s_axis_tvalid_b> does not exist in entity <div>.  Please compare the definition of block <div> to its component declaration and its instantion to detect the mismatch. (VHDL-9007)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/div.vhd(5): INFO: 'div' is declared here
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd(204): ERROR: formal port <s_axis_tready_b> does not exist in entity <div>.  Please compare the definition of block <div> to its component declaration and its instantion to detect the mismatch. (VHDL-9007)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/div.vhd(5): INFO: 'div' is declared here
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd(198): ERROR: formal port <s_axis_tvalid_a> does not exist in entity <div_default>.  Please compare the definition of block <div_default> to its component declaration and its instantion to detect the mismatch. (VHDL-9007)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/div.vhd(5): INFO: 'div_default' is declared here
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd(200): ERROR: formal port <s_axis_tready_a> does not exist in entity <div_default>.  Please compare the definition of block <div_default> to its component declaration and its instantion to detect the mismatch. (VHDL-9007)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/div.vhd(5): INFO: 'div_default' is declared here
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd(202): ERROR: formal port <s_axis_tvalid_b> does not exist in entity <div_default>.  Please compare the definition of block <div_default> to its component declaration and its instantion to detect the mismatch. (VHDL-9007)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/div.vhd(5): INFO: 'div_default' is declared here
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd(204): ERROR: formal port <s_axis_tready_b> does not exist in entity <div_default>.  Please compare the definition of block <div_default> to its component declaration and its instantion to detect the mismatch. (VHDL-9007)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/div.vhd(5): INFO: 'div_default' is declared here
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/div.vhd(5): INFO: processing 'div_default(Behavioral)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/div.vhd(15): ERROR: formal port 's_axis_tvalid' has no actual or default value (VHDL-1768)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/pp_buf.vhd(5): INFO: processing 'pp_buf_default(Behavioral)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_op_data_exe_wb_Pipeline_write_back.vhd(11): INFO: processing 'alv_MIMD_op_data_exe_wb_Pipeline_write_back_default(behav)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_data_exe_wb.vhd(11): INFO: processing 'alv_MIMD_data_exe_wb_default(behav)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_data_exe_wb_Pipeline_l_data_a.vhd(11): INFO: processing 'alv_MIMD_data_exe_wb_Pipeline_l_data_a_default(behav)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_data_exe_wb_Pipeline_l_data_b.vhd(11): INFO: processing 'alv_MIMD_data_exe_wb_Pipeline_l_data_b_default(behav)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_data_exe_wb_Pipeline_exe.vhd(11): INFO: processing 'alv_MIMD_data_exe_wb_Pipeline_exe_default(behav)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_mul_32s_32s_32_2_1.vhd(7): INFO: processing '\alv_MIMD_mul_32s_32s_32_2_1(num_stage=2,din0_width=32,din1_width=32,dout_width=32)\(behav)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_sdiv_32s_32s_32_36_1.vhd(93): INFO: processing '\alv_MIMD_sdiv_32s_32s_32_36_1(num_stage=36)\(rtl)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_sdiv_32s_32s_32_36_1.vhd(10): INFO: processing 'alv_MIMD_sdiv_32s_32s_32_36_1_divider_default(rtl)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_data_exe_wb_Pipeline_write_back.vhd(11): INFO: processing 'alv_MIMD_data_exe_wb_Pipeline_write_back_default(behav)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_operation.vhd(11): INFO: processing 'alv_MIMD_operation_default(behav)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_operation_Pipeline_l_operation.vhd(11): INFO: processing 'alv_MIMD_operation_Pipeline_l_operation_default(behav)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_operation_Pipeline_s_operation_data_op.vhd(11): INFO: processing 'alv_MIMD_operation_Pipeline_s_operation_data_op_default(behav)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a.vhd(11): INFO: processing 'alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a_default(behav)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b.vhd(11): INFO: processing 'alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b_default(behav)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op.vhd(11): INFO: processing 'alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op_default(behav)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_Block_entry2_proc1_Pipeline_clear_RAM_op.vhd(11): INFO: processing 'alv_MIMD_Block_entry2_proc1_Pipeline_clear_RAM_op_default(behav)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_fifo_w32_d50_A.vhd(13): INFO: processing '\alv_MIMD_fifo_w32_d50_A(1,4)\(arch)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_fifo_w32_d50_A.vhd(222): INFO: processing '\alv_MIMD_fifo_w32_d50_A_ram(1,4)\(arch)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd(5): INFO: processing 'dispatcher_default(Behavioral)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sim_1/imports/new/fun_unit_sim.vhd(5): INFO: processing 'fun_unit_sim_default(Behavioral)' (VHDL-1067)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sim_1/imports/new/fun_unit_sim.vhd(15): ERROR: formal port <s_axis_tvalid_a> does not exist in entity <sum>.  Please compare the definition of block <sum> to its component declaration and its instantion to detect the mismatch. (VHDL-9007)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/sum.vhd(5): INFO: 'sum' is declared here
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sim_1/imports/new/fun_unit_sim.vhd(17): ERROR: formal port <s_axis_tready_a> does not exist in entity <sum>.  Please compare the definition of block <sum> to its component declaration and its instantion to detect the mismatch. (VHDL-9007)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/sum.vhd(5): INFO: 'sum' is declared here
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sim_1/imports/new/fun_unit_sim.vhd(18): ERROR: formal port <s_axis_tvalid_b> does not exist in entity <sum>.  Please compare the definition of block <sum> to its component declaration and its instantion to detect the mismatch. (VHDL-9007)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/sum.vhd(5): INFO: 'sum' is declared here
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sim_1/imports/new/fun_unit_sim.vhd(20): ERROR: formal port <s_axis_tready_b> does not exist in entity <sum>.  Please compare the definition of block <sum> to its component declaration and its instantion to detect the mismatch. (VHDL-9007)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/sum.vhd(5): INFO: 'sum' is declared here
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sim_1/imports/new/fun_unit_sim.vhd(15): ERROR: formal port <s_axis_tvalid_a> does not exist in entity <sum_default>.  Please compare the definition of block <sum_default> to its component declaration and its instantion to detect the mismatch. (VHDL-9007)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/sum.vhd(5): INFO: 'sum_default' is declared here
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sim_1/imports/new/fun_unit_sim.vhd(17): ERROR: formal port <s_axis_tready_a> does not exist in entity <sum_default>.  Please compare the definition of block <sum_default> to its component declaration and its instantion to detect the mismatch. (VHDL-9007)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/sum.vhd(5): INFO: 'sum_default' is declared here
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sim_1/imports/new/fun_unit_sim.vhd(18): ERROR: formal port <s_axis_tvalid_b> does not exist in entity <sum_default>.  Please compare the definition of block <sum_default> to its component declaration and its instantion to detect the mismatch. (VHDL-9007)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/sum.vhd(5): INFO: 'sum_default' is declared here
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sim_1/imports/new/fun_unit_sim.vhd(20): ERROR: formal port <s_axis_tready_b> does not exist in entity <sum_default>.  Please compare the definition of block <sum_default> to its component declaration and its instantion to detect the mismatch. (VHDL-9007)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/sum.vhd(5): INFO: 'sum_default' is declared here
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/sum.vhd(15): ERROR: formal port 's_axis_tvalid' has no actual or default value (VHDL-1768)
C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sim_1/imports/new/tb.vhd(5): INFO: processing 'tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_default(tb)' (VHDL-1067)
srcscan exits with return value 0
