// Generated 09/02/2023 GMT

/*
 * Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
 * All rights reserved.
 * 
 * This software is developed by Microchip Technology Inc. and its subsidiaries ("Microchip").
 * 
 * Redistribution and use in source and binary forms, with or without modification, are
 * permitted provided that the following conditions are met:
 * 
 *     1. Redistributions of source code must retain the above copyright notice, this list of
 *        conditions and the following disclaimer.
 * 
 *     2. Redistributions in binary form must reproduce the above copyright notice, this list
 *        of conditions and the following disclaimer in the documentation and/or other
 *        materials provided with the distribution. Publication is not required when
 *        this file is used in an embedded application.
 * 
 *     3. Microchip's name may not be used to endorse or promote products derived from this
 *        software without specific prior written permission.
 * 
 * THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
 * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIRECT,
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
 * INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

#ifndef _PIC16F1615_INC_
#define _PIC16F1615_INC_

/*
 * Assembly Header file for the Microchip PIC Microcontroller
 * PIC16F1615
 */

/*
 * Device Registers
 */

// Register: INDF0
#define INDF0 INDF0
INDF0                                    equ 0000h
// bitfield definitions
INDF0_INDF0_POSN                         equ 0000h
INDF0_INDF0_POSITION                     equ 0000h
INDF0_INDF0_SIZE                         equ 0008h
INDF0_INDF0_LENGTH                       equ 0008h
INDF0_INDF0_MASK                         equ 00FFh

// Register: INDF1
#define INDF1 INDF1
INDF1                                    equ 0001h
// bitfield definitions
INDF1_INDF1_POSN                         equ 0000h
INDF1_INDF1_POSITION                     equ 0000h
INDF1_INDF1_SIZE                         equ 0008h
INDF1_INDF1_LENGTH                       equ 0008h
INDF1_INDF1_MASK                         equ 00FFh

// Register: PCL
#define PCL PCL
PCL                                      equ 0002h
// bitfield definitions
PCL_PCL_POSN                             equ 0000h
PCL_PCL_POSITION                         equ 0000h
PCL_PCL_SIZE                             equ 0008h
PCL_PCL_LENGTH                           equ 0008h
PCL_PCL_MASK                             equ 00FFh

// Register: STATUS
#define STATUS STATUS
STATUS                                   equ 0003h
// bitfield definitions
STATUS_C_POSN                            equ 0000h
STATUS_C_POSITION                        equ 0000h
STATUS_C_SIZE                            equ 0001h
STATUS_C_LENGTH                          equ 0001h
STATUS_C_MASK                            equ 0001h
STATUS_DC_POSN                           equ 0001h
STATUS_DC_POSITION                       equ 0001h
STATUS_DC_SIZE                           equ 0001h
STATUS_DC_LENGTH                         equ 0001h
STATUS_DC_MASK                           equ 0002h
STATUS_Z_POSN                            equ 0002h
STATUS_Z_POSITION                        equ 0002h
STATUS_Z_SIZE                            equ 0001h
STATUS_Z_LENGTH                          equ 0001h
STATUS_Z_MASK                            equ 0004h
STATUS_nPD_POSN                          equ 0003h
STATUS_nPD_POSITION                      equ 0003h
STATUS_nPD_SIZE                          equ 0001h
STATUS_nPD_LENGTH                        equ 0001h
STATUS_nPD_MASK                          equ 0008h
STATUS_nTO_POSN                          equ 0004h
STATUS_nTO_POSITION                      equ 0004h
STATUS_nTO_SIZE                          equ 0001h
STATUS_nTO_LENGTH                        equ 0001h
STATUS_nTO_MASK                          equ 0010h
STATUS_CARRY_POSN                        equ 0000h
STATUS_CARRY_POSITION                    equ 0000h
STATUS_CARRY_SIZE                        equ 0001h
STATUS_CARRY_LENGTH                      equ 0001h
STATUS_CARRY_MASK                        equ 0001h
STATUS_ZERO_POSN                         equ 0002h
STATUS_ZERO_POSITION                     equ 0002h
STATUS_ZERO_SIZE                         equ 0001h
STATUS_ZERO_LENGTH                       equ 0001h
STATUS_ZERO_MASK                         equ 0004h

// Register: FSR0L
#define FSR0L FSR0L
FSR0L                                    equ 0004h
// bitfield definitions
FSR0L_FSR0L_POSN                         equ 0000h
FSR0L_FSR0L_POSITION                     equ 0000h
FSR0L_FSR0L_SIZE                         equ 0008h
FSR0L_FSR0L_LENGTH                       equ 0008h
FSR0L_FSR0L_MASK                         equ 00FFh

// Register: FSR0H
#define FSR0H FSR0H
FSR0H                                    equ 0005h
// bitfield definitions
FSR0H_FSR0H_POSN                         equ 0000h
FSR0H_FSR0H_POSITION                     equ 0000h
FSR0H_FSR0H_SIZE                         equ 0008h
FSR0H_FSR0H_LENGTH                       equ 0008h
FSR0H_FSR0H_MASK                         equ 00FFh

// Register: FSR1L
#define FSR1L FSR1L
FSR1L                                    equ 0006h
// bitfield definitions
FSR1L_FSR1L_POSN                         equ 0000h
FSR1L_FSR1L_POSITION                     equ 0000h
FSR1L_FSR1L_SIZE                         equ 0008h
FSR1L_FSR1L_LENGTH                       equ 0008h
FSR1L_FSR1L_MASK                         equ 00FFh

// Register: FSR1H
#define FSR1H FSR1H
FSR1H                                    equ 0007h
// bitfield definitions
FSR1H_FSR1H_POSN                         equ 0000h
FSR1H_FSR1H_POSITION                     equ 0000h
FSR1H_FSR1H_SIZE                         equ 0008h
FSR1H_FSR1H_LENGTH                       equ 0008h
FSR1H_FSR1H_MASK                         equ 00FFh

// Register: BSR
#define BSR BSR
BSR                                      equ 0008h
// bitfield definitions
BSR_BSR_POSN                             equ 0000h
BSR_BSR_POSITION                         equ 0000h
BSR_BSR_SIZE                             equ 0005h
BSR_BSR_LENGTH                           equ 0005h
BSR_BSR_MASK                             equ 001Fh
BSR_BSR0_POSN                            equ 0000h
BSR_BSR0_POSITION                        equ 0000h
BSR_BSR0_SIZE                            equ 0001h
BSR_BSR0_LENGTH                          equ 0001h
BSR_BSR0_MASK                            equ 0001h
BSR_BSR1_POSN                            equ 0001h
BSR_BSR1_POSITION                        equ 0001h
BSR_BSR1_SIZE                            equ 0001h
BSR_BSR1_LENGTH                          equ 0001h
BSR_BSR1_MASK                            equ 0002h
BSR_BSR2_POSN                            equ 0002h
BSR_BSR2_POSITION                        equ 0002h
BSR_BSR2_SIZE                            equ 0001h
BSR_BSR2_LENGTH                          equ 0001h
BSR_BSR2_MASK                            equ 0004h
BSR_BSR3_POSN                            equ 0003h
BSR_BSR3_POSITION                        equ 0003h
BSR_BSR3_SIZE                            equ 0001h
BSR_BSR3_LENGTH                          equ 0001h
BSR_BSR3_MASK                            equ 0008h
BSR_BSR4_POSN                            equ 0004h
BSR_BSR4_POSITION                        equ 0004h
BSR_BSR4_SIZE                            equ 0001h
BSR_BSR4_LENGTH                          equ 0001h
BSR_BSR4_MASK                            equ 0010h

// Register: WREG
#define WREG WREG
WREG                                     equ 0009h
// bitfield definitions
WREG_WREG0_POSN                          equ 0000h
WREG_WREG0_POSITION                      equ 0000h
WREG_WREG0_SIZE                          equ 0008h
WREG_WREG0_LENGTH                        equ 0008h
WREG_WREG0_MASK                          equ 00FFh

// Register: PCLATH
#define PCLATH PCLATH
PCLATH                                   equ 000Ah
// bitfield definitions
PCLATH_PCLATH_POSN                       equ 0000h
PCLATH_PCLATH_POSITION                   equ 0000h
PCLATH_PCLATH_SIZE                       equ 0007h
PCLATH_PCLATH_LENGTH                     equ 0007h
PCLATH_PCLATH_MASK                       equ 007Fh

// Register: INTCON
#define INTCON INTCON
INTCON                                   equ 000Bh
// bitfield definitions
INTCON_IOCIF_POSN                        equ 0000h
INTCON_IOCIF_POSITION                    equ 0000h
INTCON_IOCIF_SIZE                        equ 0001h
INTCON_IOCIF_LENGTH                      equ 0001h
INTCON_IOCIF_MASK                        equ 0001h
INTCON_INTF_POSN                         equ 0001h
INTCON_INTF_POSITION                     equ 0001h
INTCON_INTF_SIZE                         equ 0001h
INTCON_INTF_LENGTH                       equ 0001h
INTCON_INTF_MASK                         equ 0002h
INTCON_TMR0IF_POSN                       equ 0002h
INTCON_TMR0IF_POSITION                   equ 0002h
INTCON_TMR0IF_SIZE                       equ 0001h
INTCON_TMR0IF_LENGTH                     equ 0001h
INTCON_TMR0IF_MASK                       equ 0004h
INTCON_IOCIE_POSN                        equ 0003h
INTCON_IOCIE_POSITION                    equ 0003h
INTCON_IOCIE_SIZE                        equ 0001h
INTCON_IOCIE_LENGTH                      equ 0001h
INTCON_IOCIE_MASK                        equ 0008h
INTCON_INTE_POSN                         equ 0004h
INTCON_INTE_POSITION                     equ 0004h
INTCON_INTE_SIZE                         equ 0001h
INTCON_INTE_LENGTH                       equ 0001h
INTCON_INTE_MASK                         equ 0010h
INTCON_TMR0IE_POSN                       equ 0005h
INTCON_TMR0IE_POSITION                   equ 0005h
INTCON_TMR0IE_SIZE                       equ 0001h
INTCON_TMR0IE_LENGTH                     equ 0001h
INTCON_TMR0IE_MASK                       equ 0020h
INTCON_PEIE_POSN                         equ 0006h
INTCON_PEIE_POSITION                     equ 0006h
INTCON_PEIE_SIZE                         equ 0001h
INTCON_PEIE_LENGTH                       equ 0001h
INTCON_PEIE_MASK                         equ 0040h
INTCON_GIE_POSN                          equ 0007h
INTCON_GIE_POSITION                      equ 0007h
INTCON_GIE_SIZE                          equ 0001h
INTCON_GIE_LENGTH                        equ 0001h
INTCON_GIE_MASK                          equ 0080h
INTCON_T0IF_POSN                         equ 0002h
INTCON_T0IF_POSITION                     equ 0002h
INTCON_T0IF_SIZE                         equ 0001h
INTCON_T0IF_LENGTH                       equ 0001h
INTCON_T0IF_MASK                         equ 0004h
INTCON_T0IE_POSN                         equ 0005h
INTCON_T0IE_POSITION                     equ 0005h
INTCON_T0IE_SIZE                         equ 0001h
INTCON_T0IE_LENGTH                       equ 0001h
INTCON_T0IE_MASK                         equ 0020h

// Register: PORTA
#define PORTA PORTA
PORTA                                    equ 000Ch
// bitfield definitions
PORTA_RA0_POSN                           equ 0000h
PORTA_RA0_POSITION                       equ 0000h
PORTA_RA0_SIZE                           equ 0001h
PORTA_RA0_LENGTH                         equ 0001h
PORTA_RA0_MASK                           equ 0001h
PORTA_RA1_POSN                           equ 0001h
PORTA_RA1_POSITION                       equ 0001h
PORTA_RA1_SIZE                           equ 0001h
PORTA_RA1_LENGTH                         equ 0001h
PORTA_RA1_MASK                           equ 0002h
PORTA_RA2_POSN                           equ 0002h
PORTA_RA2_POSITION                       equ 0002h
PORTA_RA2_SIZE                           equ 0001h
PORTA_RA2_LENGTH                         equ 0001h
PORTA_RA2_MASK                           equ 0004h
PORTA_RA3_POSN                           equ 0003h
PORTA_RA3_POSITION                       equ 0003h
PORTA_RA3_SIZE                           equ 0001h
PORTA_RA3_LENGTH                         equ 0001h
PORTA_RA3_MASK                           equ 0008h
PORTA_RA4_POSN                           equ 0004h
PORTA_RA4_POSITION                       equ 0004h
PORTA_RA4_SIZE                           equ 0001h
PORTA_RA4_LENGTH                         equ 0001h
PORTA_RA4_MASK                           equ 0010h
PORTA_RA5_POSN                           equ 0005h
PORTA_RA5_POSITION                       equ 0005h
PORTA_RA5_SIZE                           equ 0001h
PORTA_RA5_LENGTH                         equ 0001h
PORTA_RA5_MASK                           equ 0020h

// Register: PORTC
#define PORTC PORTC
PORTC                                    equ 000Eh
// bitfield definitions
PORTC_RC0_POSN                           equ 0000h
PORTC_RC0_POSITION                       equ 0000h
PORTC_RC0_SIZE                           equ 0001h
PORTC_RC0_LENGTH                         equ 0001h
PORTC_RC0_MASK                           equ 0001h
PORTC_RC1_POSN                           equ 0001h
PORTC_RC1_POSITION                       equ 0001h
PORTC_RC1_SIZE                           equ 0001h
PORTC_RC1_LENGTH                         equ 0001h
PORTC_RC1_MASK                           equ 0002h
PORTC_RC2_POSN                           equ 0002h
PORTC_RC2_POSITION                       equ 0002h
PORTC_RC2_SIZE                           equ 0001h
PORTC_RC2_LENGTH                         equ 0001h
PORTC_RC2_MASK                           equ 0004h
PORTC_RC3_POSN                           equ 0003h
PORTC_RC3_POSITION                       equ 0003h
PORTC_RC3_SIZE                           equ 0001h
PORTC_RC3_LENGTH                         equ 0001h
PORTC_RC3_MASK                           equ 0008h
PORTC_RC4_POSN                           equ 0004h
PORTC_RC4_POSITION                       equ 0004h
PORTC_RC4_SIZE                           equ 0001h
PORTC_RC4_LENGTH                         equ 0001h
PORTC_RC4_MASK                           equ 0010h
PORTC_RC5_POSN                           equ 0005h
PORTC_RC5_POSITION                       equ 0005h
PORTC_RC5_SIZE                           equ 0001h
PORTC_RC5_LENGTH                         equ 0001h
PORTC_RC5_MASK                           equ 0020h

// Register: PIR1
#define PIR1 PIR1
PIR1                                     equ 0010h
// bitfield definitions
PIR1_TMR1IF_POSN                         equ 0000h
PIR1_TMR1IF_POSITION                     equ 0000h
PIR1_TMR1IF_SIZE                         equ 0001h
PIR1_TMR1IF_LENGTH                       equ 0001h
PIR1_TMR1IF_MASK                         equ 0001h
PIR1_TMR2IF_POSN                         equ 0001h
PIR1_TMR2IF_POSITION                     equ 0001h
PIR1_TMR2IF_SIZE                         equ 0001h
PIR1_TMR2IF_LENGTH                       equ 0001h
PIR1_TMR2IF_MASK                         equ 0002h
PIR1_CCP1IF_POSN                         equ 0002h
PIR1_CCP1IF_POSITION                     equ 0002h
PIR1_CCP1IF_SIZE                         equ 0001h
PIR1_CCP1IF_LENGTH                       equ 0001h
PIR1_CCP1IF_MASK                         equ 0004h
PIR1_SSP1IF_POSN                         equ 0003h
PIR1_SSP1IF_POSITION                     equ 0003h
PIR1_SSP1IF_SIZE                         equ 0001h
PIR1_SSP1IF_LENGTH                       equ 0001h
PIR1_SSP1IF_MASK                         equ 0008h
PIR1_TXIF_POSN                           equ 0004h
PIR1_TXIF_POSITION                       equ 0004h
PIR1_TXIF_SIZE                           equ 0001h
PIR1_TXIF_LENGTH                         equ 0001h
PIR1_TXIF_MASK                           equ 0010h
PIR1_RCIF_POSN                           equ 0005h
PIR1_RCIF_POSITION                       equ 0005h
PIR1_RCIF_SIZE                           equ 0001h
PIR1_RCIF_LENGTH                         equ 0001h
PIR1_RCIF_MASK                           equ 0020h
PIR1_ADIF_POSN                           equ 0006h
PIR1_ADIF_POSITION                       equ 0006h
PIR1_ADIF_SIZE                           equ 0001h
PIR1_ADIF_LENGTH                         equ 0001h
PIR1_ADIF_MASK                           equ 0040h
PIR1_TMR1GIF_POSN                        equ 0007h
PIR1_TMR1GIF_POSITION                    equ 0007h
PIR1_TMR1GIF_SIZE                        equ 0001h
PIR1_TMR1GIF_LENGTH                      equ 0001h
PIR1_TMR1GIF_MASK                        equ 0080h

// Register: PIR2
#define PIR2 PIR2
PIR2                                     equ 0011h
// bitfield definitions
PIR2_CCP2IF_POSN                         equ 0000h
PIR2_CCP2IF_POSITION                     equ 0000h
PIR2_CCP2IF_SIZE                         equ 0001h
PIR2_CCP2IF_LENGTH                       equ 0001h
PIR2_CCP2IF_MASK                         equ 0001h
PIR2_TMR4IF_POSN                         equ 0001h
PIR2_TMR4IF_POSITION                     equ 0001h
PIR2_TMR4IF_SIZE                         equ 0001h
PIR2_TMR4IF_LENGTH                       equ 0001h
PIR2_TMR4IF_MASK                         equ 0002h
PIR2_TMR6IF_POSN                         equ 0002h
PIR2_TMR6IF_POSITION                     equ 0002h
PIR2_TMR6IF_SIZE                         equ 0001h
PIR2_TMR6IF_LENGTH                       equ 0001h
PIR2_TMR6IF_MASK                         equ 0004h
PIR2_BCL1IF_POSN                         equ 0003h
PIR2_BCL1IF_POSITION                     equ 0003h
PIR2_BCL1IF_SIZE                         equ 0001h
PIR2_BCL1IF_LENGTH                       equ 0001h
PIR2_BCL1IF_MASK                         equ 0008h
PIR2_C1IF_POSN                           equ 0005h
PIR2_C1IF_POSITION                       equ 0005h
PIR2_C1IF_SIZE                           equ 0001h
PIR2_C1IF_LENGTH                         equ 0001h
PIR2_C1IF_MASK                           equ 0020h
PIR2_C2IF_POSN                           equ 0006h
PIR2_C2IF_POSITION                       equ 0006h
PIR2_C2IF_SIZE                           equ 0001h
PIR2_C2IF_LENGTH                         equ 0001h
PIR2_C2IF_MASK                           equ 0040h
PIR2_OSFIF_POSN                          equ 0007h
PIR2_OSFIF_POSITION                      equ 0007h
PIR2_OSFIF_SIZE                          equ 0001h
PIR2_OSFIF_LENGTH                        equ 0001h
PIR2_OSFIF_MASK                          equ 0080h

// Register: PIR3
#define PIR3 PIR3
PIR3                                     equ 0012h
// bitfield definitions
PIR3_CLC1IF_POSN                         equ 0000h
PIR3_CLC1IF_POSITION                     equ 0000h
PIR3_CLC1IF_SIZE                         equ 0001h
PIR3_CLC1IF_LENGTH                       equ 0001h
PIR3_CLC1IF_MASK                         equ 0001h
PIR3_CLC2IF_POSN                         equ 0001h
PIR3_CLC2IF_POSITION                     equ 0001h
PIR3_CLC2IF_SIZE                         equ 0001h
PIR3_CLC2IF_LENGTH                       equ 0001h
PIR3_CLC2IF_MASK                         equ 0002h
PIR3_CLC3IF_POSN                         equ 0002h
PIR3_CLC3IF_POSITION                     equ 0002h
PIR3_CLC3IF_SIZE                         equ 0001h
PIR3_CLC3IF_LENGTH                       equ 0001h
PIR3_CLC3IF_MASK                         equ 0004h
PIR3_CLC4IF_POSN                         equ 0003h
PIR3_CLC4IF_POSITION                     equ 0003h
PIR3_CLC4IF_SIZE                         equ 0001h
PIR3_CLC4IF_LENGTH                       equ 0001h
PIR3_CLC4IF_MASK                         equ 0008h
PIR3_ZCDIF_POSN                          equ 0004h
PIR3_ZCDIF_POSITION                      equ 0004h
PIR3_ZCDIF_SIZE                          equ 0001h
PIR3_ZCDIF_LENGTH                        equ 0001h
PIR3_ZCDIF_MASK                          equ 0010h
PIR3_CWGIF_POSN                          equ 0005h
PIR3_CWGIF_POSITION                      equ 0005h
PIR3_CWGIF_SIZE                          equ 0001h
PIR3_CWGIF_LENGTH                        equ 0001h
PIR3_CWGIF_MASK                          equ 0020h

// Register: PIR4
#define PIR4 PIR4
PIR4                                     equ 0013h
// bitfield definitions
PIR4_SMT1IF_POSN                         equ 0000h
PIR4_SMT1IF_POSITION                     equ 0000h
PIR4_SMT1IF_SIZE                         equ 0001h
PIR4_SMT1IF_LENGTH                       equ 0001h
PIR4_SMT1IF_MASK                         equ 0001h
PIR4_SMT1PRAIF_POSN                      equ 0001h
PIR4_SMT1PRAIF_POSITION                  equ 0001h
PIR4_SMT1PRAIF_SIZE                      equ 0001h
PIR4_SMT1PRAIF_LENGTH                    equ 0001h
PIR4_SMT1PRAIF_MASK                      equ 0002h
PIR4_SMT1PWAIF_POSN                      equ 0002h
PIR4_SMT1PWAIF_POSITION                  equ 0002h
PIR4_SMT1PWAIF_SIZE                      equ 0001h
PIR4_SMT1PWAIF_LENGTH                    equ 0001h
PIR4_SMT1PWAIF_MASK                      equ 0004h
PIR4_SMT2IF_POSN                         equ 0003h
PIR4_SMT2IF_POSITION                     equ 0003h
PIR4_SMT2IF_SIZE                         equ 0001h
PIR4_SMT2IF_LENGTH                       equ 0001h
PIR4_SMT2IF_MASK                         equ 0008h
PIR4_SMT2PRAIF_POSN                      equ 0004h
PIR4_SMT2PRAIF_POSITION                  equ 0004h
PIR4_SMT2PRAIF_SIZE                      equ 0001h
PIR4_SMT2PRAIF_LENGTH                    equ 0001h
PIR4_SMT2PRAIF_MASK                      equ 0010h
PIR4_SMT2PWAIF_POSN                      equ 0005h
PIR4_SMT2PWAIF_POSITION                  equ 0005h
PIR4_SMT2PWAIF_SIZE                      equ 0001h
PIR4_SMT2PWAIF_LENGTH                    equ 0001h
PIR4_SMT2PWAIF_MASK                      equ 0020h
PIR4_CRCIF_POSN                          equ 0006h
PIR4_CRCIF_POSITION                      equ 0006h
PIR4_CRCIF_SIZE                          equ 0001h
PIR4_CRCIF_LENGTH                        equ 0001h
PIR4_CRCIF_MASK                          equ 0040h
PIR4_SCANIF_POSN                         equ 0007h
PIR4_SCANIF_POSITION                     equ 0007h
PIR4_SCANIF_SIZE                         equ 0001h
PIR4_SCANIF_LENGTH                       equ 0001h
PIR4_SCANIF_MASK                         equ 0080h

// Register: PIR5
#define PIR5 PIR5
PIR5                                     equ 0014h
// bitfield definitions
PIR5_PID1DIF_POSN                        equ 0000h
PIR5_PID1DIF_POSITION                    equ 0000h
PIR5_PID1DIF_SIZE                        equ 0001h
PIR5_PID1DIF_LENGTH                      equ 0001h
PIR5_PID1DIF_MASK                        equ 0001h
PIR5_PID1EIF_POSN                        equ 0001h
PIR5_PID1EIF_POSITION                    equ 0001h
PIR5_PID1EIF_SIZE                        equ 0001h
PIR5_PID1EIF_LENGTH                      equ 0001h
PIR5_PID1EIF_MASK                        equ 0002h
PIR5_AT1IF_POSN                          equ 0002h
PIR5_AT1IF_POSITION                      equ 0002h
PIR5_AT1IF_SIZE                          equ 0001h
PIR5_AT1IF_LENGTH                        equ 0001h
PIR5_AT1IF_MASK                          equ 0004h
PIR5_TMR5IF_POSN                         equ 0004h
PIR5_TMR5IF_POSITION                     equ 0004h
PIR5_TMR5IF_SIZE                         equ 0001h
PIR5_TMR5IF_LENGTH                       equ 0001h
PIR5_TMR5IF_MASK                         equ 0010h
PIR5_TMR5GIF_POSN                        equ 0005h
PIR5_TMR5GIF_POSITION                    equ 0005h
PIR5_TMR5GIF_SIZE                        equ 0001h
PIR5_TMR5GIF_LENGTH                      equ 0001h
PIR5_TMR5GIF_MASK                        equ 0020h
PIR5_TMR3IF_POSN                         equ 0006h
PIR5_TMR3IF_POSITION                     equ 0006h
PIR5_TMR3IF_SIZE                         equ 0001h
PIR5_TMR3IF_LENGTH                       equ 0001h
PIR5_TMR3IF_MASK                         equ 0040h
PIR5_TMR3GIF_POSN                        equ 0007h
PIR5_TMR3GIF_POSITION                    equ 0007h
PIR5_TMR3GIF_SIZE                        equ 0001h
PIR5_TMR3GIF_LENGTH                      equ 0001h
PIR5_TMR3GIF_MASK                        equ 0080h

// Register: TMR0
#define TMR0 TMR0
TMR0                                     equ 0015h
// bitfield definitions
TMR0_TMR0_POSN                           equ 0000h
TMR0_TMR0_POSITION                       equ 0000h
TMR0_TMR0_SIZE                           equ 0008h
TMR0_TMR0_LENGTH                         equ 0008h
TMR0_TMR0_MASK                           equ 00FFh

// Register: TMR1L
#define TMR1L TMR1L
TMR1L                                    equ 0016h
// bitfield definitions
TMR1L_TMR1L_POSN                         equ 0000h
TMR1L_TMR1L_POSITION                     equ 0000h
TMR1L_TMR1L_SIZE                         equ 0008h
TMR1L_TMR1L_LENGTH                       equ 0008h
TMR1L_TMR1L_MASK                         equ 00FFh

// Register: TMR1H
#define TMR1H TMR1H
TMR1H                                    equ 0017h
// bitfield definitions
TMR1H_TMR1H_POSN                         equ 0000h
TMR1H_TMR1H_POSITION                     equ 0000h
TMR1H_TMR1H_SIZE                         equ 0008h
TMR1H_TMR1H_LENGTH                       equ 0008h
TMR1H_TMR1H_MASK                         equ 00FFh

// Register: T1CON
#define T1CON T1CON
T1CON                                    equ 0018h
// bitfield definitions
T1CON_TMR1ON_POSN                        equ 0000h
T1CON_TMR1ON_POSITION                    equ 0000h
T1CON_TMR1ON_SIZE                        equ 0001h
T1CON_TMR1ON_LENGTH                      equ 0001h
T1CON_TMR1ON_MASK                        equ 0001h
T1CON_nT1SYNC_POSN                       equ 0002h
T1CON_nT1SYNC_POSITION                   equ 0002h
T1CON_nT1SYNC_SIZE                       equ 0001h
T1CON_nT1SYNC_LENGTH                     equ 0001h
T1CON_nT1SYNC_MASK                       equ 0004h
T1CON_T1CKPS_POSN                        equ 0004h
T1CON_T1CKPS_POSITION                    equ 0004h
T1CON_T1CKPS_SIZE                        equ 0002h
T1CON_T1CKPS_LENGTH                      equ 0002h
T1CON_T1CKPS_MASK                        equ 0030h
T1CON_TMR1CS_POSN                        equ 0006h
T1CON_TMR1CS_POSITION                    equ 0006h
T1CON_TMR1CS_SIZE                        equ 0002h
T1CON_TMR1CS_LENGTH                      equ 0002h
T1CON_TMR1CS_MASK                        equ 00C0h
T1CON_T1CKPS0_POSN                       equ 0004h
T1CON_T1CKPS0_POSITION                   equ 0004h
T1CON_T1CKPS0_SIZE                       equ 0001h
T1CON_T1CKPS0_LENGTH                     equ 0001h
T1CON_T1CKPS0_MASK                       equ 0010h
T1CON_T1CKPS1_POSN                       equ 0005h
T1CON_T1CKPS1_POSITION                   equ 0005h
T1CON_T1CKPS1_SIZE                       equ 0001h
T1CON_T1CKPS1_LENGTH                     equ 0001h
T1CON_T1CKPS1_MASK                       equ 0020h
T1CON_TMR1CS0_POSN                       equ 0006h
T1CON_TMR1CS0_POSITION                   equ 0006h
T1CON_TMR1CS0_SIZE                       equ 0001h
T1CON_TMR1CS0_LENGTH                     equ 0001h
T1CON_TMR1CS0_MASK                       equ 0040h
T1CON_TMR1CS1_POSN                       equ 0007h
T1CON_TMR1CS1_POSITION                   equ 0007h
T1CON_TMR1CS1_SIZE                       equ 0001h
T1CON_TMR1CS1_LENGTH                     equ 0001h
T1CON_TMR1CS1_MASK                       equ 0080h

// Register: T1GCON
#define T1GCON T1GCON
T1GCON                                   equ 0019h
// bitfield definitions
T1GCON_T1GSS_POSN                        equ 0000h
T1GCON_T1GSS_POSITION                    equ 0000h
T1GCON_T1GSS_SIZE                        equ 0002h
T1GCON_T1GSS_LENGTH                      equ 0002h
T1GCON_T1GSS_MASK                        equ 0003h
T1GCON_T1GVAL_POSN                       equ 0002h
T1GCON_T1GVAL_POSITION                   equ 0002h
T1GCON_T1GVAL_SIZE                       equ 0001h
T1GCON_T1GVAL_LENGTH                     equ 0001h
T1GCON_T1GVAL_MASK                       equ 0004h
T1GCON_T1GGO_nDONE_POSN                  equ 0003h
T1GCON_T1GGO_nDONE_POSITION              equ 0003h
T1GCON_T1GGO_nDONE_SIZE                  equ 0001h
T1GCON_T1GGO_nDONE_LENGTH                equ 0001h
T1GCON_T1GGO_nDONE_MASK                  equ 0008h
T1GCON_T1GSPM_POSN                       equ 0004h
T1GCON_T1GSPM_POSITION                   equ 0004h
T1GCON_T1GSPM_SIZE                       equ 0001h
T1GCON_T1GSPM_LENGTH                     equ 0001h
T1GCON_T1GSPM_MASK                       equ 0010h
T1GCON_T1GTM_POSN                        equ 0005h
T1GCON_T1GTM_POSITION                    equ 0005h
T1GCON_T1GTM_SIZE                        equ 0001h
T1GCON_T1GTM_LENGTH                      equ 0001h
T1GCON_T1GTM_MASK                        equ 0020h
T1GCON_T1GPOL_POSN                       equ 0006h
T1GCON_T1GPOL_POSITION                   equ 0006h
T1GCON_T1GPOL_SIZE                       equ 0001h
T1GCON_T1GPOL_LENGTH                     equ 0001h
T1GCON_T1GPOL_MASK                       equ 0040h
T1GCON_TMR1GE_POSN                       equ 0007h
T1GCON_TMR1GE_POSITION                   equ 0007h
T1GCON_TMR1GE_SIZE                       equ 0001h
T1GCON_TMR1GE_LENGTH                     equ 0001h
T1GCON_TMR1GE_MASK                       equ 0080h
T1GCON_T1GSS0_POSN                       equ 0000h
T1GCON_T1GSS0_POSITION                   equ 0000h
T1GCON_T1GSS0_SIZE                       equ 0001h
T1GCON_T1GSS0_LENGTH                     equ 0001h
T1GCON_T1GSS0_MASK                       equ 0001h
T1GCON_T1GSS1_POSN                       equ 0001h
T1GCON_T1GSS1_POSITION                   equ 0001h
T1GCON_T1GSS1_SIZE                       equ 0001h
T1GCON_T1GSS1_LENGTH                     equ 0001h
T1GCON_T1GSS1_MASK                       equ 0002h

// Register: T2TMR
#define T2TMR T2TMR
T2TMR                                    equ 001Ah
// bitfield definitions
T2TMR_TMR_POSN                           equ 0000h
T2TMR_TMR_POSITION                       equ 0000h
T2TMR_TMR_SIZE                           equ 0008h
T2TMR_TMR_LENGTH                         equ 0008h
T2TMR_TMR_MASK                           equ 00FFh
T2TMR_TMR2_POSN                          equ 0000h
T2TMR_TMR2_POSITION                      equ 0000h
T2TMR_TMR2_SIZE                          equ 0008h
T2TMR_TMR2_LENGTH                        equ 0008h
T2TMR_TMR2_MASK                          equ 00FFh

// Register: T2PR
#define T2PR T2PR
T2PR                                     equ 001Bh
// bitfield definitions
T2PR_PR_POSN                             equ 0000h
T2PR_PR_POSITION                         equ 0000h
T2PR_PR_SIZE                             equ 0008h
T2PR_PR_LENGTH                           equ 0008h
T2PR_PR_MASK                             equ 00FFh
T2PR_T2PR_POSN                           equ 0000h
T2PR_T2PR_POSITION                       equ 0000h
T2PR_T2PR_SIZE                           equ 0008h
T2PR_T2PR_LENGTH                         equ 0008h
T2PR_T2PR_MASK                           equ 00FFh

// Register: T2CON
#define T2CON T2CON
T2CON                                    equ 001Ch
// bitfield definitions
T2CON_OUTPS_POSN                         equ 0000h
T2CON_OUTPS_POSITION                     equ 0000h
T2CON_OUTPS_SIZE                         equ 0004h
T2CON_OUTPS_LENGTH                       equ 0004h
T2CON_OUTPS_MASK                         equ 000Fh
T2CON_CKPS_POSN                          equ 0004h
T2CON_CKPS_POSITION                      equ 0004h
T2CON_CKPS_SIZE                          equ 0003h
T2CON_CKPS_LENGTH                        equ 0003h
T2CON_CKPS_MASK                          equ 0070h
T2CON_ON_POSN                            equ 0007h
T2CON_ON_POSITION                        equ 0007h
T2CON_ON_SIZE                            equ 0001h
T2CON_ON_LENGTH                          equ 0001h
T2CON_ON_MASK                            equ 0080h
T2CON_OUTPS0_POSN                        equ 0000h
T2CON_OUTPS0_POSITION                    equ 0000h
T2CON_OUTPS0_SIZE                        equ 0001h
T2CON_OUTPS0_LENGTH                      equ 0001h
T2CON_OUTPS0_MASK                        equ 0001h
T2CON_OUTPS1_POSN                        equ 0001h
T2CON_OUTPS1_POSITION                    equ 0001h
T2CON_OUTPS1_SIZE                        equ 0001h
T2CON_OUTPS1_LENGTH                      equ 0001h
T2CON_OUTPS1_MASK                        equ 0002h
T2CON_OUTPS2_POSN                        equ 0002h
T2CON_OUTPS2_POSITION                    equ 0002h
T2CON_OUTPS2_SIZE                        equ 0001h
T2CON_OUTPS2_LENGTH                      equ 0001h
T2CON_OUTPS2_MASK                        equ 0004h
T2CON_OUTPS3_POSN                        equ 0003h
T2CON_OUTPS3_POSITION                    equ 0003h
T2CON_OUTPS3_SIZE                        equ 0001h
T2CON_OUTPS3_LENGTH                      equ 0001h
T2CON_OUTPS3_MASK                        equ 0008h
T2CON_CKPS0_POSN                         equ 0004h
T2CON_CKPS0_POSITION                     equ 0004h
T2CON_CKPS0_SIZE                         equ 0001h
T2CON_CKPS0_LENGTH                       equ 0001h
T2CON_CKPS0_MASK                         equ 0010h
T2CON_CKPS1_POSN                         equ 0005h
T2CON_CKPS1_POSITION                     equ 0005h
T2CON_CKPS1_SIZE                         equ 0001h
T2CON_CKPS1_LENGTH                       equ 0001h
T2CON_CKPS1_MASK                         equ 0020h
T2CON_CKPS2_POSN                         equ 0006h
T2CON_CKPS2_POSITION                     equ 0006h
T2CON_CKPS2_SIZE                         equ 0001h
T2CON_CKPS2_LENGTH                       equ 0001h
T2CON_CKPS2_MASK                         equ 0040h
T2CON_T2OUTPS_POSN                       equ 0000h
T2CON_T2OUTPS_POSITION                   equ 0000h
T2CON_T2OUTPS_SIZE                       equ 0004h
T2CON_T2OUTPS_LENGTH                     equ 0004h
T2CON_T2OUTPS_MASK                       equ 000Fh
T2CON_T2CKPS_POSN                        equ 0004h
T2CON_T2CKPS_POSITION                    equ 0004h
T2CON_T2CKPS_SIZE                        equ 0003h
T2CON_T2CKPS_LENGTH                      equ 0003h
T2CON_T2CKPS_MASK                        equ 0070h
T2CON_T2ON_POSN                          equ 0007h
T2CON_T2ON_POSITION                      equ 0007h
T2CON_T2ON_SIZE                          equ 0001h
T2CON_T2ON_LENGTH                        equ 0001h
T2CON_T2ON_MASK                          equ 0080h
T2CON_T2OUTPS0_POSN                      equ 0000h
T2CON_T2OUTPS0_POSITION                  equ 0000h
T2CON_T2OUTPS0_SIZE                      equ 0001h
T2CON_T2OUTPS0_LENGTH                    equ 0001h
T2CON_T2OUTPS0_MASK                      equ 0001h
T2CON_T2OUTPS1_POSN                      equ 0001h
T2CON_T2OUTPS1_POSITION                  equ 0001h
T2CON_T2OUTPS1_SIZE                      equ 0001h
T2CON_T2OUTPS1_LENGTH                    equ 0001h
T2CON_T2OUTPS1_MASK                      equ 0002h
T2CON_T2OUTPS2_POSN                      equ 0002h
T2CON_T2OUTPS2_POSITION                  equ 0002h
T2CON_T2OUTPS2_SIZE                      equ 0001h
T2CON_T2OUTPS2_LENGTH                    equ 0001h
T2CON_T2OUTPS2_MASK                      equ 0004h
T2CON_T2OUTPS3_POSN                      equ 0003h
T2CON_T2OUTPS3_POSITION                  equ 0003h
T2CON_T2OUTPS3_SIZE                      equ 0001h
T2CON_T2OUTPS3_LENGTH                    equ 0001h
T2CON_T2OUTPS3_MASK                      equ 0008h
T2CON_T2CKPS0_POSN                       equ 0004h
T2CON_T2CKPS0_POSITION                   equ 0004h
T2CON_T2CKPS0_SIZE                       equ 0001h
T2CON_T2CKPS0_LENGTH                     equ 0001h
T2CON_T2CKPS0_MASK                       equ 0010h
T2CON_T2CKPS1_POSN                       equ 0005h
T2CON_T2CKPS1_POSITION                   equ 0005h
T2CON_T2CKPS1_SIZE                       equ 0001h
T2CON_T2CKPS1_LENGTH                     equ 0001h
T2CON_T2CKPS1_MASK                       equ 0020h
T2CON_T2CKPS2_POSN                       equ 0006h
T2CON_T2CKPS2_POSITION                   equ 0006h
T2CON_T2CKPS2_SIZE                       equ 0001h
T2CON_T2CKPS2_LENGTH                     equ 0001h
T2CON_T2CKPS2_MASK                       equ 0040h
T2CON_TMR2ON_POSN                        equ 0007h
T2CON_TMR2ON_POSITION                    equ 0007h
T2CON_TMR2ON_SIZE                        equ 0001h
T2CON_TMR2ON_LENGTH                      equ 0001h
T2CON_TMR2ON_MASK                        equ 0080h

// Register: T2HLT
#define T2HLT T2HLT
T2HLT                                    equ 001Dh
// bitfield definitions
T2HLT_MODE_POSN                          equ 0000h
T2HLT_MODE_POSITION                      equ 0000h
T2HLT_MODE_SIZE                          equ 0005h
T2HLT_MODE_LENGTH                        equ 0005h
T2HLT_MODE_MASK                          equ 001Fh
T2HLT_CKSYNC_POSN                        equ 0005h
T2HLT_CKSYNC_POSITION                    equ 0005h
T2HLT_CKSYNC_SIZE                        equ 0001h
T2HLT_CKSYNC_LENGTH                      equ 0001h
T2HLT_CKSYNC_MASK                        equ 0020h
T2HLT_CKPOL_POSN                         equ 0006h
T2HLT_CKPOL_POSITION                     equ 0006h
T2HLT_CKPOL_SIZE                         equ 0001h
T2HLT_CKPOL_LENGTH                       equ 0001h
T2HLT_CKPOL_MASK                         equ 0040h
T2HLT_PSYNC_POSN                         equ 0007h
T2HLT_PSYNC_POSITION                     equ 0007h
T2HLT_PSYNC_SIZE                         equ 0001h
T2HLT_PSYNC_LENGTH                       equ 0001h
T2HLT_PSYNC_MASK                         equ 0080h
T2HLT_MODE0_POSN                         equ 0000h
T2HLT_MODE0_POSITION                     equ 0000h
T2HLT_MODE0_SIZE                         equ 0001h
T2HLT_MODE0_LENGTH                       equ 0001h
T2HLT_MODE0_MASK                         equ 0001h
T2HLT_MODE1_POSN                         equ 0001h
T2HLT_MODE1_POSITION                     equ 0001h
T2HLT_MODE1_SIZE                         equ 0001h
T2HLT_MODE1_LENGTH                       equ 0001h
T2HLT_MODE1_MASK                         equ 0002h
T2HLT_MODE2_POSN                         equ 0002h
T2HLT_MODE2_POSITION                     equ 0002h
T2HLT_MODE2_SIZE                         equ 0001h
T2HLT_MODE2_LENGTH                       equ 0001h
T2HLT_MODE2_MASK                         equ 0004h
T2HLT_MODE3_POSN                         equ 0003h
T2HLT_MODE3_POSITION                     equ 0003h
T2HLT_MODE3_SIZE                         equ 0001h
T2HLT_MODE3_LENGTH                       equ 0001h
T2HLT_MODE3_MASK                         equ 0008h
T2HLT_MODE4_POSN                         equ 0004h
T2HLT_MODE4_POSITION                     equ 0004h
T2HLT_MODE4_SIZE                         equ 0001h
T2HLT_MODE4_LENGTH                       equ 0001h
T2HLT_MODE4_MASK                         equ 0010h
T2HLT_T2MODE_POSN                        equ 0000h
T2HLT_T2MODE_POSITION                    equ 0000h
T2HLT_T2MODE_SIZE                        equ 0005h
T2HLT_T2MODE_LENGTH                      equ 0005h
T2HLT_T2MODE_MASK                        equ 001Fh
T2HLT_T2CKSYNC_POSN                      equ 0005h
T2HLT_T2CKSYNC_POSITION                  equ 0005h
T2HLT_T2CKSYNC_SIZE                      equ 0001h
T2HLT_T2CKSYNC_LENGTH                    equ 0001h
T2HLT_T2CKSYNC_MASK                      equ 0020h
T2HLT_T2CKPOL_POSN                       equ 0006h
T2HLT_T2CKPOL_POSITION                   equ 0006h
T2HLT_T2CKPOL_SIZE                       equ 0001h
T2HLT_T2CKPOL_LENGTH                     equ 0001h
T2HLT_T2CKPOL_MASK                       equ 0040h
T2HLT_T2PSYNC_POSN                       equ 0007h
T2HLT_T2PSYNC_POSITION                   equ 0007h
T2HLT_T2PSYNC_SIZE                       equ 0001h
T2HLT_T2PSYNC_LENGTH                     equ 0001h
T2HLT_T2PSYNC_MASK                       equ 0080h
T2HLT_T2MODE0_POSN                       equ 0000h
T2HLT_T2MODE0_POSITION                   equ 0000h
T2HLT_T2MODE0_SIZE                       equ 0001h
T2HLT_T2MODE0_LENGTH                     equ 0001h
T2HLT_T2MODE0_MASK                       equ 0001h
T2HLT_T2MODE1_POSN                       equ 0001h
T2HLT_T2MODE1_POSITION                   equ 0001h
T2HLT_T2MODE1_SIZE                       equ 0001h
T2HLT_T2MODE1_LENGTH                     equ 0001h
T2HLT_T2MODE1_MASK                       equ 0002h
T2HLT_T2MODE2_POSN                       equ 0002h
T2HLT_T2MODE2_POSITION                   equ 0002h
T2HLT_T2MODE2_SIZE                       equ 0001h
T2HLT_T2MODE2_LENGTH                     equ 0001h
T2HLT_T2MODE2_MASK                       equ 0004h
T2HLT_T2MODE3_POSN                       equ 0003h
T2HLT_T2MODE3_POSITION                   equ 0003h
T2HLT_T2MODE3_SIZE                       equ 0001h
T2HLT_T2MODE3_LENGTH                     equ 0001h
T2HLT_T2MODE3_MASK                       equ 0008h
T2HLT_T2MODE4_POSN                       equ 0004h
T2HLT_T2MODE4_POSITION                   equ 0004h
T2HLT_T2MODE4_SIZE                       equ 0001h
T2HLT_T2MODE4_LENGTH                     equ 0001h
T2HLT_T2MODE4_MASK                       equ 0010h

// Register: T2CLKCON
#define T2CLKCON T2CLKCON
T2CLKCON                                 equ 001Eh
// bitfield definitions
T2CLKCON_CS_POSN                         equ 0000h
T2CLKCON_CS_POSITION                     equ 0000h
T2CLKCON_CS_SIZE                         equ 0004h
T2CLKCON_CS_LENGTH                       equ 0004h
T2CLKCON_CS_MASK                         equ 000Fh
T2CLKCON_CS0_POSN                        equ 0000h
T2CLKCON_CS0_POSITION                    equ 0000h
T2CLKCON_CS0_SIZE                        equ 0001h
T2CLKCON_CS0_LENGTH                      equ 0001h
T2CLKCON_CS0_MASK                        equ 0001h
T2CLKCON_CS1_POSN                        equ 0001h
T2CLKCON_CS1_POSITION                    equ 0001h
T2CLKCON_CS1_SIZE                        equ 0001h
T2CLKCON_CS1_LENGTH                      equ 0001h
T2CLKCON_CS1_MASK                        equ 0002h
T2CLKCON_CS2_POSN                        equ 0002h
T2CLKCON_CS2_POSITION                    equ 0002h
T2CLKCON_CS2_SIZE                        equ 0001h
T2CLKCON_CS2_LENGTH                      equ 0001h
T2CLKCON_CS2_MASK                        equ 0004h
T2CLKCON_CS3_POSN                        equ 0003h
T2CLKCON_CS3_POSITION                    equ 0003h
T2CLKCON_CS3_SIZE                        equ 0001h
T2CLKCON_CS3_LENGTH                      equ 0001h
T2CLKCON_CS3_MASK                        equ 0008h
T2CLKCON_T2CS_POSN                       equ 0000h
T2CLKCON_T2CS_POSITION                   equ 0000h
T2CLKCON_T2CS_SIZE                       equ 0004h
T2CLKCON_T2CS_LENGTH                     equ 0004h
T2CLKCON_T2CS_MASK                       equ 000Fh
T2CLKCON_T2CS0_POSN                      equ 0000h
T2CLKCON_T2CS0_POSITION                  equ 0000h
T2CLKCON_T2CS0_SIZE                      equ 0001h
T2CLKCON_T2CS0_LENGTH                    equ 0001h
T2CLKCON_T2CS0_MASK                      equ 0001h
T2CLKCON_T2CS1_POSN                      equ 0001h
T2CLKCON_T2CS1_POSITION                  equ 0001h
T2CLKCON_T2CS1_SIZE                      equ 0001h
T2CLKCON_T2CS1_LENGTH                    equ 0001h
T2CLKCON_T2CS1_MASK                      equ 0002h
T2CLKCON_T2CS2_POSN                      equ 0002h
T2CLKCON_T2CS2_POSITION                  equ 0002h
T2CLKCON_T2CS2_SIZE                      equ 0001h
T2CLKCON_T2CS2_LENGTH                    equ 0001h
T2CLKCON_T2CS2_MASK                      equ 0004h
T2CLKCON_T2CS3_POSN                      equ 0003h
T2CLKCON_T2CS3_POSITION                  equ 0003h
T2CLKCON_T2CS3_SIZE                      equ 0001h
T2CLKCON_T2CS3_LENGTH                    equ 0001h
T2CLKCON_T2CS3_MASK                      equ 0008h

// Register: T2RST
#define T2RST T2RST
T2RST                                    equ 001Fh
// bitfield definitions
T2RST_RSEL_POSN                          equ 0000h
T2RST_RSEL_POSITION                      equ 0000h
T2RST_RSEL_SIZE                          equ 0004h
T2RST_RSEL_LENGTH                        equ 0004h
T2RST_RSEL_MASK                          equ 000Fh
T2RST_RSEL0_POSN                         equ 0000h
T2RST_RSEL0_POSITION                     equ 0000h
T2RST_RSEL0_SIZE                         equ 0001h
T2RST_RSEL0_LENGTH                       equ 0001h
T2RST_RSEL0_MASK                         equ 0001h
T2RST_RSEL1_POSN                         equ 0001h
T2RST_RSEL1_POSITION                     equ 0001h
T2RST_RSEL1_SIZE                         equ 0001h
T2RST_RSEL1_LENGTH                       equ 0001h
T2RST_RSEL1_MASK                         equ 0002h
T2RST_RSEL2_POSN                         equ 0002h
T2RST_RSEL2_POSITION                     equ 0002h
T2RST_RSEL2_SIZE                         equ 0001h
T2RST_RSEL2_LENGTH                       equ 0001h
T2RST_RSEL2_MASK                         equ 0004h
T2RST_RSEL3_POSN                         equ 0003h
T2RST_RSEL3_POSITION                     equ 0003h
T2RST_RSEL3_SIZE                         equ 0001h
T2RST_RSEL3_LENGTH                       equ 0001h
T2RST_RSEL3_MASK                         equ 0008h
T2RST_T2RSEL_POSN                        equ 0000h
T2RST_T2RSEL_POSITION                    equ 0000h
T2RST_T2RSEL_SIZE                        equ 0004h
T2RST_T2RSEL_LENGTH                      equ 0004h
T2RST_T2RSEL_MASK                        equ 000Fh
T2RST_T2RSEL0_POSN                       equ 0000h
T2RST_T2RSEL0_POSITION                   equ 0000h
T2RST_T2RSEL0_SIZE                       equ 0001h
T2RST_T2RSEL0_LENGTH                     equ 0001h
T2RST_T2RSEL0_MASK                       equ 0001h
T2RST_T2RSEL1_POSN                       equ 0001h
T2RST_T2RSEL1_POSITION                   equ 0001h
T2RST_T2RSEL1_SIZE                       equ 0001h
T2RST_T2RSEL1_LENGTH                     equ 0001h
T2RST_T2RSEL1_MASK                       equ 0002h
T2RST_T2RSEL2_POSN                       equ 0002h
T2RST_T2RSEL2_POSITION                   equ 0002h
T2RST_T2RSEL2_SIZE                       equ 0001h
T2RST_T2RSEL2_LENGTH                     equ 0001h
T2RST_T2RSEL2_MASK                       equ 0004h
T2RST_T2RSEL3_POSN                       equ 0003h
T2RST_T2RSEL3_POSITION                   equ 0003h
T2RST_T2RSEL3_SIZE                       equ 0001h
T2RST_T2RSEL3_LENGTH                     equ 0001h
T2RST_T2RSEL3_MASK                       equ 0008h

// Register: TRISA
#define TRISA TRISA
TRISA                                    equ 008Ch
// bitfield definitions
TRISA_TRISA0_POSN                        equ 0000h
TRISA_TRISA0_POSITION                    equ 0000h
TRISA_TRISA0_SIZE                        equ 0001h
TRISA_TRISA0_LENGTH                      equ 0001h
TRISA_TRISA0_MASK                        equ 0001h
TRISA_TRISA1_POSN                        equ 0001h
TRISA_TRISA1_POSITION                    equ 0001h
TRISA_TRISA1_SIZE                        equ 0001h
TRISA_TRISA1_LENGTH                      equ 0001h
TRISA_TRISA1_MASK                        equ 0002h
TRISA_TRISA2_POSN                        equ 0002h
TRISA_TRISA2_POSITION                    equ 0002h
TRISA_TRISA2_SIZE                        equ 0001h
TRISA_TRISA2_LENGTH                      equ 0001h
TRISA_TRISA2_MASK                        equ 0004h
TRISA_TRISA3_POSN                        equ 0003h
TRISA_TRISA3_POSITION                    equ 0003h
TRISA_TRISA3_SIZE                        equ 0001h
TRISA_TRISA3_LENGTH                      equ 0001h
TRISA_TRISA3_MASK                        equ 0008h
TRISA_TRISA4_POSN                        equ 0004h
TRISA_TRISA4_POSITION                    equ 0004h
TRISA_TRISA4_SIZE                        equ 0001h
TRISA_TRISA4_LENGTH                      equ 0001h
TRISA_TRISA4_MASK                        equ 0010h
TRISA_TRISA5_POSN                        equ 0005h
TRISA_TRISA5_POSITION                    equ 0005h
TRISA_TRISA5_SIZE                        equ 0001h
TRISA_TRISA5_LENGTH                      equ 0001h
TRISA_TRISA5_MASK                        equ 0020h

// Register: TRISC
#define TRISC TRISC
TRISC                                    equ 008Eh
// bitfield definitions
TRISC_TRISC0_POSN                        equ 0000h
TRISC_TRISC0_POSITION                    equ 0000h
TRISC_TRISC0_SIZE                        equ 0001h
TRISC_TRISC0_LENGTH                      equ 0001h
TRISC_TRISC0_MASK                        equ 0001h
TRISC_TRISC1_POSN                        equ 0001h
TRISC_TRISC1_POSITION                    equ 0001h
TRISC_TRISC1_SIZE                        equ 0001h
TRISC_TRISC1_LENGTH                      equ 0001h
TRISC_TRISC1_MASK                        equ 0002h
TRISC_TRISC2_POSN                        equ 0002h
TRISC_TRISC2_POSITION                    equ 0002h
TRISC_TRISC2_SIZE                        equ 0001h
TRISC_TRISC2_LENGTH                      equ 0001h
TRISC_TRISC2_MASK                        equ 0004h
TRISC_TRISC3_POSN                        equ 0003h
TRISC_TRISC3_POSITION                    equ 0003h
TRISC_TRISC3_SIZE                        equ 0001h
TRISC_TRISC3_LENGTH                      equ 0001h
TRISC_TRISC3_MASK                        equ 0008h
TRISC_TRISC4_POSN                        equ 0004h
TRISC_TRISC4_POSITION                    equ 0004h
TRISC_TRISC4_SIZE                        equ 0001h
TRISC_TRISC4_LENGTH                      equ 0001h
TRISC_TRISC4_MASK                        equ 0010h
TRISC_TRISC5_POSN                        equ 0005h
TRISC_TRISC5_POSITION                    equ 0005h
TRISC_TRISC5_SIZE                        equ 0001h
TRISC_TRISC5_LENGTH                      equ 0001h
TRISC_TRISC5_MASK                        equ 0020h

// Register: PIE1
#define PIE1 PIE1
PIE1                                     equ 0090h
// bitfield definitions
PIE1_TMR1IE_POSN                         equ 0000h
PIE1_TMR1IE_POSITION                     equ 0000h
PIE1_TMR1IE_SIZE                         equ 0001h
PIE1_TMR1IE_LENGTH                       equ 0001h
PIE1_TMR1IE_MASK                         equ 0001h
PIE1_TMR2IE_POSN                         equ 0001h
PIE1_TMR2IE_POSITION                     equ 0001h
PIE1_TMR2IE_SIZE                         equ 0001h
PIE1_TMR2IE_LENGTH                       equ 0001h
PIE1_TMR2IE_MASK                         equ 0002h
PIE1_CCP1IE_POSN                         equ 0002h
PIE1_CCP1IE_POSITION                     equ 0002h
PIE1_CCP1IE_SIZE                         equ 0001h
PIE1_CCP1IE_LENGTH                       equ 0001h
PIE1_CCP1IE_MASK                         equ 0004h
PIE1_SSP1IE_POSN                         equ 0003h
PIE1_SSP1IE_POSITION                     equ 0003h
PIE1_SSP1IE_SIZE                         equ 0001h
PIE1_SSP1IE_LENGTH                       equ 0001h
PIE1_SSP1IE_MASK                         equ 0008h
PIE1_TXIE_POSN                           equ 0004h
PIE1_TXIE_POSITION                       equ 0004h
PIE1_TXIE_SIZE                           equ 0001h
PIE1_TXIE_LENGTH                         equ 0001h
PIE1_TXIE_MASK                           equ 0010h
PIE1_RCIE_POSN                           equ 0005h
PIE1_RCIE_POSITION                       equ 0005h
PIE1_RCIE_SIZE                           equ 0001h
PIE1_RCIE_LENGTH                         equ 0001h
PIE1_RCIE_MASK                           equ 0020h
PIE1_ADIE_POSN                           equ 0006h
PIE1_ADIE_POSITION                       equ 0006h
PIE1_ADIE_SIZE                           equ 0001h
PIE1_ADIE_LENGTH                         equ 0001h
PIE1_ADIE_MASK                           equ 0040h
PIE1_TMR1GIE_POSN                        equ 0007h
PIE1_TMR1GIE_POSITION                    equ 0007h
PIE1_TMR1GIE_SIZE                        equ 0001h
PIE1_TMR1GIE_LENGTH                      equ 0001h
PIE1_TMR1GIE_MASK                        equ 0080h

// Register: PIE2
#define PIE2 PIE2
PIE2                                     equ 0091h
// bitfield definitions
PIE2_CCP2IE_POSN                         equ 0000h
PIE2_CCP2IE_POSITION                     equ 0000h
PIE2_CCP2IE_SIZE                         equ 0001h
PIE2_CCP2IE_LENGTH                       equ 0001h
PIE2_CCP2IE_MASK                         equ 0001h
PIE2_TMR4IE_POSN                         equ 0001h
PIE2_TMR4IE_POSITION                     equ 0001h
PIE2_TMR4IE_SIZE                         equ 0001h
PIE2_TMR4IE_LENGTH                       equ 0001h
PIE2_TMR4IE_MASK                         equ 0002h
PIE2_TMR6IE_POSN                         equ 0002h
PIE2_TMR6IE_POSITION                     equ 0002h
PIE2_TMR6IE_SIZE                         equ 0001h
PIE2_TMR6IE_LENGTH                       equ 0001h
PIE2_TMR6IE_MASK                         equ 0004h
PIE2_BCL1IE_POSN                         equ 0003h
PIE2_BCL1IE_POSITION                     equ 0003h
PIE2_BCL1IE_SIZE                         equ 0001h
PIE2_BCL1IE_LENGTH                       equ 0001h
PIE2_BCL1IE_MASK                         equ 0008h
PIE2_C1IE_POSN                           equ 0005h
PIE2_C1IE_POSITION                       equ 0005h
PIE2_C1IE_SIZE                           equ 0001h
PIE2_C1IE_LENGTH                         equ 0001h
PIE2_C1IE_MASK                           equ 0020h
PIE2_C2IE_POSN                           equ 0006h
PIE2_C2IE_POSITION                       equ 0006h
PIE2_C2IE_SIZE                           equ 0001h
PIE2_C2IE_LENGTH                         equ 0001h
PIE2_C2IE_MASK                           equ 0040h
PIE2_OSCFIE_POSN                         equ 0007h
PIE2_OSCFIE_POSITION                     equ 0007h
PIE2_OSCFIE_SIZE                         equ 0001h
PIE2_OSCFIE_LENGTH                       equ 0001h
PIE2_OSCFIE_MASK                         equ 0080h

// Register: PIE3
#define PIE3 PIE3
PIE3                                     equ 0092h
// bitfield definitions
PIE3_CLC1IE_POSN                         equ 0000h
PIE3_CLC1IE_POSITION                     equ 0000h
PIE3_CLC1IE_SIZE                         equ 0001h
PIE3_CLC1IE_LENGTH                       equ 0001h
PIE3_CLC1IE_MASK                         equ 0001h
PIE3_CLC2IE_POSN                         equ 0001h
PIE3_CLC2IE_POSITION                     equ 0001h
PIE3_CLC2IE_SIZE                         equ 0001h
PIE3_CLC2IE_LENGTH                       equ 0001h
PIE3_CLC2IE_MASK                         equ 0002h
PIE3_CLC3IE_POSN                         equ 0002h
PIE3_CLC3IE_POSITION                     equ 0002h
PIE3_CLC3IE_SIZE                         equ 0001h
PIE3_CLC3IE_LENGTH                       equ 0001h
PIE3_CLC3IE_MASK                         equ 0004h
PIE3_CLC4IE_POSN                         equ 0003h
PIE3_CLC4IE_POSITION                     equ 0003h
PIE3_CLC4IE_SIZE                         equ 0001h
PIE3_CLC4IE_LENGTH                       equ 0001h
PIE3_CLC4IE_MASK                         equ 0008h
PIE3_ZCDIE_POSN                          equ 0004h
PIE3_ZCDIE_POSITION                      equ 0004h
PIE3_ZCDIE_SIZE                          equ 0001h
PIE3_ZCDIE_LENGTH                        equ 0001h
PIE3_ZCDIE_MASK                          equ 0010h
PIE3_CWGIE_POSN                          equ 0005h
PIE3_CWGIE_POSITION                      equ 0005h
PIE3_CWGIE_SIZE                          equ 0001h
PIE3_CWGIE_LENGTH                        equ 0001h
PIE3_CWGIE_MASK                          equ 0020h

// Register: PIE4
#define PIE4 PIE4
PIE4                                     equ 0093h
// bitfield definitions
PIE4_SMT1IE_POSN                         equ 0000h
PIE4_SMT1IE_POSITION                     equ 0000h
PIE4_SMT1IE_SIZE                         equ 0001h
PIE4_SMT1IE_LENGTH                       equ 0001h
PIE4_SMT1IE_MASK                         equ 0001h
PIE4_SMT1PRAIE_POSN                      equ 0001h
PIE4_SMT1PRAIE_POSITION                  equ 0001h
PIE4_SMT1PRAIE_SIZE                      equ 0001h
PIE4_SMT1PRAIE_LENGTH                    equ 0001h
PIE4_SMT1PRAIE_MASK                      equ 0002h
PIE4_SMT1PWAIE_POSN                      equ 0002h
PIE4_SMT1PWAIE_POSITION                  equ 0002h
PIE4_SMT1PWAIE_SIZE                      equ 0001h
PIE4_SMT1PWAIE_LENGTH                    equ 0001h
PIE4_SMT1PWAIE_MASK                      equ 0004h
PIE4_SMT2IE_POSN                         equ 0003h
PIE4_SMT2IE_POSITION                     equ 0003h
PIE4_SMT2IE_SIZE                         equ 0001h
PIE4_SMT2IE_LENGTH                       equ 0001h
PIE4_SMT2IE_MASK                         equ 0008h
PIE4_SMT2PRAIE_POSN                      equ 0004h
PIE4_SMT2PRAIE_POSITION                  equ 0004h
PIE4_SMT2PRAIE_SIZE                      equ 0001h
PIE4_SMT2PRAIE_LENGTH                    equ 0001h
PIE4_SMT2PRAIE_MASK                      equ 0010h
PIE4_SMT2PWAIE_POSN                      equ 0005h
PIE4_SMT2PWAIE_POSITION                  equ 0005h
PIE4_SMT2PWAIE_SIZE                      equ 0001h
PIE4_SMT2PWAIE_LENGTH                    equ 0001h
PIE4_SMT2PWAIE_MASK                      equ 0020h
PIE4_CRCIE_POSN                          equ 0006h
PIE4_CRCIE_POSITION                      equ 0006h
PIE4_CRCIE_SIZE                          equ 0001h
PIE4_CRCIE_LENGTH                        equ 0001h
PIE4_CRCIE_MASK                          equ 0040h
PIE4_SCANIE_POSN                         equ 0007h
PIE4_SCANIE_POSITION                     equ 0007h
PIE4_SCANIE_SIZE                         equ 0001h
PIE4_SCANIE_LENGTH                       equ 0001h
PIE4_SCANIE_MASK                         equ 0080h

// Register: PIE5
#define PIE5 PIE5
PIE5                                     equ 0094h
// bitfield definitions
PIE5_PID1DIE_POSN                        equ 0000h
PIE5_PID1DIE_POSITION                    equ 0000h
PIE5_PID1DIE_SIZE                        equ 0001h
PIE5_PID1DIE_LENGTH                      equ 0001h
PIE5_PID1DIE_MASK                        equ 0001h
PIE5_PID1EIE_POSN                        equ 0001h
PIE5_PID1EIE_POSITION                    equ 0001h
PIE5_PID1EIE_SIZE                        equ 0001h
PIE5_PID1EIE_LENGTH                      equ 0001h
PIE5_PID1EIE_MASK                        equ 0002h
PIE5_AT1IE_POSN                          equ 0002h
PIE5_AT1IE_POSITION                      equ 0002h
PIE5_AT1IE_SIZE                          equ 0001h
PIE5_AT1IE_LENGTH                        equ 0001h
PIE5_AT1IE_MASK                          equ 0004h
PIE5_TMR5IE_POSN                         equ 0004h
PIE5_TMR5IE_POSITION                     equ 0004h
PIE5_TMR5IE_SIZE                         equ 0001h
PIE5_TMR5IE_LENGTH                       equ 0001h
PIE5_TMR5IE_MASK                         equ 0010h
PIE5_TMR5GIE_POSN                        equ 0005h
PIE5_TMR5GIE_POSITION                    equ 0005h
PIE5_TMR5GIE_SIZE                        equ 0001h
PIE5_TMR5GIE_LENGTH                      equ 0001h
PIE5_TMR5GIE_MASK                        equ 0020h
PIE5_TMR3IE_POSN                         equ 0006h
PIE5_TMR3IE_POSITION                     equ 0006h
PIE5_TMR3IE_SIZE                         equ 0001h
PIE5_TMR3IE_LENGTH                       equ 0001h
PIE5_TMR3IE_MASK                         equ 0040h
PIE5_TMR3GIE_POSN                        equ 0007h
PIE5_TMR3GIE_POSITION                    equ 0007h
PIE5_TMR3GIE_SIZE                        equ 0001h
PIE5_TMR3GIE_LENGTH                      equ 0001h
PIE5_TMR3GIE_MASK                        equ 0080h

// Register: OPTION_REG
#define OPTION_REG OPTION_REG
OPTION_REG                               equ 0095h
// bitfield definitions
OPTION_REG_PS_POSN                       equ 0000h
OPTION_REG_PS_POSITION                   equ 0000h
OPTION_REG_PS_SIZE                       equ 0003h
OPTION_REG_PS_LENGTH                     equ 0003h
OPTION_REG_PS_MASK                       equ 0007h
OPTION_REG_PSA_POSN                      equ 0003h
OPTION_REG_PSA_POSITION                  equ 0003h
OPTION_REG_PSA_SIZE                      equ 0001h
OPTION_REG_PSA_LENGTH                    equ 0001h
OPTION_REG_PSA_MASK                      equ 0008h
OPTION_REG_TMR0SE_POSN                   equ 0004h
OPTION_REG_TMR0SE_POSITION               equ 0004h
OPTION_REG_TMR0SE_SIZE                   equ 0001h
OPTION_REG_TMR0SE_LENGTH                 equ 0001h
OPTION_REG_TMR0SE_MASK                   equ 0010h
OPTION_REG_TMR0CS_POSN                   equ 0005h
OPTION_REG_TMR0CS_POSITION               equ 0005h
OPTION_REG_TMR0CS_SIZE                   equ 0001h
OPTION_REG_TMR0CS_LENGTH                 equ 0001h
OPTION_REG_TMR0CS_MASK                   equ 0020h
OPTION_REG_INTEDG_POSN                   equ 0006h
OPTION_REG_INTEDG_POSITION               equ 0006h
OPTION_REG_INTEDG_SIZE                   equ 0001h
OPTION_REG_INTEDG_LENGTH                 equ 0001h
OPTION_REG_INTEDG_MASK                   equ 0040h
OPTION_REG_nWPUEN_POSN                   equ 0007h
OPTION_REG_nWPUEN_POSITION               equ 0007h
OPTION_REG_nWPUEN_SIZE                   equ 0001h
OPTION_REG_nWPUEN_LENGTH                 equ 0001h
OPTION_REG_nWPUEN_MASK                   equ 0080h
OPTION_REG_PS0_POSN                      equ 0000h
OPTION_REG_PS0_POSITION                  equ 0000h
OPTION_REG_PS0_SIZE                      equ 0001h
OPTION_REG_PS0_LENGTH                    equ 0001h
OPTION_REG_PS0_MASK                      equ 0001h
OPTION_REG_PS1_POSN                      equ 0001h
OPTION_REG_PS1_POSITION                  equ 0001h
OPTION_REG_PS1_SIZE                      equ 0001h
OPTION_REG_PS1_LENGTH                    equ 0001h
OPTION_REG_PS1_MASK                      equ 0002h
OPTION_REG_PS2_POSN                      equ 0002h
OPTION_REG_PS2_POSITION                  equ 0002h
OPTION_REG_PS2_SIZE                      equ 0001h
OPTION_REG_PS2_LENGTH                    equ 0001h
OPTION_REG_PS2_MASK                      equ 0004h
OPTION_REG_T0SE_POSN                     equ 0004h
OPTION_REG_T0SE_POSITION                 equ 0004h
OPTION_REG_T0SE_SIZE                     equ 0001h
OPTION_REG_T0SE_LENGTH                   equ 0001h
OPTION_REG_T0SE_MASK                     equ 0010h
OPTION_REG_T0CS_POSN                     equ 0005h
OPTION_REG_T0CS_POSITION                 equ 0005h
OPTION_REG_T0CS_SIZE                     equ 0001h
OPTION_REG_T0CS_LENGTH                   equ 0001h
OPTION_REG_T0CS_MASK                     equ 0020h

// Register: PCON
#define PCON PCON
PCON                                     equ 0096h
// bitfield definitions
PCON_nBOR_POSN                           equ 0000h
PCON_nBOR_POSITION                       equ 0000h
PCON_nBOR_SIZE                           equ 0001h
PCON_nBOR_LENGTH                         equ 0001h
PCON_nBOR_MASK                           equ 0001h
PCON_nPOR_POSN                           equ 0001h
PCON_nPOR_POSITION                       equ 0001h
PCON_nPOR_SIZE                           equ 0001h
PCON_nPOR_LENGTH                         equ 0001h
PCON_nPOR_MASK                           equ 0002h
PCON_nRI_POSN                            equ 0002h
PCON_nRI_POSITION                        equ 0002h
PCON_nRI_SIZE                            equ 0001h
PCON_nRI_LENGTH                          equ 0001h
PCON_nRI_MASK                            equ 0004h
PCON_nRMCLR_POSN                         equ 0003h
PCON_nRMCLR_POSITION                     equ 0003h
PCON_nRMCLR_SIZE                         equ 0001h
PCON_nRMCLR_LENGTH                       equ 0001h
PCON_nRMCLR_MASK                         equ 0008h
PCON_nRWDT_POSN                          equ 0004h
PCON_nRWDT_POSITION                      equ 0004h
PCON_nRWDT_SIZE                          equ 0001h
PCON_nRWDT_LENGTH                        equ 0001h
PCON_nRWDT_MASK                          equ 0010h
PCON_nWDTWV_POSN                         equ 0005h
PCON_nWDTWV_POSITION                     equ 0005h
PCON_nWDTWV_SIZE                         equ 0001h
PCON_nWDTWV_LENGTH                       equ 0001h
PCON_nWDTWV_MASK                         equ 0020h
PCON_STKUNF_POSN                         equ 0006h
PCON_STKUNF_POSITION                     equ 0006h
PCON_STKUNF_SIZE                         equ 0001h
PCON_STKUNF_LENGTH                       equ 0001h
PCON_STKUNF_MASK                         equ 0040h
PCON_STKOVF_POSN                         equ 0007h
PCON_STKOVF_POSITION                     equ 0007h
PCON_STKOVF_SIZE                         equ 0001h
PCON_STKOVF_LENGTH                       equ 0001h
PCON_STKOVF_MASK                         equ 0080h

// Register: OSCTUNE
#define OSCTUNE OSCTUNE
OSCTUNE                                  equ 0098h
// bitfield definitions
OSCTUNE_TUN_POSN                         equ 0000h
OSCTUNE_TUN_POSITION                     equ 0000h
OSCTUNE_TUN_SIZE                         equ 0006h
OSCTUNE_TUN_LENGTH                       equ 0006h
OSCTUNE_TUN_MASK                         equ 003Fh
OSCTUNE_TUN0_POSN                        equ 0000h
OSCTUNE_TUN0_POSITION                    equ 0000h
OSCTUNE_TUN0_SIZE                        equ 0001h
OSCTUNE_TUN0_LENGTH                      equ 0001h
OSCTUNE_TUN0_MASK                        equ 0001h
OSCTUNE_TUN1_POSN                        equ 0001h
OSCTUNE_TUN1_POSITION                    equ 0001h
OSCTUNE_TUN1_SIZE                        equ 0001h
OSCTUNE_TUN1_LENGTH                      equ 0001h
OSCTUNE_TUN1_MASK                        equ 0002h
OSCTUNE_TUN2_POSN                        equ 0002h
OSCTUNE_TUN2_POSITION                    equ 0002h
OSCTUNE_TUN2_SIZE                        equ 0001h
OSCTUNE_TUN2_LENGTH                      equ 0001h
OSCTUNE_TUN2_MASK                        equ 0004h
OSCTUNE_TUN3_POSN                        equ 0003h
OSCTUNE_TUN3_POSITION                    equ 0003h
OSCTUNE_TUN3_SIZE                        equ 0001h
OSCTUNE_TUN3_LENGTH                      equ 0001h
OSCTUNE_TUN3_MASK                        equ 0008h
OSCTUNE_TUN4_POSN                        equ 0004h
OSCTUNE_TUN4_POSITION                    equ 0004h
OSCTUNE_TUN4_SIZE                        equ 0001h
OSCTUNE_TUN4_LENGTH                      equ 0001h
OSCTUNE_TUN4_MASK                        equ 0010h
OSCTUNE_TUN5_POSN                        equ 0005h
OSCTUNE_TUN5_POSITION                    equ 0005h
OSCTUNE_TUN5_SIZE                        equ 0001h
OSCTUNE_TUN5_LENGTH                      equ 0001h
OSCTUNE_TUN5_MASK                        equ 0020h

// Register: OSCCON
#define OSCCON OSCCON
OSCCON                                   equ 0099h
// bitfield definitions
OSCCON_SCS_POSN                          equ 0000h
OSCCON_SCS_POSITION                      equ 0000h
OSCCON_SCS_SIZE                          equ 0002h
OSCCON_SCS_LENGTH                        equ 0002h
OSCCON_SCS_MASK                          equ 0003h
OSCCON_IRCF_POSN                         equ 0003h
OSCCON_IRCF_POSITION                     equ 0003h
OSCCON_IRCF_SIZE                         equ 0004h
OSCCON_IRCF_LENGTH                       equ 0004h
OSCCON_IRCF_MASK                         equ 0078h
OSCCON_SPLLEN_POSN                       equ 0007h
OSCCON_SPLLEN_POSITION                   equ 0007h
OSCCON_SPLLEN_SIZE                       equ 0001h
OSCCON_SPLLEN_LENGTH                     equ 0001h
OSCCON_SPLLEN_MASK                       equ 0080h
OSCCON_SCS0_POSN                         equ 0000h
OSCCON_SCS0_POSITION                     equ 0000h
OSCCON_SCS0_SIZE                         equ 0001h
OSCCON_SCS0_LENGTH                       equ 0001h
OSCCON_SCS0_MASK                         equ 0001h
OSCCON_SCS1_POSN                         equ 0001h
OSCCON_SCS1_POSITION                     equ 0001h
OSCCON_SCS1_SIZE                         equ 0001h
OSCCON_SCS1_LENGTH                       equ 0001h
OSCCON_SCS1_MASK                         equ 0002h
OSCCON_IRCF0_POSN                        equ 0003h
OSCCON_IRCF0_POSITION                    equ 0003h
OSCCON_IRCF0_SIZE                        equ 0001h
OSCCON_IRCF0_LENGTH                      equ 0001h
OSCCON_IRCF0_MASK                        equ 0008h
OSCCON_IRCF1_POSN                        equ 0004h
OSCCON_IRCF1_POSITION                    equ 0004h
OSCCON_IRCF1_SIZE                        equ 0001h
OSCCON_IRCF1_LENGTH                      equ 0001h
OSCCON_IRCF1_MASK                        equ 0010h
OSCCON_IRCF2_POSN                        equ 0005h
OSCCON_IRCF2_POSITION                    equ 0005h
OSCCON_IRCF2_SIZE                        equ 0001h
OSCCON_IRCF2_LENGTH                      equ 0001h
OSCCON_IRCF2_MASK                        equ 0020h
OSCCON_IRCF3_POSN                        equ 0006h
OSCCON_IRCF3_POSITION                    equ 0006h
OSCCON_IRCF3_SIZE                        equ 0001h
OSCCON_IRCF3_LENGTH                      equ 0001h
OSCCON_IRCF3_MASK                        equ 0040h

// Register: OSCSTAT
#define OSCSTAT OSCSTAT
OSCSTAT                                  equ 009Ah
// bitfield definitions
OSCSTAT_HFIOFS_POSN                      equ 0000h
OSCSTAT_HFIOFS_POSITION                  equ 0000h
OSCSTAT_HFIOFS_SIZE                      equ 0001h
OSCSTAT_HFIOFS_LENGTH                    equ 0001h
OSCSTAT_HFIOFS_MASK                      equ 0001h
OSCSTAT_LFIOFR_POSN                      equ 0001h
OSCSTAT_LFIOFR_POSITION                  equ 0001h
OSCSTAT_LFIOFR_SIZE                      equ 0001h
OSCSTAT_LFIOFR_LENGTH                    equ 0001h
OSCSTAT_LFIOFR_MASK                      equ 0002h
OSCSTAT_MFIOFR_POSN                      equ 0002h
OSCSTAT_MFIOFR_POSITION                  equ 0002h
OSCSTAT_MFIOFR_SIZE                      equ 0001h
OSCSTAT_MFIOFR_LENGTH                    equ 0001h
OSCSTAT_MFIOFR_MASK                      equ 0004h
OSCSTAT_HFIOFL_POSN                      equ 0003h
OSCSTAT_HFIOFL_POSITION                  equ 0003h
OSCSTAT_HFIOFL_SIZE                      equ 0001h
OSCSTAT_HFIOFL_LENGTH                    equ 0001h
OSCSTAT_HFIOFL_MASK                      equ 0008h
OSCSTAT_HFIOFR_POSN                      equ 0004h
OSCSTAT_HFIOFR_POSITION                  equ 0004h
OSCSTAT_HFIOFR_SIZE                      equ 0001h
OSCSTAT_HFIOFR_LENGTH                    equ 0001h
OSCSTAT_HFIOFR_MASK                      equ 0010h
OSCSTAT_OSTS_POSN                        equ 0005h
OSCSTAT_OSTS_POSITION                    equ 0005h
OSCSTAT_OSTS_SIZE                        equ 0001h
OSCSTAT_OSTS_LENGTH                      equ 0001h
OSCSTAT_OSTS_MASK                        equ 0020h
OSCSTAT_PLLR_POSN                        equ 0006h
OSCSTAT_PLLR_POSITION                    equ 0006h
OSCSTAT_PLLR_SIZE                        equ 0001h
OSCSTAT_PLLR_LENGTH                      equ 0001h
OSCSTAT_PLLR_MASK                        equ 0040h

// Register: ADRESL
#define ADRESL ADRESL
ADRESL                                   equ 009Bh
// bitfield definitions
ADRESL_ADRESL_POSN                       equ 0000h
ADRESL_ADRESL_POSITION                   equ 0000h
ADRESL_ADRESL_SIZE                       equ 0008h
ADRESL_ADRESL_LENGTH                     equ 0008h
ADRESL_ADRESL_MASK                       equ 00FFh

// Register: ADRESH
#define ADRESH ADRESH
ADRESH                                   equ 009Ch
// bitfield definitions
ADRESH_ADRESH_POSN                       equ 0000h
ADRESH_ADRESH_POSITION                   equ 0000h
ADRESH_ADRESH_SIZE                       equ 0008h
ADRESH_ADRESH_LENGTH                     equ 0008h
ADRESH_ADRESH_MASK                       equ 00FFh

// Register: ADCON0
#define ADCON0 ADCON0
ADCON0                                   equ 009Dh
// bitfield definitions
ADCON0_ADON_POSN                         equ 0000h
ADCON0_ADON_POSITION                     equ 0000h
ADCON0_ADON_SIZE                         equ 0001h
ADCON0_ADON_LENGTH                       equ 0001h
ADCON0_ADON_MASK                         equ 0001h
ADCON0_GO_nDONE_POSN                     equ 0001h
ADCON0_GO_nDONE_POSITION                 equ 0001h
ADCON0_GO_nDONE_SIZE                     equ 0001h
ADCON0_GO_nDONE_LENGTH                   equ 0001h
ADCON0_GO_nDONE_MASK                     equ 0002h
ADCON0_CHS_POSN                          equ 0002h
ADCON0_CHS_POSITION                      equ 0002h
ADCON0_CHS_SIZE                          equ 0005h
ADCON0_CHS_LENGTH                        equ 0005h
ADCON0_CHS_MASK                          equ 007Ch
ADCON0_ADGO_POSN                         equ 0001h
ADCON0_ADGO_POSITION                     equ 0001h
ADCON0_ADGO_SIZE                         equ 0001h
ADCON0_ADGO_LENGTH                       equ 0001h
ADCON0_ADGO_MASK                         equ 0002h
ADCON0_CHS0_POSN                         equ 0002h
ADCON0_CHS0_POSITION                     equ 0002h
ADCON0_CHS0_SIZE                         equ 0001h
ADCON0_CHS0_LENGTH                       equ 0001h
ADCON0_CHS0_MASK                         equ 0004h
ADCON0_CHS1_POSN                         equ 0003h
ADCON0_CHS1_POSITION                     equ 0003h
ADCON0_CHS1_SIZE                         equ 0001h
ADCON0_CHS1_LENGTH                       equ 0001h
ADCON0_CHS1_MASK                         equ 0008h
ADCON0_CHS2_POSN                         equ 0004h
ADCON0_CHS2_POSITION                     equ 0004h
ADCON0_CHS2_SIZE                         equ 0001h
ADCON0_CHS2_LENGTH                       equ 0001h
ADCON0_CHS2_MASK                         equ 0010h
ADCON0_CHS3_POSN                         equ 0005h
ADCON0_CHS3_POSITION                     equ 0005h
ADCON0_CHS3_SIZE                         equ 0001h
ADCON0_CHS3_LENGTH                       equ 0001h
ADCON0_CHS3_MASK                         equ 0020h
ADCON0_CHS4_POSN                         equ 0006h
ADCON0_CHS4_POSITION                     equ 0006h
ADCON0_CHS4_SIZE                         equ 0001h
ADCON0_CHS4_LENGTH                       equ 0001h
ADCON0_CHS4_MASK                         equ 0040h
ADCON0_GO_POSN                           equ 0001h
ADCON0_GO_POSITION                       equ 0001h
ADCON0_GO_SIZE                           equ 0001h
ADCON0_GO_LENGTH                         equ 0001h
ADCON0_GO_MASK                           equ 0002h

// Register: ADCON1
#define ADCON1 ADCON1
ADCON1                                   equ 009Eh
// bitfield definitions
ADCON1_ADPREF_POSN                       equ 0000h
ADCON1_ADPREF_POSITION                   equ 0000h
ADCON1_ADPREF_SIZE                       equ 0002h
ADCON1_ADPREF_LENGTH                     equ 0002h
ADCON1_ADPREF_MASK                       equ 0003h
ADCON1_ADCS_POSN                         equ 0004h
ADCON1_ADCS_POSITION                     equ 0004h
ADCON1_ADCS_SIZE                         equ 0003h
ADCON1_ADCS_LENGTH                       equ 0003h
ADCON1_ADCS_MASK                         equ 0070h
ADCON1_ADFM_POSN                         equ 0007h
ADCON1_ADFM_POSITION                     equ 0007h
ADCON1_ADFM_SIZE                         equ 0001h
ADCON1_ADFM_LENGTH                       equ 0001h
ADCON1_ADFM_MASK                         equ 0080h
ADCON1_ADPREF0_POSN                      equ 0000h
ADCON1_ADPREF0_POSITION                  equ 0000h
ADCON1_ADPREF0_SIZE                      equ 0001h
ADCON1_ADPREF0_LENGTH                    equ 0001h
ADCON1_ADPREF0_MASK                      equ 0001h
ADCON1_ADPREF1_POSN                      equ 0001h
ADCON1_ADPREF1_POSITION                  equ 0001h
ADCON1_ADPREF1_SIZE                      equ 0001h
ADCON1_ADPREF1_LENGTH                    equ 0001h
ADCON1_ADPREF1_MASK                      equ 0002h
ADCON1_ADCS0_POSN                        equ 0004h
ADCON1_ADCS0_POSITION                    equ 0004h
ADCON1_ADCS0_SIZE                        equ 0001h
ADCON1_ADCS0_LENGTH                      equ 0001h
ADCON1_ADCS0_MASK                        equ 0010h
ADCON1_ADCS1_POSN                        equ 0005h
ADCON1_ADCS1_POSITION                    equ 0005h
ADCON1_ADCS1_SIZE                        equ 0001h
ADCON1_ADCS1_LENGTH                      equ 0001h
ADCON1_ADCS1_MASK                        equ 0020h
ADCON1_ADCS2_POSN                        equ 0006h
ADCON1_ADCS2_POSITION                    equ 0006h
ADCON1_ADCS2_SIZE                        equ 0001h
ADCON1_ADCS2_LENGTH                      equ 0001h
ADCON1_ADCS2_MASK                        equ 0040h

// Register: ADCON2
#define ADCON2 ADCON2
ADCON2                                   equ 009Fh
// bitfield definitions
ADCON2_TRIGSEL_POSN                      equ 0003h
ADCON2_TRIGSEL_POSITION                  equ 0003h
ADCON2_TRIGSEL_SIZE                      equ 0005h
ADCON2_TRIGSEL_LENGTH                    equ 0005h
ADCON2_TRIGSEL_MASK                      equ 00F8h
ADCON2_TRIGSEL0_POSN                     equ 0003h
ADCON2_TRIGSEL0_POSITION                 equ 0003h
ADCON2_TRIGSEL0_SIZE                     equ 0001h
ADCON2_TRIGSEL0_LENGTH                   equ 0001h
ADCON2_TRIGSEL0_MASK                     equ 0008h
ADCON2_TRIGSEL1_POSN                     equ 0004h
ADCON2_TRIGSEL1_POSITION                 equ 0004h
ADCON2_TRIGSEL1_SIZE                     equ 0001h
ADCON2_TRIGSEL1_LENGTH                   equ 0001h
ADCON2_TRIGSEL1_MASK                     equ 0010h
ADCON2_TRIGSEL2_POSN                     equ 0005h
ADCON2_TRIGSEL2_POSITION                 equ 0005h
ADCON2_TRIGSEL2_SIZE                     equ 0001h
ADCON2_TRIGSEL2_LENGTH                   equ 0001h
ADCON2_TRIGSEL2_MASK                     equ 0020h
ADCON2_TRIGSEL3_POSN                     equ 0006h
ADCON2_TRIGSEL3_POSITION                 equ 0006h
ADCON2_TRIGSEL3_SIZE                     equ 0001h
ADCON2_TRIGSEL3_LENGTH                   equ 0001h
ADCON2_TRIGSEL3_MASK                     equ 0040h
ADCON2_TRIGSEL4_POSN                     equ 0007h
ADCON2_TRIGSEL4_POSITION                 equ 0007h
ADCON2_TRIGSEL4_SIZE                     equ 0001h
ADCON2_TRIGSEL4_LENGTH                   equ 0001h
ADCON2_TRIGSEL4_MASK                     equ 0080h

// Register: LATA
#define LATA LATA
LATA                                     equ 010Ch
// bitfield definitions
LATA_LATA0_POSN                          equ 0000h
LATA_LATA0_POSITION                      equ 0000h
LATA_LATA0_SIZE                          equ 0001h
LATA_LATA0_LENGTH                        equ 0001h
LATA_LATA0_MASK                          equ 0001h
LATA_LATA1_POSN                          equ 0001h
LATA_LATA1_POSITION                      equ 0001h
LATA_LATA1_SIZE                          equ 0001h
LATA_LATA1_LENGTH                        equ 0001h
LATA_LATA1_MASK                          equ 0002h
LATA_LATA2_POSN                          equ 0002h
LATA_LATA2_POSITION                      equ 0002h
LATA_LATA2_SIZE                          equ 0001h
LATA_LATA2_LENGTH                        equ 0001h
LATA_LATA2_MASK                          equ 0004h
LATA_LATA3_POSN                          equ 0003h
LATA_LATA3_POSITION                      equ 0003h
LATA_LATA3_SIZE                          equ 0001h
LATA_LATA3_LENGTH                        equ 0001h
LATA_LATA3_MASK                          equ 0008h
LATA_LATA4_POSN                          equ 0004h
LATA_LATA4_POSITION                      equ 0004h
LATA_LATA4_SIZE                          equ 0001h
LATA_LATA4_LENGTH                        equ 0001h
LATA_LATA4_MASK                          equ 0010h
LATA_LATA5_POSN                          equ 0005h
LATA_LATA5_POSITION                      equ 0005h
LATA_LATA5_SIZE                          equ 0001h
LATA_LATA5_LENGTH                        equ 0001h
LATA_LATA5_MASK                          equ 0020h

// Register: LATC
#define LATC LATC
LATC                                     equ 010Eh
// bitfield definitions
LATC_LATC0_POSN                          equ 0000h
LATC_LATC0_POSITION                      equ 0000h
LATC_LATC0_SIZE                          equ 0001h
LATC_LATC0_LENGTH                        equ 0001h
LATC_LATC0_MASK                          equ 0001h
LATC_LATC1_POSN                          equ 0001h
LATC_LATC1_POSITION                      equ 0001h
LATC_LATC1_SIZE                          equ 0001h
LATC_LATC1_LENGTH                        equ 0001h
LATC_LATC1_MASK                          equ 0002h
LATC_LATC2_POSN                          equ 0002h
LATC_LATC2_POSITION                      equ 0002h
LATC_LATC2_SIZE                          equ 0001h
LATC_LATC2_LENGTH                        equ 0001h
LATC_LATC2_MASK                          equ 0004h
LATC_LATC3_POSN                          equ 0003h
LATC_LATC3_POSITION                      equ 0003h
LATC_LATC3_SIZE                          equ 0001h
LATC_LATC3_LENGTH                        equ 0001h
LATC_LATC3_MASK                          equ 0008h
LATC_LATC4_POSN                          equ 0004h
LATC_LATC4_POSITION                      equ 0004h
LATC_LATC4_SIZE                          equ 0001h
LATC_LATC4_LENGTH                        equ 0001h
LATC_LATC4_MASK                          equ 0010h
LATC_LATC5_POSN                          equ 0005h
LATC_LATC5_POSITION                      equ 0005h
LATC_LATC5_SIZE                          equ 0001h
LATC_LATC5_LENGTH                        equ 0001h
LATC_LATC5_MASK                          equ 0020h

// Register: CM1CON0
#define CM1CON0 CM1CON0
CM1CON0                                  equ 0111h
// bitfield definitions
CM1CON0_C1SYNC_POSN                      equ 0000h
CM1CON0_C1SYNC_POSITION                  equ 0000h
CM1CON0_C1SYNC_SIZE                      equ 0001h
CM1CON0_C1SYNC_LENGTH                    equ 0001h
CM1CON0_C1SYNC_MASK                      equ 0001h
CM1CON0_C1HYS_POSN                       equ 0001h
CM1CON0_C1HYS_POSITION                   equ 0001h
CM1CON0_C1HYS_SIZE                       equ 0001h
CM1CON0_C1HYS_LENGTH                     equ 0001h
CM1CON0_C1HYS_MASK                       equ 0002h
CM1CON0_C1SP_POSN                        equ 0002h
CM1CON0_C1SP_POSITION                    equ 0002h
CM1CON0_C1SP_SIZE                        equ 0001h
CM1CON0_C1SP_LENGTH                      equ 0001h
CM1CON0_C1SP_MASK                        equ 0004h
CM1CON0_C1POL_POSN                       equ 0004h
CM1CON0_C1POL_POSITION                   equ 0004h
CM1CON0_C1POL_SIZE                       equ 0001h
CM1CON0_C1POL_LENGTH                     equ 0001h
CM1CON0_C1POL_MASK                       equ 0010h
CM1CON0_C1OUT_POSN                       equ 0006h
CM1CON0_C1OUT_POSITION                   equ 0006h
CM1CON0_C1OUT_SIZE                       equ 0001h
CM1CON0_C1OUT_LENGTH                     equ 0001h
CM1CON0_C1OUT_MASK                       equ 0040h
CM1CON0_C1ON_POSN                        equ 0007h
CM1CON0_C1ON_POSITION                    equ 0007h
CM1CON0_C1ON_SIZE                        equ 0001h
CM1CON0_C1ON_LENGTH                      equ 0001h
CM1CON0_C1ON_MASK                        equ 0080h

// Register: CM1CON1
#define CM1CON1 CM1CON1
CM1CON1                                  equ 0112h
// bitfield definitions
CM1CON1_C1NCH0_POSN                      equ 0000h
CM1CON1_C1NCH0_POSITION                  equ 0000h
CM1CON1_C1NCH0_SIZE                      equ 0001h
CM1CON1_C1NCH0_LENGTH                    equ 0001h
CM1CON1_C1NCH0_MASK                      equ 0001h
CM1CON1_C1NCH1_POSN                      equ 0001h
CM1CON1_C1NCH1_POSITION                  equ 0001h
CM1CON1_C1NCH1_SIZE                      equ 0001h
CM1CON1_C1NCH1_LENGTH                    equ 0001h
CM1CON1_C1NCH1_MASK                      equ 0002h
CM1CON1_C1NCH2_POSN                      equ 0002h
CM1CON1_C1NCH2_POSITION                  equ 0002h
CM1CON1_C1NCH2_SIZE                      equ 0001h
CM1CON1_C1NCH2_LENGTH                    equ 0001h
CM1CON1_C1NCH2_MASK                      equ 0004h
CM1CON1_C1PCH0_POSN                      equ 0004h
CM1CON1_C1PCH0_POSITION                  equ 0004h
CM1CON1_C1PCH0_SIZE                      equ 0001h
CM1CON1_C1PCH0_LENGTH                    equ 0001h
CM1CON1_C1PCH0_MASK                      equ 0010h
CM1CON1_C1PCH1_POSN                      equ 0005h
CM1CON1_C1PCH1_POSITION                  equ 0005h
CM1CON1_C1PCH1_SIZE                      equ 0001h
CM1CON1_C1PCH1_LENGTH                    equ 0001h
CM1CON1_C1PCH1_MASK                      equ 0020h
CM1CON1_C1INTN_POSN                      equ 0006h
CM1CON1_C1INTN_POSITION                  equ 0006h
CM1CON1_C1INTN_SIZE                      equ 0001h
CM1CON1_C1INTN_LENGTH                    equ 0001h
CM1CON1_C1INTN_MASK                      equ 0040h
CM1CON1_C1INTP_POSN                      equ 0007h
CM1CON1_C1INTP_POSITION                  equ 0007h
CM1CON1_C1INTP_SIZE                      equ 0001h
CM1CON1_C1INTP_LENGTH                    equ 0001h
CM1CON1_C1INTP_MASK                      equ 0080h
CM1CON1_C1NCH_POSN                       equ 0000h
CM1CON1_C1NCH_POSITION                   equ 0000h
CM1CON1_C1NCH_SIZE                       equ 0003h
CM1CON1_C1NCH_LENGTH                     equ 0003h
CM1CON1_C1NCH_MASK                       equ 0007h
CM1CON1_C1PCH_POSN                       equ 0004h
CM1CON1_C1PCH_POSITION                   equ 0004h
CM1CON1_C1PCH_SIZE                       equ 0002h
CM1CON1_C1PCH_LENGTH                     equ 0002h
CM1CON1_C1PCH_MASK                       equ 0030h

// Register: CM2CON0
#define CM2CON0 CM2CON0
CM2CON0                                  equ 0113h
// bitfield definitions
CM2CON0_C2SYNC_POSN                      equ 0000h
CM2CON0_C2SYNC_POSITION                  equ 0000h
CM2CON0_C2SYNC_SIZE                      equ 0001h
CM2CON0_C2SYNC_LENGTH                    equ 0001h
CM2CON0_C2SYNC_MASK                      equ 0001h
CM2CON0_C2HYS_POSN                       equ 0001h
CM2CON0_C2HYS_POSITION                   equ 0001h
CM2CON0_C2HYS_SIZE                       equ 0001h
CM2CON0_C2HYS_LENGTH                     equ 0001h
CM2CON0_C2HYS_MASK                       equ 0002h
CM2CON0_C2SP_POSN                        equ 0002h
CM2CON0_C2SP_POSITION                    equ 0002h
CM2CON0_C2SP_SIZE                        equ 0001h
CM2CON0_C2SP_LENGTH                      equ 0001h
CM2CON0_C2SP_MASK                        equ 0004h
CM2CON0_C2POL_POSN                       equ 0004h
CM2CON0_C2POL_POSITION                   equ 0004h
CM2CON0_C2POL_SIZE                       equ 0001h
CM2CON0_C2POL_LENGTH                     equ 0001h
CM2CON0_C2POL_MASK                       equ 0010h
CM2CON0_C2OUT_POSN                       equ 0006h
CM2CON0_C2OUT_POSITION                   equ 0006h
CM2CON0_C2OUT_SIZE                       equ 0001h
CM2CON0_C2OUT_LENGTH                     equ 0001h
CM2CON0_C2OUT_MASK                       equ 0040h
CM2CON0_C2ON_POSN                        equ 0007h
CM2CON0_C2ON_POSITION                    equ 0007h
CM2CON0_C2ON_SIZE                        equ 0001h
CM2CON0_C2ON_LENGTH                      equ 0001h
CM2CON0_C2ON_MASK                        equ 0080h

// Register: CM2CON1
#define CM2CON1 CM2CON1
CM2CON1                                  equ 0114h
// bitfield definitions
CM2CON1_C2NCH0_POSN                      equ 0000h
CM2CON1_C2NCH0_POSITION                  equ 0000h
CM2CON1_C2NCH0_SIZE                      equ 0001h
CM2CON1_C2NCH0_LENGTH                    equ 0001h
CM2CON1_C2NCH0_MASK                      equ 0001h
CM2CON1_C2NCH1_POSN                      equ 0001h
CM2CON1_C2NCH1_POSITION                  equ 0001h
CM2CON1_C2NCH1_SIZE                      equ 0001h
CM2CON1_C2NCH1_LENGTH                    equ 0001h
CM2CON1_C2NCH1_MASK                      equ 0002h
CM2CON1_C2NCH2_POSN                      equ 0002h
CM2CON1_C2NCH2_POSITION                  equ 0002h
CM2CON1_C2NCH2_SIZE                      equ 0001h
CM2CON1_C2NCH2_LENGTH                    equ 0001h
CM2CON1_C2NCH2_MASK                      equ 0004h
CM2CON1_C2PCH0_POSN                      equ 0004h
CM2CON1_C2PCH0_POSITION                  equ 0004h
CM2CON1_C2PCH0_SIZE                      equ 0001h
CM2CON1_C2PCH0_LENGTH                    equ 0001h
CM2CON1_C2PCH0_MASK                      equ 0010h
CM2CON1_C2PCH1_POSN                      equ 0005h
CM2CON1_C2PCH1_POSITION                  equ 0005h
CM2CON1_C2PCH1_SIZE                      equ 0001h
CM2CON1_C2PCH1_LENGTH                    equ 0001h
CM2CON1_C2PCH1_MASK                      equ 0020h
CM2CON1_C2INTN_POSN                      equ 0006h
CM2CON1_C2INTN_POSITION                  equ 0006h
CM2CON1_C2INTN_SIZE                      equ 0001h
CM2CON1_C2INTN_LENGTH                    equ 0001h
CM2CON1_C2INTN_MASK                      equ 0040h
CM2CON1_C2INTP_POSN                      equ 0007h
CM2CON1_C2INTP_POSITION                  equ 0007h
CM2CON1_C2INTP_SIZE                      equ 0001h
CM2CON1_C2INTP_LENGTH                    equ 0001h
CM2CON1_C2INTP_MASK                      equ 0080h
CM2CON1_C2NCH_POSN                       equ 0000h
CM2CON1_C2NCH_POSITION                   equ 0000h
CM2CON1_C2NCH_SIZE                       equ 0003h
CM2CON1_C2NCH_LENGTH                     equ 0003h
CM2CON1_C2NCH_MASK                       equ 0007h
CM2CON1_C2PCH_POSN                       equ 0004h
CM2CON1_C2PCH_POSITION                   equ 0004h
CM2CON1_C2PCH_SIZE                       equ 0002h
CM2CON1_C2PCH_LENGTH                     equ 0002h
CM2CON1_C2PCH_MASK                       equ 0030h

// Register: CMOUT
#define CMOUT CMOUT
CMOUT                                    equ 0115h
// bitfield definitions
CMOUT_MC1OUT_POSN                        equ 0000h
CMOUT_MC1OUT_POSITION                    equ 0000h
CMOUT_MC1OUT_SIZE                        equ 0001h
CMOUT_MC1OUT_LENGTH                      equ 0001h
CMOUT_MC1OUT_MASK                        equ 0001h
CMOUT_MC2OUT_POSN                        equ 0001h
CMOUT_MC2OUT_POSITION                    equ 0001h
CMOUT_MC2OUT_SIZE                        equ 0001h
CMOUT_MC2OUT_LENGTH                      equ 0001h
CMOUT_MC2OUT_MASK                        equ 0002h

// Register: BORCON
#define BORCON BORCON
BORCON                                   equ 0116h
// bitfield definitions
BORCON_BORRDY_POSN                       equ 0000h
BORCON_BORRDY_POSITION                   equ 0000h
BORCON_BORRDY_SIZE                       equ 0001h
BORCON_BORRDY_LENGTH                     equ 0001h
BORCON_BORRDY_MASK                       equ 0001h
BORCON_BORFS_POSN                        equ 0006h
BORCON_BORFS_POSITION                    equ 0006h
BORCON_BORFS_SIZE                        equ 0001h
BORCON_BORFS_LENGTH                      equ 0001h
BORCON_BORFS_MASK                        equ 0040h
BORCON_SBOREN_POSN                       equ 0007h
BORCON_SBOREN_POSITION                   equ 0007h
BORCON_SBOREN_SIZE                       equ 0001h
BORCON_SBOREN_LENGTH                     equ 0001h
BORCON_SBOREN_MASK                       equ 0080h

// Register: FVRCON
#define FVRCON FVRCON
FVRCON                                   equ 0117h
// bitfield definitions
FVRCON_ADFVR_POSN                        equ 0000h
FVRCON_ADFVR_POSITION                    equ 0000h
FVRCON_ADFVR_SIZE                        equ 0002h
FVRCON_ADFVR_LENGTH                      equ 0002h
FVRCON_ADFVR_MASK                        equ 0003h
FVRCON_CDAFVR_POSN                       equ 0002h
FVRCON_CDAFVR_POSITION                   equ 0002h
FVRCON_CDAFVR_SIZE                       equ 0002h
FVRCON_CDAFVR_LENGTH                     equ 0002h
FVRCON_CDAFVR_MASK                       equ 000Ch
FVRCON_TSRNG_POSN                        equ 0004h
FVRCON_TSRNG_POSITION                    equ 0004h
FVRCON_TSRNG_SIZE                        equ 0001h
FVRCON_TSRNG_LENGTH                      equ 0001h
FVRCON_TSRNG_MASK                        equ 0010h
FVRCON_TSEN_POSN                         equ 0005h
FVRCON_TSEN_POSITION                     equ 0005h
FVRCON_TSEN_SIZE                         equ 0001h
FVRCON_TSEN_LENGTH                       equ 0001h
FVRCON_TSEN_MASK                         equ 0020h
FVRCON_FVRRDY_POSN                       equ 0006h
FVRCON_FVRRDY_POSITION                   equ 0006h
FVRCON_FVRRDY_SIZE                       equ 0001h
FVRCON_FVRRDY_LENGTH                     equ 0001h
FVRCON_FVRRDY_MASK                       equ 0040h
FVRCON_FVREN_POSN                        equ 0007h
FVRCON_FVREN_POSITION                    equ 0007h
FVRCON_FVREN_SIZE                        equ 0001h
FVRCON_FVREN_LENGTH                      equ 0001h
FVRCON_FVREN_MASK                        equ 0080h
FVRCON_ADFVR0_POSN                       equ 0000h
FVRCON_ADFVR0_POSITION                   equ 0000h
FVRCON_ADFVR0_SIZE                       equ 0001h
FVRCON_ADFVR0_LENGTH                     equ 0001h
FVRCON_ADFVR0_MASK                       equ 0001h
FVRCON_ADFVR1_POSN                       equ 0001h
FVRCON_ADFVR1_POSITION                   equ 0001h
FVRCON_ADFVR1_SIZE                       equ 0001h
FVRCON_ADFVR1_LENGTH                     equ 0001h
FVRCON_ADFVR1_MASK                       equ 0002h
FVRCON_CDAFVR0_POSN                      equ 0002h
FVRCON_CDAFVR0_POSITION                  equ 0002h
FVRCON_CDAFVR0_SIZE                      equ 0001h
FVRCON_CDAFVR0_LENGTH                    equ 0001h
FVRCON_CDAFVR0_MASK                      equ 0004h
FVRCON_CDAFVR1_POSN                      equ 0003h
FVRCON_CDAFVR1_POSITION                  equ 0003h
FVRCON_CDAFVR1_SIZE                      equ 0001h
FVRCON_CDAFVR1_LENGTH                    equ 0001h
FVRCON_CDAFVR1_MASK                      equ 0008h

// Register: DAC1CON0
#define DAC1CON0 DAC1CON0
DAC1CON0                                 equ 0118h
// bitfield definitions
DAC1CON0_DAC1PSS_POSN                    equ 0002h
DAC1CON0_DAC1PSS_POSITION                equ 0002h
DAC1CON0_DAC1PSS_SIZE                    equ 0002h
DAC1CON0_DAC1PSS_LENGTH                  equ 0002h
DAC1CON0_DAC1PSS_MASK                    equ 000Ch
DAC1CON0_DAC1OE_POSN                     equ 0005h
DAC1CON0_DAC1OE_POSITION                 equ 0005h
DAC1CON0_DAC1OE_SIZE                     equ 0001h
DAC1CON0_DAC1OE_LENGTH                   equ 0001h
DAC1CON0_DAC1OE_MASK                     equ 0020h
DAC1CON0_DAC1EN_POSN                     equ 0007h
DAC1CON0_DAC1EN_POSITION                 equ 0007h
DAC1CON0_DAC1EN_SIZE                     equ 0001h
DAC1CON0_DAC1EN_LENGTH                   equ 0001h
DAC1CON0_DAC1EN_MASK                     equ 0080h
DAC1CON0_D1PSS0_POSN                     equ 0002h
DAC1CON0_D1PSS0_POSITION                 equ 0002h
DAC1CON0_D1PSS0_SIZE                     equ 0001h
DAC1CON0_D1PSS0_LENGTH                   equ 0001h
DAC1CON0_D1PSS0_MASK                     equ 0004h
DAC1CON0_D1PSS1_POSN                     equ 0003h
DAC1CON0_D1PSS1_POSITION                 equ 0003h
DAC1CON0_D1PSS1_SIZE                     equ 0001h
DAC1CON0_D1PSS1_LENGTH                   equ 0001h
DAC1CON0_D1PSS1_MASK                     equ 0008h

// Register: DAC1CON1
#define DAC1CON1 DAC1CON1
DAC1CON1                                 equ 0119h
// bitfield definitions
DAC1CON1_DAC1R_POSN                      equ 0000h
DAC1CON1_DAC1R_POSITION                  equ 0000h
DAC1CON1_DAC1R_SIZE                      equ 0008h
DAC1CON1_DAC1R_LENGTH                    equ 0008h
DAC1CON1_DAC1R_MASK                      equ 00FFh
DAC1CON1_DAC1R0_POSN                     equ 0000h
DAC1CON1_DAC1R0_POSITION                 equ 0000h
DAC1CON1_DAC1R0_SIZE                     equ 0001h
DAC1CON1_DAC1R0_LENGTH                   equ 0001h
DAC1CON1_DAC1R0_MASK                     equ 0001h
DAC1CON1_DAC1R1_POSN                     equ 0001h
DAC1CON1_DAC1R1_POSITION                 equ 0001h
DAC1CON1_DAC1R1_SIZE                     equ 0001h
DAC1CON1_DAC1R1_LENGTH                   equ 0001h
DAC1CON1_DAC1R1_MASK                     equ 0002h
DAC1CON1_DAC1R2_POSN                     equ 0002h
DAC1CON1_DAC1R2_POSITION                 equ 0002h
DAC1CON1_DAC1R2_SIZE                     equ 0001h
DAC1CON1_DAC1R2_LENGTH                   equ 0001h
DAC1CON1_DAC1R2_MASK                     equ 0004h
DAC1CON1_DAC1R3_POSN                     equ 0003h
DAC1CON1_DAC1R3_POSITION                 equ 0003h
DAC1CON1_DAC1R3_SIZE                     equ 0001h
DAC1CON1_DAC1R3_LENGTH                   equ 0001h
DAC1CON1_DAC1R3_MASK                     equ 0008h
DAC1CON1_DAC1R4_POSN                     equ 0004h
DAC1CON1_DAC1R4_POSITION                 equ 0004h
DAC1CON1_DAC1R4_SIZE                     equ 0001h
DAC1CON1_DAC1R4_LENGTH                   equ 0001h
DAC1CON1_DAC1R4_MASK                     equ 0010h
DAC1CON1_DAC1R5_POSN                     equ 0005h
DAC1CON1_DAC1R5_POSITION                 equ 0005h
DAC1CON1_DAC1R5_SIZE                     equ 0001h
DAC1CON1_DAC1R5_LENGTH                   equ 0001h
DAC1CON1_DAC1R5_MASK                     equ 0020h
DAC1CON1_DAC1R6_POSN                     equ 0006h
DAC1CON1_DAC1R6_POSITION                 equ 0006h
DAC1CON1_DAC1R6_SIZE                     equ 0001h
DAC1CON1_DAC1R6_LENGTH                   equ 0001h
DAC1CON1_DAC1R6_MASK                     equ 0040h
DAC1CON1_DAC1R7_POSN                     equ 0007h
DAC1CON1_DAC1R7_POSITION                 equ 0007h
DAC1CON1_DAC1R7_SIZE                     equ 0001h
DAC1CON1_DAC1R7_LENGTH                   equ 0001h
DAC1CON1_DAC1R7_MASK                     equ 0080h

// Register: ZCD1CON
#define ZCD1CON ZCD1CON
ZCD1CON                                  equ 011Ch
// bitfield definitions
ZCD1CON_ZCD1INTN_POSN                    equ 0000h
ZCD1CON_ZCD1INTN_POSITION                equ 0000h
ZCD1CON_ZCD1INTN_SIZE                    equ 0001h
ZCD1CON_ZCD1INTN_LENGTH                  equ 0001h
ZCD1CON_ZCD1INTN_MASK                    equ 0001h
ZCD1CON_ZCD1INTP_POSN                    equ 0001h
ZCD1CON_ZCD1INTP_POSITION                equ 0001h
ZCD1CON_ZCD1INTP_SIZE                    equ 0001h
ZCD1CON_ZCD1INTP_LENGTH                  equ 0001h
ZCD1CON_ZCD1INTP_MASK                    equ 0002h
ZCD1CON_ZCD1POL_POSN                     equ 0004h
ZCD1CON_ZCD1POL_POSITION                 equ 0004h
ZCD1CON_ZCD1POL_SIZE                     equ 0001h
ZCD1CON_ZCD1POL_LENGTH                   equ 0001h
ZCD1CON_ZCD1POL_MASK                     equ 0010h
ZCD1CON_ZCD1OUT_POSN                     equ 0005h
ZCD1CON_ZCD1OUT_POSITION                 equ 0005h
ZCD1CON_ZCD1OUT_SIZE                     equ 0001h
ZCD1CON_ZCD1OUT_LENGTH                   equ 0001h
ZCD1CON_ZCD1OUT_MASK                     equ 0020h
ZCD1CON_ZCD1EN_POSN                      equ 0007h
ZCD1CON_ZCD1EN_POSITION                  equ 0007h
ZCD1CON_ZCD1EN_SIZE                      equ 0001h
ZCD1CON_ZCD1EN_LENGTH                    equ 0001h
ZCD1CON_ZCD1EN_MASK                      equ 0080h

// Register: ANSELA
#define ANSELA ANSELA
ANSELA                                   equ 018Ch
// bitfield definitions
ANSELA_ANSA0_POSN                        equ 0000h
ANSELA_ANSA0_POSITION                    equ 0000h
ANSELA_ANSA0_SIZE                        equ 0001h
ANSELA_ANSA0_LENGTH                      equ 0001h
ANSELA_ANSA0_MASK                        equ 0001h
ANSELA_ANSA1_POSN                        equ 0001h
ANSELA_ANSA1_POSITION                    equ 0001h
ANSELA_ANSA1_SIZE                        equ 0001h
ANSELA_ANSA1_LENGTH                      equ 0001h
ANSELA_ANSA1_MASK                        equ 0002h
ANSELA_ANSA2_POSN                        equ 0002h
ANSELA_ANSA2_POSITION                    equ 0002h
ANSELA_ANSA2_SIZE                        equ 0001h
ANSELA_ANSA2_LENGTH                      equ 0001h
ANSELA_ANSA2_MASK                        equ 0004h
ANSELA_ANSA4_POSN                        equ 0004h
ANSELA_ANSA4_POSITION                    equ 0004h
ANSELA_ANSA4_SIZE                        equ 0001h
ANSELA_ANSA4_LENGTH                      equ 0001h
ANSELA_ANSA4_MASK                        equ 0010h
ANSELA_ANSELA_POSN                       equ 0000h
ANSELA_ANSELA_POSITION                   equ 0000h
ANSELA_ANSELA_SIZE                       equ 0006h
ANSELA_ANSELA_LENGTH                     equ 0006h
ANSELA_ANSELA_MASK                       equ 003Fh

// Register: ANSELC
#define ANSELC ANSELC
ANSELC                                   equ 018Eh
// bitfield definitions
ANSELC_ANSC0_POSN                        equ 0000h
ANSELC_ANSC0_POSITION                    equ 0000h
ANSELC_ANSC0_SIZE                        equ 0001h
ANSELC_ANSC0_LENGTH                      equ 0001h
ANSELC_ANSC0_MASK                        equ 0001h
ANSELC_ANSC1_POSN                        equ 0001h
ANSELC_ANSC1_POSITION                    equ 0001h
ANSELC_ANSC1_SIZE                        equ 0001h
ANSELC_ANSC1_LENGTH                      equ 0001h
ANSELC_ANSC1_MASK                        equ 0002h
ANSELC_ANSC2_POSN                        equ 0002h
ANSELC_ANSC2_POSITION                    equ 0002h
ANSELC_ANSC2_SIZE                        equ 0001h
ANSELC_ANSC2_LENGTH                      equ 0001h
ANSELC_ANSC2_MASK                        equ 0004h
ANSELC_ANSC3_POSN                        equ 0003h
ANSELC_ANSC3_POSITION                    equ 0003h
ANSELC_ANSC3_SIZE                        equ 0001h
ANSELC_ANSC3_LENGTH                      equ 0001h
ANSELC_ANSC3_MASK                        equ 0008h
ANSELC_ANSELC_POSN                       equ 0000h
ANSELC_ANSELC_POSITION                   equ 0000h
ANSELC_ANSELC_SIZE                       equ 0008h
ANSELC_ANSELC_LENGTH                     equ 0008h
ANSELC_ANSELC_MASK                       equ 00FFh

// Register: PMADRL
#define PMADRL PMADRL
PMADRL                                   equ 0191h
// bitfield definitions
PMADRL_PMADRL_POSN                       equ 0000h
PMADRL_PMADRL_POSITION                   equ 0000h
PMADRL_PMADRL_SIZE                       equ 0008h
PMADRL_PMADRL_LENGTH                     equ 0008h
PMADRL_PMADRL_MASK                       equ 00FFh

// Register: PMADRH
#define PMADRH PMADRH
PMADRH                                   equ 0192h
// bitfield definitions
PMADRH_PMADRH_POSN                       equ 0000h
PMADRH_PMADRH_POSITION                   equ 0000h
PMADRH_PMADRH_SIZE                       equ 0007h
PMADRH_PMADRH_LENGTH                     equ 0007h
PMADRH_PMADRH_MASK                       equ 007Fh

// Register: PMDATL
#define PMDATL PMDATL
PMDATL                                   equ 0193h
// bitfield definitions
PMDATL_PMDATL_POSN                       equ 0000h
PMDATL_PMDATL_POSITION                   equ 0000h
PMDATL_PMDATL_SIZE                       equ 0008h
PMDATL_PMDATL_LENGTH                     equ 0008h
PMDATL_PMDATL_MASK                       equ 00FFh

// Register: PMDATH
#define PMDATH PMDATH
PMDATH                                   equ 0194h
// bitfield definitions
PMDATH_PMDATH_POSN                       equ 0000h
PMDATH_PMDATH_POSITION                   equ 0000h
PMDATH_PMDATH_SIZE                       equ 0006h
PMDATH_PMDATH_LENGTH                     equ 0006h
PMDATH_PMDATH_MASK                       equ 003Fh

// Register: PMCON1
#define PMCON1 PMCON1
PMCON1                                   equ 0195h
// bitfield definitions
PMCON1_RD_POSN                           equ 0000h
PMCON1_RD_POSITION                       equ 0000h
PMCON1_RD_SIZE                           equ 0001h
PMCON1_RD_LENGTH                         equ 0001h
PMCON1_RD_MASK                           equ 0001h
PMCON1_WR_POSN                           equ 0001h
PMCON1_WR_POSITION                       equ 0001h
PMCON1_WR_SIZE                           equ 0001h
PMCON1_WR_LENGTH                         equ 0001h
PMCON1_WR_MASK                           equ 0002h
PMCON1_WREN_POSN                         equ 0002h
PMCON1_WREN_POSITION                     equ 0002h
PMCON1_WREN_SIZE                         equ 0001h
PMCON1_WREN_LENGTH                       equ 0001h
PMCON1_WREN_MASK                         equ 0004h
PMCON1_WRERR_POSN                        equ 0003h
PMCON1_WRERR_POSITION                    equ 0003h
PMCON1_WRERR_SIZE                        equ 0001h
PMCON1_WRERR_LENGTH                      equ 0001h
PMCON1_WRERR_MASK                        equ 0008h
PMCON1_FREE_POSN                         equ 0004h
PMCON1_FREE_POSITION                     equ 0004h
PMCON1_FREE_SIZE                         equ 0001h
PMCON1_FREE_LENGTH                       equ 0001h
PMCON1_FREE_MASK                         equ 0010h
PMCON1_LWLO_POSN                         equ 0005h
PMCON1_LWLO_POSITION                     equ 0005h
PMCON1_LWLO_SIZE                         equ 0001h
PMCON1_LWLO_LENGTH                       equ 0001h
PMCON1_LWLO_MASK                         equ 0020h
PMCON1_CFGS_POSN                         equ 0006h
PMCON1_CFGS_POSITION                     equ 0006h
PMCON1_CFGS_SIZE                         equ 0001h
PMCON1_CFGS_LENGTH                       equ 0001h
PMCON1_CFGS_MASK                         equ 0040h

// Register: PMCON2
#define PMCON2 PMCON2
PMCON2                                   equ 0196h
// bitfield definitions
PMCON2_PMCON2_POSN                       equ 0000h
PMCON2_PMCON2_POSITION                   equ 0000h
PMCON2_PMCON2_SIZE                       equ 0008h
PMCON2_PMCON2_LENGTH                     equ 0008h
PMCON2_PMCON2_MASK                       equ 00FFh

// Register: VREGCON
#define VREGCON VREGCON
VREGCON                                  equ 0197h
// bitfield definitions
VREGCON_VREGPM_POSN                      equ 0000h
VREGCON_VREGPM_POSITION                  equ 0000h
VREGCON_VREGPM_SIZE                      equ 0002h
VREGCON_VREGPM_LENGTH                    equ 0002h
VREGCON_VREGPM_MASK                      equ 0003h
VREGCON_VREGPM0_POSN                     equ 0000h
VREGCON_VREGPM0_POSITION                 equ 0000h
VREGCON_VREGPM0_SIZE                     equ 0001h
VREGCON_VREGPM0_LENGTH                   equ 0001h
VREGCON_VREGPM0_MASK                     equ 0001h
VREGCON_VREGPM1_POSN                     equ 0001h
VREGCON_VREGPM1_POSITION                 equ 0001h
VREGCON_VREGPM1_SIZE                     equ 0001h
VREGCON_VREGPM1_LENGTH                   equ 0001h
VREGCON_VREGPM1_MASK                     equ 0002h

// Register: RC1REG
#define RC1REG RC1REG
RC1REG                                   equ 0199h
// bitfield definitions
RC1REG_RC1REG_POSN                       equ 0000h
RC1REG_RC1REG_POSITION                   equ 0000h
RC1REG_RC1REG_SIZE                       equ 0008h
RC1REG_RC1REG_LENGTH                     equ 0008h
RC1REG_RC1REG_MASK                       equ 00FFh

// Register: TX1REG
#define TX1REG TX1REG
TX1REG                                   equ 019Ah
// bitfield definitions
TX1REG_TX1REG_POSN                       equ 0000h
TX1REG_TX1REG_POSITION                   equ 0000h
TX1REG_TX1REG_SIZE                       equ 0008h
TX1REG_TX1REG_LENGTH                     equ 0008h
TX1REG_TX1REG_MASK                       equ 00FFh

// Register: SP1BRGL
#define SP1BRGL SP1BRGL
SP1BRGL                                  equ 019Bh
// bitfield definitions
SP1BRGL_SP1BRGL_POSN                     equ 0000h
SP1BRGL_SP1BRGL_POSITION                 equ 0000h
SP1BRGL_SP1BRGL_SIZE                     equ 0008h
SP1BRGL_SP1BRGL_LENGTH                   equ 0008h
SP1BRGL_SP1BRGL_MASK                     equ 00FFh

// Register: SP1BRGH
#define SP1BRGH SP1BRGH
SP1BRGH                                  equ 019Ch
// bitfield definitions
SP1BRGH_SP1BRGH_POSN                     equ 0000h
SP1BRGH_SP1BRGH_POSITION                 equ 0000h
SP1BRGH_SP1BRGH_SIZE                     equ 0008h
SP1BRGH_SP1BRGH_LENGTH                   equ 0008h
SP1BRGH_SP1BRGH_MASK                     equ 00FFh

// Register: RC1STA
#define RC1STA RC1STA
RC1STA                                   equ 019Dh
// bitfield definitions
RC1STA_RX9D_POSN                         equ 0000h
RC1STA_RX9D_POSITION                     equ 0000h
RC1STA_RX9D_SIZE                         equ 0001h
RC1STA_RX9D_LENGTH                       equ 0001h
RC1STA_RX9D_MASK                         equ 0001h
RC1STA_OERR_POSN                         equ 0001h
RC1STA_OERR_POSITION                     equ 0001h
RC1STA_OERR_SIZE                         equ 0001h
RC1STA_OERR_LENGTH                       equ 0001h
RC1STA_OERR_MASK                         equ 0002h
RC1STA_FERR_POSN                         equ 0002h
RC1STA_FERR_POSITION                     equ 0002h
RC1STA_FERR_SIZE                         equ 0001h
RC1STA_FERR_LENGTH                       equ 0001h
RC1STA_FERR_MASK                         equ 0004h
RC1STA_ADDEN_POSN                        equ 0003h
RC1STA_ADDEN_POSITION                    equ 0003h
RC1STA_ADDEN_SIZE                        equ 0001h
RC1STA_ADDEN_LENGTH                      equ 0001h
RC1STA_ADDEN_MASK                        equ 0008h
RC1STA_CREN_POSN                         equ 0004h
RC1STA_CREN_POSITION                     equ 0004h
RC1STA_CREN_SIZE                         equ 0001h
RC1STA_CREN_LENGTH                       equ 0001h
RC1STA_CREN_MASK                         equ 0010h
RC1STA_SREN_POSN                         equ 0005h
RC1STA_SREN_POSITION                     equ 0005h
RC1STA_SREN_SIZE                         equ 0001h
RC1STA_SREN_LENGTH                       equ 0001h
RC1STA_SREN_MASK                         equ 0020h
RC1STA_RX9_POSN                          equ 0006h
RC1STA_RX9_POSITION                      equ 0006h
RC1STA_RX9_SIZE                          equ 0001h
RC1STA_RX9_LENGTH                        equ 0001h
RC1STA_RX9_MASK                          equ 0040h
RC1STA_SPEN_POSN                         equ 0007h
RC1STA_SPEN_POSITION                     equ 0007h
RC1STA_SPEN_SIZE                         equ 0001h
RC1STA_SPEN_LENGTH                       equ 0001h
RC1STA_SPEN_MASK                         equ 0080h

// Register: TX1STA
#define TX1STA TX1STA
TX1STA                                   equ 019Eh
// bitfield definitions
TX1STA_TX9D_POSN                         equ 0000h
TX1STA_TX9D_POSITION                     equ 0000h
TX1STA_TX9D_SIZE                         equ 0001h
TX1STA_TX9D_LENGTH                       equ 0001h
TX1STA_TX9D_MASK                         equ 0001h
TX1STA_TRMT_POSN                         equ 0001h
TX1STA_TRMT_POSITION                     equ 0001h
TX1STA_TRMT_SIZE                         equ 0001h
TX1STA_TRMT_LENGTH                       equ 0001h
TX1STA_TRMT_MASK                         equ 0002h
TX1STA_BRGH_POSN                         equ 0002h
TX1STA_BRGH_POSITION                     equ 0002h
TX1STA_BRGH_SIZE                         equ 0001h
TX1STA_BRGH_LENGTH                       equ 0001h
TX1STA_BRGH_MASK                         equ 0004h
TX1STA_SENDB_POSN                        equ 0003h
TX1STA_SENDB_POSITION                    equ 0003h
TX1STA_SENDB_SIZE                        equ 0001h
TX1STA_SENDB_LENGTH                      equ 0001h
TX1STA_SENDB_MASK                        equ 0008h
TX1STA_SYNC_POSN                         equ 0004h
TX1STA_SYNC_POSITION                     equ 0004h
TX1STA_SYNC_SIZE                         equ 0001h
TX1STA_SYNC_LENGTH                       equ 0001h
TX1STA_SYNC_MASK                         equ 0010h
TX1STA_TXEN_POSN                         equ 0005h
TX1STA_TXEN_POSITION                     equ 0005h
TX1STA_TXEN_SIZE                         equ 0001h
TX1STA_TXEN_LENGTH                       equ 0001h
TX1STA_TXEN_MASK                         equ 0020h
TX1STA_TX9_POSN                          equ 0006h
TX1STA_TX9_POSITION                      equ 0006h
TX1STA_TX9_SIZE                          equ 0001h
TX1STA_TX9_LENGTH                        equ 0001h
TX1STA_TX9_MASK                          equ 0040h
TX1STA_CSRC_POSN                         equ 0007h
TX1STA_CSRC_POSITION                     equ 0007h
TX1STA_CSRC_SIZE                         equ 0001h
TX1STA_CSRC_LENGTH                       equ 0001h
TX1STA_CSRC_MASK                         equ 0080h

// Register: BAUD1CON
#define BAUD1CON BAUD1CON
BAUD1CON                                 equ 019Fh
// bitfield definitions
BAUD1CON_ABDEN_POSN                      equ 0000h
BAUD1CON_ABDEN_POSITION                  equ 0000h
BAUD1CON_ABDEN_SIZE                      equ 0001h
BAUD1CON_ABDEN_LENGTH                    equ 0001h
BAUD1CON_ABDEN_MASK                      equ 0001h
BAUD1CON_WUE_POSN                        equ 0001h
BAUD1CON_WUE_POSITION                    equ 0001h
BAUD1CON_WUE_SIZE                        equ 0001h
BAUD1CON_WUE_LENGTH                      equ 0001h
BAUD1CON_WUE_MASK                        equ 0002h
BAUD1CON_BRG16_POSN                      equ 0003h
BAUD1CON_BRG16_POSITION                  equ 0003h
BAUD1CON_BRG16_SIZE                      equ 0001h
BAUD1CON_BRG16_LENGTH                    equ 0001h
BAUD1CON_BRG16_MASK                      equ 0008h
BAUD1CON_SCKP_POSN                       equ 0004h
BAUD1CON_SCKP_POSITION                   equ 0004h
BAUD1CON_SCKP_SIZE                       equ 0001h
BAUD1CON_SCKP_LENGTH                     equ 0001h
BAUD1CON_SCKP_MASK                       equ 0010h
BAUD1CON_RCIDL_POSN                      equ 0006h
BAUD1CON_RCIDL_POSITION                  equ 0006h
BAUD1CON_RCIDL_SIZE                      equ 0001h
BAUD1CON_RCIDL_LENGTH                    equ 0001h
BAUD1CON_RCIDL_MASK                      equ 0040h
BAUD1CON_ABDOVF_POSN                     equ 0007h
BAUD1CON_ABDOVF_POSITION                 equ 0007h
BAUD1CON_ABDOVF_SIZE                     equ 0001h
BAUD1CON_ABDOVF_LENGTH                   equ 0001h
BAUD1CON_ABDOVF_MASK                     equ 0080h

// Register: WPUA
#define WPUA WPUA
WPUA                                     equ 020Ch
// bitfield definitions
WPUA_WPUA0_POSN                          equ 0000h
WPUA_WPUA0_POSITION                      equ 0000h
WPUA_WPUA0_SIZE                          equ 0001h
WPUA_WPUA0_LENGTH                        equ 0001h
WPUA_WPUA0_MASK                          equ 0001h
WPUA_WPUA1_POSN                          equ 0001h
WPUA_WPUA1_POSITION                      equ 0001h
WPUA_WPUA1_SIZE                          equ 0001h
WPUA_WPUA1_LENGTH                        equ 0001h
WPUA_WPUA1_MASK                          equ 0002h
WPUA_WPUA2_POSN                          equ 0002h
WPUA_WPUA2_POSITION                      equ 0002h
WPUA_WPUA2_SIZE                          equ 0001h
WPUA_WPUA2_LENGTH                        equ 0001h
WPUA_WPUA2_MASK                          equ 0004h
WPUA_WPUA3_POSN                          equ 0003h
WPUA_WPUA3_POSITION                      equ 0003h
WPUA_WPUA3_SIZE                          equ 0001h
WPUA_WPUA3_LENGTH                        equ 0001h
WPUA_WPUA3_MASK                          equ 0008h
WPUA_WPUA4_POSN                          equ 0004h
WPUA_WPUA4_POSITION                      equ 0004h
WPUA_WPUA4_SIZE                          equ 0001h
WPUA_WPUA4_LENGTH                        equ 0001h
WPUA_WPUA4_MASK                          equ 0010h
WPUA_WPUA5_POSN                          equ 0005h
WPUA_WPUA5_POSITION                      equ 0005h
WPUA_WPUA5_SIZE                          equ 0001h
WPUA_WPUA5_LENGTH                        equ 0001h
WPUA_WPUA5_MASK                          equ 0020h
WPUA_WPUA_POSN                           equ 0000h
WPUA_WPUA_POSITION                       equ 0000h
WPUA_WPUA_SIZE                           equ 0006h
WPUA_WPUA_LENGTH                         equ 0006h
WPUA_WPUA_MASK                           equ 003Fh

// Register: WPUC
#define WPUC WPUC
WPUC                                     equ 020Eh
// bitfield definitions
WPUC_WPUC0_POSN                          equ 0000h
WPUC_WPUC0_POSITION                      equ 0000h
WPUC_WPUC0_SIZE                          equ 0001h
WPUC_WPUC0_LENGTH                        equ 0001h
WPUC_WPUC0_MASK                          equ 0001h
WPUC_WPUC1_POSN                          equ 0001h
WPUC_WPUC1_POSITION                      equ 0001h
WPUC_WPUC1_SIZE                          equ 0001h
WPUC_WPUC1_LENGTH                        equ 0001h
WPUC_WPUC1_MASK                          equ 0002h
WPUC_WPUC2_POSN                          equ 0002h
WPUC_WPUC2_POSITION                      equ 0002h
WPUC_WPUC2_SIZE                          equ 0001h
WPUC_WPUC2_LENGTH                        equ 0001h
WPUC_WPUC2_MASK                          equ 0004h
WPUC_WPUC3_POSN                          equ 0003h
WPUC_WPUC3_POSITION                      equ 0003h
WPUC_WPUC3_SIZE                          equ 0001h
WPUC_WPUC3_LENGTH                        equ 0001h
WPUC_WPUC3_MASK                          equ 0008h
WPUC_WPUC4_POSN                          equ 0004h
WPUC_WPUC4_POSITION                      equ 0004h
WPUC_WPUC4_SIZE                          equ 0001h
WPUC_WPUC4_LENGTH                        equ 0001h
WPUC_WPUC4_MASK                          equ 0010h
WPUC_WPUC5_POSN                          equ 0005h
WPUC_WPUC5_POSITION                      equ 0005h
WPUC_WPUC5_SIZE                          equ 0001h
WPUC_WPUC5_LENGTH                        equ 0001h
WPUC_WPUC5_MASK                          equ 0020h
WPUC_WPUA_POSN                           equ 0000h
WPUC_WPUA_POSITION                       equ 0000h
WPUC_WPUA_SIZE                           equ 0006h
WPUC_WPUA_LENGTH                         equ 0006h
WPUC_WPUA_MASK                           equ 003Fh

// Register: SSP1BUF
#define SSP1BUF SSP1BUF
SSP1BUF                                  equ 0211h
// bitfield definitions
SSP1BUF_SSP1BUF0_POSN                    equ 0000h
SSP1BUF_SSP1BUF0_POSITION                equ 0000h
SSP1BUF_SSP1BUF0_SIZE                    equ 0001h
SSP1BUF_SSP1BUF0_LENGTH                  equ 0001h
SSP1BUF_SSP1BUF0_MASK                    equ 0001h
SSP1BUF_SSP1BUF1_POSN                    equ 0001h
SSP1BUF_SSP1BUF1_POSITION                equ 0001h
SSP1BUF_SSP1BUF1_SIZE                    equ 0001h
SSP1BUF_SSP1BUF1_LENGTH                  equ 0001h
SSP1BUF_SSP1BUF1_MASK                    equ 0002h
SSP1BUF_SSP1BUF2_POSN                    equ 0002h
SSP1BUF_SSP1BUF2_POSITION                equ 0002h
SSP1BUF_SSP1BUF2_SIZE                    equ 0001h
SSP1BUF_SSP1BUF2_LENGTH                  equ 0001h
SSP1BUF_SSP1BUF2_MASK                    equ 0004h
SSP1BUF_SSP1BUF3_POSN                    equ 0003h
SSP1BUF_SSP1BUF3_POSITION                equ 0003h
SSP1BUF_SSP1BUF3_SIZE                    equ 0001h
SSP1BUF_SSP1BUF3_LENGTH                  equ 0001h
SSP1BUF_SSP1BUF3_MASK                    equ 0008h
SSP1BUF_SSP1BUF4_POSN                    equ 0004h
SSP1BUF_SSP1BUF4_POSITION                equ 0004h
SSP1BUF_SSP1BUF4_SIZE                    equ 0001h
SSP1BUF_SSP1BUF4_LENGTH                  equ 0001h
SSP1BUF_SSP1BUF4_MASK                    equ 0010h
SSP1BUF_SSP1BUF5_POSN                    equ 0005h
SSP1BUF_SSP1BUF5_POSITION                equ 0005h
SSP1BUF_SSP1BUF5_SIZE                    equ 0001h
SSP1BUF_SSP1BUF5_LENGTH                  equ 0001h
SSP1BUF_SSP1BUF5_MASK                    equ 0020h
SSP1BUF_SSP1BUF6_POSN                    equ 0006h
SSP1BUF_SSP1BUF6_POSITION                equ 0006h
SSP1BUF_SSP1BUF6_SIZE                    equ 0001h
SSP1BUF_SSP1BUF6_LENGTH                  equ 0001h
SSP1BUF_SSP1BUF6_MASK                    equ 0040h
SSP1BUF_SSP1BUF7_POSN                    equ 0007h
SSP1BUF_SSP1BUF7_POSITION                equ 0007h
SSP1BUF_SSP1BUF7_SIZE                    equ 0001h
SSP1BUF_SSP1BUF7_LENGTH                  equ 0001h
SSP1BUF_SSP1BUF7_MASK                    equ 0080h
SSP1BUF_BUF_POSN                         equ 0000h
SSP1BUF_BUF_POSITION                     equ 0000h
SSP1BUF_BUF_SIZE                         equ 0008h
SSP1BUF_BUF_LENGTH                       equ 0008h
SSP1BUF_BUF_MASK                         equ 00FFh
SSP1BUF_BUF0_POSN                        equ 0000h
SSP1BUF_BUF0_POSITION                    equ 0000h
SSP1BUF_BUF0_SIZE                        equ 0001h
SSP1BUF_BUF0_LENGTH                      equ 0001h
SSP1BUF_BUF0_MASK                        equ 0001h
SSP1BUF_BUF1_POSN                        equ 0001h
SSP1BUF_BUF1_POSITION                    equ 0001h
SSP1BUF_BUF1_SIZE                        equ 0001h
SSP1BUF_BUF1_LENGTH                      equ 0001h
SSP1BUF_BUF1_MASK                        equ 0002h
SSP1BUF_BUF2_POSN                        equ 0002h
SSP1BUF_BUF2_POSITION                    equ 0002h
SSP1BUF_BUF2_SIZE                        equ 0001h
SSP1BUF_BUF2_LENGTH                      equ 0001h
SSP1BUF_BUF2_MASK                        equ 0004h
SSP1BUF_BUF3_POSN                        equ 0003h
SSP1BUF_BUF3_POSITION                    equ 0003h
SSP1BUF_BUF3_SIZE                        equ 0001h
SSP1BUF_BUF3_LENGTH                      equ 0001h
SSP1BUF_BUF3_MASK                        equ 0008h
SSP1BUF_BUF4_POSN                        equ 0004h
SSP1BUF_BUF4_POSITION                    equ 0004h
SSP1BUF_BUF4_SIZE                        equ 0001h
SSP1BUF_BUF4_LENGTH                      equ 0001h
SSP1BUF_BUF4_MASK                        equ 0010h
SSP1BUF_BUF5_POSN                        equ 0005h
SSP1BUF_BUF5_POSITION                    equ 0005h
SSP1BUF_BUF5_SIZE                        equ 0001h
SSP1BUF_BUF5_LENGTH                      equ 0001h
SSP1BUF_BUF5_MASK                        equ 0020h
SSP1BUF_BUF6_POSN                        equ 0006h
SSP1BUF_BUF6_POSITION                    equ 0006h
SSP1BUF_BUF6_SIZE                        equ 0001h
SSP1BUF_BUF6_LENGTH                      equ 0001h
SSP1BUF_BUF6_MASK                        equ 0040h
SSP1BUF_BUF7_POSN                        equ 0007h
SSP1BUF_BUF7_POSITION                    equ 0007h
SSP1BUF_BUF7_SIZE                        equ 0001h
SSP1BUF_BUF7_LENGTH                      equ 0001h
SSP1BUF_BUF7_MASK                        equ 0080h
SSP1BUF_SSP1BUF_POSN                     equ 0000h
SSP1BUF_SSP1BUF_POSITION                 equ 0000h
SSP1BUF_SSP1BUF_SIZE                     equ 0008h
SSP1BUF_SSP1BUF_LENGTH                   equ 0008h
SSP1BUF_SSP1BUF_MASK                     equ 00FFh

// Register: SSP1ADD
#define SSP1ADD SSP1ADD
SSP1ADD                                  equ 0212h
// bitfield definitions
SSP1ADD_SSP1ADD0_POSN                    equ 0000h
SSP1ADD_SSP1ADD0_POSITION                equ 0000h
SSP1ADD_SSP1ADD0_SIZE                    equ 0001h
SSP1ADD_SSP1ADD0_LENGTH                  equ 0001h
SSP1ADD_SSP1ADD0_MASK                    equ 0001h
SSP1ADD_SSP1ADD1_POSN                    equ 0001h
SSP1ADD_SSP1ADD1_POSITION                equ 0001h
SSP1ADD_SSP1ADD1_SIZE                    equ 0001h
SSP1ADD_SSP1ADD1_LENGTH                  equ 0001h
SSP1ADD_SSP1ADD1_MASK                    equ 0002h
SSP1ADD_SSP1ADD2_POSN                    equ 0002h
SSP1ADD_SSP1ADD2_POSITION                equ 0002h
SSP1ADD_SSP1ADD2_SIZE                    equ 0001h
SSP1ADD_SSP1ADD2_LENGTH                  equ 0001h
SSP1ADD_SSP1ADD2_MASK                    equ 0004h
SSP1ADD_SSP1ADD3_POSN                    equ 0003h
SSP1ADD_SSP1ADD3_POSITION                equ 0003h
SSP1ADD_SSP1ADD3_SIZE                    equ 0001h
SSP1ADD_SSP1ADD3_LENGTH                  equ 0001h
SSP1ADD_SSP1ADD3_MASK                    equ 0008h
SSP1ADD_SSP1ADD4_POSN                    equ 0004h
SSP1ADD_SSP1ADD4_POSITION                equ 0004h
SSP1ADD_SSP1ADD4_SIZE                    equ 0001h
SSP1ADD_SSP1ADD4_LENGTH                  equ 0001h
SSP1ADD_SSP1ADD4_MASK                    equ 0010h
SSP1ADD_SSP1ADD5_POSN                    equ 0005h
SSP1ADD_SSP1ADD5_POSITION                equ 0005h
SSP1ADD_SSP1ADD5_SIZE                    equ 0001h
SSP1ADD_SSP1ADD5_LENGTH                  equ 0001h
SSP1ADD_SSP1ADD5_MASK                    equ 0020h
SSP1ADD_SSP1ADD6_POSN                    equ 0006h
SSP1ADD_SSP1ADD6_POSITION                equ 0006h
SSP1ADD_SSP1ADD6_SIZE                    equ 0001h
SSP1ADD_SSP1ADD6_LENGTH                  equ 0001h
SSP1ADD_SSP1ADD6_MASK                    equ 0040h
SSP1ADD_SSP1ADD7_POSN                    equ 0007h
SSP1ADD_SSP1ADD7_POSITION                equ 0007h
SSP1ADD_SSP1ADD7_SIZE                    equ 0001h
SSP1ADD_SSP1ADD7_LENGTH                  equ 0001h
SSP1ADD_SSP1ADD7_MASK                    equ 0080h
SSP1ADD_ADD_POSN                         equ 0000h
SSP1ADD_ADD_POSITION                     equ 0000h
SSP1ADD_ADD_SIZE                         equ 0008h
SSP1ADD_ADD_LENGTH                       equ 0008h
SSP1ADD_ADD_MASK                         equ 00FFh
SSP1ADD_ADD0_POSN                        equ 0000h
SSP1ADD_ADD0_POSITION                    equ 0000h
SSP1ADD_ADD0_SIZE                        equ 0001h
SSP1ADD_ADD0_LENGTH                      equ 0001h
SSP1ADD_ADD0_MASK                        equ 0001h
SSP1ADD_ADD1_POSN                        equ 0001h
SSP1ADD_ADD1_POSITION                    equ 0001h
SSP1ADD_ADD1_SIZE                        equ 0001h
SSP1ADD_ADD1_LENGTH                      equ 0001h
SSP1ADD_ADD1_MASK                        equ 0002h
SSP1ADD_ADD2_POSN                        equ 0002h
SSP1ADD_ADD2_POSITION                    equ 0002h
SSP1ADD_ADD2_SIZE                        equ 0001h
SSP1ADD_ADD2_LENGTH                      equ 0001h
SSP1ADD_ADD2_MASK                        equ 0004h
SSP1ADD_ADD3_POSN                        equ 0003h
SSP1ADD_ADD3_POSITION                    equ 0003h
SSP1ADD_ADD3_SIZE                        equ 0001h
SSP1ADD_ADD3_LENGTH                      equ 0001h
SSP1ADD_ADD3_MASK                        equ 0008h
SSP1ADD_ADD4_POSN                        equ 0004h
SSP1ADD_ADD4_POSITION                    equ 0004h
SSP1ADD_ADD4_SIZE                        equ 0001h
SSP1ADD_ADD4_LENGTH                      equ 0001h
SSP1ADD_ADD4_MASK                        equ 0010h
SSP1ADD_ADD5_POSN                        equ 0005h
SSP1ADD_ADD5_POSITION                    equ 0005h
SSP1ADD_ADD5_SIZE                        equ 0001h
SSP1ADD_ADD5_LENGTH                      equ 0001h
SSP1ADD_ADD5_MASK                        equ 0020h
SSP1ADD_ADD6_POSN                        equ 0006h
SSP1ADD_ADD6_POSITION                    equ 0006h
SSP1ADD_ADD6_SIZE                        equ 0001h
SSP1ADD_ADD6_LENGTH                      equ 0001h
SSP1ADD_ADD6_MASK                        equ 0040h
SSP1ADD_ADD7_POSN                        equ 0007h
SSP1ADD_ADD7_POSITION                    equ 0007h
SSP1ADD_ADD7_SIZE                        equ 0001h
SSP1ADD_ADD7_LENGTH                      equ 0001h
SSP1ADD_ADD7_MASK                        equ 0080h
SSP1ADD_SSP1ADD_POSN                     equ 0000h
SSP1ADD_SSP1ADD_POSITION                 equ 0000h
SSP1ADD_SSP1ADD_SIZE                     equ 0008h
SSP1ADD_SSP1ADD_LENGTH                   equ 0008h
SSP1ADD_SSP1ADD_MASK                     equ 00FFh

// Register: SSP1MSK
#define SSP1MSK SSP1MSK
SSP1MSK                                  equ 0213h
// bitfield definitions
SSP1MSK_SSP1MSK0_POSN                    equ 0000h
SSP1MSK_SSP1MSK0_POSITION                equ 0000h
SSP1MSK_SSP1MSK0_SIZE                    equ 0001h
SSP1MSK_SSP1MSK0_LENGTH                  equ 0001h
SSP1MSK_SSP1MSK0_MASK                    equ 0001h
SSP1MSK_SSP1MSK1_POSN                    equ 0001h
SSP1MSK_SSP1MSK1_POSITION                equ 0001h
SSP1MSK_SSP1MSK1_SIZE                    equ 0001h
SSP1MSK_SSP1MSK1_LENGTH                  equ 0001h
SSP1MSK_SSP1MSK1_MASK                    equ 0002h
SSP1MSK_SSP1MSK2_POSN                    equ 0002h
SSP1MSK_SSP1MSK2_POSITION                equ 0002h
SSP1MSK_SSP1MSK2_SIZE                    equ 0001h
SSP1MSK_SSP1MSK2_LENGTH                  equ 0001h
SSP1MSK_SSP1MSK2_MASK                    equ 0004h
SSP1MSK_SSP1MSK3_POSN                    equ 0003h
SSP1MSK_SSP1MSK3_POSITION                equ 0003h
SSP1MSK_SSP1MSK3_SIZE                    equ 0001h
SSP1MSK_SSP1MSK3_LENGTH                  equ 0001h
SSP1MSK_SSP1MSK3_MASK                    equ 0008h
SSP1MSK_SSP1MSK4_POSN                    equ 0004h
SSP1MSK_SSP1MSK4_POSITION                equ 0004h
SSP1MSK_SSP1MSK4_SIZE                    equ 0001h
SSP1MSK_SSP1MSK4_LENGTH                  equ 0001h
SSP1MSK_SSP1MSK4_MASK                    equ 0010h
SSP1MSK_SSP1MSK5_POSN                    equ 0005h
SSP1MSK_SSP1MSK5_POSITION                equ 0005h
SSP1MSK_SSP1MSK5_SIZE                    equ 0001h
SSP1MSK_SSP1MSK5_LENGTH                  equ 0001h
SSP1MSK_SSP1MSK5_MASK                    equ 0020h
SSP1MSK_SSP1MSK6_POSN                    equ 0006h
SSP1MSK_SSP1MSK6_POSITION                equ 0006h
SSP1MSK_SSP1MSK6_SIZE                    equ 0001h
SSP1MSK_SSP1MSK6_LENGTH                  equ 0001h
SSP1MSK_SSP1MSK6_MASK                    equ 0040h
SSP1MSK_SSP1MSK7_POSN                    equ 0007h
SSP1MSK_SSP1MSK7_POSITION                equ 0007h
SSP1MSK_SSP1MSK7_SIZE                    equ 0001h
SSP1MSK_SSP1MSK7_LENGTH                  equ 0001h
SSP1MSK_SSP1MSK7_MASK                    equ 0080h
SSP1MSK_MSK_POSN                         equ 0000h
SSP1MSK_MSK_POSITION                     equ 0000h
SSP1MSK_MSK_SIZE                         equ 0008h
SSP1MSK_MSK_LENGTH                       equ 0008h
SSP1MSK_MSK_MASK                         equ 00FFh
SSP1MSK_MSK0_POSN                        equ 0000h
SSP1MSK_MSK0_POSITION                    equ 0000h
SSP1MSK_MSK0_SIZE                        equ 0001h
SSP1MSK_MSK0_LENGTH                      equ 0001h
SSP1MSK_MSK0_MASK                        equ 0001h
SSP1MSK_MSK1_POSN                        equ 0001h
SSP1MSK_MSK1_POSITION                    equ 0001h
SSP1MSK_MSK1_SIZE                        equ 0001h
SSP1MSK_MSK1_LENGTH                      equ 0001h
SSP1MSK_MSK1_MASK                        equ 0002h
SSP1MSK_MSK2_POSN                        equ 0002h
SSP1MSK_MSK2_POSITION                    equ 0002h
SSP1MSK_MSK2_SIZE                        equ 0001h
SSP1MSK_MSK2_LENGTH                      equ 0001h
SSP1MSK_MSK2_MASK                        equ 0004h
SSP1MSK_MSK3_POSN                        equ 0003h
SSP1MSK_MSK3_POSITION                    equ 0003h
SSP1MSK_MSK3_SIZE                        equ 0001h
SSP1MSK_MSK3_LENGTH                      equ 0001h
SSP1MSK_MSK3_MASK                        equ 0008h
SSP1MSK_MSK4_POSN                        equ 0004h
SSP1MSK_MSK4_POSITION                    equ 0004h
SSP1MSK_MSK4_SIZE                        equ 0001h
SSP1MSK_MSK4_LENGTH                      equ 0001h
SSP1MSK_MSK4_MASK                        equ 0010h
SSP1MSK_MSK5_POSN                        equ 0005h
SSP1MSK_MSK5_POSITION                    equ 0005h
SSP1MSK_MSK5_SIZE                        equ 0001h
SSP1MSK_MSK5_LENGTH                      equ 0001h
SSP1MSK_MSK5_MASK                        equ 0020h
SSP1MSK_MSK6_POSN                        equ 0006h
SSP1MSK_MSK6_POSITION                    equ 0006h
SSP1MSK_MSK6_SIZE                        equ 0001h
SSP1MSK_MSK6_LENGTH                      equ 0001h
SSP1MSK_MSK6_MASK                        equ 0040h
SSP1MSK_MSK7_POSN                        equ 0007h
SSP1MSK_MSK7_POSITION                    equ 0007h
SSP1MSK_MSK7_SIZE                        equ 0001h
SSP1MSK_MSK7_LENGTH                      equ 0001h
SSP1MSK_MSK7_MASK                        equ 0080h
SSP1MSK_SSP1MSK_POSN                     equ 0000h
SSP1MSK_SSP1MSK_POSITION                 equ 0000h
SSP1MSK_SSP1MSK_SIZE                     equ 0008h
SSP1MSK_SSP1MSK_LENGTH                   equ 0008h
SSP1MSK_SSP1MSK_MASK                     equ 00FFh

// Register: SSP1STAT
#define SSP1STAT SSP1STAT
SSP1STAT                                 equ 0214h
// bitfield definitions
SSP1STAT_BF_POSN                         equ 0000h
SSP1STAT_BF_POSITION                     equ 0000h
SSP1STAT_BF_SIZE                         equ 0001h
SSP1STAT_BF_LENGTH                       equ 0001h
SSP1STAT_BF_MASK                         equ 0001h
SSP1STAT_UA_POSN                         equ 0001h
SSP1STAT_UA_POSITION                     equ 0001h
SSP1STAT_UA_SIZE                         equ 0001h
SSP1STAT_UA_LENGTH                       equ 0001h
SSP1STAT_UA_MASK                         equ 0002h
SSP1STAT_R_nW_POSN                       equ 0002h
SSP1STAT_R_nW_POSITION                   equ 0002h
SSP1STAT_R_nW_SIZE                       equ 0001h
SSP1STAT_R_nW_LENGTH                     equ 0001h
SSP1STAT_R_nW_MASK                       equ 0004h
SSP1STAT_S_POSN                          equ 0003h
SSP1STAT_S_POSITION                      equ 0003h
SSP1STAT_S_SIZE                          equ 0001h
SSP1STAT_S_LENGTH                        equ 0001h
SSP1STAT_S_MASK                          equ 0008h
SSP1STAT_P_POSN                          equ 0004h
SSP1STAT_P_POSITION                      equ 0004h
SSP1STAT_P_SIZE                          equ 0001h
SSP1STAT_P_LENGTH                        equ 0001h
SSP1STAT_P_MASK                          equ 0010h
SSP1STAT_D_nA_POSN                       equ 0005h
SSP1STAT_D_nA_POSITION                   equ 0005h
SSP1STAT_D_nA_SIZE                       equ 0001h
SSP1STAT_D_nA_LENGTH                     equ 0001h
SSP1STAT_D_nA_MASK                       equ 0020h
SSP1STAT_CKE_POSN                        equ 0006h
SSP1STAT_CKE_POSITION                    equ 0006h
SSP1STAT_CKE_SIZE                        equ 0001h
SSP1STAT_CKE_LENGTH                      equ 0001h
SSP1STAT_CKE_MASK                        equ 0040h
SSP1STAT_SMP_POSN                        equ 0007h
SSP1STAT_SMP_POSITION                    equ 0007h
SSP1STAT_SMP_SIZE                        equ 0001h
SSP1STAT_SMP_LENGTH                      equ 0001h
SSP1STAT_SMP_MASK                        equ 0080h

// Register: SSP1CON1
#define SSP1CON1 SSP1CON1
SSP1CON1                                 equ 0215h
// bitfield definitions
SSP1CON1_SSPM_POSN                       equ 0000h
SSP1CON1_SSPM_POSITION                   equ 0000h
SSP1CON1_SSPM_SIZE                       equ 0004h
SSP1CON1_SSPM_LENGTH                     equ 0004h
SSP1CON1_SSPM_MASK                       equ 000Fh
SSP1CON1_CKP_POSN                        equ 0004h
SSP1CON1_CKP_POSITION                    equ 0004h
SSP1CON1_CKP_SIZE                        equ 0001h
SSP1CON1_CKP_LENGTH                      equ 0001h
SSP1CON1_CKP_MASK                        equ 0010h
SSP1CON1_SSPEN_POSN                      equ 0005h
SSP1CON1_SSPEN_POSITION                  equ 0005h
SSP1CON1_SSPEN_SIZE                      equ 0001h
SSP1CON1_SSPEN_LENGTH                    equ 0001h
SSP1CON1_SSPEN_MASK                      equ 0020h
SSP1CON1_SSPOV_POSN                      equ 0006h
SSP1CON1_SSPOV_POSITION                  equ 0006h
SSP1CON1_SSPOV_SIZE                      equ 0001h
SSP1CON1_SSPOV_LENGTH                    equ 0001h
SSP1CON1_SSPOV_MASK                      equ 0040h
SSP1CON1_WCOL_POSN                       equ 0007h
SSP1CON1_WCOL_POSITION                   equ 0007h
SSP1CON1_WCOL_SIZE                       equ 0001h
SSP1CON1_WCOL_LENGTH                     equ 0001h
SSP1CON1_WCOL_MASK                       equ 0080h
SSP1CON1_SSPM0_POSN                      equ 0000h
SSP1CON1_SSPM0_POSITION                  equ 0000h
SSP1CON1_SSPM0_SIZE                      equ 0001h
SSP1CON1_SSPM0_LENGTH                    equ 0001h
SSP1CON1_SSPM0_MASK                      equ 0001h
SSP1CON1_SSPM1_POSN                      equ 0001h
SSP1CON1_SSPM1_POSITION                  equ 0001h
SSP1CON1_SSPM1_SIZE                      equ 0001h
SSP1CON1_SSPM1_LENGTH                    equ 0001h
SSP1CON1_SSPM1_MASK                      equ 0002h
SSP1CON1_SSPM2_POSN                      equ 0002h
SSP1CON1_SSPM2_POSITION                  equ 0002h
SSP1CON1_SSPM2_SIZE                      equ 0001h
SSP1CON1_SSPM2_LENGTH                    equ 0001h
SSP1CON1_SSPM2_MASK                      equ 0004h
SSP1CON1_SSPM3_POSN                      equ 0003h
SSP1CON1_SSPM3_POSITION                  equ 0003h
SSP1CON1_SSPM3_SIZE                      equ 0001h
SSP1CON1_SSPM3_LENGTH                    equ 0001h
SSP1CON1_SSPM3_MASK                      equ 0008h

// Register: SSP1CON2
#define SSP1CON2 SSP1CON2
SSP1CON2                                 equ 0216h
// bitfield definitions
SSP1CON2_SEN_POSN                        equ 0000h
SSP1CON2_SEN_POSITION                    equ 0000h
SSP1CON2_SEN_SIZE                        equ 0001h
SSP1CON2_SEN_LENGTH                      equ 0001h
SSP1CON2_SEN_MASK                        equ 0001h
SSP1CON2_RSEN_POSN                       equ 0001h
SSP1CON2_RSEN_POSITION                   equ 0001h
SSP1CON2_RSEN_SIZE                       equ 0001h
SSP1CON2_RSEN_LENGTH                     equ 0001h
SSP1CON2_RSEN_MASK                       equ 0002h
SSP1CON2_PEN_POSN                        equ 0002h
SSP1CON2_PEN_POSITION                    equ 0002h
SSP1CON2_PEN_SIZE                        equ 0001h
SSP1CON2_PEN_LENGTH                      equ 0001h
SSP1CON2_PEN_MASK                        equ 0004h
SSP1CON2_RCEN_POSN                       equ 0003h
SSP1CON2_RCEN_POSITION                   equ 0003h
SSP1CON2_RCEN_SIZE                       equ 0001h
SSP1CON2_RCEN_LENGTH                     equ 0001h
SSP1CON2_RCEN_MASK                       equ 0008h
SSP1CON2_ACKEN_POSN                      equ 0004h
SSP1CON2_ACKEN_POSITION                  equ 0004h
SSP1CON2_ACKEN_SIZE                      equ 0001h
SSP1CON2_ACKEN_LENGTH                    equ 0001h
SSP1CON2_ACKEN_MASK                      equ 0010h
SSP1CON2_ACKDT_POSN                      equ 0005h
SSP1CON2_ACKDT_POSITION                  equ 0005h
SSP1CON2_ACKDT_SIZE                      equ 0001h
SSP1CON2_ACKDT_LENGTH                    equ 0001h
SSP1CON2_ACKDT_MASK                      equ 0020h
SSP1CON2_ACKSTAT_POSN                    equ 0006h
SSP1CON2_ACKSTAT_POSITION                equ 0006h
SSP1CON2_ACKSTAT_SIZE                    equ 0001h
SSP1CON2_ACKSTAT_LENGTH                  equ 0001h
SSP1CON2_ACKSTAT_MASK                    equ 0040h
SSP1CON2_GCEN_POSN                       equ 0007h
SSP1CON2_GCEN_POSITION                   equ 0007h
SSP1CON2_GCEN_SIZE                       equ 0001h
SSP1CON2_GCEN_LENGTH                     equ 0001h
SSP1CON2_GCEN_MASK                       equ 0080h

// Register: SSP1CON3
#define SSP1CON3 SSP1CON3
SSP1CON3                                 equ 0217h
// bitfield definitions
SSP1CON3_DHEN_POSN                       equ 0000h
SSP1CON3_DHEN_POSITION                   equ 0000h
SSP1CON3_DHEN_SIZE                       equ 0001h
SSP1CON3_DHEN_LENGTH                     equ 0001h
SSP1CON3_DHEN_MASK                       equ 0001h
SSP1CON3_AHEN_POSN                       equ 0001h
SSP1CON3_AHEN_POSITION                   equ 0001h
SSP1CON3_AHEN_SIZE                       equ 0001h
SSP1CON3_AHEN_LENGTH                     equ 0001h
SSP1CON3_AHEN_MASK                       equ 0002h
SSP1CON3_SBCDE_POSN                      equ 0002h
SSP1CON3_SBCDE_POSITION                  equ 0002h
SSP1CON3_SBCDE_SIZE                      equ 0001h
SSP1CON3_SBCDE_LENGTH                    equ 0001h
SSP1CON3_SBCDE_MASK                      equ 0004h
SSP1CON3_SDAHT_POSN                      equ 0003h
SSP1CON3_SDAHT_POSITION                  equ 0003h
SSP1CON3_SDAHT_SIZE                      equ 0001h
SSP1CON3_SDAHT_LENGTH                    equ 0001h
SSP1CON3_SDAHT_MASK                      equ 0008h
SSP1CON3_BOEN_POSN                       equ 0004h
SSP1CON3_BOEN_POSITION                   equ 0004h
SSP1CON3_BOEN_SIZE                       equ 0001h
SSP1CON3_BOEN_LENGTH                     equ 0001h
SSP1CON3_BOEN_MASK                       equ 0010h
SSP1CON3_SCIE_POSN                       equ 0005h
SSP1CON3_SCIE_POSITION                   equ 0005h
SSP1CON3_SCIE_SIZE                       equ 0001h
SSP1CON3_SCIE_LENGTH                     equ 0001h
SSP1CON3_SCIE_MASK                       equ 0020h
SSP1CON3_PCIE_POSN                       equ 0006h
SSP1CON3_PCIE_POSITION                   equ 0006h
SSP1CON3_PCIE_SIZE                       equ 0001h
SSP1CON3_PCIE_LENGTH                     equ 0001h
SSP1CON3_PCIE_MASK                       equ 0040h
SSP1CON3_ACKTIM_POSN                     equ 0007h
SSP1CON3_ACKTIM_POSITION                 equ 0007h
SSP1CON3_ACKTIM_SIZE                     equ 0001h
SSP1CON3_ACKTIM_LENGTH                   equ 0001h
SSP1CON3_ACKTIM_MASK                     equ 0080h

// Register: ODCONA
#define ODCONA ODCONA
ODCONA                                   equ 028Ch
// bitfield definitions
ODCONA_ODA0_POSN                         equ 0000h
ODCONA_ODA0_POSITION                     equ 0000h
ODCONA_ODA0_SIZE                         equ 0001h
ODCONA_ODA0_LENGTH                       equ 0001h
ODCONA_ODA0_MASK                         equ 0001h
ODCONA_ODA1_POSN                         equ 0001h
ODCONA_ODA1_POSITION                     equ 0001h
ODCONA_ODA1_SIZE                         equ 0001h
ODCONA_ODA1_LENGTH                       equ 0001h
ODCONA_ODA1_MASK                         equ 0002h
ODCONA_ODA2_POSN                         equ 0002h
ODCONA_ODA2_POSITION                     equ 0002h
ODCONA_ODA2_SIZE                         equ 0001h
ODCONA_ODA2_LENGTH                       equ 0001h
ODCONA_ODA2_MASK                         equ 0004h
ODCONA_ODA4_POSN                         equ 0004h
ODCONA_ODA4_POSITION                     equ 0004h
ODCONA_ODA4_SIZE                         equ 0001h
ODCONA_ODA4_LENGTH                       equ 0001h
ODCONA_ODA4_MASK                         equ 0010h
ODCONA_ODA5_POSN                         equ 0005h
ODCONA_ODA5_POSITION                     equ 0005h
ODCONA_ODA5_SIZE                         equ 0001h
ODCONA_ODA5_LENGTH                       equ 0001h
ODCONA_ODA5_MASK                         equ 0020h

// Register: ODCONC
#define ODCONC ODCONC
ODCONC                                   equ 028Eh
// bitfield definitions
ODCONC_ODC0_POSN                         equ 0000h
ODCONC_ODC0_POSITION                     equ 0000h
ODCONC_ODC0_SIZE                         equ 0001h
ODCONC_ODC0_LENGTH                       equ 0001h
ODCONC_ODC0_MASK                         equ 0001h
ODCONC_ODC1_POSN                         equ 0001h
ODCONC_ODC1_POSITION                     equ 0001h
ODCONC_ODC1_SIZE                         equ 0001h
ODCONC_ODC1_LENGTH                       equ 0001h
ODCONC_ODC1_MASK                         equ 0002h
ODCONC_ODC2_POSN                         equ 0002h
ODCONC_ODC2_POSITION                     equ 0002h
ODCONC_ODC2_SIZE                         equ 0001h
ODCONC_ODC2_LENGTH                       equ 0001h
ODCONC_ODC2_MASK                         equ 0004h
ODCONC_ODC3_POSN                         equ 0003h
ODCONC_ODC3_POSITION                     equ 0003h
ODCONC_ODC3_SIZE                         equ 0001h
ODCONC_ODC3_LENGTH                       equ 0001h
ODCONC_ODC3_MASK                         equ 0008h
ODCONC_ODC4_POSN                         equ 0004h
ODCONC_ODC4_POSITION                     equ 0004h
ODCONC_ODC4_SIZE                         equ 0001h
ODCONC_ODC4_LENGTH                       equ 0001h
ODCONC_ODC4_MASK                         equ 0010h
ODCONC_ODC5_POSN                         equ 0005h
ODCONC_ODC5_POSITION                     equ 0005h
ODCONC_ODC5_SIZE                         equ 0001h
ODCONC_ODC5_LENGTH                       equ 0001h
ODCONC_ODC5_MASK                         equ 0020h

// Register: CCPR1L
#define CCPR1L CCPR1L
CCPR1L                                   equ 0291h
// bitfield definitions
CCPR1L_RL_POSN                           equ 0000h
CCPR1L_RL_POSITION                       equ 0000h
CCPR1L_RL_SIZE                           equ 0008h
CCPR1L_RL_LENGTH                         equ 0008h
CCPR1L_RL_MASK                           equ 00FFh

// Register: CCPR1H
#define CCPR1H CCPR1H
CCPR1H                                   equ 0292h
// bitfield definitions
CCPR1H_RH_POSN                           equ 0000h
CCPR1H_RH_POSITION                       equ 0000h
CCPR1H_RH_SIZE                           equ 0008h
CCPR1H_RH_LENGTH                         equ 0008h
CCPR1H_RH_MASK                           equ 00FFh

// Register: CCP1CON
#define CCP1CON CCP1CON
CCP1CON                                  equ 0293h
// bitfield definitions
CCP1CON_MODE_POSN                        equ 0000h
CCP1CON_MODE_POSITION                    equ 0000h
CCP1CON_MODE_SIZE                        equ 0004h
CCP1CON_MODE_LENGTH                      equ 0004h
CCP1CON_MODE_MASK                        equ 000Fh
CCP1CON_FMT_POSN                         equ 0004h
CCP1CON_FMT_POSITION                     equ 0004h
CCP1CON_FMT_SIZE                         equ 0001h
CCP1CON_FMT_LENGTH                       equ 0001h
CCP1CON_FMT_MASK                         equ 0010h
CCP1CON_OUT_POSN                         equ 0005h
CCP1CON_OUT_POSITION                     equ 0005h
CCP1CON_OUT_SIZE                         equ 0001h
CCP1CON_OUT_LENGTH                       equ 0001h
CCP1CON_OUT_MASK                         equ 0020h
CCP1CON_EN_POSN                          equ 0007h
CCP1CON_EN_POSITION                      equ 0007h
CCP1CON_EN_SIZE                          equ 0001h
CCP1CON_EN_LENGTH                        equ 0001h
CCP1CON_EN_MASK                          equ 0080h
CCP1CON_MODE0_POSN                       equ 0000h
CCP1CON_MODE0_POSITION                   equ 0000h
CCP1CON_MODE0_SIZE                       equ 0001h
CCP1CON_MODE0_LENGTH                     equ 0001h
CCP1CON_MODE0_MASK                       equ 0001h
CCP1CON_MODE1_POSN                       equ 0001h
CCP1CON_MODE1_POSITION                   equ 0001h
CCP1CON_MODE1_SIZE                       equ 0001h
CCP1CON_MODE1_LENGTH                     equ 0001h
CCP1CON_MODE1_MASK                       equ 0002h
CCP1CON_MODE2_POSN                       equ 0002h
CCP1CON_MODE2_POSITION                   equ 0002h
CCP1CON_MODE2_SIZE                       equ 0001h
CCP1CON_MODE2_LENGTH                     equ 0001h
CCP1CON_MODE2_MASK                       equ 0004h
CCP1CON_MODE3_POSN                       equ 0003h
CCP1CON_MODE3_POSITION                   equ 0003h
CCP1CON_MODE3_SIZE                       equ 0001h
CCP1CON_MODE3_LENGTH                     equ 0001h
CCP1CON_MODE3_MASK                       equ 0008h
CCP1CON_CCP1MODE_POSN                    equ 0000h
CCP1CON_CCP1MODE_POSITION                equ 0000h
CCP1CON_CCP1MODE_SIZE                    equ 0004h
CCP1CON_CCP1MODE_LENGTH                  equ 0004h
CCP1CON_CCP1MODE_MASK                    equ 000Fh
CCP1CON_CCP1FMT_POSN                     equ 0004h
CCP1CON_CCP1FMT_POSITION                 equ 0004h
CCP1CON_CCP1FMT_SIZE                     equ 0001h
CCP1CON_CCP1FMT_LENGTH                   equ 0001h
CCP1CON_CCP1FMT_MASK                     equ 0010h
CCP1CON_CCP1OUT_POSN                     equ 0005h
CCP1CON_CCP1OUT_POSITION                 equ 0005h
CCP1CON_CCP1OUT_SIZE                     equ 0001h
CCP1CON_CCP1OUT_LENGTH                   equ 0001h
CCP1CON_CCP1OUT_MASK                     equ 0020h
CCP1CON_CCP1EN_POSN                      equ 0007h
CCP1CON_CCP1EN_POSITION                  equ 0007h
CCP1CON_CCP1EN_SIZE                      equ 0001h
CCP1CON_CCP1EN_LENGTH                    equ 0001h
CCP1CON_CCP1EN_MASK                      equ 0080h
CCP1CON_CCP1MODE0_POSN                   equ 0000h
CCP1CON_CCP1MODE0_POSITION               equ 0000h
CCP1CON_CCP1MODE0_SIZE                   equ 0001h
CCP1CON_CCP1MODE0_LENGTH                 equ 0001h
CCP1CON_CCP1MODE0_MASK                   equ 0001h
CCP1CON_CCP1MODE1_POSN                   equ 0001h
CCP1CON_CCP1MODE1_POSITION               equ 0001h
CCP1CON_CCP1MODE1_SIZE                   equ 0001h
CCP1CON_CCP1MODE1_LENGTH                 equ 0001h
CCP1CON_CCP1MODE1_MASK                   equ 0002h
CCP1CON_CCP1MODE2_POSN                   equ 0002h
CCP1CON_CCP1MODE2_POSITION               equ 0002h
CCP1CON_CCP1MODE2_SIZE                   equ 0001h
CCP1CON_CCP1MODE2_LENGTH                 equ 0001h
CCP1CON_CCP1MODE2_MASK                   equ 0004h
CCP1CON_CCP1MODE3_POSN                   equ 0003h
CCP1CON_CCP1MODE3_POSITION               equ 0003h
CCP1CON_CCP1MODE3_SIZE                   equ 0001h
CCP1CON_CCP1MODE3_LENGTH                 equ 0001h
CCP1CON_CCP1MODE3_MASK                   equ 0008h

// Register: CCP1CAP
#define CCP1CAP CCP1CAP
CCP1CAP                                  equ 0294h
// bitfield definitions
CCP1CAP_CTS_POSN                         equ 0000h
CCP1CAP_CTS_POSITION                     equ 0000h
CCP1CAP_CTS_SIZE                         equ 0008h
CCP1CAP_CTS_LENGTH                       equ 0008h
CCP1CAP_CTS_MASK                         equ 00FFh
CCP1CAP_CTS0_POSN                        equ 0000h
CCP1CAP_CTS0_POSITION                    equ 0000h
CCP1CAP_CTS0_SIZE                        equ 0001h
CCP1CAP_CTS0_LENGTH                      equ 0001h
CCP1CAP_CTS0_MASK                        equ 0001h
CCP1CAP_CTS1_POSN                        equ 0001h
CCP1CAP_CTS1_POSITION                    equ 0001h
CCP1CAP_CTS1_SIZE                        equ 0001h
CCP1CAP_CTS1_LENGTH                      equ 0001h
CCP1CAP_CTS1_MASK                        equ 0002h
CCP1CAP_CTS2_POSN                        equ 0002h
CCP1CAP_CTS2_POSITION                    equ 0002h
CCP1CAP_CTS2_SIZE                        equ 0001h
CCP1CAP_CTS2_LENGTH                      equ 0001h
CCP1CAP_CTS2_MASK                        equ 0004h
CCP1CAP_CCP1CTS_POSN                     equ 0000h
CCP1CAP_CCP1CTS_POSITION                 equ 0000h
CCP1CAP_CCP1CTS_SIZE                     equ 0008h
CCP1CAP_CCP1CTS_LENGTH                   equ 0008h
CCP1CAP_CCP1CTS_MASK                     equ 00FFh
CCP1CAP_CCP1CTS0_POSN                    equ 0000h
CCP1CAP_CCP1CTS0_POSITION                equ 0000h
CCP1CAP_CCP1CTS0_SIZE                    equ 0001h
CCP1CAP_CCP1CTS0_LENGTH                  equ 0001h
CCP1CAP_CCP1CTS0_MASK                    equ 0001h
CCP1CAP_CCP1CTS1_POSN                    equ 0001h
CCP1CAP_CCP1CTS1_POSITION                equ 0001h
CCP1CAP_CCP1CTS1_SIZE                    equ 0001h
CCP1CAP_CCP1CTS1_LENGTH                  equ 0001h
CCP1CAP_CCP1CTS1_MASK                    equ 0002h
CCP1CAP_CCP1CTS2_POSN                    equ 0002h
CCP1CAP_CCP1CTS2_POSITION                equ 0002h
CCP1CAP_CCP1CTS2_SIZE                    equ 0001h
CCP1CAP_CCP1CTS2_LENGTH                  equ 0001h
CCP1CAP_CCP1CTS2_MASK                    equ 0004h

// Register: CCPR2L
#define CCPR2L CCPR2L
CCPR2L                                   equ 0298h
// bitfield definitions
CCPR2L_RL_POSN                           equ 0000h
CCPR2L_RL_POSITION                       equ 0000h
CCPR2L_RL_SIZE                           equ 0008h
CCPR2L_RL_LENGTH                         equ 0008h
CCPR2L_RL_MASK                           equ 00FFh

// Register: CCPR2H
#define CCPR2H CCPR2H
CCPR2H                                   equ 0299h
// bitfield definitions
CCPR2H_RH_POSN                           equ 0000h
CCPR2H_RH_POSITION                       equ 0000h
CCPR2H_RH_SIZE                           equ 0008h
CCPR2H_RH_LENGTH                         equ 0008h
CCPR2H_RH_MASK                           equ 00FFh

// Register: CCP2CON
#define CCP2CON CCP2CON
CCP2CON                                  equ 029Ah
// bitfield definitions
CCP2CON_MODE_POSN                        equ 0000h
CCP2CON_MODE_POSITION                    equ 0000h
CCP2CON_MODE_SIZE                        equ 0004h
CCP2CON_MODE_LENGTH                      equ 0004h
CCP2CON_MODE_MASK                        equ 000Fh
CCP2CON_FMT_POSN                         equ 0004h
CCP2CON_FMT_POSITION                     equ 0004h
CCP2CON_FMT_SIZE                         equ 0001h
CCP2CON_FMT_LENGTH                       equ 0001h
CCP2CON_FMT_MASK                         equ 0010h
CCP2CON_OUT_POSN                         equ 0005h
CCP2CON_OUT_POSITION                     equ 0005h
CCP2CON_OUT_SIZE                         equ 0001h
CCP2CON_OUT_LENGTH                       equ 0001h
CCP2CON_OUT_MASK                         equ 0020h
CCP2CON_EN_POSN                          equ 0007h
CCP2CON_EN_POSITION                      equ 0007h
CCP2CON_EN_SIZE                          equ 0001h
CCP2CON_EN_LENGTH                        equ 0001h
CCP2CON_EN_MASK                          equ 0080h
CCP2CON_MODE0_POSN                       equ 0000h
CCP2CON_MODE0_POSITION                   equ 0000h
CCP2CON_MODE0_SIZE                       equ 0001h
CCP2CON_MODE0_LENGTH                     equ 0001h
CCP2CON_MODE0_MASK                       equ 0001h
CCP2CON_MODE1_POSN                       equ 0001h
CCP2CON_MODE1_POSITION                   equ 0001h
CCP2CON_MODE1_SIZE                       equ 0001h
CCP2CON_MODE1_LENGTH                     equ 0001h
CCP2CON_MODE1_MASK                       equ 0002h
CCP2CON_MODE2_POSN                       equ 0002h
CCP2CON_MODE2_POSITION                   equ 0002h
CCP2CON_MODE2_SIZE                       equ 0001h
CCP2CON_MODE2_LENGTH                     equ 0001h
CCP2CON_MODE2_MASK                       equ 0004h
CCP2CON_MODE3_POSN                       equ 0003h
CCP2CON_MODE3_POSITION                   equ 0003h
CCP2CON_MODE3_SIZE                       equ 0001h
CCP2CON_MODE3_LENGTH                     equ 0001h
CCP2CON_MODE3_MASK                       equ 0008h
CCP2CON_CCP2MODE_POSN                    equ 0000h
CCP2CON_CCP2MODE_POSITION                equ 0000h
CCP2CON_CCP2MODE_SIZE                    equ 0004h
CCP2CON_CCP2MODE_LENGTH                  equ 0004h
CCP2CON_CCP2MODE_MASK                    equ 000Fh
CCP2CON_CCP2FMT_POSN                     equ 0004h
CCP2CON_CCP2FMT_POSITION                 equ 0004h
CCP2CON_CCP2FMT_SIZE                     equ 0001h
CCP2CON_CCP2FMT_LENGTH                   equ 0001h
CCP2CON_CCP2FMT_MASK                     equ 0010h
CCP2CON_CCP2OUT_POSN                     equ 0005h
CCP2CON_CCP2OUT_POSITION                 equ 0005h
CCP2CON_CCP2OUT_SIZE                     equ 0001h
CCP2CON_CCP2OUT_LENGTH                   equ 0001h
CCP2CON_CCP2OUT_MASK                     equ 0020h
CCP2CON_CCP2EN_POSN                      equ 0007h
CCP2CON_CCP2EN_POSITION                  equ 0007h
CCP2CON_CCP2EN_SIZE                      equ 0001h
CCP2CON_CCP2EN_LENGTH                    equ 0001h
CCP2CON_CCP2EN_MASK                      equ 0080h
CCP2CON_CCP2MODE0_POSN                   equ 0000h
CCP2CON_CCP2MODE0_POSITION               equ 0000h
CCP2CON_CCP2MODE0_SIZE                   equ 0001h
CCP2CON_CCP2MODE0_LENGTH                 equ 0001h
CCP2CON_CCP2MODE0_MASK                   equ 0001h
CCP2CON_CCP2MODE1_POSN                   equ 0001h
CCP2CON_CCP2MODE1_POSITION               equ 0001h
CCP2CON_CCP2MODE1_SIZE                   equ 0001h
CCP2CON_CCP2MODE1_LENGTH                 equ 0001h
CCP2CON_CCP2MODE1_MASK                   equ 0002h
CCP2CON_CCP2MODE2_POSN                   equ 0002h
CCP2CON_CCP2MODE2_POSITION               equ 0002h
CCP2CON_CCP2MODE2_SIZE                   equ 0001h
CCP2CON_CCP2MODE2_LENGTH                 equ 0001h
CCP2CON_CCP2MODE2_MASK                   equ 0004h
CCP2CON_CCP2MODE3_POSN                   equ 0003h
CCP2CON_CCP2MODE3_POSITION               equ 0003h
CCP2CON_CCP2MODE3_SIZE                   equ 0001h
CCP2CON_CCP2MODE3_LENGTH                 equ 0001h
CCP2CON_CCP2MODE3_MASK                   equ 0008h

// Register: CCP2CAP
#define CCP2CAP CCP2CAP
CCP2CAP                                  equ 029Bh
// bitfield definitions
CCP2CAP_CTS_POSN                         equ 0000h
CCP2CAP_CTS_POSITION                     equ 0000h
CCP2CAP_CTS_SIZE                         equ 0008h
CCP2CAP_CTS_LENGTH                       equ 0008h
CCP2CAP_CTS_MASK                         equ 00FFh
CCP2CAP_CTS0_POSN                        equ 0000h
CCP2CAP_CTS0_POSITION                    equ 0000h
CCP2CAP_CTS0_SIZE                        equ 0001h
CCP2CAP_CTS0_LENGTH                      equ 0001h
CCP2CAP_CTS0_MASK                        equ 0001h
CCP2CAP_CTS1_POSN                        equ 0001h
CCP2CAP_CTS1_POSITION                    equ 0001h
CCP2CAP_CTS1_SIZE                        equ 0001h
CCP2CAP_CTS1_LENGTH                      equ 0001h
CCP2CAP_CTS1_MASK                        equ 0002h
CCP2CAP_CTS2_POSN                        equ 0002h
CCP2CAP_CTS2_POSITION                    equ 0002h
CCP2CAP_CTS2_SIZE                        equ 0001h
CCP2CAP_CTS2_LENGTH                      equ 0001h
CCP2CAP_CTS2_MASK                        equ 0004h
CCP2CAP_CCP2CTS_POSN                     equ 0000h
CCP2CAP_CCP2CTS_POSITION                 equ 0000h
CCP2CAP_CCP2CTS_SIZE                     equ 0008h
CCP2CAP_CCP2CTS_LENGTH                   equ 0008h
CCP2CAP_CCP2CTS_MASK                     equ 00FFh
CCP2CAP_CCP2CTS0_POSN                    equ 0000h
CCP2CAP_CCP2CTS0_POSITION                equ 0000h
CCP2CAP_CCP2CTS0_SIZE                    equ 0001h
CCP2CAP_CCP2CTS0_LENGTH                  equ 0001h
CCP2CAP_CCP2CTS0_MASK                    equ 0001h
CCP2CAP_CCP2CTS1_POSN                    equ 0001h
CCP2CAP_CCP2CTS1_POSITION                equ 0001h
CCP2CAP_CCP2CTS1_SIZE                    equ 0001h
CCP2CAP_CCP2CTS1_LENGTH                  equ 0001h
CCP2CAP_CCP2CTS1_MASK                    equ 0002h
CCP2CAP_CCP2CTS2_POSN                    equ 0002h
CCP2CAP_CCP2CTS2_POSITION                equ 0002h
CCP2CAP_CCP2CTS2_SIZE                    equ 0001h
CCP2CAP_CCP2CTS2_LENGTH                  equ 0001h
CCP2CAP_CCP2CTS2_MASK                    equ 0004h

// Register: CCPTMRS
#define CCPTMRS CCPTMRS
CCPTMRS                                  equ 029Eh
// bitfield definitions
CCPTMRS_CCP1TSEL_POSN                    equ 0000h
CCPTMRS_CCP1TSEL_POSITION                equ 0000h
CCPTMRS_CCP1TSEL_SIZE                    equ 0002h
CCPTMRS_CCP1TSEL_LENGTH                  equ 0002h
CCPTMRS_CCP1TSEL_MASK                    equ 0003h
CCPTMRS_CCP2TSEL_POSN                    equ 0002h
CCPTMRS_CCP2TSEL_POSITION                equ 0002h
CCPTMRS_CCP2TSEL_SIZE                    equ 0002h
CCPTMRS_CCP2TSEL_LENGTH                  equ 0002h
CCPTMRS_CCP2TSEL_MASK                    equ 000Ch
CCPTMRS_P3TSEL_POSN                      equ 0004h
CCPTMRS_P3TSEL_POSITION                  equ 0004h
CCPTMRS_P3TSEL_SIZE                      equ 0002h
CCPTMRS_P3TSEL_LENGTH                    equ 0002h
CCPTMRS_P3TSEL_MASK                      equ 0030h
CCPTMRS_P4TSEL_POSN                      equ 0006h
CCPTMRS_P4TSEL_POSITION                  equ 0006h
CCPTMRS_P4TSEL_SIZE                      equ 0002h
CCPTMRS_P4TSEL_LENGTH                    equ 0002h
CCPTMRS_P4TSEL_MASK                      equ 00C0h
CCPTMRS_CCP1TSEL0_POSN                   equ 0000h
CCPTMRS_CCP1TSEL0_POSITION               equ 0000h
CCPTMRS_CCP1TSEL0_SIZE                   equ 0001h
CCPTMRS_CCP1TSEL0_LENGTH                 equ 0001h
CCPTMRS_CCP1TSEL0_MASK                   equ 0001h
CCPTMRS_CCP1TSEL1_POSN                   equ 0001h
CCPTMRS_CCP1TSEL1_POSITION               equ 0001h
CCPTMRS_CCP1TSEL1_SIZE                   equ 0001h
CCPTMRS_CCP1TSEL1_LENGTH                 equ 0001h
CCPTMRS_CCP1TSEL1_MASK                   equ 0002h
CCPTMRS_CCP2TSEL0_POSN                   equ 0002h
CCPTMRS_CCP2TSEL0_POSITION               equ 0002h
CCPTMRS_CCP2TSEL0_SIZE                   equ 0001h
CCPTMRS_CCP2TSEL0_LENGTH                 equ 0001h
CCPTMRS_CCP2TSEL0_MASK                   equ 0004h
CCPTMRS_CCP2TSEL1_POSN                   equ 0003h
CCPTMRS_CCP2TSEL1_POSITION               equ 0003h
CCPTMRS_CCP2TSEL1_SIZE                   equ 0001h
CCPTMRS_CCP2TSEL1_LENGTH                 equ 0001h
CCPTMRS_CCP2TSEL1_MASK                   equ 0008h
CCPTMRS_P3TSEL0_POSN                     equ 0004h
CCPTMRS_P3TSEL0_POSITION                 equ 0004h
CCPTMRS_P3TSEL0_SIZE                     equ 0001h
CCPTMRS_P3TSEL0_LENGTH                   equ 0001h
CCPTMRS_P3TSEL0_MASK                     equ 0010h
CCPTMRS_P3TSEL1_POSN                     equ 0005h
CCPTMRS_P3TSEL1_POSITION                 equ 0005h
CCPTMRS_P3TSEL1_SIZE                     equ 0001h
CCPTMRS_P3TSEL1_LENGTH                   equ 0001h
CCPTMRS_P3TSEL1_MASK                     equ 0020h
CCPTMRS_P4TSEL0_POSN                     equ 0006h
CCPTMRS_P4TSEL0_POSITION                 equ 0006h
CCPTMRS_P4TSEL0_SIZE                     equ 0001h
CCPTMRS_P4TSEL0_LENGTH                   equ 0001h
CCPTMRS_P4TSEL0_MASK                     equ 0040h
CCPTMRS_P4TSEL1_POSN                     equ 0007h
CCPTMRS_P4TSEL1_POSITION                 equ 0007h
CCPTMRS_P4TSEL1_SIZE                     equ 0001h
CCPTMRS_P4TSEL1_LENGTH                   equ 0001h
CCPTMRS_P4TSEL1_MASK                     equ 0080h

// Register: SLRCONA
#define SLRCONA SLRCONA
SLRCONA                                  equ 030Ch
// bitfield definitions
SLRCONA_SLRA0_POSN                       equ 0000h
SLRCONA_SLRA0_POSITION                   equ 0000h
SLRCONA_SLRA0_SIZE                       equ 0001h
SLRCONA_SLRA0_LENGTH                     equ 0001h
SLRCONA_SLRA0_MASK                       equ 0001h
SLRCONA_SLRA1_POSN                       equ 0001h
SLRCONA_SLRA1_POSITION                   equ 0001h
SLRCONA_SLRA1_SIZE                       equ 0001h
SLRCONA_SLRA1_LENGTH                     equ 0001h
SLRCONA_SLRA1_MASK                       equ 0002h
SLRCONA_SLRA2_POSN                       equ 0002h
SLRCONA_SLRA2_POSITION                   equ 0002h
SLRCONA_SLRA2_SIZE                       equ 0001h
SLRCONA_SLRA2_LENGTH                     equ 0001h
SLRCONA_SLRA2_MASK                       equ 0004h
SLRCONA_SLRA4_POSN                       equ 0004h
SLRCONA_SLRA4_POSITION                   equ 0004h
SLRCONA_SLRA4_SIZE                       equ 0001h
SLRCONA_SLRA4_LENGTH                     equ 0001h
SLRCONA_SLRA4_MASK                       equ 0010h
SLRCONA_SLRA5_POSN                       equ 0005h
SLRCONA_SLRA5_POSITION                   equ 0005h
SLRCONA_SLRA5_SIZE                       equ 0001h
SLRCONA_SLRA5_LENGTH                     equ 0001h
SLRCONA_SLRA5_MASK                       equ 0020h

// Register: SLRCONC
#define SLRCONC SLRCONC
SLRCONC                                  equ 030Eh
// bitfield definitions
SLRCONC_SLRC0_POSN                       equ 0000h
SLRCONC_SLRC0_POSITION                   equ 0000h
SLRCONC_SLRC0_SIZE                       equ 0001h
SLRCONC_SLRC0_LENGTH                     equ 0001h
SLRCONC_SLRC0_MASK                       equ 0001h
SLRCONC_SLRC1_POSN                       equ 0001h
SLRCONC_SLRC1_POSITION                   equ 0001h
SLRCONC_SLRC1_SIZE                       equ 0001h
SLRCONC_SLRC1_LENGTH                     equ 0001h
SLRCONC_SLRC1_MASK                       equ 0002h
SLRCONC_SLRC2_POSN                       equ 0002h
SLRCONC_SLRC2_POSITION                   equ 0002h
SLRCONC_SLRC2_SIZE                       equ 0001h
SLRCONC_SLRC2_LENGTH                     equ 0001h
SLRCONC_SLRC2_MASK                       equ 0004h
SLRCONC_SLRC3_POSN                       equ 0003h
SLRCONC_SLRC3_POSITION                   equ 0003h
SLRCONC_SLRC3_SIZE                       equ 0001h
SLRCONC_SLRC3_LENGTH                     equ 0001h
SLRCONC_SLRC3_MASK                       equ 0008h
SLRCONC_SLRC4_POSN                       equ 0004h
SLRCONC_SLRC4_POSITION                   equ 0004h
SLRCONC_SLRC4_SIZE                       equ 0001h
SLRCONC_SLRC4_LENGTH                     equ 0001h
SLRCONC_SLRC4_MASK                       equ 0010h
SLRCONC_SLRC5_POSN                       equ 0005h
SLRCONC_SLRC5_POSITION                   equ 0005h
SLRCONC_SLRC5_SIZE                       equ 0001h
SLRCONC_SLRC5_LENGTH                     equ 0001h
SLRCONC_SLRC5_MASK                       equ 0020h

// Register: INLVLA
#define INLVLA INLVLA
INLVLA                                   equ 038Ch
// bitfield definitions
INLVLA_INLVLA0_POSN                      equ 0000h
INLVLA_INLVLA0_POSITION                  equ 0000h
INLVLA_INLVLA0_SIZE                      equ 0001h
INLVLA_INLVLA0_LENGTH                    equ 0001h
INLVLA_INLVLA0_MASK                      equ 0001h
INLVLA_INLVLA1_POSN                      equ 0001h
INLVLA_INLVLA1_POSITION                  equ 0001h
INLVLA_INLVLA1_SIZE                      equ 0001h
INLVLA_INLVLA1_LENGTH                    equ 0001h
INLVLA_INLVLA1_MASK                      equ 0002h
INLVLA_INLVLA2_POSN                      equ 0002h
INLVLA_INLVLA2_POSITION                  equ 0002h
INLVLA_INLVLA2_SIZE                      equ 0001h
INLVLA_INLVLA2_LENGTH                    equ 0001h
INLVLA_INLVLA2_MASK                      equ 0004h
INLVLA_INLVLA3_POSN                      equ 0003h
INLVLA_INLVLA3_POSITION                  equ 0003h
INLVLA_INLVLA3_SIZE                      equ 0001h
INLVLA_INLVLA3_LENGTH                    equ 0001h
INLVLA_INLVLA3_MASK                      equ 0008h
INLVLA_INLVLA4_POSN                      equ 0004h
INLVLA_INLVLA4_POSITION                  equ 0004h
INLVLA_INLVLA4_SIZE                      equ 0001h
INLVLA_INLVLA4_LENGTH                    equ 0001h
INLVLA_INLVLA4_MASK                      equ 0010h
INLVLA_INLVLA5_POSN                      equ 0005h
INLVLA_INLVLA5_POSITION                  equ 0005h
INLVLA_INLVLA5_SIZE                      equ 0001h
INLVLA_INLVLA5_LENGTH                    equ 0001h
INLVLA_INLVLA5_MASK                      equ 0020h

// Register: INLVLC
#define INLVLC INLVLC
INLVLC                                   equ 038Eh
// bitfield definitions
INLVLC_INLVLC0_POSN                      equ 0000h
INLVLC_INLVLC0_POSITION                  equ 0000h
INLVLC_INLVLC0_SIZE                      equ 0001h
INLVLC_INLVLC0_LENGTH                    equ 0001h
INLVLC_INLVLC0_MASK                      equ 0001h
INLVLC_INLVLC1_POSN                      equ 0001h
INLVLC_INLVLC1_POSITION                  equ 0001h
INLVLC_INLVLC1_SIZE                      equ 0001h
INLVLC_INLVLC1_LENGTH                    equ 0001h
INLVLC_INLVLC1_MASK                      equ 0002h
INLVLC_INLVLC2_POSN                      equ 0002h
INLVLC_INLVLC2_POSITION                  equ 0002h
INLVLC_INLVLC2_SIZE                      equ 0001h
INLVLC_INLVLC2_LENGTH                    equ 0001h
INLVLC_INLVLC2_MASK                      equ 0004h
INLVLC_INLVLC3_POSN                      equ 0003h
INLVLC_INLVLC3_POSITION                  equ 0003h
INLVLC_INLVLC3_SIZE                      equ 0001h
INLVLC_INLVLC3_LENGTH                    equ 0001h
INLVLC_INLVLC3_MASK                      equ 0008h
INLVLC_INLVLC4_POSN                      equ 0004h
INLVLC_INLVLC4_POSITION                  equ 0004h
INLVLC_INLVLC4_SIZE                      equ 0001h
INLVLC_INLVLC4_LENGTH                    equ 0001h
INLVLC_INLVLC4_MASK                      equ 0010h
INLVLC_INLVLC5_POSN                      equ 0005h
INLVLC_INLVLC5_POSITION                  equ 0005h
INLVLC_INLVLC5_SIZE                      equ 0001h
INLVLC_INLVLC5_LENGTH                    equ 0001h
INLVLC_INLVLC5_MASK                      equ 0020h

// Register: IOCAP
#define IOCAP IOCAP
IOCAP                                    equ 0391h
// bitfield definitions
IOCAP_IOCAP0_POSN                        equ 0000h
IOCAP_IOCAP0_POSITION                    equ 0000h
IOCAP_IOCAP0_SIZE                        equ 0001h
IOCAP_IOCAP0_LENGTH                      equ 0001h
IOCAP_IOCAP0_MASK                        equ 0001h
IOCAP_IOCAP1_POSN                        equ 0001h
IOCAP_IOCAP1_POSITION                    equ 0001h
IOCAP_IOCAP1_SIZE                        equ 0001h
IOCAP_IOCAP1_LENGTH                      equ 0001h
IOCAP_IOCAP1_MASK                        equ 0002h
IOCAP_IOCAP2_POSN                        equ 0002h
IOCAP_IOCAP2_POSITION                    equ 0002h
IOCAP_IOCAP2_SIZE                        equ 0001h
IOCAP_IOCAP2_LENGTH                      equ 0001h
IOCAP_IOCAP2_MASK                        equ 0004h
IOCAP_IOCAP3_POSN                        equ 0003h
IOCAP_IOCAP3_POSITION                    equ 0003h
IOCAP_IOCAP3_SIZE                        equ 0001h
IOCAP_IOCAP3_LENGTH                      equ 0001h
IOCAP_IOCAP3_MASK                        equ 0008h
IOCAP_IOCAP4_POSN                        equ 0004h
IOCAP_IOCAP4_POSITION                    equ 0004h
IOCAP_IOCAP4_SIZE                        equ 0001h
IOCAP_IOCAP4_LENGTH                      equ 0001h
IOCAP_IOCAP4_MASK                        equ 0010h
IOCAP_IOCAP5_POSN                        equ 0005h
IOCAP_IOCAP5_POSITION                    equ 0005h
IOCAP_IOCAP5_SIZE                        equ 0001h
IOCAP_IOCAP5_LENGTH                      equ 0001h
IOCAP_IOCAP5_MASK                        equ 0020h
IOCAP_IOCAP_POSN                         equ 0000h
IOCAP_IOCAP_POSITION                     equ 0000h
IOCAP_IOCAP_SIZE                         equ 0006h
IOCAP_IOCAP_LENGTH                       equ 0006h
IOCAP_IOCAP_MASK                         equ 003Fh

// Register: IOCAN
#define IOCAN IOCAN
IOCAN                                    equ 0392h
// bitfield definitions
IOCAN_IOCAN0_POSN                        equ 0000h
IOCAN_IOCAN0_POSITION                    equ 0000h
IOCAN_IOCAN0_SIZE                        equ 0001h
IOCAN_IOCAN0_LENGTH                      equ 0001h
IOCAN_IOCAN0_MASK                        equ 0001h
IOCAN_IOCAN1_POSN                        equ 0001h
IOCAN_IOCAN1_POSITION                    equ 0001h
IOCAN_IOCAN1_SIZE                        equ 0001h
IOCAN_IOCAN1_LENGTH                      equ 0001h
IOCAN_IOCAN1_MASK                        equ 0002h
IOCAN_IOCAN2_POSN                        equ 0002h
IOCAN_IOCAN2_POSITION                    equ 0002h
IOCAN_IOCAN2_SIZE                        equ 0001h
IOCAN_IOCAN2_LENGTH                      equ 0001h
IOCAN_IOCAN2_MASK                        equ 0004h
IOCAN_IOCAN3_POSN                        equ 0003h
IOCAN_IOCAN3_POSITION                    equ 0003h
IOCAN_IOCAN3_SIZE                        equ 0001h
IOCAN_IOCAN3_LENGTH                      equ 0001h
IOCAN_IOCAN3_MASK                        equ 0008h
IOCAN_IOCAN4_POSN                        equ 0004h
IOCAN_IOCAN4_POSITION                    equ 0004h
IOCAN_IOCAN4_SIZE                        equ 0001h
IOCAN_IOCAN4_LENGTH                      equ 0001h
IOCAN_IOCAN4_MASK                        equ 0010h
IOCAN_IOCAN5_POSN                        equ 0005h
IOCAN_IOCAN5_POSITION                    equ 0005h
IOCAN_IOCAN5_SIZE                        equ 0001h
IOCAN_IOCAN5_LENGTH                      equ 0001h
IOCAN_IOCAN5_MASK                        equ 0020h
IOCAN_IOCAN_POSN                         equ 0000h
IOCAN_IOCAN_POSITION                     equ 0000h
IOCAN_IOCAN_SIZE                         equ 0006h
IOCAN_IOCAN_LENGTH                       equ 0006h
IOCAN_IOCAN_MASK                         equ 003Fh

// Register: IOCAF
#define IOCAF IOCAF
IOCAF                                    equ 0393h
// bitfield definitions
IOCAF_IOCAF0_POSN                        equ 0000h
IOCAF_IOCAF0_POSITION                    equ 0000h
IOCAF_IOCAF0_SIZE                        equ 0001h
IOCAF_IOCAF0_LENGTH                      equ 0001h
IOCAF_IOCAF0_MASK                        equ 0001h
IOCAF_IOCAF1_POSN                        equ 0001h
IOCAF_IOCAF1_POSITION                    equ 0001h
IOCAF_IOCAF1_SIZE                        equ 0001h
IOCAF_IOCAF1_LENGTH                      equ 0001h
IOCAF_IOCAF1_MASK                        equ 0002h
IOCAF_IOCAF2_POSN                        equ 0002h
IOCAF_IOCAF2_POSITION                    equ 0002h
IOCAF_IOCAF2_SIZE                        equ 0001h
IOCAF_IOCAF2_LENGTH                      equ 0001h
IOCAF_IOCAF2_MASK                        equ 0004h
IOCAF_IOCAF3_POSN                        equ 0003h
IOCAF_IOCAF3_POSITION                    equ 0003h
IOCAF_IOCAF3_SIZE                        equ 0001h
IOCAF_IOCAF3_LENGTH                      equ 0001h
IOCAF_IOCAF3_MASK                        equ 0008h
IOCAF_IOCAF4_POSN                        equ 0004h
IOCAF_IOCAF4_POSITION                    equ 0004h
IOCAF_IOCAF4_SIZE                        equ 0001h
IOCAF_IOCAF4_LENGTH                      equ 0001h
IOCAF_IOCAF4_MASK                        equ 0010h
IOCAF_IOCAF5_POSN                        equ 0005h
IOCAF_IOCAF5_POSITION                    equ 0005h
IOCAF_IOCAF5_SIZE                        equ 0001h
IOCAF_IOCAF5_LENGTH                      equ 0001h
IOCAF_IOCAF5_MASK                        equ 0020h
IOCAF_IOCAF_POSN                         equ 0000h
IOCAF_IOCAF_POSITION                     equ 0000h
IOCAF_IOCAF_SIZE                         equ 0006h
IOCAF_IOCAF_LENGTH                       equ 0006h
IOCAF_IOCAF_MASK                         equ 003Fh

// Register: IOCCP
#define IOCCP IOCCP
IOCCP                                    equ 0397h
// bitfield definitions
IOCCP_IOCCP0_POSN                        equ 0000h
IOCCP_IOCCP0_POSITION                    equ 0000h
IOCCP_IOCCP0_SIZE                        equ 0001h
IOCCP_IOCCP0_LENGTH                      equ 0001h
IOCCP_IOCCP0_MASK                        equ 0001h
IOCCP_IOCCP1_POSN                        equ 0001h
IOCCP_IOCCP1_POSITION                    equ 0001h
IOCCP_IOCCP1_SIZE                        equ 0001h
IOCCP_IOCCP1_LENGTH                      equ 0001h
IOCCP_IOCCP1_MASK                        equ 0002h
IOCCP_IOCCP2_POSN                        equ 0002h
IOCCP_IOCCP2_POSITION                    equ 0002h
IOCCP_IOCCP2_SIZE                        equ 0001h
IOCCP_IOCCP2_LENGTH                      equ 0001h
IOCCP_IOCCP2_MASK                        equ 0004h
IOCCP_IOCCP3_POSN                        equ 0003h
IOCCP_IOCCP3_POSITION                    equ 0003h
IOCCP_IOCCP3_SIZE                        equ 0001h
IOCCP_IOCCP3_LENGTH                      equ 0001h
IOCCP_IOCCP3_MASK                        equ 0008h
IOCCP_IOCCP4_POSN                        equ 0004h
IOCCP_IOCCP4_POSITION                    equ 0004h
IOCCP_IOCCP4_SIZE                        equ 0001h
IOCCP_IOCCP4_LENGTH                      equ 0001h
IOCCP_IOCCP4_MASK                        equ 0010h
IOCCP_IOCCP5_POSN                        equ 0005h
IOCCP_IOCCP5_POSITION                    equ 0005h
IOCCP_IOCCP5_SIZE                        equ 0001h
IOCCP_IOCCP5_LENGTH                      equ 0001h
IOCCP_IOCCP5_MASK                        equ 0020h
IOCCP_IOCCP6_POSN                        equ 0006h
IOCCP_IOCCP6_POSITION                    equ 0006h
IOCCP_IOCCP6_SIZE                        equ 0001h
IOCCP_IOCCP6_LENGTH                      equ 0001h
IOCCP_IOCCP6_MASK                        equ 0040h
IOCCP_IOCCP7_POSN                        equ 0007h
IOCCP_IOCCP7_POSITION                    equ 0007h
IOCCP_IOCCP7_SIZE                        equ 0001h
IOCCP_IOCCP7_LENGTH                      equ 0001h
IOCCP_IOCCP7_MASK                        equ 0080h

// Register: IOCCN
#define IOCCN IOCCN
IOCCN                                    equ 0398h
// bitfield definitions
IOCCN_IOCCN0_POSN                        equ 0000h
IOCCN_IOCCN0_POSITION                    equ 0000h
IOCCN_IOCCN0_SIZE                        equ 0001h
IOCCN_IOCCN0_LENGTH                      equ 0001h
IOCCN_IOCCN0_MASK                        equ 0001h
IOCCN_IOCCN1_POSN                        equ 0001h
IOCCN_IOCCN1_POSITION                    equ 0001h
IOCCN_IOCCN1_SIZE                        equ 0001h
IOCCN_IOCCN1_LENGTH                      equ 0001h
IOCCN_IOCCN1_MASK                        equ 0002h
IOCCN_IOCCN2_POSN                        equ 0002h
IOCCN_IOCCN2_POSITION                    equ 0002h
IOCCN_IOCCN2_SIZE                        equ 0001h
IOCCN_IOCCN2_LENGTH                      equ 0001h
IOCCN_IOCCN2_MASK                        equ 0004h
IOCCN_IOCCN3_POSN                        equ 0003h
IOCCN_IOCCN3_POSITION                    equ 0003h
IOCCN_IOCCN3_SIZE                        equ 0001h
IOCCN_IOCCN3_LENGTH                      equ 0001h
IOCCN_IOCCN3_MASK                        equ 0008h
IOCCN_IOCCN4_POSN                        equ 0004h
IOCCN_IOCCN4_POSITION                    equ 0004h
IOCCN_IOCCN4_SIZE                        equ 0001h
IOCCN_IOCCN4_LENGTH                      equ 0001h
IOCCN_IOCCN4_MASK                        equ 0010h
IOCCN_IOCCN5_POSN                        equ 0005h
IOCCN_IOCCN5_POSITION                    equ 0005h
IOCCN_IOCCN5_SIZE                        equ 0001h
IOCCN_IOCCN5_LENGTH                      equ 0001h
IOCCN_IOCCN5_MASK                        equ 0020h
IOCCN_IOCCN6_POSN                        equ 0006h
IOCCN_IOCCN6_POSITION                    equ 0006h
IOCCN_IOCCN6_SIZE                        equ 0001h
IOCCN_IOCCN6_LENGTH                      equ 0001h
IOCCN_IOCCN6_MASK                        equ 0040h
IOCCN_IOCCN7_POSN                        equ 0007h
IOCCN_IOCCN7_POSITION                    equ 0007h
IOCCN_IOCCN7_SIZE                        equ 0001h
IOCCN_IOCCN7_LENGTH                      equ 0001h
IOCCN_IOCCN7_MASK                        equ 0080h

// Register: IOCCF
#define IOCCF IOCCF
IOCCF                                    equ 0399h
// bitfield definitions
IOCCF_IOCCF0_POSN                        equ 0000h
IOCCF_IOCCF0_POSITION                    equ 0000h
IOCCF_IOCCF0_SIZE                        equ 0001h
IOCCF_IOCCF0_LENGTH                      equ 0001h
IOCCF_IOCCF0_MASK                        equ 0001h
IOCCF_IOCCF1_POSN                        equ 0001h
IOCCF_IOCCF1_POSITION                    equ 0001h
IOCCF_IOCCF1_SIZE                        equ 0001h
IOCCF_IOCCF1_LENGTH                      equ 0001h
IOCCF_IOCCF1_MASK                        equ 0002h
IOCCF_IOCCF2_POSN                        equ 0002h
IOCCF_IOCCF2_POSITION                    equ 0002h
IOCCF_IOCCF2_SIZE                        equ 0001h
IOCCF_IOCCF2_LENGTH                      equ 0001h
IOCCF_IOCCF2_MASK                        equ 0004h
IOCCF_IOCCF3_POSN                        equ 0003h
IOCCF_IOCCF3_POSITION                    equ 0003h
IOCCF_IOCCF3_SIZE                        equ 0001h
IOCCF_IOCCF3_LENGTH                      equ 0001h
IOCCF_IOCCF3_MASK                        equ 0008h
IOCCF_IOCCF4_POSN                        equ 0004h
IOCCF_IOCCF4_POSITION                    equ 0004h
IOCCF_IOCCF4_SIZE                        equ 0001h
IOCCF_IOCCF4_LENGTH                      equ 0001h
IOCCF_IOCCF4_MASK                        equ 0010h
IOCCF_IOCCF5_POSN                        equ 0005h
IOCCF_IOCCF5_POSITION                    equ 0005h
IOCCF_IOCCF5_SIZE                        equ 0001h
IOCCF_IOCCF5_LENGTH                      equ 0001h
IOCCF_IOCCF5_MASK                        equ 0020h
IOCCF_IOCCF6_POSN                        equ 0006h
IOCCF_IOCCF6_POSITION                    equ 0006h
IOCCF_IOCCF6_SIZE                        equ 0001h
IOCCF_IOCCF6_LENGTH                      equ 0001h
IOCCF_IOCCF6_MASK                        equ 0040h
IOCCF_IOCCF7_POSN                        equ 0007h
IOCCF_IOCCF7_POSITION                    equ 0007h
IOCCF_IOCCF7_SIZE                        equ 0001h
IOCCF_IOCCF7_LENGTH                      equ 0001h
IOCCF_IOCCF7_MASK                        equ 0080h

// Register: HIDRVC
#define HIDRVC HIDRVC
HIDRVC                                   equ 040Eh
// bitfield definitions
HIDRVC_HIDC4_POSN                        equ 0004h
HIDRVC_HIDC4_POSITION                    equ 0004h
HIDRVC_HIDC4_SIZE                        equ 0001h
HIDRVC_HIDC4_LENGTH                      equ 0001h
HIDRVC_HIDC4_MASK                        equ 0010h
HIDRVC_HIDC5_POSN                        equ 0005h
HIDRVC_HIDC5_POSITION                    equ 0005h
HIDRVC_HIDC5_SIZE                        equ 0001h
HIDRVC_HIDC5_LENGTH                      equ 0001h
HIDRVC_HIDC5_MASK                        equ 0020h

// Register: T4TMR
#define T4TMR T4TMR
T4TMR                                    equ 0413h
// bitfield definitions
T4TMR_TMR_POSN                           equ 0000h
T4TMR_TMR_POSITION                       equ 0000h
T4TMR_TMR_SIZE                           equ 0008h
T4TMR_TMR_LENGTH                         equ 0008h
T4TMR_TMR_MASK                           equ 00FFh
T4TMR_TMR4_POSN                          equ 0000h
T4TMR_TMR4_POSITION                      equ 0000h
T4TMR_TMR4_SIZE                          equ 0008h
T4TMR_TMR4_LENGTH                        equ 0008h
T4TMR_TMR4_MASK                          equ 00FFh

// Register: T4PR
#define T4PR T4PR
T4PR                                     equ 0414h
// bitfield definitions
T4PR_PR_POSN                             equ 0000h
T4PR_PR_POSITION                         equ 0000h
T4PR_PR_SIZE                             equ 0008h
T4PR_PR_LENGTH                           equ 0008h
T4PR_PR_MASK                             equ 00FFh
T4PR_T4PR_POSN                           equ 0000h
T4PR_T4PR_POSITION                       equ 0000h
T4PR_T4PR_SIZE                           equ 0008h
T4PR_T4PR_LENGTH                         equ 0008h
T4PR_T4PR_MASK                           equ 00FFh

// Register: T4CON
#define T4CON T4CON
T4CON                                    equ 0415h
// bitfield definitions
T4CON_OUTPS_POSN                         equ 0000h
T4CON_OUTPS_POSITION                     equ 0000h
T4CON_OUTPS_SIZE                         equ 0004h
T4CON_OUTPS_LENGTH                       equ 0004h
T4CON_OUTPS_MASK                         equ 000Fh
T4CON_CKPS_POSN                          equ 0004h
T4CON_CKPS_POSITION                      equ 0004h
T4CON_CKPS_SIZE                          equ 0003h
T4CON_CKPS_LENGTH                        equ 0003h
T4CON_CKPS_MASK                          equ 0070h
T4CON_ON_POSN                            equ 0007h
T4CON_ON_POSITION                        equ 0007h
T4CON_ON_SIZE                            equ 0001h
T4CON_ON_LENGTH                          equ 0001h
T4CON_ON_MASK                            equ 0080h
T4CON_OUTPS0_POSN                        equ 0000h
T4CON_OUTPS0_POSITION                    equ 0000h
T4CON_OUTPS0_SIZE                        equ 0001h
T4CON_OUTPS0_LENGTH                      equ 0001h
T4CON_OUTPS0_MASK                        equ 0001h
T4CON_OUTPS1_POSN                        equ 0001h
T4CON_OUTPS1_POSITION                    equ 0001h
T4CON_OUTPS1_SIZE                        equ 0001h
T4CON_OUTPS1_LENGTH                      equ 0001h
T4CON_OUTPS1_MASK                        equ 0002h
T4CON_OUTPS2_POSN                        equ 0002h
T4CON_OUTPS2_POSITION                    equ 0002h
T4CON_OUTPS2_SIZE                        equ 0001h
T4CON_OUTPS2_LENGTH                      equ 0001h
T4CON_OUTPS2_MASK                        equ 0004h
T4CON_OUTPS3_POSN                        equ 0003h
T4CON_OUTPS3_POSITION                    equ 0003h
T4CON_OUTPS3_SIZE                        equ 0001h
T4CON_OUTPS3_LENGTH                      equ 0001h
T4CON_OUTPS3_MASK                        equ 0008h
T4CON_CKPS0_POSN                         equ 0004h
T4CON_CKPS0_POSITION                     equ 0004h
T4CON_CKPS0_SIZE                         equ 0001h
T4CON_CKPS0_LENGTH                       equ 0001h
T4CON_CKPS0_MASK                         equ 0010h
T4CON_CKPS1_POSN                         equ 0005h
T4CON_CKPS1_POSITION                     equ 0005h
T4CON_CKPS1_SIZE                         equ 0001h
T4CON_CKPS1_LENGTH                       equ 0001h
T4CON_CKPS1_MASK                         equ 0020h
T4CON_CKPS2_POSN                         equ 0006h
T4CON_CKPS2_POSITION                     equ 0006h
T4CON_CKPS2_SIZE                         equ 0001h
T4CON_CKPS2_LENGTH                       equ 0001h
T4CON_CKPS2_MASK                         equ 0040h
T4CON_T4OUTPS_POSN                       equ 0000h
T4CON_T4OUTPS_POSITION                   equ 0000h
T4CON_T4OUTPS_SIZE                       equ 0004h
T4CON_T4OUTPS_LENGTH                     equ 0004h
T4CON_T4OUTPS_MASK                       equ 000Fh
T4CON_T4CKPS_POSN                        equ 0004h
T4CON_T4CKPS_POSITION                    equ 0004h
T4CON_T4CKPS_SIZE                        equ 0003h
T4CON_T4CKPS_LENGTH                      equ 0003h
T4CON_T4CKPS_MASK                        equ 0070h
T4CON_T4ON_POSN                          equ 0007h
T4CON_T4ON_POSITION                      equ 0007h
T4CON_T4ON_SIZE                          equ 0001h
T4CON_T4ON_LENGTH                        equ 0001h
T4CON_T4ON_MASK                          equ 0080h
T4CON_T4OUTPS0_POSN                      equ 0000h
T4CON_T4OUTPS0_POSITION                  equ 0000h
T4CON_T4OUTPS0_SIZE                      equ 0001h
T4CON_T4OUTPS0_LENGTH                    equ 0001h
T4CON_T4OUTPS0_MASK                      equ 0001h
T4CON_T4OUTPS1_POSN                      equ 0001h
T4CON_T4OUTPS1_POSITION                  equ 0001h
T4CON_T4OUTPS1_SIZE                      equ 0001h
T4CON_T4OUTPS1_LENGTH                    equ 0001h
T4CON_T4OUTPS1_MASK                      equ 0002h
T4CON_T4OUTPS2_POSN                      equ 0002h
T4CON_T4OUTPS2_POSITION                  equ 0002h
T4CON_T4OUTPS2_SIZE                      equ 0001h
T4CON_T4OUTPS2_LENGTH                    equ 0001h
T4CON_T4OUTPS2_MASK                      equ 0004h
T4CON_T4OUTPS3_POSN                      equ 0003h
T4CON_T4OUTPS3_POSITION                  equ 0003h
T4CON_T4OUTPS3_SIZE                      equ 0001h
T4CON_T4OUTPS3_LENGTH                    equ 0001h
T4CON_T4OUTPS3_MASK                      equ 0008h
T4CON_T4CKPS0_POSN                       equ 0004h
T4CON_T4CKPS0_POSITION                   equ 0004h
T4CON_T4CKPS0_SIZE                       equ 0001h
T4CON_T4CKPS0_LENGTH                     equ 0001h
T4CON_T4CKPS0_MASK                       equ 0010h
T4CON_T4CKPS1_POSN                       equ 0005h
T4CON_T4CKPS1_POSITION                   equ 0005h
T4CON_T4CKPS1_SIZE                       equ 0001h
T4CON_T4CKPS1_LENGTH                     equ 0001h
T4CON_T4CKPS1_MASK                       equ 0020h
T4CON_T4CKPS2_POSN                       equ 0006h
T4CON_T4CKPS2_POSITION                   equ 0006h
T4CON_T4CKPS2_SIZE                       equ 0001h
T4CON_T4CKPS2_LENGTH                     equ 0001h
T4CON_T4CKPS2_MASK                       equ 0040h
T4CON_TMR4ON_POSN                        equ 0007h
T4CON_TMR4ON_POSITION                    equ 0007h
T4CON_TMR4ON_SIZE                        equ 0001h
T4CON_TMR4ON_LENGTH                      equ 0001h
T4CON_TMR4ON_MASK                        equ 0080h

// Register: T4HLT
#define T4HLT T4HLT
T4HLT                                    equ 0416h
// bitfield definitions
T4HLT_MODE_POSN                          equ 0000h
T4HLT_MODE_POSITION                      equ 0000h
T4HLT_MODE_SIZE                          equ 0005h
T4HLT_MODE_LENGTH                        equ 0005h
T4HLT_MODE_MASK                          equ 001Fh
T4HLT_CKSYNC_POSN                        equ 0005h
T4HLT_CKSYNC_POSITION                    equ 0005h
T4HLT_CKSYNC_SIZE                        equ 0001h
T4HLT_CKSYNC_LENGTH                      equ 0001h
T4HLT_CKSYNC_MASK                        equ 0020h
T4HLT_CKPOL_POSN                         equ 0006h
T4HLT_CKPOL_POSITION                     equ 0006h
T4HLT_CKPOL_SIZE                         equ 0001h
T4HLT_CKPOL_LENGTH                       equ 0001h
T4HLT_CKPOL_MASK                         equ 0040h
T4HLT_PSYNC_POSN                         equ 0007h
T4HLT_PSYNC_POSITION                     equ 0007h
T4HLT_PSYNC_SIZE                         equ 0001h
T4HLT_PSYNC_LENGTH                       equ 0001h
T4HLT_PSYNC_MASK                         equ 0080h
T4HLT_MODE0_POSN                         equ 0000h
T4HLT_MODE0_POSITION                     equ 0000h
T4HLT_MODE0_SIZE                         equ 0001h
T4HLT_MODE0_LENGTH                       equ 0001h
T4HLT_MODE0_MASK                         equ 0001h
T4HLT_MODE1_POSN                         equ 0001h
T4HLT_MODE1_POSITION                     equ 0001h
T4HLT_MODE1_SIZE                         equ 0001h
T4HLT_MODE1_LENGTH                       equ 0001h
T4HLT_MODE1_MASK                         equ 0002h
T4HLT_MODE2_POSN                         equ 0002h
T4HLT_MODE2_POSITION                     equ 0002h
T4HLT_MODE2_SIZE                         equ 0001h
T4HLT_MODE2_LENGTH                       equ 0001h
T4HLT_MODE2_MASK                         equ 0004h
T4HLT_MODE3_POSN                         equ 0003h
T4HLT_MODE3_POSITION                     equ 0003h
T4HLT_MODE3_SIZE                         equ 0001h
T4HLT_MODE3_LENGTH                       equ 0001h
T4HLT_MODE3_MASK                         equ 0008h
T4HLT_MODE4_POSN                         equ 0004h
T4HLT_MODE4_POSITION                     equ 0004h
T4HLT_MODE4_SIZE                         equ 0001h
T4HLT_MODE4_LENGTH                       equ 0001h
T4HLT_MODE4_MASK                         equ 0010h
T4HLT_T4MODE_POSN                        equ 0000h
T4HLT_T4MODE_POSITION                    equ 0000h
T4HLT_T4MODE_SIZE                        equ 0005h
T4HLT_T4MODE_LENGTH                      equ 0005h
T4HLT_T4MODE_MASK                        equ 001Fh
T4HLT_T4CKSYNC_POSN                      equ 0005h
T4HLT_T4CKSYNC_POSITION                  equ 0005h
T4HLT_T4CKSYNC_SIZE                      equ 0001h
T4HLT_T4CKSYNC_LENGTH                    equ 0001h
T4HLT_T4CKSYNC_MASK                      equ 0020h
T4HLT_T4CKPOL_POSN                       equ 0006h
T4HLT_T4CKPOL_POSITION                   equ 0006h
T4HLT_T4CKPOL_SIZE                       equ 0001h
T4HLT_T4CKPOL_LENGTH                     equ 0001h
T4HLT_T4CKPOL_MASK                       equ 0040h
T4HLT_T4PSYNC_POSN                       equ 0007h
T4HLT_T4PSYNC_POSITION                   equ 0007h
T4HLT_T4PSYNC_SIZE                       equ 0001h
T4HLT_T4PSYNC_LENGTH                     equ 0001h
T4HLT_T4PSYNC_MASK                       equ 0080h
T4HLT_T4MODE0_POSN                       equ 0000h
T4HLT_T4MODE0_POSITION                   equ 0000h
T4HLT_T4MODE0_SIZE                       equ 0001h
T4HLT_T4MODE0_LENGTH                     equ 0001h
T4HLT_T4MODE0_MASK                       equ 0001h
T4HLT_T4MODE1_POSN                       equ 0001h
T4HLT_T4MODE1_POSITION                   equ 0001h
T4HLT_T4MODE1_SIZE                       equ 0001h
T4HLT_T4MODE1_LENGTH                     equ 0001h
T4HLT_T4MODE1_MASK                       equ 0002h
T4HLT_T4MODE2_POSN                       equ 0002h
T4HLT_T4MODE2_POSITION                   equ 0002h
T4HLT_T4MODE2_SIZE                       equ 0001h
T4HLT_T4MODE2_LENGTH                     equ 0001h
T4HLT_T4MODE2_MASK                       equ 0004h
T4HLT_T4MODE3_POSN                       equ 0003h
T4HLT_T4MODE3_POSITION                   equ 0003h
T4HLT_T4MODE3_SIZE                       equ 0001h
T4HLT_T4MODE3_LENGTH                     equ 0001h
T4HLT_T4MODE3_MASK                       equ 0008h
T4HLT_T4MODE4_POSN                       equ 0004h
T4HLT_T4MODE4_POSITION                   equ 0004h
T4HLT_T4MODE4_SIZE                       equ 0001h
T4HLT_T4MODE4_LENGTH                     equ 0001h
T4HLT_T4MODE4_MASK                       equ 0010h

// Register: T4CLKCON
#define T4CLKCON T4CLKCON
T4CLKCON                                 equ 0417h
// bitfield definitions
T4CLKCON_CS_POSN                         equ 0000h
T4CLKCON_CS_POSITION                     equ 0000h
T4CLKCON_CS_SIZE                         equ 0004h
T4CLKCON_CS_LENGTH                       equ 0004h
T4CLKCON_CS_MASK                         equ 000Fh
T4CLKCON_CS0_POSN                        equ 0000h
T4CLKCON_CS0_POSITION                    equ 0000h
T4CLKCON_CS0_SIZE                        equ 0001h
T4CLKCON_CS0_LENGTH                      equ 0001h
T4CLKCON_CS0_MASK                        equ 0001h
T4CLKCON_CS1_POSN                        equ 0001h
T4CLKCON_CS1_POSITION                    equ 0001h
T4CLKCON_CS1_SIZE                        equ 0001h
T4CLKCON_CS1_LENGTH                      equ 0001h
T4CLKCON_CS1_MASK                        equ 0002h
T4CLKCON_CS2_POSN                        equ 0002h
T4CLKCON_CS2_POSITION                    equ 0002h
T4CLKCON_CS2_SIZE                        equ 0001h
T4CLKCON_CS2_LENGTH                      equ 0001h
T4CLKCON_CS2_MASK                        equ 0004h
T4CLKCON_CS3_POSN                        equ 0003h
T4CLKCON_CS3_POSITION                    equ 0003h
T4CLKCON_CS3_SIZE                        equ 0001h
T4CLKCON_CS3_LENGTH                      equ 0001h
T4CLKCON_CS3_MASK                        equ 0008h
T4CLKCON_T4CS_POSN                       equ 0000h
T4CLKCON_T4CS_POSITION                   equ 0000h
T4CLKCON_T4CS_SIZE                       equ 0004h
T4CLKCON_T4CS_LENGTH                     equ 0004h
T4CLKCON_T4CS_MASK                       equ 000Fh
T4CLKCON_T4CS0_POSN                      equ 0000h
T4CLKCON_T4CS0_POSITION                  equ 0000h
T4CLKCON_T4CS0_SIZE                      equ 0001h
T4CLKCON_T4CS0_LENGTH                    equ 0001h
T4CLKCON_T4CS0_MASK                      equ 0001h
T4CLKCON_T4CS1_POSN                      equ 0001h
T4CLKCON_T4CS1_POSITION                  equ 0001h
T4CLKCON_T4CS1_SIZE                      equ 0001h
T4CLKCON_T4CS1_LENGTH                    equ 0001h
T4CLKCON_T4CS1_MASK                      equ 0002h
T4CLKCON_T4CS2_POSN                      equ 0002h
T4CLKCON_T4CS2_POSITION                  equ 0002h
T4CLKCON_T4CS2_SIZE                      equ 0001h
T4CLKCON_T4CS2_LENGTH                    equ 0001h
T4CLKCON_T4CS2_MASK                      equ 0004h
T4CLKCON_T4CS3_POSN                      equ 0003h
T4CLKCON_T4CS3_POSITION                  equ 0003h
T4CLKCON_T4CS3_SIZE                      equ 0001h
T4CLKCON_T4CS3_LENGTH                    equ 0001h
T4CLKCON_T4CS3_MASK                      equ 0008h

// Register: T4RST
#define T4RST T4RST
T4RST                                    equ 0418h
// bitfield definitions
T4RST_RSEL_POSN                          equ 0000h
T4RST_RSEL_POSITION                      equ 0000h
T4RST_RSEL_SIZE                          equ 0004h
T4RST_RSEL_LENGTH                        equ 0004h
T4RST_RSEL_MASK                          equ 000Fh
T4RST_RSEL0_POSN                         equ 0000h
T4RST_RSEL0_POSITION                     equ 0000h
T4RST_RSEL0_SIZE                         equ 0001h
T4RST_RSEL0_LENGTH                       equ 0001h
T4RST_RSEL0_MASK                         equ 0001h
T4RST_RSEL1_POSN                         equ 0001h
T4RST_RSEL1_POSITION                     equ 0001h
T4RST_RSEL1_SIZE                         equ 0001h
T4RST_RSEL1_LENGTH                       equ 0001h
T4RST_RSEL1_MASK                         equ 0002h
T4RST_RSEL2_POSN                         equ 0002h
T4RST_RSEL2_POSITION                     equ 0002h
T4RST_RSEL2_SIZE                         equ 0001h
T4RST_RSEL2_LENGTH                       equ 0001h
T4RST_RSEL2_MASK                         equ 0004h
T4RST_RSEL3_POSN                         equ 0003h
T4RST_RSEL3_POSITION                     equ 0003h
T4RST_RSEL3_SIZE                         equ 0001h
T4RST_RSEL3_LENGTH                       equ 0001h
T4RST_RSEL3_MASK                         equ 0008h
T4RST_T4RSEL_POSN                        equ 0000h
T4RST_T4RSEL_POSITION                    equ 0000h
T4RST_T4RSEL_SIZE                        equ 0004h
T4RST_T4RSEL_LENGTH                      equ 0004h
T4RST_T4RSEL_MASK                        equ 000Fh
T4RST_T4RSEL0_POSN                       equ 0000h
T4RST_T4RSEL0_POSITION                   equ 0000h
T4RST_T4RSEL0_SIZE                       equ 0001h
T4RST_T4RSEL0_LENGTH                     equ 0001h
T4RST_T4RSEL0_MASK                       equ 0001h
T4RST_T4RSEL1_POSN                       equ 0001h
T4RST_T4RSEL1_POSITION                   equ 0001h
T4RST_T4RSEL1_SIZE                       equ 0001h
T4RST_T4RSEL1_LENGTH                     equ 0001h
T4RST_T4RSEL1_MASK                       equ 0002h
T4RST_T4RSEL2_POSN                       equ 0002h
T4RST_T4RSEL2_POSITION                   equ 0002h
T4RST_T4RSEL2_SIZE                       equ 0001h
T4RST_T4RSEL2_LENGTH                     equ 0001h
T4RST_T4RSEL2_MASK                       equ 0004h
T4RST_T4RSEL3_POSN                       equ 0003h
T4RST_T4RSEL3_POSITION                   equ 0003h
T4RST_T4RSEL3_SIZE                       equ 0001h
T4RST_T4RSEL3_LENGTH                     equ 0001h
T4RST_T4RSEL3_MASK                       equ 0008h

// Register: T6TMR
#define T6TMR T6TMR
T6TMR                                    equ 041Ah
// bitfield definitions
T6TMR_TMR_POSN                           equ 0000h
T6TMR_TMR_POSITION                       equ 0000h
T6TMR_TMR_SIZE                           equ 0008h
T6TMR_TMR_LENGTH                         equ 0008h
T6TMR_TMR_MASK                           equ 00FFh
T6TMR_TMR6_POSN                          equ 0000h
T6TMR_TMR6_POSITION                      equ 0000h
T6TMR_TMR6_SIZE                          equ 0008h
T6TMR_TMR6_LENGTH                        equ 0008h
T6TMR_TMR6_MASK                          equ 00FFh

// Register: T6PR
#define T6PR T6PR
T6PR                                     equ 041Bh
// bitfield definitions
T6PR_PR_POSN                             equ 0000h
T6PR_PR_POSITION                         equ 0000h
T6PR_PR_SIZE                             equ 0008h
T6PR_PR_LENGTH                           equ 0008h
T6PR_PR_MASK                             equ 00FFh
T6PR_T6PR_POSN                           equ 0000h
T6PR_T6PR_POSITION                       equ 0000h
T6PR_T6PR_SIZE                           equ 0008h
T6PR_T6PR_LENGTH                         equ 0008h
T6PR_T6PR_MASK                           equ 00FFh

// Register: T6CON
#define T6CON T6CON
T6CON                                    equ 041Ch
// bitfield definitions
T6CON_OUTPS_POSN                         equ 0000h
T6CON_OUTPS_POSITION                     equ 0000h
T6CON_OUTPS_SIZE                         equ 0004h
T6CON_OUTPS_LENGTH                       equ 0004h
T6CON_OUTPS_MASK                         equ 000Fh
T6CON_CKPS_POSN                          equ 0004h
T6CON_CKPS_POSITION                      equ 0004h
T6CON_CKPS_SIZE                          equ 0003h
T6CON_CKPS_LENGTH                        equ 0003h
T6CON_CKPS_MASK                          equ 0070h
T6CON_ON_POSN                            equ 0007h
T6CON_ON_POSITION                        equ 0007h
T6CON_ON_SIZE                            equ 0001h
T6CON_ON_LENGTH                          equ 0001h
T6CON_ON_MASK                            equ 0080h
T6CON_OUTPS0_POSN                        equ 0000h
T6CON_OUTPS0_POSITION                    equ 0000h
T6CON_OUTPS0_SIZE                        equ 0001h
T6CON_OUTPS0_LENGTH                      equ 0001h
T6CON_OUTPS0_MASK                        equ 0001h
T6CON_OUTPS1_POSN                        equ 0001h
T6CON_OUTPS1_POSITION                    equ 0001h
T6CON_OUTPS1_SIZE                        equ 0001h
T6CON_OUTPS1_LENGTH                      equ 0001h
T6CON_OUTPS1_MASK                        equ 0002h
T6CON_OUTPS2_POSN                        equ 0002h
T6CON_OUTPS2_POSITION                    equ 0002h
T6CON_OUTPS2_SIZE                        equ 0001h
T6CON_OUTPS2_LENGTH                      equ 0001h
T6CON_OUTPS2_MASK                        equ 0004h
T6CON_OUTPS3_POSN                        equ 0003h
T6CON_OUTPS3_POSITION                    equ 0003h
T6CON_OUTPS3_SIZE                        equ 0001h
T6CON_OUTPS3_LENGTH                      equ 0001h
T6CON_OUTPS3_MASK                        equ 0008h
T6CON_CKPS0_POSN                         equ 0004h
T6CON_CKPS0_POSITION                     equ 0004h
T6CON_CKPS0_SIZE                         equ 0001h
T6CON_CKPS0_LENGTH                       equ 0001h
T6CON_CKPS0_MASK                         equ 0010h
T6CON_CKPS1_POSN                         equ 0005h
T6CON_CKPS1_POSITION                     equ 0005h
T6CON_CKPS1_SIZE                         equ 0001h
T6CON_CKPS1_LENGTH                       equ 0001h
T6CON_CKPS1_MASK                         equ 0020h
T6CON_CKPS2_POSN                         equ 0006h
T6CON_CKPS2_POSITION                     equ 0006h
T6CON_CKPS2_SIZE                         equ 0001h
T6CON_CKPS2_LENGTH                       equ 0001h
T6CON_CKPS2_MASK                         equ 0040h
T6CON_T6OUTPS_POSN                       equ 0000h
T6CON_T6OUTPS_POSITION                   equ 0000h
T6CON_T6OUTPS_SIZE                       equ 0004h
T6CON_T6OUTPS_LENGTH                     equ 0004h
T6CON_T6OUTPS_MASK                       equ 000Fh
T6CON_T6CKPS_POSN                        equ 0004h
T6CON_T6CKPS_POSITION                    equ 0004h
T6CON_T6CKPS_SIZE                        equ 0003h
T6CON_T6CKPS_LENGTH                      equ 0003h
T6CON_T6CKPS_MASK                        equ 0070h
T6CON_T6ON_POSN                          equ 0007h
T6CON_T6ON_POSITION                      equ 0007h
T6CON_T6ON_SIZE                          equ 0001h
T6CON_T6ON_LENGTH                        equ 0001h
T6CON_T6ON_MASK                          equ 0080h
T6CON_T6OUTPS0_POSN                      equ 0000h
T6CON_T6OUTPS0_POSITION                  equ 0000h
T6CON_T6OUTPS0_SIZE                      equ 0001h
T6CON_T6OUTPS0_LENGTH                    equ 0001h
T6CON_T6OUTPS0_MASK                      equ 0001h
T6CON_T6OUTPS1_POSN                      equ 0001h
T6CON_T6OUTPS1_POSITION                  equ 0001h
T6CON_T6OUTPS1_SIZE                      equ 0001h
T6CON_T6OUTPS1_LENGTH                    equ 0001h
T6CON_T6OUTPS1_MASK                      equ 0002h
T6CON_T6OUTPS2_POSN                      equ 0002h
T6CON_T6OUTPS2_POSITION                  equ 0002h
T6CON_T6OUTPS2_SIZE                      equ 0001h
T6CON_T6OUTPS2_LENGTH                    equ 0001h
T6CON_T6OUTPS2_MASK                      equ 0004h
T6CON_T6OUTPS3_POSN                      equ 0003h
T6CON_T6OUTPS3_POSITION                  equ 0003h
T6CON_T6OUTPS3_SIZE                      equ 0001h
T6CON_T6OUTPS3_LENGTH                    equ 0001h
T6CON_T6OUTPS3_MASK                      equ 0008h
T6CON_T6CKPS0_POSN                       equ 0004h
T6CON_T6CKPS0_POSITION                   equ 0004h
T6CON_T6CKPS0_SIZE                       equ 0001h
T6CON_T6CKPS0_LENGTH                     equ 0001h
T6CON_T6CKPS0_MASK                       equ 0010h
T6CON_T6CKPS1_POSN                       equ 0005h
T6CON_T6CKPS1_POSITION                   equ 0005h
T6CON_T6CKPS1_SIZE                       equ 0001h
T6CON_T6CKPS1_LENGTH                     equ 0001h
T6CON_T6CKPS1_MASK                       equ 0020h
T6CON_T6CKPS2_POSN                       equ 0006h
T6CON_T6CKPS2_POSITION                   equ 0006h
T6CON_T6CKPS2_SIZE                       equ 0001h
T6CON_T6CKPS2_LENGTH                     equ 0001h
T6CON_T6CKPS2_MASK                       equ 0040h
T6CON_TMR6ON_POSN                        equ 0007h
T6CON_TMR6ON_POSITION                    equ 0007h
T6CON_TMR6ON_SIZE                        equ 0001h
T6CON_TMR6ON_LENGTH                      equ 0001h
T6CON_TMR6ON_MASK                        equ 0080h

// Register: T6HLT
#define T6HLT T6HLT
T6HLT                                    equ 041Dh
// bitfield definitions
T6HLT_MODE_POSN                          equ 0000h
T6HLT_MODE_POSITION                      equ 0000h
T6HLT_MODE_SIZE                          equ 0005h
T6HLT_MODE_LENGTH                        equ 0005h
T6HLT_MODE_MASK                          equ 001Fh
T6HLT_CKSYNC_POSN                        equ 0005h
T6HLT_CKSYNC_POSITION                    equ 0005h
T6HLT_CKSYNC_SIZE                        equ 0001h
T6HLT_CKSYNC_LENGTH                      equ 0001h
T6HLT_CKSYNC_MASK                        equ 0020h
T6HLT_CKPOL_POSN                         equ 0006h
T6HLT_CKPOL_POSITION                     equ 0006h
T6HLT_CKPOL_SIZE                         equ 0001h
T6HLT_CKPOL_LENGTH                       equ 0001h
T6HLT_CKPOL_MASK                         equ 0040h
T6HLT_PSYNC_POSN                         equ 0007h
T6HLT_PSYNC_POSITION                     equ 0007h
T6HLT_PSYNC_SIZE                         equ 0001h
T6HLT_PSYNC_LENGTH                       equ 0001h
T6HLT_PSYNC_MASK                         equ 0080h
T6HLT_MODE0_POSN                         equ 0000h
T6HLT_MODE0_POSITION                     equ 0000h
T6HLT_MODE0_SIZE                         equ 0001h
T6HLT_MODE0_LENGTH                       equ 0001h
T6HLT_MODE0_MASK                         equ 0001h
T6HLT_MODE1_POSN                         equ 0001h
T6HLT_MODE1_POSITION                     equ 0001h
T6HLT_MODE1_SIZE                         equ 0001h
T6HLT_MODE1_LENGTH                       equ 0001h
T6HLT_MODE1_MASK                         equ 0002h
T6HLT_MODE2_POSN                         equ 0002h
T6HLT_MODE2_POSITION                     equ 0002h
T6HLT_MODE2_SIZE                         equ 0001h
T6HLT_MODE2_LENGTH                       equ 0001h
T6HLT_MODE2_MASK                         equ 0004h
T6HLT_MODE3_POSN                         equ 0003h
T6HLT_MODE3_POSITION                     equ 0003h
T6HLT_MODE3_SIZE                         equ 0001h
T6HLT_MODE3_LENGTH                       equ 0001h
T6HLT_MODE3_MASK                         equ 0008h
T6HLT_MODE4_POSN                         equ 0004h
T6HLT_MODE4_POSITION                     equ 0004h
T6HLT_MODE4_SIZE                         equ 0001h
T6HLT_MODE4_LENGTH                       equ 0001h
T6HLT_MODE4_MASK                         equ 0010h
T6HLT_T6MODE_POSN                        equ 0000h
T6HLT_T6MODE_POSITION                    equ 0000h
T6HLT_T6MODE_SIZE                        equ 0005h
T6HLT_T6MODE_LENGTH                      equ 0005h
T6HLT_T6MODE_MASK                        equ 001Fh
T6HLT_T6CKSYNC_POSN                      equ 0005h
T6HLT_T6CKSYNC_POSITION                  equ 0005h
T6HLT_T6CKSYNC_SIZE                      equ 0001h
T6HLT_T6CKSYNC_LENGTH                    equ 0001h
T6HLT_T6CKSYNC_MASK                      equ 0020h
T6HLT_T6CKPOL_POSN                       equ 0006h
T6HLT_T6CKPOL_POSITION                   equ 0006h
T6HLT_T6CKPOL_SIZE                       equ 0001h
T6HLT_T6CKPOL_LENGTH                     equ 0001h
T6HLT_T6CKPOL_MASK                       equ 0040h
T6HLT_T6PSYNC_POSN                       equ 0007h
T6HLT_T6PSYNC_POSITION                   equ 0007h
T6HLT_T6PSYNC_SIZE                       equ 0001h
T6HLT_T6PSYNC_LENGTH                     equ 0001h
T6HLT_T6PSYNC_MASK                       equ 0080h
T6HLT_T6MODE0_POSN                       equ 0000h
T6HLT_T6MODE0_POSITION                   equ 0000h
T6HLT_T6MODE0_SIZE                       equ 0001h
T6HLT_T6MODE0_LENGTH                     equ 0001h
T6HLT_T6MODE0_MASK                       equ 0001h
T6HLT_T6MODE1_POSN                       equ 0001h
T6HLT_T6MODE1_POSITION                   equ 0001h
T6HLT_T6MODE1_SIZE                       equ 0001h
T6HLT_T6MODE1_LENGTH                     equ 0001h
T6HLT_T6MODE1_MASK                       equ 0002h
T6HLT_T6MODE2_POSN                       equ 0002h
T6HLT_T6MODE2_POSITION                   equ 0002h
T6HLT_T6MODE2_SIZE                       equ 0001h
T6HLT_T6MODE2_LENGTH                     equ 0001h
T6HLT_T6MODE2_MASK                       equ 0004h
T6HLT_T6MODE3_POSN                       equ 0003h
T6HLT_T6MODE3_POSITION                   equ 0003h
T6HLT_T6MODE3_SIZE                       equ 0001h
T6HLT_T6MODE3_LENGTH                     equ 0001h
T6HLT_T6MODE3_MASK                       equ 0008h
T6HLT_T6MODE4_POSN                       equ 0004h
T6HLT_T6MODE4_POSITION                   equ 0004h
T6HLT_T6MODE4_SIZE                       equ 0001h
T6HLT_T6MODE4_LENGTH                     equ 0001h
T6HLT_T6MODE4_MASK                       equ 0010h

// Register: T6CLKCON
#define T6CLKCON T6CLKCON
T6CLKCON                                 equ 041Eh
// bitfield definitions
T6CLKCON_CS_POSN                         equ 0000h
T6CLKCON_CS_POSITION                     equ 0000h
T6CLKCON_CS_SIZE                         equ 0004h
T6CLKCON_CS_LENGTH                       equ 0004h
T6CLKCON_CS_MASK                         equ 000Fh
T6CLKCON_CS0_POSN                        equ 0000h
T6CLKCON_CS0_POSITION                    equ 0000h
T6CLKCON_CS0_SIZE                        equ 0001h
T6CLKCON_CS0_LENGTH                      equ 0001h
T6CLKCON_CS0_MASK                        equ 0001h
T6CLKCON_CS1_POSN                        equ 0001h
T6CLKCON_CS1_POSITION                    equ 0001h
T6CLKCON_CS1_SIZE                        equ 0001h
T6CLKCON_CS1_LENGTH                      equ 0001h
T6CLKCON_CS1_MASK                        equ 0002h
T6CLKCON_CS2_POSN                        equ 0002h
T6CLKCON_CS2_POSITION                    equ 0002h
T6CLKCON_CS2_SIZE                        equ 0001h
T6CLKCON_CS2_LENGTH                      equ 0001h
T6CLKCON_CS2_MASK                        equ 0004h
T6CLKCON_CS3_POSN                        equ 0003h
T6CLKCON_CS3_POSITION                    equ 0003h
T6CLKCON_CS3_SIZE                        equ 0001h
T6CLKCON_CS3_LENGTH                      equ 0001h
T6CLKCON_CS3_MASK                        equ 0008h
T6CLKCON_T6CS_POSN                       equ 0000h
T6CLKCON_T6CS_POSITION                   equ 0000h
T6CLKCON_T6CS_SIZE                       equ 0004h
T6CLKCON_T6CS_LENGTH                     equ 0004h
T6CLKCON_T6CS_MASK                       equ 000Fh
T6CLKCON_T6CS0_POSN                      equ 0000h
T6CLKCON_T6CS0_POSITION                  equ 0000h
T6CLKCON_T6CS0_SIZE                      equ 0001h
T6CLKCON_T6CS0_LENGTH                    equ 0001h
T6CLKCON_T6CS0_MASK                      equ 0001h
T6CLKCON_T6CS1_POSN                      equ 0001h
T6CLKCON_T6CS1_POSITION                  equ 0001h
T6CLKCON_T6CS1_SIZE                      equ 0001h
T6CLKCON_T6CS1_LENGTH                    equ 0001h
T6CLKCON_T6CS1_MASK                      equ 0002h
T6CLKCON_T6CS2_POSN                      equ 0002h
T6CLKCON_T6CS2_POSITION                  equ 0002h
T6CLKCON_T6CS2_SIZE                      equ 0001h
T6CLKCON_T6CS2_LENGTH                    equ 0001h
T6CLKCON_T6CS2_MASK                      equ 0004h
T6CLKCON_T6CS3_POSN                      equ 0003h
T6CLKCON_T6CS3_POSITION                  equ 0003h
T6CLKCON_T6CS3_SIZE                      equ 0001h
T6CLKCON_T6CS3_LENGTH                    equ 0001h
T6CLKCON_T6CS3_MASK                      equ 0008h

// Register: T6RST
#define T6RST T6RST
T6RST                                    equ 041Fh
// bitfield definitions
T6RST_RSEL_POSN                          equ 0000h
T6RST_RSEL_POSITION                      equ 0000h
T6RST_RSEL_SIZE                          equ 0004h
T6RST_RSEL_LENGTH                        equ 0004h
T6RST_RSEL_MASK                          equ 000Fh
T6RST_RSEL0_POSN                         equ 0000h
T6RST_RSEL0_POSITION                     equ 0000h
T6RST_RSEL0_SIZE                         equ 0001h
T6RST_RSEL0_LENGTH                       equ 0001h
T6RST_RSEL0_MASK                         equ 0001h
T6RST_RSEL1_POSN                         equ 0001h
T6RST_RSEL1_POSITION                     equ 0001h
T6RST_RSEL1_SIZE                         equ 0001h
T6RST_RSEL1_LENGTH                       equ 0001h
T6RST_RSEL1_MASK                         equ 0002h
T6RST_RSEL2_POSN                         equ 0002h
T6RST_RSEL2_POSITION                     equ 0002h
T6RST_RSEL2_SIZE                         equ 0001h
T6RST_RSEL2_LENGTH                       equ 0001h
T6RST_RSEL2_MASK                         equ 0004h
T6RST_RSEL3_POSN                         equ 0003h
T6RST_RSEL3_POSITION                     equ 0003h
T6RST_RSEL3_SIZE                         equ 0001h
T6RST_RSEL3_LENGTH                       equ 0001h
T6RST_RSEL3_MASK                         equ 0008h
T6RST_T6RSEL_POSN                        equ 0000h
T6RST_T6RSEL_POSITION                    equ 0000h
T6RST_T6RSEL_SIZE                        equ 0004h
T6RST_T6RSEL_LENGTH                      equ 0004h
T6RST_T6RSEL_MASK                        equ 000Fh
T6RST_T6RSEL0_POSN                       equ 0000h
T6RST_T6RSEL0_POSITION                   equ 0000h
T6RST_T6RSEL0_SIZE                       equ 0001h
T6RST_T6RSEL0_LENGTH                     equ 0001h
T6RST_T6RSEL0_MASK                       equ 0001h
T6RST_T6RSEL1_POSN                       equ 0001h
T6RST_T6RSEL1_POSITION                   equ 0001h
T6RST_T6RSEL1_SIZE                       equ 0001h
T6RST_T6RSEL1_LENGTH                     equ 0001h
T6RST_T6RSEL1_MASK                       equ 0002h
T6RST_T6RSEL2_POSN                       equ 0002h
T6RST_T6RSEL2_POSITION                   equ 0002h
T6RST_T6RSEL2_SIZE                       equ 0001h
T6RST_T6RSEL2_LENGTH                     equ 0001h
T6RST_T6RSEL2_MASK                       equ 0004h
T6RST_T6RSEL3_POSN                       equ 0003h
T6RST_T6RSEL3_POSITION                   equ 0003h
T6RST_T6RSEL3_SIZE                       equ 0001h
T6RST_T6RSEL3_LENGTH                     equ 0001h
T6RST_T6RSEL3_MASK                       equ 0008h

// Register: TMR3L
#define TMR3L TMR3L
TMR3L                                    equ 0493h
// bitfield definitions
TMR3L_TMR3L_POSN                         equ 0000h
TMR3L_TMR3L_POSITION                     equ 0000h
TMR3L_TMR3L_SIZE                         equ 0008h
TMR3L_TMR3L_LENGTH                       equ 0008h
TMR3L_TMR3L_MASK                         equ 00FFh

// Register: TMR3H
#define TMR3H TMR3H
TMR3H                                    equ 0494h
// bitfield definitions
TMR3H_TMR3H_POSN                         equ 0000h
TMR3H_TMR3H_POSITION                     equ 0000h
TMR3H_TMR3H_SIZE                         equ 0008h
TMR3H_TMR3H_LENGTH                       equ 0008h
TMR3H_TMR3H_MASK                         equ 00FFh

// Register: T3CON
#define T3CON T3CON
T3CON                                    equ 0495h
// bitfield definitions
T3CON_TMR3ON_POSN                        equ 0000h
T3CON_TMR3ON_POSITION                    equ 0000h
T3CON_TMR3ON_SIZE                        equ 0001h
T3CON_TMR3ON_LENGTH                      equ 0001h
T3CON_TMR3ON_MASK                        equ 0001h
T3CON_T3SYNC_POSN                        equ 0002h
T3CON_T3SYNC_POSITION                    equ 0002h
T3CON_T3SYNC_SIZE                        equ 0001h
T3CON_T3SYNC_LENGTH                      equ 0001h
T3CON_T3SYNC_MASK                        equ 0004h
T3CON_T3CKPS_POSN                        equ 0004h
T3CON_T3CKPS_POSITION                    equ 0004h
T3CON_T3CKPS_SIZE                        equ 0002h
T3CON_T3CKPS_LENGTH                      equ 0002h
T3CON_T3CKPS_MASK                        equ 0030h
T3CON_TMR3CS_POSN                        equ 0006h
T3CON_TMR3CS_POSITION                    equ 0006h
T3CON_TMR3CS_SIZE                        equ 0002h
T3CON_TMR3CS_LENGTH                      equ 0002h
T3CON_TMR3CS_MASK                        equ 00C0h
T3CON_T3CKPS0_POSN                       equ 0004h
T3CON_T3CKPS0_POSITION                   equ 0004h
T3CON_T3CKPS0_SIZE                       equ 0001h
T3CON_T3CKPS0_LENGTH                     equ 0001h
T3CON_T3CKPS0_MASK                       equ 0010h
T3CON_T3CKPS1_POSN                       equ 0005h
T3CON_T3CKPS1_POSITION                   equ 0005h
T3CON_T3CKPS1_SIZE                       equ 0001h
T3CON_T3CKPS1_LENGTH                     equ 0001h
T3CON_T3CKPS1_MASK                       equ 0020h
T3CON_TMR3CS0_POSN                       equ 0006h
T3CON_TMR3CS0_POSITION                   equ 0006h
T3CON_TMR3CS0_SIZE                       equ 0001h
T3CON_TMR3CS0_LENGTH                     equ 0001h
T3CON_TMR3CS0_MASK                       equ 0040h
T3CON_TMR3CS1_POSN                       equ 0007h
T3CON_TMR3CS1_POSITION                   equ 0007h
T3CON_TMR3CS1_SIZE                       equ 0001h
T3CON_TMR3CS1_LENGTH                     equ 0001h
T3CON_TMR3CS1_MASK                       equ 0080h

// Register: T3GCON
#define T3GCON T3GCON
T3GCON                                   equ 0496h
// bitfield definitions
T3GCON_T3GSS_POSN                        equ 0000h
T3GCON_T3GSS_POSITION                    equ 0000h
T3GCON_T3GSS_SIZE                        equ 0002h
T3GCON_T3GSS_LENGTH                      equ 0002h
T3GCON_T3GSS_MASK                        equ 0003h
T3GCON_T3GVAL_POSN                       equ 0002h
T3GCON_T3GVAL_POSITION                   equ 0002h
T3GCON_T3GVAL_SIZE                       equ 0001h
T3GCON_T3GVAL_LENGTH                     equ 0001h
T3GCON_T3GVAL_MASK                       equ 0004h
T3GCON_T3GGO_nDONE_POSN                  equ 0003h
T3GCON_T3GGO_nDONE_POSITION              equ 0003h
T3GCON_T3GGO_nDONE_SIZE                  equ 0001h
T3GCON_T3GGO_nDONE_LENGTH                equ 0001h
T3GCON_T3GGO_nDONE_MASK                  equ 0008h
T3GCON_T3GSPM_POSN                       equ 0004h
T3GCON_T3GSPM_POSITION                   equ 0004h
T3GCON_T3GSPM_SIZE                       equ 0001h
T3GCON_T3GSPM_LENGTH                     equ 0001h
T3GCON_T3GSPM_MASK                       equ 0010h
T3GCON_T3GTM_POSN                        equ 0005h
T3GCON_T3GTM_POSITION                    equ 0005h
T3GCON_T3GTM_SIZE                        equ 0001h
T3GCON_T3GTM_LENGTH                      equ 0001h
T3GCON_T3GTM_MASK                        equ 0020h
T3GCON_T3GPOL_POSN                       equ 0006h
T3GCON_T3GPOL_POSITION                   equ 0006h
T3GCON_T3GPOL_SIZE                       equ 0001h
T3GCON_T3GPOL_LENGTH                     equ 0001h
T3GCON_T3GPOL_MASK                       equ 0040h
T3GCON_TMR3GE_POSN                       equ 0007h
T3GCON_TMR3GE_POSITION                   equ 0007h
T3GCON_TMR3GE_SIZE                       equ 0001h
T3GCON_TMR3GE_LENGTH                     equ 0001h
T3GCON_TMR3GE_MASK                       equ 0080h
T3GCON_T3GSS0_POSN                       equ 0000h
T3GCON_T3GSS0_POSITION                   equ 0000h
T3GCON_T3GSS0_SIZE                       equ 0001h
T3GCON_T3GSS0_LENGTH                     equ 0001h
T3GCON_T3GSS0_MASK                       equ 0001h
T3GCON_T3GSS1_POSN                       equ 0001h
T3GCON_T3GSS1_POSITION                   equ 0001h
T3GCON_T3GSS1_SIZE                       equ 0001h
T3GCON_T3GSS1_LENGTH                     equ 0001h
T3GCON_T3GSS1_MASK                       equ 0002h

// Register: TMR5L
#define TMR5L TMR5L
TMR5L                                    equ 049Ah
// bitfield definitions
TMR5L_TMR5L_POSN                         equ 0000h
TMR5L_TMR5L_POSITION                     equ 0000h
TMR5L_TMR5L_SIZE                         equ 0008h
TMR5L_TMR5L_LENGTH                       equ 0008h
TMR5L_TMR5L_MASK                         equ 00FFh

// Register: TMR5H
#define TMR5H TMR5H
TMR5H                                    equ 049Bh
// bitfield definitions
TMR5H_TMR5H_POSN                         equ 0000h
TMR5H_TMR5H_POSITION                     equ 0000h
TMR5H_TMR5H_SIZE                         equ 0008h
TMR5H_TMR5H_LENGTH                       equ 0008h
TMR5H_TMR5H_MASK                         equ 00FFh

// Register: T5CON
#define T5CON T5CON
T5CON                                    equ 049Ch
// bitfield definitions
T5CON_TMR5ON_POSN                        equ 0000h
T5CON_TMR5ON_POSITION                    equ 0000h
T5CON_TMR5ON_SIZE                        equ 0001h
T5CON_TMR5ON_LENGTH                      equ 0001h
T5CON_TMR5ON_MASK                        equ 0001h
T5CON_T5SYNC_POSN                        equ 0002h
T5CON_T5SYNC_POSITION                    equ 0002h
T5CON_T5SYNC_SIZE                        equ 0001h
T5CON_T5SYNC_LENGTH                      equ 0001h
T5CON_T5SYNC_MASK                        equ 0004h
T5CON_T5CKPS_POSN                        equ 0004h
T5CON_T5CKPS_POSITION                    equ 0004h
T5CON_T5CKPS_SIZE                        equ 0002h
T5CON_T5CKPS_LENGTH                      equ 0002h
T5CON_T5CKPS_MASK                        equ 0030h
T5CON_TMR5CS_POSN                        equ 0006h
T5CON_TMR5CS_POSITION                    equ 0006h
T5CON_TMR5CS_SIZE                        equ 0002h
T5CON_TMR5CS_LENGTH                      equ 0002h
T5CON_TMR5CS_MASK                        equ 00C0h
T5CON_T5CKPS0_POSN                       equ 0004h
T5CON_T5CKPS0_POSITION                   equ 0004h
T5CON_T5CKPS0_SIZE                       equ 0001h
T5CON_T5CKPS0_LENGTH                     equ 0001h
T5CON_T5CKPS0_MASK                       equ 0010h
T5CON_T5CKPS1_POSN                       equ 0005h
T5CON_T5CKPS1_POSITION                   equ 0005h
T5CON_T5CKPS1_SIZE                       equ 0001h
T5CON_T5CKPS1_LENGTH                     equ 0001h
T5CON_T5CKPS1_MASK                       equ 0020h
T5CON_TMR5CS0_POSN                       equ 0006h
T5CON_TMR5CS0_POSITION                   equ 0006h
T5CON_TMR5CS0_SIZE                       equ 0001h
T5CON_TMR5CS0_LENGTH                     equ 0001h
T5CON_TMR5CS0_MASK                       equ 0040h
T5CON_TMR5CS1_POSN                       equ 0007h
T5CON_TMR5CS1_POSITION                   equ 0007h
T5CON_TMR5CS1_SIZE                       equ 0001h
T5CON_TMR5CS1_LENGTH                     equ 0001h
T5CON_TMR5CS1_MASK                       equ 0080h

// Register: T5GCON
#define T5GCON T5GCON
T5GCON                                   equ 049Dh
// bitfield definitions
T5GCON_T5GSS_POSN                        equ 0000h
T5GCON_T5GSS_POSITION                    equ 0000h
T5GCON_T5GSS_SIZE                        equ 0002h
T5GCON_T5GSS_LENGTH                      equ 0002h
T5GCON_T5GSS_MASK                        equ 0003h
T5GCON_T5GVAL_POSN                       equ 0002h
T5GCON_T5GVAL_POSITION                   equ 0002h
T5GCON_T5GVAL_SIZE                       equ 0001h
T5GCON_T5GVAL_LENGTH                     equ 0001h
T5GCON_T5GVAL_MASK                       equ 0004h
T5GCON_T5GGO_nDONE_POSN                  equ 0003h
T5GCON_T5GGO_nDONE_POSITION              equ 0003h
T5GCON_T5GGO_nDONE_SIZE                  equ 0001h
T5GCON_T5GGO_nDONE_LENGTH                equ 0001h
T5GCON_T5GGO_nDONE_MASK                  equ 0008h
T5GCON_T5GSPM_POSN                       equ 0004h
T5GCON_T5GSPM_POSITION                   equ 0004h
T5GCON_T5GSPM_SIZE                       equ 0001h
T5GCON_T5GSPM_LENGTH                     equ 0001h
T5GCON_T5GSPM_MASK                       equ 0010h
T5GCON_T5GTM_POSN                        equ 0005h
T5GCON_T5GTM_POSITION                    equ 0005h
T5GCON_T5GTM_SIZE                        equ 0001h
T5GCON_T5GTM_LENGTH                      equ 0001h
T5GCON_T5GTM_MASK                        equ 0020h
T5GCON_T5GPOL_POSN                       equ 0006h
T5GCON_T5GPOL_POSITION                   equ 0006h
T5GCON_T5GPOL_SIZE                       equ 0001h
T5GCON_T5GPOL_LENGTH                     equ 0001h
T5GCON_T5GPOL_MASK                       equ 0040h
T5GCON_TMR5GE_POSN                       equ 0007h
T5GCON_TMR5GE_POSITION                   equ 0007h
T5GCON_TMR5GE_SIZE                       equ 0001h
T5GCON_TMR5GE_LENGTH                     equ 0001h
T5GCON_TMR5GE_MASK                       equ 0080h
T5GCON_T5GSS0_POSN                       equ 0000h
T5GCON_T5GSS0_POSITION                   equ 0000h
T5GCON_T5GSS0_SIZE                       equ 0001h
T5GCON_T5GSS0_LENGTH                     equ 0001h
T5GCON_T5GSS0_MASK                       equ 0001h
T5GCON_T5GSS1_POSN                       equ 0001h
T5GCON_T5GSS1_POSITION                   equ 0001h
T5GCON_T5GSS1_SIZE                       equ 0001h
T5GCON_T5GSS1_LENGTH                     equ 0001h
T5GCON_T5GSS1_MASK                       equ 0002h

// Register: PID1SETL
#define PID1SETL PID1SETL
PID1SETL                                 equ 058Ch
// bitfield definitions
PID1SETL_PID1SET0_POSN                   equ 0000h
PID1SETL_PID1SET0_POSITION               equ 0000h
PID1SETL_PID1SET0_SIZE                   equ 0001h
PID1SETL_PID1SET0_LENGTH                 equ 0001h
PID1SETL_PID1SET0_MASK                   equ 0001h
PID1SETL_PID1SET1_POSN                   equ 0001h
PID1SETL_PID1SET1_POSITION               equ 0001h
PID1SETL_PID1SET1_SIZE                   equ 0001h
PID1SETL_PID1SET1_LENGTH                 equ 0001h
PID1SETL_PID1SET1_MASK                   equ 0002h
PID1SETL_PID1SET2_POSN                   equ 0002h
PID1SETL_PID1SET2_POSITION               equ 0002h
PID1SETL_PID1SET2_SIZE                   equ 0001h
PID1SETL_PID1SET2_LENGTH                 equ 0001h
PID1SETL_PID1SET2_MASK                   equ 0004h
PID1SETL_PID1SET3_POSN                   equ 0003h
PID1SETL_PID1SET3_POSITION               equ 0003h
PID1SETL_PID1SET3_SIZE                   equ 0001h
PID1SETL_PID1SET3_LENGTH                 equ 0001h
PID1SETL_PID1SET3_MASK                   equ 0008h
PID1SETL_PID1SET4_POSN                   equ 0004h
PID1SETL_PID1SET4_POSITION               equ 0004h
PID1SETL_PID1SET4_SIZE                   equ 0001h
PID1SETL_PID1SET4_LENGTH                 equ 0001h
PID1SETL_PID1SET4_MASK                   equ 0010h
PID1SETL_PID1SET5_POSN                   equ 0005h
PID1SETL_PID1SET5_POSITION               equ 0005h
PID1SETL_PID1SET5_SIZE                   equ 0001h
PID1SETL_PID1SET5_LENGTH                 equ 0001h
PID1SETL_PID1SET5_MASK                   equ 0020h
PID1SETL_PID1SET6_POSN                   equ 0006h
PID1SETL_PID1SET6_POSITION               equ 0006h
PID1SETL_PID1SET6_SIZE                   equ 0001h
PID1SETL_PID1SET6_LENGTH                 equ 0001h
PID1SETL_PID1SET6_MASK                   equ 0040h
PID1SETL_PID1SET7_POSN                   equ 0007h
PID1SETL_PID1SET7_POSITION               equ 0007h
PID1SETL_PID1SET7_SIZE                   equ 0001h
PID1SETL_PID1SET7_LENGTH                 equ 0001h
PID1SETL_PID1SET7_MASK                   equ 0080h
PID1SETL_SET0_POSN                       equ 0000h
PID1SETL_SET0_POSITION                   equ 0000h
PID1SETL_SET0_SIZE                       equ 0001h
PID1SETL_SET0_LENGTH                     equ 0001h
PID1SETL_SET0_MASK                       equ 0001h
PID1SETL_SET1_POSN                       equ 0001h
PID1SETL_SET1_POSITION                   equ 0001h
PID1SETL_SET1_SIZE                       equ 0001h
PID1SETL_SET1_LENGTH                     equ 0001h
PID1SETL_SET1_MASK                       equ 0002h
PID1SETL_SET2_POSN                       equ 0002h
PID1SETL_SET2_POSITION                   equ 0002h
PID1SETL_SET2_SIZE                       equ 0001h
PID1SETL_SET2_LENGTH                     equ 0001h
PID1SETL_SET2_MASK                       equ 0004h
PID1SETL_SET3_POSN                       equ 0003h
PID1SETL_SET3_POSITION                   equ 0003h
PID1SETL_SET3_SIZE                       equ 0001h
PID1SETL_SET3_LENGTH                     equ 0001h
PID1SETL_SET3_MASK                       equ 0008h
PID1SETL_SET4_POSN                       equ 0004h
PID1SETL_SET4_POSITION                   equ 0004h
PID1SETL_SET4_SIZE                       equ 0001h
PID1SETL_SET4_LENGTH                     equ 0001h
PID1SETL_SET4_MASK                       equ 0010h
PID1SETL_SET5_POSN                       equ 0005h
PID1SETL_SET5_POSITION                   equ 0005h
PID1SETL_SET5_SIZE                       equ 0001h
PID1SETL_SET5_LENGTH                     equ 0001h
PID1SETL_SET5_MASK                       equ 0020h
PID1SETL_SET6_POSN                       equ 0006h
PID1SETL_SET6_POSITION                   equ 0006h
PID1SETL_SET6_SIZE                       equ 0001h
PID1SETL_SET6_LENGTH                     equ 0001h
PID1SETL_SET6_MASK                       equ 0040h
PID1SETL_SET7_POSN                       equ 0007h
PID1SETL_SET7_POSITION                   equ 0007h
PID1SETL_SET7_SIZE                       equ 0001h
PID1SETL_SET7_LENGTH                     equ 0001h
PID1SETL_SET7_MASK                       equ 0080h

// Register: PID1SETH
#define PID1SETH PID1SETH
PID1SETH                                 equ 058Dh
// bitfield definitions
PID1SETH_PID1SET8_POSN                   equ 0000h
PID1SETH_PID1SET8_POSITION               equ 0000h
PID1SETH_PID1SET8_SIZE                   equ 0001h
PID1SETH_PID1SET8_LENGTH                 equ 0001h
PID1SETH_PID1SET8_MASK                   equ 0001h
PID1SETH_PID1SET9_POSN                   equ 0001h
PID1SETH_PID1SET9_POSITION               equ 0001h
PID1SETH_PID1SET9_SIZE                   equ 0001h
PID1SETH_PID1SET9_LENGTH                 equ 0001h
PID1SETH_PID1SET9_MASK                   equ 0002h
PID1SETH_PID1SET10_POSN                  equ 0002h
PID1SETH_PID1SET10_POSITION              equ 0002h
PID1SETH_PID1SET10_SIZE                  equ 0001h
PID1SETH_PID1SET10_LENGTH                equ 0001h
PID1SETH_PID1SET10_MASK                  equ 0004h
PID1SETH_PID1SET11_POSN                  equ 0003h
PID1SETH_PID1SET11_POSITION              equ 0003h
PID1SETH_PID1SET11_SIZE                  equ 0001h
PID1SETH_PID1SET11_LENGTH                equ 0001h
PID1SETH_PID1SET11_MASK                  equ 0008h
PID1SETH_PID1SET12_POSN                  equ 0004h
PID1SETH_PID1SET12_POSITION              equ 0004h
PID1SETH_PID1SET12_SIZE                  equ 0001h
PID1SETH_PID1SET12_LENGTH                equ 0001h
PID1SETH_PID1SET12_MASK                  equ 0010h
PID1SETH_PID1SET13_POSN                  equ 0005h
PID1SETH_PID1SET13_POSITION              equ 0005h
PID1SETH_PID1SET13_SIZE                  equ 0001h
PID1SETH_PID1SET13_LENGTH                equ 0001h
PID1SETH_PID1SET13_MASK                  equ 0020h
PID1SETH_PID1SET14_POSN                  equ 0006h
PID1SETH_PID1SET14_POSITION              equ 0006h
PID1SETH_PID1SET14_SIZE                  equ 0001h
PID1SETH_PID1SET14_LENGTH                equ 0001h
PID1SETH_PID1SET14_MASK                  equ 0040h
PID1SETH_PID1SET15_POSN                  equ 0007h
PID1SETH_PID1SET15_POSITION              equ 0007h
PID1SETH_PID1SET15_SIZE                  equ 0001h
PID1SETH_PID1SET15_LENGTH                equ 0001h
PID1SETH_PID1SET15_MASK                  equ 0080h
PID1SETH_SET8_POSN                       equ 0000h
PID1SETH_SET8_POSITION                   equ 0000h
PID1SETH_SET8_SIZE                       equ 0001h
PID1SETH_SET8_LENGTH                     equ 0001h
PID1SETH_SET8_MASK                       equ 0001h
PID1SETH_SET9_POSN                       equ 0001h
PID1SETH_SET9_POSITION                   equ 0001h
PID1SETH_SET9_SIZE                       equ 0001h
PID1SETH_SET9_LENGTH                     equ 0001h
PID1SETH_SET9_MASK                       equ 0002h
PID1SETH_SET10_POSN                      equ 0002h
PID1SETH_SET10_POSITION                  equ 0002h
PID1SETH_SET10_SIZE                      equ 0001h
PID1SETH_SET10_LENGTH                    equ 0001h
PID1SETH_SET10_MASK                      equ 0004h
PID1SETH_SET11_POSN                      equ 0003h
PID1SETH_SET11_POSITION                  equ 0003h
PID1SETH_SET11_SIZE                      equ 0001h
PID1SETH_SET11_LENGTH                    equ 0001h
PID1SETH_SET11_MASK                      equ 0008h
PID1SETH_SET12_POSN                      equ 0004h
PID1SETH_SET12_POSITION                  equ 0004h
PID1SETH_SET12_SIZE                      equ 0001h
PID1SETH_SET12_LENGTH                    equ 0001h
PID1SETH_SET12_MASK                      equ 0010h
PID1SETH_SET13_POSN                      equ 0005h
PID1SETH_SET13_POSITION                  equ 0005h
PID1SETH_SET13_SIZE                      equ 0001h
PID1SETH_SET13_LENGTH                    equ 0001h
PID1SETH_SET13_MASK                      equ 0020h
PID1SETH_SET14_POSN                      equ 0006h
PID1SETH_SET14_POSITION                  equ 0006h
PID1SETH_SET14_SIZE                      equ 0001h
PID1SETH_SET14_LENGTH                    equ 0001h
PID1SETH_SET14_MASK                      equ 0040h
PID1SETH_SET15_POSN                      equ 0007h
PID1SETH_SET15_POSITION                  equ 0007h
PID1SETH_SET15_SIZE                      equ 0001h
PID1SETH_SET15_LENGTH                    equ 0001h
PID1SETH_SET15_MASK                      equ 0080h

// Register: PID1INL
#define PID1INL PID1INL
PID1INL                                  equ 058Eh
// bitfield definitions
PID1INL_PID1IN0_POSN                     equ 0000h
PID1INL_PID1IN0_POSITION                 equ 0000h
PID1INL_PID1IN0_SIZE                     equ 0001h
PID1INL_PID1IN0_LENGTH                   equ 0001h
PID1INL_PID1IN0_MASK                     equ 0001h
PID1INL_PID1IN1_POSN                     equ 0001h
PID1INL_PID1IN1_POSITION                 equ 0001h
PID1INL_PID1IN1_SIZE                     equ 0001h
PID1INL_PID1IN1_LENGTH                   equ 0001h
PID1INL_PID1IN1_MASK                     equ 0002h
PID1INL_PID1IN2_POSN                     equ 0002h
PID1INL_PID1IN2_POSITION                 equ 0002h
PID1INL_PID1IN2_SIZE                     equ 0001h
PID1INL_PID1IN2_LENGTH                   equ 0001h
PID1INL_PID1IN2_MASK                     equ 0004h
PID1INL_PID1IN3_POSN                     equ 0003h
PID1INL_PID1IN3_POSITION                 equ 0003h
PID1INL_PID1IN3_SIZE                     equ 0001h
PID1INL_PID1IN3_LENGTH                   equ 0001h
PID1INL_PID1IN3_MASK                     equ 0008h
PID1INL_PID1IN4_POSN                     equ 0004h
PID1INL_PID1IN4_POSITION                 equ 0004h
PID1INL_PID1IN4_SIZE                     equ 0001h
PID1INL_PID1IN4_LENGTH                   equ 0001h
PID1INL_PID1IN4_MASK                     equ 0010h
PID1INL_PID1IN5_POSN                     equ 0005h
PID1INL_PID1IN5_POSITION                 equ 0005h
PID1INL_PID1IN5_SIZE                     equ 0001h
PID1INL_PID1IN5_LENGTH                   equ 0001h
PID1INL_PID1IN5_MASK                     equ 0020h
PID1INL_PID1IN6_POSN                     equ 0006h
PID1INL_PID1IN6_POSITION                 equ 0006h
PID1INL_PID1IN6_SIZE                     equ 0001h
PID1INL_PID1IN6_LENGTH                   equ 0001h
PID1INL_PID1IN6_MASK                     equ 0040h
PID1INL_PID1IN7_POSN                     equ 0007h
PID1INL_PID1IN7_POSITION                 equ 0007h
PID1INL_PID1IN7_SIZE                     equ 0001h
PID1INL_PID1IN7_LENGTH                   equ 0001h
PID1INL_PID1IN7_MASK                     equ 0080h
PID1INL_IN0_POSN                         equ 0000h
PID1INL_IN0_POSITION                     equ 0000h
PID1INL_IN0_SIZE                         equ 0001h
PID1INL_IN0_LENGTH                       equ 0001h
PID1INL_IN0_MASK                         equ 0001h
PID1INL_IN1_POSN                         equ 0001h
PID1INL_IN1_POSITION                     equ 0001h
PID1INL_IN1_SIZE                         equ 0001h
PID1INL_IN1_LENGTH                       equ 0001h
PID1INL_IN1_MASK                         equ 0002h
PID1INL_IN2_POSN                         equ 0002h
PID1INL_IN2_POSITION                     equ 0002h
PID1INL_IN2_SIZE                         equ 0001h
PID1INL_IN2_LENGTH                       equ 0001h
PID1INL_IN2_MASK                         equ 0004h
PID1INL_IN3_POSN                         equ 0003h
PID1INL_IN3_POSITION                     equ 0003h
PID1INL_IN3_SIZE                         equ 0001h
PID1INL_IN3_LENGTH                       equ 0001h
PID1INL_IN3_MASK                         equ 0008h
PID1INL_IN4_POSN                         equ 0004h
PID1INL_IN4_POSITION                     equ 0004h
PID1INL_IN4_SIZE                         equ 0001h
PID1INL_IN4_LENGTH                       equ 0001h
PID1INL_IN4_MASK                         equ 0010h
PID1INL_IN5_POSN                         equ 0005h
PID1INL_IN5_POSITION                     equ 0005h
PID1INL_IN5_SIZE                         equ 0001h
PID1INL_IN5_LENGTH                       equ 0001h
PID1INL_IN5_MASK                         equ 0020h
PID1INL_IN6_POSN                         equ 0006h
PID1INL_IN6_POSITION                     equ 0006h
PID1INL_IN6_SIZE                         equ 0001h
PID1INL_IN6_LENGTH                       equ 0001h
PID1INL_IN6_MASK                         equ 0040h
PID1INL_IN7_POSN                         equ 0007h
PID1INL_IN7_POSITION                     equ 0007h
PID1INL_IN7_SIZE                         equ 0001h
PID1INL_IN7_LENGTH                       equ 0001h
PID1INL_IN7_MASK                         equ 0080h

// Register: PID1INH
#define PID1INH PID1INH
PID1INH                                  equ 058Fh
// bitfield definitions
PID1INH_PID1IN8_POSN                     equ 0000h
PID1INH_PID1IN8_POSITION                 equ 0000h
PID1INH_PID1IN8_SIZE                     equ 0001h
PID1INH_PID1IN8_LENGTH                   equ 0001h
PID1INH_PID1IN8_MASK                     equ 0001h
PID1INH_PID1IN9_POSN                     equ 0001h
PID1INH_PID1IN9_POSITION                 equ 0001h
PID1INH_PID1IN9_SIZE                     equ 0001h
PID1INH_PID1IN9_LENGTH                   equ 0001h
PID1INH_PID1IN9_MASK                     equ 0002h
PID1INH_PID1IN10_POSN                    equ 0002h
PID1INH_PID1IN10_POSITION                equ 0002h
PID1INH_PID1IN10_SIZE                    equ 0001h
PID1INH_PID1IN10_LENGTH                  equ 0001h
PID1INH_PID1IN10_MASK                    equ 0004h
PID1INH_PID1IN11_POSN                    equ 0003h
PID1INH_PID1IN11_POSITION                equ 0003h
PID1INH_PID1IN11_SIZE                    equ 0001h
PID1INH_PID1IN11_LENGTH                  equ 0001h
PID1INH_PID1IN11_MASK                    equ 0008h
PID1INH_PID1IN12_POSN                    equ 0004h
PID1INH_PID1IN12_POSITION                equ 0004h
PID1INH_PID1IN12_SIZE                    equ 0001h
PID1INH_PID1IN12_LENGTH                  equ 0001h
PID1INH_PID1IN12_MASK                    equ 0010h
PID1INH_PID1IN13_POSN                    equ 0005h
PID1INH_PID1IN13_POSITION                equ 0005h
PID1INH_PID1IN13_SIZE                    equ 0001h
PID1INH_PID1IN13_LENGTH                  equ 0001h
PID1INH_PID1IN13_MASK                    equ 0020h
PID1INH_PID1IN14_POSN                    equ 0006h
PID1INH_PID1IN14_POSITION                equ 0006h
PID1INH_PID1IN14_SIZE                    equ 0001h
PID1INH_PID1IN14_LENGTH                  equ 0001h
PID1INH_PID1IN14_MASK                    equ 0040h
PID1INH_PID1IN15_POSN                    equ 0007h
PID1INH_PID1IN15_POSITION                equ 0007h
PID1INH_PID1IN15_SIZE                    equ 0001h
PID1INH_PID1IN15_LENGTH                  equ 0001h
PID1INH_PID1IN15_MASK                    equ 0080h
PID1INH_IN8_POSN                         equ 0000h
PID1INH_IN8_POSITION                     equ 0000h
PID1INH_IN8_SIZE                         equ 0001h
PID1INH_IN8_LENGTH                       equ 0001h
PID1INH_IN8_MASK                         equ 0001h
PID1INH_IN9_POSN                         equ 0001h
PID1INH_IN9_POSITION                     equ 0001h
PID1INH_IN9_SIZE                         equ 0001h
PID1INH_IN9_LENGTH                       equ 0001h
PID1INH_IN9_MASK                         equ 0002h
PID1INH_IN10_POSN                        equ 0002h
PID1INH_IN10_POSITION                    equ 0002h
PID1INH_IN10_SIZE                        equ 0001h
PID1INH_IN10_LENGTH                      equ 0001h
PID1INH_IN10_MASK                        equ 0004h
PID1INH_IN11_POSN                        equ 0003h
PID1INH_IN11_POSITION                    equ 0003h
PID1INH_IN11_SIZE                        equ 0001h
PID1INH_IN11_LENGTH                      equ 0001h
PID1INH_IN11_MASK                        equ 0008h
PID1INH_IN12_POSN                        equ 0004h
PID1INH_IN12_POSITION                    equ 0004h
PID1INH_IN12_SIZE                        equ 0001h
PID1INH_IN12_LENGTH                      equ 0001h
PID1INH_IN12_MASK                        equ 0010h
PID1INH_IN13_POSN                        equ 0005h
PID1INH_IN13_POSITION                    equ 0005h
PID1INH_IN13_SIZE                        equ 0001h
PID1INH_IN13_LENGTH                      equ 0001h
PID1INH_IN13_MASK                        equ 0020h
PID1INH_IN14_POSN                        equ 0006h
PID1INH_IN14_POSITION                    equ 0006h
PID1INH_IN14_SIZE                        equ 0001h
PID1INH_IN14_LENGTH                      equ 0001h
PID1INH_IN14_MASK                        equ 0040h
PID1INH_IN15_POSN                        equ 0007h
PID1INH_IN15_POSITION                    equ 0007h
PID1INH_IN15_SIZE                        equ 0001h
PID1INH_IN15_LENGTH                      equ 0001h
PID1INH_IN15_MASK                        equ 0080h

// Register: PID1K1L
#define PID1K1L PID1K1L
PID1K1L                                  equ 0590h
// bitfield definitions
PID1K1L_PID1K10_POSN                     equ 0000h
PID1K1L_PID1K10_POSITION                 equ 0000h
PID1K1L_PID1K10_SIZE                     equ 0001h
PID1K1L_PID1K10_LENGTH                   equ 0001h
PID1K1L_PID1K10_MASK                     equ 0001h
PID1K1L_PID1K11_POSN                     equ 0001h
PID1K1L_PID1K11_POSITION                 equ 0001h
PID1K1L_PID1K11_SIZE                     equ 0001h
PID1K1L_PID1K11_LENGTH                   equ 0001h
PID1K1L_PID1K11_MASK                     equ 0002h
PID1K1L_PID1K12_POSN                     equ 0002h
PID1K1L_PID1K12_POSITION                 equ 0002h
PID1K1L_PID1K12_SIZE                     equ 0001h
PID1K1L_PID1K12_LENGTH                   equ 0001h
PID1K1L_PID1K12_MASK                     equ 0004h
PID1K1L_PID1K13_POSN                     equ 0003h
PID1K1L_PID1K13_POSITION                 equ 0003h
PID1K1L_PID1K13_SIZE                     equ 0001h
PID1K1L_PID1K13_LENGTH                   equ 0001h
PID1K1L_PID1K13_MASK                     equ 0008h
PID1K1L_PID1K14_POSN                     equ 0004h
PID1K1L_PID1K14_POSITION                 equ 0004h
PID1K1L_PID1K14_SIZE                     equ 0001h
PID1K1L_PID1K14_LENGTH                   equ 0001h
PID1K1L_PID1K14_MASK                     equ 0010h
PID1K1L_PID1K15_POSN                     equ 0005h
PID1K1L_PID1K15_POSITION                 equ 0005h
PID1K1L_PID1K15_SIZE                     equ 0001h
PID1K1L_PID1K15_LENGTH                   equ 0001h
PID1K1L_PID1K15_MASK                     equ 0020h
PID1K1L_PID1K16_POSN                     equ 0006h
PID1K1L_PID1K16_POSITION                 equ 0006h
PID1K1L_PID1K16_SIZE                     equ 0001h
PID1K1L_PID1K16_LENGTH                   equ 0001h
PID1K1L_PID1K16_MASK                     equ 0040h
PID1K1L_PID1K17_POSN                     equ 0007h
PID1K1L_PID1K17_POSITION                 equ 0007h
PID1K1L_PID1K17_SIZE                     equ 0001h
PID1K1L_PID1K17_LENGTH                   equ 0001h
PID1K1L_PID1K17_MASK                     equ 0080h
PID1K1L_K10_POSN                         equ 0000h
PID1K1L_K10_POSITION                     equ 0000h
PID1K1L_K10_SIZE                         equ 0001h
PID1K1L_K10_LENGTH                       equ 0001h
PID1K1L_K10_MASK                         equ 0001h
PID1K1L_K11_POSN                         equ 0001h
PID1K1L_K11_POSITION                     equ 0001h
PID1K1L_K11_SIZE                         equ 0001h
PID1K1L_K11_LENGTH                       equ 0001h
PID1K1L_K11_MASK                         equ 0002h
PID1K1L_K12_POSN                         equ 0002h
PID1K1L_K12_POSITION                     equ 0002h
PID1K1L_K12_SIZE                         equ 0001h
PID1K1L_K12_LENGTH                       equ 0001h
PID1K1L_K12_MASK                         equ 0004h
PID1K1L_K13_POSN                         equ 0003h
PID1K1L_K13_POSITION                     equ 0003h
PID1K1L_K13_SIZE                         equ 0001h
PID1K1L_K13_LENGTH                       equ 0001h
PID1K1L_K13_MASK                         equ 0008h
PID1K1L_K14_POSN                         equ 0004h
PID1K1L_K14_POSITION                     equ 0004h
PID1K1L_K14_SIZE                         equ 0001h
PID1K1L_K14_LENGTH                       equ 0001h
PID1K1L_K14_MASK                         equ 0010h
PID1K1L_K15_POSN                         equ 0005h
PID1K1L_K15_POSITION                     equ 0005h
PID1K1L_K15_SIZE                         equ 0001h
PID1K1L_K15_LENGTH                       equ 0001h
PID1K1L_K15_MASK                         equ 0020h
PID1K1L_K16_POSN                         equ 0006h
PID1K1L_K16_POSITION                     equ 0006h
PID1K1L_K16_SIZE                         equ 0001h
PID1K1L_K16_LENGTH                       equ 0001h
PID1K1L_K16_MASK                         equ 0040h
PID1K1L_K17_POSN                         equ 0007h
PID1K1L_K17_POSITION                     equ 0007h
PID1K1L_K17_SIZE                         equ 0001h
PID1K1L_K17_LENGTH                       equ 0001h
PID1K1L_K17_MASK                         equ 0080h

// Register: PID1K1H
#define PID1K1H PID1K1H
PID1K1H                                  equ 0591h
// bitfield definitions
PID1K1H_PID1K18_POSN                     equ 0000h
PID1K1H_PID1K18_POSITION                 equ 0000h
PID1K1H_PID1K18_SIZE                     equ 0001h
PID1K1H_PID1K18_LENGTH                   equ 0001h
PID1K1H_PID1K18_MASK                     equ 0001h
PID1K1H_PID1K19_POSN                     equ 0001h
PID1K1H_PID1K19_POSITION                 equ 0001h
PID1K1H_PID1K19_SIZE                     equ 0001h
PID1K1H_PID1K19_LENGTH                   equ 0001h
PID1K1H_PID1K19_MASK                     equ 0002h
PID1K1H_PID1K110_POSN                    equ 0002h
PID1K1H_PID1K110_POSITION                equ 0002h
PID1K1H_PID1K110_SIZE                    equ 0001h
PID1K1H_PID1K110_LENGTH                  equ 0001h
PID1K1H_PID1K110_MASK                    equ 0004h
PID1K1H_PID1K111_POSN                    equ 0003h
PID1K1H_PID1K111_POSITION                equ 0003h
PID1K1H_PID1K111_SIZE                    equ 0001h
PID1K1H_PID1K111_LENGTH                  equ 0001h
PID1K1H_PID1K111_MASK                    equ 0008h
PID1K1H_PID1K112_POSN                    equ 0004h
PID1K1H_PID1K112_POSITION                equ 0004h
PID1K1H_PID1K112_SIZE                    equ 0001h
PID1K1H_PID1K112_LENGTH                  equ 0001h
PID1K1H_PID1K112_MASK                    equ 0010h
PID1K1H_PID1K113_POSN                    equ 0005h
PID1K1H_PID1K113_POSITION                equ 0005h
PID1K1H_PID1K113_SIZE                    equ 0001h
PID1K1H_PID1K113_LENGTH                  equ 0001h
PID1K1H_PID1K113_MASK                    equ 0020h
PID1K1H_PID1K114_POSN                    equ 0006h
PID1K1H_PID1K114_POSITION                equ 0006h
PID1K1H_PID1K114_SIZE                    equ 0001h
PID1K1H_PID1K114_LENGTH                  equ 0001h
PID1K1H_PID1K114_MASK                    equ 0040h
PID1K1H_PID1K115_POSN                    equ 0007h
PID1K1H_PID1K115_POSITION                equ 0007h
PID1K1H_PID1K115_SIZE                    equ 0001h
PID1K1H_PID1K115_LENGTH                  equ 0001h
PID1K1H_PID1K115_MASK                    equ 0080h
PID1K1H_K18_POSN                         equ 0000h
PID1K1H_K18_POSITION                     equ 0000h
PID1K1H_K18_SIZE                         equ 0001h
PID1K1H_K18_LENGTH                       equ 0001h
PID1K1H_K18_MASK                         equ 0001h
PID1K1H_K19_POSN                         equ 0001h
PID1K1H_K19_POSITION                     equ 0001h
PID1K1H_K19_SIZE                         equ 0001h
PID1K1H_K19_LENGTH                       equ 0001h
PID1K1H_K19_MASK                         equ 0002h
PID1K1H_K110_POSN                        equ 0002h
PID1K1H_K110_POSITION                    equ 0002h
PID1K1H_K110_SIZE                        equ 0001h
PID1K1H_K110_LENGTH                      equ 0001h
PID1K1H_K110_MASK                        equ 0004h
PID1K1H_K111_POSN                        equ 0003h
PID1K1H_K111_POSITION                    equ 0003h
PID1K1H_K111_SIZE                        equ 0001h
PID1K1H_K111_LENGTH                      equ 0001h
PID1K1H_K111_MASK                        equ 0008h
PID1K1H_K112_POSN                        equ 0004h
PID1K1H_K112_POSITION                    equ 0004h
PID1K1H_K112_SIZE                        equ 0001h
PID1K1H_K112_LENGTH                      equ 0001h
PID1K1H_K112_MASK                        equ 0010h
PID1K1H_K113_POSN                        equ 0005h
PID1K1H_K113_POSITION                    equ 0005h
PID1K1H_K113_SIZE                        equ 0001h
PID1K1H_K113_LENGTH                      equ 0001h
PID1K1H_K113_MASK                        equ 0020h
PID1K1H_K114_POSN                        equ 0006h
PID1K1H_K114_POSITION                    equ 0006h
PID1K1H_K114_SIZE                        equ 0001h
PID1K1H_K114_LENGTH                      equ 0001h
PID1K1H_K114_MASK                        equ 0040h
PID1K1H_K115_POSN                        equ 0007h
PID1K1H_K115_POSITION                    equ 0007h
PID1K1H_K115_SIZE                        equ 0001h
PID1K1H_K115_LENGTH                      equ 0001h
PID1K1H_K115_MASK                        equ 0080h

// Register: PID1K2L
#define PID1K2L PID1K2L
PID1K2L                                  equ 0592h
// bitfield definitions
PID1K2L_PID1K20_POSN                     equ 0000h
PID1K2L_PID1K20_POSITION                 equ 0000h
PID1K2L_PID1K20_SIZE                     equ 0001h
PID1K2L_PID1K20_LENGTH                   equ 0001h
PID1K2L_PID1K20_MASK                     equ 0001h
PID1K2L_PID1K21_POSN                     equ 0001h
PID1K2L_PID1K21_POSITION                 equ 0001h
PID1K2L_PID1K21_SIZE                     equ 0001h
PID1K2L_PID1K21_LENGTH                   equ 0001h
PID1K2L_PID1K21_MASK                     equ 0002h
PID1K2L_PID1K22_POSN                     equ 0002h
PID1K2L_PID1K22_POSITION                 equ 0002h
PID1K2L_PID1K22_SIZE                     equ 0001h
PID1K2L_PID1K22_LENGTH                   equ 0001h
PID1K2L_PID1K22_MASK                     equ 0004h
PID1K2L_PID1K23_POSN                     equ 0003h
PID1K2L_PID1K23_POSITION                 equ 0003h
PID1K2L_PID1K23_SIZE                     equ 0001h
PID1K2L_PID1K23_LENGTH                   equ 0001h
PID1K2L_PID1K23_MASK                     equ 0008h
PID1K2L_PID1K24_POSN                     equ 0004h
PID1K2L_PID1K24_POSITION                 equ 0004h
PID1K2L_PID1K24_SIZE                     equ 0001h
PID1K2L_PID1K24_LENGTH                   equ 0001h
PID1K2L_PID1K24_MASK                     equ 0010h
PID1K2L_PID1K25_POSN                     equ 0005h
PID1K2L_PID1K25_POSITION                 equ 0005h
PID1K2L_PID1K25_SIZE                     equ 0001h
PID1K2L_PID1K25_LENGTH                   equ 0001h
PID1K2L_PID1K25_MASK                     equ 0020h
PID1K2L_PID1K26_POSN                     equ 0006h
PID1K2L_PID1K26_POSITION                 equ 0006h
PID1K2L_PID1K26_SIZE                     equ 0001h
PID1K2L_PID1K26_LENGTH                   equ 0001h
PID1K2L_PID1K26_MASK                     equ 0040h
PID1K2L_PID1K27_POSN                     equ 0007h
PID1K2L_PID1K27_POSITION                 equ 0007h
PID1K2L_PID1K27_SIZE                     equ 0001h
PID1K2L_PID1K27_LENGTH                   equ 0001h
PID1K2L_PID1K27_MASK                     equ 0080h
PID1K2L_K20_POSN                         equ 0000h
PID1K2L_K20_POSITION                     equ 0000h
PID1K2L_K20_SIZE                         equ 0001h
PID1K2L_K20_LENGTH                       equ 0001h
PID1K2L_K20_MASK                         equ 0001h
PID1K2L_K21_POSN                         equ 0001h
PID1K2L_K21_POSITION                     equ 0001h
PID1K2L_K21_SIZE                         equ 0001h
PID1K2L_K21_LENGTH                       equ 0001h
PID1K2L_K21_MASK                         equ 0002h
PID1K2L_K22_POSN                         equ 0002h
PID1K2L_K22_POSITION                     equ 0002h
PID1K2L_K22_SIZE                         equ 0001h
PID1K2L_K22_LENGTH                       equ 0001h
PID1K2L_K22_MASK                         equ 0004h
PID1K2L_K23_POSN                         equ 0003h
PID1K2L_K23_POSITION                     equ 0003h
PID1K2L_K23_SIZE                         equ 0001h
PID1K2L_K23_LENGTH                       equ 0001h
PID1K2L_K23_MASK                         equ 0008h
PID1K2L_K24_POSN                         equ 0004h
PID1K2L_K24_POSITION                     equ 0004h
PID1K2L_K24_SIZE                         equ 0001h
PID1K2L_K24_LENGTH                       equ 0001h
PID1K2L_K24_MASK                         equ 0010h
PID1K2L_K25_POSN                         equ 0005h
PID1K2L_K25_POSITION                     equ 0005h
PID1K2L_K25_SIZE                         equ 0001h
PID1K2L_K25_LENGTH                       equ 0001h
PID1K2L_K25_MASK                         equ 0020h
PID1K2L_K26_POSN                         equ 0006h
PID1K2L_K26_POSITION                     equ 0006h
PID1K2L_K26_SIZE                         equ 0001h
PID1K2L_K26_LENGTH                       equ 0001h
PID1K2L_K26_MASK                         equ 0040h
PID1K2L_K27_POSN                         equ 0007h
PID1K2L_K27_POSITION                     equ 0007h
PID1K2L_K27_SIZE                         equ 0001h
PID1K2L_K27_LENGTH                       equ 0001h
PID1K2L_K27_MASK                         equ 0080h

// Register: PID1K2H
#define PID1K2H PID1K2H
PID1K2H                                  equ 0593h
// bitfield definitions
PID1K2H_PID1K28_POSN                     equ 0000h
PID1K2H_PID1K28_POSITION                 equ 0000h
PID1K2H_PID1K28_SIZE                     equ 0001h
PID1K2H_PID1K28_LENGTH                   equ 0001h
PID1K2H_PID1K28_MASK                     equ 0001h
PID1K2H_PID1K29_POSN                     equ 0001h
PID1K2H_PID1K29_POSITION                 equ 0001h
PID1K2H_PID1K29_SIZE                     equ 0001h
PID1K2H_PID1K29_LENGTH                   equ 0001h
PID1K2H_PID1K29_MASK                     equ 0002h
PID1K2H_PID1K210_POSN                    equ 0002h
PID1K2H_PID1K210_POSITION                equ 0002h
PID1K2H_PID1K210_SIZE                    equ 0001h
PID1K2H_PID1K210_LENGTH                  equ 0001h
PID1K2H_PID1K210_MASK                    equ 0004h
PID1K2H_PID1K211_POSN                    equ 0003h
PID1K2H_PID1K211_POSITION                equ 0003h
PID1K2H_PID1K211_SIZE                    equ 0001h
PID1K2H_PID1K211_LENGTH                  equ 0001h
PID1K2H_PID1K211_MASK                    equ 0008h
PID1K2H_PID1K212_POSN                    equ 0004h
PID1K2H_PID1K212_POSITION                equ 0004h
PID1K2H_PID1K212_SIZE                    equ 0001h
PID1K2H_PID1K212_LENGTH                  equ 0001h
PID1K2H_PID1K212_MASK                    equ 0010h
PID1K2H_PID1K213_POSN                    equ 0005h
PID1K2H_PID1K213_POSITION                equ 0005h
PID1K2H_PID1K213_SIZE                    equ 0001h
PID1K2H_PID1K213_LENGTH                  equ 0001h
PID1K2H_PID1K213_MASK                    equ 0020h
PID1K2H_PID1K214_POSN                    equ 0006h
PID1K2H_PID1K214_POSITION                equ 0006h
PID1K2H_PID1K214_SIZE                    equ 0001h
PID1K2H_PID1K214_LENGTH                  equ 0001h
PID1K2H_PID1K214_MASK                    equ 0040h
PID1K2H_PID1K215_POSN                    equ 0007h
PID1K2H_PID1K215_POSITION                equ 0007h
PID1K2H_PID1K215_SIZE                    equ 0001h
PID1K2H_PID1K215_LENGTH                  equ 0001h
PID1K2H_PID1K215_MASK                    equ 0080h
PID1K2H_K28_POSN                         equ 0000h
PID1K2H_K28_POSITION                     equ 0000h
PID1K2H_K28_SIZE                         equ 0001h
PID1K2H_K28_LENGTH                       equ 0001h
PID1K2H_K28_MASK                         equ 0001h
PID1K2H_K29_POSN                         equ 0001h
PID1K2H_K29_POSITION                     equ 0001h
PID1K2H_K29_SIZE                         equ 0001h
PID1K2H_K29_LENGTH                       equ 0001h
PID1K2H_K29_MASK                         equ 0002h
PID1K2H_K210_POSN                        equ 0002h
PID1K2H_K210_POSITION                    equ 0002h
PID1K2H_K210_SIZE                        equ 0001h
PID1K2H_K210_LENGTH                      equ 0001h
PID1K2H_K210_MASK                        equ 0004h
PID1K2H_K211_POSN                        equ 0003h
PID1K2H_K211_POSITION                    equ 0003h
PID1K2H_K211_SIZE                        equ 0001h
PID1K2H_K211_LENGTH                      equ 0001h
PID1K2H_K211_MASK                        equ 0008h
PID1K2H_K212_POSN                        equ 0004h
PID1K2H_K212_POSITION                    equ 0004h
PID1K2H_K212_SIZE                        equ 0001h
PID1K2H_K212_LENGTH                      equ 0001h
PID1K2H_K212_MASK                        equ 0010h
PID1K2H_K213_POSN                        equ 0005h
PID1K2H_K213_POSITION                    equ 0005h
PID1K2H_K213_SIZE                        equ 0001h
PID1K2H_K213_LENGTH                      equ 0001h
PID1K2H_K213_MASK                        equ 0020h
PID1K2H_K214_POSN                        equ 0006h
PID1K2H_K214_POSITION                    equ 0006h
PID1K2H_K214_SIZE                        equ 0001h
PID1K2H_K214_LENGTH                      equ 0001h
PID1K2H_K214_MASK                        equ 0040h
PID1K2H_K215_POSN                        equ 0007h
PID1K2H_K215_POSITION                    equ 0007h
PID1K2H_K215_SIZE                        equ 0001h
PID1K2H_K215_LENGTH                      equ 0001h
PID1K2H_K215_MASK                        equ 0080h

// Register: PID1K3L
#define PID1K3L PID1K3L
PID1K3L                                  equ 0594h
// bitfield definitions
PID1K3L_PID1K30_POSN                     equ 0000h
PID1K3L_PID1K30_POSITION                 equ 0000h
PID1K3L_PID1K30_SIZE                     equ 0001h
PID1K3L_PID1K30_LENGTH                   equ 0001h
PID1K3L_PID1K30_MASK                     equ 0001h
PID1K3L_PID1K31_POSN                     equ 0001h
PID1K3L_PID1K31_POSITION                 equ 0001h
PID1K3L_PID1K31_SIZE                     equ 0001h
PID1K3L_PID1K31_LENGTH                   equ 0001h
PID1K3L_PID1K31_MASK                     equ 0002h
PID1K3L_PID1K32_POSN                     equ 0002h
PID1K3L_PID1K32_POSITION                 equ 0002h
PID1K3L_PID1K32_SIZE                     equ 0001h
PID1K3L_PID1K32_LENGTH                   equ 0001h
PID1K3L_PID1K32_MASK                     equ 0004h
PID1K3L_PID1K33_POSN                     equ 0003h
PID1K3L_PID1K33_POSITION                 equ 0003h
PID1K3L_PID1K33_SIZE                     equ 0001h
PID1K3L_PID1K33_LENGTH                   equ 0001h
PID1K3L_PID1K33_MASK                     equ 0008h
PID1K3L_PID1K34_POSN                     equ 0004h
PID1K3L_PID1K34_POSITION                 equ 0004h
PID1K3L_PID1K34_SIZE                     equ 0001h
PID1K3L_PID1K34_LENGTH                   equ 0001h
PID1K3L_PID1K34_MASK                     equ 0010h
PID1K3L_PID1K35_POSN                     equ 0005h
PID1K3L_PID1K35_POSITION                 equ 0005h
PID1K3L_PID1K35_SIZE                     equ 0001h
PID1K3L_PID1K35_LENGTH                   equ 0001h
PID1K3L_PID1K35_MASK                     equ 0020h
PID1K3L_PID1K36_POSN                     equ 0006h
PID1K3L_PID1K36_POSITION                 equ 0006h
PID1K3L_PID1K36_SIZE                     equ 0001h
PID1K3L_PID1K36_LENGTH                   equ 0001h
PID1K3L_PID1K36_MASK                     equ 0040h
PID1K3L_PID1K37_POSN                     equ 0007h
PID1K3L_PID1K37_POSITION                 equ 0007h
PID1K3L_PID1K37_SIZE                     equ 0001h
PID1K3L_PID1K37_LENGTH                   equ 0001h
PID1K3L_PID1K37_MASK                     equ 0080h
PID1K3L_K30_POSN                         equ 0000h
PID1K3L_K30_POSITION                     equ 0000h
PID1K3L_K30_SIZE                         equ 0001h
PID1K3L_K30_LENGTH                       equ 0001h
PID1K3L_K30_MASK                         equ 0001h
PID1K3L_K31_POSN                         equ 0001h
PID1K3L_K31_POSITION                     equ 0001h
PID1K3L_K31_SIZE                         equ 0001h
PID1K3L_K31_LENGTH                       equ 0001h
PID1K3L_K31_MASK                         equ 0002h
PID1K3L_K32_POSN                         equ 0002h
PID1K3L_K32_POSITION                     equ 0002h
PID1K3L_K32_SIZE                         equ 0001h
PID1K3L_K32_LENGTH                       equ 0001h
PID1K3L_K32_MASK                         equ 0004h
PID1K3L_K33_POSN                         equ 0003h
PID1K3L_K33_POSITION                     equ 0003h
PID1K3L_K33_SIZE                         equ 0001h
PID1K3L_K33_LENGTH                       equ 0001h
PID1K3L_K33_MASK                         equ 0008h
PID1K3L_K34_POSN                         equ 0004h
PID1K3L_K34_POSITION                     equ 0004h
PID1K3L_K34_SIZE                         equ 0001h
PID1K3L_K34_LENGTH                       equ 0001h
PID1K3L_K34_MASK                         equ 0010h
PID1K3L_K35_POSN                         equ 0005h
PID1K3L_K35_POSITION                     equ 0005h
PID1K3L_K35_SIZE                         equ 0001h
PID1K3L_K35_LENGTH                       equ 0001h
PID1K3L_K35_MASK                         equ 0020h
PID1K3L_K36_POSN                         equ 0006h
PID1K3L_K36_POSITION                     equ 0006h
PID1K3L_K36_SIZE                         equ 0001h
PID1K3L_K36_LENGTH                       equ 0001h
PID1K3L_K36_MASK                         equ 0040h
PID1K3L_K37_POSN                         equ 0007h
PID1K3L_K37_POSITION                     equ 0007h
PID1K3L_K37_SIZE                         equ 0001h
PID1K3L_K37_LENGTH                       equ 0001h
PID1K3L_K37_MASK                         equ 0080h

// Register: PID1K3H
#define PID1K3H PID1K3H
PID1K3H                                  equ 0595h
// bitfield definitions
PID1K3H_PID1K38_POSN                     equ 0000h
PID1K3H_PID1K38_POSITION                 equ 0000h
PID1K3H_PID1K38_SIZE                     equ 0001h
PID1K3H_PID1K38_LENGTH                   equ 0001h
PID1K3H_PID1K38_MASK                     equ 0001h
PID1K3H_PID1K39_POSN                     equ 0001h
PID1K3H_PID1K39_POSITION                 equ 0001h
PID1K3H_PID1K39_SIZE                     equ 0001h
PID1K3H_PID1K39_LENGTH                   equ 0001h
PID1K3H_PID1K39_MASK                     equ 0002h
PID1K3H_PID1K310_POSN                    equ 0002h
PID1K3H_PID1K310_POSITION                equ 0002h
PID1K3H_PID1K310_SIZE                    equ 0001h
PID1K3H_PID1K310_LENGTH                  equ 0001h
PID1K3H_PID1K310_MASK                    equ 0004h
PID1K3H_PID1K311_POSN                    equ 0003h
PID1K3H_PID1K311_POSITION                equ 0003h
PID1K3H_PID1K311_SIZE                    equ 0001h
PID1K3H_PID1K311_LENGTH                  equ 0001h
PID1K3H_PID1K311_MASK                    equ 0008h
PID1K3H_PID1K312_POSN                    equ 0004h
PID1K3H_PID1K312_POSITION                equ 0004h
PID1K3H_PID1K312_SIZE                    equ 0001h
PID1K3H_PID1K312_LENGTH                  equ 0001h
PID1K3H_PID1K312_MASK                    equ 0010h
PID1K3H_PID1K313_POSN                    equ 0005h
PID1K3H_PID1K313_POSITION                equ 0005h
PID1K3H_PID1K313_SIZE                    equ 0001h
PID1K3H_PID1K313_LENGTH                  equ 0001h
PID1K3H_PID1K313_MASK                    equ 0020h
PID1K3H_PID1K314_POSN                    equ 0006h
PID1K3H_PID1K314_POSITION                equ 0006h
PID1K3H_PID1K314_SIZE                    equ 0001h
PID1K3H_PID1K314_LENGTH                  equ 0001h
PID1K3H_PID1K314_MASK                    equ 0040h
PID1K3H_PID1K315_POSN                    equ 0007h
PID1K3H_PID1K315_POSITION                equ 0007h
PID1K3H_PID1K315_SIZE                    equ 0001h
PID1K3H_PID1K315_LENGTH                  equ 0001h
PID1K3H_PID1K315_MASK                    equ 0080h
PID1K3H_K38_POSN                         equ 0000h
PID1K3H_K38_POSITION                     equ 0000h
PID1K3H_K38_SIZE                         equ 0001h
PID1K3H_K38_LENGTH                       equ 0001h
PID1K3H_K38_MASK                         equ 0001h
PID1K3H_K39_POSN                         equ 0001h
PID1K3H_K39_POSITION                     equ 0001h
PID1K3H_K39_SIZE                         equ 0001h
PID1K3H_K39_LENGTH                       equ 0001h
PID1K3H_K39_MASK                         equ 0002h
PID1K3H_K310_POSN                        equ 0002h
PID1K3H_K310_POSITION                    equ 0002h
PID1K3H_K310_SIZE                        equ 0001h
PID1K3H_K310_LENGTH                      equ 0001h
PID1K3H_K310_MASK                        equ 0004h
PID1K3H_K311_POSN                        equ 0003h
PID1K3H_K311_POSITION                    equ 0003h
PID1K3H_K311_SIZE                        equ 0001h
PID1K3H_K311_LENGTH                      equ 0001h
PID1K3H_K311_MASK                        equ 0008h
PID1K3H_K312_POSN                        equ 0004h
PID1K3H_K312_POSITION                    equ 0004h
PID1K3H_K312_SIZE                        equ 0001h
PID1K3H_K312_LENGTH                      equ 0001h
PID1K3H_K312_MASK                        equ 0010h
PID1K3H_K313_POSN                        equ 0005h
PID1K3H_K313_POSITION                    equ 0005h
PID1K3H_K313_SIZE                        equ 0001h
PID1K3H_K313_LENGTH                      equ 0001h
PID1K3H_K313_MASK                        equ 0020h
PID1K3H_K314_POSN                        equ 0006h
PID1K3H_K314_POSITION                    equ 0006h
PID1K3H_K314_SIZE                        equ 0001h
PID1K3H_K314_LENGTH                      equ 0001h
PID1K3H_K314_MASK                        equ 0040h
PID1K3H_K315_POSN                        equ 0007h
PID1K3H_K315_POSITION                    equ 0007h
PID1K3H_K315_SIZE                        equ 0001h
PID1K3H_K315_LENGTH                      equ 0001h
PID1K3H_K315_MASK                        equ 0080h

// Register: PID1OUTLL
#define PID1OUTLL PID1OUTLL
PID1OUTLL                                equ 0596h
// bitfield definitions
PID1OUTLL_PID1OUT0_POSN                  equ 0000h
PID1OUTLL_PID1OUT0_POSITION              equ 0000h
PID1OUTLL_PID1OUT0_SIZE                  equ 0001h
PID1OUTLL_PID1OUT0_LENGTH                equ 0001h
PID1OUTLL_PID1OUT0_MASK                  equ 0001h
PID1OUTLL_PID1OUT1_POSN                  equ 0001h
PID1OUTLL_PID1OUT1_POSITION              equ 0001h
PID1OUTLL_PID1OUT1_SIZE                  equ 0001h
PID1OUTLL_PID1OUT1_LENGTH                equ 0001h
PID1OUTLL_PID1OUT1_MASK                  equ 0002h
PID1OUTLL_PID1OUT2_POSN                  equ 0002h
PID1OUTLL_PID1OUT2_POSITION              equ 0002h
PID1OUTLL_PID1OUT2_SIZE                  equ 0001h
PID1OUTLL_PID1OUT2_LENGTH                equ 0001h
PID1OUTLL_PID1OUT2_MASK                  equ 0004h
PID1OUTLL_PID1OUT3_POSN                  equ 0003h
PID1OUTLL_PID1OUT3_POSITION              equ 0003h
PID1OUTLL_PID1OUT3_SIZE                  equ 0001h
PID1OUTLL_PID1OUT3_LENGTH                equ 0001h
PID1OUTLL_PID1OUT3_MASK                  equ 0008h
PID1OUTLL_PID1OUT4_POSN                  equ 0004h
PID1OUTLL_PID1OUT4_POSITION              equ 0004h
PID1OUTLL_PID1OUT4_SIZE                  equ 0001h
PID1OUTLL_PID1OUT4_LENGTH                equ 0001h
PID1OUTLL_PID1OUT4_MASK                  equ 0010h
PID1OUTLL_PID1OUT5_POSN                  equ 0005h
PID1OUTLL_PID1OUT5_POSITION              equ 0005h
PID1OUTLL_PID1OUT5_SIZE                  equ 0001h
PID1OUTLL_PID1OUT5_LENGTH                equ 0001h
PID1OUTLL_PID1OUT5_MASK                  equ 0020h
PID1OUTLL_PID1OUT6_POSN                  equ 0006h
PID1OUTLL_PID1OUT6_POSITION              equ 0006h
PID1OUTLL_PID1OUT6_SIZE                  equ 0001h
PID1OUTLL_PID1OUT6_LENGTH                equ 0001h
PID1OUTLL_PID1OUT6_MASK                  equ 0040h
PID1OUTLL_PID1OUT7_POSN                  equ 0007h
PID1OUTLL_PID1OUT7_POSITION              equ 0007h
PID1OUTLL_PID1OUT7_SIZE                  equ 0001h
PID1OUTLL_PID1OUT7_LENGTH                equ 0001h
PID1OUTLL_PID1OUT7_MASK                  equ 0080h
PID1OUTLL_OUT0_POSN                      equ 0000h
PID1OUTLL_OUT0_POSITION                  equ 0000h
PID1OUTLL_OUT0_SIZE                      equ 0001h
PID1OUTLL_OUT0_LENGTH                    equ 0001h
PID1OUTLL_OUT0_MASK                      equ 0001h
PID1OUTLL_OUT1_POSN                      equ 0001h
PID1OUTLL_OUT1_POSITION                  equ 0001h
PID1OUTLL_OUT1_SIZE                      equ 0001h
PID1OUTLL_OUT1_LENGTH                    equ 0001h
PID1OUTLL_OUT1_MASK                      equ 0002h
PID1OUTLL_OUT2_POSN                      equ 0002h
PID1OUTLL_OUT2_POSITION                  equ 0002h
PID1OUTLL_OUT2_SIZE                      equ 0001h
PID1OUTLL_OUT2_LENGTH                    equ 0001h
PID1OUTLL_OUT2_MASK                      equ 0004h
PID1OUTLL_OUT3_POSN                      equ 0003h
PID1OUTLL_OUT3_POSITION                  equ 0003h
PID1OUTLL_OUT3_SIZE                      equ 0001h
PID1OUTLL_OUT3_LENGTH                    equ 0001h
PID1OUTLL_OUT3_MASK                      equ 0008h
PID1OUTLL_OUT4_POSN                      equ 0004h
PID1OUTLL_OUT4_POSITION                  equ 0004h
PID1OUTLL_OUT4_SIZE                      equ 0001h
PID1OUTLL_OUT4_LENGTH                    equ 0001h
PID1OUTLL_OUT4_MASK                      equ 0010h
PID1OUTLL_OUT5_POSN                      equ 0005h
PID1OUTLL_OUT5_POSITION                  equ 0005h
PID1OUTLL_OUT5_SIZE                      equ 0001h
PID1OUTLL_OUT5_LENGTH                    equ 0001h
PID1OUTLL_OUT5_MASK                      equ 0020h
PID1OUTLL_OUT6_POSN                      equ 0006h
PID1OUTLL_OUT6_POSITION                  equ 0006h
PID1OUTLL_OUT6_SIZE                      equ 0001h
PID1OUTLL_OUT6_LENGTH                    equ 0001h
PID1OUTLL_OUT6_MASK                      equ 0040h
PID1OUTLL_OUT7_POSN                      equ 0007h
PID1OUTLL_OUT7_POSITION                  equ 0007h
PID1OUTLL_OUT7_SIZE                      equ 0001h
PID1OUTLL_OUT7_LENGTH                    equ 0001h
PID1OUTLL_OUT7_MASK                      equ 0080h

// Register: PID1OUTLH
#define PID1OUTLH PID1OUTLH
PID1OUTLH                                equ 0597h
// bitfield definitions
PID1OUTLH_PID1OUT8_POSN                  equ 0000h
PID1OUTLH_PID1OUT8_POSITION              equ 0000h
PID1OUTLH_PID1OUT8_SIZE                  equ 0001h
PID1OUTLH_PID1OUT8_LENGTH                equ 0001h
PID1OUTLH_PID1OUT8_MASK                  equ 0001h
PID1OUTLH_PID1OUT9_POSN                  equ 0001h
PID1OUTLH_PID1OUT9_POSITION              equ 0001h
PID1OUTLH_PID1OUT9_SIZE                  equ 0001h
PID1OUTLH_PID1OUT9_LENGTH                equ 0001h
PID1OUTLH_PID1OUT9_MASK                  equ 0002h
PID1OUTLH_PID1OUT10_POSN                 equ 0002h
PID1OUTLH_PID1OUT10_POSITION             equ 0002h
PID1OUTLH_PID1OUT10_SIZE                 equ 0001h
PID1OUTLH_PID1OUT10_LENGTH               equ 0001h
PID1OUTLH_PID1OUT10_MASK                 equ 0004h
PID1OUTLH_PID1OUT11_POSN                 equ 0003h
PID1OUTLH_PID1OUT11_POSITION             equ 0003h
PID1OUTLH_PID1OUT11_SIZE                 equ 0001h
PID1OUTLH_PID1OUT11_LENGTH               equ 0001h
PID1OUTLH_PID1OUT11_MASK                 equ 0008h
PID1OUTLH_PID1OUT12_POSN                 equ 0004h
PID1OUTLH_PID1OUT12_POSITION             equ 0004h
PID1OUTLH_PID1OUT12_SIZE                 equ 0001h
PID1OUTLH_PID1OUT12_LENGTH               equ 0001h
PID1OUTLH_PID1OUT12_MASK                 equ 0010h
PID1OUTLH_PID1OUT13_POSN                 equ 0005h
PID1OUTLH_PID1OUT13_POSITION             equ 0005h
PID1OUTLH_PID1OUT13_SIZE                 equ 0001h
PID1OUTLH_PID1OUT13_LENGTH               equ 0001h
PID1OUTLH_PID1OUT13_MASK                 equ 0020h
PID1OUTLH_PID1OUT14_POSN                 equ 0006h
PID1OUTLH_PID1OUT14_POSITION             equ 0006h
PID1OUTLH_PID1OUT14_SIZE                 equ 0001h
PID1OUTLH_PID1OUT14_LENGTH               equ 0001h
PID1OUTLH_PID1OUT14_MASK                 equ 0040h
PID1OUTLH_PID1OUT15_POSN                 equ 0007h
PID1OUTLH_PID1OUT15_POSITION             equ 0007h
PID1OUTLH_PID1OUT15_SIZE                 equ 0001h
PID1OUTLH_PID1OUT15_LENGTH               equ 0001h
PID1OUTLH_PID1OUT15_MASK                 equ 0080h
PID1OUTLH_OUT8_POSN                      equ 0000h
PID1OUTLH_OUT8_POSITION                  equ 0000h
PID1OUTLH_OUT8_SIZE                      equ 0001h
PID1OUTLH_OUT8_LENGTH                    equ 0001h
PID1OUTLH_OUT8_MASK                      equ 0001h
PID1OUTLH_OUT9_POSN                      equ 0001h
PID1OUTLH_OUT9_POSITION                  equ 0001h
PID1OUTLH_OUT9_SIZE                      equ 0001h
PID1OUTLH_OUT9_LENGTH                    equ 0001h
PID1OUTLH_OUT9_MASK                      equ 0002h
PID1OUTLH_OUT10_POSN                     equ 0002h
PID1OUTLH_OUT10_POSITION                 equ 0002h
PID1OUTLH_OUT10_SIZE                     equ 0001h
PID1OUTLH_OUT10_LENGTH                   equ 0001h
PID1OUTLH_OUT10_MASK                     equ 0004h
PID1OUTLH_OUT11_POSN                     equ 0003h
PID1OUTLH_OUT11_POSITION                 equ 0003h
PID1OUTLH_OUT11_SIZE                     equ 0001h
PID1OUTLH_OUT11_LENGTH                   equ 0001h
PID1OUTLH_OUT11_MASK                     equ 0008h
PID1OUTLH_OUT12_POSN                     equ 0004h
PID1OUTLH_OUT12_POSITION                 equ 0004h
PID1OUTLH_OUT12_SIZE                     equ 0001h
PID1OUTLH_OUT12_LENGTH                   equ 0001h
PID1OUTLH_OUT12_MASK                     equ 0010h
PID1OUTLH_OUT13_POSN                     equ 0005h
PID1OUTLH_OUT13_POSITION                 equ 0005h
PID1OUTLH_OUT13_SIZE                     equ 0001h
PID1OUTLH_OUT13_LENGTH                   equ 0001h
PID1OUTLH_OUT13_MASK                     equ 0020h
PID1OUTLH_OUT14_POSN                     equ 0006h
PID1OUTLH_OUT14_POSITION                 equ 0006h
PID1OUTLH_OUT14_SIZE                     equ 0001h
PID1OUTLH_OUT14_LENGTH                   equ 0001h
PID1OUTLH_OUT14_MASK                     equ 0040h
PID1OUTLH_OUT15_POSN                     equ 0007h
PID1OUTLH_OUT15_POSITION                 equ 0007h
PID1OUTLH_OUT15_SIZE                     equ 0001h
PID1OUTLH_OUT15_LENGTH                   equ 0001h
PID1OUTLH_OUT15_MASK                     equ 0080h

// Register: PID1OUTHL
#define PID1OUTHL PID1OUTHL
PID1OUTHL                                equ 0598h
// bitfield definitions
PID1OUTHL_PID1OUT16_POSN                 equ 0000h
PID1OUTHL_PID1OUT16_POSITION             equ 0000h
PID1OUTHL_PID1OUT16_SIZE                 equ 0001h
PID1OUTHL_PID1OUT16_LENGTH               equ 0001h
PID1OUTHL_PID1OUT16_MASK                 equ 0001h
PID1OUTHL_PID1OUT17_POSN                 equ 0001h
PID1OUTHL_PID1OUT17_POSITION             equ 0001h
PID1OUTHL_PID1OUT17_SIZE                 equ 0001h
PID1OUTHL_PID1OUT17_LENGTH               equ 0001h
PID1OUTHL_PID1OUT17_MASK                 equ 0002h
PID1OUTHL_PID1OUT18_POSN                 equ 0002h
PID1OUTHL_PID1OUT18_POSITION             equ 0002h
PID1OUTHL_PID1OUT18_SIZE                 equ 0001h
PID1OUTHL_PID1OUT18_LENGTH               equ 0001h
PID1OUTHL_PID1OUT18_MASK                 equ 0004h
PID1OUTHL_PID1OUT19_POSN                 equ 0003h
PID1OUTHL_PID1OUT19_POSITION             equ 0003h
PID1OUTHL_PID1OUT19_SIZE                 equ 0001h
PID1OUTHL_PID1OUT19_LENGTH               equ 0001h
PID1OUTHL_PID1OUT19_MASK                 equ 0008h
PID1OUTHL_PID1OUT20_POSN                 equ 0004h
PID1OUTHL_PID1OUT20_POSITION             equ 0004h
PID1OUTHL_PID1OUT20_SIZE                 equ 0001h
PID1OUTHL_PID1OUT20_LENGTH               equ 0001h
PID1OUTHL_PID1OUT20_MASK                 equ 0010h
PID1OUTHL_PID1OUT21_POSN                 equ 0005h
PID1OUTHL_PID1OUT21_POSITION             equ 0005h
PID1OUTHL_PID1OUT21_SIZE                 equ 0001h
PID1OUTHL_PID1OUT21_LENGTH               equ 0001h
PID1OUTHL_PID1OUT21_MASK                 equ 0020h
PID1OUTHL_PID1OUT22_POSN                 equ 0006h
PID1OUTHL_PID1OUT22_POSITION             equ 0006h
PID1OUTHL_PID1OUT22_SIZE                 equ 0001h
PID1OUTHL_PID1OUT22_LENGTH               equ 0001h
PID1OUTHL_PID1OUT22_MASK                 equ 0040h
PID1OUTHL_PID1OUT23_POSN                 equ 0007h
PID1OUTHL_PID1OUT23_POSITION             equ 0007h
PID1OUTHL_PID1OUT23_SIZE                 equ 0001h
PID1OUTHL_PID1OUT23_LENGTH               equ 0001h
PID1OUTHL_PID1OUT23_MASK                 equ 0080h
PID1OUTHL_OUT16_POSN                     equ 0000h
PID1OUTHL_OUT16_POSITION                 equ 0000h
PID1OUTHL_OUT16_SIZE                     equ 0001h
PID1OUTHL_OUT16_LENGTH                   equ 0001h
PID1OUTHL_OUT16_MASK                     equ 0001h
PID1OUTHL_OUT17_POSN                     equ 0001h
PID1OUTHL_OUT17_POSITION                 equ 0001h
PID1OUTHL_OUT17_SIZE                     equ 0001h
PID1OUTHL_OUT17_LENGTH                   equ 0001h
PID1OUTHL_OUT17_MASK                     equ 0002h
PID1OUTHL_OUT18_POSN                     equ 0002h
PID1OUTHL_OUT18_POSITION                 equ 0002h
PID1OUTHL_OUT18_SIZE                     equ 0001h
PID1OUTHL_OUT18_LENGTH                   equ 0001h
PID1OUTHL_OUT18_MASK                     equ 0004h
PID1OUTHL_OUT19_POSN                     equ 0003h
PID1OUTHL_OUT19_POSITION                 equ 0003h
PID1OUTHL_OUT19_SIZE                     equ 0001h
PID1OUTHL_OUT19_LENGTH                   equ 0001h
PID1OUTHL_OUT19_MASK                     equ 0008h
PID1OUTHL_OUT20_POSN                     equ 0004h
PID1OUTHL_OUT20_POSITION                 equ 0004h
PID1OUTHL_OUT20_SIZE                     equ 0001h
PID1OUTHL_OUT20_LENGTH                   equ 0001h
PID1OUTHL_OUT20_MASK                     equ 0010h
PID1OUTHL_OUT21_POSN                     equ 0005h
PID1OUTHL_OUT21_POSITION                 equ 0005h
PID1OUTHL_OUT21_SIZE                     equ 0001h
PID1OUTHL_OUT21_LENGTH                   equ 0001h
PID1OUTHL_OUT21_MASK                     equ 0020h
PID1OUTHL_OUT22_POSN                     equ 0006h
PID1OUTHL_OUT22_POSITION                 equ 0006h
PID1OUTHL_OUT22_SIZE                     equ 0001h
PID1OUTHL_OUT22_LENGTH                   equ 0001h
PID1OUTHL_OUT22_MASK                     equ 0040h
PID1OUTHL_OUT23_POSN                     equ 0007h
PID1OUTHL_OUT23_POSITION                 equ 0007h
PID1OUTHL_OUT23_SIZE                     equ 0001h
PID1OUTHL_OUT23_LENGTH                   equ 0001h
PID1OUTHL_OUT23_MASK                     equ 0080h

// Register: PID1OUTHH
#define PID1OUTHH PID1OUTHH
PID1OUTHH                                equ 0599h
// bitfield definitions
PID1OUTHH_PID1OUT24_POSN                 equ 0000h
PID1OUTHH_PID1OUT24_POSITION             equ 0000h
PID1OUTHH_PID1OUT24_SIZE                 equ 0001h
PID1OUTHH_PID1OUT24_LENGTH               equ 0001h
PID1OUTHH_PID1OUT24_MASK                 equ 0001h
PID1OUTHH_PID1OUT25_POSN                 equ 0001h
PID1OUTHH_PID1OUT25_POSITION             equ 0001h
PID1OUTHH_PID1OUT25_SIZE                 equ 0001h
PID1OUTHH_PID1OUT25_LENGTH               equ 0001h
PID1OUTHH_PID1OUT25_MASK                 equ 0002h
PID1OUTHH_PID1OUT26_POSN                 equ 0002h
PID1OUTHH_PID1OUT26_POSITION             equ 0002h
PID1OUTHH_PID1OUT26_SIZE                 equ 0001h
PID1OUTHH_PID1OUT26_LENGTH               equ 0001h
PID1OUTHH_PID1OUT26_MASK                 equ 0004h
PID1OUTHH_PID1OUT27_POSN                 equ 0003h
PID1OUTHH_PID1OUT27_POSITION             equ 0003h
PID1OUTHH_PID1OUT27_SIZE                 equ 0001h
PID1OUTHH_PID1OUT27_LENGTH               equ 0001h
PID1OUTHH_PID1OUT27_MASK                 equ 0008h
PID1OUTHH_PID1OUT28_POSN                 equ 0004h
PID1OUTHH_PID1OUT28_POSITION             equ 0004h
PID1OUTHH_PID1OUT28_SIZE                 equ 0001h
PID1OUTHH_PID1OUT28_LENGTH               equ 0001h
PID1OUTHH_PID1OUT28_MASK                 equ 0010h
PID1OUTHH_PID1OUT29_POSN                 equ 0005h
PID1OUTHH_PID1OUT29_POSITION             equ 0005h
PID1OUTHH_PID1OUT29_SIZE                 equ 0001h
PID1OUTHH_PID1OUT29_LENGTH               equ 0001h
PID1OUTHH_PID1OUT29_MASK                 equ 0020h
PID1OUTHH_PID1OUT30_POSN                 equ 0006h
PID1OUTHH_PID1OUT30_POSITION             equ 0006h
PID1OUTHH_PID1OUT30_SIZE                 equ 0001h
PID1OUTHH_PID1OUT30_LENGTH               equ 0001h
PID1OUTHH_PID1OUT30_MASK                 equ 0040h
PID1OUTHH_PID1OUT31_POSN                 equ 0007h
PID1OUTHH_PID1OUT31_POSITION             equ 0007h
PID1OUTHH_PID1OUT31_SIZE                 equ 0001h
PID1OUTHH_PID1OUT31_LENGTH               equ 0001h
PID1OUTHH_PID1OUT31_MASK                 equ 0080h
PID1OUTHH_OUT24_POSN                     equ 0000h
PID1OUTHH_OUT24_POSITION                 equ 0000h
PID1OUTHH_OUT24_SIZE                     equ 0001h
PID1OUTHH_OUT24_LENGTH                   equ 0001h
PID1OUTHH_OUT24_MASK                     equ 0001h
PID1OUTHH_OUT25_POSN                     equ 0001h
PID1OUTHH_OUT25_POSITION                 equ 0001h
PID1OUTHH_OUT25_SIZE                     equ 0001h
PID1OUTHH_OUT25_LENGTH                   equ 0001h
PID1OUTHH_OUT25_MASK                     equ 0002h
PID1OUTHH_OUT26_POSN                     equ 0002h
PID1OUTHH_OUT26_POSITION                 equ 0002h
PID1OUTHH_OUT26_SIZE                     equ 0001h
PID1OUTHH_OUT26_LENGTH                   equ 0001h
PID1OUTHH_OUT26_MASK                     equ 0004h
PID1OUTHH_OUT27_POSN                     equ 0003h
PID1OUTHH_OUT27_POSITION                 equ 0003h
PID1OUTHH_OUT27_SIZE                     equ 0001h
PID1OUTHH_OUT27_LENGTH                   equ 0001h
PID1OUTHH_OUT27_MASK                     equ 0008h
PID1OUTHH_OUT28_POSN                     equ 0004h
PID1OUTHH_OUT28_POSITION                 equ 0004h
PID1OUTHH_OUT28_SIZE                     equ 0001h
PID1OUTHH_OUT28_LENGTH                   equ 0001h
PID1OUTHH_OUT28_MASK                     equ 0010h
PID1OUTHH_OUT29_POSN                     equ 0005h
PID1OUTHH_OUT29_POSITION                 equ 0005h
PID1OUTHH_OUT29_SIZE                     equ 0001h
PID1OUTHH_OUT29_LENGTH                   equ 0001h
PID1OUTHH_OUT29_MASK                     equ 0020h
PID1OUTHH_OUT30_POSN                     equ 0006h
PID1OUTHH_OUT30_POSITION                 equ 0006h
PID1OUTHH_OUT30_SIZE                     equ 0001h
PID1OUTHH_OUT30_LENGTH                   equ 0001h
PID1OUTHH_OUT30_MASK                     equ 0040h
PID1OUTHH_OUT31_POSN                     equ 0007h
PID1OUTHH_OUT31_POSITION                 equ 0007h
PID1OUTHH_OUT31_SIZE                     equ 0001h
PID1OUTHH_OUT31_LENGTH                   equ 0001h
PID1OUTHH_OUT31_MASK                     equ 0080h

// Register: PID1OUTU
#define PID1OUTU PID1OUTU
PID1OUTU                                 equ 059Ah
// bitfield definitions
PID1OUTU_PID1OUT32_POSN                  equ 0000h
PID1OUTU_PID1OUT32_POSITION              equ 0000h
PID1OUTU_PID1OUT32_SIZE                  equ 0001h
PID1OUTU_PID1OUT32_LENGTH                equ 0001h
PID1OUTU_PID1OUT32_MASK                  equ 0001h
PID1OUTU_PID1OUT33_POSN                  equ 0001h
PID1OUTU_PID1OUT33_POSITION              equ 0001h
PID1OUTU_PID1OUT33_SIZE                  equ 0001h
PID1OUTU_PID1OUT33_LENGTH                equ 0001h
PID1OUTU_PID1OUT33_MASK                  equ 0002h
PID1OUTU_PID1OUT34_POSN                  equ 0002h
PID1OUTU_PID1OUT34_POSITION              equ 0002h
PID1OUTU_PID1OUT34_SIZE                  equ 0001h
PID1OUTU_PID1OUT34_LENGTH                equ 0001h
PID1OUTU_PID1OUT34_MASK                  equ 0004h
PID1OUTU_PID1OUT35_POSN                  equ 0003h
PID1OUTU_PID1OUT35_POSITION              equ 0003h
PID1OUTU_PID1OUT35_SIZE                  equ 0001h
PID1OUTU_PID1OUT35_LENGTH                equ 0001h
PID1OUTU_PID1OUT35_MASK                  equ 0008h
PID1OUTU_OUT32_POSN                      equ 0000h
PID1OUTU_OUT32_POSITION                  equ 0000h
PID1OUTU_OUT32_SIZE                      equ 0001h
PID1OUTU_OUT32_LENGTH                    equ 0001h
PID1OUTU_OUT32_MASK                      equ 0001h
PID1OUTU_OUT33_POSN                      equ 0001h
PID1OUTU_OUT33_POSITION                  equ 0001h
PID1OUTU_OUT33_SIZE                      equ 0001h
PID1OUTU_OUT33_LENGTH                    equ 0001h
PID1OUTU_OUT33_MASK                      equ 0002h
PID1OUTU_OUT34_POSN                      equ 0002h
PID1OUTU_OUT34_POSITION                  equ 0002h
PID1OUTU_OUT34_SIZE                      equ 0001h
PID1OUTU_OUT34_LENGTH                    equ 0001h
PID1OUTU_OUT34_MASK                      equ 0004h
PID1OUTU_OUT35_POSN                      equ 0003h
PID1OUTU_OUT35_POSITION                  equ 0003h
PID1OUTU_OUT35_SIZE                      equ 0001h
PID1OUTU_OUT35_LENGTH                    equ 0001h
PID1OUTU_OUT35_MASK                      equ 0008h

// Register: PID1Z1L
#define PID1Z1L PID1Z1L
PID1Z1L                                  equ 059Bh
// bitfield definitions
PID1Z1L_PID1Z10_POSN                     equ 0000h
PID1Z1L_PID1Z10_POSITION                 equ 0000h
PID1Z1L_PID1Z10_SIZE                     equ 0001h
PID1Z1L_PID1Z10_LENGTH                   equ 0001h
PID1Z1L_PID1Z10_MASK                     equ 0001h
PID1Z1L_PID1Z11_POSN                     equ 0001h
PID1Z1L_PID1Z11_POSITION                 equ 0001h
PID1Z1L_PID1Z11_SIZE                     equ 0001h
PID1Z1L_PID1Z11_LENGTH                   equ 0001h
PID1Z1L_PID1Z11_MASK                     equ 0002h
PID1Z1L_PID1Z12_POSN                     equ 0002h
PID1Z1L_PID1Z12_POSITION                 equ 0002h
PID1Z1L_PID1Z12_SIZE                     equ 0001h
PID1Z1L_PID1Z12_LENGTH                   equ 0001h
PID1Z1L_PID1Z12_MASK                     equ 0004h
PID1Z1L_PID1Z13_POSN                     equ 0003h
PID1Z1L_PID1Z13_POSITION                 equ 0003h
PID1Z1L_PID1Z13_SIZE                     equ 0001h
PID1Z1L_PID1Z13_LENGTH                   equ 0001h
PID1Z1L_PID1Z13_MASK                     equ 0008h
PID1Z1L_PID1Z14_POSN                     equ 0004h
PID1Z1L_PID1Z14_POSITION                 equ 0004h
PID1Z1L_PID1Z14_SIZE                     equ 0001h
PID1Z1L_PID1Z14_LENGTH                   equ 0001h
PID1Z1L_PID1Z14_MASK                     equ 0010h
PID1Z1L_PID1Z15_POSN                     equ 0005h
PID1Z1L_PID1Z15_POSITION                 equ 0005h
PID1Z1L_PID1Z15_SIZE                     equ 0001h
PID1Z1L_PID1Z15_LENGTH                   equ 0001h
PID1Z1L_PID1Z15_MASK                     equ 0020h
PID1Z1L_PID1Z16_POSN                     equ 0006h
PID1Z1L_PID1Z16_POSITION                 equ 0006h
PID1Z1L_PID1Z16_SIZE                     equ 0001h
PID1Z1L_PID1Z16_LENGTH                   equ 0001h
PID1Z1L_PID1Z16_MASK                     equ 0040h
PID1Z1L_PID1Z17_POSN                     equ 0007h
PID1Z1L_PID1Z17_POSITION                 equ 0007h
PID1Z1L_PID1Z17_SIZE                     equ 0001h
PID1Z1L_PID1Z17_LENGTH                   equ 0001h
PID1Z1L_PID1Z17_MASK                     equ 0080h
PID1Z1L_Z10_POSN                         equ 0000h
PID1Z1L_Z10_POSITION                     equ 0000h
PID1Z1L_Z10_SIZE                         equ 0001h
PID1Z1L_Z10_LENGTH                       equ 0001h
PID1Z1L_Z10_MASK                         equ 0001h
PID1Z1L_Z11_POSN                         equ 0001h
PID1Z1L_Z11_POSITION                     equ 0001h
PID1Z1L_Z11_SIZE                         equ 0001h
PID1Z1L_Z11_LENGTH                       equ 0001h
PID1Z1L_Z11_MASK                         equ 0002h
PID1Z1L_Z12_POSN                         equ 0002h
PID1Z1L_Z12_POSITION                     equ 0002h
PID1Z1L_Z12_SIZE                         equ 0001h
PID1Z1L_Z12_LENGTH                       equ 0001h
PID1Z1L_Z12_MASK                         equ 0004h
PID1Z1L_Z13_POSN                         equ 0003h
PID1Z1L_Z13_POSITION                     equ 0003h
PID1Z1L_Z13_SIZE                         equ 0001h
PID1Z1L_Z13_LENGTH                       equ 0001h
PID1Z1L_Z13_MASK                         equ 0008h
PID1Z1L_Z14_POSN                         equ 0004h
PID1Z1L_Z14_POSITION                     equ 0004h
PID1Z1L_Z14_SIZE                         equ 0001h
PID1Z1L_Z14_LENGTH                       equ 0001h
PID1Z1L_Z14_MASK                         equ 0010h
PID1Z1L_Z15_POSN                         equ 0005h
PID1Z1L_Z15_POSITION                     equ 0005h
PID1Z1L_Z15_SIZE                         equ 0001h
PID1Z1L_Z15_LENGTH                       equ 0001h
PID1Z1L_Z15_MASK                         equ 0020h
PID1Z1L_Z16_POSN                         equ 0006h
PID1Z1L_Z16_POSITION                     equ 0006h
PID1Z1L_Z16_SIZE                         equ 0001h
PID1Z1L_Z16_LENGTH                       equ 0001h
PID1Z1L_Z16_MASK                         equ 0040h
PID1Z1L_Z17_POSN                         equ 0007h
PID1Z1L_Z17_POSITION                     equ 0007h
PID1Z1L_Z17_SIZE                         equ 0001h
PID1Z1L_Z17_LENGTH                       equ 0001h
PID1Z1L_Z17_MASK                         equ 0080h

// Register: PID1Z1H
#define PID1Z1H PID1Z1H
PID1Z1H                                  equ 059Ch
// bitfield definitions
PID1Z1H_PID1Z18_POSN                     equ 0000h
PID1Z1H_PID1Z18_POSITION                 equ 0000h
PID1Z1H_PID1Z18_SIZE                     equ 0001h
PID1Z1H_PID1Z18_LENGTH                   equ 0001h
PID1Z1H_PID1Z18_MASK                     equ 0001h
PID1Z1H_PID1Z19_POSN                     equ 0001h
PID1Z1H_PID1Z19_POSITION                 equ 0001h
PID1Z1H_PID1Z19_SIZE                     equ 0001h
PID1Z1H_PID1Z19_LENGTH                   equ 0001h
PID1Z1H_PID1Z19_MASK                     equ 0002h
PID1Z1H_PID1Z110_POSN                    equ 0002h
PID1Z1H_PID1Z110_POSITION                equ 0002h
PID1Z1H_PID1Z110_SIZE                    equ 0001h
PID1Z1H_PID1Z110_LENGTH                  equ 0001h
PID1Z1H_PID1Z110_MASK                    equ 0004h
PID1Z1H_PID1Z111_POSN                    equ 0003h
PID1Z1H_PID1Z111_POSITION                equ 0003h
PID1Z1H_PID1Z111_SIZE                    equ 0001h
PID1Z1H_PID1Z111_LENGTH                  equ 0001h
PID1Z1H_PID1Z111_MASK                    equ 0008h
PID1Z1H_PID1Z112_POSN                    equ 0004h
PID1Z1H_PID1Z112_POSITION                equ 0004h
PID1Z1H_PID1Z112_SIZE                    equ 0001h
PID1Z1H_PID1Z112_LENGTH                  equ 0001h
PID1Z1H_PID1Z112_MASK                    equ 0010h
PID1Z1H_PID1Z113_POSN                    equ 0005h
PID1Z1H_PID1Z113_POSITION                equ 0005h
PID1Z1H_PID1Z113_SIZE                    equ 0001h
PID1Z1H_PID1Z113_LENGTH                  equ 0001h
PID1Z1H_PID1Z113_MASK                    equ 0020h
PID1Z1H_PID1Z114_POSN                    equ 0006h
PID1Z1H_PID1Z114_POSITION                equ 0006h
PID1Z1H_PID1Z114_SIZE                    equ 0001h
PID1Z1H_PID1Z114_LENGTH                  equ 0001h
PID1Z1H_PID1Z114_MASK                    equ 0040h
PID1Z1H_PID1Z115_POSN                    equ 0007h
PID1Z1H_PID1Z115_POSITION                equ 0007h
PID1Z1H_PID1Z115_SIZE                    equ 0001h
PID1Z1H_PID1Z115_LENGTH                  equ 0001h
PID1Z1H_PID1Z115_MASK                    equ 0080h
PID1Z1H_Z18_POSN                         equ 0000h
PID1Z1H_Z18_POSITION                     equ 0000h
PID1Z1H_Z18_SIZE                         equ 0001h
PID1Z1H_Z18_LENGTH                       equ 0001h
PID1Z1H_Z18_MASK                         equ 0001h
PID1Z1H_Z19_POSN                         equ 0001h
PID1Z1H_Z19_POSITION                     equ 0001h
PID1Z1H_Z19_SIZE                         equ 0001h
PID1Z1H_Z19_LENGTH                       equ 0001h
PID1Z1H_Z19_MASK                         equ 0002h
PID1Z1H_Z110_POSN                        equ 0002h
PID1Z1H_Z110_POSITION                    equ 0002h
PID1Z1H_Z110_SIZE                        equ 0001h
PID1Z1H_Z110_LENGTH                      equ 0001h
PID1Z1H_Z110_MASK                        equ 0004h
PID1Z1H_Z111_POSN                        equ 0003h
PID1Z1H_Z111_POSITION                    equ 0003h
PID1Z1H_Z111_SIZE                        equ 0001h
PID1Z1H_Z111_LENGTH                      equ 0001h
PID1Z1H_Z111_MASK                        equ 0008h
PID1Z1H_Z112_POSN                        equ 0004h
PID1Z1H_Z112_POSITION                    equ 0004h
PID1Z1H_Z112_SIZE                        equ 0001h
PID1Z1H_Z112_LENGTH                      equ 0001h
PID1Z1H_Z112_MASK                        equ 0010h
PID1Z1H_Z113_POSN                        equ 0005h
PID1Z1H_Z113_POSITION                    equ 0005h
PID1Z1H_Z113_SIZE                        equ 0001h
PID1Z1H_Z113_LENGTH                      equ 0001h
PID1Z1H_Z113_MASK                        equ 0020h
PID1Z1H_Z114_POSN                        equ 0006h
PID1Z1H_Z114_POSITION                    equ 0006h
PID1Z1H_Z114_SIZE                        equ 0001h
PID1Z1H_Z114_LENGTH                      equ 0001h
PID1Z1H_Z114_MASK                        equ 0040h
PID1Z1H_Z115_POSN                        equ 0007h
PID1Z1H_Z115_POSITION                    equ 0007h
PID1Z1H_Z115_SIZE                        equ 0001h
PID1Z1H_Z115_LENGTH                      equ 0001h
PID1Z1H_Z115_MASK                        equ 0080h

// Register: PID1Z1U
#define PID1Z1U PID1Z1U
PID1Z1U                                  equ 059Dh
// bitfield definitions
PID1Z1U_PID1Z116_POSN                    equ 0000h
PID1Z1U_PID1Z116_POSITION                equ 0000h
PID1Z1U_PID1Z116_SIZE                    equ 0001h
PID1Z1U_PID1Z116_LENGTH                  equ 0001h
PID1Z1U_PID1Z116_MASK                    equ 0001h
PID1Z1U_Z116_POSN                        equ 0000h
PID1Z1U_Z116_POSITION                    equ 0000h
PID1Z1U_Z116_SIZE                        equ 0001h
PID1Z1U_Z116_LENGTH                      equ 0001h
PID1Z1U_Z116_MASK                        equ 0001h

// Register: PID1Z2L
#define PID1Z2L PID1Z2L
PID1Z2L                                  equ 060Ch
// bitfield definitions
PID1Z2L_PID1Z20_POSN                     equ 0000h
PID1Z2L_PID1Z20_POSITION                 equ 0000h
PID1Z2L_PID1Z20_SIZE                     equ 0001h
PID1Z2L_PID1Z20_LENGTH                   equ 0001h
PID1Z2L_PID1Z20_MASK                     equ 0001h
PID1Z2L_PID1Z21_POSN                     equ 0001h
PID1Z2L_PID1Z21_POSITION                 equ 0001h
PID1Z2L_PID1Z21_SIZE                     equ 0001h
PID1Z2L_PID1Z21_LENGTH                   equ 0001h
PID1Z2L_PID1Z21_MASK                     equ 0002h
PID1Z2L_PID1Z22_POSN                     equ 0002h
PID1Z2L_PID1Z22_POSITION                 equ 0002h
PID1Z2L_PID1Z22_SIZE                     equ 0001h
PID1Z2L_PID1Z22_LENGTH                   equ 0001h
PID1Z2L_PID1Z22_MASK                     equ 0004h
PID1Z2L_PID1Z23_POSN                     equ 0003h
PID1Z2L_PID1Z23_POSITION                 equ 0003h
PID1Z2L_PID1Z23_SIZE                     equ 0001h
PID1Z2L_PID1Z23_LENGTH                   equ 0001h
PID1Z2L_PID1Z23_MASK                     equ 0008h
PID1Z2L_PID1Z24_POSN                     equ 0004h
PID1Z2L_PID1Z24_POSITION                 equ 0004h
PID1Z2L_PID1Z24_SIZE                     equ 0001h
PID1Z2L_PID1Z24_LENGTH                   equ 0001h
PID1Z2L_PID1Z24_MASK                     equ 0010h
PID1Z2L_PID1Z25_POSN                     equ 0005h
PID1Z2L_PID1Z25_POSITION                 equ 0005h
PID1Z2L_PID1Z25_SIZE                     equ 0001h
PID1Z2L_PID1Z25_LENGTH                   equ 0001h
PID1Z2L_PID1Z25_MASK                     equ 0020h
PID1Z2L_PID1Z26_POSN                     equ 0006h
PID1Z2L_PID1Z26_POSITION                 equ 0006h
PID1Z2L_PID1Z26_SIZE                     equ 0001h
PID1Z2L_PID1Z26_LENGTH                   equ 0001h
PID1Z2L_PID1Z26_MASK                     equ 0040h
PID1Z2L_PID1Z27_POSN                     equ 0007h
PID1Z2L_PID1Z27_POSITION                 equ 0007h
PID1Z2L_PID1Z27_SIZE                     equ 0001h
PID1Z2L_PID1Z27_LENGTH                   equ 0001h
PID1Z2L_PID1Z27_MASK                     equ 0080h
PID1Z2L_Z20_POSN                         equ 0000h
PID1Z2L_Z20_POSITION                     equ 0000h
PID1Z2L_Z20_SIZE                         equ 0001h
PID1Z2L_Z20_LENGTH                       equ 0001h
PID1Z2L_Z20_MASK                         equ 0001h
PID1Z2L_Z21_POSN                         equ 0001h
PID1Z2L_Z21_POSITION                     equ 0001h
PID1Z2L_Z21_SIZE                         equ 0001h
PID1Z2L_Z21_LENGTH                       equ 0001h
PID1Z2L_Z21_MASK                         equ 0002h
PID1Z2L_Z22_POSN                         equ 0002h
PID1Z2L_Z22_POSITION                     equ 0002h
PID1Z2L_Z22_SIZE                         equ 0001h
PID1Z2L_Z22_LENGTH                       equ 0001h
PID1Z2L_Z22_MASK                         equ 0004h
PID1Z2L_Z23_POSN                         equ 0003h
PID1Z2L_Z23_POSITION                     equ 0003h
PID1Z2L_Z23_SIZE                         equ 0001h
PID1Z2L_Z23_LENGTH                       equ 0001h
PID1Z2L_Z23_MASK                         equ 0008h
PID1Z2L_Z24_POSN                         equ 0004h
PID1Z2L_Z24_POSITION                     equ 0004h
PID1Z2L_Z24_SIZE                         equ 0001h
PID1Z2L_Z24_LENGTH                       equ 0001h
PID1Z2L_Z24_MASK                         equ 0010h
PID1Z2L_Z25_POSN                         equ 0005h
PID1Z2L_Z25_POSITION                     equ 0005h
PID1Z2L_Z25_SIZE                         equ 0001h
PID1Z2L_Z25_LENGTH                       equ 0001h
PID1Z2L_Z25_MASK                         equ 0020h
PID1Z2L_Z26_POSN                         equ 0006h
PID1Z2L_Z26_POSITION                     equ 0006h
PID1Z2L_Z26_SIZE                         equ 0001h
PID1Z2L_Z26_LENGTH                       equ 0001h
PID1Z2L_Z26_MASK                         equ 0040h
PID1Z2L_Z27_POSN                         equ 0007h
PID1Z2L_Z27_POSITION                     equ 0007h
PID1Z2L_Z27_SIZE                         equ 0001h
PID1Z2L_Z27_LENGTH                       equ 0001h
PID1Z2L_Z27_MASK                         equ 0080h

// Register: PID1Z2H
#define PID1Z2H PID1Z2H
PID1Z2H                                  equ 060Dh
// bitfield definitions
PID1Z2H_PID1Z28_POSN                     equ 0000h
PID1Z2H_PID1Z28_POSITION                 equ 0000h
PID1Z2H_PID1Z28_SIZE                     equ 0001h
PID1Z2H_PID1Z28_LENGTH                   equ 0001h
PID1Z2H_PID1Z28_MASK                     equ 0001h
PID1Z2H_PID1Z29_POSN                     equ 0001h
PID1Z2H_PID1Z29_POSITION                 equ 0001h
PID1Z2H_PID1Z29_SIZE                     equ 0001h
PID1Z2H_PID1Z29_LENGTH                   equ 0001h
PID1Z2H_PID1Z29_MASK                     equ 0002h
PID1Z2H_PID1Z210_POSN                    equ 0002h
PID1Z2H_PID1Z210_POSITION                equ 0002h
PID1Z2H_PID1Z210_SIZE                    equ 0001h
PID1Z2H_PID1Z210_LENGTH                  equ 0001h
PID1Z2H_PID1Z210_MASK                    equ 0004h
PID1Z2H_PID1Z211_POSN                    equ 0003h
PID1Z2H_PID1Z211_POSITION                equ 0003h
PID1Z2H_PID1Z211_SIZE                    equ 0001h
PID1Z2H_PID1Z211_LENGTH                  equ 0001h
PID1Z2H_PID1Z211_MASK                    equ 0008h
PID1Z2H_PID1Z212_POSN                    equ 0004h
PID1Z2H_PID1Z212_POSITION                equ 0004h
PID1Z2H_PID1Z212_SIZE                    equ 0001h
PID1Z2H_PID1Z212_LENGTH                  equ 0001h
PID1Z2H_PID1Z212_MASK                    equ 0010h
PID1Z2H_PID1Z213_POSN                    equ 0005h
PID1Z2H_PID1Z213_POSITION                equ 0005h
PID1Z2H_PID1Z213_SIZE                    equ 0001h
PID1Z2H_PID1Z213_LENGTH                  equ 0001h
PID1Z2H_PID1Z213_MASK                    equ 0020h
PID1Z2H_PID1Z214_POSN                    equ 0006h
PID1Z2H_PID1Z214_POSITION                equ 0006h
PID1Z2H_PID1Z214_SIZE                    equ 0001h
PID1Z2H_PID1Z214_LENGTH                  equ 0001h
PID1Z2H_PID1Z214_MASK                    equ 0040h
PID1Z2H_PID1Z215_POSN                    equ 0007h
PID1Z2H_PID1Z215_POSITION                equ 0007h
PID1Z2H_PID1Z215_SIZE                    equ 0001h
PID1Z2H_PID1Z215_LENGTH                  equ 0001h
PID1Z2H_PID1Z215_MASK                    equ 0080h
PID1Z2H_Z28_POSN                         equ 0000h
PID1Z2H_Z28_POSITION                     equ 0000h
PID1Z2H_Z28_SIZE                         equ 0001h
PID1Z2H_Z28_LENGTH                       equ 0001h
PID1Z2H_Z28_MASK                         equ 0001h
PID1Z2H_Z29_POSN                         equ 0001h
PID1Z2H_Z29_POSITION                     equ 0001h
PID1Z2H_Z29_SIZE                         equ 0001h
PID1Z2H_Z29_LENGTH                       equ 0001h
PID1Z2H_Z29_MASK                         equ 0002h
PID1Z2H_Z210_POSN                        equ 0002h
PID1Z2H_Z210_POSITION                    equ 0002h
PID1Z2H_Z210_SIZE                        equ 0001h
PID1Z2H_Z210_LENGTH                      equ 0001h
PID1Z2H_Z210_MASK                        equ 0004h
PID1Z2H_Z211_POSN                        equ 0003h
PID1Z2H_Z211_POSITION                    equ 0003h
PID1Z2H_Z211_SIZE                        equ 0001h
PID1Z2H_Z211_LENGTH                      equ 0001h
PID1Z2H_Z211_MASK                        equ 0008h
PID1Z2H_Z212_POSN                        equ 0004h
PID1Z2H_Z212_POSITION                    equ 0004h
PID1Z2H_Z212_SIZE                        equ 0001h
PID1Z2H_Z212_LENGTH                      equ 0001h
PID1Z2H_Z212_MASK                        equ 0010h
PID1Z2H_Z213_POSN                        equ 0005h
PID1Z2H_Z213_POSITION                    equ 0005h
PID1Z2H_Z213_SIZE                        equ 0001h
PID1Z2H_Z213_LENGTH                      equ 0001h
PID1Z2H_Z213_MASK                        equ 0020h
PID1Z2H_Z214_POSN                        equ 0006h
PID1Z2H_Z214_POSITION                    equ 0006h
PID1Z2H_Z214_SIZE                        equ 0001h
PID1Z2H_Z214_LENGTH                      equ 0001h
PID1Z2H_Z214_MASK                        equ 0040h
PID1Z2H_Z215_POSN                        equ 0007h
PID1Z2H_Z215_POSITION                    equ 0007h
PID1Z2H_Z215_SIZE                        equ 0001h
PID1Z2H_Z215_LENGTH                      equ 0001h
PID1Z2H_Z215_MASK                        equ 0080h

// Register: PID1Z2U
#define PID1Z2U PID1Z2U
PID1Z2U                                  equ 060Eh
// bitfield definitions
PID1Z2U_PID1Z216_POSN                    equ 0000h
PID1Z2U_PID1Z216_POSITION                equ 0000h
PID1Z2U_PID1Z216_SIZE                    equ 0001h
PID1Z2U_PID1Z216_LENGTH                  equ 0001h
PID1Z2U_PID1Z216_MASK                    equ 0001h
PID1Z2U_Z216_POSN                        equ 0000h
PID1Z2U_Z216_POSITION                    equ 0000h
PID1Z2U_Z216_SIZE                        equ 0001h
PID1Z2U_Z216_LENGTH                      equ 0001h
PID1Z2U_Z216_MASK                        equ 0001h

// Register: PID1ACCLL
#define PID1ACCLL PID1ACCLL
PID1ACCLL                                equ 060Fh
// bitfield definitions
PID1ACCLL_PID1ACC0_POSN                  equ 0000h
PID1ACCLL_PID1ACC0_POSITION              equ 0000h
PID1ACCLL_PID1ACC0_SIZE                  equ 0001h
PID1ACCLL_PID1ACC0_LENGTH                equ 0001h
PID1ACCLL_PID1ACC0_MASK                  equ 0001h
PID1ACCLL_PID1ACC1_POSN                  equ 0001h
PID1ACCLL_PID1ACC1_POSITION              equ 0001h
PID1ACCLL_PID1ACC1_SIZE                  equ 0001h
PID1ACCLL_PID1ACC1_LENGTH                equ 0001h
PID1ACCLL_PID1ACC1_MASK                  equ 0002h
PID1ACCLL_PID1ACC2_POSN                  equ 0002h
PID1ACCLL_PID1ACC2_POSITION              equ 0002h
PID1ACCLL_PID1ACC2_SIZE                  equ 0001h
PID1ACCLL_PID1ACC2_LENGTH                equ 0001h
PID1ACCLL_PID1ACC2_MASK                  equ 0004h
PID1ACCLL_PID1ACC3_POSN                  equ 0003h
PID1ACCLL_PID1ACC3_POSITION              equ 0003h
PID1ACCLL_PID1ACC3_SIZE                  equ 0001h
PID1ACCLL_PID1ACC3_LENGTH                equ 0001h
PID1ACCLL_PID1ACC3_MASK                  equ 0008h
PID1ACCLL_PID1ACC4_POSN                  equ 0004h
PID1ACCLL_PID1ACC4_POSITION              equ 0004h
PID1ACCLL_PID1ACC4_SIZE                  equ 0001h
PID1ACCLL_PID1ACC4_LENGTH                equ 0001h
PID1ACCLL_PID1ACC4_MASK                  equ 0010h
PID1ACCLL_PID1ACC5_POSN                  equ 0005h
PID1ACCLL_PID1ACC5_POSITION              equ 0005h
PID1ACCLL_PID1ACC5_SIZE                  equ 0001h
PID1ACCLL_PID1ACC5_LENGTH                equ 0001h
PID1ACCLL_PID1ACC5_MASK                  equ 0020h
PID1ACCLL_PID1ACC6_POSN                  equ 0006h
PID1ACCLL_PID1ACC6_POSITION              equ 0006h
PID1ACCLL_PID1ACC6_SIZE                  equ 0001h
PID1ACCLL_PID1ACC6_LENGTH                equ 0001h
PID1ACCLL_PID1ACC6_MASK                  equ 0040h
PID1ACCLL_PID1ACC7_POSN                  equ 0007h
PID1ACCLL_PID1ACC7_POSITION              equ 0007h
PID1ACCLL_PID1ACC7_SIZE                  equ 0001h
PID1ACCLL_PID1ACC7_LENGTH                equ 0001h
PID1ACCLL_PID1ACC7_MASK                  equ 0080h
PID1ACCLL_ACC0_POSN                      equ 0000h
PID1ACCLL_ACC0_POSITION                  equ 0000h
PID1ACCLL_ACC0_SIZE                      equ 0001h
PID1ACCLL_ACC0_LENGTH                    equ 0001h
PID1ACCLL_ACC0_MASK                      equ 0001h
PID1ACCLL_ACC1_POSN                      equ 0001h
PID1ACCLL_ACC1_POSITION                  equ 0001h
PID1ACCLL_ACC1_SIZE                      equ 0001h
PID1ACCLL_ACC1_LENGTH                    equ 0001h
PID1ACCLL_ACC1_MASK                      equ 0002h
PID1ACCLL_ACC2_POSN                      equ 0002h
PID1ACCLL_ACC2_POSITION                  equ 0002h
PID1ACCLL_ACC2_SIZE                      equ 0001h
PID1ACCLL_ACC2_LENGTH                    equ 0001h
PID1ACCLL_ACC2_MASK                      equ 0004h
PID1ACCLL_ACC3_POSN                      equ 0003h
PID1ACCLL_ACC3_POSITION                  equ 0003h
PID1ACCLL_ACC3_SIZE                      equ 0001h
PID1ACCLL_ACC3_LENGTH                    equ 0001h
PID1ACCLL_ACC3_MASK                      equ 0008h
PID1ACCLL_ACC4_POSN                      equ 0004h
PID1ACCLL_ACC4_POSITION                  equ 0004h
PID1ACCLL_ACC4_SIZE                      equ 0001h
PID1ACCLL_ACC4_LENGTH                    equ 0001h
PID1ACCLL_ACC4_MASK                      equ 0010h
PID1ACCLL_ACC5_POSN                      equ 0005h
PID1ACCLL_ACC5_POSITION                  equ 0005h
PID1ACCLL_ACC5_SIZE                      equ 0001h
PID1ACCLL_ACC5_LENGTH                    equ 0001h
PID1ACCLL_ACC5_MASK                      equ 0020h
PID1ACCLL_ACC6_POSN                      equ 0006h
PID1ACCLL_ACC6_POSITION                  equ 0006h
PID1ACCLL_ACC6_SIZE                      equ 0001h
PID1ACCLL_ACC6_LENGTH                    equ 0001h
PID1ACCLL_ACC6_MASK                      equ 0040h
PID1ACCLL_ACC7_POSN                      equ 0007h
PID1ACCLL_ACC7_POSITION                  equ 0007h
PID1ACCLL_ACC7_SIZE                      equ 0001h
PID1ACCLL_ACC7_LENGTH                    equ 0001h
PID1ACCLL_ACC7_MASK                      equ 0080h

// Register: PID1ACCLH
#define PID1ACCLH PID1ACCLH
PID1ACCLH                                equ 0610h
// bitfield definitions
PID1ACCLH_PID1ACC8_POSN                  equ 0000h
PID1ACCLH_PID1ACC8_POSITION              equ 0000h
PID1ACCLH_PID1ACC8_SIZE                  equ 0001h
PID1ACCLH_PID1ACC8_LENGTH                equ 0001h
PID1ACCLH_PID1ACC8_MASK                  equ 0001h
PID1ACCLH_PID1ACC9_POSN                  equ 0001h
PID1ACCLH_PID1ACC9_POSITION              equ 0001h
PID1ACCLH_PID1ACC9_SIZE                  equ 0001h
PID1ACCLH_PID1ACC9_LENGTH                equ 0001h
PID1ACCLH_PID1ACC9_MASK                  equ 0002h
PID1ACCLH_PID1ACC10_POSN                 equ 0002h
PID1ACCLH_PID1ACC10_POSITION             equ 0002h
PID1ACCLH_PID1ACC10_SIZE                 equ 0001h
PID1ACCLH_PID1ACC10_LENGTH               equ 0001h
PID1ACCLH_PID1ACC10_MASK                 equ 0004h
PID1ACCLH_PID1ACC11_POSN                 equ 0003h
PID1ACCLH_PID1ACC11_POSITION             equ 0003h
PID1ACCLH_PID1ACC11_SIZE                 equ 0001h
PID1ACCLH_PID1ACC11_LENGTH               equ 0001h
PID1ACCLH_PID1ACC11_MASK                 equ 0008h
PID1ACCLH_PID1ACC12_POSN                 equ 0004h
PID1ACCLH_PID1ACC12_POSITION             equ 0004h
PID1ACCLH_PID1ACC12_SIZE                 equ 0001h
PID1ACCLH_PID1ACC12_LENGTH               equ 0001h
PID1ACCLH_PID1ACC12_MASK                 equ 0010h
PID1ACCLH_PID1ACC13_POSN                 equ 0005h
PID1ACCLH_PID1ACC13_POSITION             equ 0005h
PID1ACCLH_PID1ACC13_SIZE                 equ 0001h
PID1ACCLH_PID1ACC13_LENGTH               equ 0001h
PID1ACCLH_PID1ACC13_MASK                 equ 0020h
PID1ACCLH_PID1ACC14_POSN                 equ 0006h
PID1ACCLH_PID1ACC14_POSITION             equ 0006h
PID1ACCLH_PID1ACC14_SIZE                 equ 0001h
PID1ACCLH_PID1ACC14_LENGTH               equ 0001h
PID1ACCLH_PID1ACC14_MASK                 equ 0040h
PID1ACCLH_PID1ACC15_POSN                 equ 0007h
PID1ACCLH_PID1ACC15_POSITION             equ 0007h
PID1ACCLH_PID1ACC15_SIZE                 equ 0001h
PID1ACCLH_PID1ACC15_LENGTH               equ 0001h
PID1ACCLH_PID1ACC15_MASK                 equ 0080h
PID1ACCLH_ACC8_POSN                      equ 0000h
PID1ACCLH_ACC8_POSITION                  equ 0000h
PID1ACCLH_ACC8_SIZE                      equ 0001h
PID1ACCLH_ACC8_LENGTH                    equ 0001h
PID1ACCLH_ACC8_MASK                      equ 0001h
PID1ACCLH_ACC9_POSN                      equ 0001h
PID1ACCLH_ACC9_POSITION                  equ 0001h
PID1ACCLH_ACC9_SIZE                      equ 0001h
PID1ACCLH_ACC9_LENGTH                    equ 0001h
PID1ACCLH_ACC9_MASK                      equ 0002h
PID1ACCLH_ACC10_POSN                     equ 0002h
PID1ACCLH_ACC10_POSITION                 equ 0002h
PID1ACCLH_ACC10_SIZE                     equ 0001h
PID1ACCLH_ACC10_LENGTH                   equ 0001h
PID1ACCLH_ACC10_MASK                     equ 0004h
PID1ACCLH_ACC11_POSN                     equ 0003h
PID1ACCLH_ACC11_POSITION                 equ 0003h
PID1ACCLH_ACC11_SIZE                     equ 0001h
PID1ACCLH_ACC11_LENGTH                   equ 0001h
PID1ACCLH_ACC11_MASK                     equ 0008h
PID1ACCLH_ACC12_POSN                     equ 0004h
PID1ACCLH_ACC12_POSITION                 equ 0004h
PID1ACCLH_ACC12_SIZE                     equ 0001h
PID1ACCLH_ACC12_LENGTH                   equ 0001h
PID1ACCLH_ACC12_MASK                     equ 0010h
PID1ACCLH_ACC13_POSN                     equ 0005h
PID1ACCLH_ACC13_POSITION                 equ 0005h
PID1ACCLH_ACC13_SIZE                     equ 0001h
PID1ACCLH_ACC13_LENGTH                   equ 0001h
PID1ACCLH_ACC13_MASK                     equ 0020h
PID1ACCLH_ACC14_POSN                     equ 0006h
PID1ACCLH_ACC14_POSITION                 equ 0006h
PID1ACCLH_ACC14_SIZE                     equ 0001h
PID1ACCLH_ACC14_LENGTH                   equ 0001h
PID1ACCLH_ACC14_MASK                     equ 0040h
PID1ACCLH_ACC15_POSN                     equ 0007h
PID1ACCLH_ACC15_POSITION                 equ 0007h
PID1ACCLH_ACC15_SIZE                     equ 0001h
PID1ACCLH_ACC15_LENGTH                   equ 0001h
PID1ACCLH_ACC15_MASK                     equ 0080h

// Register: PID1ACCHL
#define PID1ACCHL PID1ACCHL
PID1ACCHL                                equ 0611h
// bitfield definitions
PID1ACCHL_PID1ACC16_POSN                 equ 0000h
PID1ACCHL_PID1ACC16_POSITION             equ 0000h
PID1ACCHL_PID1ACC16_SIZE                 equ 0001h
PID1ACCHL_PID1ACC16_LENGTH               equ 0001h
PID1ACCHL_PID1ACC16_MASK                 equ 0001h
PID1ACCHL_PID1ACC17_POSN                 equ 0001h
PID1ACCHL_PID1ACC17_POSITION             equ 0001h
PID1ACCHL_PID1ACC17_SIZE                 equ 0001h
PID1ACCHL_PID1ACC17_LENGTH               equ 0001h
PID1ACCHL_PID1ACC17_MASK                 equ 0002h
PID1ACCHL_PID1ACC18_POSN                 equ 0002h
PID1ACCHL_PID1ACC18_POSITION             equ 0002h
PID1ACCHL_PID1ACC18_SIZE                 equ 0001h
PID1ACCHL_PID1ACC18_LENGTH               equ 0001h
PID1ACCHL_PID1ACC18_MASK                 equ 0004h
PID1ACCHL_PID1ACC19_POSN                 equ 0003h
PID1ACCHL_PID1ACC19_POSITION             equ 0003h
PID1ACCHL_PID1ACC19_SIZE                 equ 0001h
PID1ACCHL_PID1ACC19_LENGTH               equ 0001h
PID1ACCHL_PID1ACC19_MASK                 equ 0008h
PID1ACCHL_PID1ACC20_POSN                 equ 0004h
PID1ACCHL_PID1ACC20_POSITION             equ 0004h
PID1ACCHL_PID1ACC20_SIZE                 equ 0001h
PID1ACCHL_PID1ACC20_LENGTH               equ 0001h
PID1ACCHL_PID1ACC20_MASK                 equ 0010h
PID1ACCHL_PID1ACC21_POSN                 equ 0005h
PID1ACCHL_PID1ACC21_POSITION             equ 0005h
PID1ACCHL_PID1ACC21_SIZE                 equ 0001h
PID1ACCHL_PID1ACC21_LENGTH               equ 0001h
PID1ACCHL_PID1ACC21_MASK                 equ 0020h
PID1ACCHL_PID1ACC22_POSN                 equ 0006h
PID1ACCHL_PID1ACC22_POSITION             equ 0006h
PID1ACCHL_PID1ACC22_SIZE                 equ 0001h
PID1ACCHL_PID1ACC22_LENGTH               equ 0001h
PID1ACCHL_PID1ACC22_MASK                 equ 0040h
PID1ACCHL_PID1ACC23_POSN                 equ 0007h
PID1ACCHL_PID1ACC23_POSITION             equ 0007h
PID1ACCHL_PID1ACC23_SIZE                 equ 0001h
PID1ACCHL_PID1ACC23_LENGTH               equ 0001h
PID1ACCHL_PID1ACC23_MASK                 equ 0080h
PID1ACCHL_ACC16_POSN                     equ 0000h
PID1ACCHL_ACC16_POSITION                 equ 0000h
PID1ACCHL_ACC16_SIZE                     equ 0001h
PID1ACCHL_ACC16_LENGTH                   equ 0001h
PID1ACCHL_ACC16_MASK                     equ 0001h
PID1ACCHL_ACC17_POSN                     equ 0001h
PID1ACCHL_ACC17_POSITION                 equ 0001h
PID1ACCHL_ACC17_SIZE                     equ 0001h
PID1ACCHL_ACC17_LENGTH                   equ 0001h
PID1ACCHL_ACC17_MASK                     equ 0002h
PID1ACCHL_ACC18_POSN                     equ 0002h
PID1ACCHL_ACC18_POSITION                 equ 0002h
PID1ACCHL_ACC18_SIZE                     equ 0001h
PID1ACCHL_ACC18_LENGTH                   equ 0001h
PID1ACCHL_ACC18_MASK                     equ 0004h
PID1ACCHL_ACC19_POSN                     equ 0003h
PID1ACCHL_ACC19_POSITION                 equ 0003h
PID1ACCHL_ACC19_SIZE                     equ 0001h
PID1ACCHL_ACC19_LENGTH                   equ 0001h
PID1ACCHL_ACC19_MASK                     equ 0008h
PID1ACCHL_ACC20_POSN                     equ 0004h
PID1ACCHL_ACC20_POSITION                 equ 0004h
PID1ACCHL_ACC20_SIZE                     equ 0001h
PID1ACCHL_ACC20_LENGTH                   equ 0001h
PID1ACCHL_ACC20_MASK                     equ 0010h
PID1ACCHL_ACC21_POSN                     equ 0005h
PID1ACCHL_ACC21_POSITION                 equ 0005h
PID1ACCHL_ACC21_SIZE                     equ 0001h
PID1ACCHL_ACC21_LENGTH                   equ 0001h
PID1ACCHL_ACC21_MASK                     equ 0020h
PID1ACCHL_ACC22_POSN                     equ 0006h
PID1ACCHL_ACC22_POSITION                 equ 0006h
PID1ACCHL_ACC22_SIZE                     equ 0001h
PID1ACCHL_ACC22_LENGTH                   equ 0001h
PID1ACCHL_ACC22_MASK                     equ 0040h
PID1ACCHL_ACC23_POSN                     equ 0007h
PID1ACCHL_ACC23_POSITION                 equ 0007h
PID1ACCHL_ACC23_SIZE                     equ 0001h
PID1ACCHL_ACC23_LENGTH                   equ 0001h
PID1ACCHL_ACC23_MASK                     equ 0080h

// Register: PID1ACCHH
#define PID1ACCHH PID1ACCHH
PID1ACCHH                                equ 0612h
// bitfield definitions
PID1ACCHH_PID1ACC24_POSN                 equ 0000h
PID1ACCHH_PID1ACC24_POSITION             equ 0000h
PID1ACCHH_PID1ACC24_SIZE                 equ 0001h
PID1ACCHH_PID1ACC24_LENGTH               equ 0001h
PID1ACCHH_PID1ACC24_MASK                 equ 0001h
PID1ACCHH_PID1ACC25_POSN                 equ 0001h
PID1ACCHH_PID1ACC25_POSITION             equ 0001h
PID1ACCHH_PID1ACC25_SIZE                 equ 0001h
PID1ACCHH_PID1ACC25_LENGTH               equ 0001h
PID1ACCHH_PID1ACC25_MASK                 equ 0002h
PID1ACCHH_PID1ACC26_POSN                 equ 0002h
PID1ACCHH_PID1ACC26_POSITION             equ 0002h
PID1ACCHH_PID1ACC26_SIZE                 equ 0001h
PID1ACCHH_PID1ACC26_LENGTH               equ 0001h
PID1ACCHH_PID1ACC26_MASK                 equ 0004h
PID1ACCHH_PID1ACC27_POSN                 equ 0003h
PID1ACCHH_PID1ACC27_POSITION             equ 0003h
PID1ACCHH_PID1ACC27_SIZE                 equ 0001h
PID1ACCHH_PID1ACC27_LENGTH               equ 0001h
PID1ACCHH_PID1ACC27_MASK                 equ 0008h
PID1ACCHH_PID1ACC28_POSN                 equ 0004h
PID1ACCHH_PID1ACC28_POSITION             equ 0004h
PID1ACCHH_PID1ACC28_SIZE                 equ 0001h
PID1ACCHH_PID1ACC28_LENGTH               equ 0001h
PID1ACCHH_PID1ACC28_MASK                 equ 0010h
PID1ACCHH_PID1ACC29_POSN                 equ 0005h
PID1ACCHH_PID1ACC29_POSITION             equ 0005h
PID1ACCHH_PID1ACC29_SIZE                 equ 0001h
PID1ACCHH_PID1ACC29_LENGTH               equ 0001h
PID1ACCHH_PID1ACC29_MASK                 equ 0020h
PID1ACCHH_PID1ACC30_POSN                 equ 0006h
PID1ACCHH_PID1ACC30_POSITION             equ 0006h
PID1ACCHH_PID1ACC30_SIZE                 equ 0001h
PID1ACCHH_PID1ACC30_LENGTH               equ 0001h
PID1ACCHH_PID1ACC30_MASK                 equ 0040h
PID1ACCHH_PID1ACC31_POSN                 equ 0007h
PID1ACCHH_PID1ACC31_POSITION             equ 0007h
PID1ACCHH_PID1ACC31_SIZE                 equ 0001h
PID1ACCHH_PID1ACC31_LENGTH               equ 0001h
PID1ACCHH_PID1ACC31_MASK                 equ 0080h
PID1ACCHH_ACC24_POSN                     equ 0000h
PID1ACCHH_ACC24_POSITION                 equ 0000h
PID1ACCHH_ACC24_SIZE                     equ 0001h
PID1ACCHH_ACC24_LENGTH                   equ 0001h
PID1ACCHH_ACC24_MASK                     equ 0001h
PID1ACCHH_ACC25_POSN                     equ 0001h
PID1ACCHH_ACC25_POSITION                 equ 0001h
PID1ACCHH_ACC25_SIZE                     equ 0001h
PID1ACCHH_ACC25_LENGTH                   equ 0001h
PID1ACCHH_ACC25_MASK                     equ 0002h
PID1ACCHH_ACC26_POSN                     equ 0002h
PID1ACCHH_ACC26_POSITION                 equ 0002h
PID1ACCHH_ACC26_SIZE                     equ 0001h
PID1ACCHH_ACC26_LENGTH                   equ 0001h
PID1ACCHH_ACC26_MASK                     equ 0004h
PID1ACCHH_ACC27_POSN                     equ 0003h
PID1ACCHH_ACC27_POSITION                 equ 0003h
PID1ACCHH_ACC27_SIZE                     equ 0001h
PID1ACCHH_ACC27_LENGTH                   equ 0001h
PID1ACCHH_ACC27_MASK                     equ 0008h
PID1ACCHH_ACC28_POSN                     equ 0004h
PID1ACCHH_ACC28_POSITION                 equ 0004h
PID1ACCHH_ACC28_SIZE                     equ 0001h
PID1ACCHH_ACC28_LENGTH                   equ 0001h
PID1ACCHH_ACC28_MASK                     equ 0010h
PID1ACCHH_ACC29_POSN                     equ 0005h
PID1ACCHH_ACC29_POSITION                 equ 0005h
PID1ACCHH_ACC29_SIZE                     equ 0001h
PID1ACCHH_ACC29_LENGTH                   equ 0001h
PID1ACCHH_ACC29_MASK                     equ 0020h
PID1ACCHH_ACC30_POSN                     equ 0006h
PID1ACCHH_ACC30_POSITION                 equ 0006h
PID1ACCHH_ACC30_SIZE                     equ 0001h
PID1ACCHH_ACC30_LENGTH                   equ 0001h
PID1ACCHH_ACC30_MASK                     equ 0040h
PID1ACCHH_ACC31_POSN                     equ 0007h
PID1ACCHH_ACC31_POSITION                 equ 0007h
PID1ACCHH_ACC31_SIZE                     equ 0001h
PID1ACCHH_ACC31_LENGTH                   equ 0001h
PID1ACCHH_ACC31_MASK                     equ 0080h

// Register: PID1ACCU
#define PID1ACCU PID1ACCU
PID1ACCU                                 equ 0613h
// bitfield definitions
PID1ACCU_PID1ACC32_POSN                  equ 0000h
PID1ACCU_PID1ACC32_POSITION              equ 0000h
PID1ACCU_PID1ACC32_SIZE                  equ 0001h
PID1ACCU_PID1ACC32_LENGTH                equ 0001h
PID1ACCU_PID1ACC32_MASK                  equ 0001h
PID1ACCU_PID1ACC33_POSN                  equ 0001h
PID1ACCU_PID1ACC33_POSITION              equ 0001h
PID1ACCU_PID1ACC33_SIZE                  equ 0001h
PID1ACCU_PID1ACC33_LENGTH                equ 0001h
PID1ACCU_PID1ACC33_MASK                  equ 0002h
PID1ACCU_PID1ACC34_POSN                  equ 0002h
PID1ACCU_PID1ACC34_POSITION              equ 0002h
PID1ACCU_PID1ACC34_SIZE                  equ 0001h
PID1ACCU_PID1ACC34_LENGTH                equ 0001h
PID1ACCU_PID1ACC34_MASK                  equ 0004h
PID1ACCU_ACC32_POSN                      equ 0000h
PID1ACCU_ACC32_POSITION                  equ 0000h
PID1ACCU_ACC32_SIZE                      equ 0001h
PID1ACCU_ACC32_LENGTH                    equ 0001h
PID1ACCU_ACC32_MASK                      equ 0001h
PID1ACCU_ACC33_POSN                      equ 0001h
PID1ACCU_ACC33_POSITION                  equ 0001h
PID1ACCU_ACC33_SIZE                      equ 0001h
PID1ACCU_ACC33_LENGTH                    equ 0001h
PID1ACCU_ACC33_MASK                      equ 0002h
PID1ACCU_ACC34_POSN                      equ 0002h
PID1ACCU_ACC34_POSITION                  equ 0002h
PID1ACCU_ACC34_SIZE                      equ 0001h
PID1ACCU_ACC34_LENGTH                    equ 0001h
PID1ACCU_ACC34_MASK                      equ 0004h

// Register: PID1CON
#define PID1CON PID1CON
PID1CON                                  equ 0614h
// bitfield definitions
PID1CON_PID1MODE_POSN                    equ 0000h
PID1CON_PID1MODE_POSITION                equ 0000h
PID1CON_PID1MODE_SIZE                    equ 0003h
PID1CON_PID1MODE_LENGTH                  equ 0003h
PID1CON_PID1MODE_MASK                    equ 0007h
PID1CON_PID1BUSY_POSN                    equ 0006h
PID1CON_PID1BUSY_POSITION                equ 0006h
PID1CON_PID1BUSY_SIZE                    equ 0001h
PID1CON_PID1BUSY_LENGTH                  equ 0001h
PID1CON_PID1BUSY_MASK                    equ 0040h
PID1CON_PID1EN_POSN                      equ 0007h
PID1CON_PID1EN_POSITION                  equ 0007h
PID1CON_PID1EN_SIZE                      equ 0001h
PID1CON_PID1EN_LENGTH                    equ 0001h
PID1CON_PID1EN_MASK                      equ 0080h
PID1CON_MODE_POSN                        equ 0000h
PID1CON_MODE_POSITION                    equ 0000h
PID1CON_MODE_SIZE                        equ 0003h
PID1CON_MODE_LENGTH                      equ 0003h
PID1CON_MODE_MASK                        equ 0007h
PID1CON_BUSY_POSN                        equ 0006h
PID1CON_BUSY_POSITION                    equ 0006h
PID1CON_BUSY_SIZE                        equ 0001h
PID1CON_BUSY_LENGTH                      equ 0001h
PID1CON_BUSY_MASK                        equ 0040h
PID1CON_EN_POSN                          equ 0007h
PID1CON_EN_POSITION                      equ 0007h
PID1CON_EN_SIZE                          equ 0001h
PID1CON_EN_LENGTH                        equ 0001h
PID1CON_EN_MASK                          equ 0080h
PID1CON_MODE0_POSN                       equ 0000h
PID1CON_MODE0_POSITION                   equ 0000h
PID1CON_MODE0_SIZE                       equ 0001h
PID1CON_MODE0_LENGTH                     equ 0001h
PID1CON_MODE0_MASK                       equ 0001h
PID1CON_MODE1_POSN                       equ 0001h
PID1CON_MODE1_POSITION                   equ 0001h
PID1CON_MODE1_SIZE                       equ 0001h
PID1CON_MODE1_LENGTH                     equ 0001h
PID1CON_MODE1_MASK                       equ 0002h
PID1CON_MODE2_POSN                       equ 0002h
PID1CON_MODE2_POSITION                   equ 0002h
PID1CON_MODE2_SIZE                       equ 0001h
PID1CON_MODE2_LENGTH                     equ 0001h
PID1CON_MODE2_MASK                       equ 0004h
PID1CON_PID1MODE0_POSN                   equ 0000h
PID1CON_PID1MODE0_POSITION               equ 0000h
PID1CON_PID1MODE0_SIZE                   equ 0001h
PID1CON_PID1MODE0_LENGTH                 equ 0001h
PID1CON_PID1MODE0_MASK                   equ 0001h
PID1CON_PID1MODE1_POSN                   equ 0001h
PID1CON_PID1MODE1_POSITION               equ 0001h
PID1CON_PID1MODE1_SIZE                   equ 0001h
PID1CON_PID1MODE1_LENGTH                 equ 0001h
PID1CON_PID1MODE1_MASK                   equ 0002h
PID1CON_PID1MODE2_POSN                   equ 0002h
PID1CON_PID1MODE2_POSITION               equ 0002h
PID1CON_PID1MODE2_SIZE                   equ 0001h
PID1CON_PID1MODE2_LENGTH                 equ 0001h
PID1CON_PID1MODE2_MASK                   equ 0004h

// Register: PWM3DCL
#define PWM3DCL PWM3DCL
PWM3DCL                                  equ 0617h
// bitfield definitions
PWM3DCL_DC_POSN                          equ 0006h
PWM3DCL_DC_POSITION                      equ 0006h
PWM3DCL_DC_SIZE                          equ 0002h
PWM3DCL_DC_LENGTH                        equ 0002h
PWM3DCL_DC_MASK                          equ 00C0h
PWM3DCL_DC0_POSN                         equ 0006h
PWM3DCL_DC0_POSITION                     equ 0006h
PWM3DCL_DC0_SIZE                         equ 0001h
PWM3DCL_DC0_LENGTH                       equ 0001h
PWM3DCL_DC0_MASK                         equ 0040h
PWM3DCL_DC1_POSN                         equ 0007h
PWM3DCL_DC1_POSITION                     equ 0007h
PWM3DCL_DC1_SIZE                         equ 0001h
PWM3DCL_DC1_LENGTH                       equ 0001h
PWM3DCL_DC1_MASK                         equ 0080h
PWM3DCL_PWM3DC0_POSN                     equ 0006h
PWM3DCL_PWM3DC0_POSITION                 equ 0006h
PWM3DCL_PWM3DC0_SIZE                     equ 0001h
PWM3DCL_PWM3DC0_LENGTH                   equ 0001h
PWM3DCL_PWM3DC0_MASK                     equ 0040h
PWM3DCL_PWM3DC1_POSN                     equ 0007h
PWM3DCL_PWM3DC1_POSITION                 equ 0007h
PWM3DCL_PWM3DC1_SIZE                     equ 0001h
PWM3DCL_PWM3DC1_LENGTH                   equ 0001h
PWM3DCL_PWM3DC1_MASK                     equ 0080h
PWM3DCL_PWMPW0_POSN                      equ 0006h
PWM3DCL_PWMPW0_POSITION                  equ 0006h
PWM3DCL_PWMPW0_SIZE                      equ 0001h
PWM3DCL_PWMPW0_LENGTH                    equ 0001h
PWM3DCL_PWMPW0_MASK                      equ 0040h
PWM3DCL_PWMPW1_POSN                      equ 0007h
PWM3DCL_PWMPW1_POSITION                  equ 0007h
PWM3DCL_PWMPW1_SIZE                      equ 0001h
PWM3DCL_PWMPW1_LENGTH                    equ 0001h
PWM3DCL_PWMPW1_MASK                      equ 0080h

// Register: PWM3DCH
#define PWM3DCH PWM3DCH
PWM3DCH                                  equ 0618h
// bitfield definitions
PWM3DCH_DC_POSN                          equ 0000h
PWM3DCH_DC_POSITION                      equ 0000h
PWM3DCH_DC_SIZE                          equ 0008h
PWM3DCH_DC_LENGTH                        equ 0008h
PWM3DCH_DC_MASK                          equ 00FFh
PWM3DCH_DC2_POSN                         equ 0000h
PWM3DCH_DC2_POSITION                     equ 0000h
PWM3DCH_DC2_SIZE                         equ 0001h
PWM3DCH_DC2_LENGTH                       equ 0001h
PWM3DCH_DC2_MASK                         equ 0001h
PWM3DCH_DC3_POSN                         equ 0001h
PWM3DCH_DC3_POSITION                     equ 0001h
PWM3DCH_DC3_SIZE                         equ 0001h
PWM3DCH_DC3_LENGTH                       equ 0001h
PWM3DCH_DC3_MASK                         equ 0002h
PWM3DCH_DC4_POSN                         equ 0002h
PWM3DCH_DC4_POSITION                     equ 0002h
PWM3DCH_DC4_SIZE                         equ 0001h
PWM3DCH_DC4_LENGTH                       equ 0001h
PWM3DCH_DC4_MASK                         equ 0004h
PWM3DCH_DC5_POSN                         equ 0003h
PWM3DCH_DC5_POSITION                     equ 0003h
PWM3DCH_DC5_SIZE                         equ 0001h
PWM3DCH_DC5_LENGTH                       equ 0001h
PWM3DCH_DC5_MASK                         equ 0008h
PWM3DCH_DC6_POSN                         equ 0004h
PWM3DCH_DC6_POSITION                     equ 0004h
PWM3DCH_DC6_SIZE                         equ 0001h
PWM3DCH_DC6_LENGTH                       equ 0001h
PWM3DCH_DC6_MASK                         equ 0010h
PWM3DCH_DC7_POSN                         equ 0005h
PWM3DCH_DC7_POSITION                     equ 0005h
PWM3DCH_DC7_SIZE                         equ 0001h
PWM3DCH_DC7_LENGTH                       equ 0001h
PWM3DCH_DC7_MASK                         equ 0020h
PWM3DCH_DC8_POSN                         equ 0006h
PWM3DCH_DC8_POSITION                     equ 0006h
PWM3DCH_DC8_SIZE                         equ 0001h
PWM3DCH_DC8_LENGTH                       equ 0001h
PWM3DCH_DC8_MASK                         equ 0040h
PWM3DCH_DC9_POSN                         equ 0007h
PWM3DCH_DC9_POSITION                     equ 0007h
PWM3DCH_DC9_SIZE                         equ 0001h
PWM3DCH_DC9_LENGTH                       equ 0001h
PWM3DCH_DC9_MASK                         equ 0080h
PWM3DCH_PWM3DC2_POSN                     equ 0000h
PWM3DCH_PWM3DC2_POSITION                 equ 0000h
PWM3DCH_PWM3DC2_SIZE                     equ 0001h
PWM3DCH_PWM3DC2_LENGTH                   equ 0001h
PWM3DCH_PWM3DC2_MASK                     equ 0001h
PWM3DCH_PWM3DC3_POSN                     equ 0001h
PWM3DCH_PWM3DC3_POSITION                 equ 0001h
PWM3DCH_PWM3DC3_SIZE                     equ 0001h
PWM3DCH_PWM3DC3_LENGTH                   equ 0001h
PWM3DCH_PWM3DC3_MASK                     equ 0002h
PWM3DCH_PWM3DC4_POSN                     equ 0002h
PWM3DCH_PWM3DC4_POSITION                 equ 0002h
PWM3DCH_PWM3DC4_SIZE                     equ 0001h
PWM3DCH_PWM3DC4_LENGTH                   equ 0001h
PWM3DCH_PWM3DC4_MASK                     equ 0004h
PWM3DCH_PWM3DC5_POSN                     equ 0003h
PWM3DCH_PWM3DC5_POSITION                 equ 0003h
PWM3DCH_PWM3DC5_SIZE                     equ 0001h
PWM3DCH_PWM3DC5_LENGTH                   equ 0001h
PWM3DCH_PWM3DC5_MASK                     equ 0008h
PWM3DCH_PWM3DC6_POSN                     equ 0004h
PWM3DCH_PWM3DC6_POSITION                 equ 0004h
PWM3DCH_PWM3DC6_SIZE                     equ 0001h
PWM3DCH_PWM3DC6_LENGTH                   equ 0001h
PWM3DCH_PWM3DC6_MASK                     equ 0010h
PWM3DCH_PWM3DC7_POSN                     equ 0005h
PWM3DCH_PWM3DC7_POSITION                 equ 0005h
PWM3DCH_PWM3DC7_SIZE                     equ 0001h
PWM3DCH_PWM3DC7_LENGTH                   equ 0001h
PWM3DCH_PWM3DC7_MASK                     equ 0020h
PWM3DCH_PWM3DC8_POSN                     equ 0006h
PWM3DCH_PWM3DC8_POSITION                 equ 0006h
PWM3DCH_PWM3DC8_SIZE                     equ 0001h
PWM3DCH_PWM3DC8_LENGTH                   equ 0001h
PWM3DCH_PWM3DC8_MASK                     equ 0040h
PWM3DCH_PWM3DC9_POSN                     equ 0007h
PWM3DCH_PWM3DC9_POSITION                 equ 0007h
PWM3DCH_PWM3DC9_SIZE                     equ 0001h
PWM3DCH_PWM3DC9_LENGTH                   equ 0001h
PWM3DCH_PWM3DC9_MASK                     equ 0080h
PWM3DCH_PWMPW2_POSN                      equ 0000h
PWM3DCH_PWMPW2_POSITION                  equ 0000h
PWM3DCH_PWMPW2_SIZE                      equ 0001h
PWM3DCH_PWMPW2_LENGTH                    equ 0001h
PWM3DCH_PWMPW2_MASK                      equ 0001h
PWM3DCH_PWMPW3_POSN                      equ 0001h
PWM3DCH_PWMPW3_POSITION                  equ 0001h
PWM3DCH_PWMPW3_SIZE                      equ 0001h
PWM3DCH_PWMPW3_LENGTH                    equ 0001h
PWM3DCH_PWMPW3_MASK                      equ 0002h
PWM3DCH_PWMPW4_POSN                      equ 0002h
PWM3DCH_PWMPW4_POSITION                  equ 0002h
PWM3DCH_PWMPW4_SIZE                      equ 0001h
PWM3DCH_PWMPW4_LENGTH                    equ 0001h
PWM3DCH_PWMPW4_MASK                      equ 0004h
PWM3DCH_PWMPW5_POSN                      equ 0003h
PWM3DCH_PWMPW5_POSITION                  equ 0003h
PWM3DCH_PWMPW5_SIZE                      equ 0001h
PWM3DCH_PWMPW5_LENGTH                    equ 0001h
PWM3DCH_PWMPW5_MASK                      equ 0008h
PWM3DCH_PWMPW6_POSN                      equ 0004h
PWM3DCH_PWMPW6_POSITION                  equ 0004h
PWM3DCH_PWMPW6_SIZE                      equ 0001h
PWM3DCH_PWMPW6_LENGTH                    equ 0001h
PWM3DCH_PWMPW6_MASK                      equ 0010h
PWM3DCH_PWMPW7_POSN                      equ 0005h
PWM3DCH_PWMPW7_POSITION                  equ 0005h
PWM3DCH_PWMPW7_SIZE                      equ 0001h
PWM3DCH_PWMPW7_LENGTH                    equ 0001h
PWM3DCH_PWMPW7_MASK                      equ 0020h
PWM3DCH_PWMPW8_POSN                      equ 0006h
PWM3DCH_PWMPW8_POSITION                  equ 0006h
PWM3DCH_PWMPW8_SIZE                      equ 0001h
PWM3DCH_PWMPW8_LENGTH                    equ 0001h
PWM3DCH_PWMPW8_MASK                      equ 0040h
PWM3DCH_PWMPW9_POSN                      equ 0007h
PWM3DCH_PWMPW9_POSITION                  equ 0007h
PWM3DCH_PWMPW9_SIZE                      equ 0001h
PWM3DCH_PWMPW9_LENGTH                    equ 0001h
PWM3DCH_PWMPW9_MASK                      equ 0080h

// Register: PWM3CON
#define PWM3CON PWM3CON
PWM3CON                                  equ 0619h
// bitfield definitions
PWM3CON_POL_POSN                         equ 0004h
PWM3CON_POL_POSITION                     equ 0004h
PWM3CON_POL_SIZE                         equ 0001h
PWM3CON_POL_LENGTH                       equ 0001h
PWM3CON_POL_MASK                         equ 0010h
PWM3CON_OUT_POSN                         equ 0005h
PWM3CON_OUT_POSITION                     equ 0005h
PWM3CON_OUT_SIZE                         equ 0001h
PWM3CON_OUT_LENGTH                       equ 0001h
PWM3CON_OUT_MASK                         equ 0020h
PWM3CON_EN_POSN                          equ 0007h
PWM3CON_EN_POSITION                      equ 0007h
PWM3CON_EN_SIZE                          equ 0001h
PWM3CON_EN_LENGTH                        equ 0001h
PWM3CON_EN_MASK                          equ 0080h
PWM3CON_PWM3POL_POSN                     equ 0004h
PWM3CON_PWM3POL_POSITION                 equ 0004h
PWM3CON_PWM3POL_SIZE                     equ 0001h
PWM3CON_PWM3POL_LENGTH                   equ 0001h
PWM3CON_PWM3POL_MASK                     equ 0010h
PWM3CON_PWM3OUT_POSN                     equ 0005h
PWM3CON_PWM3OUT_POSITION                 equ 0005h
PWM3CON_PWM3OUT_SIZE                     equ 0001h
PWM3CON_PWM3OUT_LENGTH                   equ 0001h
PWM3CON_PWM3OUT_MASK                     equ 0020h
PWM3CON_PWM3EN_POSN                      equ 0007h
PWM3CON_PWM3EN_POSITION                  equ 0007h
PWM3CON_PWM3EN_SIZE                      equ 0001h
PWM3CON_PWM3EN_LENGTH                    equ 0001h
PWM3CON_PWM3EN_MASK                      equ 0080h

// Register: PWM4DCL
#define PWM4DCL PWM4DCL
PWM4DCL                                  equ 061Ah
// bitfield definitions
PWM4DCL_DC_POSN                          equ 0006h
PWM4DCL_DC_POSITION                      equ 0006h
PWM4DCL_DC_SIZE                          equ 0002h
PWM4DCL_DC_LENGTH                        equ 0002h
PWM4DCL_DC_MASK                          equ 00C0h
PWM4DCL_DC0_POSN                         equ 0006h
PWM4DCL_DC0_POSITION                     equ 0006h
PWM4DCL_DC0_SIZE                         equ 0001h
PWM4DCL_DC0_LENGTH                       equ 0001h
PWM4DCL_DC0_MASK                         equ 0040h
PWM4DCL_DC1_POSN                         equ 0007h
PWM4DCL_DC1_POSITION                     equ 0007h
PWM4DCL_DC1_SIZE                         equ 0001h
PWM4DCL_DC1_LENGTH                       equ 0001h
PWM4DCL_DC1_MASK                         equ 0080h
PWM4DCL_PWM4DC0_POSN                     equ 0006h
PWM4DCL_PWM4DC0_POSITION                 equ 0006h
PWM4DCL_PWM4DC0_SIZE                     equ 0001h
PWM4DCL_PWM4DC0_LENGTH                   equ 0001h
PWM4DCL_PWM4DC0_MASK                     equ 0040h
PWM4DCL_PWM4DC1_POSN                     equ 0007h
PWM4DCL_PWM4DC1_POSITION                 equ 0007h
PWM4DCL_PWM4DC1_SIZE                     equ 0001h
PWM4DCL_PWM4DC1_LENGTH                   equ 0001h
PWM4DCL_PWM4DC1_MASK                     equ 0080h
PWM4DCL_PWMPW0_POSN                      equ 0006h
PWM4DCL_PWMPW0_POSITION                  equ 0006h
PWM4DCL_PWMPW0_SIZE                      equ 0001h
PWM4DCL_PWMPW0_LENGTH                    equ 0001h
PWM4DCL_PWMPW0_MASK                      equ 0040h
PWM4DCL_PWMPW1_POSN                      equ 0007h
PWM4DCL_PWMPW1_POSITION                  equ 0007h
PWM4DCL_PWMPW1_SIZE                      equ 0001h
PWM4DCL_PWMPW1_LENGTH                    equ 0001h
PWM4DCL_PWMPW1_MASK                      equ 0080h

// Register: PWM4DCH
#define PWM4DCH PWM4DCH
PWM4DCH                                  equ 061Bh
// bitfield definitions
PWM4DCH_DC_POSN                          equ 0000h
PWM4DCH_DC_POSITION                      equ 0000h
PWM4DCH_DC_SIZE                          equ 0008h
PWM4DCH_DC_LENGTH                        equ 0008h
PWM4DCH_DC_MASK                          equ 00FFh
PWM4DCH_DC2_POSN                         equ 0000h
PWM4DCH_DC2_POSITION                     equ 0000h
PWM4DCH_DC2_SIZE                         equ 0001h
PWM4DCH_DC2_LENGTH                       equ 0001h
PWM4DCH_DC2_MASK                         equ 0001h
PWM4DCH_DC3_POSN                         equ 0001h
PWM4DCH_DC3_POSITION                     equ 0001h
PWM4DCH_DC3_SIZE                         equ 0001h
PWM4DCH_DC3_LENGTH                       equ 0001h
PWM4DCH_DC3_MASK                         equ 0002h
PWM4DCH_DC4_POSN                         equ 0002h
PWM4DCH_DC4_POSITION                     equ 0002h
PWM4DCH_DC4_SIZE                         equ 0001h
PWM4DCH_DC4_LENGTH                       equ 0001h
PWM4DCH_DC4_MASK                         equ 0004h
PWM4DCH_DC5_POSN                         equ 0003h
PWM4DCH_DC5_POSITION                     equ 0003h
PWM4DCH_DC5_SIZE                         equ 0001h
PWM4DCH_DC5_LENGTH                       equ 0001h
PWM4DCH_DC5_MASK                         equ 0008h
PWM4DCH_DC6_POSN                         equ 0004h
PWM4DCH_DC6_POSITION                     equ 0004h
PWM4DCH_DC6_SIZE                         equ 0001h
PWM4DCH_DC6_LENGTH                       equ 0001h
PWM4DCH_DC6_MASK                         equ 0010h
PWM4DCH_DC7_POSN                         equ 0005h
PWM4DCH_DC7_POSITION                     equ 0005h
PWM4DCH_DC7_SIZE                         equ 0001h
PWM4DCH_DC7_LENGTH                       equ 0001h
PWM4DCH_DC7_MASK                         equ 0020h
PWM4DCH_DC8_POSN                         equ 0006h
PWM4DCH_DC8_POSITION                     equ 0006h
PWM4DCH_DC8_SIZE                         equ 0001h
PWM4DCH_DC8_LENGTH                       equ 0001h
PWM4DCH_DC8_MASK                         equ 0040h
PWM4DCH_DC9_POSN                         equ 0007h
PWM4DCH_DC9_POSITION                     equ 0007h
PWM4DCH_DC9_SIZE                         equ 0001h
PWM4DCH_DC9_LENGTH                       equ 0001h
PWM4DCH_DC9_MASK                         equ 0080h
PWM4DCH_PWM4DC2_POSN                     equ 0000h
PWM4DCH_PWM4DC2_POSITION                 equ 0000h
PWM4DCH_PWM4DC2_SIZE                     equ 0001h
PWM4DCH_PWM4DC2_LENGTH                   equ 0001h
PWM4DCH_PWM4DC2_MASK                     equ 0001h
PWM4DCH_PWM4DC3_POSN                     equ 0001h
PWM4DCH_PWM4DC3_POSITION                 equ 0001h
PWM4DCH_PWM4DC3_SIZE                     equ 0001h
PWM4DCH_PWM4DC3_LENGTH                   equ 0001h
PWM4DCH_PWM4DC3_MASK                     equ 0002h
PWM4DCH_PWM4DC4_POSN                     equ 0002h
PWM4DCH_PWM4DC4_POSITION                 equ 0002h
PWM4DCH_PWM4DC4_SIZE                     equ 0001h
PWM4DCH_PWM4DC4_LENGTH                   equ 0001h
PWM4DCH_PWM4DC4_MASK                     equ 0004h
PWM4DCH_PWM4DC5_POSN                     equ 0003h
PWM4DCH_PWM4DC5_POSITION                 equ 0003h
PWM4DCH_PWM4DC5_SIZE                     equ 0001h
PWM4DCH_PWM4DC5_LENGTH                   equ 0001h
PWM4DCH_PWM4DC5_MASK                     equ 0008h
PWM4DCH_PWM4DC6_POSN                     equ 0004h
PWM4DCH_PWM4DC6_POSITION                 equ 0004h
PWM4DCH_PWM4DC6_SIZE                     equ 0001h
PWM4DCH_PWM4DC6_LENGTH                   equ 0001h
PWM4DCH_PWM4DC6_MASK                     equ 0010h
PWM4DCH_PWM4DC7_POSN                     equ 0005h
PWM4DCH_PWM4DC7_POSITION                 equ 0005h
PWM4DCH_PWM4DC7_SIZE                     equ 0001h
PWM4DCH_PWM4DC7_LENGTH                   equ 0001h
PWM4DCH_PWM4DC7_MASK                     equ 0020h
PWM4DCH_PWM4DC8_POSN                     equ 0006h
PWM4DCH_PWM4DC8_POSITION                 equ 0006h
PWM4DCH_PWM4DC8_SIZE                     equ 0001h
PWM4DCH_PWM4DC8_LENGTH                   equ 0001h
PWM4DCH_PWM4DC8_MASK                     equ 0040h
PWM4DCH_PWM4DC9_POSN                     equ 0007h
PWM4DCH_PWM4DC9_POSITION                 equ 0007h
PWM4DCH_PWM4DC9_SIZE                     equ 0001h
PWM4DCH_PWM4DC9_LENGTH                   equ 0001h
PWM4DCH_PWM4DC9_MASK                     equ 0080h
PWM4DCH_PWMPW2_POSN                      equ 0000h
PWM4DCH_PWMPW2_POSITION                  equ 0000h
PWM4DCH_PWMPW2_SIZE                      equ 0001h
PWM4DCH_PWMPW2_LENGTH                    equ 0001h
PWM4DCH_PWMPW2_MASK                      equ 0001h
PWM4DCH_PWMPW3_POSN                      equ 0001h
PWM4DCH_PWMPW3_POSITION                  equ 0001h
PWM4DCH_PWMPW3_SIZE                      equ 0001h
PWM4DCH_PWMPW3_LENGTH                    equ 0001h
PWM4DCH_PWMPW3_MASK                      equ 0002h
PWM4DCH_PWMPW4_POSN                      equ 0002h
PWM4DCH_PWMPW4_POSITION                  equ 0002h
PWM4DCH_PWMPW4_SIZE                      equ 0001h
PWM4DCH_PWMPW4_LENGTH                    equ 0001h
PWM4DCH_PWMPW4_MASK                      equ 0004h
PWM4DCH_PWMPW5_POSN                      equ 0003h
PWM4DCH_PWMPW5_POSITION                  equ 0003h
PWM4DCH_PWMPW5_SIZE                      equ 0001h
PWM4DCH_PWMPW5_LENGTH                    equ 0001h
PWM4DCH_PWMPW5_MASK                      equ 0008h
PWM4DCH_PWMPW6_POSN                      equ 0004h
PWM4DCH_PWMPW6_POSITION                  equ 0004h
PWM4DCH_PWMPW6_SIZE                      equ 0001h
PWM4DCH_PWMPW6_LENGTH                    equ 0001h
PWM4DCH_PWMPW6_MASK                      equ 0010h
PWM4DCH_PWMPW7_POSN                      equ 0005h
PWM4DCH_PWMPW7_POSITION                  equ 0005h
PWM4DCH_PWMPW7_SIZE                      equ 0001h
PWM4DCH_PWMPW7_LENGTH                    equ 0001h
PWM4DCH_PWMPW7_MASK                      equ 0020h
PWM4DCH_PWMPW8_POSN                      equ 0006h
PWM4DCH_PWMPW8_POSITION                  equ 0006h
PWM4DCH_PWMPW8_SIZE                      equ 0001h
PWM4DCH_PWMPW8_LENGTH                    equ 0001h
PWM4DCH_PWMPW8_MASK                      equ 0040h
PWM4DCH_PWMPW9_POSN                      equ 0007h
PWM4DCH_PWMPW9_POSITION                  equ 0007h
PWM4DCH_PWMPW9_SIZE                      equ 0001h
PWM4DCH_PWMPW9_LENGTH                    equ 0001h
PWM4DCH_PWMPW9_MASK                      equ 0080h

// Register: PWM4CON
#define PWM4CON PWM4CON
PWM4CON                                  equ 061Ch
// bitfield definitions
PWM4CON_POL_POSN                         equ 0004h
PWM4CON_POL_POSITION                     equ 0004h
PWM4CON_POL_SIZE                         equ 0001h
PWM4CON_POL_LENGTH                       equ 0001h
PWM4CON_POL_MASK                         equ 0010h
PWM4CON_OUT_POSN                         equ 0005h
PWM4CON_OUT_POSITION                     equ 0005h
PWM4CON_OUT_SIZE                         equ 0001h
PWM4CON_OUT_LENGTH                       equ 0001h
PWM4CON_OUT_MASK                         equ 0020h
PWM4CON_EN_POSN                          equ 0007h
PWM4CON_EN_POSITION                      equ 0007h
PWM4CON_EN_SIZE                          equ 0001h
PWM4CON_EN_LENGTH                        equ 0001h
PWM4CON_EN_MASK                          equ 0080h
PWM4CON_PWM4POL_POSN                     equ 0004h
PWM4CON_PWM4POL_POSITION                 equ 0004h
PWM4CON_PWM4POL_SIZE                     equ 0001h
PWM4CON_PWM4POL_LENGTH                   equ 0001h
PWM4CON_PWM4POL_MASK                     equ 0010h
PWM4CON_PWM4OUT_POSN                     equ 0005h
PWM4CON_PWM4OUT_POSITION                 equ 0005h
PWM4CON_PWM4OUT_SIZE                     equ 0001h
PWM4CON_PWM4OUT_LENGTH                   equ 0001h
PWM4CON_PWM4OUT_MASK                     equ 0020h
PWM4CON_PWM4EN_POSN                      equ 0007h
PWM4CON_PWM4EN_POSITION                  equ 0007h
PWM4CON_PWM4EN_SIZE                      equ 0001h
PWM4CON_PWM4EN_LENGTH                    equ 0001h
PWM4CON_PWM4EN_MASK                      equ 0080h

// Register: CWG1DBR
#define CWG1DBR CWG1DBR
CWG1DBR                                  equ 0691h
// bitfield definitions
CWG1DBR_DBR_POSN                         equ 0000h
CWG1DBR_DBR_POSITION                     equ 0000h
CWG1DBR_DBR_SIZE                         equ 0006h
CWG1DBR_DBR_LENGTH                       equ 0006h
CWG1DBR_DBR_MASK                         equ 003Fh
CWG1DBR_DBR0_POSN                        equ 0000h
CWG1DBR_DBR0_POSITION                    equ 0000h
CWG1DBR_DBR0_SIZE                        equ 0001h
CWG1DBR_DBR0_LENGTH                      equ 0001h
CWG1DBR_DBR0_MASK                        equ 0001h
CWG1DBR_DBR1_POSN                        equ 0001h
CWG1DBR_DBR1_POSITION                    equ 0001h
CWG1DBR_DBR1_SIZE                        equ 0001h
CWG1DBR_DBR1_LENGTH                      equ 0001h
CWG1DBR_DBR1_MASK                        equ 0002h
CWG1DBR_DBR2_POSN                        equ 0002h
CWG1DBR_DBR2_POSITION                    equ 0002h
CWG1DBR_DBR2_SIZE                        equ 0001h
CWG1DBR_DBR2_LENGTH                      equ 0001h
CWG1DBR_DBR2_MASK                        equ 0004h
CWG1DBR_DBR3_POSN                        equ 0003h
CWG1DBR_DBR3_POSITION                    equ 0003h
CWG1DBR_DBR3_SIZE                        equ 0001h
CWG1DBR_DBR3_LENGTH                      equ 0001h
CWG1DBR_DBR3_MASK                        equ 0008h
CWG1DBR_DBR4_POSN                        equ 0004h
CWG1DBR_DBR4_POSITION                    equ 0004h
CWG1DBR_DBR4_SIZE                        equ 0001h
CWG1DBR_DBR4_LENGTH                      equ 0001h
CWG1DBR_DBR4_MASK                        equ 0010h
CWG1DBR_DBR5_POSN                        equ 0005h
CWG1DBR_DBR5_POSITION                    equ 0005h
CWG1DBR_DBR5_SIZE                        equ 0001h
CWG1DBR_DBR5_LENGTH                      equ 0001h
CWG1DBR_DBR5_MASK                        equ 0020h
CWG1DBR_CWG1DBR_POSN                     equ 0000h
CWG1DBR_CWG1DBR_POSITION                 equ 0000h
CWG1DBR_CWG1DBR_SIZE                     equ 0006h
CWG1DBR_CWG1DBR_LENGTH                   equ 0006h
CWG1DBR_CWG1DBR_MASK                     equ 003Fh
CWG1DBR_CWG1DBR0_POSN                    equ 0000h
CWG1DBR_CWG1DBR0_POSITION                equ 0000h
CWG1DBR_CWG1DBR0_SIZE                    equ 0001h
CWG1DBR_CWG1DBR0_LENGTH                  equ 0001h
CWG1DBR_CWG1DBR0_MASK                    equ 0001h
CWG1DBR_CWG1DBR1_POSN                    equ 0001h
CWG1DBR_CWG1DBR1_POSITION                equ 0001h
CWG1DBR_CWG1DBR1_SIZE                    equ 0001h
CWG1DBR_CWG1DBR1_LENGTH                  equ 0001h
CWG1DBR_CWG1DBR1_MASK                    equ 0002h
CWG1DBR_CWG1DBR2_POSN                    equ 0002h
CWG1DBR_CWG1DBR2_POSITION                equ 0002h
CWG1DBR_CWG1DBR2_SIZE                    equ 0001h
CWG1DBR_CWG1DBR2_LENGTH                  equ 0001h
CWG1DBR_CWG1DBR2_MASK                    equ 0004h
CWG1DBR_CWG1DBR3_POSN                    equ 0003h
CWG1DBR_CWG1DBR3_POSITION                equ 0003h
CWG1DBR_CWG1DBR3_SIZE                    equ 0001h
CWG1DBR_CWG1DBR3_LENGTH                  equ 0001h
CWG1DBR_CWG1DBR3_MASK                    equ 0008h
CWG1DBR_CWG1DBR4_POSN                    equ 0004h
CWG1DBR_CWG1DBR4_POSITION                equ 0004h
CWG1DBR_CWG1DBR4_SIZE                    equ 0001h
CWG1DBR_CWG1DBR4_LENGTH                  equ 0001h
CWG1DBR_CWG1DBR4_MASK                    equ 0010h
CWG1DBR_CWG1DBR5_POSN                    equ 0005h
CWG1DBR_CWG1DBR5_POSITION                equ 0005h
CWG1DBR_CWG1DBR5_SIZE                    equ 0001h
CWG1DBR_CWG1DBR5_LENGTH                  equ 0001h
CWG1DBR_CWG1DBR5_MASK                    equ 0020h

// Register: CWG1DBF
#define CWG1DBF CWG1DBF
CWG1DBF                                  equ 0692h
// bitfield definitions
CWG1DBF_DBF_POSN                         equ 0000h
CWG1DBF_DBF_POSITION                     equ 0000h
CWG1DBF_DBF_SIZE                         equ 0006h
CWG1DBF_DBF_LENGTH                       equ 0006h
CWG1DBF_DBF_MASK                         equ 003Fh
CWG1DBF_DBF0_POSN                        equ 0000h
CWG1DBF_DBF0_POSITION                    equ 0000h
CWG1DBF_DBF0_SIZE                        equ 0001h
CWG1DBF_DBF0_LENGTH                      equ 0001h
CWG1DBF_DBF0_MASK                        equ 0001h
CWG1DBF_DBF1_POSN                        equ 0001h
CWG1DBF_DBF1_POSITION                    equ 0001h
CWG1DBF_DBF1_SIZE                        equ 0001h
CWG1DBF_DBF1_LENGTH                      equ 0001h
CWG1DBF_DBF1_MASK                        equ 0002h
CWG1DBF_DBF2_POSN                        equ 0002h
CWG1DBF_DBF2_POSITION                    equ 0002h
CWG1DBF_DBF2_SIZE                        equ 0001h
CWG1DBF_DBF2_LENGTH                      equ 0001h
CWG1DBF_DBF2_MASK                        equ 0004h
CWG1DBF_DBF3_POSN                        equ 0003h
CWG1DBF_DBF3_POSITION                    equ 0003h
CWG1DBF_DBF3_SIZE                        equ 0001h
CWG1DBF_DBF3_LENGTH                      equ 0001h
CWG1DBF_DBF3_MASK                        equ 0008h
CWG1DBF_DBF4_POSN                        equ 0004h
CWG1DBF_DBF4_POSITION                    equ 0004h
CWG1DBF_DBF4_SIZE                        equ 0001h
CWG1DBF_DBF4_LENGTH                      equ 0001h
CWG1DBF_DBF4_MASK                        equ 0010h
CWG1DBF_DBF5_POSN                        equ 0005h
CWG1DBF_DBF5_POSITION                    equ 0005h
CWG1DBF_DBF5_SIZE                        equ 0001h
CWG1DBF_DBF5_LENGTH                      equ 0001h
CWG1DBF_DBF5_MASK                        equ 0020h
CWG1DBF_CWG1DBF_POSN                     equ 0000h
CWG1DBF_CWG1DBF_POSITION                 equ 0000h
CWG1DBF_CWG1DBF_SIZE                     equ 0006h
CWG1DBF_CWG1DBF_LENGTH                   equ 0006h
CWG1DBF_CWG1DBF_MASK                     equ 003Fh
CWG1DBF_CWG1DBF0_POSN                    equ 0000h
CWG1DBF_CWG1DBF0_POSITION                equ 0000h
CWG1DBF_CWG1DBF0_SIZE                    equ 0001h
CWG1DBF_CWG1DBF0_LENGTH                  equ 0001h
CWG1DBF_CWG1DBF0_MASK                    equ 0001h
CWG1DBF_CWG1DBF1_POSN                    equ 0001h
CWG1DBF_CWG1DBF1_POSITION                equ 0001h
CWG1DBF_CWG1DBF1_SIZE                    equ 0001h
CWG1DBF_CWG1DBF1_LENGTH                  equ 0001h
CWG1DBF_CWG1DBF1_MASK                    equ 0002h
CWG1DBF_CWG1DBF2_POSN                    equ 0002h
CWG1DBF_CWG1DBF2_POSITION                equ 0002h
CWG1DBF_CWG1DBF2_SIZE                    equ 0001h
CWG1DBF_CWG1DBF2_LENGTH                  equ 0001h
CWG1DBF_CWG1DBF2_MASK                    equ 0004h
CWG1DBF_CWG1DBF3_POSN                    equ 0003h
CWG1DBF_CWG1DBF3_POSITION                equ 0003h
CWG1DBF_CWG1DBF3_SIZE                    equ 0001h
CWG1DBF_CWG1DBF3_LENGTH                  equ 0001h
CWG1DBF_CWG1DBF3_MASK                    equ 0008h
CWG1DBF_CWG1DBF4_POSN                    equ 0004h
CWG1DBF_CWG1DBF4_POSITION                equ 0004h
CWG1DBF_CWG1DBF4_SIZE                    equ 0001h
CWG1DBF_CWG1DBF4_LENGTH                  equ 0001h
CWG1DBF_CWG1DBF4_MASK                    equ 0010h
CWG1DBF_CWG1DBF5_POSN                    equ 0005h
CWG1DBF_CWG1DBF5_POSITION                equ 0005h
CWG1DBF_CWG1DBF5_SIZE                    equ 0001h
CWG1DBF_CWG1DBF5_LENGTH                  equ 0001h
CWG1DBF_CWG1DBF5_MASK                    equ 0020h

// Register: CWG1AS0
#define CWG1AS0 CWG1AS0
CWG1AS0                                  equ 0693h
// bitfield definitions
CWG1AS0_LSAC_POSN                        equ 0002h
CWG1AS0_LSAC_POSITION                    equ 0002h
CWG1AS0_LSAC_SIZE                        equ 0002h
CWG1AS0_LSAC_LENGTH                      equ 0002h
CWG1AS0_LSAC_MASK                        equ 000Ch
CWG1AS0_LSBD_POSN                        equ 0004h
CWG1AS0_LSBD_POSITION                    equ 0004h
CWG1AS0_LSBD_SIZE                        equ 0002h
CWG1AS0_LSBD_LENGTH                      equ 0002h
CWG1AS0_LSBD_MASK                        equ 0030h
CWG1AS0_REN_POSN                         equ 0006h
CWG1AS0_REN_POSITION                     equ 0006h
CWG1AS0_REN_SIZE                         equ 0001h
CWG1AS0_REN_LENGTH                       equ 0001h
CWG1AS0_REN_MASK                         equ 0040h
CWG1AS0_SHUTDOWN_POSN                    equ 0007h
CWG1AS0_SHUTDOWN_POSITION                equ 0007h
CWG1AS0_SHUTDOWN_SIZE                    equ 0001h
CWG1AS0_SHUTDOWN_LENGTH                  equ 0001h
CWG1AS0_SHUTDOWN_MASK                    equ 0080h
CWG1AS0_LSAC0_POSN                       equ 0002h
CWG1AS0_LSAC0_POSITION                   equ 0002h
CWG1AS0_LSAC0_SIZE                       equ 0001h
CWG1AS0_LSAC0_LENGTH                     equ 0001h
CWG1AS0_LSAC0_MASK                       equ 0004h
CWG1AS0_LSAC1_POSN                       equ 0003h
CWG1AS0_LSAC1_POSITION                   equ 0003h
CWG1AS0_LSAC1_SIZE                       equ 0001h
CWG1AS0_LSAC1_LENGTH                     equ 0001h
CWG1AS0_LSAC1_MASK                       equ 0008h
CWG1AS0_LSBD0_POSN                       equ 0004h
CWG1AS0_LSBD0_POSITION                   equ 0004h
CWG1AS0_LSBD0_SIZE                       equ 0001h
CWG1AS0_LSBD0_LENGTH                     equ 0001h
CWG1AS0_LSBD0_MASK                       equ 0010h
CWG1AS0_LSBD1_POSN                       equ 0005h
CWG1AS0_LSBD1_POSITION                   equ 0005h
CWG1AS0_LSBD1_SIZE                       equ 0001h
CWG1AS0_LSBD1_LENGTH                     equ 0001h
CWG1AS0_LSBD1_MASK                       equ 0020h
CWG1AS0_CWG1LSAC_POSN                    equ 0002h
CWG1AS0_CWG1LSAC_POSITION                equ 0002h
CWG1AS0_CWG1LSAC_SIZE                    equ 0002h
CWG1AS0_CWG1LSAC_LENGTH                  equ 0002h
CWG1AS0_CWG1LSAC_MASK                    equ 000Ch
CWG1AS0_CWG1LSBD_POSN                    equ 0004h
CWG1AS0_CWG1LSBD_POSITION                equ 0004h
CWG1AS0_CWG1LSBD_SIZE                    equ 0002h
CWG1AS0_CWG1LSBD_LENGTH                  equ 0002h
CWG1AS0_CWG1LSBD_MASK                    equ 0030h
CWG1AS0_CWG1REN_POSN                     equ 0006h
CWG1AS0_CWG1REN_POSITION                 equ 0006h
CWG1AS0_CWG1REN_SIZE                     equ 0001h
CWG1AS0_CWG1REN_LENGTH                   equ 0001h
CWG1AS0_CWG1REN_MASK                     equ 0040h
CWG1AS0_CWG1SHUTDOWN_POSN                equ 0007h
CWG1AS0_CWG1SHUTDOWN_POSITION            equ 0007h
CWG1AS0_CWG1SHUTDOWN_SIZE                equ 0001h
CWG1AS0_CWG1SHUTDOWN_LENGTH              equ 0001h
CWG1AS0_CWG1SHUTDOWN_MASK                equ 0080h
CWG1AS0_CWG1LSAC0_POSN                   equ 0002h
CWG1AS0_CWG1LSAC0_POSITION               equ 0002h
CWG1AS0_CWG1LSAC0_SIZE                   equ 0001h
CWG1AS0_CWG1LSAC0_LENGTH                 equ 0001h
CWG1AS0_CWG1LSAC0_MASK                   equ 0004h
CWG1AS0_CWG1LSAC1_POSN                   equ 0003h
CWG1AS0_CWG1LSAC1_POSITION               equ 0003h
CWG1AS0_CWG1LSAC1_SIZE                   equ 0001h
CWG1AS0_CWG1LSAC1_LENGTH                 equ 0001h
CWG1AS0_CWG1LSAC1_MASK                   equ 0008h
CWG1AS0_CWG1LSBD0_POSN                   equ 0004h
CWG1AS0_CWG1LSBD0_POSITION               equ 0004h
CWG1AS0_CWG1LSBD0_SIZE                   equ 0001h
CWG1AS0_CWG1LSBD0_LENGTH                 equ 0001h
CWG1AS0_CWG1LSBD0_MASK                   equ 0010h
CWG1AS0_CWG1LSBD1_POSN                   equ 0005h
CWG1AS0_CWG1LSBD1_POSITION               equ 0005h
CWG1AS0_CWG1LSBD1_SIZE                   equ 0001h
CWG1AS0_CWG1LSBD1_LENGTH                 equ 0001h
CWG1AS0_CWG1LSBD1_MASK                   equ 0020h

// Register: CWG1AS1
#define CWG1AS1 CWG1AS1
CWG1AS1                                  equ 0694h
// bitfield definitions
CWG1AS1_INAS_POSN                        equ 0000h
CWG1AS1_INAS_POSITION                    equ 0000h
CWG1AS1_INAS_SIZE                        equ 0001h
CWG1AS1_INAS_LENGTH                      equ 0001h
CWG1AS1_INAS_MASK                        equ 0001h
CWG1AS1_C1AS_POSN                        equ 0001h
CWG1AS1_C1AS_POSITION                    equ 0001h
CWG1AS1_C1AS_SIZE                        equ 0001h
CWG1AS1_C1AS_LENGTH                      equ 0001h
CWG1AS1_C1AS_MASK                        equ 0002h
CWG1AS1_C2AS_POSN                        equ 0002h
CWG1AS1_C2AS_POSITION                    equ 0002h
CWG1AS1_C2AS_SIZE                        equ 0001h
CWG1AS1_C2AS_LENGTH                      equ 0001h
CWG1AS1_C2AS_MASK                        equ 0004h
CWG1AS1_TMR2AS_POSN                      equ 0004h
CWG1AS1_TMR2AS_POSITION                  equ 0004h
CWG1AS1_TMR2AS_SIZE                      equ 0001h
CWG1AS1_TMR2AS_LENGTH                    equ 0001h
CWG1AS1_TMR2AS_MASK                      equ 0010h
CWG1AS1_TMR4AS_POSN                      equ 0005h
CWG1AS1_TMR4AS_POSITION                  equ 0005h
CWG1AS1_TMR4AS_SIZE                      equ 0001h
CWG1AS1_TMR4AS_LENGTH                    equ 0001h
CWG1AS1_TMR4AS_MASK                      equ 0020h
CWG1AS1_TMR6AS_POSN                      equ 0006h
CWG1AS1_TMR6AS_POSITION                  equ 0006h
CWG1AS1_TMR6AS_SIZE                      equ 0001h
CWG1AS1_TMR6AS_LENGTH                    equ 0001h
CWG1AS1_TMR6AS_MASK                      equ 0040h
CWG1AS1_CWG1INAS_POSN                    equ 0000h
CWG1AS1_CWG1INAS_POSITION                equ 0000h
CWG1AS1_CWG1INAS_SIZE                    equ 0001h
CWG1AS1_CWG1INAS_LENGTH                  equ 0001h
CWG1AS1_CWG1INAS_MASK                    equ 0001h
CWG1AS1_CWG1C1AS_POSN                    equ 0001h
CWG1AS1_CWG1C1AS_POSITION                equ 0001h
CWG1AS1_CWG1C1AS_SIZE                    equ 0001h
CWG1AS1_CWG1C1AS_LENGTH                  equ 0001h
CWG1AS1_CWG1C1AS_MASK                    equ 0002h
CWG1AS1_CWG1C2AS_POSN                    equ 0002h
CWG1AS1_CWG1C2AS_POSITION                equ 0002h
CWG1AS1_CWG1C2AS_SIZE                    equ 0001h
CWG1AS1_CWG1C2AS_LENGTH                  equ 0001h
CWG1AS1_CWG1C2AS_MASK                    equ 0004h
CWG1AS1_CWG1TMR2AS_POSN                  equ 0004h
CWG1AS1_CWG1TMR2AS_POSITION              equ 0004h
CWG1AS1_CWG1TMR2AS_SIZE                  equ 0001h
CWG1AS1_CWG1TMR2AS_LENGTH                equ 0001h
CWG1AS1_CWG1TMR2AS_MASK                  equ 0010h
CWG1AS1_CWG1TMR4AS_POSN                  equ 0005h
CWG1AS1_CWG1TMR4AS_POSITION              equ 0005h
CWG1AS1_CWG1TMR4AS_SIZE                  equ 0001h
CWG1AS1_CWG1TMR4AS_LENGTH                equ 0001h
CWG1AS1_CWG1TMR4AS_MASK                  equ 0020h
CWG1AS1_CWG1TMR6AS_POSN                  equ 0006h
CWG1AS1_CWG1TMR6AS_POSITION              equ 0006h
CWG1AS1_CWG1TMR6AS_SIZE                  equ 0001h
CWG1AS1_CWG1TMR6AS_LENGTH                equ 0001h
CWG1AS1_CWG1TMR6AS_MASK                  equ 0040h

// Register: CWG1OCON0
#define CWG1OCON0 CWG1OCON0
CWG1OCON0                                equ 0695h
// bitfield definitions
CWG1OCON0_STRA_POSN                      equ 0000h
CWG1OCON0_STRA_POSITION                  equ 0000h
CWG1OCON0_STRA_SIZE                      equ 0001h
CWG1OCON0_STRA_LENGTH                    equ 0001h
CWG1OCON0_STRA_MASK                      equ 0001h
CWG1OCON0_STRB_POSN                      equ 0001h
CWG1OCON0_STRB_POSITION                  equ 0001h
CWG1OCON0_STRB_SIZE                      equ 0001h
CWG1OCON0_STRB_LENGTH                    equ 0001h
CWG1OCON0_STRB_MASK                      equ 0002h
CWG1OCON0_STRC_POSN                      equ 0002h
CWG1OCON0_STRC_POSITION                  equ 0002h
CWG1OCON0_STRC_SIZE                      equ 0001h
CWG1OCON0_STRC_LENGTH                    equ 0001h
CWG1OCON0_STRC_MASK                      equ 0004h
CWG1OCON0_STRD_POSN                      equ 0003h
CWG1OCON0_STRD_POSITION                  equ 0003h
CWG1OCON0_STRD_SIZE                      equ 0001h
CWG1OCON0_STRD_LENGTH                    equ 0001h
CWG1OCON0_STRD_MASK                      equ 0008h
CWG1OCON0_OVRA_POSN                      equ 0004h
CWG1OCON0_OVRA_POSITION                  equ 0004h
CWG1OCON0_OVRA_SIZE                      equ 0001h
CWG1OCON0_OVRA_LENGTH                    equ 0001h
CWG1OCON0_OVRA_MASK                      equ 0010h
CWG1OCON0_OVRB_POSN                      equ 0005h
CWG1OCON0_OVRB_POSITION                  equ 0005h
CWG1OCON0_OVRB_SIZE                      equ 0001h
CWG1OCON0_OVRB_LENGTH                    equ 0001h
CWG1OCON0_OVRB_MASK                      equ 0020h
CWG1OCON0_OVRC_POSN                      equ 0006h
CWG1OCON0_OVRC_POSITION                  equ 0006h
CWG1OCON0_OVRC_SIZE                      equ 0001h
CWG1OCON0_OVRC_LENGTH                    equ 0001h
CWG1OCON0_OVRC_MASK                      equ 0040h
CWG1OCON0_OVRD_POSN                      equ 0007h
CWG1OCON0_OVRD_POSITION                  equ 0007h
CWG1OCON0_OVRD_SIZE                      equ 0001h
CWG1OCON0_OVRD_LENGTH                    equ 0001h
CWG1OCON0_OVRD_MASK                      equ 0080h
CWG1OCON0_CWG1STRA_POSN                  equ 0000h
CWG1OCON0_CWG1STRA_POSITION              equ 0000h
CWG1OCON0_CWG1STRA_SIZE                  equ 0001h
CWG1OCON0_CWG1STRA_LENGTH                equ 0001h
CWG1OCON0_CWG1STRA_MASK                  equ 0001h
CWG1OCON0_CWG1STRB_POSN                  equ 0001h
CWG1OCON0_CWG1STRB_POSITION              equ 0001h
CWG1OCON0_CWG1STRB_SIZE                  equ 0001h
CWG1OCON0_CWG1STRB_LENGTH                equ 0001h
CWG1OCON0_CWG1STRB_MASK                  equ 0002h
CWG1OCON0_CWG1STRC_POSN                  equ 0002h
CWG1OCON0_CWG1STRC_POSITION              equ 0002h
CWG1OCON0_CWG1STRC_SIZE                  equ 0001h
CWG1OCON0_CWG1STRC_LENGTH                equ 0001h
CWG1OCON0_CWG1STRC_MASK                  equ 0004h
CWG1OCON0_CWG1STRD_POSN                  equ 0003h
CWG1OCON0_CWG1STRD_POSITION              equ 0003h
CWG1OCON0_CWG1STRD_SIZE                  equ 0001h
CWG1OCON0_CWG1STRD_LENGTH                equ 0001h
CWG1OCON0_CWG1STRD_MASK                  equ 0008h
CWG1OCON0_CWG1OVRA_POSN                  equ 0004h
CWG1OCON0_CWG1OVRA_POSITION              equ 0004h
CWG1OCON0_CWG1OVRA_SIZE                  equ 0001h
CWG1OCON0_CWG1OVRA_LENGTH                equ 0001h
CWG1OCON0_CWG1OVRA_MASK                  equ 0010h
CWG1OCON0_CWG1OVRB_POSN                  equ 0005h
CWG1OCON0_CWG1OVRB_POSITION              equ 0005h
CWG1OCON0_CWG1OVRB_SIZE                  equ 0001h
CWG1OCON0_CWG1OVRB_LENGTH                equ 0001h
CWG1OCON0_CWG1OVRB_MASK                  equ 0020h
CWG1OCON0_CWG1OVRC_POSN                  equ 0006h
CWG1OCON0_CWG1OVRC_POSITION              equ 0006h
CWG1OCON0_CWG1OVRC_SIZE                  equ 0001h
CWG1OCON0_CWG1OVRC_LENGTH                equ 0001h
CWG1OCON0_CWG1OVRC_MASK                  equ 0040h
CWG1OCON0_CWG1OVRD_POSN                  equ 0007h
CWG1OCON0_CWG1OVRD_POSITION              equ 0007h
CWG1OCON0_CWG1OVRD_SIZE                  equ 0001h
CWG1OCON0_CWG1OVRD_LENGTH                equ 0001h
CWG1OCON0_CWG1OVRD_MASK                  equ 0080h

// Register: CWG1CON0
#define CWG1CON0 CWG1CON0
CWG1CON0                                 equ 0696h
// bitfield definitions
CWG1CON0_MODE_POSN                       equ 0000h
CWG1CON0_MODE_POSITION                   equ 0000h
CWG1CON0_MODE_SIZE                       equ 0003h
CWG1CON0_MODE_LENGTH                     equ 0003h
CWG1CON0_MODE_MASK                       equ 0007h
CWG1CON0_LD_POSN                         equ 0006h
CWG1CON0_LD_POSITION                     equ 0006h
CWG1CON0_LD_SIZE                         equ 0001h
CWG1CON0_LD_LENGTH                       equ 0001h
CWG1CON0_LD_MASK                         equ 0040h
CWG1CON0_EN_POSN                         equ 0007h
CWG1CON0_EN_POSITION                     equ 0007h
CWG1CON0_EN_SIZE                         equ 0001h
CWG1CON0_EN_LENGTH                       equ 0001h
CWG1CON0_EN_MASK                         equ 0080h
CWG1CON0_MODE0_POSN                      equ 0000h
CWG1CON0_MODE0_POSITION                  equ 0000h
CWG1CON0_MODE0_SIZE                      equ 0001h
CWG1CON0_MODE0_LENGTH                    equ 0001h
CWG1CON0_MODE0_MASK                      equ 0001h
CWG1CON0_MODE1_POSN                      equ 0001h
CWG1CON0_MODE1_POSITION                  equ 0001h
CWG1CON0_MODE1_SIZE                      equ 0001h
CWG1CON0_MODE1_LENGTH                    equ 0001h
CWG1CON0_MODE1_MASK                      equ 0002h
CWG1CON0_MODE2_POSN                      equ 0002h
CWG1CON0_MODE2_POSITION                  equ 0002h
CWG1CON0_MODE2_SIZE                      equ 0001h
CWG1CON0_MODE2_LENGTH                    equ 0001h
CWG1CON0_MODE2_MASK                      equ 0004h
CWG1CON0_G1EN_POSN                       equ 0007h
CWG1CON0_G1EN_POSITION                   equ 0007h
CWG1CON0_G1EN_SIZE                       equ 0001h
CWG1CON0_G1EN_LENGTH                     equ 0001h
CWG1CON0_G1EN_MASK                       equ 0080h
CWG1CON0_CWG1MODE_POSN                   equ 0000h
CWG1CON0_CWG1MODE_POSITION               equ 0000h
CWG1CON0_CWG1MODE_SIZE                   equ 0003h
CWG1CON0_CWG1MODE_LENGTH                 equ 0003h
CWG1CON0_CWG1MODE_MASK                   equ 0007h
CWG1CON0_CWG1LD_POSN                     equ 0006h
CWG1CON0_CWG1LD_POSITION                 equ 0006h
CWG1CON0_CWG1LD_SIZE                     equ 0001h
CWG1CON0_CWG1LD_LENGTH                   equ 0001h
CWG1CON0_CWG1LD_MASK                     equ 0040h
CWG1CON0_CWG1EN_POSN                     equ 0007h
CWG1CON0_CWG1EN_POSITION                 equ 0007h
CWG1CON0_CWG1EN_SIZE                     equ 0001h
CWG1CON0_CWG1EN_LENGTH                   equ 0001h
CWG1CON0_CWG1EN_MASK                     equ 0080h
CWG1CON0_CWG1MODE0_POSN                  equ 0000h
CWG1CON0_CWG1MODE0_POSITION              equ 0000h
CWG1CON0_CWG1MODE0_SIZE                  equ 0001h
CWG1CON0_CWG1MODE0_LENGTH                equ 0001h
CWG1CON0_CWG1MODE0_MASK                  equ 0001h
CWG1CON0_CWG1MODE1_POSN                  equ 0001h
CWG1CON0_CWG1MODE1_POSITION              equ 0001h
CWG1CON0_CWG1MODE1_SIZE                  equ 0001h
CWG1CON0_CWG1MODE1_LENGTH                equ 0001h
CWG1CON0_CWG1MODE1_MASK                  equ 0002h
CWG1CON0_CWG1MODE2_POSN                  equ 0002h
CWG1CON0_CWG1MODE2_POSITION              equ 0002h
CWG1CON0_CWG1MODE2_SIZE                  equ 0001h
CWG1CON0_CWG1MODE2_LENGTH                equ 0001h
CWG1CON0_CWG1MODE2_MASK                  equ 0004h

// Register: CWG1CON1
#define CWG1CON1 CWG1CON1
CWG1CON1                                 equ 0697h
// bitfield definitions
CWG1CON1_POLA_POSN                       equ 0000h
CWG1CON1_POLA_POSITION                   equ 0000h
CWG1CON1_POLA_SIZE                       equ 0001h
CWG1CON1_POLA_LENGTH                     equ 0001h
CWG1CON1_POLA_MASK                       equ 0001h
CWG1CON1_POLB_POSN                       equ 0001h
CWG1CON1_POLB_POSITION                   equ 0001h
CWG1CON1_POLB_SIZE                       equ 0001h
CWG1CON1_POLB_LENGTH                     equ 0001h
CWG1CON1_POLB_MASK                       equ 0002h
CWG1CON1_POLC_POSN                       equ 0002h
CWG1CON1_POLC_POSITION                   equ 0002h
CWG1CON1_POLC_SIZE                       equ 0001h
CWG1CON1_POLC_LENGTH                     equ 0001h
CWG1CON1_POLC_MASK                       equ 0004h
CWG1CON1_POLD_POSN                       equ 0003h
CWG1CON1_POLD_POSITION                   equ 0003h
CWG1CON1_POLD_SIZE                       equ 0001h
CWG1CON1_POLD_LENGTH                     equ 0001h
CWG1CON1_POLD_MASK                       equ 0008h
CWG1CON1_IN_POSN                         equ 0005h
CWG1CON1_IN_POSITION                     equ 0005h
CWG1CON1_IN_SIZE                         equ 0001h
CWG1CON1_IN_LENGTH                       equ 0001h
CWG1CON1_IN_MASK                         equ 0020h
CWG1CON1_CWG1POLA_POSN                   equ 0000h
CWG1CON1_CWG1POLA_POSITION               equ 0000h
CWG1CON1_CWG1POLA_SIZE                   equ 0001h
CWG1CON1_CWG1POLA_LENGTH                 equ 0001h
CWG1CON1_CWG1POLA_MASK                   equ 0001h
CWG1CON1_CWG1POLB_POSN                   equ 0001h
CWG1CON1_CWG1POLB_POSITION               equ 0001h
CWG1CON1_CWG1POLB_SIZE                   equ 0001h
CWG1CON1_CWG1POLB_LENGTH                 equ 0001h
CWG1CON1_CWG1POLB_MASK                   equ 0002h
CWG1CON1_CWG1POLC_POSN                   equ 0002h
CWG1CON1_CWG1POLC_POSITION               equ 0002h
CWG1CON1_CWG1POLC_SIZE                   equ 0001h
CWG1CON1_CWG1POLC_LENGTH                 equ 0001h
CWG1CON1_CWG1POLC_MASK                   equ 0004h
CWG1CON1_CWG1POLD_POSN                   equ 0003h
CWG1CON1_CWG1POLD_POSITION               equ 0003h
CWG1CON1_CWG1POLD_SIZE                   equ 0001h
CWG1CON1_CWG1POLD_LENGTH                 equ 0001h
CWG1CON1_CWG1POLD_MASK                   equ 0008h
CWG1CON1_CWG1IN_POSN                     equ 0005h
CWG1CON1_CWG1IN_POSITION                 equ 0005h
CWG1CON1_CWG1IN_SIZE                     equ 0001h
CWG1CON1_CWG1IN_LENGTH                   equ 0001h
CWG1CON1_CWG1IN_MASK                     equ 0020h

// Register: CWG1CLKCON
#define CWG1CLKCON CWG1CLKCON
CWG1CLKCON                               equ 0699h
// bitfield definitions
CWG1CLKCON_CS_POSN                       equ 0000h
CWG1CLKCON_CS_POSITION                   equ 0000h
CWG1CLKCON_CS_SIZE                       equ 0001h
CWG1CLKCON_CS_LENGTH                     equ 0001h
CWG1CLKCON_CS_MASK                       equ 0001h
CWG1CLKCON_CWG1CS_POSN                   equ 0000h
CWG1CLKCON_CWG1CS_POSITION               equ 0000h
CWG1CLKCON_CWG1CS_SIZE                   equ 0001h
CWG1CLKCON_CWG1CS_LENGTH                 equ 0001h
CWG1CLKCON_CWG1CS_MASK                   equ 0001h

// Register: CWG1ISM
#define CWG1ISM CWG1ISM
CWG1ISM                                  equ 069Ah
// bitfield definitions
CWG1ISM_IS_POSN                          equ 0000h
CWG1ISM_IS_POSITION                      equ 0000h
CWG1ISM_IS_SIZE                          equ 0008h
CWG1ISM_IS_LENGTH                        equ 0008h
CWG1ISM_IS_MASK                          equ 00FFh
CWG1ISM_IS0_POSN                         equ 0000h
CWG1ISM_IS0_POSITION                     equ 0000h
CWG1ISM_IS0_SIZE                         equ 0001h
CWG1ISM_IS0_LENGTH                       equ 0001h
CWG1ISM_IS0_MASK                         equ 0001h
CWG1ISM_IS1_POSN                         equ 0001h
CWG1ISM_IS1_POSITION                     equ 0001h
CWG1ISM_IS1_SIZE                         equ 0001h
CWG1ISM_IS1_LENGTH                       equ 0001h
CWG1ISM_IS1_MASK                         equ 0002h
CWG1ISM_IS2_POSN                         equ 0002h
CWG1ISM_IS2_POSITION                     equ 0002h
CWG1ISM_IS2_SIZE                         equ 0001h
CWG1ISM_IS2_LENGTH                       equ 0001h
CWG1ISM_IS2_MASK                         equ 0004h
CWG1ISM_IS3_POSN                         equ 0003h
CWG1ISM_IS3_POSITION                     equ 0003h
CWG1ISM_IS3_SIZE                         equ 0001h
CWG1ISM_IS3_LENGTH                       equ 0001h
CWG1ISM_IS3_MASK                         equ 0008h
CWG1ISM_CWG1IS_POSN                      equ 0000h
CWG1ISM_CWG1IS_POSITION                  equ 0000h
CWG1ISM_CWG1IS_SIZE                      equ 0008h
CWG1ISM_CWG1IS_LENGTH                    equ 0008h
CWG1ISM_CWG1IS_MASK                      equ 00FFh
CWG1ISM_CWG1IS0_POSN                     equ 0000h
CWG1ISM_CWG1IS0_POSITION                 equ 0000h
CWG1ISM_CWG1IS0_SIZE                     equ 0001h
CWG1ISM_CWG1IS0_LENGTH                   equ 0001h
CWG1ISM_CWG1IS0_MASK                     equ 0001h
CWG1ISM_CWG1IS1_POSN                     equ 0001h
CWG1ISM_CWG1IS1_POSITION                 equ 0001h
CWG1ISM_CWG1IS1_SIZE                     equ 0001h
CWG1ISM_CWG1IS1_LENGTH                   equ 0001h
CWG1ISM_CWG1IS1_MASK                     equ 0002h
CWG1ISM_CWG1IS2_POSN                     equ 0002h
CWG1ISM_CWG1IS2_POSITION                 equ 0002h
CWG1ISM_CWG1IS2_SIZE                     equ 0001h
CWG1ISM_CWG1IS2_LENGTH                   equ 0001h
CWG1ISM_CWG1IS2_MASK                     equ 0004h
CWG1ISM_CWG1IS3_POSN                     equ 0003h
CWG1ISM_CWG1IS3_POSITION                 equ 0003h
CWG1ISM_CWG1IS3_SIZE                     equ 0001h
CWG1ISM_CWG1IS3_LENGTH                   equ 0001h
CWG1ISM_CWG1IS3_MASK                     equ 0008h

// Register: WDTCON0
#define WDTCON0 WDTCON0
WDTCON0                                  equ 0711h
// bitfield definitions
WDTCON0_SEN_POSN                         equ 0000h
WDTCON0_SEN_POSITION                     equ 0000h
WDTCON0_SEN_SIZE                         equ 0001h
WDTCON0_SEN_LENGTH                       equ 0001h
WDTCON0_SEN_MASK                         equ 0001h
WDTCON0_WDTPS_POSN                       equ 0001h
WDTCON0_WDTPS_POSITION                   equ 0001h
WDTCON0_WDTPS_SIZE                       equ 0005h
WDTCON0_WDTPS_LENGTH                     equ 0005h
WDTCON0_WDTPS_MASK                       equ 003Eh
WDTCON0_SWDTEN_POSN                      equ 0000h
WDTCON0_SWDTEN_POSITION                  equ 0000h
WDTCON0_SWDTEN_SIZE                      equ 0001h
WDTCON0_SWDTEN_LENGTH                    equ 0001h
WDTCON0_SWDTEN_MASK                      equ 0001h
WDTCON0_WDTSEN_POSN                      equ 0000h
WDTCON0_WDTSEN_POSITION                  equ 0000h
WDTCON0_WDTSEN_SIZE                      equ 0001h
WDTCON0_WDTSEN_LENGTH                    equ 0001h
WDTCON0_WDTSEN_MASK                      equ 0001h
WDTCON0_WDTPS0_POSN                      equ 0001h
WDTCON0_WDTPS0_POSITION                  equ 0001h
WDTCON0_WDTPS0_SIZE                      equ 0001h
WDTCON0_WDTPS0_LENGTH                    equ 0001h
WDTCON0_WDTPS0_MASK                      equ 0002h
WDTCON0_WDTPS1_POSN                      equ 0002h
WDTCON0_WDTPS1_POSITION                  equ 0002h
WDTCON0_WDTPS1_SIZE                      equ 0001h
WDTCON0_WDTPS1_LENGTH                    equ 0001h
WDTCON0_WDTPS1_MASK                      equ 0004h
WDTCON0_WDTPS2_POSN                      equ 0003h
WDTCON0_WDTPS2_POSITION                  equ 0003h
WDTCON0_WDTPS2_SIZE                      equ 0001h
WDTCON0_WDTPS2_LENGTH                    equ 0001h
WDTCON0_WDTPS2_MASK                      equ 0008h
WDTCON0_WDTPS3_POSN                      equ 0004h
WDTCON0_WDTPS3_POSITION                  equ 0004h
WDTCON0_WDTPS3_SIZE                      equ 0001h
WDTCON0_WDTPS3_LENGTH                    equ 0001h
WDTCON0_WDTPS3_MASK                      equ 0010h
WDTCON0_WDTPS4_POSN                      equ 0005h
WDTCON0_WDTPS4_POSITION                  equ 0005h
WDTCON0_WDTPS4_SIZE                      equ 0001h
WDTCON0_WDTPS4_LENGTH                    equ 0001h
WDTCON0_WDTPS4_MASK                      equ 0020h

// Register: WDTCON1
#define WDTCON1 WDTCON1
WDTCON1                                  equ 0712h
// bitfield definitions
WDTCON1_WINDOW_POSN                      equ 0000h
WDTCON1_WINDOW_POSITION                  equ 0000h
WDTCON1_WINDOW_SIZE                      equ 0003h
WDTCON1_WINDOW_LENGTH                    equ 0003h
WDTCON1_WINDOW_MASK                      equ 0007h
WDTCON1_WDTCS_POSN                       equ 0004h
WDTCON1_WDTCS_POSITION                   equ 0004h
WDTCON1_WDTCS_SIZE                       equ 0003h
WDTCON1_WDTCS_LENGTH                     equ 0003h
WDTCON1_WDTCS_MASK                       equ 0070h
WDTCON1_WINDOW0_POSN                     equ 0000h
WDTCON1_WINDOW0_POSITION                 equ 0000h
WDTCON1_WINDOW0_SIZE                     equ 0001h
WDTCON1_WINDOW0_LENGTH                   equ 0001h
WDTCON1_WINDOW0_MASK                     equ 0001h
WDTCON1_WINDOW1_POSN                     equ 0001h
WDTCON1_WINDOW1_POSITION                 equ 0001h
WDTCON1_WINDOW1_SIZE                     equ 0001h
WDTCON1_WINDOW1_LENGTH                   equ 0001h
WDTCON1_WINDOW1_MASK                     equ 0002h
WDTCON1_WINDOW2_POSN                     equ 0002h
WDTCON1_WINDOW2_POSITION                 equ 0002h
WDTCON1_WINDOW2_SIZE                     equ 0001h
WDTCON1_WINDOW2_LENGTH                   equ 0001h
WDTCON1_WINDOW2_MASK                     equ 0004h
WDTCON1_WDTWINDOW_POSN                   equ 0000h
WDTCON1_WDTWINDOW_POSITION               equ 0000h
WDTCON1_WDTWINDOW_SIZE                   equ 0003h
WDTCON1_WDTWINDOW_LENGTH                 equ 0003h
WDTCON1_WDTWINDOW_MASK                   equ 0007h
WDTCON1_WDTWINDOW0_POSN                  equ 0000h
WDTCON1_WDTWINDOW0_POSITION              equ 0000h
WDTCON1_WDTWINDOW0_SIZE                  equ 0001h
WDTCON1_WDTWINDOW0_LENGTH                equ 0001h
WDTCON1_WDTWINDOW0_MASK                  equ 0001h
WDTCON1_WDTWINDOW1_POSN                  equ 0001h
WDTCON1_WDTWINDOW1_POSITION              equ 0001h
WDTCON1_WDTWINDOW1_SIZE                  equ 0001h
WDTCON1_WDTWINDOW1_LENGTH                equ 0001h
WDTCON1_WDTWINDOW1_MASK                  equ 0002h
WDTCON1_WDTWINDOW2_POSN                  equ 0002h
WDTCON1_WDTWINDOW2_POSITION              equ 0002h
WDTCON1_WDTWINDOW2_SIZE                  equ 0001h
WDTCON1_WDTWINDOW2_LENGTH                equ 0001h
WDTCON1_WDTWINDOW2_MASK                  equ 0004h
WDTCON1_WDTCS0_POSN                      equ 0004h
WDTCON1_WDTCS0_POSITION                  equ 0004h
WDTCON1_WDTCS0_SIZE                      equ 0001h
WDTCON1_WDTCS0_LENGTH                    equ 0001h
WDTCON1_WDTCS0_MASK                      equ 0010h
WDTCON1_WDTCS1_POSN                      equ 0005h
WDTCON1_WDTCS1_POSITION                  equ 0005h
WDTCON1_WDTCS1_SIZE                      equ 0001h
WDTCON1_WDTCS1_LENGTH                    equ 0001h
WDTCON1_WDTCS1_MASK                      equ 0020h
WDTCON1_WDTCS2_POSN                      equ 0006h
WDTCON1_WDTCS2_POSITION                  equ 0006h
WDTCON1_WDTCS2_SIZE                      equ 0001h
WDTCON1_WDTCS2_LENGTH                    equ 0001h
WDTCON1_WDTCS2_MASK                      equ 0040h

// Register: WDTPSL
#define WDTPSL WDTPSL
WDTPSL                                   equ 0713h
// bitfield definitions
WDTPSL_PSCNT_POSN                        equ 0000h
WDTPSL_PSCNT_POSITION                    equ 0000h
WDTPSL_PSCNT_SIZE                        equ 0008h
WDTPSL_PSCNT_LENGTH                      equ 0008h
WDTPSL_PSCNT_MASK                        equ 00FFh
WDTPSL_PSCNT0_POSN                       equ 0000h
WDTPSL_PSCNT0_POSITION                   equ 0000h
WDTPSL_PSCNT0_SIZE                       equ 0001h
WDTPSL_PSCNT0_LENGTH                     equ 0001h
WDTPSL_PSCNT0_MASK                       equ 0001h
WDTPSL_PSCNT1_POSN                       equ 0001h
WDTPSL_PSCNT1_POSITION                   equ 0001h
WDTPSL_PSCNT1_SIZE                       equ 0001h
WDTPSL_PSCNT1_LENGTH                     equ 0001h
WDTPSL_PSCNT1_MASK                       equ 0002h
WDTPSL_PSCNT2_POSN                       equ 0002h
WDTPSL_PSCNT2_POSITION                   equ 0002h
WDTPSL_PSCNT2_SIZE                       equ 0001h
WDTPSL_PSCNT2_LENGTH                     equ 0001h
WDTPSL_PSCNT2_MASK                       equ 0004h
WDTPSL_PSCNT3_POSN                       equ 0003h
WDTPSL_PSCNT3_POSITION                   equ 0003h
WDTPSL_PSCNT3_SIZE                       equ 0001h
WDTPSL_PSCNT3_LENGTH                     equ 0001h
WDTPSL_PSCNT3_MASK                       equ 0008h
WDTPSL_PSCNT4_POSN                       equ 0004h
WDTPSL_PSCNT4_POSITION                   equ 0004h
WDTPSL_PSCNT4_SIZE                       equ 0001h
WDTPSL_PSCNT4_LENGTH                     equ 0001h
WDTPSL_PSCNT4_MASK                       equ 0010h
WDTPSL_PSCNT5_POSN                       equ 0005h
WDTPSL_PSCNT5_POSITION                   equ 0005h
WDTPSL_PSCNT5_SIZE                       equ 0001h
WDTPSL_PSCNT5_LENGTH                     equ 0001h
WDTPSL_PSCNT5_MASK                       equ 0020h
WDTPSL_PSCNT6_POSN                       equ 0006h
WDTPSL_PSCNT6_POSITION                   equ 0006h
WDTPSL_PSCNT6_SIZE                       equ 0001h
WDTPSL_PSCNT6_LENGTH                     equ 0001h
WDTPSL_PSCNT6_MASK                       equ 0040h
WDTPSL_PSCNT7_POSN                       equ 0007h
WDTPSL_PSCNT7_POSITION                   equ 0007h
WDTPSL_PSCNT7_SIZE                       equ 0001h
WDTPSL_PSCNT7_LENGTH                     equ 0001h
WDTPSL_PSCNT7_MASK                       equ 0080h
WDTPSL_WDTPSCNT_POSN                     equ 0000h
WDTPSL_WDTPSCNT_POSITION                 equ 0000h
WDTPSL_WDTPSCNT_SIZE                     equ 0008h
WDTPSL_WDTPSCNT_LENGTH                   equ 0008h
WDTPSL_WDTPSCNT_MASK                     equ 00FFh
WDTPSL_WDTPSCNT0_POSN                    equ 0000h
WDTPSL_WDTPSCNT0_POSITION                equ 0000h
WDTPSL_WDTPSCNT0_SIZE                    equ 0001h
WDTPSL_WDTPSCNT0_LENGTH                  equ 0001h
WDTPSL_WDTPSCNT0_MASK                    equ 0001h
WDTPSL_WDTPSCNT1_POSN                    equ 0001h
WDTPSL_WDTPSCNT1_POSITION                equ 0001h
WDTPSL_WDTPSCNT1_SIZE                    equ 0001h
WDTPSL_WDTPSCNT1_LENGTH                  equ 0001h
WDTPSL_WDTPSCNT1_MASK                    equ 0002h
WDTPSL_WDTPSCNT2_POSN                    equ 0002h
WDTPSL_WDTPSCNT2_POSITION                equ 0002h
WDTPSL_WDTPSCNT2_SIZE                    equ 0001h
WDTPSL_WDTPSCNT2_LENGTH                  equ 0001h
WDTPSL_WDTPSCNT2_MASK                    equ 0004h
WDTPSL_WDTPSCNT3_POSN                    equ 0003h
WDTPSL_WDTPSCNT3_POSITION                equ 0003h
WDTPSL_WDTPSCNT3_SIZE                    equ 0001h
WDTPSL_WDTPSCNT3_LENGTH                  equ 0001h
WDTPSL_WDTPSCNT3_MASK                    equ 0008h
WDTPSL_WDTPSCNT4_POSN                    equ 0004h
WDTPSL_WDTPSCNT4_POSITION                equ 0004h
WDTPSL_WDTPSCNT4_SIZE                    equ 0001h
WDTPSL_WDTPSCNT4_LENGTH                  equ 0001h
WDTPSL_WDTPSCNT4_MASK                    equ 0010h
WDTPSL_WDTPSCNT5_POSN                    equ 0005h
WDTPSL_WDTPSCNT5_POSITION                equ 0005h
WDTPSL_WDTPSCNT5_SIZE                    equ 0001h
WDTPSL_WDTPSCNT5_LENGTH                  equ 0001h
WDTPSL_WDTPSCNT5_MASK                    equ 0020h
WDTPSL_WDTPSCNT6_POSN                    equ 0006h
WDTPSL_WDTPSCNT6_POSITION                equ 0006h
WDTPSL_WDTPSCNT6_SIZE                    equ 0001h
WDTPSL_WDTPSCNT6_LENGTH                  equ 0001h
WDTPSL_WDTPSCNT6_MASK                    equ 0040h
WDTPSL_WDTPSCNT7_POSN                    equ 0007h
WDTPSL_WDTPSCNT7_POSITION                equ 0007h
WDTPSL_WDTPSCNT7_SIZE                    equ 0001h
WDTPSL_WDTPSCNT7_LENGTH                  equ 0001h
WDTPSL_WDTPSCNT7_MASK                    equ 0080h

// Register: WDTPSH
#define WDTPSH WDTPSH
WDTPSH                                   equ 0714h
// bitfield definitions
WDTPSH_PSCNT_POSN                        equ 0000h
WDTPSH_PSCNT_POSITION                    equ 0000h
WDTPSH_PSCNT_SIZE                        equ 0008h
WDTPSH_PSCNT_LENGTH                      equ 0008h
WDTPSH_PSCNT_MASK                        equ 00FFh
WDTPSH_PSCNT8_POSN                       equ 0000h
WDTPSH_PSCNT8_POSITION                   equ 0000h
WDTPSH_PSCNT8_SIZE                       equ 0001h
WDTPSH_PSCNT8_LENGTH                     equ 0001h
WDTPSH_PSCNT8_MASK                       equ 0001h
WDTPSH_PSCNT9_POSN                       equ 0001h
WDTPSH_PSCNT9_POSITION                   equ 0001h
WDTPSH_PSCNT9_SIZE                       equ 0001h
WDTPSH_PSCNT9_LENGTH                     equ 0001h
WDTPSH_PSCNT9_MASK                       equ 0002h
WDTPSH_PSCNT10_POSN                      equ 0002h
WDTPSH_PSCNT10_POSITION                  equ 0002h
WDTPSH_PSCNT10_SIZE                      equ 0001h
WDTPSH_PSCNT10_LENGTH                    equ 0001h
WDTPSH_PSCNT10_MASK                      equ 0004h
WDTPSH_PSCNT11_POSN                      equ 0003h
WDTPSH_PSCNT11_POSITION                  equ 0003h
WDTPSH_PSCNT11_SIZE                      equ 0001h
WDTPSH_PSCNT11_LENGTH                    equ 0001h
WDTPSH_PSCNT11_MASK                      equ 0008h
WDTPSH_PSCNT12_POSN                      equ 0004h
WDTPSH_PSCNT12_POSITION                  equ 0004h
WDTPSH_PSCNT12_SIZE                      equ 0001h
WDTPSH_PSCNT12_LENGTH                    equ 0001h
WDTPSH_PSCNT12_MASK                      equ 0010h
WDTPSH_PSCNT13_POSN                      equ 0005h
WDTPSH_PSCNT13_POSITION                  equ 0005h
WDTPSH_PSCNT13_SIZE                      equ 0001h
WDTPSH_PSCNT13_LENGTH                    equ 0001h
WDTPSH_PSCNT13_MASK                      equ 0020h
WDTPSH_PSCNT14_POSN                      equ 0006h
WDTPSH_PSCNT14_POSITION                  equ 0006h
WDTPSH_PSCNT14_SIZE                      equ 0001h
WDTPSH_PSCNT14_LENGTH                    equ 0001h
WDTPSH_PSCNT14_MASK                      equ 0040h
WDTPSH_PSCNT15_POSN                      equ 0007h
WDTPSH_PSCNT15_POSITION                  equ 0007h
WDTPSH_PSCNT15_SIZE                      equ 0001h
WDTPSH_PSCNT15_LENGTH                    equ 0001h
WDTPSH_PSCNT15_MASK                      equ 0080h
WDTPSH_WDTPSCNT_POSN                     equ 0000h
WDTPSH_WDTPSCNT_POSITION                 equ 0000h
WDTPSH_WDTPSCNT_SIZE                     equ 0008h
WDTPSH_WDTPSCNT_LENGTH                   equ 0008h
WDTPSH_WDTPSCNT_MASK                     equ 00FFh
WDTPSH_WDTPSCNT8_POSN                    equ 0000h
WDTPSH_WDTPSCNT8_POSITION                equ 0000h
WDTPSH_WDTPSCNT8_SIZE                    equ 0001h
WDTPSH_WDTPSCNT8_LENGTH                  equ 0001h
WDTPSH_WDTPSCNT8_MASK                    equ 0001h
WDTPSH_WDTPSCNT9_POSN                    equ 0001h
WDTPSH_WDTPSCNT9_POSITION                equ 0001h
WDTPSH_WDTPSCNT9_SIZE                    equ 0001h
WDTPSH_WDTPSCNT9_LENGTH                  equ 0001h
WDTPSH_WDTPSCNT9_MASK                    equ 0002h
WDTPSH_WDTPSCNT10_POSN                   equ 0002h
WDTPSH_WDTPSCNT10_POSITION               equ 0002h
WDTPSH_WDTPSCNT10_SIZE                   equ 0001h
WDTPSH_WDTPSCNT10_LENGTH                 equ 0001h
WDTPSH_WDTPSCNT10_MASK                   equ 0004h
WDTPSH_WDTPSCNT11_POSN                   equ 0003h
WDTPSH_WDTPSCNT11_POSITION               equ 0003h
WDTPSH_WDTPSCNT11_SIZE                   equ 0001h
WDTPSH_WDTPSCNT11_LENGTH                 equ 0001h
WDTPSH_WDTPSCNT11_MASK                   equ 0008h
WDTPSH_WDTPSCNT12_POSN                   equ 0004h
WDTPSH_WDTPSCNT12_POSITION               equ 0004h
WDTPSH_WDTPSCNT12_SIZE                   equ 0001h
WDTPSH_WDTPSCNT12_LENGTH                 equ 0001h
WDTPSH_WDTPSCNT12_MASK                   equ 0010h
WDTPSH_WDTPSCNT13_POSN                   equ 0005h
WDTPSH_WDTPSCNT13_POSITION               equ 0005h
WDTPSH_WDTPSCNT13_SIZE                   equ 0001h
WDTPSH_WDTPSCNT13_LENGTH                 equ 0001h
WDTPSH_WDTPSCNT13_MASK                   equ 0020h
WDTPSH_WDTPSCNT14_POSN                   equ 0006h
WDTPSH_WDTPSCNT14_POSITION               equ 0006h
WDTPSH_WDTPSCNT14_SIZE                   equ 0001h
WDTPSH_WDTPSCNT14_LENGTH                 equ 0001h
WDTPSH_WDTPSCNT14_MASK                   equ 0040h
WDTPSH_WDTPSCNT15_POSN                   equ 0007h
WDTPSH_WDTPSCNT15_POSITION               equ 0007h
WDTPSH_WDTPSCNT15_SIZE                   equ 0001h
WDTPSH_WDTPSCNT15_LENGTH                 equ 0001h
WDTPSH_WDTPSCNT15_MASK                   equ 0080h

// Register: WDTTMR
#define WDTTMR WDTTMR
WDTTMR                                   equ 0715h
// bitfield definitions
WDTTMR_PSCNT16_POSN                      equ 0000h
WDTTMR_PSCNT16_POSITION                  equ 0000h
WDTTMR_PSCNT16_SIZE                      equ 0001h
WDTTMR_PSCNT16_LENGTH                    equ 0001h
WDTTMR_PSCNT16_MASK                      equ 0001h
WDTTMR_PSCNT17_POSN                      equ 0001h
WDTTMR_PSCNT17_POSITION                  equ 0001h
WDTTMR_PSCNT17_SIZE                      equ 0001h
WDTTMR_PSCNT17_LENGTH                    equ 0001h
WDTTMR_PSCNT17_MASK                      equ 0002h
WDTTMR_STATE_POSN                        equ 0002h
WDTTMR_STATE_POSITION                    equ 0002h
WDTTMR_STATE_SIZE                        equ 0001h
WDTTMR_STATE_LENGTH                      equ 0001h
WDTTMR_STATE_MASK                        equ 0004h
WDTTMR_WDTTMR_POSN                       equ 0003h
WDTTMR_WDTTMR_POSITION                   equ 0003h
WDTTMR_WDTTMR_SIZE                       equ 0005h
WDTTMR_WDTTMR_LENGTH                     equ 0005h
WDTTMR_WDTTMR_MASK                       equ 00F8h
WDTTMR_WDTPSCNT16_POSN                   equ 0000h
WDTTMR_WDTPSCNT16_POSITION               equ 0000h
WDTTMR_WDTPSCNT16_SIZE                   equ 0001h
WDTTMR_WDTPSCNT16_LENGTH                 equ 0001h
WDTTMR_WDTPSCNT16_MASK                   equ 0001h
WDTTMR_WDTPSCNT17_POSN                   equ 0001h
WDTTMR_WDTPSCNT17_POSITION               equ 0001h
WDTTMR_WDTPSCNT17_SIZE                   equ 0001h
WDTTMR_WDTPSCNT17_LENGTH                 equ 0001h
WDTTMR_WDTPSCNT17_MASK                   equ 0002h
WDTTMR_WDTSTATE_POSN                     equ 0002h
WDTTMR_WDTSTATE_POSITION                 equ 0002h
WDTTMR_WDTSTATE_SIZE                     equ 0001h
WDTTMR_WDTSTATE_LENGTH                   equ 0001h
WDTTMR_WDTSTATE_MASK                     equ 0004h
WDTTMR_WDTTMR0_POSN                      equ 0003h
WDTTMR_WDTTMR0_POSITION                  equ 0003h
WDTTMR_WDTTMR0_SIZE                      equ 0001h
WDTTMR_WDTTMR0_LENGTH                    equ 0001h
WDTTMR_WDTTMR0_MASK                      equ 0008h
WDTTMR_WDTTMR1_POSN                      equ 0004h
WDTTMR_WDTTMR1_POSITION                  equ 0004h
WDTTMR_WDTTMR1_SIZE                      equ 0001h
WDTTMR_WDTTMR1_LENGTH                    equ 0001h
WDTTMR_WDTTMR1_MASK                      equ 0010h
WDTTMR_WDTTMR2_POSN                      equ 0005h
WDTTMR_WDTTMR2_POSITION                  equ 0005h
WDTTMR_WDTTMR2_SIZE                      equ 0001h
WDTTMR_WDTTMR2_LENGTH                    equ 0001h
WDTTMR_WDTTMR2_MASK                      equ 0020h
WDTTMR_WDTTMR3_POSN                      equ 0006h
WDTTMR_WDTTMR3_POSITION                  equ 0006h
WDTTMR_WDTTMR3_SIZE                      equ 0001h
WDTTMR_WDTTMR3_LENGTH                    equ 0001h
WDTTMR_WDTTMR3_MASK                      equ 0040h
WDTTMR_WDTTMR4_POSN                      equ 0007h
WDTTMR_WDTTMR4_POSITION                  equ 0007h
WDTTMR_WDTTMR4_SIZE                      equ 0001h
WDTTMR_WDTTMR4_LENGTH                    equ 0001h
WDTTMR_WDTTMR4_MASK                      equ 0080h

// Register: SCANLADRL
#define SCANLADRL SCANLADRL
SCANLADRL                                equ 0718h
// bitfield definitions
SCANLADRL_LADR_POSN                      equ 0000h
SCANLADRL_LADR_POSITION                  equ 0000h
SCANLADRL_LADR_SIZE                      equ 0008h
SCANLADRL_LADR_LENGTH                    equ 0008h
SCANLADRL_LADR_MASK                      equ 00FFh
SCANLADRL_LDAR0_POSN                     equ 0000h
SCANLADRL_LDAR0_POSITION                 equ 0000h
SCANLADRL_LDAR0_SIZE                     equ 0001h
SCANLADRL_LDAR0_LENGTH                   equ 0001h
SCANLADRL_LDAR0_MASK                     equ 0001h
SCANLADRL_LDAR1_POSN                     equ 0001h
SCANLADRL_LDAR1_POSITION                 equ 0001h
SCANLADRL_LDAR1_SIZE                     equ 0001h
SCANLADRL_LDAR1_LENGTH                   equ 0001h
SCANLADRL_LDAR1_MASK                     equ 0002h
SCANLADRL_LADR2_POSN                     equ 0002h
SCANLADRL_LADR2_POSITION                 equ 0002h
SCANLADRL_LADR2_SIZE                     equ 0001h
SCANLADRL_LADR2_LENGTH                   equ 0001h
SCANLADRL_LADR2_MASK                     equ 0004h
SCANLADRL_LADR3_POSN                     equ 0003h
SCANLADRL_LADR3_POSITION                 equ 0003h
SCANLADRL_LADR3_SIZE                     equ 0001h
SCANLADRL_LADR3_LENGTH                   equ 0001h
SCANLADRL_LADR3_MASK                     equ 0008h
SCANLADRL_LADR4_POSN                     equ 0004h
SCANLADRL_LADR4_POSITION                 equ 0004h
SCANLADRL_LADR4_SIZE                     equ 0001h
SCANLADRL_LADR4_LENGTH                   equ 0001h
SCANLADRL_LADR4_MASK                     equ 0010h
SCANLADRL_LADR5_POSN                     equ 0005h
SCANLADRL_LADR5_POSITION                 equ 0005h
SCANLADRL_LADR5_SIZE                     equ 0001h
SCANLADRL_LADR5_LENGTH                   equ 0001h
SCANLADRL_LADR5_MASK                     equ 0020h
SCANLADRL_LADR6_POSN                     equ 0006h
SCANLADRL_LADR6_POSITION                 equ 0006h
SCANLADRL_LADR6_SIZE                     equ 0001h
SCANLADRL_LADR6_LENGTH                   equ 0001h
SCANLADRL_LADR6_MASK                     equ 0040h
SCANLADRL_LADR7_POSN                     equ 0007h
SCANLADRL_LADR7_POSITION                 equ 0007h
SCANLADRL_LADR7_SIZE                     equ 0001h
SCANLADRL_LADR7_LENGTH                   equ 0001h
SCANLADRL_LADR7_MASK                     equ 0080h
SCANLADRL_SCANLADR_POSN                  equ 0000h
SCANLADRL_SCANLADR_POSITION              equ 0000h
SCANLADRL_SCANLADR_SIZE                  equ 0008h
SCANLADRL_SCANLADR_LENGTH                equ 0008h
SCANLADRL_SCANLADR_MASK                  equ 00FFh
SCANLADRL_SCANLADR0_POSN                 equ 0000h
SCANLADRL_SCANLADR0_POSITION             equ 0000h
SCANLADRL_SCANLADR0_SIZE                 equ 0001h
SCANLADRL_SCANLADR0_LENGTH               equ 0001h
SCANLADRL_SCANLADR0_MASK                 equ 0001h
SCANLADRL_SCANLADR1_POSN                 equ 0001h
SCANLADRL_SCANLADR1_POSITION             equ 0001h
SCANLADRL_SCANLADR1_SIZE                 equ 0001h
SCANLADRL_SCANLADR1_LENGTH               equ 0001h
SCANLADRL_SCANLADR1_MASK                 equ 0002h
SCANLADRL_SCANLADR2_POSN                 equ 0002h
SCANLADRL_SCANLADR2_POSITION             equ 0002h
SCANLADRL_SCANLADR2_SIZE                 equ 0001h
SCANLADRL_SCANLADR2_LENGTH               equ 0001h
SCANLADRL_SCANLADR2_MASK                 equ 0004h
SCANLADRL_SCANLADR3_POSN                 equ 0003h
SCANLADRL_SCANLADR3_POSITION             equ 0003h
SCANLADRL_SCANLADR3_SIZE                 equ 0001h
SCANLADRL_SCANLADR3_LENGTH               equ 0001h
SCANLADRL_SCANLADR3_MASK                 equ 0008h
SCANLADRL_SCANLADR4_POSN                 equ 0004h
SCANLADRL_SCANLADR4_POSITION             equ 0004h
SCANLADRL_SCANLADR4_SIZE                 equ 0001h
SCANLADRL_SCANLADR4_LENGTH               equ 0001h
SCANLADRL_SCANLADR4_MASK                 equ 0010h
SCANLADRL_SCANLADR5_POSN                 equ 0005h
SCANLADRL_SCANLADR5_POSITION             equ 0005h
SCANLADRL_SCANLADR5_SIZE                 equ 0001h
SCANLADRL_SCANLADR5_LENGTH               equ 0001h
SCANLADRL_SCANLADR5_MASK                 equ 0020h
SCANLADRL_SCANLADR6_POSN                 equ 0006h
SCANLADRL_SCANLADR6_POSITION             equ 0006h
SCANLADRL_SCANLADR6_SIZE                 equ 0001h
SCANLADRL_SCANLADR6_LENGTH               equ 0001h
SCANLADRL_SCANLADR6_MASK                 equ 0040h
SCANLADRL_SCANLADR7_POSN                 equ 0007h
SCANLADRL_SCANLADR7_POSITION             equ 0007h
SCANLADRL_SCANLADR7_SIZE                 equ 0001h
SCANLADRL_SCANLADR7_LENGTH               equ 0001h
SCANLADRL_SCANLADR7_MASK                 equ 0080h

// Register: SCANLADRH
#define SCANLADRH SCANLADRH
SCANLADRH                                equ 0719h
// bitfield definitions
SCANLADRH_LADR_POSN                      equ 0000h
SCANLADRH_LADR_POSITION                  equ 0000h
SCANLADRH_LADR_SIZE                      equ 0008h
SCANLADRH_LADR_LENGTH                    equ 0008h
SCANLADRH_LADR_MASK                      equ 00FFh
SCANLADRH_LADR8_POSN                     equ 0000h
SCANLADRH_LADR8_POSITION                 equ 0000h
SCANLADRH_LADR8_SIZE                     equ 0001h
SCANLADRH_LADR8_LENGTH                   equ 0001h
SCANLADRH_LADR8_MASK                     equ 0001h
SCANLADRH_LADR9_POSN                     equ 0001h
SCANLADRH_LADR9_POSITION                 equ 0001h
SCANLADRH_LADR9_SIZE                     equ 0001h
SCANLADRH_LADR9_LENGTH                   equ 0001h
SCANLADRH_LADR9_MASK                     equ 0002h
SCANLADRH_LADR10_POSN                    equ 0002h
SCANLADRH_LADR10_POSITION                equ 0002h
SCANLADRH_LADR10_SIZE                    equ 0001h
SCANLADRH_LADR10_LENGTH                  equ 0001h
SCANLADRH_LADR10_MASK                    equ 0004h
SCANLADRH_LADR11_POSN                    equ 0003h
SCANLADRH_LADR11_POSITION                equ 0003h
SCANLADRH_LADR11_SIZE                    equ 0001h
SCANLADRH_LADR11_LENGTH                  equ 0001h
SCANLADRH_LADR11_MASK                    equ 0008h
SCANLADRH_LADR12_POSN                    equ 0004h
SCANLADRH_LADR12_POSITION                equ 0004h
SCANLADRH_LADR12_SIZE                    equ 0001h
SCANLADRH_LADR12_LENGTH                  equ 0001h
SCANLADRH_LADR12_MASK                    equ 0010h
SCANLADRH_LADR13_POSN                    equ 0005h
SCANLADRH_LADR13_POSITION                equ 0005h
SCANLADRH_LADR13_SIZE                    equ 0001h
SCANLADRH_LADR13_LENGTH                  equ 0001h
SCANLADRH_LADR13_MASK                    equ 0020h
SCANLADRH_LADR14_POSN                    equ 0006h
SCANLADRH_LADR14_POSITION                equ 0006h
SCANLADRH_LADR14_SIZE                    equ 0001h
SCANLADRH_LADR14_LENGTH                  equ 0001h
SCANLADRH_LADR14_MASK                    equ 0040h
SCANLADRH_LADR15_POSN                    equ 0007h
SCANLADRH_LADR15_POSITION                equ 0007h
SCANLADRH_LADR15_SIZE                    equ 0001h
SCANLADRH_LADR15_LENGTH                  equ 0001h
SCANLADRH_LADR15_MASK                    equ 0080h
SCANLADRH_SCANLADR_POSN                  equ 0000h
SCANLADRH_SCANLADR_POSITION              equ 0000h
SCANLADRH_SCANLADR_SIZE                  equ 0008h
SCANLADRH_SCANLADR_LENGTH                equ 0008h
SCANLADRH_SCANLADR_MASK                  equ 00FFh
SCANLADRH_SCANLADR8_POSN                 equ 0000h
SCANLADRH_SCANLADR8_POSITION             equ 0000h
SCANLADRH_SCANLADR8_SIZE                 equ 0001h
SCANLADRH_SCANLADR8_LENGTH               equ 0001h
SCANLADRH_SCANLADR8_MASK                 equ 0001h
SCANLADRH_SCANLADR9_POSN                 equ 0001h
SCANLADRH_SCANLADR9_POSITION             equ 0001h
SCANLADRH_SCANLADR9_SIZE                 equ 0001h
SCANLADRH_SCANLADR9_LENGTH               equ 0001h
SCANLADRH_SCANLADR9_MASK                 equ 0002h
SCANLADRH_SCANLADR10_POSN                equ 0002h
SCANLADRH_SCANLADR10_POSITION            equ 0002h
SCANLADRH_SCANLADR10_SIZE                equ 0001h
SCANLADRH_SCANLADR10_LENGTH              equ 0001h
SCANLADRH_SCANLADR10_MASK                equ 0004h
SCANLADRH_SCANLADR11_POSN                equ 0003h
SCANLADRH_SCANLADR11_POSITION            equ 0003h
SCANLADRH_SCANLADR11_SIZE                equ 0001h
SCANLADRH_SCANLADR11_LENGTH              equ 0001h
SCANLADRH_SCANLADR11_MASK                equ 0008h
SCANLADRH_SCANLADR12_POSN                equ 0004h
SCANLADRH_SCANLADR12_POSITION            equ 0004h
SCANLADRH_SCANLADR12_SIZE                equ 0001h
SCANLADRH_SCANLADR12_LENGTH              equ 0001h
SCANLADRH_SCANLADR12_MASK                equ 0010h
SCANLADRH_SCANLADR13_POSN                equ 0005h
SCANLADRH_SCANLADR13_POSITION            equ 0005h
SCANLADRH_SCANLADR13_SIZE                equ 0001h
SCANLADRH_SCANLADR13_LENGTH              equ 0001h
SCANLADRH_SCANLADR13_MASK                equ 0020h
SCANLADRH_SCANLADR14_POSN                equ 0006h
SCANLADRH_SCANLADR14_POSITION            equ 0006h
SCANLADRH_SCANLADR14_SIZE                equ 0001h
SCANLADRH_SCANLADR14_LENGTH              equ 0001h
SCANLADRH_SCANLADR14_MASK                equ 0040h
SCANLADRH_SCANLADR15_POSN                equ 0007h
SCANLADRH_SCANLADR15_POSITION            equ 0007h
SCANLADRH_SCANLADR15_SIZE                equ 0001h
SCANLADRH_SCANLADR15_LENGTH              equ 0001h
SCANLADRH_SCANLADR15_MASK                equ 0080h

// Register: SCANHADRL
#define SCANHADRL SCANHADRL
SCANHADRL                                equ 071Ah
// bitfield definitions
SCANHADRL_HADR_POSN                      equ 0000h
SCANHADRL_HADR_POSITION                  equ 0000h
SCANHADRL_HADR_SIZE                      equ 0008h
SCANHADRL_HADR_LENGTH                    equ 0008h
SCANHADRL_HADR_MASK                      equ 00FFh
SCANHADRL_HADR0_POSN                     equ 0000h
SCANHADRL_HADR0_POSITION                 equ 0000h
SCANHADRL_HADR0_SIZE                     equ 0001h
SCANHADRL_HADR0_LENGTH                   equ 0001h
SCANHADRL_HADR0_MASK                     equ 0001h
SCANHADRL_HADR1_POSN                     equ 0001h
SCANHADRL_HADR1_POSITION                 equ 0001h
SCANHADRL_HADR1_SIZE                     equ 0001h
SCANHADRL_HADR1_LENGTH                   equ 0001h
SCANHADRL_HADR1_MASK                     equ 0002h
SCANHADRL_HARD2_POSN                     equ 0002h
SCANHADRL_HARD2_POSITION                 equ 0002h
SCANHADRL_HARD2_SIZE                     equ 0001h
SCANHADRL_HARD2_LENGTH                   equ 0001h
SCANHADRL_HARD2_MASK                     equ 0004h
SCANHADRL_HADR3_POSN                     equ 0003h
SCANHADRL_HADR3_POSITION                 equ 0003h
SCANHADRL_HADR3_SIZE                     equ 0001h
SCANHADRL_HADR3_LENGTH                   equ 0001h
SCANHADRL_HADR3_MASK                     equ 0008h
SCANHADRL_HADR4_POSN                     equ 0004h
SCANHADRL_HADR4_POSITION                 equ 0004h
SCANHADRL_HADR4_SIZE                     equ 0001h
SCANHADRL_HADR4_LENGTH                   equ 0001h
SCANHADRL_HADR4_MASK                     equ 0010h
SCANHADRL_HADR5_POSN                     equ 0005h
SCANHADRL_HADR5_POSITION                 equ 0005h
SCANHADRL_HADR5_SIZE                     equ 0001h
SCANHADRL_HADR5_LENGTH                   equ 0001h
SCANHADRL_HADR5_MASK                     equ 0020h
SCANHADRL_HADR6_POSN                     equ 0006h
SCANHADRL_HADR6_POSITION                 equ 0006h
SCANHADRL_HADR6_SIZE                     equ 0001h
SCANHADRL_HADR6_LENGTH                   equ 0001h
SCANHADRL_HADR6_MASK                     equ 0040h
SCANHADRL_HADR7_POSN                     equ 0007h
SCANHADRL_HADR7_POSITION                 equ 0007h
SCANHADRL_HADR7_SIZE                     equ 0001h
SCANHADRL_HADR7_LENGTH                   equ 0001h
SCANHADRL_HADR7_MASK                     equ 0080h
SCANHADRL_SCANHADR_POSN                  equ 0000h
SCANHADRL_SCANHADR_POSITION              equ 0000h
SCANHADRL_SCANHADR_SIZE                  equ 0008h
SCANHADRL_SCANHADR_LENGTH                equ 0008h
SCANHADRL_SCANHADR_MASK                  equ 00FFh
SCANHADRL_SCANHADR0_POSN                 equ 0000h
SCANHADRL_SCANHADR0_POSITION             equ 0000h
SCANHADRL_SCANHADR0_SIZE                 equ 0001h
SCANHADRL_SCANHADR0_LENGTH               equ 0001h
SCANHADRL_SCANHADR0_MASK                 equ 0001h
SCANHADRL_SCANHADR1_POSN                 equ 0001h
SCANHADRL_SCANHADR1_POSITION             equ 0001h
SCANHADRL_SCANHADR1_SIZE                 equ 0001h
SCANHADRL_SCANHADR1_LENGTH               equ 0001h
SCANHADRL_SCANHADR1_MASK                 equ 0002h
SCANHADRL_SCANHADR2_POSN                 equ 0002h
SCANHADRL_SCANHADR2_POSITION             equ 0002h
SCANHADRL_SCANHADR2_SIZE                 equ 0001h
SCANHADRL_SCANHADR2_LENGTH               equ 0001h
SCANHADRL_SCANHADR2_MASK                 equ 0004h
SCANHADRL_SCANHADR3_POSN                 equ 0003h
SCANHADRL_SCANHADR3_POSITION             equ 0003h
SCANHADRL_SCANHADR3_SIZE                 equ 0001h
SCANHADRL_SCANHADR3_LENGTH               equ 0001h
SCANHADRL_SCANHADR3_MASK                 equ 0008h
SCANHADRL_SCANHADR4_POSN                 equ 0004h
SCANHADRL_SCANHADR4_POSITION             equ 0004h
SCANHADRL_SCANHADR4_SIZE                 equ 0001h
SCANHADRL_SCANHADR4_LENGTH               equ 0001h
SCANHADRL_SCANHADR4_MASK                 equ 0010h
SCANHADRL_SCANHADR5_POSN                 equ 0005h
SCANHADRL_SCANHADR5_POSITION             equ 0005h
SCANHADRL_SCANHADR5_SIZE                 equ 0001h
SCANHADRL_SCANHADR5_LENGTH               equ 0001h
SCANHADRL_SCANHADR5_MASK                 equ 0020h
SCANHADRL_SCANHADR6_POSN                 equ 0006h
SCANHADRL_SCANHADR6_POSITION             equ 0006h
SCANHADRL_SCANHADR6_SIZE                 equ 0001h
SCANHADRL_SCANHADR6_LENGTH               equ 0001h
SCANHADRL_SCANHADR6_MASK                 equ 0040h
SCANHADRL_SCANHADR7_POSN                 equ 0007h
SCANHADRL_SCANHADR7_POSITION             equ 0007h
SCANHADRL_SCANHADR7_SIZE                 equ 0001h
SCANHADRL_SCANHADR7_LENGTH               equ 0001h
SCANHADRL_SCANHADR7_MASK                 equ 0080h

// Register: SCANHADRH
#define SCANHADRH SCANHADRH
SCANHADRH                                equ 071Bh
// bitfield definitions
SCANHADRH_HADR_POSN                      equ 0000h
SCANHADRH_HADR_POSITION                  equ 0000h
SCANHADRH_HADR_SIZE                      equ 0008h
SCANHADRH_HADR_LENGTH                    equ 0008h
SCANHADRH_HADR_MASK                      equ 00FFh
SCANHADRH_HADR8_POSN                     equ 0000h
SCANHADRH_HADR8_POSITION                 equ 0000h
SCANHADRH_HADR8_SIZE                     equ 0001h
SCANHADRH_HADR8_LENGTH                   equ 0001h
SCANHADRH_HADR8_MASK                     equ 0001h
SCANHADRH_HADR9_POSN                     equ 0001h
SCANHADRH_HADR9_POSITION                 equ 0001h
SCANHADRH_HADR9_SIZE                     equ 0001h
SCANHADRH_HADR9_LENGTH                   equ 0001h
SCANHADRH_HADR9_MASK                     equ 0002h
SCANHADRH_HADR10_POSN                    equ 0002h
SCANHADRH_HADR10_POSITION                equ 0002h
SCANHADRH_HADR10_SIZE                    equ 0001h
SCANHADRH_HADR10_LENGTH                  equ 0001h
SCANHADRH_HADR10_MASK                    equ 0004h
SCANHADRH_HADR11_POSN                    equ 0003h
SCANHADRH_HADR11_POSITION                equ 0003h
SCANHADRH_HADR11_SIZE                    equ 0001h
SCANHADRH_HADR11_LENGTH                  equ 0001h
SCANHADRH_HADR11_MASK                    equ 0008h
SCANHADRH_HADR12_POSN                    equ 0004h
SCANHADRH_HADR12_POSITION                equ 0004h
SCANHADRH_HADR12_SIZE                    equ 0001h
SCANHADRH_HADR12_LENGTH                  equ 0001h
SCANHADRH_HADR12_MASK                    equ 0010h
SCANHADRH_HADR13_POSN                    equ 0005h
SCANHADRH_HADR13_POSITION                equ 0005h
SCANHADRH_HADR13_SIZE                    equ 0001h
SCANHADRH_HADR13_LENGTH                  equ 0001h
SCANHADRH_HADR13_MASK                    equ 0020h
SCANHADRH_HADR14_POSN                    equ 0006h
SCANHADRH_HADR14_POSITION                equ 0006h
SCANHADRH_HADR14_SIZE                    equ 0001h
SCANHADRH_HADR14_LENGTH                  equ 0001h
SCANHADRH_HADR14_MASK                    equ 0040h
SCANHADRH_HADR15_POSN                    equ 0007h
SCANHADRH_HADR15_POSITION                equ 0007h
SCANHADRH_HADR15_SIZE                    equ 0001h
SCANHADRH_HADR15_LENGTH                  equ 0001h
SCANHADRH_HADR15_MASK                    equ 0080h
SCANHADRH_SCANHADR_POSN                  equ 0000h
SCANHADRH_SCANHADR_POSITION              equ 0000h
SCANHADRH_SCANHADR_SIZE                  equ 0008h
SCANHADRH_SCANHADR_LENGTH                equ 0008h
SCANHADRH_SCANHADR_MASK                  equ 00FFh
SCANHADRH_SCANHADR8_POSN                 equ 0000h
SCANHADRH_SCANHADR8_POSITION             equ 0000h
SCANHADRH_SCANHADR8_SIZE                 equ 0001h
SCANHADRH_SCANHADR8_LENGTH               equ 0001h
SCANHADRH_SCANHADR8_MASK                 equ 0001h
SCANHADRH_SCANHADR9_POSN                 equ 0001h
SCANHADRH_SCANHADR9_POSITION             equ 0001h
SCANHADRH_SCANHADR9_SIZE                 equ 0001h
SCANHADRH_SCANHADR9_LENGTH               equ 0001h
SCANHADRH_SCANHADR9_MASK                 equ 0002h
SCANHADRH_SCANHADR10_POSN                equ 0002h
SCANHADRH_SCANHADR10_POSITION            equ 0002h
SCANHADRH_SCANHADR10_SIZE                equ 0001h
SCANHADRH_SCANHADR10_LENGTH              equ 0001h
SCANHADRH_SCANHADR10_MASK                equ 0004h
SCANHADRH_SCANHADR11_POSN                equ 0003h
SCANHADRH_SCANHADR11_POSITION            equ 0003h
SCANHADRH_SCANHADR11_SIZE                equ 0001h
SCANHADRH_SCANHADR11_LENGTH              equ 0001h
SCANHADRH_SCANHADR11_MASK                equ 0008h
SCANHADRH_SCANHADR12_POSN                equ 0004h
SCANHADRH_SCANHADR12_POSITION            equ 0004h
SCANHADRH_SCANHADR12_SIZE                equ 0001h
SCANHADRH_SCANHADR12_LENGTH              equ 0001h
SCANHADRH_SCANHADR12_MASK                equ 0010h
SCANHADRH_SCANHADR13_POSN                equ 0005h
SCANHADRH_SCANHADR13_POSITION            equ 0005h
SCANHADRH_SCANHADR13_SIZE                equ 0001h
SCANHADRH_SCANHADR13_LENGTH              equ 0001h
SCANHADRH_SCANHADR13_MASK                equ 0020h
SCANHADRH_SCANHADR14_POSN                equ 0006h
SCANHADRH_SCANHADR14_POSITION            equ 0006h
SCANHADRH_SCANHADR14_SIZE                equ 0001h
SCANHADRH_SCANHADR14_LENGTH              equ 0001h
SCANHADRH_SCANHADR14_MASK                equ 0040h
SCANHADRH_SCANHADR15_POSN                equ 0007h
SCANHADRH_SCANHADR15_POSITION            equ 0007h
SCANHADRH_SCANHADR15_SIZE                equ 0001h
SCANHADRH_SCANHADR15_LENGTH              equ 0001h
SCANHADRH_SCANHADR15_MASK                equ 0080h

// Register: SCANCON0
#define SCANCON0 SCANCON0
SCANCON0                                 equ 071Ch
// bitfield definitions
SCANCON0_MODE_POSN                       equ 0000h
SCANCON0_MODE_POSITION                   equ 0000h
SCANCON0_MODE_SIZE                       equ 0002h
SCANCON0_MODE_LENGTH                     equ 0002h
SCANCON0_MODE_MASK                       equ 0003h
SCANCON0_INTM_POSN                       equ 0003h
SCANCON0_INTM_POSITION                   equ 0003h
SCANCON0_INTM_SIZE                       equ 0001h
SCANCON0_INTM_LENGTH                     equ 0001h
SCANCON0_INTM_MASK                       equ 0008h
SCANCON0_INVALID_POSN                    equ 0004h
SCANCON0_INVALID_POSITION                equ 0004h
SCANCON0_INVALID_SIZE                    equ 0001h
SCANCON0_INVALID_LENGTH                  equ 0001h
SCANCON0_INVALID_MASK                    equ 0010h
SCANCON0_BUSY_POSN                       equ 0005h
SCANCON0_BUSY_POSITION                   equ 0005h
SCANCON0_BUSY_SIZE                       equ 0001h
SCANCON0_BUSY_LENGTH                     equ 0001h
SCANCON0_BUSY_MASK                       equ 0020h
SCANCON0_SCANGO_POSN                     equ 0006h
SCANCON0_SCANGO_POSITION                 equ 0006h
SCANCON0_SCANGO_SIZE                     equ 0001h
SCANCON0_SCANGO_LENGTH                   equ 0001h
SCANCON0_SCANGO_MASK                     equ 0040h
SCANCON0_EN_POSN                         equ 0007h
SCANCON0_EN_POSITION                     equ 0007h
SCANCON0_EN_SIZE                         equ 0001h
SCANCON0_EN_LENGTH                       equ 0001h
SCANCON0_EN_MASK                         equ 0080h
SCANCON0_MODE0_POSN                      equ 0000h
SCANCON0_MODE0_POSITION                  equ 0000h
SCANCON0_MODE0_SIZE                      equ 0001h
SCANCON0_MODE0_LENGTH                    equ 0001h
SCANCON0_MODE0_MASK                      equ 0001h
SCANCON0_MODE1_POSN                      equ 0001h
SCANCON0_MODE1_POSITION                  equ 0001h
SCANCON0_MODE1_SIZE                      equ 0001h
SCANCON0_MODE1_LENGTH                    equ 0001h
SCANCON0_MODE1_MASK                      equ 0002h
SCANCON0_SCANMODE_POSN                   equ 0000h
SCANCON0_SCANMODE_POSITION               equ 0000h
SCANCON0_SCANMODE_SIZE                   equ 0002h
SCANCON0_SCANMODE_LENGTH                 equ 0002h
SCANCON0_SCANMODE_MASK                   equ 0003h
SCANCON0_SCANINTM_POSN                   equ 0003h
SCANCON0_SCANINTM_POSITION               equ 0003h
SCANCON0_SCANINTM_SIZE                   equ 0001h
SCANCON0_SCANINTM_LENGTH                 equ 0001h
SCANCON0_SCANINTM_MASK                   equ 0008h
SCANCON0_SCANINVALID_POSN                equ 0004h
SCANCON0_SCANINVALID_POSITION            equ 0004h
SCANCON0_SCANINVALID_SIZE                equ 0001h
SCANCON0_SCANINVALID_LENGTH              equ 0001h
SCANCON0_SCANINVALID_MASK                equ 0010h
SCANCON0_SCANBUSY_POSN                   equ 0005h
SCANCON0_SCANBUSY_POSITION               equ 0005h
SCANCON0_SCANBUSY_SIZE                   equ 0001h
SCANCON0_SCANBUSY_LENGTH                 equ 0001h
SCANCON0_SCANBUSY_MASK                   equ 0020h
SCANCON0_SCANEN_POSN                     equ 0007h
SCANCON0_SCANEN_POSITION                 equ 0007h
SCANCON0_SCANEN_SIZE                     equ 0001h
SCANCON0_SCANEN_LENGTH                   equ 0001h
SCANCON0_SCANEN_MASK                     equ 0080h
SCANCON0_SCANMODE0_POSN                  equ 0000h
SCANCON0_SCANMODE0_POSITION              equ 0000h
SCANCON0_SCANMODE0_SIZE                  equ 0001h
SCANCON0_SCANMODE0_LENGTH                equ 0001h
SCANCON0_SCANMODE0_MASK                  equ 0001h
SCANCON0_SCANMODE1_POSN                  equ 0001h
SCANCON0_SCANMODE1_POSITION              equ 0001h
SCANCON0_SCANMODE1_SIZE                  equ 0001h
SCANCON0_SCANMODE1_LENGTH                equ 0001h
SCANCON0_SCANMODE1_MASK                  equ 0002h

// Register: SCANTRIG
#define SCANTRIG SCANTRIG
SCANTRIG                                 equ 071Dh
// bitfield definitions
SCANTRIG_TSEL_POSN                       equ 0000h
SCANTRIG_TSEL_POSITION                   equ 0000h
SCANTRIG_TSEL_SIZE                       equ 0008h
SCANTRIG_TSEL_LENGTH                     equ 0008h
SCANTRIG_TSEL_MASK                       equ 00FFh
SCANTRIG_TSEL0_POSN                      equ 0000h
SCANTRIG_TSEL0_POSITION                  equ 0000h
SCANTRIG_TSEL0_SIZE                      equ 0001h
SCANTRIG_TSEL0_LENGTH                    equ 0001h
SCANTRIG_TSEL0_MASK                      equ 0001h
SCANTRIG_TSEL1_POSN                      equ 0001h
SCANTRIG_TSEL1_POSITION                  equ 0001h
SCANTRIG_TSEL1_SIZE                      equ 0001h
SCANTRIG_TSEL1_LENGTH                    equ 0001h
SCANTRIG_TSEL1_MASK                      equ 0002h
SCANTRIG_TSEL2_POSN                      equ 0002h
SCANTRIG_TSEL2_POSITION                  equ 0002h
SCANTRIG_TSEL2_SIZE                      equ 0001h
SCANTRIG_TSEL2_LENGTH                    equ 0001h
SCANTRIG_TSEL2_MASK                      equ 0004h
SCANTRIG_TSEL3_POSN                      equ 0003h
SCANTRIG_TSEL3_POSITION                  equ 0003h
SCANTRIG_TSEL3_SIZE                      equ 0001h
SCANTRIG_TSEL3_LENGTH                    equ 0001h
SCANTRIG_TSEL3_MASK                      equ 0008h
SCANTRIG_SCANTSEL_POSN                   equ 0000h
SCANTRIG_SCANTSEL_POSITION               equ 0000h
SCANTRIG_SCANTSEL_SIZE                   equ 0008h
SCANTRIG_SCANTSEL_LENGTH                 equ 0008h
SCANTRIG_SCANTSEL_MASK                   equ 00FFh
SCANTRIG_SCANTSEL0_POSN                  equ 0000h
SCANTRIG_SCANTSEL0_POSITION              equ 0000h
SCANTRIG_SCANTSEL0_SIZE                  equ 0001h
SCANTRIG_SCANTSEL0_LENGTH                equ 0001h
SCANTRIG_SCANTSEL0_MASK                  equ 0001h
SCANTRIG_SCANTSEL1_POSN                  equ 0001h
SCANTRIG_SCANTSEL1_POSITION              equ 0001h
SCANTRIG_SCANTSEL1_SIZE                  equ 0001h
SCANTRIG_SCANTSEL1_LENGTH                equ 0001h
SCANTRIG_SCANTSEL1_MASK                  equ 0002h
SCANTRIG_SCANTSEL2_POSN                  equ 0002h
SCANTRIG_SCANTSEL2_POSITION              equ 0002h
SCANTRIG_SCANTSEL2_SIZE                  equ 0001h
SCANTRIG_SCANTSEL2_LENGTH                equ 0001h
SCANTRIG_SCANTSEL2_MASK                  equ 0004h
SCANTRIG_SCANTSEL3_POSN                  equ 0003h
SCANTRIG_SCANTSEL3_POSITION              equ 0003h
SCANTRIG_SCANTSEL3_SIZE                  equ 0001h
SCANTRIG_SCANTSEL3_LENGTH                equ 0001h
SCANTRIG_SCANTSEL3_MASK                  equ 0008h

// Register: CRCDATL
#define CRCDATL CRCDATL
CRCDATL                                  equ 0791h
// bitfield definitions
CRCDATL_DAT_POSN                         equ 0000h
CRCDATL_DAT_POSITION                     equ 0000h
CRCDATL_DAT_SIZE                         equ 0008h
CRCDATL_DAT_LENGTH                       equ 0008h
CRCDATL_DAT_MASK                         equ 00FFh
CRCDATL_DAT0_POSN                        equ 0000h
CRCDATL_DAT0_POSITION                    equ 0000h
CRCDATL_DAT0_SIZE                        equ 0001h
CRCDATL_DAT0_LENGTH                      equ 0001h
CRCDATL_DAT0_MASK                        equ 0001h
CRCDATL_DAT1_POSN                        equ 0001h
CRCDATL_DAT1_POSITION                    equ 0001h
CRCDATL_DAT1_SIZE                        equ 0001h
CRCDATL_DAT1_LENGTH                      equ 0001h
CRCDATL_DAT1_MASK                        equ 0002h
CRCDATL_DAT2_POSN                        equ 0002h
CRCDATL_DAT2_POSITION                    equ 0002h
CRCDATL_DAT2_SIZE                        equ 0001h
CRCDATL_DAT2_LENGTH                      equ 0001h
CRCDATL_DAT2_MASK                        equ 0004h
CRCDATL_DAT3_POSN                        equ 0003h
CRCDATL_DAT3_POSITION                    equ 0003h
CRCDATL_DAT3_SIZE                        equ 0001h
CRCDATL_DAT3_LENGTH                      equ 0001h
CRCDATL_DAT3_MASK                        equ 0008h
CRCDATL_DAT4_POSN                        equ 0004h
CRCDATL_DAT4_POSITION                    equ 0004h
CRCDATL_DAT4_SIZE                        equ 0001h
CRCDATL_DAT4_LENGTH                      equ 0001h
CRCDATL_DAT4_MASK                        equ 0010h
CRCDATL_DAT5_POSN                        equ 0005h
CRCDATL_DAT5_POSITION                    equ 0005h
CRCDATL_DAT5_SIZE                        equ 0001h
CRCDATL_DAT5_LENGTH                      equ 0001h
CRCDATL_DAT5_MASK                        equ 0020h
CRCDATL_DAT6_POSN                        equ 0006h
CRCDATL_DAT6_POSITION                    equ 0006h
CRCDATL_DAT6_SIZE                        equ 0001h
CRCDATL_DAT6_LENGTH                      equ 0001h
CRCDATL_DAT6_MASK                        equ 0040h
CRCDATL_DAT7_POSN                        equ 0007h
CRCDATL_DAT7_POSITION                    equ 0007h
CRCDATL_DAT7_SIZE                        equ 0001h
CRCDATL_DAT7_LENGTH                      equ 0001h
CRCDATL_DAT7_MASK                        equ 0080h
CRCDATL_CRCDAT_POSN                      equ 0000h
CRCDATL_CRCDAT_POSITION                  equ 0000h
CRCDATL_CRCDAT_SIZE                      equ 0008h
CRCDATL_CRCDAT_LENGTH                    equ 0008h
CRCDATL_CRCDAT_MASK                      equ 00FFh
CRCDATL_CRCDAT0_POSN                     equ 0000h
CRCDATL_CRCDAT0_POSITION                 equ 0000h
CRCDATL_CRCDAT0_SIZE                     equ 0001h
CRCDATL_CRCDAT0_LENGTH                   equ 0001h
CRCDATL_CRCDAT0_MASK                     equ 0001h
CRCDATL_CRCDAT1_POSN                     equ 0001h
CRCDATL_CRCDAT1_POSITION                 equ 0001h
CRCDATL_CRCDAT1_SIZE                     equ 0001h
CRCDATL_CRCDAT1_LENGTH                   equ 0001h
CRCDATL_CRCDAT1_MASK                     equ 0002h
CRCDATL_CRCDAT2_POSN                     equ 0002h
CRCDATL_CRCDAT2_POSITION                 equ 0002h
CRCDATL_CRCDAT2_SIZE                     equ 0001h
CRCDATL_CRCDAT2_LENGTH                   equ 0001h
CRCDATL_CRCDAT2_MASK                     equ 0004h
CRCDATL_CRCDAT3_POSN                     equ 0003h
CRCDATL_CRCDAT3_POSITION                 equ 0003h
CRCDATL_CRCDAT3_SIZE                     equ 0001h
CRCDATL_CRCDAT3_LENGTH                   equ 0001h
CRCDATL_CRCDAT3_MASK                     equ 0008h
CRCDATL_CRCDAT4_POSN                     equ 0004h
CRCDATL_CRCDAT4_POSITION                 equ 0004h
CRCDATL_CRCDAT4_SIZE                     equ 0001h
CRCDATL_CRCDAT4_LENGTH                   equ 0001h
CRCDATL_CRCDAT4_MASK                     equ 0010h
CRCDATL_CRCDAT5_POSN                     equ 0005h
CRCDATL_CRCDAT5_POSITION                 equ 0005h
CRCDATL_CRCDAT5_SIZE                     equ 0001h
CRCDATL_CRCDAT5_LENGTH                   equ 0001h
CRCDATL_CRCDAT5_MASK                     equ 0020h
CRCDATL_CRCDAT6_POSN                     equ 0006h
CRCDATL_CRCDAT6_POSITION                 equ 0006h
CRCDATL_CRCDAT6_SIZE                     equ 0001h
CRCDATL_CRCDAT6_LENGTH                   equ 0001h
CRCDATL_CRCDAT6_MASK                     equ 0040h
CRCDATL_CRDCDAT7_POSN                    equ 0007h
CRCDATL_CRDCDAT7_POSITION                equ 0007h
CRCDATL_CRDCDAT7_SIZE                    equ 0001h
CRCDATL_CRDCDAT7_LENGTH                  equ 0001h
CRCDATL_CRDCDAT7_MASK                    equ 0080h

// Register: CRCDATH
#define CRCDATH CRCDATH
CRCDATH                                  equ 0792h
// bitfield definitions
CRCDATH_DAT_POSN                         equ 0000h
CRCDATH_DAT_POSITION                     equ 0000h
CRCDATH_DAT_SIZE                         equ 0008h
CRCDATH_DAT_LENGTH                       equ 0008h
CRCDATH_DAT_MASK                         equ 00FFh
CRCDATH_DAT8_POSN                        equ 0000h
CRCDATH_DAT8_POSITION                    equ 0000h
CRCDATH_DAT8_SIZE                        equ 0001h
CRCDATH_DAT8_LENGTH                      equ 0001h
CRCDATH_DAT8_MASK                        equ 0001h
CRCDATH_DAT9_POSN                        equ 0001h
CRCDATH_DAT9_POSITION                    equ 0001h
CRCDATH_DAT9_SIZE                        equ 0001h
CRCDATH_DAT9_LENGTH                      equ 0001h
CRCDATH_DAT9_MASK                        equ 0002h
CRCDATH_DAT10_POSN                       equ 0002h
CRCDATH_DAT10_POSITION                   equ 0002h
CRCDATH_DAT10_SIZE                       equ 0001h
CRCDATH_DAT10_LENGTH                     equ 0001h
CRCDATH_DAT10_MASK                       equ 0004h
CRCDATH_DAT11_POSN                       equ 0003h
CRCDATH_DAT11_POSITION                   equ 0003h
CRCDATH_DAT11_SIZE                       equ 0001h
CRCDATH_DAT11_LENGTH                     equ 0001h
CRCDATH_DAT11_MASK                       equ 0008h
CRCDATH_DAT12_POSN                       equ 0004h
CRCDATH_DAT12_POSITION                   equ 0004h
CRCDATH_DAT12_SIZE                       equ 0001h
CRCDATH_DAT12_LENGTH                     equ 0001h
CRCDATH_DAT12_MASK                       equ 0010h
CRCDATH_DAT13_POSN                       equ 0005h
CRCDATH_DAT13_POSITION                   equ 0005h
CRCDATH_DAT13_SIZE                       equ 0001h
CRCDATH_DAT13_LENGTH                     equ 0001h
CRCDATH_DAT13_MASK                       equ 0020h
CRCDATH_DAT14_POSN                       equ 0006h
CRCDATH_DAT14_POSITION                   equ 0006h
CRCDATH_DAT14_SIZE                       equ 0001h
CRCDATH_DAT14_LENGTH                     equ 0001h
CRCDATH_DAT14_MASK                       equ 0040h
CRCDATH_DAT15_POSN                       equ 0007h
CRCDATH_DAT15_POSITION                   equ 0007h
CRCDATH_DAT15_SIZE                       equ 0001h
CRCDATH_DAT15_LENGTH                     equ 0001h
CRCDATH_DAT15_MASK                       equ 0080h
CRCDATH_CRCDAT_POSN                      equ 0000h
CRCDATH_CRCDAT_POSITION                  equ 0000h
CRCDATH_CRCDAT_SIZE                      equ 0008h
CRCDATH_CRCDAT_LENGTH                    equ 0008h
CRCDATH_CRCDAT_MASK                      equ 00FFh
CRCDATH_CRCDAT8_POSN                     equ 0000h
CRCDATH_CRCDAT8_POSITION                 equ 0000h
CRCDATH_CRCDAT8_SIZE                     equ 0001h
CRCDATH_CRCDAT8_LENGTH                   equ 0001h
CRCDATH_CRCDAT8_MASK                     equ 0001h
CRCDATH_CRCDAT9_POSN                     equ 0001h
CRCDATH_CRCDAT9_POSITION                 equ 0001h
CRCDATH_CRCDAT9_SIZE                     equ 0001h
CRCDATH_CRCDAT9_LENGTH                   equ 0001h
CRCDATH_CRCDAT9_MASK                     equ 0002h
CRCDATH_CRCDAT10_POSN                    equ 0002h
CRCDATH_CRCDAT10_POSITION                equ 0002h
CRCDATH_CRCDAT10_SIZE                    equ 0001h
CRCDATH_CRCDAT10_LENGTH                  equ 0001h
CRCDATH_CRCDAT10_MASK                    equ 0004h
CRCDATH_CRCDAT11_POSN                    equ 0003h
CRCDATH_CRCDAT11_POSITION                equ 0003h
CRCDATH_CRCDAT11_SIZE                    equ 0001h
CRCDATH_CRCDAT11_LENGTH                  equ 0001h
CRCDATH_CRCDAT11_MASK                    equ 0008h
CRCDATH_CRCDAT12_POSN                    equ 0004h
CRCDATH_CRCDAT12_POSITION                equ 0004h
CRCDATH_CRCDAT12_SIZE                    equ 0001h
CRCDATH_CRCDAT12_LENGTH                  equ 0001h
CRCDATH_CRCDAT12_MASK                    equ 0010h
CRCDATH_CRCDAT13_POSN                    equ 0005h
CRCDATH_CRCDAT13_POSITION                equ 0005h
CRCDATH_CRCDAT13_SIZE                    equ 0001h
CRCDATH_CRCDAT13_LENGTH                  equ 0001h
CRCDATH_CRCDAT13_MASK                    equ 0020h
CRCDATH_CRCDAT14_POSN                    equ 0006h
CRCDATH_CRCDAT14_POSITION                equ 0006h
CRCDATH_CRCDAT14_SIZE                    equ 0001h
CRCDATH_CRCDAT14_LENGTH                  equ 0001h
CRCDATH_CRCDAT14_MASK                    equ 0040h
CRCDATH_CRCDAT15_POSN                    equ 0007h
CRCDATH_CRCDAT15_POSITION                equ 0007h
CRCDATH_CRCDAT15_SIZE                    equ 0001h
CRCDATH_CRCDAT15_LENGTH                  equ 0001h
CRCDATH_CRCDAT15_MASK                    equ 0080h

// Register: CRCACCL
#define CRCACCL CRCACCL
CRCACCL                                  equ 0793h
// bitfield definitions
CRCACCL_ACC_POSN                         equ 0000h
CRCACCL_ACC_POSITION                     equ 0000h
CRCACCL_ACC_SIZE                         equ 0008h
CRCACCL_ACC_LENGTH                       equ 0008h
CRCACCL_ACC_MASK                         equ 00FFh
CRCACCL_ACC0_POSN                        equ 0000h
CRCACCL_ACC0_POSITION                    equ 0000h
CRCACCL_ACC0_SIZE                        equ 0001h
CRCACCL_ACC0_LENGTH                      equ 0001h
CRCACCL_ACC0_MASK                        equ 0001h
CRCACCL_ACC1_POSN                        equ 0001h
CRCACCL_ACC1_POSITION                    equ 0001h
CRCACCL_ACC1_SIZE                        equ 0001h
CRCACCL_ACC1_LENGTH                      equ 0001h
CRCACCL_ACC1_MASK                        equ 0002h
CRCACCL_ACC2_POSN                        equ 0002h
CRCACCL_ACC2_POSITION                    equ 0002h
CRCACCL_ACC2_SIZE                        equ 0001h
CRCACCL_ACC2_LENGTH                      equ 0001h
CRCACCL_ACC2_MASK                        equ 0004h
CRCACCL_ACC3_POSN                        equ 0003h
CRCACCL_ACC3_POSITION                    equ 0003h
CRCACCL_ACC3_SIZE                        equ 0001h
CRCACCL_ACC3_LENGTH                      equ 0001h
CRCACCL_ACC3_MASK                        equ 0008h
CRCACCL_ACC4_POSN                        equ 0004h
CRCACCL_ACC4_POSITION                    equ 0004h
CRCACCL_ACC4_SIZE                        equ 0001h
CRCACCL_ACC4_LENGTH                      equ 0001h
CRCACCL_ACC4_MASK                        equ 0010h
CRCACCL_ACC5_POSN                        equ 0005h
CRCACCL_ACC5_POSITION                    equ 0005h
CRCACCL_ACC5_SIZE                        equ 0001h
CRCACCL_ACC5_LENGTH                      equ 0001h
CRCACCL_ACC5_MASK                        equ 0020h
CRCACCL_ACC6_POSN                        equ 0006h
CRCACCL_ACC6_POSITION                    equ 0006h
CRCACCL_ACC6_SIZE                        equ 0001h
CRCACCL_ACC6_LENGTH                      equ 0001h
CRCACCL_ACC6_MASK                        equ 0040h
CRCACCL_ACC7_POSN                        equ 0007h
CRCACCL_ACC7_POSITION                    equ 0007h
CRCACCL_ACC7_SIZE                        equ 0001h
CRCACCL_ACC7_LENGTH                      equ 0001h
CRCACCL_ACC7_MASK                        equ 0080h
CRCACCL_CRCACC_POSN                      equ 0000h
CRCACCL_CRCACC_POSITION                  equ 0000h
CRCACCL_CRCACC_SIZE                      equ 0008h
CRCACCL_CRCACC_LENGTH                    equ 0008h
CRCACCL_CRCACC_MASK                      equ 00FFh
CRCACCL_CRCACC0_POSN                     equ 0000h
CRCACCL_CRCACC0_POSITION                 equ 0000h
CRCACCL_CRCACC0_SIZE                     equ 0001h
CRCACCL_CRCACC0_LENGTH                   equ 0001h
CRCACCL_CRCACC0_MASK                     equ 0001h
CRCACCL_CRCACC1_POSN                     equ 0001h
CRCACCL_CRCACC1_POSITION                 equ 0001h
CRCACCL_CRCACC1_SIZE                     equ 0001h
CRCACCL_CRCACC1_LENGTH                   equ 0001h
CRCACCL_CRCACC1_MASK                     equ 0002h
CRCACCL_CRCACC2_POSN                     equ 0002h
CRCACCL_CRCACC2_POSITION                 equ 0002h
CRCACCL_CRCACC2_SIZE                     equ 0001h
CRCACCL_CRCACC2_LENGTH                   equ 0001h
CRCACCL_CRCACC2_MASK                     equ 0004h
CRCACCL_CRCACC3_POSN                     equ 0003h
CRCACCL_CRCACC3_POSITION                 equ 0003h
CRCACCL_CRCACC3_SIZE                     equ 0001h
CRCACCL_CRCACC3_LENGTH                   equ 0001h
CRCACCL_CRCACC3_MASK                     equ 0008h
CRCACCL_CRCACC4_POSN                     equ 0004h
CRCACCL_CRCACC4_POSITION                 equ 0004h
CRCACCL_CRCACC4_SIZE                     equ 0001h
CRCACCL_CRCACC4_LENGTH                   equ 0001h
CRCACCL_CRCACC4_MASK                     equ 0010h
CRCACCL_CRCACC5_POSN                     equ 0005h
CRCACCL_CRCACC5_POSITION                 equ 0005h
CRCACCL_CRCACC5_SIZE                     equ 0001h
CRCACCL_CRCACC5_LENGTH                   equ 0001h
CRCACCL_CRCACC5_MASK                     equ 0020h
CRCACCL_CRCACC6_POSN                     equ 0006h
CRCACCL_CRCACC6_POSITION                 equ 0006h
CRCACCL_CRCACC6_SIZE                     equ 0001h
CRCACCL_CRCACC6_LENGTH                   equ 0001h
CRCACCL_CRCACC6_MASK                     equ 0040h
CRCACCL_CRCACC7_POSN                     equ 0007h
CRCACCL_CRCACC7_POSITION                 equ 0007h
CRCACCL_CRCACC7_SIZE                     equ 0001h
CRCACCL_CRCACC7_LENGTH                   equ 0001h
CRCACCL_CRCACC7_MASK                     equ 0080h

// Register: CRCACCH
#define CRCACCH CRCACCH
CRCACCH                                  equ 0794h
// bitfield definitions
CRCACCH_ACC_POSN                         equ 0000h
CRCACCH_ACC_POSITION                     equ 0000h
CRCACCH_ACC_SIZE                         equ 0008h
CRCACCH_ACC_LENGTH                       equ 0008h
CRCACCH_ACC_MASK                         equ 00FFh
CRCACCH_ACC8_POSN                        equ 0000h
CRCACCH_ACC8_POSITION                    equ 0000h
CRCACCH_ACC8_SIZE                        equ 0001h
CRCACCH_ACC8_LENGTH                      equ 0001h
CRCACCH_ACC8_MASK                        equ 0001h
CRCACCH_ACC9_POSN                        equ 0001h
CRCACCH_ACC9_POSITION                    equ 0001h
CRCACCH_ACC9_SIZE                        equ 0001h
CRCACCH_ACC9_LENGTH                      equ 0001h
CRCACCH_ACC9_MASK                        equ 0002h
CRCACCH_ACC10_POSN                       equ 0002h
CRCACCH_ACC10_POSITION                   equ 0002h
CRCACCH_ACC10_SIZE                       equ 0001h
CRCACCH_ACC10_LENGTH                     equ 0001h
CRCACCH_ACC10_MASK                       equ 0004h
CRCACCH_ACC11_POSN                       equ 0003h
CRCACCH_ACC11_POSITION                   equ 0003h
CRCACCH_ACC11_SIZE                       equ 0001h
CRCACCH_ACC11_LENGTH                     equ 0001h
CRCACCH_ACC11_MASK                       equ 0008h
CRCACCH_ACC12_POSN                       equ 0004h
CRCACCH_ACC12_POSITION                   equ 0004h
CRCACCH_ACC12_SIZE                       equ 0001h
CRCACCH_ACC12_LENGTH                     equ 0001h
CRCACCH_ACC12_MASK                       equ 0010h
CRCACCH_ACC13_POSN                       equ 0005h
CRCACCH_ACC13_POSITION                   equ 0005h
CRCACCH_ACC13_SIZE                       equ 0001h
CRCACCH_ACC13_LENGTH                     equ 0001h
CRCACCH_ACC13_MASK                       equ 0020h
CRCACCH_ACC14_POSN                       equ 0006h
CRCACCH_ACC14_POSITION                   equ 0006h
CRCACCH_ACC14_SIZE                       equ 0001h
CRCACCH_ACC14_LENGTH                     equ 0001h
CRCACCH_ACC14_MASK                       equ 0040h
CRCACCH_ACC15_POSN                       equ 0007h
CRCACCH_ACC15_POSITION                   equ 0007h
CRCACCH_ACC15_SIZE                       equ 0001h
CRCACCH_ACC15_LENGTH                     equ 0001h
CRCACCH_ACC15_MASK                       equ 0080h
CRCACCH_CRCACC_POSN                      equ 0000h
CRCACCH_CRCACC_POSITION                  equ 0000h
CRCACCH_CRCACC_SIZE                      equ 0008h
CRCACCH_CRCACC_LENGTH                    equ 0008h
CRCACCH_CRCACC_MASK                      equ 00FFh
CRCACCH_CRCACC8_POSN                     equ 0000h
CRCACCH_CRCACC8_POSITION                 equ 0000h
CRCACCH_CRCACC8_SIZE                     equ 0001h
CRCACCH_CRCACC8_LENGTH                   equ 0001h
CRCACCH_CRCACC8_MASK                     equ 0001h
CRCACCH_CRCACC9_POSN                     equ 0001h
CRCACCH_CRCACC9_POSITION                 equ 0001h
CRCACCH_CRCACC9_SIZE                     equ 0001h
CRCACCH_CRCACC9_LENGTH                   equ 0001h
CRCACCH_CRCACC9_MASK                     equ 0002h
CRCACCH_CRCACC10_POSN                    equ 0002h
CRCACCH_CRCACC10_POSITION                equ 0002h
CRCACCH_CRCACC10_SIZE                    equ 0001h
CRCACCH_CRCACC10_LENGTH                  equ 0001h
CRCACCH_CRCACC10_MASK                    equ 0004h
CRCACCH_CRCACC11_POSN                    equ 0003h
CRCACCH_CRCACC11_POSITION                equ 0003h
CRCACCH_CRCACC11_SIZE                    equ 0001h
CRCACCH_CRCACC11_LENGTH                  equ 0001h
CRCACCH_CRCACC11_MASK                    equ 0008h
CRCACCH_CRCACC12_POSN                    equ 0004h
CRCACCH_CRCACC12_POSITION                equ 0004h
CRCACCH_CRCACC12_SIZE                    equ 0001h
CRCACCH_CRCACC12_LENGTH                  equ 0001h
CRCACCH_CRCACC12_MASK                    equ 0010h
CRCACCH_CRCACC13_POSN                    equ 0005h
CRCACCH_CRCACC13_POSITION                equ 0005h
CRCACCH_CRCACC13_SIZE                    equ 0001h
CRCACCH_CRCACC13_LENGTH                  equ 0001h
CRCACCH_CRCACC13_MASK                    equ 0020h
CRCACCH_CRCACC14_POSN                    equ 0006h
CRCACCH_CRCACC14_POSITION                equ 0006h
CRCACCH_CRCACC14_SIZE                    equ 0001h
CRCACCH_CRCACC14_LENGTH                  equ 0001h
CRCACCH_CRCACC14_MASK                    equ 0040h
CRCACCH_CRCACC15_POSN                    equ 0007h
CRCACCH_CRCACC15_POSITION                equ 0007h
CRCACCH_CRCACC15_SIZE                    equ 0001h
CRCACCH_CRCACC15_LENGTH                  equ 0001h
CRCACCH_CRCACC15_MASK                    equ 0080h

// Register: CRCSHIFTL
#define CRCSHIFTL CRCSHIFTL
CRCSHIFTL                                equ 0795h
// bitfield definitions
CRCSHIFTL_SHIFT_POSN                     equ 0000h
CRCSHIFTL_SHIFT_POSITION                 equ 0000h
CRCSHIFTL_SHIFT_SIZE                     equ 0008h
CRCSHIFTL_SHIFT_LENGTH                   equ 0008h
CRCSHIFTL_SHIFT_MASK                     equ 00FFh
CRCSHIFTL_SHIFT0_POSN                    equ 0000h
CRCSHIFTL_SHIFT0_POSITION                equ 0000h
CRCSHIFTL_SHIFT0_SIZE                    equ 0001h
CRCSHIFTL_SHIFT0_LENGTH                  equ 0001h
CRCSHIFTL_SHIFT0_MASK                    equ 0001h
CRCSHIFTL_SHIFT1_POSN                    equ 0001h
CRCSHIFTL_SHIFT1_POSITION                equ 0001h
CRCSHIFTL_SHIFT1_SIZE                    equ 0001h
CRCSHIFTL_SHIFT1_LENGTH                  equ 0001h
CRCSHIFTL_SHIFT1_MASK                    equ 0002h
CRCSHIFTL_SHIFT2_POSN                    equ 0002h
CRCSHIFTL_SHIFT2_POSITION                equ 0002h
CRCSHIFTL_SHIFT2_SIZE                    equ 0001h
CRCSHIFTL_SHIFT2_LENGTH                  equ 0001h
CRCSHIFTL_SHIFT2_MASK                    equ 0004h
CRCSHIFTL_SHIFT3_POSN                    equ 0003h
CRCSHIFTL_SHIFT3_POSITION                equ 0003h
CRCSHIFTL_SHIFT3_SIZE                    equ 0001h
CRCSHIFTL_SHIFT3_LENGTH                  equ 0001h
CRCSHIFTL_SHIFT3_MASK                    equ 0008h
CRCSHIFTL_SHIFT4_POSN                    equ 0004h
CRCSHIFTL_SHIFT4_POSITION                equ 0004h
CRCSHIFTL_SHIFT4_SIZE                    equ 0001h
CRCSHIFTL_SHIFT4_LENGTH                  equ 0001h
CRCSHIFTL_SHIFT4_MASK                    equ 0010h
CRCSHIFTL_SHIFT5_POSN                    equ 0005h
CRCSHIFTL_SHIFT5_POSITION                equ 0005h
CRCSHIFTL_SHIFT5_SIZE                    equ 0001h
CRCSHIFTL_SHIFT5_LENGTH                  equ 0001h
CRCSHIFTL_SHIFT5_MASK                    equ 0020h
CRCSHIFTL_SHIFT6_POSN                    equ 0006h
CRCSHIFTL_SHIFT6_POSITION                equ 0006h
CRCSHIFTL_SHIFT6_SIZE                    equ 0001h
CRCSHIFTL_SHIFT6_LENGTH                  equ 0001h
CRCSHIFTL_SHIFT6_MASK                    equ 0040h
CRCSHIFTL_SHIFT7_POSN                    equ 0007h
CRCSHIFTL_SHIFT7_POSITION                equ 0007h
CRCSHIFTL_SHIFT7_SIZE                    equ 0001h
CRCSHIFTL_SHIFT7_LENGTH                  equ 0001h
CRCSHIFTL_SHIFT7_MASK                    equ 0080h
CRCSHIFTL_CRCSHIFT_POSN                  equ 0000h
CRCSHIFTL_CRCSHIFT_POSITION              equ 0000h
CRCSHIFTL_CRCSHIFT_SIZE                  equ 0008h
CRCSHIFTL_CRCSHIFT_LENGTH                equ 0008h
CRCSHIFTL_CRCSHIFT_MASK                  equ 00FFh
CRCSHIFTL_CRCSHIFT0_POSN                 equ 0000h
CRCSHIFTL_CRCSHIFT0_POSITION             equ 0000h
CRCSHIFTL_CRCSHIFT0_SIZE                 equ 0001h
CRCSHIFTL_CRCSHIFT0_LENGTH               equ 0001h
CRCSHIFTL_CRCSHIFT0_MASK                 equ 0001h
CRCSHIFTL_CRCSHIFT1_POSN                 equ 0001h
CRCSHIFTL_CRCSHIFT1_POSITION             equ 0001h
CRCSHIFTL_CRCSHIFT1_SIZE                 equ 0001h
CRCSHIFTL_CRCSHIFT1_LENGTH               equ 0001h
CRCSHIFTL_CRCSHIFT1_MASK                 equ 0002h
CRCSHIFTL_CRCSHIFT2_POSN                 equ 0002h
CRCSHIFTL_CRCSHIFT2_POSITION             equ 0002h
CRCSHIFTL_CRCSHIFT2_SIZE                 equ 0001h
CRCSHIFTL_CRCSHIFT2_LENGTH               equ 0001h
CRCSHIFTL_CRCSHIFT2_MASK                 equ 0004h
CRCSHIFTL_CRCSHIFT3_POSN                 equ 0003h
CRCSHIFTL_CRCSHIFT3_POSITION             equ 0003h
CRCSHIFTL_CRCSHIFT3_SIZE                 equ 0001h
CRCSHIFTL_CRCSHIFT3_LENGTH               equ 0001h
CRCSHIFTL_CRCSHIFT3_MASK                 equ 0008h
CRCSHIFTL_CRCSHIFT4_POSN                 equ 0004h
CRCSHIFTL_CRCSHIFT4_POSITION             equ 0004h
CRCSHIFTL_CRCSHIFT4_SIZE                 equ 0001h
CRCSHIFTL_CRCSHIFT4_LENGTH               equ 0001h
CRCSHIFTL_CRCSHIFT4_MASK                 equ 0010h
CRCSHIFTL_CRCSHIFT5_POSN                 equ 0005h
CRCSHIFTL_CRCSHIFT5_POSITION             equ 0005h
CRCSHIFTL_CRCSHIFT5_SIZE                 equ 0001h
CRCSHIFTL_CRCSHIFT5_LENGTH               equ 0001h
CRCSHIFTL_CRCSHIFT5_MASK                 equ 0020h
CRCSHIFTL_CRCSHIFT6_POSN                 equ 0006h
CRCSHIFTL_CRCSHIFT6_POSITION             equ 0006h
CRCSHIFTL_CRCSHIFT6_SIZE                 equ 0001h
CRCSHIFTL_CRCSHIFT6_LENGTH               equ 0001h
CRCSHIFTL_CRCSHIFT6_MASK                 equ 0040h
CRCSHIFTL_CRCSHIFT7_POSN                 equ 0007h
CRCSHIFTL_CRCSHIFT7_POSITION             equ 0007h
CRCSHIFTL_CRCSHIFT7_SIZE                 equ 0001h
CRCSHIFTL_CRCSHIFT7_LENGTH               equ 0001h
CRCSHIFTL_CRCSHIFT7_MASK                 equ 0080h

// Register: CRCSHIFTH
#define CRCSHIFTH CRCSHIFTH
CRCSHIFTH                                equ 0796h
// bitfield definitions
CRCSHIFTH_SHIFT_POSN                     equ 0000h
CRCSHIFTH_SHIFT_POSITION                 equ 0000h
CRCSHIFTH_SHIFT_SIZE                     equ 0008h
CRCSHIFTH_SHIFT_LENGTH                   equ 0008h
CRCSHIFTH_SHIFT_MASK                     equ 00FFh
CRCSHIFTH_SHIFT8_POSN                    equ 0000h
CRCSHIFTH_SHIFT8_POSITION                equ 0000h
CRCSHIFTH_SHIFT8_SIZE                    equ 0001h
CRCSHIFTH_SHIFT8_LENGTH                  equ 0001h
CRCSHIFTH_SHIFT8_MASK                    equ 0001h
CRCSHIFTH_SHIFT9_POSN                    equ 0001h
CRCSHIFTH_SHIFT9_POSITION                equ 0001h
CRCSHIFTH_SHIFT9_SIZE                    equ 0001h
CRCSHIFTH_SHIFT9_LENGTH                  equ 0001h
CRCSHIFTH_SHIFT9_MASK                    equ 0002h
CRCSHIFTH_SHIFT10_POSN                   equ 0002h
CRCSHIFTH_SHIFT10_POSITION               equ 0002h
CRCSHIFTH_SHIFT10_SIZE                   equ 0001h
CRCSHIFTH_SHIFT10_LENGTH                 equ 0001h
CRCSHIFTH_SHIFT10_MASK                   equ 0004h
CRCSHIFTH_SHIFT11_POSN                   equ 0003h
CRCSHIFTH_SHIFT11_POSITION               equ 0003h
CRCSHIFTH_SHIFT11_SIZE                   equ 0001h
CRCSHIFTH_SHIFT11_LENGTH                 equ 0001h
CRCSHIFTH_SHIFT11_MASK                   equ 0008h
CRCSHIFTH_SHIFT12_POSN                   equ 0004h
CRCSHIFTH_SHIFT12_POSITION               equ 0004h
CRCSHIFTH_SHIFT12_SIZE                   equ 0001h
CRCSHIFTH_SHIFT12_LENGTH                 equ 0001h
CRCSHIFTH_SHIFT12_MASK                   equ 0010h
CRCSHIFTH_SHIFT13_POSN                   equ 0005h
CRCSHIFTH_SHIFT13_POSITION               equ 0005h
CRCSHIFTH_SHIFT13_SIZE                   equ 0001h
CRCSHIFTH_SHIFT13_LENGTH                 equ 0001h
CRCSHIFTH_SHIFT13_MASK                   equ 0020h
CRCSHIFTH_SHIFT14_POSN                   equ 0006h
CRCSHIFTH_SHIFT14_POSITION               equ 0006h
CRCSHIFTH_SHIFT14_SIZE                   equ 0001h
CRCSHIFTH_SHIFT14_LENGTH                 equ 0001h
CRCSHIFTH_SHIFT14_MASK                   equ 0040h
CRCSHIFTH_SHIFT15_POSN                   equ 0007h
CRCSHIFTH_SHIFT15_POSITION               equ 0007h
CRCSHIFTH_SHIFT15_SIZE                   equ 0001h
CRCSHIFTH_SHIFT15_LENGTH                 equ 0001h
CRCSHIFTH_SHIFT15_MASK                   equ 0080h
CRCSHIFTH_CRCSHIFT_POSN                  equ 0000h
CRCSHIFTH_CRCSHIFT_POSITION              equ 0000h
CRCSHIFTH_CRCSHIFT_SIZE                  equ 0008h
CRCSHIFTH_CRCSHIFT_LENGTH                equ 0008h
CRCSHIFTH_CRCSHIFT_MASK                  equ 00FFh
CRCSHIFTH_CRCSHIFT8_POSN                 equ 0000h
CRCSHIFTH_CRCSHIFT8_POSITION             equ 0000h
CRCSHIFTH_CRCSHIFT8_SIZE                 equ 0001h
CRCSHIFTH_CRCSHIFT8_LENGTH               equ 0001h
CRCSHIFTH_CRCSHIFT8_MASK                 equ 0001h
CRCSHIFTH_CRCSHIFT9_POSN                 equ 0001h
CRCSHIFTH_CRCSHIFT9_POSITION             equ 0001h
CRCSHIFTH_CRCSHIFT9_SIZE                 equ 0001h
CRCSHIFTH_CRCSHIFT9_LENGTH               equ 0001h
CRCSHIFTH_CRCSHIFT9_MASK                 equ 0002h
CRCSHIFTH_CRCSHIFT10_POSN                equ 0002h
CRCSHIFTH_CRCSHIFT10_POSITION            equ 0002h
CRCSHIFTH_CRCSHIFT10_SIZE                equ 0001h
CRCSHIFTH_CRCSHIFT10_LENGTH              equ 0001h
CRCSHIFTH_CRCSHIFT10_MASK                equ 0004h
CRCSHIFTH_CRCSHIFT11_POSN                equ 0003h
CRCSHIFTH_CRCSHIFT11_POSITION            equ 0003h
CRCSHIFTH_CRCSHIFT11_SIZE                equ 0001h
CRCSHIFTH_CRCSHIFT11_LENGTH              equ 0001h
CRCSHIFTH_CRCSHIFT11_MASK                equ 0008h
CRCSHIFTH_CRCSHIFT12_POSN                equ 0004h
CRCSHIFTH_CRCSHIFT12_POSITION            equ 0004h
CRCSHIFTH_CRCSHIFT12_SIZE                equ 0001h
CRCSHIFTH_CRCSHIFT12_LENGTH              equ 0001h
CRCSHIFTH_CRCSHIFT12_MASK                equ 0010h
CRCSHIFTH_CRCSHIFT13_POSN                equ 0005h
CRCSHIFTH_CRCSHIFT13_POSITION            equ 0005h
CRCSHIFTH_CRCSHIFT13_SIZE                equ 0001h
CRCSHIFTH_CRCSHIFT13_LENGTH              equ 0001h
CRCSHIFTH_CRCSHIFT13_MASK                equ 0020h
CRCSHIFTH_CRCSHIFT14_POSN                equ 0006h
CRCSHIFTH_CRCSHIFT14_POSITION            equ 0006h
CRCSHIFTH_CRCSHIFT14_SIZE                equ 0001h
CRCSHIFTH_CRCSHIFT14_LENGTH              equ 0001h
CRCSHIFTH_CRCSHIFT14_MASK                equ 0040h
CRCSHIFTH_CRCSHIFT15_POSN                equ 0007h
CRCSHIFTH_CRCSHIFT15_POSITION            equ 0007h
CRCSHIFTH_CRCSHIFT15_SIZE                equ 0001h
CRCSHIFTH_CRCSHIFT15_LENGTH              equ 0001h
CRCSHIFTH_CRCSHIFT15_MASK                equ 0080h

// Register: CRCXORL
#define CRCXORL CRCXORL
CRCXORL                                  equ 0797h
// bitfield definitions
CRCXORL_XOR1_POSN                        equ 0001h
CRCXORL_XOR1_POSITION                    equ 0001h
CRCXORL_XOR1_SIZE                        equ 0001h
CRCXORL_XOR1_LENGTH                      equ 0001h
CRCXORL_XOR1_MASK                        equ 0002h
CRCXORL_XOR2_POSN                        equ 0002h
CRCXORL_XOR2_POSITION                    equ 0002h
CRCXORL_XOR2_SIZE                        equ 0001h
CRCXORL_XOR2_LENGTH                      equ 0001h
CRCXORL_XOR2_MASK                        equ 0004h
CRCXORL_XOR3_POSN                        equ 0003h
CRCXORL_XOR3_POSITION                    equ 0003h
CRCXORL_XOR3_SIZE                        equ 0001h
CRCXORL_XOR3_LENGTH                      equ 0001h
CRCXORL_XOR3_MASK                        equ 0008h
CRCXORL_XOR4_POSN                        equ 0004h
CRCXORL_XOR4_POSITION                    equ 0004h
CRCXORL_XOR4_SIZE                        equ 0001h
CRCXORL_XOR4_LENGTH                      equ 0001h
CRCXORL_XOR4_MASK                        equ 0010h
CRCXORL_XOR5_POSN                        equ 0005h
CRCXORL_XOR5_POSITION                    equ 0005h
CRCXORL_XOR5_SIZE                        equ 0001h
CRCXORL_XOR5_LENGTH                      equ 0001h
CRCXORL_XOR5_MASK                        equ 0020h
CRCXORL_XOR6_POSN                        equ 0006h
CRCXORL_XOR6_POSITION                    equ 0006h
CRCXORL_XOR6_SIZE                        equ 0001h
CRCXORL_XOR6_LENGTH                      equ 0001h
CRCXORL_XOR6_MASK                        equ 0040h
CRCXORL_XOR7_POSN                        equ 0007h
CRCXORL_XOR7_POSITION                    equ 0007h
CRCXORL_XOR7_SIZE                        equ 0001h
CRCXORL_XOR7_LENGTH                      equ 0001h
CRCXORL_XOR7_MASK                        equ 0080h
CRCXORL_CRCXOR1_POSN                     equ 0001h
CRCXORL_CRCXOR1_POSITION                 equ 0001h
CRCXORL_CRCXOR1_SIZE                     equ 0001h
CRCXORL_CRCXOR1_LENGTH                   equ 0001h
CRCXORL_CRCXOR1_MASK                     equ 0002h
CRCXORL_CRCXOR2_POSN                     equ 0002h
CRCXORL_CRCXOR2_POSITION                 equ 0002h
CRCXORL_CRCXOR2_SIZE                     equ 0001h
CRCXORL_CRCXOR2_LENGTH                   equ 0001h
CRCXORL_CRCXOR2_MASK                     equ 0004h
CRCXORL_CRCXOR3_POSN                     equ 0003h
CRCXORL_CRCXOR3_POSITION                 equ 0003h
CRCXORL_CRCXOR3_SIZE                     equ 0001h
CRCXORL_CRCXOR3_LENGTH                   equ 0001h
CRCXORL_CRCXOR3_MASK                     equ 0008h
CRCXORL_CRCXOR4_POSN                     equ 0004h
CRCXORL_CRCXOR4_POSITION                 equ 0004h
CRCXORL_CRCXOR4_SIZE                     equ 0001h
CRCXORL_CRCXOR4_LENGTH                   equ 0001h
CRCXORL_CRCXOR4_MASK                     equ 0010h
CRCXORL_CRCXOR5_POSN                     equ 0005h
CRCXORL_CRCXOR5_POSITION                 equ 0005h
CRCXORL_CRCXOR5_SIZE                     equ 0001h
CRCXORL_CRCXOR5_LENGTH                   equ 0001h
CRCXORL_CRCXOR5_MASK                     equ 0020h
CRCXORL_CRCXOR6_POSN                     equ 0006h
CRCXORL_CRCXOR6_POSITION                 equ 0006h
CRCXORL_CRCXOR6_SIZE                     equ 0001h
CRCXORL_CRCXOR6_LENGTH                   equ 0001h
CRCXORL_CRCXOR6_MASK                     equ 0040h
CRCXORL_CRCXOR7_POSN                     equ 0007h
CRCXORL_CRCXOR7_POSITION                 equ 0007h
CRCXORL_CRCXOR7_SIZE                     equ 0001h
CRCXORL_CRCXOR7_LENGTH                   equ 0001h
CRCXORL_CRCXOR7_MASK                     equ 0080h

// Register: CRCXORH
#define CRCXORH CRCXORH
CRCXORH                                  equ 0798h
// bitfield definitions
CRCXORH_XOR8_POSN                        equ 0000h
CRCXORH_XOR8_POSITION                    equ 0000h
CRCXORH_XOR8_SIZE                        equ 0001h
CRCXORH_XOR8_LENGTH                      equ 0001h
CRCXORH_XOR8_MASK                        equ 0001h
CRCXORH_XOR9_POSN                        equ 0001h
CRCXORH_XOR9_POSITION                    equ 0001h
CRCXORH_XOR9_SIZE                        equ 0001h
CRCXORH_XOR9_LENGTH                      equ 0001h
CRCXORH_XOR9_MASK                        equ 0002h
CRCXORH_XOR10_POSN                       equ 0002h
CRCXORH_XOR10_POSITION                   equ 0002h
CRCXORH_XOR10_SIZE                       equ 0001h
CRCXORH_XOR10_LENGTH                     equ 0001h
CRCXORH_XOR10_MASK                       equ 0004h
CRCXORH_XOR11_POSN                       equ 0003h
CRCXORH_XOR11_POSITION                   equ 0003h
CRCXORH_XOR11_SIZE                       equ 0001h
CRCXORH_XOR11_LENGTH                     equ 0001h
CRCXORH_XOR11_MASK                       equ 0008h
CRCXORH_XOR12_POSN                       equ 0004h
CRCXORH_XOR12_POSITION                   equ 0004h
CRCXORH_XOR12_SIZE                       equ 0001h
CRCXORH_XOR12_LENGTH                     equ 0001h
CRCXORH_XOR12_MASK                       equ 0010h
CRCXORH_XOR13_POSN                       equ 0005h
CRCXORH_XOR13_POSITION                   equ 0005h
CRCXORH_XOR13_SIZE                       equ 0001h
CRCXORH_XOR13_LENGTH                     equ 0001h
CRCXORH_XOR13_MASK                       equ 0020h
CRCXORH_XOR14_POSN                       equ 0006h
CRCXORH_XOR14_POSITION                   equ 0006h
CRCXORH_XOR14_SIZE                       equ 0001h
CRCXORH_XOR14_LENGTH                     equ 0001h
CRCXORH_XOR14_MASK                       equ 0040h
CRCXORH_XOR15_POSN                       equ 0007h
CRCXORH_XOR15_POSITION                   equ 0007h
CRCXORH_XOR15_SIZE                       equ 0001h
CRCXORH_XOR15_LENGTH                     equ 0001h
CRCXORH_XOR15_MASK                       equ 0080h
CRCXORH_CRCXOR8_POSN                     equ 0000h
CRCXORH_CRCXOR8_POSITION                 equ 0000h
CRCXORH_CRCXOR8_SIZE                     equ 0001h
CRCXORH_CRCXOR8_LENGTH                   equ 0001h
CRCXORH_CRCXOR8_MASK                     equ 0001h
CRCXORH_CRCXOR9_POSN                     equ 0001h
CRCXORH_CRCXOR9_POSITION                 equ 0001h
CRCXORH_CRCXOR9_SIZE                     equ 0001h
CRCXORH_CRCXOR9_LENGTH                   equ 0001h
CRCXORH_CRCXOR9_MASK                     equ 0002h
CRCXORH_CRCXOR10_POSN                    equ 0002h
CRCXORH_CRCXOR10_POSITION                equ 0002h
CRCXORH_CRCXOR10_SIZE                    equ 0001h
CRCXORH_CRCXOR10_LENGTH                  equ 0001h
CRCXORH_CRCXOR10_MASK                    equ 0004h
CRCXORH_CRCXOR11_POSN                    equ 0003h
CRCXORH_CRCXOR11_POSITION                equ 0003h
CRCXORH_CRCXOR11_SIZE                    equ 0001h
CRCXORH_CRCXOR11_LENGTH                  equ 0001h
CRCXORH_CRCXOR11_MASK                    equ 0008h
CRCXORH_CRCXOR12_POSN                    equ 0004h
CRCXORH_CRCXOR12_POSITION                equ 0004h
CRCXORH_CRCXOR12_SIZE                    equ 0001h
CRCXORH_CRCXOR12_LENGTH                  equ 0001h
CRCXORH_CRCXOR12_MASK                    equ 0010h
CRCXORH_CRCXOR13_POSN                    equ 0005h
CRCXORH_CRCXOR13_POSITION                equ 0005h
CRCXORH_CRCXOR13_SIZE                    equ 0001h
CRCXORH_CRCXOR13_LENGTH                  equ 0001h
CRCXORH_CRCXOR13_MASK                    equ 0020h
CRCXORH_CRCXOR14_POSN                    equ 0006h
CRCXORH_CRCXOR14_POSITION                equ 0006h
CRCXORH_CRCXOR14_SIZE                    equ 0001h
CRCXORH_CRCXOR14_LENGTH                  equ 0001h
CRCXORH_CRCXOR14_MASK                    equ 0040h
CRCXORH_CRCXOR15_POSN                    equ 0007h
CRCXORH_CRCXOR15_POSITION                equ 0007h
CRCXORH_CRCXOR15_SIZE                    equ 0001h
CRCXORH_CRCXOR15_LENGTH                  equ 0001h
CRCXORH_CRCXOR15_MASK                    equ 0080h

// Register: CRCCON0
#define CRCCON0 CRCCON0
CRCCON0                                  equ 0799h
// bitfield definitions
CRCCON0_FULL_POSN                        equ 0000h
CRCCON0_FULL_POSITION                    equ 0000h
CRCCON0_FULL_SIZE                        equ 0001h
CRCCON0_FULL_LENGTH                      equ 0001h
CRCCON0_FULL_MASK                        equ 0001h
CRCCON0_SHIFTM_POSN                      equ 0001h
CRCCON0_SHIFTM_POSITION                  equ 0001h
CRCCON0_SHIFTM_SIZE                      equ 0001h
CRCCON0_SHIFTM_LENGTH                    equ 0001h
CRCCON0_SHIFTM_MASK                      equ 0002h
CRCCON0_ACCM_POSN                        equ 0004h
CRCCON0_ACCM_POSITION                    equ 0004h
CRCCON0_ACCM_SIZE                        equ 0001h
CRCCON0_ACCM_LENGTH                      equ 0001h
CRCCON0_ACCM_MASK                        equ 0010h
CRCCON0_BUSY_POSN                        equ 0005h
CRCCON0_BUSY_POSITION                    equ 0005h
CRCCON0_BUSY_SIZE                        equ 0001h
CRCCON0_BUSY_LENGTH                      equ 0001h
CRCCON0_BUSY_MASK                        equ 0020h
CRCCON0_CRCGO_POSN                       equ 0006h
CRCCON0_CRCGO_POSITION                   equ 0006h
CRCCON0_CRCGO_SIZE                       equ 0001h
CRCCON0_CRCGO_LENGTH                     equ 0001h
CRCCON0_CRCGO_MASK                       equ 0040h
CRCCON0_EN_POSN                          equ 0007h
CRCCON0_EN_POSITION                      equ 0007h
CRCCON0_EN_SIZE                          equ 0001h
CRCCON0_EN_LENGTH                        equ 0001h
CRCCON0_EN_MASK                          equ 0080h
CRCCON0_CRCFULL_POSN                     equ 0000h
CRCCON0_CRCFULL_POSITION                 equ 0000h
CRCCON0_CRCFULL_SIZE                     equ 0001h
CRCCON0_CRCFULL_LENGTH                   equ 0001h
CRCCON0_CRCFULL_MASK                     equ 0001h
CRCCON0_CRCSHIFTM_POSN                   equ 0001h
CRCCON0_CRCSHIFTM_POSITION               equ 0001h
CRCCON0_CRCSHIFTM_SIZE                   equ 0001h
CRCCON0_CRCSHIFTM_LENGTH                 equ 0001h
CRCCON0_CRCSHIFTM_MASK                   equ 0002h
CRCCON0_CRCACCM_POSN                     equ 0004h
CRCCON0_CRCACCM_POSITION                 equ 0004h
CRCCON0_CRCACCM_SIZE                     equ 0001h
CRCCON0_CRCACCM_LENGTH                   equ 0001h
CRCCON0_CRCACCM_MASK                     equ 0010h
CRCCON0_CRCBUSY_POSN                     equ 0005h
CRCCON0_CRCBUSY_POSITION                 equ 0005h
CRCCON0_CRCBUSY_SIZE                     equ 0001h
CRCCON0_CRCBUSY_LENGTH                   equ 0001h
CRCCON0_CRCBUSY_MASK                     equ 0020h
CRCCON0_CRCEN_POSN                       equ 0007h
CRCCON0_CRCEN_POSITION                   equ 0007h
CRCCON0_CRCEN_SIZE                       equ 0001h
CRCCON0_CRCEN_LENGTH                     equ 0001h
CRCCON0_CRCEN_MASK                       equ 0080h

// Register: CRCCON1
#define CRCCON1 CRCCON1
CRCCON1                                  equ 079Ah
// bitfield definitions
CRCCON1_PLEN_POSN                        equ 0000h
CRCCON1_PLEN_POSITION                    equ 0000h
CRCCON1_PLEN_SIZE                        equ 0004h
CRCCON1_PLEN_LENGTH                      equ 0004h
CRCCON1_PLEN_MASK                        equ 000Fh
CRCCON1_DLEN_POSN                        equ 0004h
CRCCON1_DLEN_POSITION                    equ 0004h
CRCCON1_DLEN_SIZE                        equ 0004h
CRCCON1_DLEN_LENGTH                      equ 0004h
CRCCON1_DLEN_MASK                        equ 00F0h
CRCCON1_PLEN0_POSN                       equ 0000h
CRCCON1_PLEN0_POSITION                   equ 0000h
CRCCON1_PLEN0_SIZE                       equ 0001h
CRCCON1_PLEN0_LENGTH                     equ 0001h
CRCCON1_PLEN0_MASK                       equ 0001h
CRCCON1_PLEN1_POSN                       equ 0001h
CRCCON1_PLEN1_POSITION                   equ 0001h
CRCCON1_PLEN1_SIZE                       equ 0001h
CRCCON1_PLEN1_LENGTH                     equ 0001h
CRCCON1_PLEN1_MASK                       equ 0002h
CRCCON1_PLEN2_POSN                       equ 0002h
CRCCON1_PLEN2_POSITION                   equ 0002h
CRCCON1_PLEN2_SIZE                       equ 0001h
CRCCON1_PLEN2_LENGTH                     equ 0001h
CRCCON1_PLEN2_MASK                       equ 0004h
CRCCON1_PLEN3_POSN                       equ 0003h
CRCCON1_PLEN3_POSITION                   equ 0003h
CRCCON1_PLEN3_SIZE                       equ 0001h
CRCCON1_PLEN3_LENGTH                     equ 0001h
CRCCON1_PLEN3_MASK                       equ 0008h
CRCCON1_DLEN0_POSN                       equ 0004h
CRCCON1_DLEN0_POSITION                   equ 0004h
CRCCON1_DLEN0_SIZE                       equ 0001h
CRCCON1_DLEN0_LENGTH                     equ 0001h
CRCCON1_DLEN0_MASK                       equ 0010h
CRCCON1_DLEN1_POSN                       equ 0005h
CRCCON1_DLEN1_POSITION                   equ 0005h
CRCCON1_DLEN1_SIZE                       equ 0001h
CRCCON1_DLEN1_LENGTH                     equ 0001h
CRCCON1_DLEN1_MASK                       equ 0020h
CRCCON1_DLEN2_POSN                       equ 0006h
CRCCON1_DLEN2_POSITION                   equ 0006h
CRCCON1_DLEN2_SIZE                       equ 0001h
CRCCON1_DLEN2_LENGTH                     equ 0001h
CRCCON1_DLEN2_MASK                       equ 0040h
CRCCON1_DLEN3_POSN                       equ 0007h
CRCCON1_DLEN3_POSITION                   equ 0007h
CRCCON1_DLEN3_SIZE                       equ 0001h
CRCCON1_DLEN3_LENGTH                     equ 0001h
CRCCON1_DLEN3_MASK                       equ 0080h
CRCCON1_CRCPLEN_POSN                     equ 0000h
CRCCON1_CRCPLEN_POSITION                 equ 0000h
CRCCON1_CRCPLEN_SIZE                     equ 0004h
CRCCON1_CRCPLEN_LENGTH                   equ 0004h
CRCCON1_CRCPLEN_MASK                     equ 000Fh
CRCCON1_CRCDLEN_POSN                     equ 0004h
CRCCON1_CRCDLEN_POSITION                 equ 0004h
CRCCON1_CRCDLEN_SIZE                     equ 0004h
CRCCON1_CRCDLEN_LENGTH                   equ 0004h
CRCCON1_CRCDLEN_MASK                     equ 00F0h
CRCCON1_CRCPLEN0_POSN                    equ 0000h
CRCCON1_CRCPLEN0_POSITION                equ 0000h
CRCCON1_CRCPLEN0_SIZE                    equ 0001h
CRCCON1_CRCPLEN0_LENGTH                  equ 0001h
CRCCON1_CRCPLEN0_MASK                    equ 0001h
CRCCON1_CRCPLEN1_POSN                    equ 0001h
CRCCON1_CRCPLEN1_POSITION                equ 0001h
CRCCON1_CRCPLEN1_SIZE                    equ 0001h
CRCCON1_CRCPLEN1_LENGTH                  equ 0001h
CRCCON1_CRCPLEN1_MASK                    equ 0002h
CRCCON1_CRCPLEN2_POSN                    equ 0002h
CRCCON1_CRCPLEN2_POSITION                equ 0002h
CRCCON1_CRCPLEN2_SIZE                    equ 0001h
CRCCON1_CRCPLEN2_LENGTH                  equ 0001h
CRCCON1_CRCPLEN2_MASK                    equ 0004h
CRCCON1_CRCPLEN3_POSN                    equ 0003h
CRCCON1_CRCPLEN3_POSITION                equ 0003h
CRCCON1_CRCPLEN3_SIZE                    equ 0001h
CRCCON1_CRCPLEN3_LENGTH                  equ 0001h
CRCCON1_CRCPLEN3_MASK                    equ 0008h
CRCCON1_CRCDLEN0_POSN                    equ 0004h
CRCCON1_CRCDLEN0_POSITION                equ 0004h
CRCCON1_CRCDLEN0_SIZE                    equ 0001h
CRCCON1_CRCDLEN0_LENGTH                  equ 0001h
CRCCON1_CRCDLEN0_MASK                    equ 0010h
CRCCON1_CRCDLEN1_POSN                    equ 0005h
CRCCON1_CRCDLEN1_POSITION                equ 0005h
CRCCON1_CRCDLEN1_SIZE                    equ 0001h
CRCCON1_CRCDLEN1_LENGTH                  equ 0001h
CRCCON1_CRCDLEN1_MASK                    equ 0020h
CRCCON1_CRCDLEN2_POSN                    equ 0006h
CRCCON1_CRCDLEN2_POSITION                equ 0006h
CRCCON1_CRCDLEN2_SIZE                    equ 0001h
CRCCON1_CRCDLEN2_LENGTH                  equ 0001h
CRCCON1_CRCDLEN2_MASK                    equ 0040h
CRCCON1_CRCDLEN3_POSN                    equ 0007h
CRCCON1_CRCDLEN3_POSITION                equ 0007h
CRCCON1_CRCDLEN3_SIZE                    equ 0001h
CRCCON1_CRCDLEN3_LENGTH                  equ 0001h
CRCCON1_CRCDLEN3_MASK                    equ 0080h

// Register: AT1RESL
#define AT1RESL AT1RESL
AT1RESL                                  equ 080Ch
// bitfield definitions
AT1RESL_AT1RES0_POSN                     equ 0000h
AT1RESL_AT1RES0_POSITION                 equ 0000h
AT1RESL_AT1RES0_SIZE                     equ 0001h
AT1RESL_AT1RES0_LENGTH                   equ 0001h
AT1RESL_AT1RES0_MASK                     equ 0001h
AT1RESL_AT1RES1_POSN                     equ 0001h
AT1RESL_AT1RES1_POSITION                 equ 0001h
AT1RESL_AT1RES1_SIZE                     equ 0001h
AT1RESL_AT1RES1_LENGTH                   equ 0001h
AT1RESL_AT1RES1_MASK                     equ 0002h
AT1RESL_AT1RES2_POSN                     equ 0002h
AT1RESL_AT1RES2_POSITION                 equ 0002h
AT1RESL_AT1RES2_SIZE                     equ 0001h
AT1RESL_AT1RES2_LENGTH                   equ 0001h
AT1RESL_AT1RES2_MASK                     equ 0004h
AT1RESL_AT1RES3_POSN                     equ 0003h
AT1RESL_AT1RES3_POSITION                 equ 0003h
AT1RESL_AT1RES3_SIZE                     equ 0001h
AT1RESL_AT1RES3_LENGTH                   equ 0001h
AT1RESL_AT1RES3_MASK                     equ 0008h
AT1RESL_AT1RES4_POSN                     equ 0004h
AT1RESL_AT1RES4_POSITION                 equ 0004h
AT1RESL_AT1RES4_SIZE                     equ 0001h
AT1RESL_AT1RES4_LENGTH                   equ 0001h
AT1RESL_AT1RES4_MASK                     equ 0010h
AT1RESL_AT1RES5_POSN                     equ 0005h
AT1RESL_AT1RES5_POSITION                 equ 0005h
AT1RESL_AT1RES5_SIZE                     equ 0001h
AT1RESL_AT1RES5_LENGTH                   equ 0001h
AT1RESL_AT1RES5_MASK                     equ 0020h
AT1RESL_AT1RES6_POSN                     equ 0006h
AT1RESL_AT1RES6_POSITION                 equ 0006h
AT1RESL_AT1RES6_SIZE                     equ 0001h
AT1RESL_AT1RES6_LENGTH                   equ 0001h
AT1RESL_AT1RES6_MASK                     equ 0040h
AT1RESL_AT1RES7_POSN                     equ 0007h
AT1RESL_AT1RES7_POSITION                 equ 0007h
AT1RESL_AT1RES7_SIZE                     equ 0001h
AT1RESL_AT1RES7_LENGTH                   equ 0001h
AT1RESL_AT1RES7_MASK                     equ 0080h
AT1RESL_RES0_POSN                        equ 0000h
AT1RESL_RES0_POSITION                    equ 0000h
AT1RESL_RES0_SIZE                        equ 0001h
AT1RESL_RES0_LENGTH                      equ 0001h
AT1RESL_RES0_MASK                        equ 0001h
AT1RESL_RES1_POSN                        equ 0001h
AT1RESL_RES1_POSITION                    equ 0001h
AT1RESL_RES1_SIZE                        equ 0001h
AT1RESL_RES1_LENGTH                      equ 0001h
AT1RESL_RES1_MASK                        equ 0002h
AT1RESL_RES2_POSN                        equ 0002h
AT1RESL_RES2_POSITION                    equ 0002h
AT1RESL_RES2_SIZE                        equ 0001h
AT1RESL_RES2_LENGTH                      equ 0001h
AT1RESL_RES2_MASK                        equ 0004h
AT1RESL_RES3_POSN                        equ 0003h
AT1RESL_RES3_POSITION                    equ 0003h
AT1RESL_RES3_SIZE                        equ 0001h
AT1RESL_RES3_LENGTH                      equ 0001h
AT1RESL_RES3_MASK                        equ 0008h
AT1RESL_RES4_POSN                        equ 0004h
AT1RESL_RES4_POSITION                    equ 0004h
AT1RESL_RES4_SIZE                        equ 0001h
AT1RESL_RES4_LENGTH                      equ 0001h
AT1RESL_RES4_MASK                        equ 0010h
AT1RESL_RES5_POSN                        equ 0005h
AT1RESL_RES5_POSITION                    equ 0005h
AT1RESL_RES5_SIZE                        equ 0001h
AT1RESL_RES5_LENGTH                      equ 0001h
AT1RESL_RES5_MASK                        equ 0020h
AT1RESL_RES6_POSN                        equ 0006h
AT1RESL_RES6_POSITION                    equ 0006h
AT1RESL_RES6_SIZE                        equ 0001h
AT1RESL_RES6_LENGTH                      equ 0001h
AT1RESL_RES6_MASK                        equ 0040h
AT1RESL_RES7_POSN                        equ 0007h
AT1RESL_RES7_POSITION                    equ 0007h
AT1RESL_RES7_SIZE                        equ 0001h
AT1RESL_RES7_LENGTH                      equ 0001h
AT1RESL_RES7_MASK                        equ 0080h

// Register: AT1RESH
#define AT1RESH AT1RESH
AT1RESH                                  equ 080Dh
// bitfield definitions
AT1RESH_AT1RES8_POSN                     equ 0000h
AT1RESH_AT1RES8_POSITION                 equ 0000h
AT1RESH_AT1RES8_SIZE                     equ 0001h
AT1RESH_AT1RES8_LENGTH                   equ 0001h
AT1RESH_AT1RES8_MASK                     equ 0001h
AT1RESH_AT1RES9_POSN                     equ 0001h
AT1RESH_AT1RES9_POSITION                 equ 0001h
AT1RESH_AT1RES9_SIZE                     equ 0001h
AT1RESH_AT1RES9_LENGTH                   equ 0001h
AT1RESH_AT1RES9_MASK                     equ 0002h
AT1RESH_RES8_POSN                        equ 0000h
AT1RESH_RES8_POSITION                    equ 0000h
AT1RESH_RES8_SIZE                        equ 0001h
AT1RESH_RES8_LENGTH                      equ 0001h
AT1RESH_RES8_MASK                        equ 0001h
AT1RESH_RES9_POSN                        equ 0001h
AT1RESH_RES9_POSITION                    equ 0001h
AT1RESH_RES9_SIZE                        equ 0001h
AT1RESH_RES9_LENGTH                      equ 0001h
AT1RESH_RES9_MASK                        equ 0002h

// Register: AT1MISSL
#define AT1MISSL AT1MISSL
AT1MISSL                                 equ 080Eh
// bitfield definitions
AT1MISSL_AT1MISS0_POSN                   equ 0000h
AT1MISSL_AT1MISS0_POSITION               equ 0000h
AT1MISSL_AT1MISS0_SIZE                   equ 0001h
AT1MISSL_AT1MISS0_LENGTH                 equ 0001h
AT1MISSL_AT1MISS0_MASK                   equ 0001h
AT1MISSL_AT1MISS1_POSN                   equ 0001h
AT1MISSL_AT1MISS1_POSITION               equ 0001h
AT1MISSL_AT1MISS1_SIZE                   equ 0001h
AT1MISSL_AT1MISS1_LENGTH                 equ 0001h
AT1MISSL_AT1MISS1_MASK                   equ 0002h
AT1MISSL_AT1MISS2_POSN                   equ 0002h
AT1MISSL_AT1MISS2_POSITION               equ 0002h
AT1MISSL_AT1MISS2_SIZE                   equ 0001h
AT1MISSL_AT1MISS2_LENGTH                 equ 0001h
AT1MISSL_AT1MISS2_MASK                   equ 0004h
AT1MISSL_AT1MISS3_POSN                   equ 0003h
AT1MISSL_AT1MISS3_POSITION               equ 0003h
AT1MISSL_AT1MISS3_SIZE                   equ 0001h
AT1MISSL_AT1MISS3_LENGTH                 equ 0001h
AT1MISSL_AT1MISS3_MASK                   equ 0008h
AT1MISSL_AT1MISS4_POSN                   equ 0004h
AT1MISSL_AT1MISS4_POSITION               equ 0004h
AT1MISSL_AT1MISS4_SIZE                   equ 0001h
AT1MISSL_AT1MISS4_LENGTH                 equ 0001h
AT1MISSL_AT1MISS4_MASK                   equ 0010h
AT1MISSL_AT1MISS5_POSN                   equ 0005h
AT1MISSL_AT1MISS5_POSITION               equ 0005h
AT1MISSL_AT1MISS5_SIZE                   equ 0001h
AT1MISSL_AT1MISS5_LENGTH                 equ 0001h
AT1MISSL_AT1MISS5_MASK                   equ 0020h
AT1MISSL_AT1MISS6_POSN                   equ 0006h
AT1MISSL_AT1MISS6_POSITION               equ 0006h
AT1MISSL_AT1MISS6_SIZE                   equ 0001h
AT1MISSL_AT1MISS6_LENGTH                 equ 0001h
AT1MISSL_AT1MISS6_MASK                   equ 0040h
AT1MISSL_AT1MISS7_POSN                   equ 0007h
AT1MISSL_AT1MISS7_POSITION               equ 0007h
AT1MISSL_AT1MISS7_SIZE                   equ 0001h
AT1MISSL_AT1MISS7_LENGTH                 equ 0001h
AT1MISSL_AT1MISS7_MASK                   equ 0080h
AT1MISSL_MISS0_POSN                      equ 0000h
AT1MISSL_MISS0_POSITION                  equ 0000h
AT1MISSL_MISS0_SIZE                      equ 0001h
AT1MISSL_MISS0_LENGTH                    equ 0001h
AT1MISSL_MISS0_MASK                      equ 0001h
AT1MISSL_MISS1_POSN                      equ 0001h
AT1MISSL_MISS1_POSITION                  equ 0001h
AT1MISSL_MISS1_SIZE                      equ 0001h
AT1MISSL_MISS1_LENGTH                    equ 0001h
AT1MISSL_MISS1_MASK                      equ 0002h
AT1MISSL_MISS2_POSN                      equ 0002h
AT1MISSL_MISS2_POSITION                  equ 0002h
AT1MISSL_MISS2_SIZE                      equ 0001h
AT1MISSL_MISS2_LENGTH                    equ 0001h
AT1MISSL_MISS2_MASK                      equ 0004h
AT1MISSL_MISS3_POSN                      equ 0003h
AT1MISSL_MISS3_POSITION                  equ 0003h
AT1MISSL_MISS3_SIZE                      equ 0001h
AT1MISSL_MISS3_LENGTH                    equ 0001h
AT1MISSL_MISS3_MASK                      equ 0008h
AT1MISSL_MISS4_POSN                      equ 0004h
AT1MISSL_MISS4_POSITION                  equ 0004h
AT1MISSL_MISS4_SIZE                      equ 0001h
AT1MISSL_MISS4_LENGTH                    equ 0001h
AT1MISSL_MISS4_MASK                      equ 0010h
AT1MISSL_MISS5_POSN                      equ 0005h
AT1MISSL_MISS5_POSITION                  equ 0005h
AT1MISSL_MISS5_SIZE                      equ 0001h
AT1MISSL_MISS5_LENGTH                    equ 0001h
AT1MISSL_MISS5_MASK                      equ 0020h
AT1MISSL_MISS6_POSN                      equ 0006h
AT1MISSL_MISS6_POSITION                  equ 0006h
AT1MISSL_MISS6_SIZE                      equ 0001h
AT1MISSL_MISS6_LENGTH                    equ 0001h
AT1MISSL_MISS6_MASK                      equ 0040h
AT1MISSL_MISS7_POSN                      equ 0007h
AT1MISSL_MISS7_POSITION                  equ 0007h
AT1MISSL_MISS7_SIZE                      equ 0001h
AT1MISSL_MISS7_LENGTH                    equ 0001h
AT1MISSL_MISS7_MASK                      equ 0080h

// Register: AT1MISSH
#define AT1MISSH AT1MISSH
AT1MISSH                                 equ 080Fh
// bitfield definitions
AT1MISSH_AT1MISS8_POSN                   equ 0000h
AT1MISSH_AT1MISS8_POSITION               equ 0000h
AT1MISSH_AT1MISS8_SIZE                   equ 0001h
AT1MISSH_AT1MISS8_LENGTH                 equ 0001h
AT1MISSH_AT1MISS8_MASK                   equ 0001h
AT1MISSH_AT1MISS9_POSN                   equ 0001h
AT1MISSH_AT1MISS9_POSITION               equ 0001h
AT1MISSH_AT1MISS9_SIZE                   equ 0001h
AT1MISSH_AT1MISS9_LENGTH                 equ 0001h
AT1MISSH_AT1MISS9_MASK                   equ 0002h
AT1MISSH_AT1MISS10_POSN                  equ 0002h
AT1MISSH_AT1MISS10_POSITION              equ 0002h
AT1MISSH_AT1MISS10_SIZE                  equ 0001h
AT1MISSH_AT1MISS10_LENGTH                equ 0001h
AT1MISSH_AT1MISS10_MASK                  equ 0004h
AT1MISSH_AT1MISS11_POSN                  equ 0003h
AT1MISSH_AT1MISS11_POSITION              equ 0003h
AT1MISSH_AT1MISS11_SIZE                  equ 0001h
AT1MISSH_AT1MISS11_LENGTH                equ 0001h
AT1MISSH_AT1MISS11_MASK                  equ 0008h
AT1MISSH_AT1MISS12_POSN                  equ 0004h
AT1MISSH_AT1MISS12_POSITION              equ 0004h
AT1MISSH_AT1MISS12_SIZE                  equ 0001h
AT1MISSH_AT1MISS12_LENGTH                equ 0001h
AT1MISSH_AT1MISS12_MASK                  equ 0010h
AT1MISSH_AT1MISS13_POSN                  equ 0005h
AT1MISSH_AT1MISS13_POSITION              equ 0005h
AT1MISSH_AT1MISS13_SIZE                  equ 0001h
AT1MISSH_AT1MISS13_LENGTH                equ 0001h
AT1MISSH_AT1MISS13_MASK                  equ 0020h
AT1MISSH_AT1MISS14_POSN                  equ 0006h
AT1MISSH_AT1MISS14_POSITION              equ 0006h
AT1MISSH_AT1MISS14_SIZE                  equ 0001h
AT1MISSH_AT1MISS14_LENGTH                equ 0001h
AT1MISSH_AT1MISS14_MASK                  equ 0040h
AT1MISSH_AT1MISS15_POSN                  equ 0007h
AT1MISSH_AT1MISS15_POSITION              equ 0007h
AT1MISSH_AT1MISS15_SIZE                  equ 0001h
AT1MISSH_AT1MISS15_LENGTH                equ 0001h
AT1MISSH_AT1MISS15_MASK                  equ 0080h
AT1MISSH_MISS8_POSN                      equ 0000h
AT1MISSH_MISS8_POSITION                  equ 0000h
AT1MISSH_MISS8_SIZE                      equ 0001h
AT1MISSH_MISS8_LENGTH                    equ 0001h
AT1MISSH_MISS8_MASK                      equ 0001h
AT1MISSH_MISS9_POSN                      equ 0001h
AT1MISSH_MISS9_POSITION                  equ 0001h
AT1MISSH_MISS9_SIZE                      equ 0001h
AT1MISSH_MISS9_LENGTH                    equ 0001h
AT1MISSH_MISS9_MASK                      equ 0002h
AT1MISSH_MISS10_POSN                     equ 0002h
AT1MISSH_MISS10_POSITION                 equ 0002h
AT1MISSH_MISS10_SIZE                     equ 0001h
AT1MISSH_MISS10_LENGTH                   equ 0001h
AT1MISSH_MISS10_MASK                     equ 0004h
AT1MISSH_MISS11_POSN                     equ 0003h
AT1MISSH_MISS11_POSITION                 equ 0003h
AT1MISSH_MISS11_SIZE                     equ 0001h
AT1MISSH_MISS11_LENGTH                   equ 0001h
AT1MISSH_MISS11_MASK                     equ 0008h
AT1MISSH_MISS12_POSN                     equ 0004h
AT1MISSH_MISS12_POSITION                 equ 0004h
AT1MISSH_MISS12_SIZE                     equ 0001h
AT1MISSH_MISS12_LENGTH                   equ 0001h
AT1MISSH_MISS12_MASK                     equ 0010h
AT1MISSH_MISS13_POSN                     equ 0005h
AT1MISSH_MISS13_POSITION                 equ 0005h
AT1MISSH_MISS13_SIZE                     equ 0001h
AT1MISSH_MISS13_LENGTH                   equ 0001h
AT1MISSH_MISS13_MASK                     equ 0020h
AT1MISSH_MISS14_POSN                     equ 0006h
AT1MISSH_MISS14_POSITION                 equ 0006h
AT1MISSH_MISS14_SIZE                     equ 0001h
AT1MISSH_MISS14_LENGTH                   equ 0001h
AT1MISSH_MISS14_MASK                     equ 0040h
AT1MISSH_MISS15_POSN                     equ 0007h
AT1MISSH_MISS15_POSITION                 equ 0007h
AT1MISSH_MISS15_SIZE                     equ 0001h
AT1MISSH_MISS15_LENGTH                   equ 0001h
AT1MISSH_MISS15_MASK                     equ 0080h

// Register: AT1PERL
#define AT1PERL AT1PERL
AT1PERL                                  equ 0810h
// bitfield definitions
AT1PERL_AT1PER0_POSN                     equ 0000h
AT1PERL_AT1PER0_POSITION                 equ 0000h
AT1PERL_AT1PER0_SIZE                     equ 0001h
AT1PERL_AT1PER0_LENGTH                   equ 0001h
AT1PERL_AT1PER0_MASK                     equ 0001h
AT1PERL_AT1PER1_POSN                     equ 0001h
AT1PERL_AT1PER1_POSITION                 equ 0001h
AT1PERL_AT1PER1_SIZE                     equ 0001h
AT1PERL_AT1PER1_LENGTH                   equ 0001h
AT1PERL_AT1PER1_MASK                     equ 0002h
AT1PERL_AT1PER2_POSN                     equ 0002h
AT1PERL_AT1PER2_POSITION                 equ 0002h
AT1PERL_AT1PER2_SIZE                     equ 0001h
AT1PERL_AT1PER2_LENGTH                   equ 0001h
AT1PERL_AT1PER2_MASK                     equ 0004h
AT1PERL_AT1PER3_POSN                     equ 0003h
AT1PERL_AT1PER3_POSITION                 equ 0003h
AT1PERL_AT1PER3_SIZE                     equ 0001h
AT1PERL_AT1PER3_LENGTH                   equ 0001h
AT1PERL_AT1PER3_MASK                     equ 0008h
AT1PERL_AT1PER4_POSN                     equ 0004h
AT1PERL_AT1PER4_POSITION                 equ 0004h
AT1PERL_AT1PER4_SIZE                     equ 0001h
AT1PERL_AT1PER4_LENGTH                   equ 0001h
AT1PERL_AT1PER4_MASK                     equ 0010h
AT1PERL_AT1PER5_POSN                     equ 0005h
AT1PERL_AT1PER5_POSITION                 equ 0005h
AT1PERL_AT1PER5_SIZE                     equ 0001h
AT1PERL_AT1PER5_LENGTH                   equ 0001h
AT1PERL_AT1PER5_MASK                     equ 0020h
AT1PERL_AT1PER6_POSN                     equ 0006h
AT1PERL_AT1PER6_POSITION                 equ 0006h
AT1PERL_AT1PER6_SIZE                     equ 0001h
AT1PERL_AT1PER6_LENGTH                   equ 0001h
AT1PERL_AT1PER6_MASK                     equ 0040h
AT1PERL_AT1PER7_POSN                     equ 0007h
AT1PERL_AT1PER7_POSITION                 equ 0007h
AT1PERL_AT1PER7_SIZE                     equ 0001h
AT1PERL_AT1PER7_LENGTH                   equ 0001h
AT1PERL_AT1PER7_MASK                     equ 0080h
AT1PERL_PER0_POSN                        equ 0000h
AT1PERL_PER0_POSITION                    equ 0000h
AT1PERL_PER0_SIZE                        equ 0001h
AT1PERL_PER0_LENGTH                      equ 0001h
AT1PERL_PER0_MASK                        equ 0001h
AT1PERL_PER1_POSN                        equ 0001h
AT1PERL_PER1_POSITION                    equ 0001h
AT1PERL_PER1_SIZE                        equ 0001h
AT1PERL_PER1_LENGTH                      equ 0001h
AT1PERL_PER1_MASK                        equ 0002h
AT1PERL_PER2_POSN                        equ 0002h
AT1PERL_PER2_POSITION                    equ 0002h
AT1PERL_PER2_SIZE                        equ 0001h
AT1PERL_PER2_LENGTH                      equ 0001h
AT1PERL_PER2_MASK                        equ 0004h
AT1PERL_PER3_POSN                        equ 0003h
AT1PERL_PER3_POSITION                    equ 0003h
AT1PERL_PER3_SIZE                        equ 0001h
AT1PERL_PER3_LENGTH                      equ 0001h
AT1PERL_PER3_MASK                        equ 0008h
AT1PERL_PER4_POSN                        equ 0004h
AT1PERL_PER4_POSITION                    equ 0004h
AT1PERL_PER4_SIZE                        equ 0001h
AT1PERL_PER4_LENGTH                      equ 0001h
AT1PERL_PER4_MASK                        equ 0010h
AT1PERL_PER5_POSN                        equ 0005h
AT1PERL_PER5_POSITION                    equ 0005h
AT1PERL_PER5_SIZE                        equ 0001h
AT1PERL_PER5_LENGTH                      equ 0001h
AT1PERL_PER5_MASK                        equ 0020h
AT1PERL_PER6_POSN                        equ 0006h
AT1PERL_PER6_POSITION                    equ 0006h
AT1PERL_PER6_SIZE                        equ 0001h
AT1PERL_PER6_LENGTH                      equ 0001h
AT1PERL_PER6_MASK                        equ 0040h
AT1PERL_PER7_POSN                        equ 0007h
AT1PERL_PER7_POSITION                    equ 0007h
AT1PERL_PER7_SIZE                        equ 0001h
AT1PERL_PER7_LENGTH                      equ 0001h
AT1PERL_PER7_MASK                        equ 0080h
AT1PERL_PERL0_POSN                       equ 0000h
AT1PERL_PERL0_POSITION                   equ 0000h
AT1PERL_PERL0_SIZE                       equ 0001h
AT1PERL_PERL0_LENGTH                     equ 0001h
AT1PERL_PERL0_MASK                       equ 0001h
AT1PERL_PERL1_POSN                       equ 0001h
AT1PERL_PERL1_POSITION                   equ 0001h
AT1PERL_PERL1_SIZE                       equ 0001h
AT1PERL_PERL1_LENGTH                     equ 0001h
AT1PERL_PERL1_MASK                       equ 0002h
AT1PERL_PERL2_POSN                       equ 0002h
AT1PERL_PERL2_POSITION                   equ 0002h
AT1PERL_PERL2_SIZE                       equ 0001h
AT1PERL_PERL2_LENGTH                     equ 0001h
AT1PERL_PERL2_MASK                       equ 0004h
AT1PERL_PERL3_POSN                       equ 0003h
AT1PERL_PERL3_POSITION                   equ 0003h
AT1PERL_PERL3_SIZE                       equ 0001h
AT1PERL_PERL3_LENGTH                     equ 0001h
AT1PERL_PERL3_MASK                       equ 0008h
AT1PERL_PERL4_POSN                       equ 0004h
AT1PERL_PERL4_POSITION                   equ 0004h
AT1PERL_PERL4_SIZE                       equ 0001h
AT1PERL_PERL4_LENGTH                     equ 0001h
AT1PERL_PERL4_MASK                       equ 0010h
AT1PERL_PERL5_POSN                       equ 0005h
AT1PERL_PERL5_POSITION                   equ 0005h
AT1PERL_PERL5_SIZE                       equ 0001h
AT1PERL_PERL5_LENGTH                     equ 0001h
AT1PERL_PERL5_MASK                       equ 0020h
AT1PERL_PERL6_POSN                       equ 0006h
AT1PERL_PERL6_POSITION                   equ 0006h
AT1PERL_PERL6_SIZE                       equ 0001h
AT1PERL_PERL6_LENGTH                     equ 0001h
AT1PERL_PERL6_MASK                       equ 0040h
AT1PERL_PERL7_POSN                       equ 0007h
AT1PERL_PERL7_POSITION                   equ 0007h
AT1PERL_PERL7_SIZE                       equ 0001h
AT1PERL_PERL7_LENGTH                     equ 0001h
AT1PERL_PERL7_MASK                       equ 0080h

// Register: AT1PERH
#define AT1PERH AT1PERH
AT1PERH                                  equ 0811h
// bitfield definitions
AT1PERH_AT1PER8_POSN                     equ 0000h
AT1PERH_AT1PER8_POSITION                 equ 0000h
AT1PERH_AT1PER8_SIZE                     equ 0001h
AT1PERH_AT1PER8_LENGTH                   equ 0001h
AT1PERH_AT1PER8_MASK                     equ 0001h
AT1PERH_AT1PER9_POSN                     equ 0001h
AT1PERH_AT1PER9_POSITION                 equ 0001h
AT1PERH_AT1PER9_SIZE                     equ 0001h
AT1PERH_AT1PER9_LENGTH                   equ 0001h
AT1PERH_AT1PER9_MASK                     equ 0002h
AT1PERH_AT1PER10_POSN                    equ 0002h
AT1PERH_AT1PER10_POSITION                equ 0002h
AT1PERH_AT1PER10_SIZE                    equ 0001h
AT1PERH_AT1PER10_LENGTH                  equ 0001h
AT1PERH_AT1PER10_MASK                    equ 0004h
AT1PERH_AT1PER11_POSN                    equ 0003h
AT1PERH_AT1PER11_POSITION                equ 0003h
AT1PERH_AT1PER11_SIZE                    equ 0001h
AT1PERH_AT1PER11_LENGTH                  equ 0001h
AT1PERH_AT1PER11_MASK                    equ 0008h
AT1PERH_AT1PER12_POSN                    equ 0004h
AT1PERH_AT1PER12_POSITION                equ 0004h
AT1PERH_AT1PER12_SIZE                    equ 0001h
AT1PERH_AT1PER12_LENGTH                  equ 0001h
AT1PERH_AT1PER12_MASK                    equ 0010h
AT1PERH_AT1PER13_POSN                    equ 0005h
AT1PERH_AT1PER13_POSITION                equ 0005h
AT1PERH_AT1PER13_SIZE                    equ 0001h
AT1PERH_AT1PER13_LENGTH                  equ 0001h
AT1PERH_AT1PER13_MASK                    equ 0020h
AT1PERH_AT1PER14_POSN                    equ 0006h
AT1PERH_AT1PER14_POSITION                equ 0006h
AT1PERH_AT1PER14_SIZE                    equ 0001h
AT1PERH_AT1PER14_LENGTH                  equ 0001h
AT1PERH_AT1PER14_MASK                    equ 0040h
AT1PERH_AT1POV_POSN                      equ 0007h
AT1PERH_AT1POV_POSITION                  equ 0007h
AT1PERH_AT1POV_SIZE                      equ 0001h
AT1PERH_AT1POV_LENGTH                    equ 0001h
AT1PERH_AT1POV_MASK                      equ 0080h
AT1PERH_PER8_POSN                        equ 0000h
AT1PERH_PER8_POSITION                    equ 0000h
AT1PERH_PER8_SIZE                        equ 0001h
AT1PERH_PER8_LENGTH                      equ 0001h
AT1PERH_PER8_MASK                        equ 0001h
AT1PERH_PER9_POSN                        equ 0001h
AT1PERH_PER9_POSITION                    equ 0001h
AT1PERH_PER9_SIZE                        equ 0001h
AT1PERH_PER9_LENGTH                      equ 0001h
AT1PERH_PER9_MASK                        equ 0002h
AT1PERH_PER10_POSN                       equ 0002h
AT1PERH_PER10_POSITION                   equ 0002h
AT1PERH_PER10_SIZE                       equ 0001h
AT1PERH_PER10_LENGTH                     equ 0001h
AT1PERH_PER10_MASK                       equ 0004h
AT1PERH_PER11_POSN                       equ 0003h
AT1PERH_PER11_POSITION                   equ 0003h
AT1PERH_PER11_SIZE                       equ 0001h
AT1PERH_PER11_LENGTH                     equ 0001h
AT1PERH_PER11_MASK                       equ 0008h
AT1PERH_PER12_POSN                       equ 0004h
AT1PERH_PER12_POSITION                   equ 0004h
AT1PERH_PER12_SIZE                       equ 0001h
AT1PERH_PER12_LENGTH                     equ 0001h
AT1PERH_PER12_MASK                       equ 0010h
AT1PERH_PER13_POSN                       equ 0005h
AT1PERH_PER13_POSITION                   equ 0005h
AT1PERH_PER13_SIZE                       equ 0001h
AT1PERH_PER13_LENGTH                     equ 0001h
AT1PERH_PER13_MASK                       equ 0020h
AT1PERH_PER14_POSN                       equ 0006h
AT1PERH_PER14_POSITION                   equ 0006h
AT1PERH_PER14_SIZE                       equ 0001h
AT1PERH_PER14_LENGTH                     equ 0001h
AT1PERH_PER14_MASK                       equ 0040h
AT1PERH_PER15_POSN                       equ 0007h
AT1PERH_PER15_POSITION                   equ 0007h
AT1PERH_PER15_SIZE                       equ 0001h
AT1PERH_PER15_LENGTH                     equ 0001h
AT1PERH_PER15_MASK                       equ 0080h
AT1PERH_PERH0_POSN                       equ 0000h
AT1PERH_PERH0_POSITION                   equ 0000h
AT1PERH_PERH0_SIZE                       equ 0001h
AT1PERH_PERH0_LENGTH                     equ 0001h
AT1PERH_PERH0_MASK                       equ 0001h
AT1PERH_PERH1_POSN                       equ 0001h
AT1PERH_PERH1_POSITION                   equ 0001h
AT1PERH_PERH1_SIZE                       equ 0001h
AT1PERH_PERH1_LENGTH                     equ 0001h
AT1PERH_PERH1_MASK                       equ 0002h
AT1PERH_PERH2_POSN                       equ 0002h
AT1PERH_PERH2_POSITION                   equ 0002h
AT1PERH_PERH2_SIZE                       equ 0001h
AT1PERH_PERH2_LENGTH                     equ 0001h
AT1PERH_PERH2_MASK                       equ 0004h
AT1PERH_PERH3_POSN                       equ 0003h
AT1PERH_PERH3_POSITION                   equ 0003h
AT1PERH_PERH3_SIZE                       equ 0001h
AT1PERH_PERH3_LENGTH                     equ 0001h
AT1PERH_PERH3_MASK                       equ 0008h
AT1PERH_PERH4_POSN                       equ 0004h
AT1PERH_PERH4_POSITION                   equ 0004h
AT1PERH_PERH4_SIZE                       equ 0001h
AT1PERH_PERH4_LENGTH                     equ 0001h
AT1PERH_PERH4_MASK                       equ 0010h
AT1PERH_PERH5_POSN                       equ 0005h
AT1PERH_PERH5_POSITION                   equ 0005h
AT1PERH_PERH5_SIZE                       equ 0001h
AT1PERH_PERH5_LENGTH                     equ 0001h
AT1PERH_PERH5_MASK                       equ 0020h
AT1PERH_PERH6_POSN                       equ 0006h
AT1PERH_PERH6_POSITION                   equ 0006h
AT1PERH_PERH6_SIZE                       equ 0001h
AT1PERH_PERH6_LENGTH                     equ 0001h
AT1PERH_PERH6_MASK                       equ 0040h
AT1PERH_PERH7_POSN                       equ 0007h
AT1PERH_PERH7_POSITION                   equ 0007h
AT1PERH_PERH7_SIZE                       equ 0001h
AT1PERH_PERH7_LENGTH                     equ 0001h
AT1PERH_PERH7_MASK                       equ 0080h

// Register: AT1PHSL
#define AT1PHSL AT1PHSL
AT1PHSL                                  equ 0812h
// bitfield definitions
AT1PHSL_AT1PHS0_POSN                     equ 0000h
AT1PHSL_AT1PHS0_POSITION                 equ 0000h
AT1PHSL_AT1PHS0_SIZE                     equ 0001h
AT1PHSL_AT1PHS0_LENGTH                   equ 0001h
AT1PHSL_AT1PHS0_MASK                     equ 0001h
AT1PHSL_AT1PHS1_POSN                     equ 0001h
AT1PHSL_AT1PHS1_POSITION                 equ 0001h
AT1PHSL_AT1PHS1_SIZE                     equ 0001h
AT1PHSL_AT1PHS1_LENGTH                   equ 0001h
AT1PHSL_AT1PHS1_MASK                     equ 0002h
AT1PHSL_AT1PHS2_POSN                     equ 0002h
AT1PHSL_AT1PHS2_POSITION                 equ 0002h
AT1PHSL_AT1PHS2_SIZE                     equ 0001h
AT1PHSL_AT1PHS2_LENGTH                   equ 0001h
AT1PHSL_AT1PHS2_MASK                     equ 0004h
AT1PHSL_AT1PHS3_POSN                     equ 0003h
AT1PHSL_AT1PHS3_POSITION                 equ 0003h
AT1PHSL_AT1PHS3_SIZE                     equ 0001h
AT1PHSL_AT1PHS3_LENGTH                   equ 0001h
AT1PHSL_AT1PHS3_MASK                     equ 0008h
AT1PHSL_AT1PHS4_POSN                     equ 0004h
AT1PHSL_AT1PHS4_POSITION                 equ 0004h
AT1PHSL_AT1PHS4_SIZE                     equ 0001h
AT1PHSL_AT1PHS4_LENGTH                   equ 0001h
AT1PHSL_AT1PHS4_MASK                     equ 0010h
AT1PHSL_AT1PHS5_POSN                     equ 0005h
AT1PHSL_AT1PHS5_POSITION                 equ 0005h
AT1PHSL_AT1PHS5_SIZE                     equ 0001h
AT1PHSL_AT1PHS5_LENGTH                   equ 0001h
AT1PHSL_AT1PHS5_MASK                     equ 0020h
AT1PHSL_AT1PHS6_POSN                     equ 0006h
AT1PHSL_AT1PHS6_POSITION                 equ 0006h
AT1PHSL_AT1PHS6_SIZE                     equ 0001h
AT1PHSL_AT1PHS6_LENGTH                   equ 0001h
AT1PHSL_AT1PHS6_MASK                     equ 0040h
AT1PHSL_AT1PHS7_POSN                     equ 0007h
AT1PHSL_AT1PHS7_POSITION                 equ 0007h
AT1PHSL_AT1PHS7_SIZE                     equ 0001h
AT1PHSL_AT1PHS7_LENGTH                   equ 0001h
AT1PHSL_AT1PHS7_MASK                     equ 0080h
AT1PHSL_PHS0_POSN                        equ 0000h
AT1PHSL_PHS0_POSITION                    equ 0000h
AT1PHSL_PHS0_SIZE                        equ 0001h
AT1PHSL_PHS0_LENGTH                      equ 0001h
AT1PHSL_PHS0_MASK                        equ 0001h
AT1PHSL_PHS1_POSN                        equ 0001h
AT1PHSL_PHS1_POSITION                    equ 0001h
AT1PHSL_PHS1_SIZE                        equ 0001h
AT1PHSL_PHS1_LENGTH                      equ 0001h
AT1PHSL_PHS1_MASK                        equ 0002h
AT1PHSL_PHS2_POSN                        equ 0002h
AT1PHSL_PHS2_POSITION                    equ 0002h
AT1PHSL_PHS2_SIZE                        equ 0001h
AT1PHSL_PHS2_LENGTH                      equ 0001h
AT1PHSL_PHS2_MASK                        equ 0004h
AT1PHSL_PHS3_POSN                        equ 0003h
AT1PHSL_PHS3_POSITION                    equ 0003h
AT1PHSL_PHS3_SIZE                        equ 0001h
AT1PHSL_PHS3_LENGTH                      equ 0001h
AT1PHSL_PHS3_MASK                        equ 0008h
AT1PHSL_PHS4_POSN                        equ 0004h
AT1PHSL_PHS4_POSITION                    equ 0004h
AT1PHSL_PHS4_SIZE                        equ 0001h
AT1PHSL_PHS4_LENGTH                      equ 0001h
AT1PHSL_PHS4_MASK                        equ 0010h
AT1PHSL_PHS5_POSN                        equ 0005h
AT1PHSL_PHS5_POSITION                    equ 0005h
AT1PHSL_PHS5_SIZE                        equ 0001h
AT1PHSL_PHS5_LENGTH                      equ 0001h
AT1PHSL_PHS5_MASK                        equ 0020h
AT1PHSL_PHS6_POSN                        equ 0006h
AT1PHSL_PHS6_POSITION                    equ 0006h
AT1PHSL_PHS6_SIZE                        equ 0001h
AT1PHSL_PHS6_LENGTH                      equ 0001h
AT1PHSL_PHS6_MASK                        equ 0040h
AT1PHSL_PHS7_POSN                        equ 0007h
AT1PHSL_PHS7_POSITION                    equ 0007h
AT1PHSL_PHS7_SIZE                        equ 0001h
AT1PHSL_PHS7_LENGTH                      equ 0001h
AT1PHSL_PHS7_MASK                        equ 0080h

// Register: AT1PHSH
#define AT1PHSH AT1PHSH
AT1PHSH                                  equ 0813h
// bitfield definitions
AT1PHSH_AT1PHS8_POSN                     equ 0000h
AT1PHSH_AT1PHS8_POSITION                 equ 0000h
AT1PHSH_AT1PHS8_SIZE                     equ 0001h
AT1PHSH_AT1PHS8_LENGTH                   equ 0001h
AT1PHSH_AT1PHS8_MASK                     equ 0001h
AT1PHSH_AT1PHS9_POSN                     equ 0001h
AT1PHSH_AT1PHS9_POSITION                 equ 0001h
AT1PHSH_AT1PHS9_SIZE                     equ 0001h
AT1PHSH_AT1PHS9_LENGTH                   equ 0001h
AT1PHSH_AT1PHS9_MASK                     equ 0002h
AT1PHSH_PHS8_POSN                        equ 0000h
AT1PHSH_PHS8_POSITION                    equ 0000h
AT1PHSH_PHS8_SIZE                        equ 0001h
AT1PHSH_PHS8_LENGTH                      equ 0001h
AT1PHSH_PHS8_MASK                        equ 0001h
AT1PHSH_PHS9_POSN                        equ 0001h
AT1PHSH_PHS9_POSITION                    equ 0001h
AT1PHSH_PHS9_SIZE                        equ 0001h
AT1PHSH_PHS9_LENGTH                      equ 0001h
AT1PHSH_PHS9_MASK                        equ 0002h
AT1PHSH_PHSL8_POSN                       equ 0000h
AT1PHSH_PHSL8_POSITION                   equ 0000h
AT1PHSH_PHSL8_SIZE                       equ 0001h
AT1PHSH_PHSL8_LENGTH                     equ 0001h
AT1PHSH_PHSL8_MASK                       equ 0001h
AT1PHSH_PHSL9_POSN                       equ 0001h
AT1PHSH_PHSL9_POSITION                   equ 0001h
AT1PHSH_PHSL9_SIZE                       equ 0001h
AT1PHSH_PHSL9_LENGTH                     equ 0001h
AT1PHSH_PHSL9_MASK                       equ 0002h

// Register: AT1CON0
#define AT1CON0 AT1CON0
AT1CON0                                  equ 0814h
// bitfield definitions
AT1CON0_MODE_POSN                        equ 0000h
AT1CON0_MODE_POSITION                    equ 0000h
AT1CON0_MODE_SIZE                        equ 0001h
AT1CON0_MODE_LENGTH                      equ 0001h
AT1CON0_MODE_MASK                        equ 0001h
AT1CON0_APMOD_POSN                       equ 0001h
AT1CON0_APMOD_POSITION                   equ 0001h
AT1CON0_APMOD_SIZE                       equ 0001h
AT1CON0_APMOD_LENGTH                     equ 0001h
AT1CON0_APMOD_MASK                       equ 0002h
AT1CON0_POL_POSN                         equ 0003h
AT1CON0_POL_POSITION                     equ 0003h
AT1CON0_POL_SIZE                         equ 0001h
AT1CON0_POL_LENGTH                       equ 0001h
AT1CON0_POL_MASK                         equ 0008h
AT1CON0_PS_POSN                          equ 0004h
AT1CON0_PS_POSITION                      equ 0004h
AT1CON0_PS_SIZE                          equ 0002h
AT1CON0_PS_LENGTH                        equ 0002h
AT1CON0_PS_MASK                          equ 0030h
AT1CON0_PREC_POSN                        equ 0006h
AT1CON0_PREC_POSITION                    equ 0006h
AT1CON0_PREC_SIZE                        equ 0001h
AT1CON0_PREC_LENGTH                      equ 0001h
AT1CON0_PREC_MASK                        equ 0040h
AT1CON0_EN_POSN                          equ 0007h
AT1CON0_EN_POSITION                      equ 0007h
AT1CON0_EN_SIZE                          equ 0001h
AT1CON0_EN_LENGTH                        equ 0001h
AT1CON0_EN_MASK                          equ 0080h
AT1CON0_PS0_POSN                         equ 0004h
AT1CON0_PS0_POSITION                     equ 0004h
AT1CON0_PS0_SIZE                         equ 0001h
AT1CON0_PS0_LENGTH                       equ 0001h
AT1CON0_PS0_MASK                         equ 0010h
AT1CON0_PS1_POSN                         equ 0005h
AT1CON0_PS1_POSITION                     equ 0005h
AT1CON0_PS1_SIZE                         equ 0001h
AT1CON0_PS1_LENGTH                       equ 0001h
AT1CON0_PS1_MASK                         equ 0020h
AT1CON0_AT1MODE_POSN                     equ 0000h
AT1CON0_AT1MODE_POSITION                 equ 0000h
AT1CON0_AT1MODE_SIZE                     equ 0001h
AT1CON0_AT1MODE_LENGTH                   equ 0001h
AT1CON0_AT1MODE_MASK                     equ 0001h
AT1CON0_AT1APMOD_POSN                    equ 0001h
AT1CON0_AT1APMOD_POSITION                equ 0001h
AT1CON0_AT1APMOD_SIZE                    equ 0001h
AT1CON0_AT1APMOD_LENGTH                  equ 0001h
AT1CON0_AT1APMOD_MASK                    equ 0002h
AT1CON0_AT1POL_POSN                      equ 0003h
AT1CON0_AT1POL_POSITION                  equ 0003h
AT1CON0_AT1POL_SIZE                      equ 0001h
AT1CON0_AT1POL_LENGTH                    equ 0001h
AT1CON0_AT1POL_MASK                      equ 0008h
AT1CON0_AT1PS_POSN                       equ 0004h
AT1CON0_AT1PS_POSITION                   equ 0004h
AT1CON0_AT1PS_SIZE                       equ 0002h
AT1CON0_AT1PS_LENGTH                     equ 0002h
AT1CON0_AT1PS_MASK                       equ 0030h
AT1CON0_AT1PREC_POSN                     equ 0006h
AT1CON0_AT1PREC_POSITION                 equ 0006h
AT1CON0_AT1PREC_SIZE                     equ 0001h
AT1CON0_AT1PREC_LENGTH                   equ 0001h
AT1CON0_AT1PREC_MASK                     equ 0040h
AT1CON0_AT1EN_POSN                       equ 0007h
AT1CON0_AT1EN_POSITION                   equ 0007h
AT1CON0_AT1EN_SIZE                       equ 0001h
AT1CON0_AT1EN_LENGTH                     equ 0001h
AT1CON0_AT1EN_MASK                       equ 0080h
AT1CON0_AT1PS0_POSN                      equ 0004h
AT1CON0_AT1PS0_POSITION                  equ 0004h
AT1CON0_AT1PS0_SIZE                      equ 0001h
AT1CON0_AT1PS0_LENGTH                    equ 0001h
AT1CON0_AT1PS0_MASK                      equ 0010h
AT1CON0_AT1PS1_POSN                      equ 0005h
AT1CON0_AT1PS1_POSITION                  equ 0005h
AT1CON0_AT1PS1_SIZE                      equ 0001h
AT1CON0_AT1PS1_LENGTH                    equ 0001h
AT1CON0_AT1PS1_MASK                      equ 0020h

// Register: AT1CON1
#define AT1CON1 AT1CON1
AT1CON1                                  equ 0815h
// bitfield definitions
AT1CON1_VALID_POSN                       equ 0000h
AT1CON1_VALID_POSITION                   equ 0000h
AT1CON1_VALID_SIZE                       equ 0001h
AT1CON1_VALID_LENGTH                     equ 0001h
AT1CON1_VALID_MASK                       equ 0001h
AT1CON1_ACCS_POSN                        equ 0001h
AT1CON1_ACCS_POSITION                    equ 0001h
AT1CON1_ACCS_SIZE                        equ 0001h
AT1CON1_ACCS_LENGTH                      equ 0001h
AT1CON1_ACCS_MASK                        equ 0002h
AT1CON1_MPP_POSN                         equ 0002h
AT1CON1_MPP_POSITION                     equ 0002h
AT1CON1_MPP_SIZE                         equ 0001h
AT1CON1_MPP_LENGTH                       equ 0001h
AT1CON1_MPP_MASK                         equ 0004h
AT1CON1_PRP_POSN                         equ 0004h
AT1CON1_PRP_POSITION                     equ 0004h
AT1CON1_PRP_SIZE                         equ 0001h
AT1CON1_PRP_LENGTH                       equ 0001h
AT1CON1_PRP_MASK                         equ 0010h
AT1CON1_PHP_POSN                         equ 0006h
AT1CON1_PHP_POSITION                     equ 0006h
AT1CON1_PHP_SIZE                         equ 0001h
AT1CON1_PHP_LENGTH                       equ 0001h
AT1CON1_PHP_MASK                         equ 0040h
AT1CON1_AT1VALID_POSN                    equ 0000h
AT1CON1_AT1VALID_POSITION                equ 0000h
AT1CON1_AT1VALID_SIZE                    equ 0001h
AT1CON1_AT1VALID_LENGTH                  equ 0001h
AT1CON1_AT1VALID_MASK                    equ 0001h
AT1CON1_AT1ACCS_POSN                     equ 0001h
AT1CON1_AT1ACCS_POSITION                 equ 0001h
AT1CON1_AT1ACCS_SIZE                     equ 0001h
AT1CON1_AT1ACCS_LENGTH                   equ 0001h
AT1CON1_AT1ACCS_MASK                     equ 0002h
AT1CON1_AT1MPP_POSN                      equ 0002h
AT1CON1_AT1MPP_POSITION                  equ 0002h
AT1CON1_AT1MPP_SIZE                      equ 0001h
AT1CON1_AT1MPP_LENGTH                    equ 0001h
AT1CON1_AT1MPP_MASK                      equ 0004h
AT1CON1_AT1PRP_POSN                      equ 0004h
AT1CON1_AT1PRP_POSITION                  equ 0004h
AT1CON1_AT1PRP_SIZE                      equ 0001h
AT1CON1_AT1PRP_LENGTH                    equ 0001h
AT1CON1_AT1PRP_MASK                      equ 0010h
AT1CON1_AT1PHP_POSN                      equ 0006h
AT1CON1_AT1PHP_POSITION                  equ 0006h
AT1CON1_AT1PHP_SIZE                      equ 0001h
AT1CON1_AT1PHP_LENGTH                    equ 0001h
AT1CON1_AT1PHP_MASK                      equ 0040h

// Register: AT1IR0
#define AT1IR0 AT1IR0
AT1IR0                                   equ 0816h
// bitfield definitions
AT1IR0_AT1PERIF_POSN                     equ 0000h
AT1IR0_AT1PERIF_POSITION                 equ 0000h
AT1IR0_AT1PERIF_SIZE                     equ 0001h
AT1IR0_AT1PERIF_LENGTH                   equ 0001h
AT1IR0_AT1PERIF_MASK                     equ 0001h
AT1IR0_AT1MISSIF_POSN                    equ 0001h
AT1IR0_AT1MISSIF_POSITION                equ 0001h
AT1IR0_AT1MISSIF_SIZE                    equ 0001h
AT1IR0_AT1MISSIF_LENGTH                  equ 0001h
AT1IR0_AT1MISSIF_MASK                    equ 0002h
AT1IR0_AT1PHSIF_POSN                     equ 0002h
AT1IR0_AT1PHSIF_POSITION                 equ 0002h
AT1IR0_AT1PHSIF_SIZE                     equ 0001h
AT1IR0_AT1PHSIF_LENGTH                   equ 0001h
AT1IR0_AT1PHSIF_MASK                     equ 0004h

// Register: AT1IE0
#define AT1IE0 AT1IE0
AT1IE0                                   equ 0817h
// bitfield definitions
AT1IE0_AT1PERIE_POSN                     equ 0000h
AT1IE0_AT1PERIE_POSITION                 equ 0000h
AT1IE0_AT1PERIE_SIZE                     equ 0001h
AT1IE0_AT1PERIE_LENGTH                   equ 0001h
AT1IE0_AT1PERIE_MASK                     equ 0001h
AT1IE0_AT1MISSIE_POSN                    equ 0001h
AT1IE0_AT1MISSIE_POSITION                equ 0001h
AT1IE0_AT1MISSIE_SIZE                    equ 0001h
AT1IE0_AT1MISSIE_LENGTH                  equ 0001h
AT1IE0_AT1MISSIE_MASK                    equ 0002h
AT1IE0_AT1PHSIE_POSN                     equ 0002h
AT1IE0_AT1PHSIE_POSITION                 equ 0002h
AT1IE0_AT1PHSIE_SIZE                     equ 0001h
AT1IE0_AT1PHSIE_LENGTH                   equ 0001h
AT1IE0_AT1PHSIE_MASK                     equ 0004h

// Register: AT1IR1
#define AT1IR1 AT1IR1
AT1IR1                                   equ 0818h
// bitfield definitions
AT1IR1_AT1CC1IF_POSN                     equ 0000h
AT1IR1_AT1CC1IF_POSITION                 equ 0000h
AT1IR1_AT1CC1IF_SIZE                     equ 0001h
AT1IR1_AT1CC1IF_LENGTH                   equ 0001h
AT1IR1_AT1CC1IF_MASK                     equ 0001h
AT1IR1_AT1CC2IF_POSN                     equ 0001h
AT1IR1_AT1CC2IF_POSITION                 equ 0001h
AT1IR1_AT1CC2IF_SIZE                     equ 0001h
AT1IR1_AT1CC2IF_LENGTH                   equ 0001h
AT1IR1_AT1CC2IF_MASK                     equ 0002h
AT1IR1_AT1CC3IF_POSN                     equ 0002h
AT1IR1_AT1CC3IF_POSITION                 equ 0002h
AT1IR1_AT1CC3IF_SIZE                     equ 0001h
AT1IR1_AT1CC3IF_LENGTH                   equ 0001h
AT1IR1_AT1CC3IF_MASK                     equ 0004h

// Register: AT1IE1
#define AT1IE1 AT1IE1
AT1IE1                                   equ 0819h
// bitfield definitions
AT1IE1_AT1CC1IE_POSN                     equ 0000h
AT1IE1_AT1CC1IE_POSITION                 equ 0000h
AT1IE1_AT1CC1IE_SIZE                     equ 0001h
AT1IE1_AT1CC1IE_LENGTH                   equ 0001h
AT1IE1_AT1CC1IE_MASK                     equ 0001h
AT1IE1_AT1CC2IE_POSN                     equ 0001h
AT1IE1_AT1CC2IE_POSITION                 equ 0001h
AT1IE1_AT1CC2IE_SIZE                     equ 0001h
AT1IE1_AT1CC2IE_LENGTH                   equ 0001h
AT1IE1_AT1CC2IE_MASK                     equ 0002h
AT1IE1_AT1CC3IE_POSN                     equ 0002h
AT1IE1_AT1CC3IE_POSITION                 equ 0002h
AT1IE1_AT1CC3IE_SIZE                     equ 0001h
AT1IE1_AT1CC3IE_LENGTH                   equ 0001h
AT1IE1_AT1CC3IE_MASK                     equ 0004h

// Register: AT1STPTL
#define AT1STPTL AT1STPTL
AT1STPTL                                 equ 081Ah
// bitfield definitions
AT1STPTL_AT1STPT0_POSN                   equ 0000h
AT1STPTL_AT1STPT0_POSITION               equ 0000h
AT1STPTL_AT1STPT0_SIZE                   equ 0001h
AT1STPTL_AT1STPT0_LENGTH                 equ 0001h
AT1STPTL_AT1STPT0_MASK                   equ 0001h
AT1STPTL_AT1STPT1_POSN                   equ 0001h
AT1STPTL_AT1STPT1_POSITION               equ 0001h
AT1STPTL_AT1STPT1_SIZE                   equ 0001h
AT1STPTL_AT1STPT1_LENGTH                 equ 0001h
AT1STPTL_AT1STPT1_MASK                   equ 0002h
AT1STPTL_AT1STPT2_POSN                   equ 0002h
AT1STPTL_AT1STPT2_POSITION               equ 0002h
AT1STPTL_AT1STPT2_SIZE                   equ 0001h
AT1STPTL_AT1STPT2_LENGTH                 equ 0001h
AT1STPTL_AT1STPT2_MASK                   equ 0004h
AT1STPTL_AT1STPT3_POSN                   equ 0003h
AT1STPTL_AT1STPT3_POSITION               equ 0003h
AT1STPTL_AT1STPT3_SIZE                   equ 0001h
AT1STPTL_AT1STPT3_LENGTH                 equ 0001h
AT1STPTL_AT1STPT3_MASK                   equ 0008h
AT1STPTL_AT1STPT4_POSN                   equ 0004h
AT1STPTL_AT1STPT4_POSITION               equ 0004h
AT1STPTL_AT1STPT4_SIZE                   equ 0001h
AT1STPTL_AT1STPT4_LENGTH                 equ 0001h
AT1STPTL_AT1STPT4_MASK                   equ 0010h
AT1STPTL_AT1STPT5_POSN                   equ 0005h
AT1STPTL_AT1STPT5_POSITION               equ 0005h
AT1STPTL_AT1STPT5_SIZE                   equ 0001h
AT1STPTL_AT1STPT5_LENGTH                 equ 0001h
AT1STPTL_AT1STPT5_MASK                   equ 0020h
AT1STPTL_AT1STPT6_POSN                   equ 0006h
AT1STPTL_AT1STPT6_POSITION               equ 0006h
AT1STPTL_AT1STPT6_SIZE                   equ 0001h
AT1STPTL_AT1STPT6_LENGTH                 equ 0001h
AT1STPTL_AT1STPT6_MASK                   equ 0040h
AT1STPTL_AT1STPT7_POSN                   equ 0007h
AT1STPTL_AT1STPT7_POSITION               equ 0007h
AT1STPTL_AT1STPT7_SIZE                   equ 0001h
AT1STPTL_AT1STPT7_LENGTH                 equ 0001h
AT1STPTL_AT1STPT7_MASK                   equ 0080h
AT1STPTL_STPT0_POSN                      equ 0000h
AT1STPTL_STPT0_POSITION                  equ 0000h
AT1STPTL_STPT0_SIZE                      equ 0001h
AT1STPTL_STPT0_LENGTH                    equ 0001h
AT1STPTL_STPT0_MASK                      equ 0001h
AT1STPTL_STPT1_POSN                      equ 0001h
AT1STPTL_STPT1_POSITION                  equ 0001h
AT1STPTL_STPT1_SIZE                      equ 0001h
AT1STPTL_STPT1_LENGTH                    equ 0001h
AT1STPTL_STPT1_MASK                      equ 0002h
AT1STPTL_STPT2_POSN                      equ 0002h
AT1STPTL_STPT2_POSITION                  equ 0002h
AT1STPTL_STPT2_SIZE                      equ 0001h
AT1STPTL_STPT2_LENGTH                    equ 0001h
AT1STPTL_STPT2_MASK                      equ 0004h
AT1STPTL_STPT3_POSN                      equ 0003h
AT1STPTL_STPT3_POSITION                  equ 0003h
AT1STPTL_STPT3_SIZE                      equ 0001h
AT1STPTL_STPT3_LENGTH                    equ 0001h
AT1STPTL_STPT3_MASK                      equ 0008h
AT1STPTL_STPT4_POSN                      equ 0004h
AT1STPTL_STPT4_POSITION                  equ 0004h
AT1STPTL_STPT4_SIZE                      equ 0001h
AT1STPTL_STPT4_LENGTH                    equ 0001h
AT1STPTL_STPT4_MASK                      equ 0010h
AT1STPTL_STPT5_POSN                      equ 0005h
AT1STPTL_STPT5_POSITION                  equ 0005h
AT1STPTL_STPT5_SIZE                      equ 0001h
AT1STPTL_STPT5_LENGTH                    equ 0001h
AT1STPTL_STPT5_MASK                      equ 0020h
AT1STPTL_STPT6_POSN                      equ 0006h
AT1STPTL_STPT6_POSITION                  equ 0006h
AT1STPTL_STPT6_SIZE                      equ 0001h
AT1STPTL_STPT6_LENGTH                    equ 0001h
AT1STPTL_STPT6_MASK                      equ 0040h
AT1STPTL_STPT7_POSN                      equ 0007h
AT1STPTL_STPT7_POSITION                  equ 0007h
AT1STPTL_STPT7_SIZE                      equ 0001h
AT1STPTL_STPT7_LENGTH                    equ 0001h
AT1STPTL_STPT7_MASK                      equ 0080h

// Register: AT1STPTH
#define AT1STPTH AT1STPTH
AT1STPTH                                 equ 081Bh
// bitfield definitions
AT1STPTH_AT1STPT8_POSN                   equ 0000h
AT1STPTH_AT1STPT8_POSITION               equ 0000h
AT1STPTH_AT1STPT8_SIZE                   equ 0001h
AT1STPTH_AT1STPT8_LENGTH                 equ 0001h
AT1STPTH_AT1STPT8_MASK                   equ 0001h
AT1STPTH_AT1STPT9_POSN                   equ 0001h
AT1STPTH_AT1STPT9_POSITION               equ 0001h
AT1STPTH_AT1STPT9_SIZE                   equ 0001h
AT1STPTH_AT1STPT9_LENGTH                 equ 0001h
AT1STPTH_AT1STPT9_MASK                   equ 0002h
AT1STPTH_AT1STPT10_POSN                  equ 0002h
AT1STPTH_AT1STPT10_POSITION              equ 0002h
AT1STPTH_AT1STPT10_SIZE                  equ 0001h
AT1STPTH_AT1STPT10_LENGTH                equ 0001h
AT1STPTH_AT1STPT10_MASK                  equ 0004h
AT1STPTH_AT1STPT11_POSN                  equ 0003h
AT1STPTH_AT1STPT11_POSITION              equ 0003h
AT1STPTH_AT1STPT11_SIZE                  equ 0001h
AT1STPTH_AT1STPT11_LENGTH                equ 0001h
AT1STPTH_AT1STPT11_MASK                  equ 0008h
AT1STPTH_AT1STPT12_POSN                  equ 0004h
AT1STPTH_AT1STPT12_POSITION              equ 0004h
AT1STPTH_AT1STPT12_SIZE                  equ 0001h
AT1STPTH_AT1STPT12_LENGTH                equ 0001h
AT1STPTH_AT1STPT12_MASK                  equ 0010h
AT1STPTH_AT1STPT13_POSN                  equ 0005h
AT1STPTH_AT1STPT13_POSITION              equ 0005h
AT1STPTH_AT1STPT13_SIZE                  equ 0001h
AT1STPTH_AT1STPT13_LENGTH                equ 0001h
AT1STPTH_AT1STPT13_MASK                  equ 0020h
AT1STPTH_AT1STPT14_POSN                  equ 0006h
AT1STPTH_AT1STPT14_POSITION              equ 0006h
AT1STPTH_AT1STPT14_SIZE                  equ 0001h
AT1STPTH_AT1STPT14_LENGTH                equ 0001h
AT1STPTH_AT1STPT14_MASK                  equ 0040h
AT1STPTH_STPT8_POSN                      equ 0000h
AT1STPTH_STPT8_POSITION                  equ 0000h
AT1STPTH_STPT8_SIZE                      equ 0001h
AT1STPTH_STPT8_LENGTH                    equ 0001h
AT1STPTH_STPT8_MASK                      equ 0001h
AT1STPTH_STPT9_POSN                      equ 0001h
AT1STPTH_STPT9_POSITION                  equ 0001h
AT1STPTH_STPT9_SIZE                      equ 0001h
AT1STPTH_STPT9_LENGTH                    equ 0001h
AT1STPTH_STPT9_MASK                      equ 0002h
AT1STPTH_STPT10_POSN                     equ 0002h
AT1STPTH_STPT10_POSITION                 equ 0002h
AT1STPTH_STPT10_SIZE                     equ 0001h
AT1STPTH_STPT10_LENGTH                   equ 0001h
AT1STPTH_STPT10_MASK                     equ 0004h
AT1STPTH_STPT11_POSN                     equ 0003h
AT1STPTH_STPT11_POSITION                 equ 0003h
AT1STPTH_STPT11_SIZE                     equ 0001h
AT1STPTH_STPT11_LENGTH                   equ 0001h
AT1STPTH_STPT11_MASK                     equ 0008h
AT1STPTH_STPT12_POSN                     equ 0004h
AT1STPTH_STPT12_POSITION                 equ 0004h
AT1STPTH_STPT12_SIZE                     equ 0001h
AT1STPTH_STPT12_LENGTH                   equ 0001h
AT1STPTH_STPT12_MASK                     equ 0010h
AT1STPTH_STPT13_POSN                     equ 0005h
AT1STPTH_STPT13_POSITION                 equ 0005h
AT1STPTH_STPT13_SIZE                     equ 0001h
AT1STPTH_STPT13_LENGTH                   equ 0001h
AT1STPTH_STPT13_MASK                     equ 0020h
AT1STPTH_STPT14_POSN                     equ 0006h
AT1STPTH_STPT14_POSITION                 equ 0006h
AT1STPTH_STPT14_SIZE                     equ 0001h
AT1STPTH_STPT14_LENGTH                   equ 0001h
AT1STPTH_STPT14_MASK                     equ 0040h

// Register: AT1ERRL
#define AT1ERRL AT1ERRL
AT1ERRL                                  equ 081Ch
// bitfield definitions
AT1ERRL_AT1ERR0_POSN                     equ 0000h
AT1ERRL_AT1ERR0_POSITION                 equ 0000h
AT1ERRL_AT1ERR0_SIZE                     equ 0001h
AT1ERRL_AT1ERR0_LENGTH                   equ 0001h
AT1ERRL_AT1ERR0_MASK                     equ 0001h
AT1ERRL_AT1ERR1_POSN                     equ 0001h
AT1ERRL_AT1ERR1_POSITION                 equ 0001h
AT1ERRL_AT1ERR1_SIZE                     equ 0001h
AT1ERRL_AT1ERR1_LENGTH                   equ 0001h
AT1ERRL_AT1ERR1_MASK                     equ 0002h
AT1ERRL_AT1ERR2_POSN                     equ 0002h
AT1ERRL_AT1ERR2_POSITION                 equ 0002h
AT1ERRL_AT1ERR2_SIZE                     equ 0001h
AT1ERRL_AT1ERR2_LENGTH                   equ 0001h
AT1ERRL_AT1ERR2_MASK                     equ 0004h
AT1ERRL_AT1ERR3_POSN                     equ 0003h
AT1ERRL_AT1ERR3_POSITION                 equ 0003h
AT1ERRL_AT1ERR3_SIZE                     equ 0001h
AT1ERRL_AT1ERR3_LENGTH                   equ 0001h
AT1ERRL_AT1ERR3_MASK                     equ 0008h
AT1ERRL_AT1ERR4_POSN                     equ 0004h
AT1ERRL_AT1ERR4_POSITION                 equ 0004h
AT1ERRL_AT1ERR4_SIZE                     equ 0001h
AT1ERRL_AT1ERR4_LENGTH                   equ 0001h
AT1ERRL_AT1ERR4_MASK                     equ 0010h
AT1ERRL_AT1ERR5_POSN                     equ 0005h
AT1ERRL_AT1ERR5_POSITION                 equ 0005h
AT1ERRL_AT1ERR5_SIZE                     equ 0001h
AT1ERRL_AT1ERR5_LENGTH                   equ 0001h
AT1ERRL_AT1ERR5_MASK                     equ 0020h
AT1ERRL_AT1ERR6_POSN                     equ 0006h
AT1ERRL_AT1ERR6_POSITION                 equ 0006h
AT1ERRL_AT1ERR6_SIZE                     equ 0001h
AT1ERRL_AT1ERR6_LENGTH                   equ 0001h
AT1ERRL_AT1ERR6_MASK                     equ 0040h
AT1ERRL_AT1ERR7_POSN                     equ 0007h
AT1ERRL_AT1ERR7_POSITION                 equ 0007h
AT1ERRL_AT1ERR7_SIZE                     equ 0001h
AT1ERRL_AT1ERR7_LENGTH                   equ 0001h
AT1ERRL_AT1ERR7_MASK                     equ 0080h
AT1ERRL_ERR0_POSN                        equ 0000h
AT1ERRL_ERR0_POSITION                    equ 0000h
AT1ERRL_ERR0_SIZE                        equ 0001h
AT1ERRL_ERR0_LENGTH                      equ 0001h
AT1ERRL_ERR0_MASK                        equ 0001h
AT1ERRL_ERR1_POSN                        equ 0001h
AT1ERRL_ERR1_POSITION                    equ 0001h
AT1ERRL_ERR1_SIZE                        equ 0001h
AT1ERRL_ERR1_LENGTH                      equ 0001h
AT1ERRL_ERR1_MASK                        equ 0002h
AT1ERRL_ERR2_POSN                        equ 0002h
AT1ERRL_ERR2_POSITION                    equ 0002h
AT1ERRL_ERR2_SIZE                        equ 0001h
AT1ERRL_ERR2_LENGTH                      equ 0001h
AT1ERRL_ERR2_MASK                        equ 0004h
AT1ERRL_ERR3_POSN                        equ 0003h
AT1ERRL_ERR3_POSITION                    equ 0003h
AT1ERRL_ERR3_SIZE                        equ 0001h
AT1ERRL_ERR3_LENGTH                      equ 0001h
AT1ERRL_ERR3_MASK                        equ 0008h
AT1ERRL_ERR4_POSN                        equ 0004h
AT1ERRL_ERR4_POSITION                    equ 0004h
AT1ERRL_ERR4_SIZE                        equ 0001h
AT1ERRL_ERR4_LENGTH                      equ 0001h
AT1ERRL_ERR4_MASK                        equ 0010h
AT1ERRL_ERR5_POSN                        equ 0005h
AT1ERRL_ERR5_POSITION                    equ 0005h
AT1ERRL_ERR5_SIZE                        equ 0001h
AT1ERRL_ERR5_LENGTH                      equ 0001h
AT1ERRL_ERR5_MASK                        equ 0020h
AT1ERRL_ERR6_POSN                        equ 0006h
AT1ERRL_ERR6_POSITION                    equ 0006h
AT1ERRL_ERR6_SIZE                        equ 0001h
AT1ERRL_ERR6_LENGTH                      equ 0001h
AT1ERRL_ERR6_MASK                        equ 0040h
AT1ERRL_ERR7_POSN                        equ 0007h
AT1ERRL_ERR7_POSITION                    equ 0007h
AT1ERRL_ERR7_SIZE                        equ 0001h
AT1ERRL_ERR7_LENGTH                      equ 0001h
AT1ERRL_ERR7_MASK                        equ 0080h
AT1ERRL_ERRL0_POSN                       equ 0000h
AT1ERRL_ERRL0_POSITION                   equ 0000h
AT1ERRL_ERRL0_SIZE                       equ 0001h
AT1ERRL_ERRL0_LENGTH                     equ 0001h
AT1ERRL_ERRL0_MASK                       equ 0001h
AT1ERRL_ERRL1_POSN                       equ 0001h
AT1ERRL_ERRL1_POSITION                   equ 0001h
AT1ERRL_ERRL1_SIZE                       equ 0001h
AT1ERRL_ERRL1_LENGTH                     equ 0001h
AT1ERRL_ERRL1_MASK                       equ 0002h
AT1ERRL_ERRL2_POSN                       equ 0002h
AT1ERRL_ERRL2_POSITION                   equ 0002h
AT1ERRL_ERRL2_SIZE                       equ 0001h
AT1ERRL_ERRL2_LENGTH                     equ 0001h
AT1ERRL_ERRL2_MASK                       equ 0004h
AT1ERRL_ERRL3_POSN                       equ 0003h
AT1ERRL_ERRL3_POSITION                   equ 0003h
AT1ERRL_ERRL3_SIZE                       equ 0001h
AT1ERRL_ERRL3_LENGTH                     equ 0001h
AT1ERRL_ERRL3_MASK                       equ 0008h
AT1ERRL_ERRL4_POSN                       equ 0004h
AT1ERRL_ERRL4_POSITION                   equ 0004h
AT1ERRL_ERRL4_SIZE                       equ 0001h
AT1ERRL_ERRL4_LENGTH                     equ 0001h
AT1ERRL_ERRL4_MASK                       equ 0010h
AT1ERRL_ERRL5_POSN                       equ 0005h
AT1ERRL_ERRL5_POSITION                   equ 0005h
AT1ERRL_ERRL5_SIZE                       equ 0001h
AT1ERRL_ERRL5_LENGTH                     equ 0001h
AT1ERRL_ERRL5_MASK                       equ 0020h
AT1ERRL_ERRL6_POSN                       equ 0006h
AT1ERRL_ERRL6_POSITION                   equ 0006h
AT1ERRL_ERRL6_SIZE                       equ 0001h
AT1ERRL_ERRL6_LENGTH                     equ 0001h
AT1ERRL_ERRL6_MASK                       equ 0040h
AT1ERRL_ERRL7_POSN                       equ 0007h
AT1ERRL_ERRL7_POSITION                   equ 0007h
AT1ERRL_ERRL7_SIZE                       equ 0001h
AT1ERRL_ERRL7_LENGTH                     equ 0001h
AT1ERRL_ERRL7_MASK                       equ 0080h

// Register: AT1ERRH
#define AT1ERRH AT1ERRH
AT1ERRH                                  equ 081Dh
// bitfield definitions
AT1ERRH_AT1ERR8_POSN                     equ 0000h
AT1ERRH_AT1ERR8_POSITION                 equ 0000h
AT1ERRH_AT1ERR8_SIZE                     equ 0001h
AT1ERRH_AT1ERR8_LENGTH                   equ 0001h
AT1ERRH_AT1ERR8_MASK                     equ 0001h
AT1ERRH_AT1ERR9_POSN                     equ 0001h
AT1ERRH_AT1ERR9_POSITION                 equ 0001h
AT1ERRH_AT1ERR9_SIZE                     equ 0001h
AT1ERRH_AT1ERR9_LENGTH                   equ 0001h
AT1ERRH_AT1ERR9_MASK                     equ 0002h
AT1ERRH_AT1ERR10_POSN                    equ 0002h
AT1ERRH_AT1ERR10_POSITION                equ 0002h
AT1ERRH_AT1ERR10_SIZE                    equ 0001h
AT1ERRH_AT1ERR10_LENGTH                  equ 0001h
AT1ERRH_AT1ERR10_MASK                    equ 0004h
AT1ERRH_AT1ERR11_POSN                    equ 0003h
AT1ERRH_AT1ERR11_POSITION                equ 0003h
AT1ERRH_AT1ERR11_SIZE                    equ 0001h
AT1ERRH_AT1ERR11_LENGTH                  equ 0001h
AT1ERRH_AT1ERR11_MASK                    equ 0008h
AT1ERRH_AT1ERR12_POSN                    equ 0004h
AT1ERRH_AT1ERR12_POSITION                equ 0004h
AT1ERRH_AT1ERR12_SIZE                    equ 0001h
AT1ERRH_AT1ERR12_LENGTH                  equ 0001h
AT1ERRH_AT1ERR12_MASK                    equ 0010h
AT1ERRH_AT1ERR13_POSN                    equ 0005h
AT1ERRH_AT1ERR13_POSITION                equ 0005h
AT1ERRH_AT1ERR13_SIZE                    equ 0001h
AT1ERRH_AT1ERR13_LENGTH                  equ 0001h
AT1ERRH_AT1ERR13_MASK                    equ 0020h
AT1ERRH_AT1ERR14_POSN                    equ 0006h
AT1ERRH_AT1ERR14_POSITION                equ 0006h
AT1ERRH_AT1ERR14_SIZE                    equ 0001h
AT1ERRH_AT1ERR14_LENGTH                  equ 0001h
AT1ERRH_AT1ERR14_MASK                    equ 0040h
AT1ERRH_AT1ERR15_POSN                    equ 0007h
AT1ERRH_AT1ERR15_POSITION                equ 0007h
AT1ERRH_AT1ERR15_SIZE                    equ 0001h
AT1ERRH_AT1ERR15_LENGTH                  equ 0001h
AT1ERRH_AT1ERR15_MASK                    equ 0080h
AT1ERRH_ERR8_POSN                        equ 0000h
AT1ERRH_ERR8_POSITION                    equ 0000h
AT1ERRH_ERR8_SIZE                        equ 0001h
AT1ERRH_ERR8_LENGTH                      equ 0001h
AT1ERRH_ERR8_MASK                        equ 0001h
AT1ERRH_ERR9_POSN                        equ 0001h
AT1ERRH_ERR9_POSITION                    equ 0001h
AT1ERRH_ERR9_SIZE                        equ 0001h
AT1ERRH_ERR9_LENGTH                      equ 0001h
AT1ERRH_ERR9_MASK                        equ 0002h
AT1ERRH_ERR10_POSN                       equ 0002h
AT1ERRH_ERR10_POSITION                   equ 0002h
AT1ERRH_ERR10_SIZE                       equ 0001h
AT1ERRH_ERR10_LENGTH                     equ 0001h
AT1ERRH_ERR10_MASK                       equ 0004h
AT1ERRH_ERR11_POSN                       equ 0003h
AT1ERRH_ERR11_POSITION                   equ 0003h
AT1ERRH_ERR11_SIZE                       equ 0001h
AT1ERRH_ERR11_LENGTH                     equ 0001h
AT1ERRH_ERR11_MASK                       equ 0008h
AT1ERRH_ERR12_POSN                       equ 0004h
AT1ERRH_ERR12_POSITION                   equ 0004h
AT1ERRH_ERR12_SIZE                       equ 0001h
AT1ERRH_ERR12_LENGTH                     equ 0001h
AT1ERRH_ERR12_MASK                       equ 0010h
AT1ERRH_ERR13_POSN                       equ 0005h
AT1ERRH_ERR13_POSITION                   equ 0005h
AT1ERRH_ERR13_SIZE                       equ 0001h
AT1ERRH_ERR13_LENGTH                     equ 0001h
AT1ERRH_ERR13_MASK                       equ 0020h
AT1ERRH_ERR14_POSN                       equ 0006h
AT1ERRH_ERR14_POSITION                   equ 0006h
AT1ERRH_ERR14_SIZE                       equ 0001h
AT1ERRH_ERR14_LENGTH                     equ 0001h
AT1ERRH_ERR14_MASK                       equ 0040h
AT1ERRH_ERR15_POSN                       equ 0007h
AT1ERRH_ERR15_POSITION                   equ 0007h
AT1ERRH_ERR15_SIZE                       equ 0001h
AT1ERRH_ERR15_LENGTH                     equ 0001h
AT1ERRH_ERR15_MASK                       equ 0080h
AT1ERRH_ERRH0_POSN                       equ 0000h
AT1ERRH_ERRH0_POSITION                   equ 0000h
AT1ERRH_ERRH0_SIZE                       equ 0001h
AT1ERRH_ERRH0_LENGTH                     equ 0001h
AT1ERRH_ERRH0_MASK                       equ 0001h
AT1ERRH_ERRH1_POSN                       equ 0001h
AT1ERRH_ERRH1_POSITION                   equ 0001h
AT1ERRH_ERRH1_SIZE                       equ 0001h
AT1ERRH_ERRH1_LENGTH                     equ 0001h
AT1ERRH_ERRH1_MASK                       equ 0002h
AT1ERRH_ERRH2_POSN                       equ 0002h
AT1ERRH_ERRH2_POSITION                   equ 0002h
AT1ERRH_ERRH2_SIZE                       equ 0001h
AT1ERRH_ERRH2_LENGTH                     equ 0001h
AT1ERRH_ERRH2_MASK                       equ 0004h
AT1ERRH_ERRH3_POSN                       equ 0003h
AT1ERRH_ERRH3_POSITION                   equ 0003h
AT1ERRH_ERRH3_SIZE                       equ 0001h
AT1ERRH_ERRH3_LENGTH                     equ 0001h
AT1ERRH_ERRH3_MASK                       equ 0008h
AT1ERRH_ERRH4_POSN                       equ 0004h
AT1ERRH_ERRH4_POSITION                   equ 0004h
AT1ERRH_ERRH4_SIZE                       equ 0001h
AT1ERRH_ERRH4_LENGTH                     equ 0001h
AT1ERRH_ERRH4_MASK                       equ 0010h
AT1ERRH_ERRH5_POSN                       equ 0005h
AT1ERRH_ERRH5_POSITION                   equ 0005h
AT1ERRH_ERRH5_SIZE                       equ 0001h
AT1ERRH_ERRH5_LENGTH                     equ 0001h
AT1ERRH_ERRH5_MASK                       equ 0020h
AT1ERRH_ERRH6_POSN                       equ 0006h
AT1ERRH_ERRH6_POSITION                   equ 0006h
AT1ERRH_ERRH6_SIZE                       equ 0001h
AT1ERRH_ERRH6_LENGTH                     equ 0001h
AT1ERRH_ERRH6_MASK                       equ 0040h
AT1ERRH_ERRH7_POSN                       equ 0007h
AT1ERRH_ERRH7_POSITION                   equ 0007h
AT1ERRH_ERRH7_SIZE                       equ 0001h
AT1ERRH_ERRH7_LENGTH                     equ 0001h
AT1ERRH_ERRH7_MASK                       equ 0080h

// Register: AT1CLK
#define AT1CLK AT1CLK
AT1CLK                                   equ 088Ch
// bitfield definitions
AT1CLK_CS_POSN                           equ 0000h
AT1CLK_CS_POSITION                       equ 0000h
AT1CLK_CS_SIZE                           equ 0001h
AT1CLK_CS_LENGTH                         equ 0001h
AT1CLK_CS_MASK                           equ 0001h
AT1CLK_AT1CS_POSN                        equ 0000h
AT1CLK_AT1CS_POSITION                    equ 0000h
AT1CLK_AT1CS_SIZE                        equ 0001h
AT1CLK_AT1CS_LENGTH                      equ 0001h
AT1CLK_AT1CS_MASK                        equ 0001h
AT1CLK_CS0_POSN                          equ 0000h
AT1CLK_CS0_POSITION                      equ 0000h
AT1CLK_CS0_SIZE                          equ 0001h
AT1CLK_CS0_LENGTH                        equ 0001h
AT1CLK_CS0_MASK                          equ 0001h
AT1CLK_AT1CS0_POSN                       equ 0000h
AT1CLK_AT1CS0_POSITION                   equ 0000h
AT1CLK_AT1CS0_SIZE                       equ 0001h
AT1CLK_AT1CS0_LENGTH                     equ 0001h
AT1CLK_AT1CS0_MASK                       equ 0001h

// Register: AT1SIG
#define AT1SIG AT1SIG
AT1SIG                                   equ 088Dh
// bitfield definitions
AT1SIG_SSEL_POSN                         equ 0000h
AT1SIG_SSEL_POSITION                     equ 0000h
AT1SIG_SSEL_SIZE                         equ 0003h
AT1SIG_SSEL_LENGTH                       equ 0003h
AT1SIG_SSEL_MASK                         equ 0007h
AT1SIG_AT1SSEL0_POSN                     equ 0000h
AT1SIG_AT1SSEL0_POSITION                 equ 0000h
AT1SIG_AT1SSEL0_SIZE                     equ 0001h
AT1SIG_AT1SSEL0_LENGTH                   equ 0001h
AT1SIG_AT1SSEL0_MASK                     equ 0001h
AT1SIG_AT1SSEL1_POSN                     equ 0001h
AT1SIG_AT1SSEL1_POSITION                 equ 0001h
AT1SIG_AT1SSEL1_SIZE                     equ 0001h
AT1SIG_AT1SSEL1_LENGTH                   equ 0001h
AT1SIG_AT1SSEL1_MASK                     equ 0002h
AT1SIG_AT1SSEL2_POSN                     equ 0002h
AT1SIG_AT1SSEL2_POSITION                 equ 0002h
AT1SIG_AT1SSEL2_SIZE                     equ 0001h
AT1SIG_AT1SSEL2_LENGTH                   equ 0001h
AT1SIG_AT1SSEL2_MASK                     equ 0004h
AT1SIG_SSEL0_POSN                        equ 0000h
AT1SIG_SSEL0_POSITION                    equ 0000h
AT1SIG_SSEL0_SIZE                        equ 0001h
AT1SIG_SSEL0_LENGTH                      equ 0001h
AT1SIG_SSEL0_MASK                        equ 0001h
AT1SIG_SSEL1_POSN                        equ 0001h
AT1SIG_SSEL1_POSITION                    equ 0001h
AT1SIG_SSEL1_SIZE                        equ 0001h
AT1SIG_SSEL1_LENGTH                      equ 0001h
AT1SIG_SSEL1_MASK                        equ 0002h
AT1SIG_SSEL2_POSN                        equ 0002h
AT1SIG_SSEL2_POSITION                    equ 0002h
AT1SIG_SSEL2_SIZE                        equ 0001h
AT1SIG_SSEL2_LENGTH                      equ 0001h
AT1SIG_SSEL2_MASK                        equ 0004h
AT1SIG_AT1SSEL_POSN                      equ 0000h
AT1SIG_AT1SSEL_POSITION                  equ 0000h
AT1SIG_AT1SSEL_SIZE                      equ 0003h
AT1SIG_AT1SSEL_LENGTH                    equ 0003h
AT1SIG_AT1SSEL_MASK                      equ 0007h

// Register: AT1CSEL1
#define AT1CSEL1 AT1CSEL1
AT1CSEL1                                 equ 088Eh
// bitfield definitions
AT1CSEL1_CP1S_POSN                       equ 0000h
AT1CSEL1_CP1S_POSITION                   equ 0000h
AT1CSEL1_CP1S_SIZE                       equ 0003h
AT1CSEL1_CP1S_LENGTH                     equ 0003h
AT1CSEL1_CP1S_MASK                       equ 0007h
AT1CSEL1_AT1CP1S0_POSN                   equ 0000h
AT1CSEL1_AT1CP1S0_POSITION               equ 0000h
AT1CSEL1_AT1CP1S0_SIZE                   equ 0001h
AT1CSEL1_AT1CP1S0_LENGTH                 equ 0001h
AT1CSEL1_AT1CP1S0_MASK                   equ 0001h
AT1CSEL1_AT1CP1S1_POSN                   equ 0001h
AT1CSEL1_AT1CP1S1_POSITION               equ 0001h
AT1CSEL1_AT1CP1S1_SIZE                   equ 0001h
AT1CSEL1_AT1CP1S1_LENGTH                 equ 0001h
AT1CSEL1_AT1CP1S1_MASK                   equ 0002h
AT1CSEL1_AT1CP1S2_POSN                   equ 0002h
AT1CSEL1_AT1CP1S2_POSITION               equ 0002h
AT1CSEL1_AT1CP1S2_SIZE                   equ 0001h
AT1CSEL1_AT1CP1S2_LENGTH                 equ 0001h
AT1CSEL1_AT1CP1S2_MASK                   equ 0004h
AT1CSEL1_CP1S0_POSN                      equ 0000h
AT1CSEL1_CP1S0_POSITION                  equ 0000h
AT1CSEL1_CP1S0_SIZE                      equ 0001h
AT1CSEL1_CP1S0_LENGTH                    equ 0001h
AT1CSEL1_CP1S0_MASK                      equ 0001h
AT1CSEL1_CP1S1_POSN                      equ 0001h
AT1CSEL1_CP1S1_POSITION                  equ 0001h
AT1CSEL1_CP1S1_SIZE                      equ 0001h
AT1CSEL1_CP1S1_LENGTH                    equ 0001h
AT1CSEL1_CP1S1_MASK                      equ 0002h
AT1CSEL1_CP1S2_POSN                      equ 0002h
AT1CSEL1_CP1S2_POSITION                  equ 0002h
AT1CSEL1_CP1S2_SIZE                      equ 0001h
AT1CSEL1_CP1S2_LENGTH                    equ 0001h
AT1CSEL1_CP1S2_MASK                      equ 0004h
AT1CSEL1_AT1CP1S_POSN                    equ 0000h
AT1CSEL1_AT1CP1S_POSITION                equ 0000h
AT1CSEL1_AT1CP1S_SIZE                    equ 0003h
AT1CSEL1_AT1CP1S_LENGTH                  equ 0003h
AT1CSEL1_AT1CP1S_MASK                    equ 0007h

// Register: AT1CC1L
#define AT1CC1L AT1CC1L
AT1CC1L                                  equ 088Fh
// bitfield definitions
AT1CC1L_AT1CC10_POSN                     equ 0000h
AT1CC1L_AT1CC10_POSITION                 equ 0000h
AT1CC1L_AT1CC10_SIZE                     equ 0001h
AT1CC1L_AT1CC10_LENGTH                   equ 0001h
AT1CC1L_AT1CC10_MASK                     equ 0001h
AT1CC1L_AT1CC11_POSN                     equ 0001h
AT1CC1L_AT1CC11_POSITION                 equ 0001h
AT1CC1L_AT1CC11_SIZE                     equ 0001h
AT1CC1L_AT1CC11_LENGTH                   equ 0001h
AT1CC1L_AT1CC11_MASK                     equ 0002h
AT1CC1L_AT1CC12_POSN                     equ 0002h
AT1CC1L_AT1CC12_POSITION                 equ 0002h
AT1CC1L_AT1CC12_SIZE                     equ 0001h
AT1CC1L_AT1CC12_LENGTH                   equ 0001h
AT1CC1L_AT1CC12_MASK                     equ 0004h
AT1CC1L_AT1CC13_POSN                     equ 0003h
AT1CC1L_AT1CC13_POSITION                 equ 0003h
AT1CC1L_AT1CC13_SIZE                     equ 0001h
AT1CC1L_AT1CC13_LENGTH                   equ 0001h
AT1CC1L_AT1CC13_MASK                     equ 0008h
AT1CC1L_AT1CC14_POSN                     equ 0004h
AT1CC1L_AT1CC14_POSITION                 equ 0004h
AT1CC1L_AT1CC14_SIZE                     equ 0001h
AT1CC1L_AT1CC14_LENGTH                   equ 0001h
AT1CC1L_AT1CC14_MASK                     equ 0010h
AT1CC1L_AT1CC15_POSN                     equ 0005h
AT1CC1L_AT1CC15_POSITION                 equ 0005h
AT1CC1L_AT1CC15_SIZE                     equ 0001h
AT1CC1L_AT1CC15_LENGTH                   equ 0001h
AT1CC1L_AT1CC15_MASK                     equ 0020h
AT1CC1L_AT1CC16_POSN                     equ 0006h
AT1CC1L_AT1CC16_POSITION                 equ 0006h
AT1CC1L_AT1CC16_SIZE                     equ 0001h
AT1CC1L_AT1CC16_LENGTH                   equ 0001h
AT1CC1L_AT1CC16_MASK                     equ 0040h
AT1CC1L_AT1CC17_POSN                     equ 0007h
AT1CC1L_AT1CC17_POSITION                 equ 0007h
AT1CC1L_AT1CC17_SIZE                     equ 0001h
AT1CC1L_AT1CC17_LENGTH                   equ 0001h
AT1CC1L_AT1CC17_MASK                     equ 0080h
AT1CC1L_CC10_POSN                        equ 0000h
AT1CC1L_CC10_POSITION                    equ 0000h
AT1CC1L_CC10_SIZE                        equ 0001h
AT1CC1L_CC10_LENGTH                      equ 0001h
AT1CC1L_CC10_MASK                        equ 0001h
AT1CC1L_CC11_POSN                        equ 0001h
AT1CC1L_CC11_POSITION                    equ 0001h
AT1CC1L_CC11_SIZE                        equ 0001h
AT1CC1L_CC11_LENGTH                      equ 0001h
AT1CC1L_CC11_MASK                        equ 0002h
AT1CC1L_CC12_POSN                        equ 0002h
AT1CC1L_CC12_POSITION                    equ 0002h
AT1CC1L_CC12_SIZE                        equ 0001h
AT1CC1L_CC12_LENGTH                      equ 0001h
AT1CC1L_CC12_MASK                        equ 0004h
AT1CC1L_CC13_POSN                        equ 0003h
AT1CC1L_CC13_POSITION                    equ 0003h
AT1CC1L_CC13_SIZE                        equ 0001h
AT1CC1L_CC13_LENGTH                      equ 0001h
AT1CC1L_CC13_MASK                        equ 0008h
AT1CC1L_CC14_POSN                        equ 0004h
AT1CC1L_CC14_POSITION                    equ 0004h
AT1CC1L_CC14_SIZE                        equ 0001h
AT1CC1L_CC14_LENGTH                      equ 0001h
AT1CC1L_CC14_MASK                        equ 0010h
AT1CC1L_CC15_POSN                        equ 0005h
AT1CC1L_CC15_POSITION                    equ 0005h
AT1CC1L_CC15_SIZE                        equ 0001h
AT1CC1L_CC15_LENGTH                      equ 0001h
AT1CC1L_CC15_MASK                        equ 0020h
AT1CC1L_CC16_POSN                        equ 0006h
AT1CC1L_CC16_POSITION                    equ 0006h
AT1CC1L_CC16_SIZE                        equ 0001h
AT1CC1L_CC16_LENGTH                      equ 0001h
AT1CC1L_CC16_MASK                        equ 0040h
AT1CC1L_CC17_POSN                        equ 0007h
AT1CC1L_CC17_POSITION                    equ 0007h
AT1CC1L_CC17_SIZE                        equ 0001h
AT1CC1L_CC17_LENGTH                      equ 0001h
AT1CC1L_CC17_MASK                        equ 0080h

// Register: AT1CC1H
#define AT1CC1H AT1CC1H
AT1CC1H                                  equ 0890h
// bitfield definitions
AT1CC1H_AT1CC18_POSN                     equ 0000h
AT1CC1H_AT1CC18_POSITION                 equ 0000h
AT1CC1H_AT1CC18_SIZE                     equ 0001h
AT1CC1H_AT1CC18_LENGTH                   equ 0001h
AT1CC1H_AT1CC18_MASK                     equ 0001h
AT1CC1H_AT1CC19_POSN                     equ 0001h
AT1CC1H_AT1CC19_POSITION                 equ 0001h
AT1CC1H_AT1CC19_SIZE                     equ 0001h
AT1CC1H_AT1CC19_LENGTH                   equ 0001h
AT1CC1H_AT1CC19_MASK                     equ 0002h
AT1CC1H_CC18_POSN                        equ 0000h
AT1CC1H_CC18_POSITION                    equ 0000h
AT1CC1H_CC18_SIZE                        equ 0001h
AT1CC1H_CC18_LENGTH                      equ 0001h
AT1CC1H_CC18_MASK                        equ 0001h
AT1CC1H_CC19_POSN                        equ 0001h
AT1CC1H_CC19_POSITION                    equ 0001h
AT1CC1H_CC19_SIZE                        equ 0001h
AT1CC1H_CC19_LENGTH                      equ 0001h
AT1CC1H_CC19_MASK                        equ 0002h

// Register: AT1CCON1
#define AT1CCON1 AT1CCON1
AT1CCON1                                 equ 0891h
// bitfield definitions
AT1CCON1_AT1CC1MODE_POSN                 equ 0000h
AT1CCON1_AT1CC1MODE_POSITION             equ 0000h
AT1CCON1_AT1CC1MODE_SIZE                 equ 0001h
AT1CCON1_AT1CC1MODE_LENGTH               equ 0001h
AT1CCON1_AT1CC1MODE_MASK                 equ 0001h
AT1CCON1_AT1CAP1P_POSN                   equ 0003h
AT1CCON1_AT1CAP1P_POSITION               equ 0003h
AT1CCON1_AT1CAP1P_SIZE                   equ 0001h
AT1CCON1_AT1CAP1P_LENGTH                 equ 0001h
AT1CCON1_AT1CAP1P_MASK                   equ 0008h
AT1CCON1_AT1CC1POL_POSN                  equ 0004h
AT1CCON1_AT1CC1POL_POSITION              equ 0004h
AT1CCON1_AT1CC1POL_SIZE                  equ 0001h
AT1CCON1_AT1CC1POL_LENGTH                equ 0001h
AT1CCON1_AT1CC1POL_MASK                  equ 0010h
AT1CCON1_AT1CC1EN_POSN                   equ 0007h
AT1CCON1_AT1CC1EN_POSITION               equ 0007h
AT1CCON1_AT1CC1EN_SIZE                   equ 0001h
AT1CCON1_AT1CC1EN_LENGTH                 equ 0001h
AT1CCON1_AT1CC1EN_MASK                   equ 0080h
AT1CCON1_CC1MODE_POSN                    equ 0000h
AT1CCON1_CC1MODE_POSITION                equ 0000h
AT1CCON1_CC1MODE_SIZE                    equ 0001h
AT1CCON1_CC1MODE_LENGTH                  equ 0001h
AT1CCON1_CC1MODE_MASK                    equ 0001h
AT1CCON1_CAP1P_POSN                      equ 0003h
AT1CCON1_CAP1P_POSITION                  equ 0003h
AT1CCON1_CAP1P_SIZE                      equ 0001h
AT1CCON1_CAP1P_LENGTH                    equ 0001h
AT1CCON1_CAP1P_MASK                      equ 0008h
AT1CCON1_CC1POL_POSN                     equ 0004h
AT1CCON1_CC1POL_POSITION                 equ 0004h
AT1CCON1_CC1POL_SIZE                     equ 0001h
AT1CCON1_CC1POL_LENGTH                   equ 0001h
AT1CCON1_CC1POL_MASK                     equ 0010h
AT1CCON1_CC1EN_POSN                      equ 0007h
AT1CCON1_CC1EN_POSITION                  equ 0007h
AT1CCON1_CC1EN_SIZE                      equ 0001h
AT1CCON1_CC1EN_LENGTH                    equ 0001h
AT1CCON1_CC1EN_MASK                      equ 0080h

// Register: AT1CSEL2
#define AT1CSEL2 AT1CSEL2
AT1CSEL2                                 equ 0892h
// bitfield definitions
AT1CSEL2_AT1CP2S_POSN                    equ 0000h
AT1CSEL2_AT1CP2S_POSITION                equ 0000h
AT1CSEL2_AT1CP2S_SIZE                    equ 0003h
AT1CSEL2_AT1CP2S_LENGTH                  equ 0003h
AT1CSEL2_AT1CP2S_MASK                    equ 0007h
AT1CSEL2_AT1CP2S0_POSN                   equ 0000h
AT1CSEL2_AT1CP2S0_POSITION               equ 0000h
AT1CSEL2_AT1CP2S0_SIZE                   equ 0001h
AT1CSEL2_AT1CP2S0_LENGTH                 equ 0001h
AT1CSEL2_AT1CP2S0_MASK                   equ 0001h
AT1CSEL2_AT1CP2S1_POSN                   equ 0001h
AT1CSEL2_AT1CP2S1_POSITION               equ 0001h
AT1CSEL2_AT1CP2S1_SIZE                   equ 0001h
AT1CSEL2_AT1CP2S1_LENGTH                 equ 0001h
AT1CSEL2_AT1CP2S1_MASK                   equ 0002h
AT1CSEL2_AT1CP2S2_POSN                   equ 0002h
AT1CSEL2_AT1CP2S2_POSITION               equ 0002h
AT1CSEL2_AT1CP2S2_SIZE                   equ 0001h
AT1CSEL2_AT1CP2S2_LENGTH                 equ 0001h
AT1CSEL2_AT1CP2S2_MASK                   equ 0004h
AT1CSEL2_CP2S_POSN                       equ 0000h
AT1CSEL2_CP2S_POSITION                   equ 0000h
AT1CSEL2_CP2S_SIZE                       equ 0003h
AT1CSEL2_CP2S_LENGTH                     equ 0003h
AT1CSEL2_CP2S_MASK                       equ 0007h
AT1CSEL2_CP2S0_POSN                      equ 0000h
AT1CSEL2_CP2S0_POSITION                  equ 0000h
AT1CSEL2_CP2S0_SIZE                      equ 0001h
AT1CSEL2_CP2S0_LENGTH                    equ 0001h
AT1CSEL2_CP2S0_MASK                      equ 0001h
AT1CSEL2_CP2S1_POSN                      equ 0001h
AT1CSEL2_CP2S1_POSITION                  equ 0001h
AT1CSEL2_CP2S1_SIZE                      equ 0001h
AT1CSEL2_CP2S1_LENGTH                    equ 0001h
AT1CSEL2_CP2S1_MASK                      equ 0002h
AT1CSEL2_CP2S2_POSN                      equ 0002h
AT1CSEL2_CP2S2_POSITION                  equ 0002h
AT1CSEL2_CP2S2_SIZE                      equ 0001h
AT1CSEL2_CP2S2_LENGTH                    equ 0001h
AT1CSEL2_CP2S2_MASK                      equ 0004h

// Register: AT1CC2L
#define AT1CC2L AT1CC2L
AT1CC2L                                  equ 0893h
// bitfield definitions
AT1CC2L_AT1CC20_POSN                     equ 0000h
AT1CC2L_AT1CC20_POSITION                 equ 0000h
AT1CC2L_AT1CC20_SIZE                     equ 0001h
AT1CC2L_AT1CC20_LENGTH                   equ 0001h
AT1CC2L_AT1CC20_MASK                     equ 0001h
AT1CC2L_AT1CC21_POSN                     equ 0001h
AT1CC2L_AT1CC21_POSITION                 equ 0001h
AT1CC2L_AT1CC21_SIZE                     equ 0001h
AT1CC2L_AT1CC21_LENGTH                   equ 0001h
AT1CC2L_AT1CC21_MASK                     equ 0002h
AT1CC2L_AT1CC22_POSN                     equ 0002h
AT1CC2L_AT1CC22_POSITION                 equ 0002h
AT1CC2L_AT1CC22_SIZE                     equ 0001h
AT1CC2L_AT1CC22_LENGTH                   equ 0001h
AT1CC2L_AT1CC22_MASK                     equ 0004h
AT1CC2L_AT1CC23_POSN                     equ 0003h
AT1CC2L_AT1CC23_POSITION                 equ 0003h
AT1CC2L_AT1CC23_SIZE                     equ 0001h
AT1CC2L_AT1CC23_LENGTH                   equ 0001h
AT1CC2L_AT1CC23_MASK                     equ 0008h
AT1CC2L_AT1CC24_POSN                     equ 0004h
AT1CC2L_AT1CC24_POSITION                 equ 0004h
AT1CC2L_AT1CC24_SIZE                     equ 0001h
AT1CC2L_AT1CC24_LENGTH                   equ 0001h
AT1CC2L_AT1CC24_MASK                     equ 0010h
AT1CC2L_AT1CC25_POSN                     equ 0005h
AT1CC2L_AT1CC25_POSITION                 equ 0005h
AT1CC2L_AT1CC25_SIZE                     equ 0001h
AT1CC2L_AT1CC25_LENGTH                   equ 0001h
AT1CC2L_AT1CC25_MASK                     equ 0020h
AT1CC2L_AT1CC26_POSN                     equ 0006h
AT1CC2L_AT1CC26_POSITION                 equ 0006h
AT1CC2L_AT1CC26_SIZE                     equ 0001h
AT1CC2L_AT1CC26_LENGTH                   equ 0001h
AT1CC2L_AT1CC26_MASK                     equ 0040h
AT1CC2L_AT1CC27_POSN                     equ 0007h
AT1CC2L_AT1CC27_POSITION                 equ 0007h
AT1CC2L_AT1CC27_SIZE                     equ 0001h
AT1CC2L_AT1CC27_LENGTH                   equ 0001h
AT1CC2L_AT1CC27_MASK                     equ 0080h
AT1CC2L_CC20_POSN                        equ 0000h
AT1CC2L_CC20_POSITION                    equ 0000h
AT1CC2L_CC20_SIZE                        equ 0001h
AT1CC2L_CC20_LENGTH                      equ 0001h
AT1CC2L_CC20_MASK                        equ 0001h
AT1CC2L_CC21_POSN                        equ 0001h
AT1CC2L_CC21_POSITION                    equ 0001h
AT1CC2L_CC21_SIZE                        equ 0001h
AT1CC2L_CC21_LENGTH                      equ 0001h
AT1CC2L_CC21_MASK                        equ 0002h
AT1CC2L_CC22_POSN                        equ 0002h
AT1CC2L_CC22_POSITION                    equ 0002h
AT1CC2L_CC22_SIZE                        equ 0001h
AT1CC2L_CC22_LENGTH                      equ 0001h
AT1CC2L_CC22_MASK                        equ 0004h
AT1CC2L_CC13_POSN                        equ 0003h
AT1CC2L_CC13_POSITION                    equ 0003h
AT1CC2L_CC13_SIZE                        equ 0001h
AT1CC2L_CC13_LENGTH                      equ 0001h
AT1CC2L_CC13_MASK                        equ 0008h
AT1CC2L_CC24_POSN                        equ 0004h
AT1CC2L_CC24_POSITION                    equ 0004h
AT1CC2L_CC24_SIZE                        equ 0001h
AT1CC2L_CC24_LENGTH                      equ 0001h
AT1CC2L_CC24_MASK                        equ 0010h
AT1CC2L_CCW5_POSN                        equ 0005h
AT1CC2L_CCW5_POSITION                    equ 0005h
AT1CC2L_CCW5_SIZE                        equ 0001h
AT1CC2L_CCW5_LENGTH                      equ 0001h
AT1CC2L_CCW5_MASK                        equ 0020h
AT1CC2L_CC26_POSN                        equ 0006h
AT1CC2L_CC26_POSITION                    equ 0006h
AT1CC2L_CC26_SIZE                        equ 0001h
AT1CC2L_CC26_LENGTH                      equ 0001h
AT1CC2L_CC26_MASK                        equ 0040h
AT1CC2L_CC27_POSN                        equ 0007h
AT1CC2L_CC27_POSITION                    equ 0007h
AT1CC2L_CC27_SIZE                        equ 0001h
AT1CC2L_CC27_LENGTH                      equ 0001h
AT1CC2L_CC27_MASK                        equ 0080h

// Register: AT1CC2H
#define AT1CC2H AT1CC2H
AT1CC2H                                  equ 0894h
// bitfield definitions
AT1CC2H_AT1CC28_POSN                     equ 0000h
AT1CC2H_AT1CC28_POSITION                 equ 0000h
AT1CC2H_AT1CC28_SIZE                     equ 0001h
AT1CC2H_AT1CC28_LENGTH                   equ 0001h
AT1CC2H_AT1CC28_MASK                     equ 0001h
AT1CC2H_AT1CC29_POSN                     equ 0001h
AT1CC2H_AT1CC29_POSITION                 equ 0001h
AT1CC2H_AT1CC29_SIZE                     equ 0001h
AT1CC2H_AT1CC29_LENGTH                   equ 0001h
AT1CC2H_AT1CC29_MASK                     equ 0002h
AT1CC2H_CC28_POSN                        equ 0000h
AT1CC2H_CC28_POSITION                    equ 0000h
AT1CC2H_CC28_SIZE                        equ 0001h
AT1CC2H_CC28_LENGTH                      equ 0001h
AT1CC2H_CC28_MASK                        equ 0001h
AT1CC2H_CC29_POSN                        equ 0001h
AT1CC2H_CC29_POSITION                    equ 0001h
AT1CC2H_CC29_SIZE                        equ 0001h
AT1CC2H_CC29_LENGTH                      equ 0001h
AT1CC2H_CC29_MASK                        equ 0002h

// Register: AT1CCON2
#define AT1CCON2 AT1CCON2
AT1CCON2                                 equ 0895h
// bitfield definitions
AT1CCON2_AT1CC2MODE_POSN                 equ 0000h
AT1CCON2_AT1CC2MODE_POSITION             equ 0000h
AT1CCON2_AT1CC2MODE_SIZE                 equ 0001h
AT1CCON2_AT1CC2MODE_LENGTH               equ 0001h
AT1CCON2_AT1CC2MODE_MASK                 equ 0001h
AT1CCON2_AT1CAP2P_POSN                   equ 0003h
AT1CCON2_AT1CAP2P_POSITION               equ 0003h
AT1CCON2_AT1CAP2P_SIZE                   equ 0001h
AT1CCON2_AT1CAP2P_LENGTH                 equ 0001h
AT1CCON2_AT1CAP2P_MASK                   equ 0008h
AT1CCON2_AT1CC2POL_POSN                  equ 0004h
AT1CCON2_AT1CC2POL_POSITION              equ 0004h
AT1CCON2_AT1CC2POL_SIZE                  equ 0001h
AT1CCON2_AT1CC2POL_LENGTH                equ 0001h
AT1CCON2_AT1CC2POL_MASK                  equ 0010h
AT1CCON2_AT1CC2EN_POSN                   equ 0007h
AT1CCON2_AT1CC2EN_POSITION               equ 0007h
AT1CCON2_AT1CC2EN_SIZE                   equ 0001h
AT1CCON2_AT1CC2EN_LENGTH                 equ 0001h
AT1CCON2_AT1CC2EN_MASK                   equ 0080h
AT1CCON2_CC2MODE_POSN                    equ 0000h
AT1CCON2_CC2MODE_POSITION                equ 0000h
AT1CCON2_CC2MODE_SIZE                    equ 0001h
AT1CCON2_CC2MODE_LENGTH                  equ 0001h
AT1CCON2_CC2MODE_MASK                    equ 0001h
AT1CCON2_CAP2P_POSN                      equ 0003h
AT1CCON2_CAP2P_POSITION                  equ 0003h
AT1CCON2_CAP2P_SIZE                      equ 0001h
AT1CCON2_CAP2P_LENGTH                    equ 0001h
AT1CCON2_CAP2P_MASK                      equ 0008h
AT1CCON2_CC2POL_POSN                     equ 0004h
AT1CCON2_CC2POL_POSITION                 equ 0004h
AT1CCON2_CC2POL_SIZE                     equ 0001h
AT1CCON2_CC2POL_LENGTH                   equ 0001h
AT1CCON2_CC2POL_MASK                     equ 0010h
AT1CCON2_CC2EN_POSN                      equ 0007h
AT1CCON2_CC2EN_POSITION                  equ 0007h
AT1CCON2_CC2EN_SIZE                      equ 0001h
AT1CCON2_CC2EN_LENGTH                    equ 0001h
AT1CCON2_CC2EN_MASK                      equ 0080h

// Register: AT1CSEL3
#define AT1CSEL3 AT1CSEL3
AT1CSEL3                                 equ 0896h
// bitfield definitions
AT1CSEL3_AT1CP3S_POSN                    equ 0000h
AT1CSEL3_AT1CP3S_POSITION                equ 0000h
AT1CSEL3_AT1CP3S_SIZE                    equ 0003h
AT1CSEL3_AT1CP3S_LENGTH                  equ 0003h
AT1CSEL3_AT1CP3S_MASK                    equ 0007h
AT1CSEL3_AT1CP3S0_POSN                   equ 0000h
AT1CSEL3_AT1CP3S0_POSITION               equ 0000h
AT1CSEL3_AT1CP3S0_SIZE                   equ 0001h
AT1CSEL3_AT1CP3S0_LENGTH                 equ 0001h
AT1CSEL3_AT1CP3S0_MASK                   equ 0001h
AT1CSEL3_AT1CP3S1_POSN                   equ 0001h
AT1CSEL3_AT1CP3S1_POSITION               equ 0001h
AT1CSEL3_AT1CP3S1_SIZE                   equ 0001h
AT1CSEL3_AT1CP3S1_LENGTH                 equ 0001h
AT1CSEL3_AT1CP3S1_MASK                   equ 0002h
AT1CSEL3_AT1CP3S2_POSN                   equ 0002h
AT1CSEL3_AT1CP3S2_POSITION               equ 0002h
AT1CSEL3_AT1CP3S2_SIZE                   equ 0001h
AT1CSEL3_AT1CP3S2_LENGTH                 equ 0001h
AT1CSEL3_AT1CP3S2_MASK                   equ 0004h
AT1CSEL3_CP3S_POSN                       equ 0000h
AT1CSEL3_CP3S_POSITION                   equ 0000h
AT1CSEL3_CP3S_SIZE                       equ 0003h
AT1CSEL3_CP3S_LENGTH                     equ 0003h
AT1CSEL3_CP3S_MASK                       equ 0007h
AT1CSEL3_CP3S0_POSN                      equ 0000h
AT1CSEL3_CP3S0_POSITION                  equ 0000h
AT1CSEL3_CP3S0_SIZE                      equ 0001h
AT1CSEL3_CP3S0_LENGTH                    equ 0001h
AT1CSEL3_CP3S0_MASK                      equ 0001h
AT1CSEL3_CP3S1_POSN                      equ 0001h
AT1CSEL3_CP3S1_POSITION                  equ 0001h
AT1CSEL3_CP3S1_SIZE                      equ 0001h
AT1CSEL3_CP3S1_LENGTH                    equ 0001h
AT1CSEL3_CP3S1_MASK                      equ 0002h
AT1CSEL3_CP3S2_POSN                      equ 0002h
AT1CSEL3_CP3S2_POSITION                  equ 0002h
AT1CSEL3_CP3S2_SIZE                      equ 0001h
AT1CSEL3_CP3S2_LENGTH                    equ 0001h
AT1CSEL3_CP3S2_MASK                      equ 0004h

// Register: AT1CC3L
#define AT1CC3L AT1CC3L
AT1CC3L                                  equ 0897h
// bitfield definitions
AT1CC3L_AT1CC30_POSN                     equ 0000h
AT1CC3L_AT1CC30_POSITION                 equ 0000h
AT1CC3L_AT1CC30_SIZE                     equ 0001h
AT1CC3L_AT1CC30_LENGTH                   equ 0001h
AT1CC3L_AT1CC30_MASK                     equ 0001h
AT1CC3L_AT1CC31_POSN                     equ 0001h
AT1CC3L_AT1CC31_POSITION                 equ 0001h
AT1CC3L_AT1CC31_SIZE                     equ 0001h
AT1CC3L_AT1CC31_LENGTH                   equ 0001h
AT1CC3L_AT1CC31_MASK                     equ 0002h
AT1CC3L_AT1CC32_POSN                     equ 0002h
AT1CC3L_AT1CC32_POSITION                 equ 0002h
AT1CC3L_AT1CC32_SIZE                     equ 0001h
AT1CC3L_AT1CC32_LENGTH                   equ 0001h
AT1CC3L_AT1CC32_MASK                     equ 0004h
AT1CC3L_AT1CC33_POSN                     equ 0003h
AT1CC3L_AT1CC33_POSITION                 equ 0003h
AT1CC3L_AT1CC33_SIZE                     equ 0001h
AT1CC3L_AT1CC33_LENGTH                   equ 0001h
AT1CC3L_AT1CC33_MASK                     equ 0008h
AT1CC3L_AT1CC34_POSN                     equ 0004h
AT1CC3L_AT1CC34_POSITION                 equ 0004h
AT1CC3L_AT1CC34_SIZE                     equ 0001h
AT1CC3L_AT1CC34_LENGTH                   equ 0001h
AT1CC3L_AT1CC34_MASK                     equ 0010h
AT1CC3L_AT1CC35_POSN                     equ 0005h
AT1CC3L_AT1CC35_POSITION                 equ 0005h
AT1CC3L_AT1CC35_SIZE                     equ 0001h
AT1CC3L_AT1CC35_LENGTH                   equ 0001h
AT1CC3L_AT1CC35_MASK                     equ 0020h
AT1CC3L_AT1CC36_POSN                     equ 0006h
AT1CC3L_AT1CC36_POSITION                 equ 0006h
AT1CC3L_AT1CC36_SIZE                     equ 0001h
AT1CC3L_AT1CC36_LENGTH                   equ 0001h
AT1CC3L_AT1CC36_MASK                     equ 0040h
AT1CC3L_AT1CC37_POSN                     equ 0007h
AT1CC3L_AT1CC37_POSITION                 equ 0007h
AT1CC3L_AT1CC37_SIZE                     equ 0001h
AT1CC3L_AT1CC37_LENGTH                   equ 0001h
AT1CC3L_AT1CC37_MASK                     equ 0080h
AT1CC3L_CC30_POSN                        equ 0000h
AT1CC3L_CC30_POSITION                    equ 0000h
AT1CC3L_CC30_SIZE                        equ 0001h
AT1CC3L_CC30_LENGTH                      equ 0001h
AT1CC3L_CC30_MASK                        equ 0001h
AT1CC3L_CC31_POSN                        equ 0001h
AT1CC3L_CC31_POSITION                    equ 0001h
AT1CC3L_CC31_SIZE                        equ 0001h
AT1CC3L_CC31_LENGTH                      equ 0001h
AT1CC3L_CC31_MASK                        equ 0002h
AT1CC3L_CC32_POSN                        equ 0002h
AT1CC3L_CC32_POSITION                    equ 0002h
AT1CC3L_CC32_SIZE                        equ 0001h
AT1CC3L_CC32_LENGTH                      equ 0001h
AT1CC3L_CC32_MASK                        equ 0004h
AT1CC3L_CC33_POSN                        equ 0003h
AT1CC3L_CC33_POSITION                    equ 0003h
AT1CC3L_CC33_SIZE                        equ 0001h
AT1CC3L_CC33_LENGTH                      equ 0001h
AT1CC3L_CC33_MASK                        equ 0008h
AT1CC3L_CC34_POSN                        equ 0004h
AT1CC3L_CC34_POSITION                    equ 0004h
AT1CC3L_CC34_SIZE                        equ 0001h
AT1CC3L_CC34_LENGTH                      equ 0001h
AT1CC3L_CC34_MASK                        equ 0010h
AT1CC3L_CC35_POSN                        equ 0005h
AT1CC3L_CC35_POSITION                    equ 0005h
AT1CC3L_CC35_SIZE                        equ 0001h
AT1CC3L_CC35_LENGTH                      equ 0001h
AT1CC3L_CC35_MASK                        equ 0020h
AT1CC3L_CC36_POSN                        equ 0006h
AT1CC3L_CC36_POSITION                    equ 0006h
AT1CC3L_CC36_SIZE                        equ 0001h
AT1CC3L_CC36_LENGTH                      equ 0001h
AT1CC3L_CC36_MASK                        equ 0040h
AT1CC3L_CC37_POSN                        equ 0007h
AT1CC3L_CC37_POSITION                    equ 0007h
AT1CC3L_CC37_SIZE                        equ 0001h
AT1CC3L_CC37_LENGTH                      equ 0001h
AT1CC3L_CC37_MASK                        equ 0080h

// Register: AT1CC3H
#define AT1CC3H AT1CC3H
AT1CC3H                                  equ 0898h
// bitfield definitions
AT1CC3H_AT1CC38_POSN                     equ 0000h
AT1CC3H_AT1CC38_POSITION                 equ 0000h
AT1CC3H_AT1CC38_SIZE                     equ 0001h
AT1CC3H_AT1CC38_LENGTH                   equ 0001h
AT1CC3H_AT1CC38_MASK                     equ 0001h
AT1CC3H_AT1CC39_POSN                     equ 0001h
AT1CC3H_AT1CC39_POSITION                 equ 0001h
AT1CC3H_AT1CC39_SIZE                     equ 0001h
AT1CC3H_AT1CC39_LENGTH                   equ 0001h
AT1CC3H_AT1CC39_MASK                     equ 0002h
AT1CC3H_CC38_POSN                        equ 0000h
AT1CC3H_CC38_POSITION                    equ 0000h
AT1CC3H_CC38_SIZE                        equ 0001h
AT1CC3H_CC38_LENGTH                      equ 0001h
AT1CC3H_CC38_MASK                        equ 0001h
AT1CC3H_CC39_POSN                        equ 0001h
AT1CC3H_CC39_POSITION                    equ 0001h
AT1CC3H_CC39_SIZE                        equ 0001h
AT1CC3H_CC39_LENGTH                      equ 0001h
AT1CC3H_CC39_MASK                        equ 0002h

// Register: AT1CCON3
#define AT1CCON3 AT1CCON3
AT1CCON3                                 equ 0899h
// bitfield definitions
AT1CCON3_AT1CC3MODE_POSN                 equ 0000h
AT1CCON3_AT1CC3MODE_POSITION             equ 0000h
AT1CCON3_AT1CC3MODE_SIZE                 equ 0001h
AT1CCON3_AT1CC3MODE_LENGTH               equ 0001h
AT1CCON3_AT1CC3MODE_MASK                 equ 0001h
AT1CCON3_AT1CAP3P_POSN                   equ 0003h
AT1CCON3_AT1CAP3P_POSITION               equ 0003h
AT1CCON3_AT1CAP3P_SIZE                   equ 0001h
AT1CCON3_AT1CAP3P_LENGTH                 equ 0001h
AT1CCON3_AT1CAP3P_MASK                   equ 0008h
AT1CCON3_AT1CC3POL_POSN                  equ 0004h
AT1CCON3_AT1CC3POL_POSITION              equ 0004h
AT1CCON3_AT1CC3POL_SIZE                  equ 0001h
AT1CCON3_AT1CC3POL_LENGTH                equ 0001h
AT1CCON3_AT1CC3POL_MASK                  equ 0010h
AT1CCON3_AT1CC3EN_POSN                   equ 0007h
AT1CCON3_AT1CC3EN_POSITION               equ 0007h
AT1CCON3_AT1CC3EN_SIZE                   equ 0001h
AT1CCON3_AT1CC3EN_LENGTH                 equ 0001h
AT1CCON3_AT1CC3EN_MASK                   equ 0080h
AT1CCON3_CC3MODE_POSN                    equ 0000h
AT1CCON3_CC3MODE_POSITION                equ 0000h
AT1CCON3_CC3MODE_SIZE                    equ 0001h
AT1CCON3_CC3MODE_LENGTH                  equ 0001h
AT1CCON3_CC3MODE_MASK                    equ 0001h
AT1CCON3_CAP3P_POSN                      equ 0003h
AT1CCON3_CAP3P_POSITION                  equ 0003h
AT1CCON3_CAP3P_SIZE                      equ 0001h
AT1CCON3_CAP3P_LENGTH                    equ 0001h
AT1CCON3_CAP3P_MASK                      equ 0008h
AT1CCON3_CC3POL_POSN                     equ 0004h
AT1CCON3_CC3POL_POSITION                 equ 0004h
AT1CCON3_CC3POL_SIZE                     equ 0001h
AT1CCON3_CC3POL_LENGTH                   equ 0001h
AT1CCON3_CC3POL_MASK                     equ 0010h
AT1CCON3_CC3EN_POSN                      equ 0007h
AT1CCON3_CC3EN_POSITION                  equ 0007h
AT1CCON3_CC3EN_SIZE                      equ 0001h
AT1CCON3_CC3EN_LENGTH                    equ 0001h
AT1CCON3_CC3EN_MASK                      equ 0080h

// Register: SMT1TMRL
#define SMT1TMRL SMT1TMRL
SMT1TMRL                                 equ 0D8Ch
// bitfield definitions
SMT1TMRL_SMT1TMR_POSN                    equ 0000h
SMT1TMRL_SMT1TMR_POSITION                equ 0000h
SMT1TMRL_SMT1TMR_SIZE                    equ 0008h
SMT1TMRL_SMT1TMR_LENGTH                  equ 0008h
SMT1TMRL_SMT1TMR_MASK                    equ 00FFh
SMT1TMRL_SMT1TMR0_POSN                   equ 0000h
SMT1TMRL_SMT1TMR0_POSITION               equ 0000h
SMT1TMRL_SMT1TMR0_SIZE                   equ 0001h
SMT1TMRL_SMT1TMR0_LENGTH                 equ 0001h
SMT1TMRL_SMT1TMR0_MASK                   equ 0001h
SMT1TMRL_SMT1TMR1_POSN                   equ 0001h
SMT1TMRL_SMT1TMR1_POSITION               equ 0001h
SMT1TMRL_SMT1TMR1_SIZE                   equ 0001h
SMT1TMRL_SMT1TMR1_LENGTH                 equ 0001h
SMT1TMRL_SMT1TMR1_MASK                   equ 0002h
SMT1TMRL_SMT1TMR2_POSN                   equ 0002h
SMT1TMRL_SMT1TMR2_POSITION               equ 0002h
SMT1TMRL_SMT1TMR2_SIZE                   equ 0001h
SMT1TMRL_SMT1TMR2_LENGTH                 equ 0001h
SMT1TMRL_SMT1TMR2_MASK                   equ 0004h
SMT1TMRL_SMT1TMR3_POSN                   equ 0003h
SMT1TMRL_SMT1TMR3_POSITION               equ 0003h
SMT1TMRL_SMT1TMR3_SIZE                   equ 0001h
SMT1TMRL_SMT1TMR3_LENGTH                 equ 0001h
SMT1TMRL_SMT1TMR3_MASK                   equ 0008h
SMT1TMRL_SMT1TMR4_POSN                   equ 0004h
SMT1TMRL_SMT1TMR4_POSITION               equ 0004h
SMT1TMRL_SMT1TMR4_SIZE                   equ 0001h
SMT1TMRL_SMT1TMR4_LENGTH                 equ 0001h
SMT1TMRL_SMT1TMR4_MASK                   equ 0010h
SMT1TMRL_SMT1TMR5_POSN                   equ 0005h
SMT1TMRL_SMT1TMR5_POSITION               equ 0005h
SMT1TMRL_SMT1TMR5_SIZE                   equ 0001h
SMT1TMRL_SMT1TMR5_LENGTH                 equ 0001h
SMT1TMRL_SMT1TMR5_MASK                   equ 0020h
SMT1TMRL_SMT1TMR6_POSN                   equ 0006h
SMT1TMRL_SMT1TMR6_POSITION               equ 0006h
SMT1TMRL_SMT1TMR6_SIZE                   equ 0001h
SMT1TMRL_SMT1TMR6_LENGTH                 equ 0001h
SMT1TMRL_SMT1TMR6_MASK                   equ 0040h
SMT1TMRL_SMT1TMR7_POSN                   equ 0007h
SMT1TMRL_SMT1TMR7_POSITION               equ 0007h
SMT1TMRL_SMT1TMR7_SIZE                   equ 0001h
SMT1TMRL_SMT1TMR7_LENGTH                 equ 0001h
SMT1TMRL_SMT1TMR7_MASK                   equ 0080h

// Register: SMT1TMRH
#define SMT1TMRH SMT1TMRH
SMT1TMRH                                 equ 0D8Dh
// bitfield definitions
SMT1TMRH_SMT1TMR_POSN                    equ 0000h
SMT1TMRH_SMT1TMR_POSITION                equ 0000h
SMT1TMRH_SMT1TMR_SIZE                    equ 0008h
SMT1TMRH_SMT1TMR_LENGTH                  equ 0008h
SMT1TMRH_SMT1TMR_MASK                    equ 00FFh
SMT1TMRH_SMT1TMR8_POSN                   equ 0000h
SMT1TMRH_SMT1TMR8_POSITION               equ 0000h
SMT1TMRH_SMT1TMR8_SIZE                   equ 0001h
SMT1TMRH_SMT1TMR8_LENGTH                 equ 0001h
SMT1TMRH_SMT1TMR8_MASK                   equ 0001h
SMT1TMRH_SMT1TMR9_POSN                   equ 0001h
SMT1TMRH_SMT1TMR9_POSITION               equ 0001h
SMT1TMRH_SMT1TMR9_SIZE                   equ 0001h
SMT1TMRH_SMT1TMR9_LENGTH                 equ 0001h
SMT1TMRH_SMT1TMR9_MASK                   equ 0002h
SMT1TMRH_SMT1TMR10_POSN                  equ 0002h
SMT1TMRH_SMT1TMR10_POSITION              equ 0002h
SMT1TMRH_SMT1TMR10_SIZE                  equ 0001h
SMT1TMRH_SMT1TMR10_LENGTH                equ 0001h
SMT1TMRH_SMT1TMR10_MASK                  equ 0004h
SMT1TMRH_SMT1TMR11_POSN                  equ 0003h
SMT1TMRH_SMT1TMR11_POSITION              equ 0003h
SMT1TMRH_SMT1TMR11_SIZE                  equ 0001h
SMT1TMRH_SMT1TMR11_LENGTH                equ 0001h
SMT1TMRH_SMT1TMR11_MASK                  equ 0008h
SMT1TMRH_SMT1TMR12_POSN                  equ 0004h
SMT1TMRH_SMT1TMR12_POSITION              equ 0004h
SMT1TMRH_SMT1TMR12_SIZE                  equ 0001h
SMT1TMRH_SMT1TMR12_LENGTH                equ 0001h
SMT1TMRH_SMT1TMR12_MASK                  equ 0010h
SMT1TMRH_SMT1TMR13_POSN                  equ 0005h
SMT1TMRH_SMT1TMR13_POSITION              equ 0005h
SMT1TMRH_SMT1TMR13_SIZE                  equ 0001h
SMT1TMRH_SMT1TMR13_LENGTH                equ 0001h
SMT1TMRH_SMT1TMR13_MASK                  equ 0020h
SMT1TMRH_SMT1TMR14_POSN                  equ 0006h
SMT1TMRH_SMT1TMR14_POSITION              equ 0006h
SMT1TMRH_SMT1TMR14_SIZE                  equ 0001h
SMT1TMRH_SMT1TMR14_LENGTH                equ 0001h
SMT1TMRH_SMT1TMR14_MASK                  equ 0040h
SMT1TMRH_SMT1TMR15_POSN                  equ 0007h
SMT1TMRH_SMT1TMR15_POSITION              equ 0007h
SMT1TMRH_SMT1TMR15_SIZE                  equ 0001h
SMT1TMRH_SMT1TMR15_LENGTH                equ 0001h
SMT1TMRH_SMT1TMR15_MASK                  equ 0080h

// Register: SMT1TMRU
#define SMT1TMRU SMT1TMRU
SMT1TMRU                                 equ 0D8Eh
// bitfield definitions
SMT1TMRU_SMT1TMR_POSN                    equ 0000h
SMT1TMRU_SMT1TMR_POSITION                equ 0000h
SMT1TMRU_SMT1TMR_SIZE                    equ 0008h
SMT1TMRU_SMT1TMR_LENGTH                  equ 0008h
SMT1TMRU_SMT1TMR_MASK                    equ 00FFh
SMT1TMRU_SMT1TMR16_POSN                  equ 0000h
SMT1TMRU_SMT1TMR16_POSITION              equ 0000h
SMT1TMRU_SMT1TMR16_SIZE                  equ 0001h
SMT1TMRU_SMT1TMR16_LENGTH                equ 0001h
SMT1TMRU_SMT1TMR16_MASK                  equ 0001h
SMT1TMRU_SMT1TMR17_POSN                  equ 0001h
SMT1TMRU_SMT1TMR17_POSITION              equ 0001h
SMT1TMRU_SMT1TMR17_SIZE                  equ 0001h
SMT1TMRU_SMT1TMR17_LENGTH                equ 0001h
SMT1TMRU_SMT1TMR17_MASK                  equ 0002h
SMT1TMRU_SMT1TMR18_POSN                  equ 0002h
SMT1TMRU_SMT1TMR18_POSITION              equ 0002h
SMT1TMRU_SMT1TMR18_SIZE                  equ 0001h
SMT1TMRU_SMT1TMR18_LENGTH                equ 0001h
SMT1TMRU_SMT1TMR18_MASK                  equ 0004h
SMT1TMRU_SMT1TMR19_POSN                  equ 0003h
SMT1TMRU_SMT1TMR19_POSITION              equ 0003h
SMT1TMRU_SMT1TMR19_SIZE                  equ 0001h
SMT1TMRU_SMT1TMR19_LENGTH                equ 0001h
SMT1TMRU_SMT1TMR19_MASK                  equ 0008h
SMT1TMRU_SMT1TMR20_POSN                  equ 0004h
SMT1TMRU_SMT1TMR20_POSITION              equ 0004h
SMT1TMRU_SMT1TMR20_SIZE                  equ 0001h
SMT1TMRU_SMT1TMR20_LENGTH                equ 0001h
SMT1TMRU_SMT1TMR20_MASK                  equ 0010h
SMT1TMRU_SMT1TMR21_POSN                  equ 0005h
SMT1TMRU_SMT1TMR21_POSITION              equ 0005h
SMT1TMRU_SMT1TMR21_SIZE                  equ 0001h
SMT1TMRU_SMT1TMR21_LENGTH                equ 0001h
SMT1TMRU_SMT1TMR21_MASK                  equ 0020h
SMT1TMRU_SMT1TMR22_POSN                  equ 0006h
SMT1TMRU_SMT1TMR22_POSITION              equ 0006h
SMT1TMRU_SMT1TMR22_SIZE                  equ 0001h
SMT1TMRU_SMT1TMR22_LENGTH                equ 0001h
SMT1TMRU_SMT1TMR22_MASK                  equ 0040h
SMT1TMRU_SMT1TMR23_POSN                  equ 0007h
SMT1TMRU_SMT1TMR23_POSITION              equ 0007h
SMT1TMRU_SMT1TMR23_SIZE                  equ 0001h
SMT1TMRU_SMT1TMR23_LENGTH                equ 0001h
SMT1TMRU_SMT1TMR23_MASK                  equ 0080h

// Register: SMT1CPRL
#define SMT1CPRL SMT1CPRL
SMT1CPRL                                 equ 0D8Fh
// bitfield definitions
SMT1CPRL_SMT1CPR_POSN                    equ 0000h
SMT1CPRL_SMT1CPR_POSITION                equ 0000h
SMT1CPRL_SMT1CPR_SIZE                    equ 0008h
SMT1CPRL_SMT1CPR_LENGTH                  equ 0008h
SMT1CPRL_SMT1CPR_MASK                    equ 00FFh
SMT1CPRL_SMT1CPR0_POSN                   equ 0000h
SMT1CPRL_SMT1CPR0_POSITION               equ 0000h
SMT1CPRL_SMT1CPR0_SIZE                   equ 0001h
SMT1CPRL_SMT1CPR0_LENGTH                 equ 0001h
SMT1CPRL_SMT1CPR0_MASK                   equ 0001h
SMT1CPRL_SMT1CPR1_POSN                   equ 0001h
SMT1CPRL_SMT1CPR1_POSITION               equ 0001h
SMT1CPRL_SMT1CPR1_SIZE                   equ 0001h
SMT1CPRL_SMT1CPR1_LENGTH                 equ 0001h
SMT1CPRL_SMT1CPR1_MASK                   equ 0002h
SMT1CPRL_SMT1CPR2_POSN                   equ 0002h
SMT1CPRL_SMT1CPR2_POSITION               equ 0002h
SMT1CPRL_SMT1CPR2_SIZE                   equ 0001h
SMT1CPRL_SMT1CPR2_LENGTH                 equ 0001h
SMT1CPRL_SMT1CPR2_MASK                   equ 0004h
SMT1CPRL_SMT1CPR3_POSN                   equ 0003h
SMT1CPRL_SMT1CPR3_POSITION               equ 0003h
SMT1CPRL_SMT1CPR3_SIZE                   equ 0001h
SMT1CPRL_SMT1CPR3_LENGTH                 equ 0001h
SMT1CPRL_SMT1CPR3_MASK                   equ 0008h
SMT1CPRL_SMT1CPR4_POSN                   equ 0004h
SMT1CPRL_SMT1CPR4_POSITION               equ 0004h
SMT1CPRL_SMT1CPR4_SIZE                   equ 0001h
SMT1CPRL_SMT1CPR4_LENGTH                 equ 0001h
SMT1CPRL_SMT1CPR4_MASK                   equ 0010h
SMT1CPRL_SMT1CPR5_POSN                   equ 0005h
SMT1CPRL_SMT1CPR5_POSITION               equ 0005h
SMT1CPRL_SMT1CPR5_SIZE                   equ 0001h
SMT1CPRL_SMT1CPR5_LENGTH                 equ 0001h
SMT1CPRL_SMT1CPR5_MASK                   equ 0020h
SMT1CPRL_SMT1CPR6_POSN                   equ 0006h
SMT1CPRL_SMT1CPR6_POSITION               equ 0006h
SMT1CPRL_SMT1CPR6_SIZE                   equ 0001h
SMT1CPRL_SMT1CPR6_LENGTH                 equ 0001h
SMT1CPRL_SMT1CPR6_MASK                   equ 0040h
SMT1CPRL_SMT1CPR7_POSN                   equ 0007h
SMT1CPRL_SMT1CPR7_POSITION               equ 0007h
SMT1CPRL_SMT1CPR7_SIZE                   equ 0001h
SMT1CPRL_SMT1CPR7_LENGTH                 equ 0001h
SMT1CPRL_SMT1CPR7_MASK                   equ 0080h

// Register: SMT1CPRH
#define SMT1CPRH SMT1CPRH
SMT1CPRH                                 equ 0D90h
// bitfield definitions
SMT1CPRH_SMT1CPR_POSN                    equ 0000h
SMT1CPRH_SMT1CPR_POSITION                equ 0000h
SMT1CPRH_SMT1CPR_SIZE                    equ 0008h
SMT1CPRH_SMT1CPR_LENGTH                  equ 0008h
SMT1CPRH_SMT1CPR_MASK                    equ 00FFh
SMT1CPRH_SMT1CPR8_POSN                   equ 0000h
SMT1CPRH_SMT1CPR8_POSITION               equ 0000h
SMT1CPRH_SMT1CPR8_SIZE                   equ 0001h
SMT1CPRH_SMT1CPR8_LENGTH                 equ 0001h
SMT1CPRH_SMT1CPR8_MASK                   equ 0001h
SMT1CPRH_SMT1CPR9_POSN                   equ 0001h
SMT1CPRH_SMT1CPR9_POSITION               equ 0001h
SMT1CPRH_SMT1CPR9_SIZE                   equ 0001h
SMT1CPRH_SMT1CPR9_LENGTH                 equ 0001h
SMT1CPRH_SMT1CPR9_MASK                   equ 0002h
SMT1CPRH_SMT1CPR10_POSN                  equ 0002h
SMT1CPRH_SMT1CPR10_POSITION              equ 0002h
SMT1CPRH_SMT1CPR10_SIZE                  equ 0001h
SMT1CPRH_SMT1CPR10_LENGTH                equ 0001h
SMT1CPRH_SMT1CPR10_MASK                  equ 0004h
SMT1CPRH_SMT1CPR11_POSN                  equ 0003h
SMT1CPRH_SMT1CPR11_POSITION              equ 0003h
SMT1CPRH_SMT1CPR11_SIZE                  equ 0001h
SMT1CPRH_SMT1CPR11_LENGTH                equ 0001h
SMT1CPRH_SMT1CPR11_MASK                  equ 0008h
SMT1CPRH_SMT1CPR12_POSN                  equ 0004h
SMT1CPRH_SMT1CPR12_POSITION              equ 0004h
SMT1CPRH_SMT1CPR12_SIZE                  equ 0001h
SMT1CPRH_SMT1CPR12_LENGTH                equ 0001h
SMT1CPRH_SMT1CPR12_MASK                  equ 0010h
SMT1CPRH_SMT1CPR13_POSN                  equ 0005h
SMT1CPRH_SMT1CPR13_POSITION              equ 0005h
SMT1CPRH_SMT1CPR13_SIZE                  equ 0001h
SMT1CPRH_SMT1CPR13_LENGTH                equ 0001h
SMT1CPRH_SMT1CPR13_MASK                  equ 0020h
SMT1CPRH_SMT1CPR14_POSN                  equ 0006h
SMT1CPRH_SMT1CPR14_POSITION              equ 0006h
SMT1CPRH_SMT1CPR14_SIZE                  equ 0001h
SMT1CPRH_SMT1CPR14_LENGTH                equ 0001h
SMT1CPRH_SMT1CPR14_MASK                  equ 0040h
SMT1CPRH_SMT1CPR15_POSN                  equ 0007h
SMT1CPRH_SMT1CPR15_POSITION              equ 0007h
SMT1CPRH_SMT1CPR15_SIZE                  equ 0001h
SMT1CPRH_SMT1CPR15_LENGTH                equ 0001h
SMT1CPRH_SMT1CPR15_MASK                  equ 0080h

// Register: SMT1CPRU
#define SMT1CPRU SMT1CPRU
SMT1CPRU                                 equ 0D91h
// bitfield definitions
SMT1CPRU_SMT1CPR_POSN                    equ 0000h
SMT1CPRU_SMT1CPR_POSITION                equ 0000h
SMT1CPRU_SMT1CPR_SIZE                    equ 0008h
SMT1CPRU_SMT1CPR_LENGTH                  equ 0008h
SMT1CPRU_SMT1CPR_MASK                    equ 00FFh
SMT1CPRU_SMT1CPR16_POSN                  equ 0000h
SMT1CPRU_SMT1CPR16_POSITION              equ 0000h
SMT1CPRU_SMT1CPR16_SIZE                  equ 0001h
SMT1CPRU_SMT1CPR16_LENGTH                equ 0001h
SMT1CPRU_SMT1CPR16_MASK                  equ 0001h
SMT1CPRU_SMT1CPR17_POSN                  equ 0001h
SMT1CPRU_SMT1CPR17_POSITION              equ 0001h
SMT1CPRU_SMT1CPR17_SIZE                  equ 0001h
SMT1CPRU_SMT1CPR17_LENGTH                equ 0001h
SMT1CPRU_SMT1CPR17_MASK                  equ 0002h
SMT1CPRU_SMT1CPR18_POSN                  equ 0002h
SMT1CPRU_SMT1CPR18_POSITION              equ 0002h
SMT1CPRU_SMT1CPR18_SIZE                  equ 0001h
SMT1CPRU_SMT1CPR18_LENGTH                equ 0001h
SMT1CPRU_SMT1CPR18_MASK                  equ 0004h
SMT1CPRU_SMT1CPR19_POSN                  equ 0003h
SMT1CPRU_SMT1CPR19_POSITION              equ 0003h
SMT1CPRU_SMT1CPR19_SIZE                  equ 0001h
SMT1CPRU_SMT1CPR19_LENGTH                equ 0001h
SMT1CPRU_SMT1CPR19_MASK                  equ 0008h
SMT1CPRU_SMT1CPR20_POSN                  equ 0004h
SMT1CPRU_SMT1CPR20_POSITION              equ 0004h
SMT1CPRU_SMT1CPR20_SIZE                  equ 0001h
SMT1CPRU_SMT1CPR20_LENGTH                equ 0001h
SMT1CPRU_SMT1CPR20_MASK                  equ 0010h
SMT1CPRU_SMT1CPR21_POSN                  equ 0005h
SMT1CPRU_SMT1CPR21_POSITION              equ 0005h
SMT1CPRU_SMT1CPR21_SIZE                  equ 0001h
SMT1CPRU_SMT1CPR21_LENGTH                equ 0001h
SMT1CPRU_SMT1CPR21_MASK                  equ 0020h
SMT1CPRU_SMT1CPR22_POSN                  equ 0006h
SMT1CPRU_SMT1CPR22_POSITION              equ 0006h
SMT1CPRU_SMT1CPR22_SIZE                  equ 0001h
SMT1CPRU_SMT1CPR22_LENGTH                equ 0001h
SMT1CPRU_SMT1CPR22_MASK                  equ 0040h
SMT1CPRU_SMT1CPR23_POSN                  equ 0007h
SMT1CPRU_SMT1CPR23_POSITION              equ 0007h
SMT1CPRU_SMT1CPR23_SIZE                  equ 0001h
SMT1CPRU_SMT1CPR23_LENGTH                equ 0001h
SMT1CPRU_SMT1CPR23_MASK                  equ 0080h

// Register: SMT1CPWL
#define SMT1CPWL SMT1CPWL
SMT1CPWL                                 equ 0D92h
// bitfield definitions
SMT1CPWL_SMT1CPW_POSN                    equ 0000h
SMT1CPWL_SMT1CPW_POSITION                equ 0000h
SMT1CPWL_SMT1CPW_SIZE                    equ 0008h
SMT1CPWL_SMT1CPW_LENGTH                  equ 0008h
SMT1CPWL_SMT1CPW_MASK                    equ 00FFh
SMT1CPWL_SMT1CPW0_POSN                   equ 0000h
SMT1CPWL_SMT1CPW0_POSITION               equ 0000h
SMT1CPWL_SMT1CPW0_SIZE                   equ 0001h
SMT1CPWL_SMT1CPW0_LENGTH                 equ 0001h
SMT1CPWL_SMT1CPW0_MASK                   equ 0001h
SMT1CPWL_SMT1CPW1_POSN                   equ 0001h
SMT1CPWL_SMT1CPW1_POSITION               equ 0001h
SMT1CPWL_SMT1CPW1_SIZE                   equ 0001h
SMT1CPWL_SMT1CPW1_LENGTH                 equ 0001h
SMT1CPWL_SMT1CPW1_MASK                   equ 0002h
SMT1CPWL_SMT1CPW2_POSN                   equ 0002h
SMT1CPWL_SMT1CPW2_POSITION               equ 0002h
SMT1CPWL_SMT1CPW2_SIZE                   equ 0001h
SMT1CPWL_SMT1CPW2_LENGTH                 equ 0001h
SMT1CPWL_SMT1CPW2_MASK                   equ 0004h
SMT1CPWL_SMT1CPW3_POSN                   equ 0003h
SMT1CPWL_SMT1CPW3_POSITION               equ 0003h
SMT1CPWL_SMT1CPW3_SIZE                   equ 0001h
SMT1CPWL_SMT1CPW3_LENGTH                 equ 0001h
SMT1CPWL_SMT1CPW3_MASK                   equ 0008h
SMT1CPWL_SMT1CPW4_POSN                   equ 0004h
SMT1CPWL_SMT1CPW4_POSITION               equ 0004h
SMT1CPWL_SMT1CPW4_SIZE                   equ 0001h
SMT1CPWL_SMT1CPW4_LENGTH                 equ 0001h
SMT1CPWL_SMT1CPW4_MASK                   equ 0010h
SMT1CPWL_SMT1CPW5_POSN                   equ 0005h
SMT1CPWL_SMT1CPW5_POSITION               equ 0005h
SMT1CPWL_SMT1CPW5_SIZE                   equ 0001h
SMT1CPWL_SMT1CPW5_LENGTH                 equ 0001h
SMT1CPWL_SMT1CPW5_MASK                   equ 0020h
SMT1CPWL_SMT1CPW6_POSN                   equ 0006h
SMT1CPWL_SMT1CPW6_POSITION               equ 0006h
SMT1CPWL_SMT1CPW6_SIZE                   equ 0001h
SMT1CPWL_SMT1CPW6_LENGTH                 equ 0001h
SMT1CPWL_SMT1CPW6_MASK                   equ 0040h
SMT1CPWL_SMT1CPW7_POSN                   equ 0007h
SMT1CPWL_SMT1CPW7_POSITION               equ 0007h
SMT1CPWL_SMT1CPW7_SIZE                   equ 0001h
SMT1CPWL_SMT1CPW7_LENGTH                 equ 0001h
SMT1CPWL_SMT1CPW7_MASK                   equ 0080h

// Register: SMT1CPWH
#define SMT1CPWH SMT1CPWH
SMT1CPWH                                 equ 0D93h
// bitfield definitions
SMT1CPWH_SMT1CPW_POSN                    equ 0000h
SMT1CPWH_SMT1CPW_POSITION                equ 0000h
SMT1CPWH_SMT1CPW_SIZE                    equ 0008h
SMT1CPWH_SMT1CPW_LENGTH                  equ 0008h
SMT1CPWH_SMT1CPW_MASK                    equ 00FFh
SMT1CPWH_SMT1CPW8_POSN                   equ 0000h
SMT1CPWH_SMT1CPW8_POSITION               equ 0000h
SMT1CPWH_SMT1CPW8_SIZE                   equ 0001h
SMT1CPWH_SMT1CPW8_LENGTH                 equ 0001h
SMT1CPWH_SMT1CPW8_MASK                   equ 0001h
SMT1CPWH_SMT1CPW9_POSN                   equ 0001h
SMT1CPWH_SMT1CPW9_POSITION               equ 0001h
SMT1CPWH_SMT1CPW9_SIZE                   equ 0001h
SMT1CPWH_SMT1CPW9_LENGTH                 equ 0001h
SMT1CPWH_SMT1CPW9_MASK                   equ 0002h
SMT1CPWH_SMT1CPW10_POSN                  equ 0002h
SMT1CPWH_SMT1CPW10_POSITION              equ 0002h
SMT1CPWH_SMT1CPW10_SIZE                  equ 0001h
SMT1CPWH_SMT1CPW10_LENGTH                equ 0001h
SMT1CPWH_SMT1CPW10_MASK                  equ 0004h
SMT1CPWH_SMT1CPW11_POSN                  equ 0003h
SMT1CPWH_SMT1CPW11_POSITION              equ 0003h
SMT1CPWH_SMT1CPW11_SIZE                  equ 0001h
SMT1CPWH_SMT1CPW11_LENGTH                equ 0001h
SMT1CPWH_SMT1CPW11_MASK                  equ 0008h
SMT1CPWH_SMT1CPW12_POSN                  equ 0004h
SMT1CPWH_SMT1CPW12_POSITION              equ 0004h
SMT1CPWH_SMT1CPW12_SIZE                  equ 0001h
SMT1CPWH_SMT1CPW12_LENGTH                equ 0001h
SMT1CPWH_SMT1CPW12_MASK                  equ 0010h
SMT1CPWH_SMT1CPW13_POSN                  equ 0005h
SMT1CPWH_SMT1CPW13_POSITION              equ 0005h
SMT1CPWH_SMT1CPW13_SIZE                  equ 0001h
SMT1CPWH_SMT1CPW13_LENGTH                equ 0001h
SMT1CPWH_SMT1CPW13_MASK                  equ 0020h
SMT1CPWH_SMT1CPW14_POSN                  equ 0006h
SMT1CPWH_SMT1CPW14_POSITION              equ 0006h
SMT1CPWH_SMT1CPW14_SIZE                  equ 0001h
SMT1CPWH_SMT1CPW14_LENGTH                equ 0001h
SMT1CPWH_SMT1CPW14_MASK                  equ 0040h
SMT1CPWH_SMT1CPW15_POSN                  equ 0007h
SMT1CPWH_SMT1CPW15_POSITION              equ 0007h
SMT1CPWH_SMT1CPW15_SIZE                  equ 0001h
SMT1CPWH_SMT1CPW15_LENGTH                equ 0001h
SMT1CPWH_SMT1CPW15_MASK                  equ 0080h

// Register: SMT1CPWU
#define SMT1CPWU SMT1CPWU
SMT1CPWU                                 equ 0D94h
// bitfield definitions
SMT1CPWU_SMT1CPW_POSN                    equ 0000h
SMT1CPWU_SMT1CPW_POSITION                equ 0000h
SMT1CPWU_SMT1CPW_SIZE                    equ 0008h
SMT1CPWU_SMT1CPW_LENGTH                  equ 0008h
SMT1CPWU_SMT1CPW_MASK                    equ 00FFh
SMT1CPWU_SMT1CPW16_POSN                  equ 0000h
SMT1CPWU_SMT1CPW16_POSITION              equ 0000h
SMT1CPWU_SMT1CPW16_SIZE                  equ 0001h
SMT1CPWU_SMT1CPW16_LENGTH                equ 0001h
SMT1CPWU_SMT1CPW16_MASK                  equ 0001h
SMT1CPWU_SMT1CPW17_POSN                  equ 0001h
SMT1CPWU_SMT1CPW17_POSITION              equ 0001h
SMT1CPWU_SMT1CPW17_SIZE                  equ 0001h
SMT1CPWU_SMT1CPW17_LENGTH                equ 0001h
SMT1CPWU_SMT1CPW17_MASK                  equ 0002h
SMT1CPWU_SMT1CPW18_POSN                  equ 0002h
SMT1CPWU_SMT1CPW18_POSITION              equ 0002h
SMT1CPWU_SMT1CPW18_SIZE                  equ 0001h
SMT1CPWU_SMT1CPW18_LENGTH                equ 0001h
SMT1CPWU_SMT1CPW18_MASK                  equ 0004h
SMT1CPWU_SMT1CPW19_POSN                  equ 0003h
SMT1CPWU_SMT1CPW19_POSITION              equ 0003h
SMT1CPWU_SMT1CPW19_SIZE                  equ 0001h
SMT1CPWU_SMT1CPW19_LENGTH                equ 0001h
SMT1CPWU_SMT1CPW19_MASK                  equ 0008h
SMT1CPWU_SMT1CPW20_POSN                  equ 0004h
SMT1CPWU_SMT1CPW20_POSITION              equ 0004h
SMT1CPWU_SMT1CPW20_SIZE                  equ 0001h
SMT1CPWU_SMT1CPW20_LENGTH                equ 0001h
SMT1CPWU_SMT1CPW20_MASK                  equ 0010h
SMT1CPWU_SMT1CPW21_POSN                  equ 0005h
SMT1CPWU_SMT1CPW21_POSITION              equ 0005h
SMT1CPWU_SMT1CPW21_SIZE                  equ 0001h
SMT1CPWU_SMT1CPW21_LENGTH                equ 0001h
SMT1CPWU_SMT1CPW21_MASK                  equ 0020h
SMT1CPWU_SMT1CPW22_POSN                  equ 0006h
SMT1CPWU_SMT1CPW22_POSITION              equ 0006h
SMT1CPWU_SMT1CPW22_SIZE                  equ 0001h
SMT1CPWU_SMT1CPW22_LENGTH                equ 0001h
SMT1CPWU_SMT1CPW22_MASK                  equ 0040h
SMT1CPWU_SMT1CPW23_POSN                  equ 0007h
SMT1CPWU_SMT1CPW23_POSITION              equ 0007h
SMT1CPWU_SMT1CPW23_SIZE                  equ 0001h
SMT1CPWU_SMT1CPW23_LENGTH                equ 0001h
SMT1CPWU_SMT1CPW23_MASK                  equ 0080h

// Register: SMT1PRL
#define SMT1PRL SMT1PRL
SMT1PRL                                  equ 0D95h
// bitfield definitions
SMT1PRL_SMT1PR_POSN                      equ 0000h
SMT1PRL_SMT1PR_POSITION                  equ 0000h
SMT1PRL_SMT1PR_SIZE                      equ 0008h
SMT1PRL_SMT1PR_LENGTH                    equ 0008h
SMT1PRL_SMT1PR_MASK                      equ 00FFh
SMT1PRL_SMT1PR0_POSN                     equ 0000h
SMT1PRL_SMT1PR0_POSITION                 equ 0000h
SMT1PRL_SMT1PR0_SIZE                     equ 0001h
SMT1PRL_SMT1PR0_LENGTH                   equ 0001h
SMT1PRL_SMT1PR0_MASK                     equ 0001h
SMT1PRL_SMT1PR1_POSN                     equ 0001h
SMT1PRL_SMT1PR1_POSITION                 equ 0001h
SMT1PRL_SMT1PR1_SIZE                     equ 0001h
SMT1PRL_SMT1PR1_LENGTH                   equ 0001h
SMT1PRL_SMT1PR1_MASK                     equ 0002h
SMT1PRL_SMT1PR2_POSN                     equ 0002h
SMT1PRL_SMT1PR2_POSITION                 equ 0002h
SMT1PRL_SMT1PR2_SIZE                     equ 0001h
SMT1PRL_SMT1PR2_LENGTH                   equ 0001h
SMT1PRL_SMT1PR2_MASK                     equ 0004h
SMT1PRL_SMT1PR3_POSN                     equ 0003h
SMT1PRL_SMT1PR3_POSITION                 equ 0003h
SMT1PRL_SMT1PR3_SIZE                     equ 0001h
SMT1PRL_SMT1PR3_LENGTH                   equ 0001h
SMT1PRL_SMT1PR3_MASK                     equ 0008h
SMT1PRL_SMT1PR4_POSN                     equ 0004h
SMT1PRL_SMT1PR4_POSITION                 equ 0004h
SMT1PRL_SMT1PR4_SIZE                     equ 0001h
SMT1PRL_SMT1PR4_LENGTH                   equ 0001h
SMT1PRL_SMT1PR4_MASK                     equ 0010h
SMT1PRL_SMT1PR5_POSN                     equ 0005h
SMT1PRL_SMT1PR5_POSITION                 equ 0005h
SMT1PRL_SMT1PR5_SIZE                     equ 0001h
SMT1PRL_SMT1PR5_LENGTH                   equ 0001h
SMT1PRL_SMT1PR5_MASK                     equ 0020h
SMT1PRL_SMT1PR6_POSN                     equ 0006h
SMT1PRL_SMT1PR6_POSITION                 equ 0006h
SMT1PRL_SMT1PR6_SIZE                     equ 0001h
SMT1PRL_SMT1PR6_LENGTH                   equ 0001h
SMT1PRL_SMT1PR6_MASK                     equ 0040h
SMT1PRL_SMT1PR7_POSN                     equ 0007h
SMT1PRL_SMT1PR7_POSITION                 equ 0007h
SMT1PRL_SMT1PR7_SIZE                     equ 0001h
SMT1PRL_SMT1PR7_LENGTH                   equ 0001h
SMT1PRL_SMT1PR7_MASK                     equ 0080h

// Register: SMT1PRH
#define SMT1PRH SMT1PRH
SMT1PRH                                  equ 0D96h
// bitfield definitions
SMT1PRH_SMT1PR_POSN                      equ 0000h
SMT1PRH_SMT1PR_POSITION                  equ 0000h
SMT1PRH_SMT1PR_SIZE                      equ 0008h
SMT1PRH_SMT1PR_LENGTH                    equ 0008h
SMT1PRH_SMT1PR_MASK                      equ 00FFh
SMT1PRH_SMT1PR8_POSN                     equ 0000h
SMT1PRH_SMT1PR8_POSITION                 equ 0000h
SMT1PRH_SMT1PR8_SIZE                     equ 0001h
SMT1PRH_SMT1PR8_LENGTH                   equ 0001h
SMT1PRH_SMT1PR8_MASK                     equ 0001h
SMT1PRH_SMT1PR9_POSN                     equ 0001h
SMT1PRH_SMT1PR9_POSITION                 equ 0001h
SMT1PRH_SMT1PR9_SIZE                     equ 0001h
SMT1PRH_SMT1PR9_LENGTH                   equ 0001h
SMT1PRH_SMT1PR9_MASK                     equ 0002h
SMT1PRH_SMT1PR10_POSN                    equ 0002h
SMT1PRH_SMT1PR10_POSITION                equ 0002h
SMT1PRH_SMT1PR10_SIZE                    equ 0001h
SMT1PRH_SMT1PR10_LENGTH                  equ 0001h
SMT1PRH_SMT1PR10_MASK                    equ 0004h
SMT1PRH_SMT1PR11_POSN                    equ 0003h
SMT1PRH_SMT1PR11_POSITION                equ 0003h
SMT1PRH_SMT1PR11_SIZE                    equ 0001h
SMT1PRH_SMT1PR11_LENGTH                  equ 0001h
SMT1PRH_SMT1PR11_MASK                    equ 0008h
SMT1PRH_SMT1PR12_POSN                    equ 0004h
SMT1PRH_SMT1PR12_POSITION                equ 0004h
SMT1PRH_SMT1PR12_SIZE                    equ 0001h
SMT1PRH_SMT1PR12_LENGTH                  equ 0001h
SMT1PRH_SMT1PR12_MASK                    equ 0010h
SMT1PRH_SMT1PR13_POSN                    equ 0005h
SMT1PRH_SMT1PR13_POSITION                equ 0005h
SMT1PRH_SMT1PR13_SIZE                    equ 0001h
SMT1PRH_SMT1PR13_LENGTH                  equ 0001h
SMT1PRH_SMT1PR13_MASK                    equ 0020h
SMT1PRH_SMT1PR14_POSN                    equ 0006h
SMT1PRH_SMT1PR14_POSITION                equ 0006h
SMT1PRH_SMT1PR14_SIZE                    equ 0001h
SMT1PRH_SMT1PR14_LENGTH                  equ 0001h
SMT1PRH_SMT1PR14_MASK                    equ 0040h
SMT1PRH_SMT1PR15_POSN                    equ 0007h
SMT1PRH_SMT1PR15_POSITION                equ 0007h
SMT1PRH_SMT1PR15_SIZE                    equ 0001h
SMT1PRH_SMT1PR15_LENGTH                  equ 0001h
SMT1PRH_SMT1PR15_MASK                    equ 0080h

// Register: SMT1PRU
#define SMT1PRU SMT1PRU
SMT1PRU                                  equ 0D97h
// bitfield definitions
SMT1PRU_SMT1PR_POSN                      equ 0000h
SMT1PRU_SMT1PR_POSITION                  equ 0000h
SMT1PRU_SMT1PR_SIZE                      equ 0008h
SMT1PRU_SMT1PR_LENGTH                    equ 0008h
SMT1PRU_SMT1PR_MASK                      equ 00FFh
SMT1PRU_SMT1PR16_POSN                    equ 0000h
SMT1PRU_SMT1PR16_POSITION                equ 0000h
SMT1PRU_SMT1PR16_SIZE                    equ 0001h
SMT1PRU_SMT1PR16_LENGTH                  equ 0001h
SMT1PRU_SMT1PR16_MASK                    equ 0001h
SMT1PRU_SMT1PR17_POSN                    equ 0001h
SMT1PRU_SMT1PR17_POSITION                equ 0001h
SMT1PRU_SMT1PR17_SIZE                    equ 0001h
SMT1PRU_SMT1PR17_LENGTH                  equ 0001h
SMT1PRU_SMT1PR17_MASK                    equ 0002h
SMT1PRU_SMT1PR18_POSN                    equ 0002h
SMT1PRU_SMT1PR18_POSITION                equ 0002h
SMT1PRU_SMT1PR18_SIZE                    equ 0001h
SMT1PRU_SMT1PR18_LENGTH                  equ 0001h
SMT1PRU_SMT1PR18_MASK                    equ 0004h
SMT1PRU_SMT1PR19_POSN                    equ 0003h
SMT1PRU_SMT1PR19_POSITION                equ 0003h
SMT1PRU_SMT1PR19_SIZE                    equ 0001h
SMT1PRU_SMT1PR19_LENGTH                  equ 0001h
SMT1PRU_SMT1PR19_MASK                    equ 0008h
SMT1PRU_SMT1PR20_POSN                    equ 0004h
SMT1PRU_SMT1PR20_POSITION                equ 0004h
SMT1PRU_SMT1PR20_SIZE                    equ 0001h
SMT1PRU_SMT1PR20_LENGTH                  equ 0001h
SMT1PRU_SMT1PR20_MASK                    equ 0010h
SMT1PRU_SMT1PR21_POSN                    equ 0005h
SMT1PRU_SMT1PR21_POSITION                equ 0005h
SMT1PRU_SMT1PR21_SIZE                    equ 0001h
SMT1PRU_SMT1PR21_LENGTH                  equ 0001h
SMT1PRU_SMT1PR21_MASK                    equ 0020h
SMT1PRU_SMT1PR22_POSN                    equ 0006h
SMT1PRU_SMT1PR22_POSITION                equ 0006h
SMT1PRU_SMT1PR22_SIZE                    equ 0001h
SMT1PRU_SMT1PR22_LENGTH                  equ 0001h
SMT1PRU_SMT1PR22_MASK                    equ 0040h
SMT1PRU_SMT1PR23_POSN                    equ 0007h
SMT1PRU_SMT1PR23_POSITION                equ 0007h
SMT1PRU_SMT1PR23_SIZE                    equ 0001h
SMT1PRU_SMT1PR23_LENGTH                  equ 0001h
SMT1PRU_SMT1PR23_MASK                    equ 0080h

// Register: SMT1CON0
#define SMT1CON0 SMT1CON0
SMT1CON0                                 equ 0D98h
// bitfield definitions
SMT1CON0_SMT1PS_POSN                     equ 0000h
SMT1CON0_SMT1PS_POSITION                 equ 0000h
SMT1CON0_SMT1PS_SIZE                     equ 0002h
SMT1CON0_SMT1PS_LENGTH                   equ 0002h
SMT1CON0_SMT1PS_MASK                     equ 0003h
SMT1CON0_CPOL_POSN                       equ 0002h
SMT1CON0_CPOL_POSITION                   equ 0002h
SMT1CON0_CPOL_SIZE                       equ 0001h
SMT1CON0_CPOL_LENGTH                     equ 0001h
SMT1CON0_CPOL_MASK                       equ 0004h
SMT1CON0_SPOL_POSN                       equ 0003h
SMT1CON0_SPOL_POSITION                   equ 0003h
SMT1CON0_SPOL_SIZE                       equ 0001h
SMT1CON0_SPOL_LENGTH                     equ 0001h
SMT1CON0_SPOL_MASK                       equ 0008h
SMT1CON0_WPOL_POSN                       equ 0004h
SMT1CON0_WPOL_POSITION                   equ 0004h
SMT1CON0_WPOL_SIZE                       equ 0001h
SMT1CON0_WPOL_LENGTH                     equ 0001h
SMT1CON0_WPOL_MASK                       equ 0010h
SMT1CON0_STP_POSN                        equ 0005h
SMT1CON0_STP_POSITION                    equ 0005h
SMT1CON0_STP_SIZE                        equ 0001h
SMT1CON0_STP_LENGTH                      equ 0001h
SMT1CON0_STP_MASK                        equ 0020h
SMT1CON0_EN_POSN                         equ 0007h
SMT1CON0_EN_POSITION                     equ 0007h
SMT1CON0_EN_SIZE                         equ 0001h
SMT1CON0_EN_LENGTH                       equ 0001h
SMT1CON0_EN_MASK                         equ 0080h
SMT1CON0_SMT1PS0_POSN                    equ 0000h
SMT1CON0_SMT1PS0_POSITION                equ 0000h
SMT1CON0_SMT1PS0_SIZE                    equ 0001h
SMT1CON0_SMT1PS0_LENGTH                  equ 0001h
SMT1CON0_SMT1PS0_MASK                    equ 0001h
SMT1CON0_SMT1PS1_POSN                    equ 0001h
SMT1CON0_SMT1PS1_POSITION                equ 0001h
SMT1CON0_SMT1PS1_SIZE                    equ 0001h
SMT1CON0_SMT1PS1_LENGTH                  equ 0001h
SMT1CON0_SMT1PS1_MASK                    equ 0002h

// Register: SMT1CON1
#define SMT1CON1 SMT1CON1
SMT1CON1                                 equ 0D99h
// bitfield definitions
SMT1CON1_MODE_POSN                       equ 0000h
SMT1CON1_MODE_POSITION                   equ 0000h
SMT1CON1_MODE_SIZE                       equ 0004h
SMT1CON1_MODE_LENGTH                     equ 0004h
SMT1CON1_MODE_MASK                       equ 000Fh
SMT1CON1_REPEAT_POSN                     equ 0006h
SMT1CON1_REPEAT_POSITION                 equ 0006h
SMT1CON1_REPEAT_SIZE                     equ 0001h
SMT1CON1_REPEAT_LENGTH                   equ 0001h
SMT1CON1_REPEAT_MASK                     equ 0040h
SMT1CON1_SMT1GO_POSN                     equ 0007h
SMT1CON1_SMT1GO_POSITION                 equ 0007h
SMT1CON1_SMT1GO_SIZE                     equ 0001h
SMT1CON1_SMT1GO_LENGTH                   equ 0001h
SMT1CON1_SMT1GO_MASK                     equ 0080h
SMT1CON1_MODE0_POSN                      equ 0000h
SMT1CON1_MODE0_POSITION                  equ 0000h
SMT1CON1_MODE0_SIZE                      equ 0001h
SMT1CON1_MODE0_LENGTH                    equ 0001h
SMT1CON1_MODE0_MASK                      equ 0001h
SMT1CON1_MODE1_POSN                      equ 0001h
SMT1CON1_MODE1_POSITION                  equ 0001h
SMT1CON1_MODE1_SIZE                      equ 0001h
SMT1CON1_MODE1_LENGTH                    equ 0001h
SMT1CON1_MODE1_MASK                      equ 0002h
SMT1CON1_MODE2_POSN                      equ 0002h
SMT1CON1_MODE2_POSITION                  equ 0002h
SMT1CON1_MODE2_SIZE                      equ 0001h
SMT1CON1_MODE2_LENGTH                    equ 0001h
SMT1CON1_MODE2_MASK                      equ 0004h
SMT1CON1_MODE3_POSN                      equ 0003h
SMT1CON1_MODE3_POSITION                  equ 0003h
SMT1CON1_MODE3_SIZE                      equ 0001h
SMT1CON1_MODE3_LENGTH                    equ 0001h
SMT1CON1_MODE3_MASK                      equ 0008h
SMT1CON1_SMT1MODE_POSN                   equ 0000h
SMT1CON1_SMT1MODE_POSITION               equ 0000h
SMT1CON1_SMT1MODE_SIZE                   equ 0004h
SMT1CON1_SMT1MODE_LENGTH                 equ 0004h
SMT1CON1_SMT1MODE_MASK                   equ 000Fh
SMT1CON1_SMT1REPEAT_POSN                 equ 0006h
SMT1CON1_SMT1REPEAT_POSITION             equ 0006h
SMT1CON1_SMT1REPEAT_SIZE                 equ 0001h
SMT1CON1_SMT1REPEAT_LENGTH               equ 0001h
SMT1CON1_SMT1REPEAT_MASK                 equ 0040h
SMT1CON1_SMT1MODE0_POSN                  equ 0000h
SMT1CON1_SMT1MODE0_POSITION              equ 0000h
SMT1CON1_SMT1MODE0_SIZE                  equ 0001h
SMT1CON1_SMT1MODE0_LENGTH                equ 0001h
SMT1CON1_SMT1MODE0_MASK                  equ 0001h
SMT1CON1_SMT1MODE1_POSN                  equ 0001h
SMT1CON1_SMT1MODE1_POSITION              equ 0001h
SMT1CON1_SMT1MODE1_SIZE                  equ 0001h
SMT1CON1_SMT1MODE1_LENGTH                equ 0001h
SMT1CON1_SMT1MODE1_MASK                  equ 0002h
SMT1CON1_SMT1MODE2_POSN                  equ 0002h
SMT1CON1_SMT1MODE2_POSITION              equ 0002h
SMT1CON1_SMT1MODE2_SIZE                  equ 0001h
SMT1CON1_SMT1MODE2_LENGTH                equ 0001h
SMT1CON1_SMT1MODE2_MASK                  equ 0004h
SMT1CON1_SMT1MODE3_POSN                  equ 0003h
SMT1CON1_SMT1MODE3_POSITION              equ 0003h
SMT1CON1_SMT1MODE3_SIZE                  equ 0001h
SMT1CON1_SMT1MODE3_LENGTH                equ 0001h
SMT1CON1_SMT1MODE3_MASK                  equ 0008h

// Register: SMT1STAT
#define SMT1STAT SMT1STAT
SMT1STAT                                 equ 0D9Ah
// bitfield definitions
SMT1STAT_AS_POSN                         equ 0000h
SMT1STAT_AS_POSITION                     equ 0000h
SMT1STAT_AS_SIZE                         equ 0001h
SMT1STAT_AS_LENGTH                       equ 0001h
SMT1STAT_AS_MASK                         equ 0001h
SMT1STAT_WS_POSN                         equ 0001h
SMT1STAT_WS_POSITION                     equ 0001h
SMT1STAT_WS_SIZE                         equ 0001h
SMT1STAT_WS_LENGTH                       equ 0001h
SMT1STAT_WS_MASK                         equ 0002h
SMT1STAT_TS_POSN                         equ 0002h
SMT1STAT_TS_POSITION                     equ 0002h
SMT1STAT_TS_SIZE                         equ 0001h
SMT1STAT_TS_LENGTH                       equ 0001h
SMT1STAT_TS_MASK                         equ 0004h
SMT1STAT_RST_POSN                        equ 0005h
SMT1STAT_RST_POSITION                    equ 0005h
SMT1STAT_RST_SIZE                        equ 0001h
SMT1STAT_RST_LENGTH                      equ 0001h
SMT1STAT_RST_MASK                        equ 0020h
SMT1STAT_CPWUP_POSN                      equ 0006h
SMT1STAT_CPWUP_POSITION                  equ 0006h
SMT1STAT_CPWUP_SIZE                      equ 0001h
SMT1STAT_CPWUP_LENGTH                    equ 0001h
SMT1STAT_CPWUP_MASK                      equ 0040h
SMT1STAT_CPRUP_POSN                      equ 0007h
SMT1STAT_CPRUP_POSITION                  equ 0007h
SMT1STAT_CPRUP_SIZE                      equ 0001h
SMT1STAT_CPRUP_LENGTH                    equ 0001h
SMT1STAT_CPRUP_MASK                      equ 0080h
SMT1STAT_SMT1AS_POSN                     equ 0000h
SMT1STAT_SMT1AS_POSITION                 equ 0000h
SMT1STAT_SMT1AS_SIZE                     equ 0001h
SMT1STAT_SMT1AS_LENGTH                   equ 0001h
SMT1STAT_SMT1AS_MASK                     equ 0001h
SMT1STAT_SMT1WS_POSN                     equ 0001h
SMT1STAT_SMT1WS_POSITION                 equ 0001h
SMT1STAT_SMT1WS_SIZE                     equ 0001h
SMT1STAT_SMT1WS_LENGTH                   equ 0001h
SMT1STAT_SMT1WS_MASK                     equ 0002h
SMT1STAT_SMT1TS_POSN                     equ 0002h
SMT1STAT_SMT1TS_POSITION                 equ 0002h
SMT1STAT_SMT1TS_SIZE                     equ 0001h
SMT1STAT_SMT1TS_LENGTH                   equ 0001h
SMT1STAT_SMT1TS_MASK                     equ 0004h
SMT1STAT_SMT1RESET_POSN                  equ 0005h
SMT1STAT_SMT1RESET_POSITION              equ 0005h
SMT1STAT_SMT1RESET_SIZE                  equ 0001h
SMT1STAT_SMT1RESET_LENGTH                equ 0001h
SMT1STAT_SMT1RESET_MASK                  equ 0020h
SMT1STAT_SMT1CPWUP_POSN                  equ 0006h
SMT1STAT_SMT1CPWUP_POSITION              equ 0006h
SMT1STAT_SMT1CPWUP_SIZE                  equ 0001h
SMT1STAT_SMT1CPWUP_LENGTH                equ 0001h
SMT1STAT_SMT1CPWUP_MASK                  equ 0040h
SMT1STAT_SMT1CPRUP_POSN                  equ 0007h
SMT1STAT_SMT1CPRUP_POSITION              equ 0007h
SMT1STAT_SMT1CPRUP_SIZE                  equ 0001h
SMT1STAT_SMT1CPRUP_LENGTH                equ 0001h
SMT1STAT_SMT1CPRUP_MASK                  equ 0080h

// Register: SMT1CLK
#define SMT1CLK SMT1CLK
SMT1CLK                                  equ 0D9Bh
// bitfield definitions
SMT1CLK_CSEL_POSN                        equ 0000h
SMT1CLK_CSEL_POSITION                    equ 0000h
SMT1CLK_CSEL_SIZE                        equ 0008h
SMT1CLK_CSEL_LENGTH                      equ 0008h
SMT1CLK_CSEL_MASK                        equ 00FFh
SMT1CLK_CSEL0_POSN                       equ 0000h
SMT1CLK_CSEL0_POSITION                   equ 0000h
SMT1CLK_CSEL0_SIZE                       equ 0001h
SMT1CLK_CSEL0_LENGTH                     equ 0001h
SMT1CLK_CSEL0_MASK                       equ 0001h
SMT1CLK_CSEL1_POSN                       equ 0001h
SMT1CLK_CSEL1_POSITION                   equ 0001h
SMT1CLK_CSEL1_SIZE                       equ 0001h
SMT1CLK_CSEL1_LENGTH                     equ 0001h
SMT1CLK_CSEL1_MASK                       equ 0002h
SMT1CLK_CSEL2_POSN                       equ 0002h
SMT1CLK_CSEL2_POSITION                   equ 0002h
SMT1CLK_CSEL2_SIZE                       equ 0001h
SMT1CLK_CSEL2_LENGTH                     equ 0001h
SMT1CLK_CSEL2_MASK                       equ 0004h
SMT1CLK_SMT1CSEL_POSN                    equ 0000h
SMT1CLK_SMT1CSEL_POSITION                equ 0000h
SMT1CLK_SMT1CSEL_SIZE                    equ 0008h
SMT1CLK_SMT1CSEL_LENGTH                  equ 0008h
SMT1CLK_SMT1CSEL_MASK                    equ 00FFh
SMT1CLK_SMT1CSEL0_POSN                   equ 0000h
SMT1CLK_SMT1CSEL0_POSITION               equ 0000h
SMT1CLK_SMT1CSEL0_SIZE                   equ 0001h
SMT1CLK_SMT1CSEL0_LENGTH                 equ 0001h
SMT1CLK_SMT1CSEL0_MASK                   equ 0001h
SMT1CLK_SMT1CSEL1_POSN                   equ 0001h
SMT1CLK_SMT1CSEL1_POSITION               equ 0001h
SMT1CLK_SMT1CSEL1_SIZE                   equ 0001h
SMT1CLK_SMT1CSEL1_LENGTH                 equ 0001h
SMT1CLK_SMT1CSEL1_MASK                   equ 0002h
SMT1CLK_SMT1CSEL2_POSN                   equ 0002h
SMT1CLK_SMT1CSEL2_POSITION               equ 0002h
SMT1CLK_SMT1CSEL2_SIZE                   equ 0001h
SMT1CLK_SMT1CSEL2_LENGTH                 equ 0001h
SMT1CLK_SMT1CSEL2_MASK                   equ 0004h

// Register: SMT1SIG
#define SMT1SIG SMT1SIG
SMT1SIG                                  equ 0D9Ch
// bitfield definitions
SMT1SIG_SSEL_POSN                        equ 0000h
SMT1SIG_SSEL_POSITION                    equ 0000h
SMT1SIG_SSEL_SIZE                        equ 0008h
SMT1SIG_SSEL_LENGTH                      equ 0008h
SMT1SIG_SSEL_MASK                        equ 00FFh
SMT1SIG_SSEL0_POSN                       equ 0000h
SMT1SIG_SSEL0_POSITION                   equ 0000h
SMT1SIG_SSEL0_SIZE                       equ 0001h
SMT1SIG_SSEL0_LENGTH                     equ 0001h
SMT1SIG_SSEL0_MASK                       equ 0001h
SMT1SIG_SSEL1_POSN                       equ 0001h
SMT1SIG_SSEL1_POSITION                   equ 0001h
SMT1SIG_SSEL1_SIZE                       equ 0001h
SMT1SIG_SSEL1_LENGTH                     equ 0001h
SMT1SIG_SSEL1_MASK                       equ 0002h
SMT1SIG_SSEL2_POSN                       equ 0002h
SMT1SIG_SSEL2_POSITION                   equ 0002h
SMT1SIG_SSEL2_SIZE                       equ 0001h
SMT1SIG_SSEL2_LENGTH                     equ 0001h
SMT1SIG_SSEL2_MASK                       equ 0004h
SMT1SIG_SSEL3_POSN                       equ 0003h
SMT1SIG_SSEL3_POSITION                   equ 0003h
SMT1SIG_SSEL3_SIZE                       equ 0001h
SMT1SIG_SSEL3_LENGTH                     equ 0001h
SMT1SIG_SSEL3_MASK                       equ 0008h
SMT1SIG_SSEL4_POSN                       equ 0004h
SMT1SIG_SSEL4_POSITION                   equ 0004h
SMT1SIG_SSEL4_SIZE                       equ 0001h
SMT1SIG_SSEL4_LENGTH                     equ 0001h
SMT1SIG_SSEL4_MASK                       equ 0010h
SMT1SIG_SMT1SSEL_POSN                    equ 0000h
SMT1SIG_SMT1SSEL_POSITION                equ 0000h
SMT1SIG_SMT1SSEL_SIZE                    equ 0008h
SMT1SIG_SMT1SSEL_LENGTH                  equ 0008h
SMT1SIG_SMT1SSEL_MASK                    equ 00FFh
SMT1SIG_SMT1SSEL0_POSN                   equ 0000h
SMT1SIG_SMT1SSEL0_POSITION               equ 0000h
SMT1SIG_SMT1SSEL0_SIZE                   equ 0001h
SMT1SIG_SMT1SSEL0_LENGTH                 equ 0001h
SMT1SIG_SMT1SSEL0_MASK                   equ 0001h
SMT1SIG_SMT1SSEL1_POSN                   equ 0001h
SMT1SIG_SMT1SSEL1_POSITION               equ 0001h
SMT1SIG_SMT1SSEL1_SIZE                   equ 0001h
SMT1SIG_SMT1SSEL1_LENGTH                 equ 0001h
SMT1SIG_SMT1SSEL1_MASK                   equ 0002h
SMT1SIG_SMT1SSEL2_POSN                   equ 0002h
SMT1SIG_SMT1SSEL2_POSITION               equ 0002h
SMT1SIG_SMT1SSEL2_SIZE                   equ 0001h
SMT1SIG_SMT1SSEL2_LENGTH                 equ 0001h
SMT1SIG_SMT1SSEL2_MASK                   equ 0004h
SMT1SIG_SMT1SSEL3_POSN                   equ 0003h
SMT1SIG_SMT1SSEL3_POSITION               equ 0003h
SMT1SIG_SMT1SSEL3_SIZE                   equ 0001h
SMT1SIG_SMT1SSEL3_LENGTH                 equ 0001h
SMT1SIG_SMT1SSEL3_MASK                   equ 0008h
SMT1SIG_SMT1SSEL4_POSN                   equ 0004h
SMT1SIG_SMT1SSEL4_POSITION               equ 0004h
SMT1SIG_SMT1SSEL4_SIZE                   equ 0001h
SMT1SIG_SMT1SSEL4_LENGTH                 equ 0001h
SMT1SIG_SMT1SSEL4_MASK                   equ 0010h

// Register: SMT1WIN
#define SMT1WIN SMT1WIN
SMT1WIN                                  equ 0D9Dh
// bitfield definitions
SMT1WIN_WSEL_POSN                        equ 0000h
SMT1WIN_WSEL_POSITION                    equ 0000h
SMT1WIN_WSEL_SIZE                        equ 0008h
SMT1WIN_WSEL_LENGTH                      equ 0008h
SMT1WIN_WSEL_MASK                        equ 00FFh
SMT1WIN_WSEL0_POSN                       equ 0000h
SMT1WIN_WSEL0_POSITION                   equ 0000h
SMT1WIN_WSEL0_SIZE                       equ 0001h
SMT1WIN_WSEL0_LENGTH                     equ 0001h
SMT1WIN_WSEL0_MASK                       equ 0001h
SMT1WIN_WSEL1_POSN                       equ 0001h
SMT1WIN_WSEL1_POSITION                   equ 0001h
SMT1WIN_WSEL1_SIZE                       equ 0001h
SMT1WIN_WSEL1_LENGTH                     equ 0001h
SMT1WIN_WSEL1_MASK                       equ 0002h
SMT1WIN_WSEL2_POSN                       equ 0002h
SMT1WIN_WSEL2_POSITION                   equ 0002h
SMT1WIN_WSEL2_SIZE                       equ 0001h
SMT1WIN_WSEL2_LENGTH                     equ 0001h
SMT1WIN_WSEL2_MASK                       equ 0004h
SMT1WIN_WSEL3_POSN                       equ 0003h
SMT1WIN_WSEL3_POSITION                   equ 0003h
SMT1WIN_WSEL3_SIZE                       equ 0001h
SMT1WIN_WSEL3_LENGTH                     equ 0001h
SMT1WIN_WSEL3_MASK                       equ 0008h
SMT1WIN_WSEL4_POSN                       equ 0004h
SMT1WIN_WSEL4_POSITION                   equ 0004h
SMT1WIN_WSEL4_SIZE                       equ 0001h
SMT1WIN_WSEL4_LENGTH                     equ 0001h
SMT1WIN_WSEL4_MASK                       equ 0010h
SMT1WIN_SMT1WSEL_POSN                    equ 0000h
SMT1WIN_SMT1WSEL_POSITION                equ 0000h
SMT1WIN_SMT1WSEL_SIZE                    equ 0008h
SMT1WIN_SMT1WSEL_LENGTH                  equ 0008h
SMT1WIN_SMT1WSEL_MASK                    equ 00FFh
SMT1WIN_SMT1WSEL0_POSN                   equ 0000h
SMT1WIN_SMT1WSEL0_POSITION               equ 0000h
SMT1WIN_SMT1WSEL0_SIZE                   equ 0001h
SMT1WIN_SMT1WSEL0_LENGTH                 equ 0001h
SMT1WIN_SMT1WSEL0_MASK                   equ 0001h
SMT1WIN_SMT1WSEL1_POSN                   equ 0001h
SMT1WIN_SMT1WSEL1_POSITION               equ 0001h
SMT1WIN_SMT1WSEL1_SIZE                   equ 0001h
SMT1WIN_SMT1WSEL1_LENGTH                 equ 0001h
SMT1WIN_SMT1WSEL1_MASK                   equ 0002h
SMT1WIN_SMT1WSEL2_POSN                   equ 0002h
SMT1WIN_SMT1WSEL2_POSITION               equ 0002h
SMT1WIN_SMT1WSEL2_SIZE                   equ 0001h
SMT1WIN_SMT1WSEL2_LENGTH                 equ 0001h
SMT1WIN_SMT1WSEL2_MASK                   equ 0004h
SMT1WIN_SMT1WSEL3_POSN                   equ 0003h
SMT1WIN_SMT1WSEL3_POSITION               equ 0003h
SMT1WIN_SMT1WSEL3_SIZE                   equ 0001h
SMT1WIN_SMT1WSEL3_LENGTH                 equ 0001h
SMT1WIN_SMT1WSEL3_MASK                   equ 0008h
SMT1WIN_SMT1WSEL4_POSN                   equ 0004h
SMT1WIN_SMT1WSEL4_POSITION               equ 0004h
SMT1WIN_SMT1WSEL4_SIZE                   equ 0001h
SMT1WIN_SMT1WSEL4_LENGTH                 equ 0001h
SMT1WIN_SMT1WSEL4_MASK                   equ 0010h

// Register: SMT2TMRL
#define SMT2TMRL SMT2TMRL
SMT2TMRL                                 equ 0D9Eh
// bitfield definitions
SMT2TMRL_SMT2TMR_POSN                    equ 0000h
SMT2TMRL_SMT2TMR_POSITION                equ 0000h
SMT2TMRL_SMT2TMR_SIZE                    equ 0008h
SMT2TMRL_SMT2TMR_LENGTH                  equ 0008h
SMT2TMRL_SMT2TMR_MASK                    equ 00FFh
SMT2TMRL_SMT2TMR0_POSN                   equ 0000h
SMT2TMRL_SMT2TMR0_POSITION               equ 0000h
SMT2TMRL_SMT2TMR0_SIZE                   equ 0001h
SMT2TMRL_SMT2TMR0_LENGTH                 equ 0001h
SMT2TMRL_SMT2TMR0_MASK                   equ 0001h
SMT2TMRL_SMT2TMR1_POSN                   equ 0001h
SMT2TMRL_SMT2TMR1_POSITION               equ 0001h
SMT2TMRL_SMT2TMR1_SIZE                   equ 0001h
SMT2TMRL_SMT2TMR1_LENGTH                 equ 0001h
SMT2TMRL_SMT2TMR1_MASK                   equ 0002h
SMT2TMRL_SMT2TMR2_POSN                   equ 0002h
SMT2TMRL_SMT2TMR2_POSITION               equ 0002h
SMT2TMRL_SMT2TMR2_SIZE                   equ 0001h
SMT2TMRL_SMT2TMR2_LENGTH                 equ 0001h
SMT2TMRL_SMT2TMR2_MASK                   equ 0004h
SMT2TMRL_SMT2TMR3_POSN                   equ 0003h
SMT2TMRL_SMT2TMR3_POSITION               equ 0003h
SMT2TMRL_SMT2TMR3_SIZE                   equ 0001h
SMT2TMRL_SMT2TMR3_LENGTH                 equ 0001h
SMT2TMRL_SMT2TMR3_MASK                   equ 0008h
SMT2TMRL_SMT2TMR4_POSN                   equ 0004h
SMT2TMRL_SMT2TMR4_POSITION               equ 0004h
SMT2TMRL_SMT2TMR4_SIZE                   equ 0001h
SMT2TMRL_SMT2TMR4_LENGTH                 equ 0001h
SMT2TMRL_SMT2TMR4_MASK                   equ 0010h
SMT2TMRL_SMT2TMR5_POSN                   equ 0005h
SMT2TMRL_SMT2TMR5_POSITION               equ 0005h
SMT2TMRL_SMT2TMR5_SIZE                   equ 0001h
SMT2TMRL_SMT2TMR5_LENGTH                 equ 0001h
SMT2TMRL_SMT2TMR5_MASK                   equ 0020h
SMT2TMRL_SMT2TMR6_POSN                   equ 0006h
SMT2TMRL_SMT2TMR6_POSITION               equ 0006h
SMT2TMRL_SMT2TMR6_SIZE                   equ 0001h
SMT2TMRL_SMT2TMR6_LENGTH                 equ 0001h
SMT2TMRL_SMT2TMR6_MASK                   equ 0040h
SMT2TMRL_SMT2TMR7_POSN                   equ 0007h
SMT2TMRL_SMT2TMR7_POSITION               equ 0007h
SMT2TMRL_SMT2TMR7_SIZE                   equ 0001h
SMT2TMRL_SMT2TMR7_LENGTH                 equ 0001h
SMT2TMRL_SMT2TMR7_MASK                   equ 0080h

// Register: SMT2TMRH
#define SMT2TMRH SMT2TMRH
SMT2TMRH                                 equ 0D9Fh
// bitfield definitions
SMT2TMRH_SMT2TMR_POSN                    equ 0000h
SMT2TMRH_SMT2TMR_POSITION                equ 0000h
SMT2TMRH_SMT2TMR_SIZE                    equ 0008h
SMT2TMRH_SMT2TMR_LENGTH                  equ 0008h
SMT2TMRH_SMT2TMR_MASK                    equ 00FFh
SMT2TMRH_SMT2TMR8_POSN                   equ 0000h
SMT2TMRH_SMT2TMR8_POSITION               equ 0000h
SMT2TMRH_SMT2TMR8_SIZE                   equ 0001h
SMT2TMRH_SMT2TMR8_LENGTH                 equ 0001h
SMT2TMRH_SMT2TMR8_MASK                   equ 0001h
SMT2TMRH_SMT2TMR9_POSN                   equ 0001h
SMT2TMRH_SMT2TMR9_POSITION               equ 0001h
SMT2TMRH_SMT2TMR9_SIZE                   equ 0001h
SMT2TMRH_SMT2TMR9_LENGTH                 equ 0001h
SMT2TMRH_SMT2TMR9_MASK                   equ 0002h
SMT2TMRH_SMT2TMR10_POSN                  equ 0002h
SMT2TMRH_SMT2TMR10_POSITION              equ 0002h
SMT2TMRH_SMT2TMR10_SIZE                  equ 0001h
SMT2TMRH_SMT2TMR10_LENGTH                equ 0001h
SMT2TMRH_SMT2TMR10_MASK                  equ 0004h
SMT2TMRH_SMT2TMR11_POSN                  equ 0003h
SMT2TMRH_SMT2TMR11_POSITION              equ 0003h
SMT2TMRH_SMT2TMR11_SIZE                  equ 0001h
SMT2TMRH_SMT2TMR11_LENGTH                equ 0001h
SMT2TMRH_SMT2TMR11_MASK                  equ 0008h
SMT2TMRH_SMT2TMR12_POSN                  equ 0004h
SMT2TMRH_SMT2TMR12_POSITION              equ 0004h
SMT2TMRH_SMT2TMR12_SIZE                  equ 0001h
SMT2TMRH_SMT2TMR12_LENGTH                equ 0001h
SMT2TMRH_SMT2TMR12_MASK                  equ 0010h
SMT2TMRH_SMT2TMR13_POSN                  equ 0005h
SMT2TMRH_SMT2TMR13_POSITION              equ 0005h
SMT2TMRH_SMT2TMR13_SIZE                  equ 0001h
SMT2TMRH_SMT2TMR13_LENGTH                equ 0001h
SMT2TMRH_SMT2TMR13_MASK                  equ 0020h
SMT2TMRH_SMT2TMR14_POSN                  equ 0006h
SMT2TMRH_SMT2TMR14_POSITION              equ 0006h
SMT2TMRH_SMT2TMR14_SIZE                  equ 0001h
SMT2TMRH_SMT2TMR14_LENGTH                equ 0001h
SMT2TMRH_SMT2TMR14_MASK                  equ 0040h
SMT2TMRH_SMT2TMR15_POSN                  equ 0007h
SMT2TMRH_SMT2TMR15_POSITION              equ 0007h
SMT2TMRH_SMT2TMR15_SIZE                  equ 0001h
SMT2TMRH_SMT2TMR15_LENGTH                equ 0001h
SMT2TMRH_SMT2TMR15_MASK                  equ 0080h

// Register: SMT2TMRU
#define SMT2TMRU SMT2TMRU
SMT2TMRU                                 equ 0DA0h
// bitfield definitions
SMT2TMRU_SMT2TMR_POSN                    equ 0000h
SMT2TMRU_SMT2TMR_POSITION                equ 0000h
SMT2TMRU_SMT2TMR_SIZE                    equ 0008h
SMT2TMRU_SMT2TMR_LENGTH                  equ 0008h
SMT2TMRU_SMT2TMR_MASK                    equ 00FFh
SMT2TMRU_SMT2TMR16_POSN                  equ 0000h
SMT2TMRU_SMT2TMR16_POSITION              equ 0000h
SMT2TMRU_SMT2TMR16_SIZE                  equ 0001h
SMT2TMRU_SMT2TMR16_LENGTH                equ 0001h
SMT2TMRU_SMT2TMR16_MASK                  equ 0001h
SMT2TMRU_SMT2TMR17_POSN                  equ 0001h
SMT2TMRU_SMT2TMR17_POSITION              equ 0001h
SMT2TMRU_SMT2TMR17_SIZE                  equ 0001h
SMT2TMRU_SMT2TMR17_LENGTH                equ 0001h
SMT2TMRU_SMT2TMR17_MASK                  equ 0002h
SMT2TMRU_SMT2TMR18_POSN                  equ 0002h
SMT2TMRU_SMT2TMR18_POSITION              equ 0002h
SMT2TMRU_SMT2TMR18_SIZE                  equ 0001h
SMT2TMRU_SMT2TMR18_LENGTH                equ 0001h
SMT2TMRU_SMT2TMR18_MASK                  equ 0004h
SMT2TMRU_SMT2TMR19_POSN                  equ 0003h
SMT2TMRU_SMT2TMR19_POSITION              equ 0003h
SMT2TMRU_SMT2TMR19_SIZE                  equ 0001h
SMT2TMRU_SMT2TMR19_LENGTH                equ 0001h
SMT2TMRU_SMT2TMR19_MASK                  equ 0008h
SMT2TMRU_SMT2TMR20_POSN                  equ 0004h
SMT2TMRU_SMT2TMR20_POSITION              equ 0004h
SMT2TMRU_SMT2TMR20_SIZE                  equ 0001h
SMT2TMRU_SMT2TMR20_LENGTH                equ 0001h
SMT2TMRU_SMT2TMR20_MASK                  equ 0010h
SMT2TMRU_SMT2TMR21_POSN                  equ 0005h
SMT2TMRU_SMT2TMR21_POSITION              equ 0005h
SMT2TMRU_SMT2TMR21_SIZE                  equ 0001h
SMT2TMRU_SMT2TMR21_LENGTH                equ 0001h
SMT2TMRU_SMT2TMR21_MASK                  equ 0020h
SMT2TMRU_SMT2TMR22_POSN                  equ 0006h
SMT2TMRU_SMT2TMR22_POSITION              equ 0006h
SMT2TMRU_SMT2TMR22_SIZE                  equ 0001h
SMT2TMRU_SMT2TMR22_LENGTH                equ 0001h
SMT2TMRU_SMT2TMR22_MASK                  equ 0040h
SMT2TMRU_SMT2TMR23_POSN                  equ 0007h
SMT2TMRU_SMT2TMR23_POSITION              equ 0007h
SMT2TMRU_SMT2TMR23_SIZE                  equ 0001h
SMT2TMRU_SMT2TMR23_LENGTH                equ 0001h
SMT2TMRU_SMT2TMR23_MASK                  equ 0080h

// Register: SMT2CPRL
#define SMT2CPRL SMT2CPRL
SMT2CPRL                                 equ 0DA1h
// bitfield definitions
SMT2CPRL_SMT2CPR_POSN                    equ 0000h
SMT2CPRL_SMT2CPR_POSITION                equ 0000h
SMT2CPRL_SMT2CPR_SIZE                    equ 0008h
SMT2CPRL_SMT2CPR_LENGTH                  equ 0008h
SMT2CPRL_SMT2CPR_MASK                    equ 00FFh
SMT2CPRL_SMT2CPR0_POSN                   equ 0000h
SMT2CPRL_SMT2CPR0_POSITION               equ 0000h
SMT2CPRL_SMT2CPR0_SIZE                   equ 0001h
SMT2CPRL_SMT2CPR0_LENGTH                 equ 0001h
SMT2CPRL_SMT2CPR0_MASK                   equ 0001h
SMT2CPRL_SMT2CPR1_POSN                   equ 0001h
SMT2CPRL_SMT2CPR1_POSITION               equ 0001h
SMT2CPRL_SMT2CPR1_SIZE                   equ 0001h
SMT2CPRL_SMT2CPR1_LENGTH                 equ 0001h
SMT2CPRL_SMT2CPR1_MASK                   equ 0002h
SMT2CPRL_SMT2CPR2_POSN                   equ 0002h
SMT2CPRL_SMT2CPR2_POSITION               equ 0002h
SMT2CPRL_SMT2CPR2_SIZE                   equ 0001h
SMT2CPRL_SMT2CPR2_LENGTH                 equ 0001h
SMT2CPRL_SMT2CPR2_MASK                   equ 0004h
SMT2CPRL_SMT2CPR3_POSN                   equ 0003h
SMT2CPRL_SMT2CPR3_POSITION               equ 0003h
SMT2CPRL_SMT2CPR3_SIZE                   equ 0001h
SMT2CPRL_SMT2CPR3_LENGTH                 equ 0001h
SMT2CPRL_SMT2CPR3_MASK                   equ 0008h
SMT2CPRL_SMT2CPR4_POSN                   equ 0004h
SMT2CPRL_SMT2CPR4_POSITION               equ 0004h
SMT2CPRL_SMT2CPR4_SIZE                   equ 0001h
SMT2CPRL_SMT2CPR4_LENGTH                 equ 0001h
SMT2CPRL_SMT2CPR4_MASK                   equ 0010h
SMT2CPRL_SMT2CPR5_POSN                   equ 0005h
SMT2CPRL_SMT2CPR5_POSITION               equ 0005h
SMT2CPRL_SMT2CPR5_SIZE                   equ 0001h
SMT2CPRL_SMT2CPR5_LENGTH                 equ 0001h
SMT2CPRL_SMT2CPR5_MASK                   equ 0020h
SMT2CPRL_SMT2CPR6_POSN                   equ 0006h
SMT2CPRL_SMT2CPR6_POSITION               equ 0006h
SMT2CPRL_SMT2CPR6_SIZE                   equ 0001h
SMT2CPRL_SMT2CPR6_LENGTH                 equ 0001h
SMT2CPRL_SMT2CPR6_MASK                   equ 0040h
SMT2CPRL_SMT2CPR7_POSN                   equ 0007h
SMT2CPRL_SMT2CPR7_POSITION               equ 0007h
SMT2CPRL_SMT2CPR7_SIZE                   equ 0001h
SMT2CPRL_SMT2CPR7_LENGTH                 equ 0001h
SMT2CPRL_SMT2CPR7_MASK                   equ 0080h

// Register: SMT2CPRH
#define SMT2CPRH SMT2CPRH
SMT2CPRH                                 equ 0DA2h
// bitfield definitions
SMT2CPRH_SMT2CPR_POSN                    equ 0000h
SMT2CPRH_SMT2CPR_POSITION                equ 0000h
SMT2CPRH_SMT2CPR_SIZE                    equ 0008h
SMT2CPRH_SMT2CPR_LENGTH                  equ 0008h
SMT2CPRH_SMT2CPR_MASK                    equ 00FFh
SMT2CPRH_SMT2CPR8_POSN                   equ 0000h
SMT2CPRH_SMT2CPR8_POSITION               equ 0000h
SMT2CPRH_SMT2CPR8_SIZE                   equ 0001h
SMT2CPRH_SMT2CPR8_LENGTH                 equ 0001h
SMT2CPRH_SMT2CPR8_MASK                   equ 0001h
SMT2CPRH_SMT2CPR9_POSN                   equ 0001h
SMT2CPRH_SMT2CPR9_POSITION               equ 0001h
SMT2CPRH_SMT2CPR9_SIZE                   equ 0001h
SMT2CPRH_SMT2CPR9_LENGTH                 equ 0001h
SMT2CPRH_SMT2CPR9_MASK                   equ 0002h
SMT2CPRH_SMT2CPR10_POSN                  equ 0002h
SMT2CPRH_SMT2CPR10_POSITION              equ 0002h
SMT2CPRH_SMT2CPR10_SIZE                  equ 0001h
SMT2CPRH_SMT2CPR10_LENGTH                equ 0001h
SMT2CPRH_SMT2CPR10_MASK                  equ 0004h
SMT2CPRH_SMT2CPR11_POSN                  equ 0003h
SMT2CPRH_SMT2CPR11_POSITION              equ 0003h
SMT2CPRH_SMT2CPR11_SIZE                  equ 0001h
SMT2CPRH_SMT2CPR11_LENGTH                equ 0001h
SMT2CPRH_SMT2CPR11_MASK                  equ 0008h
SMT2CPRH_SMT2CPR12_POSN                  equ 0004h
SMT2CPRH_SMT2CPR12_POSITION              equ 0004h
SMT2CPRH_SMT2CPR12_SIZE                  equ 0001h
SMT2CPRH_SMT2CPR12_LENGTH                equ 0001h
SMT2CPRH_SMT2CPR12_MASK                  equ 0010h
SMT2CPRH_SMT2CPR13_POSN                  equ 0005h
SMT2CPRH_SMT2CPR13_POSITION              equ 0005h
SMT2CPRH_SMT2CPR13_SIZE                  equ 0001h
SMT2CPRH_SMT2CPR13_LENGTH                equ 0001h
SMT2CPRH_SMT2CPR13_MASK                  equ 0020h
SMT2CPRH_SMT2CPR14_POSN                  equ 0006h
SMT2CPRH_SMT2CPR14_POSITION              equ 0006h
SMT2CPRH_SMT2CPR14_SIZE                  equ 0001h
SMT2CPRH_SMT2CPR14_LENGTH                equ 0001h
SMT2CPRH_SMT2CPR14_MASK                  equ 0040h
SMT2CPRH_SMT2CPR15_POSN                  equ 0007h
SMT2CPRH_SMT2CPR15_POSITION              equ 0007h
SMT2CPRH_SMT2CPR15_SIZE                  equ 0001h
SMT2CPRH_SMT2CPR15_LENGTH                equ 0001h
SMT2CPRH_SMT2CPR15_MASK                  equ 0080h

// Register: SMT2CPRU
#define SMT2CPRU SMT2CPRU
SMT2CPRU                                 equ 0DA3h
// bitfield definitions
SMT2CPRU_SMT2CPR_POSN                    equ 0000h
SMT2CPRU_SMT2CPR_POSITION                equ 0000h
SMT2CPRU_SMT2CPR_SIZE                    equ 0008h
SMT2CPRU_SMT2CPR_LENGTH                  equ 0008h
SMT2CPRU_SMT2CPR_MASK                    equ 00FFh
SMT2CPRU_SMT2CPR16_POSN                  equ 0000h
SMT2CPRU_SMT2CPR16_POSITION              equ 0000h
SMT2CPRU_SMT2CPR16_SIZE                  equ 0001h
SMT2CPRU_SMT2CPR16_LENGTH                equ 0001h
SMT2CPRU_SMT2CPR16_MASK                  equ 0001h
SMT2CPRU_SMT2CPR17_POSN                  equ 0001h
SMT2CPRU_SMT2CPR17_POSITION              equ 0001h
SMT2CPRU_SMT2CPR17_SIZE                  equ 0001h
SMT2CPRU_SMT2CPR17_LENGTH                equ 0001h
SMT2CPRU_SMT2CPR17_MASK                  equ 0002h
SMT2CPRU_SMT2CPR18_POSN                  equ 0002h
SMT2CPRU_SMT2CPR18_POSITION              equ 0002h
SMT2CPRU_SMT2CPR18_SIZE                  equ 0001h
SMT2CPRU_SMT2CPR18_LENGTH                equ 0001h
SMT2CPRU_SMT2CPR18_MASK                  equ 0004h
SMT2CPRU_SMT2CPR19_POSN                  equ 0003h
SMT2CPRU_SMT2CPR19_POSITION              equ 0003h
SMT2CPRU_SMT2CPR19_SIZE                  equ 0001h
SMT2CPRU_SMT2CPR19_LENGTH                equ 0001h
SMT2CPRU_SMT2CPR19_MASK                  equ 0008h
SMT2CPRU_SMT2CPR20_POSN                  equ 0004h
SMT2CPRU_SMT2CPR20_POSITION              equ 0004h
SMT2CPRU_SMT2CPR20_SIZE                  equ 0001h
SMT2CPRU_SMT2CPR20_LENGTH                equ 0001h
SMT2CPRU_SMT2CPR20_MASK                  equ 0010h
SMT2CPRU_SMT2CPR21_POSN                  equ 0005h
SMT2CPRU_SMT2CPR21_POSITION              equ 0005h
SMT2CPRU_SMT2CPR21_SIZE                  equ 0001h
SMT2CPRU_SMT2CPR21_LENGTH                equ 0001h
SMT2CPRU_SMT2CPR21_MASK                  equ 0020h
SMT2CPRU_SMT2CPR22_POSN                  equ 0006h
SMT2CPRU_SMT2CPR22_POSITION              equ 0006h
SMT2CPRU_SMT2CPR22_SIZE                  equ 0001h
SMT2CPRU_SMT2CPR22_LENGTH                equ 0001h
SMT2CPRU_SMT2CPR22_MASK                  equ 0040h
SMT2CPRU_SMT2CPR23_POSN                  equ 0007h
SMT2CPRU_SMT2CPR23_POSITION              equ 0007h
SMT2CPRU_SMT2CPR23_SIZE                  equ 0001h
SMT2CPRU_SMT2CPR23_LENGTH                equ 0001h
SMT2CPRU_SMT2CPR23_MASK                  equ 0080h

// Register: SMT2CPWL
#define SMT2CPWL SMT2CPWL
SMT2CPWL                                 equ 0DA4h
// bitfield definitions
SMT2CPWL_SMT2CPW_POSN                    equ 0000h
SMT2CPWL_SMT2CPW_POSITION                equ 0000h
SMT2CPWL_SMT2CPW_SIZE                    equ 0008h
SMT2CPWL_SMT2CPW_LENGTH                  equ 0008h
SMT2CPWL_SMT2CPW_MASK                    equ 00FFh
SMT2CPWL_SMT2CPW0_POSN                   equ 0000h
SMT2CPWL_SMT2CPW0_POSITION               equ 0000h
SMT2CPWL_SMT2CPW0_SIZE                   equ 0001h
SMT2CPWL_SMT2CPW0_LENGTH                 equ 0001h
SMT2CPWL_SMT2CPW0_MASK                   equ 0001h
SMT2CPWL_SMT2CPW1_POSN                   equ 0001h
SMT2CPWL_SMT2CPW1_POSITION               equ 0001h
SMT2CPWL_SMT2CPW1_SIZE                   equ 0001h
SMT2CPWL_SMT2CPW1_LENGTH                 equ 0001h
SMT2CPWL_SMT2CPW1_MASK                   equ 0002h
SMT2CPWL_SMT2CPW2_POSN                   equ 0002h
SMT2CPWL_SMT2CPW2_POSITION               equ 0002h
SMT2CPWL_SMT2CPW2_SIZE                   equ 0001h
SMT2CPWL_SMT2CPW2_LENGTH                 equ 0001h
SMT2CPWL_SMT2CPW2_MASK                   equ 0004h
SMT2CPWL_SMT2CPW3_POSN                   equ 0003h
SMT2CPWL_SMT2CPW3_POSITION               equ 0003h
SMT2CPWL_SMT2CPW3_SIZE                   equ 0001h
SMT2CPWL_SMT2CPW3_LENGTH                 equ 0001h
SMT2CPWL_SMT2CPW3_MASK                   equ 0008h
SMT2CPWL_SMT2CPW4_POSN                   equ 0004h
SMT2CPWL_SMT2CPW4_POSITION               equ 0004h
SMT2CPWL_SMT2CPW4_SIZE                   equ 0001h
SMT2CPWL_SMT2CPW4_LENGTH                 equ 0001h
SMT2CPWL_SMT2CPW4_MASK                   equ 0010h
SMT2CPWL_SMT2CPW5_POSN                   equ 0005h
SMT2CPWL_SMT2CPW5_POSITION               equ 0005h
SMT2CPWL_SMT2CPW5_SIZE                   equ 0001h
SMT2CPWL_SMT2CPW5_LENGTH                 equ 0001h
SMT2CPWL_SMT2CPW5_MASK                   equ 0020h
SMT2CPWL_SMT2CPW6_POSN                   equ 0006h
SMT2CPWL_SMT2CPW6_POSITION               equ 0006h
SMT2CPWL_SMT2CPW6_SIZE                   equ 0001h
SMT2CPWL_SMT2CPW6_LENGTH                 equ 0001h
SMT2CPWL_SMT2CPW6_MASK                   equ 0040h
SMT2CPWL_SMT2CPW7_POSN                   equ 0007h
SMT2CPWL_SMT2CPW7_POSITION               equ 0007h
SMT2CPWL_SMT2CPW7_SIZE                   equ 0001h
SMT2CPWL_SMT2CPW7_LENGTH                 equ 0001h
SMT2CPWL_SMT2CPW7_MASK                   equ 0080h

// Register: SMT2CPWH
#define SMT2CPWH SMT2CPWH
SMT2CPWH                                 equ 0DA5h
// bitfield definitions
SMT2CPWH_SMT2CPW_POSN                    equ 0000h
SMT2CPWH_SMT2CPW_POSITION                equ 0000h
SMT2CPWH_SMT2CPW_SIZE                    equ 0008h
SMT2CPWH_SMT2CPW_LENGTH                  equ 0008h
SMT2CPWH_SMT2CPW_MASK                    equ 00FFh
SMT2CPWH_SMT2CPW8_POSN                   equ 0000h
SMT2CPWH_SMT2CPW8_POSITION               equ 0000h
SMT2CPWH_SMT2CPW8_SIZE                   equ 0001h
SMT2CPWH_SMT2CPW8_LENGTH                 equ 0001h
SMT2CPWH_SMT2CPW8_MASK                   equ 0001h
SMT2CPWH_SMT2CPW9_POSN                   equ 0001h
SMT2CPWH_SMT2CPW9_POSITION               equ 0001h
SMT2CPWH_SMT2CPW9_SIZE                   equ 0001h
SMT2CPWH_SMT2CPW9_LENGTH                 equ 0001h
SMT2CPWH_SMT2CPW9_MASK                   equ 0002h
SMT2CPWH_SMT2CPW10_POSN                  equ 0002h
SMT2CPWH_SMT2CPW10_POSITION              equ 0002h
SMT2CPWH_SMT2CPW10_SIZE                  equ 0001h
SMT2CPWH_SMT2CPW10_LENGTH                equ 0001h
SMT2CPWH_SMT2CPW10_MASK                  equ 0004h
SMT2CPWH_SMT2CPW11_POSN                  equ 0003h
SMT2CPWH_SMT2CPW11_POSITION              equ 0003h
SMT2CPWH_SMT2CPW11_SIZE                  equ 0001h
SMT2CPWH_SMT2CPW11_LENGTH                equ 0001h
SMT2CPWH_SMT2CPW11_MASK                  equ 0008h
SMT2CPWH_SMT2CPW12_POSN                  equ 0004h
SMT2CPWH_SMT2CPW12_POSITION              equ 0004h
SMT2CPWH_SMT2CPW12_SIZE                  equ 0001h
SMT2CPWH_SMT2CPW12_LENGTH                equ 0001h
SMT2CPWH_SMT2CPW12_MASK                  equ 0010h
SMT2CPWH_SMT2CPW13_POSN                  equ 0005h
SMT2CPWH_SMT2CPW13_POSITION              equ 0005h
SMT2CPWH_SMT2CPW13_SIZE                  equ 0001h
SMT2CPWH_SMT2CPW13_LENGTH                equ 0001h
SMT2CPWH_SMT2CPW13_MASK                  equ 0020h
SMT2CPWH_SMT2CPW14_POSN                  equ 0006h
SMT2CPWH_SMT2CPW14_POSITION              equ 0006h
SMT2CPWH_SMT2CPW14_SIZE                  equ 0001h
SMT2CPWH_SMT2CPW14_LENGTH                equ 0001h
SMT2CPWH_SMT2CPW14_MASK                  equ 0040h
SMT2CPWH_SMT2CPW15_POSN                  equ 0007h
SMT2CPWH_SMT2CPW15_POSITION              equ 0007h
SMT2CPWH_SMT2CPW15_SIZE                  equ 0001h
SMT2CPWH_SMT2CPW15_LENGTH                equ 0001h
SMT2CPWH_SMT2CPW15_MASK                  equ 0080h

// Register: SMT2CPWU
#define SMT2CPWU SMT2CPWU
SMT2CPWU                                 equ 0DA6h
// bitfield definitions
SMT2CPWU_SMT2CPW_POSN                    equ 0000h
SMT2CPWU_SMT2CPW_POSITION                equ 0000h
SMT2CPWU_SMT2CPW_SIZE                    equ 0008h
SMT2CPWU_SMT2CPW_LENGTH                  equ 0008h
SMT2CPWU_SMT2CPW_MASK                    equ 00FFh
SMT2CPWU_SMT2CPW16_POSN                  equ 0000h
SMT2CPWU_SMT2CPW16_POSITION              equ 0000h
SMT2CPWU_SMT2CPW16_SIZE                  equ 0001h
SMT2CPWU_SMT2CPW16_LENGTH                equ 0001h
SMT2CPWU_SMT2CPW16_MASK                  equ 0001h
SMT2CPWU_SMT2CPW17_POSN                  equ 0001h
SMT2CPWU_SMT2CPW17_POSITION              equ 0001h
SMT2CPWU_SMT2CPW17_SIZE                  equ 0001h
SMT2CPWU_SMT2CPW17_LENGTH                equ 0001h
SMT2CPWU_SMT2CPW17_MASK                  equ 0002h
SMT2CPWU_SMT2CPW18_POSN                  equ 0002h
SMT2CPWU_SMT2CPW18_POSITION              equ 0002h
SMT2CPWU_SMT2CPW18_SIZE                  equ 0001h
SMT2CPWU_SMT2CPW18_LENGTH                equ 0001h
SMT2CPWU_SMT2CPW18_MASK                  equ 0004h
SMT2CPWU_SMT2CPW19_POSN                  equ 0003h
SMT2CPWU_SMT2CPW19_POSITION              equ 0003h
SMT2CPWU_SMT2CPW19_SIZE                  equ 0001h
SMT2CPWU_SMT2CPW19_LENGTH                equ 0001h
SMT2CPWU_SMT2CPW19_MASK                  equ 0008h
SMT2CPWU_SMT2CPW20_POSN                  equ 0004h
SMT2CPWU_SMT2CPW20_POSITION              equ 0004h
SMT2CPWU_SMT2CPW20_SIZE                  equ 0001h
SMT2CPWU_SMT2CPW20_LENGTH                equ 0001h
SMT2CPWU_SMT2CPW20_MASK                  equ 0010h
SMT2CPWU_SMT2CPW21_POSN                  equ 0005h
SMT2CPWU_SMT2CPW21_POSITION              equ 0005h
SMT2CPWU_SMT2CPW21_SIZE                  equ 0001h
SMT2CPWU_SMT2CPW21_LENGTH                equ 0001h
SMT2CPWU_SMT2CPW21_MASK                  equ 0020h
SMT2CPWU_SMT2CPW22_POSN                  equ 0006h
SMT2CPWU_SMT2CPW22_POSITION              equ 0006h
SMT2CPWU_SMT2CPW22_SIZE                  equ 0001h
SMT2CPWU_SMT2CPW22_LENGTH                equ 0001h
SMT2CPWU_SMT2CPW22_MASK                  equ 0040h
SMT2CPWU_SMT2CPW23_POSN                  equ 0007h
SMT2CPWU_SMT2CPW23_POSITION              equ 0007h
SMT2CPWU_SMT2CPW23_SIZE                  equ 0001h
SMT2CPWU_SMT2CPW23_LENGTH                equ 0001h
SMT2CPWU_SMT2CPW23_MASK                  equ 0080h

// Register: SMT2PRL
#define SMT2PRL SMT2PRL
SMT2PRL                                  equ 0DA7h
// bitfield definitions
SMT2PRL_SMT2PR_POSN                      equ 0000h
SMT2PRL_SMT2PR_POSITION                  equ 0000h
SMT2PRL_SMT2PR_SIZE                      equ 0008h
SMT2PRL_SMT2PR_LENGTH                    equ 0008h
SMT2PRL_SMT2PR_MASK                      equ 00FFh
SMT2PRL_SMT2PR0_POSN                     equ 0000h
SMT2PRL_SMT2PR0_POSITION                 equ 0000h
SMT2PRL_SMT2PR0_SIZE                     equ 0001h
SMT2PRL_SMT2PR0_LENGTH                   equ 0001h
SMT2PRL_SMT2PR0_MASK                     equ 0001h
SMT2PRL_SMT2PR1_POSN                     equ 0001h
SMT2PRL_SMT2PR1_POSITION                 equ 0001h
SMT2PRL_SMT2PR1_SIZE                     equ 0001h
SMT2PRL_SMT2PR1_LENGTH                   equ 0001h
SMT2PRL_SMT2PR1_MASK                     equ 0002h
SMT2PRL_SMT2PR2_POSN                     equ 0002h
SMT2PRL_SMT2PR2_POSITION                 equ 0002h
SMT2PRL_SMT2PR2_SIZE                     equ 0001h
SMT2PRL_SMT2PR2_LENGTH                   equ 0001h
SMT2PRL_SMT2PR2_MASK                     equ 0004h
SMT2PRL_SMT2PR3_POSN                     equ 0003h
SMT2PRL_SMT2PR3_POSITION                 equ 0003h
SMT2PRL_SMT2PR3_SIZE                     equ 0001h
SMT2PRL_SMT2PR3_LENGTH                   equ 0001h
SMT2PRL_SMT2PR3_MASK                     equ 0008h
SMT2PRL_SMT2PR4_POSN                     equ 0004h
SMT2PRL_SMT2PR4_POSITION                 equ 0004h
SMT2PRL_SMT2PR4_SIZE                     equ 0001h
SMT2PRL_SMT2PR4_LENGTH                   equ 0001h
SMT2PRL_SMT2PR4_MASK                     equ 0010h
SMT2PRL_SMT2PR5_POSN                     equ 0005h
SMT2PRL_SMT2PR5_POSITION                 equ 0005h
SMT2PRL_SMT2PR5_SIZE                     equ 0001h
SMT2PRL_SMT2PR5_LENGTH                   equ 0001h
SMT2PRL_SMT2PR5_MASK                     equ 0020h
SMT2PRL_SMT2PR6_POSN                     equ 0006h
SMT2PRL_SMT2PR6_POSITION                 equ 0006h
SMT2PRL_SMT2PR6_SIZE                     equ 0001h
SMT2PRL_SMT2PR6_LENGTH                   equ 0001h
SMT2PRL_SMT2PR6_MASK                     equ 0040h
SMT2PRL_SMT2PR7_POSN                     equ 0007h
SMT2PRL_SMT2PR7_POSITION                 equ 0007h
SMT2PRL_SMT2PR7_SIZE                     equ 0001h
SMT2PRL_SMT2PR7_LENGTH                   equ 0001h
SMT2PRL_SMT2PR7_MASK                     equ 0080h

// Register: SMT2PRH
#define SMT2PRH SMT2PRH
SMT2PRH                                  equ 0DA8h
// bitfield definitions
SMT2PRH_SMT2PR_POSN                      equ 0000h
SMT2PRH_SMT2PR_POSITION                  equ 0000h
SMT2PRH_SMT2PR_SIZE                      equ 0008h
SMT2PRH_SMT2PR_LENGTH                    equ 0008h
SMT2PRH_SMT2PR_MASK                      equ 00FFh
SMT2PRH_SMT2PR8_POSN                     equ 0000h
SMT2PRH_SMT2PR8_POSITION                 equ 0000h
SMT2PRH_SMT2PR8_SIZE                     equ 0001h
SMT2PRH_SMT2PR8_LENGTH                   equ 0001h
SMT2PRH_SMT2PR8_MASK                     equ 0001h
SMT2PRH_SMT2PR9_POSN                     equ 0001h
SMT2PRH_SMT2PR9_POSITION                 equ 0001h
SMT2PRH_SMT2PR9_SIZE                     equ 0001h
SMT2PRH_SMT2PR9_LENGTH                   equ 0001h
SMT2PRH_SMT2PR9_MASK                     equ 0002h
SMT2PRH_SMT2PR10_POSN                    equ 0002h
SMT2PRH_SMT2PR10_POSITION                equ 0002h
SMT2PRH_SMT2PR10_SIZE                    equ 0001h
SMT2PRH_SMT2PR10_LENGTH                  equ 0001h
SMT2PRH_SMT2PR10_MASK                    equ 0004h
SMT2PRH_SMT2PR11_POSN                    equ 0003h
SMT2PRH_SMT2PR11_POSITION                equ 0003h
SMT2PRH_SMT2PR11_SIZE                    equ 0001h
SMT2PRH_SMT2PR11_LENGTH                  equ 0001h
SMT2PRH_SMT2PR11_MASK                    equ 0008h
SMT2PRH_SMT2PR12_POSN                    equ 0004h
SMT2PRH_SMT2PR12_POSITION                equ 0004h
SMT2PRH_SMT2PR12_SIZE                    equ 0001h
SMT2PRH_SMT2PR12_LENGTH                  equ 0001h
SMT2PRH_SMT2PR12_MASK                    equ 0010h
SMT2PRH_SMT2PR13_POSN                    equ 0005h
SMT2PRH_SMT2PR13_POSITION                equ 0005h
SMT2PRH_SMT2PR13_SIZE                    equ 0001h
SMT2PRH_SMT2PR13_LENGTH                  equ 0001h
SMT2PRH_SMT2PR13_MASK                    equ 0020h
SMT2PRH_SMT2PR14_POSN                    equ 0006h
SMT2PRH_SMT2PR14_POSITION                equ 0006h
SMT2PRH_SMT2PR14_SIZE                    equ 0001h
SMT2PRH_SMT2PR14_LENGTH                  equ 0001h
SMT2PRH_SMT2PR14_MASK                    equ 0040h
SMT2PRH_SMT2PR15_POSN                    equ 0007h
SMT2PRH_SMT2PR15_POSITION                equ 0007h
SMT2PRH_SMT2PR15_SIZE                    equ 0001h
SMT2PRH_SMT2PR15_LENGTH                  equ 0001h
SMT2PRH_SMT2PR15_MASK                    equ 0080h

// Register: SMT2PRU
#define SMT2PRU SMT2PRU
SMT2PRU                                  equ 0DA9h
// bitfield definitions
SMT2PRU_SMT2PR_POSN                      equ 0000h
SMT2PRU_SMT2PR_POSITION                  equ 0000h
SMT2PRU_SMT2PR_SIZE                      equ 0008h
SMT2PRU_SMT2PR_LENGTH                    equ 0008h
SMT2PRU_SMT2PR_MASK                      equ 00FFh
SMT2PRU_SMT2PR16_POSN                    equ 0000h
SMT2PRU_SMT2PR16_POSITION                equ 0000h
SMT2PRU_SMT2PR16_SIZE                    equ 0001h
SMT2PRU_SMT2PR16_LENGTH                  equ 0001h
SMT2PRU_SMT2PR16_MASK                    equ 0001h
SMT2PRU_SMT2PR17_POSN                    equ 0001h
SMT2PRU_SMT2PR17_POSITION                equ 0001h
SMT2PRU_SMT2PR17_SIZE                    equ 0001h
SMT2PRU_SMT2PR17_LENGTH                  equ 0001h
SMT2PRU_SMT2PR17_MASK                    equ 0002h
SMT2PRU_SMT2PR18_POSN                    equ 0002h
SMT2PRU_SMT2PR18_POSITION                equ 0002h
SMT2PRU_SMT2PR18_SIZE                    equ 0001h
SMT2PRU_SMT2PR18_LENGTH                  equ 0001h
SMT2PRU_SMT2PR18_MASK                    equ 0004h
SMT2PRU_SMT2PR19_POSN                    equ 0003h
SMT2PRU_SMT2PR19_POSITION                equ 0003h
SMT2PRU_SMT2PR19_SIZE                    equ 0001h
SMT2PRU_SMT2PR19_LENGTH                  equ 0001h
SMT2PRU_SMT2PR19_MASK                    equ 0008h
SMT2PRU_SMT2PR20_POSN                    equ 0004h
SMT2PRU_SMT2PR20_POSITION                equ 0004h
SMT2PRU_SMT2PR20_SIZE                    equ 0001h
SMT2PRU_SMT2PR20_LENGTH                  equ 0001h
SMT2PRU_SMT2PR20_MASK                    equ 0010h
SMT2PRU_SMT2PR21_POSN                    equ 0005h
SMT2PRU_SMT2PR21_POSITION                equ 0005h
SMT2PRU_SMT2PR21_SIZE                    equ 0001h
SMT2PRU_SMT2PR21_LENGTH                  equ 0001h
SMT2PRU_SMT2PR21_MASK                    equ 0020h
SMT2PRU_SMT2PR22_POSN                    equ 0006h
SMT2PRU_SMT2PR22_POSITION                equ 0006h
SMT2PRU_SMT2PR22_SIZE                    equ 0001h
SMT2PRU_SMT2PR22_LENGTH                  equ 0001h
SMT2PRU_SMT2PR22_MASK                    equ 0040h
SMT2PRU_SMT2PR23_POSN                    equ 0007h
SMT2PRU_SMT2PR23_POSITION                equ 0007h
SMT2PRU_SMT2PR23_SIZE                    equ 0001h
SMT2PRU_SMT2PR23_LENGTH                  equ 0001h
SMT2PRU_SMT2PR23_MASK                    equ 0080h

// Register: SMT2CON0
#define SMT2CON0 SMT2CON0
SMT2CON0                                 equ 0DAAh
// bitfield definitions
SMT2CON0_SMT2PS_POSN                     equ 0000h
SMT2CON0_SMT2PS_POSITION                 equ 0000h
SMT2CON0_SMT2PS_SIZE                     equ 0002h
SMT2CON0_SMT2PS_LENGTH                   equ 0002h
SMT2CON0_SMT2PS_MASK                     equ 0003h
SMT2CON0_CPOL_POSN                       equ 0002h
SMT2CON0_CPOL_POSITION                   equ 0002h
SMT2CON0_CPOL_SIZE                       equ 0001h
SMT2CON0_CPOL_LENGTH                     equ 0001h
SMT2CON0_CPOL_MASK                       equ 0004h
SMT2CON0_SPOL_POSN                       equ 0003h
SMT2CON0_SPOL_POSITION                   equ 0003h
SMT2CON0_SPOL_SIZE                       equ 0001h
SMT2CON0_SPOL_LENGTH                     equ 0001h
SMT2CON0_SPOL_MASK                       equ 0008h
SMT2CON0_WPOL_POSN                       equ 0004h
SMT2CON0_WPOL_POSITION                   equ 0004h
SMT2CON0_WPOL_SIZE                       equ 0001h
SMT2CON0_WPOL_LENGTH                     equ 0001h
SMT2CON0_WPOL_MASK                       equ 0010h
SMT2CON0_STP_POSN                        equ 0005h
SMT2CON0_STP_POSITION                    equ 0005h
SMT2CON0_STP_SIZE                        equ 0001h
SMT2CON0_STP_LENGTH                      equ 0001h
SMT2CON0_STP_MASK                        equ 0020h
SMT2CON0_EN_POSN                         equ 0007h
SMT2CON0_EN_POSITION                     equ 0007h
SMT2CON0_EN_SIZE                         equ 0001h
SMT2CON0_EN_LENGTH                       equ 0001h
SMT2CON0_EN_MASK                         equ 0080h
SMT2CON0_SMT2PS0_POSN                    equ 0000h
SMT2CON0_SMT2PS0_POSITION                equ 0000h
SMT2CON0_SMT2PS0_SIZE                    equ 0001h
SMT2CON0_SMT2PS0_LENGTH                  equ 0001h
SMT2CON0_SMT2PS0_MASK                    equ 0001h
SMT2CON0_SMT2PS1_POSN                    equ 0001h
SMT2CON0_SMT2PS1_POSITION                equ 0001h
SMT2CON0_SMT2PS1_SIZE                    equ 0001h
SMT2CON0_SMT2PS1_LENGTH                  equ 0001h
SMT2CON0_SMT2PS1_MASK                    equ 0002h

// Register: SMT2CON1
#define SMT2CON1 SMT2CON1
SMT2CON1                                 equ 0DABh
// bitfield definitions
SMT2CON1_MODE_POSN                       equ 0000h
SMT2CON1_MODE_POSITION                   equ 0000h
SMT2CON1_MODE_SIZE                       equ 0004h
SMT2CON1_MODE_LENGTH                     equ 0004h
SMT2CON1_MODE_MASK                       equ 000Fh
SMT2CON1_REPEAT_POSN                     equ 0006h
SMT2CON1_REPEAT_POSITION                 equ 0006h
SMT2CON1_REPEAT_SIZE                     equ 0001h
SMT2CON1_REPEAT_LENGTH                   equ 0001h
SMT2CON1_REPEAT_MASK                     equ 0040h
SMT2CON1_SMT2GO_POSN                     equ 0007h
SMT2CON1_SMT2GO_POSITION                 equ 0007h
SMT2CON1_SMT2GO_SIZE                     equ 0001h
SMT2CON1_SMT2GO_LENGTH                   equ 0001h
SMT2CON1_SMT2GO_MASK                     equ 0080h
SMT2CON1_MODE0_POSN                      equ 0000h
SMT2CON1_MODE0_POSITION                  equ 0000h
SMT2CON1_MODE0_SIZE                      equ 0001h
SMT2CON1_MODE0_LENGTH                    equ 0001h
SMT2CON1_MODE0_MASK                      equ 0001h
SMT2CON1_MODE1_POSN                      equ 0001h
SMT2CON1_MODE1_POSITION                  equ 0001h
SMT2CON1_MODE1_SIZE                      equ 0001h
SMT2CON1_MODE1_LENGTH                    equ 0001h
SMT2CON1_MODE1_MASK                      equ 0002h
SMT2CON1_MODE2_POSN                      equ 0002h
SMT2CON1_MODE2_POSITION                  equ 0002h
SMT2CON1_MODE2_SIZE                      equ 0001h
SMT2CON1_MODE2_LENGTH                    equ 0001h
SMT2CON1_MODE2_MASK                      equ 0004h
SMT2CON1_MODE3_POSN                      equ 0003h
SMT2CON1_MODE3_POSITION                  equ 0003h
SMT2CON1_MODE3_SIZE                      equ 0001h
SMT2CON1_MODE3_LENGTH                    equ 0001h
SMT2CON1_MODE3_MASK                      equ 0008h
SMT2CON1_SMT2MODE_POSN                   equ 0000h
SMT2CON1_SMT2MODE_POSITION               equ 0000h
SMT2CON1_SMT2MODE_SIZE                   equ 0004h
SMT2CON1_SMT2MODE_LENGTH                 equ 0004h
SMT2CON1_SMT2MODE_MASK                   equ 000Fh
SMT2CON1_SMT2REPEAT_POSN                 equ 0006h
SMT2CON1_SMT2REPEAT_POSITION             equ 0006h
SMT2CON1_SMT2REPEAT_SIZE                 equ 0001h
SMT2CON1_SMT2REPEAT_LENGTH               equ 0001h
SMT2CON1_SMT2REPEAT_MASK                 equ 0040h
SMT2CON1_SMT2MODE0_POSN                  equ 0000h
SMT2CON1_SMT2MODE0_POSITION              equ 0000h
SMT2CON1_SMT2MODE0_SIZE                  equ 0001h
SMT2CON1_SMT2MODE0_LENGTH                equ 0001h
SMT2CON1_SMT2MODE0_MASK                  equ 0001h
SMT2CON1_SMT2MODE1_POSN                  equ 0001h
SMT2CON1_SMT2MODE1_POSITION              equ 0001h
SMT2CON1_SMT2MODE1_SIZE                  equ 0001h
SMT2CON1_SMT2MODE1_LENGTH                equ 0001h
SMT2CON1_SMT2MODE1_MASK                  equ 0002h
SMT2CON1_SMT2MODE2_POSN                  equ 0002h
SMT2CON1_SMT2MODE2_POSITION              equ 0002h
SMT2CON1_SMT2MODE2_SIZE                  equ 0001h
SMT2CON1_SMT2MODE2_LENGTH                equ 0001h
SMT2CON1_SMT2MODE2_MASK                  equ 0004h
SMT2CON1_SMT2MODE3_POSN                  equ 0003h
SMT2CON1_SMT2MODE3_POSITION              equ 0003h
SMT2CON1_SMT2MODE3_SIZE                  equ 0001h
SMT2CON1_SMT2MODE3_LENGTH                equ 0001h
SMT2CON1_SMT2MODE3_MASK                  equ 0008h

// Register: SMT2STAT
#define SMT2STAT SMT2STAT
SMT2STAT                                 equ 0DACh
// bitfield definitions
SMT2STAT_AS_POSN                         equ 0000h
SMT2STAT_AS_POSITION                     equ 0000h
SMT2STAT_AS_SIZE                         equ 0001h
SMT2STAT_AS_LENGTH                       equ 0001h
SMT2STAT_AS_MASK                         equ 0001h
SMT2STAT_WS_POSN                         equ 0001h
SMT2STAT_WS_POSITION                     equ 0001h
SMT2STAT_WS_SIZE                         equ 0001h
SMT2STAT_WS_LENGTH                       equ 0001h
SMT2STAT_WS_MASK                         equ 0002h
SMT2STAT_TS_POSN                         equ 0002h
SMT2STAT_TS_POSITION                     equ 0002h
SMT2STAT_TS_SIZE                         equ 0001h
SMT2STAT_TS_LENGTH                       equ 0001h
SMT2STAT_TS_MASK                         equ 0004h
SMT2STAT_RST_POSN                        equ 0005h
SMT2STAT_RST_POSITION                    equ 0005h
SMT2STAT_RST_SIZE                        equ 0001h
SMT2STAT_RST_LENGTH                      equ 0001h
SMT2STAT_RST_MASK                        equ 0020h
SMT2STAT_CPWUP_POSN                      equ 0006h
SMT2STAT_CPWUP_POSITION                  equ 0006h
SMT2STAT_CPWUP_SIZE                      equ 0001h
SMT2STAT_CPWUP_LENGTH                    equ 0001h
SMT2STAT_CPWUP_MASK                      equ 0040h
SMT2STAT_CPRUP_POSN                      equ 0007h
SMT2STAT_CPRUP_POSITION                  equ 0007h
SMT2STAT_CPRUP_SIZE                      equ 0001h
SMT2STAT_CPRUP_LENGTH                    equ 0001h
SMT2STAT_CPRUP_MASK                      equ 0080h
SMT2STAT_SMT2AS_POSN                     equ 0000h
SMT2STAT_SMT2AS_POSITION                 equ 0000h
SMT2STAT_SMT2AS_SIZE                     equ 0001h
SMT2STAT_SMT2AS_LENGTH                   equ 0001h
SMT2STAT_SMT2AS_MASK                     equ 0001h
SMT2STAT_SMT2WS_POSN                     equ 0001h
SMT2STAT_SMT2WS_POSITION                 equ 0001h
SMT2STAT_SMT2WS_SIZE                     equ 0001h
SMT2STAT_SMT2WS_LENGTH                   equ 0001h
SMT2STAT_SMT2WS_MASK                     equ 0002h
SMT2STAT_SMT2TS_POSN                     equ 0002h
SMT2STAT_SMT2TS_POSITION                 equ 0002h
SMT2STAT_SMT2TS_SIZE                     equ 0001h
SMT2STAT_SMT2TS_LENGTH                   equ 0001h
SMT2STAT_SMT2TS_MASK                     equ 0004h
SMT2STAT_SMT2RESET_POSN                  equ 0005h
SMT2STAT_SMT2RESET_POSITION              equ 0005h
SMT2STAT_SMT2RESET_SIZE                  equ 0001h
SMT2STAT_SMT2RESET_LENGTH                equ 0001h
SMT2STAT_SMT2RESET_MASK                  equ 0020h
SMT2STAT_SMT2CPWUP_POSN                  equ 0006h
SMT2STAT_SMT2CPWUP_POSITION              equ 0006h
SMT2STAT_SMT2CPWUP_SIZE                  equ 0001h
SMT2STAT_SMT2CPWUP_LENGTH                equ 0001h
SMT2STAT_SMT2CPWUP_MASK                  equ 0040h
SMT2STAT_SMT2CPRUP_POSN                  equ 0007h
SMT2STAT_SMT2CPRUP_POSITION              equ 0007h
SMT2STAT_SMT2CPRUP_SIZE                  equ 0001h
SMT2STAT_SMT2CPRUP_LENGTH                equ 0001h
SMT2STAT_SMT2CPRUP_MASK                  equ 0080h

// Register: SMT2CLK
#define SMT2CLK SMT2CLK
SMT2CLK                                  equ 0DADh
// bitfield definitions
SMT2CLK_CSEL_POSN                        equ 0000h
SMT2CLK_CSEL_POSITION                    equ 0000h
SMT2CLK_CSEL_SIZE                        equ 0008h
SMT2CLK_CSEL_LENGTH                      equ 0008h
SMT2CLK_CSEL_MASK                        equ 00FFh
SMT2CLK_CSEL0_POSN                       equ 0000h
SMT2CLK_CSEL0_POSITION                   equ 0000h
SMT2CLK_CSEL0_SIZE                       equ 0001h
SMT2CLK_CSEL0_LENGTH                     equ 0001h
SMT2CLK_CSEL0_MASK                       equ 0001h
SMT2CLK_CSEL1_POSN                       equ 0001h
SMT2CLK_CSEL1_POSITION                   equ 0001h
SMT2CLK_CSEL1_SIZE                       equ 0001h
SMT2CLK_CSEL1_LENGTH                     equ 0001h
SMT2CLK_CSEL1_MASK                       equ 0002h
SMT2CLK_CSEL2_POSN                       equ 0002h
SMT2CLK_CSEL2_POSITION                   equ 0002h
SMT2CLK_CSEL2_SIZE                       equ 0001h
SMT2CLK_CSEL2_LENGTH                     equ 0001h
SMT2CLK_CSEL2_MASK                       equ 0004h
SMT2CLK_SMT2CSEL_POSN                    equ 0000h
SMT2CLK_SMT2CSEL_POSITION                equ 0000h
SMT2CLK_SMT2CSEL_SIZE                    equ 0008h
SMT2CLK_SMT2CSEL_LENGTH                  equ 0008h
SMT2CLK_SMT2CSEL_MASK                    equ 00FFh
SMT2CLK_SMT2CSEL0_POSN                   equ 0000h
SMT2CLK_SMT2CSEL0_POSITION               equ 0000h
SMT2CLK_SMT2CSEL0_SIZE                   equ 0001h
SMT2CLK_SMT2CSEL0_LENGTH                 equ 0001h
SMT2CLK_SMT2CSEL0_MASK                   equ 0001h
SMT2CLK_SMT2CSEL1_POSN                   equ 0001h
SMT2CLK_SMT2CSEL1_POSITION               equ 0001h
SMT2CLK_SMT2CSEL1_SIZE                   equ 0001h
SMT2CLK_SMT2CSEL1_LENGTH                 equ 0001h
SMT2CLK_SMT2CSEL1_MASK                   equ 0002h
SMT2CLK_SMT2CSEL2_POSN                   equ 0002h
SMT2CLK_SMT2CSEL2_POSITION               equ 0002h
SMT2CLK_SMT2CSEL2_SIZE                   equ 0001h
SMT2CLK_SMT2CSEL2_LENGTH                 equ 0001h
SMT2CLK_SMT2CSEL2_MASK                   equ 0004h

// Register: SMT2SIG
#define SMT2SIG SMT2SIG
SMT2SIG                                  equ 0DAEh
// bitfield definitions
SMT2SIG_SSEL_POSN                        equ 0000h
SMT2SIG_SSEL_POSITION                    equ 0000h
SMT2SIG_SSEL_SIZE                        equ 0008h
SMT2SIG_SSEL_LENGTH                      equ 0008h
SMT2SIG_SSEL_MASK                        equ 00FFh
SMT2SIG_SSEL0_POSN                       equ 0000h
SMT2SIG_SSEL0_POSITION                   equ 0000h
SMT2SIG_SSEL0_SIZE                       equ 0001h
SMT2SIG_SSEL0_LENGTH                     equ 0001h
SMT2SIG_SSEL0_MASK                       equ 0001h
SMT2SIG_SSEL1_POSN                       equ 0001h
SMT2SIG_SSEL1_POSITION                   equ 0001h
SMT2SIG_SSEL1_SIZE                       equ 0001h
SMT2SIG_SSEL1_LENGTH                     equ 0001h
SMT2SIG_SSEL1_MASK                       equ 0002h
SMT2SIG_SSEL2_POSN                       equ 0002h
SMT2SIG_SSEL2_POSITION                   equ 0002h
SMT2SIG_SSEL2_SIZE                       equ 0001h
SMT2SIG_SSEL2_LENGTH                     equ 0001h
SMT2SIG_SSEL2_MASK                       equ 0004h
SMT2SIG_SSEL3_POSN                       equ 0003h
SMT2SIG_SSEL3_POSITION                   equ 0003h
SMT2SIG_SSEL3_SIZE                       equ 0001h
SMT2SIG_SSEL3_LENGTH                     equ 0001h
SMT2SIG_SSEL3_MASK                       equ 0008h
SMT2SIG_SSEL4_POSN                       equ 0004h
SMT2SIG_SSEL4_POSITION                   equ 0004h
SMT2SIG_SSEL4_SIZE                       equ 0001h
SMT2SIG_SSEL4_LENGTH                     equ 0001h
SMT2SIG_SSEL4_MASK                       equ 0010h
SMT2SIG_SMT2SSEL_POSN                    equ 0000h
SMT2SIG_SMT2SSEL_POSITION                equ 0000h
SMT2SIG_SMT2SSEL_SIZE                    equ 0008h
SMT2SIG_SMT2SSEL_LENGTH                  equ 0008h
SMT2SIG_SMT2SSEL_MASK                    equ 00FFh
SMT2SIG_SMT2SSEL0_POSN                   equ 0000h
SMT2SIG_SMT2SSEL0_POSITION               equ 0000h
SMT2SIG_SMT2SSEL0_SIZE                   equ 0001h
SMT2SIG_SMT2SSEL0_LENGTH                 equ 0001h
SMT2SIG_SMT2SSEL0_MASK                   equ 0001h
SMT2SIG_SMT2SSEL1_POSN                   equ 0001h
SMT2SIG_SMT2SSEL1_POSITION               equ 0001h
SMT2SIG_SMT2SSEL1_SIZE                   equ 0001h
SMT2SIG_SMT2SSEL1_LENGTH                 equ 0001h
SMT2SIG_SMT2SSEL1_MASK                   equ 0002h
SMT2SIG_SMT2SSEL2_POSN                   equ 0002h
SMT2SIG_SMT2SSEL2_POSITION               equ 0002h
SMT2SIG_SMT2SSEL2_SIZE                   equ 0001h
SMT2SIG_SMT2SSEL2_LENGTH                 equ 0001h
SMT2SIG_SMT2SSEL2_MASK                   equ 0004h
SMT2SIG_SMT2SSEL3_POSN                   equ 0003h
SMT2SIG_SMT2SSEL3_POSITION               equ 0003h
SMT2SIG_SMT2SSEL3_SIZE                   equ 0001h
SMT2SIG_SMT2SSEL3_LENGTH                 equ 0001h
SMT2SIG_SMT2SSEL3_MASK                   equ 0008h
SMT2SIG_SMT2SSEL4_POSN                   equ 0004h
SMT2SIG_SMT2SSEL4_POSITION               equ 0004h
SMT2SIG_SMT2SSEL4_SIZE                   equ 0001h
SMT2SIG_SMT2SSEL4_LENGTH                 equ 0001h
SMT2SIG_SMT2SSEL4_MASK                   equ 0010h

// Register: SMT2WIN
#define SMT2WIN SMT2WIN
SMT2WIN                                  equ 0DAFh
// bitfield definitions
SMT2WIN_WSEL_POSN                        equ 0000h
SMT2WIN_WSEL_POSITION                    equ 0000h
SMT2WIN_WSEL_SIZE                        equ 0008h
SMT2WIN_WSEL_LENGTH                      equ 0008h
SMT2WIN_WSEL_MASK                        equ 00FFh
SMT2WIN_WSEL0_POSN                       equ 0000h
SMT2WIN_WSEL0_POSITION                   equ 0000h
SMT2WIN_WSEL0_SIZE                       equ 0001h
SMT2WIN_WSEL0_LENGTH                     equ 0001h
SMT2WIN_WSEL0_MASK                       equ 0001h
SMT2WIN_WSEL1_POSN                       equ 0001h
SMT2WIN_WSEL1_POSITION                   equ 0001h
SMT2WIN_WSEL1_SIZE                       equ 0001h
SMT2WIN_WSEL1_LENGTH                     equ 0001h
SMT2WIN_WSEL1_MASK                       equ 0002h
SMT2WIN_WSEL2_POSN                       equ 0002h
SMT2WIN_WSEL2_POSITION                   equ 0002h
SMT2WIN_WSEL2_SIZE                       equ 0001h
SMT2WIN_WSEL2_LENGTH                     equ 0001h
SMT2WIN_WSEL2_MASK                       equ 0004h
SMT2WIN_WSEL3_POSN                       equ 0003h
SMT2WIN_WSEL3_POSITION                   equ 0003h
SMT2WIN_WSEL3_SIZE                       equ 0001h
SMT2WIN_WSEL3_LENGTH                     equ 0001h
SMT2WIN_WSEL3_MASK                       equ 0008h
SMT2WIN_WSEL4_POSN                       equ 0004h
SMT2WIN_WSEL4_POSITION                   equ 0004h
SMT2WIN_WSEL4_SIZE                       equ 0001h
SMT2WIN_WSEL4_LENGTH                     equ 0001h
SMT2WIN_WSEL4_MASK                       equ 0010h
SMT2WIN_SMT2WSEL_POSN                    equ 0000h
SMT2WIN_SMT2WSEL_POSITION                equ 0000h
SMT2WIN_SMT2WSEL_SIZE                    equ 0008h
SMT2WIN_SMT2WSEL_LENGTH                  equ 0008h
SMT2WIN_SMT2WSEL_MASK                    equ 00FFh
SMT2WIN_SMT2WSEL0_POSN                   equ 0000h
SMT2WIN_SMT2WSEL0_POSITION               equ 0000h
SMT2WIN_SMT2WSEL0_SIZE                   equ 0001h
SMT2WIN_SMT2WSEL0_LENGTH                 equ 0001h
SMT2WIN_SMT2WSEL0_MASK                   equ 0001h
SMT2WIN_SMT2WSEL1_POSN                   equ 0001h
SMT2WIN_SMT2WSEL1_POSITION               equ 0001h
SMT2WIN_SMT2WSEL1_SIZE                   equ 0001h
SMT2WIN_SMT2WSEL1_LENGTH                 equ 0001h
SMT2WIN_SMT2WSEL1_MASK                   equ 0002h
SMT2WIN_SMT2WSEL2_POSN                   equ 0002h
SMT2WIN_SMT2WSEL2_POSITION               equ 0002h
SMT2WIN_SMT2WSEL2_SIZE                   equ 0001h
SMT2WIN_SMT2WSEL2_LENGTH                 equ 0001h
SMT2WIN_SMT2WSEL2_MASK                   equ 0004h
SMT2WIN_SMT2WSEL3_POSN                   equ 0003h
SMT2WIN_SMT2WSEL3_POSITION               equ 0003h
SMT2WIN_SMT2WSEL3_SIZE                   equ 0001h
SMT2WIN_SMT2WSEL3_LENGTH                 equ 0001h
SMT2WIN_SMT2WSEL3_MASK                   equ 0008h
SMT2WIN_SMT2WSEL4_POSN                   equ 0004h
SMT2WIN_SMT2WSEL4_POSITION               equ 0004h
SMT2WIN_SMT2WSEL4_SIZE                   equ 0001h
SMT2WIN_SMT2WSEL4_LENGTH                 equ 0001h
SMT2WIN_SMT2WSEL4_MASK                   equ 0010h

// Register: PPSLOCK
#define PPSLOCK PPSLOCK
PPSLOCK                                  equ 0E0Fh
// bitfield definitions
PPSLOCK_PPSLOCKED_POSN                   equ 0000h
PPSLOCK_PPSLOCKED_POSITION               equ 0000h
PPSLOCK_PPSLOCKED_SIZE                   equ 0001h
PPSLOCK_PPSLOCKED_LENGTH                 equ 0001h
PPSLOCK_PPSLOCKED_MASK                   equ 0001h

// Register: INTPPS
#define INTPPS INTPPS
INTPPS                                   equ 0E10h
// bitfield definitions
INTPPS_INTPPS0_POSN                      equ 0000h
INTPPS_INTPPS0_POSITION                  equ 0000h
INTPPS_INTPPS0_SIZE                      equ 0001h
INTPPS_INTPPS0_LENGTH                    equ 0001h
INTPPS_INTPPS0_MASK                      equ 0001h
INTPPS_INTPPS1_POSN                      equ 0001h
INTPPS_INTPPS1_POSITION                  equ 0001h
INTPPS_INTPPS1_SIZE                      equ 0001h
INTPPS_INTPPS1_LENGTH                    equ 0001h
INTPPS_INTPPS1_MASK                      equ 0002h
INTPPS_INTPPS2_POSN                      equ 0002h
INTPPS_INTPPS2_POSITION                  equ 0002h
INTPPS_INTPPS2_SIZE                      equ 0001h
INTPPS_INTPPS2_LENGTH                    equ 0001h
INTPPS_INTPPS2_MASK                      equ 0004h
INTPPS_INTPPS3_POSN                      equ 0003h
INTPPS_INTPPS3_POSITION                  equ 0003h
INTPPS_INTPPS3_SIZE                      equ 0001h
INTPPS_INTPPS3_LENGTH                    equ 0001h
INTPPS_INTPPS3_MASK                      equ 0008h
INTPPS_INTPPS4_POSN                      equ 0004h
INTPPS_INTPPS4_POSITION                  equ 0004h
INTPPS_INTPPS4_SIZE                      equ 0001h
INTPPS_INTPPS4_LENGTH                    equ 0001h
INTPPS_INTPPS4_MASK                      equ 0010h

// Register: T0CKIPPS
#define T0CKIPPS T0CKIPPS
T0CKIPPS                                 equ 0E11h
// bitfield definitions
T0CKIPPS_T0CKIPPS0_POSN                  equ 0000h
T0CKIPPS_T0CKIPPS0_POSITION              equ 0000h
T0CKIPPS_T0CKIPPS0_SIZE                  equ 0001h
T0CKIPPS_T0CKIPPS0_LENGTH                equ 0001h
T0CKIPPS_T0CKIPPS0_MASK                  equ 0001h
T0CKIPPS_T0CKIPPS1_POSN                  equ 0001h
T0CKIPPS_T0CKIPPS1_POSITION              equ 0001h
T0CKIPPS_T0CKIPPS1_SIZE                  equ 0001h
T0CKIPPS_T0CKIPPS1_LENGTH                equ 0001h
T0CKIPPS_T0CKIPPS1_MASK                  equ 0002h
T0CKIPPS_T0CKIPPS2_POSN                  equ 0002h
T0CKIPPS_T0CKIPPS2_POSITION              equ 0002h
T0CKIPPS_T0CKIPPS2_SIZE                  equ 0001h
T0CKIPPS_T0CKIPPS2_LENGTH                equ 0001h
T0CKIPPS_T0CKIPPS2_MASK                  equ 0004h
T0CKIPPS_T0CKIPPS3_POSN                  equ 0003h
T0CKIPPS_T0CKIPPS3_POSITION              equ 0003h
T0CKIPPS_T0CKIPPS3_SIZE                  equ 0001h
T0CKIPPS_T0CKIPPS3_LENGTH                equ 0001h
T0CKIPPS_T0CKIPPS3_MASK                  equ 0008h
T0CKIPPS_T0CKIPPS4_POSN                  equ 0004h
T0CKIPPS_T0CKIPPS4_POSITION              equ 0004h
T0CKIPPS_T0CKIPPS4_SIZE                  equ 0001h
T0CKIPPS_T0CKIPPS4_LENGTH                equ 0001h
T0CKIPPS_T0CKIPPS4_MASK                  equ 0010h

// Register: T1CKIPPS
#define T1CKIPPS T1CKIPPS
T1CKIPPS                                 equ 0E12h
// bitfield definitions
T1CKIPPS_T1CKIPPS0_POSN                  equ 0000h
T1CKIPPS_T1CKIPPS0_POSITION              equ 0000h
T1CKIPPS_T1CKIPPS0_SIZE                  equ 0001h
T1CKIPPS_T1CKIPPS0_LENGTH                equ 0001h
T1CKIPPS_T1CKIPPS0_MASK                  equ 0001h
T1CKIPPS_T1CKIPPS1_POSN                  equ 0001h
T1CKIPPS_T1CKIPPS1_POSITION              equ 0001h
T1CKIPPS_T1CKIPPS1_SIZE                  equ 0001h
T1CKIPPS_T1CKIPPS1_LENGTH                equ 0001h
T1CKIPPS_T1CKIPPS1_MASK                  equ 0002h
T1CKIPPS_T1CKIPPS2_POSN                  equ 0002h
T1CKIPPS_T1CKIPPS2_POSITION              equ 0002h
T1CKIPPS_T1CKIPPS2_SIZE                  equ 0001h
T1CKIPPS_T1CKIPPS2_LENGTH                equ 0001h
T1CKIPPS_T1CKIPPS2_MASK                  equ 0004h
T1CKIPPS_T1CKIPPS3_POSN                  equ 0003h
T1CKIPPS_T1CKIPPS3_POSITION              equ 0003h
T1CKIPPS_T1CKIPPS3_SIZE                  equ 0001h
T1CKIPPS_T1CKIPPS3_LENGTH                equ 0001h
T1CKIPPS_T1CKIPPS3_MASK                  equ 0008h
T1CKIPPS_T1CKIPPS4_POSN                  equ 0004h
T1CKIPPS_T1CKIPPS4_POSITION              equ 0004h
T1CKIPPS_T1CKIPPS4_SIZE                  equ 0001h
T1CKIPPS_T1CKIPPS4_LENGTH                equ 0001h
T1CKIPPS_T1CKIPPS4_MASK                  equ 0010h

// Register: T1GPPS
#define T1GPPS T1GPPS
T1GPPS                                   equ 0E13h
// bitfield definitions
T1GPPS_T1GPPS0_POSN                      equ 0000h
T1GPPS_T1GPPS0_POSITION                  equ 0000h
T1GPPS_T1GPPS0_SIZE                      equ 0001h
T1GPPS_T1GPPS0_LENGTH                    equ 0001h
T1GPPS_T1GPPS0_MASK                      equ 0001h
T1GPPS_T1GPPS1_POSN                      equ 0001h
T1GPPS_T1GPPS1_POSITION                  equ 0001h
T1GPPS_T1GPPS1_SIZE                      equ 0001h
T1GPPS_T1GPPS1_LENGTH                    equ 0001h
T1GPPS_T1GPPS1_MASK                      equ 0002h
T1GPPS_T1GPPS2_POSN                      equ 0002h
T1GPPS_T1GPPS2_POSITION                  equ 0002h
T1GPPS_T1GPPS2_SIZE                      equ 0001h
T1GPPS_T1GPPS2_LENGTH                    equ 0001h
T1GPPS_T1GPPS2_MASK                      equ 0004h
T1GPPS_T1GPPS3_POSN                      equ 0003h
T1GPPS_T1GPPS3_POSITION                  equ 0003h
T1GPPS_T1GPPS3_SIZE                      equ 0001h
T1GPPS_T1GPPS3_LENGTH                    equ 0001h
T1GPPS_T1GPPS3_MASK                      equ 0008h
T1GPPS_T1GPPS4_POSN                      equ 0004h
T1GPPS_T1GPPS4_POSITION                  equ 0004h
T1GPPS_T1GPPS4_SIZE                      equ 0001h
T1GPPS_T1GPPS4_LENGTH                    equ 0001h
T1GPPS_T1GPPS4_MASK                      equ 0010h

// Register: CCP1PPS
#define CCP1PPS CCP1PPS
CCP1PPS                                  equ 0E14h
// bitfield definitions
CCP1PPS_CCP1PPS0_POSN                    equ 0000h
CCP1PPS_CCP1PPS0_POSITION                equ 0000h
CCP1PPS_CCP1PPS0_SIZE                    equ 0001h
CCP1PPS_CCP1PPS0_LENGTH                  equ 0001h
CCP1PPS_CCP1PPS0_MASK                    equ 0001h
CCP1PPS_CCP1PPS1_POSN                    equ 0001h
CCP1PPS_CCP1PPS1_POSITION                equ 0001h
CCP1PPS_CCP1PPS1_SIZE                    equ 0001h
CCP1PPS_CCP1PPS1_LENGTH                  equ 0001h
CCP1PPS_CCP1PPS1_MASK                    equ 0002h
CCP1PPS_CCP1PPS2_POSN                    equ 0002h
CCP1PPS_CCP1PPS2_POSITION                equ 0002h
CCP1PPS_CCP1PPS2_SIZE                    equ 0001h
CCP1PPS_CCP1PPS2_LENGTH                  equ 0001h
CCP1PPS_CCP1PPS2_MASK                    equ 0004h
CCP1PPS_CCP1PPS3_POSN                    equ 0003h
CCP1PPS_CCP1PPS3_POSITION                equ 0003h
CCP1PPS_CCP1PPS3_SIZE                    equ 0001h
CCP1PPS_CCP1PPS3_LENGTH                  equ 0001h
CCP1PPS_CCP1PPS3_MASK                    equ 0008h
CCP1PPS_CCP1PPS4_POSN                    equ 0004h
CCP1PPS_CCP1PPS4_POSITION                equ 0004h
CCP1PPS_CCP1PPS4_SIZE                    equ 0001h
CCP1PPS_CCP1PPS4_LENGTH                  equ 0001h
CCP1PPS_CCP1PPS4_MASK                    equ 0010h

// Register: CCP2PPS
#define CCP2PPS CCP2PPS
CCP2PPS                                  equ 0E15h
// bitfield definitions
CCP2PPS_CCP2PPS0_POSN                    equ 0000h
CCP2PPS_CCP2PPS0_POSITION                equ 0000h
CCP2PPS_CCP2PPS0_SIZE                    equ 0001h
CCP2PPS_CCP2PPS0_LENGTH                  equ 0001h
CCP2PPS_CCP2PPS0_MASK                    equ 0001h
CCP2PPS_CCP2PPS1_POSN                    equ 0001h
CCP2PPS_CCP2PPS1_POSITION                equ 0001h
CCP2PPS_CCP2PPS1_SIZE                    equ 0001h
CCP2PPS_CCP2PPS1_LENGTH                  equ 0001h
CCP2PPS_CCP2PPS1_MASK                    equ 0002h
CCP2PPS_CCP2PPS2_POSN                    equ 0002h
CCP2PPS_CCP2PPS2_POSITION                equ 0002h
CCP2PPS_CCP2PPS2_SIZE                    equ 0001h
CCP2PPS_CCP2PPS2_LENGTH                  equ 0001h
CCP2PPS_CCP2PPS2_MASK                    equ 0004h
CCP2PPS_CCP2PPS3_POSN                    equ 0003h
CCP2PPS_CCP2PPS3_POSITION                equ 0003h
CCP2PPS_CCP2PPS3_SIZE                    equ 0001h
CCP2PPS_CCP2PPS3_LENGTH                  equ 0001h
CCP2PPS_CCP2PPS3_MASK                    equ 0008h
CCP2PPS_CCP2PPS4_POSN                    equ 0004h
CCP2PPS_CCP2PPS4_POSITION                equ 0004h
CCP2PPS_CCP2PPS4_SIZE                    equ 0001h
CCP2PPS_CCP2PPS4_LENGTH                  equ 0001h
CCP2PPS_CCP2PPS4_MASK                    equ 0010h

// Register: ATINPPS
#define ATINPPS ATINPPS
ATINPPS                                  equ 0E16h
// bitfield definitions
ATINPPS_ATINPPS0_POSN                    equ 0000h
ATINPPS_ATINPPS0_POSITION                equ 0000h
ATINPPS_ATINPPS0_SIZE                    equ 0001h
ATINPPS_ATINPPS0_LENGTH                  equ 0001h
ATINPPS_ATINPPS0_MASK                    equ 0001h
ATINPPS_ATINPPS1_POSN                    equ 0001h
ATINPPS_ATINPPS1_POSITION                equ 0001h
ATINPPS_ATINPPS1_SIZE                    equ 0001h
ATINPPS_ATINPPS1_LENGTH                  equ 0001h
ATINPPS_ATINPPS1_MASK                    equ 0002h
ATINPPS_ATINPPS2_POSN                    equ 0002h
ATINPPS_ATINPPS2_POSITION                equ 0002h
ATINPPS_ATINPPS2_SIZE                    equ 0001h
ATINPPS_ATINPPS2_LENGTH                  equ 0001h
ATINPPS_ATINPPS2_MASK                    equ 0004h
ATINPPS_ATINPPS3_POSN                    equ 0003h
ATINPPS_ATINPPS3_POSITION                equ 0003h
ATINPPS_ATINPPS3_SIZE                    equ 0001h
ATINPPS_ATINPPS3_LENGTH                  equ 0001h
ATINPPS_ATINPPS3_MASK                    equ 0008h
ATINPPS_ATINPPS4_POSN                    equ 0004h
ATINPPS_ATINPPS4_POSITION                equ 0004h
ATINPPS_ATINPPS4_SIZE                    equ 0001h
ATINPPS_ATINPPS4_LENGTH                  equ 0001h
ATINPPS_ATINPPS4_MASK                    equ 0010h

// Register: CWGINPPS
#define CWGINPPS CWGINPPS
CWGINPPS                                 equ 0E17h
// bitfield definitions
CWGINPPS_CWGINPPS0_POSN                  equ 0000h
CWGINPPS_CWGINPPS0_POSITION              equ 0000h
CWGINPPS_CWGINPPS0_SIZE                  equ 0001h
CWGINPPS_CWGINPPS0_LENGTH                equ 0001h
CWGINPPS_CWGINPPS0_MASK                  equ 0001h
CWGINPPS_CWGINPPS1_POSN                  equ 0001h
CWGINPPS_CWGINPPS1_POSITION              equ 0001h
CWGINPPS_CWGINPPS1_SIZE                  equ 0001h
CWGINPPS_CWGINPPS1_LENGTH                equ 0001h
CWGINPPS_CWGINPPS1_MASK                  equ 0002h
CWGINPPS_CWGINPPS2_POSN                  equ 0002h
CWGINPPS_CWGINPPS2_POSITION              equ 0002h
CWGINPPS_CWGINPPS2_SIZE                  equ 0001h
CWGINPPS_CWGINPPS2_LENGTH                equ 0001h
CWGINPPS_CWGINPPS2_MASK                  equ 0004h
CWGINPPS_CWGINPPS3_POSN                  equ 0003h
CWGINPPS_CWGINPPS3_POSITION              equ 0003h
CWGINPPS_CWGINPPS3_SIZE                  equ 0001h
CWGINPPS_CWGINPPS3_LENGTH                equ 0001h
CWGINPPS_CWGINPPS3_MASK                  equ 0008h
CWGINPPS_CWGINPPS4_POSN                  equ 0004h
CWGINPPS_CWGINPPS4_POSITION              equ 0004h
CWGINPPS_CWGINPPS4_SIZE                  equ 0001h
CWGINPPS_CWGINPPS4_LENGTH                equ 0001h
CWGINPPS_CWGINPPS4_MASK                  equ 0010h

// Register: T2PPS
#define T2PPS T2PPS
T2PPS                                    equ 0E18h
// bitfield definitions
T2PPS_T2PPS0_POSN                        equ 0000h
T2PPS_T2PPS0_POSITION                    equ 0000h
T2PPS_T2PPS0_SIZE                        equ 0001h
T2PPS_T2PPS0_LENGTH                      equ 0001h
T2PPS_T2PPS0_MASK                        equ 0001h
T2PPS_T2PPS1_POSN                        equ 0001h
T2PPS_T2PPS1_POSITION                    equ 0001h
T2PPS_T2PPS1_SIZE                        equ 0001h
T2PPS_T2PPS1_LENGTH                      equ 0001h
T2PPS_T2PPS1_MASK                        equ 0002h
T2PPS_T2PPS2_POSN                        equ 0002h
T2PPS_T2PPS2_POSITION                    equ 0002h
T2PPS_T2PPS2_SIZE                        equ 0001h
T2PPS_T2PPS2_LENGTH                      equ 0001h
T2PPS_T2PPS2_MASK                        equ 0004h
T2PPS_T2PPS3_POSN                        equ 0003h
T2PPS_T2PPS3_POSITION                    equ 0003h
T2PPS_T2PPS3_SIZE                        equ 0001h
T2PPS_T2PPS3_LENGTH                      equ 0001h
T2PPS_T2PPS3_MASK                        equ 0008h
T2PPS_T2PPS4_POSN                        equ 0004h
T2PPS_T2PPS4_POSITION                    equ 0004h
T2PPS_T2PPS4_SIZE                        equ 0001h
T2PPS_T2PPS4_LENGTH                      equ 0001h
T2PPS_T2PPS4_MASK                        equ 0010h

// Register: T3CKIPPS
#define T3CKIPPS T3CKIPPS
T3CKIPPS                                 equ 0E19h
// bitfield definitions
T3CKIPPS_T3CKIPPS0_POSN                  equ 0000h
T3CKIPPS_T3CKIPPS0_POSITION              equ 0000h
T3CKIPPS_T3CKIPPS0_SIZE                  equ 0001h
T3CKIPPS_T3CKIPPS0_LENGTH                equ 0001h
T3CKIPPS_T3CKIPPS0_MASK                  equ 0001h
T3CKIPPS_T3CKIPPS1_POSN                  equ 0001h
T3CKIPPS_T3CKIPPS1_POSITION              equ 0001h
T3CKIPPS_T3CKIPPS1_SIZE                  equ 0001h
T3CKIPPS_T3CKIPPS1_LENGTH                equ 0001h
T3CKIPPS_T3CKIPPS1_MASK                  equ 0002h
T3CKIPPS_T3CKIPPS2_POSN                  equ 0002h
T3CKIPPS_T3CKIPPS2_POSITION              equ 0002h
T3CKIPPS_T3CKIPPS2_SIZE                  equ 0001h
T3CKIPPS_T3CKIPPS2_LENGTH                equ 0001h
T3CKIPPS_T3CKIPPS2_MASK                  equ 0004h
T3CKIPPS_T3CKIPPS3_POSN                  equ 0003h
T3CKIPPS_T3CKIPPS3_POSITION              equ 0003h
T3CKIPPS_T3CKIPPS3_SIZE                  equ 0001h
T3CKIPPS_T3CKIPPS3_LENGTH                equ 0001h
T3CKIPPS_T3CKIPPS3_MASK                  equ 0008h
T3CKIPPS_T3CKIPPS4_POSN                  equ 0004h
T3CKIPPS_T3CKIPPS4_POSITION              equ 0004h
T3CKIPPS_T3CKIPPS4_SIZE                  equ 0001h
T3CKIPPS_T3CKIPPS4_LENGTH                equ 0001h
T3CKIPPS_T3CKIPPS4_MASK                  equ 0010h

// Register: T3GPPS
#define T3GPPS T3GPPS
T3GPPS                                   equ 0E1Ah
// bitfield definitions
T3GPPS_T3GPPS0_POSN                      equ 0000h
T3GPPS_T3GPPS0_POSITION                  equ 0000h
T3GPPS_T3GPPS0_SIZE                      equ 0001h
T3GPPS_T3GPPS0_LENGTH                    equ 0001h
T3GPPS_T3GPPS0_MASK                      equ 0001h
T3GPPS_T3GPPS1_POSN                      equ 0001h
T3GPPS_T3GPPS1_POSITION                  equ 0001h
T3GPPS_T3GPPS1_SIZE                      equ 0001h
T3GPPS_T3GPPS1_LENGTH                    equ 0001h
T3GPPS_T3GPPS1_MASK                      equ 0002h
T3GPPS_T3GPPS2_POSN                      equ 0002h
T3GPPS_T3GPPS2_POSITION                  equ 0002h
T3GPPS_T3GPPS2_SIZE                      equ 0001h
T3GPPS_T3GPPS2_LENGTH                    equ 0001h
T3GPPS_T3GPPS2_MASK                      equ 0004h
T3GPPS_T3GPPS3_POSN                      equ 0003h
T3GPPS_T3GPPS3_POSITION                  equ 0003h
T3GPPS_T3GPPS3_SIZE                      equ 0001h
T3GPPS_T3GPPS3_LENGTH                    equ 0001h
T3GPPS_T3GPPS3_MASK                      equ 0008h
T3GPPS_T3GPPS4_POSN                      equ 0004h
T3GPPS_T3GPPS4_POSITION                  equ 0004h
T3GPPS_T3GPPS4_SIZE                      equ 0001h
T3GPPS_T3GPPS4_LENGTH                    equ 0001h
T3GPPS_T3GPPS4_MASK                      equ 0010h

// Register: T4PPS
#define T4PPS T4PPS
T4PPS                                    equ 0E1Bh
// bitfield definitions
T4PPS_T4PPS0_POSN                        equ 0000h
T4PPS_T4PPS0_POSITION                    equ 0000h
T4PPS_T4PPS0_SIZE                        equ 0001h
T4PPS_T4PPS0_LENGTH                      equ 0001h
T4PPS_T4PPS0_MASK                        equ 0001h
T4PPS_T4PPS1_POSN                        equ 0001h
T4PPS_T4PPS1_POSITION                    equ 0001h
T4PPS_T4PPS1_SIZE                        equ 0001h
T4PPS_T4PPS1_LENGTH                      equ 0001h
T4PPS_T4PPS1_MASK                        equ 0002h
T4PPS_T4PPS2_POSN                        equ 0002h
T4PPS_T4PPS2_POSITION                    equ 0002h
T4PPS_T4PPS2_SIZE                        equ 0001h
T4PPS_T4PPS2_LENGTH                      equ 0001h
T4PPS_T4PPS2_MASK                        equ 0004h
T4PPS_T4PPS3_POSN                        equ 0003h
T4PPS_T4PPS3_POSITION                    equ 0003h
T4PPS_T4PPS3_SIZE                        equ 0001h
T4PPS_T4PPS3_LENGTH                      equ 0001h
T4PPS_T4PPS3_MASK                        equ 0008h
T4PPS_T4PPS4_POSN                        equ 0004h
T4PPS_T4PPS4_POSITION                    equ 0004h
T4PPS_T4PPS4_SIZE                        equ 0001h
T4PPS_T4PPS4_LENGTH                      equ 0001h
T4PPS_T4PPS4_MASK                        equ 0010h

// Register: T5CKIPPS
#define T5CKIPPS T5CKIPPS
T5CKIPPS                                 equ 0E1Ch
// bitfield definitions
T5CKIPPS_T5CKIPPS0_POSN                  equ 0000h
T5CKIPPS_T5CKIPPS0_POSITION              equ 0000h
T5CKIPPS_T5CKIPPS0_SIZE                  equ 0001h
T5CKIPPS_T5CKIPPS0_LENGTH                equ 0001h
T5CKIPPS_T5CKIPPS0_MASK                  equ 0001h
T5CKIPPS_T5CKIPPS1_POSN                  equ 0001h
T5CKIPPS_T5CKIPPS1_POSITION              equ 0001h
T5CKIPPS_T5CKIPPS1_SIZE                  equ 0001h
T5CKIPPS_T5CKIPPS1_LENGTH                equ 0001h
T5CKIPPS_T5CKIPPS1_MASK                  equ 0002h
T5CKIPPS_T5CKIPPS2_POSN                  equ 0002h
T5CKIPPS_T5CKIPPS2_POSITION              equ 0002h
T5CKIPPS_T5CKIPPS2_SIZE                  equ 0001h
T5CKIPPS_T5CKIPPS2_LENGTH                equ 0001h
T5CKIPPS_T5CKIPPS2_MASK                  equ 0004h
T5CKIPPS_T5CKIPPS3_POSN                  equ 0003h
T5CKIPPS_T5CKIPPS3_POSITION              equ 0003h
T5CKIPPS_T5CKIPPS3_SIZE                  equ 0001h
T5CKIPPS_T5CKIPPS3_LENGTH                equ 0001h
T5CKIPPS_T5CKIPPS3_MASK                  equ 0008h
T5CKIPPS_T5CKIPPS4_POSN                  equ 0004h
T5CKIPPS_T5CKIPPS4_POSITION              equ 0004h
T5CKIPPS_T5CKIPPS4_SIZE                  equ 0001h
T5CKIPPS_T5CKIPPS4_LENGTH                equ 0001h
T5CKIPPS_T5CKIPPS4_MASK                  equ 0010h

// Register: T5GPPS
#define T5GPPS T5GPPS
T5GPPS                                   equ 0E1Dh
// bitfield definitions
T5GPPS_T5GPPS0_POSN                      equ 0000h
T5GPPS_T5GPPS0_POSITION                  equ 0000h
T5GPPS_T5GPPS0_SIZE                      equ 0001h
T5GPPS_T5GPPS0_LENGTH                    equ 0001h
T5GPPS_T5GPPS0_MASK                      equ 0001h
T5GPPS_T5GPPS1_POSN                      equ 0001h
T5GPPS_T5GPPS1_POSITION                  equ 0001h
T5GPPS_T5GPPS1_SIZE                      equ 0001h
T5GPPS_T5GPPS1_LENGTH                    equ 0001h
T5GPPS_T5GPPS1_MASK                      equ 0002h
T5GPPS_T5GPPS2_POSN                      equ 0002h
T5GPPS_T5GPPS2_POSITION                  equ 0002h
T5GPPS_T5GPPS2_SIZE                      equ 0001h
T5GPPS_T5GPPS2_LENGTH                    equ 0001h
T5GPPS_T5GPPS2_MASK                      equ 0004h
T5GPPS_T5GPPS3_POSN                      equ 0003h
T5GPPS_T5GPPS3_POSITION                  equ 0003h
T5GPPS_T5GPPS3_SIZE                      equ 0001h
T5GPPS_T5GPPS3_LENGTH                    equ 0001h
T5GPPS_T5GPPS3_MASK                      equ 0008h
T5GPPS_T5GPPS4_POSN                      equ 0004h
T5GPPS_T5GPPS4_POSITION                  equ 0004h
T5GPPS_T5GPPS4_SIZE                      equ 0001h
T5GPPS_T5GPPS4_LENGTH                    equ 0001h
T5GPPS_T5GPPS4_MASK                      equ 0010h

// Register: T6PPS
#define T6PPS T6PPS
T6PPS                                    equ 0E1Eh
// bitfield definitions
T6PPS_T6PPS0_POSN                        equ 0000h
T6PPS_T6PPS0_POSITION                    equ 0000h
T6PPS_T6PPS0_SIZE                        equ 0001h
T6PPS_T6PPS0_LENGTH                      equ 0001h
T6PPS_T6PPS0_MASK                        equ 0001h
T6PPS_T6PPS1_POSN                        equ 0001h
T6PPS_T6PPS1_POSITION                    equ 0001h
T6PPS_T6PPS1_SIZE                        equ 0001h
T6PPS_T6PPS1_LENGTH                      equ 0001h
T6PPS_T6PPS1_MASK                        equ 0002h
T6PPS_T6PPS2_POSN                        equ 0002h
T6PPS_T6PPS2_POSITION                    equ 0002h
T6PPS_T6PPS2_SIZE                        equ 0001h
T6PPS_T6PPS2_LENGTH                      equ 0001h
T6PPS_T6PPS2_MASK                        equ 0004h
T6PPS_T6PPS3_POSN                        equ 0003h
T6PPS_T6PPS3_POSITION                    equ 0003h
T6PPS_T6PPS3_SIZE                        equ 0001h
T6PPS_T6PPS3_LENGTH                      equ 0001h
T6PPS_T6PPS3_MASK                        equ 0008h
T6PPS_T6PPS4_POSN                        equ 0004h
T6PPS_T6PPS4_POSITION                    equ 0004h
T6PPS_T6PPS4_SIZE                        equ 0001h
T6PPS_T6PPS4_LENGTH                      equ 0001h
T6PPS_T6PPS4_MASK                        equ 0010h

// Register: ATCC1PPS
#define ATCC1PPS ATCC1PPS
ATCC1PPS                                 equ 0E1Fh
// bitfield definitions
ATCC1PPS_ATCC1PPS0_POSN                  equ 0000h
ATCC1PPS_ATCC1PPS0_POSITION              equ 0000h
ATCC1PPS_ATCC1PPS0_SIZE                  equ 0001h
ATCC1PPS_ATCC1PPS0_LENGTH                equ 0001h
ATCC1PPS_ATCC1PPS0_MASK                  equ 0001h
ATCC1PPS_ATCC1PPS1_POSN                  equ 0001h
ATCC1PPS_ATCC1PPS1_POSITION              equ 0001h
ATCC1PPS_ATCC1PPS1_SIZE                  equ 0001h
ATCC1PPS_ATCC1PPS1_LENGTH                equ 0001h
ATCC1PPS_ATCC1PPS1_MASK                  equ 0002h
ATCC1PPS_ATCC1PPS2_POSN                  equ 0002h
ATCC1PPS_ATCC1PPS2_POSITION              equ 0002h
ATCC1PPS_ATCC1PPS2_SIZE                  equ 0001h
ATCC1PPS_ATCC1PPS2_LENGTH                equ 0001h
ATCC1PPS_ATCC1PPS2_MASK                  equ 0004h
ATCC1PPS_ATCC1PPS3_POSN                  equ 0003h
ATCC1PPS_ATCC1PPS3_POSITION              equ 0003h
ATCC1PPS_ATCC1PPS3_SIZE                  equ 0001h
ATCC1PPS_ATCC1PPS3_LENGTH                equ 0001h
ATCC1PPS_ATCC1PPS3_MASK                  equ 0008h
ATCC1PPS_ATCC1PPS4_POSN                  equ 0004h
ATCC1PPS_ATCC1PPS4_POSITION              equ 0004h
ATCC1PPS_ATCC1PPS4_SIZE                  equ 0001h
ATCC1PPS_ATCC1PPS4_LENGTH                equ 0001h
ATCC1PPS_ATCC1PPS4_MASK                  equ 0010h

// Register: SSPCLKPPS
#define SSPCLKPPS SSPCLKPPS
SSPCLKPPS                                equ 0E20h
// bitfield definitions
SSPCLKPPS_SSPCLKPPS0_POSN                equ 0000h
SSPCLKPPS_SSPCLKPPS0_POSITION            equ 0000h
SSPCLKPPS_SSPCLKPPS0_SIZE                equ 0001h
SSPCLKPPS_SSPCLKPPS0_LENGTH              equ 0001h
SSPCLKPPS_SSPCLKPPS0_MASK                equ 0001h
SSPCLKPPS_SSPCLKPPS1_POSN                equ 0001h
SSPCLKPPS_SSPCLKPPS1_POSITION            equ 0001h
SSPCLKPPS_SSPCLKPPS1_SIZE                equ 0001h
SSPCLKPPS_SSPCLKPPS1_LENGTH              equ 0001h
SSPCLKPPS_SSPCLKPPS1_MASK                equ 0002h
SSPCLKPPS_SSPCLKPPS2_POSN                equ 0002h
SSPCLKPPS_SSPCLKPPS2_POSITION            equ 0002h
SSPCLKPPS_SSPCLKPPS2_SIZE                equ 0001h
SSPCLKPPS_SSPCLKPPS2_LENGTH              equ 0001h
SSPCLKPPS_SSPCLKPPS2_MASK                equ 0004h
SSPCLKPPS_SSPCLKPPS3_POSN                equ 0003h
SSPCLKPPS_SSPCLKPPS3_POSITION            equ 0003h
SSPCLKPPS_SSPCLKPPS3_SIZE                equ 0001h
SSPCLKPPS_SSPCLKPPS3_LENGTH              equ 0001h
SSPCLKPPS_SSPCLKPPS3_MASK                equ 0008h
SSPCLKPPS_SSPCLKPPS4_POSN                equ 0004h
SSPCLKPPS_SSPCLKPPS4_POSITION            equ 0004h
SSPCLKPPS_SSPCLKPPS4_SIZE                equ 0001h
SSPCLKPPS_SSPCLKPPS4_LENGTH              equ 0001h
SSPCLKPPS_SSPCLKPPS4_MASK                equ 0010h

// Register: SSPDATPPS
#define SSPDATPPS SSPDATPPS
SSPDATPPS                                equ 0E21h
// bitfield definitions
SSPDATPPS_SSPDATPPS0_POSN                equ 0000h
SSPDATPPS_SSPDATPPS0_POSITION            equ 0000h
SSPDATPPS_SSPDATPPS0_SIZE                equ 0001h
SSPDATPPS_SSPDATPPS0_LENGTH              equ 0001h
SSPDATPPS_SSPDATPPS0_MASK                equ 0001h
SSPDATPPS_SSPDATPPS1_POSN                equ 0001h
SSPDATPPS_SSPDATPPS1_POSITION            equ 0001h
SSPDATPPS_SSPDATPPS1_SIZE                equ 0001h
SSPDATPPS_SSPDATPPS1_LENGTH              equ 0001h
SSPDATPPS_SSPDATPPS1_MASK                equ 0002h
SSPDATPPS_SSPDATPPS2_POSN                equ 0002h
SSPDATPPS_SSPDATPPS2_POSITION            equ 0002h
SSPDATPPS_SSPDATPPS2_SIZE                equ 0001h
SSPDATPPS_SSPDATPPS2_LENGTH              equ 0001h
SSPDATPPS_SSPDATPPS2_MASK                equ 0004h
SSPDATPPS_SSPDATPPS3_POSN                equ 0003h
SSPDATPPS_SSPDATPPS3_POSITION            equ 0003h
SSPDATPPS_SSPDATPPS3_SIZE                equ 0001h
SSPDATPPS_SSPDATPPS3_LENGTH              equ 0001h
SSPDATPPS_SSPDATPPS3_MASK                equ 0008h
SSPDATPPS_SSPDATPPS4_POSN                equ 0004h
SSPDATPPS_SSPDATPPS4_POSITION            equ 0004h
SSPDATPPS_SSPDATPPS4_SIZE                equ 0001h
SSPDATPPS_SSPDATPPS4_LENGTH              equ 0001h
SSPDATPPS_SSPDATPPS4_MASK                equ 0010h

// Register: SSPSSPPS
#define SSPSSPPS SSPSSPPS
SSPSSPPS                                 equ 0E22h
// bitfield definitions
SSPSSPPS_SSPSSPPS0_POSN                  equ 0000h
SSPSSPPS_SSPSSPPS0_POSITION              equ 0000h
SSPSSPPS_SSPSSPPS0_SIZE                  equ 0001h
SSPSSPPS_SSPSSPPS0_LENGTH                equ 0001h
SSPSSPPS_SSPSSPPS0_MASK                  equ 0001h
SSPSSPPS_SSPSSPPS1_POSN                  equ 0001h
SSPSSPPS_SSPSSPPS1_POSITION              equ 0001h
SSPSSPPS_SSPSSPPS1_SIZE                  equ 0001h
SSPSSPPS_SSPSSPPS1_LENGTH                equ 0001h
SSPSSPPS_SSPSSPPS1_MASK                  equ 0002h
SSPSSPPS_SSPSSPPS2_POSN                  equ 0002h
SSPSSPPS_SSPSSPPS2_POSITION              equ 0002h
SSPSSPPS_SSPSSPPS2_SIZE                  equ 0001h
SSPSSPPS_SSPSSPPS2_LENGTH                equ 0001h
SSPSSPPS_SSPSSPPS2_MASK                  equ 0004h
SSPSSPPS_SSPSSPPS3_POSN                  equ 0003h
SSPSSPPS_SSPSSPPS3_POSITION              equ 0003h
SSPSSPPS_SSPSSPPS3_SIZE                  equ 0001h
SSPSSPPS_SSPSSPPS3_LENGTH                equ 0001h
SSPSSPPS_SSPSSPPS3_MASK                  equ 0008h
SSPSSPPS_SSPSSPPS4_POSN                  equ 0004h
SSPSSPPS_SSPSSPPS4_POSITION              equ 0004h
SSPSSPPS_SSPSSPPS4_SIZE                  equ 0001h
SSPSSPPS_SSPSSPPS4_LENGTH                equ 0001h
SSPSSPPS_SSPSSPPS4_MASK                  equ 0010h

// Register: ATCC2PPS
#define ATCC2PPS ATCC2PPS
ATCC2PPS                                 equ 0E23h
// bitfield definitions
ATCC2PPS_ATCC2PPS0_POSN                  equ 0000h
ATCC2PPS_ATCC2PPS0_POSITION              equ 0000h
ATCC2PPS_ATCC2PPS0_SIZE                  equ 0001h
ATCC2PPS_ATCC2PPS0_LENGTH                equ 0001h
ATCC2PPS_ATCC2PPS0_MASK                  equ 0001h
ATCC2PPS_ATCC2PPS1_POSN                  equ 0001h
ATCC2PPS_ATCC2PPS1_POSITION              equ 0001h
ATCC2PPS_ATCC2PPS1_SIZE                  equ 0001h
ATCC2PPS_ATCC2PPS1_LENGTH                equ 0001h
ATCC2PPS_ATCC2PPS1_MASK                  equ 0002h
ATCC2PPS_ATCC2PPS2_POSN                  equ 0002h
ATCC2PPS_ATCC2PPS2_POSITION              equ 0002h
ATCC2PPS_ATCC2PPS2_SIZE                  equ 0001h
ATCC2PPS_ATCC2PPS2_LENGTH                equ 0001h
ATCC2PPS_ATCC2PPS2_MASK                  equ 0004h
ATCC2PPS_ATCC2PPS3_POSN                  equ 0003h
ATCC2PPS_ATCC2PPS3_POSITION              equ 0003h
ATCC2PPS_ATCC2PPS3_SIZE                  equ 0001h
ATCC2PPS_ATCC2PPS3_LENGTH                equ 0001h
ATCC2PPS_ATCC2PPS3_MASK                  equ 0008h
ATCC2PPS_ATCC2PPS4_POSN                  equ 0004h
ATCC2PPS_ATCC2PPS4_POSITION              equ 0004h
ATCC2PPS_ATCC2PPS4_SIZE                  equ 0001h
ATCC2PPS_ATCC2PPS4_LENGTH                equ 0001h
ATCC2PPS_ATCC2PPS4_MASK                  equ 0010h

// Register: RXPPS
#define RXPPS RXPPS
RXPPS                                    equ 0E24h
// bitfield definitions
RXPPS_RXPPS0_POSN                        equ 0000h
RXPPS_RXPPS0_POSITION                    equ 0000h
RXPPS_RXPPS0_SIZE                        equ 0001h
RXPPS_RXPPS0_LENGTH                      equ 0001h
RXPPS_RXPPS0_MASK                        equ 0001h
RXPPS_RXPPS1_POSN                        equ 0001h
RXPPS_RXPPS1_POSITION                    equ 0001h
RXPPS_RXPPS1_SIZE                        equ 0001h
RXPPS_RXPPS1_LENGTH                      equ 0001h
RXPPS_RXPPS1_MASK                        equ 0002h
RXPPS_RXPPS2_POSN                        equ 0002h
RXPPS_RXPPS2_POSITION                    equ 0002h
RXPPS_RXPPS2_SIZE                        equ 0001h
RXPPS_RXPPS2_LENGTH                      equ 0001h
RXPPS_RXPPS2_MASK                        equ 0004h
RXPPS_RXPPS3_POSN                        equ 0003h
RXPPS_RXPPS3_POSITION                    equ 0003h
RXPPS_RXPPS3_SIZE                        equ 0001h
RXPPS_RXPPS3_LENGTH                      equ 0001h
RXPPS_RXPPS3_MASK                        equ 0008h
RXPPS_RXPPS4_POSN                        equ 0004h
RXPPS_RXPPS4_POSITION                    equ 0004h
RXPPS_RXPPS4_SIZE                        equ 0001h
RXPPS_RXPPS4_LENGTH                      equ 0001h
RXPPS_RXPPS4_MASK                        equ 0010h

// Register: CKPPS
#define CKPPS CKPPS
CKPPS                                    equ 0E25h
// bitfield definitions
CKPPS_CKPPS0_POSN                        equ 0000h
CKPPS_CKPPS0_POSITION                    equ 0000h
CKPPS_CKPPS0_SIZE                        equ 0001h
CKPPS_CKPPS0_LENGTH                      equ 0001h
CKPPS_CKPPS0_MASK                        equ 0001h
CKPPS_CKPPS1_POSN                        equ 0001h
CKPPS_CKPPS1_POSITION                    equ 0001h
CKPPS_CKPPS1_SIZE                        equ 0001h
CKPPS_CKPPS1_LENGTH                      equ 0001h
CKPPS_CKPPS1_MASK                        equ 0002h
CKPPS_CKPPS2_POSN                        equ 0002h
CKPPS_CKPPS2_POSITION                    equ 0002h
CKPPS_CKPPS2_SIZE                        equ 0001h
CKPPS_CKPPS2_LENGTH                      equ 0001h
CKPPS_CKPPS2_MASK                        equ 0004h
CKPPS_CKPPS3_POSN                        equ 0003h
CKPPS_CKPPS3_POSITION                    equ 0003h
CKPPS_CKPPS3_SIZE                        equ 0001h
CKPPS_CKPPS3_LENGTH                      equ 0001h
CKPPS_CKPPS3_MASK                        equ 0008h
CKPPS_CKPPS4_POSN                        equ 0004h
CKPPS_CKPPS4_POSITION                    equ 0004h
CKPPS_CKPPS4_SIZE                        equ 0001h
CKPPS_CKPPS4_LENGTH                      equ 0001h
CKPPS_CKPPS4_MASK                        equ 0010h

// Register: SMT1SIGPPS
#define SMT1SIGPPS SMT1SIGPPS
SMT1SIGPPS                               equ 0E26h
// bitfield definitions
SMT1SIGPPS_SMT1SIGPPS0_POSN              equ 0000h
SMT1SIGPPS_SMT1SIGPPS0_POSITION          equ 0000h
SMT1SIGPPS_SMT1SIGPPS0_SIZE              equ 0001h
SMT1SIGPPS_SMT1SIGPPS0_LENGTH            equ 0001h
SMT1SIGPPS_SMT1SIGPPS0_MASK              equ 0001h
SMT1SIGPPS_SMT1SIGPPS1_POSN              equ 0001h
SMT1SIGPPS_SMT1SIGPPS1_POSITION          equ 0001h
SMT1SIGPPS_SMT1SIGPPS1_SIZE              equ 0001h
SMT1SIGPPS_SMT1SIGPPS1_LENGTH            equ 0001h
SMT1SIGPPS_SMT1SIGPPS1_MASK              equ 0002h
SMT1SIGPPS_SMT1SIGPPS2_POSN              equ 0002h
SMT1SIGPPS_SMT1SIGPPS2_POSITION          equ 0002h
SMT1SIGPPS_SMT1SIGPPS2_SIZE              equ 0001h
SMT1SIGPPS_SMT1SIGPPS2_LENGTH            equ 0001h
SMT1SIGPPS_SMT1SIGPPS2_MASK              equ 0004h
SMT1SIGPPS_SMT1SIGPPS3_POSN              equ 0003h
SMT1SIGPPS_SMT1SIGPPS3_POSITION          equ 0003h
SMT1SIGPPS_SMT1SIGPPS3_SIZE              equ 0001h
SMT1SIGPPS_SMT1SIGPPS3_LENGTH            equ 0001h
SMT1SIGPPS_SMT1SIGPPS3_MASK              equ 0008h
SMT1SIGPPS_SMT1SIGPPS4_POSN              equ 0004h
SMT1SIGPPS_SMT1SIGPPS4_POSITION          equ 0004h
SMT1SIGPPS_SMT1SIGPPS4_SIZE              equ 0001h
SMT1SIGPPS_SMT1SIGPPS4_LENGTH            equ 0001h
SMT1SIGPPS_SMT1SIGPPS4_MASK              equ 0010h

// Register: SMT1WINPPS
#define SMT1WINPPS SMT1WINPPS
SMT1WINPPS                               equ 0E27h
// bitfield definitions
SMT1WINPPS_SMTWINPPS0_POSN               equ 0000h
SMT1WINPPS_SMTWINPPS0_POSITION           equ 0000h
SMT1WINPPS_SMTWINPPS0_SIZE               equ 0001h
SMT1WINPPS_SMTWINPPS0_LENGTH             equ 0001h
SMT1WINPPS_SMTWINPPS0_MASK               equ 0001h
SMT1WINPPS_SMTWINPPS1_POSN               equ 0001h
SMT1WINPPS_SMTWINPPS1_POSITION           equ 0001h
SMT1WINPPS_SMTWINPPS1_SIZE               equ 0001h
SMT1WINPPS_SMTWINPPS1_LENGTH             equ 0001h
SMT1WINPPS_SMTWINPPS1_MASK               equ 0002h
SMT1WINPPS_SMTWINPPS2_POSN               equ 0002h
SMT1WINPPS_SMTWINPPS2_POSITION           equ 0002h
SMT1WINPPS_SMTWINPPS2_SIZE               equ 0001h
SMT1WINPPS_SMTWINPPS2_LENGTH             equ 0001h
SMT1WINPPS_SMTWINPPS2_MASK               equ 0004h
SMT1WINPPS_SMTWINPPS3_POSN               equ 0003h
SMT1WINPPS_SMTWINPPS3_POSITION           equ 0003h
SMT1WINPPS_SMTWINPPS3_SIZE               equ 0001h
SMT1WINPPS_SMTWINPPS3_LENGTH             equ 0001h
SMT1WINPPS_SMTWINPPS3_MASK               equ 0008h
SMT1WINPPS_SMTWINPPS4_POSN               equ 0004h
SMT1WINPPS_SMTWINPPS4_POSITION           equ 0004h
SMT1WINPPS_SMTWINPPS4_SIZE               equ 0001h
SMT1WINPPS_SMTWINPPS4_LENGTH             equ 0001h
SMT1WINPPS_SMTWINPPS4_MASK               equ 0010h

// Register: CLCIN0PPS
#define CLCIN0PPS CLCIN0PPS
CLCIN0PPS                                equ 0E28h
// bitfield definitions
CLCIN0PPS_CLCIN0PPS0_POSN                equ 0000h
CLCIN0PPS_CLCIN0PPS0_POSITION            equ 0000h
CLCIN0PPS_CLCIN0PPS0_SIZE                equ 0001h
CLCIN0PPS_CLCIN0PPS0_LENGTH              equ 0001h
CLCIN0PPS_CLCIN0PPS0_MASK                equ 0001h
CLCIN0PPS_CLCIN0PPS1_POSN                equ 0001h
CLCIN0PPS_CLCIN0PPS1_POSITION            equ 0001h
CLCIN0PPS_CLCIN0PPS1_SIZE                equ 0001h
CLCIN0PPS_CLCIN0PPS1_LENGTH              equ 0001h
CLCIN0PPS_CLCIN0PPS1_MASK                equ 0002h
CLCIN0PPS_CLCIN0PPS2_POSN                equ 0002h
CLCIN0PPS_CLCIN0PPS2_POSITION            equ 0002h
CLCIN0PPS_CLCIN0PPS2_SIZE                equ 0001h
CLCIN0PPS_CLCIN0PPS2_LENGTH              equ 0001h
CLCIN0PPS_CLCIN0PPS2_MASK                equ 0004h
CLCIN0PPS_CLCIN0PPS3_POSN                equ 0003h
CLCIN0PPS_CLCIN0PPS3_POSITION            equ 0003h
CLCIN0PPS_CLCIN0PPS3_SIZE                equ 0001h
CLCIN0PPS_CLCIN0PPS3_LENGTH              equ 0001h
CLCIN0PPS_CLCIN0PPS3_MASK                equ 0008h
CLCIN0PPS_CLCIN0PPS4_POSN                equ 0004h
CLCIN0PPS_CLCIN0PPS4_POSITION            equ 0004h
CLCIN0PPS_CLCIN0PPS4_SIZE                equ 0001h
CLCIN0PPS_CLCIN0PPS4_LENGTH              equ 0001h
CLCIN0PPS_CLCIN0PPS4_MASK                equ 0010h

// Register: CLCIN1PPS
#define CLCIN1PPS CLCIN1PPS
CLCIN1PPS                                equ 0E29h
// bitfield definitions
CLCIN1PPS_CLCIN1PPS0_POSN                equ 0000h
CLCIN1PPS_CLCIN1PPS0_POSITION            equ 0000h
CLCIN1PPS_CLCIN1PPS0_SIZE                equ 0001h
CLCIN1PPS_CLCIN1PPS0_LENGTH              equ 0001h
CLCIN1PPS_CLCIN1PPS0_MASK                equ 0001h
CLCIN1PPS_CLCIN1PPS1_POSN                equ 0001h
CLCIN1PPS_CLCIN1PPS1_POSITION            equ 0001h
CLCIN1PPS_CLCIN1PPS1_SIZE                equ 0001h
CLCIN1PPS_CLCIN1PPS1_LENGTH              equ 0001h
CLCIN1PPS_CLCIN1PPS1_MASK                equ 0002h
CLCIN1PPS_CLCIN1PPS2_POSN                equ 0002h
CLCIN1PPS_CLCIN1PPS2_POSITION            equ 0002h
CLCIN1PPS_CLCIN1PPS2_SIZE                equ 0001h
CLCIN1PPS_CLCIN1PPS2_LENGTH              equ 0001h
CLCIN1PPS_CLCIN1PPS2_MASK                equ 0004h
CLCIN1PPS_CLCIN1PPS3_POSN                equ 0003h
CLCIN1PPS_CLCIN1PPS3_POSITION            equ 0003h
CLCIN1PPS_CLCIN1PPS3_SIZE                equ 0001h
CLCIN1PPS_CLCIN1PPS3_LENGTH              equ 0001h
CLCIN1PPS_CLCIN1PPS3_MASK                equ 0008h
CLCIN1PPS_CLCIN1PPS4_POSN                equ 0004h
CLCIN1PPS_CLCIN1PPS4_POSITION            equ 0004h
CLCIN1PPS_CLCIN1PPS4_SIZE                equ 0001h
CLCIN1PPS_CLCIN1PPS4_LENGTH              equ 0001h
CLCIN1PPS_CLCIN1PPS4_MASK                equ 0010h

// Register: CLCIN2PPS
#define CLCIN2PPS CLCIN2PPS
CLCIN2PPS                                equ 0E2Ah
// bitfield definitions
CLCIN2PPS_CLCIN2PPS0_POSN                equ 0000h
CLCIN2PPS_CLCIN2PPS0_POSITION            equ 0000h
CLCIN2PPS_CLCIN2PPS0_SIZE                equ 0001h
CLCIN2PPS_CLCIN2PPS0_LENGTH              equ 0001h
CLCIN2PPS_CLCIN2PPS0_MASK                equ 0001h
CLCIN2PPS_CLCIN2PPS1_POSN                equ 0001h
CLCIN2PPS_CLCIN2PPS1_POSITION            equ 0001h
CLCIN2PPS_CLCIN2PPS1_SIZE                equ 0001h
CLCIN2PPS_CLCIN2PPS1_LENGTH              equ 0001h
CLCIN2PPS_CLCIN2PPS1_MASK                equ 0002h
CLCIN2PPS_CLCIN2PPS2_POSN                equ 0002h
CLCIN2PPS_CLCIN2PPS2_POSITION            equ 0002h
CLCIN2PPS_CLCIN2PPS2_SIZE                equ 0001h
CLCIN2PPS_CLCIN2PPS2_LENGTH              equ 0001h
CLCIN2PPS_CLCIN2PPS2_MASK                equ 0004h
CLCIN2PPS_CLCIN2PPS3_POSN                equ 0003h
CLCIN2PPS_CLCIN2PPS3_POSITION            equ 0003h
CLCIN2PPS_CLCIN2PPS3_SIZE                equ 0001h
CLCIN2PPS_CLCIN2PPS3_LENGTH              equ 0001h
CLCIN2PPS_CLCIN2PPS3_MASK                equ 0008h
CLCIN2PPS_CLCIN2PPS4_POSN                equ 0004h
CLCIN2PPS_CLCIN2PPS4_POSITION            equ 0004h
CLCIN2PPS_CLCIN2PPS4_SIZE                equ 0001h
CLCIN2PPS_CLCIN2PPS4_LENGTH              equ 0001h
CLCIN2PPS_CLCIN2PPS4_MASK                equ 0010h

// Register: CLCIN3PPS
#define CLCIN3PPS CLCIN3PPS
CLCIN3PPS                                equ 0E2Bh
// bitfield definitions
CLCIN3PPS_CLCIN3PPS0_POSN                equ 0000h
CLCIN3PPS_CLCIN3PPS0_POSITION            equ 0000h
CLCIN3PPS_CLCIN3PPS0_SIZE                equ 0001h
CLCIN3PPS_CLCIN3PPS0_LENGTH              equ 0001h
CLCIN3PPS_CLCIN3PPS0_MASK                equ 0001h
CLCIN3PPS_CLCIN3PPS1_POSN                equ 0001h
CLCIN3PPS_CLCIN3PPS1_POSITION            equ 0001h
CLCIN3PPS_CLCIN3PPS1_SIZE                equ 0001h
CLCIN3PPS_CLCIN3PPS1_LENGTH              equ 0001h
CLCIN3PPS_CLCIN3PPS1_MASK                equ 0002h
CLCIN3PPS_CLCIN3PPS2_POSN                equ 0002h
CLCIN3PPS_CLCIN3PPS2_POSITION            equ 0002h
CLCIN3PPS_CLCIN3PPS2_SIZE                equ 0001h
CLCIN3PPS_CLCIN3PPS2_LENGTH              equ 0001h
CLCIN3PPS_CLCIN3PPS2_MASK                equ 0004h
CLCIN3PPS_CLCIN3PPS3_POSN                equ 0003h
CLCIN3PPS_CLCIN3PPS3_POSITION            equ 0003h
CLCIN3PPS_CLCIN3PPS3_SIZE                equ 0001h
CLCIN3PPS_CLCIN3PPS3_LENGTH              equ 0001h
CLCIN3PPS_CLCIN3PPS3_MASK                equ 0008h
CLCIN3PPS_CLCIN3PPS4_POSN                equ 0004h
CLCIN3PPS_CLCIN3PPS4_POSITION            equ 0004h
CLCIN3PPS_CLCIN3PPS4_SIZE                equ 0001h
CLCIN3PPS_CLCIN3PPS4_LENGTH              equ 0001h
CLCIN3PPS_CLCIN3PPS4_MASK                equ 0010h

// Register: SMT2SIGPPS
#define SMT2SIGPPS SMT2SIGPPS
SMT2SIGPPS                               equ 0E2Ch
// bitfield definitions
SMT2SIGPPS_SMT2SIGPPS0_POSN              equ 0000h
SMT2SIGPPS_SMT2SIGPPS0_POSITION          equ 0000h
SMT2SIGPPS_SMT2SIGPPS0_SIZE              equ 0001h
SMT2SIGPPS_SMT2SIGPPS0_LENGTH            equ 0001h
SMT2SIGPPS_SMT2SIGPPS0_MASK              equ 0001h
SMT2SIGPPS_SMT2SIGPPS1_POSN              equ 0001h
SMT2SIGPPS_SMT2SIGPPS1_POSITION          equ 0001h
SMT2SIGPPS_SMT2SIGPPS1_SIZE              equ 0001h
SMT2SIGPPS_SMT2SIGPPS1_LENGTH            equ 0001h
SMT2SIGPPS_SMT2SIGPPS1_MASK              equ 0002h
SMT2SIGPPS_SMT2SIGPPS2_POSN              equ 0002h
SMT2SIGPPS_SMT2SIGPPS2_POSITION          equ 0002h
SMT2SIGPPS_SMT2SIGPPS2_SIZE              equ 0001h
SMT2SIGPPS_SMT2SIGPPS2_LENGTH            equ 0001h
SMT2SIGPPS_SMT2SIGPPS2_MASK              equ 0004h
SMT2SIGPPS_SMT2SIGPPS3_POSN              equ 0003h
SMT2SIGPPS_SMT2SIGPPS3_POSITION          equ 0003h
SMT2SIGPPS_SMT2SIGPPS3_SIZE              equ 0001h
SMT2SIGPPS_SMT2SIGPPS3_LENGTH            equ 0001h
SMT2SIGPPS_SMT2SIGPPS3_MASK              equ 0008h
SMT2SIGPPS_SMT2SIGPPS4_POSN              equ 0004h
SMT2SIGPPS_SMT2SIGPPS4_POSITION          equ 0004h
SMT2SIGPPS_SMT2SIGPPS4_SIZE              equ 0001h
SMT2SIGPPS_SMT2SIGPPS4_LENGTH            equ 0001h
SMT2SIGPPS_SMT2SIGPPS4_MASK              equ 0010h

// Register: SMT2WINPPS
#define SMT2WINPPS SMT2WINPPS
SMT2WINPPS                               equ 0E2Dh
// bitfield definitions
SMT2WINPPS_SMT2WINPPS0_POSN              equ 0000h
SMT2WINPPS_SMT2WINPPS0_POSITION          equ 0000h
SMT2WINPPS_SMT2WINPPS0_SIZE              equ 0001h
SMT2WINPPS_SMT2WINPPS0_LENGTH            equ 0001h
SMT2WINPPS_SMT2WINPPS0_MASK              equ 0001h
SMT2WINPPS_SMT2WINPPS1_POSN              equ 0001h
SMT2WINPPS_SMT2WINPPS1_POSITION          equ 0001h
SMT2WINPPS_SMT2WINPPS1_SIZE              equ 0001h
SMT2WINPPS_SMT2WINPPS1_LENGTH            equ 0001h
SMT2WINPPS_SMT2WINPPS1_MASK              equ 0002h
SMT2WINPPS_SMT2WINPPS2_POSN              equ 0002h
SMT2WINPPS_SMT2WINPPS2_POSITION          equ 0002h
SMT2WINPPS_SMT2WINPPS2_SIZE              equ 0001h
SMT2WINPPS_SMT2WINPPS2_LENGTH            equ 0001h
SMT2WINPPS_SMT2WINPPS2_MASK              equ 0004h
SMT2WINPPS_SMT2WINPPS3_POSN              equ 0003h
SMT2WINPPS_SMT2WINPPS3_POSITION          equ 0003h
SMT2WINPPS_SMT2WINPPS3_SIZE              equ 0001h
SMT2WINPPS_SMT2WINPPS3_LENGTH            equ 0001h
SMT2WINPPS_SMT2WINPPS3_MASK              equ 0008h
SMT2WINPPS_SMT2WINPPS4_POSN              equ 0004h
SMT2WINPPS_SMT2WINPPS4_POSITION          equ 0004h
SMT2WINPPS_SMT2WINPPS4_SIZE              equ 0001h
SMT2WINPPS_SMT2WINPPS4_LENGTH            equ 0001h
SMT2WINPPS_SMT2WINPPS4_MASK              equ 0010h

// Register: ATCC3PPS
#define ATCC3PPS ATCC3PPS
ATCC3PPS                                 equ 0E2Eh
// bitfield definitions
ATCC3PPS_ATCC3PPS0_POSN                  equ 0000h
ATCC3PPS_ATCC3PPS0_POSITION              equ 0000h
ATCC3PPS_ATCC3PPS0_SIZE                  equ 0001h
ATCC3PPS_ATCC3PPS0_LENGTH                equ 0001h
ATCC3PPS_ATCC3PPS0_MASK                  equ 0001h
ATCC3PPS_ATCC3PPS1_POSN                  equ 0001h
ATCC3PPS_ATCC3PPS1_POSITION              equ 0001h
ATCC3PPS_ATCC3PPS1_SIZE                  equ 0001h
ATCC3PPS_ATCC3PPS1_LENGTH                equ 0001h
ATCC3PPS_ATCC3PPS1_MASK                  equ 0002h
ATCC3PPS_ATCC3PPS2_POSN                  equ 0002h
ATCC3PPS_ATCC3PPS2_POSITION              equ 0002h
ATCC3PPS_ATCC3PPS2_SIZE                  equ 0001h
ATCC3PPS_ATCC3PPS2_LENGTH                equ 0001h
ATCC3PPS_ATCC3PPS2_MASK                  equ 0004h
ATCC3PPS_ATCC3PPS3_POSN                  equ 0003h
ATCC3PPS_ATCC3PPS3_POSITION              equ 0003h
ATCC3PPS_ATCC3PPS3_SIZE                  equ 0001h
ATCC3PPS_ATCC3PPS3_LENGTH                equ 0001h
ATCC3PPS_ATCC3PPS3_MASK                  equ 0008h
ATCC3PPS_ATCC3PPS4_POSN                  equ 0004h
ATCC3PPS_ATCC3PPS4_POSITION              equ 0004h
ATCC3PPS_ATCC3PPS4_SIZE                  equ 0001h
ATCC3PPS_ATCC3PPS4_LENGTH                equ 0001h
ATCC3PPS_ATCC3PPS4_MASK                  equ 0010h

// Register: RA0PPS
#define RA0PPS RA0PPS
RA0PPS                                   equ 0E90h
// bitfield definitions
RA0PPS_RA0PPS0_POSN                      equ 0000h
RA0PPS_RA0PPS0_POSITION                  equ 0000h
RA0PPS_RA0PPS0_SIZE                      equ 0001h
RA0PPS_RA0PPS0_LENGTH                    equ 0001h
RA0PPS_RA0PPS0_MASK                      equ 0001h
RA0PPS_RA0PPS1_POSN                      equ 0001h
RA0PPS_RA0PPS1_POSITION                  equ 0001h
RA0PPS_RA0PPS1_SIZE                      equ 0001h
RA0PPS_RA0PPS1_LENGTH                    equ 0001h
RA0PPS_RA0PPS1_MASK                      equ 0002h
RA0PPS_RA0PPS2_POSN                      equ 0002h
RA0PPS_RA0PPS2_POSITION                  equ 0002h
RA0PPS_RA0PPS2_SIZE                      equ 0001h
RA0PPS_RA0PPS2_LENGTH                    equ 0001h
RA0PPS_RA0PPS2_MASK                      equ 0004h
RA0PPS_RA0PPS3_POSN                      equ 0003h
RA0PPS_RA0PPS3_POSITION                  equ 0003h
RA0PPS_RA0PPS3_SIZE                      equ 0001h
RA0PPS_RA0PPS3_LENGTH                    equ 0001h
RA0PPS_RA0PPS3_MASK                      equ 0008h
RA0PPS_RA0PPS4_POSN                      equ 0004h
RA0PPS_RA0PPS4_POSITION                  equ 0004h
RA0PPS_RA0PPS4_SIZE                      equ 0001h
RA0PPS_RA0PPS4_LENGTH                    equ 0001h
RA0PPS_RA0PPS4_MASK                      equ 0010h

// Register: RA1PPS
#define RA1PPS RA1PPS
RA1PPS                                   equ 0E91h
// bitfield definitions
RA1PPS_RA1PPS0_POSN                      equ 0000h
RA1PPS_RA1PPS0_POSITION                  equ 0000h
RA1PPS_RA1PPS0_SIZE                      equ 0001h
RA1PPS_RA1PPS0_LENGTH                    equ 0001h
RA1PPS_RA1PPS0_MASK                      equ 0001h
RA1PPS_RA1PPS1_POSN                      equ 0001h
RA1PPS_RA1PPS1_POSITION                  equ 0001h
RA1PPS_RA1PPS1_SIZE                      equ 0001h
RA1PPS_RA1PPS1_LENGTH                    equ 0001h
RA1PPS_RA1PPS1_MASK                      equ 0002h
RA1PPS_RA1PPS2_POSN                      equ 0002h
RA1PPS_RA1PPS2_POSITION                  equ 0002h
RA1PPS_RA1PPS2_SIZE                      equ 0001h
RA1PPS_RA1PPS2_LENGTH                    equ 0001h
RA1PPS_RA1PPS2_MASK                      equ 0004h
RA1PPS_RA1PPS3_POSN                      equ 0003h
RA1PPS_RA1PPS3_POSITION                  equ 0003h
RA1PPS_RA1PPS3_SIZE                      equ 0001h
RA1PPS_RA1PPS3_LENGTH                    equ 0001h
RA1PPS_RA1PPS3_MASK                      equ 0008h
RA1PPS_RA1PPS4_POSN                      equ 0004h
RA1PPS_RA1PPS4_POSITION                  equ 0004h
RA1PPS_RA1PPS4_SIZE                      equ 0001h
RA1PPS_RA1PPS4_LENGTH                    equ 0001h
RA1PPS_RA1PPS4_MASK                      equ 0010h

// Register: RA2PPS
#define RA2PPS RA2PPS
RA2PPS                                   equ 0E92h
// bitfield definitions
RA2PPS_RA2PPS0_POSN                      equ 0000h
RA2PPS_RA2PPS0_POSITION                  equ 0000h
RA2PPS_RA2PPS0_SIZE                      equ 0001h
RA2PPS_RA2PPS0_LENGTH                    equ 0001h
RA2PPS_RA2PPS0_MASK                      equ 0001h
RA2PPS_RA2PPS1_POSN                      equ 0001h
RA2PPS_RA2PPS1_POSITION                  equ 0001h
RA2PPS_RA2PPS1_SIZE                      equ 0001h
RA2PPS_RA2PPS1_LENGTH                    equ 0001h
RA2PPS_RA2PPS1_MASK                      equ 0002h
RA2PPS_RA2PPS2_POSN                      equ 0002h
RA2PPS_RA2PPS2_POSITION                  equ 0002h
RA2PPS_RA2PPS2_SIZE                      equ 0001h
RA2PPS_RA2PPS2_LENGTH                    equ 0001h
RA2PPS_RA2PPS2_MASK                      equ 0004h
RA2PPS_RA2PPS3_POSN                      equ 0003h
RA2PPS_RA2PPS3_POSITION                  equ 0003h
RA2PPS_RA2PPS3_SIZE                      equ 0001h
RA2PPS_RA2PPS3_LENGTH                    equ 0001h
RA2PPS_RA2PPS3_MASK                      equ 0008h
RA2PPS_RA2PPS4_POSN                      equ 0004h
RA2PPS_RA2PPS4_POSITION                  equ 0004h
RA2PPS_RA2PPS4_SIZE                      equ 0001h
RA2PPS_RA2PPS4_LENGTH                    equ 0001h
RA2PPS_RA2PPS4_MASK                      equ 0010h

// Register: RA4PPS
#define RA4PPS RA4PPS
RA4PPS                                   equ 0E94h
// bitfield definitions
RA4PPS_RA4PPS0_POSN                      equ 0000h
RA4PPS_RA4PPS0_POSITION                  equ 0000h
RA4PPS_RA4PPS0_SIZE                      equ 0001h
RA4PPS_RA4PPS0_LENGTH                    equ 0001h
RA4PPS_RA4PPS0_MASK                      equ 0001h
RA4PPS_RA4PPS1_POSN                      equ 0001h
RA4PPS_RA4PPS1_POSITION                  equ 0001h
RA4PPS_RA4PPS1_SIZE                      equ 0001h
RA4PPS_RA4PPS1_LENGTH                    equ 0001h
RA4PPS_RA4PPS1_MASK                      equ 0002h
RA4PPS_RA4PPS2_POSN                      equ 0002h
RA4PPS_RA4PPS2_POSITION                  equ 0002h
RA4PPS_RA4PPS2_SIZE                      equ 0001h
RA4PPS_RA4PPS2_LENGTH                    equ 0001h
RA4PPS_RA4PPS2_MASK                      equ 0004h
RA4PPS_RA4PPS3_POSN                      equ 0003h
RA4PPS_RA4PPS3_POSITION                  equ 0003h
RA4PPS_RA4PPS3_SIZE                      equ 0001h
RA4PPS_RA4PPS3_LENGTH                    equ 0001h
RA4PPS_RA4PPS3_MASK                      equ 0008h
RA4PPS_RA4PPS4_POSN                      equ 0004h
RA4PPS_RA4PPS4_POSITION                  equ 0004h
RA4PPS_RA4PPS4_SIZE                      equ 0001h
RA4PPS_RA4PPS4_LENGTH                    equ 0001h
RA4PPS_RA4PPS4_MASK                      equ 0010h

// Register: RA5PPS
#define RA5PPS RA5PPS
RA5PPS                                   equ 0E95h
// bitfield definitions
RA5PPS_RA5PPS0_POSN                      equ 0000h
RA5PPS_RA5PPS0_POSITION                  equ 0000h
RA5PPS_RA5PPS0_SIZE                      equ 0001h
RA5PPS_RA5PPS0_LENGTH                    equ 0001h
RA5PPS_RA5PPS0_MASK                      equ 0001h
RA5PPS_RA5PPS1_POSN                      equ 0001h
RA5PPS_RA5PPS1_POSITION                  equ 0001h
RA5PPS_RA5PPS1_SIZE                      equ 0001h
RA5PPS_RA5PPS1_LENGTH                    equ 0001h
RA5PPS_RA5PPS1_MASK                      equ 0002h
RA5PPS_RA5PPS2_POSN                      equ 0002h
RA5PPS_RA5PPS2_POSITION                  equ 0002h
RA5PPS_RA5PPS2_SIZE                      equ 0001h
RA5PPS_RA5PPS2_LENGTH                    equ 0001h
RA5PPS_RA5PPS2_MASK                      equ 0004h
RA5PPS_RA5PPS3_POSN                      equ 0003h
RA5PPS_RA5PPS3_POSITION                  equ 0003h
RA5PPS_RA5PPS3_SIZE                      equ 0001h
RA5PPS_RA5PPS3_LENGTH                    equ 0001h
RA5PPS_RA5PPS3_MASK                      equ 0008h
RA5PPS_RA5PPS4_POSN                      equ 0004h
RA5PPS_RA5PPS4_POSITION                  equ 0004h
RA5PPS_RA5PPS4_SIZE                      equ 0001h
RA5PPS_RA5PPS4_LENGTH                    equ 0001h
RA5PPS_RA5PPS4_MASK                      equ 0010h

// Register: RC0PPS
#define RC0PPS RC0PPS
RC0PPS                                   equ 0EA0h
// bitfield definitions
RC0PPS_RC0PPS0_POSN                      equ 0000h
RC0PPS_RC0PPS0_POSITION                  equ 0000h
RC0PPS_RC0PPS0_SIZE                      equ 0001h
RC0PPS_RC0PPS0_LENGTH                    equ 0001h
RC0PPS_RC0PPS0_MASK                      equ 0001h
RC0PPS_RC0PPS1_POSN                      equ 0001h
RC0PPS_RC0PPS1_POSITION                  equ 0001h
RC0PPS_RC0PPS1_SIZE                      equ 0001h
RC0PPS_RC0PPS1_LENGTH                    equ 0001h
RC0PPS_RC0PPS1_MASK                      equ 0002h
RC0PPS_RC0PPS2_POSN                      equ 0002h
RC0PPS_RC0PPS2_POSITION                  equ 0002h
RC0PPS_RC0PPS2_SIZE                      equ 0001h
RC0PPS_RC0PPS2_LENGTH                    equ 0001h
RC0PPS_RC0PPS2_MASK                      equ 0004h
RC0PPS_RC0PPS3_POSN                      equ 0003h
RC0PPS_RC0PPS3_POSITION                  equ 0003h
RC0PPS_RC0PPS3_SIZE                      equ 0001h
RC0PPS_RC0PPS3_LENGTH                    equ 0001h
RC0PPS_RC0PPS3_MASK                      equ 0008h
RC0PPS_RC0PPS4_POSN                      equ 0004h
RC0PPS_RC0PPS4_POSITION                  equ 0004h
RC0PPS_RC0PPS4_SIZE                      equ 0001h
RC0PPS_RC0PPS4_LENGTH                    equ 0001h
RC0PPS_RC0PPS4_MASK                      equ 0010h

// Register: RC1PPS
#define RC1PPS RC1PPS
RC1PPS                                   equ 0EA1h
// bitfield definitions
RC1PPS_RC1PPS0_POSN                      equ 0000h
RC1PPS_RC1PPS0_POSITION                  equ 0000h
RC1PPS_RC1PPS0_SIZE                      equ 0001h
RC1PPS_RC1PPS0_LENGTH                    equ 0001h
RC1PPS_RC1PPS0_MASK                      equ 0001h
RC1PPS_RC1PPS1_POSN                      equ 0001h
RC1PPS_RC1PPS1_POSITION                  equ 0001h
RC1PPS_RC1PPS1_SIZE                      equ 0001h
RC1PPS_RC1PPS1_LENGTH                    equ 0001h
RC1PPS_RC1PPS1_MASK                      equ 0002h
RC1PPS_RC1PPS2_POSN                      equ 0002h
RC1PPS_RC1PPS2_POSITION                  equ 0002h
RC1PPS_RC1PPS2_SIZE                      equ 0001h
RC1PPS_RC1PPS2_LENGTH                    equ 0001h
RC1PPS_RC1PPS2_MASK                      equ 0004h
RC1PPS_RC1PPS3_POSN                      equ 0003h
RC1PPS_RC1PPS3_POSITION                  equ 0003h
RC1PPS_RC1PPS3_SIZE                      equ 0001h
RC1PPS_RC1PPS3_LENGTH                    equ 0001h
RC1PPS_RC1PPS3_MASK                      equ 0008h
RC1PPS_RC1PPS4_POSN                      equ 0004h
RC1PPS_RC1PPS4_POSITION                  equ 0004h
RC1PPS_RC1PPS4_SIZE                      equ 0001h
RC1PPS_RC1PPS4_LENGTH                    equ 0001h
RC1PPS_RC1PPS4_MASK                      equ 0010h

// Register: RC2PPS
#define RC2PPS RC2PPS
RC2PPS                                   equ 0EA2h
// bitfield definitions
RC2PPS_RC2PPS0_POSN                      equ 0000h
RC2PPS_RC2PPS0_POSITION                  equ 0000h
RC2PPS_RC2PPS0_SIZE                      equ 0001h
RC2PPS_RC2PPS0_LENGTH                    equ 0001h
RC2PPS_RC2PPS0_MASK                      equ 0001h
RC2PPS_RC2PPS1_POSN                      equ 0001h
RC2PPS_RC2PPS1_POSITION                  equ 0001h
RC2PPS_RC2PPS1_SIZE                      equ 0001h
RC2PPS_RC2PPS1_LENGTH                    equ 0001h
RC2PPS_RC2PPS1_MASK                      equ 0002h
RC2PPS_RC2PPS2_POSN                      equ 0002h
RC2PPS_RC2PPS2_POSITION                  equ 0002h
RC2PPS_RC2PPS2_SIZE                      equ 0001h
RC2PPS_RC2PPS2_LENGTH                    equ 0001h
RC2PPS_RC2PPS2_MASK                      equ 0004h
RC2PPS_RC2PPS3_POSN                      equ 0003h
RC2PPS_RC2PPS3_POSITION                  equ 0003h
RC2PPS_RC2PPS3_SIZE                      equ 0001h
RC2PPS_RC2PPS3_LENGTH                    equ 0001h
RC2PPS_RC2PPS3_MASK                      equ 0008h
RC2PPS_RC2PPS4_POSN                      equ 0004h
RC2PPS_RC2PPS4_POSITION                  equ 0004h
RC2PPS_RC2PPS4_SIZE                      equ 0001h
RC2PPS_RC2PPS4_LENGTH                    equ 0001h
RC2PPS_RC2PPS4_MASK                      equ 0010h

// Register: RC3PPS
#define RC3PPS RC3PPS
RC3PPS                                   equ 0EA3h
// bitfield definitions
RC3PPS_RC3PPS0_POSN                      equ 0000h
RC3PPS_RC3PPS0_POSITION                  equ 0000h
RC3PPS_RC3PPS0_SIZE                      equ 0001h
RC3PPS_RC3PPS0_LENGTH                    equ 0001h
RC3PPS_RC3PPS0_MASK                      equ 0001h
RC3PPS_RC3PPS1_POSN                      equ 0001h
RC3PPS_RC3PPS1_POSITION                  equ 0001h
RC3PPS_RC3PPS1_SIZE                      equ 0001h
RC3PPS_RC3PPS1_LENGTH                    equ 0001h
RC3PPS_RC3PPS1_MASK                      equ 0002h
RC3PPS_RC3PPS2_POSN                      equ 0002h
RC3PPS_RC3PPS2_POSITION                  equ 0002h
RC3PPS_RC3PPS2_SIZE                      equ 0001h
RC3PPS_RC3PPS2_LENGTH                    equ 0001h
RC3PPS_RC3PPS2_MASK                      equ 0004h
RC3PPS_RC3PPS3_POSN                      equ 0003h
RC3PPS_RC3PPS3_POSITION                  equ 0003h
RC3PPS_RC3PPS3_SIZE                      equ 0001h
RC3PPS_RC3PPS3_LENGTH                    equ 0001h
RC3PPS_RC3PPS3_MASK                      equ 0008h
RC3PPS_RC3PPS4_POSN                      equ 0004h
RC3PPS_RC3PPS4_POSITION                  equ 0004h
RC3PPS_RC3PPS4_SIZE                      equ 0001h
RC3PPS_RC3PPS4_LENGTH                    equ 0001h
RC3PPS_RC3PPS4_MASK                      equ 0010h

// Register: RC4PPS
#define RC4PPS RC4PPS
RC4PPS                                   equ 0EA4h
// bitfield definitions
RC4PPS_RC4PPS0_POSN                      equ 0000h
RC4PPS_RC4PPS0_POSITION                  equ 0000h
RC4PPS_RC4PPS0_SIZE                      equ 0001h
RC4PPS_RC4PPS0_LENGTH                    equ 0001h
RC4PPS_RC4PPS0_MASK                      equ 0001h
RC4PPS_RC4PPS1_POSN                      equ 0001h
RC4PPS_RC4PPS1_POSITION                  equ 0001h
RC4PPS_RC4PPS1_SIZE                      equ 0001h
RC4PPS_RC4PPS1_LENGTH                    equ 0001h
RC4PPS_RC4PPS1_MASK                      equ 0002h
RC4PPS_RC4PPS2_POSN                      equ 0002h
RC4PPS_RC4PPS2_POSITION                  equ 0002h
RC4PPS_RC4PPS2_SIZE                      equ 0001h
RC4PPS_RC4PPS2_LENGTH                    equ 0001h
RC4PPS_RC4PPS2_MASK                      equ 0004h
RC4PPS_RC4PPS3_POSN                      equ 0003h
RC4PPS_RC4PPS3_POSITION                  equ 0003h
RC4PPS_RC4PPS3_SIZE                      equ 0001h
RC4PPS_RC4PPS3_LENGTH                    equ 0001h
RC4PPS_RC4PPS3_MASK                      equ 0008h
RC4PPS_RC4PPS4_POSN                      equ 0004h
RC4PPS_RC4PPS4_POSITION                  equ 0004h
RC4PPS_RC4PPS4_SIZE                      equ 0001h
RC4PPS_RC4PPS4_LENGTH                    equ 0001h
RC4PPS_RC4PPS4_MASK                      equ 0010h

// Register: RC5PPS
#define RC5PPS RC5PPS
RC5PPS                                   equ 0EA5h
// bitfield definitions
RC5PPS_RC5PPS0_POSN                      equ 0000h
RC5PPS_RC5PPS0_POSITION                  equ 0000h
RC5PPS_RC5PPS0_SIZE                      equ 0001h
RC5PPS_RC5PPS0_LENGTH                    equ 0001h
RC5PPS_RC5PPS0_MASK                      equ 0001h
RC5PPS_RC5PPS1_POSN                      equ 0001h
RC5PPS_RC5PPS1_POSITION                  equ 0001h
RC5PPS_RC5PPS1_SIZE                      equ 0001h
RC5PPS_RC5PPS1_LENGTH                    equ 0001h
RC5PPS_RC5PPS1_MASK                      equ 0002h
RC5PPS_RC5PPS2_POSN                      equ 0002h
RC5PPS_RC5PPS2_POSITION                  equ 0002h
RC5PPS_RC5PPS2_SIZE                      equ 0001h
RC5PPS_RC5PPS2_LENGTH                    equ 0001h
RC5PPS_RC5PPS2_MASK                      equ 0004h
RC5PPS_RC5PPS3_POSN                      equ 0003h
RC5PPS_RC5PPS3_POSITION                  equ 0003h
RC5PPS_RC5PPS3_SIZE                      equ 0001h
RC5PPS_RC5PPS3_LENGTH                    equ 0001h
RC5PPS_RC5PPS3_MASK                      equ 0008h
RC5PPS_RC5PPS4_POSN                      equ 0004h
RC5PPS_RC5PPS4_POSITION                  equ 0004h
RC5PPS_RC5PPS4_SIZE                      equ 0001h
RC5PPS_RC5PPS4_LENGTH                    equ 0001h
RC5PPS_RC5PPS4_MASK                      equ 0010h

// Register: CLCDATA
#define CLCDATA CLCDATA
CLCDATA                                  equ 0F0Fh
// bitfield definitions
CLCDATA_MLC1OUT_POSN                     equ 0000h
CLCDATA_MLC1OUT_POSITION                 equ 0000h
CLCDATA_MLC1OUT_SIZE                     equ 0001h
CLCDATA_MLC1OUT_LENGTH                   equ 0001h
CLCDATA_MLC1OUT_MASK                     equ 0001h
CLCDATA_MLC2OUT_POSN                     equ 0001h
CLCDATA_MLC2OUT_POSITION                 equ 0001h
CLCDATA_MLC2OUT_SIZE                     equ 0001h
CLCDATA_MLC2OUT_LENGTH                   equ 0001h
CLCDATA_MLC2OUT_MASK                     equ 0002h
CLCDATA_MLC3OUT_POSN                     equ 0002h
CLCDATA_MLC3OUT_POSITION                 equ 0002h
CLCDATA_MLC3OUT_SIZE                     equ 0001h
CLCDATA_MLC3OUT_LENGTH                   equ 0001h
CLCDATA_MLC3OUT_MASK                     equ 0004h
CLCDATA_MLC4OUT_POSN                     equ 0003h
CLCDATA_MLC4OUT_POSITION                 equ 0003h
CLCDATA_MLC4OUT_SIZE                     equ 0001h
CLCDATA_MLC4OUT_LENGTH                   equ 0001h
CLCDATA_MLC4OUT_MASK                     equ 0008h

// Register: CLC1CON
#define CLC1CON CLC1CON
CLC1CON                                  equ 0F10h
// bitfield definitions
CLC1CON_LC1MODE_POSN                     equ 0000h
CLC1CON_LC1MODE_POSITION                 equ 0000h
CLC1CON_LC1MODE_SIZE                     equ 0003h
CLC1CON_LC1MODE_LENGTH                   equ 0003h
CLC1CON_LC1MODE_MASK                     equ 0007h
CLC1CON_LC1INTN_POSN                     equ 0003h
CLC1CON_LC1INTN_POSITION                 equ 0003h
CLC1CON_LC1INTN_SIZE                     equ 0001h
CLC1CON_LC1INTN_LENGTH                   equ 0001h
CLC1CON_LC1INTN_MASK                     equ 0008h
CLC1CON_LC1INTP_POSN                     equ 0004h
CLC1CON_LC1INTP_POSITION                 equ 0004h
CLC1CON_LC1INTP_SIZE                     equ 0001h
CLC1CON_LC1INTP_LENGTH                   equ 0001h
CLC1CON_LC1INTP_MASK                     equ 0010h
CLC1CON_LC1OUT_POSN                      equ 0005h
CLC1CON_LC1OUT_POSITION                  equ 0005h
CLC1CON_LC1OUT_SIZE                      equ 0001h
CLC1CON_LC1OUT_LENGTH                    equ 0001h
CLC1CON_LC1OUT_MASK                      equ 0020h
CLC1CON_LC1EN_POSN                       equ 0007h
CLC1CON_LC1EN_POSITION                   equ 0007h
CLC1CON_LC1EN_SIZE                       equ 0001h
CLC1CON_LC1EN_LENGTH                     equ 0001h
CLC1CON_LC1EN_MASK                       equ 0080h
CLC1CON_LC1MODE0_POSN                    equ 0000h
CLC1CON_LC1MODE0_POSITION                equ 0000h
CLC1CON_LC1MODE0_SIZE                    equ 0001h
CLC1CON_LC1MODE0_LENGTH                  equ 0001h
CLC1CON_LC1MODE0_MASK                    equ 0001h
CLC1CON_LC1MODE1_POSN                    equ 0001h
CLC1CON_LC1MODE1_POSITION                equ 0001h
CLC1CON_LC1MODE1_SIZE                    equ 0001h
CLC1CON_LC1MODE1_LENGTH                  equ 0001h
CLC1CON_LC1MODE1_MASK                    equ 0002h
CLC1CON_LC1MODE2_POSN                    equ 0002h
CLC1CON_LC1MODE2_POSITION                equ 0002h
CLC1CON_LC1MODE2_SIZE                    equ 0001h
CLC1CON_LC1MODE2_LENGTH                  equ 0001h
CLC1CON_LC1MODE2_MASK                    equ 0004h
CLC1CON_MODE_POSN                        equ 0000h
CLC1CON_MODE_POSITION                    equ 0000h
CLC1CON_MODE_SIZE                        equ 0003h
CLC1CON_MODE_LENGTH                      equ 0003h
CLC1CON_MODE_MASK                        equ 0007h
CLC1CON_INTN_POSN                        equ 0003h
CLC1CON_INTN_POSITION                    equ 0003h
CLC1CON_INTN_SIZE                        equ 0001h
CLC1CON_INTN_LENGTH                      equ 0001h
CLC1CON_INTN_MASK                        equ 0008h
CLC1CON_INTP_POSN                        equ 0004h
CLC1CON_INTP_POSITION                    equ 0004h
CLC1CON_INTP_SIZE                        equ 0001h
CLC1CON_INTP_LENGTH                      equ 0001h
CLC1CON_INTP_MASK                        equ 0010h
CLC1CON_OUT_POSN                         equ 0005h
CLC1CON_OUT_POSITION                     equ 0005h
CLC1CON_OUT_SIZE                         equ 0001h
CLC1CON_OUT_LENGTH                       equ 0001h
CLC1CON_OUT_MASK                         equ 0020h
CLC1CON_EN_POSN                          equ 0007h
CLC1CON_EN_POSITION                      equ 0007h
CLC1CON_EN_SIZE                          equ 0001h
CLC1CON_EN_LENGTH                        equ 0001h
CLC1CON_EN_MASK                          equ 0080h
CLC1CON_MODE0_POSN                       equ 0000h
CLC1CON_MODE0_POSITION                   equ 0000h
CLC1CON_MODE0_SIZE                       equ 0001h
CLC1CON_MODE0_LENGTH                     equ 0001h
CLC1CON_MODE0_MASK                       equ 0001h
CLC1CON_MODE1_POSN                       equ 0001h
CLC1CON_MODE1_POSITION                   equ 0001h
CLC1CON_MODE1_SIZE                       equ 0001h
CLC1CON_MODE1_LENGTH                     equ 0001h
CLC1CON_MODE1_MASK                       equ 0002h
CLC1CON_MODE2_POSN                       equ 0002h
CLC1CON_MODE2_POSITION                   equ 0002h
CLC1CON_MODE2_SIZE                       equ 0001h
CLC1CON_MODE2_LENGTH                     equ 0001h
CLC1CON_MODE2_MASK                       equ 0004h

// Register: CLC1POL
#define CLC1POL CLC1POL
CLC1POL                                  equ 0F11h
// bitfield definitions
CLC1POL_LC1G1POL_POSN                    equ 0000h
CLC1POL_LC1G1POL_POSITION                equ 0000h
CLC1POL_LC1G1POL_SIZE                    equ 0001h
CLC1POL_LC1G1POL_LENGTH                  equ 0001h
CLC1POL_LC1G1POL_MASK                    equ 0001h
CLC1POL_LC1G2POL_POSN                    equ 0001h
CLC1POL_LC1G2POL_POSITION                equ 0001h
CLC1POL_LC1G2POL_SIZE                    equ 0001h
CLC1POL_LC1G2POL_LENGTH                  equ 0001h
CLC1POL_LC1G2POL_MASK                    equ 0002h
CLC1POL_LC1G3POL_POSN                    equ 0002h
CLC1POL_LC1G3POL_POSITION                equ 0002h
CLC1POL_LC1G3POL_SIZE                    equ 0001h
CLC1POL_LC1G3POL_LENGTH                  equ 0001h
CLC1POL_LC1G3POL_MASK                    equ 0004h
CLC1POL_LC1G4POL_POSN                    equ 0003h
CLC1POL_LC1G4POL_POSITION                equ 0003h
CLC1POL_LC1G4POL_SIZE                    equ 0001h
CLC1POL_LC1G4POL_LENGTH                  equ 0001h
CLC1POL_LC1G4POL_MASK                    equ 0008h
CLC1POL_LC1POL_POSN                      equ 0007h
CLC1POL_LC1POL_POSITION                  equ 0007h
CLC1POL_LC1POL_SIZE                      equ 0001h
CLC1POL_LC1POL_LENGTH                    equ 0001h
CLC1POL_LC1POL_MASK                      equ 0080h
CLC1POL_G1POL_POSN                       equ 0000h
CLC1POL_G1POL_POSITION                   equ 0000h
CLC1POL_G1POL_SIZE                       equ 0001h
CLC1POL_G1POL_LENGTH                     equ 0001h
CLC1POL_G1POL_MASK                       equ 0001h
CLC1POL_G2POL_POSN                       equ 0001h
CLC1POL_G2POL_POSITION                   equ 0001h
CLC1POL_G2POL_SIZE                       equ 0001h
CLC1POL_G2POL_LENGTH                     equ 0001h
CLC1POL_G2POL_MASK                       equ 0002h
CLC1POL_G3POL_POSN                       equ 0002h
CLC1POL_G3POL_POSITION                   equ 0002h
CLC1POL_G3POL_SIZE                       equ 0001h
CLC1POL_G3POL_LENGTH                     equ 0001h
CLC1POL_G3POL_MASK                       equ 0004h
CLC1POL_G4POL_POSN                       equ 0003h
CLC1POL_G4POL_POSITION                   equ 0003h
CLC1POL_G4POL_SIZE                       equ 0001h
CLC1POL_G4POL_LENGTH                     equ 0001h
CLC1POL_G4POL_MASK                       equ 0008h
CLC1POL_POL_POSN                         equ 0007h
CLC1POL_POL_POSITION                     equ 0007h
CLC1POL_POL_SIZE                         equ 0001h
CLC1POL_POL_LENGTH                       equ 0001h
CLC1POL_POL_MASK                         equ 0080h

// Register: CLC1SEL0
#define CLC1SEL0 CLC1SEL0
CLC1SEL0                                 equ 0F12h
// bitfield definitions
CLC1SEL0_LC1D1S0_POSN                    equ 0000h
CLC1SEL0_LC1D1S0_POSITION                equ 0000h
CLC1SEL0_LC1D1S0_SIZE                    equ 0001h
CLC1SEL0_LC1D1S0_LENGTH                  equ 0001h
CLC1SEL0_LC1D1S0_MASK                    equ 0001h
CLC1SEL0_LC1D1S1_POSN                    equ 0001h
CLC1SEL0_LC1D1S1_POSITION                equ 0001h
CLC1SEL0_LC1D1S1_SIZE                    equ 0001h
CLC1SEL0_LC1D1S1_LENGTH                  equ 0001h
CLC1SEL0_LC1D1S1_MASK                    equ 0002h
CLC1SEL0_LC1D1S2_POSN                    equ 0002h
CLC1SEL0_LC1D1S2_POSITION                equ 0002h
CLC1SEL0_LC1D1S2_SIZE                    equ 0001h
CLC1SEL0_LC1D1S2_LENGTH                  equ 0001h
CLC1SEL0_LC1D1S2_MASK                    equ 0004h
CLC1SEL0_LC1D1S3_POSN                    equ 0003h
CLC1SEL0_LC1D1S3_POSITION                equ 0003h
CLC1SEL0_LC1D1S3_SIZE                    equ 0001h
CLC1SEL0_LC1D1S3_LENGTH                  equ 0001h
CLC1SEL0_LC1D1S3_MASK                    equ 0008h
CLC1SEL0_LC1D1S4_POSN                    equ 0004h
CLC1SEL0_LC1D1S4_POSITION                equ 0004h
CLC1SEL0_LC1D1S4_SIZE                    equ 0001h
CLC1SEL0_LC1D1S4_LENGTH                  equ 0001h
CLC1SEL0_LC1D1S4_MASK                    equ 0010h
CLC1SEL0_LC1D1S5_POSN                    equ 0005h
CLC1SEL0_LC1D1S5_POSITION                equ 0005h
CLC1SEL0_LC1D1S5_SIZE                    equ 0001h
CLC1SEL0_LC1D1S5_LENGTH                  equ 0001h
CLC1SEL0_LC1D1S5_MASK                    equ 0020h
CLC1SEL0_LC1D1S_POSN                     equ 0000h
CLC1SEL0_LC1D1S_POSITION                 equ 0000h
CLC1SEL0_LC1D1S_SIZE                     equ 0008h
CLC1SEL0_LC1D1S_LENGTH                   equ 0008h
CLC1SEL0_LC1D1S_MASK                     equ 00FFh
CLC1SEL0_D1S_POSN                        equ 0000h
CLC1SEL0_D1S_POSITION                    equ 0000h
CLC1SEL0_D1S_SIZE                        equ 0008h
CLC1SEL0_D1S_LENGTH                      equ 0008h
CLC1SEL0_D1S_MASK                        equ 00FFh
CLC1SEL0_D1S0_POSN                       equ 0000h
CLC1SEL0_D1S0_POSITION                   equ 0000h
CLC1SEL0_D1S0_SIZE                       equ 0001h
CLC1SEL0_D1S0_LENGTH                     equ 0001h
CLC1SEL0_D1S0_MASK                       equ 0001h
CLC1SEL0_D1S1_POSN                       equ 0001h
CLC1SEL0_D1S1_POSITION                   equ 0001h
CLC1SEL0_D1S1_SIZE                       equ 0001h
CLC1SEL0_D1S1_LENGTH                     equ 0001h
CLC1SEL0_D1S1_MASK                       equ 0002h
CLC1SEL0_D1S2_POSN                       equ 0002h
CLC1SEL0_D1S2_POSITION                   equ 0002h
CLC1SEL0_D1S2_SIZE                       equ 0001h
CLC1SEL0_D1S2_LENGTH                     equ 0001h
CLC1SEL0_D1S2_MASK                       equ 0004h
CLC1SEL0_D1S3_POSN                       equ 0003h
CLC1SEL0_D1S3_POSITION                   equ 0003h
CLC1SEL0_D1S3_SIZE                       equ 0001h
CLC1SEL0_D1S3_LENGTH                     equ 0001h
CLC1SEL0_D1S3_MASK                       equ 0008h
CLC1SEL0_D1S4_POSN                       equ 0004h
CLC1SEL0_D1S4_POSITION                   equ 0004h
CLC1SEL0_D1S4_SIZE                       equ 0001h
CLC1SEL0_D1S4_LENGTH                     equ 0001h
CLC1SEL0_D1S4_MASK                       equ 0010h
CLC1SEL0_D1S5_POSN                       equ 0005h
CLC1SEL0_D1S5_POSITION                   equ 0005h
CLC1SEL0_D1S5_SIZE                       equ 0001h
CLC1SEL0_D1S5_LENGTH                     equ 0001h
CLC1SEL0_D1S5_MASK                       equ 0020h

// Register: CLC1SEL1
#define CLC1SEL1 CLC1SEL1
CLC1SEL1                                 equ 0F13h
// bitfield definitions
CLC1SEL1_LC1D2S0_POSN                    equ 0000h
CLC1SEL1_LC1D2S0_POSITION                equ 0000h
CLC1SEL1_LC1D2S0_SIZE                    equ 0001h
CLC1SEL1_LC1D2S0_LENGTH                  equ 0001h
CLC1SEL1_LC1D2S0_MASK                    equ 0001h
CLC1SEL1_LC1D2S1_POSN                    equ 0001h
CLC1SEL1_LC1D2S1_POSITION                equ 0001h
CLC1SEL1_LC1D2S1_SIZE                    equ 0001h
CLC1SEL1_LC1D2S1_LENGTH                  equ 0001h
CLC1SEL1_LC1D2S1_MASK                    equ 0002h
CLC1SEL1_LC1D2S2_POSN                    equ 0002h
CLC1SEL1_LC1D2S2_POSITION                equ 0002h
CLC1SEL1_LC1D2S2_SIZE                    equ 0001h
CLC1SEL1_LC1D2S2_LENGTH                  equ 0001h
CLC1SEL1_LC1D2S2_MASK                    equ 0004h
CLC1SEL1_LC1D2S3_POSN                    equ 0003h
CLC1SEL1_LC1D2S3_POSITION                equ 0003h
CLC1SEL1_LC1D2S3_SIZE                    equ 0001h
CLC1SEL1_LC1D2S3_LENGTH                  equ 0001h
CLC1SEL1_LC1D2S3_MASK                    equ 0008h
CLC1SEL1_LC1D2S4_POSN                    equ 0004h
CLC1SEL1_LC1D2S4_POSITION                equ 0004h
CLC1SEL1_LC1D2S4_SIZE                    equ 0001h
CLC1SEL1_LC1D2S4_LENGTH                  equ 0001h
CLC1SEL1_LC1D2S4_MASK                    equ 0010h
CLC1SEL1_LC1D2S5_POSN                    equ 0005h
CLC1SEL1_LC1D2S5_POSITION                equ 0005h
CLC1SEL1_LC1D2S5_SIZE                    equ 0001h
CLC1SEL1_LC1D2S5_LENGTH                  equ 0001h
CLC1SEL1_LC1D2S5_MASK                    equ 0020h
CLC1SEL1_LC1D2S_POSN                     equ 0000h
CLC1SEL1_LC1D2S_POSITION                 equ 0000h
CLC1SEL1_LC1D2S_SIZE                     equ 0008h
CLC1SEL1_LC1D2S_LENGTH                   equ 0008h
CLC1SEL1_LC1D2S_MASK                     equ 00FFh
CLC1SEL1_D2S_POSN                        equ 0000h
CLC1SEL1_D2S_POSITION                    equ 0000h
CLC1SEL1_D2S_SIZE                        equ 0008h
CLC1SEL1_D2S_LENGTH                      equ 0008h
CLC1SEL1_D2S_MASK                        equ 00FFh
CLC1SEL1_D2S0_POSN                       equ 0000h
CLC1SEL1_D2S0_POSITION                   equ 0000h
CLC1SEL1_D2S0_SIZE                       equ 0001h
CLC1SEL1_D2S0_LENGTH                     equ 0001h
CLC1SEL1_D2S0_MASK                       equ 0001h
CLC1SEL1_D2S1_POSN                       equ 0001h
CLC1SEL1_D2S1_POSITION                   equ 0001h
CLC1SEL1_D2S1_SIZE                       equ 0001h
CLC1SEL1_D2S1_LENGTH                     equ 0001h
CLC1SEL1_D2S1_MASK                       equ 0002h
CLC1SEL1_D2S2_POSN                       equ 0002h
CLC1SEL1_D2S2_POSITION                   equ 0002h
CLC1SEL1_D2S2_SIZE                       equ 0001h
CLC1SEL1_D2S2_LENGTH                     equ 0001h
CLC1SEL1_D2S2_MASK                       equ 0004h
CLC1SEL1_D2S3_POSN                       equ 0003h
CLC1SEL1_D2S3_POSITION                   equ 0003h
CLC1SEL1_D2S3_SIZE                       equ 0001h
CLC1SEL1_D2S3_LENGTH                     equ 0001h
CLC1SEL1_D2S3_MASK                       equ 0008h
CLC1SEL1_D2S4_POSN                       equ 0004h
CLC1SEL1_D2S4_POSITION                   equ 0004h
CLC1SEL1_D2S4_SIZE                       equ 0001h
CLC1SEL1_D2S4_LENGTH                     equ 0001h
CLC1SEL1_D2S4_MASK                       equ 0010h
CLC1SEL1_D2S5_POSN                       equ 0005h
CLC1SEL1_D2S5_POSITION                   equ 0005h
CLC1SEL1_D2S5_SIZE                       equ 0001h
CLC1SEL1_D2S5_LENGTH                     equ 0001h
CLC1SEL1_D2S5_MASK                       equ 0020h

// Register: CLC1SEL2
#define CLC1SEL2 CLC1SEL2
CLC1SEL2                                 equ 0F14h
// bitfield definitions
CLC1SEL2_LC1D3S0_POSN                    equ 0000h
CLC1SEL2_LC1D3S0_POSITION                equ 0000h
CLC1SEL2_LC1D3S0_SIZE                    equ 0001h
CLC1SEL2_LC1D3S0_LENGTH                  equ 0001h
CLC1SEL2_LC1D3S0_MASK                    equ 0001h
CLC1SEL2_LC1D3S1_POSN                    equ 0001h
CLC1SEL2_LC1D3S1_POSITION                equ 0001h
CLC1SEL2_LC1D3S1_SIZE                    equ 0001h
CLC1SEL2_LC1D3S1_LENGTH                  equ 0001h
CLC1SEL2_LC1D3S1_MASK                    equ 0002h
CLC1SEL2_LC1D3S2_POSN                    equ 0002h
CLC1SEL2_LC1D3S2_POSITION                equ 0002h
CLC1SEL2_LC1D3S2_SIZE                    equ 0001h
CLC1SEL2_LC1D3S2_LENGTH                  equ 0001h
CLC1SEL2_LC1D3S2_MASK                    equ 0004h
CLC1SEL2_LC1D3S3_POSN                    equ 0003h
CLC1SEL2_LC1D3S3_POSITION                equ 0003h
CLC1SEL2_LC1D3S3_SIZE                    equ 0001h
CLC1SEL2_LC1D3S3_LENGTH                  equ 0001h
CLC1SEL2_LC1D3S3_MASK                    equ 0008h
CLC1SEL2_LC1D3S4_POSN                    equ 0004h
CLC1SEL2_LC1D3S4_POSITION                equ 0004h
CLC1SEL2_LC1D3S4_SIZE                    equ 0001h
CLC1SEL2_LC1D3S4_LENGTH                  equ 0001h
CLC1SEL2_LC1D3S4_MASK                    equ 0010h
CLC1SEL2_LC1D3S5_POSN                    equ 0005h
CLC1SEL2_LC1D3S5_POSITION                equ 0005h
CLC1SEL2_LC1D3S5_SIZE                    equ 0001h
CLC1SEL2_LC1D3S5_LENGTH                  equ 0001h
CLC1SEL2_LC1D3S5_MASK                    equ 0020h
CLC1SEL2_LC1D3S_POSN                     equ 0000h
CLC1SEL2_LC1D3S_POSITION                 equ 0000h
CLC1SEL2_LC1D3S_SIZE                     equ 0008h
CLC1SEL2_LC1D3S_LENGTH                   equ 0008h
CLC1SEL2_LC1D3S_MASK                     equ 00FFh
CLC1SEL2_D3S_POSN                        equ 0000h
CLC1SEL2_D3S_POSITION                    equ 0000h
CLC1SEL2_D3S_SIZE                        equ 0008h
CLC1SEL2_D3S_LENGTH                      equ 0008h
CLC1SEL2_D3S_MASK                        equ 00FFh
CLC1SEL2_D3S0_POSN                       equ 0000h
CLC1SEL2_D3S0_POSITION                   equ 0000h
CLC1SEL2_D3S0_SIZE                       equ 0001h
CLC1SEL2_D3S0_LENGTH                     equ 0001h
CLC1SEL2_D3S0_MASK                       equ 0001h
CLC1SEL2_D3S1_POSN                       equ 0001h
CLC1SEL2_D3S1_POSITION                   equ 0001h
CLC1SEL2_D3S1_SIZE                       equ 0001h
CLC1SEL2_D3S1_LENGTH                     equ 0001h
CLC1SEL2_D3S1_MASK                       equ 0002h
CLC1SEL2_D3S2_POSN                       equ 0002h
CLC1SEL2_D3S2_POSITION                   equ 0002h
CLC1SEL2_D3S2_SIZE                       equ 0001h
CLC1SEL2_D3S2_LENGTH                     equ 0001h
CLC1SEL2_D3S2_MASK                       equ 0004h
CLC1SEL2_D3S3_POSN                       equ 0003h
CLC1SEL2_D3S3_POSITION                   equ 0003h
CLC1SEL2_D3S3_SIZE                       equ 0001h
CLC1SEL2_D3S3_LENGTH                     equ 0001h
CLC1SEL2_D3S3_MASK                       equ 0008h
CLC1SEL2_D3S4_POSN                       equ 0004h
CLC1SEL2_D3S4_POSITION                   equ 0004h
CLC1SEL2_D3S4_SIZE                       equ 0001h
CLC1SEL2_D3S4_LENGTH                     equ 0001h
CLC1SEL2_D3S4_MASK                       equ 0010h
CLC1SEL2_D3S5_POSN                       equ 0005h
CLC1SEL2_D3S5_POSITION                   equ 0005h
CLC1SEL2_D3S5_SIZE                       equ 0001h
CLC1SEL2_D3S5_LENGTH                     equ 0001h
CLC1SEL2_D3S5_MASK                       equ 0020h

// Register: CLC1SEL3
#define CLC1SEL3 CLC1SEL3
CLC1SEL3                                 equ 0F15h
// bitfield definitions
CLC1SEL3_LC1D4S0_POSN                    equ 0000h
CLC1SEL3_LC1D4S0_POSITION                equ 0000h
CLC1SEL3_LC1D4S0_SIZE                    equ 0001h
CLC1SEL3_LC1D4S0_LENGTH                  equ 0001h
CLC1SEL3_LC1D4S0_MASK                    equ 0001h
CLC1SEL3_LC1D4S1_POSN                    equ 0001h
CLC1SEL3_LC1D4S1_POSITION                equ 0001h
CLC1SEL3_LC1D4S1_SIZE                    equ 0001h
CLC1SEL3_LC1D4S1_LENGTH                  equ 0001h
CLC1SEL3_LC1D4S1_MASK                    equ 0002h
CLC1SEL3_LC1D4S2_POSN                    equ 0002h
CLC1SEL3_LC1D4S2_POSITION                equ 0002h
CLC1SEL3_LC1D4S2_SIZE                    equ 0001h
CLC1SEL3_LC1D4S2_LENGTH                  equ 0001h
CLC1SEL3_LC1D4S2_MASK                    equ 0004h
CLC1SEL3_LC1D4S3_POSN                    equ 0003h
CLC1SEL3_LC1D4S3_POSITION                equ 0003h
CLC1SEL3_LC1D4S3_SIZE                    equ 0001h
CLC1SEL3_LC1D4S3_LENGTH                  equ 0001h
CLC1SEL3_LC1D4S3_MASK                    equ 0008h
CLC1SEL3_LC1D4S4_POSN                    equ 0004h
CLC1SEL3_LC1D4S4_POSITION                equ 0004h
CLC1SEL3_LC1D4S4_SIZE                    equ 0001h
CLC1SEL3_LC1D4S4_LENGTH                  equ 0001h
CLC1SEL3_LC1D4S4_MASK                    equ 0010h
CLC1SEL3_LC1D4S5_POSN                    equ 0005h
CLC1SEL3_LC1D4S5_POSITION                equ 0005h
CLC1SEL3_LC1D4S5_SIZE                    equ 0001h
CLC1SEL3_LC1D4S5_LENGTH                  equ 0001h
CLC1SEL3_LC1D4S5_MASK                    equ 0020h
CLC1SEL3_LC1D4S_POSN                     equ 0000h
CLC1SEL3_LC1D4S_POSITION                 equ 0000h
CLC1SEL3_LC1D4S_SIZE                     equ 0008h
CLC1SEL3_LC1D4S_LENGTH                   equ 0008h
CLC1SEL3_LC1D4S_MASK                     equ 00FFh
CLC1SEL3_D4S_POSN                        equ 0000h
CLC1SEL3_D4S_POSITION                    equ 0000h
CLC1SEL3_D4S_SIZE                        equ 0008h
CLC1SEL3_D4S_LENGTH                      equ 0008h
CLC1SEL3_D4S_MASK                        equ 00FFh
CLC1SEL3_D4S0_POSN                       equ 0000h
CLC1SEL3_D4S0_POSITION                   equ 0000h
CLC1SEL3_D4S0_SIZE                       equ 0001h
CLC1SEL3_D4S0_LENGTH                     equ 0001h
CLC1SEL3_D4S0_MASK                       equ 0001h
CLC1SEL3_D4S1_POSN                       equ 0001h
CLC1SEL3_D4S1_POSITION                   equ 0001h
CLC1SEL3_D4S1_SIZE                       equ 0001h
CLC1SEL3_D4S1_LENGTH                     equ 0001h
CLC1SEL3_D4S1_MASK                       equ 0002h
CLC1SEL3_D4S2_POSN                       equ 0002h
CLC1SEL3_D4S2_POSITION                   equ 0002h
CLC1SEL3_D4S2_SIZE                       equ 0001h
CLC1SEL3_D4S2_LENGTH                     equ 0001h
CLC1SEL3_D4S2_MASK                       equ 0004h
CLC1SEL3_D4S3_POSN                       equ 0003h
CLC1SEL3_D4S3_POSITION                   equ 0003h
CLC1SEL3_D4S3_SIZE                       equ 0001h
CLC1SEL3_D4S3_LENGTH                     equ 0001h
CLC1SEL3_D4S3_MASK                       equ 0008h
CLC1SEL3_D4S4_POSN                       equ 0004h
CLC1SEL3_D4S4_POSITION                   equ 0004h
CLC1SEL3_D4S4_SIZE                       equ 0001h
CLC1SEL3_D4S4_LENGTH                     equ 0001h
CLC1SEL3_D4S4_MASK                       equ 0010h
CLC1SEL3_D4S5_POSN                       equ 0005h
CLC1SEL3_D4S5_POSITION                   equ 0005h
CLC1SEL3_D4S5_SIZE                       equ 0001h
CLC1SEL3_D4S5_LENGTH                     equ 0001h
CLC1SEL3_D4S5_MASK                       equ 0020h

// Register: CLC1GLS0
#define CLC1GLS0 CLC1GLS0
CLC1GLS0                                 equ 0F16h
// bitfield definitions
CLC1GLS0_LC1G1D1N_POSN                   equ 0000h
CLC1GLS0_LC1G1D1N_POSITION               equ 0000h
CLC1GLS0_LC1G1D1N_SIZE                   equ 0001h
CLC1GLS0_LC1G1D1N_LENGTH                 equ 0001h
CLC1GLS0_LC1G1D1N_MASK                   equ 0001h
CLC1GLS0_LC1G1D1T_POSN                   equ 0001h
CLC1GLS0_LC1G1D1T_POSITION               equ 0001h
CLC1GLS0_LC1G1D1T_SIZE                   equ 0001h
CLC1GLS0_LC1G1D1T_LENGTH                 equ 0001h
CLC1GLS0_LC1G1D1T_MASK                   equ 0002h
CLC1GLS0_LC1G1D2N_POSN                   equ 0002h
CLC1GLS0_LC1G1D2N_POSITION               equ 0002h
CLC1GLS0_LC1G1D2N_SIZE                   equ 0001h
CLC1GLS0_LC1G1D2N_LENGTH                 equ 0001h
CLC1GLS0_LC1G1D2N_MASK                   equ 0004h
CLC1GLS0_LC1G1D2T_POSN                   equ 0003h
CLC1GLS0_LC1G1D2T_POSITION               equ 0003h
CLC1GLS0_LC1G1D2T_SIZE                   equ 0001h
CLC1GLS0_LC1G1D2T_LENGTH                 equ 0001h
CLC1GLS0_LC1G1D2T_MASK                   equ 0008h
CLC1GLS0_LC1G1D3N_POSN                   equ 0004h
CLC1GLS0_LC1G1D3N_POSITION               equ 0004h
CLC1GLS0_LC1G1D3N_SIZE                   equ 0001h
CLC1GLS0_LC1G1D3N_LENGTH                 equ 0001h
CLC1GLS0_LC1G1D3N_MASK                   equ 0010h
CLC1GLS0_LC1G1D3T_POSN                   equ 0005h
CLC1GLS0_LC1G1D3T_POSITION               equ 0005h
CLC1GLS0_LC1G1D3T_SIZE                   equ 0001h
CLC1GLS0_LC1G1D3T_LENGTH                 equ 0001h
CLC1GLS0_LC1G1D3T_MASK                   equ 0020h
CLC1GLS0_LC1G1D4N_POSN                   equ 0006h
CLC1GLS0_LC1G1D4N_POSITION               equ 0006h
CLC1GLS0_LC1G1D4N_SIZE                   equ 0001h
CLC1GLS0_LC1G1D4N_LENGTH                 equ 0001h
CLC1GLS0_LC1G1D4N_MASK                   equ 0040h
CLC1GLS0_LC1G1D4T_POSN                   equ 0007h
CLC1GLS0_LC1G1D4T_POSITION               equ 0007h
CLC1GLS0_LC1G1D4T_SIZE                   equ 0001h
CLC1GLS0_LC1G1D4T_LENGTH                 equ 0001h
CLC1GLS0_LC1G1D4T_MASK                   equ 0080h
CLC1GLS0_D1N_POSN                        equ 0000h
CLC1GLS0_D1N_POSITION                    equ 0000h
CLC1GLS0_D1N_SIZE                        equ 0001h
CLC1GLS0_D1N_LENGTH                      equ 0001h
CLC1GLS0_D1N_MASK                        equ 0001h
CLC1GLS0_D1T_POSN                        equ 0001h
CLC1GLS0_D1T_POSITION                    equ 0001h
CLC1GLS0_D1T_SIZE                        equ 0001h
CLC1GLS0_D1T_LENGTH                      equ 0001h
CLC1GLS0_D1T_MASK                        equ 0002h
CLC1GLS0_D2N_POSN                        equ 0002h
CLC1GLS0_D2N_POSITION                    equ 0002h
CLC1GLS0_D2N_SIZE                        equ 0001h
CLC1GLS0_D2N_LENGTH                      equ 0001h
CLC1GLS0_D2N_MASK                        equ 0004h
CLC1GLS0_D2T_POSN                        equ 0003h
CLC1GLS0_D2T_POSITION                    equ 0003h
CLC1GLS0_D2T_SIZE                        equ 0001h
CLC1GLS0_D2T_LENGTH                      equ 0001h
CLC1GLS0_D2T_MASK                        equ 0008h
CLC1GLS0_D3N_POSN                        equ 0004h
CLC1GLS0_D3N_POSITION                    equ 0004h
CLC1GLS0_D3N_SIZE                        equ 0001h
CLC1GLS0_D3N_LENGTH                      equ 0001h
CLC1GLS0_D3N_MASK                        equ 0010h
CLC1GLS0_D3T_POSN                        equ 0005h
CLC1GLS0_D3T_POSITION                    equ 0005h
CLC1GLS0_D3T_SIZE                        equ 0001h
CLC1GLS0_D3T_LENGTH                      equ 0001h
CLC1GLS0_D3T_MASK                        equ 0020h
CLC1GLS0_D4N_POSN                        equ 0006h
CLC1GLS0_D4N_POSITION                    equ 0006h
CLC1GLS0_D4N_SIZE                        equ 0001h
CLC1GLS0_D4N_LENGTH                      equ 0001h
CLC1GLS0_D4N_MASK                        equ 0040h
CLC1GLS0_D4T_POSN                        equ 0007h
CLC1GLS0_D4T_POSITION                    equ 0007h
CLC1GLS0_D4T_SIZE                        equ 0001h
CLC1GLS0_D4T_LENGTH                      equ 0001h
CLC1GLS0_D4T_MASK                        equ 0080h

// Register: CLC1GLS1
#define CLC1GLS1 CLC1GLS1
CLC1GLS1                                 equ 0F17h
// bitfield definitions
CLC1GLS1_LC1G2D1N_POSN                   equ 0000h
CLC1GLS1_LC1G2D1N_POSITION               equ 0000h
CLC1GLS1_LC1G2D1N_SIZE                   equ 0001h
CLC1GLS1_LC1G2D1N_LENGTH                 equ 0001h
CLC1GLS1_LC1G2D1N_MASK                   equ 0001h
CLC1GLS1_LC1G2D1T_POSN                   equ 0001h
CLC1GLS1_LC1G2D1T_POSITION               equ 0001h
CLC1GLS1_LC1G2D1T_SIZE                   equ 0001h
CLC1GLS1_LC1G2D1T_LENGTH                 equ 0001h
CLC1GLS1_LC1G2D1T_MASK                   equ 0002h
CLC1GLS1_LC1G2D2N_POSN                   equ 0002h
CLC1GLS1_LC1G2D2N_POSITION               equ 0002h
CLC1GLS1_LC1G2D2N_SIZE                   equ 0001h
CLC1GLS1_LC1G2D2N_LENGTH                 equ 0001h
CLC1GLS1_LC1G2D2N_MASK                   equ 0004h
CLC1GLS1_LC1G2D2T_POSN                   equ 0003h
CLC1GLS1_LC1G2D2T_POSITION               equ 0003h
CLC1GLS1_LC1G2D2T_SIZE                   equ 0001h
CLC1GLS1_LC1G2D2T_LENGTH                 equ 0001h
CLC1GLS1_LC1G2D2T_MASK                   equ 0008h
CLC1GLS1_LC1G2D3N_POSN                   equ 0004h
CLC1GLS1_LC1G2D3N_POSITION               equ 0004h
CLC1GLS1_LC1G2D3N_SIZE                   equ 0001h
CLC1GLS1_LC1G2D3N_LENGTH                 equ 0001h
CLC1GLS1_LC1G2D3N_MASK                   equ 0010h
CLC1GLS1_LC1G2D3T_POSN                   equ 0005h
CLC1GLS1_LC1G2D3T_POSITION               equ 0005h
CLC1GLS1_LC1G2D3T_SIZE                   equ 0001h
CLC1GLS1_LC1G2D3T_LENGTH                 equ 0001h
CLC1GLS1_LC1G2D3T_MASK                   equ 0020h
CLC1GLS1_LC1G2D4N_POSN                   equ 0006h
CLC1GLS1_LC1G2D4N_POSITION               equ 0006h
CLC1GLS1_LC1G2D4N_SIZE                   equ 0001h
CLC1GLS1_LC1G2D4N_LENGTH                 equ 0001h
CLC1GLS1_LC1G2D4N_MASK                   equ 0040h
CLC1GLS1_LC1G2D4T_POSN                   equ 0007h
CLC1GLS1_LC1G2D4T_POSITION               equ 0007h
CLC1GLS1_LC1G2D4T_SIZE                   equ 0001h
CLC1GLS1_LC1G2D4T_LENGTH                 equ 0001h
CLC1GLS1_LC1G2D4T_MASK                   equ 0080h
CLC1GLS1_D1N_POSN                        equ 0000h
CLC1GLS1_D1N_POSITION                    equ 0000h
CLC1GLS1_D1N_SIZE                        equ 0001h
CLC1GLS1_D1N_LENGTH                      equ 0001h
CLC1GLS1_D1N_MASK                        equ 0001h
CLC1GLS1_D1T_POSN                        equ 0001h
CLC1GLS1_D1T_POSITION                    equ 0001h
CLC1GLS1_D1T_SIZE                        equ 0001h
CLC1GLS1_D1T_LENGTH                      equ 0001h
CLC1GLS1_D1T_MASK                        equ 0002h
CLC1GLS1_D2N_POSN                        equ 0002h
CLC1GLS1_D2N_POSITION                    equ 0002h
CLC1GLS1_D2N_SIZE                        equ 0001h
CLC1GLS1_D2N_LENGTH                      equ 0001h
CLC1GLS1_D2N_MASK                        equ 0004h
CLC1GLS1_D2T_POSN                        equ 0003h
CLC1GLS1_D2T_POSITION                    equ 0003h
CLC1GLS1_D2T_SIZE                        equ 0001h
CLC1GLS1_D2T_LENGTH                      equ 0001h
CLC1GLS1_D2T_MASK                        equ 0008h
CLC1GLS1_D3N_POSN                        equ 0004h
CLC1GLS1_D3N_POSITION                    equ 0004h
CLC1GLS1_D3N_SIZE                        equ 0001h
CLC1GLS1_D3N_LENGTH                      equ 0001h
CLC1GLS1_D3N_MASK                        equ 0010h
CLC1GLS1_D3T_POSN                        equ 0005h
CLC1GLS1_D3T_POSITION                    equ 0005h
CLC1GLS1_D3T_SIZE                        equ 0001h
CLC1GLS1_D3T_LENGTH                      equ 0001h
CLC1GLS1_D3T_MASK                        equ 0020h
CLC1GLS1_D4N_POSN                        equ 0006h
CLC1GLS1_D4N_POSITION                    equ 0006h
CLC1GLS1_D4N_SIZE                        equ 0001h
CLC1GLS1_D4N_LENGTH                      equ 0001h
CLC1GLS1_D4N_MASK                        equ 0040h
CLC1GLS1_D4T_POSN                        equ 0007h
CLC1GLS1_D4T_POSITION                    equ 0007h
CLC1GLS1_D4T_SIZE                        equ 0001h
CLC1GLS1_D4T_LENGTH                      equ 0001h
CLC1GLS1_D4T_MASK                        equ 0080h

// Register: CLC1GLS2
#define CLC1GLS2 CLC1GLS2
CLC1GLS2                                 equ 0F18h
// bitfield definitions
CLC1GLS2_LC1G3D1N_POSN                   equ 0000h
CLC1GLS2_LC1G3D1N_POSITION               equ 0000h
CLC1GLS2_LC1G3D1N_SIZE                   equ 0001h
CLC1GLS2_LC1G3D1N_LENGTH                 equ 0001h
CLC1GLS2_LC1G3D1N_MASK                   equ 0001h
CLC1GLS2_LC1G3D1T_POSN                   equ 0001h
CLC1GLS2_LC1G3D1T_POSITION               equ 0001h
CLC1GLS2_LC1G3D1T_SIZE                   equ 0001h
CLC1GLS2_LC1G3D1T_LENGTH                 equ 0001h
CLC1GLS2_LC1G3D1T_MASK                   equ 0002h
CLC1GLS2_LC1G3D2N_POSN                   equ 0002h
CLC1GLS2_LC1G3D2N_POSITION               equ 0002h
CLC1GLS2_LC1G3D2N_SIZE                   equ 0001h
CLC1GLS2_LC1G3D2N_LENGTH                 equ 0001h
CLC1GLS2_LC1G3D2N_MASK                   equ 0004h
CLC1GLS2_LC1G3D2T_POSN                   equ 0003h
CLC1GLS2_LC1G3D2T_POSITION               equ 0003h
CLC1GLS2_LC1G3D2T_SIZE                   equ 0001h
CLC1GLS2_LC1G3D2T_LENGTH                 equ 0001h
CLC1GLS2_LC1G3D2T_MASK                   equ 0008h
CLC1GLS2_LC1G3D3N_POSN                   equ 0004h
CLC1GLS2_LC1G3D3N_POSITION               equ 0004h
CLC1GLS2_LC1G3D3N_SIZE                   equ 0001h
CLC1GLS2_LC1G3D3N_LENGTH                 equ 0001h
CLC1GLS2_LC1G3D3N_MASK                   equ 0010h
CLC1GLS2_LC1G3D3T_POSN                   equ 0005h
CLC1GLS2_LC1G3D3T_POSITION               equ 0005h
CLC1GLS2_LC1G3D3T_SIZE                   equ 0001h
CLC1GLS2_LC1G3D3T_LENGTH                 equ 0001h
CLC1GLS2_LC1G3D3T_MASK                   equ 0020h
CLC1GLS2_LC1G3D4N_POSN                   equ 0006h
CLC1GLS2_LC1G3D4N_POSITION               equ 0006h
CLC1GLS2_LC1G3D4N_SIZE                   equ 0001h
CLC1GLS2_LC1G3D4N_LENGTH                 equ 0001h
CLC1GLS2_LC1G3D4N_MASK                   equ 0040h
CLC1GLS2_LC1G3D4T_POSN                   equ 0007h
CLC1GLS2_LC1G3D4T_POSITION               equ 0007h
CLC1GLS2_LC1G3D4T_SIZE                   equ 0001h
CLC1GLS2_LC1G3D4T_LENGTH                 equ 0001h
CLC1GLS2_LC1G3D4T_MASK                   equ 0080h
CLC1GLS2_D1N_POSN                        equ 0000h
CLC1GLS2_D1N_POSITION                    equ 0000h
CLC1GLS2_D1N_SIZE                        equ 0001h
CLC1GLS2_D1N_LENGTH                      equ 0001h
CLC1GLS2_D1N_MASK                        equ 0001h
CLC1GLS2_D1T_POSN                        equ 0001h
CLC1GLS2_D1T_POSITION                    equ 0001h
CLC1GLS2_D1T_SIZE                        equ 0001h
CLC1GLS2_D1T_LENGTH                      equ 0001h
CLC1GLS2_D1T_MASK                        equ 0002h
CLC1GLS2_D2N_POSN                        equ 0002h
CLC1GLS2_D2N_POSITION                    equ 0002h
CLC1GLS2_D2N_SIZE                        equ 0001h
CLC1GLS2_D2N_LENGTH                      equ 0001h
CLC1GLS2_D2N_MASK                        equ 0004h
CLC1GLS2_D2T_POSN                        equ 0003h
CLC1GLS2_D2T_POSITION                    equ 0003h
CLC1GLS2_D2T_SIZE                        equ 0001h
CLC1GLS2_D2T_LENGTH                      equ 0001h
CLC1GLS2_D2T_MASK                        equ 0008h
CLC1GLS2_D3N_POSN                        equ 0004h
CLC1GLS2_D3N_POSITION                    equ 0004h
CLC1GLS2_D3N_SIZE                        equ 0001h
CLC1GLS2_D3N_LENGTH                      equ 0001h
CLC1GLS2_D3N_MASK                        equ 0010h
CLC1GLS2_D3T_POSN                        equ 0005h
CLC1GLS2_D3T_POSITION                    equ 0005h
CLC1GLS2_D3T_SIZE                        equ 0001h
CLC1GLS2_D3T_LENGTH                      equ 0001h
CLC1GLS2_D3T_MASK                        equ 0020h
CLC1GLS2_D4N_POSN                        equ 0006h
CLC1GLS2_D4N_POSITION                    equ 0006h
CLC1GLS2_D4N_SIZE                        equ 0001h
CLC1GLS2_D4N_LENGTH                      equ 0001h
CLC1GLS2_D4N_MASK                        equ 0040h
CLC1GLS2_D4T_POSN                        equ 0007h
CLC1GLS2_D4T_POSITION                    equ 0007h
CLC1GLS2_D4T_SIZE                        equ 0001h
CLC1GLS2_D4T_LENGTH                      equ 0001h
CLC1GLS2_D4T_MASK                        equ 0080h

// Register: CLC1GLS3
#define CLC1GLS3 CLC1GLS3
CLC1GLS3                                 equ 0F19h
// bitfield definitions
CLC1GLS3_LC1G4D1N_POSN                   equ 0000h
CLC1GLS3_LC1G4D1N_POSITION               equ 0000h
CLC1GLS3_LC1G4D1N_SIZE                   equ 0001h
CLC1GLS3_LC1G4D1N_LENGTH                 equ 0001h
CLC1GLS3_LC1G4D1N_MASK                   equ 0001h
CLC1GLS3_LC1G4D1T_POSN                   equ 0001h
CLC1GLS3_LC1G4D1T_POSITION               equ 0001h
CLC1GLS3_LC1G4D1T_SIZE                   equ 0001h
CLC1GLS3_LC1G4D1T_LENGTH                 equ 0001h
CLC1GLS3_LC1G4D1T_MASK                   equ 0002h
CLC1GLS3_LC1G4D2N_POSN                   equ 0002h
CLC1GLS3_LC1G4D2N_POSITION               equ 0002h
CLC1GLS3_LC1G4D2N_SIZE                   equ 0001h
CLC1GLS3_LC1G4D2N_LENGTH                 equ 0001h
CLC1GLS3_LC1G4D2N_MASK                   equ 0004h
CLC1GLS3_LC1G4D2T_POSN                   equ 0003h
CLC1GLS3_LC1G4D2T_POSITION               equ 0003h
CLC1GLS3_LC1G4D2T_SIZE                   equ 0001h
CLC1GLS3_LC1G4D2T_LENGTH                 equ 0001h
CLC1GLS3_LC1G4D2T_MASK                   equ 0008h
CLC1GLS3_LC1G4D3N_POSN                   equ 0004h
CLC1GLS3_LC1G4D3N_POSITION               equ 0004h
CLC1GLS3_LC1G4D3N_SIZE                   equ 0001h
CLC1GLS3_LC1G4D3N_LENGTH                 equ 0001h
CLC1GLS3_LC1G4D3N_MASK                   equ 0010h
CLC1GLS3_LC1G4D3T_POSN                   equ 0005h
CLC1GLS3_LC1G4D3T_POSITION               equ 0005h
CLC1GLS3_LC1G4D3T_SIZE                   equ 0001h
CLC1GLS3_LC1G4D3T_LENGTH                 equ 0001h
CLC1GLS3_LC1G4D3T_MASK                   equ 0020h
CLC1GLS3_LC1G4D4N_POSN                   equ 0006h
CLC1GLS3_LC1G4D4N_POSITION               equ 0006h
CLC1GLS3_LC1G4D4N_SIZE                   equ 0001h
CLC1GLS3_LC1G4D4N_LENGTH                 equ 0001h
CLC1GLS3_LC1G4D4N_MASK                   equ 0040h
CLC1GLS3_LC1G4D4T_POSN                   equ 0007h
CLC1GLS3_LC1G4D4T_POSITION               equ 0007h
CLC1GLS3_LC1G4D4T_SIZE                   equ 0001h
CLC1GLS3_LC1G4D4T_LENGTH                 equ 0001h
CLC1GLS3_LC1G4D4T_MASK                   equ 0080h
CLC1GLS3_G4D1N_POSN                      equ 0000h
CLC1GLS3_G4D1N_POSITION                  equ 0000h
CLC1GLS3_G4D1N_SIZE                      equ 0001h
CLC1GLS3_G4D1N_LENGTH                    equ 0001h
CLC1GLS3_G4D1N_MASK                      equ 0001h
CLC1GLS3_G4D1T_POSN                      equ 0001h
CLC1GLS3_G4D1T_POSITION                  equ 0001h
CLC1GLS3_G4D1T_SIZE                      equ 0001h
CLC1GLS3_G4D1T_LENGTH                    equ 0001h
CLC1GLS3_G4D1T_MASK                      equ 0002h
CLC1GLS3_G4D2N_POSN                      equ 0002h
CLC1GLS3_G4D2N_POSITION                  equ 0002h
CLC1GLS3_G4D2N_SIZE                      equ 0001h
CLC1GLS3_G4D2N_LENGTH                    equ 0001h
CLC1GLS3_G4D2N_MASK                      equ 0004h
CLC1GLS3_G4D2T_POSN                      equ 0003h
CLC1GLS3_G4D2T_POSITION                  equ 0003h
CLC1GLS3_G4D2T_SIZE                      equ 0001h
CLC1GLS3_G4D2T_LENGTH                    equ 0001h
CLC1GLS3_G4D2T_MASK                      equ 0008h
CLC1GLS3_G4D3N_POSN                      equ 0004h
CLC1GLS3_G4D3N_POSITION                  equ 0004h
CLC1GLS3_G4D3N_SIZE                      equ 0001h
CLC1GLS3_G4D3N_LENGTH                    equ 0001h
CLC1GLS3_G4D3N_MASK                      equ 0010h
CLC1GLS3_G4D3T_POSN                      equ 0005h
CLC1GLS3_G4D3T_POSITION                  equ 0005h
CLC1GLS3_G4D3T_SIZE                      equ 0001h
CLC1GLS3_G4D3T_LENGTH                    equ 0001h
CLC1GLS3_G4D3T_MASK                      equ 0020h
CLC1GLS3_G4D4N_POSN                      equ 0006h
CLC1GLS3_G4D4N_POSITION                  equ 0006h
CLC1GLS3_G4D4N_SIZE                      equ 0001h
CLC1GLS3_G4D4N_LENGTH                    equ 0001h
CLC1GLS3_G4D4N_MASK                      equ 0040h
CLC1GLS3_G4D4T_POSN                      equ 0007h
CLC1GLS3_G4D4T_POSITION                  equ 0007h
CLC1GLS3_G4D4T_SIZE                      equ 0001h
CLC1GLS3_G4D4T_LENGTH                    equ 0001h
CLC1GLS3_G4D4T_MASK                      equ 0080h

// Register: CLC2CON
#define CLC2CON CLC2CON
CLC2CON                                  equ 0F1Ah
// bitfield definitions
CLC2CON_LC2MODE_POSN                     equ 0000h
CLC2CON_LC2MODE_POSITION                 equ 0000h
CLC2CON_LC2MODE_SIZE                     equ 0003h
CLC2CON_LC2MODE_LENGTH                   equ 0003h
CLC2CON_LC2MODE_MASK                     equ 0007h
CLC2CON_LC2INTN_POSN                     equ 0003h
CLC2CON_LC2INTN_POSITION                 equ 0003h
CLC2CON_LC2INTN_SIZE                     equ 0001h
CLC2CON_LC2INTN_LENGTH                   equ 0001h
CLC2CON_LC2INTN_MASK                     equ 0008h
CLC2CON_LC2INTP_POSN                     equ 0004h
CLC2CON_LC2INTP_POSITION                 equ 0004h
CLC2CON_LC2INTP_SIZE                     equ 0001h
CLC2CON_LC2INTP_LENGTH                   equ 0001h
CLC2CON_LC2INTP_MASK                     equ 0010h
CLC2CON_LC2OUT_POSN                      equ 0005h
CLC2CON_LC2OUT_POSITION                  equ 0005h
CLC2CON_LC2OUT_SIZE                      equ 0001h
CLC2CON_LC2OUT_LENGTH                    equ 0001h
CLC2CON_LC2OUT_MASK                      equ 0020h
CLC2CON_LC2EN_POSN                       equ 0007h
CLC2CON_LC2EN_POSITION                   equ 0007h
CLC2CON_LC2EN_SIZE                       equ 0001h
CLC2CON_LC2EN_LENGTH                     equ 0001h
CLC2CON_LC2EN_MASK                       equ 0080h
CLC2CON_LC2MODE0_POSN                    equ 0000h
CLC2CON_LC2MODE0_POSITION                equ 0000h
CLC2CON_LC2MODE0_SIZE                    equ 0001h
CLC2CON_LC2MODE0_LENGTH                  equ 0001h
CLC2CON_LC2MODE0_MASK                    equ 0001h
CLC2CON_LC2MODE1_POSN                    equ 0001h
CLC2CON_LC2MODE1_POSITION                equ 0001h
CLC2CON_LC2MODE1_SIZE                    equ 0001h
CLC2CON_LC2MODE1_LENGTH                  equ 0001h
CLC2CON_LC2MODE1_MASK                    equ 0002h
CLC2CON_LC2MODE2_POSN                    equ 0002h
CLC2CON_LC2MODE2_POSITION                equ 0002h
CLC2CON_LC2MODE2_SIZE                    equ 0001h
CLC2CON_LC2MODE2_LENGTH                  equ 0001h
CLC2CON_LC2MODE2_MASK                    equ 0004h
CLC2CON_MODE_POSN                        equ 0000h
CLC2CON_MODE_POSITION                    equ 0000h
CLC2CON_MODE_SIZE                        equ 0003h
CLC2CON_MODE_LENGTH                      equ 0003h
CLC2CON_MODE_MASK                        equ 0007h
CLC2CON_INTN_POSN                        equ 0003h
CLC2CON_INTN_POSITION                    equ 0003h
CLC2CON_INTN_SIZE                        equ 0001h
CLC2CON_INTN_LENGTH                      equ 0001h
CLC2CON_INTN_MASK                        equ 0008h
CLC2CON_INTP_POSN                        equ 0004h
CLC2CON_INTP_POSITION                    equ 0004h
CLC2CON_INTP_SIZE                        equ 0001h
CLC2CON_INTP_LENGTH                      equ 0001h
CLC2CON_INTP_MASK                        equ 0010h
CLC2CON_OUT_POSN                         equ 0005h
CLC2CON_OUT_POSITION                     equ 0005h
CLC2CON_OUT_SIZE                         equ 0001h
CLC2CON_OUT_LENGTH                       equ 0001h
CLC2CON_OUT_MASK                         equ 0020h
CLC2CON_EN_POSN                          equ 0007h
CLC2CON_EN_POSITION                      equ 0007h
CLC2CON_EN_SIZE                          equ 0001h
CLC2CON_EN_LENGTH                        equ 0001h
CLC2CON_EN_MASK                          equ 0080h
CLC2CON_MODE0_POSN                       equ 0000h
CLC2CON_MODE0_POSITION                   equ 0000h
CLC2CON_MODE0_SIZE                       equ 0001h
CLC2CON_MODE0_LENGTH                     equ 0001h
CLC2CON_MODE0_MASK                       equ 0001h
CLC2CON_MODE1_POSN                       equ 0001h
CLC2CON_MODE1_POSITION                   equ 0001h
CLC2CON_MODE1_SIZE                       equ 0001h
CLC2CON_MODE1_LENGTH                     equ 0001h
CLC2CON_MODE1_MASK                       equ 0002h
CLC2CON_MODE2_POSN                       equ 0002h
CLC2CON_MODE2_POSITION                   equ 0002h
CLC2CON_MODE2_SIZE                       equ 0001h
CLC2CON_MODE2_LENGTH                     equ 0001h
CLC2CON_MODE2_MASK                       equ 0004h

// Register: CLC2POL
#define CLC2POL CLC2POL
CLC2POL                                  equ 0F1Bh
// bitfield definitions
CLC2POL_LC2G1POL_POSN                    equ 0000h
CLC2POL_LC2G1POL_POSITION                equ 0000h
CLC2POL_LC2G1POL_SIZE                    equ 0001h
CLC2POL_LC2G1POL_LENGTH                  equ 0001h
CLC2POL_LC2G1POL_MASK                    equ 0001h
CLC2POL_LC2G2POL_POSN                    equ 0001h
CLC2POL_LC2G2POL_POSITION                equ 0001h
CLC2POL_LC2G2POL_SIZE                    equ 0001h
CLC2POL_LC2G2POL_LENGTH                  equ 0001h
CLC2POL_LC2G2POL_MASK                    equ 0002h
CLC2POL_LC2G3POL_POSN                    equ 0002h
CLC2POL_LC2G3POL_POSITION                equ 0002h
CLC2POL_LC2G3POL_SIZE                    equ 0001h
CLC2POL_LC2G3POL_LENGTH                  equ 0001h
CLC2POL_LC2G3POL_MASK                    equ 0004h
CLC2POL_LC2G4POL_POSN                    equ 0003h
CLC2POL_LC2G4POL_POSITION                equ 0003h
CLC2POL_LC2G4POL_SIZE                    equ 0001h
CLC2POL_LC2G4POL_LENGTH                  equ 0001h
CLC2POL_LC2G4POL_MASK                    equ 0008h
CLC2POL_LC2POL_POSN                      equ 0007h
CLC2POL_LC2POL_POSITION                  equ 0007h
CLC2POL_LC2POL_SIZE                      equ 0001h
CLC2POL_LC2POL_LENGTH                    equ 0001h
CLC2POL_LC2POL_MASK                      equ 0080h
CLC2POL_G1POL_POSN                       equ 0000h
CLC2POL_G1POL_POSITION                   equ 0000h
CLC2POL_G1POL_SIZE                       equ 0001h
CLC2POL_G1POL_LENGTH                     equ 0001h
CLC2POL_G1POL_MASK                       equ 0001h
CLC2POL_G2POL_POSN                       equ 0001h
CLC2POL_G2POL_POSITION                   equ 0001h
CLC2POL_G2POL_SIZE                       equ 0001h
CLC2POL_G2POL_LENGTH                     equ 0001h
CLC2POL_G2POL_MASK                       equ 0002h
CLC2POL_G3POL_POSN                       equ 0002h
CLC2POL_G3POL_POSITION                   equ 0002h
CLC2POL_G3POL_SIZE                       equ 0001h
CLC2POL_G3POL_LENGTH                     equ 0001h
CLC2POL_G3POL_MASK                       equ 0004h
CLC2POL_G4POL_POSN                       equ 0003h
CLC2POL_G4POL_POSITION                   equ 0003h
CLC2POL_G4POL_SIZE                       equ 0001h
CLC2POL_G4POL_LENGTH                     equ 0001h
CLC2POL_G4POL_MASK                       equ 0008h
CLC2POL_POL_POSN                         equ 0007h
CLC2POL_POL_POSITION                     equ 0007h
CLC2POL_POL_SIZE                         equ 0001h
CLC2POL_POL_LENGTH                       equ 0001h
CLC2POL_POL_MASK                         equ 0080h

// Register: CLC2SEL0
#define CLC2SEL0 CLC2SEL0
CLC2SEL0                                 equ 0F1Ch
// bitfield definitions
CLC2SEL0_LC2D1S0_POSN                    equ 0000h
CLC2SEL0_LC2D1S0_POSITION                equ 0000h
CLC2SEL0_LC2D1S0_SIZE                    equ 0001h
CLC2SEL0_LC2D1S0_LENGTH                  equ 0001h
CLC2SEL0_LC2D1S0_MASK                    equ 0001h
CLC2SEL0_LC2D1S1_POSN                    equ 0001h
CLC2SEL0_LC2D1S1_POSITION                equ 0001h
CLC2SEL0_LC2D1S1_SIZE                    equ 0001h
CLC2SEL0_LC2D1S1_LENGTH                  equ 0001h
CLC2SEL0_LC2D1S1_MASK                    equ 0002h
CLC2SEL0_LC2D1S2_POSN                    equ 0002h
CLC2SEL0_LC2D1S2_POSITION                equ 0002h
CLC2SEL0_LC2D1S2_SIZE                    equ 0001h
CLC2SEL0_LC2D1S2_LENGTH                  equ 0001h
CLC2SEL0_LC2D1S2_MASK                    equ 0004h
CLC2SEL0_LC2D1S3_POSN                    equ 0003h
CLC2SEL0_LC2D1S3_POSITION                equ 0003h
CLC2SEL0_LC2D1S3_SIZE                    equ 0001h
CLC2SEL0_LC2D1S3_LENGTH                  equ 0001h
CLC2SEL0_LC2D1S3_MASK                    equ 0008h
CLC2SEL0_LC2D1S4_POSN                    equ 0004h
CLC2SEL0_LC2D1S4_POSITION                equ 0004h
CLC2SEL0_LC2D1S4_SIZE                    equ 0001h
CLC2SEL0_LC2D1S4_LENGTH                  equ 0001h
CLC2SEL0_LC2D1S4_MASK                    equ 0010h
CLC2SEL0_LC2D1S5_POSN                    equ 0005h
CLC2SEL0_LC2D1S5_POSITION                equ 0005h
CLC2SEL0_LC2D1S5_SIZE                    equ 0001h
CLC2SEL0_LC2D1S5_LENGTH                  equ 0001h
CLC2SEL0_LC2D1S5_MASK                    equ 0020h
CLC2SEL0_LC2D1S_POSN                     equ 0000h
CLC2SEL0_LC2D1S_POSITION                 equ 0000h
CLC2SEL0_LC2D1S_SIZE                     equ 0008h
CLC2SEL0_LC2D1S_LENGTH                   equ 0008h
CLC2SEL0_LC2D1S_MASK                     equ 00FFh
CLC2SEL0_D1S_POSN                        equ 0000h
CLC2SEL0_D1S_POSITION                    equ 0000h
CLC2SEL0_D1S_SIZE                        equ 0008h
CLC2SEL0_D1S_LENGTH                      equ 0008h
CLC2SEL0_D1S_MASK                        equ 00FFh
CLC2SEL0_D1S0_POSN                       equ 0000h
CLC2SEL0_D1S0_POSITION                   equ 0000h
CLC2SEL0_D1S0_SIZE                       equ 0001h
CLC2SEL0_D1S0_LENGTH                     equ 0001h
CLC2SEL0_D1S0_MASK                       equ 0001h
CLC2SEL0_D1S1_POSN                       equ 0001h
CLC2SEL0_D1S1_POSITION                   equ 0001h
CLC2SEL0_D1S1_SIZE                       equ 0001h
CLC2SEL0_D1S1_LENGTH                     equ 0001h
CLC2SEL0_D1S1_MASK                       equ 0002h
CLC2SEL0_D1S2_POSN                       equ 0002h
CLC2SEL0_D1S2_POSITION                   equ 0002h
CLC2SEL0_D1S2_SIZE                       equ 0001h
CLC2SEL0_D1S2_LENGTH                     equ 0001h
CLC2SEL0_D1S2_MASK                       equ 0004h
CLC2SEL0_D1S3_POSN                       equ 0003h
CLC2SEL0_D1S3_POSITION                   equ 0003h
CLC2SEL0_D1S3_SIZE                       equ 0001h
CLC2SEL0_D1S3_LENGTH                     equ 0001h
CLC2SEL0_D1S3_MASK                       equ 0008h
CLC2SEL0_D1S4_POSN                       equ 0004h
CLC2SEL0_D1S4_POSITION                   equ 0004h
CLC2SEL0_D1S4_SIZE                       equ 0001h
CLC2SEL0_D1S4_LENGTH                     equ 0001h
CLC2SEL0_D1S4_MASK                       equ 0010h
CLC2SEL0_D1S5_POSN                       equ 0005h
CLC2SEL0_D1S5_POSITION                   equ 0005h
CLC2SEL0_D1S5_SIZE                       equ 0001h
CLC2SEL0_D1S5_LENGTH                     equ 0001h
CLC2SEL0_D1S5_MASK                       equ 0020h

// Register: CLC2SEL1
#define CLC2SEL1 CLC2SEL1
CLC2SEL1                                 equ 0F1Dh
// bitfield definitions
CLC2SEL1_LC2D2S0_POSN                    equ 0000h
CLC2SEL1_LC2D2S0_POSITION                equ 0000h
CLC2SEL1_LC2D2S0_SIZE                    equ 0001h
CLC2SEL1_LC2D2S0_LENGTH                  equ 0001h
CLC2SEL1_LC2D2S0_MASK                    equ 0001h
CLC2SEL1_LC2D2S1_POSN                    equ 0001h
CLC2SEL1_LC2D2S1_POSITION                equ 0001h
CLC2SEL1_LC2D2S1_SIZE                    equ 0001h
CLC2SEL1_LC2D2S1_LENGTH                  equ 0001h
CLC2SEL1_LC2D2S1_MASK                    equ 0002h
CLC2SEL1_LC2D2S2_POSN                    equ 0002h
CLC2SEL1_LC2D2S2_POSITION                equ 0002h
CLC2SEL1_LC2D2S2_SIZE                    equ 0001h
CLC2SEL1_LC2D2S2_LENGTH                  equ 0001h
CLC2SEL1_LC2D2S2_MASK                    equ 0004h
CLC2SEL1_LC2D2S3_POSN                    equ 0003h
CLC2SEL1_LC2D2S3_POSITION                equ 0003h
CLC2SEL1_LC2D2S3_SIZE                    equ 0001h
CLC2SEL1_LC2D2S3_LENGTH                  equ 0001h
CLC2SEL1_LC2D2S3_MASK                    equ 0008h
CLC2SEL1_LC2D2S4_POSN                    equ 0004h
CLC2SEL1_LC2D2S4_POSITION                equ 0004h
CLC2SEL1_LC2D2S4_SIZE                    equ 0001h
CLC2SEL1_LC2D2S4_LENGTH                  equ 0001h
CLC2SEL1_LC2D2S4_MASK                    equ 0010h
CLC2SEL1_LC2D2S5_POSN                    equ 0005h
CLC2SEL1_LC2D2S5_POSITION                equ 0005h
CLC2SEL1_LC2D2S5_SIZE                    equ 0001h
CLC2SEL1_LC2D2S5_LENGTH                  equ 0001h
CLC2SEL1_LC2D2S5_MASK                    equ 0020h
CLC2SEL1_LC2D2S_POSN                     equ 0000h
CLC2SEL1_LC2D2S_POSITION                 equ 0000h
CLC2SEL1_LC2D2S_SIZE                     equ 0008h
CLC2SEL1_LC2D2S_LENGTH                   equ 0008h
CLC2SEL1_LC2D2S_MASK                     equ 00FFh
CLC2SEL1_D2S_POSN                        equ 0000h
CLC2SEL1_D2S_POSITION                    equ 0000h
CLC2SEL1_D2S_SIZE                        equ 0008h
CLC2SEL1_D2S_LENGTH                      equ 0008h
CLC2SEL1_D2S_MASK                        equ 00FFh
CLC2SEL1_D2S0_POSN                       equ 0000h
CLC2SEL1_D2S0_POSITION                   equ 0000h
CLC2SEL1_D2S0_SIZE                       equ 0001h
CLC2SEL1_D2S0_LENGTH                     equ 0001h
CLC2SEL1_D2S0_MASK                       equ 0001h
CLC2SEL1_D2S1_POSN                       equ 0001h
CLC2SEL1_D2S1_POSITION                   equ 0001h
CLC2SEL1_D2S1_SIZE                       equ 0001h
CLC2SEL1_D2S1_LENGTH                     equ 0001h
CLC2SEL1_D2S1_MASK                       equ 0002h
CLC2SEL1_D2S2_POSN                       equ 0002h
CLC2SEL1_D2S2_POSITION                   equ 0002h
CLC2SEL1_D2S2_SIZE                       equ 0001h
CLC2SEL1_D2S2_LENGTH                     equ 0001h
CLC2SEL1_D2S2_MASK                       equ 0004h
CLC2SEL1_D2S3_POSN                       equ 0003h
CLC2SEL1_D2S3_POSITION                   equ 0003h
CLC2SEL1_D2S3_SIZE                       equ 0001h
CLC2SEL1_D2S3_LENGTH                     equ 0001h
CLC2SEL1_D2S3_MASK                       equ 0008h
CLC2SEL1_D2S4_POSN                       equ 0004h
CLC2SEL1_D2S4_POSITION                   equ 0004h
CLC2SEL1_D2S4_SIZE                       equ 0001h
CLC2SEL1_D2S4_LENGTH                     equ 0001h
CLC2SEL1_D2S4_MASK                       equ 0010h
CLC2SEL1_D2S5_POSN                       equ 0005h
CLC2SEL1_D2S5_POSITION                   equ 0005h
CLC2SEL1_D2S5_SIZE                       equ 0001h
CLC2SEL1_D2S5_LENGTH                     equ 0001h
CLC2SEL1_D2S5_MASK                       equ 0020h

// Register: CLC2SEL2
#define CLC2SEL2 CLC2SEL2
CLC2SEL2                                 equ 0F1Eh
// bitfield definitions
CLC2SEL2_LC2D3S0_POSN                    equ 0000h
CLC2SEL2_LC2D3S0_POSITION                equ 0000h
CLC2SEL2_LC2D3S0_SIZE                    equ 0001h
CLC2SEL2_LC2D3S0_LENGTH                  equ 0001h
CLC2SEL2_LC2D3S0_MASK                    equ 0001h
CLC2SEL2_LC2D3S1_POSN                    equ 0001h
CLC2SEL2_LC2D3S1_POSITION                equ 0001h
CLC2SEL2_LC2D3S1_SIZE                    equ 0001h
CLC2SEL2_LC2D3S1_LENGTH                  equ 0001h
CLC2SEL2_LC2D3S1_MASK                    equ 0002h
CLC2SEL2_LC2D3S2_POSN                    equ 0002h
CLC2SEL2_LC2D3S2_POSITION                equ 0002h
CLC2SEL2_LC2D3S2_SIZE                    equ 0001h
CLC2SEL2_LC2D3S2_LENGTH                  equ 0001h
CLC2SEL2_LC2D3S2_MASK                    equ 0004h
CLC2SEL2_LC2D3S3_POSN                    equ 0003h
CLC2SEL2_LC2D3S3_POSITION                equ 0003h
CLC2SEL2_LC2D3S3_SIZE                    equ 0001h
CLC2SEL2_LC2D3S3_LENGTH                  equ 0001h
CLC2SEL2_LC2D3S3_MASK                    equ 0008h
CLC2SEL2_LC2D3S4_POSN                    equ 0004h
CLC2SEL2_LC2D3S4_POSITION                equ 0004h
CLC2SEL2_LC2D3S4_SIZE                    equ 0001h
CLC2SEL2_LC2D3S4_LENGTH                  equ 0001h
CLC2SEL2_LC2D3S4_MASK                    equ 0010h
CLC2SEL2_LC2D3S5_POSN                    equ 0005h
CLC2SEL2_LC2D3S5_POSITION                equ 0005h
CLC2SEL2_LC2D3S5_SIZE                    equ 0001h
CLC2SEL2_LC2D3S5_LENGTH                  equ 0001h
CLC2SEL2_LC2D3S5_MASK                    equ 0020h
CLC2SEL2_LC2D3S_POSN                     equ 0000h
CLC2SEL2_LC2D3S_POSITION                 equ 0000h
CLC2SEL2_LC2D3S_SIZE                     equ 0008h
CLC2SEL2_LC2D3S_LENGTH                   equ 0008h
CLC2SEL2_LC2D3S_MASK                     equ 00FFh
CLC2SEL2_D3S_POSN                        equ 0000h
CLC2SEL2_D3S_POSITION                    equ 0000h
CLC2SEL2_D3S_SIZE                        equ 0008h
CLC2SEL2_D3S_LENGTH                      equ 0008h
CLC2SEL2_D3S_MASK                        equ 00FFh
CLC2SEL2_D3S0_POSN                       equ 0000h
CLC2SEL2_D3S0_POSITION                   equ 0000h
CLC2SEL2_D3S0_SIZE                       equ 0001h
CLC2SEL2_D3S0_LENGTH                     equ 0001h
CLC2SEL2_D3S0_MASK                       equ 0001h
CLC2SEL2_D3S1_POSN                       equ 0001h
CLC2SEL2_D3S1_POSITION                   equ 0001h
CLC2SEL2_D3S1_SIZE                       equ 0001h
CLC2SEL2_D3S1_LENGTH                     equ 0001h
CLC2SEL2_D3S1_MASK                       equ 0002h
CLC2SEL2_D3S2_POSN                       equ 0002h
CLC2SEL2_D3S2_POSITION                   equ 0002h
CLC2SEL2_D3S2_SIZE                       equ 0001h
CLC2SEL2_D3S2_LENGTH                     equ 0001h
CLC2SEL2_D3S2_MASK                       equ 0004h
CLC2SEL2_D3S3_POSN                       equ 0003h
CLC2SEL2_D3S3_POSITION                   equ 0003h
CLC2SEL2_D3S3_SIZE                       equ 0001h
CLC2SEL2_D3S3_LENGTH                     equ 0001h
CLC2SEL2_D3S3_MASK                       equ 0008h
CLC2SEL2_D3S4_POSN                       equ 0004h
CLC2SEL2_D3S4_POSITION                   equ 0004h
CLC2SEL2_D3S4_SIZE                       equ 0001h
CLC2SEL2_D3S4_LENGTH                     equ 0001h
CLC2SEL2_D3S4_MASK                       equ 0010h
CLC2SEL2_D3S5_POSN                       equ 0005h
CLC2SEL2_D3S5_POSITION                   equ 0005h
CLC2SEL2_D3S5_SIZE                       equ 0001h
CLC2SEL2_D3S5_LENGTH                     equ 0001h
CLC2SEL2_D3S5_MASK                       equ 0020h

// Register: CLC2SEL3
#define CLC2SEL3 CLC2SEL3
CLC2SEL3                                 equ 0F1Fh
// bitfield definitions
CLC2SEL3_LC2D4S0_POSN                    equ 0000h
CLC2SEL3_LC2D4S0_POSITION                equ 0000h
CLC2SEL3_LC2D4S0_SIZE                    equ 0001h
CLC2SEL3_LC2D4S0_LENGTH                  equ 0001h
CLC2SEL3_LC2D4S0_MASK                    equ 0001h
CLC2SEL3_LC2D4S1_POSN                    equ 0001h
CLC2SEL3_LC2D4S1_POSITION                equ 0001h
CLC2SEL3_LC2D4S1_SIZE                    equ 0001h
CLC2SEL3_LC2D4S1_LENGTH                  equ 0001h
CLC2SEL3_LC2D4S1_MASK                    equ 0002h
CLC2SEL3_LC2D4S2_POSN                    equ 0002h
CLC2SEL3_LC2D4S2_POSITION                equ 0002h
CLC2SEL3_LC2D4S2_SIZE                    equ 0001h
CLC2SEL3_LC2D4S2_LENGTH                  equ 0001h
CLC2SEL3_LC2D4S2_MASK                    equ 0004h
CLC2SEL3_LC2D4S3_POSN                    equ 0003h
CLC2SEL3_LC2D4S3_POSITION                equ 0003h
CLC2SEL3_LC2D4S3_SIZE                    equ 0001h
CLC2SEL3_LC2D4S3_LENGTH                  equ 0001h
CLC2SEL3_LC2D4S3_MASK                    equ 0008h
CLC2SEL3_LC2D4S4_POSN                    equ 0004h
CLC2SEL3_LC2D4S4_POSITION                equ 0004h
CLC2SEL3_LC2D4S4_SIZE                    equ 0001h
CLC2SEL3_LC2D4S4_LENGTH                  equ 0001h
CLC2SEL3_LC2D4S4_MASK                    equ 0010h
CLC2SEL3_LC2D4S5_POSN                    equ 0005h
CLC2SEL3_LC2D4S5_POSITION                equ 0005h
CLC2SEL3_LC2D4S5_SIZE                    equ 0001h
CLC2SEL3_LC2D4S5_LENGTH                  equ 0001h
CLC2SEL3_LC2D4S5_MASK                    equ 0020h
CLC2SEL3_LC2D4S_POSN                     equ 0000h
CLC2SEL3_LC2D4S_POSITION                 equ 0000h
CLC2SEL3_LC2D4S_SIZE                     equ 0008h
CLC2SEL3_LC2D4S_LENGTH                   equ 0008h
CLC2SEL3_LC2D4S_MASK                     equ 00FFh
CLC2SEL3_D4S_POSN                        equ 0000h
CLC2SEL3_D4S_POSITION                    equ 0000h
CLC2SEL3_D4S_SIZE                        equ 0008h
CLC2SEL3_D4S_LENGTH                      equ 0008h
CLC2SEL3_D4S_MASK                        equ 00FFh
CLC2SEL3_D4S0_POSN                       equ 0000h
CLC2SEL3_D4S0_POSITION                   equ 0000h
CLC2SEL3_D4S0_SIZE                       equ 0001h
CLC2SEL3_D4S0_LENGTH                     equ 0001h
CLC2SEL3_D4S0_MASK                       equ 0001h
CLC2SEL3_D4S1_POSN                       equ 0001h
CLC2SEL3_D4S1_POSITION                   equ 0001h
CLC2SEL3_D4S1_SIZE                       equ 0001h
CLC2SEL3_D4S1_LENGTH                     equ 0001h
CLC2SEL3_D4S1_MASK                       equ 0002h
CLC2SEL3_D4S2_POSN                       equ 0002h
CLC2SEL3_D4S2_POSITION                   equ 0002h
CLC2SEL3_D4S2_SIZE                       equ 0001h
CLC2SEL3_D4S2_LENGTH                     equ 0001h
CLC2SEL3_D4S2_MASK                       equ 0004h
CLC2SEL3_D4S3_POSN                       equ 0003h
CLC2SEL3_D4S3_POSITION                   equ 0003h
CLC2SEL3_D4S3_SIZE                       equ 0001h
CLC2SEL3_D4S3_LENGTH                     equ 0001h
CLC2SEL3_D4S3_MASK                       equ 0008h
CLC2SEL3_D4S4_POSN                       equ 0004h
CLC2SEL3_D4S4_POSITION                   equ 0004h
CLC2SEL3_D4S4_SIZE                       equ 0001h
CLC2SEL3_D4S4_LENGTH                     equ 0001h
CLC2SEL3_D4S4_MASK                       equ 0010h
CLC2SEL3_D4S5_POSN                       equ 0005h
CLC2SEL3_D4S5_POSITION                   equ 0005h
CLC2SEL3_D4S5_SIZE                       equ 0001h
CLC2SEL3_D4S5_LENGTH                     equ 0001h
CLC2SEL3_D4S5_MASK                       equ 0020h

// Register: CLC2GLS0
#define CLC2GLS0 CLC2GLS0
CLC2GLS0                                 equ 0F20h
// bitfield definitions
CLC2GLS0_LC2G1D1N_POSN                   equ 0000h
CLC2GLS0_LC2G1D1N_POSITION               equ 0000h
CLC2GLS0_LC2G1D1N_SIZE                   equ 0001h
CLC2GLS0_LC2G1D1N_LENGTH                 equ 0001h
CLC2GLS0_LC2G1D1N_MASK                   equ 0001h
CLC2GLS0_LC2G1D1T_POSN                   equ 0001h
CLC2GLS0_LC2G1D1T_POSITION               equ 0001h
CLC2GLS0_LC2G1D1T_SIZE                   equ 0001h
CLC2GLS0_LC2G1D1T_LENGTH                 equ 0001h
CLC2GLS0_LC2G1D1T_MASK                   equ 0002h
CLC2GLS0_LC2G1D2N_POSN                   equ 0002h
CLC2GLS0_LC2G1D2N_POSITION               equ 0002h
CLC2GLS0_LC2G1D2N_SIZE                   equ 0001h
CLC2GLS0_LC2G1D2N_LENGTH                 equ 0001h
CLC2GLS0_LC2G1D2N_MASK                   equ 0004h
CLC2GLS0_LC2G1D2T_POSN                   equ 0003h
CLC2GLS0_LC2G1D2T_POSITION               equ 0003h
CLC2GLS0_LC2G1D2T_SIZE                   equ 0001h
CLC2GLS0_LC2G1D2T_LENGTH                 equ 0001h
CLC2GLS0_LC2G1D2T_MASK                   equ 0008h
CLC2GLS0_LC2G1D3N_POSN                   equ 0004h
CLC2GLS0_LC2G1D3N_POSITION               equ 0004h
CLC2GLS0_LC2G1D3N_SIZE                   equ 0001h
CLC2GLS0_LC2G1D3N_LENGTH                 equ 0001h
CLC2GLS0_LC2G1D3N_MASK                   equ 0010h
CLC2GLS0_LC2G1D3T_POSN                   equ 0005h
CLC2GLS0_LC2G1D3T_POSITION               equ 0005h
CLC2GLS0_LC2G1D3T_SIZE                   equ 0001h
CLC2GLS0_LC2G1D3T_LENGTH                 equ 0001h
CLC2GLS0_LC2G1D3T_MASK                   equ 0020h
CLC2GLS0_LC2G1D4N_POSN                   equ 0006h
CLC2GLS0_LC2G1D4N_POSITION               equ 0006h
CLC2GLS0_LC2G1D4N_SIZE                   equ 0001h
CLC2GLS0_LC2G1D4N_LENGTH                 equ 0001h
CLC2GLS0_LC2G1D4N_MASK                   equ 0040h
CLC2GLS0_LC2G1D4T_POSN                   equ 0007h
CLC2GLS0_LC2G1D4T_POSITION               equ 0007h
CLC2GLS0_LC2G1D4T_SIZE                   equ 0001h
CLC2GLS0_LC2G1D4T_LENGTH                 equ 0001h
CLC2GLS0_LC2G1D4T_MASK                   equ 0080h
CLC2GLS0_D1N_POSN                        equ 0000h
CLC2GLS0_D1N_POSITION                    equ 0000h
CLC2GLS0_D1N_SIZE                        equ 0001h
CLC2GLS0_D1N_LENGTH                      equ 0001h
CLC2GLS0_D1N_MASK                        equ 0001h
CLC2GLS0_D1T_POSN                        equ 0001h
CLC2GLS0_D1T_POSITION                    equ 0001h
CLC2GLS0_D1T_SIZE                        equ 0001h
CLC2GLS0_D1T_LENGTH                      equ 0001h
CLC2GLS0_D1T_MASK                        equ 0002h
CLC2GLS0_D2N_POSN                        equ 0002h
CLC2GLS0_D2N_POSITION                    equ 0002h
CLC2GLS0_D2N_SIZE                        equ 0001h
CLC2GLS0_D2N_LENGTH                      equ 0001h
CLC2GLS0_D2N_MASK                        equ 0004h
CLC2GLS0_D2T_POSN                        equ 0003h
CLC2GLS0_D2T_POSITION                    equ 0003h
CLC2GLS0_D2T_SIZE                        equ 0001h
CLC2GLS0_D2T_LENGTH                      equ 0001h
CLC2GLS0_D2T_MASK                        equ 0008h
CLC2GLS0_D3N_POSN                        equ 0004h
CLC2GLS0_D3N_POSITION                    equ 0004h
CLC2GLS0_D3N_SIZE                        equ 0001h
CLC2GLS0_D3N_LENGTH                      equ 0001h
CLC2GLS0_D3N_MASK                        equ 0010h
CLC2GLS0_D3T_POSN                        equ 0005h
CLC2GLS0_D3T_POSITION                    equ 0005h
CLC2GLS0_D3T_SIZE                        equ 0001h
CLC2GLS0_D3T_LENGTH                      equ 0001h
CLC2GLS0_D3T_MASK                        equ 0020h
CLC2GLS0_D4N_POSN                        equ 0006h
CLC2GLS0_D4N_POSITION                    equ 0006h
CLC2GLS0_D4N_SIZE                        equ 0001h
CLC2GLS0_D4N_LENGTH                      equ 0001h
CLC2GLS0_D4N_MASK                        equ 0040h
CLC2GLS0_D4T_POSN                        equ 0007h
CLC2GLS0_D4T_POSITION                    equ 0007h
CLC2GLS0_D4T_SIZE                        equ 0001h
CLC2GLS0_D4T_LENGTH                      equ 0001h
CLC2GLS0_D4T_MASK                        equ 0080h

// Register: CLC2GLS1
#define CLC2GLS1 CLC2GLS1
CLC2GLS1                                 equ 0F21h
// bitfield definitions
CLC2GLS1_LC2G2D1N_POSN                   equ 0000h
CLC2GLS1_LC2G2D1N_POSITION               equ 0000h
CLC2GLS1_LC2G2D1N_SIZE                   equ 0001h
CLC2GLS1_LC2G2D1N_LENGTH                 equ 0001h
CLC2GLS1_LC2G2D1N_MASK                   equ 0001h
CLC2GLS1_LC2G2D1T_POSN                   equ 0001h
CLC2GLS1_LC2G2D1T_POSITION               equ 0001h
CLC2GLS1_LC2G2D1T_SIZE                   equ 0001h
CLC2GLS1_LC2G2D1T_LENGTH                 equ 0001h
CLC2GLS1_LC2G2D1T_MASK                   equ 0002h
CLC2GLS1_LC2G2D2N_POSN                   equ 0002h
CLC2GLS1_LC2G2D2N_POSITION               equ 0002h
CLC2GLS1_LC2G2D2N_SIZE                   equ 0001h
CLC2GLS1_LC2G2D2N_LENGTH                 equ 0001h
CLC2GLS1_LC2G2D2N_MASK                   equ 0004h
CLC2GLS1_LC2G2D2T_POSN                   equ 0003h
CLC2GLS1_LC2G2D2T_POSITION               equ 0003h
CLC2GLS1_LC2G2D2T_SIZE                   equ 0001h
CLC2GLS1_LC2G2D2T_LENGTH                 equ 0001h
CLC2GLS1_LC2G2D2T_MASK                   equ 0008h
CLC2GLS1_LC2G2D3N_POSN                   equ 0004h
CLC2GLS1_LC2G2D3N_POSITION               equ 0004h
CLC2GLS1_LC2G2D3N_SIZE                   equ 0001h
CLC2GLS1_LC2G2D3N_LENGTH                 equ 0001h
CLC2GLS1_LC2G2D3N_MASK                   equ 0010h
CLC2GLS1_LC2G2D3T_POSN                   equ 0005h
CLC2GLS1_LC2G2D3T_POSITION               equ 0005h
CLC2GLS1_LC2G2D3T_SIZE                   equ 0001h
CLC2GLS1_LC2G2D3T_LENGTH                 equ 0001h
CLC2GLS1_LC2G2D3T_MASK                   equ 0020h
CLC2GLS1_LC2G2D4N_POSN                   equ 0006h
CLC2GLS1_LC2G2D4N_POSITION               equ 0006h
CLC2GLS1_LC2G2D4N_SIZE                   equ 0001h
CLC2GLS1_LC2G2D4N_LENGTH                 equ 0001h
CLC2GLS1_LC2G2D4N_MASK                   equ 0040h
CLC2GLS1_LC2G2D4T_POSN                   equ 0007h
CLC2GLS1_LC2G2D4T_POSITION               equ 0007h
CLC2GLS1_LC2G2D4T_SIZE                   equ 0001h
CLC2GLS1_LC2G2D4T_LENGTH                 equ 0001h
CLC2GLS1_LC2G2D4T_MASK                   equ 0080h
CLC2GLS1_D1N_POSN                        equ 0000h
CLC2GLS1_D1N_POSITION                    equ 0000h
CLC2GLS1_D1N_SIZE                        equ 0001h
CLC2GLS1_D1N_LENGTH                      equ 0001h
CLC2GLS1_D1N_MASK                        equ 0001h
CLC2GLS1_D1T_POSN                        equ 0001h
CLC2GLS1_D1T_POSITION                    equ 0001h
CLC2GLS1_D1T_SIZE                        equ 0001h
CLC2GLS1_D1T_LENGTH                      equ 0001h
CLC2GLS1_D1T_MASK                        equ 0002h
CLC2GLS1_D2N_POSN                        equ 0002h
CLC2GLS1_D2N_POSITION                    equ 0002h
CLC2GLS1_D2N_SIZE                        equ 0001h
CLC2GLS1_D2N_LENGTH                      equ 0001h
CLC2GLS1_D2N_MASK                        equ 0004h
CLC2GLS1_D2T_POSN                        equ 0003h
CLC2GLS1_D2T_POSITION                    equ 0003h
CLC2GLS1_D2T_SIZE                        equ 0001h
CLC2GLS1_D2T_LENGTH                      equ 0001h
CLC2GLS1_D2T_MASK                        equ 0008h
CLC2GLS1_D3N_POSN                        equ 0004h
CLC2GLS1_D3N_POSITION                    equ 0004h
CLC2GLS1_D3N_SIZE                        equ 0001h
CLC2GLS1_D3N_LENGTH                      equ 0001h
CLC2GLS1_D3N_MASK                        equ 0010h
CLC2GLS1_D3T_POSN                        equ 0005h
CLC2GLS1_D3T_POSITION                    equ 0005h
CLC2GLS1_D3T_SIZE                        equ 0001h
CLC2GLS1_D3T_LENGTH                      equ 0001h
CLC2GLS1_D3T_MASK                        equ 0020h
CLC2GLS1_D4N_POSN                        equ 0006h
CLC2GLS1_D4N_POSITION                    equ 0006h
CLC2GLS1_D4N_SIZE                        equ 0001h
CLC2GLS1_D4N_LENGTH                      equ 0001h
CLC2GLS1_D4N_MASK                        equ 0040h
CLC2GLS1_D4T_POSN                        equ 0007h
CLC2GLS1_D4T_POSITION                    equ 0007h
CLC2GLS1_D4T_SIZE                        equ 0001h
CLC2GLS1_D4T_LENGTH                      equ 0001h
CLC2GLS1_D4T_MASK                        equ 0080h

// Register: CLC2GLS2
#define CLC2GLS2 CLC2GLS2
CLC2GLS2                                 equ 0F22h
// bitfield definitions
CLC2GLS2_LC2G3D1N_POSN                   equ 0000h
CLC2GLS2_LC2G3D1N_POSITION               equ 0000h
CLC2GLS2_LC2G3D1N_SIZE                   equ 0001h
CLC2GLS2_LC2G3D1N_LENGTH                 equ 0001h
CLC2GLS2_LC2G3D1N_MASK                   equ 0001h
CLC2GLS2_LC2G3D1T_POSN                   equ 0001h
CLC2GLS2_LC2G3D1T_POSITION               equ 0001h
CLC2GLS2_LC2G3D1T_SIZE                   equ 0001h
CLC2GLS2_LC2G3D1T_LENGTH                 equ 0001h
CLC2GLS2_LC2G3D1T_MASK                   equ 0002h
CLC2GLS2_LC2G3D2N_POSN                   equ 0002h
CLC2GLS2_LC2G3D2N_POSITION               equ 0002h
CLC2GLS2_LC2G3D2N_SIZE                   equ 0001h
CLC2GLS2_LC2G3D2N_LENGTH                 equ 0001h
CLC2GLS2_LC2G3D2N_MASK                   equ 0004h
CLC2GLS2_LC2G3D2T_POSN                   equ 0003h
CLC2GLS2_LC2G3D2T_POSITION               equ 0003h
CLC2GLS2_LC2G3D2T_SIZE                   equ 0001h
CLC2GLS2_LC2G3D2T_LENGTH                 equ 0001h
CLC2GLS2_LC2G3D2T_MASK                   equ 0008h
CLC2GLS2_LC2G3D3N_POSN                   equ 0004h
CLC2GLS2_LC2G3D3N_POSITION               equ 0004h
CLC2GLS2_LC2G3D3N_SIZE                   equ 0001h
CLC2GLS2_LC2G3D3N_LENGTH                 equ 0001h
CLC2GLS2_LC2G3D3N_MASK                   equ 0010h
CLC2GLS2_LC2G3D3T_POSN                   equ 0005h
CLC2GLS2_LC2G3D3T_POSITION               equ 0005h
CLC2GLS2_LC2G3D3T_SIZE                   equ 0001h
CLC2GLS2_LC2G3D3T_LENGTH                 equ 0001h
CLC2GLS2_LC2G3D3T_MASK                   equ 0020h
CLC2GLS2_LC2G3D4N_POSN                   equ 0006h
CLC2GLS2_LC2G3D4N_POSITION               equ 0006h
CLC2GLS2_LC2G3D4N_SIZE                   equ 0001h
CLC2GLS2_LC2G3D4N_LENGTH                 equ 0001h
CLC2GLS2_LC2G3D4N_MASK                   equ 0040h
CLC2GLS2_LC2G3D4T_POSN                   equ 0007h
CLC2GLS2_LC2G3D4T_POSITION               equ 0007h
CLC2GLS2_LC2G3D4T_SIZE                   equ 0001h
CLC2GLS2_LC2G3D4T_LENGTH                 equ 0001h
CLC2GLS2_LC2G3D4T_MASK                   equ 0080h
CLC2GLS2_D1N_POSN                        equ 0000h
CLC2GLS2_D1N_POSITION                    equ 0000h
CLC2GLS2_D1N_SIZE                        equ 0001h
CLC2GLS2_D1N_LENGTH                      equ 0001h
CLC2GLS2_D1N_MASK                        equ 0001h
CLC2GLS2_D1T_POSN                        equ 0001h
CLC2GLS2_D1T_POSITION                    equ 0001h
CLC2GLS2_D1T_SIZE                        equ 0001h
CLC2GLS2_D1T_LENGTH                      equ 0001h
CLC2GLS2_D1T_MASK                        equ 0002h
CLC2GLS2_D2N_POSN                        equ 0002h
CLC2GLS2_D2N_POSITION                    equ 0002h
CLC2GLS2_D2N_SIZE                        equ 0001h
CLC2GLS2_D2N_LENGTH                      equ 0001h
CLC2GLS2_D2N_MASK                        equ 0004h
CLC2GLS2_D2T_POSN                        equ 0003h
CLC2GLS2_D2T_POSITION                    equ 0003h
CLC2GLS2_D2T_SIZE                        equ 0001h
CLC2GLS2_D2T_LENGTH                      equ 0001h
CLC2GLS2_D2T_MASK                        equ 0008h
CLC2GLS2_D3N_POSN                        equ 0004h
CLC2GLS2_D3N_POSITION                    equ 0004h
CLC2GLS2_D3N_SIZE                        equ 0001h
CLC2GLS2_D3N_LENGTH                      equ 0001h
CLC2GLS2_D3N_MASK                        equ 0010h
CLC2GLS2_D3T_POSN                        equ 0005h
CLC2GLS2_D3T_POSITION                    equ 0005h
CLC2GLS2_D3T_SIZE                        equ 0001h
CLC2GLS2_D3T_LENGTH                      equ 0001h
CLC2GLS2_D3T_MASK                        equ 0020h
CLC2GLS2_D4N_POSN                        equ 0006h
CLC2GLS2_D4N_POSITION                    equ 0006h
CLC2GLS2_D4N_SIZE                        equ 0001h
CLC2GLS2_D4N_LENGTH                      equ 0001h
CLC2GLS2_D4N_MASK                        equ 0040h
CLC2GLS2_D4T_POSN                        equ 0007h
CLC2GLS2_D4T_POSITION                    equ 0007h
CLC2GLS2_D4T_SIZE                        equ 0001h
CLC2GLS2_D4T_LENGTH                      equ 0001h
CLC2GLS2_D4T_MASK                        equ 0080h

// Register: CLC2GLS3
#define CLC2GLS3 CLC2GLS3
CLC2GLS3                                 equ 0F23h
// bitfield definitions
CLC2GLS3_LC2G4D1N_POSN                   equ 0000h
CLC2GLS3_LC2G4D1N_POSITION               equ 0000h
CLC2GLS3_LC2G4D1N_SIZE                   equ 0001h
CLC2GLS3_LC2G4D1N_LENGTH                 equ 0001h
CLC2GLS3_LC2G4D1N_MASK                   equ 0001h
CLC2GLS3_LC2G4D1T_POSN                   equ 0001h
CLC2GLS3_LC2G4D1T_POSITION               equ 0001h
CLC2GLS3_LC2G4D1T_SIZE                   equ 0001h
CLC2GLS3_LC2G4D1T_LENGTH                 equ 0001h
CLC2GLS3_LC2G4D1T_MASK                   equ 0002h
CLC2GLS3_LC2G4D2N_POSN                   equ 0002h
CLC2GLS3_LC2G4D2N_POSITION               equ 0002h
CLC2GLS3_LC2G4D2N_SIZE                   equ 0001h
CLC2GLS3_LC2G4D2N_LENGTH                 equ 0001h
CLC2GLS3_LC2G4D2N_MASK                   equ 0004h
CLC2GLS3_LC2G4D2T_POSN                   equ 0003h
CLC2GLS3_LC2G4D2T_POSITION               equ 0003h
CLC2GLS3_LC2G4D2T_SIZE                   equ 0001h
CLC2GLS3_LC2G4D2T_LENGTH                 equ 0001h
CLC2GLS3_LC2G4D2T_MASK                   equ 0008h
CLC2GLS3_LC2G4D3N_POSN                   equ 0004h
CLC2GLS3_LC2G4D3N_POSITION               equ 0004h
CLC2GLS3_LC2G4D3N_SIZE                   equ 0001h
CLC2GLS3_LC2G4D3N_LENGTH                 equ 0001h
CLC2GLS3_LC2G4D3N_MASK                   equ 0010h
CLC2GLS3_LC2G4D3T_POSN                   equ 0005h
CLC2GLS3_LC2G4D3T_POSITION               equ 0005h
CLC2GLS3_LC2G4D3T_SIZE                   equ 0001h
CLC2GLS3_LC2G4D3T_LENGTH                 equ 0001h
CLC2GLS3_LC2G4D3T_MASK                   equ 0020h
CLC2GLS3_LC2G4D4N_POSN                   equ 0006h
CLC2GLS3_LC2G4D4N_POSITION               equ 0006h
CLC2GLS3_LC2G4D4N_SIZE                   equ 0001h
CLC2GLS3_LC2G4D4N_LENGTH                 equ 0001h
CLC2GLS3_LC2G4D4N_MASK                   equ 0040h
CLC2GLS3_LC2G4D4T_POSN                   equ 0007h
CLC2GLS3_LC2G4D4T_POSITION               equ 0007h
CLC2GLS3_LC2G4D4T_SIZE                   equ 0001h
CLC2GLS3_LC2G4D4T_LENGTH                 equ 0001h
CLC2GLS3_LC2G4D4T_MASK                   equ 0080h
CLC2GLS3_G4D1N_POSN                      equ 0000h
CLC2GLS3_G4D1N_POSITION                  equ 0000h
CLC2GLS3_G4D1N_SIZE                      equ 0001h
CLC2GLS3_G4D1N_LENGTH                    equ 0001h
CLC2GLS3_G4D1N_MASK                      equ 0001h
CLC2GLS3_G4D1T_POSN                      equ 0001h
CLC2GLS3_G4D1T_POSITION                  equ 0001h
CLC2GLS3_G4D1T_SIZE                      equ 0001h
CLC2GLS3_G4D1T_LENGTH                    equ 0001h
CLC2GLS3_G4D1T_MASK                      equ 0002h
CLC2GLS3_G4D2N_POSN                      equ 0002h
CLC2GLS3_G4D2N_POSITION                  equ 0002h
CLC2GLS3_G4D2N_SIZE                      equ 0001h
CLC2GLS3_G4D2N_LENGTH                    equ 0001h
CLC2GLS3_G4D2N_MASK                      equ 0004h
CLC2GLS3_G4D2T_POSN                      equ 0003h
CLC2GLS3_G4D2T_POSITION                  equ 0003h
CLC2GLS3_G4D2T_SIZE                      equ 0001h
CLC2GLS3_G4D2T_LENGTH                    equ 0001h
CLC2GLS3_G4D2T_MASK                      equ 0008h
CLC2GLS3_G4D3N_POSN                      equ 0004h
CLC2GLS3_G4D3N_POSITION                  equ 0004h
CLC2GLS3_G4D3N_SIZE                      equ 0001h
CLC2GLS3_G4D3N_LENGTH                    equ 0001h
CLC2GLS3_G4D3N_MASK                      equ 0010h
CLC2GLS3_G4D3T_POSN                      equ 0005h
CLC2GLS3_G4D3T_POSITION                  equ 0005h
CLC2GLS3_G4D3T_SIZE                      equ 0001h
CLC2GLS3_G4D3T_LENGTH                    equ 0001h
CLC2GLS3_G4D3T_MASK                      equ 0020h
CLC2GLS3_G4D4N_POSN                      equ 0006h
CLC2GLS3_G4D4N_POSITION                  equ 0006h
CLC2GLS3_G4D4N_SIZE                      equ 0001h
CLC2GLS3_G4D4N_LENGTH                    equ 0001h
CLC2GLS3_G4D4N_MASK                      equ 0040h
CLC2GLS3_G4D4T_POSN                      equ 0007h
CLC2GLS3_G4D4T_POSITION                  equ 0007h
CLC2GLS3_G4D4T_SIZE                      equ 0001h
CLC2GLS3_G4D4T_LENGTH                    equ 0001h
CLC2GLS3_G4D4T_MASK                      equ 0080h

// Register: CLC3CON
#define CLC3CON CLC3CON
CLC3CON                                  equ 0F24h
// bitfield definitions
CLC3CON_LC3MODE_POSN                     equ 0000h
CLC3CON_LC3MODE_POSITION                 equ 0000h
CLC3CON_LC3MODE_SIZE                     equ 0003h
CLC3CON_LC3MODE_LENGTH                   equ 0003h
CLC3CON_LC3MODE_MASK                     equ 0007h
CLC3CON_LC3INTN_POSN                     equ 0003h
CLC3CON_LC3INTN_POSITION                 equ 0003h
CLC3CON_LC3INTN_SIZE                     equ 0001h
CLC3CON_LC3INTN_LENGTH                   equ 0001h
CLC3CON_LC3INTN_MASK                     equ 0008h
CLC3CON_LC3INTP_POSN                     equ 0004h
CLC3CON_LC3INTP_POSITION                 equ 0004h
CLC3CON_LC3INTP_SIZE                     equ 0001h
CLC3CON_LC3INTP_LENGTH                   equ 0001h
CLC3CON_LC3INTP_MASK                     equ 0010h
CLC3CON_LC3OUT_POSN                      equ 0005h
CLC3CON_LC3OUT_POSITION                  equ 0005h
CLC3CON_LC3OUT_SIZE                      equ 0001h
CLC3CON_LC3OUT_LENGTH                    equ 0001h
CLC3CON_LC3OUT_MASK                      equ 0020h
CLC3CON_LC3EN_POSN                       equ 0007h
CLC3CON_LC3EN_POSITION                   equ 0007h
CLC3CON_LC3EN_SIZE                       equ 0001h
CLC3CON_LC3EN_LENGTH                     equ 0001h
CLC3CON_LC3EN_MASK                       equ 0080h
CLC3CON_LC3MODE0_POSN                    equ 0000h
CLC3CON_LC3MODE0_POSITION                equ 0000h
CLC3CON_LC3MODE0_SIZE                    equ 0001h
CLC3CON_LC3MODE0_LENGTH                  equ 0001h
CLC3CON_LC3MODE0_MASK                    equ 0001h
CLC3CON_LC3MODE1_POSN                    equ 0001h
CLC3CON_LC3MODE1_POSITION                equ 0001h
CLC3CON_LC3MODE1_SIZE                    equ 0001h
CLC3CON_LC3MODE1_LENGTH                  equ 0001h
CLC3CON_LC3MODE1_MASK                    equ 0002h
CLC3CON_LC3MODE2_POSN                    equ 0002h
CLC3CON_LC3MODE2_POSITION                equ 0002h
CLC3CON_LC3MODE2_SIZE                    equ 0001h
CLC3CON_LC3MODE2_LENGTH                  equ 0001h
CLC3CON_LC3MODE2_MASK                    equ 0004h
CLC3CON_MODE_POSN                        equ 0000h
CLC3CON_MODE_POSITION                    equ 0000h
CLC3CON_MODE_SIZE                        equ 0003h
CLC3CON_MODE_LENGTH                      equ 0003h
CLC3CON_MODE_MASK                        equ 0007h
CLC3CON_INTN_POSN                        equ 0003h
CLC3CON_INTN_POSITION                    equ 0003h
CLC3CON_INTN_SIZE                        equ 0001h
CLC3CON_INTN_LENGTH                      equ 0001h
CLC3CON_INTN_MASK                        equ 0008h
CLC3CON_INTP_POSN                        equ 0004h
CLC3CON_INTP_POSITION                    equ 0004h
CLC3CON_INTP_SIZE                        equ 0001h
CLC3CON_INTP_LENGTH                      equ 0001h
CLC3CON_INTP_MASK                        equ 0010h
CLC3CON_OUT_POSN                         equ 0005h
CLC3CON_OUT_POSITION                     equ 0005h
CLC3CON_OUT_SIZE                         equ 0001h
CLC3CON_OUT_LENGTH                       equ 0001h
CLC3CON_OUT_MASK                         equ 0020h
CLC3CON_EN_POSN                          equ 0007h
CLC3CON_EN_POSITION                      equ 0007h
CLC3CON_EN_SIZE                          equ 0001h
CLC3CON_EN_LENGTH                        equ 0001h
CLC3CON_EN_MASK                          equ 0080h
CLC3CON_MODE0_POSN                       equ 0000h
CLC3CON_MODE0_POSITION                   equ 0000h
CLC3CON_MODE0_SIZE                       equ 0001h
CLC3CON_MODE0_LENGTH                     equ 0001h
CLC3CON_MODE0_MASK                       equ 0001h
CLC3CON_MODE1_POSN                       equ 0001h
CLC3CON_MODE1_POSITION                   equ 0001h
CLC3CON_MODE1_SIZE                       equ 0001h
CLC3CON_MODE1_LENGTH                     equ 0001h
CLC3CON_MODE1_MASK                       equ 0002h
CLC3CON_MODE2_POSN                       equ 0002h
CLC3CON_MODE2_POSITION                   equ 0002h
CLC3CON_MODE2_SIZE                       equ 0001h
CLC3CON_MODE2_LENGTH                     equ 0001h
CLC3CON_MODE2_MASK                       equ 0004h

// Register: CLC3POL
#define CLC3POL CLC3POL
CLC3POL                                  equ 0F25h
// bitfield definitions
CLC3POL_LC3G1POL_POSN                    equ 0000h
CLC3POL_LC3G1POL_POSITION                equ 0000h
CLC3POL_LC3G1POL_SIZE                    equ 0001h
CLC3POL_LC3G1POL_LENGTH                  equ 0001h
CLC3POL_LC3G1POL_MASK                    equ 0001h
CLC3POL_LC3G2POL_POSN                    equ 0001h
CLC3POL_LC3G2POL_POSITION                equ 0001h
CLC3POL_LC3G2POL_SIZE                    equ 0001h
CLC3POL_LC3G2POL_LENGTH                  equ 0001h
CLC3POL_LC3G2POL_MASK                    equ 0002h
CLC3POL_LC3G3POL_POSN                    equ 0002h
CLC3POL_LC3G3POL_POSITION                equ 0002h
CLC3POL_LC3G3POL_SIZE                    equ 0001h
CLC3POL_LC3G3POL_LENGTH                  equ 0001h
CLC3POL_LC3G3POL_MASK                    equ 0004h
CLC3POL_LC3G4POL_POSN                    equ 0003h
CLC3POL_LC3G4POL_POSITION                equ 0003h
CLC3POL_LC3G4POL_SIZE                    equ 0001h
CLC3POL_LC3G4POL_LENGTH                  equ 0001h
CLC3POL_LC3G4POL_MASK                    equ 0008h
CLC3POL_LC3POL_POSN                      equ 0007h
CLC3POL_LC3POL_POSITION                  equ 0007h
CLC3POL_LC3POL_SIZE                      equ 0001h
CLC3POL_LC3POL_LENGTH                    equ 0001h
CLC3POL_LC3POL_MASK                      equ 0080h
CLC3POL_G1POL_POSN                       equ 0000h
CLC3POL_G1POL_POSITION                   equ 0000h
CLC3POL_G1POL_SIZE                       equ 0001h
CLC3POL_G1POL_LENGTH                     equ 0001h
CLC3POL_G1POL_MASK                       equ 0001h
CLC3POL_G2POL_POSN                       equ 0001h
CLC3POL_G2POL_POSITION                   equ 0001h
CLC3POL_G2POL_SIZE                       equ 0001h
CLC3POL_G2POL_LENGTH                     equ 0001h
CLC3POL_G2POL_MASK                       equ 0002h
CLC3POL_G3POL_POSN                       equ 0002h
CLC3POL_G3POL_POSITION                   equ 0002h
CLC3POL_G3POL_SIZE                       equ 0001h
CLC3POL_G3POL_LENGTH                     equ 0001h
CLC3POL_G3POL_MASK                       equ 0004h
CLC3POL_G4POL_POSN                       equ 0003h
CLC3POL_G4POL_POSITION                   equ 0003h
CLC3POL_G4POL_SIZE                       equ 0001h
CLC3POL_G4POL_LENGTH                     equ 0001h
CLC3POL_G4POL_MASK                       equ 0008h
CLC3POL_POL_POSN                         equ 0007h
CLC3POL_POL_POSITION                     equ 0007h
CLC3POL_POL_SIZE                         equ 0001h
CLC3POL_POL_LENGTH                       equ 0001h
CLC3POL_POL_MASK                         equ 0080h

// Register: CLC3SEL0
#define CLC3SEL0 CLC3SEL0
CLC3SEL0                                 equ 0F26h
// bitfield definitions
CLC3SEL0_LC3D1S0_POSN                    equ 0000h
CLC3SEL0_LC3D1S0_POSITION                equ 0000h
CLC3SEL0_LC3D1S0_SIZE                    equ 0001h
CLC3SEL0_LC3D1S0_LENGTH                  equ 0001h
CLC3SEL0_LC3D1S0_MASK                    equ 0001h
CLC3SEL0_LC3D1S1_POSN                    equ 0001h
CLC3SEL0_LC3D1S1_POSITION                equ 0001h
CLC3SEL0_LC3D1S1_SIZE                    equ 0001h
CLC3SEL0_LC3D1S1_LENGTH                  equ 0001h
CLC3SEL0_LC3D1S1_MASK                    equ 0002h
CLC3SEL0_LC3D1S2_POSN                    equ 0002h
CLC3SEL0_LC3D1S2_POSITION                equ 0002h
CLC3SEL0_LC3D1S2_SIZE                    equ 0001h
CLC3SEL0_LC3D1S2_LENGTH                  equ 0001h
CLC3SEL0_LC3D1S2_MASK                    equ 0004h
CLC3SEL0_LC3D1S3_POSN                    equ 0003h
CLC3SEL0_LC3D1S3_POSITION                equ 0003h
CLC3SEL0_LC3D1S3_SIZE                    equ 0001h
CLC3SEL0_LC3D1S3_LENGTH                  equ 0001h
CLC3SEL0_LC3D1S3_MASK                    equ 0008h
CLC3SEL0_LC3D1S4_POSN                    equ 0004h
CLC3SEL0_LC3D1S4_POSITION                equ 0004h
CLC3SEL0_LC3D1S4_SIZE                    equ 0001h
CLC3SEL0_LC3D1S4_LENGTH                  equ 0001h
CLC3SEL0_LC3D1S4_MASK                    equ 0010h
CLC3SEL0_LC3D1S5_POSN                    equ 0005h
CLC3SEL0_LC3D1S5_POSITION                equ 0005h
CLC3SEL0_LC3D1S5_SIZE                    equ 0001h
CLC3SEL0_LC3D1S5_LENGTH                  equ 0001h
CLC3SEL0_LC3D1S5_MASK                    equ 0020h
CLC3SEL0_LC3D1S_POSN                     equ 0000h
CLC3SEL0_LC3D1S_POSITION                 equ 0000h
CLC3SEL0_LC3D1S_SIZE                     equ 0008h
CLC3SEL0_LC3D1S_LENGTH                   equ 0008h
CLC3SEL0_LC3D1S_MASK                     equ 00FFh
CLC3SEL0_D1S_POSN                        equ 0000h
CLC3SEL0_D1S_POSITION                    equ 0000h
CLC3SEL0_D1S_SIZE                        equ 0008h
CLC3SEL0_D1S_LENGTH                      equ 0008h
CLC3SEL0_D1S_MASK                        equ 00FFh
CLC3SEL0_D1S0_POSN                       equ 0000h
CLC3SEL0_D1S0_POSITION                   equ 0000h
CLC3SEL0_D1S0_SIZE                       equ 0001h
CLC3SEL0_D1S0_LENGTH                     equ 0001h
CLC3SEL0_D1S0_MASK                       equ 0001h
CLC3SEL0_D1S1_POSN                       equ 0001h
CLC3SEL0_D1S1_POSITION                   equ 0001h
CLC3SEL0_D1S1_SIZE                       equ 0001h
CLC3SEL0_D1S1_LENGTH                     equ 0001h
CLC3SEL0_D1S1_MASK                       equ 0002h
CLC3SEL0_D1S2_POSN                       equ 0002h
CLC3SEL0_D1S2_POSITION                   equ 0002h
CLC3SEL0_D1S2_SIZE                       equ 0001h
CLC3SEL0_D1S2_LENGTH                     equ 0001h
CLC3SEL0_D1S2_MASK                       equ 0004h
CLC3SEL0_D1S3_POSN                       equ 0003h
CLC3SEL0_D1S3_POSITION                   equ 0003h
CLC3SEL0_D1S3_SIZE                       equ 0001h
CLC3SEL0_D1S3_LENGTH                     equ 0001h
CLC3SEL0_D1S3_MASK                       equ 0008h
CLC3SEL0_D1S4_POSN                       equ 0004h
CLC3SEL0_D1S4_POSITION                   equ 0004h
CLC3SEL0_D1S4_SIZE                       equ 0001h
CLC3SEL0_D1S4_LENGTH                     equ 0001h
CLC3SEL0_D1S4_MASK                       equ 0010h
CLC3SEL0_D1S5_POSN                       equ 0005h
CLC3SEL0_D1S5_POSITION                   equ 0005h
CLC3SEL0_D1S5_SIZE                       equ 0001h
CLC3SEL0_D1S5_LENGTH                     equ 0001h
CLC3SEL0_D1S5_MASK                       equ 0020h

// Register: CLC3SEL1
#define CLC3SEL1 CLC3SEL1
CLC3SEL1                                 equ 0F27h
// bitfield definitions
CLC3SEL1_LC3D2S0_POSN                    equ 0000h
CLC3SEL1_LC3D2S0_POSITION                equ 0000h
CLC3SEL1_LC3D2S0_SIZE                    equ 0001h
CLC3SEL1_LC3D2S0_LENGTH                  equ 0001h
CLC3SEL1_LC3D2S0_MASK                    equ 0001h
CLC3SEL1_LC3D2S1_POSN                    equ 0001h
CLC3SEL1_LC3D2S1_POSITION                equ 0001h
CLC3SEL1_LC3D2S1_SIZE                    equ 0001h
CLC3SEL1_LC3D2S1_LENGTH                  equ 0001h
CLC3SEL1_LC3D2S1_MASK                    equ 0002h
CLC3SEL1_LC3D2S2_POSN                    equ 0002h
CLC3SEL1_LC3D2S2_POSITION                equ 0002h
CLC3SEL1_LC3D2S2_SIZE                    equ 0001h
CLC3SEL1_LC3D2S2_LENGTH                  equ 0001h
CLC3SEL1_LC3D2S2_MASK                    equ 0004h
CLC3SEL1_LC3D2S3_POSN                    equ 0003h
CLC3SEL1_LC3D2S3_POSITION                equ 0003h
CLC3SEL1_LC3D2S3_SIZE                    equ 0001h
CLC3SEL1_LC3D2S3_LENGTH                  equ 0001h
CLC3SEL1_LC3D2S3_MASK                    equ 0008h
CLC3SEL1_LC3D2S4_POSN                    equ 0004h
CLC3SEL1_LC3D2S4_POSITION                equ 0004h
CLC3SEL1_LC3D2S4_SIZE                    equ 0001h
CLC3SEL1_LC3D2S4_LENGTH                  equ 0001h
CLC3SEL1_LC3D2S4_MASK                    equ 0010h
CLC3SEL1_LC3D2S5_POSN                    equ 0005h
CLC3SEL1_LC3D2S5_POSITION                equ 0005h
CLC3SEL1_LC3D2S5_SIZE                    equ 0001h
CLC3SEL1_LC3D2S5_LENGTH                  equ 0001h
CLC3SEL1_LC3D2S5_MASK                    equ 0020h
CLC3SEL1_LC3D2S_POSN                     equ 0000h
CLC3SEL1_LC3D2S_POSITION                 equ 0000h
CLC3SEL1_LC3D2S_SIZE                     equ 0008h
CLC3SEL1_LC3D2S_LENGTH                   equ 0008h
CLC3SEL1_LC3D2S_MASK                     equ 00FFh
CLC3SEL1_D2S_POSN                        equ 0000h
CLC3SEL1_D2S_POSITION                    equ 0000h
CLC3SEL1_D2S_SIZE                        equ 0008h
CLC3SEL1_D2S_LENGTH                      equ 0008h
CLC3SEL1_D2S_MASK                        equ 00FFh
CLC3SEL1_D2S0_POSN                       equ 0000h
CLC3SEL1_D2S0_POSITION                   equ 0000h
CLC3SEL1_D2S0_SIZE                       equ 0001h
CLC3SEL1_D2S0_LENGTH                     equ 0001h
CLC3SEL1_D2S0_MASK                       equ 0001h
CLC3SEL1_D2S1_POSN                       equ 0001h
CLC3SEL1_D2S1_POSITION                   equ 0001h
CLC3SEL1_D2S1_SIZE                       equ 0001h
CLC3SEL1_D2S1_LENGTH                     equ 0001h
CLC3SEL1_D2S1_MASK                       equ 0002h
CLC3SEL1_D2S2_POSN                       equ 0002h
CLC3SEL1_D2S2_POSITION                   equ 0002h
CLC3SEL1_D2S2_SIZE                       equ 0001h
CLC3SEL1_D2S2_LENGTH                     equ 0001h
CLC3SEL1_D2S2_MASK                       equ 0004h
CLC3SEL1_D2S3_POSN                       equ 0003h
CLC3SEL1_D2S3_POSITION                   equ 0003h
CLC3SEL1_D2S3_SIZE                       equ 0001h
CLC3SEL1_D2S3_LENGTH                     equ 0001h
CLC3SEL1_D2S3_MASK                       equ 0008h
CLC3SEL1_D2S4_POSN                       equ 0004h
CLC3SEL1_D2S4_POSITION                   equ 0004h
CLC3SEL1_D2S4_SIZE                       equ 0001h
CLC3SEL1_D2S4_LENGTH                     equ 0001h
CLC3SEL1_D2S4_MASK                       equ 0010h
CLC3SEL1_D2S5_POSN                       equ 0005h
CLC3SEL1_D2S5_POSITION                   equ 0005h
CLC3SEL1_D2S5_SIZE                       equ 0001h
CLC3SEL1_D2S5_LENGTH                     equ 0001h
CLC3SEL1_D2S5_MASK                       equ 0020h

// Register: CLC3SEL2
#define CLC3SEL2 CLC3SEL2
CLC3SEL2                                 equ 0F28h
// bitfield definitions
CLC3SEL2_LC3D3S0_POSN                    equ 0000h
CLC3SEL2_LC3D3S0_POSITION                equ 0000h
CLC3SEL2_LC3D3S0_SIZE                    equ 0001h
CLC3SEL2_LC3D3S0_LENGTH                  equ 0001h
CLC3SEL2_LC3D3S0_MASK                    equ 0001h
CLC3SEL2_LC3D3S1_POSN                    equ 0001h
CLC3SEL2_LC3D3S1_POSITION                equ 0001h
CLC3SEL2_LC3D3S1_SIZE                    equ 0001h
CLC3SEL2_LC3D3S1_LENGTH                  equ 0001h
CLC3SEL2_LC3D3S1_MASK                    equ 0002h
CLC3SEL2_LC3D3S2_POSN                    equ 0002h
CLC3SEL2_LC3D3S2_POSITION                equ 0002h
CLC3SEL2_LC3D3S2_SIZE                    equ 0001h
CLC3SEL2_LC3D3S2_LENGTH                  equ 0001h
CLC3SEL2_LC3D3S2_MASK                    equ 0004h
CLC3SEL2_LC3D3S3_POSN                    equ 0003h
CLC3SEL2_LC3D3S3_POSITION                equ 0003h
CLC3SEL2_LC3D3S3_SIZE                    equ 0001h
CLC3SEL2_LC3D3S3_LENGTH                  equ 0001h
CLC3SEL2_LC3D3S3_MASK                    equ 0008h
CLC3SEL2_LC3D3S4_POSN                    equ 0004h
CLC3SEL2_LC3D3S4_POSITION                equ 0004h
CLC3SEL2_LC3D3S4_SIZE                    equ 0001h
CLC3SEL2_LC3D3S4_LENGTH                  equ 0001h
CLC3SEL2_LC3D3S4_MASK                    equ 0010h
CLC3SEL2_LC3D3S5_POSN                    equ 0005h
CLC3SEL2_LC3D3S5_POSITION                equ 0005h
CLC3SEL2_LC3D3S5_SIZE                    equ 0001h
CLC3SEL2_LC3D3S5_LENGTH                  equ 0001h
CLC3SEL2_LC3D3S5_MASK                    equ 0020h
CLC3SEL2_LC3D3S_POSN                     equ 0000h
CLC3SEL2_LC3D3S_POSITION                 equ 0000h
CLC3SEL2_LC3D3S_SIZE                     equ 0008h
CLC3SEL2_LC3D3S_LENGTH                   equ 0008h
CLC3SEL2_LC3D3S_MASK                     equ 00FFh
CLC3SEL2_D3S_POSN                        equ 0000h
CLC3SEL2_D3S_POSITION                    equ 0000h
CLC3SEL2_D3S_SIZE                        equ 0008h
CLC3SEL2_D3S_LENGTH                      equ 0008h
CLC3SEL2_D3S_MASK                        equ 00FFh
CLC3SEL2_D3S0_POSN                       equ 0000h
CLC3SEL2_D3S0_POSITION                   equ 0000h
CLC3SEL2_D3S0_SIZE                       equ 0001h
CLC3SEL2_D3S0_LENGTH                     equ 0001h
CLC3SEL2_D3S0_MASK                       equ 0001h
CLC3SEL2_D3S1_POSN                       equ 0001h
CLC3SEL2_D3S1_POSITION                   equ 0001h
CLC3SEL2_D3S1_SIZE                       equ 0001h
CLC3SEL2_D3S1_LENGTH                     equ 0001h
CLC3SEL2_D3S1_MASK                       equ 0002h
CLC3SEL2_D3S2_POSN                       equ 0002h
CLC3SEL2_D3S2_POSITION                   equ 0002h
CLC3SEL2_D3S2_SIZE                       equ 0001h
CLC3SEL2_D3S2_LENGTH                     equ 0001h
CLC3SEL2_D3S2_MASK                       equ 0004h
CLC3SEL2_D3S3_POSN                       equ 0003h
CLC3SEL2_D3S3_POSITION                   equ 0003h
CLC3SEL2_D3S3_SIZE                       equ 0001h
CLC3SEL2_D3S3_LENGTH                     equ 0001h
CLC3SEL2_D3S3_MASK                       equ 0008h
CLC3SEL2_D3S4_POSN                       equ 0004h
CLC3SEL2_D3S4_POSITION                   equ 0004h
CLC3SEL2_D3S4_SIZE                       equ 0001h
CLC3SEL2_D3S4_LENGTH                     equ 0001h
CLC3SEL2_D3S4_MASK                       equ 0010h
CLC3SEL2_D3S5_POSN                       equ 0005h
CLC3SEL2_D3S5_POSITION                   equ 0005h
CLC3SEL2_D3S5_SIZE                       equ 0001h
CLC3SEL2_D3S5_LENGTH                     equ 0001h
CLC3SEL2_D3S5_MASK                       equ 0020h

// Register: CLC3SEL3
#define CLC3SEL3 CLC3SEL3
CLC3SEL3                                 equ 0F29h
// bitfield definitions
CLC3SEL3_LC3D4S0_POSN                    equ 0000h
CLC3SEL3_LC3D4S0_POSITION                equ 0000h
CLC3SEL3_LC3D4S0_SIZE                    equ 0001h
CLC3SEL3_LC3D4S0_LENGTH                  equ 0001h
CLC3SEL3_LC3D4S0_MASK                    equ 0001h
CLC3SEL3_LC3D4S1_POSN                    equ 0001h
CLC3SEL3_LC3D4S1_POSITION                equ 0001h
CLC3SEL3_LC3D4S1_SIZE                    equ 0001h
CLC3SEL3_LC3D4S1_LENGTH                  equ 0001h
CLC3SEL3_LC3D4S1_MASK                    equ 0002h
CLC3SEL3_LC3D4S2_POSN                    equ 0002h
CLC3SEL3_LC3D4S2_POSITION                equ 0002h
CLC3SEL3_LC3D4S2_SIZE                    equ 0001h
CLC3SEL3_LC3D4S2_LENGTH                  equ 0001h
CLC3SEL3_LC3D4S2_MASK                    equ 0004h
CLC3SEL3_LC3D4S3_POSN                    equ 0003h
CLC3SEL3_LC3D4S3_POSITION                equ 0003h
CLC3SEL3_LC3D4S3_SIZE                    equ 0001h
CLC3SEL3_LC3D4S3_LENGTH                  equ 0001h
CLC3SEL3_LC3D4S3_MASK                    equ 0008h
CLC3SEL3_LC3D4S4_POSN                    equ 0004h
CLC3SEL3_LC3D4S4_POSITION                equ 0004h
CLC3SEL3_LC3D4S4_SIZE                    equ 0001h
CLC3SEL3_LC3D4S4_LENGTH                  equ 0001h
CLC3SEL3_LC3D4S4_MASK                    equ 0010h
CLC3SEL3_LC3D4S5_POSN                    equ 0005h
CLC3SEL3_LC3D4S5_POSITION                equ 0005h
CLC3SEL3_LC3D4S5_SIZE                    equ 0001h
CLC3SEL3_LC3D4S5_LENGTH                  equ 0001h
CLC3SEL3_LC3D4S5_MASK                    equ 0020h
CLC3SEL3_LC3D4S_POSN                     equ 0000h
CLC3SEL3_LC3D4S_POSITION                 equ 0000h
CLC3SEL3_LC3D4S_SIZE                     equ 0008h
CLC3SEL3_LC3D4S_LENGTH                   equ 0008h
CLC3SEL3_LC3D4S_MASK                     equ 00FFh
CLC3SEL3_D4S_POSN                        equ 0000h
CLC3SEL3_D4S_POSITION                    equ 0000h
CLC3SEL3_D4S_SIZE                        equ 0008h
CLC3SEL3_D4S_LENGTH                      equ 0008h
CLC3SEL3_D4S_MASK                        equ 00FFh
CLC3SEL3_D4S0_POSN                       equ 0000h
CLC3SEL3_D4S0_POSITION                   equ 0000h
CLC3SEL3_D4S0_SIZE                       equ 0001h
CLC3SEL3_D4S0_LENGTH                     equ 0001h
CLC3SEL3_D4S0_MASK                       equ 0001h
CLC3SEL3_D4S1_POSN                       equ 0001h
CLC3SEL3_D4S1_POSITION                   equ 0001h
CLC3SEL3_D4S1_SIZE                       equ 0001h
CLC3SEL3_D4S1_LENGTH                     equ 0001h
CLC3SEL3_D4S1_MASK                       equ 0002h
CLC3SEL3_D4S2_POSN                       equ 0002h
CLC3SEL3_D4S2_POSITION                   equ 0002h
CLC3SEL3_D4S2_SIZE                       equ 0001h
CLC3SEL3_D4S2_LENGTH                     equ 0001h
CLC3SEL3_D4S2_MASK                       equ 0004h
CLC3SEL3_D4S3_POSN                       equ 0003h
CLC3SEL3_D4S3_POSITION                   equ 0003h
CLC3SEL3_D4S3_SIZE                       equ 0001h
CLC3SEL3_D4S3_LENGTH                     equ 0001h
CLC3SEL3_D4S3_MASK                       equ 0008h
CLC3SEL3_D4S4_POSN                       equ 0004h
CLC3SEL3_D4S4_POSITION                   equ 0004h
CLC3SEL3_D4S4_SIZE                       equ 0001h
CLC3SEL3_D4S4_LENGTH                     equ 0001h
CLC3SEL3_D4S4_MASK                       equ 0010h
CLC3SEL3_D4S5_POSN                       equ 0005h
CLC3SEL3_D4S5_POSITION                   equ 0005h
CLC3SEL3_D4S5_SIZE                       equ 0001h
CLC3SEL3_D4S5_LENGTH                     equ 0001h
CLC3SEL3_D4S5_MASK                       equ 0020h

// Register: CLC3GLS0
#define CLC3GLS0 CLC3GLS0
CLC3GLS0                                 equ 0F2Ah
// bitfield definitions
CLC3GLS0_LC3G1D1N_POSN                   equ 0000h
CLC3GLS0_LC3G1D1N_POSITION               equ 0000h
CLC3GLS0_LC3G1D1N_SIZE                   equ 0001h
CLC3GLS0_LC3G1D1N_LENGTH                 equ 0001h
CLC3GLS0_LC3G1D1N_MASK                   equ 0001h
CLC3GLS0_LC3G1D1T_POSN                   equ 0001h
CLC3GLS0_LC3G1D1T_POSITION               equ 0001h
CLC3GLS0_LC3G1D1T_SIZE                   equ 0001h
CLC3GLS0_LC3G1D1T_LENGTH                 equ 0001h
CLC3GLS0_LC3G1D1T_MASK                   equ 0002h
CLC3GLS0_LC3G1D2N_POSN                   equ 0002h
CLC3GLS0_LC3G1D2N_POSITION               equ 0002h
CLC3GLS0_LC3G1D2N_SIZE                   equ 0001h
CLC3GLS0_LC3G1D2N_LENGTH                 equ 0001h
CLC3GLS0_LC3G1D2N_MASK                   equ 0004h
CLC3GLS0_LC3G1D2T_POSN                   equ 0003h
CLC3GLS0_LC3G1D2T_POSITION               equ 0003h
CLC3GLS0_LC3G1D2T_SIZE                   equ 0001h
CLC3GLS0_LC3G1D2T_LENGTH                 equ 0001h
CLC3GLS0_LC3G1D2T_MASK                   equ 0008h
CLC3GLS0_LC3G1D3N_POSN                   equ 0004h
CLC3GLS0_LC3G1D3N_POSITION               equ 0004h
CLC3GLS0_LC3G1D3N_SIZE                   equ 0001h
CLC3GLS0_LC3G1D3N_LENGTH                 equ 0001h
CLC3GLS0_LC3G1D3N_MASK                   equ 0010h
CLC3GLS0_LC3G1D3T_POSN                   equ 0005h
CLC3GLS0_LC3G1D3T_POSITION               equ 0005h
CLC3GLS0_LC3G1D3T_SIZE                   equ 0001h
CLC3GLS0_LC3G1D3T_LENGTH                 equ 0001h
CLC3GLS0_LC3G1D3T_MASK                   equ 0020h
CLC3GLS0_LC3G1D4N_POSN                   equ 0006h
CLC3GLS0_LC3G1D4N_POSITION               equ 0006h
CLC3GLS0_LC3G1D4N_SIZE                   equ 0001h
CLC3GLS0_LC3G1D4N_LENGTH                 equ 0001h
CLC3GLS0_LC3G1D4N_MASK                   equ 0040h
CLC3GLS0_LC3G1D4T_POSN                   equ 0007h
CLC3GLS0_LC3G1D4T_POSITION               equ 0007h
CLC3GLS0_LC3G1D4T_SIZE                   equ 0001h
CLC3GLS0_LC3G1D4T_LENGTH                 equ 0001h
CLC3GLS0_LC3G1D4T_MASK                   equ 0080h
CLC3GLS0_D1N_POSN                        equ 0000h
CLC3GLS0_D1N_POSITION                    equ 0000h
CLC3GLS0_D1N_SIZE                        equ 0001h
CLC3GLS0_D1N_LENGTH                      equ 0001h
CLC3GLS0_D1N_MASK                        equ 0001h
CLC3GLS0_D1T_POSN                        equ 0001h
CLC3GLS0_D1T_POSITION                    equ 0001h
CLC3GLS0_D1T_SIZE                        equ 0001h
CLC3GLS0_D1T_LENGTH                      equ 0001h
CLC3GLS0_D1T_MASK                        equ 0002h
CLC3GLS0_D2N_POSN                        equ 0002h
CLC3GLS0_D2N_POSITION                    equ 0002h
CLC3GLS0_D2N_SIZE                        equ 0001h
CLC3GLS0_D2N_LENGTH                      equ 0001h
CLC3GLS0_D2N_MASK                        equ 0004h
CLC3GLS0_D2T_POSN                        equ 0003h
CLC3GLS0_D2T_POSITION                    equ 0003h
CLC3GLS0_D2T_SIZE                        equ 0001h
CLC3GLS0_D2T_LENGTH                      equ 0001h
CLC3GLS0_D2T_MASK                        equ 0008h
CLC3GLS0_D3N_POSN                        equ 0004h
CLC3GLS0_D3N_POSITION                    equ 0004h
CLC3GLS0_D3N_SIZE                        equ 0001h
CLC3GLS0_D3N_LENGTH                      equ 0001h
CLC3GLS0_D3N_MASK                        equ 0010h
CLC3GLS0_D3T_POSN                        equ 0005h
CLC3GLS0_D3T_POSITION                    equ 0005h
CLC3GLS0_D3T_SIZE                        equ 0001h
CLC3GLS0_D3T_LENGTH                      equ 0001h
CLC3GLS0_D3T_MASK                        equ 0020h
CLC3GLS0_D4N_POSN                        equ 0006h
CLC3GLS0_D4N_POSITION                    equ 0006h
CLC3GLS0_D4N_SIZE                        equ 0001h
CLC3GLS0_D4N_LENGTH                      equ 0001h
CLC3GLS0_D4N_MASK                        equ 0040h
CLC3GLS0_D4T_POSN                        equ 0007h
CLC3GLS0_D4T_POSITION                    equ 0007h
CLC3GLS0_D4T_SIZE                        equ 0001h
CLC3GLS0_D4T_LENGTH                      equ 0001h
CLC3GLS0_D4T_MASK                        equ 0080h

// Register: CLC3GLS1
#define CLC3GLS1 CLC3GLS1
CLC3GLS1                                 equ 0F2Bh
// bitfield definitions
CLC3GLS1_LC3G2D1N_POSN                   equ 0000h
CLC3GLS1_LC3G2D1N_POSITION               equ 0000h
CLC3GLS1_LC3G2D1N_SIZE                   equ 0001h
CLC3GLS1_LC3G2D1N_LENGTH                 equ 0001h
CLC3GLS1_LC3G2D1N_MASK                   equ 0001h
CLC3GLS1_LC3G2D1T_POSN                   equ 0001h
CLC3GLS1_LC3G2D1T_POSITION               equ 0001h
CLC3GLS1_LC3G2D1T_SIZE                   equ 0001h
CLC3GLS1_LC3G2D1T_LENGTH                 equ 0001h
CLC3GLS1_LC3G2D1T_MASK                   equ 0002h
CLC3GLS1_LC3G2D2N_POSN                   equ 0002h
CLC3GLS1_LC3G2D2N_POSITION               equ 0002h
CLC3GLS1_LC3G2D2N_SIZE                   equ 0001h
CLC3GLS1_LC3G2D2N_LENGTH                 equ 0001h
CLC3GLS1_LC3G2D2N_MASK                   equ 0004h
CLC3GLS1_LC3G2D2T_POSN                   equ 0003h
CLC3GLS1_LC3G2D2T_POSITION               equ 0003h
CLC3GLS1_LC3G2D2T_SIZE                   equ 0001h
CLC3GLS1_LC3G2D2T_LENGTH                 equ 0001h
CLC3GLS1_LC3G2D2T_MASK                   equ 0008h
CLC3GLS1_LC3G2D3N_POSN                   equ 0004h
CLC3GLS1_LC3G2D3N_POSITION               equ 0004h
CLC3GLS1_LC3G2D3N_SIZE                   equ 0001h
CLC3GLS1_LC3G2D3N_LENGTH                 equ 0001h
CLC3GLS1_LC3G2D3N_MASK                   equ 0010h
CLC3GLS1_LC3G2D3T_POSN                   equ 0005h
CLC3GLS1_LC3G2D3T_POSITION               equ 0005h
CLC3GLS1_LC3G2D3T_SIZE                   equ 0001h
CLC3GLS1_LC3G2D3T_LENGTH                 equ 0001h
CLC3GLS1_LC3G2D3T_MASK                   equ 0020h
CLC3GLS1_LC3G2D4N_POSN                   equ 0006h
CLC3GLS1_LC3G2D4N_POSITION               equ 0006h
CLC3GLS1_LC3G2D4N_SIZE                   equ 0001h
CLC3GLS1_LC3G2D4N_LENGTH                 equ 0001h
CLC3GLS1_LC3G2D4N_MASK                   equ 0040h
CLC3GLS1_LC3G2D4T_POSN                   equ 0007h
CLC3GLS1_LC3G2D4T_POSITION               equ 0007h
CLC3GLS1_LC3G2D4T_SIZE                   equ 0001h
CLC3GLS1_LC3G2D4T_LENGTH                 equ 0001h
CLC3GLS1_LC3G2D4T_MASK                   equ 0080h
CLC3GLS1_D1N_POSN                        equ 0000h
CLC3GLS1_D1N_POSITION                    equ 0000h
CLC3GLS1_D1N_SIZE                        equ 0001h
CLC3GLS1_D1N_LENGTH                      equ 0001h
CLC3GLS1_D1N_MASK                        equ 0001h
CLC3GLS1_D1T_POSN                        equ 0001h
CLC3GLS1_D1T_POSITION                    equ 0001h
CLC3GLS1_D1T_SIZE                        equ 0001h
CLC3GLS1_D1T_LENGTH                      equ 0001h
CLC3GLS1_D1T_MASK                        equ 0002h
CLC3GLS1_D2N_POSN                        equ 0002h
CLC3GLS1_D2N_POSITION                    equ 0002h
CLC3GLS1_D2N_SIZE                        equ 0001h
CLC3GLS1_D2N_LENGTH                      equ 0001h
CLC3GLS1_D2N_MASK                        equ 0004h
CLC3GLS1_D2T_POSN                        equ 0003h
CLC3GLS1_D2T_POSITION                    equ 0003h
CLC3GLS1_D2T_SIZE                        equ 0001h
CLC3GLS1_D2T_LENGTH                      equ 0001h
CLC3GLS1_D2T_MASK                        equ 0008h
CLC3GLS1_D3N_POSN                        equ 0004h
CLC3GLS1_D3N_POSITION                    equ 0004h
CLC3GLS1_D3N_SIZE                        equ 0001h
CLC3GLS1_D3N_LENGTH                      equ 0001h
CLC3GLS1_D3N_MASK                        equ 0010h
CLC3GLS1_D3T_POSN                        equ 0005h
CLC3GLS1_D3T_POSITION                    equ 0005h
CLC3GLS1_D3T_SIZE                        equ 0001h
CLC3GLS1_D3T_LENGTH                      equ 0001h
CLC3GLS1_D3T_MASK                        equ 0020h
CLC3GLS1_D4N_POSN                        equ 0006h
CLC3GLS1_D4N_POSITION                    equ 0006h
CLC3GLS1_D4N_SIZE                        equ 0001h
CLC3GLS1_D4N_LENGTH                      equ 0001h
CLC3GLS1_D4N_MASK                        equ 0040h
CLC3GLS1_D4T_POSN                        equ 0007h
CLC3GLS1_D4T_POSITION                    equ 0007h
CLC3GLS1_D4T_SIZE                        equ 0001h
CLC3GLS1_D4T_LENGTH                      equ 0001h
CLC3GLS1_D4T_MASK                        equ 0080h

// Register: CLC3GLS2
#define CLC3GLS2 CLC3GLS2
CLC3GLS2                                 equ 0F2Ch
// bitfield definitions
CLC3GLS2_LC3G3D1N_POSN                   equ 0000h
CLC3GLS2_LC3G3D1N_POSITION               equ 0000h
CLC3GLS2_LC3G3D1N_SIZE                   equ 0001h
CLC3GLS2_LC3G3D1N_LENGTH                 equ 0001h
CLC3GLS2_LC3G3D1N_MASK                   equ 0001h
CLC3GLS2_LC3G3D1T_POSN                   equ 0001h
CLC3GLS2_LC3G3D1T_POSITION               equ 0001h
CLC3GLS2_LC3G3D1T_SIZE                   equ 0001h
CLC3GLS2_LC3G3D1T_LENGTH                 equ 0001h
CLC3GLS2_LC3G3D1T_MASK                   equ 0002h
CLC3GLS2_LC3G3D2N_POSN                   equ 0002h
CLC3GLS2_LC3G3D2N_POSITION               equ 0002h
CLC3GLS2_LC3G3D2N_SIZE                   equ 0001h
CLC3GLS2_LC3G3D2N_LENGTH                 equ 0001h
CLC3GLS2_LC3G3D2N_MASK                   equ 0004h
CLC3GLS2_LC3G3D2T_POSN                   equ 0003h
CLC3GLS2_LC3G3D2T_POSITION               equ 0003h
CLC3GLS2_LC3G3D2T_SIZE                   equ 0001h
CLC3GLS2_LC3G3D2T_LENGTH                 equ 0001h
CLC3GLS2_LC3G3D2T_MASK                   equ 0008h
CLC3GLS2_LC3G3D3N_POSN                   equ 0004h
CLC3GLS2_LC3G3D3N_POSITION               equ 0004h
CLC3GLS2_LC3G3D3N_SIZE                   equ 0001h
CLC3GLS2_LC3G3D3N_LENGTH                 equ 0001h
CLC3GLS2_LC3G3D3N_MASK                   equ 0010h
CLC3GLS2_LC3G3D3T_POSN                   equ 0005h
CLC3GLS2_LC3G3D3T_POSITION               equ 0005h
CLC3GLS2_LC3G3D3T_SIZE                   equ 0001h
CLC3GLS2_LC3G3D3T_LENGTH                 equ 0001h
CLC3GLS2_LC3G3D3T_MASK                   equ 0020h
CLC3GLS2_LC3G3D4N_POSN                   equ 0006h
CLC3GLS2_LC3G3D4N_POSITION               equ 0006h
CLC3GLS2_LC3G3D4N_SIZE                   equ 0001h
CLC3GLS2_LC3G3D4N_LENGTH                 equ 0001h
CLC3GLS2_LC3G3D4N_MASK                   equ 0040h
CLC3GLS2_LC3G3D4T_POSN                   equ 0007h
CLC3GLS2_LC3G3D4T_POSITION               equ 0007h
CLC3GLS2_LC3G3D4T_SIZE                   equ 0001h
CLC3GLS2_LC3G3D4T_LENGTH                 equ 0001h
CLC3GLS2_LC3G3D4T_MASK                   equ 0080h
CLC3GLS2_D1N_POSN                        equ 0000h
CLC3GLS2_D1N_POSITION                    equ 0000h
CLC3GLS2_D1N_SIZE                        equ 0001h
CLC3GLS2_D1N_LENGTH                      equ 0001h
CLC3GLS2_D1N_MASK                        equ 0001h
CLC3GLS2_D1T_POSN                        equ 0001h
CLC3GLS2_D1T_POSITION                    equ 0001h
CLC3GLS2_D1T_SIZE                        equ 0001h
CLC3GLS2_D1T_LENGTH                      equ 0001h
CLC3GLS2_D1T_MASK                        equ 0002h
CLC3GLS2_D2N_POSN                        equ 0002h
CLC3GLS2_D2N_POSITION                    equ 0002h
CLC3GLS2_D2N_SIZE                        equ 0001h
CLC3GLS2_D2N_LENGTH                      equ 0001h
CLC3GLS2_D2N_MASK                        equ 0004h
CLC3GLS2_D2T_POSN                        equ 0003h
CLC3GLS2_D2T_POSITION                    equ 0003h
CLC3GLS2_D2T_SIZE                        equ 0001h
CLC3GLS2_D2T_LENGTH                      equ 0001h
CLC3GLS2_D2T_MASK                        equ 0008h
CLC3GLS2_D3N_POSN                        equ 0004h
CLC3GLS2_D3N_POSITION                    equ 0004h
CLC3GLS2_D3N_SIZE                        equ 0001h
CLC3GLS2_D3N_LENGTH                      equ 0001h
CLC3GLS2_D3N_MASK                        equ 0010h
CLC3GLS2_D3T_POSN                        equ 0005h
CLC3GLS2_D3T_POSITION                    equ 0005h
CLC3GLS2_D3T_SIZE                        equ 0001h
CLC3GLS2_D3T_LENGTH                      equ 0001h
CLC3GLS2_D3T_MASK                        equ 0020h
CLC3GLS2_D4N_POSN                        equ 0006h
CLC3GLS2_D4N_POSITION                    equ 0006h
CLC3GLS2_D4N_SIZE                        equ 0001h
CLC3GLS2_D4N_LENGTH                      equ 0001h
CLC3GLS2_D4N_MASK                        equ 0040h
CLC3GLS2_D4T_POSN                        equ 0007h
CLC3GLS2_D4T_POSITION                    equ 0007h
CLC3GLS2_D4T_SIZE                        equ 0001h
CLC3GLS2_D4T_LENGTH                      equ 0001h
CLC3GLS2_D4T_MASK                        equ 0080h

// Register: CLC3GLS3
#define CLC3GLS3 CLC3GLS3
CLC3GLS3                                 equ 0F2Dh
// bitfield definitions
CLC3GLS3_LC3G4D1N_POSN                   equ 0000h
CLC3GLS3_LC3G4D1N_POSITION               equ 0000h
CLC3GLS3_LC3G4D1N_SIZE                   equ 0001h
CLC3GLS3_LC3G4D1N_LENGTH                 equ 0001h
CLC3GLS3_LC3G4D1N_MASK                   equ 0001h
CLC3GLS3_LC3G4D1T_POSN                   equ 0001h
CLC3GLS3_LC3G4D1T_POSITION               equ 0001h
CLC3GLS3_LC3G4D1T_SIZE                   equ 0001h
CLC3GLS3_LC3G4D1T_LENGTH                 equ 0001h
CLC3GLS3_LC3G4D1T_MASK                   equ 0002h
CLC3GLS3_LC3G4D2N_POSN                   equ 0002h
CLC3GLS3_LC3G4D2N_POSITION               equ 0002h
CLC3GLS3_LC3G4D2N_SIZE                   equ 0001h
CLC3GLS3_LC3G4D2N_LENGTH                 equ 0001h
CLC3GLS3_LC3G4D2N_MASK                   equ 0004h
CLC3GLS3_LC3G4D2T_POSN                   equ 0003h
CLC3GLS3_LC3G4D2T_POSITION               equ 0003h
CLC3GLS3_LC3G4D2T_SIZE                   equ 0001h
CLC3GLS3_LC3G4D2T_LENGTH                 equ 0001h
CLC3GLS3_LC3G4D2T_MASK                   equ 0008h
CLC3GLS3_LC3G4D3N_POSN                   equ 0004h
CLC3GLS3_LC3G4D3N_POSITION               equ 0004h
CLC3GLS3_LC3G4D3N_SIZE                   equ 0001h
CLC3GLS3_LC3G4D3N_LENGTH                 equ 0001h
CLC3GLS3_LC3G4D3N_MASK                   equ 0010h
CLC3GLS3_LC3G4D3T_POSN                   equ 0005h
CLC3GLS3_LC3G4D3T_POSITION               equ 0005h
CLC3GLS3_LC3G4D3T_SIZE                   equ 0001h
CLC3GLS3_LC3G4D3T_LENGTH                 equ 0001h
CLC3GLS3_LC3G4D3T_MASK                   equ 0020h
CLC3GLS3_LC3G4D4N_POSN                   equ 0006h
CLC3GLS3_LC3G4D4N_POSITION               equ 0006h
CLC3GLS3_LC3G4D4N_SIZE                   equ 0001h
CLC3GLS3_LC3G4D4N_LENGTH                 equ 0001h
CLC3GLS3_LC3G4D4N_MASK                   equ 0040h
CLC3GLS3_LC3G4D4T_POSN                   equ 0007h
CLC3GLS3_LC3G4D4T_POSITION               equ 0007h
CLC3GLS3_LC3G4D4T_SIZE                   equ 0001h
CLC3GLS3_LC3G4D4T_LENGTH                 equ 0001h
CLC3GLS3_LC3G4D4T_MASK                   equ 0080h
CLC3GLS3_G4D1N_POSN                      equ 0000h
CLC3GLS3_G4D1N_POSITION                  equ 0000h
CLC3GLS3_G4D1N_SIZE                      equ 0001h
CLC3GLS3_G4D1N_LENGTH                    equ 0001h
CLC3GLS3_G4D1N_MASK                      equ 0001h
CLC3GLS3_G4D1T_POSN                      equ 0001h
CLC3GLS3_G4D1T_POSITION                  equ 0001h
CLC3GLS3_G4D1T_SIZE                      equ 0001h
CLC3GLS3_G4D1T_LENGTH                    equ 0001h
CLC3GLS3_G4D1T_MASK                      equ 0002h
CLC3GLS3_G4D2N_POSN                      equ 0002h
CLC3GLS3_G4D2N_POSITION                  equ 0002h
CLC3GLS3_G4D2N_SIZE                      equ 0001h
CLC3GLS3_G4D2N_LENGTH                    equ 0001h
CLC3GLS3_G4D2N_MASK                      equ 0004h
CLC3GLS3_G4D2T_POSN                      equ 0003h
CLC3GLS3_G4D2T_POSITION                  equ 0003h
CLC3GLS3_G4D2T_SIZE                      equ 0001h
CLC3GLS3_G4D2T_LENGTH                    equ 0001h
CLC3GLS3_G4D2T_MASK                      equ 0008h
CLC3GLS3_G4D3N_POSN                      equ 0004h
CLC3GLS3_G4D3N_POSITION                  equ 0004h
CLC3GLS3_G4D3N_SIZE                      equ 0001h
CLC3GLS3_G4D3N_LENGTH                    equ 0001h
CLC3GLS3_G4D3N_MASK                      equ 0010h
CLC3GLS3_G4D3T_POSN                      equ 0005h
CLC3GLS3_G4D3T_POSITION                  equ 0005h
CLC3GLS3_G4D3T_SIZE                      equ 0001h
CLC3GLS3_G4D3T_LENGTH                    equ 0001h
CLC3GLS3_G4D3T_MASK                      equ 0020h
CLC3GLS3_G4D4N_POSN                      equ 0006h
CLC3GLS3_G4D4N_POSITION                  equ 0006h
CLC3GLS3_G4D4N_SIZE                      equ 0001h
CLC3GLS3_G4D4N_LENGTH                    equ 0001h
CLC3GLS3_G4D4N_MASK                      equ 0040h
CLC3GLS3_G4D4T_POSN                      equ 0007h
CLC3GLS3_G4D4T_POSITION                  equ 0007h
CLC3GLS3_G4D4T_SIZE                      equ 0001h
CLC3GLS3_G4D4T_LENGTH                    equ 0001h
CLC3GLS3_G4D4T_MASK                      equ 0080h

// Register: CLC4CON
#define CLC4CON CLC4CON
CLC4CON                                  equ 0F2Eh
// bitfield definitions
CLC4CON_LC4MODE_POSN                     equ 0000h
CLC4CON_LC4MODE_POSITION                 equ 0000h
CLC4CON_LC4MODE_SIZE                     equ 0003h
CLC4CON_LC4MODE_LENGTH                   equ 0003h
CLC4CON_LC4MODE_MASK                     equ 0007h
CLC4CON_LC4INTN_POSN                     equ 0003h
CLC4CON_LC4INTN_POSITION                 equ 0003h
CLC4CON_LC4INTN_SIZE                     equ 0001h
CLC4CON_LC4INTN_LENGTH                   equ 0001h
CLC4CON_LC4INTN_MASK                     equ 0008h
CLC4CON_LC4INTP_POSN                     equ 0004h
CLC4CON_LC4INTP_POSITION                 equ 0004h
CLC4CON_LC4INTP_SIZE                     equ 0001h
CLC4CON_LC4INTP_LENGTH                   equ 0001h
CLC4CON_LC4INTP_MASK                     equ 0010h
CLC4CON_LC4OUT_POSN                      equ 0005h
CLC4CON_LC4OUT_POSITION                  equ 0005h
CLC4CON_LC4OUT_SIZE                      equ 0001h
CLC4CON_LC4OUT_LENGTH                    equ 0001h
CLC4CON_LC4OUT_MASK                      equ 0020h
CLC4CON_LC4EN_POSN                       equ 0007h
CLC4CON_LC4EN_POSITION                   equ 0007h
CLC4CON_LC4EN_SIZE                       equ 0001h
CLC4CON_LC4EN_LENGTH                     equ 0001h
CLC4CON_LC4EN_MASK                       equ 0080h
CLC4CON_LC4MODE0_POSN                    equ 0000h
CLC4CON_LC4MODE0_POSITION                equ 0000h
CLC4CON_LC4MODE0_SIZE                    equ 0001h
CLC4CON_LC4MODE0_LENGTH                  equ 0001h
CLC4CON_LC4MODE0_MASK                    equ 0001h
CLC4CON_LC4MODE1_POSN                    equ 0001h
CLC4CON_LC4MODE1_POSITION                equ 0001h
CLC4CON_LC4MODE1_SIZE                    equ 0001h
CLC4CON_LC4MODE1_LENGTH                  equ 0001h
CLC4CON_LC4MODE1_MASK                    equ 0002h
CLC4CON_LC4MODE2_POSN                    equ 0002h
CLC4CON_LC4MODE2_POSITION                equ 0002h
CLC4CON_LC4MODE2_SIZE                    equ 0001h
CLC4CON_LC4MODE2_LENGTH                  equ 0001h
CLC4CON_LC4MODE2_MASK                    equ 0004h
CLC4CON_MODE_POSN                        equ 0000h
CLC4CON_MODE_POSITION                    equ 0000h
CLC4CON_MODE_SIZE                        equ 0003h
CLC4CON_MODE_LENGTH                      equ 0003h
CLC4CON_MODE_MASK                        equ 0007h
CLC4CON_INTN_POSN                        equ 0003h
CLC4CON_INTN_POSITION                    equ 0003h
CLC4CON_INTN_SIZE                        equ 0001h
CLC4CON_INTN_LENGTH                      equ 0001h
CLC4CON_INTN_MASK                        equ 0008h
CLC4CON_INTP_POSN                        equ 0004h
CLC4CON_INTP_POSITION                    equ 0004h
CLC4CON_INTP_SIZE                        equ 0001h
CLC4CON_INTP_LENGTH                      equ 0001h
CLC4CON_INTP_MASK                        equ 0010h
CLC4CON_OUT_POSN                         equ 0005h
CLC4CON_OUT_POSITION                     equ 0005h
CLC4CON_OUT_SIZE                         equ 0001h
CLC4CON_OUT_LENGTH                       equ 0001h
CLC4CON_OUT_MASK                         equ 0020h
CLC4CON_EN_POSN                          equ 0007h
CLC4CON_EN_POSITION                      equ 0007h
CLC4CON_EN_SIZE                          equ 0001h
CLC4CON_EN_LENGTH                        equ 0001h
CLC4CON_EN_MASK                          equ 0080h
CLC4CON_MODE0_POSN                       equ 0000h
CLC4CON_MODE0_POSITION                   equ 0000h
CLC4CON_MODE0_SIZE                       equ 0001h
CLC4CON_MODE0_LENGTH                     equ 0001h
CLC4CON_MODE0_MASK                       equ 0001h
CLC4CON_MODE1_POSN                       equ 0001h
CLC4CON_MODE1_POSITION                   equ 0001h
CLC4CON_MODE1_SIZE                       equ 0001h
CLC4CON_MODE1_LENGTH                     equ 0001h
CLC4CON_MODE1_MASK                       equ 0002h
CLC4CON_MODE2_POSN                       equ 0002h
CLC4CON_MODE2_POSITION                   equ 0002h
CLC4CON_MODE2_SIZE                       equ 0001h
CLC4CON_MODE2_LENGTH                     equ 0001h
CLC4CON_MODE2_MASK                       equ 0004h

// Register: CLC4POL
#define CLC4POL CLC4POL
CLC4POL                                  equ 0F2Fh
// bitfield definitions
CLC4POL_LC4G1POL_POSN                    equ 0000h
CLC4POL_LC4G1POL_POSITION                equ 0000h
CLC4POL_LC4G1POL_SIZE                    equ 0001h
CLC4POL_LC4G1POL_LENGTH                  equ 0001h
CLC4POL_LC4G1POL_MASK                    equ 0001h
CLC4POL_LC4G2POL_POSN                    equ 0001h
CLC4POL_LC4G2POL_POSITION                equ 0001h
CLC4POL_LC4G2POL_SIZE                    equ 0001h
CLC4POL_LC4G2POL_LENGTH                  equ 0001h
CLC4POL_LC4G2POL_MASK                    equ 0002h
CLC4POL_LC4G3POL_POSN                    equ 0002h
CLC4POL_LC4G3POL_POSITION                equ 0002h
CLC4POL_LC4G3POL_SIZE                    equ 0001h
CLC4POL_LC4G3POL_LENGTH                  equ 0001h
CLC4POL_LC4G3POL_MASK                    equ 0004h
CLC4POL_LC4G4POL_POSN                    equ 0003h
CLC4POL_LC4G4POL_POSITION                equ 0003h
CLC4POL_LC4G4POL_SIZE                    equ 0001h
CLC4POL_LC4G4POL_LENGTH                  equ 0001h
CLC4POL_LC4G4POL_MASK                    equ 0008h
CLC4POL_LC4POL_POSN                      equ 0007h
CLC4POL_LC4POL_POSITION                  equ 0007h
CLC4POL_LC4POL_SIZE                      equ 0001h
CLC4POL_LC4POL_LENGTH                    equ 0001h
CLC4POL_LC4POL_MASK                      equ 0080h
CLC4POL_G1POL_POSN                       equ 0000h
CLC4POL_G1POL_POSITION                   equ 0000h
CLC4POL_G1POL_SIZE                       equ 0001h
CLC4POL_G1POL_LENGTH                     equ 0001h
CLC4POL_G1POL_MASK                       equ 0001h
CLC4POL_G2POL_POSN                       equ 0001h
CLC4POL_G2POL_POSITION                   equ 0001h
CLC4POL_G2POL_SIZE                       equ 0001h
CLC4POL_G2POL_LENGTH                     equ 0001h
CLC4POL_G2POL_MASK                       equ 0002h
CLC4POL_G3POL_POSN                       equ 0002h
CLC4POL_G3POL_POSITION                   equ 0002h
CLC4POL_G3POL_SIZE                       equ 0001h
CLC4POL_G3POL_LENGTH                     equ 0001h
CLC4POL_G3POL_MASK                       equ 0004h
CLC4POL_G4POL_POSN                       equ 0003h
CLC4POL_G4POL_POSITION                   equ 0003h
CLC4POL_G4POL_SIZE                       equ 0001h
CLC4POL_G4POL_LENGTH                     equ 0001h
CLC4POL_G4POL_MASK                       equ 0008h
CLC4POL_POL_POSN                         equ 0007h
CLC4POL_POL_POSITION                     equ 0007h
CLC4POL_POL_SIZE                         equ 0001h
CLC4POL_POL_LENGTH                       equ 0001h
CLC4POL_POL_MASK                         equ 0080h

// Register: CLC4SEL0
#define CLC4SEL0 CLC4SEL0
CLC4SEL0                                 equ 0F30h
// bitfield definitions
CLC4SEL0_LC4D1S0_POSN                    equ 0000h
CLC4SEL0_LC4D1S0_POSITION                equ 0000h
CLC4SEL0_LC4D1S0_SIZE                    equ 0001h
CLC4SEL0_LC4D1S0_LENGTH                  equ 0001h
CLC4SEL0_LC4D1S0_MASK                    equ 0001h
CLC4SEL0_LC4D1S1_POSN                    equ 0001h
CLC4SEL0_LC4D1S1_POSITION                equ 0001h
CLC4SEL0_LC4D1S1_SIZE                    equ 0001h
CLC4SEL0_LC4D1S1_LENGTH                  equ 0001h
CLC4SEL0_LC4D1S1_MASK                    equ 0002h
CLC4SEL0_LC4D1S2_POSN                    equ 0002h
CLC4SEL0_LC4D1S2_POSITION                equ 0002h
CLC4SEL0_LC4D1S2_SIZE                    equ 0001h
CLC4SEL0_LC4D1S2_LENGTH                  equ 0001h
CLC4SEL0_LC4D1S2_MASK                    equ 0004h
CLC4SEL0_LC4D1S3_POSN                    equ 0003h
CLC4SEL0_LC4D1S3_POSITION                equ 0003h
CLC4SEL0_LC4D1S3_SIZE                    equ 0001h
CLC4SEL0_LC4D1S3_LENGTH                  equ 0001h
CLC4SEL0_LC4D1S3_MASK                    equ 0008h
CLC4SEL0_LC4D1S4_POSN                    equ 0004h
CLC4SEL0_LC4D1S4_POSITION                equ 0004h
CLC4SEL0_LC4D1S4_SIZE                    equ 0001h
CLC4SEL0_LC4D1S4_LENGTH                  equ 0001h
CLC4SEL0_LC4D1S4_MASK                    equ 0010h
CLC4SEL0_LC4D1S5_POSN                    equ 0005h
CLC4SEL0_LC4D1S5_POSITION                equ 0005h
CLC4SEL0_LC4D1S5_SIZE                    equ 0001h
CLC4SEL0_LC4D1S5_LENGTH                  equ 0001h
CLC4SEL0_LC4D1S5_MASK                    equ 0020h
CLC4SEL0_LC4D1S_POSN                     equ 0000h
CLC4SEL0_LC4D1S_POSITION                 equ 0000h
CLC4SEL0_LC4D1S_SIZE                     equ 0008h
CLC4SEL0_LC4D1S_LENGTH                   equ 0008h
CLC4SEL0_LC4D1S_MASK                     equ 00FFh
CLC4SEL0_D1S_POSN                        equ 0000h
CLC4SEL0_D1S_POSITION                    equ 0000h
CLC4SEL0_D1S_SIZE                        equ 0008h
CLC4SEL0_D1S_LENGTH                      equ 0008h
CLC4SEL0_D1S_MASK                        equ 00FFh
CLC4SEL0_D1S0_POSN                       equ 0000h
CLC4SEL0_D1S0_POSITION                   equ 0000h
CLC4SEL0_D1S0_SIZE                       equ 0001h
CLC4SEL0_D1S0_LENGTH                     equ 0001h
CLC4SEL0_D1S0_MASK                       equ 0001h
CLC4SEL0_D1S1_POSN                       equ 0001h
CLC4SEL0_D1S1_POSITION                   equ 0001h
CLC4SEL0_D1S1_SIZE                       equ 0001h
CLC4SEL0_D1S1_LENGTH                     equ 0001h
CLC4SEL0_D1S1_MASK                       equ 0002h
CLC4SEL0_D1S2_POSN                       equ 0002h
CLC4SEL0_D1S2_POSITION                   equ 0002h
CLC4SEL0_D1S2_SIZE                       equ 0001h
CLC4SEL0_D1S2_LENGTH                     equ 0001h
CLC4SEL0_D1S2_MASK                       equ 0004h
CLC4SEL0_D1S3_POSN                       equ 0003h
CLC4SEL0_D1S3_POSITION                   equ 0003h
CLC4SEL0_D1S3_SIZE                       equ 0001h
CLC4SEL0_D1S3_LENGTH                     equ 0001h
CLC4SEL0_D1S3_MASK                       equ 0008h
CLC4SEL0_D1S4_POSN                       equ 0004h
CLC4SEL0_D1S4_POSITION                   equ 0004h
CLC4SEL0_D1S4_SIZE                       equ 0001h
CLC4SEL0_D1S4_LENGTH                     equ 0001h
CLC4SEL0_D1S4_MASK                       equ 0010h
CLC4SEL0_D1S5_POSN                       equ 0005h
CLC4SEL0_D1S5_POSITION                   equ 0005h
CLC4SEL0_D1S5_SIZE                       equ 0001h
CLC4SEL0_D1S5_LENGTH                     equ 0001h
CLC4SEL0_D1S5_MASK                       equ 0020h

// Register: CLC4SEL1
#define CLC4SEL1 CLC4SEL1
CLC4SEL1                                 equ 0F31h
// bitfield definitions
CLC4SEL1_LC4D2S0_POSN                    equ 0000h
CLC4SEL1_LC4D2S0_POSITION                equ 0000h
CLC4SEL1_LC4D2S0_SIZE                    equ 0001h
CLC4SEL1_LC4D2S0_LENGTH                  equ 0001h
CLC4SEL1_LC4D2S0_MASK                    equ 0001h
CLC4SEL1_LC4D2S1_POSN                    equ 0001h
CLC4SEL1_LC4D2S1_POSITION                equ 0001h
CLC4SEL1_LC4D2S1_SIZE                    equ 0001h
CLC4SEL1_LC4D2S1_LENGTH                  equ 0001h
CLC4SEL1_LC4D2S1_MASK                    equ 0002h
CLC4SEL1_LC4D2S2_POSN                    equ 0002h
CLC4SEL1_LC4D2S2_POSITION                equ 0002h
CLC4SEL1_LC4D2S2_SIZE                    equ 0001h
CLC4SEL1_LC4D2S2_LENGTH                  equ 0001h
CLC4SEL1_LC4D2S2_MASK                    equ 0004h
CLC4SEL1_LC4D2S3_POSN                    equ 0003h
CLC4SEL1_LC4D2S3_POSITION                equ 0003h
CLC4SEL1_LC4D2S3_SIZE                    equ 0001h
CLC4SEL1_LC4D2S3_LENGTH                  equ 0001h
CLC4SEL1_LC4D2S3_MASK                    equ 0008h
CLC4SEL1_LC4D2S4_POSN                    equ 0004h
CLC4SEL1_LC4D2S4_POSITION                equ 0004h
CLC4SEL1_LC4D2S4_SIZE                    equ 0001h
CLC4SEL1_LC4D2S4_LENGTH                  equ 0001h
CLC4SEL1_LC4D2S4_MASK                    equ 0010h
CLC4SEL1_LC4D2S5_POSN                    equ 0005h
CLC4SEL1_LC4D2S5_POSITION                equ 0005h
CLC4SEL1_LC4D2S5_SIZE                    equ 0001h
CLC4SEL1_LC4D2S5_LENGTH                  equ 0001h
CLC4SEL1_LC4D2S5_MASK                    equ 0020h
CLC4SEL1_LC4D2S_POSN                     equ 0000h
CLC4SEL1_LC4D2S_POSITION                 equ 0000h
CLC4SEL1_LC4D2S_SIZE                     equ 0008h
CLC4SEL1_LC4D2S_LENGTH                   equ 0008h
CLC4SEL1_LC4D2S_MASK                     equ 00FFh
CLC4SEL1_D2S_POSN                        equ 0000h
CLC4SEL1_D2S_POSITION                    equ 0000h
CLC4SEL1_D2S_SIZE                        equ 0008h
CLC4SEL1_D2S_LENGTH                      equ 0008h
CLC4SEL1_D2S_MASK                        equ 00FFh
CLC4SEL1_D2S0_POSN                       equ 0000h
CLC4SEL1_D2S0_POSITION                   equ 0000h
CLC4SEL1_D2S0_SIZE                       equ 0001h
CLC4SEL1_D2S0_LENGTH                     equ 0001h
CLC4SEL1_D2S0_MASK                       equ 0001h
CLC4SEL1_D2S1_POSN                       equ 0001h
CLC4SEL1_D2S1_POSITION                   equ 0001h
CLC4SEL1_D2S1_SIZE                       equ 0001h
CLC4SEL1_D2S1_LENGTH                     equ 0001h
CLC4SEL1_D2S1_MASK                       equ 0002h
CLC4SEL1_D2S2_POSN                       equ 0002h
CLC4SEL1_D2S2_POSITION                   equ 0002h
CLC4SEL1_D2S2_SIZE                       equ 0001h
CLC4SEL1_D2S2_LENGTH                     equ 0001h
CLC4SEL1_D2S2_MASK                       equ 0004h
CLC4SEL1_D2S3_POSN                       equ 0003h
CLC4SEL1_D2S3_POSITION                   equ 0003h
CLC4SEL1_D2S3_SIZE                       equ 0001h
CLC4SEL1_D2S3_LENGTH                     equ 0001h
CLC4SEL1_D2S3_MASK                       equ 0008h
CLC4SEL1_D2S4_POSN                       equ 0004h
CLC4SEL1_D2S4_POSITION                   equ 0004h
CLC4SEL1_D2S4_SIZE                       equ 0001h
CLC4SEL1_D2S4_LENGTH                     equ 0001h
CLC4SEL1_D2S4_MASK                       equ 0010h
CLC4SEL1_D2S5_POSN                       equ 0005h
CLC4SEL1_D2S5_POSITION                   equ 0005h
CLC4SEL1_D2S5_SIZE                       equ 0001h
CLC4SEL1_D2S5_LENGTH                     equ 0001h
CLC4SEL1_D2S5_MASK                       equ 0020h

// Register: CLC4SEL2
#define CLC4SEL2 CLC4SEL2
CLC4SEL2                                 equ 0F32h
// bitfield definitions
CLC4SEL2_LC4D3S0_POSN                    equ 0000h
CLC4SEL2_LC4D3S0_POSITION                equ 0000h
CLC4SEL2_LC4D3S0_SIZE                    equ 0001h
CLC4SEL2_LC4D3S0_LENGTH                  equ 0001h
CLC4SEL2_LC4D3S0_MASK                    equ 0001h
CLC4SEL2_LC4D3S1_POSN                    equ 0001h
CLC4SEL2_LC4D3S1_POSITION                equ 0001h
CLC4SEL2_LC4D3S1_SIZE                    equ 0001h
CLC4SEL2_LC4D3S1_LENGTH                  equ 0001h
CLC4SEL2_LC4D3S1_MASK                    equ 0002h
CLC4SEL2_LC4D3S2_POSN                    equ 0002h
CLC4SEL2_LC4D3S2_POSITION                equ 0002h
CLC4SEL2_LC4D3S2_SIZE                    equ 0001h
CLC4SEL2_LC4D3S2_LENGTH                  equ 0001h
CLC4SEL2_LC4D3S2_MASK                    equ 0004h
CLC4SEL2_LC4D3S3_POSN                    equ 0003h
CLC4SEL2_LC4D3S3_POSITION                equ 0003h
CLC4SEL2_LC4D3S3_SIZE                    equ 0001h
CLC4SEL2_LC4D3S3_LENGTH                  equ 0001h
CLC4SEL2_LC4D3S3_MASK                    equ 0008h
CLC4SEL2_LC4D3S4_POSN                    equ 0004h
CLC4SEL2_LC4D3S4_POSITION                equ 0004h
CLC4SEL2_LC4D3S4_SIZE                    equ 0001h
CLC4SEL2_LC4D3S4_LENGTH                  equ 0001h
CLC4SEL2_LC4D3S4_MASK                    equ 0010h
CLC4SEL2_LC4D3S5_POSN                    equ 0005h
CLC4SEL2_LC4D3S5_POSITION                equ 0005h
CLC4SEL2_LC4D3S5_SIZE                    equ 0001h
CLC4SEL2_LC4D3S5_LENGTH                  equ 0001h
CLC4SEL2_LC4D3S5_MASK                    equ 0020h
CLC4SEL2_LC4D3S_POSN                     equ 0000h
CLC4SEL2_LC4D3S_POSITION                 equ 0000h
CLC4SEL2_LC4D3S_SIZE                     equ 0008h
CLC4SEL2_LC4D3S_LENGTH                   equ 0008h
CLC4SEL2_LC4D3S_MASK                     equ 00FFh
CLC4SEL2_D3S_POSN                        equ 0000h
CLC4SEL2_D3S_POSITION                    equ 0000h
CLC4SEL2_D3S_SIZE                        equ 0008h
CLC4SEL2_D3S_LENGTH                      equ 0008h
CLC4SEL2_D3S_MASK                        equ 00FFh
CLC4SEL2_D3S0_POSN                       equ 0000h
CLC4SEL2_D3S0_POSITION                   equ 0000h
CLC4SEL2_D3S0_SIZE                       equ 0001h
CLC4SEL2_D3S0_LENGTH                     equ 0001h
CLC4SEL2_D3S0_MASK                       equ 0001h
CLC4SEL2_D3S1_POSN                       equ 0001h
CLC4SEL2_D3S1_POSITION                   equ 0001h
CLC4SEL2_D3S1_SIZE                       equ 0001h
CLC4SEL2_D3S1_LENGTH                     equ 0001h
CLC4SEL2_D3S1_MASK                       equ 0002h
CLC4SEL2_D3S2_POSN                       equ 0002h
CLC4SEL2_D3S2_POSITION                   equ 0002h
CLC4SEL2_D3S2_SIZE                       equ 0001h
CLC4SEL2_D3S2_LENGTH                     equ 0001h
CLC4SEL2_D3S2_MASK                       equ 0004h
CLC4SEL2_D3S3_POSN                       equ 0003h
CLC4SEL2_D3S3_POSITION                   equ 0003h
CLC4SEL2_D3S3_SIZE                       equ 0001h
CLC4SEL2_D3S3_LENGTH                     equ 0001h
CLC4SEL2_D3S3_MASK                       equ 0008h
CLC4SEL2_D3S4_POSN                       equ 0004h
CLC4SEL2_D3S4_POSITION                   equ 0004h
CLC4SEL2_D3S4_SIZE                       equ 0001h
CLC4SEL2_D3S4_LENGTH                     equ 0001h
CLC4SEL2_D3S4_MASK                       equ 0010h
CLC4SEL2_D3S5_POSN                       equ 0005h
CLC4SEL2_D3S5_POSITION                   equ 0005h
CLC4SEL2_D3S5_SIZE                       equ 0001h
CLC4SEL2_D3S5_LENGTH                     equ 0001h
CLC4SEL2_D3S5_MASK                       equ 0020h

// Register: CLC4SEL3
#define CLC4SEL3 CLC4SEL3
CLC4SEL3                                 equ 0F33h
// bitfield definitions
CLC4SEL3_LC4D4S0_POSN                    equ 0000h
CLC4SEL3_LC4D4S0_POSITION                equ 0000h
CLC4SEL3_LC4D4S0_SIZE                    equ 0001h
CLC4SEL3_LC4D4S0_LENGTH                  equ 0001h
CLC4SEL3_LC4D4S0_MASK                    equ 0001h
CLC4SEL3_LC4D4S1_POSN                    equ 0001h
CLC4SEL3_LC4D4S1_POSITION                equ 0001h
CLC4SEL3_LC4D4S1_SIZE                    equ 0001h
CLC4SEL3_LC4D4S1_LENGTH                  equ 0001h
CLC4SEL3_LC4D4S1_MASK                    equ 0002h
CLC4SEL3_LC4D4S2_POSN                    equ 0002h
CLC4SEL3_LC4D4S2_POSITION                equ 0002h
CLC4SEL3_LC4D4S2_SIZE                    equ 0001h
CLC4SEL3_LC4D4S2_LENGTH                  equ 0001h
CLC4SEL3_LC4D4S2_MASK                    equ 0004h
CLC4SEL3_LC4D4S3_POSN                    equ 0003h
CLC4SEL3_LC4D4S3_POSITION                equ 0003h
CLC4SEL3_LC4D4S3_SIZE                    equ 0001h
CLC4SEL3_LC4D4S3_LENGTH                  equ 0001h
CLC4SEL3_LC4D4S3_MASK                    equ 0008h
CLC4SEL3_LC4D4S4_POSN                    equ 0004h
CLC4SEL3_LC4D4S4_POSITION                equ 0004h
CLC4SEL3_LC4D4S4_SIZE                    equ 0001h
CLC4SEL3_LC4D4S4_LENGTH                  equ 0001h
CLC4SEL3_LC4D4S4_MASK                    equ 0010h
CLC4SEL3_LC4D4S5_POSN                    equ 0005h
CLC4SEL3_LC4D4S5_POSITION                equ 0005h
CLC4SEL3_LC4D4S5_SIZE                    equ 0001h
CLC4SEL3_LC4D4S5_LENGTH                  equ 0001h
CLC4SEL3_LC4D4S5_MASK                    equ 0020h
CLC4SEL3_LC4D4S_POSN                     equ 0000h
CLC4SEL3_LC4D4S_POSITION                 equ 0000h
CLC4SEL3_LC4D4S_SIZE                     equ 0008h
CLC4SEL3_LC4D4S_LENGTH                   equ 0008h
CLC4SEL3_LC4D4S_MASK                     equ 00FFh
CLC4SEL3_D4S_POSN                        equ 0000h
CLC4SEL3_D4S_POSITION                    equ 0000h
CLC4SEL3_D4S_SIZE                        equ 0008h
CLC4SEL3_D4S_LENGTH                      equ 0008h
CLC4SEL3_D4S_MASK                        equ 00FFh
CLC4SEL3_D4S0_POSN                       equ 0000h
CLC4SEL3_D4S0_POSITION                   equ 0000h
CLC4SEL3_D4S0_SIZE                       equ 0001h
CLC4SEL3_D4S0_LENGTH                     equ 0001h
CLC4SEL3_D4S0_MASK                       equ 0001h
CLC4SEL3_D4S1_POSN                       equ 0001h
CLC4SEL3_D4S1_POSITION                   equ 0001h
CLC4SEL3_D4S1_SIZE                       equ 0001h
CLC4SEL3_D4S1_LENGTH                     equ 0001h
CLC4SEL3_D4S1_MASK                       equ 0002h
CLC4SEL3_D4S2_POSN                       equ 0002h
CLC4SEL3_D4S2_POSITION                   equ 0002h
CLC4SEL3_D4S2_SIZE                       equ 0001h
CLC4SEL3_D4S2_LENGTH                     equ 0001h
CLC4SEL3_D4S2_MASK                       equ 0004h
CLC4SEL3_D4S3_POSN                       equ 0003h
CLC4SEL3_D4S3_POSITION                   equ 0003h
CLC4SEL3_D4S3_SIZE                       equ 0001h
CLC4SEL3_D4S3_LENGTH                     equ 0001h
CLC4SEL3_D4S3_MASK                       equ 0008h
CLC4SEL3_D4S4_POSN                       equ 0004h
CLC4SEL3_D4S4_POSITION                   equ 0004h
CLC4SEL3_D4S4_SIZE                       equ 0001h
CLC4SEL3_D4S4_LENGTH                     equ 0001h
CLC4SEL3_D4S4_MASK                       equ 0010h
CLC4SEL3_D4S5_POSN                       equ 0005h
CLC4SEL3_D4S5_POSITION                   equ 0005h
CLC4SEL3_D4S5_SIZE                       equ 0001h
CLC4SEL3_D4S5_LENGTH                     equ 0001h
CLC4SEL3_D4S5_MASK                       equ 0020h

// Register: CLC4GLS0
#define CLC4GLS0 CLC4GLS0
CLC4GLS0                                 equ 0F34h
// bitfield definitions
CLC4GLS0_LC4G1D1N_POSN                   equ 0000h
CLC4GLS0_LC4G1D1N_POSITION               equ 0000h
CLC4GLS0_LC4G1D1N_SIZE                   equ 0001h
CLC4GLS0_LC4G1D1N_LENGTH                 equ 0001h
CLC4GLS0_LC4G1D1N_MASK                   equ 0001h
CLC4GLS0_LC4G1D1T_POSN                   equ 0001h
CLC4GLS0_LC4G1D1T_POSITION               equ 0001h
CLC4GLS0_LC4G1D1T_SIZE                   equ 0001h
CLC4GLS0_LC4G1D1T_LENGTH                 equ 0001h
CLC4GLS0_LC4G1D1T_MASK                   equ 0002h
CLC4GLS0_LC4G1D2N_POSN                   equ 0002h
CLC4GLS0_LC4G1D2N_POSITION               equ 0002h
CLC4GLS0_LC4G1D2N_SIZE                   equ 0001h
CLC4GLS0_LC4G1D2N_LENGTH                 equ 0001h
CLC4GLS0_LC4G1D2N_MASK                   equ 0004h
CLC4GLS0_LC4G1D2T_POSN                   equ 0003h
CLC4GLS0_LC4G1D2T_POSITION               equ 0003h
CLC4GLS0_LC4G1D2T_SIZE                   equ 0001h
CLC4GLS0_LC4G1D2T_LENGTH                 equ 0001h
CLC4GLS0_LC4G1D2T_MASK                   equ 0008h
CLC4GLS0_LC4G1D3N_POSN                   equ 0004h
CLC4GLS0_LC4G1D3N_POSITION               equ 0004h
CLC4GLS0_LC4G1D3N_SIZE                   equ 0001h
CLC4GLS0_LC4G1D3N_LENGTH                 equ 0001h
CLC4GLS0_LC4G1D3N_MASK                   equ 0010h
CLC4GLS0_LC4G1D3T_POSN                   equ 0005h
CLC4GLS0_LC4G1D3T_POSITION               equ 0005h
CLC4GLS0_LC4G1D3T_SIZE                   equ 0001h
CLC4GLS0_LC4G1D3T_LENGTH                 equ 0001h
CLC4GLS0_LC4G1D3T_MASK                   equ 0020h
CLC4GLS0_LC4G1D4N_POSN                   equ 0006h
CLC4GLS0_LC4G1D4N_POSITION               equ 0006h
CLC4GLS0_LC4G1D4N_SIZE                   equ 0001h
CLC4GLS0_LC4G1D4N_LENGTH                 equ 0001h
CLC4GLS0_LC4G1D4N_MASK                   equ 0040h
CLC4GLS0_LC4G1D4T_POSN                   equ 0007h
CLC4GLS0_LC4G1D4T_POSITION               equ 0007h
CLC4GLS0_LC4G1D4T_SIZE                   equ 0001h
CLC4GLS0_LC4G1D4T_LENGTH                 equ 0001h
CLC4GLS0_LC4G1D4T_MASK                   equ 0080h
CLC4GLS0_D1N_POSN                        equ 0000h
CLC4GLS0_D1N_POSITION                    equ 0000h
CLC4GLS0_D1N_SIZE                        equ 0001h
CLC4GLS0_D1N_LENGTH                      equ 0001h
CLC4GLS0_D1N_MASK                        equ 0001h
CLC4GLS0_D1T_POSN                        equ 0001h
CLC4GLS0_D1T_POSITION                    equ 0001h
CLC4GLS0_D1T_SIZE                        equ 0001h
CLC4GLS0_D1T_LENGTH                      equ 0001h
CLC4GLS0_D1T_MASK                        equ 0002h
CLC4GLS0_D2N_POSN                        equ 0002h
CLC4GLS0_D2N_POSITION                    equ 0002h
CLC4GLS0_D2N_SIZE                        equ 0001h
CLC4GLS0_D2N_LENGTH                      equ 0001h
CLC4GLS0_D2N_MASK                        equ 0004h
CLC4GLS0_D2T_POSN                        equ 0003h
CLC4GLS0_D2T_POSITION                    equ 0003h
CLC4GLS0_D2T_SIZE                        equ 0001h
CLC4GLS0_D2T_LENGTH                      equ 0001h
CLC4GLS0_D2T_MASK                        equ 0008h
CLC4GLS0_D3N_POSN                        equ 0004h
CLC4GLS0_D3N_POSITION                    equ 0004h
CLC4GLS0_D3N_SIZE                        equ 0001h
CLC4GLS0_D3N_LENGTH                      equ 0001h
CLC4GLS0_D3N_MASK                        equ 0010h
CLC4GLS0_D3T_POSN                        equ 0005h
CLC4GLS0_D3T_POSITION                    equ 0005h
CLC4GLS0_D3T_SIZE                        equ 0001h
CLC4GLS0_D3T_LENGTH                      equ 0001h
CLC4GLS0_D3T_MASK                        equ 0020h
CLC4GLS0_D4N_POSN                        equ 0006h
CLC4GLS0_D4N_POSITION                    equ 0006h
CLC4GLS0_D4N_SIZE                        equ 0001h
CLC4GLS0_D4N_LENGTH                      equ 0001h
CLC4GLS0_D4N_MASK                        equ 0040h
CLC4GLS0_D4T_POSN                        equ 0007h
CLC4GLS0_D4T_POSITION                    equ 0007h
CLC4GLS0_D4T_SIZE                        equ 0001h
CLC4GLS0_D4T_LENGTH                      equ 0001h
CLC4GLS0_D4T_MASK                        equ 0080h

// Register: CLC4GLS1
#define CLC4GLS1 CLC4GLS1
CLC4GLS1                                 equ 0F35h
// bitfield definitions
CLC4GLS1_LC4G2D1N_POSN                   equ 0000h
CLC4GLS1_LC4G2D1N_POSITION               equ 0000h
CLC4GLS1_LC4G2D1N_SIZE                   equ 0001h
CLC4GLS1_LC4G2D1N_LENGTH                 equ 0001h
CLC4GLS1_LC4G2D1N_MASK                   equ 0001h
CLC4GLS1_LC4G2D1T_POSN                   equ 0001h
CLC4GLS1_LC4G2D1T_POSITION               equ 0001h
CLC4GLS1_LC4G2D1T_SIZE                   equ 0001h
CLC4GLS1_LC4G2D1T_LENGTH                 equ 0001h
CLC4GLS1_LC4G2D1T_MASK                   equ 0002h
CLC4GLS1_LC4G2D2N_POSN                   equ 0002h
CLC4GLS1_LC4G2D2N_POSITION               equ 0002h
CLC4GLS1_LC4G2D2N_SIZE                   equ 0001h
CLC4GLS1_LC4G2D2N_LENGTH                 equ 0001h
CLC4GLS1_LC4G2D2N_MASK                   equ 0004h
CLC4GLS1_LC4G2D2T_POSN                   equ 0003h
CLC4GLS1_LC4G2D2T_POSITION               equ 0003h
CLC4GLS1_LC4G2D2T_SIZE                   equ 0001h
CLC4GLS1_LC4G2D2T_LENGTH                 equ 0001h
CLC4GLS1_LC4G2D2T_MASK                   equ 0008h
CLC4GLS1_LC4G2D3N_POSN                   equ 0004h
CLC4GLS1_LC4G2D3N_POSITION               equ 0004h
CLC4GLS1_LC4G2D3N_SIZE                   equ 0001h
CLC4GLS1_LC4G2D3N_LENGTH                 equ 0001h
CLC4GLS1_LC4G2D3N_MASK                   equ 0010h
CLC4GLS1_LC4G2D3T_POSN                   equ 0005h
CLC4GLS1_LC4G2D3T_POSITION               equ 0005h
CLC4GLS1_LC4G2D3T_SIZE                   equ 0001h
CLC4GLS1_LC4G2D3T_LENGTH                 equ 0001h
CLC4GLS1_LC4G2D3T_MASK                   equ 0020h
CLC4GLS1_LC4G2D4N_POSN                   equ 0006h
CLC4GLS1_LC4G2D4N_POSITION               equ 0006h
CLC4GLS1_LC4G2D4N_SIZE                   equ 0001h
CLC4GLS1_LC4G2D4N_LENGTH                 equ 0001h
CLC4GLS1_LC4G2D4N_MASK                   equ 0040h
CLC4GLS1_LC4G2D4T_POSN                   equ 0007h
CLC4GLS1_LC4G2D4T_POSITION               equ 0007h
CLC4GLS1_LC4G2D4T_SIZE                   equ 0001h
CLC4GLS1_LC4G2D4T_LENGTH                 equ 0001h
CLC4GLS1_LC4G2D4T_MASK                   equ 0080h
CLC4GLS1_D1N_POSN                        equ 0000h
CLC4GLS1_D1N_POSITION                    equ 0000h
CLC4GLS1_D1N_SIZE                        equ 0001h
CLC4GLS1_D1N_LENGTH                      equ 0001h
CLC4GLS1_D1N_MASK                        equ 0001h
CLC4GLS1_D1T_POSN                        equ 0001h
CLC4GLS1_D1T_POSITION                    equ 0001h
CLC4GLS1_D1T_SIZE                        equ 0001h
CLC4GLS1_D1T_LENGTH                      equ 0001h
CLC4GLS1_D1T_MASK                        equ 0002h
CLC4GLS1_D2N_POSN                        equ 0002h
CLC4GLS1_D2N_POSITION                    equ 0002h
CLC4GLS1_D2N_SIZE                        equ 0001h
CLC4GLS1_D2N_LENGTH                      equ 0001h
CLC4GLS1_D2N_MASK                        equ 0004h
CLC4GLS1_D2T_POSN                        equ 0003h
CLC4GLS1_D2T_POSITION                    equ 0003h
CLC4GLS1_D2T_SIZE                        equ 0001h
CLC4GLS1_D2T_LENGTH                      equ 0001h
CLC4GLS1_D2T_MASK                        equ 0008h
CLC4GLS1_D3N_POSN                        equ 0004h
CLC4GLS1_D3N_POSITION                    equ 0004h
CLC4GLS1_D3N_SIZE                        equ 0001h
CLC4GLS1_D3N_LENGTH                      equ 0001h
CLC4GLS1_D3N_MASK                        equ 0010h
CLC4GLS1_D3T_POSN                        equ 0005h
CLC4GLS1_D3T_POSITION                    equ 0005h
CLC4GLS1_D3T_SIZE                        equ 0001h
CLC4GLS1_D3T_LENGTH                      equ 0001h
CLC4GLS1_D3T_MASK                        equ 0020h
CLC4GLS1_D4N_POSN                        equ 0006h
CLC4GLS1_D4N_POSITION                    equ 0006h
CLC4GLS1_D4N_SIZE                        equ 0001h
CLC4GLS1_D4N_LENGTH                      equ 0001h
CLC4GLS1_D4N_MASK                        equ 0040h
CLC4GLS1_D4T_POSN                        equ 0007h
CLC4GLS1_D4T_POSITION                    equ 0007h
CLC4GLS1_D4T_SIZE                        equ 0001h
CLC4GLS1_D4T_LENGTH                      equ 0001h
CLC4GLS1_D4T_MASK                        equ 0080h

// Register: CLC4GLS2
#define CLC4GLS2 CLC4GLS2
CLC4GLS2                                 equ 0F36h
// bitfield definitions
CLC4GLS2_LC4G3D1N_POSN                   equ 0000h
CLC4GLS2_LC4G3D1N_POSITION               equ 0000h
CLC4GLS2_LC4G3D1N_SIZE                   equ 0001h
CLC4GLS2_LC4G3D1N_LENGTH                 equ 0001h
CLC4GLS2_LC4G3D1N_MASK                   equ 0001h
CLC4GLS2_LC4G3D1T_POSN                   equ 0001h
CLC4GLS2_LC4G3D1T_POSITION               equ 0001h
CLC4GLS2_LC4G3D1T_SIZE                   equ 0001h
CLC4GLS2_LC4G3D1T_LENGTH                 equ 0001h
CLC4GLS2_LC4G3D1T_MASK                   equ 0002h
CLC4GLS2_LC4G3D2N_POSN                   equ 0002h
CLC4GLS2_LC4G3D2N_POSITION               equ 0002h
CLC4GLS2_LC4G3D2N_SIZE                   equ 0001h
CLC4GLS2_LC4G3D2N_LENGTH                 equ 0001h
CLC4GLS2_LC4G3D2N_MASK                   equ 0004h
CLC4GLS2_LC4G3D2T_POSN                   equ 0003h
CLC4GLS2_LC4G3D2T_POSITION               equ 0003h
CLC4GLS2_LC4G3D2T_SIZE                   equ 0001h
CLC4GLS2_LC4G3D2T_LENGTH                 equ 0001h
CLC4GLS2_LC4G3D2T_MASK                   equ 0008h
CLC4GLS2_LC4G3D3N_POSN                   equ 0004h
CLC4GLS2_LC4G3D3N_POSITION               equ 0004h
CLC4GLS2_LC4G3D3N_SIZE                   equ 0001h
CLC4GLS2_LC4G3D3N_LENGTH                 equ 0001h
CLC4GLS2_LC4G3D3N_MASK                   equ 0010h
CLC4GLS2_LC4G3D3T_POSN                   equ 0005h
CLC4GLS2_LC4G3D3T_POSITION               equ 0005h
CLC4GLS2_LC4G3D3T_SIZE                   equ 0001h
CLC4GLS2_LC4G3D3T_LENGTH                 equ 0001h
CLC4GLS2_LC4G3D3T_MASK                   equ 0020h
CLC4GLS2_LC4G3D4N_POSN                   equ 0006h
CLC4GLS2_LC4G3D4N_POSITION               equ 0006h
CLC4GLS2_LC4G3D4N_SIZE                   equ 0001h
CLC4GLS2_LC4G3D4N_LENGTH                 equ 0001h
CLC4GLS2_LC4G3D4N_MASK                   equ 0040h
CLC4GLS2_LC4G3D4T_POSN                   equ 0007h
CLC4GLS2_LC4G3D4T_POSITION               equ 0007h
CLC4GLS2_LC4G3D4T_SIZE                   equ 0001h
CLC4GLS2_LC4G3D4T_LENGTH                 equ 0001h
CLC4GLS2_LC4G3D4T_MASK                   equ 0080h
CLC4GLS2_D1N_POSN                        equ 0000h
CLC4GLS2_D1N_POSITION                    equ 0000h
CLC4GLS2_D1N_SIZE                        equ 0001h
CLC4GLS2_D1N_LENGTH                      equ 0001h
CLC4GLS2_D1N_MASK                        equ 0001h
CLC4GLS2_D1T_POSN                        equ 0001h
CLC4GLS2_D1T_POSITION                    equ 0001h
CLC4GLS2_D1T_SIZE                        equ 0001h
CLC4GLS2_D1T_LENGTH                      equ 0001h
CLC4GLS2_D1T_MASK                        equ 0002h
CLC4GLS2_D2N_POSN                        equ 0002h
CLC4GLS2_D2N_POSITION                    equ 0002h
CLC4GLS2_D2N_SIZE                        equ 0001h
CLC4GLS2_D2N_LENGTH                      equ 0001h
CLC4GLS2_D2N_MASK                        equ 0004h
CLC4GLS2_D2T_POSN                        equ 0003h
CLC4GLS2_D2T_POSITION                    equ 0003h
CLC4GLS2_D2T_SIZE                        equ 0001h
CLC4GLS2_D2T_LENGTH                      equ 0001h
CLC4GLS2_D2T_MASK                        equ 0008h
CLC4GLS2_D3N_POSN                        equ 0004h
CLC4GLS2_D3N_POSITION                    equ 0004h
CLC4GLS2_D3N_SIZE                        equ 0001h
CLC4GLS2_D3N_LENGTH                      equ 0001h
CLC4GLS2_D3N_MASK                        equ 0010h
CLC4GLS2_D3T_POSN                        equ 0005h
CLC4GLS2_D3T_POSITION                    equ 0005h
CLC4GLS2_D3T_SIZE                        equ 0001h
CLC4GLS2_D3T_LENGTH                      equ 0001h
CLC4GLS2_D3T_MASK                        equ 0020h
CLC4GLS2_D4N_POSN                        equ 0006h
CLC4GLS2_D4N_POSITION                    equ 0006h
CLC4GLS2_D4N_SIZE                        equ 0001h
CLC4GLS2_D4N_LENGTH                      equ 0001h
CLC4GLS2_D4N_MASK                        equ 0040h
CLC4GLS2_D4T_POSN                        equ 0007h
CLC4GLS2_D4T_POSITION                    equ 0007h
CLC4GLS2_D4T_SIZE                        equ 0001h
CLC4GLS2_D4T_LENGTH                      equ 0001h
CLC4GLS2_D4T_MASK                        equ 0080h

// Register: CLC4GLS3
#define CLC4GLS3 CLC4GLS3
CLC4GLS3                                 equ 0F37h
// bitfield definitions
CLC4GLS3_LC4G4D1N_POSN                   equ 0000h
CLC4GLS3_LC4G4D1N_POSITION               equ 0000h
CLC4GLS3_LC4G4D1N_SIZE                   equ 0001h
CLC4GLS3_LC4G4D1N_LENGTH                 equ 0001h
CLC4GLS3_LC4G4D1N_MASK                   equ 0001h
CLC4GLS3_LC4G4D1T_POSN                   equ 0001h
CLC4GLS3_LC4G4D1T_POSITION               equ 0001h
CLC4GLS3_LC4G4D1T_SIZE                   equ 0001h
CLC4GLS3_LC4G4D1T_LENGTH                 equ 0001h
CLC4GLS3_LC4G4D1T_MASK                   equ 0002h
CLC4GLS3_LC4G4D2N_POSN                   equ 0002h
CLC4GLS3_LC4G4D2N_POSITION               equ 0002h
CLC4GLS3_LC4G4D2N_SIZE                   equ 0001h
CLC4GLS3_LC4G4D2N_LENGTH                 equ 0001h
CLC4GLS3_LC4G4D2N_MASK                   equ 0004h
CLC4GLS3_LC4G4D2T_POSN                   equ 0003h
CLC4GLS3_LC4G4D2T_POSITION               equ 0003h
CLC4GLS3_LC4G4D2T_SIZE                   equ 0001h
CLC4GLS3_LC4G4D2T_LENGTH                 equ 0001h
CLC4GLS3_LC4G4D2T_MASK                   equ 0008h
CLC4GLS3_LC4G4D3N_POSN                   equ 0004h
CLC4GLS3_LC4G4D3N_POSITION               equ 0004h
CLC4GLS3_LC4G4D3N_SIZE                   equ 0001h
CLC4GLS3_LC4G4D3N_LENGTH                 equ 0001h
CLC4GLS3_LC4G4D3N_MASK                   equ 0010h
CLC4GLS3_LC4G4D3T_POSN                   equ 0005h
CLC4GLS3_LC4G4D3T_POSITION               equ 0005h
CLC4GLS3_LC4G4D3T_SIZE                   equ 0001h
CLC4GLS3_LC4G4D3T_LENGTH                 equ 0001h
CLC4GLS3_LC4G4D3T_MASK                   equ 0020h
CLC4GLS3_LC4G4D4N_POSN                   equ 0006h
CLC4GLS3_LC4G4D4N_POSITION               equ 0006h
CLC4GLS3_LC4G4D4N_SIZE                   equ 0001h
CLC4GLS3_LC4G4D4N_LENGTH                 equ 0001h
CLC4GLS3_LC4G4D4N_MASK                   equ 0040h
CLC4GLS3_LC4G4D4T_POSN                   equ 0007h
CLC4GLS3_LC4G4D4T_POSITION               equ 0007h
CLC4GLS3_LC4G4D4T_SIZE                   equ 0001h
CLC4GLS3_LC4G4D4T_LENGTH                 equ 0001h
CLC4GLS3_LC4G4D4T_MASK                   equ 0080h
CLC4GLS3_G4D1N_POSN                      equ 0000h
CLC4GLS3_G4D1N_POSITION                  equ 0000h
CLC4GLS3_G4D1N_SIZE                      equ 0001h
CLC4GLS3_G4D1N_LENGTH                    equ 0001h
CLC4GLS3_G4D1N_MASK                      equ 0001h
CLC4GLS3_G4D1T_POSN                      equ 0001h
CLC4GLS3_G4D1T_POSITION                  equ 0001h
CLC4GLS3_G4D1T_SIZE                      equ 0001h
CLC4GLS3_G4D1T_LENGTH                    equ 0001h
CLC4GLS3_G4D1T_MASK                      equ 0002h
CLC4GLS3_G4D2N_POSN                      equ 0002h
CLC4GLS3_G4D2N_POSITION                  equ 0002h
CLC4GLS3_G4D2N_SIZE                      equ 0001h
CLC4GLS3_G4D2N_LENGTH                    equ 0001h
CLC4GLS3_G4D2N_MASK                      equ 0004h
CLC4GLS3_G4D2T_POSN                      equ 0003h
CLC4GLS3_G4D2T_POSITION                  equ 0003h
CLC4GLS3_G4D2T_SIZE                      equ 0001h
CLC4GLS3_G4D2T_LENGTH                    equ 0001h
CLC4GLS3_G4D2T_MASK                      equ 0008h
CLC4GLS3_G4D3N_POSN                      equ 0004h
CLC4GLS3_G4D3N_POSITION                  equ 0004h
CLC4GLS3_G4D3N_SIZE                      equ 0001h
CLC4GLS3_G4D3N_LENGTH                    equ 0001h
CLC4GLS3_G4D3N_MASK                      equ 0010h
CLC4GLS3_G4D3T_POSN                      equ 0005h
CLC4GLS3_G4D3T_POSITION                  equ 0005h
CLC4GLS3_G4D3T_SIZE                      equ 0001h
CLC4GLS3_G4D3T_LENGTH                    equ 0001h
CLC4GLS3_G4D3T_MASK                      equ 0020h
CLC4GLS3_G4D4N_POSN                      equ 0006h
CLC4GLS3_G4D4N_POSITION                  equ 0006h
CLC4GLS3_G4D4N_SIZE                      equ 0001h
CLC4GLS3_G4D4N_LENGTH                    equ 0001h
CLC4GLS3_G4D4N_MASK                      equ 0040h
CLC4GLS3_G4D4T_POSN                      equ 0007h
CLC4GLS3_G4D4T_POSITION                  equ 0007h
CLC4GLS3_G4D4T_SIZE                      equ 0001h
CLC4GLS3_G4D4T_LENGTH                    equ 0001h
CLC4GLS3_G4D4T_MASK                      equ 0080h

// Register: STATUS_SHAD
#define STATUS_SHAD STATUS_SHAD
STATUS_SHAD                              equ 0FE4h
// bitfield definitions
STATUS_SHAD_C_SHAD_POSN                  equ 0000h
STATUS_SHAD_C_SHAD_POSITION              equ 0000h
STATUS_SHAD_C_SHAD_SIZE                  equ 0001h
STATUS_SHAD_C_SHAD_LENGTH                equ 0001h
STATUS_SHAD_C_SHAD_MASK                  equ 0001h
STATUS_SHAD_DC_SHAD_POSN                 equ 0001h
STATUS_SHAD_DC_SHAD_POSITION             equ 0001h
STATUS_SHAD_DC_SHAD_SIZE                 equ 0001h
STATUS_SHAD_DC_SHAD_LENGTH               equ 0001h
STATUS_SHAD_DC_SHAD_MASK                 equ 0002h
STATUS_SHAD_Z_SHAD_POSN                  equ 0002h
STATUS_SHAD_Z_SHAD_POSITION              equ 0002h
STATUS_SHAD_Z_SHAD_SIZE                  equ 0001h
STATUS_SHAD_Z_SHAD_LENGTH                equ 0001h
STATUS_SHAD_Z_SHAD_MASK                  equ 0004h

// Register: WREG_SHAD
#define WREG_SHAD WREG_SHAD
WREG_SHAD                                equ 0FE5h
// bitfield definitions
WREG_SHAD_WREG_SHAD_POSN                 equ 0000h
WREG_SHAD_WREG_SHAD_POSITION             equ 0000h
WREG_SHAD_WREG_SHAD_SIZE                 equ 0008h
WREG_SHAD_WREG_SHAD_LENGTH               equ 0008h
WREG_SHAD_WREG_SHAD_MASK                 equ 00FFh

// Register: BSR_SHAD
#define BSR_SHAD BSR_SHAD
BSR_SHAD                                 equ 0FE6h
// bitfield definitions
BSR_SHAD_BSR_SHAD_POSN                   equ 0000h
BSR_SHAD_BSR_SHAD_POSITION               equ 0000h
BSR_SHAD_BSR_SHAD_SIZE                   equ 0005h
BSR_SHAD_BSR_SHAD_LENGTH                 equ 0005h
BSR_SHAD_BSR_SHAD_MASK                   equ 001Fh

// Register: PCLATH_SHAD
#define PCLATH_SHAD PCLATH_SHAD
PCLATH_SHAD                              equ 0FE7h
// bitfield definitions
PCLATH_SHAD_PCLATH_SHAD_POSN             equ 0000h
PCLATH_SHAD_PCLATH_SHAD_POSITION         equ 0000h
PCLATH_SHAD_PCLATH_SHAD_SIZE             equ 0007h
PCLATH_SHAD_PCLATH_SHAD_LENGTH           equ 0007h
PCLATH_SHAD_PCLATH_SHAD_MASK             equ 007Fh

// Register: FSR0L_SHAD
#define FSR0L_SHAD FSR0L_SHAD
FSR0L_SHAD                               equ 0FE8h
// bitfield definitions
FSR0L_SHAD_FSR0L_SHAD_POSN               equ 0000h
FSR0L_SHAD_FSR0L_SHAD_POSITION           equ 0000h
FSR0L_SHAD_FSR0L_SHAD_SIZE               equ 0008h
FSR0L_SHAD_FSR0L_SHAD_LENGTH             equ 0008h
FSR0L_SHAD_FSR0L_SHAD_MASK               equ 00FFh

// Register: FSR0H_SHAD
#define FSR0H_SHAD FSR0H_SHAD
FSR0H_SHAD                               equ 0FE9h
// bitfield definitions
FSR0H_SHAD_FSR0H_SHAD_POSN               equ 0000h
FSR0H_SHAD_FSR0H_SHAD_POSITION           equ 0000h
FSR0H_SHAD_FSR0H_SHAD_SIZE               equ 0008h
FSR0H_SHAD_FSR0H_SHAD_LENGTH             equ 0008h
FSR0H_SHAD_FSR0H_SHAD_MASK               equ 00FFh

// Register: FSR1L_SHAD
#define FSR1L_SHAD FSR1L_SHAD
FSR1L_SHAD                               equ 0FEAh
// bitfield definitions
FSR1L_SHAD_FSR1L_SHAD_POSN               equ 0000h
FSR1L_SHAD_FSR1L_SHAD_POSITION           equ 0000h
FSR1L_SHAD_FSR1L_SHAD_SIZE               equ 0008h
FSR1L_SHAD_FSR1L_SHAD_LENGTH             equ 0008h
FSR1L_SHAD_FSR1L_SHAD_MASK               equ 00FFh

// Register: FSR1H_SHAD
#define FSR1H_SHAD FSR1H_SHAD
FSR1H_SHAD                               equ 0FEBh
// bitfield definitions
FSR1H_SHAD_FSR1H_SHAD_POSN               equ 0000h
FSR1H_SHAD_FSR1H_SHAD_POSITION           equ 0000h
FSR1H_SHAD_FSR1H_SHAD_SIZE               equ 0008h
FSR1H_SHAD_FSR1H_SHAD_LENGTH             equ 0008h
FSR1H_SHAD_FSR1H_SHAD_MASK               equ 00FFh

// Register: STKPTR
#define STKPTR STKPTR
STKPTR                                   equ 0FEDh
// bitfield definitions
STKPTR_STKPTR_POSN                       equ 0000h
STKPTR_STKPTR_POSITION                   equ 0000h
STKPTR_STKPTR_SIZE                       equ 0005h
STKPTR_STKPTR_LENGTH                     equ 0005h
STKPTR_STKPTR_MASK                       equ 001Fh

// Register: TOSL
#define TOSL TOSL
TOSL                                     equ 0FEEh
// bitfield definitions
TOSL_TOSL_POSN                           equ 0000h
TOSL_TOSL_POSITION                       equ 0000h
TOSL_TOSL_SIZE                           equ 0008h
TOSL_TOSL_LENGTH                         equ 0008h
TOSL_TOSL_MASK                           equ 00FFh

// Register: TOSH
#define TOSH TOSH
TOSH                                     equ 0FEFh
// bitfield definitions
TOSH_TOSH_POSN                           equ 0000h
TOSH_TOSH_POSITION                       equ 0000h
TOSH_TOSH_SIZE                           equ 0007h
TOSH_TOSH_LENGTH                         equ 0007h
TOSH_TOSH_MASK                           equ 007Fh

/*
 * Bit Access Macros
 */

#ifndef PAGEMASK
#define PAGEMASK(addr) ((addr) and 07FFh)
#endif
#ifndef BANKMASK
#define BANKMASK(addr) ((addr) and 07Fh)
#endif
#define ABDEN                            BANKMASK(BAUD1CON), 0
#define ABDOVF                           BANKMASK(BAUD1CON), 7
#define ACC16                            BANKMASK(PID1ACCHL), 0
#define ACC17                            BANKMASK(PID1ACCHL), 1
#define ACC18                            BANKMASK(PID1ACCHL), 2
#define ACC19                            BANKMASK(PID1ACCHL), 3
#define ACC20                            BANKMASK(PID1ACCHL), 4
#define ACC21                            BANKMASK(PID1ACCHL), 5
#define ACC22                            BANKMASK(PID1ACCHL), 6
#define ACC23                            BANKMASK(PID1ACCHL), 7
#define ACC24                            BANKMASK(PID1ACCHH), 0
#define ACC25                            BANKMASK(PID1ACCHH), 1
#define ACC26                            BANKMASK(PID1ACCHH), 2
#define ACC27                            BANKMASK(PID1ACCHH), 3
#define ACC28                            BANKMASK(PID1ACCHH), 4
#define ACC29                            BANKMASK(PID1ACCHH), 5
#define ACC30                            BANKMASK(PID1ACCHH), 6
#define ACC31                            BANKMASK(PID1ACCHH), 7
#define ACC32                            BANKMASK(PID1ACCU), 0
#define ACC33                            BANKMASK(PID1ACCU), 1
#define ACC34                            BANKMASK(PID1ACCU), 2
#define ACCM                             BANKMASK(CRCCON0), 4
#define ACCS                             BANKMASK(AT1CON1), 1
#define ACKDT                            BANKMASK(SSP1CON2), 5
#define ACKEN                            BANKMASK(SSP1CON2), 4
#define ACKSTAT                          BANKMASK(SSP1CON2), 6
#define ACKTIM                           BANKMASK(SSP1CON3), 7
#define ADCS0                            BANKMASK(ADCON1), 4
#define ADCS1                            BANKMASK(ADCON1), 5
#define ADCS2                            BANKMASK(ADCON1), 6
#define ADD0                             BANKMASK(SSP1ADD), 0
#define ADD1                             BANKMASK(SSP1ADD), 1
#define ADD2                             BANKMASK(SSP1ADD), 2
#define ADD3                             BANKMASK(SSP1ADD), 3
#define ADD4                             BANKMASK(SSP1ADD), 4
#define ADD5                             BANKMASK(SSP1ADD), 5
#define ADD6                             BANKMASK(SSP1ADD), 6
#define ADD7                             BANKMASK(SSP1ADD), 7
#define ADDEN                            BANKMASK(RC1STA), 3
#define ADFM                             BANKMASK(ADCON1), 7
#define ADFVR0                           BANKMASK(FVRCON), 0
#define ADFVR1                           BANKMASK(FVRCON), 1
#define ADGO                             BANKMASK(ADCON0), 1
#define ADIE                             BANKMASK(PIE1), 6
#define ADIF                             BANKMASK(PIR1), 6
#define ADON                             BANKMASK(ADCON0), 0
#define ADPREF0                          BANKMASK(ADCON1), 0
#define ADPREF1                          BANKMASK(ADCON1), 1
#define AHEN                             BANKMASK(SSP1CON3), 1
#define ANSA0                            BANKMASK(ANSELA), 0
#define ANSA1                            BANKMASK(ANSELA), 1
#define ANSA2                            BANKMASK(ANSELA), 2
#define ANSA4                            BANKMASK(ANSELA), 4
#define ANSC0                            BANKMASK(ANSELC), 0
#define ANSC1                            BANKMASK(ANSELC), 1
#define ANSC2                            BANKMASK(ANSELC), 2
#define ANSC3                            BANKMASK(ANSELC), 3
#define APMOD                            BANKMASK(AT1CON0), 1
#define AT1ACCS                          BANKMASK(AT1CON1), 1
#define AT1APMOD                         BANKMASK(AT1CON0), 1
#define AT1CAP1P                         BANKMASK(AT1CCON1), 3
#define AT1CAP2P                         BANKMASK(AT1CCON2), 3
#define AT1CAP3P                         BANKMASK(AT1CCON3), 3
#define AT1CC10                          BANKMASK(AT1CC1L), 0
#define AT1CC11                          BANKMASK(AT1CC1L), 1
#define AT1CC12                          BANKMASK(AT1CC1L), 2
#define AT1CC13                          BANKMASK(AT1CC1L), 3
#define AT1CC14                          BANKMASK(AT1CC1L), 4
#define AT1CC15                          BANKMASK(AT1CC1L), 5
#define AT1CC16                          BANKMASK(AT1CC1L), 6
#define AT1CC17                          BANKMASK(AT1CC1L), 7
#define AT1CC18                          BANKMASK(AT1CC1H), 0
#define AT1CC19                          BANKMASK(AT1CC1H), 1
#define AT1CC1EN                         BANKMASK(AT1CCON1), 7
#define AT1CC1IE                         BANKMASK(AT1IE1), 0
#define AT1CC1IF                         BANKMASK(AT1IR1), 0
#define AT1CC1MODE                       BANKMASK(AT1CCON1), 0
#define AT1CC1POL                        BANKMASK(AT1CCON1), 4
#define AT1CC20                          BANKMASK(AT1CC2L), 0
#define AT1CC21                          BANKMASK(AT1CC2L), 1
#define AT1CC22                          BANKMASK(AT1CC2L), 2
#define AT1CC23                          BANKMASK(AT1CC2L), 3
#define AT1CC24                          BANKMASK(AT1CC2L), 4
#define AT1CC25                          BANKMASK(AT1CC2L), 5
#define AT1CC26                          BANKMASK(AT1CC2L), 6
#define AT1CC27                          BANKMASK(AT1CC2L), 7
#define AT1CC28                          BANKMASK(AT1CC2H), 0
#define AT1CC29                          BANKMASK(AT1CC2H), 1
#define AT1CC2EN                         BANKMASK(AT1CCON2), 7
#define AT1CC2IE                         BANKMASK(AT1IE1), 1
#define AT1CC2IF                         BANKMASK(AT1IR1), 1
#define AT1CC2MODE                       BANKMASK(AT1CCON2), 0
#define AT1CC2POL                        BANKMASK(AT1CCON2), 4
#define AT1CC30                          BANKMASK(AT1CC3L), 0
#define AT1CC31                          BANKMASK(AT1CC3L), 1
#define AT1CC32                          BANKMASK(AT1CC3L), 2
#define AT1CC33                          BANKMASK(AT1CC3L), 3
#define AT1CC34                          BANKMASK(AT1CC3L), 4
#define AT1CC35                          BANKMASK(AT1CC3L), 5
#define AT1CC36                          BANKMASK(AT1CC3L), 6
#define AT1CC37                          BANKMASK(AT1CC3L), 7
#define AT1CC38                          BANKMASK(AT1CC3H), 0
#define AT1CC39                          BANKMASK(AT1CC3H), 1
#define AT1CC3EN                         BANKMASK(AT1CCON3), 7
#define AT1CC3IE                         BANKMASK(AT1IE1), 2
#define AT1CC3IF                         BANKMASK(AT1IR1), 2
#define AT1CC3MODE                       BANKMASK(AT1CCON3), 0
#define AT1CC3POL                        BANKMASK(AT1CCON3), 4
#define AT1CP1S0                         BANKMASK(AT1CSEL1), 0
#define AT1CP1S1                         BANKMASK(AT1CSEL1), 1
#define AT1CP1S2                         BANKMASK(AT1CSEL1), 2
#define AT1CP2S0                         BANKMASK(AT1CSEL2), 0
#define AT1CP2S1                         BANKMASK(AT1CSEL2), 1
#define AT1CP2S2                         BANKMASK(AT1CSEL2), 2
#define AT1CP3S0                         BANKMASK(AT1CSEL3), 0
#define AT1CP3S1                         BANKMASK(AT1CSEL3), 1
#define AT1CP3S2                         BANKMASK(AT1CSEL3), 2
#define AT1CS                            BANKMASK(AT1CLK), 0
#define AT1CS0                           BANKMASK(AT1CLK), 0
#define AT1EN                            BANKMASK(AT1CON0), 7
#define AT1ERR0                          BANKMASK(AT1ERRL), 0
#define AT1ERR1                          BANKMASK(AT1ERRL), 1
#define AT1ERR10                         BANKMASK(AT1ERRH), 2
#define AT1ERR11                         BANKMASK(AT1ERRH), 3
#define AT1ERR12                         BANKMASK(AT1ERRH), 4
#define AT1ERR13                         BANKMASK(AT1ERRH), 5
#define AT1ERR14                         BANKMASK(AT1ERRH), 6
#define AT1ERR15                         BANKMASK(AT1ERRH), 7
#define AT1ERR2                          BANKMASK(AT1ERRL), 2
#define AT1ERR3                          BANKMASK(AT1ERRL), 3
#define AT1ERR4                          BANKMASK(AT1ERRL), 4
#define AT1ERR5                          BANKMASK(AT1ERRL), 5
#define AT1ERR6                          BANKMASK(AT1ERRL), 6
#define AT1ERR7                          BANKMASK(AT1ERRL), 7
#define AT1ERR8                          BANKMASK(AT1ERRH), 0
#define AT1ERR9                          BANKMASK(AT1ERRH), 1
#define AT1IE                            BANKMASK(PIE5), 2
#define AT1IF                            BANKMASK(PIR5), 2
#define AT1MISS0                         BANKMASK(AT1MISSL), 0
#define AT1MISS1                         BANKMASK(AT1MISSL), 1
#define AT1MISS10                        BANKMASK(AT1MISSH), 2
#define AT1MISS11                        BANKMASK(AT1MISSH), 3
#define AT1MISS12                        BANKMASK(AT1MISSH), 4
#define AT1MISS13                        BANKMASK(AT1MISSH), 5
#define AT1MISS14                        BANKMASK(AT1MISSH), 6
#define AT1MISS15                        BANKMASK(AT1MISSH), 7
#define AT1MISS2                         BANKMASK(AT1MISSL), 2
#define AT1MISS3                         BANKMASK(AT1MISSL), 3
#define AT1MISS4                         BANKMASK(AT1MISSL), 4
#define AT1MISS5                         BANKMASK(AT1MISSL), 5
#define AT1MISS6                         BANKMASK(AT1MISSL), 6
#define AT1MISS7                         BANKMASK(AT1MISSL), 7
#define AT1MISS8                         BANKMASK(AT1MISSH), 0
#define AT1MISS9                         BANKMASK(AT1MISSH), 1
#define AT1MISSIE                        BANKMASK(AT1IE0), 1
#define AT1MISSIF                        BANKMASK(AT1IR0), 1
#define AT1MODE                          BANKMASK(AT1CON0), 0
#define AT1MPP                           BANKMASK(AT1CON1), 2
#define AT1PER0                          BANKMASK(AT1PERL), 0
#define AT1PER1                          BANKMASK(AT1PERL), 1
#define AT1PER10                         BANKMASK(AT1PERH), 2
#define AT1PER11                         BANKMASK(AT1PERH), 3
#define AT1PER12                         BANKMASK(AT1PERH), 4
#define AT1PER13                         BANKMASK(AT1PERH), 5
#define AT1PER14                         BANKMASK(AT1PERH), 6
#define AT1PER2                          BANKMASK(AT1PERL), 2
#define AT1PER3                          BANKMASK(AT1PERL), 3
#define AT1PER4                          BANKMASK(AT1PERL), 4
#define AT1PER5                          BANKMASK(AT1PERL), 5
#define AT1PER6                          BANKMASK(AT1PERL), 6
#define AT1PER7                          BANKMASK(AT1PERL), 7
#define AT1PER8                          BANKMASK(AT1PERH), 0
#define AT1PER9                          BANKMASK(AT1PERH), 1
#define AT1PERIE                         BANKMASK(AT1IE0), 0
#define AT1PERIF                         BANKMASK(AT1IR0), 0
#define AT1PHP                           BANKMASK(AT1CON1), 6
#define AT1PHS0                          BANKMASK(AT1PHSL), 0
#define AT1PHS1                          BANKMASK(AT1PHSL), 1
#define AT1PHS2                          BANKMASK(AT1PHSL), 2
#define AT1PHS3                          BANKMASK(AT1PHSL), 3
#define AT1PHS4                          BANKMASK(AT1PHSL), 4
#define AT1PHS5                          BANKMASK(AT1PHSL), 5
#define AT1PHS6                          BANKMASK(AT1PHSL), 6
#define AT1PHS7                          BANKMASK(AT1PHSL), 7
#define AT1PHS8                          BANKMASK(AT1PHSH), 0
#define AT1PHS9                          BANKMASK(AT1PHSH), 1
#define AT1PHSIE                         BANKMASK(AT1IE0), 2
#define AT1PHSIF                         BANKMASK(AT1IR0), 2
#define AT1POL                           BANKMASK(AT1CON0), 3
#define AT1POV                           BANKMASK(AT1PERH), 7
#define AT1PREC                          BANKMASK(AT1CON0), 6
#define AT1PRP                           BANKMASK(AT1CON1), 4
#define AT1PS0                           BANKMASK(AT1CON0), 4
#define AT1PS1                           BANKMASK(AT1CON0), 5
#define AT1RES0                          BANKMASK(AT1RESL), 0
#define AT1RES1                          BANKMASK(AT1RESL), 1
#define AT1RES2                          BANKMASK(AT1RESL), 2
#define AT1RES3                          BANKMASK(AT1RESL), 3
#define AT1RES4                          BANKMASK(AT1RESL), 4
#define AT1RES5                          BANKMASK(AT1RESL), 5
#define AT1RES6                          BANKMASK(AT1RESL), 6
#define AT1RES7                          BANKMASK(AT1RESL), 7
#define AT1RES8                          BANKMASK(AT1RESH), 0
#define AT1RES9                          BANKMASK(AT1RESH), 1
#define AT1SSEL0                         BANKMASK(AT1SIG), 0
#define AT1SSEL1                         BANKMASK(AT1SIG), 1
#define AT1SSEL2                         BANKMASK(AT1SIG), 2
#define AT1STPT0                         BANKMASK(AT1STPTL), 0
#define AT1STPT1                         BANKMASK(AT1STPTL), 1
#define AT1STPT10                        BANKMASK(AT1STPTH), 2
#define AT1STPT11                        BANKMASK(AT1STPTH), 3
#define AT1STPT12                        BANKMASK(AT1STPTH), 4
#define AT1STPT13                        BANKMASK(AT1STPTH), 5
#define AT1STPT14                        BANKMASK(AT1STPTH), 6
#define AT1STPT2                         BANKMASK(AT1STPTL), 2
#define AT1STPT3                         BANKMASK(AT1STPTL), 3
#define AT1STPT4                         BANKMASK(AT1STPTL), 4
#define AT1STPT5                         BANKMASK(AT1STPTL), 5
#define AT1STPT6                         BANKMASK(AT1STPTL), 6
#define AT1STPT7                         BANKMASK(AT1STPTL), 7
#define AT1STPT8                         BANKMASK(AT1STPTH), 0
#define AT1STPT9                         BANKMASK(AT1STPTH), 1
#define AT1VALID                         BANKMASK(AT1CON1), 0
#define ATCC1PPS0                        BANKMASK(ATCC1PPS), 0
#define ATCC1PPS1                        BANKMASK(ATCC1PPS), 1
#define ATCC1PPS2                        BANKMASK(ATCC1PPS), 2
#define ATCC1PPS3                        BANKMASK(ATCC1PPS), 3
#define ATCC1PPS4                        BANKMASK(ATCC1PPS), 4
#define ATCC2PPS0                        BANKMASK(ATCC2PPS), 0
#define ATCC2PPS1                        BANKMASK(ATCC2PPS), 1
#define ATCC2PPS2                        BANKMASK(ATCC2PPS), 2
#define ATCC2PPS3                        BANKMASK(ATCC2PPS), 3
#define ATCC2PPS4                        BANKMASK(ATCC2PPS), 4
#define ATCC3PPS0                        BANKMASK(ATCC3PPS), 0
#define ATCC3PPS1                        BANKMASK(ATCC3PPS), 1
#define ATCC3PPS2                        BANKMASK(ATCC3PPS), 2
#define ATCC3PPS3                        BANKMASK(ATCC3PPS), 3
#define ATCC3PPS4                        BANKMASK(ATCC3PPS), 4
#define ATINPPS0                         BANKMASK(ATINPPS), 0
#define ATINPPS1                         BANKMASK(ATINPPS), 1
#define ATINPPS2                         BANKMASK(ATINPPS), 2
#define ATINPPS3                         BANKMASK(ATINPPS), 3
#define ATINPPS4                         BANKMASK(ATINPPS), 4
#define BCL1IE                           BANKMASK(PIE2), 3
#define BCL1IF                           BANKMASK(PIR2), 3
#define BF                               BANKMASK(SSP1STAT), 0
#define BOEN                             BANKMASK(SSP1CON3), 4
#define BORFS                            BANKMASK(BORCON), 6
#define BORRDY                           BANKMASK(BORCON), 0
#define BRG16                            BANKMASK(BAUD1CON), 3
#define BRGH                             BANKMASK(TX1STA), 2
#define BSR0                             BANKMASK(BSR), 0
#define BSR1                             BANKMASK(BSR), 1
#define BSR2                             BANKMASK(BSR), 2
#define BSR3                             BANKMASK(BSR), 3
#define BSR4                             BANKMASK(BSR), 4
#define BUF0                             BANKMASK(SSP1BUF), 0
#define BUF1                             BANKMASK(SSP1BUF), 1
#define BUF2                             BANKMASK(SSP1BUF), 2
#define BUF3                             BANKMASK(SSP1BUF), 3
#define BUF4                             BANKMASK(SSP1BUF), 4
#define BUF5                             BANKMASK(SSP1BUF), 5
#define BUF6                             BANKMASK(SSP1BUF), 6
#define BUF7                             BANKMASK(SSP1BUF), 7
#define C1AS                             BANKMASK(CWG1AS1), 1
#define C1HYS                            BANKMASK(CM1CON0), 1
#define C1IE                             BANKMASK(PIE2), 5
#define C1IF                             BANKMASK(PIR2), 5
#define C1INTN                           BANKMASK(CM1CON1), 6
#define C1INTP                           BANKMASK(CM1CON1), 7
#define C1NCH0                           BANKMASK(CM1CON1), 0
#define C1NCH1                           BANKMASK(CM1CON1), 1
#define C1NCH2                           BANKMASK(CM1CON1), 2
#define C1ON                             BANKMASK(CM1CON0), 7
#define C1OUT                            BANKMASK(CM1CON0), 6
#define C1PCH0                           BANKMASK(CM1CON1), 4
#define C1PCH1                           BANKMASK(CM1CON1), 5
#define C1POL                            BANKMASK(CM1CON0), 4
#define C1SP                             BANKMASK(CM1CON0), 2
#define C1SYNC                           BANKMASK(CM1CON0), 0
#define C2AS                             BANKMASK(CWG1AS1), 2
#define C2HYS                            BANKMASK(CM2CON0), 1
#define C2IE                             BANKMASK(PIE2), 6
#define C2IF                             BANKMASK(PIR2), 6
#define C2INTN                           BANKMASK(CM2CON1), 6
#define C2INTP                           BANKMASK(CM2CON1), 7
#define C2NCH0                           BANKMASK(CM2CON1), 0
#define C2NCH1                           BANKMASK(CM2CON1), 1
#define C2NCH2                           BANKMASK(CM2CON1), 2
#define C2ON                             BANKMASK(CM2CON0), 7
#define C2OUT                            BANKMASK(CM2CON0), 6
#define C2PCH0                           BANKMASK(CM2CON1), 4
#define C2PCH1                           BANKMASK(CM2CON1), 5
#define C2POL                            BANKMASK(CM2CON0), 4
#define C2SP                             BANKMASK(CM2CON0), 2
#define C2SYNC                           BANKMASK(CM2CON0), 0
#define CAP1P                            BANKMASK(AT1CCON1), 3
#define CAP2P                            BANKMASK(AT1CCON2), 3
#define CAP3P                            BANKMASK(AT1CCON3), 3
#define CARRY                            BANKMASK(STATUS), 0
#define CC10                             BANKMASK(AT1CC1L), 0
#define CC11                             BANKMASK(AT1CC1L), 1
#define CC12                             BANKMASK(AT1CC1L), 2
#define CC14                             BANKMASK(AT1CC1L), 4
#define CC15                             BANKMASK(AT1CC1L), 5
#define CC16                             BANKMASK(AT1CC1L), 6
#define CC17                             BANKMASK(AT1CC1L), 7
#define CC18                             BANKMASK(AT1CC1H), 0
#define CC19                             BANKMASK(AT1CC1H), 1
#define CC1EN                            BANKMASK(AT1CCON1), 7
#define CC1MODE                          BANKMASK(AT1CCON1), 0
#define CC1POL                           BANKMASK(AT1CCON1), 4
#define CC20                             BANKMASK(AT1CC2L), 0
#define CC21                             BANKMASK(AT1CC2L), 1
#define CC22                             BANKMASK(AT1CC2L), 2
#define CC24                             BANKMASK(AT1CC2L), 4
#define CC26                             BANKMASK(AT1CC2L), 6
#define CC27                             BANKMASK(AT1CC2L), 7
#define CC28                             BANKMASK(AT1CC2H), 0
#define CC29                             BANKMASK(AT1CC2H), 1
#define CC2EN                            BANKMASK(AT1CCON2), 7
#define CC2MODE                          BANKMASK(AT1CCON2), 0
#define CC2POL                           BANKMASK(AT1CCON2), 4
#define CC30                             BANKMASK(AT1CC3L), 0
#define CC31                             BANKMASK(AT1CC3L), 1
#define CC32                             BANKMASK(AT1CC3L), 2
#define CC33                             BANKMASK(AT1CC3L), 3
#define CC34                             BANKMASK(AT1CC3L), 4
#define CC35                             BANKMASK(AT1CC3L), 5
#define CC36                             BANKMASK(AT1CC3L), 6
#define CC37                             BANKMASK(AT1CC3L), 7
#define CC38                             BANKMASK(AT1CC3H), 0
#define CC39                             BANKMASK(AT1CC3H), 1
#define CC3EN                            BANKMASK(AT1CCON3), 7
#define CC3MODE                          BANKMASK(AT1CCON3), 0
#define CC3POL                           BANKMASK(AT1CCON3), 4
#define CCP1CTS0                         BANKMASK(CCP1CAP), 0
#define CCP1CTS1                         BANKMASK(CCP1CAP), 1
#define CCP1CTS2                         BANKMASK(CCP1CAP), 2
#define CCP1EN                           BANKMASK(CCP1CON), 7
#define CCP1FMT                          BANKMASK(CCP1CON), 4
#define CCP1IE                           BANKMASK(PIE1), 2
#define CCP1IF                           BANKMASK(PIR1), 2
#define CCP1MODE0                        BANKMASK(CCP1CON), 0
#define CCP1MODE1                        BANKMASK(CCP1CON), 1
#define CCP1MODE2                        BANKMASK(CCP1CON), 2
#define CCP1MODE3                        BANKMASK(CCP1CON), 3
#define CCP1OUT                          BANKMASK(CCP1CON), 5
#define CCP1PPS0                         BANKMASK(CCP1PPS), 0
#define CCP1PPS1                         BANKMASK(CCP1PPS), 1
#define CCP1PPS2                         BANKMASK(CCP1PPS), 2
#define CCP1PPS3                         BANKMASK(CCP1PPS), 3
#define CCP1PPS4                         BANKMASK(CCP1PPS), 4
#define CCP1TSEL0                        BANKMASK(CCPTMRS), 0
#define CCP1TSEL1                        BANKMASK(CCPTMRS), 1
#define CCP2CTS0                         BANKMASK(CCP2CAP), 0
#define CCP2CTS1                         BANKMASK(CCP2CAP), 1
#define CCP2CTS2                         BANKMASK(CCP2CAP), 2
#define CCP2EN                           BANKMASK(CCP2CON), 7
#define CCP2FMT                          BANKMASK(CCP2CON), 4
#define CCP2IE                           BANKMASK(PIE2), 0
#define CCP2IF                           BANKMASK(PIR2), 0
#define CCP2MODE0                        BANKMASK(CCP2CON), 0
#define CCP2MODE1                        BANKMASK(CCP2CON), 1
#define CCP2MODE2                        BANKMASK(CCP2CON), 2
#define CCP2MODE3                        BANKMASK(CCP2CON), 3
#define CCP2OUT                          BANKMASK(CCP2CON), 5
#define CCP2PPS0                         BANKMASK(CCP2PPS), 0
#define CCP2PPS1                         BANKMASK(CCP2PPS), 1
#define CCP2PPS2                         BANKMASK(CCP2PPS), 2
#define CCP2PPS3                         BANKMASK(CCP2PPS), 3
#define CCP2PPS4                         BANKMASK(CCP2PPS), 4
#define CCP2TSEL0                        BANKMASK(CCPTMRS), 2
#define CCP2TSEL1                        BANKMASK(CCPTMRS), 3
#define CCW5                             BANKMASK(AT1CC2L), 5
#define CDAFVR0                          BANKMASK(FVRCON), 2
#define CDAFVR1                          BANKMASK(FVRCON), 3
#define CFGS                             BANKMASK(PMCON1), 6
#define CHS0                             BANKMASK(ADCON0), 2
#define CHS1                             BANKMASK(ADCON0), 3
#define CHS2                             BANKMASK(ADCON0), 4
#define CHS3                             BANKMASK(ADCON0), 5
#define CHS4                             BANKMASK(ADCON0), 6
#define CKE                              BANKMASK(SSP1STAT), 6
#define CKP                              BANKMASK(SSP1CON1), 4
#define CKPPS0                           BANKMASK(CKPPS), 0
#define CKPPS1                           BANKMASK(CKPPS), 1
#define CKPPS2                           BANKMASK(CKPPS), 2
#define CKPPS3                           BANKMASK(CKPPS), 3
#define CKPPS4                           BANKMASK(CKPPS), 4
#define CLC1IE                           BANKMASK(PIE3), 0
#define CLC1IF                           BANKMASK(PIR3), 0
#define CLC2IE                           BANKMASK(PIE3), 1
#define CLC2IF                           BANKMASK(PIR3), 1
#define CLC3IE                           BANKMASK(PIE3), 2
#define CLC3IF                           BANKMASK(PIR3), 2
#define CLC4IE                           BANKMASK(PIE3), 3
#define CLC4IF                           BANKMASK(PIR3), 3
#define CLCIN0PPS0                       BANKMASK(CLCIN0PPS), 0
#define CLCIN0PPS1                       BANKMASK(CLCIN0PPS), 1
#define CLCIN0PPS2                       BANKMASK(CLCIN0PPS), 2
#define CLCIN0PPS3                       BANKMASK(CLCIN0PPS), 3
#define CLCIN0PPS4                       BANKMASK(CLCIN0PPS), 4
#define CLCIN1PPS0                       BANKMASK(CLCIN1PPS), 0
#define CLCIN1PPS1                       BANKMASK(CLCIN1PPS), 1
#define CLCIN1PPS2                       BANKMASK(CLCIN1PPS), 2
#define CLCIN1PPS3                       BANKMASK(CLCIN1PPS), 3
#define CLCIN1PPS4                       BANKMASK(CLCIN1PPS), 4
#define CLCIN2PPS0                       BANKMASK(CLCIN2PPS), 0
#define CLCIN2PPS1                       BANKMASK(CLCIN2PPS), 1
#define CLCIN2PPS2                       BANKMASK(CLCIN2PPS), 2
#define CLCIN2PPS3                       BANKMASK(CLCIN2PPS), 3
#define CLCIN2PPS4                       BANKMASK(CLCIN2PPS), 4
#define CLCIN3PPS0                       BANKMASK(CLCIN3PPS), 0
#define CLCIN3PPS1                       BANKMASK(CLCIN3PPS), 1
#define CLCIN3PPS2                       BANKMASK(CLCIN3PPS), 2
#define CLCIN3PPS3                       BANKMASK(CLCIN3PPS), 3
#define CLCIN3PPS4                       BANKMASK(CLCIN3PPS), 4
#define CP1S0                            BANKMASK(AT1CSEL1), 0
#define CP1S1                            BANKMASK(AT1CSEL1), 1
#define CP1S2                            BANKMASK(AT1CSEL1), 2
#define CP2S0                            BANKMASK(AT1CSEL2), 0
#define CP2S1                            BANKMASK(AT1CSEL2), 1
#define CP2S2                            BANKMASK(AT1CSEL2), 2
#define CP3S0                            BANKMASK(AT1CSEL3), 0
#define CP3S1                            BANKMASK(AT1CSEL3), 1
#define CP3S2                            BANKMASK(AT1CSEL3), 2
#define CRCACC0                          BANKMASK(CRCACCL), 0
#define CRCACC1                          BANKMASK(CRCACCL), 1
#define CRCACC10                         BANKMASK(CRCACCH), 2
#define CRCACC11                         BANKMASK(CRCACCH), 3
#define CRCACC12                         BANKMASK(CRCACCH), 4
#define CRCACC13                         BANKMASK(CRCACCH), 5
#define CRCACC14                         BANKMASK(CRCACCH), 6
#define CRCACC15                         BANKMASK(CRCACCH), 7
#define CRCACC2                          BANKMASK(CRCACCL), 2
#define CRCACC3                          BANKMASK(CRCACCL), 3
#define CRCACC4                          BANKMASK(CRCACCL), 4
#define CRCACC5                          BANKMASK(CRCACCL), 5
#define CRCACC6                          BANKMASK(CRCACCL), 6
#define CRCACC7                          BANKMASK(CRCACCL), 7
#define CRCACC8                          BANKMASK(CRCACCH), 0
#define CRCACC9                          BANKMASK(CRCACCH), 1
#define CRCACCM                          BANKMASK(CRCCON0), 4
#define CRCBUSY                          BANKMASK(CRCCON0), 5
#define CRCDAT0                          BANKMASK(CRCDATL), 0
#define CRCDAT1                          BANKMASK(CRCDATL), 1
#define CRCDAT10                         BANKMASK(CRCDATH), 2
#define CRCDAT11                         BANKMASK(CRCDATH), 3
#define CRCDAT12                         BANKMASK(CRCDATH), 4
#define CRCDAT13                         BANKMASK(CRCDATH), 5
#define CRCDAT14                         BANKMASK(CRCDATH), 6
#define CRCDAT15                         BANKMASK(CRCDATH), 7
#define CRCDAT2                          BANKMASK(CRCDATL), 2
#define CRCDAT3                          BANKMASK(CRCDATL), 3
#define CRCDAT4                          BANKMASK(CRCDATL), 4
#define CRCDAT5                          BANKMASK(CRCDATL), 5
#define CRCDAT6                          BANKMASK(CRCDATL), 6
#define CRCDAT8                          BANKMASK(CRCDATH), 0
#define CRCDAT9                          BANKMASK(CRCDATH), 1
#define CRCDLEN0                         BANKMASK(CRCCON1), 4
#define CRCDLEN1                         BANKMASK(CRCCON1), 5
#define CRCDLEN2                         BANKMASK(CRCCON1), 6
#define CRCDLEN3                         BANKMASK(CRCCON1), 7
#define CRCEN                            BANKMASK(CRCCON0), 7
#define CRCFULL                          BANKMASK(CRCCON0), 0
#define CRCGO                            BANKMASK(CRCCON0), 6
#define CRCIE                            BANKMASK(PIE4), 6
#define CRCIF                            BANKMASK(PIR4), 6
#define CRCPLEN0                         BANKMASK(CRCCON1), 0
#define CRCPLEN1                         BANKMASK(CRCCON1), 1
#define CRCPLEN2                         BANKMASK(CRCCON1), 2
#define CRCPLEN3                         BANKMASK(CRCCON1), 3
#define CRCSHIFT0                        BANKMASK(CRCSHIFTL), 0
#define CRCSHIFT1                        BANKMASK(CRCSHIFTL), 1
#define CRCSHIFT10                       BANKMASK(CRCSHIFTH), 2
#define CRCSHIFT11                       BANKMASK(CRCSHIFTH), 3
#define CRCSHIFT12                       BANKMASK(CRCSHIFTH), 4
#define CRCSHIFT13                       BANKMASK(CRCSHIFTH), 5
#define CRCSHIFT14                       BANKMASK(CRCSHIFTH), 6
#define CRCSHIFT15                       BANKMASK(CRCSHIFTH), 7
#define CRCSHIFT2                        BANKMASK(CRCSHIFTL), 2
#define CRCSHIFT3                        BANKMASK(CRCSHIFTL), 3
#define CRCSHIFT4                        BANKMASK(CRCSHIFTL), 4
#define CRCSHIFT5                        BANKMASK(CRCSHIFTL), 5
#define CRCSHIFT6                        BANKMASK(CRCSHIFTL), 6
#define CRCSHIFT7                        BANKMASK(CRCSHIFTL), 7
#define CRCSHIFT8                        BANKMASK(CRCSHIFTH), 0
#define CRCSHIFT9                        BANKMASK(CRCSHIFTH), 1
#define CRCSHIFTM                        BANKMASK(CRCCON0), 1
#define CRCXOR1                          BANKMASK(CRCXORL), 1
#define CRCXOR10                         BANKMASK(CRCXORH), 2
#define CRCXOR11                         BANKMASK(CRCXORH), 3
#define CRCXOR12                         BANKMASK(CRCXORH), 4
#define CRCXOR13                         BANKMASK(CRCXORH), 5
#define CRCXOR14                         BANKMASK(CRCXORH), 6
#define CRCXOR15                         BANKMASK(CRCXORH), 7
#define CRCXOR2                          BANKMASK(CRCXORL), 2
#define CRCXOR3                          BANKMASK(CRCXORL), 3
#define CRCXOR4                          BANKMASK(CRCXORL), 4
#define CRCXOR5                          BANKMASK(CRCXORL), 5
#define CRCXOR6                          BANKMASK(CRCXORL), 6
#define CRCXOR7                          BANKMASK(CRCXORL), 7
#define CRCXOR8                          BANKMASK(CRCXORH), 0
#define CRCXOR9                          BANKMASK(CRCXORH), 1
#define CRDCDAT7                         BANKMASK(CRCDATL), 7
#define CREN                             BANKMASK(RC1STA), 4
#define CSRC                             BANKMASK(TX1STA), 7
#define CWG1C1AS                         BANKMASK(CWG1AS1), 1
#define CWG1C2AS                         BANKMASK(CWG1AS1), 2
#define CWG1CS                           BANKMASK(CWG1CLKCON), 0
#define CWG1DBF0                         BANKMASK(CWG1DBF), 0
#define CWG1DBF1                         BANKMASK(CWG1DBF), 1
#define CWG1DBF2                         BANKMASK(CWG1DBF), 2
#define CWG1DBF3                         BANKMASK(CWG1DBF), 3
#define CWG1DBF4                         BANKMASK(CWG1DBF), 4
#define CWG1DBF5                         BANKMASK(CWG1DBF), 5
#define CWG1DBR0                         BANKMASK(CWG1DBR), 0
#define CWG1DBR1                         BANKMASK(CWG1DBR), 1
#define CWG1DBR2                         BANKMASK(CWG1DBR), 2
#define CWG1DBR3                         BANKMASK(CWG1DBR), 3
#define CWG1DBR4                         BANKMASK(CWG1DBR), 4
#define CWG1DBR5                         BANKMASK(CWG1DBR), 5
#define CWG1EN                           BANKMASK(CWG1CON0), 7
#define CWG1IN                           BANKMASK(CWG1CON1), 5
#define CWG1INAS                         BANKMASK(CWG1AS1), 0
#define CWG1IS0                          BANKMASK(CWG1ISM), 0
#define CWG1IS1                          BANKMASK(CWG1ISM), 1
#define CWG1IS2                          BANKMASK(CWG1ISM), 2
#define CWG1IS3                          BANKMASK(CWG1ISM), 3
#define CWG1LD                           BANKMASK(CWG1CON0), 6
#define CWG1LSAC0                        BANKMASK(CWG1AS0), 2
#define CWG1LSAC1                        BANKMASK(CWG1AS0), 3
#define CWG1LSBD0                        BANKMASK(CWG1AS0), 4
#define CWG1LSBD1                        BANKMASK(CWG1AS0), 5
#define CWG1MODE0                        BANKMASK(CWG1CON0), 0
#define CWG1MODE1                        BANKMASK(CWG1CON0), 1
#define CWG1MODE2                        BANKMASK(CWG1CON0), 2
#define CWG1OVRA                         BANKMASK(CWG1OCON0), 4
#define CWG1OVRB                         BANKMASK(CWG1OCON0), 5
#define CWG1OVRC                         BANKMASK(CWG1OCON0), 6
#define CWG1OVRD                         BANKMASK(CWG1OCON0), 7
#define CWG1POLA                         BANKMASK(CWG1CON1), 0
#define CWG1POLB                         BANKMASK(CWG1CON1), 1
#define CWG1POLC                         BANKMASK(CWG1CON1), 2
#define CWG1POLD                         BANKMASK(CWG1CON1), 3
#define CWG1REN                          BANKMASK(CWG1AS0), 6
#define CWG1SHUTDOWN                     BANKMASK(CWG1AS0), 7
#define CWG1STRA                         BANKMASK(CWG1OCON0), 0
#define CWG1STRB                         BANKMASK(CWG1OCON0), 1
#define CWG1STRC                         BANKMASK(CWG1OCON0), 2
#define CWG1STRD                         BANKMASK(CWG1OCON0), 3
#define CWG1TMR2AS                       BANKMASK(CWG1AS1), 4
#define CWG1TMR4AS                       BANKMASK(CWG1AS1), 5
#define CWG1TMR6AS                       BANKMASK(CWG1AS1), 6
#define CWGIE                            BANKMASK(PIE3), 5
#define CWGIF                            BANKMASK(PIR3), 5
#define CWGINPPS0                        BANKMASK(CWGINPPS), 0
#define CWGINPPS1                        BANKMASK(CWGINPPS), 1
#define CWGINPPS2                        BANKMASK(CWGINPPS), 2
#define CWGINPPS3                        BANKMASK(CWGINPPS), 3
#define CWGINPPS4                        BANKMASK(CWGINPPS), 4
#define C_SHAD                           BANKMASK(STATUS_SHAD), 0
#define D1PSS0                           BANKMASK(DAC1CON0), 2
#define D1PSS1                           BANKMASK(DAC1CON0), 3
#define DAC1EN                           BANKMASK(DAC1CON0), 7
#define DAC1OE                           BANKMASK(DAC1CON0), 5
#define DAC1R0                           BANKMASK(DAC1CON1), 0
#define DAC1R1                           BANKMASK(DAC1CON1), 1
#define DAC1R2                           BANKMASK(DAC1CON1), 2
#define DAC1R3                           BANKMASK(DAC1CON1), 3
#define DAC1R4                           BANKMASK(DAC1CON1), 4
#define DAC1R5                           BANKMASK(DAC1CON1), 5
#define DAC1R6                           BANKMASK(DAC1CON1), 6
#define DAC1R7                           BANKMASK(DAC1CON1), 7
#define DAT0                             BANKMASK(CRCDATL), 0
#define DAT1                             BANKMASK(CRCDATL), 1
#define DAT10                            BANKMASK(CRCDATH), 2
#define DAT11                            BANKMASK(CRCDATH), 3
#define DAT12                            BANKMASK(CRCDATH), 4
#define DAT13                            BANKMASK(CRCDATH), 5
#define DAT14                            BANKMASK(CRCDATH), 6
#define DAT15                            BANKMASK(CRCDATH), 7
#define DAT2                             BANKMASK(CRCDATL), 2
#define DAT3                             BANKMASK(CRCDATL), 3
#define DAT4                             BANKMASK(CRCDATL), 4
#define DAT5                             BANKMASK(CRCDATL), 5
#define DAT6                             BANKMASK(CRCDATL), 6
#define DAT7                             BANKMASK(CRCDATL), 7
#define DAT8                             BANKMASK(CRCDATH), 0
#define DAT9                             BANKMASK(CRCDATH), 1
#define DBF0                             BANKMASK(CWG1DBF), 0
#define DBF1                             BANKMASK(CWG1DBF), 1
#define DBF2                             BANKMASK(CWG1DBF), 2
#define DBF3                             BANKMASK(CWG1DBF), 3
#define DBF4                             BANKMASK(CWG1DBF), 4
#define DBF5                             BANKMASK(CWG1DBF), 5
#define DBR0                             BANKMASK(CWG1DBR), 0
#define DBR1                             BANKMASK(CWG1DBR), 1
#define DBR2                             BANKMASK(CWG1DBR), 2
#define DBR3                             BANKMASK(CWG1DBR), 3
#define DBR4                             BANKMASK(CWG1DBR), 4
#define DBR5                             BANKMASK(CWG1DBR), 5
#define DC                               BANKMASK(STATUS), 1
#define DC_SHAD                          BANKMASK(STATUS_SHAD), 1
#define DHEN                             BANKMASK(SSP1CON3), 0
#define DLEN0                            BANKMASK(CRCCON1), 4
#define DLEN1                            BANKMASK(CRCCON1), 5
#define DLEN2                            BANKMASK(CRCCON1), 6
#define DLEN3                            BANKMASK(CRCCON1), 7
#define D_nA                             BANKMASK(SSP1STAT), 5
#define ERR0                             BANKMASK(AT1ERRL), 0
#define ERR1                             BANKMASK(AT1ERRL), 1
#define ERR10                            BANKMASK(AT1ERRH), 2
#define ERR11                            BANKMASK(AT1ERRH), 3
#define ERR12                            BANKMASK(AT1ERRH), 4
#define ERR13                            BANKMASK(AT1ERRH), 5
#define ERR14                            BANKMASK(AT1ERRH), 6
#define ERR15                            BANKMASK(AT1ERRH), 7
#define ERR2                             BANKMASK(AT1ERRL), 2
#define ERR3                             BANKMASK(AT1ERRL), 3
#define ERR4                             BANKMASK(AT1ERRL), 4
#define ERR5                             BANKMASK(AT1ERRL), 5
#define ERR6                             BANKMASK(AT1ERRL), 6
#define ERR7                             BANKMASK(AT1ERRL), 7
#define ERR8                             BANKMASK(AT1ERRH), 0
#define ERR9                             BANKMASK(AT1ERRH), 1
#define ERRH0                            BANKMASK(AT1ERRH), 0
#define ERRH1                            BANKMASK(AT1ERRH), 1
#define ERRH2                            BANKMASK(AT1ERRH), 2
#define ERRH3                            BANKMASK(AT1ERRH), 3
#define ERRH4                            BANKMASK(AT1ERRH), 4
#define ERRH5                            BANKMASK(AT1ERRH), 5
#define ERRH6                            BANKMASK(AT1ERRH), 6
#define ERRH7                            BANKMASK(AT1ERRH), 7
#define ERRL0                            BANKMASK(AT1ERRL), 0
#define ERRL1                            BANKMASK(AT1ERRL), 1
#define ERRL2                            BANKMASK(AT1ERRL), 2
#define ERRL3                            BANKMASK(AT1ERRL), 3
#define ERRL4                            BANKMASK(AT1ERRL), 4
#define ERRL5                            BANKMASK(AT1ERRL), 5
#define ERRL6                            BANKMASK(AT1ERRL), 6
#define ERRL7                            BANKMASK(AT1ERRL), 7
#define FERR                             BANKMASK(RC1STA), 2
#define FREE                             BANKMASK(PMCON1), 4
#define FULL                             BANKMASK(CRCCON0), 0
#define FVREN                            BANKMASK(FVRCON), 7
#define FVRRDY                           BANKMASK(FVRCON), 6
#define G1EN                             BANKMASK(CWG1CON0), 7
#define GCEN                             BANKMASK(SSP1CON2), 7
#define GIE                              BANKMASK(INTCON), 7
#define GO                               BANKMASK(ADCON0), 1
#define GO_nDONE                         BANKMASK(ADCON0), 1
#define HADR0                            BANKMASK(SCANHADRL), 0
#define HADR1                            BANKMASK(SCANHADRL), 1
#define HADR10                           BANKMASK(SCANHADRH), 2
#define HADR11                           BANKMASK(SCANHADRH), 3
#define HADR12                           BANKMASK(SCANHADRH), 4
#define HADR13                           BANKMASK(SCANHADRH), 5
#define HADR14                           BANKMASK(SCANHADRH), 6
#define HADR15                           BANKMASK(SCANHADRH), 7
#define HADR3                            BANKMASK(SCANHADRL), 3
#define HADR4                            BANKMASK(SCANHADRL), 4
#define HADR5                            BANKMASK(SCANHADRL), 5
#define HADR6                            BANKMASK(SCANHADRL), 6
#define HADR7                            BANKMASK(SCANHADRL), 7
#define HADR8                            BANKMASK(SCANHADRH), 0
#define HADR9                            BANKMASK(SCANHADRH), 1
#define HARD2                            BANKMASK(SCANHADRL), 2
#define HFIOFL                           BANKMASK(OSCSTAT), 3
#define HFIOFR                           BANKMASK(OSCSTAT), 4
#define HFIOFS                           BANKMASK(OSCSTAT), 0
#define HIDC4                            BANKMASK(HIDRVC), 4
#define HIDC5                            BANKMASK(HIDRVC), 5
#define IN                               BANKMASK(CWG1CON1), 5
#define IN0                              BANKMASK(PID1INL), 0
#define IN1                              BANKMASK(PID1INL), 1
#define IN10                             BANKMASK(PID1INH), 2
#define IN11                             BANKMASK(PID1INH), 3
#define IN12                             BANKMASK(PID1INH), 4
#define IN13                             BANKMASK(PID1INH), 5
#define IN14                             BANKMASK(PID1INH), 6
#define IN15                             BANKMASK(PID1INH), 7
#define IN2                              BANKMASK(PID1INL), 2
#define IN3                              BANKMASK(PID1INL), 3
#define IN4                              BANKMASK(PID1INL), 4
#define IN5                              BANKMASK(PID1INL), 5
#define IN6                              BANKMASK(PID1INL), 6
#define IN7                              BANKMASK(PID1INL), 7
#define IN8                              BANKMASK(PID1INH), 0
#define IN9                              BANKMASK(PID1INH), 1
#define INAS                             BANKMASK(CWG1AS1), 0
#define INLVLA0                          BANKMASK(INLVLA), 0
#define INLVLA1                          BANKMASK(INLVLA), 1
#define INLVLA2                          BANKMASK(INLVLA), 2
#define INLVLA3                          BANKMASK(INLVLA), 3
#define INLVLA4                          BANKMASK(INLVLA), 4
#define INLVLA5                          BANKMASK(INLVLA), 5
#define INLVLC0                          BANKMASK(INLVLC), 0
#define INLVLC1                          BANKMASK(INLVLC), 1
#define INLVLC2                          BANKMASK(INLVLC), 2
#define INLVLC3                          BANKMASK(INLVLC), 3
#define INLVLC4                          BANKMASK(INLVLC), 4
#define INLVLC5                          BANKMASK(INLVLC), 5
#define INTE                             BANKMASK(INTCON), 4
#define INTEDG                           BANKMASK(OPTION_REG), 6
#define INTF                             BANKMASK(INTCON), 1
#define INTM                             BANKMASK(SCANCON0), 3
#define INTPPS0                          BANKMASK(INTPPS), 0
#define INTPPS1                          BANKMASK(INTPPS), 1
#define INTPPS2                          BANKMASK(INTPPS), 2
#define INTPPS3                          BANKMASK(INTPPS), 3
#define INTPPS4                          BANKMASK(INTPPS), 4
#define INVALID                          BANKMASK(SCANCON0), 4
#define IOCAF0                           BANKMASK(IOCAF), 0
#define IOCAF1                           BANKMASK(IOCAF), 1
#define IOCAF2                           BANKMASK(IOCAF), 2
#define IOCAF3                           BANKMASK(IOCAF), 3
#define IOCAF4                           BANKMASK(IOCAF), 4
#define IOCAF5                           BANKMASK(IOCAF), 5
#define IOCAN0                           BANKMASK(IOCAN), 0
#define IOCAN1                           BANKMASK(IOCAN), 1
#define IOCAN2                           BANKMASK(IOCAN), 2
#define IOCAN3                           BANKMASK(IOCAN), 3
#define IOCAN4                           BANKMASK(IOCAN), 4
#define IOCAN5                           BANKMASK(IOCAN), 5
#define IOCAP0                           BANKMASK(IOCAP), 0
#define IOCAP1                           BANKMASK(IOCAP), 1
#define IOCAP2                           BANKMASK(IOCAP), 2
#define IOCAP3                           BANKMASK(IOCAP), 3
#define IOCAP4                           BANKMASK(IOCAP), 4
#define IOCAP5                           BANKMASK(IOCAP), 5
#define IOCCF0                           BANKMASK(IOCCF), 0
#define IOCCF1                           BANKMASK(IOCCF), 1
#define IOCCF2                           BANKMASK(IOCCF), 2
#define IOCCF3                           BANKMASK(IOCCF), 3
#define IOCCF4                           BANKMASK(IOCCF), 4
#define IOCCF5                           BANKMASK(IOCCF), 5
#define IOCCF6                           BANKMASK(IOCCF), 6
#define IOCCF7                           BANKMASK(IOCCF), 7
#define IOCCN0                           BANKMASK(IOCCN), 0
#define IOCCN1                           BANKMASK(IOCCN), 1
#define IOCCN2                           BANKMASK(IOCCN), 2
#define IOCCN3                           BANKMASK(IOCCN), 3
#define IOCCN4                           BANKMASK(IOCCN), 4
#define IOCCN5                           BANKMASK(IOCCN), 5
#define IOCCN6                           BANKMASK(IOCCN), 6
#define IOCCN7                           BANKMASK(IOCCN), 7
#define IOCCP0                           BANKMASK(IOCCP), 0
#define IOCCP1                           BANKMASK(IOCCP), 1
#define IOCCP2                           BANKMASK(IOCCP), 2
#define IOCCP3                           BANKMASK(IOCCP), 3
#define IOCCP4                           BANKMASK(IOCCP), 4
#define IOCCP5                           BANKMASK(IOCCP), 5
#define IOCCP6                           BANKMASK(IOCCP), 6
#define IOCCP7                           BANKMASK(IOCCP), 7
#define IOCIE                            BANKMASK(INTCON), 3
#define IOCIF                            BANKMASK(INTCON), 0
#define IRCF0                            BANKMASK(OSCCON), 3
#define IRCF1                            BANKMASK(OSCCON), 4
#define IRCF2                            BANKMASK(OSCCON), 5
#define IRCF3                            BANKMASK(OSCCON), 6
#define IS0                              BANKMASK(CWG1ISM), 0
#define IS1                              BANKMASK(CWG1ISM), 1
#define IS2                              BANKMASK(CWG1ISM), 2
#define IS3                              BANKMASK(CWG1ISM), 3
#define K10                              BANKMASK(PID1K1L), 0
#define K11                              BANKMASK(PID1K1L), 1
#define K110                             BANKMASK(PID1K1H), 2
#define K111                             BANKMASK(PID1K1H), 3
#define K112                             BANKMASK(PID1K1H), 4
#define K113                             BANKMASK(PID1K1H), 5
#define K114                             BANKMASK(PID1K1H), 6
#define K115                             BANKMASK(PID1K1H), 7
#define K12                              BANKMASK(PID1K1L), 2
#define K13                              BANKMASK(PID1K1L), 3
#define K14                              BANKMASK(PID1K1L), 4
#define K15                              BANKMASK(PID1K1L), 5
#define K16                              BANKMASK(PID1K1L), 6
#define K17                              BANKMASK(PID1K1L), 7
#define K18                              BANKMASK(PID1K1H), 0
#define K19                              BANKMASK(PID1K1H), 1
#define K20                              BANKMASK(PID1K2L), 0
#define K21                              BANKMASK(PID1K2L), 1
#define K210                             BANKMASK(PID1K2H), 2
#define K211                             BANKMASK(PID1K2H), 3
#define K212                             BANKMASK(PID1K2H), 4
#define K213                             BANKMASK(PID1K2H), 5
#define K214                             BANKMASK(PID1K2H), 6
#define K215                             BANKMASK(PID1K2H), 7
#define K22                              BANKMASK(PID1K2L), 2
#define K23                              BANKMASK(PID1K2L), 3
#define K24                              BANKMASK(PID1K2L), 4
#define K25                              BANKMASK(PID1K2L), 5
#define K26                              BANKMASK(PID1K2L), 6
#define K27                              BANKMASK(PID1K2L), 7
#define K28                              BANKMASK(PID1K2H), 0
#define K29                              BANKMASK(PID1K2H), 1
#define K30                              BANKMASK(PID1K3L), 0
#define K31                              BANKMASK(PID1K3L), 1
#define K310                             BANKMASK(PID1K3H), 2
#define K311                             BANKMASK(PID1K3H), 3
#define K312                             BANKMASK(PID1K3H), 4
#define K313                             BANKMASK(PID1K3H), 5
#define K314                             BANKMASK(PID1K3H), 6
#define K315                             BANKMASK(PID1K3H), 7
#define K32                              BANKMASK(PID1K3L), 2
#define K33                              BANKMASK(PID1K3L), 3
#define K34                              BANKMASK(PID1K3L), 4
#define K35                              BANKMASK(PID1K3L), 5
#define K36                              BANKMASK(PID1K3L), 6
#define K37                              BANKMASK(PID1K3L), 7
#define K38                              BANKMASK(PID1K3H), 0
#define K39                              BANKMASK(PID1K3H), 1
#define LADR10                           BANKMASK(SCANLADRH), 2
#define LADR11                           BANKMASK(SCANLADRH), 3
#define LADR12                           BANKMASK(SCANLADRH), 4
#define LADR13                           BANKMASK(SCANLADRH), 5
#define LADR14                           BANKMASK(SCANLADRH), 6
#define LADR15                           BANKMASK(SCANLADRH), 7
#define LADR2                            BANKMASK(SCANLADRL), 2
#define LADR3                            BANKMASK(SCANLADRL), 3
#define LADR4                            BANKMASK(SCANLADRL), 4
#define LADR5                            BANKMASK(SCANLADRL), 5
#define LADR6                            BANKMASK(SCANLADRL), 6
#define LADR7                            BANKMASK(SCANLADRL), 7
#define LADR8                            BANKMASK(SCANLADRH), 0
#define LADR9                            BANKMASK(SCANLADRH), 1
#define LATA0                            BANKMASK(LATA), 0
#define LATA1                            BANKMASK(LATA), 1
#define LATA2                            BANKMASK(LATA), 2
#define LATA3                            BANKMASK(LATA), 3
#define LATA4                            BANKMASK(LATA), 4
#define LATA5                            BANKMASK(LATA), 5
#define LATC0                            BANKMASK(LATC), 0
#define LATC1                            BANKMASK(LATC), 1
#define LATC2                            BANKMASK(LATC), 2
#define LATC3                            BANKMASK(LATC), 3
#define LATC4                            BANKMASK(LATC), 4
#define LATC5                            BANKMASK(LATC), 5
#define LC1D1S0                          BANKMASK(CLC1SEL0), 0
#define LC1D1S1                          BANKMASK(CLC1SEL0), 1
#define LC1D1S2                          BANKMASK(CLC1SEL0), 2
#define LC1D1S3                          BANKMASK(CLC1SEL0), 3
#define LC1D1S4                          BANKMASK(CLC1SEL0), 4
#define LC1D1S5                          BANKMASK(CLC1SEL0), 5
#define LC1D2S0                          BANKMASK(CLC1SEL1), 0
#define LC1D2S1                          BANKMASK(CLC1SEL1), 1
#define LC1D2S2                          BANKMASK(CLC1SEL1), 2
#define LC1D2S3                          BANKMASK(CLC1SEL1), 3
#define LC1D2S4                          BANKMASK(CLC1SEL1), 4
#define LC1D2S5                          BANKMASK(CLC1SEL1), 5
#define LC1D3S0                          BANKMASK(CLC1SEL2), 0
#define LC1D3S1                          BANKMASK(CLC1SEL2), 1
#define LC1D3S2                          BANKMASK(CLC1SEL2), 2
#define LC1D3S3                          BANKMASK(CLC1SEL2), 3
#define LC1D3S4                          BANKMASK(CLC1SEL2), 4
#define LC1D3S5                          BANKMASK(CLC1SEL2), 5
#define LC1D4S0                          BANKMASK(CLC1SEL3), 0
#define LC1D4S1                          BANKMASK(CLC1SEL3), 1
#define LC1D4S2                          BANKMASK(CLC1SEL3), 2
#define LC1D4S3                          BANKMASK(CLC1SEL3), 3
#define LC1D4S4                          BANKMASK(CLC1SEL3), 4
#define LC1D4S5                          BANKMASK(CLC1SEL3), 5
#define LC1EN                            BANKMASK(CLC1CON), 7
#define LC1G1D1N                         BANKMASK(CLC1GLS0), 0
#define LC1G1D1T                         BANKMASK(CLC1GLS0), 1
#define LC1G1D2N                         BANKMASK(CLC1GLS0), 2
#define LC1G1D2T                         BANKMASK(CLC1GLS0), 3
#define LC1G1D3N                         BANKMASK(CLC1GLS0), 4
#define LC1G1D3T                         BANKMASK(CLC1GLS0), 5
#define LC1G1D4N                         BANKMASK(CLC1GLS0), 6
#define LC1G1D4T                         BANKMASK(CLC1GLS0), 7
#define LC1G1POL                         BANKMASK(CLC1POL), 0
#define LC1G2D1N                         BANKMASK(CLC1GLS1), 0
#define LC1G2D1T                         BANKMASK(CLC1GLS1), 1
#define LC1G2D2N                         BANKMASK(CLC1GLS1), 2
#define LC1G2D2T                         BANKMASK(CLC1GLS1), 3
#define LC1G2D3N                         BANKMASK(CLC1GLS1), 4
#define LC1G2D3T                         BANKMASK(CLC1GLS1), 5
#define LC1G2D4N                         BANKMASK(CLC1GLS1), 6
#define LC1G2D4T                         BANKMASK(CLC1GLS1), 7
#define LC1G2POL                         BANKMASK(CLC1POL), 1
#define LC1G3D1N                         BANKMASK(CLC1GLS2), 0
#define LC1G3D1T                         BANKMASK(CLC1GLS2), 1
#define LC1G3D2N                         BANKMASK(CLC1GLS2), 2
#define LC1G3D2T                         BANKMASK(CLC1GLS2), 3
#define LC1G3D3N                         BANKMASK(CLC1GLS2), 4
#define LC1G3D3T                         BANKMASK(CLC1GLS2), 5
#define LC1G3D4N                         BANKMASK(CLC1GLS2), 6
#define LC1G3D4T                         BANKMASK(CLC1GLS2), 7
#define LC1G3POL                         BANKMASK(CLC1POL), 2
#define LC1G4D1N                         BANKMASK(CLC1GLS3), 0
#define LC1G4D1T                         BANKMASK(CLC1GLS3), 1
#define LC1G4D2N                         BANKMASK(CLC1GLS3), 2
#define LC1G4D2T                         BANKMASK(CLC1GLS3), 3
#define LC1G4D3N                         BANKMASK(CLC1GLS3), 4
#define LC1G4D3T                         BANKMASK(CLC1GLS3), 5
#define LC1G4D4N                         BANKMASK(CLC1GLS3), 6
#define LC1G4D4T                         BANKMASK(CLC1GLS3), 7
#define LC1G4POL                         BANKMASK(CLC1POL), 3
#define LC1INTN                          BANKMASK(CLC1CON), 3
#define LC1INTP                          BANKMASK(CLC1CON), 4
#define LC1MODE0                         BANKMASK(CLC1CON), 0
#define LC1MODE1                         BANKMASK(CLC1CON), 1
#define LC1MODE2                         BANKMASK(CLC1CON), 2
#define LC1OUT                           BANKMASK(CLC1CON), 5
#define LC1POL                           BANKMASK(CLC1POL), 7
#define LC2D1S0                          BANKMASK(CLC2SEL0), 0
#define LC2D1S1                          BANKMASK(CLC2SEL0), 1
#define LC2D1S2                          BANKMASK(CLC2SEL0), 2
#define LC2D1S3                          BANKMASK(CLC2SEL0), 3
#define LC2D1S4                          BANKMASK(CLC2SEL0), 4
#define LC2D1S5                          BANKMASK(CLC2SEL0), 5
#define LC2D2S0                          BANKMASK(CLC2SEL1), 0
#define LC2D2S1                          BANKMASK(CLC2SEL1), 1
#define LC2D2S2                          BANKMASK(CLC2SEL1), 2
#define LC2D2S3                          BANKMASK(CLC2SEL1), 3
#define LC2D2S4                          BANKMASK(CLC2SEL1), 4
#define LC2D2S5                          BANKMASK(CLC2SEL1), 5
#define LC2D3S0                          BANKMASK(CLC2SEL2), 0
#define LC2D3S1                          BANKMASK(CLC2SEL2), 1
#define LC2D3S2                          BANKMASK(CLC2SEL2), 2
#define LC2D3S3                          BANKMASK(CLC2SEL2), 3
#define LC2D3S4                          BANKMASK(CLC2SEL2), 4
#define LC2D3S5                          BANKMASK(CLC2SEL2), 5
#define LC2D4S0                          BANKMASK(CLC2SEL3), 0
#define LC2D4S1                          BANKMASK(CLC2SEL3), 1
#define LC2D4S2                          BANKMASK(CLC2SEL3), 2
#define LC2D4S3                          BANKMASK(CLC2SEL3), 3
#define LC2D4S4                          BANKMASK(CLC2SEL3), 4
#define LC2D4S5                          BANKMASK(CLC2SEL3), 5
#define LC2EN                            BANKMASK(CLC2CON), 7
#define LC2G1D1N                         BANKMASK(CLC2GLS0), 0
#define LC2G1D1T                         BANKMASK(CLC2GLS0), 1
#define LC2G1D2N                         BANKMASK(CLC2GLS0), 2
#define LC2G1D2T                         BANKMASK(CLC2GLS0), 3
#define LC2G1D3N                         BANKMASK(CLC2GLS0), 4
#define LC2G1D3T                         BANKMASK(CLC2GLS0), 5
#define LC2G1D4N                         BANKMASK(CLC2GLS0), 6
#define LC2G1D4T                         BANKMASK(CLC2GLS0), 7
#define LC2G1POL                         BANKMASK(CLC2POL), 0
#define LC2G2D1N                         BANKMASK(CLC2GLS1), 0
#define LC2G2D1T                         BANKMASK(CLC2GLS1), 1
#define LC2G2D2N                         BANKMASK(CLC2GLS1), 2
#define LC2G2D2T                         BANKMASK(CLC2GLS1), 3
#define LC2G2D3N                         BANKMASK(CLC2GLS1), 4
#define LC2G2D3T                         BANKMASK(CLC2GLS1), 5
#define LC2G2D4N                         BANKMASK(CLC2GLS1), 6
#define LC2G2D4T                         BANKMASK(CLC2GLS1), 7
#define LC2G2POL                         BANKMASK(CLC2POL), 1
#define LC2G3D1N                         BANKMASK(CLC2GLS2), 0
#define LC2G3D1T                         BANKMASK(CLC2GLS2), 1
#define LC2G3D2N                         BANKMASK(CLC2GLS2), 2
#define LC2G3D2T                         BANKMASK(CLC2GLS2), 3
#define LC2G3D3N                         BANKMASK(CLC2GLS2), 4
#define LC2G3D3T                         BANKMASK(CLC2GLS2), 5
#define LC2G3D4N                         BANKMASK(CLC2GLS2), 6
#define LC2G3D4T                         BANKMASK(CLC2GLS2), 7
#define LC2G3POL                         BANKMASK(CLC2POL), 2
#define LC2G4D1N                         BANKMASK(CLC2GLS3), 0
#define LC2G4D1T                         BANKMASK(CLC2GLS3), 1
#define LC2G4D2N                         BANKMASK(CLC2GLS3), 2
#define LC2G4D2T                         BANKMASK(CLC2GLS3), 3
#define LC2G4D3N                         BANKMASK(CLC2GLS3), 4
#define LC2G4D3T                         BANKMASK(CLC2GLS3), 5
#define LC2G4D4N                         BANKMASK(CLC2GLS3), 6
#define LC2G4D4T                         BANKMASK(CLC2GLS3), 7
#define LC2G4POL                         BANKMASK(CLC2POL), 3
#define LC2INTN                          BANKMASK(CLC2CON), 3
#define LC2INTP                          BANKMASK(CLC2CON), 4
#define LC2MODE0                         BANKMASK(CLC2CON), 0
#define LC2MODE1                         BANKMASK(CLC2CON), 1
#define LC2MODE2                         BANKMASK(CLC2CON), 2
#define LC2OUT                           BANKMASK(CLC2CON), 5
#define LC2POL                           BANKMASK(CLC2POL), 7
#define LC3D1S0                          BANKMASK(CLC3SEL0), 0
#define LC3D1S1                          BANKMASK(CLC3SEL0), 1
#define LC3D1S2                          BANKMASK(CLC3SEL0), 2
#define LC3D1S3                          BANKMASK(CLC3SEL0), 3
#define LC3D1S4                          BANKMASK(CLC3SEL0), 4
#define LC3D1S5                          BANKMASK(CLC3SEL0), 5
#define LC3D2S0                          BANKMASK(CLC3SEL1), 0
#define LC3D2S1                          BANKMASK(CLC3SEL1), 1
#define LC3D2S2                          BANKMASK(CLC3SEL1), 2
#define LC3D2S3                          BANKMASK(CLC3SEL1), 3
#define LC3D2S4                          BANKMASK(CLC3SEL1), 4
#define LC3D2S5                          BANKMASK(CLC3SEL1), 5
#define LC3D3S0                          BANKMASK(CLC3SEL2), 0
#define LC3D3S1                          BANKMASK(CLC3SEL2), 1
#define LC3D3S2                          BANKMASK(CLC3SEL2), 2
#define LC3D3S3                          BANKMASK(CLC3SEL2), 3
#define LC3D3S4                          BANKMASK(CLC3SEL2), 4
#define LC3D3S5                          BANKMASK(CLC3SEL2), 5
#define LC3D4S0                          BANKMASK(CLC3SEL3), 0
#define LC3D4S1                          BANKMASK(CLC3SEL3), 1
#define LC3D4S2                          BANKMASK(CLC3SEL3), 2
#define LC3D4S3                          BANKMASK(CLC3SEL3), 3
#define LC3D4S4                          BANKMASK(CLC3SEL3), 4
#define LC3D4S5                          BANKMASK(CLC3SEL3), 5
#define LC3EN                            BANKMASK(CLC3CON), 7
#define LC3G1D1N                         BANKMASK(CLC3GLS0), 0
#define LC3G1D1T                         BANKMASK(CLC3GLS0), 1
#define LC3G1D2N                         BANKMASK(CLC3GLS0), 2
#define LC3G1D2T                         BANKMASK(CLC3GLS0), 3
#define LC3G1D3N                         BANKMASK(CLC3GLS0), 4
#define LC3G1D3T                         BANKMASK(CLC3GLS0), 5
#define LC3G1D4N                         BANKMASK(CLC3GLS0), 6
#define LC3G1D4T                         BANKMASK(CLC3GLS0), 7
#define LC3G1POL                         BANKMASK(CLC3POL), 0
#define LC3G2D1N                         BANKMASK(CLC3GLS1), 0
#define LC3G2D1T                         BANKMASK(CLC3GLS1), 1
#define LC3G2D2N                         BANKMASK(CLC3GLS1), 2
#define LC3G2D2T                         BANKMASK(CLC3GLS1), 3
#define LC3G2D3N                         BANKMASK(CLC3GLS1), 4
#define LC3G2D3T                         BANKMASK(CLC3GLS1), 5
#define LC3G2D4N                         BANKMASK(CLC3GLS1), 6
#define LC3G2D4T                         BANKMASK(CLC3GLS1), 7
#define LC3G2POL                         BANKMASK(CLC3POL), 1
#define LC3G3D1N                         BANKMASK(CLC3GLS2), 0
#define LC3G3D1T                         BANKMASK(CLC3GLS2), 1
#define LC3G3D2N                         BANKMASK(CLC3GLS2), 2
#define LC3G3D2T                         BANKMASK(CLC3GLS2), 3
#define LC3G3D3N                         BANKMASK(CLC3GLS2), 4
#define LC3G3D3T                         BANKMASK(CLC3GLS2), 5
#define LC3G3D4N                         BANKMASK(CLC3GLS2), 6
#define LC3G3D4T                         BANKMASK(CLC3GLS2), 7
#define LC3G3POL                         BANKMASK(CLC3POL), 2
#define LC3G4D1N                         BANKMASK(CLC3GLS3), 0
#define LC3G4D1T                         BANKMASK(CLC3GLS3), 1
#define LC3G4D2N                         BANKMASK(CLC3GLS3), 2
#define LC3G4D2T                         BANKMASK(CLC3GLS3), 3
#define LC3G4D3N                         BANKMASK(CLC3GLS3), 4
#define LC3G4D3T                         BANKMASK(CLC3GLS3), 5
#define LC3G4D4N                         BANKMASK(CLC3GLS3), 6
#define LC3G4D4T                         BANKMASK(CLC3GLS3), 7
#define LC3G4POL                         BANKMASK(CLC3POL), 3
#define LC3INTN                          BANKMASK(CLC3CON), 3
#define LC3INTP                          BANKMASK(CLC3CON), 4
#define LC3MODE0                         BANKMASK(CLC3CON), 0
#define LC3MODE1                         BANKMASK(CLC3CON), 1
#define LC3MODE2                         BANKMASK(CLC3CON), 2
#define LC3OUT                           BANKMASK(CLC3CON), 5
#define LC3POL                           BANKMASK(CLC3POL), 7
#define LC4D1S0                          BANKMASK(CLC4SEL0), 0
#define LC4D1S1                          BANKMASK(CLC4SEL0), 1
#define LC4D1S2                          BANKMASK(CLC4SEL0), 2
#define LC4D1S3                          BANKMASK(CLC4SEL0), 3
#define LC4D1S4                          BANKMASK(CLC4SEL0), 4
#define LC4D1S5                          BANKMASK(CLC4SEL0), 5
#define LC4D2S0                          BANKMASK(CLC4SEL1), 0
#define LC4D2S1                          BANKMASK(CLC4SEL1), 1
#define LC4D2S2                          BANKMASK(CLC4SEL1), 2
#define LC4D2S3                          BANKMASK(CLC4SEL1), 3
#define LC4D2S4                          BANKMASK(CLC4SEL1), 4
#define LC4D2S5                          BANKMASK(CLC4SEL1), 5
#define LC4D3S0                          BANKMASK(CLC4SEL2), 0
#define LC4D3S1                          BANKMASK(CLC4SEL2), 1
#define LC4D3S2                          BANKMASK(CLC4SEL2), 2
#define LC4D3S3                          BANKMASK(CLC4SEL2), 3
#define LC4D3S4                          BANKMASK(CLC4SEL2), 4
#define LC4D3S5                          BANKMASK(CLC4SEL2), 5
#define LC4D4S0                          BANKMASK(CLC4SEL3), 0
#define LC4D4S1                          BANKMASK(CLC4SEL3), 1
#define LC4D4S2                          BANKMASK(CLC4SEL3), 2
#define LC4D4S3                          BANKMASK(CLC4SEL3), 3
#define LC4D4S4                          BANKMASK(CLC4SEL3), 4
#define LC4D4S5                          BANKMASK(CLC4SEL3), 5
#define LC4EN                            BANKMASK(CLC4CON), 7
#define LC4G1D1N                         BANKMASK(CLC4GLS0), 0
#define LC4G1D1T                         BANKMASK(CLC4GLS0), 1
#define LC4G1D2N                         BANKMASK(CLC4GLS0), 2
#define LC4G1D2T                         BANKMASK(CLC4GLS0), 3
#define LC4G1D3N                         BANKMASK(CLC4GLS0), 4
#define LC4G1D3T                         BANKMASK(CLC4GLS0), 5
#define LC4G1D4N                         BANKMASK(CLC4GLS0), 6
#define LC4G1D4T                         BANKMASK(CLC4GLS0), 7
#define LC4G1POL                         BANKMASK(CLC4POL), 0
#define LC4G2D1N                         BANKMASK(CLC4GLS1), 0
#define LC4G2D1T                         BANKMASK(CLC4GLS1), 1
#define LC4G2D2N                         BANKMASK(CLC4GLS1), 2
#define LC4G2D2T                         BANKMASK(CLC4GLS1), 3
#define LC4G2D3N                         BANKMASK(CLC4GLS1), 4
#define LC4G2D3T                         BANKMASK(CLC4GLS1), 5
#define LC4G2D4N                         BANKMASK(CLC4GLS1), 6
#define LC4G2D4T                         BANKMASK(CLC4GLS1), 7
#define LC4G2POL                         BANKMASK(CLC4POL), 1
#define LC4G3D1N                         BANKMASK(CLC4GLS2), 0
#define LC4G3D1T                         BANKMASK(CLC4GLS2), 1
#define LC4G3D2N                         BANKMASK(CLC4GLS2), 2
#define LC4G3D2T                         BANKMASK(CLC4GLS2), 3
#define LC4G3D3N                         BANKMASK(CLC4GLS2), 4
#define LC4G3D3T                         BANKMASK(CLC4GLS2), 5
#define LC4G3D4N                         BANKMASK(CLC4GLS2), 6
#define LC4G3D4T                         BANKMASK(CLC4GLS2), 7
#define LC4G3POL                         BANKMASK(CLC4POL), 2
#define LC4G4D1N                         BANKMASK(CLC4GLS3), 0
#define LC4G4D1T                         BANKMASK(CLC4GLS3), 1
#define LC4G4D2N                         BANKMASK(CLC4GLS3), 2
#define LC4G4D2T                         BANKMASK(CLC4GLS3), 3
#define LC4G4D3N                         BANKMASK(CLC4GLS3), 4
#define LC4G4D3T                         BANKMASK(CLC4GLS3), 5
#define LC4G4D4N                         BANKMASK(CLC4GLS3), 6
#define LC4G4D4T                         BANKMASK(CLC4GLS3), 7
#define LC4G4POL                         BANKMASK(CLC4POL), 3
#define LC4INTN                          BANKMASK(CLC4CON), 3
#define LC4INTP                          BANKMASK(CLC4CON), 4
#define LC4MODE0                         BANKMASK(CLC4CON), 0
#define LC4MODE1                         BANKMASK(CLC4CON), 1
#define LC4MODE2                         BANKMASK(CLC4CON), 2
#define LC4OUT                           BANKMASK(CLC4CON), 5
#define LC4POL                           BANKMASK(CLC4POL), 7
#define LD                               BANKMASK(CWG1CON0), 6
#define LDAR0                            BANKMASK(SCANLADRL), 0
#define LDAR1                            BANKMASK(SCANLADRL), 1
#define LFIOFR                           BANKMASK(OSCSTAT), 1
#define LSAC0                            BANKMASK(CWG1AS0), 2
#define LSAC1                            BANKMASK(CWG1AS0), 3
#define LSBD0                            BANKMASK(CWG1AS0), 4
#define LSBD1                            BANKMASK(CWG1AS0), 5
#define LWLO                             BANKMASK(PMCON1), 5
#define MC1OUT                           BANKMASK(CMOUT), 0
#define MC2OUT                           BANKMASK(CMOUT), 1
#define MFIOFR                           BANKMASK(OSCSTAT), 2
#define MISS0                            BANKMASK(AT1MISSL), 0
#define MISS1                            BANKMASK(AT1MISSL), 1
#define MISS10                           BANKMASK(AT1MISSH), 2
#define MISS11                           BANKMASK(AT1MISSH), 3
#define MISS12                           BANKMASK(AT1MISSH), 4
#define MISS13                           BANKMASK(AT1MISSH), 5
#define MISS14                           BANKMASK(AT1MISSH), 6
#define MISS15                           BANKMASK(AT1MISSH), 7
#define MISS2                            BANKMASK(AT1MISSL), 2
#define MISS3                            BANKMASK(AT1MISSL), 3
#define MISS4                            BANKMASK(AT1MISSL), 4
#define MISS5                            BANKMASK(AT1MISSL), 5
#define MISS6                            BANKMASK(AT1MISSL), 6
#define MISS7                            BANKMASK(AT1MISSL), 7
#define MISS8                            BANKMASK(AT1MISSH), 0
#define MISS9                            BANKMASK(AT1MISSH), 1
#define MLC1OUT                          BANKMASK(CLCDATA), 0
#define MLC2OUT                          BANKMASK(CLCDATA), 1
#define MLC3OUT                          BANKMASK(CLCDATA), 2
#define MLC4OUT                          BANKMASK(CLCDATA), 3
#define MODE                             BANKMASK(AT1CON0), 0
#define MPP                              BANKMASK(AT1CON1), 2
#define MSK0                             BANKMASK(SSP1MSK), 0
#define MSK1                             BANKMASK(SSP1MSK), 1
#define MSK2                             BANKMASK(SSP1MSK), 2
#define MSK3                             BANKMASK(SSP1MSK), 3
#define MSK4                             BANKMASK(SSP1MSK), 4
#define MSK5                             BANKMASK(SSP1MSK), 5
#define MSK6                             BANKMASK(SSP1MSK), 6
#define MSK7                             BANKMASK(SSP1MSK), 7
#define ODA0                             BANKMASK(ODCONA), 0
#define ODA1                             BANKMASK(ODCONA), 1
#define ODA2                             BANKMASK(ODCONA), 2
#define ODA4                             BANKMASK(ODCONA), 4
#define ODA5                             BANKMASK(ODCONA), 5
#define ODC0                             BANKMASK(ODCONC), 0
#define ODC1                             BANKMASK(ODCONC), 1
#define ODC2                             BANKMASK(ODCONC), 2
#define ODC3                             BANKMASK(ODCONC), 3
#define ODC4                             BANKMASK(ODCONC), 4
#define ODC5                             BANKMASK(ODCONC), 5
#define OERR                             BANKMASK(RC1STA), 1
#define OSCFIE                           BANKMASK(PIE2), 7
#define OSFIF                            BANKMASK(PIR2), 7
#define OSTS                             BANKMASK(OSCSTAT), 5
#define OUT0                             BANKMASK(PID1OUTLL), 0
#define OUT1                             BANKMASK(PID1OUTLL), 1
#define OUT10                            BANKMASK(PID1OUTLH), 2
#define OUT11                            BANKMASK(PID1OUTLH), 3
#define OUT12                            BANKMASK(PID1OUTLH), 4
#define OUT13                            BANKMASK(PID1OUTLH), 5
#define OUT14                            BANKMASK(PID1OUTLH), 6
#define OUT15                            BANKMASK(PID1OUTLH), 7
#define OUT16                            BANKMASK(PID1OUTHL), 0
#define OUT17                            BANKMASK(PID1OUTHL), 1
#define OUT18                            BANKMASK(PID1OUTHL), 2
#define OUT19                            BANKMASK(PID1OUTHL), 3
#define OUT2                             BANKMASK(PID1OUTLL), 2
#define OUT20                            BANKMASK(PID1OUTHL), 4
#define OUT21                            BANKMASK(PID1OUTHL), 5
#define OUT22                            BANKMASK(PID1OUTHL), 6
#define OUT23                            BANKMASK(PID1OUTHL), 7
#define OUT24                            BANKMASK(PID1OUTHH), 0
#define OUT25                            BANKMASK(PID1OUTHH), 1
#define OUT26                            BANKMASK(PID1OUTHH), 2
#define OUT27                            BANKMASK(PID1OUTHH), 3
#define OUT28                            BANKMASK(PID1OUTHH), 4
#define OUT29                            BANKMASK(PID1OUTHH), 5
#define OUT3                             BANKMASK(PID1OUTLL), 3
#define OUT30                            BANKMASK(PID1OUTHH), 6
#define OUT31                            BANKMASK(PID1OUTHH), 7
#define OUT32                            BANKMASK(PID1OUTU), 0
#define OUT33                            BANKMASK(PID1OUTU), 1
#define OUT34                            BANKMASK(PID1OUTU), 2
#define OUT35                            BANKMASK(PID1OUTU), 3
#define OUT4                             BANKMASK(PID1OUTLL), 4
#define OUT5                             BANKMASK(PID1OUTLL), 5
#define OUT6                             BANKMASK(PID1OUTLL), 6
#define OUT7                             BANKMASK(PID1OUTLL), 7
#define OUT8                             BANKMASK(PID1OUTLH), 0
#define OUT9                             BANKMASK(PID1OUTLH), 1
#define OVRA                             BANKMASK(CWG1OCON0), 4
#define OVRB                             BANKMASK(CWG1OCON0), 5
#define OVRC                             BANKMASK(CWG1OCON0), 6
#define OVRD                             BANKMASK(CWG1OCON0), 7
#define P3TSEL0                          BANKMASK(CCPTMRS), 4
#define P3TSEL1                          BANKMASK(CCPTMRS), 5
#define P4TSEL0                          BANKMASK(CCPTMRS), 6
#define P4TSEL1                          BANKMASK(CCPTMRS), 7
#define PCIE                             BANKMASK(SSP1CON3), 6
#define PEIE                             BANKMASK(INTCON), 6
#define PEN                              BANKMASK(SSP1CON2), 2
#define PER0                             BANKMASK(AT1PERL), 0
#define PER1                             BANKMASK(AT1PERL), 1
#define PER10                            BANKMASK(AT1PERH), 2
#define PER11                            BANKMASK(AT1PERH), 3
#define PER12                            BANKMASK(AT1PERH), 4
#define PER13                            BANKMASK(AT1PERH), 5
#define PER14                            BANKMASK(AT1PERH), 6
#define PER15                            BANKMASK(AT1PERH), 7
#define PER2                             BANKMASK(AT1PERL), 2
#define PER3                             BANKMASK(AT1PERL), 3
#define PER4                             BANKMASK(AT1PERL), 4
#define PER5                             BANKMASK(AT1PERL), 5
#define PER6                             BANKMASK(AT1PERL), 6
#define PER7                             BANKMASK(AT1PERL), 7
#define PER8                             BANKMASK(AT1PERH), 0
#define PER9                             BANKMASK(AT1PERH), 1
#define PERH0                            BANKMASK(AT1PERH), 0
#define PERH1                            BANKMASK(AT1PERH), 1
#define PERH2                            BANKMASK(AT1PERH), 2
#define PERH3                            BANKMASK(AT1PERH), 3
#define PERH4                            BANKMASK(AT1PERH), 4
#define PERH5                            BANKMASK(AT1PERH), 5
#define PERH6                            BANKMASK(AT1PERH), 6
#define PERH7                            BANKMASK(AT1PERH), 7
#define PERL0                            BANKMASK(AT1PERL), 0
#define PERL1                            BANKMASK(AT1PERL), 1
#define PERL2                            BANKMASK(AT1PERL), 2
#define PERL3                            BANKMASK(AT1PERL), 3
#define PERL4                            BANKMASK(AT1PERL), 4
#define PERL5                            BANKMASK(AT1PERL), 5
#define PERL6                            BANKMASK(AT1PERL), 6
#define PERL7                            BANKMASK(AT1PERL), 7
#define PHP                              BANKMASK(AT1CON1), 6
#define PHS0                             BANKMASK(AT1PHSL), 0
#define PHS1                             BANKMASK(AT1PHSL), 1
#define PHS2                             BANKMASK(AT1PHSL), 2
#define PHS3                             BANKMASK(AT1PHSL), 3
#define PHS4                             BANKMASK(AT1PHSL), 4
#define PHS5                             BANKMASK(AT1PHSL), 5
#define PHS6                             BANKMASK(AT1PHSL), 6
#define PHS7                             BANKMASK(AT1PHSL), 7
#define PHS8                             BANKMASK(AT1PHSH), 0
#define PHS9                             BANKMASK(AT1PHSH), 1
#define PHSL8                            BANKMASK(AT1PHSH), 0
#define PHSL9                            BANKMASK(AT1PHSH), 1
#define PID1ACC0                         BANKMASK(PID1ACCLL), 0
#define PID1ACC1                         BANKMASK(PID1ACCLL), 1
#define PID1ACC10                        BANKMASK(PID1ACCLH), 2
#define PID1ACC11                        BANKMASK(PID1ACCLH), 3
#define PID1ACC12                        BANKMASK(PID1ACCLH), 4
#define PID1ACC13                        BANKMASK(PID1ACCLH), 5
#define PID1ACC14                        BANKMASK(PID1ACCLH), 6
#define PID1ACC15                        BANKMASK(PID1ACCLH), 7
#define PID1ACC16                        BANKMASK(PID1ACCHL), 0
#define PID1ACC17                        BANKMASK(PID1ACCHL), 1
#define PID1ACC18                        BANKMASK(PID1ACCHL), 2
#define PID1ACC19                        BANKMASK(PID1ACCHL), 3
#define PID1ACC2                         BANKMASK(PID1ACCLL), 2
#define PID1ACC20                        BANKMASK(PID1ACCHL), 4
#define PID1ACC21                        BANKMASK(PID1ACCHL), 5
#define PID1ACC22                        BANKMASK(PID1ACCHL), 6
#define PID1ACC23                        BANKMASK(PID1ACCHL), 7
#define PID1ACC24                        BANKMASK(PID1ACCHH), 0
#define PID1ACC25                        BANKMASK(PID1ACCHH), 1
#define PID1ACC26                        BANKMASK(PID1ACCHH), 2
#define PID1ACC27                        BANKMASK(PID1ACCHH), 3
#define PID1ACC28                        BANKMASK(PID1ACCHH), 4
#define PID1ACC29                        BANKMASK(PID1ACCHH), 5
#define PID1ACC3                         BANKMASK(PID1ACCLL), 3
#define PID1ACC30                        BANKMASK(PID1ACCHH), 6
#define PID1ACC31                        BANKMASK(PID1ACCHH), 7
#define PID1ACC32                        BANKMASK(PID1ACCU), 0
#define PID1ACC33                        BANKMASK(PID1ACCU), 1
#define PID1ACC34                        BANKMASK(PID1ACCU), 2
#define PID1ACC4                         BANKMASK(PID1ACCLL), 4
#define PID1ACC5                         BANKMASK(PID1ACCLL), 5
#define PID1ACC6                         BANKMASK(PID1ACCLL), 6
#define PID1ACC7                         BANKMASK(PID1ACCLL), 7
#define PID1ACC8                         BANKMASK(PID1ACCLH), 0
#define PID1ACC9                         BANKMASK(PID1ACCLH), 1
#define PID1BUSY                         BANKMASK(PID1CON), 6
#define PID1DIE                          BANKMASK(PIE5), 0
#define PID1DIF                          BANKMASK(PIR5), 0
#define PID1EIE                          BANKMASK(PIE5), 1
#define PID1EIF                          BANKMASK(PIR5), 1
#define PID1EN                           BANKMASK(PID1CON), 7
#define PID1IN0                          BANKMASK(PID1INL), 0
#define PID1IN1                          BANKMASK(PID1INL), 1
#define PID1IN10                         BANKMASK(PID1INH), 2
#define PID1IN11                         BANKMASK(PID1INH), 3
#define PID1IN12                         BANKMASK(PID1INH), 4
#define PID1IN13                         BANKMASK(PID1INH), 5
#define PID1IN14                         BANKMASK(PID1INH), 6
#define PID1IN15                         BANKMASK(PID1INH), 7
#define PID1IN2                          BANKMASK(PID1INL), 2
#define PID1IN3                          BANKMASK(PID1INL), 3
#define PID1IN4                          BANKMASK(PID1INL), 4
#define PID1IN5                          BANKMASK(PID1INL), 5
#define PID1IN6                          BANKMASK(PID1INL), 6
#define PID1IN7                          BANKMASK(PID1INL), 7
#define PID1IN8                          BANKMASK(PID1INH), 0
#define PID1IN9                          BANKMASK(PID1INH), 1
#define PID1K10                          BANKMASK(PID1K1L), 0
#define PID1K11                          BANKMASK(PID1K1L), 1
#define PID1K110                         BANKMASK(PID1K1H), 2
#define PID1K111                         BANKMASK(PID1K1H), 3
#define PID1K112                         BANKMASK(PID1K1H), 4
#define PID1K113                         BANKMASK(PID1K1H), 5
#define PID1K114                         BANKMASK(PID1K1H), 6
#define PID1K115                         BANKMASK(PID1K1H), 7
#define PID1K12                          BANKMASK(PID1K1L), 2
#define PID1K13                          BANKMASK(PID1K1L), 3
#define PID1K14                          BANKMASK(PID1K1L), 4
#define PID1K15                          BANKMASK(PID1K1L), 5
#define PID1K16                          BANKMASK(PID1K1L), 6
#define PID1K17                          BANKMASK(PID1K1L), 7
#define PID1K18                          BANKMASK(PID1K1H), 0
#define PID1K19                          BANKMASK(PID1K1H), 1
#define PID1K20                          BANKMASK(PID1K2L), 0
#define PID1K21                          BANKMASK(PID1K2L), 1
#define PID1K210                         BANKMASK(PID1K2H), 2
#define PID1K211                         BANKMASK(PID1K2H), 3
#define PID1K212                         BANKMASK(PID1K2H), 4
#define PID1K213                         BANKMASK(PID1K2H), 5
#define PID1K214                         BANKMASK(PID1K2H), 6
#define PID1K215                         BANKMASK(PID1K2H), 7
#define PID1K22                          BANKMASK(PID1K2L), 2
#define PID1K23                          BANKMASK(PID1K2L), 3
#define PID1K24                          BANKMASK(PID1K2L), 4
#define PID1K25                          BANKMASK(PID1K2L), 5
#define PID1K26                          BANKMASK(PID1K2L), 6
#define PID1K27                          BANKMASK(PID1K2L), 7
#define PID1K28                          BANKMASK(PID1K2H), 0
#define PID1K29                          BANKMASK(PID1K2H), 1
#define PID1K30                          BANKMASK(PID1K3L), 0
#define PID1K31                          BANKMASK(PID1K3L), 1
#define PID1K310                         BANKMASK(PID1K3H), 2
#define PID1K311                         BANKMASK(PID1K3H), 3
#define PID1K312                         BANKMASK(PID1K3H), 4
#define PID1K313                         BANKMASK(PID1K3H), 5
#define PID1K314                         BANKMASK(PID1K3H), 6
#define PID1K315                         BANKMASK(PID1K3H), 7
#define PID1K32                          BANKMASK(PID1K3L), 2
#define PID1K33                          BANKMASK(PID1K3L), 3
#define PID1K34                          BANKMASK(PID1K3L), 4
#define PID1K35                          BANKMASK(PID1K3L), 5
#define PID1K36                          BANKMASK(PID1K3L), 6
#define PID1K37                          BANKMASK(PID1K3L), 7
#define PID1K38                          BANKMASK(PID1K3H), 0
#define PID1K39                          BANKMASK(PID1K3H), 1
#define PID1MODE0                        BANKMASK(PID1CON), 0
#define PID1MODE1                        BANKMASK(PID1CON), 1
#define PID1MODE2                        BANKMASK(PID1CON), 2
#define PID1OUT0                         BANKMASK(PID1OUTLL), 0
#define PID1OUT1                         BANKMASK(PID1OUTLL), 1
#define PID1OUT10                        BANKMASK(PID1OUTLH), 2
#define PID1OUT11                        BANKMASK(PID1OUTLH), 3
#define PID1OUT12                        BANKMASK(PID1OUTLH), 4
#define PID1OUT13                        BANKMASK(PID1OUTLH), 5
#define PID1OUT14                        BANKMASK(PID1OUTLH), 6
#define PID1OUT15                        BANKMASK(PID1OUTLH), 7
#define PID1OUT16                        BANKMASK(PID1OUTHL), 0
#define PID1OUT17                        BANKMASK(PID1OUTHL), 1
#define PID1OUT18                        BANKMASK(PID1OUTHL), 2
#define PID1OUT19                        BANKMASK(PID1OUTHL), 3
#define PID1OUT2                         BANKMASK(PID1OUTLL), 2
#define PID1OUT20                        BANKMASK(PID1OUTHL), 4
#define PID1OUT21                        BANKMASK(PID1OUTHL), 5
#define PID1OUT22                        BANKMASK(PID1OUTHL), 6
#define PID1OUT23                        BANKMASK(PID1OUTHL), 7
#define PID1OUT24                        BANKMASK(PID1OUTHH), 0
#define PID1OUT25                        BANKMASK(PID1OUTHH), 1
#define PID1OUT26                        BANKMASK(PID1OUTHH), 2
#define PID1OUT27                        BANKMASK(PID1OUTHH), 3
#define PID1OUT28                        BANKMASK(PID1OUTHH), 4
#define PID1OUT29                        BANKMASK(PID1OUTHH), 5
#define PID1OUT3                         BANKMASK(PID1OUTLL), 3
#define PID1OUT30                        BANKMASK(PID1OUTHH), 6
#define PID1OUT31                        BANKMASK(PID1OUTHH), 7
#define PID1OUT32                        BANKMASK(PID1OUTU), 0
#define PID1OUT33                        BANKMASK(PID1OUTU), 1
#define PID1OUT34                        BANKMASK(PID1OUTU), 2
#define PID1OUT35                        BANKMASK(PID1OUTU), 3
#define PID1OUT4                         BANKMASK(PID1OUTLL), 4
#define PID1OUT5                         BANKMASK(PID1OUTLL), 5
#define PID1OUT6                         BANKMASK(PID1OUTLL), 6
#define PID1OUT7                         BANKMASK(PID1OUTLL), 7
#define PID1OUT8                         BANKMASK(PID1OUTLH), 0
#define PID1OUT9                         BANKMASK(PID1OUTLH), 1
#define PID1SET0                         BANKMASK(PID1SETL), 0
#define PID1SET1                         BANKMASK(PID1SETL), 1
#define PID1SET10                        BANKMASK(PID1SETH), 2
#define PID1SET11                        BANKMASK(PID1SETH), 3
#define PID1SET12                        BANKMASK(PID1SETH), 4
#define PID1SET13                        BANKMASK(PID1SETH), 5
#define PID1SET14                        BANKMASK(PID1SETH), 6
#define PID1SET15                        BANKMASK(PID1SETH), 7
#define PID1SET2                         BANKMASK(PID1SETL), 2
#define PID1SET3                         BANKMASK(PID1SETL), 3
#define PID1SET4                         BANKMASK(PID1SETL), 4
#define PID1SET5                         BANKMASK(PID1SETL), 5
#define PID1SET6                         BANKMASK(PID1SETL), 6
#define PID1SET7                         BANKMASK(PID1SETL), 7
#define PID1SET8                         BANKMASK(PID1SETH), 0
#define PID1SET9                         BANKMASK(PID1SETH), 1
#define PID1Z10                          BANKMASK(PID1Z1L), 0
#define PID1Z11                          BANKMASK(PID1Z1L), 1
#define PID1Z110                         BANKMASK(PID1Z1H), 2
#define PID1Z111                         BANKMASK(PID1Z1H), 3
#define PID1Z112                         BANKMASK(PID1Z1H), 4
#define PID1Z113                         BANKMASK(PID1Z1H), 5
#define PID1Z114                         BANKMASK(PID1Z1H), 6
#define PID1Z115                         BANKMASK(PID1Z1H), 7
#define PID1Z116                         BANKMASK(PID1Z1U), 0
#define PID1Z12                          BANKMASK(PID1Z1L), 2
#define PID1Z13                          BANKMASK(PID1Z1L), 3
#define PID1Z14                          BANKMASK(PID1Z1L), 4
#define PID1Z15                          BANKMASK(PID1Z1L), 5
#define PID1Z16                          BANKMASK(PID1Z1L), 6
#define PID1Z17                          BANKMASK(PID1Z1L), 7
#define PID1Z18                          BANKMASK(PID1Z1H), 0
#define PID1Z19                          BANKMASK(PID1Z1H), 1
#define PID1Z20                          BANKMASK(PID1Z2L), 0
#define PID1Z21                          BANKMASK(PID1Z2L), 1
#define PID1Z210                         BANKMASK(PID1Z2H), 2
#define PID1Z211                         BANKMASK(PID1Z2H), 3
#define PID1Z212                         BANKMASK(PID1Z2H), 4
#define PID1Z213                         BANKMASK(PID1Z2H), 5
#define PID1Z214                         BANKMASK(PID1Z2H), 6
#define PID1Z215                         BANKMASK(PID1Z2H), 7
#define PID1Z216                         BANKMASK(PID1Z2U), 0
#define PID1Z22                          BANKMASK(PID1Z2L), 2
#define PID1Z23                          BANKMASK(PID1Z2L), 3
#define PID1Z24                          BANKMASK(PID1Z2L), 4
#define PID1Z25                          BANKMASK(PID1Z2L), 5
#define PID1Z26                          BANKMASK(PID1Z2L), 6
#define PID1Z27                          BANKMASK(PID1Z2L), 7
#define PID1Z28                          BANKMASK(PID1Z2H), 0
#define PID1Z29                          BANKMASK(PID1Z2H), 1
#define PLEN0                            BANKMASK(CRCCON1), 0
#define PLEN1                            BANKMASK(CRCCON1), 1
#define PLEN2                            BANKMASK(CRCCON1), 2
#define PLEN3                            BANKMASK(CRCCON1), 3
#define PLLR                             BANKMASK(OSCSTAT), 6
#define POLA                             BANKMASK(CWG1CON1), 0
#define POLB                             BANKMASK(CWG1CON1), 1
#define POLC                             BANKMASK(CWG1CON1), 2
#define POLD                             BANKMASK(CWG1CON1), 3
#define PPSLOCKED                        BANKMASK(PPSLOCK), 0
#define PREC                             BANKMASK(AT1CON0), 6
#define PRP                              BANKMASK(AT1CON1), 4
#define PS2                              BANKMASK(OPTION_REG), 2
#define PSA                              BANKMASK(OPTION_REG), 3
#define PSCNT0                           BANKMASK(WDTPSL), 0
#define PSCNT1                           BANKMASK(WDTPSL), 1
#define PSCNT10                          BANKMASK(WDTPSH), 2
#define PSCNT11                          BANKMASK(WDTPSH), 3
#define PSCNT12                          BANKMASK(WDTPSH), 4
#define PSCNT13                          BANKMASK(WDTPSH), 5
#define PSCNT14                          BANKMASK(WDTPSH), 6
#define PSCNT15                          BANKMASK(WDTPSH), 7
#define PSCNT16                          BANKMASK(WDTTMR), 0
#define PSCNT17                          BANKMASK(WDTTMR), 1
#define PSCNT2                           BANKMASK(WDTPSL), 2
#define PSCNT3                           BANKMASK(WDTPSL), 3
#define PSCNT4                           BANKMASK(WDTPSL), 4
#define PSCNT5                           BANKMASK(WDTPSL), 5
#define PSCNT6                           BANKMASK(WDTPSL), 6
#define PSCNT7                           BANKMASK(WDTPSL), 7
#define PSCNT8                           BANKMASK(WDTPSH), 0
#define PSCNT9                           BANKMASK(WDTPSH), 1
#define PWM3DC0                          BANKMASK(PWM3DCL), 6
#define PWM3DC1                          BANKMASK(PWM3DCL), 7
#define PWM3DC2                          BANKMASK(PWM3DCH), 0
#define PWM3DC3                          BANKMASK(PWM3DCH), 1
#define PWM3DC4                          BANKMASK(PWM3DCH), 2
#define PWM3DC5                          BANKMASK(PWM3DCH), 3
#define PWM3DC6                          BANKMASK(PWM3DCH), 4
#define PWM3DC7                          BANKMASK(PWM3DCH), 5
#define PWM3DC8                          BANKMASK(PWM3DCH), 6
#define PWM3DC9                          BANKMASK(PWM3DCH), 7
#define PWM3EN                           BANKMASK(PWM3CON), 7
#define PWM3OUT                          BANKMASK(PWM3CON), 5
#define PWM3POL                          BANKMASK(PWM3CON), 4
#define PWM4DC0                          BANKMASK(PWM4DCL), 6
#define PWM4DC1                          BANKMASK(PWM4DCL), 7
#define PWM4DC2                          BANKMASK(PWM4DCH), 0
#define PWM4DC3                          BANKMASK(PWM4DCH), 1
#define PWM4DC4                          BANKMASK(PWM4DCH), 2
#define PWM4DC5                          BANKMASK(PWM4DCH), 3
#define PWM4DC6                          BANKMASK(PWM4DCH), 4
#define PWM4DC7                          BANKMASK(PWM4DCH), 5
#define PWM4DC8                          BANKMASK(PWM4DCH), 6
#define PWM4DC9                          BANKMASK(PWM4DCH), 7
#define PWM4EN                           BANKMASK(PWM4CON), 7
#define PWM4OUT                          BANKMASK(PWM4CON), 5
#define PWM4POL                          BANKMASK(PWM4CON), 4
#define RA0                              BANKMASK(PORTA), 0
#define RA0PPS0                          BANKMASK(RA0PPS), 0
#define RA0PPS1                          BANKMASK(RA0PPS), 1
#define RA0PPS2                          BANKMASK(RA0PPS), 2
#define RA0PPS3                          BANKMASK(RA0PPS), 3
#define RA0PPS4                          BANKMASK(RA0PPS), 4
#define RA1                              BANKMASK(PORTA), 1
#define RA1PPS0                          BANKMASK(RA1PPS), 0
#define RA1PPS1                          BANKMASK(RA1PPS), 1
#define RA1PPS2                          BANKMASK(RA1PPS), 2
#define RA1PPS3                          BANKMASK(RA1PPS), 3
#define RA1PPS4                          BANKMASK(RA1PPS), 4
#define RA2                              BANKMASK(PORTA), 2
#define RA2PPS0                          BANKMASK(RA2PPS), 0
#define RA2PPS1                          BANKMASK(RA2PPS), 1
#define RA2PPS2                          BANKMASK(RA2PPS), 2
#define RA2PPS3                          BANKMASK(RA2PPS), 3
#define RA2PPS4                          BANKMASK(RA2PPS), 4
#define RA3                              BANKMASK(PORTA), 3
#define RA4                              BANKMASK(PORTA), 4
#define RA4PPS0                          BANKMASK(RA4PPS), 0
#define RA4PPS1                          BANKMASK(RA4PPS), 1
#define RA4PPS2                          BANKMASK(RA4PPS), 2
#define RA4PPS3                          BANKMASK(RA4PPS), 3
#define RA4PPS4                          BANKMASK(RA4PPS), 4
#define RA5                              BANKMASK(PORTA), 5
#define RA5PPS0                          BANKMASK(RA5PPS), 0
#define RA5PPS1                          BANKMASK(RA5PPS), 1
#define RA5PPS2                          BANKMASK(RA5PPS), 2
#define RA5PPS3                          BANKMASK(RA5PPS), 3
#define RA5PPS4                          BANKMASK(RA5PPS), 4
#define RC0                              BANKMASK(PORTC), 0
#define RC0PPS0                          BANKMASK(RC0PPS), 0
#define RC0PPS1                          BANKMASK(RC0PPS), 1
#define RC0PPS2                          BANKMASK(RC0PPS), 2
#define RC0PPS3                          BANKMASK(RC0PPS), 3
#define RC0PPS4                          BANKMASK(RC0PPS), 4
#define RC1                              BANKMASK(PORTC), 1
#define RC1PPS0                          BANKMASK(RC1PPS), 0
#define RC1PPS1                          BANKMASK(RC1PPS), 1
#define RC1PPS2                          BANKMASK(RC1PPS), 2
#define RC1PPS3                          BANKMASK(RC1PPS), 3
#define RC1PPS4                          BANKMASK(RC1PPS), 4
#define RC2                              BANKMASK(PORTC), 2
#define RC2PPS0                          BANKMASK(RC2PPS), 0
#define RC2PPS1                          BANKMASK(RC2PPS), 1
#define RC2PPS2                          BANKMASK(RC2PPS), 2
#define RC2PPS3                          BANKMASK(RC2PPS), 3
#define RC2PPS4                          BANKMASK(RC2PPS), 4
#define RC3                              BANKMASK(PORTC), 3
#define RC3PPS0                          BANKMASK(RC3PPS), 0
#define RC3PPS1                          BANKMASK(RC3PPS), 1
#define RC3PPS2                          BANKMASK(RC3PPS), 2
#define RC3PPS3                          BANKMASK(RC3PPS), 3
#define RC3PPS4                          BANKMASK(RC3PPS), 4
#define RC4                              BANKMASK(PORTC), 4
#define RC4PPS0                          BANKMASK(RC4PPS), 0
#define RC4PPS1                          BANKMASK(RC4PPS), 1
#define RC4PPS2                          BANKMASK(RC4PPS), 2
#define RC4PPS3                          BANKMASK(RC4PPS), 3
#define RC4PPS4                          BANKMASK(RC4PPS), 4
#define RC5                              BANKMASK(PORTC), 5
#define RC5PPS0                          BANKMASK(RC5PPS), 0
#define RC5PPS1                          BANKMASK(RC5PPS), 1
#define RC5PPS2                          BANKMASK(RC5PPS), 2
#define RC5PPS3                          BANKMASK(RC5PPS), 3
#define RC5PPS4                          BANKMASK(RC5PPS), 4
#define RCEN                             BANKMASK(SSP1CON2), 3
#define RCIDL                            BANKMASK(BAUD1CON), 6
#define RCIE                             BANKMASK(PIE1), 5
#define RCIF                             BANKMASK(PIR1), 5
#define RD                               BANKMASK(PMCON1), 0
#define REN                              BANKMASK(CWG1AS0), 6
#define RES0                             BANKMASK(AT1RESL), 0
#define RES1                             BANKMASK(AT1RESL), 1
#define RES2                             BANKMASK(AT1RESL), 2
#define RES3                             BANKMASK(AT1RESL), 3
#define RES4                             BANKMASK(AT1RESL), 4
#define RES5                             BANKMASK(AT1RESL), 5
#define RES6                             BANKMASK(AT1RESL), 6
#define RES7                             BANKMASK(AT1RESL), 7
#define RES8                             BANKMASK(AT1RESH), 0
#define RES9                             BANKMASK(AT1RESH), 1
#define RSEN                             BANKMASK(SSP1CON2), 1
#define RX9                              BANKMASK(RC1STA), 6
#define RX9D                             BANKMASK(RC1STA), 0
#define RXPPS0                           BANKMASK(RXPPS), 0
#define RXPPS1                           BANKMASK(RXPPS), 1
#define RXPPS2                           BANKMASK(RXPPS), 2
#define RXPPS3                           BANKMASK(RXPPS), 3
#define RXPPS4                           BANKMASK(RXPPS), 4
#define R_nW                             BANKMASK(SSP1STAT), 2
#define SBCDE                            BANKMASK(SSP1CON3), 2
#define SBOREN                           BANKMASK(BORCON), 7
#define SCANBUSY                         BANKMASK(SCANCON0), 5
#define SCANEN                           BANKMASK(SCANCON0), 7
#define SCANGO                           BANKMASK(SCANCON0), 6
#define SCANHADR0                        BANKMASK(SCANHADRL), 0
#define SCANHADR1                        BANKMASK(SCANHADRL), 1
#define SCANHADR10                       BANKMASK(SCANHADRH), 2
#define SCANHADR11                       BANKMASK(SCANHADRH), 3
#define SCANHADR12                       BANKMASK(SCANHADRH), 4
#define SCANHADR13                       BANKMASK(SCANHADRH), 5
#define SCANHADR14                       BANKMASK(SCANHADRH), 6
#define SCANHADR15                       BANKMASK(SCANHADRH), 7
#define SCANHADR2                        BANKMASK(SCANHADRL), 2
#define SCANHADR3                        BANKMASK(SCANHADRL), 3
#define SCANHADR4                        BANKMASK(SCANHADRL), 4
#define SCANHADR5                        BANKMASK(SCANHADRL), 5
#define SCANHADR6                        BANKMASK(SCANHADRL), 6
#define SCANHADR7                        BANKMASK(SCANHADRL), 7
#define SCANHADR8                        BANKMASK(SCANHADRH), 0
#define SCANHADR9                        BANKMASK(SCANHADRH), 1
#define SCANIE                           BANKMASK(PIE4), 7
#define SCANIF                           BANKMASK(PIR4), 7
#define SCANINTM                         BANKMASK(SCANCON0), 3
#define SCANINVALID                      BANKMASK(SCANCON0), 4
#define SCANLADR0                        BANKMASK(SCANLADRL), 0
#define SCANLADR1                        BANKMASK(SCANLADRL), 1
#define SCANLADR10                       BANKMASK(SCANLADRH), 2
#define SCANLADR11                       BANKMASK(SCANLADRH), 3
#define SCANLADR12                       BANKMASK(SCANLADRH), 4
#define SCANLADR13                       BANKMASK(SCANLADRH), 5
#define SCANLADR14                       BANKMASK(SCANLADRH), 6
#define SCANLADR15                       BANKMASK(SCANLADRH), 7
#define SCANLADR2                        BANKMASK(SCANLADRL), 2
#define SCANLADR3                        BANKMASK(SCANLADRL), 3
#define SCANLADR4                        BANKMASK(SCANLADRL), 4
#define SCANLADR5                        BANKMASK(SCANLADRL), 5
#define SCANLADR6                        BANKMASK(SCANLADRL), 6
#define SCANLADR7                        BANKMASK(SCANLADRL), 7
#define SCANLADR8                        BANKMASK(SCANLADRH), 0
#define SCANLADR9                        BANKMASK(SCANLADRH), 1
#define SCANMODE0                        BANKMASK(SCANCON0), 0
#define SCANMODE1                        BANKMASK(SCANCON0), 1
#define SCANTSEL0                        BANKMASK(SCANTRIG), 0
#define SCANTSEL1                        BANKMASK(SCANTRIG), 1
#define SCANTSEL2                        BANKMASK(SCANTRIG), 2
#define SCANTSEL3                        BANKMASK(SCANTRIG), 3
#define SCIE                             BANKMASK(SSP1CON3), 5
#define SCKP                             BANKMASK(BAUD1CON), 4
#define SCS0                             BANKMASK(OSCCON), 0
#define SCS1                             BANKMASK(OSCCON), 1
#define SDAHT                            BANKMASK(SSP1CON3), 3
#define SENDB                            BANKMASK(TX1STA), 3
#define SET0                             BANKMASK(PID1SETL), 0
#define SET1                             BANKMASK(PID1SETL), 1
#define SET10                            BANKMASK(PID1SETH), 2
#define SET11                            BANKMASK(PID1SETH), 3
#define SET12                            BANKMASK(PID1SETH), 4
#define SET13                            BANKMASK(PID1SETH), 5
#define SET14                            BANKMASK(PID1SETH), 6
#define SET15                            BANKMASK(PID1SETH), 7
#define SET2                             BANKMASK(PID1SETL), 2
#define SET3                             BANKMASK(PID1SETL), 3
#define SET4                             BANKMASK(PID1SETL), 4
#define SET5                             BANKMASK(PID1SETL), 5
#define SET6                             BANKMASK(PID1SETL), 6
#define SET7                             BANKMASK(PID1SETL), 7
#define SET8                             BANKMASK(PID1SETH), 0
#define SET9                             BANKMASK(PID1SETH), 1
#define SHIFT0                           BANKMASK(CRCSHIFTL), 0
#define SHIFT1                           BANKMASK(CRCSHIFTL), 1
#define SHIFT10                          BANKMASK(CRCSHIFTH), 2
#define SHIFT11                          BANKMASK(CRCSHIFTH), 3
#define SHIFT12                          BANKMASK(CRCSHIFTH), 4
#define SHIFT13                          BANKMASK(CRCSHIFTH), 5
#define SHIFT14                          BANKMASK(CRCSHIFTH), 6
#define SHIFT15                          BANKMASK(CRCSHIFTH), 7
#define SHIFT2                           BANKMASK(CRCSHIFTL), 2
#define SHIFT3                           BANKMASK(CRCSHIFTL), 3
#define SHIFT4                           BANKMASK(CRCSHIFTL), 4
#define SHIFT5                           BANKMASK(CRCSHIFTL), 5
#define SHIFT6                           BANKMASK(CRCSHIFTL), 6
#define SHIFT7                           BANKMASK(CRCSHIFTL), 7
#define SHIFT8                           BANKMASK(CRCSHIFTH), 0
#define SHIFT9                           BANKMASK(CRCSHIFTH), 1
#define SHIFTM                           BANKMASK(CRCCON0), 1
#define SHUTDOWN                         BANKMASK(CWG1AS0), 7
#define SLRA0                            BANKMASK(SLRCONA), 0
#define SLRA1                            BANKMASK(SLRCONA), 1
#define SLRA2                            BANKMASK(SLRCONA), 2
#define SLRA4                            BANKMASK(SLRCONA), 4
#define SLRA5                            BANKMASK(SLRCONA), 5
#define SLRC0                            BANKMASK(SLRCONC), 0
#define SLRC1                            BANKMASK(SLRCONC), 1
#define SLRC2                            BANKMASK(SLRCONC), 2
#define SLRC3                            BANKMASK(SLRCONC), 3
#define SLRC4                            BANKMASK(SLRCONC), 4
#define SLRC5                            BANKMASK(SLRCONC), 5
#define SMP                              BANKMASK(SSP1STAT), 7
#define SMT1AS                           BANKMASK(SMT1STAT), 0
#define SMT1CPR0                         BANKMASK(SMT1CPRL), 0
#define SMT1CPR1                         BANKMASK(SMT1CPRL), 1
#define SMT1CPR10                        BANKMASK(SMT1CPRH), 2
#define SMT1CPR11                        BANKMASK(SMT1CPRH), 3
#define SMT1CPR12                        BANKMASK(SMT1CPRH), 4
#define SMT1CPR13                        BANKMASK(SMT1CPRH), 5
#define SMT1CPR14                        BANKMASK(SMT1CPRH), 6
#define SMT1CPR15                        BANKMASK(SMT1CPRH), 7
#define SMT1CPR16                        BANKMASK(SMT1CPRU), 0
#define SMT1CPR17                        BANKMASK(SMT1CPRU), 1
#define SMT1CPR18                        BANKMASK(SMT1CPRU), 2
#define SMT1CPR19                        BANKMASK(SMT1CPRU), 3
#define SMT1CPR2                         BANKMASK(SMT1CPRL), 2
#define SMT1CPR20                        BANKMASK(SMT1CPRU), 4
#define SMT1CPR21                        BANKMASK(SMT1CPRU), 5
#define SMT1CPR22                        BANKMASK(SMT1CPRU), 6
#define SMT1CPR23                        BANKMASK(SMT1CPRU), 7
#define SMT1CPR3                         BANKMASK(SMT1CPRL), 3
#define SMT1CPR4                         BANKMASK(SMT1CPRL), 4
#define SMT1CPR5                         BANKMASK(SMT1CPRL), 5
#define SMT1CPR6                         BANKMASK(SMT1CPRL), 6
#define SMT1CPR7                         BANKMASK(SMT1CPRL), 7
#define SMT1CPR8                         BANKMASK(SMT1CPRH), 0
#define SMT1CPR9                         BANKMASK(SMT1CPRH), 1
#define SMT1CPRUP                        BANKMASK(SMT1STAT), 7
#define SMT1CPW0                         BANKMASK(SMT1CPWL), 0
#define SMT1CPW1                         BANKMASK(SMT1CPWL), 1
#define SMT1CPW10                        BANKMASK(SMT1CPWH), 2
#define SMT1CPW11                        BANKMASK(SMT1CPWH), 3
#define SMT1CPW12                        BANKMASK(SMT1CPWH), 4
#define SMT1CPW13                        BANKMASK(SMT1CPWH), 5
#define SMT1CPW14                        BANKMASK(SMT1CPWH), 6
#define SMT1CPW15                        BANKMASK(SMT1CPWH), 7
#define SMT1CPW16                        BANKMASK(SMT1CPWU), 0
#define SMT1CPW17                        BANKMASK(SMT1CPWU), 1
#define SMT1CPW18                        BANKMASK(SMT1CPWU), 2
#define SMT1CPW19                        BANKMASK(SMT1CPWU), 3
#define SMT1CPW2                         BANKMASK(SMT1CPWL), 2
#define SMT1CPW20                        BANKMASK(SMT1CPWU), 4
#define SMT1CPW21                        BANKMASK(SMT1CPWU), 5
#define SMT1CPW22                        BANKMASK(SMT1CPWU), 6
#define SMT1CPW23                        BANKMASK(SMT1CPWU), 7
#define SMT1CPW3                         BANKMASK(SMT1CPWL), 3
#define SMT1CPW4                         BANKMASK(SMT1CPWL), 4
#define SMT1CPW5                         BANKMASK(SMT1CPWL), 5
#define SMT1CPW6                         BANKMASK(SMT1CPWL), 6
#define SMT1CPW7                         BANKMASK(SMT1CPWL), 7
#define SMT1CPW8                         BANKMASK(SMT1CPWH), 0
#define SMT1CPW9                         BANKMASK(SMT1CPWH), 1
#define SMT1CPWUP                        BANKMASK(SMT1STAT), 6
#define SMT1CSEL0                        BANKMASK(SMT1CLK), 0
#define SMT1CSEL1                        BANKMASK(SMT1CLK), 1
#define SMT1CSEL2                        BANKMASK(SMT1CLK), 2
#define SMT1GO                           BANKMASK(SMT1CON1), 7
#define SMT1IE                           BANKMASK(PIE4), 0
#define SMT1IF                           BANKMASK(PIR4), 0
#define SMT1MODE0                        BANKMASK(SMT1CON1), 0
#define SMT1MODE1                        BANKMASK(SMT1CON1), 1
#define SMT1MODE2                        BANKMASK(SMT1CON1), 2
#define SMT1MODE3                        BANKMASK(SMT1CON1), 3
#define SMT1PR0                          BANKMASK(SMT1PRL), 0
#define SMT1PR1                          BANKMASK(SMT1PRL), 1
#define SMT1PR10                         BANKMASK(SMT1PRH), 2
#define SMT1PR11                         BANKMASK(SMT1PRH), 3
#define SMT1PR12                         BANKMASK(SMT1PRH), 4
#define SMT1PR13                         BANKMASK(SMT1PRH), 5
#define SMT1PR14                         BANKMASK(SMT1PRH), 6
#define SMT1PR15                         BANKMASK(SMT1PRH), 7
#define SMT1PR16                         BANKMASK(SMT1PRU), 0
#define SMT1PR17                         BANKMASK(SMT1PRU), 1
#define SMT1PR18                         BANKMASK(SMT1PRU), 2
#define SMT1PR19                         BANKMASK(SMT1PRU), 3
#define SMT1PR2                          BANKMASK(SMT1PRL), 2
#define SMT1PR20                         BANKMASK(SMT1PRU), 4
#define SMT1PR21                         BANKMASK(SMT1PRU), 5
#define SMT1PR22                         BANKMASK(SMT1PRU), 6
#define SMT1PR23                         BANKMASK(SMT1PRU), 7
#define SMT1PR3                          BANKMASK(SMT1PRL), 3
#define SMT1PR4                          BANKMASK(SMT1PRL), 4
#define SMT1PR5                          BANKMASK(SMT1PRL), 5
#define SMT1PR6                          BANKMASK(SMT1PRL), 6
#define SMT1PR7                          BANKMASK(SMT1PRL), 7
#define SMT1PR8                          BANKMASK(SMT1PRH), 0
#define SMT1PR9                          BANKMASK(SMT1PRH), 1
#define SMT1PRAIE                        BANKMASK(PIE4), 1
#define SMT1PRAIF                        BANKMASK(PIR4), 1
#define SMT1PS0                          BANKMASK(SMT1CON0), 0
#define SMT1PS1                          BANKMASK(SMT1CON0), 1
#define SMT1PWAIE                        BANKMASK(PIE4), 2
#define SMT1PWAIF                        BANKMASK(PIR4), 2
#define SMT1REPEAT                       BANKMASK(SMT1CON1), 6
#define SMT1RESET                        BANKMASK(SMT1STAT), 5
#define SMT1SIGPPS0                      BANKMASK(SMT1SIGPPS), 0
#define SMT1SIGPPS1                      BANKMASK(SMT1SIGPPS), 1
#define SMT1SIGPPS2                      BANKMASK(SMT1SIGPPS), 2
#define SMT1SIGPPS3                      BANKMASK(SMT1SIGPPS), 3
#define SMT1SIGPPS4                      BANKMASK(SMT1SIGPPS), 4
#define SMT1SSEL0                        BANKMASK(SMT1SIG), 0
#define SMT1SSEL1                        BANKMASK(SMT1SIG), 1
#define SMT1SSEL2                        BANKMASK(SMT1SIG), 2
#define SMT1SSEL3                        BANKMASK(SMT1SIG), 3
#define SMT1SSEL4                        BANKMASK(SMT1SIG), 4
#define SMT1TMR0                         BANKMASK(SMT1TMRL), 0
#define SMT1TMR1                         BANKMASK(SMT1TMRL), 1
#define SMT1TMR10                        BANKMASK(SMT1TMRH), 2
#define SMT1TMR11                        BANKMASK(SMT1TMRH), 3
#define SMT1TMR12                        BANKMASK(SMT1TMRH), 4
#define SMT1TMR13                        BANKMASK(SMT1TMRH), 5
#define SMT1TMR14                        BANKMASK(SMT1TMRH), 6
#define SMT1TMR15                        BANKMASK(SMT1TMRH), 7
#define SMT1TMR16                        BANKMASK(SMT1TMRU), 0
#define SMT1TMR17                        BANKMASK(SMT1TMRU), 1
#define SMT1TMR18                        BANKMASK(SMT1TMRU), 2
#define SMT1TMR19                        BANKMASK(SMT1TMRU), 3
#define SMT1TMR2                         BANKMASK(SMT1TMRL), 2
#define SMT1TMR20                        BANKMASK(SMT1TMRU), 4
#define SMT1TMR21                        BANKMASK(SMT1TMRU), 5
#define SMT1TMR22                        BANKMASK(SMT1TMRU), 6
#define SMT1TMR23                        BANKMASK(SMT1TMRU), 7
#define SMT1TMR3                         BANKMASK(SMT1TMRL), 3
#define SMT1TMR4                         BANKMASK(SMT1TMRL), 4
#define SMT1TMR5                         BANKMASK(SMT1TMRL), 5
#define SMT1TMR6                         BANKMASK(SMT1TMRL), 6
#define SMT1TMR7                         BANKMASK(SMT1TMRL), 7
#define SMT1TMR8                         BANKMASK(SMT1TMRH), 0
#define SMT1TMR9                         BANKMASK(SMT1TMRH), 1
#define SMT1TS                           BANKMASK(SMT1STAT), 2
#define SMT1WS                           BANKMASK(SMT1STAT), 1
#define SMT1WSEL0                        BANKMASK(SMT1WIN), 0
#define SMT1WSEL1                        BANKMASK(SMT1WIN), 1
#define SMT1WSEL2                        BANKMASK(SMT1WIN), 2
#define SMT1WSEL3                        BANKMASK(SMT1WIN), 3
#define SMT1WSEL4                        BANKMASK(SMT1WIN), 4
#define SMT2AS                           BANKMASK(SMT2STAT), 0
#define SMT2CPR0                         BANKMASK(SMT2CPRL), 0
#define SMT2CPR1                         BANKMASK(SMT2CPRL), 1
#define SMT2CPR10                        BANKMASK(SMT2CPRH), 2
#define SMT2CPR11                        BANKMASK(SMT2CPRH), 3
#define SMT2CPR12                        BANKMASK(SMT2CPRH), 4
#define SMT2CPR13                        BANKMASK(SMT2CPRH), 5
#define SMT2CPR14                        BANKMASK(SMT2CPRH), 6
#define SMT2CPR15                        BANKMASK(SMT2CPRH), 7
#define SMT2CPR16                        BANKMASK(SMT2CPRU), 0
#define SMT2CPR17                        BANKMASK(SMT2CPRU), 1
#define SMT2CPR18                        BANKMASK(SMT2CPRU), 2
#define SMT2CPR19                        BANKMASK(SMT2CPRU), 3
#define SMT2CPR2                         BANKMASK(SMT2CPRL), 2
#define SMT2CPR20                        BANKMASK(SMT2CPRU), 4
#define SMT2CPR21                        BANKMASK(SMT2CPRU), 5
#define SMT2CPR22                        BANKMASK(SMT2CPRU), 6
#define SMT2CPR23                        BANKMASK(SMT2CPRU), 7
#define SMT2CPR3                         BANKMASK(SMT2CPRL), 3
#define SMT2CPR4                         BANKMASK(SMT2CPRL), 4
#define SMT2CPR5                         BANKMASK(SMT2CPRL), 5
#define SMT2CPR6                         BANKMASK(SMT2CPRL), 6
#define SMT2CPR7                         BANKMASK(SMT2CPRL), 7
#define SMT2CPR8                         BANKMASK(SMT2CPRH), 0
#define SMT2CPR9                         BANKMASK(SMT2CPRH), 1
#define SMT2CPRUP                        BANKMASK(SMT2STAT), 7
#define SMT2CPW0                         BANKMASK(SMT2CPWL), 0
#define SMT2CPW1                         BANKMASK(SMT2CPWL), 1
#define SMT2CPW10                        BANKMASK(SMT2CPWH), 2
#define SMT2CPW11                        BANKMASK(SMT2CPWH), 3
#define SMT2CPW12                        BANKMASK(SMT2CPWH), 4
#define SMT2CPW13                        BANKMASK(SMT2CPWH), 5
#define SMT2CPW14                        BANKMASK(SMT2CPWH), 6
#define SMT2CPW15                        BANKMASK(SMT2CPWH), 7
#define SMT2CPW16                        BANKMASK(SMT2CPWU), 0
#define SMT2CPW17                        BANKMASK(SMT2CPWU), 1
#define SMT2CPW18                        BANKMASK(SMT2CPWU), 2
#define SMT2CPW19                        BANKMASK(SMT2CPWU), 3
#define SMT2CPW2                         BANKMASK(SMT2CPWL), 2
#define SMT2CPW20                        BANKMASK(SMT2CPWU), 4
#define SMT2CPW21                        BANKMASK(SMT2CPWU), 5
#define SMT2CPW22                        BANKMASK(SMT2CPWU), 6
#define SMT2CPW23                        BANKMASK(SMT2CPWU), 7
#define SMT2CPW3                         BANKMASK(SMT2CPWL), 3
#define SMT2CPW4                         BANKMASK(SMT2CPWL), 4
#define SMT2CPW5                         BANKMASK(SMT2CPWL), 5
#define SMT2CPW6                         BANKMASK(SMT2CPWL), 6
#define SMT2CPW7                         BANKMASK(SMT2CPWL), 7
#define SMT2CPW8                         BANKMASK(SMT2CPWH), 0
#define SMT2CPW9                         BANKMASK(SMT2CPWH), 1
#define SMT2CPWUP                        BANKMASK(SMT2STAT), 6
#define SMT2CSEL0                        BANKMASK(SMT2CLK), 0
#define SMT2CSEL1                        BANKMASK(SMT2CLK), 1
#define SMT2CSEL2                        BANKMASK(SMT2CLK), 2
#define SMT2GO                           BANKMASK(SMT2CON1), 7
#define SMT2IE                           BANKMASK(PIE4), 3
#define SMT2IF                           BANKMASK(PIR4), 3
#define SMT2MODE0                        BANKMASK(SMT2CON1), 0
#define SMT2MODE1                        BANKMASK(SMT2CON1), 1
#define SMT2MODE2                        BANKMASK(SMT2CON1), 2
#define SMT2MODE3                        BANKMASK(SMT2CON1), 3
#define SMT2PR0                          BANKMASK(SMT2PRL), 0
#define SMT2PR1                          BANKMASK(SMT2PRL), 1
#define SMT2PR10                         BANKMASK(SMT2PRH), 2
#define SMT2PR11                         BANKMASK(SMT2PRH), 3
#define SMT2PR12                         BANKMASK(SMT2PRH), 4
#define SMT2PR13                         BANKMASK(SMT2PRH), 5
#define SMT2PR14                         BANKMASK(SMT2PRH), 6
#define SMT2PR15                         BANKMASK(SMT2PRH), 7
#define SMT2PR16                         BANKMASK(SMT2PRU), 0
#define SMT2PR17                         BANKMASK(SMT2PRU), 1
#define SMT2PR18                         BANKMASK(SMT2PRU), 2
#define SMT2PR19                         BANKMASK(SMT2PRU), 3
#define SMT2PR2                          BANKMASK(SMT2PRL), 2
#define SMT2PR20                         BANKMASK(SMT2PRU), 4
#define SMT2PR21                         BANKMASK(SMT2PRU), 5
#define SMT2PR22                         BANKMASK(SMT2PRU), 6
#define SMT2PR23                         BANKMASK(SMT2PRU), 7
#define SMT2PR3                          BANKMASK(SMT2PRL), 3
#define SMT2PR4                          BANKMASK(SMT2PRL), 4
#define SMT2PR5                          BANKMASK(SMT2PRL), 5
#define SMT2PR6                          BANKMASK(SMT2PRL), 6
#define SMT2PR7                          BANKMASK(SMT2PRL), 7
#define SMT2PR8                          BANKMASK(SMT2PRH), 0
#define SMT2PR9                          BANKMASK(SMT2PRH), 1
#define SMT2PRAIE                        BANKMASK(PIE4), 4
#define SMT2PRAIF                        BANKMASK(PIR4), 4
#define SMT2PS0                          BANKMASK(SMT2CON0), 0
#define SMT2PS1                          BANKMASK(SMT2CON0), 1
#define SMT2PWAIE                        BANKMASK(PIE4), 5
#define SMT2PWAIF                        BANKMASK(PIR4), 5
#define SMT2REPEAT                       BANKMASK(SMT2CON1), 6
#define SMT2RESET                        BANKMASK(SMT2STAT), 5
#define SMT2SIGPPS0                      BANKMASK(SMT2SIGPPS), 0
#define SMT2SIGPPS1                      BANKMASK(SMT2SIGPPS), 1
#define SMT2SIGPPS2                      BANKMASK(SMT2SIGPPS), 2
#define SMT2SIGPPS3                      BANKMASK(SMT2SIGPPS), 3
#define SMT2SIGPPS4                      BANKMASK(SMT2SIGPPS), 4
#define SMT2SSEL0                        BANKMASK(SMT2SIG), 0
#define SMT2SSEL1                        BANKMASK(SMT2SIG), 1
#define SMT2SSEL2                        BANKMASK(SMT2SIG), 2
#define SMT2SSEL3                        BANKMASK(SMT2SIG), 3
#define SMT2SSEL4                        BANKMASK(SMT2SIG), 4
#define SMT2TMR0                         BANKMASK(SMT2TMRL), 0
#define SMT2TMR1                         BANKMASK(SMT2TMRL), 1
#define SMT2TMR10                        BANKMASK(SMT2TMRH), 2
#define SMT2TMR11                        BANKMASK(SMT2TMRH), 3
#define SMT2TMR12                        BANKMASK(SMT2TMRH), 4
#define SMT2TMR13                        BANKMASK(SMT2TMRH), 5
#define SMT2TMR14                        BANKMASK(SMT2TMRH), 6
#define SMT2TMR15                        BANKMASK(SMT2TMRH), 7
#define SMT2TMR16                        BANKMASK(SMT2TMRU), 0
#define SMT2TMR17                        BANKMASK(SMT2TMRU), 1
#define SMT2TMR18                        BANKMASK(SMT2TMRU), 2
#define SMT2TMR19                        BANKMASK(SMT2TMRU), 3
#define SMT2TMR2                         BANKMASK(SMT2TMRL), 2
#define SMT2TMR20                        BANKMASK(SMT2TMRU), 4
#define SMT2TMR21                        BANKMASK(SMT2TMRU), 5
#define SMT2TMR22                        BANKMASK(SMT2TMRU), 6
#define SMT2TMR23                        BANKMASK(SMT2TMRU), 7
#define SMT2TMR3                         BANKMASK(SMT2TMRL), 3
#define SMT2TMR4                         BANKMASK(SMT2TMRL), 4
#define SMT2TMR5                         BANKMASK(SMT2TMRL), 5
#define SMT2TMR6                         BANKMASK(SMT2TMRL), 6
#define SMT2TMR7                         BANKMASK(SMT2TMRL), 7
#define SMT2TMR8                         BANKMASK(SMT2TMRH), 0
#define SMT2TMR9                         BANKMASK(SMT2TMRH), 1
#define SMT2TS                           BANKMASK(SMT2STAT), 2
#define SMT2WINPPS0                      BANKMASK(SMT2WINPPS), 0
#define SMT2WINPPS1                      BANKMASK(SMT2WINPPS), 1
#define SMT2WINPPS2                      BANKMASK(SMT2WINPPS), 2
#define SMT2WINPPS3                      BANKMASK(SMT2WINPPS), 3
#define SMT2WINPPS4                      BANKMASK(SMT2WINPPS), 4
#define SMT2WS                           BANKMASK(SMT2STAT), 1
#define SMT2WSEL0                        BANKMASK(SMT2WIN), 0
#define SMT2WSEL1                        BANKMASK(SMT2WIN), 1
#define SMT2WSEL2                        BANKMASK(SMT2WIN), 2
#define SMT2WSEL3                        BANKMASK(SMT2WIN), 3
#define SMT2WSEL4                        BANKMASK(SMT2WIN), 4
#define SMTWINPPS0                       BANKMASK(SMT1WINPPS), 0
#define SMTWINPPS1                       BANKMASK(SMT1WINPPS), 1
#define SMTWINPPS2                       BANKMASK(SMT1WINPPS), 2
#define SMTWINPPS3                       BANKMASK(SMT1WINPPS), 3
#define SMTWINPPS4                       BANKMASK(SMT1WINPPS), 4
#define SPEN                             BANKMASK(RC1STA), 7
#define SPLLEN                           BANKMASK(OSCCON), 7
#define SREN                             BANKMASK(RC1STA), 5
#define SSP1ADD0                         BANKMASK(SSP1ADD), 0
#define SSP1ADD1                         BANKMASK(SSP1ADD), 1
#define SSP1ADD2                         BANKMASK(SSP1ADD), 2
#define SSP1ADD3                         BANKMASK(SSP1ADD), 3
#define SSP1ADD4                         BANKMASK(SSP1ADD), 4
#define SSP1ADD5                         BANKMASK(SSP1ADD), 5
#define SSP1ADD6                         BANKMASK(SSP1ADD), 6
#define SSP1ADD7                         BANKMASK(SSP1ADD), 7
#define SSP1BUF0                         BANKMASK(SSP1BUF), 0
#define SSP1BUF1                         BANKMASK(SSP1BUF), 1
#define SSP1BUF2                         BANKMASK(SSP1BUF), 2
#define SSP1BUF3                         BANKMASK(SSP1BUF), 3
#define SSP1BUF4                         BANKMASK(SSP1BUF), 4
#define SSP1BUF5                         BANKMASK(SSP1BUF), 5
#define SSP1BUF6                         BANKMASK(SSP1BUF), 6
#define SSP1BUF7                         BANKMASK(SSP1BUF), 7
#define SSP1IE                           BANKMASK(PIE1), 3
#define SSP1IF                           BANKMASK(PIR1), 3
#define SSP1MSK0                         BANKMASK(SSP1MSK), 0
#define SSP1MSK1                         BANKMASK(SSP1MSK), 1
#define SSP1MSK2                         BANKMASK(SSP1MSK), 2
#define SSP1MSK3                         BANKMASK(SSP1MSK), 3
#define SSP1MSK4                         BANKMASK(SSP1MSK), 4
#define SSP1MSK5                         BANKMASK(SSP1MSK), 5
#define SSP1MSK6                         BANKMASK(SSP1MSK), 6
#define SSP1MSK7                         BANKMASK(SSP1MSK), 7
#define SSPCLKPPS0                       BANKMASK(SSPCLKPPS), 0
#define SSPCLKPPS1                       BANKMASK(SSPCLKPPS), 1
#define SSPCLKPPS2                       BANKMASK(SSPCLKPPS), 2
#define SSPCLKPPS3                       BANKMASK(SSPCLKPPS), 3
#define SSPCLKPPS4                       BANKMASK(SSPCLKPPS), 4
#define SSPDATPPS0                       BANKMASK(SSPDATPPS), 0
#define SSPDATPPS1                       BANKMASK(SSPDATPPS), 1
#define SSPDATPPS2                       BANKMASK(SSPDATPPS), 2
#define SSPDATPPS3                       BANKMASK(SSPDATPPS), 3
#define SSPDATPPS4                       BANKMASK(SSPDATPPS), 4
#define SSPEN                            BANKMASK(SSP1CON1), 5
#define SSPM0                            BANKMASK(SSP1CON1), 0
#define SSPM1                            BANKMASK(SSP1CON1), 1
#define SSPM2                            BANKMASK(SSP1CON1), 2
#define SSPM3                            BANKMASK(SSP1CON1), 3
#define SSPOV                            BANKMASK(SSP1CON1), 6
#define SSPSSPPS0                        BANKMASK(SSPSSPPS), 0
#define SSPSSPPS1                        BANKMASK(SSPSSPPS), 1
#define SSPSSPPS2                        BANKMASK(SSPSSPPS), 2
#define SSPSSPPS3                        BANKMASK(SSPSSPPS), 3
#define SSPSSPPS4                        BANKMASK(SSPSSPPS), 4
#define STATE                            BANKMASK(WDTTMR), 2
#define STKOVF                           BANKMASK(PCON), 7
#define STKUNF                           BANKMASK(PCON), 6
#define STPT0                            BANKMASK(AT1STPTL), 0
#define STPT1                            BANKMASK(AT1STPTL), 1
#define STPT10                           BANKMASK(AT1STPTH), 2
#define STPT11                           BANKMASK(AT1STPTH), 3
#define STPT12                           BANKMASK(AT1STPTH), 4
#define STPT13                           BANKMASK(AT1STPTH), 5
#define STPT14                           BANKMASK(AT1STPTH), 6
#define STPT2                            BANKMASK(AT1STPTL), 2
#define STPT3                            BANKMASK(AT1STPTL), 3
#define STPT4                            BANKMASK(AT1STPTL), 4
#define STPT5                            BANKMASK(AT1STPTL), 5
#define STPT6                            BANKMASK(AT1STPTL), 6
#define STPT7                            BANKMASK(AT1STPTL), 7
#define STPT8                            BANKMASK(AT1STPTH), 0
#define STPT9                            BANKMASK(AT1STPTH), 1
#define STRA                             BANKMASK(CWG1OCON0), 0
#define STRB                             BANKMASK(CWG1OCON0), 1
#define STRC                             BANKMASK(CWG1OCON0), 2
#define STRD                             BANKMASK(CWG1OCON0), 3
#define SWDTEN                           BANKMASK(WDTCON0), 0
#define SYNC                             BANKMASK(TX1STA), 4
#define T0CKIPPS0                        BANKMASK(T0CKIPPS), 0
#define T0CKIPPS1                        BANKMASK(T0CKIPPS), 1
#define T0CKIPPS2                        BANKMASK(T0CKIPPS), 2
#define T0CKIPPS3                        BANKMASK(T0CKIPPS), 3
#define T0CKIPPS4                        BANKMASK(T0CKIPPS), 4
#define T0CS                             BANKMASK(OPTION_REG), 5
#define T0IE                             BANKMASK(INTCON), 5
#define T0IF                             BANKMASK(INTCON), 2
#define T0SE                             BANKMASK(OPTION_REG), 4
#define T1CKIPPS0                        BANKMASK(T1CKIPPS), 0
#define T1CKIPPS1                        BANKMASK(T1CKIPPS), 1
#define T1CKIPPS2                        BANKMASK(T1CKIPPS), 2
#define T1CKIPPS3                        BANKMASK(T1CKIPPS), 3
#define T1CKIPPS4                        BANKMASK(T1CKIPPS), 4
#define T1CKPS0                          BANKMASK(T1CON), 4
#define T1CKPS1                          BANKMASK(T1CON), 5
#define T1GGO_nDONE                      BANKMASK(T1GCON), 3
#define T1GPOL                           BANKMASK(T1GCON), 6
#define T1GPPS0                          BANKMASK(T1GPPS), 0
#define T1GPPS1                          BANKMASK(T1GPPS), 1
#define T1GPPS2                          BANKMASK(T1GPPS), 2
#define T1GPPS3                          BANKMASK(T1GPPS), 3
#define T1GPPS4                          BANKMASK(T1GPPS), 4
#define T1GSPM                           BANKMASK(T1GCON), 4
#define T1GSS0                           BANKMASK(T1GCON), 0
#define T1GSS1                           BANKMASK(T1GCON), 1
#define T1GTM                            BANKMASK(T1GCON), 5
#define T1GVAL                           BANKMASK(T1GCON), 2
#define T2CKPOL                          BANKMASK(T2HLT), 6
#define T2CKPS0                          BANKMASK(T2CON), 4
#define T2CKPS1                          BANKMASK(T2CON), 5
#define T2CKPS2                          BANKMASK(T2CON), 6
#define T2CKSYNC                         BANKMASK(T2HLT), 5
#define T2CS0                            BANKMASK(T2CLKCON), 0
#define T2CS1                            BANKMASK(T2CLKCON), 1
#define T2CS2                            BANKMASK(T2CLKCON), 2
#define T2CS3                            BANKMASK(T2CLKCON), 3
#define T2MODE0                          BANKMASK(T2HLT), 0
#define T2MODE1                          BANKMASK(T2HLT), 1
#define T2MODE2                          BANKMASK(T2HLT), 2
#define T2MODE3                          BANKMASK(T2HLT), 3
#define T2MODE4                          BANKMASK(T2HLT), 4
#define T2ON                             BANKMASK(T2CON), 7
#define T2OUTPS0                         BANKMASK(T2CON), 0
#define T2OUTPS1                         BANKMASK(T2CON), 1
#define T2OUTPS2                         BANKMASK(T2CON), 2
#define T2OUTPS3                         BANKMASK(T2CON), 3
#define T2PPS0                           BANKMASK(T2PPS), 0
#define T2PPS1                           BANKMASK(T2PPS), 1
#define T2PPS2                           BANKMASK(T2PPS), 2
#define T2PPS3                           BANKMASK(T2PPS), 3
#define T2PPS4                           BANKMASK(T2PPS), 4
#define T2PSYNC                          BANKMASK(T2HLT), 7
#define T2RSEL0                          BANKMASK(T2RST), 0
#define T2RSEL1                          BANKMASK(T2RST), 1
#define T2RSEL2                          BANKMASK(T2RST), 2
#define T2RSEL3                          BANKMASK(T2RST), 3
#define T3CKIPPS0                        BANKMASK(T3CKIPPS), 0
#define T3CKIPPS1                        BANKMASK(T3CKIPPS), 1
#define T3CKIPPS2                        BANKMASK(T3CKIPPS), 2
#define T3CKIPPS3                        BANKMASK(T3CKIPPS), 3
#define T3CKIPPS4                        BANKMASK(T3CKIPPS), 4
#define T3CKPS0                          BANKMASK(T3CON), 4
#define T3CKPS1                          BANKMASK(T3CON), 5
#define T3GGO_nDONE                      BANKMASK(T3GCON), 3
#define T3GPOL                           BANKMASK(T3GCON), 6
#define T3GPPS0                          BANKMASK(T3GPPS), 0
#define T3GPPS1                          BANKMASK(T3GPPS), 1
#define T3GPPS2                          BANKMASK(T3GPPS), 2
#define T3GPPS3                          BANKMASK(T3GPPS), 3
#define T3GPPS4                          BANKMASK(T3GPPS), 4
#define T3GSPM                           BANKMASK(T3GCON), 4
#define T3GSS0                           BANKMASK(T3GCON), 0
#define T3GSS1                           BANKMASK(T3GCON), 1
#define T3GTM                            BANKMASK(T3GCON), 5
#define T3GVAL                           BANKMASK(T3GCON), 2
#define T3SYNC                           BANKMASK(T3CON), 2
#define T4CKPOL                          BANKMASK(T4HLT), 6
#define T4CKPS0                          BANKMASK(T4CON), 4
#define T4CKPS1                          BANKMASK(T4CON), 5
#define T4CKPS2                          BANKMASK(T4CON), 6
#define T4CKSYNC                         BANKMASK(T4HLT), 5
#define T4CS0                            BANKMASK(T4CLKCON), 0
#define T4CS1                            BANKMASK(T4CLKCON), 1
#define T4CS2                            BANKMASK(T4CLKCON), 2
#define T4CS3                            BANKMASK(T4CLKCON), 3
#define T4MODE0                          BANKMASK(T4HLT), 0
#define T4MODE1                          BANKMASK(T4HLT), 1
#define T4MODE2                          BANKMASK(T4HLT), 2
#define T4MODE3                          BANKMASK(T4HLT), 3
#define T4MODE4                          BANKMASK(T4HLT), 4
#define T4ON                             BANKMASK(T4CON), 7
#define T4OUTPS0                         BANKMASK(T4CON), 0
#define T4OUTPS1                         BANKMASK(T4CON), 1
#define T4OUTPS2                         BANKMASK(T4CON), 2
#define T4OUTPS3                         BANKMASK(T4CON), 3
#define T4PPS0                           BANKMASK(T4PPS), 0
#define T4PPS1                           BANKMASK(T4PPS), 1
#define T4PPS2                           BANKMASK(T4PPS), 2
#define T4PPS3                           BANKMASK(T4PPS), 3
#define T4PPS4                           BANKMASK(T4PPS), 4
#define T4PSYNC                          BANKMASK(T4HLT), 7
#define T4RSEL0                          BANKMASK(T4RST), 0
#define T4RSEL1                          BANKMASK(T4RST), 1
#define T4RSEL2                          BANKMASK(T4RST), 2
#define T4RSEL3                          BANKMASK(T4RST), 3
#define T5CKIPPS0                        BANKMASK(T5CKIPPS), 0
#define T5CKIPPS1                        BANKMASK(T5CKIPPS), 1
#define T5CKIPPS2                        BANKMASK(T5CKIPPS), 2
#define T5CKIPPS3                        BANKMASK(T5CKIPPS), 3
#define T5CKIPPS4                        BANKMASK(T5CKIPPS), 4
#define T5CKPS0                          BANKMASK(T5CON), 4
#define T5CKPS1                          BANKMASK(T5CON), 5
#define T5GGO_nDONE                      BANKMASK(T5GCON), 3
#define T5GPOL                           BANKMASK(T5GCON), 6
#define T5GPPS0                          BANKMASK(T5GPPS), 0
#define T5GPPS1                          BANKMASK(T5GPPS), 1
#define T5GPPS2                          BANKMASK(T5GPPS), 2
#define T5GPPS3                          BANKMASK(T5GPPS), 3
#define T5GPPS4                          BANKMASK(T5GPPS), 4
#define T5GSPM                           BANKMASK(T5GCON), 4
#define T5GSS0                           BANKMASK(T5GCON), 0
#define T5GSS1                           BANKMASK(T5GCON), 1
#define T5GTM                            BANKMASK(T5GCON), 5
#define T5GVAL                           BANKMASK(T5GCON), 2
#define T5SYNC                           BANKMASK(T5CON), 2
#define T6CKPOL                          BANKMASK(T6HLT), 6
#define T6CKPS0                          BANKMASK(T6CON), 4
#define T6CKPS1                          BANKMASK(T6CON), 5
#define T6CKPS2                          BANKMASK(T6CON), 6
#define T6CKSYNC                         BANKMASK(T6HLT), 5
#define T6CS0                            BANKMASK(T6CLKCON), 0
#define T6CS1                            BANKMASK(T6CLKCON), 1
#define T6CS2                            BANKMASK(T6CLKCON), 2
#define T6CS3                            BANKMASK(T6CLKCON), 3
#define T6MODE0                          BANKMASK(T6HLT), 0
#define T6MODE1                          BANKMASK(T6HLT), 1
#define T6MODE2                          BANKMASK(T6HLT), 2
#define T6MODE3                          BANKMASK(T6HLT), 3
#define T6MODE4                          BANKMASK(T6HLT), 4
#define T6ON                             BANKMASK(T6CON), 7
#define T6OUTPS0                         BANKMASK(T6CON), 0
#define T6OUTPS1                         BANKMASK(T6CON), 1
#define T6OUTPS2                         BANKMASK(T6CON), 2
#define T6OUTPS3                         BANKMASK(T6CON), 3
#define T6PPS0                           BANKMASK(T6PPS), 0
#define T6PPS1                           BANKMASK(T6PPS), 1
#define T6PPS2                           BANKMASK(T6PPS), 2
#define T6PPS3                           BANKMASK(T6PPS), 3
#define T6PPS4                           BANKMASK(T6PPS), 4
#define T6PSYNC                          BANKMASK(T6HLT), 7
#define T6RSEL0                          BANKMASK(T6RST), 0
#define T6RSEL1                          BANKMASK(T6RST), 1
#define T6RSEL2                          BANKMASK(T6RST), 2
#define T6RSEL3                          BANKMASK(T6RST), 3
#define TMR0CS                           BANKMASK(OPTION_REG), 5
#define TMR0IE                           BANKMASK(INTCON), 5
#define TMR0IF                           BANKMASK(INTCON), 2
#define TMR0SE                           BANKMASK(OPTION_REG), 4
#define TMR1CS0                          BANKMASK(T1CON), 6
#define TMR1CS1                          BANKMASK(T1CON), 7
#define TMR1GE                           BANKMASK(T1GCON), 7
#define TMR1GIE                          BANKMASK(PIE1), 7
#define TMR1GIF                          BANKMASK(PIR1), 7
#define TMR1IE                           BANKMASK(PIE1), 0
#define TMR1IF                           BANKMASK(PIR1), 0
#define TMR1ON                           BANKMASK(T1CON), 0
#define TMR2AS                           BANKMASK(CWG1AS1), 4
#define TMR2IE                           BANKMASK(PIE1), 1
#define TMR2IF                           BANKMASK(PIR1), 1
#define TMR2ON                           BANKMASK(T2CON), 7
#define TMR3CS0                          BANKMASK(T3CON), 6
#define TMR3CS1                          BANKMASK(T3CON), 7
#define TMR3GE                           BANKMASK(T3GCON), 7
#define TMR3GIE                          BANKMASK(PIE5), 7
#define TMR3GIF                          BANKMASK(PIR5), 7
#define TMR3IE                           BANKMASK(PIE5), 6
#define TMR3IF                           BANKMASK(PIR5), 6
#define TMR3ON                           BANKMASK(T3CON), 0
#define TMR4AS                           BANKMASK(CWG1AS1), 5
#define TMR4IE                           BANKMASK(PIE2), 1
#define TMR4IF                           BANKMASK(PIR2), 1
#define TMR4ON                           BANKMASK(T4CON), 7
#define TMR5CS0                          BANKMASK(T5CON), 6
#define TMR5CS1                          BANKMASK(T5CON), 7
#define TMR5GE                           BANKMASK(T5GCON), 7
#define TMR5GIE                          BANKMASK(PIE5), 5
#define TMR5GIF                          BANKMASK(PIR5), 5
#define TMR5IE                           BANKMASK(PIE5), 4
#define TMR5IF                           BANKMASK(PIR5), 4
#define TMR5ON                           BANKMASK(T5CON), 0
#define TMR6AS                           BANKMASK(CWG1AS1), 6
#define TMR6IE                           BANKMASK(PIE2), 2
#define TMR6IF                           BANKMASK(PIR2), 2
#define TMR6ON                           BANKMASK(T6CON), 7
#define TRIGSEL0                         BANKMASK(ADCON2), 3
#define TRIGSEL1                         BANKMASK(ADCON2), 4
#define TRIGSEL2                         BANKMASK(ADCON2), 5
#define TRIGSEL3                         BANKMASK(ADCON2), 6
#define TRIGSEL4                         BANKMASK(ADCON2), 7
#define TRISA0                           BANKMASK(TRISA), 0
#define TRISA1                           BANKMASK(TRISA), 1
#define TRISA2                           BANKMASK(TRISA), 2
#define TRISA3                           BANKMASK(TRISA), 3
#define TRISA4                           BANKMASK(TRISA), 4
#define TRISA5                           BANKMASK(TRISA), 5
#define TRISC0                           BANKMASK(TRISC), 0
#define TRISC1                           BANKMASK(TRISC), 1
#define TRISC2                           BANKMASK(TRISC), 2
#define TRISC3                           BANKMASK(TRISC), 3
#define TRISC4                           BANKMASK(TRISC), 4
#define TRISC5                           BANKMASK(TRISC), 5
#define TRMT                             BANKMASK(TX1STA), 1
#define TSEL0                            BANKMASK(SCANTRIG), 0
#define TSEL1                            BANKMASK(SCANTRIG), 1
#define TSEL2                            BANKMASK(SCANTRIG), 2
#define TSEL3                            BANKMASK(SCANTRIG), 3
#define TSEN                             BANKMASK(FVRCON), 5
#define TSRNG                            BANKMASK(FVRCON), 4
#define TUN0                             BANKMASK(OSCTUNE), 0
#define TUN1                             BANKMASK(OSCTUNE), 1
#define TUN2                             BANKMASK(OSCTUNE), 2
#define TUN3                             BANKMASK(OSCTUNE), 3
#define TUN4                             BANKMASK(OSCTUNE), 4
#define TUN5                             BANKMASK(OSCTUNE), 5
#define TX9                              BANKMASK(TX1STA), 6
#define TX9D                             BANKMASK(TX1STA), 0
#define TXEN                             BANKMASK(TX1STA), 5
#define TXIE                             BANKMASK(PIE1), 4
#define TXIF                             BANKMASK(PIR1), 4
#define UA                               BANKMASK(SSP1STAT), 1
#define VALID                            BANKMASK(AT1CON1), 0
#define VREGPM0                          BANKMASK(VREGCON), 0
#define VREGPM1                          BANKMASK(VREGCON), 1
#define WCOL                             BANKMASK(SSP1CON1), 7
#define WDTCS0                           BANKMASK(WDTCON1), 4
#define WDTCS1                           BANKMASK(WDTCON1), 5
#define WDTCS2                           BANKMASK(WDTCON1), 6
#define WDTPS0                           BANKMASK(WDTCON0), 1
#define WDTPS1                           BANKMASK(WDTCON0), 2
#define WDTPS2                           BANKMASK(WDTCON0), 3
#define WDTPS3                           BANKMASK(WDTCON0), 4
#define WDTPS4                           BANKMASK(WDTCON0), 5
#define WDTPSCNT0                        BANKMASK(WDTPSL), 0
#define WDTPSCNT1                        BANKMASK(WDTPSL), 1
#define WDTPSCNT10                       BANKMASK(WDTPSH), 2
#define WDTPSCNT11                       BANKMASK(WDTPSH), 3
#define WDTPSCNT12                       BANKMASK(WDTPSH), 4
#define WDTPSCNT13                       BANKMASK(WDTPSH), 5
#define WDTPSCNT14                       BANKMASK(WDTPSH), 6
#define WDTPSCNT15                       BANKMASK(WDTPSH), 7
#define WDTPSCNT16                       BANKMASK(WDTTMR), 0
#define WDTPSCNT17                       BANKMASK(WDTTMR), 1
#define WDTPSCNT2                        BANKMASK(WDTPSL), 2
#define WDTPSCNT3                        BANKMASK(WDTPSL), 3
#define WDTPSCNT4                        BANKMASK(WDTPSL), 4
#define WDTPSCNT5                        BANKMASK(WDTPSL), 5
#define WDTPSCNT6                        BANKMASK(WDTPSL), 6
#define WDTPSCNT7                        BANKMASK(WDTPSL), 7
#define WDTPSCNT8                        BANKMASK(WDTPSH), 0
#define WDTPSCNT9                        BANKMASK(WDTPSH), 1
#define WDTSEN                           BANKMASK(WDTCON0), 0
#define WDTSTATE                         BANKMASK(WDTTMR), 2
#define WDTTMR0                          BANKMASK(WDTTMR), 3
#define WDTTMR1                          BANKMASK(WDTTMR), 4
#define WDTTMR2                          BANKMASK(WDTTMR), 5
#define WDTTMR3                          BANKMASK(WDTTMR), 6
#define WDTTMR4                          BANKMASK(WDTTMR), 7
#define WDTWINDOW0                       BANKMASK(WDTCON1), 0
#define WDTWINDOW1                       BANKMASK(WDTCON1), 1
#define WDTWINDOW2                       BANKMASK(WDTCON1), 2
#define WINDOW0                          BANKMASK(WDTCON1), 0
#define WINDOW1                          BANKMASK(WDTCON1), 1
#define WINDOW2                          BANKMASK(WDTCON1), 2
#define WPUA0                            BANKMASK(WPUA), 0
#define WPUA1                            BANKMASK(WPUA), 1
#define WPUA2                            BANKMASK(WPUA), 2
#define WPUA3                            BANKMASK(WPUA), 3
#define WPUA4                            BANKMASK(WPUA), 4
#define WPUA5                            BANKMASK(WPUA), 5
#define WPUC0                            BANKMASK(WPUC), 0
#define WPUC1                            BANKMASK(WPUC), 1
#define WPUC2                            BANKMASK(WPUC), 2
#define WPUC3                            BANKMASK(WPUC), 3
#define WPUC4                            BANKMASK(WPUC), 4
#define WPUC5                            BANKMASK(WPUC), 5
#define WR                               BANKMASK(PMCON1), 1
#define WREN                             BANKMASK(PMCON1), 2
#define WRERR                            BANKMASK(PMCON1), 3
#define WUE                              BANKMASK(BAUD1CON), 1
#define XOR1                             BANKMASK(CRCXORL), 1
#define XOR10                            BANKMASK(CRCXORH), 2
#define XOR11                            BANKMASK(CRCXORH), 3
#define XOR12                            BANKMASK(CRCXORH), 4
#define XOR13                            BANKMASK(CRCXORH), 5
#define XOR14                            BANKMASK(CRCXORH), 6
#define XOR15                            BANKMASK(CRCXORH), 7
#define XOR2                             BANKMASK(CRCXORL), 2
#define XOR3                             BANKMASK(CRCXORL), 3
#define XOR4                             BANKMASK(CRCXORL), 4
#define XOR5                             BANKMASK(CRCXORL), 5
#define XOR6                             BANKMASK(CRCXORL), 6
#define XOR7                             BANKMASK(CRCXORL), 7
#define XOR8                             BANKMASK(CRCXORH), 0
#define XOR9                             BANKMASK(CRCXORH), 1
#define Z10                              BANKMASK(PID1Z1L), 0
#define Z11                              BANKMASK(PID1Z1L), 1
#define Z110                             BANKMASK(PID1Z1H), 2
#define Z111                             BANKMASK(PID1Z1H), 3
#define Z112                             BANKMASK(PID1Z1H), 4
#define Z113                             BANKMASK(PID1Z1H), 5
#define Z114                             BANKMASK(PID1Z1H), 6
#define Z115                             BANKMASK(PID1Z1H), 7
#define Z116                             BANKMASK(PID1Z1U), 0
#define Z12                              BANKMASK(PID1Z1L), 2
#define Z13                              BANKMASK(PID1Z1L), 3
#define Z14                              BANKMASK(PID1Z1L), 4
#define Z15                              BANKMASK(PID1Z1L), 5
#define Z16                              BANKMASK(PID1Z1L), 6
#define Z17                              BANKMASK(PID1Z1L), 7
#define Z18                              BANKMASK(PID1Z1H), 0
#define Z19                              BANKMASK(PID1Z1H), 1
#define Z20                              BANKMASK(PID1Z2L), 0
#define Z21                              BANKMASK(PID1Z2L), 1
#define Z210                             BANKMASK(PID1Z2H), 2
#define Z211                             BANKMASK(PID1Z2H), 3
#define Z212                             BANKMASK(PID1Z2H), 4
#define Z213                             BANKMASK(PID1Z2H), 5
#define Z214                             BANKMASK(PID1Z2H), 6
#define Z215                             BANKMASK(PID1Z2H), 7
#define Z216                             BANKMASK(PID1Z2U), 0
#define Z22                              BANKMASK(PID1Z2L), 2
#define Z23                              BANKMASK(PID1Z2L), 3
#define Z24                              BANKMASK(PID1Z2L), 4
#define Z25                              BANKMASK(PID1Z2L), 5
#define Z26                              BANKMASK(PID1Z2L), 6
#define Z27                              BANKMASK(PID1Z2L), 7
#define Z28                              BANKMASK(PID1Z2H), 0
#define Z29                              BANKMASK(PID1Z2H), 1
#define ZCD1EN                           BANKMASK(ZCD1CON), 7
#define ZCD1INTN                         BANKMASK(ZCD1CON), 0
#define ZCD1INTP                         BANKMASK(ZCD1CON), 1
#define ZCD1OUT                          BANKMASK(ZCD1CON), 5
#define ZCD1POL                          BANKMASK(ZCD1CON), 4
#define ZCDIE                            BANKMASK(PIE3), 4
#define ZCDIF                            BANKMASK(PIR3), 4
#define ZERO                             BANKMASK(STATUS), 2
#define Z_SHAD                           BANKMASK(STATUS_SHAD), 2
#define nBOR                             BANKMASK(PCON), 0
#define nPD                              BANKMASK(STATUS), 3
#define nPOR                             BANKMASK(PCON), 1
#define nRI                              BANKMASK(PCON), 2
#define nRMCLR                           BANKMASK(PCON), 3
#define nRWDT                            BANKMASK(PCON), 4
#define nT1SYNC                          BANKMASK(T1CON), 2
#define nTO                              BANKMASK(STATUS), 4
#define nWDTWV                           BANKMASK(PCON), 5
#define nWPUEN                           BANKMASK(OPTION_REG), 7

/*
 * Device Psects
 */

#ifdef _XC_INC_

// Memory Spaces
#define SPACE_CODE   0
#define SPACE_DATA   1
#define SPACE_EEPROM 3

psect udata_shr,class=COMMON,space=SPACE_DATA,noexec
psect udata,class=RAM,space=SPACE_DATA,noexec
psect udata_bank0,class=BANK0,space=SPACE_DATA,noexec
psect udata_bank1,class=BANK1,space=SPACE_DATA,noexec
psect udata_bank2,class=BANK2,space=SPACE_DATA,noexec
psect udata_bank3,class=BANK3,space=SPACE_DATA,noexec
psect udata_bank4,class=BANK4,space=SPACE_DATA,noexec
psect udata_bank5,class=BANK5,space=SPACE_DATA,noexec
psect udata_bank6,class=BANK6,space=SPACE_DATA,noexec
psect udata_bank7,class=BANK7,space=SPACE_DATA,noexec
psect udata_bank8,class=BANK8,space=SPACE_DATA,noexec
psect udata_bank9,class=BANK9,space=SPACE_DATA,noexec
psect udata_bank10,class=BANK10,space=SPACE_DATA,noexec
psect udata_bank11,class=BANK11,space=SPACE_DATA,noexec
psect udata_bank12,class=BANK12,space=SPACE_DATA,noexec
psect code,class=CODE,space=SPACE_CODE,delta=2
psect data,class=STRCODE,space=SPACE_CODE,delta=2,noexec

#endif // _XC_INC_

#endif // _PIC16F1615_INC_
