==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 5ns.
@I [HLS-10] Setting target device to 'xcku115-flva1517-2-e'
@I [HLS-10] Analyzing design file '../hlsSources/srcs/heartBeat.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-111] Finished Checking Pragmas Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 326.781 ; gain = 12.586 ; free physical = 12512 ; free virtual = 58525
@I [HLS-111] Finished Linking Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 326.781 ; gain = 12.586 ; free physical = 12518 ; free virtual = 58531
@I [HLS-10] Starting code transformations ...
@I [HLS-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 327.270 ; gain = 13.074 ; free physical = 12509 ; free virtual = 58522
@I [HLS-10] Checking synthesizability ...
@I [HLS-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 327.270 ; gain = 13.074 ; free physical = 12501 ; free virtual = 58514
@I [HLS-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 455.207 ; gain = 141.012 ; free physical = 12475 ; free virtual = 58487
@I [HLS-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 455.207 ; gain = 141.012 ; free physical = 12472 ; free virtual = 58484
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'heartBeat' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'heartBeat' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 9.95 seconds; current allocated memory: 83.374 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0 seconds; current allocated memory: 83.526 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'heartBeat' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'heartBeat/eth_address_V' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'heartBeat/stream_out_V_data_V' to 'axis' (register, both mode).
@I [RTGEN-500] Setting interface mode on port 'heartBeat/stream_out_V_last_V' to 'axis' (register, both mode).
@I [RTGEN-500] Setting interface mode on port 'heartBeat/stream_out_V_keep_V' to 'axis' (register, both mode).
@I [RTGEN-500] Setting interface mode on function 'heartBeat' to 'ap_ctrl_none'.
@I [RTGEN-100] Finished creating RTL model for 'heartBeat'.
@I [HLS-111]  Elapsed time: 0.02 seconds; current allocated memory: 83.899 MB.
@I [HLS-111] Finished generating all RTL models Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 455.207 ; gain = 141.012 ; free physical = 12472 ; free virtual = 58484
@I [SYSC-301] Generating SystemC RTL for heartBeat.
@I [VHDL-304] Generating VHDL RTL for heartBeat.
@I [VLOG-307] Generating Verilog RTL for heartBeat.
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.
@I [HLS-10] Opening project '/home/tarafdar/thesis/gitStuff/hlsIP_8k5/axiStreamGate'.
@I [HLS-10] Adding design file '../hlsSources/srcs/axiStreamGate.cpp' to the project
@I [HLS-10] Opening solution '/home/tarafdar/thesis/gitStuff/hlsIP_8k5/axiStreamGate/solution1'.
