(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param17 = (((((8'ha3) ? (8'ha7) : (8'h9d)) ? ((8'ha0) >>> (8'ha3)) : (|(8'ha4))) && (((8'hb0) ? (8'h9d) : (8'ha6)) >>> (~^(8'ha2)))) ^ (({(8'hac)} ? (|(8'h9c)) : ((8'ha6) ? (8'h9e) : (8'ha2))) ? (+((8'ha5) ? (8'h9e) : (8'had))) : {((8'ha1) ? (8'hac) : (8'ha6))})))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h56):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'hb):(1'h0)] wire3;
  input wire signed [(3'h7):(1'h0)] wire2;
  input wire [(4'ha):(1'h0)] wire1;
  input wire signed [(4'h9):(1'h0)] wire0;
  wire [(2'h3):(1'h0)] wire16;
  wire signed [(3'h6):(1'h0)] wire15;
  wire signed [(2'h3):(1'h0)] wire14;
  wire signed [(3'h6):(1'h0)] wire13;
  wire [(3'h5):(1'h0)] wire9;
  wire [(4'h9):(1'h0)] wire8;
  wire signed [(4'h9):(1'h0)] wire7;
  wire [(4'hb):(1'h0)] wire6;
  wire signed [(4'ha):(1'h0)] wire5;
  wire signed [(3'h6):(1'h0)] wire4;
  reg [(3'h5):(1'h0)] reg12 = (1'h0);
  reg [(2'h3):(1'h0)] reg11 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg10 = (1'h0);
  assign y = {wire16,
                 wire15,
                 wire14,
                 wire13,
                 wire9,
                 wire8,
                 wire7,
                 wire6,
                 wire5,
                 wire4,
                 reg12,
                 reg11,
                 reg10,
                 (1'h0)};
  assign wire4 = wire2;
  assign wire5 = (+wire4[(2'h3):(2'h2)]);
  assign wire6 = wire4[(3'h4):(2'h2)];
  assign wire7 = ((((wire6 <= wire2) - (wire1 ?
                     wire1 : wire1)) - {$signed(wire6)}) < $unsigned(wire1[(3'h6):(2'h3)]));
  assign wire8 = ($signed((((8'ha7) != wire0) >= {wire5})) > (wire4[(2'h2):(1'h0)] ?
                     {$unsigned(wire5)} : wire7));
  assign wire9 = wire2;
  always
    @(posedge clk) begin
      reg10 <= (8'haa);
      reg11 <= $signed(wire4);
      reg12 <= (-wire9);
    end
  assign wire13 = ((&wire7) ? reg10[(3'h6):(3'h4)] : wire9);
  assign wire14 = (!$unsigned((reg10[(4'h8):(3'h5)] != $unsigned(wire13))));
  assign wire15 = ((8'hae) ?
                      ({((8'ha4) ^~ wire4)} ~^ wire13[(2'h3):(1'h1)]) : reg10);
  assign wire16 = $unsigned($unsigned((wire2 ? reg10 : (~|wire14))));
endmodule