{
    "dcc3": {
        "instruction_count": 9,
        "expected_asm": [
            "LBU             t1, s11, 0x222(546)",
            "ADDI            t1, t1, 0x3(3)",
            "ANDI            t1, t1, 0x7(7)",
            "SH3ADD          ra, t1, s11",
            "FLD             f3, ra, 0x88(136)",
            "LBU             t1, s11, 0x222(546)",
            "SH3ADD          ra, t1, s11",
            "FLD             f0, ra, 0x88(136)",
            "FADD.D          f3, f3, f0, dyn"
        ],
        "disassembly": "fadd st3, st0"
    },
    "d8c3": {
        "instruction_count": 9,
        "expected_asm": [
            "LBU             t1, s11, 0x222(546)",
            "SH3ADD          ra, t1, s11",
            "FLD             f0, ra, 0x88(136)",
            "LBU             t1, s11, 0x222(546)",
            "ADDI            t1, t1, 0x3(3)",
            "ANDI            t1, t1, 0x7(7)",
            "SH3ADD          ra, t1, s11",
            "FLD             f3, ra, 0x88(136)",
            "FADD.D          f0, f0, f3, dyn"
        ],
        "disassembly": "fadd st0, st3"
    },
    "d807": {
        "instruction_count": 6,
        "expected_asm": [
            "FLW             f28, a0, 0x0(0)",
            "FCVT.D.S        f28, f28, dyn",
            "LBU             t1, s11, 0x222(546)",
            "SH3ADD          ra, t1, s11",
            "FLD             f0, ra, 0x88(136)",
            "FADD.D          f0, f0, f28, dyn"
        ],
        "disassembly": "fadd [rdi]"
    },
    "dc07": {
        "instruction_count": 5,
        "expected_asm": [
            "FLD             f28, a0, 0x0(0)",
            "LBU             t1, s11, 0x222(546)",
            "SH3ADD          ra, t1, s11",
            "FLD             f0, ra, 0x88(136)",
            "FADD.D          f0, f0, f28, dyn"
        ],
        "disassembly": "fadd [rdi]"
    },
    "dec3": {
        "instruction_count": 19,
        "expected_asm": [
            "LBU             t1, s11, 0x222(546)",
            "ADDI            t1, t1, 0x3(3)",
            "ANDI            t1, t1, 0x7(7)",
            "SH3ADD          ra, t1, s11",
            "FLD             f3, ra, 0x88(136)",
            "LBU             t1, s11, 0x222(546)",
            "SH3ADD          ra, t1, s11",
            "FLD             f0, ra, 0x88(136)",
            "FADD.D          f3, f3, f0, dyn",
            "LBU             t3, s11, 0x222(546)",
            "ADDIW           t1, zero, 0x3(3)",
            "SLLI            ra, t3, 0x1(1)",
            "SLL             t1, t1, ra",
            "ADDI            t3, t3, 0x1(1)",
            "ANDI            t3, t3, 0x7(7)",
            "SB              t3, s11, 0x222(546)",
            "LHU             ra, s11, 0x21e(542)",
            "OR              ra, ra, t1",
            "SH              ra, s11, 0x21e(542)"
        ],
        "disassembly": "faddp st3, st0"
    },
    "de07": {
        "instruction_count": 8,
        "expected_asm": [
            "LBU             t1, s11, 0x222(546)",
            "SH3ADD          ra, t1, s11",
            "FLD             f1, ra, 0x88(136)",
            "LHU             ra, a0, 0x0(0)",
            "SEXT.H          ra, ra",
            "FCVT.D.W        f28, ra, dyn",
            "FADD.D          f29, f1, f28, dyn",
            "FSGNJ.D         f1, f29, f29"
        ],
        "disassembly": "fiadd [rdi]"
    },
    "da07": {
        "instruction_count": 7,
        "expected_asm": [
            "LBU             t1, s11, 0x222(546)",
            "SH3ADD          ra, t1, s11",
            "FLD             f1, ra, 0x88(136)",
            "LWU             ra, a0, 0x0(0)",
            "FCVT.D.W        f28, ra, dyn",
            "FADD.D          f29, f1, f28, dyn",
            "FSGNJ.D         f1, f29, f29"
        ],
        "disassembly": "fiadd [rdi]"
    },
    "dceb": {
        "instruction_count": 9,
        "expected_asm": [
            "LBU             t1, s11, 0x222(546)",
            "ADDI            t1, t1, 0x3(3)",
            "ANDI            t1, t1, 0x7(7)",
            "SH3ADD          ra, t1, s11",
            "FLD             f4, ra, 0x88(136)",
            "LBU             t1, s11, 0x222(546)",
            "SH3ADD          ra, t1, s11",
            "FLD             f1, ra, 0x88(136)",
            "FSUB.D          f4, f4, f1, dyn"
        ],
        "disassembly": "fsub st3, st0"
    },
    "d8e3": {
        "instruction_count": 9,
        "expected_asm": [
            "LBU             t1, s11, 0x222(546)",
            "SH3ADD          ra, t1, s11",
            "FLD             f1, ra, 0x88(136)",
            "LBU             t1, s11, 0x222(546)",
            "ADDI            t1, t1, 0x3(3)",
            "ANDI            t1, t1, 0x7(7)",
            "SH3ADD          ra, t1, s11",
            "FLD             f4, ra, 0x88(136)",
            "FSUB.D          f1, f1, f4, dyn"
        ],
        "disassembly": "fsub st0, st3"
    },
    "d827": {
        "instruction_count": 6,
        "expected_asm": [
            "FLW             f28, a0, 0x0(0)",
            "FCVT.D.S        f28, f28, dyn",
            "LBU             t1, s11, 0x222(546)",
            "SH3ADD          ra, t1, s11",
            "FLD             f1, ra, 0x88(136)",
            "FSUB.D          f1, f1, f28, dyn"
        ],
        "disassembly": "fsub [rdi]"
    },
    "dc27": {
        "instruction_count": 5,
        "expected_asm": [
            "FLD             f28, a0, 0x0(0)",
            "LBU             t1, s11, 0x222(546)",
            "SH3ADD          ra, t1, s11",
            "FLD             f1, ra, 0x88(136)",
            "FSUB.D          f1, f1, f28, dyn"
        ],
        "disassembly": "fsub [rdi]"
    },
    "deeb": {
        "instruction_count": 19,
        "expected_asm": [
            "LBU             t1, s11, 0x222(546)",
            "ADDI            t1, t1, 0x3(3)",
            "ANDI            t1, t1, 0x7(7)",
            "SH3ADD          ra, t1, s11",
            "FLD             f4, ra, 0x88(136)",
            "LBU             t1, s11, 0x222(546)",
            "SH3ADD          ra, t1, s11",
            "FLD             f1, ra, 0x88(136)",
            "FSUB.D          f4, f4, f1, dyn",
            "LBU             t3, s11, 0x222(546)",
            "ADDIW           t1, zero, 0x3(3)",
            "SLLI            ra, t3, 0x1(1)",
            "SLL             t1, t1, ra",
            "ADDI            t3, t3, 0x1(1)",
            "ANDI            t3, t3, 0x7(7)",
            "SB              t3, s11, 0x222(546)",
            "LHU             ra, s11, 0x21e(542)",
            "OR              ra, ra, t1",
            "SH              ra, s11, 0x21e(542)"
        ],
        "disassembly": "fsubp st3, st0"
    },
    "de27": {
        "instruction_count": 8,
        "expected_asm": [
            "LBU             t1, s11, 0x222(546)",
            "SH3ADD          ra, t1, s11",
            "FLD             f2, ra, 0x88(136)",
            "LHU             ra, a0, 0x0(0)",
            "SEXT.H          ra, ra",
            "FCVT.D.W        f28, ra, dyn",
            "FSUB.D          f29, f2, f28, dyn",
            "FSGNJ.D         f2, f29, f29"
        ],
        "disassembly": "fisub [rdi]"
    },
    "da27": {
        "instruction_count": 7,
        "expected_asm": [
            "LBU             t1, s11, 0x222(546)",
            "SH3ADD          ra, t1, s11",
            "FLD             f2, ra, 0x88(136)",
            "LWU             ra, a0, 0x0(0)",
            "FCVT.D.W        f28, ra, dyn",
            "FSUB.D          f29, f2, f28, dyn",
            "FSGNJ.D         f2, f29, f29"
        ],
        "disassembly": "fisub [rdi]"
    },
    "dce3": {
        "instruction_count": 9,
        "expected_asm": [
            "LBU             t1, s11, 0x222(546)",
            "ADDI            t1, t1, 0x3(3)",
            "ANDI            t1, t1, 0x7(7)",
            "SH3ADD          ra, t1, s11",
            "FLD             f5, ra, 0x88(136)",
            "LBU             t1, s11, 0x222(546)",
            "SH3ADD          ra, t1, s11",
            "FLD             f2, ra, 0x88(136)",
            "FSUB.D          f5, f2, f5, dyn"
        ],
        "disassembly": "fsubr st3, st0"
    },
    "d8eb": {
        "instruction_count": 9,
        "expected_asm": [
            "LBU             t1, s11, 0x222(546)",
            "SH3ADD          ra, t1, s11",
            "FLD             f2, ra, 0x88(136)",
            "LBU             t1, s11, 0x222(546)",
            "ADDI            t1, t1, 0x3(3)",
            "ANDI            t1, t1, 0x7(7)",
            "SH3ADD          ra, t1, s11",
            "FLD             f5, ra, 0x88(136)",
            "FSUB.D          f2, f5, f2, dyn"
        ],
        "disassembly": "fsubr st0, st3"
    },
    "d82f": {
        "instruction_count": 6,
        "expected_asm": [
            "FLW             f28, a0, 0x0(0)",
            "FCVT.D.S        f28, f28, dyn",
            "LBU             t1, s11, 0x222(546)",
            "SH3ADD          ra, t1, s11",
            "FLD             f2, ra, 0x88(136)",
            "FSUB.D          f2, f28, f2, dyn"
        ],
        "disassembly": "fsubr [rdi]"
    },
    "dc2f": {
        "instruction_count": 5,
        "expected_asm": [
            "FLD             f28, a0, 0x0(0)",
            "LBU             t1, s11, 0x222(546)",
            "SH3ADD          ra, t1, s11",
            "FLD             f2, ra, 0x88(136)",
            "FSUB.D          f2, f28, f2, dyn"
        ],
        "disassembly": "fsubr [rdi]"
    },
    "dee3": {
        "instruction_count": 19,
        "expected_asm": [
            "LBU             t1, s11, 0x222(546)",
            "ADDI            t1, t1, 0x3(3)",
            "ANDI            t1, t1, 0x7(7)",
            "SH3ADD          ra, t1, s11",
            "FLD             f5, ra, 0x88(136)",
            "LBU             t1, s11, 0x222(546)",
            "SH3ADD          ra, t1, s11",
            "FLD             f2, ra, 0x88(136)",
            "FSUB.D          f5, f2, f5, dyn",
            "LBU             t3, s11, 0x222(546)",
            "ADDIW           t1, zero, 0x3(3)",
            "SLLI            ra, t3, 0x1(1)",
            "SLL             t1, t1, ra",
            "ADDI            t3, t3, 0x1(1)",
            "ANDI            t3, t3, 0x7(7)",
            "SB              t3, s11, 0x222(546)",
            "LHU             ra, s11, 0x21e(542)",
            "OR              ra, ra, t1",
            "SH              ra, s11, 0x21e(542)"
        ],
        "disassembly": "fsubrp st3, st0"
    },
    "de2f": {
        "instruction_count": 8,
        "expected_asm": [
            "LBU             t1, s11, 0x222(546)",
            "SH3ADD          ra, t1, s11",
            "FLD             f3, ra, 0x88(136)",
            "LHU             ra, a0, 0x0(0)",
            "SEXT.H          ra, ra",
            "FCVT.D.W        f28, ra, dyn",
            "FSUB.D          f29, f28, f3, dyn",
            "FSGNJ.D         f3, f29, f29"
        ],
        "disassembly": "fisubr [rdi]"
    },
    "da2f": {
        "instruction_count": 7,
        "expected_asm": [
            "LBU             t1, s11, 0x222(546)",
            "SH3ADD          ra, t1, s11",
            "FLD             f3, ra, 0x88(136)",
            "LWU             ra, a0, 0x0(0)",
            "FCVT.D.W        f28, ra, dyn",
            "FSUB.D          f29, f28, f3, dyn",
            "FSGNJ.D         f3, f29, f29"
        ],
        "disassembly": "fisubr [rdi]"
    },
    "dccb": {
        "instruction_count": 9,
        "expected_asm": [
            "LBU             t1, s11, 0x222(546)",
            "ADDI            t1, t1, 0x3(3)",
            "ANDI            t1, t1, 0x7(7)",
            "SH3ADD          ra, t1, s11",
            "FLD             f6, ra, 0x88(136)",
            "LBU             t1, s11, 0x222(546)",
            "SH3ADD          ra, t1, s11",
            "FLD             f3, ra, 0x88(136)",
            "FMUL.D          f6, f6, f3, dyn"
        ],
        "disassembly": "fmul st3, st0"
    },
    "d8cb": {
        "instruction_count": 9,
        "expected_asm": [
            "LBU             t1, s11, 0x222(546)",
            "SH3ADD          ra, t1, s11",
            "FLD             f3, ra, 0x88(136)",
            "LBU             t1, s11, 0x222(546)",
            "ADDI            t1, t1, 0x3(3)",
            "ANDI            t1, t1, 0x7(7)",
            "SH3ADD          ra, t1, s11",
            "FLD             f6, ra, 0x88(136)",
            "FMUL.D          f3, f3, f6, dyn"
        ],
        "disassembly": "fmul st0, st3"
    },
    "d80f": {
        "instruction_count": 6,
        "expected_asm": [
            "FLW             f28, a0, 0x0(0)",
            "FCVT.D.S        f28, f28, dyn",
            "LBU             t1, s11, 0x222(546)",
            "SH3ADD          ra, t1, s11",
            "FLD             f3, ra, 0x88(136)",
            "FMUL.D          f3, f3, f28, dyn"
        ],
        "disassembly": "fmul [rdi]"
    },
    "dc0f": {
        "instruction_count": 5,
        "expected_asm": [
            "FLD             f28, a0, 0x0(0)",
            "LBU             t1, s11, 0x222(546)",
            "SH3ADD          ra, t1, s11",
            "FLD             f3, ra, 0x88(136)",
            "FMUL.D          f3, f3, f28, dyn"
        ],
        "disassembly": "fmul [rdi]"
    },
    "decb": {
        "instruction_count": 19,
        "expected_asm": [
            "LBU             t1, s11, 0x222(546)",
            "ADDI            t1, t1, 0x3(3)",
            "ANDI            t1, t1, 0x7(7)",
            "SH3ADD          ra, t1, s11",
            "FLD             f6, ra, 0x88(136)",
            "LBU             t1, s11, 0x222(546)",
            "SH3ADD          ra, t1, s11",
            "FLD             f3, ra, 0x88(136)",
            "FMUL.D          f6, f6, f3, dyn",
            "LBU             t3, s11, 0x222(546)",
            "ADDIW           t1, zero, 0x3(3)",
            "SLLI            ra, t3, 0x1(1)",
            "SLL             t1, t1, ra",
            "ADDI            t3, t3, 0x1(1)",
            "ANDI            t3, t3, 0x7(7)",
            "SB              t3, s11, 0x222(546)",
            "LHU             ra, s11, 0x21e(542)",
            "OR              ra, ra, t1",
            "SH              ra, s11, 0x21e(542)"
        ],
        "disassembly": "fmulp st3, st0"
    },
    "da0f": {
        "instruction_count": 7,
        "expected_asm": [
            "LBU             t1, s11, 0x222(546)",
            "SH3ADD          ra, t1, s11",
            "FLD             f4, ra, 0x88(136)",
            "LWU             ra, a0, 0x0(0)",
            "FCVT.D.W        f28, ra, dyn",
            "FMUL.D          f29, f4, f28, dyn",
            "FSGNJ.D         f4, f29, f29"
        ],
        "disassembly": "fimul [rdi]"
    },
    "de0f": {
        "instruction_count": 8,
        "expected_asm": [
            "LBU             t1, s11, 0x222(546)",
            "SH3ADD          ra, t1, s11",
            "FLD             f4, ra, 0x88(136)",
            "LHU             ra, a0, 0x0(0)",
            "SEXT.H          ra, ra",
            "FCVT.D.W        f28, ra, dyn",
            "FMUL.D          f29, f4, f28, dyn",
            "FSGNJ.D         f4, f29, f29"
        ],
        "disassembly": "fimul [rdi]"
    },
    "dcfb": {
        "instruction_count": 9,
        "expected_asm": [
            "LBU             t1, s11, 0x222(546)",
            "ADDI            t1, t1, 0x3(3)",
            "ANDI            t1, t1, 0x7(7)",
            "SH3ADD          ra, t1, s11",
            "FLD             f7, ra, 0x88(136)",
            "LBU             t1, s11, 0x222(546)",
            "SH3ADD          ra, t1, s11",
            "FLD             f4, ra, 0x88(136)",
            "FDIV.D          f7, f7, f4, dyn"
        ],
        "disassembly": "fdiv st3, st0"
    },
    "d8f3": {
        "instruction_count": 9,
        "expected_asm": [
            "LBU             t1, s11, 0x222(546)",
            "SH3ADD          ra, t1, s11",
            "FLD             f4, ra, 0x88(136)",
            "LBU             t1, s11, 0x222(546)",
            "ADDI            t1, t1, 0x3(3)",
            "ANDI            t1, t1, 0x7(7)",
            "SH3ADD          ra, t1, s11",
            "FLD             f7, ra, 0x88(136)",
            "FDIV.D          f4, f4, f7, dyn"
        ],
        "disassembly": "fdiv st0, st3"
    },
    "d837": {
        "instruction_count": 6,
        "expected_asm": [
            "FLW             f28, a0, 0x0(0)",
            "FCVT.D.S        f28, f28, dyn",
            "LBU             t1, s11, 0x222(546)",
            "SH3ADD          ra, t1, s11",
            "FLD             f4, ra, 0x88(136)",
            "FDIV.D          f4, f4, f28, dyn"
        ],
        "disassembly": "fdiv [rdi]"
    },
    "dc37": {
        "instruction_count": 5,
        "expected_asm": [
            "FLD             f28, a0, 0x0(0)",
            "LBU             t1, s11, 0x222(546)",
            "SH3ADD          ra, t1, s11",
            "FLD             f4, ra, 0x88(136)",
            "FDIV.D          f4, f4, f28, dyn"
        ],
        "disassembly": "fdiv [rdi]"
    },
    "defb": {
        "instruction_count": 19,
        "expected_asm": [
            "LBU             t1, s11, 0x222(546)",
            "ADDI            t1, t1, 0x3(3)",
            "ANDI            t1, t1, 0x7(7)",
            "SH3ADD          ra, t1, s11",
            "FLD             f7, ra, 0x88(136)",
            "LBU             t1, s11, 0x222(546)",
            "SH3ADD          ra, t1, s11",
            "FLD             f4, ra, 0x88(136)",
            "FDIV.D          f7, f7, f4, dyn",
            "LBU             t3, s11, 0x222(546)",
            "ADDIW           t1, zero, 0x3(3)",
            "SLLI            ra, t3, 0x1(1)",
            "SLL             t1, t1, ra",
            "ADDI            t3, t3, 0x1(1)",
            "ANDI            t3, t3, 0x7(7)",
            "SB              t3, s11, 0x222(546)",
            "LHU             ra, s11, 0x21e(542)",
            "OR              ra, ra, t1",
            "SH              ra, s11, 0x21e(542)"
        ],
        "disassembly": "fdivp st3, st0"
    },
    "da37": {
        "instruction_count": 7,
        "expected_asm": [
            "LBU             t1, s11, 0x222(546)",
            "SH3ADD          ra, t1, s11",
            "FLD             f5, ra, 0x88(136)",
            "LWU             ra, a0, 0x0(0)",
            "FCVT.D.W        f28, ra, dyn",
            "FDIV.D          f29, f5, f28, dyn",
            "FSGNJ.D         f5, f29, f29"
        ],
        "disassembly": "fidiv [rdi]"
    },
    "de37": {
        "instruction_count": 8,
        "expected_asm": [
            "LBU             t1, s11, 0x222(546)",
            "SH3ADD          ra, t1, s11",
            "FLD             f5, ra, 0x88(136)",
            "LHU             ra, a0, 0x0(0)",
            "SEXT.H          ra, ra",
            "FCVT.D.W        f28, ra, dyn",
            "FDIV.D          f29, f5, f28, dyn",
            "FSGNJ.D         f5, f29, f29"
        ],
        "disassembly": "fidiv [rdi]"
    },
    "dcf3": {
        "instruction_count": 9,
        "expected_asm": [
            "LBU             t1, s11, 0x222(546)",
            "ADDI            t1, t1, 0x3(3)",
            "ANDI            t1, t1, 0x7(7)",
            "SH3ADD          ra, t1, s11",
            "FLD             f0, ra, 0x88(136)",
            "LBU             t1, s11, 0x222(546)",
            "SH3ADD          ra, t1, s11",
            "FLD             f5, ra, 0x88(136)",
            "FDIV.D          f0, f5, f0, dyn"
        ],
        "disassembly": "fdivr st3, st0"
    },
    "d8fb": {
        "instruction_count": 9,
        "expected_asm": [
            "LBU             t1, s11, 0x222(546)",
            "SH3ADD          ra, t1, s11",
            "FLD             f5, ra, 0x88(136)",
            "LBU             t1, s11, 0x222(546)",
            "ADDI            t1, t1, 0x3(3)",
            "ANDI            t1, t1, 0x7(7)",
            "SH3ADD          ra, t1, s11",
            "FLD             f0, ra, 0x88(136)",
            "FDIV.D          f5, f0, f5, dyn"
        ],
        "disassembly": "fdivr st0, st3"
    },
    "d83f": {
        "instruction_count": 6,
        "expected_asm": [
            "FLW             f28, a0, 0x0(0)",
            "FCVT.D.S        f28, f28, dyn",
            "LBU             t1, s11, 0x222(546)",
            "SH3ADD          ra, t1, s11",
            "FLD             f5, ra, 0x88(136)",
            "FDIV.D          f5, f28, f5, dyn"
        ],
        "disassembly": "fdivr [rdi]"
    },
    "dc3f": {
        "instruction_count": 5,
        "expected_asm": [
            "FLD             f28, a0, 0x0(0)",
            "LBU             t1, s11, 0x222(546)",
            "SH3ADD          ra, t1, s11",
            "FLD             f5, ra, 0x88(136)",
            "FDIV.D          f5, f28, f5, dyn"
        ],
        "disassembly": "fdivr [rdi]"
    },
    "def3": {
        "instruction_count": 19,
        "expected_asm": [
            "LBU             t1, s11, 0x222(546)",
            "ADDI            t1, t1, 0x3(3)",
            "ANDI            t1, t1, 0x7(7)",
            "SH3ADD          ra, t1, s11",
            "FLD             f0, ra, 0x88(136)",
            "LBU             t1, s11, 0x222(546)",
            "SH3ADD          ra, t1, s11",
            "FLD             f5, ra, 0x88(136)",
            "FDIV.D          f0, f5, f0, dyn",
            "LBU             t3, s11, 0x222(546)",
            "ADDIW           t1, zero, 0x3(3)",
            "SLLI            ra, t3, 0x1(1)",
            "SLL             t1, t1, ra",
            "ADDI            t3, t3, 0x1(1)",
            "ANDI            t3, t3, 0x7(7)",
            "SB              t3, s11, 0x222(546)",
            "LHU             ra, s11, 0x21e(542)",
            "OR              ra, ra, t1",
            "SH              ra, s11, 0x21e(542)"
        ],
        "disassembly": "fdivrp st3, st0"
    },
    "da3f": {
        "instruction_count": 7,
        "expected_asm": [
            "LBU             t1, s11, 0x222(546)",
            "SH3ADD          ra, t1, s11",
            "FLD             f6, ra, 0x88(136)",
            "LWU             ra, a0, 0x0(0)",
            "FCVT.D.W        f28, ra, dyn",
            "FDIV.D          f29, f28, f6, dyn",
            "FSGNJ.D         f6, f29, f29"
        ],
        "disassembly": "fidivr [rdi]"
    },
    "de3f": {
        "instruction_count": 8,
        "expected_asm": [
            "LBU             t1, s11, 0x222(546)",
            "SH3ADD          ra, t1, s11",
            "FLD             f6, ra, 0x88(136)",
            "LHU             ra, a0, 0x0(0)",
            "SEXT.H          ra, ra",
            "FCVT.D.W        f28, ra, dyn",
            "FDIV.D          f29, f28, f6, dyn",
            "FSGNJ.D         f6, f29, f29"
        ],
        "disassembly": "fidivr [rdi]"
    },
    "dbf3": {
        "instruction_count": 29,
        "expected_asm": [
            "LBU             t4, s11, 0x222(546)",
            "SH3ADD          t3, t4, s11",
            "FLD             f6, t3, 0x88(136)",
            "LBU             t4, s11, 0x222(546)",
            "ADDI            t4, t4, 0x3(3)",
            "ANDI            t4, t4, 0x7(7)",
            "SH3ADD          t3, t4, s11",
            "FLD             f1, t3, 0x88(136)",
            "SB              zero, s11, 0x1c9(457)",
            "FEQ.D           ra, f6, f6",
            "FEQ.D           t1, f1, f1",
            "AND             ra, ra, t1",
            "BEQ             ra, zero, 0x2c(44)",
            "FLT.D           ra, f6, f1",
            "BNE             zero, ra, 0x34(52)",
            "FLT.D           ra, f1, f6",
            "BNE             zero, ra, 0x10(16)",
            "ADDIW           s7, zero, 0x1(1)",
            "ADDIW           s5, zero, 0x0(0)",
            "JAL             zero, 0x28(40)",
            "ADDIW           s7, zero, 0x0(0)",
            "ADDIW           s5, zero, 0x0(0)",
            "JAL             zero, 0x1c(28)",
            "ADDIW           s7, zero, 0x1(1)",
            "ADDIW           s5, zero, 0x1(1)",
            "SB              s5, s11, 0x1c9(457)",
            "JAL             zero, 0xc(12)",
            "ADDIW           s7, zero, 0x0(0)",
            "ADDIW           s5, zero, 0x1(1)"
        ],
        "disassembly": "fcomi st0, st3"
    },
    "dff3": {
        "instruction_count": 39,
        "expected_asm": [
            "LBU             t4, s11, 0x222(546)",
            "SH3ADD          t3, t4, s11",
            "FLD             f6, t3, 0x88(136)",
            "LBU             t4, s11, 0x222(546)",
            "ADDI            t4, t4, 0x3(3)",
            "ANDI            t4, t4, 0x7(7)",
            "SH3ADD          t3, t4, s11",
            "FLD             f1, t3, 0x88(136)",
            "SB              zero, s11, 0x1c9(457)",
            "FEQ.D           ra, f6, f6",
            "FEQ.D           t1, f1, f1",
            "AND             ra, ra, t1",
            "BEQ             ra, zero, 0x2c(44)",
            "FLT.D           ra, f6, f1",
            "BNE             zero, ra, 0x34(52)",
            "FLT.D           ra, f1, f6",
            "BNE             zero, ra, 0x10(16)",
            "ADDIW           s7, zero, 0x1(1)",
            "ADDIW           s5, zero, 0x0(0)",
            "JAL             zero, 0x28(40)",
            "ADDIW           s7, zero, 0x0(0)",
            "ADDIW           s5, zero, 0x0(0)",
            "JAL             zero, 0x1c(28)",
            "ADDIW           s7, zero, 0x1(1)",
            "ADDIW           s5, zero, 0x1(1)",
            "SB              s5, s11, 0x1c9(457)",
            "JAL             zero, 0xc(12)",
            "ADDIW           s7, zero, 0x0(0)",
            "ADDIW           s5, zero, 0x1(1)",
            "LBU             t3, s11, 0x222(546)",
            "ADDIW           t1, zero, 0x3(3)",
            "SLLI            ra, t3, 0x1(1)",
            "SLL             t1, t1, ra",
            "ADDI            t3, t3, 0x1(1)",
            "ANDI            t3, t3, 0x7(7)",
            "SB              t3, s11, 0x222(546)",
            "LHU             ra, s11, 0x21e(542)",
            "OR              ra, ra, t1",
            "SH              ra, s11, 0x21e(542)"
        ],
        "disassembly": "fcomip st0, st3"
    },
    "dbeb": {
        "instruction_count": 29,
        "expected_asm": [
            "LBU             t4, s11, 0x222(546)",
            "SH3ADD          t3, t4, s11",
            "FLD             f7, t3, 0x88(136)",
            "LBU             t4, s11, 0x222(546)",
            "ADDI            t4, t4, 0x3(3)",
            "ANDI            t4, t4, 0x7(7)",
            "SH3ADD          t3, t4, s11",
            "FLD             f2, t3, 0x88(136)",
            "SB              zero, s11, 0x1c9(457)",
            "FEQ.D           ra, f7, f7",
            "FEQ.D           t1, f2, f2",
            "AND             ra, ra, t1",
            "BEQ             ra, zero, 0x2c(44)",
            "FLT.D           ra, f7, f2",
            "BNE             zero, ra, 0x34(52)",
            "FLT.D           ra, f2, f7",
            "BNE             zero, ra, 0x10(16)",
            "ADDIW           s7, zero, 0x1(1)",
            "ADDIW           s5, zero, 0x0(0)",
            "JAL             zero, 0x28(40)",
            "ADDIW           s7, zero, 0x0(0)",
            "ADDIW           s5, zero, 0x0(0)",
            "JAL             zero, 0x1c(28)",
            "ADDIW           s7, zero, 0x1(1)",
            "ADDIW           s5, zero, 0x1(1)",
            "SB              s5, s11, 0x1c9(457)",
            "JAL             zero, 0xc(12)",
            "ADDIW           s7, zero, 0x0(0)",
            "ADDIW           s5, zero, 0x1(1)"
        ],
        "disassembly": "fucomi st0, st3"
    },
    "dfeb": {
        "instruction_count": 39,
        "expected_asm": [
            "LBU             t4, s11, 0x222(546)",
            "SH3ADD          t3, t4, s11",
            "FLD             f7, t3, 0x88(136)",
            "LBU             t4, s11, 0x222(546)",
            "ADDI            t4, t4, 0x3(3)",
            "ANDI            t4, t4, 0x7(7)",
            "SH3ADD          t3, t4, s11",
            "FLD             f2, t3, 0x88(136)",
            "SB              zero, s11, 0x1c9(457)",
            "FEQ.D           ra, f7, f7",
            "FEQ.D           t1, f2, f2",
            "AND             ra, ra, t1",
            "BEQ             ra, zero, 0x2c(44)",
            "FLT.D           ra, f7, f2",
            "BNE             zero, ra, 0x34(52)",
            "FLT.D           ra, f2, f7",
            "BNE             zero, ra, 0x10(16)",
            "ADDIW           s7, zero, 0x1(1)",
            "ADDIW           s5, zero, 0x0(0)",
            "JAL             zero, 0x28(40)",
            "ADDIW           s7, zero, 0x0(0)",
            "ADDIW           s5, zero, 0x0(0)",
            "JAL             zero, 0x1c(28)",
            "ADDIW           s7, zero, 0x1(1)",
            "ADDIW           s5, zero, 0x1(1)",
            "SB              s5, s11, 0x1c9(457)",
            "JAL             zero, 0xc(12)",
            "ADDIW           s7, zero, 0x0(0)",
            "ADDIW           s5, zero, 0x1(1)",
            "LBU             t3, s11, 0x222(546)",
            "ADDIW           t1, zero, 0x3(3)",
            "SLLI            ra, t3, 0x1(1)",
            "SLL             t1, t1, ra",
            "ADDI            t3, t3, 0x1(1)",
            "ANDI            t3, t3, 0x7(7)",
            "SB              t3, s11, 0x222(546)",
            "LHU             ra, s11, 0x21e(542)",
            "OR              ra, ra, t1",
            "SH              ra, s11, 0x21e(542)"
        ],
        "disassembly": "fucomip st0, st3"
    },
    "df17": {
        "instruction_count": 6,
        "expected_asm": [
            "LBU             t1, s11, 0x222(546)",
            "SH3ADD          ra, t1, s11",
            "FLD             f0, ra, 0x88(136)",
            "ADDI            ra, a0, 0x0(0)",
            "FCVT.W.D        t1, f0, dyn",
            "SH              t1, ra, 0x0(0)"
        ],
        "disassembly": "fist [rdi]"
    },
    "db17": {
        "instruction_count": 6,
        "expected_asm": [
            "LBU             t1, s11, 0x222(546)",
            "SH3ADD          ra, t1, s11",
            "FLD             f0, ra, 0x88(136)",
            "ADDI            ra, a0, 0x0(0)",
            "FCVT.W.D        t1, f0, dyn",
            "SW              t1, ra, 0x0(0)"
        ],
        "disassembly": "fist [rdi]"
    },
    "df1f": {
        "instruction_count": 16,
        "expected_asm": [
            "LBU             t1, s11, 0x222(546)",
            "SH3ADD          ra, t1, s11",
            "FLD             f0, ra, 0x88(136)",
            "ADDI            ra, a0, 0x0(0)",
            "FCVT.W.D        t1, f0, dyn",
            "SH              t1, ra, 0x0(0)",
            "LBU             t2, s11, 0x222(546)",
            "ADDIW           t4, zero, 0x3(3)",
            "SLLI            t3, t2, 0x1(1)",
            "SLL             t4, t4, t3",
            "ADDI            t2, t2, 0x1(1)",
            "ANDI            t2, t2, 0x7(7)",
            "SB              t2, s11, 0x222(546)",
            "LHU             t3, s11, 0x21e(542)",
            "OR              t3, t3, t4",
            "SH              t3, s11, 0x21e(542)"
        ],
        "disassembly": "fistp [rdi]"
    },
    "db1f": {
        "instruction_count": 16,
        "expected_asm": [
            "LBU             t1, s11, 0x222(546)",
            "SH3ADD          ra, t1, s11",
            "FLD             f1, ra, 0x88(136)",
            "ADDI            ra, a0, 0x0(0)",
            "FCVT.W.D        t1, f1, dyn",
            "SW              t1, ra, 0x0(0)",
            "LBU             t2, s11, 0x222(546)",
            "ADDIW           t4, zero, 0x3(3)",
            "SLLI            t3, t2, 0x1(1)",
            "SLL             t4, t4, t3",
            "ADDI            t2, t2, 0x1(1)",
            "ANDI            t2, t2, 0x7(7)",
            "SB              t2, s11, 0x222(546)",
            "LHU             t3, s11, 0x21e(542)",
            "OR              t3, t3, t4",
            "SH              t3, s11, 0x21e(542)"
        ],
        "disassembly": "fistp [rdi]"
    },
    "df3f": {
        "instruction_count": 16,
        "expected_asm": [
            "LBU             t1, s11, 0x222(546)",
            "SH3ADD          ra, t1, s11",
            "FLD             f2, ra, 0x88(136)",
            "ADDI            ra, a0, 0x0(0)",
            "FCVT.L.D        t1, f2, dyn",
            "SD              t1, ra, 0x0(0)",
            "LBU             t2, s11, 0x222(546)",
            "ADDIW           t4, zero, 0x3(3)",
            "SLLI            t3, t2, 0x1(1)",
            "SLL             t4, t4, t3",
            "ADDI            t2, t2, 0x1(1)",
            "ANDI            t2, t2, 0x7(7)",
            "SB              t2, s11, 0x222(546)",
            "LHU             t3, s11, 0x21e(542)",
            "OR              t3, t3, t4",
            "SH              t3, s11, 0x21e(542)"
        ],
        "disassembly": "fistp [rdi]"
    },
    "df0f": {
        "instruction_count": 16,
        "expected_asm": [
            "LBU             t1, s11, 0x222(546)",
            "SH3ADD          ra, t1, s11",
            "FLD             f3, ra, 0x88(136)",
            "ADDI            ra, a0, 0x0(0)",
            "FCVT.W.D        t1, f3, rtz",
            "SH              t1, ra, 0x0(0)",
            "LBU             t2, s11, 0x222(546)",
            "ADDIW           t4, zero, 0x3(3)",
            "SLLI            t3, t2, 0x1(1)",
            "SLL             t4, t4, t3",
            "ADDI            t2, t2, 0x1(1)",
            "ANDI            t2, t2, 0x7(7)",
            "SB              t2, s11, 0x222(546)",
            "LHU             t3, s11, 0x21e(542)",
            "OR              t3, t3, t4",
            "SH              t3, s11, 0x21e(542)"
        ],
        "disassembly": "fisttp [rdi]"
    },
    "db0f": {
        "instruction_count": 16,
        "expected_asm": [
            "LBU             t1, s11, 0x222(546)",
            "SH3ADD          ra, t1, s11",
            "FLD             f4, ra, 0x88(136)",
            "ADDI            ra, a0, 0x0(0)",
            "FCVT.W.D        t1, f4, rtz",
            "SW              t1, ra, 0x0(0)",
            "LBU             t2, s11, 0x222(546)",
            "ADDIW           t4, zero, 0x3(3)",
            "SLLI            t3, t2, 0x1(1)",
            "SLL             t4, t4, t3",
            "ADDI            t2, t2, 0x1(1)",
            "ANDI            t2, t2, 0x7(7)",
            "SB              t2, s11, 0x222(546)",
            "LHU             t3, s11, 0x21e(542)",
            "OR              t3, t3, t4",
            "SH              t3, s11, 0x21e(542)"
        ],
        "disassembly": "fisttp [rdi]"
    },
    "dd0f": {
        "instruction_count": 16,
        "expected_asm": [
            "LBU             t1, s11, 0x222(546)",
            "SH3ADD          ra, t1, s11",
            "FLD             f5, ra, 0x88(136)",
            "ADDI            ra, a0, 0x0(0)",
            "FCVT.L.D        t1, f5, rtz",
            "SD              t1, ra, 0x0(0)",
            "LBU             t2, s11, 0x222(546)",
            "ADDIW           t4, zero, 0x3(3)",
            "SLLI            t3, t2, 0x1(1)",
            "SLL             t4, t4, t3",
            "ADDI            t2, t2, 0x1(1)",
            "ANDI            t2, t2, 0x7(7)",
            "SB              t2, s11, 0x222(546)",
            "LHU             t3, s11, 0x21e(542)",
            "OR              t3, t3, t4",
            "SH              t3, s11, 0x21e(542)"
        ],
        "disassembly": "fisttp [rdi]"
    },
    "d9e1": {
        "instruction_count": 4,
        "expected_asm": [
            "LBU             t1, s11, 0x222(546)",
            "SH3ADD          ra, t1, s11",
            "FLD             f6, ra, 0x88(136)",
            "FSGNJX.D        f6, f6, f6"
        ],
        "disassembly": "fabs"
    },
    "d9fe": {
        "instruction_count": 117,
        "expected_asm": [
            "SD              gp, s11, 0x80(128)",
            "SD              t0, s11, 0x0(0)",
            "SD              s10, s11, 0x8(8)",
            "SD              a2, s11, 0x10(16)",
            "SD              s0, s11, 0x18(24)",
            "SD              s1, s11, 0x20(32)",
            "SD              s2, s11, 0x28(40)",
            "SD              a1, s11, 0x30(48)",
            "SD              a0, s11, 0x38(56)",
            "SD              a4, s11, 0x40(64)",
            "SD              a5, s11, 0x48(72)",
            "SD              a3, s11, 0x50(80)",
            "SD              a6, s11, 0x58(88)",
            "SD              a7, s11, 0x60(96)",
            "SD              s6, s11, 0x68(104)",
            "SD              s3, s11, 0x70(112)",
            "SD              s4, s11, 0x78(120)",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "ADDI            ra, s11, 0xc8(200)",
            "VSE64.V         v2, ra, none, 1",
            "ADDI            ra, s11, 0xd8(216)",
            "VSE64.V         v3, ra, none, 1",
            "ADDI            ra, s11, 0xe8(232)",
            "VSE64.V         v4, ra, none, 1",
            "ADDI            ra, s11, 0xf8(248)",
            "VSE64.V         v5, ra, none, 1",
            "ADDI            ra, s11, 0x108(264)",
            "VSE64.V         v6, ra, none, 1",
            "ADDI            ra, s11, 0x118(280)",
            "VSE64.V         v7, ra, none, 1",
            "ADDI            ra, s11, 0x128(296)",
            "VSE64.V         v8, ra, none, 1",
            "ADDI            ra, s11, 0x138(312)",
            "VSE64.V         v9, ra, none, 1",
            "ADDI            ra, s11, 0x148(328)",
            "VSE64.V         v10, ra, none, 1",
            "ADDI            ra, s11, 0x158(344)",
            "VSE64.V         v11, ra, none, 1",
            "ADDI            ra, s11, 0x168(360)",
            "VSE64.V         v12, ra, none, 1",
            "ADDI            ra, s11, 0x178(376)",
            "VSE64.V         v13, ra, none, 1",
            "ADDI            ra, s11, 0x188(392)",
            "VSE64.V         v14, ra, none, 1",
            "ADDI            ra, s11, 0x198(408)",
            "VSE64.V         v15, ra, none, 1",
            "ADDI            ra, s11, 0x1a8(424)",
            "VSE64.V         v16, ra, none, 1",
            "ADDI            ra, s11, 0x1b8(440)",
            "VSE64.V         v17, ra, none, 1",
            "SB              s5, s11, 0x1c8(456)",
            "SB              s7, s11, 0x1cb(459)",
            "SB              s8, s11, 0x1cc(460)",
            "SB              s9, s11, 0x1cd(461)",
            "ADDIW           t1, zero, 0x1(1)",
            "SB              t1, s11, 0x224(548)",
            "ADDI            a0, s11, 0x0(0)",
            "LD              t4, s11, 0x388(904)",
            "JALR            ra, t4, 0x0(0)",
            "LD              gp, s11, 0x80(128)",
            "LD              t0, s11, 0x0(0)",
            "LD              s10, s11, 0x8(8)",
            "LD              a2, s11, 0x10(16)",
            "LD              s0, s11, 0x18(24)",
            "LD              s1, s11, 0x20(32)",
            "LD              s2, s11, 0x28(40)",
            "LD              a1, s11, 0x30(48)",
            "LD              a0, s11, 0x38(56)",
            "LD              a4, s11, 0x40(64)",
            "LD              a5, s11, 0x48(72)",
            "LD              a3, s11, 0x50(80)",
            "LD              a6, s11, 0x58(88)",
            "LD              a7, s11, 0x60(96)",
            "LD              s6, s11, 0x68(104)",
            "LD              s3, s11, 0x70(112)",
            "LD              s4, s11, 0x78(120)",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "ADDI            t1, s11, 0xc8(200)",
            "VLE64.V         v2, t1, none, 1",
            "ADDI            t1, s11, 0xd8(216)",
            "VLE64.V         v3, t1, none, 1",
            "ADDI            t1, s11, 0xe8(232)",
            "VLE64.V         v4, t1, none, 1",
            "ADDI            t1, s11, 0xf8(248)",
            "VLE64.V         v5, t1, none, 1",
            "ADDI            t1, s11, 0x108(264)",
            "VLE64.V         v6, t1, none, 1",
            "ADDI            t1, s11, 0x118(280)",
            "VLE64.V         v7, t1, none, 1",
            "ADDI            t1, s11, 0x128(296)",
            "VLE64.V         v8, t1, none, 1",
            "ADDI            t1, s11, 0x138(312)",
            "VLE64.V         v9, t1, none, 1",
            "ADDI            t1, s11, 0x148(328)",
            "VLE64.V         v10, t1, none, 1",
            "ADDI            t1, s11, 0x158(344)",
            "VLE64.V         v11, t1, none, 1",
            "ADDI            t1, s11, 0x168(360)",
            "VLE64.V         v12, t1, none, 1",
            "ADDI            t1, s11, 0x178(376)",
            "VLE64.V         v13, t1, none, 1",
            "ADDI            t1, s11, 0x188(392)",
            "VLE64.V         v14, t1, none, 1",
            "ADDI            t1, s11, 0x198(408)",
            "VLE64.V         v15, t1, none, 1",
            "ADDI            t1, s11, 0x1a8(424)",
            "VLE64.V         v16, t1, none, 1",
            "ADDI            t1, s11, 0x1b8(440)",
            "VLE64.V         v17, t1, none, 1",
            "LBU             s5, s11, 0x1c8(456)",
            "LBU             s7, s11, 0x1cb(459)",
            "LBU             s8, s11, 0x1cc(460)",
            "LBU             s9, s11, 0x1cd(461)",
            "LBU             t1, s11, 0x214(532)",
            "CSRRW           zero, t1, 0x2(2)",
            "SB              zero, s11, 0x224(548)",
            "FENCE          "
        ],
        "disassembly": "fsin"
    },
    "d9ff": {
        "instruction_count": 117,
        "expected_asm": [
            "SD              gp, s11, 0x80(128)",
            "SD              t0, s11, 0x0(0)",
            "SD              s10, s11, 0x8(8)",
            "SD              a2, s11, 0x10(16)",
            "SD              s0, s11, 0x18(24)",
            "SD              s1, s11, 0x20(32)",
            "SD              s2, s11, 0x28(40)",
            "SD              a1, s11, 0x30(48)",
            "SD              a0, s11, 0x38(56)",
            "SD              a4, s11, 0x40(64)",
            "SD              a5, s11, 0x48(72)",
            "SD              a3, s11, 0x50(80)",
            "SD              a6, s11, 0x58(88)",
            "SD              a7, s11, 0x60(96)",
            "SD              s6, s11, 0x68(104)",
            "SD              s3, s11, 0x70(112)",
            "SD              s4, s11, 0x78(120)",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "ADDI            ra, s11, 0xc8(200)",
            "VSE64.V         v2, ra, none, 1",
            "ADDI            ra, s11, 0xd8(216)",
            "VSE64.V         v3, ra, none, 1",
            "ADDI            ra, s11, 0xe8(232)",
            "VSE64.V         v4, ra, none, 1",
            "ADDI            ra, s11, 0xf8(248)",
            "VSE64.V         v5, ra, none, 1",
            "ADDI            ra, s11, 0x108(264)",
            "VSE64.V         v6, ra, none, 1",
            "ADDI            ra, s11, 0x118(280)",
            "VSE64.V         v7, ra, none, 1",
            "ADDI            ra, s11, 0x128(296)",
            "VSE64.V         v8, ra, none, 1",
            "ADDI            ra, s11, 0x138(312)",
            "VSE64.V         v9, ra, none, 1",
            "ADDI            ra, s11, 0x148(328)",
            "VSE64.V         v10, ra, none, 1",
            "ADDI            ra, s11, 0x158(344)",
            "VSE64.V         v11, ra, none, 1",
            "ADDI            ra, s11, 0x168(360)",
            "VSE64.V         v12, ra, none, 1",
            "ADDI            ra, s11, 0x178(376)",
            "VSE64.V         v13, ra, none, 1",
            "ADDI            ra, s11, 0x188(392)",
            "VSE64.V         v14, ra, none, 1",
            "ADDI            ra, s11, 0x198(408)",
            "VSE64.V         v15, ra, none, 1",
            "ADDI            ra, s11, 0x1a8(424)",
            "VSE64.V         v16, ra, none, 1",
            "ADDI            ra, s11, 0x1b8(440)",
            "VSE64.V         v17, ra, none, 1",
            "SB              s5, s11, 0x1c8(456)",
            "SB              s7, s11, 0x1cb(459)",
            "SB              s8, s11, 0x1cc(460)",
            "SB              s9, s11, 0x1cd(461)",
            "ADDIW           t1, zero, 0x1(1)",
            "SB              t1, s11, 0x224(548)",
            "ADDI            a0, s11, 0x0(0)",
            "LD              t4, s11, 0x390(912)",
            "JALR            ra, t4, 0x0(0)",
            "LD              gp, s11, 0x80(128)",
            "LD              t0, s11, 0x0(0)",
            "LD              s10, s11, 0x8(8)",
            "LD              a2, s11, 0x10(16)",
            "LD              s0, s11, 0x18(24)",
            "LD              s1, s11, 0x20(32)",
            "LD              s2, s11, 0x28(40)",
            "LD              a1, s11, 0x30(48)",
            "LD              a0, s11, 0x38(56)",
            "LD              a4, s11, 0x40(64)",
            "LD              a5, s11, 0x48(72)",
            "LD              a3, s11, 0x50(80)",
            "LD              a6, s11, 0x58(88)",
            "LD              a7, s11, 0x60(96)",
            "LD              s6, s11, 0x68(104)",
            "LD              s3, s11, 0x70(112)",
            "LD              s4, s11, 0x78(120)",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "ADDI            t1, s11, 0xc8(200)",
            "VLE64.V         v2, t1, none, 1",
            "ADDI            t1, s11, 0xd8(216)",
            "VLE64.V         v3, t1, none, 1",
            "ADDI            t1, s11, 0xe8(232)",
            "VLE64.V         v4, t1, none, 1",
            "ADDI            t1, s11, 0xf8(248)",
            "VLE64.V         v5, t1, none, 1",
            "ADDI            t1, s11, 0x108(264)",
            "VLE64.V         v6, t1, none, 1",
            "ADDI            t1, s11, 0x118(280)",
            "VLE64.V         v7, t1, none, 1",
            "ADDI            t1, s11, 0x128(296)",
            "VLE64.V         v8, t1, none, 1",
            "ADDI            t1, s11, 0x138(312)",
            "VLE64.V         v9, t1, none, 1",
            "ADDI            t1, s11, 0x148(328)",
            "VLE64.V         v10, t1, none, 1",
            "ADDI            t1, s11, 0x158(344)",
            "VLE64.V         v11, t1, none, 1",
            "ADDI            t1, s11, 0x168(360)",
            "VLE64.V         v12, t1, none, 1",
            "ADDI            t1, s11, 0x178(376)",
            "VLE64.V         v13, t1, none, 1",
            "ADDI            t1, s11, 0x188(392)",
            "VLE64.V         v14, t1, none, 1",
            "ADDI            t1, s11, 0x198(408)",
            "VLE64.V         v15, t1, none, 1",
            "ADDI            t1, s11, 0x1a8(424)",
            "VLE64.V         v16, t1, none, 1",
            "ADDI            t1, s11, 0x1b8(440)",
            "VLE64.V         v17, t1, none, 1",
            "LBU             s5, s11, 0x1c8(456)",
            "LBU             s7, s11, 0x1cb(459)",
            "LBU             s8, s11, 0x1cc(460)",
            "LBU             s9, s11, 0x1cd(461)",
            "LBU             t1, s11, 0x214(532)",
            "CSRRW           zero, t1, 0x2(2)",
            "SB              zero, s11, 0x224(548)",
            "FENCE          "
        ],
        "disassembly": "fcos"
    },
    "d9e8": {
        "instruction_count": 3,
        "expected_asm": [
            "ADDIW           ra, zero, 0x3ff(1023)",
            "SLLI            ra, ra, 0x34(52)",
            "FMV.D.X         f5, ra"
        ],
        "disassembly": "fld1"
    },
    "d9e9": {
        "instruction_count": 9,
        "expected_asm": [
            "LUI             ra, 0x1003(4099)",
            "ADDIW           ra, ra, 0xfffffa4d(-1459)",
            "SLLI            ra, ra, 0xd(13)",
            "ADDI            ra, ra, 0x785(1925)",
            "SLLI            ra, ra, 0xc(12)",
            "ADDI            ra, ra, 0xfffffbcd(-1075)",
            "SLLI            ra, ra, 0xd(13)",
            "ADDI            ra, ra, 0x371(881)",
            "FMV.D.X         f4, ra"
        ],
        "disassembly": "fldl2t"
    },
    "d9ea": {
        "instruction_count": 9,
        "expected_asm": [
            "LUI             ra, 0x7ff(2047)",
            "ADDIW           ra, ra, 0xfffffe2b(-469)",
            "SLLI            ra, ra, 0xc(12)",
            "ADDI            ra, ra, 0xfffff8ed(-1811)",
            "SLLI            ra, ra, 0xc(12)",
            "ADDI            ra, ra, 0xfffffa57(-1449)",
            "SLLI            ra, ra, 0xf(15)",
            "ADDI            ra, ra, 0x2fe(766)",
            "FMV.D.X         f3, ra"
        ],
        "disassembly": "fldl2e"
    },
    "d9eb": {
        "instruction_count": 9,
        "expected_asm": [
            "LUI             ra, 0x200(512)",
            "ADDIW           ra, ra, 0x491(1169)",
            "SLLI            ra, ra, 0xf(15)",
            "ADDI            ra, ra, 0xfffffed5(-299)",
            "SLLI            ra, ra, 0xe(14)",
            "ADDI            ra, ra, 0x443(1091)",
            "SLLI            ra, ra, 0xc(12)",
            "ADDI            ra, ra, 0xfffffd18(-744)",
            "FMV.D.X         f2, ra"
        ],
        "disassembly": "fldpi"
    },
    "d9ec": {
        "instruction_count": 9,
        "expected_asm": [
            "LUI             ra, 0xff(255)",
            "ADDIW           ra, ra, 0x4d1(1233)",
            "SLLI            ra, ra, 0xe(14)",
            "ADDI            ra, ra, 0x135(309)",
            "SLLI            ra, ra, 0xd(13)",
            "ADDI            ra, ra, 0x13f(319)",
            "SLLI            ra, ra, 0xf(15)",
            "ADDI            ra, ra, 0xfffff9ff(-1537)",
            "FMV.D.X         f1, ra"
        ],
        "disassembly": "fldlg2"
    },
    "d9ed": {
        "instruction_count": 7,
        "expected_asm": [
            "LUI             ra, 0x3fe63(261731)",
            "ADDIW           ra, ra, 0xfffffe43(-445)",
            "SLLI            ra, ra, 0x12(18)",
            "ADDI            ra, ra, 0xfffffbe9(-1047)",
            "SLLI            ra, ra, 0xe(14)",
            "ADDI            ra, ra, 0xfffff9ef(-1553)",
            "FMV.D.X         f0, ra"
        ],
        "disassembly": "fldln2"
    },
    "d9ee": {
        "instruction_count": 1,
        "expected_asm": [
            "FMV.D.X         f7, zero"
        ],
        "disassembly": "fldz"
    },
    "d9e0": {
        "instruction_count": 4,
        "expected_asm": [
            "LBU             t1, s11, 0x222(546)",
            "SH3ADD          ra, t1, s11",
            "FLD             f7, ra, 0x88(136)",
            "FSGNJN.D        f7, f7, f7"
        ],
        "disassembly": "fchs"
    },
    "d9fc": {
        "instruction_count": 5,
        "expected_asm": [
            "LBU             t1, s11, 0x222(546)",
            "SH3ADD          ra, t1, s11",
            "FLD             f7, ra, 0x88(136)",
            "FCVT.L.D        ra, f7, dyn",
            "FCVT.D.L        f7, ra, dyn"
        ],
        "disassembly": "frndint"
    },
    "d9f8": {
        "instruction_count": 117,
        "expected_asm": [
            "SD              gp, s11, 0x80(128)",
            "SD              t0, s11, 0x0(0)",
            "SD              s10, s11, 0x8(8)",
            "SD              a2, s11, 0x10(16)",
            "SD              s0, s11, 0x18(24)",
            "SD              s1, s11, 0x20(32)",
            "SD              s2, s11, 0x28(40)",
            "SD              a1, s11, 0x30(48)",
            "SD              a0, s11, 0x38(56)",
            "SD              a4, s11, 0x40(64)",
            "SD              a5, s11, 0x48(72)",
            "SD              a3, s11, 0x50(80)",
            "SD              a6, s11, 0x58(88)",
            "SD              a7, s11, 0x60(96)",
            "SD              s6, s11, 0x68(104)",
            "SD              s3, s11, 0x70(112)",
            "SD              s4, s11, 0x78(120)",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "ADDI            ra, s11, 0xc8(200)",
            "VSE64.V         v2, ra, none, 1",
            "ADDI            ra, s11, 0xd8(216)",
            "VSE64.V         v3, ra, none, 1",
            "ADDI            ra, s11, 0xe8(232)",
            "VSE64.V         v4, ra, none, 1",
            "ADDI            ra, s11, 0xf8(248)",
            "VSE64.V         v5, ra, none, 1",
            "ADDI            ra, s11, 0x108(264)",
            "VSE64.V         v6, ra, none, 1",
            "ADDI            ra, s11, 0x118(280)",
            "VSE64.V         v7, ra, none, 1",
            "ADDI            ra, s11, 0x128(296)",
            "VSE64.V         v8, ra, none, 1",
            "ADDI            ra, s11, 0x138(312)",
            "VSE64.V         v9, ra, none, 1",
            "ADDI            ra, s11, 0x148(328)",
            "VSE64.V         v10, ra, none, 1",
            "ADDI            ra, s11, 0x158(344)",
            "VSE64.V         v11, ra, none, 1",
            "ADDI            ra, s11, 0x168(360)",
            "VSE64.V         v12, ra, none, 1",
            "ADDI            ra, s11, 0x178(376)",
            "VSE64.V         v13, ra, none, 1",
            "ADDI            ra, s11, 0x188(392)",
            "VSE64.V         v14, ra, none, 1",
            "ADDI            ra, s11, 0x198(408)",
            "VSE64.V         v15, ra, none, 1",
            "ADDI            ra, s11, 0x1a8(424)",
            "VSE64.V         v16, ra, none, 1",
            "ADDI            ra, s11, 0x1b8(440)",
            "VSE64.V         v17, ra, none, 1",
            "SB              s5, s11, 0x1c8(456)",
            "SB              s7, s11, 0x1cb(459)",
            "SB              s8, s11, 0x1cc(460)",
            "SB              s9, s11, 0x1cd(461)",
            "ADDIW           t1, zero, 0x1(1)",
            "SB              t1, s11, 0x224(548)",
            "ADDI            a0, s11, 0x0(0)",
            "LD              t4, s11, 0x3b0(944)",
            "JALR            ra, t4, 0x0(0)",
            "LD              gp, s11, 0x80(128)",
            "LD              t0, s11, 0x0(0)",
            "LD              s10, s11, 0x8(8)",
            "LD              a2, s11, 0x10(16)",
            "LD              s0, s11, 0x18(24)",
            "LD              s1, s11, 0x20(32)",
            "LD              s2, s11, 0x28(40)",
            "LD              a1, s11, 0x30(48)",
            "LD              a0, s11, 0x38(56)",
            "LD              a4, s11, 0x40(64)",
            "LD              a5, s11, 0x48(72)",
            "LD              a3, s11, 0x50(80)",
            "LD              a6, s11, 0x58(88)",
            "LD              a7, s11, 0x60(96)",
            "LD              s6, s11, 0x68(104)",
            "LD              s3, s11, 0x70(112)",
            "LD              s4, s11, 0x78(120)",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "ADDI            t1, s11, 0xc8(200)",
            "VLE64.V         v2, t1, none, 1",
            "ADDI            t1, s11, 0xd8(216)",
            "VLE64.V         v3, t1, none, 1",
            "ADDI            t1, s11, 0xe8(232)",
            "VLE64.V         v4, t1, none, 1",
            "ADDI            t1, s11, 0xf8(248)",
            "VLE64.V         v5, t1, none, 1",
            "ADDI            t1, s11, 0x108(264)",
            "VLE64.V         v6, t1, none, 1",
            "ADDI            t1, s11, 0x118(280)",
            "VLE64.V         v7, t1, none, 1",
            "ADDI            t1, s11, 0x128(296)",
            "VLE64.V         v8, t1, none, 1",
            "ADDI            t1, s11, 0x138(312)",
            "VLE64.V         v9, t1, none, 1",
            "ADDI            t1, s11, 0x148(328)",
            "VLE64.V         v10, t1, none, 1",
            "ADDI            t1, s11, 0x158(344)",
            "VLE64.V         v11, t1, none, 1",
            "ADDI            t1, s11, 0x168(360)",
            "VLE64.V         v12, t1, none, 1",
            "ADDI            t1, s11, 0x178(376)",
            "VLE64.V         v13, t1, none, 1",
            "ADDI            t1, s11, 0x188(392)",
            "VLE64.V         v14, t1, none, 1",
            "ADDI            t1, s11, 0x198(408)",
            "VLE64.V         v15, t1, none, 1",
            "ADDI            t1, s11, 0x1a8(424)",
            "VLE64.V         v16, t1, none, 1",
            "ADDI            t1, s11, 0x1b8(440)",
            "VLE64.V         v17, t1, none, 1",
            "LBU             s5, s11, 0x1c8(456)",
            "LBU             s7, s11, 0x1cb(459)",
            "LBU             s8, s11, 0x1cc(460)",
            "LBU             s9, s11, 0x1cd(461)",
            "LBU             t1, s11, 0x214(532)",
            "CSRRW           zero, t1, 0x2(2)",
            "SB              zero, s11, 0x224(548)",
            "FENCE          "
        ],
        "disassembly": "fprem"
    },
    "d9fa": {
        "instruction_count": 4,
        "expected_asm": [
            "LBU             t1, s11, 0x222(546)",
            "SH3ADD          ra, t1, s11",
            "FLD             f7, ra, 0x88(136)",
            "FSQRT.D         f7, f7, dyn"
        ],
        "disassembly": "fsqrt"
    },
    "d9cb": {
        "instruction_count": 11,
        "expected_asm": [
            "LBU             t1, s11, 0x222(546)",
            "SH3ADD          ra, t1, s11",
            "FLD             f7, ra, 0x88(136)",
            "LBU             t1, s11, 0x222(546)",
            "ADDI            t1, t1, 0x3(3)",
            "ANDI            t1, t1, 0x7(7)",
            "SH3ADD          ra, t1, s11",
            "FLD             f2, ra, 0x88(136)",
            "FSGNJ.D         f28, f7, f7",
            "FSGNJ.D         f7, f2, f2",
            "FSGNJ.D         f2, f28, f28"
        ],
        "disassembly": "fxch st3"
    },
    "dd3f": {
        "instruction_count": 2,
        "expected_asm": [
            "LHU             ra, s11, 0x220(544)",
            "SH              ra, a0, 0x0(0)"
        ],
        "disassembly": "fnstsw [rdi]"
    },
    "d927": {
        "instruction_count": 119,
        "expected_asm": [
            "ADDI            ra, a0, 0x0(0)",
            "SD              gp, s11, 0x80(128)",
            "SD              t0, s11, 0x0(0)",
            "SD              s10, s11, 0x8(8)",
            "SD              a2, s11, 0x10(16)",
            "SD              s0, s11, 0x18(24)",
            "SD              s1, s11, 0x20(32)",
            "SD              s2, s11, 0x28(40)",
            "SD              a1, s11, 0x30(48)",
            "SD              a0, s11, 0x38(56)",
            "SD              a4, s11, 0x40(64)",
            "SD              a5, s11, 0x48(72)",
            "SD              a3, s11, 0x50(80)",
            "SD              a6, s11, 0x58(88)",
            "SD              a7, s11, 0x60(96)",
            "SD              s6, s11, 0x68(104)",
            "SD              s3, s11, 0x70(112)",
            "SD              s4, s11, 0x78(120)",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "ADDI            t1, s11, 0xc8(200)",
            "VSE64.V         v2, t1, none, 1",
            "ADDI            t1, s11, 0xd8(216)",
            "VSE64.V         v3, t1, none, 1",
            "ADDI            t1, s11, 0xe8(232)",
            "VSE64.V         v4, t1, none, 1",
            "ADDI            t1, s11, 0xf8(248)",
            "VSE64.V         v5, t1, none, 1",
            "ADDI            t1, s11, 0x108(264)",
            "VSE64.V         v6, t1, none, 1",
            "ADDI            t1, s11, 0x118(280)",
            "VSE64.V         v7, t1, none, 1",
            "ADDI            t1, s11, 0x128(296)",
            "VSE64.V         v8, t1, none, 1",
            "ADDI            t1, s11, 0x138(312)",
            "VSE64.V         v9, t1, none, 1",
            "ADDI            t1, s11, 0x148(328)",
            "VSE64.V         v10, t1, none, 1",
            "ADDI            t1, s11, 0x158(344)",
            "VSE64.V         v11, t1, none, 1",
            "ADDI            t1, s11, 0x168(360)",
            "VSE64.V         v12, t1, none, 1",
            "ADDI            t1, s11, 0x178(376)",
            "VSE64.V         v13, t1, none, 1",
            "ADDI            t1, s11, 0x188(392)",
            "VSE64.V         v14, t1, none, 1",
            "ADDI            t1, s11, 0x198(408)",
            "VSE64.V         v15, t1, none, 1",
            "ADDI            t1, s11, 0x1a8(424)",
            "VSE64.V         v16, t1, none, 1",
            "ADDI            t1, s11, 0x1b8(440)",
            "VSE64.V         v17, t1, none, 1",
            "SB              s5, s11, 0x1c8(456)",
            "SB              s7, s11, 0x1cb(459)",
            "SB              s8, s11, 0x1cc(460)",
            "SB              s9, s11, 0x1cd(461)",
            "ADDIW           t3, zero, 0x1(1)",
            "SB              t3, s11, 0x224(548)",
            "ADDI            a1, ra, 0x0(0)",
            "ADDI            a0, s11, 0x0(0)",
            "LD              t4, s11, 0x3f8(1016)",
            "JALR            ra, t4, 0x0(0)",
            "LD              gp, s11, 0x80(128)",
            "LD              t0, s11, 0x0(0)",
            "LD              s10, s11, 0x8(8)",
            "LD              a2, s11, 0x10(16)",
            "LD              s0, s11, 0x18(24)",
            "LD              s1, s11, 0x20(32)",
            "LD              s2, s11, 0x28(40)",
            "LD              a1, s11, 0x30(48)",
            "LD              a0, s11, 0x38(56)",
            "LD              a4, s11, 0x40(64)",
            "LD              a5, s11, 0x48(72)",
            "LD              a3, s11, 0x50(80)",
            "LD              a6, s11, 0x58(88)",
            "LD              a7, s11, 0x60(96)",
            "LD              s6, s11, 0x68(104)",
            "LD              s3, s11, 0x70(112)",
            "LD              s4, s11, 0x78(120)",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "ADDI            t3, s11, 0xc8(200)",
            "VLE64.V         v2, t3, none, 1",
            "ADDI            t3, s11, 0xd8(216)",
            "VLE64.V         v3, t3, none, 1",
            "ADDI            t3, s11, 0xe8(232)",
            "VLE64.V         v4, t3, none, 1",
            "ADDI            t3, s11, 0xf8(248)",
            "VLE64.V         v5, t3, none, 1",
            "ADDI            t3, s11, 0x108(264)",
            "VLE64.V         v6, t3, none, 1",
            "ADDI            t3, s11, 0x118(280)",
            "VLE64.V         v7, t3, none, 1",
            "ADDI            t3, s11, 0x128(296)",
            "VLE64.V         v8, t3, none, 1",
            "ADDI            t3, s11, 0x138(312)",
            "VLE64.V         v9, t3, none, 1",
            "ADDI            t3, s11, 0x148(328)",
            "VLE64.V         v10, t3, none, 1",
            "ADDI            t3, s11, 0x158(344)",
            "VLE64.V         v11, t3, none, 1",
            "ADDI            t3, s11, 0x168(360)",
            "VLE64.V         v12, t3, none, 1",
            "ADDI            t3, s11, 0x178(376)",
            "VLE64.V         v13, t3, none, 1",
            "ADDI            t3, s11, 0x188(392)",
            "VLE64.V         v14, t3, none, 1",
            "ADDI            t3, s11, 0x198(408)",
            "VLE64.V         v15, t3, none, 1",
            "ADDI            t3, s11, 0x1a8(424)",
            "VLE64.V         v16, t3, none, 1",
            "ADDI            t3, s11, 0x1b8(440)",
            "VLE64.V         v17, t3, none, 1",
            "LBU             s5, s11, 0x1c8(456)",
            "LBU             s7, s11, 0x1cb(459)",
            "LBU             s8, s11, 0x1cc(460)",
            "LBU             s9, s11, 0x1cd(461)",
            "LBU             t3, s11, 0x214(532)",
            "CSRRW           zero, t3, 0x2(2)",
            "SB              zero, s11, 0x224(548)",
            "FENCE          "
        ],
        "disassembly": "fldenv [rdi]"
    },
    "d937": {
        "instruction_count": 119,
        "expected_asm": [
            "ADDI            ra, a0, 0x0(0)",
            "SD              gp, s11, 0x80(128)",
            "SD              t0, s11, 0x0(0)",
            "SD              s10, s11, 0x8(8)",
            "SD              a2, s11, 0x10(16)",
            "SD              s0, s11, 0x18(24)",
            "SD              s1, s11, 0x20(32)",
            "SD              s2, s11, 0x28(40)",
            "SD              a1, s11, 0x30(48)",
            "SD              a0, s11, 0x38(56)",
            "SD              a4, s11, 0x40(64)",
            "SD              a5, s11, 0x48(72)",
            "SD              a3, s11, 0x50(80)",
            "SD              a6, s11, 0x58(88)",
            "SD              a7, s11, 0x60(96)",
            "SD              s6, s11, 0x68(104)",
            "SD              s3, s11, 0x70(112)",
            "SD              s4, s11, 0x78(120)",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "ADDI            t1, s11, 0xc8(200)",
            "VSE64.V         v2, t1, none, 1",
            "ADDI            t1, s11, 0xd8(216)",
            "VSE64.V         v3, t1, none, 1",
            "ADDI            t1, s11, 0xe8(232)",
            "VSE64.V         v4, t1, none, 1",
            "ADDI            t1, s11, 0xf8(248)",
            "VSE64.V         v5, t1, none, 1",
            "ADDI            t1, s11, 0x108(264)",
            "VSE64.V         v6, t1, none, 1",
            "ADDI            t1, s11, 0x118(280)",
            "VSE64.V         v7, t1, none, 1",
            "ADDI            t1, s11, 0x128(296)",
            "VSE64.V         v8, t1, none, 1",
            "ADDI            t1, s11, 0x138(312)",
            "VSE64.V         v9, t1, none, 1",
            "ADDI            t1, s11, 0x148(328)",
            "VSE64.V         v10, t1, none, 1",
            "ADDI            t1, s11, 0x158(344)",
            "VSE64.V         v11, t1, none, 1",
            "ADDI            t1, s11, 0x168(360)",
            "VSE64.V         v12, t1, none, 1",
            "ADDI            t1, s11, 0x178(376)",
            "VSE64.V         v13, t1, none, 1",
            "ADDI            t1, s11, 0x188(392)",
            "VSE64.V         v14, t1, none, 1",
            "ADDI            t1, s11, 0x198(408)",
            "VSE64.V         v15, t1, none, 1",
            "ADDI            t1, s11, 0x1a8(424)",
            "VSE64.V         v16, t1, none, 1",
            "ADDI            t1, s11, 0x1b8(440)",
            "VSE64.V         v17, t1, none, 1",
            "SB              s5, s11, 0x1c8(456)",
            "SB              s7, s11, 0x1cb(459)",
            "SB              s8, s11, 0x1cc(460)",
            "SB              s9, s11, 0x1cd(461)",
            "ADDIW           t3, zero, 0x1(1)",
            "SB              t3, s11, 0x224(548)",
            "ADDI            a1, ra, 0x0(0)",
            "ADDI            a0, s11, 0x0(0)",
            "LD              t4, s11, 0x3e8(1000)",
            "JALR            ra, t4, 0x0(0)",
            "LD              gp, s11, 0x80(128)",
            "LD              t0, s11, 0x0(0)",
            "LD              s10, s11, 0x8(8)",
            "LD              a2, s11, 0x10(16)",
            "LD              s0, s11, 0x18(24)",
            "LD              s1, s11, 0x20(32)",
            "LD              s2, s11, 0x28(40)",
            "LD              a1, s11, 0x30(48)",
            "LD              a0, s11, 0x38(56)",
            "LD              a4, s11, 0x40(64)",
            "LD              a5, s11, 0x48(72)",
            "LD              a3, s11, 0x50(80)",
            "LD              a6, s11, 0x58(88)",
            "LD              a7, s11, 0x60(96)",
            "LD              s6, s11, 0x68(104)",
            "LD              s3, s11, 0x70(112)",
            "LD              s4, s11, 0x78(120)",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "ADDI            t3, s11, 0xc8(200)",
            "VLE64.V         v2, t3, none, 1",
            "ADDI            t3, s11, 0xd8(216)",
            "VLE64.V         v3, t3, none, 1",
            "ADDI            t3, s11, 0xe8(232)",
            "VLE64.V         v4, t3, none, 1",
            "ADDI            t3, s11, 0xf8(248)",
            "VLE64.V         v5, t3, none, 1",
            "ADDI            t3, s11, 0x108(264)",
            "VLE64.V         v6, t3, none, 1",
            "ADDI            t3, s11, 0x118(280)",
            "VLE64.V         v7, t3, none, 1",
            "ADDI            t3, s11, 0x128(296)",
            "VLE64.V         v8, t3, none, 1",
            "ADDI            t3, s11, 0x138(312)",
            "VLE64.V         v9, t3, none, 1",
            "ADDI            t3, s11, 0x148(328)",
            "VLE64.V         v10, t3, none, 1",
            "ADDI            t3, s11, 0x158(344)",
            "VLE64.V         v11, t3, none, 1",
            "ADDI            t3, s11, 0x168(360)",
            "VLE64.V         v12, t3, none, 1",
            "ADDI            t3, s11, 0x178(376)",
            "VLE64.V         v13, t3, none, 1",
            "ADDI            t3, s11, 0x188(392)",
            "VLE64.V         v14, t3, none, 1",
            "ADDI            t3, s11, 0x198(408)",
            "VLE64.V         v15, t3, none, 1",
            "ADDI            t3, s11, 0x1a8(424)",
            "VLE64.V         v16, t3, none, 1",
            "ADDI            t3, s11, 0x1b8(440)",
            "VLE64.V         v17, t3, none, 1",
            "LBU             s5, s11, 0x1c8(456)",
            "LBU             s7, s11, 0x1cb(459)",
            "LBU             s8, s11, 0x1cc(460)",
            "LBU             s9, s11, 0x1cd(461)",
            "LBU             t3, s11, 0x214(532)",
            "CSRRW           zero, t3, 0x2(2)",
            "SB              zero, s11, 0x224(548)",
            "FENCE          "
        ],
        "disassembly": "fnstenv [rdi]"
    },
    "dac3": {
        "instruction_count": 10,
        "expected_asm": [
            "BEQ             s5, zero, 0x28(40)",
            "LBU             t1, s11, 0x222(546)",
            "ADDI            t1, t1, 0x3(3)",
            "ANDI            t1, t1, 0x7(7)",
            "SH3ADD          ra, t1, s11",
            "FLD             f2, ra, 0x88(136)",
            "LBU             t1, s11, 0x222(546)",
            "SH3ADD          ra, t1, s11",
            "FLD             f7, ra, 0x88(136)",
            "FSGNJ.D         f7, f2, f2"
        ],
        "disassembly": "fcmovb st0, st3"
    },
    "dacb": {
        "instruction_count": 10,
        "expected_asm": [
            "BEQ             s7, zero, 0x28(40)",
            "LBU             t1, s11, 0x222(546)",
            "ADDI            t1, t1, 0x3(3)",
            "ANDI            t1, t1, 0x7(7)",
            "SH3ADD          ra, t1, s11",
            "FLD             f2, ra, 0x88(136)",
            "LBU             t1, s11, 0x222(546)",
            "SH3ADD          ra, t1, s11",
            "FLD             f7, ra, 0x88(136)",
            "FSGNJ.D         f7, f2, f2"
        ],
        "disassembly": "fcmove st0, st3"
    },
    "dad3": {
        "instruction_count": 11,
        "expected_asm": [
            "OR              ra, s5, s7",
            "BEQ             ra, zero, 0x28(40)",
            "LBU             t3, s11, 0x222(546)",
            "ADDI            t3, t3, 0x3(3)",
            "ANDI            t3, t3, 0x7(7)",
            "SH3ADD          t1, t3, s11",
            "FLD             f2, t1, 0x88(136)",
            "LBU             t3, s11, 0x222(546)",
            "SH3ADD          t1, t3, s11",
            "FLD             f7, t1, 0x88(136)",
            "FSGNJ.D         f7, f2, f2"
        ],
        "disassembly": "fcmovbe st0, st3"
    },
    "dadb": {
        "instruction_count": 11,
        "expected_asm": [
            "LBU             ra, s11, 0x1c9(457)",
            "BEQ             ra, zero, 0x28(40)",
            "LBU             t3, s11, 0x222(546)",
            "ADDI            t3, t3, 0x3(3)",
            "ANDI            t3, t3, 0x7(7)",
            "SH3ADD          t1, t3, s11",
            "FLD             f2, t1, 0x88(136)",
            "LBU             t3, s11, 0x222(546)",
            "SH3ADD          t1, t3, s11",
            "FLD             f7, t1, 0x88(136)",
            "FSGNJ.D         f7, f2, f2"
        ],
        "disassembly": "fcmovu st0, st3"
    },
    "dbc3": {
        "instruction_count": 11,
        "expected_asm": [
            "XORI            ra, s5, 0x1(1)",
            "BEQ             ra, zero, 0x28(40)",
            "LBU             t3, s11, 0x222(546)",
            "ADDI            t3, t3, 0x3(3)",
            "ANDI            t3, t3, 0x7(7)",
            "SH3ADD          t1, t3, s11",
            "FLD             f2, t1, 0x88(136)",
            "LBU             t3, s11, 0x222(546)",
            "SH3ADD          t1, t3, s11",
            "FLD             f7, t1, 0x88(136)",
            "FSGNJ.D         f7, f2, f2"
        ],
        "disassembly": "fcmovnb st0, st3"
    },
    "dbcb": {
        "instruction_count": 11,
        "expected_asm": [
            "XORI            ra, s7, 0x1(1)",
            "BEQ             ra, zero, 0x28(40)",
            "LBU             t3, s11, 0x222(546)",
            "ADDI            t3, t3, 0x3(3)",
            "ANDI            t3, t3, 0x7(7)",
            "SH3ADD          t1, t3, s11",
            "FLD             f2, t1, 0x88(136)",
            "LBU             t3, s11, 0x222(546)",
            "SH3ADD          t1, t3, s11",
            "FLD             f7, t1, 0x88(136)",
            "FSGNJ.D         f7, f2, f2"
        ],
        "disassembly": "fcmovne st0, st3"
    },
    "dbd3": {
        "instruction_count": 12,
        "expected_asm": [
            "OR              ra, s5, s7",
            "XORI            ra, ra, 0x1(1)",
            "BEQ             ra, zero, 0x28(40)",
            "LBU             t3, s11, 0x222(546)",
            "ADDI            t3, t3, 0x3(3)",
            "ANDI            t3, t3, 0x7(7)",
            "SH3ADD          t1, t3, s11",
            "FLD             f2, t1, 0x88(136)",
            "LBU             t3, s11, 0x222(546)",
            "SH3ADD          t1, t3, s11",
            "FLD             f7, t1, 0x88(136)",
            "FSGNJ.D         f7, f2, f2"
        ],
        "disassembly": "fcmovnbe st0, st3"
    },
    "dbdb": {
        "instruction_count": 12,
        "expected_asm": [
            "LBU             ra, s11, 0x1c9(457)",
            "XORI            t1, ra, 0x1(1)",
            "BEQ             t1, zero, 0x28(40)",
            "LBU             t4, s11, 0x222(546)",
            "ADDI            t4, t4, 0x3(3)",
            "ANDI            t4, t4, 0x7(7)",
            "SH3ADD          t3, t4, s11",
            "FLD             f2, t3, 0x88(136)",
            "LBU             t4, s11, 0x222(546)",
            "SH3ADD          t3, t4, s11",
            "FLD             f7, t3, 0x88(136)",
            "FSGNJ.D         f7, f2, f2"
        ],
        "disassembly": "fcmovnu st0, st3"
    }
}