va_size	,	V_170
parent	,	V_18
EEXIST	,	V_34
of_match_node	,	F_121
IOMMU_CAP_INTR_REMAP	,	V_232
pci_bus	,	V_16
ARM_SMMU_GR0_sGFSYNR0	,	V_115
ID2_PTFS_4K	,	V_295
ARM_SMMU_GR0_sGFSYNR1	,	V_116
ARM_SMMU_GR0_sGFSYNR2	,	V_117
sCR0_FB	,	V_254
ID0_ATOSNS	,	V_265
ID0_NUMSIDB_MASK	,	V_275
dev	,	V_8
"missing #global-interrupts property\n"	,	L_42
ARM_SMMU_CB	,	F_40
INVALID_IRPTNDX	,	V_191
"\tstage 2 translation\n"	,	L_22
SMR_ID_SHIFT	,	V_201
ARM_SMMU_FEAT_COHERENT_WALK	,	V_267
ID2_PTFS_16K	,	V_296
ARM_SMMU_FEAT_TRANS_S1	,	V_163
ARM_SMMU_FEAT_TRANS_S2	,	V_166
reg64	,	V_120
version	,	V_81
ARM_SMMU_DOMAIN_S2	,	V_165
disable_bypass	,	V_207
"Unexpected context fault (fsr 0x%x)\n"	,	L_6
SCTLR_S1_ASIDPNE	,	V_151
size	,	V_74
DOMAIN_ATTR_NESTING	,	V_241
SMR_MASK_MASK	,	V_272
ID2_UBS_SHIFT	,	V_293
domain	,	V_4
of_node	,	V_9
sCR0_GFIE	,	V_247
""	,	L_27
IRQ_NONE	,	V_97
ARM_SMMU_CB_FSYNR0	,	V_99
arm_smmu_destroy_domain_context	,	F_64
free_irq	,	F_65
ARM_SMMU_GR0_sTLBGSYNC	,	V_59
"iova to phys timed out on %pad. Falling back to software table walk.\n"	,	L_16
SCTLR_EAE_SBOP	,	V_150
to_pci_dev	,	F_8
masters	,	V_24
ARM_SMMU_DOMAIN_NESTED	,	V_174
ID0_NUMSMRG_SHIFT	,	V_270
sTLBGSTATUS_GSACTIVE	,	V_61
MAX_MASTER_STREAMIDS	,	V_41
of_property_read_u32	,	F_125
EBUSY	,	V_39
ARM_SMMU_GR0_sTLBGSTATUS	,	V_60
ARM_SMMU_FEAT_STREAM_MATCH	,	V_48
arm_lpae_s1_cfg	,	V_131
clear_bit	,	F_29
"#global-interrupts"	,	L_41
resume	,	V_93
S2CR_TYPE_BYPASS	,	V_209
cfg	,	V_29
SCTLR_M	,	V_149
i	,	V_7
irq	,	V_87
arm_smmu_devices	,	V_317
arm_smmu_init_context_bank	,	F_51
ID0_NUMSMRG_MASK	,	V_271
SCTLR_E	,	V_152
"failed to allocate %d SMRs\n"	,	L_12
cttw_dt	,	V_257
gfsynr2	,	V_113
stage	,	V_164
gfsynr1	,	V_112
of_property_read_bool	,	F_4
phys_addr_t	,	T_7
gfsynr0	,	V_111
arm_smmu_device_cfg_probe	,	F_114
platform_device	,	V_302
of_node_put	,	F_132
report_iommu_fault	,	F_47
"stream ID for master device %s greater than maximum allowed (%d)\n"	,	L_4
find_smmu_master_cfg	,	F_11
"\taddress translation ops\n"	,	L_25
fmt	,	V_159
iommu_get_dma_cookie	,	F_69
ID1_NUMPAGENDXB_MASK	,	V_280
rb_next	,	F_131
ARM_32_LPAE_S1	,	V_173
ARM_32_LPAE_S2	,	V_177
dev_err_ratelimited	,	F_35
"found only %d context interrupt(s) but %d required\n"	,	L_50
find_smmu_for_device	,	F_21
"cannot attach to SMMU, is it on the same bus?\n"	,	L_14
reg	,	V_77
arm_smmu_domain_set_attr	,	F_111
ret	,	V_89
res	,	V_306
ARM_SMMU_CB_S1_MAIR0	,	V_144
ID1_NUMCB_SHIFT	,	V_283
ARM_SMMU_CB_S1_MAIR1	,	V_145
ARM_SMMU_GR0_NS	,	F_50
iommu_domain	,	V_2
count	,	V_57
CBAR_S1_BPSHCFG_SHIFT	,	V_127
list	,	V_316
archdata	,	V_210
spin_unlock_irqrestore	,	F_87
readl_relaxed	,	F_33
CONFIG_PCI	,	F_142
"failed to request global IRQ %d (%u)\n"	,	L_52
iommu_group_get	,	F_12
platform_get_resource	,	F_122
ATSR_ACTIVE	,	V_223
iommu_group_set_iommudata	,	F_97
GENMASK_ULL	,	F_91
arm_lpae_s2_cfg	,	V_136
arm_smmu_gather_ops	,	V_185
dev_get_dev_node	,	F_6
arm_smmu_tlb_inv_range_nosync	,	F_43
rb_link_node	,	F_16
iommu_group_get_iommudata	,	F_13
TLB_LOOP_TIMEOUT	,	V_62
"failed to get irq index %d\n"	,	L_45
writeq_relaxed	,	F_45
sid	,	V_238
ARM_SMMU_DOMAIN_S1	,	V_167
list_del	,	F_134
arm_smmu_attach_dev	,	F_83
IOMMU_DOMAIN_UNMANAGED	,	V_192
readl_poll_timeout_atomic	,	F_90
end	,	V_55
"#stream-id-cells"	,	L_47
arm_smmu_device_dt_probe	,	F_120
oas	,	V_155
iova_to_phys	,	V_224
arm_smmu_id_size_to_bits	,	F_113
spin_unlock	,	F_24
tlb	,	V_184
S2CR_PRIVCFG_UNPRIV	,	V_205
ID1_NUMS2CB_SHIFT	,	V_281
DMA_BIT_MASK	,	F_118
ID0_SMS	,	V_268
iommu_group	,	V_30
ID1_NUMCB_MASK	,	V_284
ID0_NUMSIDB_SHIFT	,	V_274
parse_driver_options	,	F_3
atomic_inc_return	,	F_60
arm_smmu_tlb_sync	,	F_37
cbar	,	V_67
num_context_banks	,	V_180
ENOMEM	,	V_44
iommu_group_put	,	F_14
find_next_zero_bit	,	F_26
sCR0_BSU_SHIFT	,	V_256
ARM_SMMU_CB_S1_TLBIASID	,	V_71
pgsize_bitmap	,	V_182
ARM_SMMU_CB_TTBR1	,	V_135
ARM_SMMU_CB_TTBR0	,	V_134
tmp	,	V_218
arm_smmu_driver	,	V_320
id	,	V_199
sCR0_BSU_MASK	,	V_255
bitmap_empty	,	F_135
ARM_SMMU_CB_FSR	,	V_95
cookie	,	V_63
pci_for_each_dma_alias	,	F_98
ARM_SMMU_CB_S2_TLBIIPAS2	,	V_86
arm_smmu_device_group	,	F_106
"\tStage-1: %lu-bit VA -&gt; %lu-bit IPA\n"	,	L_38
out_unlock	,	V_161
ENOSPC	,	V_42
IRQ_HANDLED	,	V_105
arm_smmu_device_reset	,	F_112
ARM_SMMU_GR0_sCR0	,	V_245
"stream-matching supported, but no SMRs present!\n"	,	L_30
iommu_group_get_for_dev	,	F_101
SZ_32M	,	V_298
arm_smmu_unmap	,	F_88
irqs	,	V_188
__arm_smmu_get_pci_sid	,	F_94
arm_smmu_options	,	V_10
insert_smmu_master	,	F_15
__arm_smmu_release_pci_iommudata	,	F_95
arm_smmu_init_domain_context	,	F_57
num_irqs	,	V_307
dom	,	V_3
SZ_512M	,	V_301
fsr	,	V_90
IORESOURCE_IRQ	,	V_312
IOMMU_CAP_CACHE_COHERENCY	,	V_231
IOMMU_DOMAIN_DMA	,	V_162
smmu_domain	,	V_64
CONFIG_64BIT	,	V_80
IS_ERR_VALUE	,	F_59
SCTLR_CFRE	,	V_148
smr	,	V_269
u16	,	T_1
map	,	V_53
cbndx	,	V_70
CBAR_TYPE_S2_TRANS	,	V_68
SMR_MASK_SHIFT	,	V_202
err	,	V_308
arm_smmu_ops	,	V_183
ARM_SMMU_GR1_CBA2R	,	F_53
"PAR = 0x%llx\n"	,	L_18
RESUME_RETRY	,	V_106
arm_smmu_remove_device	,	F_104
arm_smmu_domain_add_master	,	F_79
generic_device_group	,	F_108
"failed to request context IRQ %d (%u)\n"	,	L_11
ID1_PAGESIZE	,	V_278
__arm_smmu_tlb_sync	,	F_30
arm_smmu_exit	,	F_143
S2CR_TYPE_TRANS	,	V_204
ARM_64_LPAE_S2	,	V_176
iommu_attr	,	V_239
bus_set_iommu	,	F_140
TTBRn_ASID_SHIFT	,	V_133
size_t	,	T_3
of_find_matching_node	,	F_137
ARM_64_LPAE_S1	,	V_172
mair	,	V_143
FSR_IGN	,	V_98
arm_smmu_init	,	F_136
pdev	,	V_235
u32	,	T_5
ERANGE	,	V_50
cttw_reg	,	V_258
rb_node	,	V_22
ID0_CTTW	,	V_266
new	,	V_32
ARM_SMMU_FEAT_TRANS_OPS	,	V_228
"SMMU address space size (0x%lx) differs from mapped region size (0x%lx)!\n"	,	L_33
"\tstage 1 translation\n"	,	L_21
num_s2_context_banks	,	V_169
force_stage	,	V_260
FSYNR0_WNR	,	V_100
"removing device with active domains!\n"	,	L_53
sCR0_VMIDPNE	,	V_250
arm_smmu_domain	,	V_1
rb_right	,	V_27
IOMMU_FAULT_READ	,	V_102
rb_first	,	F_130
arm_smmu_master_configure_smrs	,	F_75
ARM_SMMU_CB_BASE	,	F_39
ARM_SMMU_GR0_sGFSR	,	V_114
spin_lock_irqsave	,	F_86
ID1_NUMS2CB_MASK	,	V_282
smmu	,	V_6
SZ_64K	,	V_300
pgtbl_cfg	,	V_119
list_add	,	F_129
rb_insert_color	,	F_17
list_for_each_entry	,	F_23
devm_kzalloc	,	F_20
np	,	V_37
CBAR_IRPTNDX_SHIFT	,	V_125
fsynr	,	V_92
num_global_irqs	,	V_189
ENXIO	,	V_212
CB_PAR_F	,	V_227
"failed to allocate arm_smmu_device\n"	,	L_40
smmu_writeq	,	F_55
ARM_SMMU_FEAT_TRANS_NESTED	,	V_264
CBAR_VMID_SHIFT	,	V_130
io_pgtable_ops	,	V_156
attr	,	V_240
dev_name	,	F_84
arm_smmu_global_fault	,	F_49
writel	,	F_48
ID2_IAS_MASK	,	V_287
dev_warn	,	F_116
CBAR_TYPE_S1_TRANS_S2_BYPASS	,	V_168
CONFIG_ARM_AMBA	,	F_141
master	,	V_25
gr1_base	,	V_121
container_of	,	F_2
u64	,	V_83
arm_smmu_master	,	V_20
arm_smmu_domain_free	,	F_73
sCR0_GCFGFRE	,	V_248
IS_ERR	,	F_102
"translation fault!\n"	,	L_17
arm_smmu_init_pci_device	,	F_96
ID0_NTS	,	V_262
arm_smmu_smr	,	V_194
ARM_SMMU_CB_RESUME	,	V_109
spin_lock_init	,	F_72
ARM_SMMU_GR0_SMR	,	F_77
dma_addr_t	,	T_8
"non-"	,	L_28
streamids	,	V_51
writel_relaxed	,	F_32
ipa_size	,	V_171
ID2_IAS_SHIFT	,	V_286
arm_smmu_arch_version	,	V_310
platform_driver_unregister	,	F_144
io_pgtable_cfg	,	V_118
arm_smmu_tlb_inv_context	,	F_38
CBA2R_RW64_64BIT	,	V_122
iommu	,	V_211
smr_map	,	V_196
init_mutex	,	V_160
curr	,	V_318
io_pgtable_fmt	,	V_158
irptndx	,	V_124
"\t%scoherent table walk\n"	,	L_26
streamid	,	V_46
"SMR mask bits (0x%x) insufficient for ID field (0x%x)\n"	,	L_31
request_irq	,	F_62
pci_bus_type	,	V_323
SZ_16K	,	V_297
smrs	,	V_195
IOMMU_CAP_NOEXEC	,	V_233
ARM_SMMU_GR0_TLBIALLH	,	V_243
node	,	V_23
TTBCR2_SEP_UPSTREAM	,	V_140
paddr	,	V_214
ARM_SMMU_CB_S2_TLBIIPAS2L	,	V_85
bridge	,	V_19
args_count	,	V_40
GFP_KERNEL	,	V_43
IOMMU_FAULT_WRITE	,	V_101
device	,	V_15
stage1	,	V_66
CBAR_S1_MEMATTR_WB	,	V_128
pa_size	,	V_175
arm_smmu_map	,	F_85
sCR0_CLIENTPD	,	V_252
ARM_SMMU_CB_FAR_HI	,	V_104
ARM_SMMU_CB_TTBCR2	,	V_141
mutex_init	,	F_71
arm_smmu_domain_alloc	,	F_67
device_node	,	V_14
arm_smmu_master_cfg	,	V_28
SMR_ID_MASK	,	V_273
of_parse_phandle_with_args	,	F_127
register_smmu_master	,	F_18
mutex_unlock	,	F_63
RB_ROOT	,	V_313
min	,	F_119
CBAR_S1_MEMATTR_SHIFT	,	V_129
of_phandle_args	,	V_35
ARM_SMMU_V1	,	V_82
ARM_SMMU_V2	,	V_84
ias	,	V_154
arm_smmu_domain_remove_master	,	F_81
iova	,	V_73
"failed to add master %s\n"	,	L_48
"\tnested translation\n"	,	L_23
devm_ioremap_resource	,	F_123
u8	,	T_6
ID2_OAS_MASK	,	V_289
SCTLR_CFIE	,	V_147
of_dma_is_coherent	,	F_115
mutex_lock	,	F_58
dev_node	,	V_21
amba_bustype	,	V_322
"\t(IDR0.CTTW overridden by dma-coherent property)\n"	,	L_29
sCR0_PTM	,	V_251
ERR_PTR	,	F_109
bus	,	V_17
"arm-smmu global fault"	,	L_51
"Unexpected global fault, this could be serious\n"	,	L_8
__iomem	,	T_2
unmap	,	V_217
ID1_NUMPAGENDXB_SHIFT	,	V_279
"failed to set DMA mask for table walker\n"	,	L_36
sCR0_GCFGFIE	,	V_249
INIT_LIST_HEAD	,	F_128
features	,	V_47
ID2_PTFS_64K	,	V_299
"Unhandled context fault: iova=0x%08lx, fsynr=0x%x, cb=%d\n"	,	L_7
arm_smmu_add_device	,	F_100
iommu_dev	,	V_186
ARM_SMMU_GR0_TLBIALLNSNH	,	V_244
platform_get_irq	,	F_126
pci_is_root_bus	,	F_9
RESUME_TERMINATE	,	V_107
ID2_OAS_SHIFT	,	V_288
this	,	V_33
ID2_UBS_MASK	,	V_294
va	,	V_220
pci_device_group	,	F_107
dev_notice	,	F_5
opt	,	V_13
pci_dev	,	V_234
ops	,	V_216
find_smmu_master	,	F_10
__arm_smmu_free_bitmap	,	F_28
name	,	V_38
ARM_SMMU_CB_ATSR	,	V_222
idx	,	V_56
dev_err	,	F_19
of_id	,	V_304
"TLB sync timed out -- SMMU may be deadlocked\n"	,	L_5
__arm_smmu_alloc_bitmap	,	F_25
ARM_SMMU_CB_FAR_LO	,	V_103
kzalloc	,	F_68
arm_smmu_device	,	V_5
iommu_cap	,	V_229
of_device_id	,	V_303
mask	,	V_198
arm_smmu_master_free_smrs	,	F_78
free_io_pgtable_ops	,	F_66
FSR_FAULT	,	V_96
ARM_SMMU_CB_TTBCR	,	V_139
"mmu-masters"	,	L_46
ttbr	,	V_132
start	,	V_54
iommu_group_remove_device	,	F_105
iommu_put_dma_cookie	,	F_74
__BIG_ENDIAN	,	F_56
"\t%u context banks (%u stage-2 only)\n"	,	L_35
"reached maximum number (%d) of stream IDs for master device %s\n"	,	L_3
vttbr	,	V_137
ARM_SMMU_CB_VMID	,	F_42
"\tSupported page sizes: 0x%08lx\n"	,	L_37
ARM_SMMU_GR0_TLBIVMID	,	V_72
"probing hardware configuration...\n"	,	L_19
s2cr	,	V_203
ARM_SMMU_CB_ATS1PR	,	V_221
base	,	V_69
"\tGFSR 0x%08x, GFSYNR0 0x%08x, GFSYNR1 0x%08x, GFSYNR2 0x%08x\n"	,	L_9
kmalloc_array	,	F_76
ARM_SMMU_CB_PAR_HI	,	V_226
ARM_SMMU_CB_S1_TLBIVAL	,	V_78
sCR0_GFRE	,	V_246
far	,	V_91
CBA2R_RW64_32BIT	,	V_123
options	,	V_12
"failed to allocate %d irqs\n"	,	L_44
arm_smmu_device_remove	,	F_133
ARM_SMMU_CB_S1_TLBIVA	,	V_79
cb_base	,	V_94
"\tstream matching with %u register groups, mask 0x%x"	,	L_32
num_context_irqs	,	V_181
arm_smmu_context_fault	,	F_46
phys	,	V_219
ARM_SMMU_MAX_CBS	,	V_319
iommu_present	,	F_139
context_map	,	V_179
ID0_S2TS	,	V_261
dev_is_pci	,	F_7
arm_smmu_cfg	,	V_65
ENODEV	,	V_213
ARM_SMMU_GR0_ID0	,	V_259
ARM_SMMU_GR0_ID1	,	V_276
ARM_SMMU_GR0_ID2	,	V_285
kfree	,	F_70
S2CR_TYPE_FAULT	,	V_208
EPERM	,	V_242
flags	,	V_88
arm_smmu_capable	,	F_93
out_free_irqs	,	V_315
gfsr	,	V_110
"\tStage-2: %lu-bit IPA -&gt; %lu-bit PA\n"	,	L_39
"impossible number of S2 context banks!\n"	,	L_34
ARM_SMMU_GR0	,	F_31
alloc_io_pgtable_ops	,	F_61
prot	,	V_215
SCTLR_CFCFG	,	V_146
ARM_SMMU_GR1	,	F_52
prop	,	V_11
gr0_base	,	V_58
arm_smmu_of_match	,	V_309
arm_smmu_devices_lock	,	V_52
ID0_S1TS	,	V_263
CBAR_S1_BPSHCFG_NSH	,	V_126
leaf	,	V_76
EINVAL	,	V_178
test_and_set_bit	,	F_27
__init	,	T_9
__exit	,	T_10
udelay	,	F_36
"arm-smmu-context-fault"	,	L_10
dma_set_mask_and_coherent	,	F_117
out_clear_smmu	,	V_187
data	,	V_237
IS_ENABLED	,	F_44
S2CR_CBNDX_SHIFT	,	V_206
"cannot attach to SMMU %s whilst already attached to domain on SMMU %s\n"	,	L_15
SZ_2M	,	V_291
pgtbl_lock	,	V_193
"\tno translation support!\n"	,	L_24
FSR_SS	,	V_108
ARM_SMMU_CB_PAR_LO	,	V_225
rb_left	,	V_26
vtcr	,	V_142
masterspec	,	V_36
group	,	V_31
arm_smmu_domain_get_attr	,	F_110
out_put_masters	,	V_314
resource	,	V_305
arm_smmu_iova_to_phys_hard	,	F_89
platform_driver_register	,	F_138
arm_smmu_init_platform_device	,	F_99
sCR0_USFCFG	,	V_253
PTR_ERR	,	F_103
ARM_SMMU_CB_ASID	,	F_41
platform_bus_type	,	V_321
"failed to allocate free SMR\n"	,	L_13
"SMMUv%d with:\n"	,	L_20
SMR_VALID	,	V_200
SZ_1G	,	V_292
"rejecting multiple registrations for master device %s\n"	,	L_2
"registered %d master devices\n"	,	L_49
err_free_smrs	,	V_197
num_mapping_groups	,	V_49
ARM_SMMU_GR0_S2CR	,	F_80
ARM_SMMU_CB_SCTLR	,	V_153
cap	,	V_230
SZ_4K	,	V_290
IRQF_SHARED	,	V_190
alias	,	V_236
spin_lock	,	F_22
IORESOURCE_MEM	,	V_311
granule	,	V_75
tcr	,	V_138
"option %s\n"	,	L_1
irqreturn_t	,	T_4
pgshift	,	V_277
pgtbl_ops	,	V_157
ARM_SMMU_GR1_CBAR	,	F_54
to_smmu_domain	,	F_1
arm_smmu_iova_to_phys	,	F_92
num_streamids	,	V_45
resource_size	,	F_124
"found %d interrupts but expected at least %d\n"	,	L_43
arm_smmu_detach_dev	,	F_82
cpu_relax	,	F_34
