{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638991542047 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638991542067 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 08 21:25:41 2021 " "Processing started: Wed Dec 08 21:25:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638991542067 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638991542067 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off router_top -c router_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off router_top -c router_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638991542067 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638991543426 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638991543426 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "C:\\Users\\masha\\OneDrive\\Desktop\\my verilog\\router\\router_reg/router_reg.v router_top.v(3) " "Verilog HDL File I/O error at router_top.v(3): can't open Verilog Design File \"C:\\Users\\masha\\OneDrive\\Desktop\\my verilog\\router\\router_reg/router_reg.v\"" {  } { { "../RTLcode/router_top.v" "" { Text "C:/Users/masha/OneDrive/Desktop/my verilog/router/router_top/RTLcode/router_top.v" 3 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638991561095 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "C:\\Users\\masha\\OneDrive\\Desktop\\my verilog\\router\\router_fifo/router_fifo.v router_top.v(4) " "Verilog HDL File I/O error at router_top.v(4): can't open Verilog Design File \"C:\\Users\\masha\\OneDrive\\Desktop\\my verilog\\router\\router_fifo/router_fifo.v\"" {  } { { "../RTLcode/router_top.v" "" { Text "C:/Users/masha/OneDrive/Desktop/my verilog/router/router_top/RTLcode/router_top.v" 4 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638991561095 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "router_fsm router_fsm.v(1) " "Ignored design unit \"router_fsm\" at router_fsm.v(1) due to previous errors" {  } { { "C:\\Users\\masha\\OneDrive\\Desktop\\my verilog\\router\\router_fsm\\RTLcode/router_fsm.v" "" { Text "C:/Users/masha/OneDrive/Desktop/my verilog/router/router_fsm/RTLcode/router_fsm.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1638991561095 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "router_top router_top.v(7) " "Ignored design unit \"router_top\" at router_top.v(7) due to previous errors" {  } { { "../RTLcode/router_top.v" "" { Text "C:/Users/masha/OneDrive/Desktop/my verilog/router/router_top/RTLcode/router_top.v" 7 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1638991561095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/masha/onedrive/desktop/my verilog/router/router_top/rtlcode/router_top.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/masha/onedrive/desktop/my verilog/router/router_top/rtlcode/router_top.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638991561103 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638991561154 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 08 21:26:01 2021 " "Processing ended: Wed Dec 08 21:26:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638991561154 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638991561154 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638991561154 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638991561154 ""}
