# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../square_root.srcs/sources_1/ip/square_rooter/sim/square_rooter.vhd" \
"../../../../square_root.srcs/sources_1/new/square_root.vhd" \
"../../../../square_root.srcs/sim_1/new/square_root_tb.vhd" \

# Do not sort compile order
nosort
