
code.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002e50  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002f5c  08002f5c  00012f5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002f80  08002f80  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08002f80  08002f80  00012f80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002f88  08002f88  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002f88  08002f88  00012f88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002f8c  08002f8c  00012f8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08002f90  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c4  20000078  08003008  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000013c  08003008  0002013c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d6a6  00000000  00000000  000200a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000232d  00000000  00000000  0002d747  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ab8  00000000  00000000  0002fa78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009b0  00000000  00000000  00030530  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017d93  00000000  00000000  00030ee0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000cd50  00000000  00000000  00048c73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00085f09  00000000  00000000  000559c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000db8cc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002d30  00000000  00000000  000db920  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000078 	.word	0x20000078
 8000128:	00000000 	.word	0x00000000
 800012c:	08002f44 	.word	0x08002f44

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000007c 	.word	0x2000007c
 8000148:	08002f44 	.word	0x08002f44

0800014c <__aeabi_ldivmod>:
 800014c:	b97b      	cbnz	r3, 800016e <__aeabi_ldivmod+0x22>
 800014e:	b972      	cbnz	r2, 800016e <__aeabi_ldivmod+0x22>
 8000150:	2900      	cmp	r1, #0
 8000152:	bfbe      	ittt	lt
 8000154:	2000      	movlt	r0, #0
 8000156:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 800015a:	e006      	blt.n	800016a <__aeabi_ldivmod+0x1e>
 800015c:	bf08      	it	eq
 800015e:	2800      	cmpeq	r0, #0
 8000160:	bf1c      	itt	ne
 8000162:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000166:	f04f 30ff 	movne.w	r0, #4294967295
 800016a:	f000 b9a1 	b.w	80004b0 <__aeabi_idiv0>
 800016e:	f1ad 0c08 	sub.w	ip, sp, #8
 8000172:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000176:	2900      	cmp	r1, #0
 8000178:	db09      	blt.n	800018e <__aeabi_ldivmod+0x42>
 800017a:	2b00      	cmp	r3, #0
 800017c:	db1a      	blt.n	80001b4 <__aeabi_ldivmod+0x68>
 800017e:	f000 f835 	bl	80001ec <__udivmoddi4>
 8000182:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000186:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800018a:	b004      	add	sp, #16
 800018c:	4770      	bx	lr
 800018e:	4240      	negs	r0, r0
 8000190:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000194:	2b00      	cmp	r3, #0
 8000196:	db1b      	blt.n	80001d0 <__aeabi_ldivmod+0x84>
 8000198:	f000 f828 	bl	80001ec <__udivmoddi4>
 800019c:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001a0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001a4:	b004      	add	sp, #16
 80001a6:	4240      	negs	r0, r0
 80001a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001ac:	4252      	negs	r2, r2
 80001ae:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001b2:	4770      	bx	lr
 80001b4:	4252      	negs	r2, r2
 80001b6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001ba:	f000 f817 	bl	80001ec <__udivmoddi4>
 80001be:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001c2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001c6:	b004      	add	sp, #16
 80001c8:	4240      	negs	r0, r0
 80001ca:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001ce:	4770      	bx	lr
 80001d0:	4252      	negs	r2, r2
 80001d2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001d6:	f000 f809 	bl	80001ec <__udivmoddi4>
 80001da:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001de:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001e2:	b004      	add	sp, #16
 80001e4:	4252      	negs	r2, r2
 80001e6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001ea:	4770      	bx	lr

080001ec <__udivmoddi4>:
 80001ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001f0:	9e08      	ldr	r6, [sp, #32]
 80001f2:	460d      	mov	r5, r1
 80001f4:	4604      	mov	r4, r0
 80001f6:	468e      	mov	lr, r1
 80001f8:	2b00      	cmp	r3, #0
 80001fa:	f040 8083 	bne.w	8000304 <__udivmoddi4+0x118>
 80001fe:	428a      	cmp	r2, r1
 8000200:	4617      	mov	r7, r2
 8000202:	d947      	bls.n	8000294 <__udivmoddi4+0xa8>
 8000204:	fab2 f382 	clz	r3, r2
 8000208:	b14b      	cbz	r3, 800021e <__udivmoddi4+0x32>
 800020a:	f1c3 0120 	rsb	r1, r3, #32
 800020e:	fa05 fe03 	lsl.w	lr, r5, r3
 8000212:	fa20 f101 	lsr.w	r1, r0, r1
 8000216:	409f      	lsls	r7, r3
 8000218:	ea41 0e0e 	orr.w	lr, r1, lr
 800021c:	409c      	lsls	r4, r3
 800021e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000222:	fbbe fcf8 	udiv	ip, lr, r8
 8000226:	fa1f f987 	uxth.w	r9, r7
 800022a:	fb08 e21c 	mls	r2, r8, ip, lr
 800022e:	fb0c f009 	mul.w	r0, ip, r9
 8000232:	0c21      	lsrs	r1, r4, #16
 8000234:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 8000238:	4290      	cmp	r0, r2
 800023a:	d90a      	bls.n	8000252 <__udivmoddi4+0x66>
 800023c:	18ba      	adds	r2, r7, r2
 800023e:	f10c 31ff 	add.w	r1, ip, #4294967295
 8000242:	f080 8118 	bcs.w	8000476 <__udivmoddi4+0x28a>
 8000246:	4290      	cmp	r0, r2
 8000248:	f240 8115 	bls.w	8000476 <__udivmoddi4+0x28a>
 800024c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000250:	443a      	add	r2, r7
 8000252:	1a12      	subs	r2, r2, r0
 8000254:	fbb2 f0f8 	udiv	r0, r2, r8
 8000258:	fb08 2210 	mls	r2, r8, r0, r2
 800025c:	fb00 f109 	mul.w	r1, r0, r9
 8000260:	b2a4      	uxth	r4, r4
 8000262:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000266:	42a1      	cmp	r1, r4
 8000268:	d909      	bls.n	800027e <__udivmoddi4+0x92>
 800026a:	193c      	adds	r4, r7, r4
 800026c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000270:	f080 8103 	bcs.w	800047a <__udivmoddi4+0x28e>
 8000274:	42a1      	cmp	r1, r4
 8000276:	f240 8100 	bls.w	800047a <__udivmoddi4+0x28e>
 800027a:	3802      	subs	r0, #2
 800027c:	443c      	add	r4, r7
 800027e:	1a64      	subs	r4, r4, r1
 8000280:	2100      	movs	r1, #0
 8000282:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000286:	b11e      	cbz	r6, 8000290 <__udivmoddi4+0xa4>
 8000288:	2200      	movs	r2, #0
 800028a:	40dc      	lsrs	r4, r3
 800028c:	e9c6 4200 	strd	r4, r2, [r6]
 8000290:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000294:	b902      	cbnz	r2, 8000298 <__udivmoddi4+0xac>
 8000296:	deff      	udf	#255	; 0xff
 8000298:	fab2 f382 	clz	r3, r2
 800029c:	2b00      	cmp	r3, #0
 800029e:	d14f      	bne.n	8000340 <__udivmoddi4+0x154>
 80002a0:	1a8d      	subs	r5, r1, r2
 80002a2:	2101      	movs	r1, #1
 80002a4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80002a8:	fa1f f882 	uxth.w	r8, r2
 80002ac:	fbb5 fcfe 	udiv	ip, r5, lr
 80002b0:	fb0e 551c 	mls	r5, lr, ip, r5
 80002b4:	fb08 f00c 	mul.w	r0, r8, ip
 80002b8:	0c22      	lsrs	r2, r4, #16
 80002ba:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 80002be:	42a8      	cmp	r0, r5
 80002c0:	d907      	bls.n	80002d2 <__udivmoddi4+0xe6>
 80002c2:	197d      	adds	r5, r7, r5
 80002c4:	f10c 32ff 	add.w	r2, ip, #4294967295
 80002c8:	d202      	bcs.n	80002d0 <__udivmoddi4+0xe4>
 80002ca:	42a8      	cmp	r0, r5
 80002cc:	f200 80e9 	bhi.w	80004a2 <__udivmoddi4+0x2b6>
 80002d0:	4694      	mov	ip, r2
 80002d2:	1a2d      	subs	r5, r5, r0
 80002d4:	fbb5 f0fe 	udiv	r0, r5, lr
 80002d8:	fb0e 5510 	mls	r5, lr, r0, r5
 80002dc:	fb08 f800 	mul.w	r8, r8, r0
 80002e0:	b2a4      	uxth	r4, r4
 80002e2:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80002e6:	45a0      	cmp	r8, r4
 80002e8:	d907      	bls.n	80002fa <__udivmoddi4+0x10e>
 80002ea:	193c      	adds	r4, r7, r4
 80002ec:	f100 32ff 	add.w	r2, r0, #4294967295
 80002f0:	d202      	bcs.n	80002f8 <__udivmoddi4+0x10c>
 80002f2:	45a0      	cmp	r8, r4
 80002f4:	f200 80d9 	bhi.w	80004aa <__udivmoddi4+0x2be>
 80002f8:	4610      	mov	r0, r2
 80002fa:	eba4 0408 	sub.w	r4, r4, r8
 80002fe:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000302:	e7c0      	b.n	8000286 <__udivmoddi4+0x9a>
 8000304:	428b      	cmp	r3, r1
 8000306:	d908      	bls.n	800031a <__udivmoddi4+0x12e>
 8000308:	2e00      	cmp	r6, #0
 800030a:	f000 80b1 	beq.w	8000470 <__udivmoddi4+0x284>
 800030e:	2100      	movs	r1, #0
 8000310:	e9c6 0500 	strd	r0, r5, [r6]
 8000314:	4608      	mov	r0, r1
 8000316:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800031a:	fab3 f183 	clz	r1, r3
 800031e:	2900      	cmp	r1, #0
 8000320:	d14b      	bne.n	80003ba <__udivmoddi4+0x1ce>
 8000322:	42ab      	cmp	r3, r5
 8000324:	d302      	bcc.n	800032c <__udivmoddi4+0x140>
 8000326:	4282      	cmp	r2, r0
 8000328:	f200 80b9 	bhi.w	800049e <__udivmoddi4+0x2b2>
 800032c:	1a84      	subs	r4, r0, r2
 800032e:	eb65 0303 	sbc.w	r3, r5, r3
 8000332:	2001      	movs	r0, #1
 8000334:	469e      	mov	lr, r3
 8000336:	2e00      	cmp	r6, #0
 8000338:	d0aa      	beq.n	8000290 <__udivmoddi4+0xa4>
 800033a:	e9c6 4e00 	strd	r4, lr, [r6]
 800033e:	e7a7      	b.n	8000290 <__udivmoddi4+0xa4>
 8000340:	409f      	lsls	r7, r3
 8000342:	f1c3 0220 	rsb	r2, r3, #32
 8000346:	40d1      	lsrs	r1, r2
 8000348:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800034c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000350:	fa1f f887 	uxth.w	r8, r7
 8000354:	fb0e 1110 	mls	r1, lr, r0, r1
 8000358:	fa24 f202 	lsr.w	r2, r4, r2
 800035c:	409d      	lsls	r5, r3
 800035e:	fb00 fc08 	mul.w	ip, r0, r8
 8000362:	432a      	orrs	r2, r5
 8000364:	0c15      	lsrs	r5, r2, #16
 8000366:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 800036a:	45ac      	cmp	ip, r5
 800036c:	fa04 f403 	lsl.w	r4, r4, r3
 8000370:	d909      	bls.n	8000386 <__udivmoddi4+0x19a>
 8000372:	197d      	adds	r5, r7, r5
 8000374:	f100 31ff 	add.w	r1, r0, #4294967295
 8000378:	f080 808f 	bcs.w	800049a <__udivmoddi4+0x2ae>
 800037c:	45ac      	cmp	ip, r5
 800037e:	f240 808c 	bls.w	800049a <__udivmoddi4+0x2ae>
 8000382:	3802      	subs	r0, #2
 8000384:	443d      	add	r5, r7
 8000386:	eba5 050c 	sub.w	r5, r5, ip
 800038a:	fbb5 f1fe 	udiv	r1, r5, lr
 800038e:	fb0e 5c11 	mls	ip, lr, r1, r5
 8000392:	fb01 f908 	mul.w	r9, r1, r8
 8000396:	b295      	uxth	r5, r2
 8000398:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800039c:	45a9      	cmp	r9, r5
 800039e:	d907      	bls.n	80003b0 <__udivmoddi4+0x1c4>
 80003a0:	197d      	adds	r5, r7, r5
 80003a2:	f101 32ff 	add.w	r2, r1, #4294967295
 80003a6:	d274      	bcs.n	8000492 <__udivmoddi4+0x2a6>
 80003a8:	45a9      	cmp	r9, r5
 80003aa:	d972      	bls.n	8000492 <__udivmoddi4+0x2a6>
 80003ac:	3902      	subs	r1, #2
 80003ae:	443d      	add	r5, r7
 80003b0:	eba5 0509 	sub.w	r5, r5, r9
 80003b4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80003b8:	e778      	b.n	80002ac <__udivmoddi4+0xc0>
 80003ba:	f1c1 0720 	rsb	r7, r1, #32
 80003be:	408b      	lsls	r3, r1
 80003c0:	fa22 fc07 	lsr.w	ip, r2, r7
 80003c4:	ea4c 0c03 	orr.w	ip, ip, r3
 80003c8:	fa25 f407 	lsr.w	r4, r5, r7
 80003cc:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80003d0:	fbb4 f9fe 	udiv	r9, r4, lr
 80003d4:	fa1f f88c 	uxth.w	r8, ip
 80003d8:	fb0e 4419 	mls	r4, lr, r9, r4
 80003dc:	fa20 f307 	lsr.w	r3, r0, r7
 80003e0:	fb09 fa08 	mul.w	sl, r9, r8
 80003e4:	408d      	lsls	r5, r1
 80003e6:	431d      	orrs	r5, r3
 80003e8:	0c2b      	lsrs	r3, r5, #16
 80003ea:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003ee:	45a2      	cmp	sl, r4
 80003f0:	fa02 f201 	lsl.w	r2, r2, r1
 80003f4:	fa00 f301 	lsl.w	r3, r0, r1
 80003f8:	d909      	bls.n	800040e <__udivmoddi4+0x222>
 80003fa:	eb1c 0404 	adds.w	r4, ip, r4
 80003fe:	f109 30ff 	add.w	r0, r9, #4294967295
 8000402:	d248      	bcs.n	8000496 <__udivmoddi4+0x2aa>
 8000404:	45a2      	cmp	sl, r4
 8000406:	d946      	bls.n	8000496 <__udivmoddi4+0x2aa>
 8000408:	f1a9 0902 	sub.w	r9, r9, #2
 800040c:	4464      	add	r4, ip
 800040e:	eba4 040a 	sub.w	r4, r4, sl
 8000412:	fbb4 f0fe 	udiv	r0, r4, lr
 8000416:	fb0e 4410 	mls	r4, lr, r0, r4
 800041a:	fb00 fa08 	mul.w	sl, r0, r8
 800041e:	b2ad      	uxth	r5, r5
 8000420:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000424:	45a2      	cmp	sl, r4
 8000426:	d908      	bls.n	800043a <__udivmoddi4+0x24e>
 8000428:	eb1c 0404 	adds.w	r4, ip, r4
 800042c:	f100 35ff 	add.w	r5, r0, #4294967295
 8000430:	d22d      	bcs.n	800048e <__udivmoddi4+0x2a2>
 8000432:	45a2      	cmp	sl, r4
 8000434:	d92b      	bls.n	800048e <__udivmoddi4+0x2a2>
 8000436:	3802      	subs	r0, #2
 8000438:	4464      	add	r4, ip
 800043a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800043e:	fba0 8902 	umull	r8, r9, r0, r2
 8000442:	eba4 040a 	sub.w	r4, r4, sl
 8000446:	454c      	cmp	r4, r9
 8000448:	46c6      	mov	lr, r8
 800044a:	464d      	mov	r5, r9
 800044c:	d319      	bcc.n	8000482 <__udivmoddi4+0x296>
 800044e:	d016      	beq.n	800047e <__udivmoddi4+0x292>
 8000450:	b15e      	cbz	r6, 800046a <__udivmoddi4+0x27e>
 8000452:	ebb3 020e 	subs.w	r2, r3, lr
 8000456:	eb64 0405 	sbc.w	r4, r4, r5
 800045a:	fa04 f707 	lsl.w	r7, r4, r7
 800045e:	fa22 f301 	lsr.w	r3, r2, r1
 8000462:	431f      	orrs	r7, r3
 8000464:	40cc      	lsrs	r4, r1
 8000466:	e9c6 7400 	strd	r7, r4, [r6]
 800046a:	2100      	movs	r1, #0
 800046c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000470:	4631      	mov	r1, r6
 8000472:	4630      	mov	r0, r6
 8000474:	e70c      	b.n	8000290 <__udivmoddi4+0xa4>
 8000476:	468c      	mov	ip, r1
 8000478:	e6eb      	b.n	8000252 <__udivmoddi4+0x66>
 800047a:	4610      	mov	r0, r2
 800047c:	e6ff      	b.n	800027e <__udivmoddi4+0x92>
 800047e:	4543      	cmp	r3, r8
 8000480:	d2e6      	bcs.n	8000450 <__udivmoddi4+0x264>
 8000482:	ebb8 0e02 	subs.w	lr, r8, r2
 8000486:	eb69 050c 	sbc.w	r5, r9, ip
 800048a:	3801      	subs	r0, #1
 800048c:	e7e0      	b.n	8000450 <__udivmoddi4+0x264>
 800048e:	4628      	mov	r0, r5
 8000490:	e7d3      	b.n	800043a <__udivmoddi4+0x24e>
 8000492:	4611      	mov	r1, r2
 8000494:	e78c      	b.n	80003b0 <__udivmoddi4+0x1c4>
 8000496:	4681      	mov	r9, r0
 8000498:	e7b9      	b.n	800040e <__udivmoddi4+0x222>
 800049a:	4608      	mov	r0, r1
 800049c:	e773      	b.n	8000386 <__udivmoddi4+0x19a>
 800049e:	4608      	mov	r0, r1
 80004a0:	e749      	b.n	8000336 <__udivmoddi4+0x14a>
 80004a2:	f1ac 0c02 	sub.w	ip, ip, #2
 80004a6:	443d      	add	r5, r7
 80004a8:	e713      	b.n	80002d2 <__udivmoddi4+0xe6>
 80004aa:	3802      	subs	r0, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	e724      	b.n	80002fa <__udivmoddi4+0x10e>

080004b0 <__aeabi_idiv0>:
 80004b0:	4770      	bx	lr
 80004b2:	bf00      	nop

080004b4 <constructorsTaskWithParameters>:
//---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

struct sTask * constructorsTaskWithParameters(void (*pTask)(void), int64_t Delay,
											uint32_t Period/*, uint8_t RunMe*/, uint32_t TaskID,
											struct sTask * next, struct sTask * previous)
{
 80004b4:	b580      	push	{r7, lr}
 80004b6:	b086      	sub	sp, #24
 80004b8:	af00      	add	r7, sp, #0
 80004ba:	60f8      	str	r0, [r7, #12]
 80004bc:	e9c7 2300 	strd	r2, r3, [r7]
	struct sTask * temp = NULL;
 80004c0:	2300      	movs	r3, #0
 80004c2:	617b      	str	r3, [r7, #20]

//	while(temp == NULL) //ask to allocate memory until that is granted memory
//	{
		temp = (struct sTask *)malloc(sizeof(struct sTask));
 80004c4:	2020      	movs	r0, #32
 80004c6:	f002 fc61 	bl	8002d8c <malloc>
 80004ca:	4603      	mov	r3, r0
 80004cc:	617b      	str	r3, [r7, #20]
//	}

	if(temp == NULL)
 80004ce:	697b      	ldr	r3, [r7, #20]
 80004d0:	2b00      	cmp	r3, #0
 80004d2:	d101      	bne.n	80004d8 <constructorsTaskWithParameters+0x24>
		return temp;
 80004d4:	697b      	ldr	r3, [r7, #20]
 80004d6:	e014      	b.n	8000502 <constructorsTaskWithParameters+0x4e>

	temp -> pTask = pTask;
 80004d8:	697b      	ldr	r3, [r7, #20]
 80004da:	68fa      	ldr	r2, [r7, #12]
 80004dc:	601a      	str	r2, [r3, #0]
	temp -> Delay = Delay;
 80004de:	6979      	ldr	r1, [r7, #20]
 80004e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80004e4:	e9c1 2302 	strd	r2, r3, [r1, #8]
	temp -> Period = Period;
 80004e8:	697b      	ldr	r3, [r7, #20]
 80004ea:	6a3a      	ldr	r2, [r7, #32]
 80004ec:	611a      	str	r2, [r3, #16]
//	temp -> RunMe = RunMe;
	temp -> TaskID = TaskID;
 80004ee:	697b      	ldr	r3, [r7, #20]
 80004f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80004f2:	615a      	str	r2, [r3, #20]
	temp -> next = next;
 80004f4:	697b      	ldr	r3, [r7, #20]
 80004f6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80004f8:	619a      	str	r2, [r3, #24]
	temp -> previous = previous;
 80004fa:	697b      	ldr	r3, [r7, #20]
 80004fc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80004fe:	61da      	str	r2, [r3, #28]

	return temp;
 8000500:	697b      	ldr	r3, [r7, #20]
}
 8000502:	4618      	mov	r0, r3
 8000504:	3718      	adds	r7, #24
 8000506:	46bd      	mov	sp, r7
 8000508:	bd80      	pop	{r7, pc}

0800050a <constructorSDSNoParameters>:

//---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

struct SDS * constructorSDSNoParameters()
{
 800050a:	b580      	push	{r7, lr}
 800050c:	b082      	sub	sp, #8
 800050e:	af00      	add	r7, sp, #0
	struct SDS * temp = NULL;
 8000510:	2300      	movs	r3, #0
 8000512:	607b      	str	r3, [r7, #4]
//	while(temp == NULL) //ask to allocate memory until that is granted memory
//	{
		temp = (struct SDS *)malloc(sizeof(struct SDS));
 8000514:	200c      	movs	r0, #12
 8000516:	f002 fc39 	bl	8002d8c <malloc>
 800051a:	4603      	mov	r3, r0
 800051c:	607b      	str	r3, [r7, #4]
//	}

	if(temp == NULL)
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	2b00      	cmp	r3, #0
 8000522:	d101      	bne.n	8000528 <constructorSDSNoParameters+0x1e>
		return temp;
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	e009      	b.n	800053c <constructorSDSNoParameters+0x32>

	temp -> head = NULL;
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	2200      	movs	r2, #0
 800052c:	601a      	str	r2, [r3, #0]
	temp -> tail = NULL;
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	2200      	movs	r2, #0
 8000532:	605a      	str	r2, [r3, #4]
	temp -> count = 0;
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	2200      	movs	r2, #0
 8000538:	721a      	strb	r2, [r3, #8]

	return temp;
 800053a:	687b      	ldr	r3, [r7, #4]
}
 800053c:	4618      	mov	r0, r3
 800053e:	3708      	adds	r7, #8
 8000540:	46bd      	mov	sp, r7
 8000542:	bd80      	pop	{r7, pc}

08000544 <destructorSDS>:

//---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

void destructorSDS(struct SDS * needToBeDeleted)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	b086      	sub	sp, #24
 8000548:	af00      	add	r7, sp, #0
 800054a:	6078      	str	r0, [r7, #4]
	if(needToBeDeleted == NULL)
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	2b00      	cmp	r3, #0
 8000550:	d029      	beq.n	80005a6 <destructorSDS+0x62>
		return;

	struct sTask * temp_head = needToBeDeleted -> head;
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	681b      	ldr	r3, [r3, #0]
 8000556:	617b      	str	r3, [r7, #20]
	struct sTask * temp_tail = needToBeDeleted -> tail;
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	685b      	ldr	r3, [r3, #4]
 800055c:	613b      	str	r3, [r7, #16]

	do
	{
		if(temp_head != NULL)
 800055e:	697b      	ldr	r3, [r7, #20]
 8000560:	2b00      	cmp	r3, #0
 8000562:	d007      	beq.n	8000574 <destructorSDS+0x30>
		{
			struct sTask * temp = temp_head -> next;
 8000564:	697b      	ldr	r3, [r7, #20]
 8000566:	699b      	ldr	r3, [r3, #24]
 8000568:	60fb      	str	r3, [r7, #12]
			free(temp_head);
 800056a:	6978      	ldr	r0, [r7, #20]
 800056c:	f002 fc16 	bl	8002d9c <free>
			temp_head = temp;
 8000570:	68fb      	ldr	r3, [r7, #12]
 8000572:	617b      	str	r3, [r7, #20]
		}

		if(temp_tail != NULL)
 8000574:	693b      	ldr	r3, [r7, #16]
 8000576:	2b00      	cmp	r3, #0
 8000578:	d007      	beq.n	800058a <destructorSDS+0x46>
		{
			struct sTask * temp = temp_tail -> previous;
 800057a:	693b      	ldr	r3, [r7, #16]
 800057c:	69db      	ldr	r3, [r3, #28]
 800057e:	60bb      	str	r3, [r7, #8]
			free(temp_tail);
 8000580:	6938      	ldr	r0, [r7, #16]
 8000582:	f002 fc0b 	bl	8002d9c <free>
			temp_tail = temp;
 8000586:	68bb      	ldr	r3, [r7, #8]
 8000588:	613b      	str	r3, [r7, #16]
		}

	}
		while(temp_head != temp_tail);
 800058a:	697a      	ldr	r2, [r7, #20]
 800058c:	693b      	ldr	r3, [r7, #16]
 800058e:	429a      	cmp	r2, r3
 8000590:	d1e5      	bne.n	800055e <destructorSDS+0x1a>

	if(temp_head != NULL)
 8000592:	697b      	ldr	r3, [r7, #20]
 8000594:	2b00      	cmp	r3, #0
 8000596:	d002      	beq.n	800059e <destructorSDS+0x5a>
		free(temp_head);
 8000598:	6978      	ldr	r0, [r7, #20]
 800059a:	f002 fbff 	bl	8002d9c <free>

	needToBeDeleted -> count = 0;
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	2200      	movs	r2, #0
 80005a2:	721a      	strb	r2, [r3, #8]
 80005a4:	e000      	b.n	80005a8 <destructorSDS+0x64>
		return;
 80005a6:	bf00      	nop
//	needToBeDeleted -> head = NULL; //don't need because at the end head = tail = null
//	needToBeDeleted -> tail = NULL;
}
 80005a8:	3718      	adds	r7, #24
 80005aa:	46bd      	mov	sp, r7
 80005ac:	bd80      	pop	{r7, pc}

080005ae <ConstructorBufferSchedulerNoParameters>:

//---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

struct BufferScheduler * ConstructorBufferSchedulerNoParameters(void)
{
 80005ae:	b580      	push	{r7, lr}
 80005b0:	b082      	sub	sp, #8
 80005b2:	af00      	add	r7, sp, #0
	struct BufferScheduler * temp = (struct BufferScheduler *) malloc(sizeof(struct BufferScheduler));
 80005b4:	2010      	movs	r0, #16
 80005b6:	f002 fbe9 	bl	8002d8c <malloc>
 80005ba:	4603      	mov	r3, r0
 80005bc:	607b      	str	r3, [r7, #4]

	if(temp == NULL)
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	d101      	bne.n	80005c8 <ConstructorBufferSchedulerNoParameters+0x1a>
		return NULL;
 80005c4:	2300      	movs	r3, #0
 80005c6:	e00e      	b.n	80005e6 <ConstructorBufferSchedulerNoParameters+0x38>

	temp -> pastCount = 0;
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	2200      	movs	r2, #0
 80005cc:	731a      	strb	r2, [r3, #12]
	temp -> Delay = INT64_MAX;
 80005ce:	6879      	ldr	r1, [r7, #4]
 80005d0:	f04f 32ff 	mov.w	r2, #4294967295
 80005d4:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 80005d8:	e9c1 2300 	strd	r2, r3, [r1]
	temp -> Period = (uint32_t) -1; //because unsigned integer so -1 will be max of it
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	f04f 32ff 	mov.w	r2, #4294967295
 80005e2:	609a      	str	r2, [r3, #8]

	return temp;
 80005e4:	687b      	ldr	r3, [r7, #4]
}
 80005e6:	4618      	mov	r0, r3
 80005e8:	3708      	adds	r7, #8
 80005ea:	46bd      	mov	sp, r7
 80005ec:	bd80      	pop	{r7, pc}
	...

080005f0 <SCH_Init>:


//---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

void SCH_Init ( void )
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	af00      	add	r7, sp, #0
	if(BufferTimer == NULL)
 80005f4:	4b15      	ldr	r3, [pc, #84]	; (800064c <SCH_Init+0x5c>)
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	d105      	bne.n	8000608 <SCH_Init+0x18>
		BufferTimer = ConstructorBufferSchedulerNoParameters();
 80005fc:	f7ff ffd7 	bl	80005ae <ConstructorBufferSchedulerNoParameters>
 8000600:	4603      	mov	r3, r0
 8000602:	4a12      	ldr	r2, [pc, #72]	; (800064c <SCH_Init+0x5c>)
 8000604:	6013      	str	r3, [r2, #0]
 8000606:	e010      	b.n	800062a <SCH_Init+0x3a>

	else
	{
		BufferTimer -> pastCount = 0;
 8000608:	4b10      	ldr	r3, [pc, #64]	; (800064c <SCH_Init+0x5c>)
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	2200      	movs	r2, #0
 800060e:	731a      	strb	r2, [r3, #12]
		BufferTimer -> Delay = INT64_MAX;
 8000610:	4b0e      	ldr	r3, [pc, #56]	; (800064c <SCH_Init+0x5c>)
 8000612:	6819      	ldr	r1, [r3, #0]
 8000614:	f04f 32ff 	mov.w	r2, #4294967295
 8000618:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800061c:	e9c1 2300 	strd	r2, r3, [r1]
		BufferTimer -> Period = (uint32_t) -1;
 8000620:	4b0a      	ldr	r3, [pc, #40]	; (800064c <SCH_Init+0x5c>)
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	f04f 32ff 	mov.w	r2, #4294967295
 8000628:	609a      	str	r2, [r3, #8]
	}

	if(schedulerDataStructure == NULL)
 800062a:	4b09      	ldr	r3, [pc, #36]	; (8000650 <SCH_Init+0x60>)
 800062c:	681b      	ldr	r3, [r3, #0]
 800062e:	2b00      	cmp	r3, #0
 8000630:	d105      	bne.n	800063e <SCH_Init+0x4e>
	{
		schedulerDataStructure = constructorSDSNoParameters();
 8000632:	f7ff ff6a 	bl	800050a <constructorSDSNoParameters>
 8000636:	4603      	mov	r3, r0
 8000638:	4a05      	ldr	r2, [pc, #20]	; (8000650 <SCH_Init+0x60>)
 800063a:	6013      	str	r3, [r2, #0]
		return;
 800063c:	e004      	b.n	8000648 <SCH_Init+0x58>
	}

	destructorSDS(schedulerDataStructure);
 800063e:	4b04      	ldr	r3, [pc, #16]	; (8000650 <SCH_Init+0x60>)
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	4618      	mov	r0, r3
 8000644:	f7ff ff7e 	bl	8000544 <destructorSDS>
//	taskImplement = NULL;
}
 8000648:	bd80      	pop	{r7, pc}
 800064a:	bf00      	nop
 800064c:	20000098 	.word	0x20000098
 8000650:	20000094 	.word	0x20000094

08000654 <SCH_Update>:

//---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

void SCH_Update(void)
{
 8000654:	b490      	push	{r4, r7}
 8000656:	af00      	add	r7, sp, #0
	if(BufferTimer == NULL)
 8000658:	4b09      	ldr	r3, [pc, #36]	; (8000680 <SCH_Update+0x2c>)
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	2b00      	cmp	r3, #0
 800065e:	d00a      	beq.n	8000676 <SCH_Update+0x22>
		return;

	(BufferTimer -> Delay) --;
 8000660:	4b07      	ldr	r3, [pc, #28]	; (8000680 <SCH_Update+0x2c>)
 8000662:	681c      	ldr	r4, [r3, #0]
 8000664:	e9d4 2300 	ldrd	r2, r3, [r4]
 8000668:	f112 30ff 	adds.w	r0, r2, #4294967295
 800066c:	f143 31ff 	adc.w	r1, r3, #4294967295
 8000670:	e9c4 0100 	strd	r0, r1, [r4]
 8000674:	e000      	b.n	8000678 <SCH_Update+0x24>
		return;
 8000676:	bf00      	nop
}
 8000678:	46bd      	mov	sp, r7
 800067a:	bc90      	pop	{r4, r7}
 800067c:	4770      	bx	lr
 800067e:	bf00      	nop
 8000680:	20000098 	.word	0x20000098

08000684 <dealWithTasksAdded>:
//update software timer

//---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

void dealWithTasksAdded(int32_t differenceCount)
{
 8000684:	b480      	push	{r7}
 8000686:	b085      	sub	sp, #20
 8000688:	af00      	add	r7, sp, #0
 800068a:	6078      	str	r0, [r7, #4]
	struct sTask * temp_tail = schedulerDataStructure -> tail;
 800068c:	4b19      	ldr	r3, [pc, #100]	; (80006f4 <dealWithTasksAdded+0x70>)
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	685b      	ldr	r3, [r3, #4]
 8000692:	60fb      	str	r3, [r7, #12]

	if(temp_tail == NULL)
 8000694:	68fb      	ldr	r3, [r7, #12]
 8000696:	2b00      	cmp	r3, #0
 8000698:	d026      	beq.n	80006e8 <dealWithTasksAdded+0x64>
		return;

	for(AmountTasks i = 0 ; i < differenceCount ; i++)
 800069a:	2300      	movs	r3, #0
 800069c:	72fb      	strb	r3, [r7, #11]
 800069e:	e01e      	b.n	80006de <dealWithTasksAdded+0x5a>
	{
		if(BufferTimer -> Delay > temp_tail -> Delay)
 80006a0:	4b15      	ldr	r3, [pc, #84]	; (80006f8 <dealWithTasksAdded+0x74>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80006a8:	68f9      	ldr	r1, [r7, #12]
 80006aa:	e9d1 0102 	ldrd	r0, r1, [r1, #8]
 80006ae:	4290      	cmp	r0, r2
 80006b0:	eb71 0303 	sbcs.w	r3, r1, r3
 80006b4:	da0d      	bge.n	80006d2 <dealWithTasksAdded+0x4e>
			//if current delay in buffer greater than delay of a task in SDS so we need carry it to buffer
		{
			BufferTimer -> Delay = temp_tail -> Delay;
 80006b6:	4b10      	ldr	r3, [pc, #64]	; (80006f8 <dealWithTasksAdded+0x74>)
 80006b8:	6819      	ldr	r1, [r3, #0]
 80006ba:	68fb      	ldr	r3, [r7, #12]
 80006bc:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80006c0:	e9c1 2300 	strd	r2, r3, [r1]
			BufferTimer -> Period = temp_tail -> Delay;
 80006c4:	68fb      	ldr	r3, [r7, #12]
 80006c6:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80006ca:	490b      	ldr	r1, [pc, #44]	; (80006f8 <dealWithTasksAdded+0x74>)
 80006cc:	6809      	ldr	r1, [r1, #0]
 80006ce:	4613      	mov	r3, r2
 80006d0:	608b      	str	r3, [r1, #8]
			//just use delay because we will minus by origin delay after BufferTimer -> Delay = 0 that indicate have delayed time elapse
		}
		temp_tail = temp_tail -> previous;
 80006d2:	68fb      	ldr	r3, [r7, #12]
 80006d4:	69db      	ldr	r3, [r3, #28]
 80006d6:	60fb      	str	r3, [r7, #12]
	for(AmountTasks i = 0 ; i < differenceCount ; i++)
 80006d8:	7afb      	ldrb	r3, [r7, #11]
 80006da:	3301      	adds	r3, #1
 80006dc:	72fb      	strb	r3, [r7, #11]
 80006de:	7afb      	ldrb	r3, [r7, #11]
 80006e0:	687a      	ldr	r2, [r7, #4]
 80006e2:	429a      	cmp	r2, r3
 80006e4:	dcdc      	bgt.n	80006a0 <dealWithTasksAdded+0x1c>
 80006e6:	e000      	b.n	80006ea <dealWithTasksAdded+0x66>
		return;
 80006e8:	bf00      	nop
	}
}
 80006ea:	3714      	adds	r7, #20
 80006ec:	46bd      	mov	sp, r7
 80006ee:	bc80      	pop	{r7}
 80006f0:	4770      	bx	lr
 80006f2:	bf00      	nop
 80006f4:	20000094 	.word	0x20000094
 80006f8:	20000098 	.word	0x20000098

080006fc <ProcessBufferChanged>:

void ProcessBufferChanged(int64_t saveDelay, uint32_t savePeriod)
{
 80006fc:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8000700:	b087      	sub	sp, #28
 8000702:	af00      	add	r7, sp, #0
 8000704:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8000708:	607a      	str	r2, [r7, #4]
	struct sTask * temp = schedulerDataStructure -> head;
 800070a:	4b1b      	ldr	r3, [pc, #108]	; (8000778 <ProcessBufferChanged+0x7c>)
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	617b      	str	r3, [r7, #20]

	if(temp == NULL)
 8000712:	697b      	ldr	r3, [r7, #20]
 8000714:	2b00      	cmp	r3, #0
 8000716:	d029      	beq.n	800076c <ProcessBufferChanged+0x70>
		return;

	for(AmountTasks i = 0 ; i < BufferTimer -> pastCount ; i++) //don't use count in the SDS because we just need to update older tasks
 8000718:	2300      	movs	r3, #0
 800071a:	74fb      	strb	r3, [r7, #19]
 800071c:	e019      	b.n	8000752 <ProcessBufferChanged+0x56>
	{
		temp -> Delay -= ((int64_t)savePeriod) - saveDelay;
 800071e:	697b      	ldr	r3, [r7, #20]
 8000720:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8000724:	6879      	ldr	r1, [r7, #4]
 8000726:	4688      	mov	r8, r1
 8000728:	f04f 0900 	mov.w	r9, #0
 800072c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000730:	ebb8 0400 	subs.w	r4, r8, r0
 8000734:	eb69 0501 	sbc.w	r5, r9, r1
 8000738:	ebb2 0a04 	subs.w	sl, r2, r4
 800073c:	eb63 0b05 	sbc.w	fp, r3, r5
 8000740:	697b      	ldr	r3, [r7, #20]
 8000742:	e9c3 ab02 	strd	sl, fp, [r3, #8]
		temp = temp -> next;
 8000746:	697b      	ldr	r3, [r7, #20]
 8000748:	699b      	ldr	r3, [r3, #24]
 800074a:	617b      	str	r3, [r7, #20]
	for(AmountTasks i = 0 ; i < BufferTimer -> pastCount ; i++) //don't use count in the SDS because we just need to update older tasks
 800074c:	7cfb      	ldrb	r3, [r7, #19]
 800074e:	3301      	adds	r3, #1
 8000750:	74fb      	strb	r3, [r7, #19]
 8000752:	4b0a      	ldr	r3, [pc, #40]	; (800077c <ProcessBufferChanged+0x80>)
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	7b1b      	ldrb	r3, [r3, #12]
 8000758:	7cfa      	ldrb	r2, [r7, #19]
 800075a:	429a      	cmp	r2, r3
 800075c:	d3df      	bcc.n	800071e <ProcessBufferChanged+0x22>
	}

	BufferTimer -> pastCount = schedulerDataStructure -> count;
 800075e:	4b06      	ldr	r3, [pc, #24]	; (8000778 <ProcessBufferChanged+0x7c>)
 8000760:	681a      	ldr	r2, [r3, #0]
 8000762:	4b06      	ldr	r3, [pc, #24]	; (800077c <ProcessBufferChanged+0x80>)
 8000764:	681b      	ldr	r3, [r3, #0]
 8000766:	7a12      	ldrb	r2, [r2, #8]
 8000768:	731a      	strb	r2, [r3, #12]
 800076a:	e000      	b.n	800076e <ProcessBufferChanged+0x72>
		return;
 800076c:	bf00      	nop
}
 800076e:	371c      	adds	r7, #28
 8000770:	46bd      	mov	sp, r7
 8000772:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8000776:	4770      	bx	lr
 8000778:	20000094 	.word	0x20000094
 800077c:	20000098 	.word	0x20000098

08000780 <deleteOnTheSpot>:

void deleteOnTheSpot(struct sTask * needToBeDeleted)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	b082      	sub	sp, #8
 8000784:	af00      	add	r7, sp, #0
 8000786:	6078      	str	r0, [r7, #4]
	if(needToBeDeleted -> previous != NULL)
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	69db      	ldr	r3, [r3, #28]
 800078c:	2b00      	cmp	r3, #0
 800078e:	d004      	beq.n	800079a <deleteOnTheSpot+0x1a>
		needToBeDeleted -> previous -> next = needToBeDeleted -> next;
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	69db      	ldr	r3, [r3, #28]
 8000794:	687a      	ldr	r2, [r7, #4]
 8000796:	6992      	ldr	r2, [r2, #24]
 8000798:	619a      	str	r2, [r3, #24]

	if(needToBeDeleted -> next != NULL)
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	699b      	ldr	r3, [r3, #24]
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d004      	beq.n	80007ac <deleteOnTheSpot+0x2c>
		needToBeDeleted -> next -> previous = needToBeDeleted -> previous;
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	699b      	ldr	r3, [r3, #24]
 80007a6:	687a      	ldr	r2, [r7, #4]
 80007a8:	69d2      	ldr	r2, [r2, #28]
 80007aa:	61da      	str	r2, [r3, #28]

	schedulerDataStructure -> count --;
 80007ac:	4b06      	ldr	r3, [pc, #24]	; (80007c8 <deleteOnTheSpot+0x48>)
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	7a1a      	ldrb	r2, [r3, #8]
 80007b2:	3a01      	subs	r2, #1
 80007b4:	b2d2      	uxtb	r2, r2
 80007b6:	721a      	strb	r2, [r3, #8]

	free(needToBeDeleted);
 80007b8:	6878      	ldr	r0, [r7, #4]
 80007ba:	f002 faef 	bl	8002d9c <free>
}
 80007be:	bf00      	nop
 80007c0:	3708      	adds	r7, #8
 80007c2:	46bd      	mov	sp, r7
 80007c4:	bd80      	pop	{r7, pc}
 80007c6:	bf00      	nop
 80007c8:	20000094 	.word	0x20000094

080007cc <Run_Tasks>:

void Run_Tasks()
{
 80007cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80007d0:	b084      	sub	sp, #16
 80007d2:	af00      	add	r7, sp, #0
	if(schedulerDataStructure == NULL || schedulerDataStructure -> count <= 0)
 80007d4:	4b75      	ldr	r3, [pc, #468]	; (80009ac <Run_Tasks+0x1e0>)
 80007d6:	681b      	ldr	r3, [r3, #0]
 80007d8:	2b00      	cmp	r3, #0
 80007da:	f000 80e1 	beq.w	80009a0 <Run_Tasks+0x1d4>
 80007de:	4b73      	ldr	r3, [pc, #460]	; (80009ac <Run_Tasks+0x1e0>)
 80007e0:	681b      	ldr	r3, [r3, #0]
 80007e2:	7a1b      	ldrb	r3, [r3, #8]
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	f000 80db 	beq.w	80009a0 <Run_Tasks+0x1d4>
		return;

	if(schedulerDataStructure -> count == 1)
 80007ea:	4b70      	ldr	r3, [pc, #448]	; (80009ac <Run_Tasks+0x1e0>)
 80007ec:	681b      	ldr	r3, [r3, #0]
 80007ee:	7a1b      	ldrb	r3, [r3, #8]
 80007f0:	2b01      	cmp	r3, #1
 80007f2:	d111      	bne.n	8000818 <Run_Tasks+0x4c>
	{
		schedulerDataStructure -> head -> pTask();
 80007f4:	4b6d      	ldr	r3, [pc, #436]	; (80009ac <Run_Tasks+0x1e0>)
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	4798      	blx	r3
		schedulerDataStructure -> head -> Delay = schedulerDataStructure -> head -> Period;
 80007fe:	4b6b      	ldr	r3, [pc, #428]	; (80009ac <Run_Tasks+0x1e0>)
 8000800:	681b      	ldr	r3, [r3, #0]
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	691b      	ldr	r3, [r3, #16]
 8000806:	4a69      	ldr	r2, [pc, #420]	; (80009ac <Run_Tasks+0x1e0>)
 8000808:	6812      	ldr	r2, [r2, #0]
 800080a:	6811      	ldr	r1, [r2, #0]
 800080c:	461a      	mov	r2, r3
 800080e:	f04f 0300 	mov.w	r3, #0
 8000812:	e9c1 2302 	strd	r2, r3, [r1, #8]
		return;
 8000816:	e0c4      	b.n	80009a2 <Run_Tasks+0x1d6>
	}

	struct sTask * temp_head = schedulerDataStructure -> head;
 8000818:	4b64      	ldr	r3, [pc, #400]	; (80009ac <Run_Tasks+0x1e0>)
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	681b      	ldr	r3, [r3, #0]
 800081e:	60fb      	str	r3, [r7, #12]
	struct sTask * temp_tail = schedulerDataStructure -> tail;
 8000820:	4b62      	ldr	r3, [pc, #392]	; (80009ac <Run_Tasks+0x1e0>)
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	685b      	ldr	r3, [r3, #4]
 8000826:	60bb      	str	r3, [r7, #8]

//	while(temp_head != temp_tail /*for case with odd number count*/
//			&& temp_head -> previous != temp_tail && temp_tail -> next != temp_head
//			/*for case with even number of count*/)
	AmountTasks limit = (schedulerDataStructure -> count) / 2;
 8000828:	4b60      	ldr	r3, [pc, #384]	; (80009ac <Run_Tasks+0x1e0>)
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	7a1b      	ldrb	r3, [r3, #8]
 800082e:	085b      	lsrs	r3, r3, #1
 8000830:	71bb      	strb	r3, [r7, #6]
	AmountTasks isOdd = (schedulerDataStructure -> count) % 2;
 8000832:	4b5e      	ldr	r3, [pc, #376]	; (80009ac <Run_Tasks+0x1e0>)
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	7a1b      	ldrb	r3, [r3, #8]
 8000838:	f003 0301 	and.w	r3, r3, #1
 800083c:	717b      	strb	r3, [r7, #5]
	for(AmountTasks i = 0 ; i < limit ; i++)
 800083e:	2300      	movs	r3, #0
 8000840:	71fb      	strb	r3, [r7, #7]
 8000842:	e06c      	b.n	800091e <Run_Tasks+0x152>
	{
		if(temp_head != NULL)
 8000844:	68fb      	ldr	r3, [r7, #12]
 8000846:	2b00      	cmp	r3, #0
 8000848:	d031      	beq.n	80008ae <Run_Tasks+0xe2>
		{
			temp_head -> Delay -= (int64_t) BufferTimer -> Period; //BufferTimer -> Delay is equaling zero so we don't need minus it
 800084a:	68fb      	ldr	r3, [r7, #12]
 800084c:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8000850:	4b57      	ldr	r3, [pc, #348]	; (80009b0 <Run_Tasks+0x1e4>)
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	689b      	ldr	r3, [r3, #8]
 8000856:	461a      	mov	r2, r3
 8000858:	f04f 0300 	mov.w	r3, #0
 800085c:	ebb0 0802 	subs.w	r8, r0, r2
 8000860:	eb61 0903 	sbc.w	r9, r1, r3
 8000864:	68fb      	ldr	r3, [r7, #12]
 8000866:	e9c3 8902 	strd	r8, r9, [r3, #8]

			if(temp_head -> Delay <= 0)
 800086a:	68fb      	ldr	r3, [r7, #12]
 800086c:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8000870:	2a01      	cmp	r2, #1
 8000872:	f173 0300 	sbcs.w	r3, r3, #0
 8000876:	da0a      	bge.n	800088e <Run_Tasks+0xc2>
			{
				temp_head -> pTask();
 8000878:	68fb      	ldr	r3, [r7, #12]
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	4798      	blx	r3
				temp_head -> Delay = temp_head -> Period;
 800087e:	68fb      	ldr	r3, [r7, #12]
 8000880:	691b      	ldr	r3, [r3, #16]
 8000882:	461a      	mov	r2, r3
 8000884:	f04f 0300 	mov.w	r3, #0
 8000888:	68f9      	ldr	r1, [r7, #12]
 800088a:	e9c1 2302 	strd	r2, r3, [r1, #8]
			}

			if(temp_head -> Period <= 0)
 800088e:	68fb      	ldr	r3, [r7, #12]
 8000890:	691b      	ldr	r3, [r3, #16]
 8000892:	2b00      	cmp	r3, #0
 8000894:	d108      	bne.n	80008a8 <Run_Tasks+0xdc>
			{
				temp_head = temp_head -> next;
 8000896:	68fb      	ldr	r3, [r7, #12]
 8000898:	699b      	ldr	r3, [r3, #24]
 800089a:	60fb      	str	r3, [r7, #12]
				deleteOnTheSpot(temp_head -> previous); //delete at index undo
 800089c:	68fb      	ldr	r3, [r7, #12]
 800089e:	69db      	ldr	r3, [r3, #28]
 80008a0:	4618      	mov	r0, r3
 80008a2:	f7ff ff6d 	bl	8000780 <deleteOnTheSpot>
 80008a6:	e002      	b.n	80008ae <Run_Tasks+0xe2>
			}

			else
				temp_head = temp_head -> next;
 80008a8:	68fb      	ldr	r3, [r7, #12]
 80008aa:	699b      	ldr	r3, [r3, #24]
 80008ac:	60fb      	str	r3, [r7, #12]
		}

		if(temp_tail != NULL)
 80008ae:	68bb      	ldr	r3, [r7, #8]
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d031      	beq.n	8000918 <Run_Tasks+0x14c>
		{
			temp_tail -> Delay -= (int64_t) BufferTimer -> Period; //BufferTimer -> Delay is equaling zero so we don't need minus it
 80008b4:	68bb      	ldr	r3, [r7, #8]
 80008b6:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 80008ba:	4b3d      	ldr	r3, [pc, #244]	; (80009b0 <Run_Tasks+0x1e4>)
 80008bc:	681b      	ldr	r3, [r3, #0]
 80008be:	689b      	ldr	r3, [r3, #8]
 80008c0:	461a      	mov	r2, r3
 80008c2:	f04f 0300 	mov.w	r3, #0
 80008c6:	ebb0 0a02 	subs.w	sl, r0, r2
 80008ca:	eb61 0b03 	sbc.w	fp, r1, r3
 80008ce:	68bb      	ldr	r3, [r7, #8]
 80008d0:	e9c3 ab02 	strd	sl, fp, [r3, #8]

			if(temp_tail -> Delay <= 0)
 80008d4:	68bb      	ldr	r3, [r7, #8]
 80008d6:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80008da:	2a01      	cmp	r2, #1
 80008dc:	f173 0300 	sbcs.w	r3, r3, #0
 80008e0:	da0a      	bge.n	80008f8 <Run_Tasks+0x12c>
			{
				temp_tail -> pTask();
 80008e2:	68bb      	ldr	r3, [r7, #8]
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	4798      	blx	r3
				temp_tail -> Delay = temp_tail -> Period;
 80008e8:	68bb      	ldr	r3, [r7, #8]
 80008ea:	691b      	ldr	r3, [r3, #16]
 80008ec:	461a      	mov	r2, r3
 80008ee:	f04f 0300 	mov.w	r3, #0
 80008f2:	68b9      	ldr	r1, [r7, #8]
 80008f4:	e9c1 2302 	strd	r2, r3, [r1, #8]
			}

			if(temp_tail -> Period <= 0)
 80008f8:	68bb      	ldr	r3, [r7, #8]
 80008fa:	691b      	ldr	r3, [r3, #16]
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d108      	bne.n	8000912 <Run_Tasks+0x146>
			{
				temp_tail = temp_tail -> previous;
 8000900:	68bb      	ldr	r3, [r7, #8]
 8000902:	69db      	ldr	r3, [r3, #28]
 8000904:	60bb      	str	r3, [r7, #8]
				deleteOnTheSpot(temp_tail -> next);//delete at index undo
 8000906:	68bb      	ldr	r3, [r7, #8]
 8000908:	699b      	ldr	r3, [r3, #24]
 800090a:	4618      	mov	r0, r3
 800090c:	f7ff ff38 	bl	8000780 <deleteOnTheSpot>
 8000910:	e002      	b.n	8000918 <Run_Tasks+0x14c>
			}

			else
				temp_tail = temp_tail -> previous;
 8000912:	68bb      	ldr	r3, [r7, #8]
 8000914:	69db      	ldr	r3, [r3, #28]
 8000916:	60bb      	str	r3, [r7, #8]
	for(AmountTasks i = 0 ; i < limit ; i++)
 8000918:	79fb      	ldrb	r3, [r7, #7]
 800091a:	3301      	adds	r3, #1
 800091c:	71fb      	strb	r3, [r7, #7]
 800091e:	79fa      	ldrb	r2, [r7, #7]
 8000920:	79bb      	ldrb	r3, [r7, #6]
 8000922:	429a      	cmp	r2, r3
 8000924:	d38e      	bcc.n	8000844 <Run_Tasks+0x78>
		}
	}

	if(isOdd && temp_head != NULL)
 8000926:	797b      	ldrb	r3, [r7, #5]
 8000928:	2b00      	cmp	r3, #0
 800092a:	d02f      	beq.n	800098c <Run_Tasks+0x1c0>
 800092c:	68fb      	ldr	r3, [r7, #12]
 800092e:	2b00      	cmp	r3, #0
 8000930:	d02c      	beq.n	800098c <Run_Tasks+0x1c0>
		//execute remain task due to if count is odd, the iterator above will stop when still remain a task don't be executed
		//it has presented at middle index already due to iterator above so don't need get temp_head -> next
	{
		temp_head -> Delay -= (int64_t) BufferTimer -> Period;
 8000932:	68fb      	ldr	r3, [r7, #12]
 8000934:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8000938:	4b1d      	ldr	r3, [pc, #116]	; (80009b0 <Run_Tasks+0x1e4>)
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	689b      	ldr	r3, [r3, #8]
 800093e:	461a      	mov	r2, r3
 8000940:	f04f 0300 	mov.w	r3, #0
 8000944:	1a84      	subs	r4, r0, r2
 8000946:	eb61 0503 	sbc.w	r5, r1, r3
 800094a:	68fb      	ldr	r3, [r7, #12]
 800094c:	e9c3 4502 	strd	r4, r5, [r3, #8]

		if(temp_head -> Delay <= 0)
 8000950:	68fb      	ldr	r3, [r7, #12]
 8000952:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8000956:	2a01      	cmp	r2, #1
 8000958:	f173 0300 	sbcs.w	r3, r3, #0
 800095c:	da0a      	bge.n	8000974 <Run_Tasks+0x1a8>
		{
			temp_head -> pTask();
 800095e:	68fb      	ldr	r3, [r7, #12]
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	4798      	blx	r3
			temp_head -> Delay = temp_head -> Period;
 8000964:	68fb      	ldr	r3, [r7, #12]
 8000966:	691b      	ldr	r3, [r3, #16]
 8000968:	461a      	mov	r2, r3
 800096a:	f04f 0300 	mov.w	r3, #0
 800096e:	68f9      	ldr	r1, [r7, #12]
 8000970:	e9c1 2302 	strd	r2, r3, [r1, #8]
		}

		if(temp_head -> Period <= 0)
 8000974:	68fb      	ldr	r3, [r7, #12]
 8000976:	691b      	ldr	r3, [r3, #16]
 8000978:	2b00      	cmp	r3, #0
 800097a:	d107      	bne.n	800098c <Run_Tasks+0x1c0>
		{
			temp_head = temp_head -> next;
 800097c:	68fb      	ldr	r3, [r7, #12]
 800097e:	699b      	ldr	r3, [r3, #24]
 8000980:	60fb      	str	r3, [r7, #12]
			deleteOnTheSpot(temp_head -> previous);
 8000982:	68fb      	ldr	r3, [r7, #12]
 8000984:	69db      	ldr	r3, [r3, #28]
 8000986:	4618      	mov	r0, r3
 8000988:	f7ff fefa 	bl	8000780 <deleteOnTheSpot>
		}
		//Or
//		temp_tail -> previous -> pTask();
	}

	BufferTimer -> Period = schedulerDataStructure -> head -> Delay;
 800098c:	4b07      	ldr	r3, [pc, #28]	; (80009ac <Run_Tasks+0x1e0>)
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8000996:	4906      	ldr	r1, [pc, #24]	; (80009b0 <Run_Tasks+0x1e4>)
 8000998:	6809      	ldr	r1, [r1, #0]
 800099a:	4613      	mov	r3, r2
 800099c:	608b      	str	r3, [r1, #8]
//	BufferTimer -> Delay = BufferTimer -> Period;
	//assign for first element in the SDS to compare remain elements to find largest delay

	return;
 800099e:	e000      	b.n	80009a2 <Run_Tasks+0x1d6>
		return;
 80009a0:	bf00      	nop
}
 80009a2:	3710      	adds	r7, #16
 80009a4:	46bd      	mov	sp, r7
 80009a6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80009aa:	bf00      	nop
 80009ac:	20000094 	.word	0x20000094
 80009b0:	20000098 	.word	0x20000098

080009b4 <refreshBuffer>:

void refreshBuffer()
{
 80009b4:	b480      	push	{r7}
 80009b6:	b085      	sub	sp, #20
 80009b8:	af00      	add	r7, sp, #0
		if(schedulerDataStructure == NULL || schedulerDataStructure -> count <= 0)
 80009ba:	4b4e      	ldr	r3, [pc, #312]	; (8000af4 <refreshBuffer+0x140>)
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	2b00      	cmp	r3, #0
 80009c0:	f000 8093 	beq.w	8000aea <refreshBuffer+0x136>
 80009c4:	4b4b      	ldr	r3, [pc, #300]	; (8000af4 <refreshBuffer+0x140>)
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	7a1b      	ldrb	r3, [r3, #8]
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	f000 808d 	beq.w	8000aea <refreshBuffer+0x136>
			return;

		if(schedulerDataStructure -> count == 1)
 80009d0:	4b48      	ldr	r3, [pc, #288]	; (8000af4 <refreshBuffer+0x140>)
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	7a1b      	ldrb	r3, [r3, #8]
 80009d6:	2b01      	cmp	r3, #1
 80009d8:	d111      	bne.n	80009fe <refreshBuffer+0x4a>
		{
			BufferTimer -> Period = schedulerDataStructure -> head -> Period;
 80009da:	4b46      	ldr	r3, [pc, #280]	; (8000af4 <refreshBuffer+0x140>)
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	681a      	ldr	r2, [r3, #0]
 80009e0:	4b45      	ldr	r3, [pc, #276]	; (8000af8 <refreshBuffer+0x144>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	6912      	ldr	r2, [r2, #16]
 80009e6:	609a      	str	r2, [r3, #8]
			BufferTimer -> Delay = BufferTimer -> Period;
 80009e8:	4b43      	ldr	r3, [pc, #268]	; (8000af8 <refreshBuffer+0x144>)
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	689b      	ldr	r3, [r3, #8]
 80009ee:	4a42      	ldr	r2, [pc, #264]	; (8000af8 <refreshBuffer+0x144>)
 80009f0:	6811      	ldr	r1, [r2, #0]
 80009f2:	461a      	mov	r2, r3
 80009f4:	f04f 0300 	mov.w	r3, #0
 80009f8:	e9c1 2300 	strd	r2, r3, [r1]
			return;
 80009fc:	e076      	b.n	8000aec <refreshBuffer+0x138>
		}

		struct sTask * temp_head = schedulerDataStructure -> head;
 80009fe:	4b3d      	ldr	r3, [pc, #244]	; (8000af4 <refreshBuffer+0x140>)
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	60fb      	str	r3, [r7, #12]
		struct sTask * temp_tail = schedulerDataStructure -> tail;
 8000a06:	4b3b      	ldr	r3, [pc, #236]	; (8000af4 <refreshBuffer+0x140>)
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	685b      	ldr	r3, [r3, #4]
 8000a0c:	60bb      	str	r3, [r7, #8]

	//	while(temp_head != temp_tail /*for case with odd number count*/
	//			&& temp_head -> previous != temp_tail && temp_tail -> next != temp_head
	//			/*for case with even number of count*/)
		AmountTasks limit = (schedulerDataStructure -> count) / 2;
 8000a0e:	4b39      	ldr	r3, [pc, #228]	; (8000af4 <refreshBuffer+0x140>)
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	7a1b      	ldrb	r3, [r3, #8]
 8000a14:	085b      	lsrs	r3, r3, #1
 8000a16:	71bb      	strb	r3, [r7, #6]
		AmountTasks isOdd = (schedulerDataStructure -> count) % 2;
 8000a18:	4b36      	ldr	r3, [pc, #216]	; (8000af4 <refreshBuffer+0x140>)
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	7a1b      	ldrb	r3, [r3, #8]
 8000a1e:	f003 0301 	and.w	r3, r3, #1
 8000a22:	717b      	strb	r3, [r7, #5]
		for(AmountTasks i = 0 ; i < limit ; i++)
 8000a24:	2300      	movs	r3, #0
 8000a26:	71fb      	strb	r3, [r7, #7]
 8000a28:	e036      	b.n	8000a98 <refreshBuffer+0xe4>
		{
			if(temp_head != NULL)
 8000a2a:	68fb      	ldr	r3, [r7, #12]
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d016      	beq.n	8000a5e <refreshBuffer+0xaa>
			{
				if(temp_head -> Delay < BufferTimer -> Period)
 8000a30:	68fb      	ldr	r3, [r7, #12]
 8000a32:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8000a36:	4b30      	ldr	r3, [pc, #192]	; (8000af8 <refreshBuffer+0x144>)
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	689b      	ldr	r3, [r3, #8]
 8000a3c:	461a      	mov	r2, r3
 8000a3e:	f04f 0300 	mov.w	r3, #0
 8000a42:	4290      	cmp	r0, r2
 8000a44:	eb71 0303 	sbcs.w	r3, r1, r3
 8000a48:	da06      	bge.n	8000a58 <refreshBuffer+0xa4>
					BufferTimer -> Period = temp_head -> Delay;
 8000a4a:	68fb      	ldr	r3, [r7, #12]
 8000a4c:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8000a50:	4929      	ldr	r1, [pc, #164]	; (8000af8 <refreshBuffer+0x144>)
 8000a52:	6809      	ldr	r1, [r1, #0]
 8000a54:	4613      	mov	r3, r2
 8000a56:	608b      	str	r3, [r1, #8]

				temp_head = temp_head -> next;
 8000a58:	68fb      	ldr	r3, [r7, #12]
 8000a5a:	699b      	ldr	r3, [r3, #24]
 8000a5c:	60fb      	str	r3, [r7, #12]
			}

			if(temp_tail != NULL)
 8000a5e:	68bb      	ldr	r3, [r7, #8]
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d016      	beq.n	8000a92 <refreshBuffer+0xde>
			{
				if(temp_tail -> Delay < BufferTimer -> Period)
 8000a64:	68bb      	ldr	r3, [r7, #8]
 8000a66:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8000a6a:	4b23      	ldr	r3, [pc, #140]	; (8000af8 <refreshBuffer+0x144>)
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	689b      	ldr	r3, [r3, #8]
 8000a70:	461a      	mov	r2, r3
 8000a72:	f04f 0300 	mov.w	r3, #0
 8000a76:	4290      	cmp	r0, r2
 8000a78:	eb71 0303 	sbcs.w	r3, r1, r3
 8000a7c:	da06      	bge.n	8000a8c <refreshBuffer+0xd8>
					BufferTimer -> Period = temp_tail -> Delay;
 8000a7e:	68bb      	ldr	r3, [r7, #8]
 8000a80:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8000a84:	491c      	ldr	r1, [pc, #112]	; (8000af8 <refreshBuffer+0x144>)
 8000a86:	6809      	ldr	r1, [r1, #0]
 8000a88:	4613      	mov	r3, r2
 8000a8a:	608b      	str	r3, [r1, #8]

				temp_tail = temp_tail -> previous;
 8000a8c:	68bb      	ldr	r3, [r7, #8]
 8000a8e:	69db      	ldr	r3, [r3, #28]
 8000a90:	60bb      	str	r3, [r7, #8]
		for(AmountTasks i = 0 ; i < limit ; i++)
 8000a92:	79fb      	ldrb	r3, [r7, #7]
 8000a94:	3301      	adds	r3, #1
 8000a96:	71fb      	strb	r3, [r7, #7]
 8000a98:	79fa      	ldrb	r2, [r7, #7]
 8000a9a:	79bb      	ldrb	r3, [r7, #6]
 8000a9c:	429a      	cmp	r2, r3
 8000a9e:	d3c4      	bcc.n	8000a2a <refreshBuffer+0x76>
			}
		}

		if(isOdd && temp_head != NULL)
 8000aa0:	797b      	ldrb	r3, [r7, #5]
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d016      	beq.n	8000ad4 <refreshBuffer+0x120>
 8000aa6:	68fb      	ldr	r3, [r7, #12]
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d013      	beq.n	8000ad4 <refreshBuffer+0x120>
			//execute remain task due to if count is odd, the iterator above will stop when still remain task don't be executed
			//it has presented at middle index already due to iterator above so don't need get temp_head -> next
		{
			if(temp_head -> Delay < BufferTimer -> Period)
 8000aac:	68fb      	ldr	r3, [r7, #12]
 8000aae:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8000ab2:	4b11      	ldr	r3, [pc, #68]	; (8000af8 <refreshBuffer+0x144>)
 8000ab4:	681b      	ldr	r3, [r3, #0]
 8000ab6:	689b      	ldr	r3, [r3, #8]
 8000ab8:	461a      	mov	r2, r3
 8000aba:	f04f 0300 	mov.w	r3, #0
 8000abe:	4290      	cmp	r0, r2
 8000ac0:	eb71 0303 	sbcs.w	r3, r1, r3
 8000ac4:	da06      	bge.n	8000ad4 <refreshBuffer+0x120>
				BufferTimer -> Period = temp_head -> Delay;
 8000ac6:	68fb      	ldr	r3, [r7, #12]
 8000ac8:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8000acc:	490a      	ldr	r1, [pc, #40]	; (8000af8 <refreshBuffer+0x144>)
 8000ace:	6809      	ldr	r1, [r1, #0]
 8000ad0:	4613      	mov	r3, r2
 8000ad2:	608b      	str	r3, [r1, #8]
		}


		BufferTimer -> Delay = BufferTimer -> Period;
 8000ad4:	4b08      	ldr	r3, [pc, #32]	; (8000af8 <refreshBuffer+0x144>)
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	689b      	ldr	r3, [r3, #8]
 8000ada:	4a07      	ldr	r2, [pc, #28]	; (8000af8 <refreshBuffer+0x144>)
 8000adc:	6811      	ldr	r1, [r2, #0]
 8000ade:	461a      	mov	r2, r3
 8000ae0:	f04f 0300 	mov.w	r3, #0
 8000ae4:	e9c1 2300 	strd	r2, r3, [r1]
 8000ae8:	e000      	b.n	8000aec <refreshBuffer+0x138>
			return;
 8000aea:	bf00      	nop
}
 8000aec:	3714      	adds	r7, #20
 8000aee:	46bd      	mov	sp, r7
 8000af0:	bc80      	pop	{r7}
 8000af2:	4770      	bx	lr
 8000af4:	20000094 	.word	0x20000094
 8000af8:	20000098 	.word	0x20000098

08000afc <SCH_Dispatch_Tasks>:

void SCH_Dispatch_Tasks(void)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b084      	sub	sp, #16
 8000b00:	af00      	add	r7, sp, #0
	if(schedulerDataStructure == NULL)
 8000b02:	4b24      	ldr	r3, [pc, #144]	; (8000b94 <SCH_Dispatch_Tasks+0x98>)
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d040      	beq.n	8000b8c <SCH_Dispatch_Tasks+0x90>
		return;

	int64_t saveDelay = BufferTimer -> Delay;
 8000b0a:	4b23      	ldr	r3, [pc, #140]	; (8000b98 <SCH_Dispatch_Tasks+0x9c>)
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b12:	e9c7 2302 	strd	r2, r3, [r7, #8]
	uint32_t savePeriod = BufferTimer -> Period;
 8000b16:	4b20      	ldr	r3, [pc, #128]	; (8000b98 <SCH_Dispatch_Tasks+0x9c>)
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	689b      	ldr	r3, [r3, #8]
 8000b1c:	607b      	str	r3, [r7, #4]

	int32_t differenceCount = (int32_t) (schedulerDataStructure -> count - BufferTimer -> pastCount);
 8000b1e:	4b1d      	ldr	r3, [pc, #116]	; (8000b94 <SCH_Dispatch_Tasks+0x98>)
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	7a1b      	ldrb	r3, [r3, #8]
 8000b24:	461a      	mov	r2, r3
 8000b26:	4b1c      	ldr	r3, [pc, #112]	; (8000b98 <SCH_Dispatch_Tasks+0x9c>)
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	7b1b      	ldrb	r3, [r3, #12]
 8000b2c:	1ad3      	subs	r3, r2, r3
 8000b2e:	603b      	str	r3, [r7, #0]

	if(differenceCount > 0) ///more tasks be added
 8000b30:	683b      	ldr	r3, [r7, #0]
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	dd02      	ble.n	8000b3c <SCH_Dispatch_Tasks+0x40>
	{
		dealWithTasksAdded(differenceCount);
 8000b36:	6838      	ldr	r0, [r7, #0]
 8000b38:	f7ff fda4 	bl	8000684 <dealWithTasksAdded>
	}

	if(BufferTimer -> Delay != saveDelay && differenceCount > 0)
 8000b3c:	4b16      	ldr	r3, [pc, #88]	; (8000b98 <SCH_Dispatch_Tasks+0x9c>)
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b44:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000b48:	4299      	cmp	r1, r3
 8000b4a:	bf08      	it	eq
 8000b4c:	4290      	cmpeq	r0, r2
 8000b4e:	d007      	beq.n	8000b60 <SCH_Dispatch_Tasks+0x64>
 8000b50:	683b      	ldr	r3, [r7, #0]
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	dd04      	ble.n	8000b60 <SCH_Dispatch_Tasks+0x64>
		//Buffer delay be changed because have task with Delay lower so we need to update tasks in the SDS
		//but we also note that if timer interrupt occur so saveDelay also difference with delay current
		//so we need a certain condition that not change even if interrupt occurs, that is add more tasks to the SDS
	{
		ProcessBufferChanged(saveDelay, savePeriod);
 8000b56:	687a      	ldr	r2, [r7, #4]
 8000b58:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000b5c:	f7ff fdce 	bl	80006fc <ProcessBufferChanged>
	}

	if(differenceCount < 0) //update count because tasks be deleted
 8000b60:	683b      	ldr	r3, [r7, #0]
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	da05      	bge.n	8000b72 <SCH_Dispatch_Tasks+0x76>
		BufferTimer -> pastCount = schedulerDataStructure -> count;
 8000b66:	4b0b      	ldr	r3, [pc, #44]	; (8000b94 <SCH_Dispatch_Tasks+0x98>)
 8000b68:	681a      	ldr	r2, [r3, #0]
 8000b6a:	4b0b      	ldr	r3, [pc, #44]	; (8000b98 <SCH_Dispatch_Tasks+0x9c>)
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	7a12      	ldrb	r2, [r2, #8]
 8000b70:	731a      	strb	r2, [r3, #12]

	if(BufferTimer -> Delay <= 0)
 8000b72:	4b09      	ldr	r3, [pc, #36]	; (8000b98 <SCH_Dispatch_Tasks+0x9c>)
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b7a:	2a01      	cmp	r2, #1
 8000b7c:	f173 0300 	sbcs.w	r3, r3, #0
 8000b80:	da05      	bge.n	8000b8e <SCH_Dispatch_Tasks+0x92>
	{
		Run_Tasks();
 8000b82:	f7ff fe23 	bl	80007cc <Run_Tasks>
		refreshBuffer();
 8000b86:	f7ff ff15 	bl	80009b4 <refreshBuffer>
 8000b8a:	e000      	b.n	8000b8e <SCH_Dispatch_Tasks+0x92>
		return;
 8000b8c:	bf00      	nop
	}
}
 8000b8e:	3710      	adds	r7, #16
 8000b90:	46bd      	mov	sp, r7
 8000b92:	bd80      	pop	{r7, pc}
 8000b94:	20000094 	.word	0x20000094
 8000b98:	20000098 	.word	0x20000098

08000b9c <SCH_Add_Task>:
//run software timer

uint32_t SCH_Add_Task(void (* pFunctionAdd)(), int64_t DELAY, uint32_t PERIOD)
{
 8000b9c:	e92d 4390 	stmdb	sp!, {r4, r7, r8, r9, lr}
 8000ba0:	b089      	sub	sp, #36	; 0x24
 8000ba2:	af04      	add	r7, sp, #16
 8000ba4:	60f8      	str	r0, [r7, #12]
 8000ba6:	e9c7 2300 	strd	r2, r3, [r7]
	if(schedulerDataStructure == NULL)
 8000baa:	4b3c      	ldr	r3, [pc, #240]	; (8000c9c <SCH_Add_Task+0x100>)
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d101      	bne.n	8000bb6 <SCH_Add_Task+0x1a>
		return 0;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	e06c      	b.n	8000c90 <SCH_Add_Task+0xf4>

	if(schedulerDataStructure -> count == 0)
 8000bb6:	4b39      	ldr	r3, [pc, #228]	; (8000c9c <SCH_Add_Task+0x100>)
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	7a1b      	ldrb	r3, [r3, #8]
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d12e      	bne.n	8000c1e <SCH_Add_Task+0x82>
	{
		schedulerDataStructure -> head = constructorsTaskWithParameters(pFunctionAdd, DELAY/TICK, PERIOD/TICK, 0, NULL, NULL);
 8000bc0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000bc4:	f04f 020a 	mov.w	r2, #10
 8000bc8:	f04f 0300 	mov.w	r3, #0
 8000bcc:	f7ff fabe 	bl	800014c <__aeabi_ldivmod>
 8000bd0:	4602      	mov	r2, r0
 8000bd2:	460b      	mov	r3, r1
 8000bd4:	4610      	mov	r0, r2
 8000bd6:	4619      	mov	r1, r3
 8000bd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000bda:	4a31      	ldr	r2, [pc, #196]	; (8000ca0 <SCH_Add_Task+0x104>)
 8000bdc:	fba2 2303 	umull	r2, r3, r2, r3
 8000be0:	08db      	lsrs	r3, r3, #3
 8000be2:	4a2e      	ldr	r2, [pc, #184]	; (8000c9c <SCH_Add_Task+0x100>)
 8000be4:	6814      	ldr	r4, [r2, #0]
 8000be6:	2200      	movs	r2, #0
 8000be8:	9203      	str	r2, [sp, #12]
 8000bea:	2200      	movs	r2, #0
 8000bec:	9202      	str	r2, [sp, #8]
 8000bee:	2200      	movs	r2, #0
 8000bf0:	9201      	str	r2, [sp, #4]
 8000bf2:	9300      	str	r3, [sp, #0]
 8000bf4:	4602      	mov	r2, r0
 8000bf6:	460b      	mov	r3, r1
 8000bf8:	68f8      	ldr	r0, [r7, #12]
 8000bfa:	f7ff fc5b 	bl	80004b4 <constructorsTaskWithParameters>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	6023      	str	r3, [r4, #0]
		schedulerDataStructure -> tail = schedulerDataStructure -> head;
 8000c02:	4b26      	ldr	r3, [pc, #152]	; (8000c9c <SCH_Add_Task+0x100>)
 8000c04:	681a      	ldr	r2, [r3, #0]
 8000c06:	4b25      	ldr	r3, [pc, #148]	; (8000c9c <SCH_Add_Task+0x100>)
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	6812      	ldr	r2, [r2, #0]
 8000c0c:	605a      	str	r2, [r3, #4]
		schedulerDataStructure -> count ++;
 8000c0e:	4b23      	ldr	r3, [pc, #140]	; (8000c9c <SCH_Add_Task+0x100>)
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	7a1a      	ldrb	r2, [r3, #8]
 8000c14:	3201      	adds	r2, #1
 8000c16:	b2d2      	uxtb	r2, r2
 8000c18:	721a      	strb	r2, [r3, #8]
		return 0;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	e038      	b.n	8000c90 <SCH_Add_Task+0xf4>
	}

	schedulerDataStructure -> tail -> next = constructorsTaskWithParameters(pFunctionAdd, DELAY/TICK, PERIOD/TICK,
 8000c1e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000c22:	f04f 020a 	mov.w	r2, #10
 8000c26:	f04f 0300 	mov.w	r3, #0
 8000c2a:	f7ff fa8f 	bl	800014c <__aeabi_ldivmod>
 8000c2e:	4602      	mov	r2, r0
 8000c30:	460b      	mov	r3, r1
 8000c32:	4690      	mov	r8, r2
 8000c34:	4699      	mov	r9, r3
 8000c36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000c38:	4a19      	ldr	r2, [pc, #100]	; (8000ca0 <SCH_Add_Task+0x104>)
 8000c3a:	fba2 2303 	umull	r2, r3, r2, r3
 8000c3e:	08db      	lsrs	r3, r3, #3
								(schedulerDataStructure -> tail -> TaskID) + 1, NULL, schedulerDataStructure -> tail);
 8000c40:	4a16      	ldr	r2, [pc, #88]	; (8000c9c <SCH_Add_Task+0x100>)
 8000c42:	6812      	ldr	r2, [r2, #0]
 8000c44:	6852      	ldr	r2, [r2, #4]
 8000c46:	6952      	ldr	r2, [r2, #20]
	schedulerDataStructure -> tail -> next = constructorsTaskWithParameters(pFunctionAdd, DELAY/TICK, PERIOD/TICK,
 8000c48:	3201      	adds	r2, #1
								(schedulerDataStructure -> tail -> TaskID) + 1, NULL, schedulerDataStructure -> tail);
 8000c4a:	4914      	ldr	r1, [pc, #80]	; (8000c9c <SCH_Add_Task+0x100>)
 8000c4c:	6809      	ldr	r1, [r1, #0]
	schedulerDataStructure -> tail -> next = constructorsTaskWithParameters(pFunctionAdd, DELAY/TICK, PERIOD/TICK,
 8000c4e:	6849      	ldr	r1, [r1, #4]
 8000c50:	4812      	ldr	r0, [pc, #72]	; (8000c9c <SCH_Add_Task+0x100>)
 8000c52:	6800      	ldr	r0, [r0, #0]
 8000c54:	6844      	ldr	r4, [r0, #4]
 8000c56:	9103      	str	r1, [sp, #12]
 8000c58:	2100      	movs	r1, #0
 8000c5a:	9102      	str	r1, [sp, #8]
 8000c5c:	9201      	str	r2, [sp, #4]
 8000c5e:	9300      	str	r3, [sp, #0]
 8000c60:	4642      	mov	r2, r8
 8000c62:	464b      	mov	r3, r9
 8000c64:	68f8      	ldr	r0, [r7, #12]
 8000c66:	f7ff fc25 	bl	80004b4 <constructorsTaskWithParameters>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	61a3      	str	r3, [r4, #24]

	schedulerDataStructure -> tail = schedulerDataStructure -> tail -> next;
 8000c6e:	4b0b      	ldr	r3, [pc, #44]	; (8000c9c <SCH_Add_Task+0x100>)
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	685a      	ldr	r2, [r3, #4]
 8000c74:	4b09      	ldr	r3, [pc, #36]	; (8000c9c <SCH_Add_Task+0x100>)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	6992      	ldr	r2, [r2, #24]
 8000c7a:	605a      	str	r2, [r3, #4]

	schedulerDataStructure -> count ++;
 8000c7c:	4b07      	ldr	r3, [pc, #28]	; (8000c9c <SCH_Add_Task+0x100>)
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	7a1a      	ldrb	r2, [r3, #8]
 8000c82:	3201      	adds	r2, #1
 8000c84:	b2d2      	uxtb	r2, r2
 8000c86:	721a      	strb	r2, [r3, #8]

	return schedulerDataStructure -> tail -> TaskID;
 8000c88:	4b04      	ldr	r3, [pc, #16]	; (8000c9c <SCH_Add_Task+0x100>)
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	685b      	ldr	r3, [r3, #4]
 8000c8e:	695b      	ldr	r3, [r3, #20]
}
 8000c90:	4618      	mov	r0, r3
 8000c92:	3714      	adds	r7, #20
 8000c94:	46bd      	mov	sp, r7
 8000c96:	e8bd 8390 	ldmia.w	sp!, {r4, r7, r8, r9, pc}
 8000c9a:	bf00      	nop
 8000c9c:	20000094 	.word	0x20000094
 8000ca0:	cccccccd 	.word	0xcccccccd

08000ca4 <getKeyInput>:

	ButtonFlagBuffer[index] = 0;
}

void getKeyInput()
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b084      	sub	sp, #16
 8000ca8:	af00      	add	r7, sp, #0
	for(int i = 0 ; i < MAX_BUTTON ; i++)
 8000caa:	2300      	movs	r3, #0
 8000cac:	60fb      	str	r3, [r7, #12]
 8000cae:	e014      	b.n	8000cda <getKeyInput+0x36>
	{
		KeyReg2Buffer [i] = KeyReg1Buffer [i];
 8000cb0:	4a51      	ldr	r2, [pc, #324]	; (8000df8 <getKeyInput+0x154>)
 8000cb2:	68fb      	ldr	r3, [r7, #12]
 8000cb4:	4413      	add	r3, r2
 8000cb6:	7819      	ldrb	r1, [r3, #0]
 8000cb8:	4a50      	ldr	r2, [pc, #320]	; (8000dfc <getKeyInput+0x158>)
 8000cba:	68fb      	ldr	r3, [r7, #12]
 8000cbc:	4413      	add	r3, r2
 8000cbe:	460a      	mov	r2, r1
 8000cc0:	701a      	strb	r2, [r3, #0]
		KeyReg1Buffer [i] = KeyReg0Buffer [i];
 8000cc2:	4a4f      	ldr	r2, [pc, #316]	; (8000e00 <getKeyInput+0x15c>)
 8000cc4:	68fb      	ldr	r3, [r7, #12]
 8000cc6:	4413      	add	r3, r2
 8000cc8:	7819      	ldrb	r1, [r3, #0]
 8000cca:	4a4b      	ldr	r2, [pc, #300]	; (8000df8 <getKeyInput+0x154>)
 8000ccc:	68fb      	ldr	r3, [r7, #12]
 8000cce:	4413      	add	r3, r2
 8000cd0:	460a      	mov	r2, r1
 8000cd2:	701a      	strb	r2, [r3, #0]
	for(int i = 0 ; i < MAX_BUTTON ; i++)
 8000cd4:	68fb      	ldr	r3, [r7, #12]
 8000cd6:	3301      	adds	r3, #1
 8000cd8:	60fb      	str	r3, [r7, #12]
 8000cda:	68fb      	ldr	r3, [r7, #12]
 8000cdc:	2b02      	cmp	r3, #2
 8000cde:	dde7      	ble.n	8000cb0 <getKeyInput+0xc>
	}

	KeyReg0Buffer[0] = HAL_GPIO_ReadPin(BUTTON_1_GPIO_Port, BUTTON_1_Pin);
 8000ce0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ce4:	4847      	ldr	r0, [pc, #284]	; (8000e04 <getKeyInput+0x160>)
 8000ce6:	f001 f827 	bl	8001d38 <HAL_GPIO_ReadPin>
 8000cea:	4603      	mov	r3, r0
 8000cec:	461a      	mov	r2, r3
 8000cee:	4b44      	ldr	r3, [pc, #272]	; (8000e00 <getKeyInput+0x15c>)
 8000cf0:	701a      	strb	r2, [r3, #0]
	KeyReg0Buffer[1] = HAL_GPIO_ReadPin(BUTTON_2_GPIO_Port, BUTTON_2_Pin);
 8000cf2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000cf6:	4843      	ldr	r0, [pc, #268]	; (8000e04 <getKeyInput+0x160>)
 8000cf8:	f001 f81e 	bl	8001d38 <HAL_GPIO_ReadPin>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	461a      	mov	r2, r3
 8000d00:	4b3f      	ldr	r3, [pc, #252]	; (8000e00 <getKeyInput+0x15c>)
 8000d02:	705a      	strb	r2, [r3, #1]
	KeyReg0Buffer[2] = HAL_GPIO_ReadPin(BUTTON_3_GPIO_Port, BUTTON_3_Pin);
 8000d04:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d08:	483e      	ldr	r0, [pc, #248]	; (8000e04 <getKeyInput+0x160>)
 8000d0a:	f001 f815 	bl	8001d38 <HAL_GPIO_ReadPin>
 8000d0e:	4603      	mov	r3, r0
 8000d10:	461a      	mov	r2, r3
 8000d12:	4b3b      	ldr	r3, [pc, #236]	; (8000e00 <getKeyInput+0x15c>)
 8000d14:	709a      	strb	r2, [r3, #2]

	for(int i = 0 ; i < MAX_BUTTON ; i++)
 8000d16:	2300      	movs	r3, #0
 8000d18:	60bb      	str	r3, [r7, #8]
 8000d1a:	e064      	b.n	8000de6 <getKeyInput+0x142>
	{
		bool temp = KeyReg3Buffer[i];
 8000d1c:	4a3a      	ldr	r2, [pc, #232]	; (8000e08 <getKeyInput+0x164>)
 8000d1e:	68bb      	ldr	r3, [r7, #8]
 8000d20:	4413      	add	r3, r2
 8000d22:	781b      	ldrb	r3, [r3, #0]
 8000d24:	71fb      	strb	r3, [r7, #7]

		if(KeyReg1Buffer[i] == KeyReg0Buffer[i] && KeyReg1Buffer [i] == KeyReg2Buffer[i]) //same each other
 8000d26:	4a34      	ldr	r2, [pc, #208]	; (8000df8 <getKeyInput+0x154>)
 8000d28:	68bb      	ldr	r3, [r7, #8]
 8000d2a:	4413      	add	r3, r2
 8000d2c:	781a      	ldrb	r2, [r3, #0]
 8000d2e:	4934      	ldr	r1, [pc, #208]	; (8000e00 <getKeyInput+0x15c>)
 8000d30:	68bb      	ldr	r3, [r7, #8]
 8000d32:	440b      	add	r3, r1
 8000d34:	781b      	ldrb	r3, [r3, #0]
 8000d36:	429a      	cmp	r2, r3
 8000d38:	d10e      	bne.n	8000d58 <getKeyInput+0xb4>
 8000d3a:	4a2f      	ldr	r2, [pc, #188]	; (8000df8 <getKeyInput+0x154>)
 8000d3c:	68bb      	ldr	r3, [r7, #8]
 8000d3e:	4413      	add	r3, r2
 8000d40:	781a      	ldrb	r2, [r3, #0]
 8000d42:	492e      	ldr	r1, [pc, #184]	; (8000dfc <getKeyInput+0x158>)
 8000d44:	68bb      	ldr	r3, [r7, #8]
 8000d46:	440b      	add	r3, r1
 8000d48:	781b      	ldrb	r3, [r3, #0]
 8000d4a:	429a      	cmp	r2, r3
 8000d4c:	d104      	bne.n	8000d58 <getKeyInput+0xb4>
			temp = KeyReg2Buffer[i];
 8000d4e:	4a2b      	ldr	r2, [pc, #172]	; (8000dfc <getKeyInput+0x158>)
 8000d50:	68bb      	ldr	r3, [r7, #8]
 8000d52:	4413      	add	r3, r2
 8000d54:	781b      	ldrb	r3, [r3, #0]
 8000d56:	71fb      	strb	r3, [r7, #7]

		if(KeyReg3Buffer [i] != temp)
 8000d58:	4a2b      	ldr	r2, [pc, #172]	; (8000e08 <getKeyInput+0x164>)
 8000d5a:	68bb      	ldr	r3, [r7, #8]
 8000d5c:	4413      	add	r3, r2
 8000d5e:	781b      	ldrb	r3, [r3, #0]
 8000d60:	79fa      	ldrb	r2, [r7, #7]
 8000d62:	429a      	cmp	r2, r3
 8000d64:	d005      	beq.n	8000d72 <getKeyInput+0xce>
			KeyReg3Buffer[i] = temp;
 8000d66:	4a28      	ldr	r2, [pc, #160]	; (8000e08 <getKeyInput+0x164>)
 8000d68:	68bb      	ldr	r3, [r7, #8]
 8000d6a:	4413      	add	r3, r2
 8000d6c:	79fa      	ldrb	r2, [r7, #7]
 8000d6e:	701a      	strb	r2, [r3, #0]
 8000d70:	e00e      	b.n	8000d90 <getKeyInput+0xec>

		//if it is pressed and long pressed we will minus time out and update it as Long Pressed
		//if we use else command we will have a problem when NOT PRESSED state we also minus time out
		//and if it is pressed at time out <  origin Time For Long Press we will determine it as long pressed
		else if(KeyReg3Buffer[i] == (bool)PRESSED_STATE)
 8000d72:	4a25      	ldr	r2, [pc, #148]	; (8000e08 <getKeyInput+0x164>)
 8000d74:	68bb      	ldr	r3, [r7, #8]
 8000d76:	4413      	add	r3, r2
 8000d78:	781b      	ldrb	r3, [r3, #0]
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d108      	bne.n	8000d90 <getKeyInput+0xec>
			TimeOutForKeyPressBuffer[i] -= 1;
 8000d7e:	4a23      	ldr	r2, [pc, #140]	; (8000e0c <getKeyInput+0x168>)
 8000d80:	68bb      	ldr	r3, [r7, #8]
 8000d82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d86:	1e5a      	subs	r2, r3, #1
 8000d88:	4920      	ldr	r1, [pc, #128]	; (8000e0c <getKeyInput+0x168>)
 8000d8a:	68bb      	ldr	r3, [r7, #8]
 8000d8c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

		//if it is pressed but TimeOutForKeyPressBuffer larger on or equal to origin Time For Long Press we will define it as pressed one time
		if(KeyReg3Buffer[i] == (bool)PRESSED_STATE && TimeOutForKeyPressBuffer[i] >= TimeForLongPress/TICK)
 8000d90:	4a1d      	ldr	r2, [pc, #116]	; (8000e08 <getKeyInput+0x164>)
 8000d92:	68bb      	ldr	r3, [r7, #8]
 8000d94:	4413      	add	r3, r2
 8000d96:	781b      	ldrb	r3, [r3, #0]
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d10b      	bne.n	8000db4 <getKeyInput+0x110>
 8000d9c:	4a1b      	ldr	r2, [pc, #108]	; (8000e0c <getKeyInput+0x168>)
 8000d9e:	68bb      	ldr	r3, [r7, #8]
 8000da0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000da4:	2b31      	cmp	r3, #49	; 0x31
 8000da6:	dd05      	ble.n	8000db4 <getKeyInput+0x110>
		{
			ButtonFlagBuffer[i] = 1;
 8000da8:	4a19      	ldr	r2, [pc, #100]	; (8000e10 <getKeyInput+0x16c>)
 8000daa:	68bb      	ldr	r3, [r7, #8]
 8000dac:	4413      	add	r3, r2
 8000dae:	2201      	movs	r2, #1
 8000db0:	701a      	strb	r2, [r3, #0]
 8000db2:	e015      	b.n	8000de0 <getKeyInput+0x13c>
		}

		//if it is pressed and TimeOutForKeyPressBuffer equal to zero we will define it as long pressed
		else if(KeyReg3Buffer[i] == (bool)PRESSED_STATE && TimeOutForKeyPressBuffer[i] <= 0)
 8000db4:	4a14      	ldr	r2, [pc, #80]	; (8000e08 <getKeyInput+0x164>)
 8000db6:	68bb      	ldr	r3, [r7, #8]
 8000db8:	4413      	add	r3, r2
 8000dba:	781b      	ldrb	r3, [r3, #0]
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d10f      	bne.n	8000de0 <getKeyInput+0x13c>
 8000dc0:	4a12      	ldr	r2, [pc, #72]	; (8000e0c <getKeyInput+0x168>)
 8000dc2:	68bb      	ldr	r3, [r7, #8]
 8000dc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	dc09      	bgt.n	8000de0 <getKeyInput+0x13c>
		{
			ButtonFlagBuffer[i] = 1;
 8000dcc:	4a10      	ldr	r2, [pc, #64]	; (8000e10 <getKeyInput+0x16c>)
 8000dce:	68bb      	ldr	r3, [r7, #8]
 8000dd0:	4413      	add	r3, r2
 8000dd2:	2201      	movs	r2, #1
 8000dd4:	701a      	strb	r2, [r3, #0]
			TimeOutForKeyPressBuffer[i] = TimeForLongPress/TICK;
 8000dd6:	4a0d      	ldr	r2, [pc, #52]	; (8000e0c <getKeyInput+0x168>)
 8000dd8:	68bb      	ldr	r3, [r7, #8]
 8000dda:	2132      	movs	r1, #50	; 0x32
 8000ddc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i = 0 ; i < MAX_BUTTON ; i++)
 8000de0:	68bb      	ldr	r3, [r7, #8]
 8000de2:	3301      	adds	r3, #1
 8000de4:	60bb      	str	r3, [r7, #8]
 8000de6:	68bb      	ldr	r3, [r7, #8]
 8000de8:	2b02      	cmp	r3, #2
 8000dea:	dd97      	ble.n	8000d1c <getKeyInput+0x78>
//		        	}
//		        }
//		    }
//		  }
	}
}
 8000dec:	bf00      	nop
 8000dee:	bf00      	nop
 8000df0:	3710      	adds	r7, #16
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bd80      	pop	{r7, pc}
 8000df6:	bf00      	nop
 8000df8:	200000d8 	.word	0x200000d8
 8000dfc:	200000c0 	.word	0x200000c0
 8000e00:	200000d4 	.word	0x200000d4
 8000e04:	40010c00 	.word	0x40010c00
 8000e08:	200000c4 	.word	0x200000c4
 8000e0c:	200000c8 	.word	0x200000c8
 8000e10:	200000dc 	.word	0x200000dc

08000e14 <blink_led>:

int counter_blinkLed = TIME_BLINK/TICK;


void blink_led()
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	af00      	add	r7, sp, #0
	counter_blinkLed--;
 8000e18:	4b08      	ldr	r3, [pc, #32]	; (8000e3c <blink_led+0x28>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	3b01      	subs	r3, #1
 8000e1e:	4a07      	ldr	r2, [pc, #28]	; (8000e3c <blink_led+0x28>)
 8000e20:	6013      	str	r3, [r2, #0]

	if(counter_blinkLed <= 0)
 8000e22:	4b06      	ldr	r3, [pc, #24]	; (8000e3c <blink_led+0x28>)
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	dc06      	bgt.n	8000e38 <blink_led+0x24>
	{
		HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
 8000e2a:	2120      	movs	r1, #32
 8000e2c:	4804      	ldr	r0, [pc, #16]	; (8000e40 <blink_led+0x2c>)
 8000e2e:	f000 ffb2 	bl	8001d96 <HAL_GPIO_TogglePin>
//		clearOneSecondFlag();
		counter_blinkLed = TIME_BLINK/TICK;
 8000e32:	4b02      	ldr	r3, [pc, #8]	; (8000e3c <blink_led+0x28>)
 8000e34:	2264      	movs	r2, #100	; 0x64
 8000e36:	601a      	str	r2, [r3, #0]
	}
}
 8000e38:	bf00      	nop
 8000e3a:	bd80      	pop	{r7, pc}
 8000e3c:	20000000 	.word	0x20000000
 8000e40:	40010800 	.word	0x40010800

08000e44 <update7SEG>:
	return led_buffer[index];
}


void update7SEG ( int index )
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b082      	sub	sp, #8
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
	if(index >= MAX_LED)
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	2b03      	cmp	r3, #3
 8000e50:	dd01      	ble.n	8000e56 <update7SEG+0x12>
	{
		index = 0;
 8000e52:	2300      	movs	r3, #0
 8000e54:	607b      	str	r3, [r7, #4]
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	2b03      	cmp	r3, #3
 8000e5a:	d87f      	bhi.n	8000f5c <update7SEG+0x118>
 8000e5c:	a201      	add	r2, pc, #4	; (adr r2, 8000e64 <update7SEG+0x20>)
 8000e5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e62:	bf00      	nop
 8000e64:	08000e75 	.word	0x08000e75
 8000e68:	08000eaf 	.word	0x08000eaf
 8000e6c:	08000ee9 	.word	0x08000ee9
 8000e70:	08000f23 	.word	0x08000f23

	 switch ( index )
	 {
		 case 0:
		 // Display the first 7 SEG with led_buffer [0]
				HAL_GPIO_WritePin(ANOT_COMMON_1_GPIO_Port, ANOT_COMMON_1_Pin, 0);
 8000e74:	2200      	movs	r2, #0
 8000e76:	2180      	movs	r1, #128	; 0x80
 8000e78:	483b      	ldr	r0, [pc, #236]	; (8000f68 <update7SEG+0x124>)
 8000e7a:	f000 ff74 	bl	8001d66 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(ANOT_COMMON_2_GPIO_Port, ANOT_COMMON_2_Pin, 1);
 8000e7e:	2201      	movs	r2, #1
 8000e80:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e84:	4838      	ldr	r0, [pc, #224]	; (8000f68 <update7SEG+0x124>)
 8000e86:	f000 ff6e 	bl	8001d66 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(ANOT_COMMON_3_GPIO_Port, ANOT_COMMON_3_Pin, 1);
 8000e8a:	2201      	movs	r2, #1
 8000e8c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e90:	4835      	ldr	r0, [pc, #212]	; (8000f68 <update7SEG+0x124>)
 8000e92:	f000 ff68 	bl	8001d66 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(ANOT_COMMON_4_GPIO_Port, ANOT_COMMON_4_Pin, 1);
 8000e96:	2201      	movs	r2, #1
 8000e98:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e9c:	4832      	ldr	r0, [pc, #200]	; (8000f68 <update7SEG+0x124>)
 8000e9e:	f000 ff62 	bl	8001d66 <HAL_GPIO_WritePin>
				display7SEG(led_buffer [0]);
 8000ea2:	4b32      	ldr	r3, [pc, #200]	; (8000f6c <update7SEG+0x128>)
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	f000 f862 	bl	8000f70 <display7SEG>
			 break ;
 8000eac:	e057      	b.n	8000f5e <update7SEG+0x11a>
		 case 1:
		 // Display the second 7 SEG with led_buffer [1]
				HAL_GPIO_WritePin(ANOT_COMMON_1_GPIO_Port, ANOT_COMMON_1_Pin, 1);
 8000eae:	2201      	movs	r2, #1
 8000eb0:	2180      	movs	r1, #128	; 0x80
 8000eb2:	482d      	ldr	r0, [pc, #180]	; (8000f68 <update7SEG+0x124>)
 8000eb4:	f000 ff57 	bl	8001d66 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(ANOT_COMMON_2_GPIO_Port, ANOT_COMMON_2_Pin, 0);
 8000eb8:	2200      	movs	r2, #0
 8000eba:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ebe:	482a      	ldr	r0, [pc, #168]	; (8000f68 <update7SEG+0x124>)
 8000ec0:	f000 ff51 	bl	8001d66 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(ANOT_COMMON_3_GPIO_Port, ANOT_COMMON_3_Pin, 1);
 8000ec4:	2201      	movs	r2, #1
 8000ec6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000eca:	4827      	ldr	r0, [pc, #156]	; (8000f68 <update7SEG+0x124>)
 8000ecc:	f000 ff4b 	bl	8001d66 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(ANOT_COMMON_4_GPIO_Port, ANOT_COMMON_4_Pin, 1);
 8000ed0:	2201      	movs	r2, #1
 8000ed2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ed6:	4824      	ldr	r0, [pc, #144]	; (8000f68 <update7SEG+0x124>)
 8000ed8:	f000 ff45 	bl	8001d66 <HAL_GPIO_WritePin>
				display7SEG(led_buffer [1]);
 8000edc:	4b23      	ldr	r3, [pc, #140]	; (8000f6c <update7SEG+0x128>)
 8000ede:	685b      	ldr	r3, [r3, #4]
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	f000 f845 	bl	8000f70 <display7SEG>
			 break ;
 8000ee6:	e03a      	b.n	8000f5e <update7SEG+0x11a>
		 case 2:
		 // Display the third 7 SEG with led_buffer [2]
				HAL_GPIO_WritePin(ANOT_COMMON_1_GPIO_Port, ANOT_COMMON_1_Pin, 1);
 8000ee8:	2201      	movs	r2, #1
 8000eea:	2180      	movs	r1, #128	; 0x80
 8000eec:	481e      	ldr	r0, [pc, #120]	; (8000f68 <update7SEG+0x124>)
 8000eee:	f000 ff3a 	bl	8001d66 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(ANOT_COMMON_2_GPIO_Port, ANOT_COMMON_2_Pin, 1);
 8000ef2:	2201      	movs	r2, #1
 8000ef4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ef8:	481b      	ldr	r0, [pc, #108]	; (8000f68 <update7SEG+0x124>)
 8000efa:	f000 ff34 	bl	8001d66 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(ANOT_COMMON_3_GPIO_Port, ANOT_COMMON_3_Pin, 0);
 8000efe:	2200      	movs	r2, #0
 8000f00:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f04:	4818      	ldr	r0, [pc, #96]	; (8000f68 <update7SEG+0x124>)
 8000f06:	f000 ff2e 	bl	8001d66 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(ANOT_COMMON_4_GPIO_Port, ANOT_COMMON_4_Pin, 1);
 8000f0a:	2201      	movs	r2, #1
 8000f0c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f10:	4815      	ldr	r0, [pc, #84]	; (8000f68 <update7SEG+0x124>)
 8000f12:	f000 ff28 	bl	8001d66 <HAL_GPIO_WritePin>
				display7SEG(led_buffer [2]);
 8000f16:	4b15      	ldr	r3, [pc, #84]	; (8000f6c <update7SEG+0x128>)
 8000f18:	689b      	ldr	r3, [r3, #8]
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	f000 f828 	bl	8000f70 <display7SEG>
			 break ;
 8000f20:	e01d      	b.n	8000f5e <update7SEG+0x11a>
		 case 3:
		 // Display the forth 7 SEG with led_buffer [3]
				HAL_GPIO_WritePin(ANOT_COMMON_1_GPIO_Port, ANOT_COMMON_1_Pin, 1);
 8000f22:	2201      	movs	r2, #1
 8000f24:	2180      	movs	r1, #128	; 0x80
 8000f26:	4810      	ldr	r0, [pc, #64]	; (8000f68 <update7SEG+0x124>)
 8000f28:	f000 ff1d 	bl	8001d66 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(ANOT_COMMON_2_GPIO_Port, ANOT_COMMON_2_Pin, 1);
 8000f2c:	2201      	movs	r2, #1
 8000f2e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f32:	480d      	ldr	r0, [pc, #52]	; (8000f68 <update7SEG+0x124>)
 8000f34:	f000 ff17 	bl	8001d66 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(ANOT_COMMON_3_GPIO_Port, ANOT_COMMON_3_Pin, 1);
 8000f38:	2201      	movs	r2, #1
 8000f3a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f3e:	480a      	ldr	r0, [pc, #40]	; (8000f68 <update7SEG+0x124>)
 8000f40:	f000 ff11 	bl	8001d66 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(ANOT_COMMON_4_GPIO_Port, ANOT_COMMON_4_Pin, 0);
 8000f44:	2200      	movs	r2, #0
 8000f46:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f4a:	4807      	ldr	r0, [pc, #28]	; (8000f68 <update7SEG+0x124>)
 8000f4c:	f000 ff0b 	bl	8001d66 <HAL_GPIO_WritePin>
				display7SEG(led_buffer [3]);
 8000f50:	4b06      	ldr	r3, [pc, #24]	; (8000f6c <update7SEG+0x128>)
 8000f52:	68db      	ldr	r3, [r3, #12]
 8000f54:	4618      	mov	r0, r3
 8000f56:	f000 f80b 	bl	8000f70 <display7SEG>
			 break ;
 8000f5a:	e000      	b.n	8000f5e <update7SEG+0x11a>
		 default :
			 break ;
 8000f5c:	bf00      	nop
	 }
}
 8000f5e:	bf00      	nop
 8000f60:	3708      	adds	r7, #8
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	40010c00 	.word	0x40010c00
 8000f6c:	2000009c 	.word	0x2000009c

08000f70 <display7SEG>:


void display7SEG ( int counter)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b082      	sub	sp, #8
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	2b08      	cmp	r3, #8
 8000f7c:	f200 815a 	bhi.w	8001234 <display7SEG+0x2c4>
 8000f80:	a201      	add	r2, pc, #4	; (adr r2, 8000f88 <display7SEG+0x18>)
 8000f82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f86:	bf00      	nop
 8000f88:	08000fad 	.word	0x08000fad
 8000f8c:	08000ff5 	.word	0x08000ff5
 8000f90:	0800103d 	.word	0x0800103d
 8000f94:	08001085 	.word	0x08001085
 8000f98:	080010cd 	.word	0x080010cd
 8000f9c:	08001115 	.word	0x08001115
 8000fa0:	0800115d 	.word	0x0800115d
 8000fa4:	080011a5 	.word	0x080011a5
 8000fa8:	080011ed 	.word	0x080011ed
	switch(counter)
	{
		case 0:
		HAL_GPIO_WritePin(A_7_SEG_GPIO_Port, A_7_SEG_Pin, GPIO_PIN_RESET);
 8000fac:	2200      	movs	r2, #0
 8000fae:	2101      	movs	r1, #1
 8000fb0:	48b4      	ldr	r0, [pc, #720]	; (8001284 <display7SEG+0x314>)
 8000fb2:	f000 fed8 	bl	8001d66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B_7_SEG_GPIO_Port, B_7_SEG_Pin, GPIO_PIN_RESET);
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	2102      	movs	r1, #2
 8000fba:	48b2      	ldr	r0, [pc, #712]	; (8001284 <display7SEG+0x314>)
 8000fbc:	f000 fed3 	bl	8001d66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C_7_SEG_GPIO_Port, C_7_SEG_Pin, GPIO_PIN_RESET);
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	2104      	movs	r1, #4
 8000fc4:	48af      	ldr	r0, [pc, #700]	; (8001284 <display7SEG+0x314>)
 8000fc6:	f000 fece 	bl	8001d66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D_7_SEG_GPIO_Port, D_7_SEG_Pin, GPIO_PIN_RESET);
 8000fca:	2200      	movs	r2, #0
 8000fcc:	2108      	movs	r1, #8
 8000fce:	48ad      	ldr	r0, [pc, #692]	; (8001284 <display7SEG+0x314>)
 8000fd0:	f000 fec9 	bl	8001d66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(E_7_SEG_GPIO_Port, E_7_SEG_Pin, GPIO_PIN_RESET);
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	2110      	movs	r1, #16
 8000fd8:	48aa      	ldr	r0, [pc, #680]	; (8001284 <display7SEG+0x314>)
 8000fda:	f000 fec4 	bl	8001d66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(F_7_SEG_GPIO_Port, F_7_SEG_Pin, GPIO_PIN_RESET);
 8000fde:	2200      	movs	r2, #0
 8000fe0:	2120      	movs	r1, #32
 8000fe2:	48a8      	ldr	r0, [pc, #672]	; (8001284 <display7SEG+0x314>)
 8000fe4:	f000 febf 	bl	8001d66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(G_7_SEG_GPIO_Port, G_7_SEG_Pin, GPIO_PIN_SET);
 8000fe8:	2201      	movs	r2, #1
 8000fea:	2140      	movs	r1, #64	; 0x40
 8000fec:	48a5      	ldr	r0, [pc, #660]	; (8001284 <display7SEG+0x314>)
 8000fee:	f000 feba 	bl	8001d66 <HAL_GPIO_WritePin>
			break;
 8000ff2:	e143      	b.n	800127c <display7SEG+0x30c>
		case 1:
		HAL_GPIO_WritePin(A_7_SEG_GPIO_Port, A_7_SEG_Pin, GPIO_PIN_SET);
 8000ff4:	2201      	movs	r2, #1
 8000ff6:	2101      	movs	r1, #1
 8000ff8:	48a2      	ldr	r0, [pc, #648]	; (8001284 <display7SEG+0x314>)
 8000ffa:	f000 feb4 	bl	8001d66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B_7_SEG_GPIO_Port, B_7_SEG_Pin, GPIO_PIN_RESET);
 8000ffe:	2200      	movs	r2, #0
 8001000:	2102      	movs	r1, #2
 8001002:	48a0      	ldr	r0, [pc, #640]	; (8001284 <display7SEG+0x314>)
 8001004:	f000 feaf 	bl	8001d66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C_7_SEG_GPIO_Port, C_7_SEG_Pin, GPIO_PIN_RESET);
 8001008:	2200      	movs	r2, #0
 800100a:	2104      	movs	r1, #4
 800100c:	489d      	ldr	r0, [pc, #628]	; (8001284 <display7SEG+0x314>)
 800100e:	f000 feaa 	bl	8001d66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D_7_SEG_GPIO_Port, D_7_SEG_Pin, GPIO_PIN_SET);
 8001012:	2201      	movs	r2, #1
 8001014:	2108      	movs	r1, #8
 8001016:	489b      	ldr	r0, [pc, #620]	; (8001284 <display7SEG+0x314>)
 8001018:	f000 fea5 	bl	8001d66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(E_7_SEG_GPIO_Port, E_7_SEG_Pin, GPIO_PIN_SET);
 800101c:	2201      	movs	r2, #1
 800101e:	2110      	movs	r1, #16
 8001020:	4898      	ldr	r0, [pc, #608]	; (8001284 <display7SEG+0x314>)
 8001022:	f000 fea0 	bl	8001d66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(F_7_SEG_GPIO_Port, F_7_SEG_Pin, GPIO_PIN_SET);
 8001026:	2201      	movs	r2, #1
 8001028:	2120      	movs	r1, #32
 800102a:	4896      	ldr	r0, [pc, #600]	; (8001284 <display7SEG+0x314>)
 800102c:	f000 fe9b 	bl	8001d66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(G_7_SEG_GPIO_Port, G_7_SEG_Pin, GPIO_PIN_SET);
 8001030:	2201      	movs	r2, #1
 8001032:	2140      	movs	r1, #64	; 0x40
 8001034:	4893      	ldr	r0, [pc, #588]	; (8001284 <display7SEG+0x314>)
 8001036:	f000 fe96 	bl	8001d66 <HAL_GPIO_WritePin>
			break;
 800103a:	e11f      	b.n	800127c <display7SEG+0x30c>
		case 2:
		HAL_GPIO_WritePin(A_7_SEG_GPIO_Port, A_7_SEG_Pin, GPIO_PIN_RESET);
 800103c:	2200      	movs	r2, #0
 800103e:	2101      	movs	r1, #1
 8001040:	4890      	ldr	r0, [pc, #576]	; (8001284 <display7SEG+0x314>)
 8001042:	f000 fe90 	bl	8001d66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B_7_SEG_GPIO_Port, B_7_SEG_Pin, GPIO_PIN_RESET);
 8001046:	2200      	movs	r2, #0
 8001048:	2102      	movs	r1, #2
 800104a:	488e      	ldr	r0, [pc, #568]	; (8001284 <display7SEG+0x314>)
 800104c:	f000 fe8b 	bl	8001d66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C_7_SEG_GPIO_Port, C_7_SEG_Pin, GPIO_PIN_SET);
 8001050:	2201      	movs	r2, #1
 8001052:	2104      	movs	r1, #4
 8001054:	488b      	ldr	r0, [pc, #556]	; (8001284 <display7SEG+0x314>)
 8001056:	f000 fe86 	bl	8001d66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D_7_SEG_GPIO_Port, D_7_SEG_Pin, GPIO_PIN_RESET);
 800105a:	2200      	movs	r2, #0
 800105c:	2108      	movs	r1, #8
 800105e:	4889      	ldr	r0, [pc, #548]	; (8001284 <display7SEG+0x314>)
 8001060:	f000 fe81 	bl	8001d66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(E_7_SEG_GPIO_Port, E_7_SEG_Pin, GPIO_PIN_RESET);
 8001064:	2200      	movs	r2, #0
 8001066:	2110      	movs	r1, #16
 8001068:	4886      	ldr	r0, [pc, #536]	; (8001284 <display7SEG+0x314>)
 800106a:	f000 fe7c 	bl	8001d66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(F_7_SEG_GPIO_Port, F_7_SEG_Pin, GPIO_PIN_SET);
 800106e:	2201      	movs	r2, #1
 8001070:	2120      	movs	r1, #32
 8001072:	4884      	ldr	r0, [pc, #528]	; (8001284 <display7SEG+0x314>)
 8001074:	f000 fe77 	bl	8001d66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(G_7_SEG_GPIO_Port, G_7_SEG_Pin, GPIO_PIN_RESET);
 8001078:	2200      	movs	r2, #0
 800107a:	2140      	movs	r1, #64	; 0x40
 800107c:	4881      	ldr	r0, [pc, #516]	; (8001284 <display7SEG+0x314>)
 800107e:	f000 fe72 	bl	8001d66 <HAL_GPIO_WritePin>
			break;
 8001082:	e0fb      	b.n	800127c <display7SEG+0x30c>
		case 3:
		HAL_GPIO_WritePin(A_7_SEG_GPIO_Port, A_7_SEG_Pin, GPIO_PIN_RESET);
 8001084:	2200      	movs	r2, #0
 8001086:	2101      	movs	r1, #1
 8001088:	487e      	ldr	r0, [pc, #504]	; (8001284 <display7SEG+0x314>)
 800108a:	f000 fe6c 	bl	8001d66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B_7_SEG_GPIO_Port, B_7_SEG_Pin, GPIO_PIN_RESET);
 800108e:	2200      	movs	r2, #0
 8001090:	2102      	movs	r1, #2
 8001092:	487c      	ldr	r0, [pc, #496]	; (8001284 <display7SEG+0x314>)
 8001094:	f000 fe67 	bl	8001d66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C_7_SEG_GPIO_Port, C_7_SEG_Pin, GPIO_PIN_RESET);
 8001098:	2200      	movs	r2, #0
 800109a:	2104      	movs	r1, #4
 800109c:	4879      	ldr	r0, [pc, #484]	; (8001284 <display7SEG+0x314>)
 800109e:	f000 fe62 	bl	8001d66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D_7_SEG_GPIO_Port, D_7_SEG_Pin, GPIO_PIN_RESET);
 80010a2:	2200      	movs	r2, #0
 80010a4:	2108      	movs	r1, #8
 80010a6:	4877      	ldr	r0, [pc, #476]	; (8001284 <display7SEG+0x314>)
 80010a8:	f000 fe5d 	bl	8001d66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(E_7_SEG_GPIO_Port, E_7_SEG_Pin, GPIO_PIN_SET);
 80010ac:	2201      	movs	r2, #1
 80010ae:	2110      	movs	r1, #16
 80010b0:	4874      	ldr	r0, [pc, #464]	; (8001284 <display7SEG+0x314>)
 80010b2:	f000 fe58 	bl	8001d66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(F_7_SEG_GPIO_Port, F_7_SEG_Pin, GPIO_PIN_SET);
 80010b6:	2201      	movs	r2, #1
 80010b8:	2120      	movs	r1, #32
 80010ba:	4872      	ldr	r0, [pc, #456]	; (8001284 <display7SEG+0x314>)
 80010bc:	f000 fe53 	bl	8001d66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(G_7_SEG_GPIO_Port, G_7_SEG_Pin, GPIO_PIN_RESET);
 80010c0:	2200      	movs	r2, #0
 80010c2:	2140      	movs	r1, #64	; 0x40
 80010c4:	486f      	ldr	r0, [pc, #444]	; (8001284 <display7SEG+0x314>)
 80010c6:	f000 fe4e 	bl	8001d66 <HAL_GPIO_WritePin>
			break;
 80010ca:	e0d7      	b.n	800127c <display7SEG+0x30c>
		case 4:
		HAL_GPIO_WritePin(A_7_SEG_GPIO_Port, A_7_SEG_Pin, GPIO_PIN_SET);
 80010cc:	2201      	movs	r2, #1
 80010ce:	2101      	movs	r1, #1
 80010d0:	486c      	ldr	r0, [pc, #432]	; (8001284 <display7SEG+0x314>)
 80010d2:	f000 fe48 	bl	8001d66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B_7_SEG_GPIO_Port, B_7_SEG_Pin, GPIO_PIN_RESET);
 80010d6:	2200      	movs	r2, #0
 80010d8:	2102      	movs	r1, #2
 80010da:	486a      	ldr	r0, [pc, #424]	; (8001284 <display7SEG+0x314>)
 80010dc:	f000 fe43 	bl	8001d66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C_7_SEG_GPIO_Port, C_7_SEG_Pin, GPIO_PIN_RESET);
 80010e0:	2200      	movs	r2, #0
 80010e2:	2104      	movs	r1, #4
 80010e4:	4867      	ldr	r0, [pc, #412]	; (8001284 <display7SEG+0x314>)
 80010e6:	f000 fe3e 	bl	8001d66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D_7_SEG_GPIO_Port, D_7_SEG_Pin, GPIO_PIN_SET);
 80010ea:	2201      	movs	r2, #1
 80010ec:	2108      	movs	r1, #8
 80010ee:	4865      	ldr	r0, [pc, #404]	; (8001284 <display7SEG+0x314>)
 80010f0:	f000 fe39 	bl	8001d66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(E_7_SEG_GPIO_Port, E_7_SEG_Pin, GPIO_PIN_SET);
 80010f4:	2201      	movs	r2, #1
 80010f6:	2110      	movs	r1, #16
 80010f8:	4862      	ldr	r0, [pc, #392]	; (8001284 <display7SEG+0x314>)
 80010fa:	f000 fe34 	bl	8001d66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(F_7_SEG_GPIO_Port, F_7_SEG_Pin, GPIO_PIN_RESET);
 80010fe:	2200      	movs	r2, #0
 8001100:	2120      	movs	r1, #32
 8001102:	4860      	ldr	r0, [pc, #384]	; (8001284 <display7SEG+0x314>)
 8001104:	f000 fe2f 	bl	8001d66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(G_7_SEG_GPIO_Port, G_7_SEG_Pin, GPIO_PIN_RESET);
 8001108:	2200      	movs	r2, #0
 800110a:	2140      	movs	r1, #64	; 0x40
 800110c:	485d      	ldr	r0, [pc, #372]	; (8001284 <display7SEG+0x314>)
 800110e:	f000 fe2a 	bl	8001d66 <HAL_GPIO_WritePin>
			break;
 8001112:	e0b3      	b.n	800127c <display7SEG+0x30c>
		case 5:
		HAL_GPIO_WritePin(A_7_SEG_GPIO_Port, A_7_SEG_Pin, GPIO_PIN_RESET);
 8001114:	2200      	movs	r2, #0
 8001116:	2101      	movs	r1, #1
 8001118:	485a      	ldr	r0, [pc, #360]	; (8001284 <display7SEG+0x314>)
 800111a:	f000 fe24 	bl	8001d66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B_7_SEG_GPIO_Port, B_7_SEG_Pin, GPIO_PIN_SET);
 800111e:	2201      	movs	r2, #1
 8001120:	2102      	movs	r1, #2
 8001122:	4858      	ldr	r0, [pc, #352]	; (8001284 <display7SEG+0x314>)
 8001124:	f000 fe1f 	bl	8001d66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C_7_SEG_GPIO_Port, C_7_SEG_Pin, GPIO_PIN_RESET);
 8001128:	2200      	movs	r2, #0
 800112a:	2104      	movs	r1, #4
 800112c:	4855      	ldr	r0, [pc, #340]	; (8001284 <display7SEG+0x314>)
 800112e:	f000 fe1a 	bl	8001d66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D_7_SEG_GPIO_Port, D_7_SEG_Pin, GPIO_PIN_RESET);
 8001132:	2200      	movs	r2, #0
 8001134:	2108      	movs	r1, #8
 8001136:	4853      	ldr	r0, [pc, #332]	; (8001284 <display7SEG+0x314>)
 8001138:	f000 fe15 	bl	8001d66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(E_7_SEG_GPIO_Port, E_7_SEG_Pin, GPIO_PIN_SET);
 800113c:	2201      	movs	r2, #1
 800113e:	2110      	movs	r1, #16
 8001140:	4850      	ldr	r0, [pc, #320]	; (8001284 <display7SEG+0x314>)
 8001142:	f000 fe10 	bl	8001d66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(F_7_SEG_GPIO_Port, F_7_SEG_Pin, GPIO_PIN_RESET);
 8001146:	2200      	movs	r2, #0
 8001148:	2120      	movs	r1, #32
 800114a:	484e      	ldr	r0, [pc, #312]	; (8001284 <display7SEG+0x314>)
 800114c:	f000 fe0b 	bl	8001d66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(G_7_SEG_GPIO_Port, G_7_SEG_Pin, GPIO_PIN_RESET);
 8001150:	2200      	movs	r2, #0
 8001152:	2140      	movs	r1, #64	; 0x40
 8001154:	484b      	ldr	r0, [pc, #300]	; (8001284 <display7SEG+0x314>)
 8001156:	f000 fe06 	bl	8001d66 <HAL_GPIO_WritePin>
			break;
 800115a:	e08f      	b.n	800127c <display7SEG+0x30c>
		case 6:
		HAL_GPIO_WritePin(A_7_SEG_GPIO_Port, A_7_SEG_Pin, GPIO_PIN_RESET);
 800115c:	2200      	movs	r2, #0
 800115e:	2101      	movs	r1, #1
 8001160:	4848      	ldr	r0, [pc, #288]	; (8001284 <display7SEG+0x314>)
 8001162:	f000 fe00 	bl	8001d66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B_7_SEG_GPIO_Port, B_7_SEG_Pin, GPIO_PIN_SET);
 8001166:	2201      	movs	r2, #1
 8001168:	2102      	movs	r1, #2
 800116a:	4846      	ldr	r0, [pc, #280]	; (8001284 <display7SEG+0x314>)
 800116c:	f000 fdfb 	bl	8001d66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C_7_SEG_GPIO_Port, C_7_SEG_Pin, GPIO_PIN_RESET);
 8001170:	2200      	movs	r2, #0
 8001172:	2104      	movs	r1, #4
 8001174:	4843      	ldr	r0, [pc, #268]	; (8001284 <display7SEG+0x314>)
 8001176:	f000 fdf6 	bl	8001d66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D_7_SEG_GPIO_Port, D_7_SEG_Pin, GPIO_PIN_RESET);
 800117a:	2200      	movs	r2, #0
 800117c:	2108      	movs	r1, #8
 800117e:	4841      	ldr	r0, [pc, #260]	; (8001284 <display7SEG+0x314>)
 8001180:	f000 fdf1 	bl	8001d66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(E_7_SEG_GPIO_Port, E_7_SEG_Pin, GPIO_PIN_RESET);
 8001184:	2200      	movs	r2, #0
 8001186:	2110      	movs	r1, #16
 8001188:	483e      	ldr	r0, [pc, #248]	; (8001284 <display7SEG+0x314>)
 800118a:	f000 fdec 	bl	8001d66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(F_7_SEG_GPIO_Port, F_7_SEG_Pin, GPIO_PIN_RESET);
 800118e:	2200      	movs	r2, #0
 8001190:	2120      	movs	r1, #32
 8001192:	483c      	ldr	r0, [pc, #240]	; (8001284 <display7SEG+0x314>)
 8001194:	f000 fde7 	bl	8001d66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(G_7_SEG_GPIO_Port, G_7_SEG_Pin, GPIO_PIN_RESET);
 8001198:	2200      	movs	r2, #0
 800119a:	2140      	movs	r1, #64	; 0x40
 800119c:	4839      	ldr	r0, [pc, #228]	; (8001284 <display7SEG+0x314>)
 800119e:	f000 fde2 	bl	8001d66 <HAL_GPIO_WritePin>
			break;
 80011a2:	e06b      	b.n	800127c <display7SEG+0x30c>
		case 7:
		HAL_GPIO_WritePin(A_7_SEG_GPIO_Port, A_7_SEG_Pin, GPIO_PIN_RESET);
 80011a4:	2200      	movs	r2, #0
 80011a6:	2101      	movs	r1, #1
 80011a8:	4836      	ldr	r0, [pc, #216]	; (8001284 <display7SEG+0x314>)
 80011aa:	f000 fddc 	bl	8001d66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B_7_SEG_GPIO_Port, B_7_SEG_Pin, GPIO_PIN_RESET);
 80011ae:	2200      	movs	r2, #0
 80011b0:	2102      	movs	r1, #2
 80011b2:	4834      	ldr	r0, [pc, #208]	; (8001284 <display7SEG+0x314>)
 80011b4:	f000 fdd7 	bl	8001d66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C_7_SEG_GPIO_Port, C_7_SEG_Pin, GPIO_PIN_RESET);
 80011b8:	2200      	movs	r2, #0
 80011ba:	2104      	movs	r1, #4
 80011bc:	4831      	ldr	r0, [pc, #196]	; (8001284 <display7SEG+0x314>)
 80011be:	f000 fdd2 	bl	8001d66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D_7_SEG_GPIO_Port, D_7_SEG_Pin, GPIO_PIN_SET);
 80011c2:	2201      	movs	r2, #1
 80011c4:	2108      	movs	r1, #8
 80011c6:	482f      	ldr	r0, [pc, #188]	; (8001284 <display7SEG+0x314>)
 80011c8:	f000 fdcd 	bl	8001d66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(E_7_SEG_GPIO_Port, E_7_SEG_Pin, GPIO_PIN_SET);
 80011cc:	2201      	movs	r2, #1
 80011ce:	2110      	movs	r1, #16
 80011d0:	482c      	ldr	r0, [pc, #176]	; (8001284 <display7SEG+0x314>)
 80011d2:	f000 fdc8 	bl	8001d66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(F_7_SEG_GPIO_Port, F_7_SEG_Pin, GPIO_PIN_SET);
 80011d6:	2201      	movs	r2, #1
 80011d8:	2120      	movs	r1, #32
 80011da:	482a      	ldr	r0, [pc, #168]	; (8001284 <display7SEG+0x314>)
 80011dc:	f000 fdc3 	bl	8001d66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(G_7_SEG_GPIO_Port, G_7_SEG_Pin, GPIO_PIN_SET);
 80011e0:	2201      	movs	r2, #1
 80011e2:	2140      	movs	r1, #64	; 0x40
 80011e4:	4827      	ldr	r0, [pc, #156]	; (8001284 <display7SEG+0x314>)
 80011e6:	f000 fdbe 	bl	8001d66 <HAL_GPIO_WritePin>
			break;
 80011ea:	e047      	b.n	800127c <display7SEG+0x30c>
		case 8:
		HAL_GPIO_WritePin(A_7_SEG_GPIO_Port, A_7_SEG_Pin, GPIO_PIN_RESET);
 80011ec:	2200      	movs	r2, #0
 80011ee:	2101      	movs	r1, #1
 80011f0:	4824      	ldr	r0, [pc, #144]	; (8001284 <display7SEG+0x314>)
 80011f2:	f000 fdb8 	bl	8001d66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B_7_SEG_GPIO_Port, B_7_SEG_Pin, GPIO_PIN_RESET);
 80011f6:	2200      	movs	r2, #0
 80011f8:	2102      	movs	r1, #2
 80011fa:	4822      	ldr	r0, [pc, #136]	; (8001284 <display7SEG+0x314>)
 80011fc:	f000 fdb3 	bl	8001d66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C_7_SEG_GPIO_Port, C_7_SEG_Pin, GPIO_PIN_RESET);
 8001200:	2200      	movs	r2, #0
 8001202:	2104      	movs	r1, #4
 8001204:	481f      	ldr	r0, [pc, #124]	; (8001284 <display7SEG+0x314>)
 8001206:	f000 fdae 	bl	8001d66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D_7_SEG_GPIO_Port, D_7_SEG_Pin, GPIO_PIN_RESET);
 800120a:	2200      	movs	r2, #0
 800120c:	2108      	movs	r1, #8
 800120e:	481d      	ldr	r0, [pc, #116]	; (8001284 <display7SEG+0x314>)
 8001210:	f000 fda9 	bl	8001d66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(E_7_SEG_GPIO_Port, E_7_SEG_Pin, GPIO_PIN_RESET);
 8001214:	2200      	movs	r2, #0
 8001216:	2110      	movs	r1, #16
 8001218:	481a      	ldr	r0, [pc, #104]	; (8001284 <display7SEG+0x314>)
 800121a:	f000 fda4 	bl	8001d66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(F_7_SEG_GPIO_Port, F_7_SEG_Pin, GPIO_PIN_RESET);
 800121e:	2200      	movs	r2, #0
 8001220:	2120      	movs	r1, #32
 8001222:	4818      	ldr	r0, [pc, #96]	; (8001284 <display7SEG+0x314>)
 8001224:	f000 fd9f 	bl	8001d66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(G_7_SEG_GPIO_Port, G_7_SEG_Pin, GPIO_PIN_RESET);
 8001228:	2200      	movs	r2, #0
 800122a:	2140      	movs	r1, #64	; 0x40
 800122c:	4815      	ldr	r0, [pc, #84]	; (8001284 <display7SEG+0x314>)
 800122e:	f000 fd9a 	bl	8001d66 <HAL_GPIO_WritePin>
			break;
 8001232:	e023      	b.n	800127c <display7SEG+0x30c>
		default:
		HAL_GPIO_WritePin(A_7_SEG_GPIO_Port, A_7_SEG_Pin, GPIO_PIN_RESET);
 8001234:	2200      	movs	r2, #0
 8001236:	2101      	movs	r1, #1
 8001238:	4812      	ldr	r0, [pc, #72]	; (8001284 <display7SEG+0x314>)
 800123a:	f000 fd94 	bl	8001d66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B_7_SEG_GPIO_Port, B_7_SEG_Pin, GPIO_PIN_RESET);
 800123e:	2200      	movs	r2, #0
 8001240:	2102      	movs	r1, #2
 8001242:	4810      	ldr	r0, [pc, #64]	; (8001284 <display7SEG+0x314>)
 8001244:	f000 fd8f 	bl	8001d66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C_7_SEG_GPIO_Port, C_7_SEG_Pin, GPIO_PIN_RESET);
 8001248:	2200      	movs	r2, #0
 800124a:	2104      	movs	r1, #4
 800124c:	480d      	ldr	r0, [pc, #52]	; (8001284 <display7SEG+0x314>)
 800124e:	f000 fd8a 	bl	8001d66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D_7_SEG_GPIO_Port, D_7_SEG_Pin, GPIO_PIN_RESET);
 8001252:	2200      	movs	r2, #0
 8001254:	2108      	movs	r1, #8
 8001256:	480b      	ldr	r0, [pc, #44]	; (8001284 <display7SEG+0x314>)
 8001258:	f000 fd85 	bl	8001d66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(E_7_SEG_GPIO_Port, E_7_SEG_Pin, GPIO_PIN_SET);
 800125c:	2201      	movs	r2, #1
 800125e:	2110      	movs	r1, #16
 8001260:	4808      	ldr	r0, [pc, #32]	; (8001284 <display7SEG+0x314>)
 8001262:	f000 fd80 	bl	8001d66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(F_7_SEG_GPIO_Port, F_7_SEG_Pin, GPIO_PIN_RESET);
 8001266:	2200      	movs	r2, #0
 8001268:	2120      	movs	r1, #32
 800126a:	4806      	ldr	r0, [pc, #24]	; (8001284 <display7SEG+0x314>)
 800126c:	f000 fd7b 	bl	8001d66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(G_7_SEG_GPIO_Port, G_7_SEG_Pin, GPIO_PIN_RESET);
 8001270:	2200      	movs	r2, #0
 8001272:	2140      	movs	r1, #64	; 0x40
 8001274:	4803      	ldr	r0, [pc, #12]	; (8001284 <display7SEG+0x314>)
 8001276:	f000 fd76 	bl	8001d66 <HAL_GPIO_WritePin>
			break;
 800127a:	bf00      	nop
	}
}
 800127c:	bf00      	nop
 800127e:	3708      	adds	r7, #8
 8001280:	46bd      	mov	sp, r7
 8001282:	bd80      	pop	{r7, pc}
 8001284:	40010c00 	.word	0x40010c00

08001288 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b084      	sub	sp, #16
 800128c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800128e:	f000 fa69 	bl	8001764 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001292:	f000 f83d 	bl	8001310 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001296:	f000 f8c3 	bl	8001420 <MX_GPIO_Init>
  MX_TIM2_Init();
 800129a:	f000 f875 	bl	8001388 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(& htim2);
 800129e:	4817      	ldr	r0, [pc, #92]	; (80012fc <main+0x74>)
 80012a0:	f001 f9be 	bl	8002620 <HAL_TIM_Base_Start_IT>
  SCH_Init();
 80012a4:	f7ff f9a4 	bl	80005f0 <SCH_Init>
  SCH_Add_Task(&blink_led, 0, 10);
 80012a8:	230a      	movs	r3, #10
 80012aa:	9300      	str	r3, [sp, #0]
 80012ac:	f04f 0200 	mov.w	r2, #0
 80012b0:	f04f 0300 	mov.w	r3, #0
 80012b4:	4812      	ldr	r0, [pc, #72]	; (8001300 <main+0x78>)
 80012b6:	f7ff fc71 	bl	8000b9c <SCH_Add_Task>
  uint32_t temp = SCH_Add_Task(&ScanLed7Seg, 0, 10);
 80012ba:	230a      	movs	r3, #10
 80012bc:	9300      	str	r3, [sp, #0]
 80012be:	f04f 0200 	mov.w	r2, #0
 80012c2:	f04f 0300 	mov.w	r3, #0
 80012c6:	480f      	ldr	r0, [pc, #60]	; (8001304 <main+0x7c>)
 80012c8:	f7ff fc68 	bl	8000b9c <SCH_Add_Task>
 80012cc:	6078      	str	r0, [r7, #4]
  uint32_t temp2 = SCH_Add_Task(&timerRun, 0, 10);
 80012ce:	230a      	movs	r3, #10
 80012d0:	9300      	str	r3, [sp, #0]
 80012d2:	f04f 0200 	mov.w	r2, #0
 80012d6:	f04f 0300 	mov.w	r3, #0
 80012da:	480b      	ldr	r0, [pc, #44]	; (8001308 <main+0x80>)
 80012dc:	f7ff fc5e 	bl	8000b9c <SCH_Add_Task>
 80012e0:	6038      	str	r0, [r7, #0]
  SCH_Add_Task(&getKeyInput, 0, 10);
 80012e2:	230a      	movs	r3, #10
 80012e4:	9300      	str	r3, [sp, #0]
 80012e6:	f04f 0200 	mov.w	r2, #0
 80012ea:	f04f 0300 	mov.w	r3, #0
 80012ee:	4807      	ldr	r0, [pc, #28]	; (800130c <main+0x84>)
 80012f0:	f7ff fc54 	bl	8000b9c <SCH_Add_Task>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
		SCH_Dispatch_Tasks();
 80012f4:	f7ff fc02 	bl	8000afc <SCH_Dispatch_Tasks>
 80012f8:	e7fc      	b.n	80012f4 <main+0x6c>
 80012fa:	bf00      	nop
 80012fc:	200000e0 	.word	0x200000e0
 8001300:	08000e15 	.word	0x08000e15
 8001304:	0800153d 	.word	0x0800153d
 8001308:	08001509 	.word	0x08001509
 800130c:	08000ca5 	.word	0x08000ca5

08001310 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b090      	sub	sp, #64	; 0x40
 8001314:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001316:	f107 0318 	add.w	r3, r7, #24
 800131a:	2228      	movs	r2, #40	; 0x28
 800131c:	2100      	movs	r1, #0
 800131e:	4618      	mov	r0, r3
 8001320:	f001 fd44 	bl	8002dac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001324:	1d3b      	adds	r3, r7, #4
 8001326:	2200      	movs	r2, #0
 8001328:	601a      	str	r2, [r3, #0]
 800132a:	605a      	str	r2, [r3, #4]
 800132c:	609a      	str	r2, [r3, #8]
 800132e:	60da      	str	r2, [r3, #12]
 8001330:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001332:	2302      	movs	r3, #2
 8001334:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001336:	2301      	movs	r3, #1
 8001338:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800133a:	2310      	movs	r3, #16
 800133c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800133e:	2300      	movs	r3, #0
 8001340:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001342:	f107 0318 	add.w	r3, r7, #24
 8001346:	4618      	mov	r0, r3
 8001348:	f000 fd3e 	bl	8001dc8 <HAL_RCC_OscConfig>
 800134c:	4603      	mov	r3, r0
 800134e:	2b00      	cmp	r3, #0
 8001350:	d001      	beq.n	8001356 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8001352:	f000 f8d3 	bl	80014fc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001356:	230f      	movs	r3, #15
 8001358:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800135a:	2300      	movs	r3, #0
 800135c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800135e:	2300      	movs	r3, #0
 8001360:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001362:	2300      	movs	r3, #0
 8001364:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001366:	2300      	movs	r3, #0
 8001368:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800136a:	1d3b      	adds	r3, r7, #4
 800136c:	2100      	movs	r1, #0
 800136e:	4618      	mov	r0, r3
 8001370:	f000 ffaa 	bl	80022c8 <HAL_RCC_ClockConfig>
 8001374:	4603      	mov	r3, r0
 8001376:	2b00      	cmp	r3, #0
 8001378:	d001      	beq.n	800137e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800137a:	f000 f8bf 	bl	80014fc <Error_Handler>
  }
}
 800137e:	bf00      	nop
 8001380:	3740      	adds	r7, #64	; 0x40
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}
	...

08001388 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b086      	sub	sp, #24
 800138c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800138e:	f107 0308 	add.w	r3, r7, #8
 8001392:	2200      	movs	r2, #0
 8001394:	601a      	str	r2, [r3, #0]
 8001396:	605a      	str	r2, [r3, #4]
 8001398:	609a      	str	r2, [r3, #8]
 800139a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800139c:	463b      	mov	r3, r7
 800139e:	2200      	movs	r2, #0
 80013a0:	601a      	str	r2, [r3, #0]
 80013a2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80013a4:	4b1d      	ldr	r3, [pc, #116]	; (800141c <MX_TIM2_Init+0x94>)
 80013a6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80013aa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 80013ac:	4b1b      	ldr	r3, [pc, #108]	; (800141c <MX_TIM2_Init+0x94>)
 80013ae:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80013b2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013b4:	4b19      	ldr	r3, [pc, #100]	; (800141c <MX_TIM2_Init+0x94>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 80013ba:	4b18      	ldr	r3, [pc, #96]	; (800141c <MX_TIM2_Init+0x94>)
 80013bc:	2209      	movs	r2, #9
 80013be:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013c0:	4b16      	ldr	r3, [pc, #88]	; (800141c <MX_TIM2_Init+0x94>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013c6:	4b15      	ldr	r3, [pc, #84]	; (800141c <MX_TIM2_Init+0x94>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80013cc:	4813      	ldr	r0, [pc, #76]	; (800141c <MX_TIM2_Init+0x94>)
 80013ce:	f001 f8d7 	bl	8002580 <HAL_TIM_Base_Init>
 80013d2:	4603      	mov	r3, r0
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d001      	beq.n	80013dc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80013d8:	f000 f890 	bl	80014fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013dc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013e0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80013e2:	f107 0308 	add.w	r3, r7, #8
 80013e6:	4619      	mov	r1, r3
 80013e8:	480c      	ldr	r0, [pc, #48]	; (800141c <MX_TIM2_Init+0x94>)
 80013ea:	f001 fa55 	bl	8002898 <HAL_TIM_ConfigClockSource>
 80013ee:	4603      	mov	r3, r0
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d001      	beq.n	80013f8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80013f4:	f000 f882 	bl	80014fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013f8:	2300      	movs	r3, #0
 80013fa:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013fc:	2300      	movs	r3, #0
 80013fe:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001400:	463b      	mov	r3, r7
 8001402:	4619      	mov	r1, r3
 8001404:	4805      	ldr	r0, [pc, #20]	; (800141c <MX_TIM2_Init+0x94>)
 8001406:	f001 fc2d 	bl	8002c64 <HAL_TIMEx_MasterConfigSynchronization>
 800140a:	4603      	mov	r3, r0
 800140c:	2b00      	cmp	r3, #0
 800140e:	d001      	beq.n	8001414 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001410:	f000 f874 	bl	80014fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001414:	bf00      	nop
 8001416:	3718      	adds	r7, #24
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}
 800141c:	200000e0 	.word	0x200000e0

08001420 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b086      	sub	sp, #24
 8001424:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001426:	f107 0308 	add.w	r3, r7, #8
 800142a:	2200      	movs	r2, #0
 800142c:	601a      	str	r2, [r3, #0]
 800142e:	605a      	str	r2, [r3, #4]
 8001430:	609a      	str	r2, [r3, #8]
 8001432:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001434:	4b29      	ldr	r3, [pc, #164]	; (80014dc <MX_GPIO_Init+0xbc>)
 8001436:	699b      	ldr	r3, [r3, #24]
 8001438:	4a28      	ldr	r2, [pc, #160]	; (80014dc <MX_GPIO_Init+0xbc>)
 800143a:	f043 0304 	orr.w	r3, r3, #4
 800143e:	6193      	str	r3, [r2, #24]
 8001440:	4b26      	ldr	r3, [pc, #152]	; (80014dc <MX_GPIO_Init+0xbc>)
 8001442:	699b      	ldr	r3, [r3, #24]
 8001444:	f003 0304 	and.w	r3, r3, #4
 8001448:	607b      	str	r3, [r7, #4]
 800144a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800144c:	4b23      	ldr	r3, [pc, #140]	; (80014dc <MX_GPIO_Init+0xbc>)
 800144e:	699b      	ldr	r3, [r3, #24]
 8001450:	4a22      	ldr	r2, [pc, #136]	; (80014dc <MX_GPIO_Init+0xbc>)
 8001452:	f043 0308 	orr.w	r3, r3, #8
 8001456:	6193      	str	r3, [r2, #24]
 8001458:	4b20      	ldr	r3, [pc, #128]	; (80014dc <MX_GPIO_Init+0xbc>)
 800145a:	699b      	ldr	r3, [r3, #24]
 800145c:	f003 0308 	and.w	r3, r3, #8
 8001460:	603b      	str	r3, [r7, #0]
 8001462:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_RED_1_Pin|LED_GREEN_1_Pin|LED_RED_Pin|LED_YELLOW_1_Pin
 8001464:	2201      	movs	r2, #1
 8001466:	f64f 71f8 	movw	r1, #65528	; 0xfff8
 800146a:	481d      	ldr	r0, [pc, #116]	; (80014e0 <MX_GPIO_Init+0xc0>)
 800146c:	f000 fc7b 	bl	8001d66 <HAL_GPIO_WritePin>
                          |LED_RED_2_Pin|LED_GREEN_2_Pin|LED_YELLOW_2_Pin|LED_RED_3_Pin
                          |LED_GREEN_3_Pin|LED_YELLOW_3_Pin|LED_RED_4_Pin|LED_GREEN_4_Pin
                          |LED_YELLOW_4_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, A_7_SEG_Pin|B_7_SEG_Pin|C_7_SEG_Pin|ANOT_COMMON_4_Pin
 8001470:	2201      	movs	r2, #1
 8001472:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8001476:	481b      	ldr	r0, [pc, #108]	; (80014e4 <MX_GPIO_Init+0xc4>)
 8001478:	f000 fc75 	bl	8001d66 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_RED_1_Pin LED_GREEN_1_Pin LED_RED_Pin LED_YELLOW_1_Pin
                           LED_RED_2_Pin LED_GREEN_2_Pin LED_YELLOW_2_Pin LED_RED_3_Pin
                           LED_GREEN_3_Pin LED_YELLOW_3_Pin LED_RED_4_Pin LED_GREEN_4_Pin
                           LED_YELLOW_4_Pin */
  GPIO_InitStruct.Pin = LED_RED_1_Pin|LED_GREEN_1_Pin|LED_RED_Pin|LED_YELLOW_1_Pin
 800147c:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8001480:	60bb      	str	r3, [r7, #8]
                          |LED_RED_2_Pin|LED_GREEN_2_Pin|LED_YELLOW_2_Pin|LED_RED_3_Pin
                          |LED_GREEN_3_Pin|LED_YELLOW_3_Pin|LED_RED_4_Pin|LED_GREEN_4_Pin
                          |LED_YELLOW_4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001482:	2301      	movs	r3, #1
 8001484:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001486:	2300      	movs	r3, #0
 8001488:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800148a:	2302      	movs	r3, #2
 800148c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800148e:	f107 0308 	add.w	r3, r7, #8
 8001492:	4619      	mov	r1, r3
 8001494:	4812      	ldr	r0, [pc, #72]	; (80014e0 <MX_GPIO_Init+0xc0>)
 8001496:	f000 fad5 	bl	8001a44 <HAL_GPIO_Init>

  /*Configure GPIO pins : A_7_SEG_Pin B_7_SEG_Pin C_7_SEG_Pin ANOT_COMMON_4_Pin
                           D_7_SEG_Pin E_7_SEG_Pin F_7_SEG_Pin G_7_SEG_Pin
                           ANOT_COMMON_1_Pin ANOT_COMMON_2_Pin ANOT_COMMON_3_Pin */
  GPIO_InitStruct.Pin = A_7_SEG_Pin|B_7_SEG_Pin|C_7_SEG_Pin|ANOT_COMMON_4_Pin
 800149a:	f240 73ff 	movw	r3, #2047	; 0x7ff
 800149e:	60bb      	str	r3, [r7, #8]
                          |D_7_SEG_Pin|E_7_SEG_Pin|F_7_SEG_Pin|G_7_SEG_Pin
                          |ANOT_COMMON_1_Pin|ANOT_COMMON_2_Pin|ANOT_COMMON_3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014a0:	2301      	movs	r3, #1
 80014a2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a4:	2300      	movs	r3, #0
 80014a6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014a8:	2302      	movs	r3, #2
 80014aa:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014ac:	f107 0308 	add.w	r3, r7, #8
 80014b0:	4619      	mov	r1, r3
 80014b2:	480c      	ldr	r0, [pc, #48]	; (80014e4 <MX_GPIO_Init+0xc4>)
 80014b4:	f000 fac6 	bl	8001a44 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_1_Pin BUTTON_2_Pin BUTTON_3_Pin */
  GPIO_InitStruct.Pin = BUTTON_1_Pin|BUTTON_2_Pin|BUTTON_3_Pin;
 80014b8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80014bc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014be:	2300      	movs	r3, #0
 80014c0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c2:	2300      	movs	r3, #0
 80014c4:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014c6:	f107 0308 	add.w	r3, r7, #8
 80014ca:	4619      	mov	r1, r3
 80014cc:	4805      	ldr	r0, [pc, #20]	; (80014e4 <MX_GPIO_Init+0xc4>)
 80014ce:	f000 fab9 	bl	8001a44 <HAL_GPIO_Init>

}
 80014d2:	bf00      	nop
 80014d4:	3718      	adds	r7, #24
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	40021000 	.word	0x40021000
 80014e0:	40010800 	.word	0x40010800
 80014e4:	40010c00 	.word	0x40010c00

080014e8 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b082      	sub	sp, #8
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
	SCH_Update();
 80014f0:	f7ff f8b0 	bl	8000654 <SCH_Update>
}
 80014f4:	bf00      	nop
 80014f6:	3708      	adds	r7, #8
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bd80      	pop	{r7, pc}

080014fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014fc:	b480      	push	{r7}
 80014fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001500:	b672      	cpsid	i
}
 8001502:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001504:	e7fe      	b.n	8001504 <Error_Handler+0x8>
	...

08001508 <timerRun>:

bool OneSecondPass = 0;


void timerRun()
{
 8001508:	b480      	push	{r7}
 800150a:	af00      	add	r7, sp, #0
	counterOneSecond--;
 800150c:	4b09      	ldr	r3, [pc, #36]	; (8001534 <timerRun+0x2c>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	3b01      	subs	r3, #1
 8001512:	4a08      	ldr	r2, [pc, #32]	; (8001534 <timerRun+0x2c>)
 8001514:	6013      	str	r3, [r2, #0]
	if(counterOneSecond <= 0)
 8001516:	4b07      	ldr	r3, [pc, #28]	; (8001534 <timerRun+0x2c>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	2b00      	cmp	r3, #0
 800151c:	dc05      	bgt.n	800152a <timerRun+0x22>
	{
		OneSecondPass = 1;
 800151e:	4b06      	ldr	r3, [pc, #24]	; (8001538 <timerRun+0x30>)
 8001520:	2201      	movs	r2, #1
 8001522:	701a      	strb	r2, [r3, #0]
		counterOneSecond = 1000/TICK;
 8001524:	4b03      	ldr	r3, [pc, #12]	; (8001534 <timerRun+0x2c>)
 8001526:	2264      	movs	r2, #100	; 0x64
 8001528:	601a      	str	r2, [r3, #0]
	}
}
 800152a:	bf00      	nop
 800152c:	46bd      	mov	sp, r7
 800152e:	bc80      	pop	{r7}
 8001530:	4770      	bx	lr
 8001532:	bf00      	nop
 8001534:	20000004 	.word	0x20000004
 8001538:	200000b0 	.word	0x200000b0

0800153c <ScanLed7Seg>:
{
	OneSecondPass = 0;
}

void ScanLed7Seg()
{
 800153c:	b580      	push	{r7, lr}
 800153e:	af00      	add	r7, sp, #0
	if(counterOneSecond%(TimeScanLed7Seg/TICK) == 0)
 8001540:	4b10      	ldr	r3, [pc, #64]	; (8001584 <ScanLed7Seg+0x48>)
 8001542:	6819      	ldr	r1, [r3, #0]
 8001544:	4b10      	ldr	r3, [pc, #64]	; (8001588 <ScanLed7Seg+0x4c>)
 8001546:	fb83 2301 	smull	r2, r3, r3, r1
 800154a:	10da      	asrs	r2, r3, #3
 800154c:	17cb      	asrs	r3, r1, #31
 800154e:	1ad2      	subs	r2, r2, r3
 8001550:	4613      	mov	r3, r2
 8001552:	009b      	lsls	r3, r3, #2
 8001554:	4413      	add	r3, r2
 8001556:	009a      	lsls	r2, r3, #2
 8001558:	4413      	add	r3, r2
 800155a:	1aca      	subs	r2, r1, r3
 800155c:	2a00      	cmp	r2, #0
 800155e:	d107      	bne.n	8001570 <ScanLed7Seg+0x34>
		update7SEG(indexScanLed7Seg++);
 8001560:	4b0a      	ldr	r3, [pc, #40]	; (800158c <ScanLed7Seg+0x50>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	1c5a      	adds	r2, r3, #1
 8001566:	4909      	ldr	r1, [pc, #36]	; (800158c <ScanLed7Seg+0x50>)
 8001568:	600a      	str	r2, [r1, #0]
 800156a:	4618      	mov	r0, r3
 800156c:	f7ff fc6a 	bl	8000e44 <update7SEG>

	if(indexScanLed7Seg >= MAX_LED)
 8001570:	4b06      	ldr	r3, [pc, #24]	; (800158c <ScanLed7Seg+0x50>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	2b03      	cmp	r3, #3
 8001576:	dd02      	ble.n	800157e <ScanLed7Seg+0x42>
		indexScanLed7Seg = 0;
 8001578:	4b04      	ldr	r3, [pc, #16]	; (800158c <ScanLed7Seg+0x50>)
 800157a:	2200      	movs	r2, #0
 800157c:	601a      	str	r2, [r3, #0]
}
 800157e:	bf00      	nop
 8001580:	bd80      	pop	{r7, pc}
 8001582:	bf00      	nop
 8001584:	20000004 	.word	0x20000004
 8001588:	51eb851f 	.word	0x51eb851f
 800158c:	200000ac 	.word	0x200000ac

08001590 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001590:	b480      	push	{r7}
 8001592:	b085      	sub	sp, #20
 8001594:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001596:	4b15      	ldr	r3, [pc, #84]	; (80015ec <HAL_MspInit+0x5c>)
 8001598:	699b      	ldr	r3, [r3, #24]
 800159a:	4a14      	ldr	r2, [pc, #80]	; (80015ec <HAL_MspInit+0x5c>)
 800159c:	f043 0301 	orr.w	r3, r3, #1
 80015a0:	6193      	str	r3, [r2, #24]
 80015a2:	4b12      	ldr	r3, [pc, #72]	; (80015ec <HAL_MspInit+0x5c>)
 80015a4:	699b      	ldr	r3, [r3, #24]
 80015a6:	f003 0301 	and.w	r3, r3, #1
 80015aa:	60bb      	str	r3, [r7, #8]
 80015ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015ae:	4b0f      	ldr	r3, [pc, #60]	; (80015ec <HAL_MspInit+0x5c>)
 80015b0:	69db      	ldr	r3, [r3, #28]
 80015b2:	4a0e      	ldr	r2, [pc, #56]	; (80015ec <HAL_MspInit+0x5c>)
 80015b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015b8:	61d3      	str	r3, [r2, #28]
 80015ba:	4b0c      	ldr	r3, [pc, #48]	; (80015ec <HAL_MspInit+0x5c>)
 80015bc:	69db      	ldr	r3, [r3, #28]
 80015be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015c2:	607b      	str	r3, [r7, #4]
 80015c4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80015c6:	4b0a      	ldr	r3, [pc, #40]	; (80015f0 <HAL_MspInit+0x60>)
 80015c8:	685b      	ldr	r3, [r3, #4]
 80015ca:	60fb      	str	r3, [r7, #12]
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80015d2:	60fb      	str	r3, [r7, #12]
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80015da:	60fb      	str	r3, [r7, #12]
 80015dc:	4a04      	ldr	r2, [pc, #16]	; (80015f0 <HAL_MspInit+0x60>)
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015e2:	bf00      	nop
 80015e4:	3714      	adds	r7, #20
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bc80      	pop	{r7}
 80015ea:	4770      	bx	lr
 80015ec:	40021000 	.word	0x40021000
 80015f0:	40010000 	.word	0x40010000

080015f4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b084      	sub	sp, #16
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001604:	d113      	bne.n	800162e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001606:	4b0c      	ldr	r3, [pc, #48]	; (8001638 <HAL_TIM_Base_MspInit+0x44>)
 8001608:	69db      	ldr	r3, [r3, #28]
 800160a:	4a0b      	ldr	r2, [pc, #44]	; (8001638 <HAL_TIM_Base_MspInit+0x44>)
 800160c:	f043 0301 	orr.w	r3, r3, #1
 8001610:	61d3      	str	r3, [r2, #28]
 8001612:	4b09      	ldr	r3, [pc, #36]	; (8001638 <HAL_TIM_Base_MspInit+0x44>)
 8001614:	69db      	ldr	r3, [r3, #28]
 8001616:	f003 0301 	and.w	r3, r3, #1
 800161a:	60fb      	str	r3, [r7, #12]
 800161c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800161e:	2200      	movs	r2, #0
 8001620:	2100      	movs	r1, #0
 8001622:	201c      	movs	r0, #28
 8001624:	f000 f9d7 	bl	80019d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001628:	201c      	movs	r0, #28
 800162a:	f000 f9f0 	bl	8001a0e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800162e:	bf00      	nop
 8001630:	3710      	adds	r7, #16
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}
 8001636:	bf00      	nop
 8001638:	40021000 	.word	0x40021000

0800163c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800163c:	b480      	push	{r7}
 800163e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001640:	e7fe      	b.n	8001640 <NMI_Handler+0x4>

08001642 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001642:	b480      	push	{r7}
 8001644:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001646:	e7fe      	b.n	8001646 <HardFault_Handler+0x4>

08001648 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001648:	b480      	push	{r7}
 800164a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800164c:	e7fe      	b.n	800164c <MemManage_Handler+0x4>

0800164e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800164e:	b480      	push	{r7}
 8001650:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001652:	e7fe      	b.n	8001652 <BusFault_Handler+0x4>

08001654 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001654:	b480      	push	{r7}
 8001656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001658:	e7fe      	b.n	8001658 <UsageFault_Handler+0x4>

0800165a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800165a:	b480      	push	{r7}
 800165c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800165e:	bf00      	nop
 8001660:	46bd      	mov	sp, r7
 8001662:	bc80      	pop	{r7}
 8001664:	4770      	bx	lr

08001666 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001666:	b480      	push	{r7}
 8001668:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800166a:	bf00      	nop
 800166c:	46bd      	mov	sp, r7
 800166e:	bc80      	pop	{r7}
 8001670:	4770      	bx	lr

08001672 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001672:	b480      	push	{r7}
 8001674:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001676:	bf00      	nop
 8001678:	46bd      	mov	sp, r7
 800167a:	bc80      	pop	{r7}
 800167c:	4770      	bx	lr

0800167e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800167e:	b580      	push	{r7, lr}
 8001680:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001682:	f000 f8b5 	bl	80017f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001686:	bf00      	nop
 8001688:	bd80      	pop	{r7, pc}
	...

0800168c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001690:	4802      	ldr	r0, [pc, #8]	; (800169c <TIM2_IRQHandler+0x10>)
 8001692:	f001 f811 	bl	80026b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001696:	bf00      	nop
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	200000e0 	.word	0x200000e0

080016a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b086      	sub	sp, #24
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016a8:	4a14      	ldr	r2, [pc, #80]	; (80016fc <_sbrk+0x5c>)
 80016aa:	4b15      	ldr	r3, [pc, #84]	; (8001700 <_sbrk+0x60>)
 80016ac:	1ad3      	subs	r3, r2, r3
 80016ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80016b0:	697b      	ldr	r3, [r7, #20]
 80016b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016b4:	4b13      	ldr	r3, [pc, #76]	; (8001704 <_sbrk+0x64>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d102      	bne.n	80016c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016bc:	4b11      	ldr	r3, [pc, #68]	; (8001704 <_sbrk+0x64>)
 80016be:	4a12      	ldr	r2, [pc, #72]	; (8001708 <_sbrk+0x68>)
 80016c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016c2:	4b10      	ldr	r3, [pc, #64]	; (8001704 <_sbrk+0x64>)
 80016c4:	681a      	ldr	r2, [r3, #0]
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	4413      	add	r3, r2
 80016ca:	693a      	ldr	r2, [r7, #16]
 80016cc:	429a      	cmp	r2, r3
 80016ce:	d207      	bcs.n	80016e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016d0:	f001 fb32 	bl	8002d38 <__errno>
 80016d4:	4603      	mov	r3, r0
 80016d6:	220c      	movs	r2, #12
 80016d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016da:	f04f 33ff 	mov.w	r3, #4294967295
 80016de:	e009      	b.n	80016f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016e0:	4b08      	ldr	r3, [pc, #32]	; (8001704 <_sbrk+0x64>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016e6:	4b07      	ldr	r3, [pc, #28]	; (8001704 <_sbrk+0x64>)
 80016e8:	681a      	ldr	r2, [r3, #0]
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	4413      	add	r3, r2
 80016ee:	4a05      	ldr	r2, [pc, #20]	; (8001704 <_sbrk+0x64>)
 80016f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80016f2:	68fb      	ldr	r3, [r7, #12]
}
 80016f4:	4618      	mov	r0, r3
 80016f6:	3718      	adds	r7, #24
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}
 80016fc:	20002800 	.word	0x20002800
 8001700:	00000400 	.word	0x00000400
 8001704:	200000b4 	.word	0x200000b4
 8001708:	20000140 	.word	0x20000140

0800170c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800170c:	b480      	push	{r7}
 800170e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001710:	bf00      	nop
 8001712:	46bd      	mov	sp, r7
 8001714:	bc80      	pop	{r7}
 8001716:	4770      	bx	lr

08001718 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001718:	f7ff fff8 	bl	800170c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800171c:	480b      	ldr	r0, [pc, #44]	; (800174c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800171e:	490c      	ldr	r1, [pc, #48]	; (8001750 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001720:	4a0c      	ldr	r2, [pc, #48]	; (8001754 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001722:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001724:	e002      	b.n	800172c <LoopCopyDataInit>

08001726 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001726:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001728:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800172a:	3304      	adds	r3, #4

0800172c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800172c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800172e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001730:	d3f9      	bcc.n	8001726 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001732:	4a09      	ldr	r2, [pc, #36]	; (8001758 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001734:	4c09      	ldr	r4, [pc, #36]	; (800175c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001736:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001738:	e001      	b.n	800173e <LoopFillZerobss>

0800173a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800173a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800173c:	3204      	adds	r2, #4

0800173e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800173e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001740:	d3fb      	bcc.n	800173a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001742:	f001 faff 	bl	8002d44 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001746:	f7ff fd9f 	bl	8001288 <main>
  bx lr
 800174a:	4770      	bx	lr
  ldr r0, =_sdata
 800174c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001750:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8001754:	08002f90 	.word	0x08002f90
  ldr r2, =_sbss
 8001758:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 800175c:	2000013c 	.word	0x2000013c

08001760 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001760:	e7fe      	b.n	8001760 <ADC1_2_IRQHandler>
	...

08001764 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001768:	4b08      	ldr	r3, [pc, #32]	; (800178c <HAL_Init+0x28>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	4a07      	ldr	r2, [pc, #28]	; (800178c <HAL_Init+0x28>)
 800176e:	f043 0310 	orr.w	r3, r3, #16
 8001772:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001774:	2003      	movs	r0, #3
 8001776:	f000 f923 	bl	80019c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800177a:	200f      	movs	r0, #15
 800177c:	f000 f808 	bl	8001790 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001780:	f7ff ff06 	bl	8001590 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001784:	2300      	movs	r3, #0
}
 8001786:	4618      	mov	r0, r3
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	40022000 	.word	0x40022000

08001790 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b082      	sub	sp, #8
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001798:	4b12      	ldr	r3, [pc, #72]	; (80017e4 <HAL_InitTick+0x54>)
 800179a:	681a      	ldr	r2, [r3, #0]
 800179c:	4b12      	ldr	r3, [pc, #72]	; (80017e8 <HAL_InitTick+0x58>)
 800179e:	781b      	ldrb	r3, [r3, #0]
 80017a0:	4619      	mov	r1, r3
 80017a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80017aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80017ae:	4618      	mov	r0, r3
 80017b0:	f000 f93b 	bl	8001a2a <HAL_SYSTICK_Config>
 80017b4:	4603      	mov	r3, r0
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d001      	beq.n	80017be <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80017ba:	2301      	movs	r3, #1
 80017bc:	e00e      	b.n	80017dc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	2b0f      	cmp	r3, #15
 80017c2:	d80a      	bhi.n	80017da <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017c4:	2200      	movs	r2, #0
 80017c6:	6879      	ldr	r1, [r7, #4]
 80017c8:	f04f 30ff 	mov.w	r0, #4294967295
 80017cc:	f000 f903 	bl	80019d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80017d0:	4a06      	ldr	r2, [pc, #24]	; (80017ec <HAL_InitTick+0x5c>)
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80017d6:	2300      	movs	r3, #0
 80017d8:	e000      	b.n	80017dc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80017da:	2301      	movs	r3, #1
}
 80017dc:	4618      	mov	r0, r3
 80017de:	3708      	adds	r7, #8
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd80      	pop	{r7, pc}
 80017e4:	20000008 	.word	0x20000008
 80017e8:	20000010 	.word	0x20000010
 80017ec:	2000000c 	.word	0x2000000c

080017f0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017f0:	b480      	push	{r7}
 80017f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80017f4:	4b05      	ldr	r3, [pc, #20]	; (800180c <HAL_IncTick+0x1c>)
 80017f6:	781b      	ldrb	r3, [r3, #0]
 80017f8:	461a      	mov	r2, r3
 80017fa:	4b05      	ldr	r3, [pc, #20]	; (8001810 <HAL_IncTick+0x20>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	4413      	add	r3, r2
 8001800:	4a03      	ldr	r2, [pc, #12]	; (8001810 <HAL_IncTick+0x20>)
 8001802:	6013      	str	r3, [r2, #0]
}
 8001804:	bf00      	nop
 8001806:	46bd      	mov	sp, r7
 8001808:	bc80      	pop	{r7}
 800180a:	4770      	bx	lr
 800180c:	20000010 	.word	0x20000010
 8001810:	20000128 	.word	0x20000128

08001814 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001814:	b480      	push	{r7}
 8001816:	af00      	add	r7, sp, #0
  return uwTick;
 8001818:	4b02      	ldr	r3, [pc, #8]	; (8001824 <HAL_GetTick+0x10>)
 800181a:	681b      	ldr	r3, [r3, #0]
}
 800181c:	4618      	mov	r0, r3
 800181e:	46bd      	mov	sp, r7
 8001820:	bc80      	pop	{r7}
 8001822:	4770      	bx	lr
 8001824:	20000128 	.word	0x20000128

08001828 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001828:	b480      	push	{r7}
 800182a:	b085      	sub	sp, #20
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	f003 0307 	and.w	r3, r3, #7
 8001836:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001838:	4b0c      	ldr	r3, [pc, #48]	; (800186c <__NVIC_SetPriorityGrouping+0x44>)
 800183a:	68db      	ldr	r3, [r3, #12]
 800183c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800183e:	68ba      	ldr	r2, [r7, #8]
 8001840:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001844:	4013      	ands	r3, r2
 8001846:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800184c:	68bb      	ldr	r3, [r7, #8]
 800184e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001850:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001854:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001858:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800185a:	4a04      	ldr	r2, [pc, #16]	; (800186c <__NVIC_SetPriorityGrouping+0x44>)
 800185c:	68bb      	ldr	r3, [r7, #8]
 800185e:	60d3      	str	r3, [r2, #12]
}
 8001860:	bf00      	nop
 8001862:	3714      	adds	r7, #20
 8001864:	46bd      	mov	sp, r7
 8001866:	bc80      	pop	{r7}
 8001868:	4770      	bx	lr
 800186a:	bf00      	nop
 800186c:	e000ed00 	.word	0xe000ed00

08001870 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001870:	b480      	push	{r7}
 8001872:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001874:	4b04      	ldr	r3, [pc, #16]	; (8001888 <__NVIC_GetPriorityGrouping+0x18>)
 8001876:	68db      	ldr	r3, [r3, #12]
 8001878:	0a1b      	lsrs	r3, r3, #8
 800187a:	f003 0307 	and.w	r3, r3, #7
}
 800187e:	4618      	mov	r0, r3
 8001880:	46bd      	mov	sp, r7
 8001882:	bc80      	pop	{r7}
 8001884:	4770      	bx	lr
 8001886:	bf00      	nop
 8001888:	e000ed00 	.word	0xe000ed00

0800188c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800188c:	b480      	push	{r7}
 800188e:	b083      	sub	sp, #12
 8001890:	af00      	add	r7, sp, #0
 8001892:	4603      	mov	r3, r0
 8001894:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001896:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800189a:	2b00      	cmp	r3, #0
 800189c:	db0b      	blt.n	80018b6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800189e:	79fb      	ldrb	r3, [r7, #7]
 80018a0:	f003 021f 	and.w	r2, r3, #31
 80018a4:	4906      	ldr	r1, [pc, #24]	; (80018c0 <__NVIC_EnableIRQ+0x34>)
 80018a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018aa:	095b      	lsrs	r3, r3, #5
 80018ac:	2001      	movs	r0, #1
 80018ae:	fa00 f202 	lsl.w	r2, r0, r2
 80018b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80018b6:	bf00      	nop
 80018b8:	370c      	adds	r7, #12
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bc80      	pop	{r7}
 80018be:	4770      	bx	lr
 80018c0:	e000e100 	.word	0xe000e100

080018c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018c4:	b480      	push	{r7}
 80018c6:	b083      	sub	sp, #12
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	4603      	mov	r3, r0
 80018cc:	6039      	str	r1, [r7, #0]
 80018ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	db0a      	blt.n	80018ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	b2da      	uxtb	r2, r3
 80018dc:	490c      	ldr	r1, [pc, #48]	; (8001910 <__NVIC_SetPriority+0x4c>)
 80018de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018e2:	0112      	lsls	r2, r2, #4
 80018e4:	b2d2      	uxtb	r2, r2
 80018e6:	440b      	add	r3, r1
 80018e8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80018ec:	e00a      	b.n	8001904 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018ee:	683b      	ldr	r3, [r7, #0]
 80018f0:	b2da      	uxtb	r2, r3
 80018f2:	4908      	ldr	r1, [pc, #32]	; (8001914 <__NVIC_SetPriority+0x50>)
 80018f4:	79fb      	ldrb	r3, [r7, #7]
 80018f6:	f003 030f 	and.w	r3, r3, #15
 80018fa:	3b04      	subs	r3, #4
 80018fc:	0112      	lsls	r2, r2, #4
 80018fe:	b2d2      	uxtb	r2, r2
 8001900:	440b      	add	r3, r1
 8001902:	761a      	strb	r2, [r3, #24]
}
 8001904:	bf00      	nop
 8001906:	370c      	adds	r7, #12
 8001908:	46bd      	mov	sp, r7
 800190a:	bc80      	pop	{r7}
 800190c:	4770      	bx	lr
 800190e:	bf00      	nop
 8001910:	e000e100 	.word	0xe000e100
 8001914:	e000ed00 	.word	0xe000ed00

08001918 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001918:	b480      	push	{r7}
 800191a:	b089      	sub	sp, #36	; 0x24
 800191c:	af00      	add	r7, sp, #0
 800191e:	60f8      	str	r0, [r7, #12]
 8001920:	60b9      	str	r1, [r7, #8]
 8001922:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	f003 0307 	and.w	r3, r3, #7
 800192a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800192c:	69fb      	ldr	r3, [r7, #28]
 800192e:	f1c3 0307 	rsb	r3, r3, #7
 8001932:	2b04      	cmp	r3, #4
 8001934:	bf28      	it	cs
 8001936:	2304      	movcs	r3, #4
 8001938:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800193a:	69fb      	ldr	r3, [r7, #28]
 800193c:	3304      	adds	r3, #4
 800193e:	2b06      	cmp	r3, #6
 8001940:	d902      	bls.n	8001948 <NVIC_EncodePriority+0x30>
 8001942:	69fb      	ldr	r3, [r7, #28]
 8001944:	3b03      	subs	r3, #3
 8001946:	e000      	b.n	800194a <NVIC_EncodePriority+0x32>
 8001948:	2300      	movs	r3, #0
 800194a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800194c:	f04f 32ff 	mov.w	r2, #4294967295
 8001950:	69bb      	ldr	r3, [r7, #24]
 8001952:	fa02 f303 	lsl.w	r3, r2, r3
 8001956:	43da      	mvns	r2, r3
 8001958:	68bb      	ldr	r3, [r7, #8]
 800195a:	401a      	ands	r2, r3
 800195c:	697b      	ldr	r3, [r7, #20]
 800195e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001960:	f04f 31ff 	mov.w	r1, #4294967295
 8001964:	697b      	ldr	r3, [r7, #20]
 8001966:	fa01 f303 	lsl.w	r3, r1, r3
 800196a:	43d9      	mvns	r1, r3
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001970:	4313      	orrs	r3, r2
         );
}
 8001972:	4618      	mov	r0, r3
 8001974:	3724      	adds	r7, #36	; 0x24
 8001976:	46bd      	mov	sp, r7
 8001978:	bc80      	pop	{r7}
 800197a:	4770      	bx	lr

0800197c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b082      	sub	sp, #8
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	3b01      	subs	r3, #1
 8001988:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800198c:	d301      	bcc.n	8001992 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800198e:	2301      	movs	r3, #1
 8001990:	e00f      	b.n	80019b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001992:	4a0a      	ldr	r2, [pc, #40]	; (80019bc <SysTick_Config+0x40>)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	3b01      	subs	r3, #1
 8001998:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800199a:	210f      	movs	r1, #15
 800199c:	f04f 30ff 	mov.w	r0, #4294967295
 80019a0:	f7ff ff90 	bl	80018c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019a4:	4b05      	ldr	r3, [pc, #20]	; (80019bc <SysTick_Config+0x40>)
 80019a6:	2200      	movs	r2, #0
 80019a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019aa:	4b04      	ldr	r3, [pc, #16]	; (80019bc <SysTick_Config+0x40>)
 80019ac:	2207      	movs	r2, #7
 80019ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80019b0:	2300      	movs	r3, #0
}
 80019b2:	4618      	mov	r0, r3
 80019b4:	3708      	adds	r7, #8
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}
 80019ba:	bf00      	nop
 80019bc:	e000e010 	.word	0xe000e010

080019c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b082      	sub	sp, #8
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019c8:	6878      	ldr	r0, [r7, #4]
 80019ca:	f7ff ff2d 	bl	8001828 <__NVIC_SetPriorityGrouping>
}
 80019ce:	bf00      	nop
 80019d0:	3708      	adds	r7, #8
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}

080019d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80019d6:	b580      	push	{r7, lr}
 80019d8:	b086      	sub	sp, #24
 80019da:	af00      	add	r7, sp, #0
 80019dc:	4603      	mov	r3, r0
 80019de:	60b9      	str	r1, [r7, #8]
 80019e0:	607a      	str	r2, [r7, #4]
 80019e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80019e4:	2300      	movs	r3, #0
 80019e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80019e8:	f7ff ff42 	bl	8001870 <__NVIC_GetPriorityGrouping>
 80019ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019ee:	687a      	ldr	r2, [r7, #4]
 80019f0:	68b9      	ldr	r1, [r7, #8]
 80019f2:	6978      	ldr	r0, [r7, #20]
 80019f4:	f7ff ff90 	bl	8001918 <NVIC_EncodePriority>
 80019f8:	4602      	mov	r2, r0
 80019fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019fe:	4611      	mov	r1, r2
 8001a00:	4618      	mov	r0, r3
 8001a02:	f7ff ff5f 	bl	80018c4 <__NVIC_SetPriority>
}
 8001a06:	bf00      	nop
 8001a08:	3718      	adds	r7, #24
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}

08001a0e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a0e:	b580      	push	{r7, lr}
 8001a10:	b082      	sub	sp, #8
 8001a12:	af00      	add	r7, sp, #0
 8001a14:	4603      	mov	r3, r0
 8001a16:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f7ff ff35 	bl	800188c <__NVIC_EnableIRQ>
}
 8001a22:	bf00      	nop
 8001a24:	3708      	adds	r7, #8
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bd80      	pop	{r7, pc}

08001a2a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a2a:	b580      	push	{r7, lr}
 8001a2c:	b082      	sub	sp, #8
 8001a2e:	af00      	add	r7, sp, #0
 8001a30:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a32:	6878      	ldr	r0, [r7, #4]
 8001a34:	f7ff ffa2 	bl	800197c <SysTick_Config>
 8001a38:	4603      	mov	r3, r0
}
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	3708      	adds	r7, #8
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bd80      	pop	{r7, pc}
	...

08001a44 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a44:	b480      	push	{r7}
 8001a46:	b08b      	sub	sp, #44	; 0x2c
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
 8001a4c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001a52:	2300      	movs	r3, #0
 8001a54:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a56:	e148      	b.n	8001cea <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001a58:	2201      	movs	r2, #1
 8001a5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a60:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a62:	683b      	ldr	r3, [r7, #0]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	69fa      	ldr	r2, [r7, #28]
 8001a68:	4013      	ands	r3, r2
 8001a6a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001a6c:	69ba      	ldr	r2, [r7, #24]
 8001a6e:	69fb      	ldr	r3, [r7, #28]
 8001a70:	429a      	cmp	r2, r3
 8001a72:	f040 8137 	bne.w	8001ce4 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	685b      	ldr	r3, [r3, #4]
 8001a7a:	4aa3      	ldr	r2, [pc, #652]	; (8001d08 <HAL_GPIO_Init+0x2c4>)
 8001a7c:	4293      	cmp	r3, r2
 8001a7e:	d05e      	beq.n	8001b3e <HAL_GPIO_Init+0xfa>
 8001a80:	4aa1      	ldr	r2, [pc, #644]	; (8001d08 <HAL_GPIO_Init+0x2c4>)
 8001a82:	4293      	cmp	r3, r2
 8001a84:	d875      	bhi.n	8001b72 <HAL_GPIO_Init+0x12e>
 8001a86:	4aa1      	ldr	r2, [pc, #644]	; (8001d0c <HAL_GPIO_Init+0x2c8>)
 8001a88:	4293      	cmp	r3, r2
 8001a8a:	d058      	beq.n	8001b3e <HAL_GPIO_Init+0xfa>
 8001a8c:	4a9f      	ldr	r2, [pc, #636]	; (8001d0c <HAL_GPIO_Init+0x2c8>)
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d86f      	bhi.n	8001b72 <HAL_GPIO_Init+0x12e>
 8001a92:	4a9f      	ldr	r2, [pc, #636]	; (8001d10 <HAL_GPIO_Init+0x2cc>)
 8001a94:	4293      	cmp	r3, r2
 8001a96:	d052      	beq.n	8001b3e <HAL_GPIO_Init+0xfa>
 8001a98:	4a9d      	ldr	r2, [pc, #628]	; (8001d10 <HAL_GPIO_Init+0x2cc>)
 8001a9a:	4293      	cmp	r3, r2
 8001a9c:	d869      	bhi.n	8001b72 <HAL_GPIO_Init+0x12e>
 8001a9e:	4a9d      	ldr	r2, [pc, #628]	; (8001d14 <HAL_GPIO_Init+0x2d0>)
 8001aa0:	4293      	cmp	r3, r2
 8001aa2:	d04c      	beq.n	8001b3e <HAL_GPIO_Init+0xfa>
 8001aa4:	4a9b      	ldr	r2, [pc, #620]	; (8001d14 <HAL_GPIO_Init+0x2d0>)
 8001aa6:	4293      	cmp	r3, r2
 8001aa8:	d863      	bhi.n	8001b72 <HAL_GPIO_Init+0x12e>
 8001aaa:	4a9b      	ldr	r2, [pc, #620]	; (8001d18 <HAL_GPIO_Init+0x2d4>)
 8001aac:	4293      	cmp	r3, r2
 8001aae:	d046      	beq.n	8001b3e <HAL_GPIO_Init+0xfa>
 8001ab0:	4a99      	ldr	r2, [pc, #612]	; (8001d18 <HAL_GPIO_Init+0x2d4>)
 8001ab2:	4293      	cmp	r3, r2
 8001ab4:	d85d      	bhi.n	8001b72 <HAL_GPIO_Init+0x12e>
 8001ab6:	2b12      	cmp	r3, #18
 8001ab8:	d82a      	bhi.n	8001b10 <HAL_GPIO_Init+0xcc>
 8001aba:	2b12      	cmp	r3, #18
 8001abc:	d859      	bhi.n	8001b72 <HAL_GPIO_Init+0x12e>
 8001abe:	a201      	add	r2, pc, #4	; (adr r2, 8001ac4 <HAL_GPIO_Init+0x80>)
 8001ac0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ac4:	08001b3f 	.word	0x08001b3f
 8001ac8:	08001b19 	.word	0x08001b19
 8001acc:	08001b2b 	.word	0x08001b2b
 8001ad0:	08001b6d 	.word	0x08001b6d
 8001ad4:	08001b73 	.word	0x08001b73
 8001ad8:	08001b73 	.word	0x08001b73
 8001adc:	08001b73 	.word	0x08001b73
 8001ae0:	08001b73 	.word	0x08001b73
 8001ae4:	08001b73 	.word	0x08001b73
 8001ae8:	08001b73 	.word	0x08001b73
 8001aec:	08001b73 	.word	0x08001b73
 8001af0:	08001b73 	.word	0x08001b73
 8001af4:	08001b73 	.word	0x08001b73
 8001af8:	08001b73 	.word	0x08001b73
 8001afc:	08001b73 	.word	0x08001b73
 8001b00:	08001b73 	.word	0x08001b73
 8001b04:	08001b73 	.word	0x08001b73
 8001b08:	08001b21 	.word	0x08001b21
 8001b0c:	08001b35 	.word	0x08001b35
 8001b10:	4a82      	ldr	r2, [pc, #520]	; (8001d1c <HAL_GPIO_Init+0x2d8>)
 8001b12:	4293      	cmp	r3, r2
 8001b14:	d013      	beq.n	8001b3e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001b16:	e02c      	b.n	8001b72 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	68db      	ldr	r3, [r3, #12]
 8001b1c:	623b      	str	r3, [r7, #32]
          break;
 8001b1e:	e029      	b.n	8001b74 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	68db      	ldr	r3, [r3, #12]
 8001b24:	3304      	adds	r3, #4
 8001b26:	623b      	str	r3, [r7, #32]
          break;
 8001b28:	e024      	b.n	8001b74 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001b2a:	683b      	ldr	r3, [r7, #0]
 8001b2c:	68db      	ldr	r3, [r3, #12]
 8001b2e:	3308      	adds	r3, #8
 8001b30:	623b      	str	r3, [r7, #32]
          break;
 8001b32:	e01f      	b.n	8001b74 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	68db      	ldr	r3, [r3, #12]
 8001b38:	330c      	adds	r3, #12
 8001b3a:	623b      	str	r3, [r7, #32]
          break;
 8001b3c:	e01a      	b.n	8001b74 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	689b      	ldr	r3, [r3, #8]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d102      	bne.n	8001b4c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001b46:	2304      	movs	r3, #4
 8001b48:	623b      	str	r3, [r7, #32]
          break;
 8001b4a:	e013      	b.n	8001b74 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	689b      	ldr	r3, [r3, #8]
 8001b50:	2b01      	cmp	r3, #1
 8001b52:	d105      	bne.n	8001b60 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001b54:	2308      	movs	r3, #8
 8001b56:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	69fa      	ldr	r2, [r7, #28]
 8001b5c:	611a      	str	r2, [r3, #16]
          break;
 8001b5e:	e009      	b.n	8001b74 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001b60:	2308      	movs	r3, #8
 8001b62:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	69fa      	ldr	r2, [r7, #28]
 8001b68:	615a      	str	r2, [r3, #20]
          break;
 8001b6a:	e003      	b.n	8001b74 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	623b      	str	r3, [r7, #32]
          break;
 8001b70:	e000      	b.n	8001b74 <HAL_GPIO_Init+0x130>
          break;
 8001b72:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001b74:	69bb      	ldr	r3, [r7, #24]
 8001b76:	2bff      	cmp	r3, #255	; 0xff
 8001b78:	d801      	bhi.n	8001b7e <HAL_GPIO_Init+0x13a>
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	e001      	b.n	8001b82 <HAL_GPIO_Init+0x13e>
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	3304      	adds	r3, #4
 8001b82:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001b84:	69bb      	ldr	r3, [r7, #24]
 8001b86:	2bff      	cmp	r3, #255	; 0xff
 8001b88:	d802      	bhi.n	8001b90 <HAL_GPIO_Init+0x14c>
 8001b8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b8c:	009b      	lsls	r3, r3, #2
 8001b8e:	e002      	b.n	8001b96 <HAL_GPIO_Init+0x152>
 8001b90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b92:	3b08      	subs	r3, #8
 8001b94:	009b      	lsls	r3, r3, #2
 8001b96:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001b98:	697b      	ldr	r3, [r7, #20]
 8001b9a:	681a      	ldr	r2, [r3, #0]
 8001b9c:	210f      	movs	r1, #15
 8001b9e:	693b      	ldr	r3, [r7, #16]
 8001ba0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ba4:	43db      	mvns	r3, r3
 8001ba6:	401a      	ands	r2, r3
 8001ba8:	6a39      	ldr	r1, [r7, #32]
 8001baa:	693b      	ldr	r3, [r7, #16]
 8001bac:	fa01 f303 	lsl.w	r3, r1, r3
 8001bb0:	431a      	orrs	r2, r3
 8001bb2:	697b      	ldr	r3, [r7, #20]
 8001bb4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	685b      	ldr	r3, [r3, #4]
 8001bba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	f000 8090 	beq.w	8001ce4 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001bc4:	4b56      	ldr	r3, [pc, #344]	; (8001d20 <HAL_GPIO_Init+0x2dc>)
 8001bc6:	699b      	ldr	r3, [r3, #24]
 8001bc8:	4a55      	ldr	r2, [pc, #340]	; (8001d20 <HAL_GPIO_Init+0x2dc>)
 8001bca:	f043 0301 	orr.w	r3, r3, #1
 8001bce:	6193      	str	r3, [r2, #24]
 8001bd0:	4b53      	ldr	r3, [pc, #332]	; (8001d20 <HAL_GPIO_Init+0x2dc>)
 8001bd2:	699b      	ldr	r3, [r3, #24]
 8001bd4:	f003 0301 	and.w	r3, r3, #1
 8001bd8:	60bb      	str	r3, [r7, #8]
 8001bda:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001bdc:	4a51      	ldr	r2, [pc, #324]	; (8001d24 <HAL_GPIO_Init+0x2e0>)
 8001bde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001be0:	089b      	lsrs	r3, r3, #2
 8001be2:	3302      	adds	r3, #2
 8001be4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001be8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001bea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bec:	f003 0303 	and.w	r3, r3, #3
 8001bf0:	009b      	lsls	r3, r3, #2
 8001bf2:	220f      	movs	r2, #15
 8001bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf8:	43db      	mvns	r3, r3
 8001bfa:	68fa      	ldr	r2, [r7, #12]
 8001bfc:	4013      	ands	r3, r2
 8001bfe:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	4a49      	ldr	r2, [pc, #292]	; (8001d28 <HAL_GPIO_Init+0x2e4>)
 8001c04:	4293      	cmp	r3, r2
 8001c06:	d00d      	beq.n	8001c24 <HAL_GPIO_Init+0x1e0>
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	4a48      	ldr	r2, [pc, #288]	; (8001d2c <HAL_GPIO_Init+0x2e8>)
 8001c0c:	4293      	cmp	r3, r2
 8001c0e:	d007      	beq.n	8001c20 <HAL_GPIO_Init+0x1dc>
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	4a47      	ldr	r2, [pc, #284]	; (8001d30 <HAL_GPIO_Init+0x2ec>)
 8001c14:	4293      	cmp	r3, r2
 8001c16:	d101      	bne.n	8001c1c <HAL_GPIO_Init+0x1d8>
 8001c18:	2302      	movs	r3, #2
 8001c1a:	e004      	b.n	8001c26 <HAL_GPIO_Init+0x1e2>
 8001c1c:	2303      	movs	r3, #3
 8001c1e:	e002      	b.n	8001c26 <HAL_GPIO_Init+0x1e2>
 8001c20:	2301      	movs	r3, #1
 8001c22:	e000      	b.n	8001c26 <HAL_GPIO_Init+0x1e2>
 8001c24:	2300      	movs	r3, #0
 8001c26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c28:	f002 0203 	and.w	r2, r2, #3
 8001c2c:	0092      	lsls	r2, r2, #2
 8001c2e:	4093      	lsls	r3, r2
 8001c30:	68fa      	ldr	r2, [r7, #12]
 8001c32:	4313      	orrs	r3, r2
 8001c34:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001c36:	493b      	ldr	r1, [pc, #236]	; (8001d24 <HAL_GPIO_Init+0x2e0>)
 8001c38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c3a:	089b      	lsrs	r3, r3, #2
 8001c3c:	3302      	adds	r3, #2
 8001c3e:	68fa      	ldr	r2, [r7, #12]
 8001c40:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001c44:	683b      	ldr	r3, [r7, #0]
 8001c46:	685b      	ldr	r3, [r3, #4]
 8001c48:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d006      	beq.n	8001c5e <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001c50:	4b38      	ldr	r3, [pc, #224]	; (8001d34 <HAL_GPIO_Init+0x2f0>)
 8001c52:	689a      	ldr	r2, [r3, #8]
 8001c54:	4937      	ldr	r1, [pc, #220]	; (8001d34 <HAL_GPIO_Init+0x2f0>)
 8001c56:	69bb      	ldr	r3, [r7, #24]
 8001c58:	4313      	orrs	r3, r2
 8001c5a:	608b      	str	r3, [r1, #8]
 8001c5c:	e006      	b.n	8001c6c <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001c5e:	4b35      	ldr	r3, [pc, #212]	; (8001d34 <HAL_GPIO_Init+0x2f0>)
 8001c60:	689a      	ldr	r2, [r3, #8]
 8001c62:	69bb      	ldr	r3, [r7, #24]
 8001c64:	43db      	mvns	r3, r3
 8001c66:	4933      	ldr	r1, [pc, #204]	; (8001d34 <HAL_GPIO_Init+0x2f0>)
 8001c68:	4013      	ands	r3, r2
 8001c6a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	685b      	ldr	r3, [r3, #4]
 8001c70:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d006      	beq.n	8001c86 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001c78:	4b2e      	ldr	r3, [pc, #184]	; (8001d34 <HAL_GPIO_Init+0x2f0>)
 8001c7a:	68da      	ldr	r2, [r3, #12]
 8001c7c:	492d      	ldr	r1, [pc, #180]	; (8001d34 <HAL_GPIO_Init+0x2f0>)
 8001c7e:	69bb      	ldr	r3, [r7, #24]
 8001c80:	4313      	orrs	r3, r2
 8001c82:	60cb      	str	r3, [r1, #12]
 8001c84:	e006      	b.n	8001c94 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001c86:	4b2b      	ldr	r3, [pc, #172]	; (8001d34 <HAL_GPIO_Init+0x2f0>)
 8001c88:	68da      	ldr	r2, [r3, #12]
 8001c8a:	69bb      	ldr	r3, [r7, #24]
 8001c8c:	43db      	mvns	r3, r3
 8001c8e:	4929      	ldr	r1, [pc, #164]	; (8001d34 <HAL_GPIO_Init+0x2f0>)
 8001c90:	4013      	ands	r3, r2
 8001c92:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	685b      	ldr	r3, [r3, #4]
 8001c98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d006      	beq.n	8001cae <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001ca0:	4b24      	ldr	r3, [pc, #144]	; (8001d34 <HAL_GPIO_Init+0x2f0>)
 8001ca2:	685a      	ldr	r2, [r3, #4]
 8001ca4:	4923      	ldr	r1, [pc, #140]	; (8001d34 <HAL_GPIO_Init+0x2f0>)
 8001ca6:	69bb      	ldr	r3, [r7, #24]
 8001ca8:	4313      	orrs	r3, r2
 8001caa:	604b      	str	r3, [r1, #4]
 8001cac:	e006      	b.n	8001cbc <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001cae:	4b21      	ldr	r3, [pc, #132]	; (8001d34 <HAL_GPIO_Init+0x2f0>)
 8001cb0:	685a      	ldr	r2, [r3, #4]
 8001cb2:	69bb      	ldr	r3, [r7, #24]
 8001cb4:	43db      	mvns	r3, r3
 8001cb6:	491f      	ldr	r1, [pc, #124]	; (8001d34 <HAL_GPIO_Init+0x2f0>)
 8001cb8:	4013      	ands	r3, r2
 8001cba:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001cbc:	683b      	ldr	r3, [r7, #0]
 8001cbe:	685b      	ldr	r3, [r3, #4]
 8001cc0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d006      	beq.n	8001cd6 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001cc8:	4b1a      	ldr	r3, [pc, #104]	; (8001d34 <HAL_GPIO_Init+0x2f0>)
 8001cca:	681a      	ldr	r2, [r3, #0]
 8001ccc:	4919      	ldr	r1, [pc, #100]	; (8001d34 <HAL_GPIO_Init+0x2f0>)
 8001cce:	69bb      	ldr	r3, [r7, #24]
 8001cd0:	4313      	orrs	r3, r2
 8001cd2:	600b      	str	r3, [r1, #0]
 8001cd4:	e006      	b.n	8001ce4 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001cd6:	4b17      	ldr	r3, [pc, #92]	; (8001d34 <HAL_GPIO_Init+0x2f0>)
 8001cd8:	681a      	ldr	r2, [r3, #0]
 8001cda:	69bb      	ldr	r3, [r7, #24]
 8001cdc:	43db      	mvns	r3, r3
 8001cde:	4915      	ldr	r1, [pc, #84]	; (8001d34 <HAL_GPIO_Init+0x2f0>)
 8001ce0:	4013      	ands	r3, r2
 8001ce2:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001ce4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ce6:	3301      	adds	r3, #1
 8001ce8:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	681a      	ldr	r2, [r3, #0]
 8001cee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cf0:	fa22 f303 	lsr.w	r3, r2, r3
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	f47f aeaf 	bne.w	8001a58 <HAL_GPIO_Init+0x14>
  }
}
 8001cfa:	bf00      	nop
 8001cfc:	bf00      	nop
 8001cfe:	372c      	adds	r7, #44	; 0x2c
 8001d00:	46bd      	mov	sp, r7
 8001d02:	bc80      	pop	{r7}
 8001d04:	4770      	bx	lr
 8001d06:	bf00      	nop
 8001d08:	10320000 	.word	0x10320000
 8001d0c:	10310000 	.word	0x10310000
 8001d10:	10220000 	.word	0x10220000
 8001d14:	10210000 	.word	0x10210000
 8001d18:	10120000 	.word	0x10120000
 8001d1c:	10110000 	.word	0x10110000
 8001d20:	40021000 	.word	0x40021000
 8001d24:	40010000 	.word	0x40010000
 8001d28:	40010800 	.word	0x40010800
 8001d2c:	40010c00 	.word	0x40010c00
 8001d30:	40011000 	.word	0x40011000
 8001d34:	40010400 	.word	0x40010400

08001d38 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	b085      	sub	sp, #20
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
 8001d40:	460b      	mov	r3, r1
 8001d42:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	689a      	ldr	r2, [r3, #8]
 8001d48:	887b      	ldrh	r3, [r7, #2]
 8001d4a:	4013      	ands	r3, r2
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d002      	beq.n	8001d56 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001d50:	2301      	movs	r3, #1
 8001d52:	73fb      	strb	r3, [r7, #15]
 8001d54:	e001      	b.n	8001d5a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001d56:	2300      	movs	r3, #0
 8001d58:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001d5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	3714      	adds	r7, #20
 8001d60:	46bd      	mov	sp, r7
 8001d62:	bc80      	pop	{r7}
 8001d64:	4770      	bx	lr

08001d66 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d66:	b480      	push	{r7}
 8001d68:	b083      	sub	sp, #12
 8001d6a:	af00      	add	r7, sp, #0
 8001d6c:	6078      	str	r0, [r7, #4]
 8001d6e:	460b      	mov	r3, r1
 8001d70:	807b      	strh	r3, [r7, #2]
 8001d72:	4613      	mov	r3, r2
 8001d74:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001d76:	787b      	ldrb	r3, [r7, #1]
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d003      	beq.n	8001d84 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001d7c:	887a      	ldrh	r2, [r7, #2]
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001d82:	e003      	b.n	8001d8c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001d84:	887b      	ldrh	r3, [r7, #2]
 8001d86:	041a      	lsls	r2, r3, #16
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	611a      	str	r2, [r3, #16]
}
 8001d8c:	bf00      	nop
 8001d8e:	370c      	adds	r7, #12
 8001d90:	46bd      	mov	sp, r7
 8001d92:	bc80      	pop	{r7}
 8001d94:	4770      	bx	lr

08001d96 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001d96:	b480      	push	{r7}
 8001d98:	b085      	sub	sp, #20
 8001d9a:	af00      	add	r7, sp, #0
 8001d9c:	6078      	str	r0, [r7, #4]
 8001d9e:	460b      	mov	r3, r1
 8001da0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	68db      	ldr	r3, [r3, #12]
 8001da6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001da8:	887a      	ldrh	r2, [r7, #2]
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	4013      	ands	r3, r2
 8001dae:	041a      	lsls	r2, r3, #16
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	43d9      	mvns	r1, r3
 8001db4:	887b      	ldrh	r3, [r7, #2]
 8001db6:	400b      	ands	r3, r1
 8001db8:	431a      	orrs	r2, r3
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	611a      	str	r2, [r3, #16]
}
 8001dbe:	bf00      	nop
 8001dc0:	3714      	adds	r7, #20
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bc80      	pop	{r7}
 8001dc6:	4770      	bx	lr

08001dc8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b086      	sub	sp, #24
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d101      	bne.n	8001dda <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	e26c      	b.n	80022b4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f003 0301 	and.w	r3, r3, #1
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	f000 8087 	beq.w	8001ef6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001de8:	4b92      	ldr	r3, [pc, #584]	; (8002034 <HAL_RCC_OscConfig+0x26c>)
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	f003 030c 	and.w	r3, r3, #12
 8001df0:	2b04      	cmp	r3, #4
 8001df2:	d00c      	beq.n	8001e0e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001df4:	4b8f      	ldr	r3, [pc, #572]	; (8002034 <HAL_RCC_OscConfig+0x26c>)
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	f003 030c 	and.w	r3, r3, #12
 8001dfc:	2b08      	cmp	r3, #8
 8001dfe:	d112      	bne.n	8001e26 <HAL_RCC_OscConfig+0x5e>
 8001e00:	4b8c      	ldr	r3, [pc, #560]	; (8002034 <HAL_RCC_OscConfig+0x26c>)
 8001e02:	685b      	ldr	r3, [r3, #4]
 8001e04:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e0c:	d10b      	bne.n	8001e26 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e0e:	4b89      	ldr	r3, [pc, #548]	; (8002034 <HAL_RCC_OscConfig+0x26c>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d06c      	beq.n	8001ef4 <HAL_RCC_OscConfig+0x12c>
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	685b      	ldr	r3, [r3, #4]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d168      	bne.n	8001ef4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001e22:	2301      	movs	r3, #1
 8001e24:	e246      	b.n	80022b4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	685b      	ldr	r3, [r3, #4]
 8001e2a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e2e:	d106      	bne.n	8001e3e <HAL_RCC_OscConfig+0x76>
 8001e30:	4b80      	ldr	r3, [pc, #512]	; (8002034 <HAL_RCC_OscConfig+0x26c>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	4a7f      	ldr	r2, [pc, #508]	; (8002034 <HAL_RCC_OscConfig+0x26c>)
 8001e36:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e3a:	6013      	str	r3, [r2, #0]
 8001e3c:	e02e      	b.n	8001e9c <HAL_RCC_OscConfig+0xd4>
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	685b      	ldr	r3, [r3, #4]
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d10c      	bne.n	8001e60 <HAL_RCC_OscConfig+0x98>
 8001e46:	4b7b      	ldr	r3, [pc, #492]	; (8002034 <HAL_RCC_OscConfig+0x26c>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	4a7a      	ldr	r2, [pc, #488]	; (8002034 <HAL_RCC_OscConfig+0x26c>)
 8001e4c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e50:	6013      	str	r3, [r2, #0]
 8001e52:	4b78      	ldr	r3, [pc, #480]	; (8002034 <HAL_RCC_OscConfig+0x26c>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	4a77      	ldr	r2, [pc, #476]	; (8002034 <HAL_RCC_OscConfig+0x26c>)
 8001e58:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e5c:	6013      	str	r3, [r2, #0]
 8001e5e:	e01d      	b.n	8001e9c <HAL_RCC_OscConfig+0xd4>
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	685b      	ldr	r3, [r3, #4]
 8001e64:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001e68:	d10c      	bne.n	8001e84 <HAL_RCC_OscConfig+0xbc>
 8001e6a:	4b72      	ldr	r3, [pc, #456]	; (8002034 <HAL_RCC_OscConfig+0x26c>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	4a71      	ldr	r2, [pc, #452]	; (8002034 <HAL_RCC_OscConfig+0x26c>)
 8001e70:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001e74:	6013      	str	r3, [r2, #0]
 8001e76:	4b6f      	ldr	r3, [pc, #444]	; (8002034 <HAL_RCC_OscConfig+0x26c>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	4a6e      	ldr	r2, [pc, #440]	; (8002034 <HAL_RCC_OscConfig+0x26c>)
 8001e7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e80:	6013      	str	r3, [r2, #0]
 8001e82:	e00b      	b.n	8001e9c <HAL_RCC_OscConfig+0xd4>
 8001e84:	4b6b      	ldr	r3, [pc, #428]	; (8002034 <HAL_RCC_OscConfig+0x26c>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	4a6a      	ldr	r2, [pc, #424]	; (8002034 <HAL_RCC_OscConfig+0x26c>)
 8001e8a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e8e:	6013      	str	r3, [r2, #0]
 8001e90:	4b68      	ldr	r3, [pc, #416]	; (8002034 <HAL_RCC_OscConfig+0x26c>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	4a67      	ldr	r2, [pc, #412]	; (8002034 <HAL_RCC_OscConfig+0x26c>)
 8001e96:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e9a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d013      	beq.n	8001ecc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ea4:	f7ff fcb6 	bl	8001814 <HAL_GetTick>
 8001ea8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001eaa:	e008      	b.n	8001ebe <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001eac:	f7ff fcb2 	bl	8001814 <HAL_GetTick>
 8001eb0:	4602      	mov	r2, r0
 8001eb2:	693b      	ldr	r3, [r7, #16]
 8001eb4:	1ad3      	subs	r3, r2, r3
 8001eb6:	2b64      	cmp	r3, #100	; 0x64
 8001eb8:	d901      	bls.n	8001ebe <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001eba:	2303      	movs	r3, #3
 8001ebc:	e1fa      	b.n	80022b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ebe:	4b5d      	ldr	r3, [pc, #372]	; (8002034 <HAL_RCC_OscConfig+0x26c>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d0f0      	beq.n	8001eac <HAL_RCC_OscConfig+0xe4>
 8001eca:	e014      	b.n	8001ef6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ecc:	f7ff fca2 	bl	8001814 <HAL_GetTick>
 8001ed0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ed2:	e008      	b.n	8001ee6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ed4:	f7ff fc9e 	bl	8001814 <HAL_GetTick>
 8001ed8:	4602      	mov	r2, r0
 8001eda:	693b      	ldr	r3, [r7, #16]
 8001edc:	1ad3      	subs	r3, r2, r3
 8001ede:	2b64      	cmp	r3, #100	; 0x64
 8001ee0:	d901      	bls.n	8001ee6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001ee2:	2303      	movs	r3, #3
 8001ee4:	e1e6      	b.n	80022b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ee6:	4b53      	ldr	r3, [pc, #332]	; (8002034 <HAL_RCC_OscConfig+0x26c>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d1f0      	bne.n	8001ed4 <HAL_RCC_OscConfig+0x10c>
 8001ef2:	e000      	b.n	8001ef6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ef4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f003 0302 	and.w	r3, r3, #2
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d063      	beq.n	8001fca <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f02:	4b4c      	ldr	r3, [pc, #304]	; (8002034 <HAL_RCC_OscConfig+0x26c>)
 8001f04:	685b      	ldr	r3, [r3, #4]
 8001f06:	f003 030c 	and.w	r3, r3, #12
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d00b      	beq.n	8001f26 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001f0e:	4b49      	ldr	r3, [pc, #292]	; (8002034 <HAL_RCC_OscConfig+0x26c>)
 8001f10:	685b      	ldr	r3, [r3, #4]
 8001f12:	f003 030c 	and.w	r3, r3, #12
 8001f16:	2b08      	cmp	r3, #8
 8001f18:	d11c      	bne.n	8001f54 <HAL_RCC_OscConfig+0x18c>
 8001f1a:	4b46      	ldr	r3, [pc, #280]	; (8002034 <HAL_RCC_OscConfig+0x26c>)
 8001f1c:	685b      	ldr	r3, [r3, #4]
 8001f1e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d116      	bne.n	8001f54 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f26:	4b43      	ldr	r3, [pc, #268]	; (8002034 <HAL_RCC_OscConfig+0x26c>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f003 0302 	and.w	r3, r3, #2
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d005      	beq.n	8001f3e <HAL_RCC_OscConfig+0x176>
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	691b      	ldr	r3, [r3, #16]
 8001f36:	2b01      	cmp	r3, #1
 8001f38:	d001      	beq.n	8001f3e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	e1ba      	b.n	80022b4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f3e:	4b3d      	ldr	r3, [pc, #244]	; (8002034 <HAL_RCC_OscConfig+0x26c>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	695b      	ldr	r3, [r3, #20]
 8001f4a:	00db      	lsls	r3, r3, #3
 8001f4c:	4939      	ldr	r1, [pc, #228]	; (8002034 <HAL_RCC_OscConfig+0x26c>)
 8001f4e:	4313      	orrs	r3, r2
 8001f50:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f52:	e03a      	b.n	8001fca <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	691b      	ldr	r3, [r3, #16]
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d020      	beq.n	8001f9e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f5c:	4b36      	ldr	r3, [pc, #216]	; (8002038 <HAL_RCC_OscConfig+0x270>)
 8001f5e:	2201      	movs	r2, #1
 8001f60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f62:	f7ff fc57 	bl	8001814 <HAL_GetTick>
 8001f66:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f68:	e008      	b.n	8001f7c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f6a:	f7ff fc53 	bl	8001814 <HAL_GetTick>
 8001f6e:	4602      	mov	r2, r0
 8001f70:	693b      	ldr	r3, [r7, #16]
 8001f72:	1ad3      	subs	r3, r2, r3
 8001f74:	2b02      	cmp	r3, #2
 8001f76:	d901      	bls.n	8001f7c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001f78:	2303      	movs	r3, #3
 8001f7a:	e19b      	b.n	80022b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f7c:	4b2d      	ldr	r3, [pc, #180]	; (8002034 <HAL_RCC_OscConfig+0x26c>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f003 0302 	and.w	r3, r3, #2
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d0f0      	beq.n	8001f6a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f88:	4b2a      	ldr	r3, [pc, #168]	; (8002034 <HAL_RCC_OscConfig+0x26c>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	695b      	ldr	r3, [r3, #20]
 8001f94:	00db      	lsls	r3, r3, #3
 8001f96:	4927      	ldr	r1, [pc, #156]	; (8002034 <HAL_RCC_OscConfig+0x26c>)
 8001f98:	4313      	orrs	r3, r2
 8001f9a:	600b      	str	r3, [r1, #0]
 8001f9c:	e015      	b.n	8001fca <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f9e:	4b26      	ldr	r3, [pc, #152]	; (8002038 <HAL_RCC_OscConfig+0x270>)
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fa4:	f7ff fc36 	bl	8001814 <HAL_GetTick>
 8001fa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001faa:	e008      	b.n	8001fbe <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fac:	f7ff fc32 	bl	8001814 <HAL_GetTick>
 8001fb0:	4602      	mov	r2, r0
 8001fb2:	693b      	ldr	r3, [r7, #16]
 8001fb4:	1ad3      	subs	r3, r2, r3
 8001fb6:	2b02      	cmp	r3, #2
 8001fb8:	d901      	bls.n	8001fbe <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001fba:	2303      	movs	r3, #3
 8001fbc:	e17a      	b.n	80022b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fbe:	4b1d      	ldr	r3, [pc, #116]	; (8002034 <HAL_RCC_OscConfig+0x26c>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f003 0302 	and.w	r3, r3, #2
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d1f0      	bne.n	8001fac <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f003 0308 	and.w	r3, r3, #8
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d03a      	beq.n	800204c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	699b      	ldr	r3, [r3, #24]
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d019      	beq.n	8002012 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001fde:	4b17      	ldr	r3, [pc, #92]	; (800203c <HAL_RCC_OscConfig+0x274>)
 8001fe0:	2201      	movs	r2, #1
 8001fe2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fe4:	f7ff fc16 	bl	8001814 <HAL_GetTick>
 8001fe8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fea:	e008      	b.n	8001ffe <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001fec:	f7ff fc12 	bl	8001814 <HAL_GetTick>
 8001ff0:	4602      	mov	r2, r0
 8001ff2:	693b      	ldr	r3, [r7, #16]
 8001ff4:	1ad3      	subs	r3, r2, r3
 8001ff6:	2b02      	cmp	r3, #2
 8001ff8:	d901      	bls.n	8001ffe <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001ffa:	2303      	movs	r3, #3
 8001ffc:	e15a      	b.n	80022b4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ffe:	4b0d      	ldr	r3, [pc, #52]	; (8002034 <HAL_RCC_OscConfig+0x26c>)
 8002000:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002002:	f003 0302 	and.w	r3, r3, #2
 8002006:	2b00      	cmp	r3, #0
 8002008:	d0f0      	beq.n	8001fec <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800200a:	2001      	movs	r0, #1
 800200c:	f000 fa9a 	bl	8002544 <RCC_Delay>
 8002010:	e01c      	b.n	800204c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002012:	4b0a      	ldr	r3, [pc, #40]	; (800203c <HAL_RCC_OscConfig+0x274>)
 8002014:	2200      	movs	r2, #0
 8002016:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002018:	f7ff fbfc 	bl	8001814 <HAL_GetTick>
 800201c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800201e:	e00f      	b.n	8002040 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002020:	f7ff fbf8 	bl	8001814 <HAL_GetTick>
 8002024:	4602      	mov	r2, r0
 8002026:	693b      	ldr	r3, [r7, #16]
 8002028:	1ad3      	subs	r3, r2, r3
 800202a:	2b02      	cmp	r3, #2
 800202c:	d908      	bls.n	8002040 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800202e:	2303      	movs	r3, #3
 8002030:	e140      	b.n	80022b4 <HAL_RCC_OscConfig+0x4ec>
 8002032:	bf00      	nop
 8002034:	40021000 	.word	0x40021000
 8002038:	42420000 	.word	0x42420000
 800203c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002040:	4b9e      	ldr	r3, [pc, #632]	; (80022bc <HAL_RCC_OscConfig+0x4f4>)
 8002042:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002044:	f003 0302 	and.w	r3, r3, #2
 8002048:	2b00      	cmp	r3, #0
 800204a:	d1e9      	bne.n	8002020 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f003 0304 	and.w	r3, r3, #4
 8002054:	2b00      	cmp	r3, #0
 8002056:	f000 80a6 	beq.w	80021a6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800205a:	2300      	movs	r3, #0
 800205c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800205e:	4b97      	ldr	r3, [pc, #604]	; (80022bc <HAL_RCC_OscConfig+0x4f4>)
 8002060:	69db      	ldr	r3, [r3, #28]
 8002062:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002066:	2b00      	cmp	r3, #0
 8002068:	d10d      	bne.n	8002086 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800206a:	4b94      	ldr	r3, [pc, #592]	; (80022bc <HAL_RCC_OscConfig+0x4f4>)
 800206c:	69db      	ldr	r3, [r3, #28]
 800206e:	4a93      	ldr	r2, [pc, #588]	; (80022bc <HAL_RCC_OscConfig+0x4f4>)
 8002070:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002074:	61d3      	str	r3, [r2, #28]
 8002076:	4b91      	ldr	r3, [pc, #580]	; (80022bc <HAL_RCC_OscConfig+0x4f4>)
 8002078:	69db      	ldr	r3, [r3, #28]
 800207a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800207e:	60bb      	str	r3, [r7, #8]
 8002080:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002082:	2301      	movs	r3, #1
 8002084:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002086:	4b8e      	ldr	r3, [pc, #568]	; (80022c0 <HAL_RCC_OscConfig+0x4f8>)
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800208e:	2b00      	cmp	r3, #0
 8002090:	d118      	bne.n	80020c4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002092:	4b8b      	ldr	r3, [pc, #556]	; (80022c0 <HAL_RCC_OscConfig+0x4f8>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	4a8a      	ldr	r2, [pc, #552]	; (80022c0 <HAL_RCC_OscConfig+0x4f8>)
 8002098:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800209c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800209e:	f7ff fbb9 	bl	8001814 <HAL_GetTick>
 80020a2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020a4:	e008      	b.n	80020b8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020a6:	f7ff fbb5 	bl	8001814 <HAL_GetTick>
 80020aa:	4602      	mov	r2, r0
 80020ac:	693b      	ldr	r3, [r7, #16]
 80020ae:	1ad3      	subs	r3, r2, r3
 80020b0:	2b64      	cmp	r3, #100	; 0x64
 80020b2:	d901      	bls.n	80020b8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80020b4:	2303      	movs	r3, #3
 80020b6:	e0fd      	b.n	80022b4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020b8:	4b81      	ldr	r3, [pc, #516]	; (80022c0 <HAL_RCC_OscConfig+0x4f8>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d0f0      	beq.n	80020a6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	68db      	ldr	r3, [r3, #12]
 80020c8:	2b01      	cmp	r3, #1
 80020ca:	d106      	bne.n	80020da <HAL_RCC_OscConfig+0x312>
 80020cc:	4b7b      	ldr	r3, [pc, #492]	; (80022bc <HAL_RCC_OscConfig+0x4f4>)
 80020ce:	6a1b      	ldr	r3, [r3, #32]
 80020d0:	4a7a      	ldr	r2, [pc, #488]	; (80022bc <HAL_RCC_OscConfig+0x4f4>)
 80020d2:	f043 0301 	orr.w	r3, r3, #1
 80020d6:	6213      	str	r3, [r2, #32]
 80020d8:	e02d      	b.n	8002136 <HAL_RCC_OscConfig+0x36e>
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	68db      	ldr	r3, [r3, #12]
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d10c      	bne.n	80020fc <HAL_RCC_OscConfig+0x334>
 80020e2:	4b76      	ldr	r3, [pc, #472]	; (80022bc <HAL_RCC_OscConfig+0x4f4>)
 80020e4:	6a1b      	ldr	r3, [r3, #32]
 80020e6:	4a75      	ldr	r2, [pc, #468]	; (80022bc <HAL_RCC_OscConfig+0x4f4>)
 80020e8:	f023 0301 	bic.w	r3, r3, #1
 80020ec:	6213      	str	r3, [r2, #32]
 80020ee:	4b73      	ldr	r3, [pc, #460]	; (80022bc <HAL_RCC_OscConfig+0x4f4>)
 80020f0:	6a1b      	ldr	r3, [r3, #32]
 80020f2:	4a72      	ldr	r2, [pc, #456]	; (80022bc <HAL_RCC_OscConfig+0x4f4>)
 80020f4:	f023 0304 	bic.w	r3, r3, #4
 80020f8:	6213      	str	r3, [r2, #32]
 80020fa:	e01c      	b.n	8002136 <HAL_RCC_OscConfig+0x36e>
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	68db      	ldr	r3, [r3, #12]
 8002100:	2b05      	cmp	r3, #5
 8002102:	d10c      	bne.n	800211e <HAL_RCC_OscConfig+0x356>
 8002104:	4b6d      	ldr	r3, [pc, #436]	; (80022bc <HAL_RCC_OscConfig+0x4f4>)
 8002106:	6a1b      	ldr	r3, [r3, #32]
 8002108:	4a6c      	ldr	r2, [pc, #432]	; (80022bc <HAL_RCC_OscConfig+0x4f4>)
 800210a:	f043 0304 	orr.w	r3, r3, #4
 800210e:	6213      	str	r3, [r2, #32]
 8002110:	4b6a      	ldr	r3, [pc, #424]	; (80022bc <HAL_RCC_OscConfig+0x4f4>)
 8002112:	6a1b      	ldr	r3, [r3, #32]
 8002114:	4a69      	ldr	r2, [pc, #420]	; (80022bc <HAL_RCC_OscConfig+0x4f4>)
 8002116:	f043 0301 	orr.w	r3, r3, #1
 800211a:	6213      	str	r3, [r2, #32]
 800211c:	e00b      	b.n	8002136 <HAL_RCC_OscConfig+0x36e>
 800211e:	4b67      	ldr	r3, [pc, #412]	; (80022bc <HAL_RCC_OscConfig+0x4f4>)
 8002120:	6a1b      	ldr	r3, [r3, #32]
 8002122:	4a66      	ldr	r2, [pc, #408]	; (80022bc <HAL_RCC_OscConfig+0x4f4>)
 8002124:	f023 0301 	bic.w	r3, r3, #1
 8002128:	6213      	str	r3, [r2, #32]
 800212a:	4b64      	ldr	r3, [pc, #400]	; (80022bc <HAL_RCC_OscConfig+0x4f4>)
 800212c:	6a1b      	ldr	r3, [r3, #32]
 800212e:	4a63      	ldr	r2, [pc, #396]	; (80022bc <HAL_RCC_OscConfig+0x4f4>)
 8002130:	f023 0304 	bic.w	r3, r3, #4
 8002134:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	68db      	ldr	r3, [r3, #12]
 800213a:	2b00      	cmp	r3, #0
 800213c:	d015      	beq.n	800216a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800213e:	f7ff fb69 	bl	8001814 <HAL_GetTick>
 8002142:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002144:	e00a      	b.n	800215c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002146:	f7ff fb65 	bl	8001814 <HAL_GetTick>
 800214a:	4602      	mov	r2, r0
 800214c:	693b      	ldr	r3, [r7, #16]
 800214e:	1ad3      	subs	r3, r2, r3
 8002150:	f241 3288 	movw	r2, #5000	; 0x1388
 8002154:	4293      	cmp	r3, r2
 8002156:	d901      	bls.n	800215c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002158:	2303      	movs	r3, #3
 800215a:	e0ab      	b.n	80022b4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800215c:	4b57      	ldr	r3, [pc, #348]	; (80022bc <HAL_RCC_OscConfig+0x4f4>)
 800215e:	6a1b      	ldr	r3, [r3, #32]
 8002160:	f003 0302 	and.w	r3, r3, #2
 8002164:	2b00      	cmp	r3, #0
 8002166:	d0ee      	beq.n	8002146 <HAL_RCC_OscConfig+0x37e>
 8002168:	e014      	b.n	8002194 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800216a:	f7ff fb53 	bl	8001814 <HAL_GetTick>
 800216e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002170:	e00a      	b.n	8002188 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002172:	f7ff fb4f 	bl	8001814 <HAL_GetTick>
 8002176:	4602      	mov	r2, r0
 8002178:	693b      	ldr	r3, [r7, #16]
 800217a:	1ad3      	subs	r3, r2, r3
 800217c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002180:	4293      	cmp	r3, r2
 8002182:	d901      	bls.n	8002188 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002184:	2303      	movs	r3, #3
 8002186:	e095      	b.n	80022b4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002188:	4b4c      	ldr	r3, [pc, #304]	; (80022bc <HAL_RCC_OscConfig+0x4f4>)
 800218a:	6a1b      	ldr	r3, [r3, #32]
 800218c:	f003 0302 	and.w	r3, r3, #2
 8002190:	2b00      	cmp	r3, #0
 8002192:	d1ee      	bne.n	8002172 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002194:	7dfb      	ldrb	r3, [r7, #23]
 8002196:	2b01      	cmp	r3, #1
 8002198:	d105      	bne.n	80021a6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800219a:	4b48      	ldr	r3, [pc, #288]	; (80022bc <HAL_RCC_OscConfig+0x4f4>)
 800219c:	69db      	ldr	r3, [r3, #28]
 800219e:	4a47      	ldr	r2, [pc, #284]	; (80022bc <HAL_RCC_OscConfig+0x4f4>)
 80021a0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80021a4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	69db      	ldr	r3, [r3, #28]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	f000 8081 	beq.w	80022b2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80021b0:	4b42      	ldr	r3, [pc, #264]	; (80022bc <HAL_RCC_OscConfig+0x4f4>)
 80021b2:	685b      	ldr	r3, [r3, #4]
 80021b4:	f003 030c 	and.w	r3, r3, #12
 80021b8:	2b08      	cmp	r3, #8
 80021ba:	d061      	beq.n	8002280 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	69db      	ldr	r3, [r3, #28]
 80021c0:	2b02      	cmp	r3, #2
 80021c2:	d146      	bne.n	8002252 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021c4:	4b3f      	ldr	r3, [pc, #252]	; (80022c4 <HAL_RCC_OscConfig+0x4fc>)
 80021c6:	2200      	movs	r2, #0
 80021c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021ca:	f7ff fb23 	bl	8001814 <HAL_GetTick>
 80021ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021d0:	e008      	b.n	80021e4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021d2:	f7ff fb1f 	bl	8001814 <HAL_GetTick>
 80021d6:	4602      	mov	r2, r0
 80021d8:	693b      	ldr	r3, [r7, #16]
 80021da:	1ad3      	subs	r3, r2, r3
 80021dc:	2b02      	cmp	r3, #2
 80021de:	d901      	bls.n	80021e4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80021e0:	2303      	movs	r3, #3
 80021e2:	e067      	b.n	80022b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021e4:	4b35      	ldr	r3, [pc, #212]	; (80022bc <HAL_RCC_OscConfig+0x4f4>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d1f0      	bne.n	80021d2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	6a1b      	ldr	r3, [r3, #32]
 80021f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021f8:	d108      	bne.n	800220c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80021fa:	4b30      	ldr	r3, [pc, #192]	; (80022bc <HAL_RCC_OscConfig+0x4f4>)
 80021fc:	685b      	ldr	r3, [r3, #4]
 80021fe:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	689b      	ldr	r3, [r3, #8]
 8002206:	492d      	ldr	r1, [pc, #180]	; (80022bc <HAL_RCC_OscConfig+0x4f4>)
 8002208:	4313      	orrs	r3, r2
 800220a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800220c:	4b2b      	ldr	r3, [pc, #172]	; (80022bc <HAL_RCC_OscConfig+0x4f4>)
 800220e:	685b      	ldr	r3, [r3, #4]
 8002210:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6a19      	ldr	r1, [r3, #32]
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800221c:	430b      	orrs	r3, r1
 800221e:	4927      	ldr	r1, [pc, #156]	; (80022bc <HAL_RCC_OscConfig+0x4f4>)
 8002220:	4313      	orrs	r3, r2
 8002222:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002224:	4b27      	ldr	r3, [pc, #156]	; (80022c4 <HAL_RCC_OscConfig+0x4fc>)
 8002226:	2201      	movs	r2, #1
 8002228:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800222a:	f7ff faf3 	bl	8001814 <HAL_GetTick>
 800222e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002230:	e008      	b.n	8002244 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002232:	f7ff faef 	bl	8001814 <HAL_GetTick>
 8002236:	4602      	mov	r2, r0
 8002238:	693b      	ldr	r3, [r7, #16]
 800223a:	1ad3      	subs	r3, r2, r3
 800223c:	2b02      	cmp	r3, #2
 800223e:	d901      	bls.n	8002244 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002240:	2303      	movs	r3, #3
 8002242:	e037      	b.n	80022b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002244:	4b1d      	ldr	r3, [pc, #116]	; (80022bc <HAL_RCC_OscConfig+0x4f4>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800224c:	2b00      	cmp	r3, #0
 800224e:	d0f0      	beq.n	8002232 <HAL_RCC_OscConfig+0x46a>
 8002250:	e02f      	b.n	80022b2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002252:	4b1c      	ldr	r3, [pc, #112]	; (80022c4 <HAL_RCC_OscConfig+0x4fc>)
 8002254:	2200      	movs	r2, #0
 8002256:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002258:	f7ff fadc 	bl	8001814 <HAL_GetTick>
 800225c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800225e:	e008      	b.n	8002272 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002260:	f7ff fad8 	bl	8001814 <HAL_GetTick>
 8002264:	4602      	mov	r2, r0
 8002266:	693b      	ldr	r3, [r7, #16]
 8002268:	1ad3      	subs	r3, r2, r3
 800226a:	2b02      	cmp	r3, #2
 800226c:	d901      	bls.n	8002272 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800226e:	2303      	movs	r3, #3
 8002270:	e020      	b.n	80022b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002272:	4b12      	ldr	r3, [pc, #72]	; (80022bc <HAL_RCC_OscConfig+0x4f4>)
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800227a:	2b00      	cmp	r3, #0
 800227c:	d1f0      	bne.n	8002260 <HAL_RCC_OscConfig+0x498>
 800227e:	e018      	b.n	80022b2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	69db      	ldr	r3, [r3, #28]
 8002284:	2b01      	cmp	r3, #1
 8002286:	d101      	bne.n	800228c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002288:	2301      	movs	r3, #1
 800228a:	e013      	b.n	80022b4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800228c:	4b0b      	ldr	r3, [pc, #44]	; (80022bc <HAL_RCC_OscConfig+0x4f4>)
 800228e:	685b      	ldr	r3, [r3, #4]
 8002290:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6a1b      	ldr	r3, [r3, #32]
 800229c:	429a      	cmp	r2, r3
 800229e:	d106      	bne.n	80022ae <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022aa:	429a      	cmp	r2, r3
 80022ac:	d001      	beq.n	80022b2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80022ae:	2301      	movs	r3, #1
 80022b0:	e000      	b.n	80022b4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80022b2:	2300      	movs	r3, #0
}
 80022b4:	4618      	mov	r0, r3
 80022b6:	3718      	adds	r7, #24
 80022b8:	46bd      	mov	sp, r7
 80022ba:	bd80      	pop	{r7, pc}
 80022bc:	40021000 	.word	0x40021000
 80022c0:	40007000 	.word	0x40007000
 80022c4:	42420060 	.word	0x42420060

080022c8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b084      	sub	sp, #16
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
 80022d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d101      	bne.n	80022dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80022d8:	2301      	movs	r3, #1
 80022da:	e0d0      	b.n	800247e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80022dc:	4b6a      	ldr	r3, [pc, #424]	; (8002488 <HAL_RCC_ClockConfig+0x1c0>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f003 0307 	and.w	r3, r3, #7
 80022e4:	683a      	ldr	r2, [r7, #0]
 80022e6:	429a      	cmp	r2, r3
 80022e8:	d910      	bls.n	800230c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022ea:	4b67      	ldr	r3, [pc, #412]	; (8002488 <HAL_RCC_ClockConfig+0x1c0>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f023 0207 	bic.w	r2, r3, #7
 80022f2:	4965      	ldr	r1, [pc, #404]	; (8002488 <HAL_RCC_ClockConfig+0x1c0>)
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	4313      	orrs	r3, r2
 80022f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022fa:	4b63      	ldr	r3, [pc, #396]	; (8002488 <HAL_RCC_ClockConfig+0x1c0>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f003 0307 	and.w	r3, r3, #7
 8002302:	683a      	ldr	r2, [r7, #0]
 8002304:	429a      	cmp	r2, r3
 8002306:	d001      	beq.n	800230c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002308:	2301      	movs	r3, #1
 800230a:	e0b8      	b.n	800247e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f003 0302 	and.w	r3, r3, #2
 8002314:	2b00      	cmp	r3, #0
 8002316:	d020      	beq.n	800235a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f003 0304 	and.w	r3, r3, #4
 8002320:	2b00      	cmp	r3, #0
 8002322:	d005      	beq.n	8002330 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002324:	4b59      	ldr	r3, [pc, #356]	; (800248c <HAL_RCC_ClockConfig+0x1c4>)
 8002326:	685b      	ldr	r3, [r3, #4]
 8002328:	4a58      	ldr	r2, [pc, #352]	; (800248c <HAL_RCC_ClockConfig+0x1c4>)
 800232a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800232e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f003 0308 	and.w	r3, r3, #8
 8002338:	2b00      	cmp	r3, #0
 800233a:	d005      	beq.n	8002348 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800233c:	4b53      	ldr	r3, [pc, #332]	; (800248c <HAL_RCC_ClockConfig+0x1c4>)
 800233e:	685b      	ldr	r3, [r3, #4]
 8002340:	4a52      	ldr	r2, [pc, #328]	; (800248c <HAL_RCC_ClockConfig+0x1c4>)
 8002342:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002346:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002348:	4b50      	ldr	r3, [pc, #320]	; (800248c <HAL_RCC_ClockConfig+0x1c4>)
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	689b      	ldr	r3, [r3, #8]
 8002354:	494d      	ldr	r1, [pc, #308]	; (800248c <HAL_RCC_ClockConfig+0x1c4>)
 8002356:	4313      	orrs	r3, r2
 8002358:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f003 0301 	and.w	r3, r3, #1
 8002362:	2b00      	cmp	r3, #0
 8002364:	d040      	beq.n	80023e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	685b      	ldr	r3, [r3, #4]
 800236a:	2b01      	cmp	r3, #1
 800236c:	d107      	bne.n	800237e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800236e:	4b47      	ldr	r3, [pc, #284]	; (800248c <HAL_RCC_ClockConfig+0x1c4>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002376:	2b00      	cmp	r3, #0
 8002378:	d115      	bne.n	80023a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800237a:	2301      	movs	r3, #1
 800237c:	e07f      	b.n	800247e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	685b      	ldr	r3, [r3, #4]
 8002382:	2b02      	cmp	r3, #2
 8002384:	d107      	bne.n	8002396 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002386:	4b41      	ldr	r3, [pc, #260]	; (800248c <HAL_RCC_ClockConfig+0x1c4>)
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800238e:	2b00      	cmp	r3, #0
 8002390:	d109      	bne.n	80023a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002392:	2301      	movs	r3, #1
 8002394:	e073      	b.n	800247e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002396:	4b3d      	ldr	r3, [pc, #244]	; (800248c <HAL_RCC_ClockConfig+0x1c4>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f003 0302 	and.w	r3, r3, #2
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d101      	bne.n	80023a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023a2:	2301      	movs	r3, #1
 80023a4:	e06b      	b.n	800247e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80023a6:	4b39      	ldr	r3, [pc, #228]	; (800248c <HAL_RCC_ClockConfig+0x1c4>)
 80023a8:	685b      	ldr	r3, [r3, #4]
 80023aa:	f023 0203 	bic.w	r2, r3, #3
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	685b      	ldr	r3, [r3, #4]
 80023b2:	4936      	ldr	r1, [pc, #216]	; (800248c <HAL_RCC_ClockConfig+0x1c4>)
 80023b4:	4313      	orrs	r3, r2
 80023b6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80023b8:	f7ff fa2c 	bl	8001814 <HAL_GetTick>
 80023bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023be:	e00a      	b.n	80023d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023c0:	f7ff fa28 	bl	8001814 <HAL_GetTick>
 80023c4:	4602      	mov	r2, r0
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	1ad3      	subs	r3, r2, r3
 80023ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d901      	bls.n	80023d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80023d2:	2303      	movs	r3, #3
 80023d4:	e053      	b.n	800247e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023d6:	4b2d      	ldr	r3, [pc, #180]	; (800248c <HAL_RCC_ClockConfig+0x1c4>)
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	f003 020c 	and.w	r2, r3, #12
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	685b      	ldr	r3, [r3, #4]
 80023e2:	009b      	lsls	r3, r3, #2
 80023e4:	429a      	cmp	r2, r3
 80023e6:	d1eb      	bne.n	80023c0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80023e8:	4b27      	ldr	r3, [pc, #156]	; (8002488 <HAL_RCC_ClockConfig+0x1c0>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f003 0307 	and.w	r3, r3, #7
 80023f0:	683a      	ldr	r2, [r7, #0]
 80023f2:	429a      	cmp	r2, r3
 80023f4:	d210      	bcs.n	8002418 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023f6:	4b24      	ldr	r3, [pc, #144]	; (8002488 <HAL_RCC_ClockConfig+0x1c0>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f023 0207 	bic.w	r2, r3, #7
 80023fe:	4922      	ldr	r1, [pc, #136]	; (8002488 <HAL_RCC_ClockConfig+0x1c0>)
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	4313      	orrs	r3, r2
 8002404:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002406:	4b20      	ldr	r3, [pc, #128]	; (8002488 <HAL_RCC_ClockConfig+0x1c0>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f003 0307 	and.w	r3, r3, #7
 800240e:	683a      	ldr	r2, [r7, #0]
 8002410:	429a      	cmp	r2, r3
 8002412:	d001      	beq.n	8002418 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002414:	2301      	movs	r3, #1
 8002416:	e032      	b.n	800247e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f003 0304 	and.w	r3, r3, #4
 8002420:	2b00      	cmp	r3, #0
 8002422:	d008      	beq.n	8002436 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002424:	4b19      	ldr	r3, [pc, #100]	; (800248c <HAL_RCC_ClockConfig+0x1c4>)
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	68db      	ldr	r3, [r3, #12]
 8002430:	4916      	ldr	r1, [pc, #88]	; (800248c <HAL_RCC_ClockConfig+0x1c4>)
 8002432:	4313      	orrs	r3, r2
 8002434:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f003 0308 	and.w	r3, r3, #8
 800243e:	2b00      	cmp	r3, #0
 8002440:	d009      	beq.n	8002456 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002442:	4b12      	ldr	r3, [pc, #72]	; (800248c <HAL_RCC_ClockConfig+0x1c4>)
 8002444:	685b      	ldr	r3, [r3, #4]
 8002446:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	691b      	ldr	r3, [r3, #16]
 800244e:	00db      	lsls	r3, r3, #3
 8002450:	490e      	ldr	r1, [pc, #56]	; (800248c <HAL_RCC_ClockConfig+0x1c4>)
 8002452:	4313      	orrs	r3, r2
 8002454:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002456:	f000 f821 	bl	800249c <HAL_RCC_GetSysClockFreq>
 800245a:	4602      	mov	r2, r0
 800245c:	4b0b      	ldr	r3, [pc, #44]	; (800248c <HAL_RCC_ClockConfig+0x1c4>)
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	091b      	lsrs	r3, r3, #4
 8002462:	f003 030f 	and.w	r3, r3, #15
 8002466:	490a      	ldr	r1, [pc, #40]	; (8002490 <HAL_RCC_ClockConfig+0x1c8>)
 8002468:	5ccb      	ldrb	r3, [r1, r3]
 800246a:	fa22 f303 	lsr.w	r3, r2, r3
 800246e:	4a09      	ldr	r2, [pc, #36]	; (8002494 <HAL_RCC_ClockConfig+0x1cc>)
 8002470:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002472:	4b09      	ldr	r3, [pc, #36]	; (8002498 <HAL_RCC_ClockConfig+0x1d0>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4618      	mov	r0, r3
 8002478:	f7ff f98a 	bl	8001790 <HAL_InitTick>

  return HAL_OK;
 800247c:	2300      	movs	r3, #0
}
 800247e:	4618      	mov	r0, r3
 8002480:	3710      	adds	r7, #16
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	40022000 	.word	0x40022000
 800248c:	40021000 	.word	0x40021000
 8002490:	08002f5c 	.word	0x08002f5c
 8002494:	20000008 	.word	0x20000008
 8002498:	2000000c 	.word	0x2000000c

0800249c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800249c:	b480      	push	{r7}
 800249e:	b087      	sub	sp, #28
 80024a0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80024a2:	2300      	movs	r3, #0
 80024a4:	60fb      	str	r3, [r7, #12]
 80024a6:	2300      	movs	r3, #0
 80024a8:	60bb      	str	r3, [r7, #8]
 80024aa:	2300      	movs	r3, #0
 80024ac:	617b      	str	r3, [r7, #20]
 80024ae:	2300      	movs	r3, #0
 80024b0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80024b2:	2300      	movs	r3, #0
 80024b4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80024b6:	4b1e      	ldr	r3, [pc, #120]	; (8002530 <HAL_RCC_GetSysClockFreq+0x94>)
 80024b8:	685b      	ldr	r3, [r3, #4]
 80024ba:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	f003 030c 	and.w	r3, r3, #12
 80024c2:	2b04      	cmp	r3, #4
 80024c4:	d002      	beq.n	80024cc <HAL_RCC_GetSysClockFreq+0x30>
 80024c6:	2b08      	cmp	r3, #8
 80024c8:	d003      	beq.n	80024d2 <HAL_RCC_GetSysClockFreq+0x36>
 80024ca:	e027      	b.n	800251c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80024cc:	4b19      	ldr	r3, [pc, #100]	; (8002534 <HAL_RCC_GetSysClockFreq+0x98>)
 80024ce:	613b      	str	r3, [r7, #16]
      break;
 80024d0:	e027      	b.n	8002522 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	0c9b      	lsrs	r3, r3, #18
 80024d6:	f003 030f 	and.w	r3, r3, #15
 80024da:	4a17      	ldr	r2, [pc, #92]	; (8002538 <HAL_RCC_GetSysClockFreq+0x9c>)
 80024dc:	5cd3      	ldrb	r3, [r2, r3]
 80024de:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d010      	beq.n	800250c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80024ea:	4b11      	ldr	r3, [pc, #68]	; (8002530 <HAL_RCC_GetSysClockFreq+0x94>)
 80024ec:	685b      	ldr	r3, [r3, #4]
 80024ee:	0c5b      	lsrs	r3, r3, #17
 80024f0:	f003 0301 	and.w	r3, r3, #1
 80024f4:	4a11      	ldr	r2, [pc, #68]	; (800253c <HAL_RCC_GetSysClockFreq+0xa0>)
 80024f6:	5cd3      	ldrb	r3, [r2, r3]
 80024f8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	4a0d      	ldr	r2, [pc, #52]	; (8002534 <HAL_RCC_GetSysClockFreq+0x98>)
 80024fe:	fb02 f203 	mul.w	r2, r2, r3
 8002502:	68bb      	ldr	r3, [r7, #8]
 8002504:	fbb2 f3f3 	udiv	r3, r2, r3
 8002508:	617b      	str	r3, [r7, #20]
 800250a:	e004      	b.n	8002516 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	4a0c      	ldr	r2, [pc, #48]	; (8002540 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002510:	fb02 f303 	mul.w	r3, r2, r3
 8002514:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002516:	697b      	ldr	r3, [r7, #20]
 8002518:	613b      	str	r3, [r7, #16]
      break;
 800251a:	e002      	b.n	8002522 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800251c:	4b05      	ldr	r3, [pc, #20]	; (8002534 <HAL_RCC_GetSysClockFreq+0x98>)
 800251e:	613b      	str	r3, [r7, #16]
      break;
 8002520:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002522:	693b      	ldr	r3, [r7, #16]
}
 8002524:	4618      	mov	r0, r3
 8002526:	371c      	adds	r7, #28
 8002528:	46bd      	mov	sp, r7
 800252a:	bc80      	pop	{r7}
 800252c:	4770      	bx	lr
 800252e:	bf00      	nop
 8002530:	40021000 	.word	0x40021000
 8002534:	007a1200 	.word	0x007a1200
 8002538:	08002f6c 	.word	0x08002f6c
 800253c:	08002f7c 	.word	0x08002f7c
 8002540:	003d0900 	.word	0x003d0900

08002544 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002544:	b480      	push	{r7}
 8002546:	b085      	sub	sp, #20
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800254c:	4b0a      	ldr	r3, [pc, #40]	; (8002578 <RCC_Delay+0x34>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	4a0a      	ldr	r2, [pc, #40]	; (800257c <RCC_Delay+0x38>)
 8002552:	fba2 2303 	umull	r2, r3, r2, r3
 8002556:	0a5b      	lsrs	r3, r3, #9
 8002558:	687a      	ldr	r2, [r7, #4]
 800255a:	fb02 f303 	mul.w	r3, r2, r3
 800255e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002560:	bf00      	nop
  }
  while (Delay --);
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	1e5a      	subs	r2, r3, #1
 8002566:	60fa      	str	r2, [r7, #12]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d1f9      	bne.n	8002560 <RCC_Delay+0x1c>
}
 800256c:	bf00      	nop
 800256e:	bf00      	nop
 8002570:	3714      	adds	r7, #20
 8002572:	46bd      	mov	sp, r7
 8002574:	bc80      	pop	{r7}
 8002576:	4770      	bx	lr
 8002578:	20000008 	.word	0x20000008
 800257c:	10624dd3 	.word	0x10624dd3

08002580 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b082      	sub	sp, #8
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2b00      	cmp	r3, #0
 800258c:	d101      	bne.n	8002592 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800258e:	2301      	movs	r3, #1
 8002590:	e041      	b.n	8002616 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002598:	b2db      	uxtb	r3, r3
 800259a:	2b00      	cmp	r3, #0
 800259c:	d106      	bne.n	80025ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	2200      	movs	r2, #0
 80025a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80025a6:	6878      	ldr	r0, [r7, #4]
 80025a8:	f7ff f824 	bl	80015f4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	2202      	movs	r2, #2
 80025b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681a      	ldr	r2, [r3, #0]
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	3304      	adds	r3, #4
 80025bc:	4619      	mov	r1, r3
 80025be:	4610      	mov	r0, r2
 80025c0:	f000 fa56 	bl	8002a70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	2201      	movs	r2, #1
 80025c8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2201      	movs	r2, #1
 80025d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2201      	movs	r2, #1
 80025d8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	2201      	movs	r2, #1
 80025e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2201      	movs	r2, #1
 80025e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2201      	movs	r2, #1
 80025f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2201      	movs	r2, #1
 80025f8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2201      	movs	r2, #1
 8002600:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2201      	movs	r2, #1
 8002608:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2201      	movs	r2, #1
 8002610:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002614:	2300      	movs	r3, #0
}
 8002616:	4618      	mov	r0, r3
 8002618:	3708      	adds	r7, #8
 800261a:	46bd      	mov	sp, r7
 800261c:	bd80      	pop	{r7, pc}
	...

08002620 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002620:	b480      	push	{r7}
 8002622:	b085      	sub	sp, #20
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800262e:	b2db      	uxtb	r3, r3
 8002630:	2b01      	cmp	r3, #1
 8002632:	d001      	beq.n	8002638 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002634:	2301      	movs	r3, #1
 8002636:	e035      	b.n	80026a4 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2202      	movs	r2, #2
 800263c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	68da      	ldr	r2, [r3, #12]
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f042 0201 	orr.w	r2, r2, #1
 800264e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	4a16      	ldr	r2, [pc, #88]	; (80026b0 <HAL_TIM_Base_Start_IT+0x90>)
 8002656:	4293      	cmp	r3, r2
 8002658:	d009      	beq.n	800266e <HAL_TIM_Base_Start_IT+0x4e>
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002662:	d004      	beq.n	800266e <HAL_TIM_Base_Start_IT+0x4e>
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	4a12      	ldr	r2, [pc, #72]	; (80026b4 <HAL_TIM_Base_Start_IT+0x94>)
 800266a:	4293      	cmp	r3, r2
 800266c:	d111      	bne.n	8002692 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	689b      	ldr	r3, [r3, #8]
 8002674:	f003 0307 	and.w	r3, r3, #7
 8002678:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	2b06      	cmp	r3, #6
 800267e:	d010      	beq.n	80026a2 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	681a      	ldr	r2, [r3, #0]
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f042 0201 	orr.w	r2, r2, #1
 800268e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002690:	e007      	b.n	80026a2 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	681a      	ldr	r2, [r3, #0]
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f042 0201 	orr.w	r2, r2, #1
 80026a0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80026a2:	2300      	movs	r3, #0
}
 80026a4:	4618      	mov	r0, r3
 80026a6:	3714      	adds	r7, #20
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bc80      	pop	{r7}
 80026ac:	4770      	bx	lr
 80026ae:	bf00      	nop
 80026b0:	40012c00 	.word	0x40012c00
 80026b4:	40000400 	.word	0x40000400

080026b8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b084      	sub	sp, #16
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	68db      	ldr	r3, [r3, #12]
 80026c6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	691b      	ldr	r3, [r3, #16]
 80026ce:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80026d0:	68bb      	ldr	r3, [r7, #8]
 80026d2:	f003 0302 	and.w	r3, r3, #2
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d020      	beq.n	800271c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	f003 0302 	and.w	r3, r3, #2
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d01b      	beq.n	800271c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f06f 0202 	mvn.w	r2, #2
 80026ec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	2201      	movs	r2, #1
 80026f2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	699b      	ldr	r3, [r3, #24]
 80026fa:	f003 0303 	and.w	r3, r3, #3
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d003      	beq.n	800270a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002702:	6878      	ldr	r0, [r7, #4]
 8002704:	f000 f998 	bl	8002a38 <HAL_TIM_IC_CaptureCallback>
 8002708:	e005      	b.n	8002716 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800270a:	6878      	ldr	r0, [r7, #4]
 800270c:	f000 f98b 	bl	8002a26 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002710:	6878      	ldr	r0, [r7, #4]
 8002712:	f000 f99a 	bl	8002a4a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	2200      	movs	r2, #0
 800271a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800271c:	68bb      	ldr	r3, [r7, #8]
 800271e:	f003 0304 	and.w	r3, r3, #4
 8002722:	2b00      	cmp	r3, #0
 8002724:	d020      	beq.n	8002768 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	f003 0304 	and.w	r3, r3, #4
 800272c:	2b00      	cmp	r3, #0
 800272e:	d01b      	beq.n	8002768 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f06f 0204 	mvn.w	r2, #4
 8002738:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	2202      	movs	r2, #2
 800273e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	699b      	ldr	r3, [r3, #24]
 8002746:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800274a:	2b00      	cmp	r3, #0
 800274c:	d003      	beq.n	8002756 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800274e:	6878      	ldr	r0, [r7, #4]
 8002750:	f000 f972 	bl	8002a38 <HAL_TIM_IC_CaptureCallback>
 8002754:	e005      	b.n	8002762 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002756:	6878      	ldr	r0, [r7, #4]
 8002758:	f000 f965 	bl	8002a26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800275c:	6878      	ldr	r0, [r7, #4]
 800275e:	f000 f974 	bl	8002a4a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2200      	movs	r2, #0
 8002766:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002768:	68bb      	ldr	r3, [r7, #8]
 800276a:	f003 0308 	and.w	r3, r3, #8
 800276e:	2b00      	cmp	r3, #0
 8002770:	d020      	beq.n	80027b4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	f003 0308 	and.w	r3, r3, #8
 8002778:	2b00      	cmp	r3, #0
 800277a:	d01b      	beq.n	80027b4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f06f 0208 	mvn.w	r2, #8
 8002784:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	2204      	movs	r2, #4
 800278a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	69db      	ldr	r3, [r3, #28]
 8002792:	f003 0303 	and.w	r3, r3, #3
 8002796:	2b00      	cmp	r3, #0
 8002798:	d003      	beq.n	80027a2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800279a:	6878      	ldr	r0, [r7, #4]
 800279c:	f000 f94c 	bl	8002a38 <HAL_TIM_IC_CaptureCallback>
 80027a0:	e005      	b.n	80027ae <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80027a2:	6878      	ldr	r0, [r7, #4]
 80027a4:	f000 f93f 	bl	8002a26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027a8:	6878      	ldr	r0, [r7, #4]
 80027aa:	f000 f94e 	bl	8002a4a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	2200      	movs	r2, #0
 80027b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80027b4:	68bb      	ldr	r3, [r7, #8]
 80027b6:	f003 0310 	and.w	r3, r3, #16
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d020      	beq.n	8002800 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	f003 0310 	and.w	r3, r3, #16
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d01b      	beq.n	8002800 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f06f 0210 	mvn.w	r2, #16
 80027d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	2208      	movs	r2, #8
 80027d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	69db      	ldr	r3, [r3, #28]
 80027de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d003      	beq.n	80027ee <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80027e6:	6878      	ldr	r0, [r7, #4]
 80027e8:	f000 f926 	bl	8002a38 <HAL_TIM_IC_CaptureCallback>
 80027ec:	e005      	b.n	80027fa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80027ee:	6878      	ldr	r0, [r7, #4]
 80027f0:	f000 f919 	bl	8002a26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027f4:	6878      	ldr	r0, [r7, #4]
 80027f6:	f000 f928 	bl	8002a4a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2200      	movs	r2, #0
 80027fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002800:	68bb      	ldr	r3, [r7, #8]
 8002802:	f003 0301 	and.w	r3, r3, #1
 8002806:	2b00      	cmp	r3, #0
 8002808:	d00c      	beq.n	8002824 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	f003 0301 	and.w	r3, r3, #1
 8002810:	2b00      	cmp	r3, #0
 8002812:	d007      	beq.n	8002824 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f06f 0201 	mvn.w	r2, #1
 800281c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800281e:	6878      	ldr	r0, [r7, #4]
 8002820:	f7fe fe62 	bl	80014e8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002824:	68bb      	ldr	r3, [r7, #8]
 8002826:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800282a:	2b00      	cmp	r3, #0
 800282c:	d00c      	beq.n	8002848 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002834:	2b00      	cmp	r3, #0
 8002836:	d007      	beq.n	8002848 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002840:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002842:	6878      	ldr	r0, [r7, #4]
 8002844:	f000 fa6f 	bl	8002d26 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002848:	68bb      	ldr	r3, [r7, #8]
 800284a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800284e:	2b00      	cmp	r3, #0
 8002850:	d00c      	beq.n	800286c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002858:	2b00      	cmp	r3, #0
 800285a:	d007      	beq.n	800286c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002864:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002866:	6878      	ldr	r0, [r7, #4]
 8002868:	f000 f8f8 	bl	8002a5c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800286c:	68bb      	ldr	r3, [r7, #8]
 800286e:	f003 0320 	and.w	r3, r3, #32
 8002872:	2b00      	cmp	r3, #0
 8002874:	d00c      	beq.n	8002890 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	f003 0320 	and.w	r3, r3, #32
 800287c:	2b00      	cmp	r3, #0
 800287e:	d007      	beq.n	8002890 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f06f 0220 	mvn.w	r2, #32
 8002888:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800288a:	6878      	ldr	r0, [r7, #4]
 800288c:	f000 fa42 	bl	8002d14 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002890:	bf00      	nop
 8002892:	3710      	adds	r7, #16
 8002894:	46bd      	mov	sp, r7
 8002896:	bd80      	pop	{r7, pc}

08002898 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b084      	sub	sp, #16
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
 80028a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80028a2:	2300      	movs	r3, #0
 80028a4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80028ac:	2b01      	cmp	r3, #1
 80028ae:	d101      	bne.n	80028b4 <HAL_TIM_ConfigClockSource+0x1c>
 80028b0:	2302      	movs	r3, #2
 80028b2:	e0b4      	b.n	8002a1e <HAL_TIM_ConfigClockSource+0x186>
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2201      	movs	r2, #1
 80028b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2202      	movs	r2, #2
 80028c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	689b      	ldr	r3, [r3, #8]
 80028ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80028cc:	68bb      	ldr	r3, [r7, #8]
 80028ce:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80028d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80028d4:	68bb      	ldr	r3, [r7, #8]
 80028d6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80028da:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	68ba      	ldr	r2, [r7, #8]
 80028e2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80028ec:	d03e      	beq.n	800296c <HAL_TIM_ConfigClockSource+0xd4>
 80028ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80028f2:	f200 8087 	bhi.w	8002a04 <HAL_TIM_ConfigClockSource+0x16c>
 80028f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80028fa:	f000 8086 	beq.w	8002a0a <HAL_TIM_ConfigClockSource+0x172>
 80028fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002902:	d87f      	bhi.n	8002a04 <HAL_TIM_ConfigClockSource+0x16c>
 8002904:	2b70      	cmp	r3, #112	; 0x70
 8002906:	d01a      	beq.n	800293e <HAL_TIM_ConfigClockSource+0xa6>
 8002908:	2b70      	cmp	r3, #112	; 0x70
 800290a:	d87b      	bhi.n	8002a04 <HAL_TIM_ConfigClockSource+0x16c>
 800290c:	2b60      	cmp	r3, #96	; 0x60
 800290e:	d050      	beq.n	80029b2 <HAL_TIM_ConfigClockSource+0x11a>
 8002910:	2b60      	cmp	r3, #96	; 0x60
 8002912:	d877      	bhi.n	8002a04 <HAL_TIM_ConfigClockSource+0x16c>
 8002914:	2b50      	cmp	r3, #80	; 0x50
 8002916:	d03c      	beq.n	8002992 <HAL_TIM_ConfigClockSource+0xfa>
 8002918:	2b50      	cmp	r3, #80	; 0x50
 800291a:	d873      	bhi.n	8002a04 <HAL_TIM_ConfigClockSource+0x16c>
 800291c:	2b40      	cmp	r3, #64	; 0x40
 800291e:	d058      	beq.n	80029d2 <HAL_TIM_ConfigClockSource+0x13a>
 8002920:	2b40      	cmp	r3, #64	; 0x40
 8002922:	d86f      	bhi.n	8002a04 <HAL_TIM_ConfigClockSource+0x16c>
 8002924:	2b30      	cmp	r3, #48	; 0x30
 8002926:	d064      	beq.n	80029f2 <HAL_TIM_ConfigClockSource+0x15a>
 8002928:	2b30      	cmp	r3, #48	; 0x30
 800292a:	d86b      	bhi.n	8002a04 <HAL_TIM_ConfigClockSource+0x16c>
 800292c:	2b20      	cmp	r3, #32
 800292e:	d060      	beq.n	80029f2 <HAL_TIM_ConfigClockSource+0x15a>
 8002930:	2b20      	cmp	r3, #32
 8002932:	d867      	bhi.n	8002a04 <HAL_TIM_ConfigClockSource+0x16c>
 8002934:	2b00      	cmp	r3, #0
 8002936:	d05c      	beq.n	80029f2 <HAL_TIM_ConfigClockSource+0x15a>
 8002938:	2b10      	cmp	r3, #16
 800293a:	d05a      	beq.n	80029f2 <HAL_TIM_ConfigClockSource+0x15a>
 800293c:	e062      	b.n	8002a04 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6818      	ldr	r0, [r3, #0]
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	6899      	ldr	r1, [r3, #8]
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	685a      	ldr	r2, [r3, #4]
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	68db      	ldr	r3, [r3, #12]
 800294e:	f000 f96a 	bl	8002c26 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	689b      	ldr	r3, [r3, #8]
 8002958:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800295a:	68bb      	ldr	r3, [r7, #8]
 800295c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002960:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	68ba      	ldr	r2, [r7, #8]
 8002968:	609a      	str	r2, [r3, #8]
      break;
 800296a:	e04f      	b.n	8002a0c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6818      	ldr	r0, [r3, #0]
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	6899      	ldr	r1, [r3, #8]
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	685a      	ldr	r2, [r3, #4]
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	68db      	ldr	r3, [r3, #12]
 800297c:	f000 f953 	bl	8002c26 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	689a      	ldr	r2, [r3, #8]
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800298e:	609a      	str	r2, [r3, #8]
      break;
 8002990:	e03c      	b.n	8002a0c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6818      	ldr	r0, [r3, #0]
 8002996:	683b      	ldr	r3, [r7, #0]
 8002998:	6859      	ldr	r1, [r3, #4]
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	68db      	ldr	r3, [r3, #12]
 800299e:	461a      	mov	r2, r3
 80029a0:	f000 f8ca 	bl	8002b38 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	2150      	movs	r1, #80	; 0x50
 80029aa:	4618      	mov	r0, r3
 80029ac:	f000 f921 	bl	8002bf2 <TIM_ITRx_SetConfig>
      break;
 80029b0:	e02c      	b.n	8002a0c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6818      	ldr	r0, [r3, #0]
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	6859      	ldr	r1, [r3, #4]
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	68db      	ldr	r3, [r3, #12]
 80029be:	461a      	mov	r2, r3
 80029c0:	f000 f8e8 	bl	8002b94 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	2160      	movs	r1, #96	; 0x60
 80029ca:	4618      	mov	r0, r3
 80029cc:	f000 f911 	bl	8002bf2 <TIM_ITRx_SetConfig>
      break;
 80029d0:	e01c      	b.n	8002a0c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6818      	ldr	r0, [r3, #0]
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	6859      	ldr	r1, [r3, #4]
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	68db      	ldr	r3, [r3, #12]
 80029de:	461a      	mov	r2, r3
 80029e0:	f000 f8aa 	bl	8002b38 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	2140      	movs	r1, #64	; 0x40
 80029ea:	4618      	mov	r0, r3
 80029ec:	f000 f901 	bl	8002bf2 <TIM_ITRx_SetConfig>
      break;
 80029f0:	e00c      	b.n	8002a0c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681a      	ldr	r2, [r3, #0]
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	4619      	mov	r1, r3
 80029fc:	4610      	mov	r0, r2
 80029fe:	f000 f8f8 	bl	8002bf2 <TIM_ITRx_SetConfig>
      break;
 8002a02:	e003      	b.n	8002a0c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002a04:	2301      	movs	r3, #1
 8002a06:	73fb      	strb	r3, [r7, #15]
      break;
 8002a08:	e000      	b.n	8002a0c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002a0a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2201      	movs	r2, #1
 8002a10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2200      	movs	r2, #0
 8002a18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002a1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a1e:	4618      	mov	r0, r3
 8002a20:	3710      	adds	r7, #16
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}

08002a26 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002a26:	b480      	push	{r7}
 8002a28:	b083      	sub	sp, #12
 8002a2a:	af00      	add	r7, sp, #0
 8002a2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002a2e:	bf00      	nop
 8002a30:	370c      	adds	r7, #12
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bc80      	pop	{r7}
 8002a36:	4770      	bx	lr

08002a38 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	b083      	sub	sp, #12
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002a40:	bf00      	nop
 8002a42:	370c      	adds	r7, #12
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bc80      	pop	{r7}
 8002a48:	4770      	bx	lr

08002a4a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002a4a:	b480      	push	{r7}
 8002a4c:	b083      	sub	sp, #12
 8002a4e:	af00      	add	r7, sp, #0
 8002a50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002a52:	bf00      	nop
 8002a54:	370c      	adds	r7, #12
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bc80      	pop	{r7}
 8002a5a:	4770      	bx	lr

08002a5c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	b083      	sub	sp, #12
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002a64:	bf00      	nop
 8002a66:	370c      	adds	r7, #12
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bc80      	pop	{r7}
 8002a6c:	4770      	bx	lr
	...

08002a70 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002a70:	b480      	push	{r7}
 8002a72:	b085      	sub	sp, #20
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
 8002a78:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	4a2b      	ldr	r2, [pc, #172]	; (8002b30 <TIM_Base_SetConfig+0xc0>)
 8002a84:	4293      	cmp	r3, r2
 8002a86:	d007      	beq.n	8002a98 <TIM_Base_SetConfig+0x28>
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a8e:	d003      	beq.n	8002a98 <TIM_Base_SetConfig+0x28>
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	4a28      	ldr	r2, [pc, #160]	; (8002b34 <TIM_Base_SetConfig+0xc4>)
 8002a94:	4293      	cmp	r3, r2
 8002a96:	d108      	bne.n	8002aaa <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a9e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002aa0:	683b      	ldr	r3, [r7, #0]
 8002aa2:	685b      	ldr	r3, [r3, #4]
 8002aa4:	68fa      	ldr	r2, [r7, #12]
 8002aa6:	4313      	orrs	r3, r2
 8002aa8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	4a20      	ldr	r2, [pc, #128]	; (8002b30 <TIM_Base_SetConfig+0xc0>)
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d007      	beq.n	8002ac2 <TIM_Base_SetConfig+0x52>
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ab8:	d003      	beq.n	8002ac2 <TIM_Base_SetConfig+0x52>
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	4a1d      	ldr	r2, [pc, #116]	; (8002b34 <TIM_Base_SetConfig+0xc4>)
 8002abe:	4293      	cmp	r3, r2
 8002ac0:	d108      	bne.n	8002ad4 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ac8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	68db      	ldr	r3, [r3, #12]
 8002ace:	68fa      	ldr	r2, [r7, #12]
 8002ad0:	4313      	orrs	r3, r2
 8002ad2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	695b      	ldr	r3, [r3, #20]
 8002ade:	4313      	orrs	r3, r2
 8002ae0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	68fa      	ldr	r2, [r7, #12]
 8002ae6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	689a      	ldr	r2, [r3, #8]
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	681a      	ldr	r2, [r3, #0]
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	4a0d      	ldr	r2, [pc, #52]	; (8002b30 <TIM_Base_SetConfig+0xc0>)
 8002afc:	4293      	cmp	r3, r2
 8002afe:	d103      	bne.n	8002b08 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	691a      	ldr	r2, [r3, #16]
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2201      	movs	r2, #1
 8002b0c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	691b      	ldr	r3, [r3, #16]
 8002b12:	f003 0301 	and.w	r3, r3, #1
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d005      	beq.n	8002b26 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	691b      	ldr	r3, [r3, #16]
 8002b1e:	f023 0201 	bic.w	r2, r3, #1
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	611a      	str	r2, [r3, #16]
  }
}
 8002b26:	bf00      	nop
 8002b28:	3714      	adds	r7, #20
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	bc80      	pop	{r7}
 8002b2e:	4770      	bx	lr
 8002b30:	40012c00 	.word	0x40012c00
 8002b34:	40000400 	.word	0x40000400

08002b38 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002b38:	b480      	push	{r7}
 8002b3a:	b087      	sub	sp, #28
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	60f8      	str	r0, [r7, #12]
 8002b40:	60b9      	str	r1, [r7, #8]
 8002b42:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	6a1b      	ldr	r3, [r3, #32]
 8002b48:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	6a1b      	ldr	r3, [r3, #32]
 8002b4e:	f023 0201 	bic.w	r2, r3, #1
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	699b      	ldr	r3, [r3, #24]
 8002b5a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002b5c:	693b      	ldr	r3, [r7, #16]
 8002b5e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002b62:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	011b      	lsls	r3, r3, #4
 8002b68:	693a      	ldr	r2, [r7, #16]
 8002b6a:	4313      	orrs	r3, r2
 8002b6c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002b6e:	697b      	ldr	r3, [r7, #20]
 8002b70:	f023 030a 	bic.w	r3, r3, #10
 8002b74:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002b76:	697a      	ldr	r2, [r7, #20]
 8002b78:	68bb      	ldr	r3, [r7, #8]
 8002b7a:	4313      	orrs	r3, r2
 8002b7c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	693a      	ldr	r2, [r7, #16]
 8002b82:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	697a      	ldr	r2, [r7, #20]
 8002b88:	621a      	str	r2, [r3, #32]
}
 8002b8a:	bf00      	nop
 8002b8c:	371c      	adds	r7, #28
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bc80      	pop	{r7}
 8002b92:	4770      	bx	lr

08002b94 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002b94:	b480      	push	{r7}
 8002b96:	b087      	sub	sp, #28
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	60f8      	str	r0, [r7, #12]
 8002b9c:	60b9      	str	r1, [r7, #8]
 8002b9e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	6a1b      	ldr	r3, [r3, #32]
 8002ba4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	6a1b      	ldr	r3, [r3, #32]
 8002baa:	f023 0210 	bic.w	r2, r3, #16
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	699b      	ldr	r3, [r3, #24]
 8002bb6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002bb8:	693b      	ldr	r3, [r7, #16]
 8002bba:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002bbe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	031b      	lsls	r3, r3, #12
 8002bc4:	693a      	ldr	r2, [r7, #16]
 8002bc6:	4313      	orrs	r3, r2
 8002bc8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002bca:	697b      	ldr	r3, [r7, #20]
 8002bcc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002bd0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002bd2:	68bb      	ldr	r3, [r7, #8]
 8002bd4:	011b      	lsls	r3, r3, #4
 8002bd6:	697a      	ldr	r2, [r7, #20]
 8002bd8:	4313      	orrs	r3, r2
 8002bda:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	693a      	ldr	r2, [r7, #16]
 8002be0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	697a      	ldr	r2, [r7, #20]
 8002be6:	621a      	str	r2, [r3, #32]
}
 8002be8:	bf00      	nop
 8002bea:	371c      	adds	r7, #28
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bc80      	pop	{r7}
 8002bf0:	4770      	bx	lr

08002bf2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002bf2:	b480      	push	{r7}
 8002bf4:	b085      	sub	sp, #20
 8002bf6:	af00      	add	r7, sp, #0
 8002bf8:	6078      	str	r0, [r7, #4]
 8002bfa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	689b      	ldr	r3, [r3, #8]
 8002c00:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c08:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002c0a:	683a      	ldr	r2, [r7, #0]
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	4313      	orrs	r3, r2
 8002c10:	f043 0307 	orr.w	r3, r3, #7
 8002c14:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	68fa      	ldr	r2, [r7, #12]
 8002c1a:	609a      	str	r2, [r3, #8]
}
 8002c1c:	bf00      	nop
 8002c1e:	3714      	adds	r7, #20
 8002c20:	46bd      	mov	sp, r7
 8002c22:	bc80      	pop	{r7}
 8002c24:	4770      	bx	lr

08002c26 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002c26:	b480      	push	{r7}
 8002c28:	b087      	sub	sp, #28
 8002c2a:	af00      	add	r7, sp, #0
 8002c2c:	60f8      	str	r0, [r7, #12]
 8002c2e:	60b9      	str	r1, [r7, #8]
 8002c30:	607a      	str	r2, [r7, #4]
 8002c32:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	689b      	ldr	r3, [r3, #8]
 8002c38:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002c3a:	697b      	ldr	r3, [r7, #20]
 8002c3c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002c40:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002c42:	683b      	ldr	r3, [r7, #0]
 8002c44:	021a      	lsls	r2, r3, #8
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	431a      	orrs	r2, r3
 8002c4a:	68bb      	ldr	r3, [r7, #8]
 8002c4c:	4313      	orrs	r3, r2
 8002c4e:	697a      	ldr	r2, [r7, #20]
 8002c50:	4313      	orrs	r3, r2
 8002c52:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	697a      	ldr	r2, [r7, #20]
 8002c58:	609a      	str	r2, [r3, #8]
}
 8002c5a:	bf00      	nop
 8002c5c:	371c      	adds	r7, #28
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bc80      	pop	{r7}
 8002c62:	4770      	bx	lr

08002c64 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002c64:	b480      	push	{r7}
 8002c66:	b085      	sub	sp, #20
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
 8002c6c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c74:	2b01      	cmp	r3, #1
 8002c76:	d101      	bne.n	8002c7c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002c78:	2302      	movs	r3, #2
 8002c7a:	e041      	b.n	8002d00 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2201      	movs	r2, #1
 8002c80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	2202      	movs	r2, #2
 8002c88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	685b      	ldr	r3, [r3, #4]
 8002c92:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	689b      	ldr	r3, [r3, #8]
 8002c9a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ca2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	68fa      	ldr	r2, [r7, #12]
 8002caa:	4313      	orrs	r3, r2
 8002cac:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	68fa      	ldr	r2, [r7, #12]
 8002cb4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4a14      	ldr	r2, [pc, #80]	; (8002d0c <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	d009      	beq.n	8002cd4 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002cc8:	d004      	beq.n	8002cd4 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	4a10      	ldr	r2, [pc, #64]	; (8002d10 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002cd0:	4293      	cmp	r3, r2
 8002cd2:	d10c      	bne.n	8002cee <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002cd4:	68bb      	ldr	r3, [r7, #8]
 8002cd6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002cda:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	685b      	ldr	r3, [r3, #4]
 8002ce0:	68ba      	ldr	r2, [r7, #8]
 8002ce2:	4313      	orrs	r3, r2
 8002ce4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	68ba      	ldr	r2, [r7, #8]
 8002cec:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	2201      	movs	r2, #1
 8002cf2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002cfe:	2300      	movs	r3, #0
}
 8002d00:	4618      	mov	r0, r3
 8002d02:	3714      	adds	r7, #20
 8002d04:	46bd      	mov	sp, r7
 8002d06:	bc80      	pop	{r7}
 8002d08:	4770      	bx	lr
 8002d0a:	bf00      	nop
 8002d0c:	40012c00 	.word	0x40012c00
 8002d10:	40000400 	.word	0x40000400

08002d14 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002d14:	b480      	push	{r7}
 8002d16:	b083      	sub	sp, #12
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002d1c:	bf00      	nop
 8002d1e:	370c      	adds	r7, #12
 8002d20:	46bd      	mov	sp, r7
 8002d22:	bc80      	pop	{r7}
 8002d24:	4770      	bx	lr

08002d26 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002d26:	b480      	push	{r7}
 8002d28:	b083      	sub	sp, #12
 8002d2a:	af00      	add	r7, sp, #0
 8002d2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002d2e:	bf00      	nop
 8002d30:	370c      	adds	r7, #12
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bc80      	pop	{r7}
 8002d36:	4770      	bx	lr

08002d38 <__errno>:
 8002d38:	4b01      	ldr	r3, [pc, #4]	; (8002d40 <__errno+0x8>)
 8002d3a:	6818      	ldr	r0, [r3, #0]
 8002d3c:	4770      	bx	lr
 8002d3e:	bf00      	nop
 8002d40:	20000014 	.word	0x20000014

08002d44 <__libc_init_array>:
 8002d44:	b570      	push	{r4, r5, r6, lr}
 8002d46:	2600      	movs	r6, #0
 8002d48:	4d0c      	ldr	r5, [pc, #48]	; (8002d7c <__libc_init_array+0x38>)
 8002d4a:	4c0d      	ldr	r4, [pc, #52]	; (8002d80 <__libc_init_array+0x3c>)
 8002d4c:	1b64      	subs	r4, r4, r5
 8002d4e:	10a4      	asrs	r4, r4, #2
 8002d50:	42a6      	cmp	r6, r4
 8002d52:	d109      	bne.n	8002d68 <__libc_init_array+0x24>
 8002d54:	f000 f8f6 	bl	8002f44 <_init>
 8002d58:	2600      	movs	r6, #0
 8002d5a:	4d0a      	ldr	r5, [pc, #40]	; (8002d84 <__libc_init_array+0x40>)
 8002d5c:	4c0a      	ldr	r4, [pc, #40]	; (8002d88 <__libc_init_array+0x44>)
 8002d5e:	1b64      	subs	r4, r4, r5
 8002d60:	10a4      	asrs	r4, r4, #2
 8002d62:	42a6      	cmp	r6, r4
 8002d64:	d105      	bne.n	8002d72 <__libc_init_array+0x2e>
 8002d66:	bd70      	pop	{r4, r5, r6, pc}
 8002d68:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d6c:	4798      	blx	r3
 8002d6e:	3601      	adds	r6, #1
 8002d70:	e7ee      	b.n	8002d50 <__libc_init_array+0xc>
 8002d72:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d76:	4798      	blx	r3
 8002d78:	3601      	adds	r6, #1
 8002d7a:	e7f2      	b.n	8002d62 <__libc_init_array+0x1e>
 8002d7c:	08002f88 	.word	0x08002f88
 8002d80:	08002f88 	.word	0x08002f88
 8002d84:	08002f88 	.word	0x08002f88
 8002d88:	08002f8c 	.word	0x08002f8c

08002d8c <malloc>:
 8002d8c:	4b02      	ldr	r3, [pc, #8]	; (8002d98 <malloc+0xc>)
 8002d8e:	4601      	mov	r1, r0
 8002d90:	6818      	ldr	r0, [r3, #0]
 8002d92:	f000 b85f 	b.w	8002e54 <_malloc_r>
 8002d96:	bf00      	nop
 8002d98:	20000014 	.word	0x20000014

08002d9c <free>:
 8002d9c:	4b02      	ldr	r3, [pc, #8]	; (8002da8 <free+0xc>)
 8002d9e:	4601      	mov	r1, r0
 8002da0:	6818      	ldr	r0, [r3, #0]
 8002da2:	f000 b80b 	b.w	8002dbc <_free_r>
 8002da6:	bf00      	nop
 8002da8:	20000014 	.word	0x20000014

08002dac <memset>:
 8002dac:	4603      	mov	r3, r0
 8002dae:	4402      	add	r2, r0
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d100      	bne.n	8002db6 <memset+0xa>
 8002db4:	4770      	bx	lr
 8002db6:	f803 1b01 	strb.w	r1, [r3], #1
 8002dba:	e7f9      	b.n	8002db0 <memset+0x4>

08002dbc <_free_r>:
 8002dbc:	b538      	push	{r3, r4, r5, lr}
 8002dbe:	4605      	mov	r5, r0
 8002dc0:	2900      	cmp	r1, #0
 8002dc2:	d043      	beq.n	8002e4c <_free_r+0x90>
 8002dc4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002dc8:	1f0c      	subs	r4, r1, #4
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	bfb8      	it	lt
 8002dce:	18e4      	addlt	r4, r4, r3
 8002dd0:	f000 f8aa 	bl	8002f28 <__malloc_lock>
 8002dd4:	4a1e      	ldr	r2, [pc, #120]	; (8002e50 <_free_r+0x94>)
 8002dd6:	6813      	ldr	r3, [r2, #0]
 8002dd8:	4610      	mov	r0, r2
 8002dda:	b933      	cbnz	r3, 8002dea <_free_r+0x2e>
 8002ddc:	6063      	str	r3, [r4, #4]
 8002dde:	6014      	str	r4, [r2, #0]
 8002de0:	4628      	mov	r0, r5
 8002de2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002de6:	f000 b8a5 	b.w	8002f34 <__malloc_unlock>
 8002dea:	42a3      	cmp	r3, r4
 8002dec:	d90a      	bls.n	8002e04 <_free_r+0x48>
 8002dee:	6821      	ldr	r1, [r4, #0]
 8002df0:	1862      	adds	r2, r4, r1
 8002df2:	4293      	cmp	r3, r2
 8002df4:	bf01      	itttt	eq
 8002df6:	681a      	ldreq	r2, [r3, #0]
 8002df8:	685b      	ldreq	r3, [r3, #4]
 8002dfa:	1852      	addeq	r2, r2, r1
 8002dfc:	6022      	streq	r2, [r4, #0]
 8002dfe:	6063      	str	r3, [r4, #4]
 8002e00:	6004      	str	r4, [r0, #0]
 8002e02:	e7ed      	b.n	8002de0 <_free_r+0x24>
 8002e04:	461a      	mov	r2, r3
 8002e06:	685b      	ldr	r3, [r3, #4]
 8002e08:	b10b      	cbz	r3, 8002e0e <_free_r+0x52>
 8002e0a:	42a3      	cmp	r3, r4
 8002e0c:	d9fa      	bls.n	8002e04 <_free_r+0x48>
 8002e0e:	6811      	ldr	r1, [r2, #0]
 8002e10:	1850      	adds	r0, r2, r1
 8002e12:	42a0      	cmp	r0, r4
 8002e14:	d10b      	bne.n	8002e2e <_free_r+0x72>
 8002e16:	6820      	ldr	r0, [r4, #0]
 8002e18:	4401      	add	r1, r0
 8002e1a:	1850      	adds	r0, r2, r1
 8002e1c:	4283      	cmp	r3, r0
 8002e1e:	6011      	str	r1, [r2, #0]
 8002e20:	d1de      	bne.n	8002de0 <_free_r+0x24>
 8002e22:	6818      	ldr	r0, [r3, #0]
 8002e24:	685b      	ldr	r3, [r3, #4]
 8002e26:	4401      	add	r1, r0
 8002e28:	6011      	str	r1, [r2, #0]
 8002e2a:	6053      	str	r3, [r2, #4]
 8002e2c:	e7d8      	b.n	8002de0 <_free_r+0x24>
 8002e2e:	d902      	bls.n	8002e36 <_free_r+0x7a>
 8002e30:	230c      	movs	r3, #12
 8002e32:	602b      	str	r3, [r5, #0]
 8002e34:	e7d4      	b.n	8002de0 <_free_r+0x24>
 8002e36:	6820      	ldr	r0, [r4, #0]
 8002e38:	1821      	adds	r1, r4, r0
 8002e3a:	428b      	cmp	r3, r1
 8002e3c:	bf01      	itttt	eq
 8002e3e:	6819      	ldreq	r1, [r3, #0]
 8002e40:	685b      	ldreq	r3, [r3, #4]
 8002e42:	1809      	addeq	r1, r1, r0
 8002e44:	6021      	streq	r1, [r4, #0]
 8002e46:	6063      	str	r3, [r4, #4]
 8002e48:	6054      	str	r4, [r2, #4]
 8002e4a:	e7c9      	b.n	8002de0 <_free_r+0x24>
 8002e4c:	bd38      	pop	{r3, r4, r5, pc}
 8002e4e:	bf00      	nop
 8002e50:	200000b8 	.word	0x200000b8

08002e54 <_malloc_r>:
 8002e54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e56:	1ccd      	adds	r5, r1, #3
 8002e58:	f025 0503 	bic.w	r5, r5, #3
 8002e5c:	3508      	adds	r5, #8
 8002e5e:	2d0c      	cmp	r5, #12
 8002e60:	bf38      	it	cc
 8002e62:	250c      	movcc	r5, #12
 8002e64:	2d00      	cmp	r5, #0
 8002e66:	4606      	mov	r6, r0
 8002e68:	db01      	blt.n	8002e6e <_malloc_r+0x1a>
 8002e6a:	42a9      	cmp	r1, r5
 8002e6c:	d903      	bls.n	8002e76 <_malloc_r+0x22>
 8002e6e:	230c      	movs	r3, #12
 8002e70:	6033      	str	r3, [r6, #0]
 8002e72:	2000      	movs	r0, #0
 8002e74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002e76:	f000 f857 	bl	8002f28 <__malloc_lock>
 8002e7a:	4921      	ldr	r1, [pc, #132]	; (8002f00 <_malloc_r+0xac>)
 8002e7c:	680a      	ldr	r2, [r1, #0]
 8002e7e:	4614      	mov	r4, r2
 8002e80:	b99c      	cbnz	r4, 8002eaa <_malloc_r+0x56>
 8002e82:	4f20      	ldr	r7, [pc, #128]	; (8002f04 <_malloc_r+0xb0>)
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	b923      	cbnz	r3, 8002e92 <_malloc_r+0x3e>
 8002e88:	4621      	mov	r1, r4
 8002e8a:	4630      	mov	r0, r6
 8002e8c:	f000 f83c 	bl	8002f08 <_sbrk_r>
 8002e90:	6038      	str	r0, [r7, #0]
 8002e92:	4629      	mov	r1, r5
 8002e94:	4630      	mov	r0, r6
 8002e96:	f000 f837 	bl	8002f08 <_sbrk_r>
 8002e9a:	1c43      	adds	r3, r0, #1
 8002e9c:	d123      	bne.n	8002ee6 <_malloc_r+0x92>
 8002e9e:	230c      	movs	r3, #12
 8002ea0:	4630      	mov	r0, r6
 8002ea2:	6033      	str	r3, [r6, #0]
 8002ea4:	f000 f846 	bl	8002f34 <__malloc_unlock>
 8002ea8:	e7e3      	b.n	8002e72 <_malloc_r+0x1e>
 8002eaa:	6823      	ldr	r3, [r4, #0]
 8002eac:	1b5b      	subs	r3, r3, r5
 8002eae:	d417      	bmi.n	8002ee0 <_malloc_r+0x8c>
 8002eb0:	2b0b      	cmp	r3, #11
 8002eb2:	d903      	bls.n	8002ebc <_malloc_r+0x68>
 8002eb4:	6023      	str	r3, [r4, #0]
 8002eb6:	441c      	add	r4, r3
 8002eb8:	6025      	str	r5, [r4, #0]
 8002eba:	e004      	b.n	8002ec6 <_malloc_r+0x72>
 8002ebc:	6863      	ldr	r3, [r4, #4]
 8002ebe:	42a2      	cmp	r2, r4
 8002ec0:	bf0c      	ite	eq
 8002ec2:	600b      	streq	r3, [r1, #0]
 8002ec4:	6053      	strne	r3, [r2, #4]
 8002ec6:	4630      	mov	r0, r6
 8002ec8:	f000 f834 	bl	8002f34 <__malloc_unlock>
 8002ecc:	f104 000b 	add.w	r0, r4, #11
 8002ed0:	1d23      	adds	r3, r4, #4
 8002ed2:	f020 0007 	bic.w	r0, r0, #7
 8002ed6:	1ac2      	subs	r2, r0, r3
 8002ed8:	d0cc      	beq.n	8002e74 <_malloc_r+0x20>
 8002eda:	1a1b      	subs	r3, r3, r0
 8002edc:	50a3      	str	r3, [r4, r2]
 8002ede:	e7c9      	b.n	8002e74 <_malloc_r+0x20>
 8002ee0:	4622      	mov	r2, r4
 8002ee2:	6864      	ldr	r4, [r4, #4]
 8002ee4:	e7cc      	b.n	8002e80 <_malloc_r+0x2c>
 8002ee6:	1cc4      	adds	r4, r0, #3
 8002ee8:	f024 0403 	bic.w	r4, r4, #3
 8002eec:	42a0      	cmp	r0, r4
 8002eee:	d0e3      	beq.n	8002eb8 <_malloc_r+0x64>
 8002ef0:	1a21      	subs	r1, r4, r0
 8002ef2:	4630      	mov	r0, r6
 8002ef4:	f000 f808 	bl	8002f08 <_sbrk_r>
 8002ef8:	3001      	adds	r0, #1
 8002efa:	d1dd      	bne.n	8002eb8 <_malloc_r+0x64>
 8002efc:	e7cf      	b.n	8002e9e <_malloc_r+0x4a>
 8002efe:	bf00      	nop
 8002f00:	200000b8 	.word	0x200000b8
 8002f04:	200000bc 	.word	0x200000bc

08002f08 <_sbrk_r>:
 8002f08:	b538      	push	{r3, r4, r5, lr}
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	4d05      	ldr	r5, [pc, #20]	; (8002f24 <_sbrk_r+0x1c>)
 8002f0e:	4604      	mov	r4, r0
 8002f10:	4608      	mov	r0, r1
 8002f12:	602b      	str	r3, [r5, #0]
 8002f14:	f7fe fbc4 	bl	80016a0 <_sbrk>
 8002f18:	1c43      	adds	r3, r0, #1
 8002f1a:	d102      	bne.n	8002f22 <_sbrk_r+0x1a>
 8002f1c:	682b      	ldr	r3, [r5, #0]
 8002f1e:	b103      	cbz	r3, 8002f22 <_sbrk_r+0x1a>
 8002f20:	6023      	str	r3, [r4, #0]
 8002f22:	bd38      	pop	{r3, r4, r5, pc}
 8002f24:	2000012c 	.word	0x2000012c

08002f28 <__malloc_lock>:
 8002f28:	4801      	ldr	r0, [pc, #4]	; (8002f30 <__malloc_lock+0x8>)
 8002f2a:	f000 b809 	b.w	8002f40 <__retarget_lock_acquire_recursive>
 8002f2e:	bf00      	nop
 8002f30:	20000134 	.word	0x20000134

08002f34 <__malloc_unlock>:
 8002f34:	4801      	ldr	r0, [pc, #4]	; (8002f3c <__malloc_unlock+0x8>)
 8002f36:	f000 b804 	b.w	8002f42 <__retarget_lock_release_recursive>
 8002f3a:	bf00      	nop
 8002f3c:	20000134 	.word	0x20000134

08002f40 <__retarget_lock_acquire_recursive>:
 8002f40:	4770      	bx	lr

08002f42 <__retarget_lock_release_recursive>:
 8002f42:	4770      	bx	lr

08002f44 <_init>:
 8002f44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f46:	bf00      	nop
 8002f48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f4a:	bc08      	pop	{r3}
 8002f4c:	469e      	mov	lr, r3
 8002f4e:	4770      	bx	lr

08002f50 <_fini>:
 8002f50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f52:	bf00      	nop
 8002f54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f56:	bc08      	pop	{r3}
 8002f58:	469e      	mov	lr, r3
 8002f5a:	4770      	bx	lr
