# RV32I

A single-cycle unprivileged RV32I implementation in Verilog

## file and directory structure

- `ALU.v` : ALU module
- `Decoder.v` : instruction decoder module
- `RegFile.v` : register file module
- `CPU.v` : CPU module
- `*_tb.v` : module testbench files
- `tests` : testbench files

## License

This project is licensed under the MIT License - see the [LICENSE](LICENSE) file for details.
