
<!DOCTYPE html>

<html xmlns="http://www.w3.org/1999/xhtml" lang="en">
  <head>
    <meta charset="utf-8" /><meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />

    <title>24. TSX Async Abort (TAA) mitigation &#8212; The Linux Kernel 6.2.0-rc4+ documentation</title>
    <link rel="stylesheet" href="../_static/alabaster.css" type="text/css" />
    <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
    <script id="documentation_options" data-url_root="../" src="../_static/documentation_options.js"></script>
    <script src="../_static/jquery.js"></script>
    <script src="../_static/underscore.js"></script>
    <script src="../_static/doctools.js"></script>
    <script src="../_static/language_data.js"></script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="25. Bus lock detection and handling" href="buslock.html" />
    <link rel="prev" title="23. User Interface for Resource Control feature" href="resctrl.html" />
   
  <link rel="stylesheet" href="../_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head><body>
  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <section id="tsx-async-abort-taa-mitigation">
<h1><span class="section-number">24. </span>TSX Async Abort (TAA) mitigation<a class="headerlink" href="#tsx-async-abort-taa-mitigation" title="Permalink to this headline">¶</a></h1>
<section id="overview">
<span id="tsx-async-abort"></span><h2><span class="section-number">24.1. </span>Overview<a class="headerlink" href="#overview" title="Permalink to this headline">¶</a></h2>
<p>TSX Async Abort (TAA) is a side channel attack on internal buffers in some
Intel processors similar to Microachitectural Data Sampling (MDS).  In this
case certain loads may speculatively pass invalid data to dependent operations
when an asynchronous abort condition is pending in a Transactional
Synchronization Extensions (TSX) transaction.  This includes loads with no
fault or assist condition. Such loads may speculatively expose stale data from
the same uarch data structures as in MDS, with same scope of exposure i.e.
same-thread and cross-thread. This issue affects all current processors that
support TSX.</p>
</section>
<section id="mitigation-strategy">
<h2><span class="section-number">24.2. </span>Mitigation strategy<a class="headerlink" href="#mitigation-strategy" title="Permalink to this headline">¶</a></h2>
<p>a) TSX disable - one of the mitigations is to disable TSX. A new MSR
IA32_TSX_CTRL will be available in future and current processors after
microcode update which can be used to disable TSX. In addition, it
controls the enumeration of the TSX feature bits (RTM and HLE) in CPUID.</p>
<p>b) Clear CPU buffers - similar to MDS, clearing the CPU buffers mitigates this
vulnerability. More details on this approach can be found in
<a class="reference internal" href="mds.html#mds"><span class="std std-ref">Documentation/admin-guide/hw-vuln/mds.rst</span></a>.</p>
</section>
<section id="kernel-internal-mitigation-modes">
<h2><span class="section-number">24.3. </span>Kernel internal mitigation modes<a class="headerlink" href="#kernel-internal-mitigation-modes" title="Permalink to this headline">¶</a></h2>
<blockquote>
<div><table class="docutils align-default">
<colgroup>
<col style="width: 18%" />
<col style="width: 82%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>off</p></td>
<td><p>Mitigation is disabled. Either the CPU is not affected or
tsx_async_abort=off is supplied on the kernel command line.</p></td>
</tr>
<tr class="row-even"><td><p>tsx disabled</p></td>
<td><p>Mitigation is enabled. TSX feature is disabled by default at
bootup on processors that support TSX control.</p></td>
</tr>
<tr class="row-odd"><td><p>verw</p></td>
<td><p>Mitigation is enabled. CPU is affected and MD_CLEAR is
advertised in CPUID.</p></td>
</tr>
<tr class="row-even"><td><p>ucode needed</p></td>
<td><p>Mitigation is enabled. CPU is affected and MD_CLEAR is not
advertised in CPUID. That is mainly for virtualization
scenarios where the host has the updated microcode but the
hypervisor does not expose MD_CLEAR in CPUID. It’s a best
effort approach without guarantee.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
<p>If the CPU is affected and the “tsx_async_abort” kernel command line parameter is
not provided then the kernel selects an appropriate mitigation depending on the
status of RTM and MD_CLEAR CPUID bits.</p>
<p>Below tables indicate the impact of tsx=on|off|auto cmdline options on state of
TAA mitigation, VERW behavior and TSX feature for various combinations of
MSR_IA32_ARCH_CAPABILITIES bits.</p>
<ol class="arabic simple">
<li><p>“tsx=off”</p></li>
</ol>
<table class="docutils align-default">
<colgroup>
<col style="width: 9%" />
<col style="width: 9%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 14%" />
<col style="width: 20%" />
<col style="width: 23%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head" colspan="3"><p>MSR_IA32_ARCH_CAPABILITIES bits</p></th>
<th class="head" colspan="4"><p>Result with cmdline tsx=off</p></th>
</tr>
<tr class="row-even"><th class="head"><p>TAA_NO</p></th>
<th class="head"><p>MDS_NO</p></th>
<th class="head"><p>TSX_CTRL_MSR</p></th>
<th class="head"><p>TSX state
after bootup</p></th>
<th class="head"><p>VERW can clear
CPU buffers</p></th>
<th class="head"><p>TAA mitigation
tsx_async_abort=off</p></th>
<th class="head"><p>TAA mitigation
tsx_async_abort=full</p></th>
</tr>
</thead>
<tbody>
<tr class="row-odd"><td><p>0</p></td>
<td><p>0</p></td>
<td><p>0</p></td>
<td><p>HW default</p></td>
<td><p>Yes</p></td>
<td><p>Same as MDS</p></td>
<td><p>Same as MDS</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>0</p></td>
<td><p>1</p></td>
<td><p>Invalid case</p></td>
<td><p>Invalid case</p></td>
<td><p>Invalid case</p></td>
<td><p>Invalid case</p></td>
</tr>
<tr class="row-odd"><td><p>0</p></td>
<td><p>1</p></td>
<td><p>0</p></td>
<td><p>HW default</p></td>
<td><p>No</p></td>
<td><p>Need ucode update</p></td>
<td><p>Need ucode update</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>Disabled</p></td>
<td><p>Yes</p></td>
<td><p>TSX disabled</p></td>
<td><p>TSX disabled</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>X</p></td>
<td><p>1</p></td>
<td><p>Disabled</p></td>
<td><p>X</p></td>
<td><p>None needed</p></td>
<td><p>None needed</p></td>
</tr>
</tbody>
</table>
<ol class="arabic simple" start="2">
<li><p>“tsx=on”</p></li>
</ol>
<table class="docutils align-default">
<colgroup>
<col style="width: 9%" />
<col style="width: 9%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 14%" />
<col style="width: 20%" />
<col style="width: 23%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head" colspan="3"><p>MSR_IA32_ARCH_CAPABILITIES bits</p></th>
<th class="head" colspan="4"><p>Result with cmdline tsx=on</p></th>
</tr>
<tr class="row-even"><th class="head"><p>TAA_NO</p></th>
<th class="head"><p>MDS_NO</p></th>
<th class="head"><p>TSX_CTRL_MSR</p></th>
<th class="head"><p>TSX state
after bootup</p></th>
<th class="head"><p>VERW can clear
CPU buffers</p></th>
<th class="head"><p>TAA mitigation
tsx_async_abort=off</p></th>
<th class="head"><p>TAA mitigation
tsx_async_abort=full</p></th>
</tr>
</thead>
<tbody>
<tr class="row-odd"><td><p>0</p></td>
<td><p>0</p></td>
<td><p>0</p></td>
<td><p>HW default</p></td>
<td><p>Yes</p></td>
<td><p>Same as MDS</p></td>
<td><p>Same as MDS</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>0</p></td>
<td><p>1</p></td>
<td><p>Invalid case</p></td>
<td><p>Invalid case</p></td>
<td><p>Invalid case</p></td>
<td><p>Invalid case</p></td>
</tr>
<tr class="row-odd"><td><p>0</p></td>
<td><p>1</p></td>
<td><p>0</p></td>
<td><p>HW default</p></td>
<td><p>No</p></td>
<td><p>Need ucode update</p></td>
<td><p>Need ucode update</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>Enabled</p></td>
<td><p>Yes</p></td>
<td><p>None</p></td>
<td><p>Same as MDS</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>X</p></td>
<td><p>1</p></td>
<td><p>Enabled</p></td>
<td><p>X</p></td>
<td><p>None needed</p></td>
<td><p>None needed</p></td>
</tr>
</tbody>
</table>
<ol class="arabic simple" start="3">
<li><p>“tsx=auto”</p></li>
</ol>
<table class="docutils align-default">
<colgroup>
<col style="width: 9%" />
<col style="width: 9%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 14%" />
<col style="width: 20%" />
<col style="width: 23%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head" colspan="3"><p>MSR_IA32_ARCH_CAPABILITIES bits</p></th>
<th class="head" colspan="4"><p>Result with cmdline tsx=auto</p></th>
</tr>
<tr class="row-even"><th class="head"><p>TAA_NO</p></th>
<th class="head"><p>MDS_NO</p></th>
<th class="head"><p>TSX_CTRL_MSR</p></th>
<th class="head"><p>TSX state
after bootup</p></th>
<th class="head"><p>VERW can clear
CPU buffers</p></th>
<th class="head"><p>TAA mitigation
tsx_async_abort=off</p></th>
<th class="head"><p>TAA mitigation
tsx_async_abort=full</p></th>
</tr>
</thead>
<tbody>
<tr class="row-odd"><td><p>0</p></td>
<td><p>0</p></td>
<td><p>0</p></td>
<td><p>HW default</p></td>
<td><p>Yes</p></td>
<td><p>Same as MDS</p></td>
<td><p>Same as MDS</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>0</p></td>
<td><p>1</p></td>
<td><p>Invalid case</p></td>
<td><p>Invalid case</p></td>
<td><p>Invalid case</p></td>
<td><p>Invalid case</p></td>
</tr>
<tr class="row-odd"><td><p>0</p></td>
<td><p>1</p></td>
<td><p>0</p></td>
<td><p>HW default</p></td>
<td><p>No</p></td>
<td><p>Need ucode update</p></td>
<td><p>Need ucode update</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>Disabled</p></td>
<td><p>Yes</p></td>
<td><p>TSX disabled</p></td>
<td><p>TSX disabled</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>X</p></td>
<td><p>1</p></td>
<td><p>Enabled</p></td>
<td><p>X</p></td>
<td><p>None needed</p></td>
<td><p>None needed</p></td>
</tr>
</tbody>
</table>
<p>In the tables, TSX_CTRL_MSR is a new bit in MSR_IA32_ARCH_CAPABILITIES that
indicates whether MSR_IA32_TSX_CTRL is supported.</p>
<p>There are two control bits in IA32_TSX_CTRL MSR:</p>
<blockquote>
<div><dl class="simple">
<dt>Bit 0: When set it disables the Restricted Transactional Memory (RTM)</dt><dd><p>sub-feature of TSX (will force all transactions to abort on the
XBEGIN instruction).</p>
</dd>
<dt>Bit 1: When set it disables the enumeration of the RTM and HLE feature</dt><dd><p>(i.e. it will make CPUID(EAX=7).EBX{bit4} and
CPUID(EAX=7).EBX{bit11} read as 0).</p>
</dd>
</dl>
</div></blockquote>
</section>
</section>


          </div>
          
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
<h1 class="logo"><a href="../index.html">The Linux Kernel</a></h1>



<p class="blurb">6.2.0-rc4-6.2.0-rc4+</p>







<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" />
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>$('#searchbox').show(0);</script>
  <h3><a href="../index.html">Table of Contents</a></h3>
  <ul>
<li><a class="reference internal" href="#">24. TSX Async Abort (TAA) mitigation</a><ul>
<li><a class="reference internal" href="#overview">24.1. Overview</a></li>
<li><a class="reference internal" href="#mitigation-strategy">24.2. Mitigation strategy</a></li>
<li><a class="reference internal" href="#kernel-internal-mitigation-modes">24.3. Kernel internal mitigation modes</a></li>
</ul>
</li>
</ul>

  <div role="note" aria-label="source link">
    <h3>This Page</h3>
    <ul class="this-page-menu">
      <li><a href="../_sources/x86/tsx_async_abort.rst.txt"
            rel="nofollow">Show Source</a></li>
    </ul>
   </div>
        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="footer">
      &copy;The kernel development community.
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 2.4.4</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.12</a>
      
      |
      <a href="../_sources/x86/tsx_async_abort.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>