// Seed: 703165642
module module_0 (
    input tri0 id_0,
    input wand id_1,
    output tri1 id_2,
    input supply0 id_3,
    input tri1 id_4,
    input wor id_5,
    output tri id_6,
    output wire id_7,
    input tri0 id_8,
    input wand id_9,
    input tri0 id_10,
    input wand id_11,
    output tri id_12,
    input wire id_13,
    input uwire id_14,
    input wor id_15
);
  logic id_17;
  ;
endmodule
module module_1 (
    output tri1 id_0,
    input supply0 id_1,
    input wor id_2,
    input supply1 id_3,
    input tri0 id_4,
    output supply0 id_5
    , id_12,
    output tri id_6,
    input tri1 id_7,
    input wor id_8,
    input supply0 id_9,
    input wor id_10
);
  logic id_13;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_6,
      id_3,
      id_2,
      id_9,
      id_0,
      id_6,
      id_10,
      id_8,
      id_1,
      id_10,
      id_6,
      id_8,
      id_8,
      id_7
  );
  assign modCall_1.id_8 = 0;
  wire id_14;
endmodule
