<?xml version="1.0" encoding="UTF-8"?>
<jvgen name="alt_dspbuilder_logical_bit_op" family="Stratix III"
    style="COMPLEX" fixed-name="false" temporary="false">
    <instance version="13.1" decorated-name="alt_dspbuilder_logical_bit_op_GNUQ2R64DV">
        <generic name="NUMBER_INPUTS" value="2"/>
        <generic name="LOGICALOP" value="AltOR"/>
        <port name="data0" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="data1" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="result" dir="Output" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_logical_bit_op_GNUQ2R64DV.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SBitLogical.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrBitPropagate.vhd"/>
    </instance>
    <instance version="13.1" decorated-name="alt_dspbuilder_logical_bit_op_GNA5ZFEL7V">
        <generic name="NUMBER_INPUTS" value="2"/>
        <generic name="LOGICALOP" value="AltAND"/>
        <port name="data0" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="data1" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="result" dir="Output" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_logical_bit_op_GNA5ZFEL7V.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SBitLogical.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrBitPropagate.vhd"/>
    </instance>
    <parameter-static name="NUMBER_INPUTS" default="2" type="POSITIVE"/>
    <parameter-static name="LOGICALOP" default="AltAND" type="STRING"/>
</jvgen>
