#
#  OpenOCD configuration for LPC23xx/LPC24xx
#
#  Martin Thomas 8/2008
#
# 
#  tested with:
#  - OpenOCD SVN971 (MinGW)
#  - LPC2378
#  - Olimex LPC2378-STK
#  - Amontec JTAGKey
#   
# 

# Interface/"cable"
# either
# NXP LPC2478 ARM7TDMI-S with 512kB Flash and 64kB Local On-Chip SRAM (98kB total), clocked with 4MHz internal RC oscillator

if { [info exists CHIPNAME] } {
	set  _CHIPNAME $CHIPNAME
} else {
	set  _CHIPNAME lpc2478
}

if { [info exists ENDIAN] } {
	set  _ENDIAN $ENDIAN
} else {
	set  _ENDIAN little
}

if { [info exists CPUTAPID ] } {
	set _CPUTAPID $CPUTAPID
} else {
	set _CPUTAPID 0x4f1f0f0f
}

# slow and verbose during init:
debug_level 3
#fast disable
jtag_rclk 100

# delays on reset lines
jtag_nsrst_delay 200
jtag_ntrst_delay 200

# use combined on interfaces or targets that can't set TRST/SRST separately
reset_config trst_and_srst srst_pulls_trst

# jtag scan chain
#jtag_device 4 0x1 0xf 0xe
jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID


# target settings
#target arm7tdmi little 0 arm7tdmi-s_r4
set _TARGETNAME $_CHIPNAME.cpu
target create $_TARGETNAME arm7tdmi -endian $_ENDIAN -chain-position $_TARGETNAME -variant arm7tdmi-s_r4


#
# scipts/macros/user commands - this is TCL (variant JIM):
#
proc mt_internal_rc {} {
	 jtag_khz 100
	 reset run
	 sleep 100
	 reset halt
	 wait_halt 2
	 # PLL disconnect PLLCON
	 mww 0xE01FC080 0x01 
	 mww 0xE01FC08C 0xAA 
	 mww 0xE01FC08C 0x55 
	 # PLL disable PLLCON
	 mww 0xE01FC080 0x00 
	 mww 0xE01FC08C 0xAA 
	 mww 0xE01FC08C 0x55 
	 # no prescaler CCLKCFG
	 mww 0xE01FC104 0x00
	 #  internal RC CLKSRCSEL
	 mww 0xE01FC10C 0x00 
	 #### main oscil. CLKSRCSEL
	 #### mww 0xE01FC10C 0x01
	 # remap to internal flash
	 mww 0xE01FC040 0x01 
	 sleep 100 
	 jtag_khz 500
	 flash probe 0 
}

proc mt_flash_bin {IMGFILE OFFSET} {
	 mt_internal_rc
	 flash write_image erase $IMGFILE $OFFSET
	 sleep 100 
	 verify_image $IMGFILE $OFFSET
	 sleep 100 
}

proc mt_flash {IMGFILE} {
	 mt_internal_rc
	 flash write_image erase $IMGFILE
	 sleep 100 
	 verify_image $IMGFILE
	 sleep 100 
}

# mthomas - note taken from the lpc2148 file in the OpenOCD target library:
# NOTE!!! LPCs need reset pulled while RTCK is low. 0 to activate 
# JTAG, power-on reset is not enough, i.e. you need to perform a
# reset before being able to talk to the LPC2148, attach is not
# possible.
proc target_0_post_reset {} {
	# Force target into ARM state
	soft_reset_halt
	# do not remap 0x0000-0x0020 to anything but the flash
	mwb 0xE01FC040 0x01
}


# working area in RAM
#working_area 0 0x40000000 0x10000 nobackup 

# LPC2478 has 64kB of SRAM on its main system bus (so-called Local On-Chip SRAM)
$_TARGETNAME configure -work-area-phys 0x40000000 -work-area-size 0x10000 -work-area-backup 0

$_TARGETNAME configure -event reset-init {
	# Force target into ARM state
	arm core_state arm
	# Do not remap 0x0000-0x0020 to anything but the Flash
	mwb 0xE01FC040 0x01
}



#flash bank lpc2000 <base> <size> 0 0    [calc_checksum]
# n.b.: the target is switched to the internal RC (nom. 4MHz)
# before flashing with the supplied commands so this is the frequency 
# given as parameter
#flash bank lpc2000 0x0 0x7d000 0 0 0 lpc2000_v2 4000 calc_checksum

set _FLASHNAME $_CHIPNAME.flash
flash bank $_FLASHNAME lpc2000 0x0 0x7D000 0 0 $_TARGETNAME lpc2000_v2 4000 calc_checksum

#gdb_flash_program

#init

#fast enable
jtag_rclk 500
debug_level 1
