Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'dat_i' [C:/Users/aleen/Documents/College/Fall2025/VLSI/MasterSlaveBus/MasterSlaveBus/MasterSlaveBus.srcs/sources_1/new/top.v:52]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 26 for port 'adr_o' [C:/Users/aleen/Documents/College/Fall2025/VLSI/MasterSlaveBus/MasterSlaveBus/MasterSlaveBus.srcs/sources_1/new/top.v:57]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'dat_o' [C:/Users/aleen/Documents/College/Fall2025/VLSI/MasterSlaveBus/MasterSlaveBus/MasterSlaveBus.srcs/sources_1/new/top.v:58]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'dat_i' [C:/Users/aleen/Documents/College/Fall2025/VLSI/MasterSlaveBus/MasterSlaveBus/MasterSlaveBus.srcs/sources_1/new/top.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 26 for port 'adr_i' [C:/Users/aleen/Documents/College/Fall2025/VLSI/MasterSlaveBus/MasterSlaveBus/MasterSlaveBus.srcs/sources_1/new/top.v:81]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 26 for port 'mem_adr_o' [C:/Users/aleen/Documents/College/Fall2025/VLSI/MasterSlaveBus/MasterSlaveBus/MasterSlaveBus.srcs/sources_1/new/top.v:88]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'dat_o' [C:/Users/aleen/Documents/College/Fall2025/VLSI/MasterSlaveBus/MasterSlaveBus/MasterSlaveBus.srcs/sources_1/new/top.v:93]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'dataBus' [C:/Users/aleen/Documents/College/Fall2025/VLSI/MasterSlaveBus/MasterSlaveBus/MasterSlaveBus.srcs/sources_1/new/top.v:98]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'dataBus' [C:/Users/aleen/Documents/College/Fall2025/VLSI/MasterSlaveBus/MasterSlaveBus/MasterSlaveBus.srcs/sources_1/new/top.v:117]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 26 for port 'addressBus' [C:/Users/aleen/Documents/College/Fall2025/VLSI/MasterSlaveBus/MasterSlaveBus/MasterSlaveBus.srcs/sources_1/new/top.v:118]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'PWDATA' [C:/Users/aleen/Documents/College/Fall2025/VLSI/MasterSlaveBus/MasterSlaveBus/MasterSlaveBus.srcs/sources_1/new/top.v:136]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'PRDATA' [C:/Users/aleen/Documents/College/Fall2025/VLSI/MasterSlaveBus/MasterSlaveBus/MasterSlaveBus.srcs/sources_1/new/top.v:140]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'dataBus' is not permitted [C:/Users/aleen/Documents/College/Fall2025/VLSI/MasterSlaveBus/MasterSlaveBus/MasterSlaveBus.srcs/sources_1/new/master.v:57]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
