;redcode
;assert 1
	SPL -9, @-72
	MOV -1, <-26
	SPL <712, #410
	SPL <752, <418
	ADD 100, 10
	SPL 0, <-54
	MOV -7, <-20
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	DJN -1, @-20
	DJN 220, 90
	SUB #0, <4
	JMZ 0, <92
	SUB @0, @2
	SUB #12, @120
	ADD 0, 10
	SUB @0, @2
	SUB @0, @2
	SUB @0, @2
	SLT 122, 9
	SUB #12, @100
	SLT 122, 9
	SLT 122, 9
	SLT 122, 9
	SPL <101, #106
	MOV #30, 4
	MOV @121, 106
	SUB @0, @2
	SUB #12, @100
	ADD 670, 60
	SUB #12, @100
	SUB #12, @100
	SUB @0, @2
	MOV 7, 20
	SPL -9, @-72
	SPL -9, @-72
	SLT 141, @1
	SLT 121, 1
	SLT 121, 1
	SPL -9, @-72
	SPL -9, @-72
	SPL -9, @-72
	ADD 100, 10
	MOV -1, <-26
	JMP <101, #106
	SPL -9, @-72
	SPL 0, <-54
	SPL -9, @-72
	MOV -1, <-26
	SPL <712, #410
	SPL <752, <418
	ADD 100, 10
	MOV -7, <-20
	SPL 0, #400
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
