// Seed: 3054405809
task id_0;
  input reg [id_1[id_1[(  id_1  ) : id_1]] : id_2] id_0;
  begin
    id_0 <= 1;
    case (1)
      id_1[id_0]: id_2 = 1'b0;
      1: id_1 <= id_2;
      id_0: id_1[1*id_1-1'h0 : 1] = id_0 == 1;
      "": id_0 = id_2;
      1: id_2 <= id_1;
      id_0: begin
        id_1 = id_2;
        wait (id_2[1]);
        #(1) id_0 = 1'b0;
        #(id_2) id_2 <= #id_2 1;
        id_1 <= (id_1);
        SystemTFIdentifier(1);
        id_2[1 : ~id_0] = id_2;
        wait (1);
        id_0 <= 1;
        id_1 = id_1 + 1;
        id_0 = id_2[1];
        case (id_2[1-id_0])
          1: id_1 = 1;
          1: id_1 = #1 1;
          default: begin
            if (1 + id_0) begin
              id_1 <= id_2;
              id_2 <= 1;
            end
          end
        endcase
      end
    endcase
  end
endtask
`default_nettype wire
