 2
一.中英文摘要(關鍵詞：合成波導、傳輸線、
CMOS 積體電路、低雜訊放大器、一百八十度耦
合器。) 
本一年期之計畫為合成波導在積體電路製程
上的應用，以 0.18m-CMOS 製程與玻璃基板製
程縮裝技術，開發微波主動與被動積體電路。在
執行期間，先研製矽基材料合成波導傳輸線。由
於矽基材料本身的介質損耗就比較大，因此研發
新穎的傳輸線架構，而後提出辦法用以改善介質
損耗和金屬損耗等問題；進而設計出的以合成波
導技術的主動與被動積體電路，包含低雜訊放大
器與一百八十度耦合器，以達成微型化微波積體
電路開發之整體目標。本計畫期間共發表兩篇國
際期刊論文，分別在 Microwave and Optical 
Technology (MOTL)與 IEICE Express。也說明本
研究獲得國際上其它研究學者的認可。 
 
Abstract (Keyword: synthetic waveguide, 
transmission line, CMOS integrated circuit, 
Low-noise amplifier, 180o coupler.) 
The goal of this project proposes the design of 
synthetic waveguide-based microwave monolithic 
integrated circuits (MMICs).The development of the 
active and passive MMICs will be realized by 
0.18-m CMOS and glass substrate technologies. 
Firstly, synthetic TLs on the silicon substrate will be 
investigated for improving their guiding property 
since the loss of conventional thin-film TLs 
degrades the electrical characteristics. Finally, the 
synthetic TLs and passive circuits will be integrated 
into the active circuits for system application. The 
successfully fabricated active and passive circuits 
are low-noise amplifier (LNA) and 180o coupler to 
achieve the goal of the project. Two international 
journal papers are published. One is in Microwave 
and Optical Technology (MOTL), and the other is in 
IEICE Express. It indicates the recognition of our 
achievements among international researchers. 
二. 研究計畫之背景及目的 
近年來，由於商業應用對於手機、無線區域
網路 (Wireless LAN)、到超寬頻無線通訊應用
(UWB)等需求的崛起，無線通訊已成為最受寵的
電子業新星，不管工業界或研究所等機構爭相投
入無線通訊技術的發展。矽單晶積體電路由於製
程不斷的演進，矽單晶毫米波/微波積體電路設計
漸漸開始受到重視；前瞻科技研究，特別著重於
矽基(Si-based)微波/毫米波系統晶片之發展，以建
立無線通訊單一晶片系統(System on Chip, SOC)
之研製能力[1-3]。由於矽基晶片製程成本遠較砷
化鎵(GaAs)製程由於低，其製程成本低與高整合
特性，且可與數位電路進行整合，使價格降低，
同時也加速無線數位化生活的來臨。 
矽基材料傳輸線應用在積體電路中如：薄膜
微帶線(TFMS)、共平面波導(CPW)特性之研究相
較於其他材料，矽基材料本身的介質損耗就比較
大，且在許多電路中需要將傳輸線曲折繞線的方
式進行佈局以達到微型化設計，造成傳輸線的品
質因素(Q-factor)大幅下降，造成信號衰減。因此
如何在矽基材料上設計出低損耗的傳輸線，將是
個重要的研究主題。以共平面波導方式所構成的
傳輸線而言，其大部份的損耗是由介質損耗所造
成；而薄膜微帶線結構中，雖然使用一層金屬層
來隔開矽基材料，但是其介電質層相當薄，微帶
線的寬度相當窄，所以金屬損耗也相當大，若要
降低金屬損耗，則需要使用低特性阻抗的傳輸線
來設計電路，亦有相當的限制。若要解決傳輸線
在矽基材料上損耗問題，必先研發新穎的傳輸線
架構如新式合成波導，用以改善介質損耗和金屬
損耗等問題。 
不同於數位積體電路能與更先進的製程縮小
而面積縮小，射頻/微波積體電路的微小化是與頻
 4
一百八十度耦合器[10] 
    傳統180度耦合器，大多都是利用傳輸線的概
念來設計在印刷電路板上。但是，如果利用積體
電路化製程是，利用波長來實現這些被動電路，
會讓整個電路的佈局過大，而降低此電路的整合
性；因此本設計的想法是想利用meandered合成波
導傳輸線的概念，來設計這個微型化雙頻3dB環型
耦合器。圖四為此玻璃基板製程剖面圖與一百八
十度耦合器電路圖。由於此製程厚度的關系，因
此不適合製作高特徵阻抗的傳輸線，造成用傳統
傳輸線是不可能達到圖四的電路圖。 
 
 
圖四、玻璃基板製程剖面圖與 
一百八十度耦合器電路圖 
 
圖五為此一百八十度耦合器晶片圖，利用合
成傳輸線與曲折繞線的佈局方式，達到微型化的
效果。且用網狀型地面，來產生高特徵阻抗傳輸
線。此電路之晶片大小僅為2.5mm×2.2mm，此大
小可與CMOS晶片相比擬，因此適合應用在CMOS
的晶片整合。圖六為此電路之模擬與量測之S參
數。在10GHz與24GHz的輸入損耗皆小於2.4dB，
且反射損耗皆小於12dB。 
 
 
圖五、一百八十度耦合器晶片圖 
 
圖六、模擬與量測之S參數 
 
四.參考文獻 
[1] M. Zargari, M. Terrovitis, S. Jen, B. Kaczynski, 
M. Lee, M. Mack, S. Mehta, S. Mendis, K. Onodera, 
H. Samavati, W. Si, K. Singh, A. Tabatabaei, D. 
Weber, D. Su, and B. Wooley, “A single-chip 
dual-band tri-mode transceiver for IEEE 802.11a/b/g 
Wireless LAN,’’ IEEE J. Solid-State Circuits, vol. 
39, no. 12, pp. 2239-2249, Dec. 2004. 
[2] P. Zhang, L. Der, D. Guo, I. Sever, T. Bourdi, C. 
Lam, A. Zolfaghari, J. Chen, D. Gambetta, B. Cheng, 
S. Gowder, S. Hart, L. Huynh, T. Nguyen, and B. 
Razavi, “A single-chip dual-band direct-conversion 
IEEE 802.11a/b/g WLAN transceiver in 0.18μm 
CMOS,’’ IEEE J. Solid-State Circuits, vol. 40, no. 9, 
pp. 1932-1939, Sept. 2005. 
[3] T. Maeda, H. Yano, S. Hori, N. Matsuno, T. 
Yamase, T. Tokairin, R. Walkington, N. Yoshida, K. 
Numata, K. Yanagisawa, Y. Takahashi, M. Fujii, 
and H. Hida, “Low-power consumption 
direction-conversion CMOS transceiver for 
mutlistandard 5-GHz wireless LAN systems with 
channel bandwidths of 5-20MHz, ’’ IEEE J. 
Solid-State Circuits, vol. 41, no. 2, pp. 357-383, Feb. 
2006. 
[4] C. K. C. Tzuang, C. H. Chang, H. S. Wu, S. 
Wang, S. X. Lee, C. C. Chen, C. Y. Hsu, K. H. Tsai, 
and J. Chen, “An X-Band CMOS 
Multifunction-Chip FMCW Radar,” Proc. of the 
 6
國科會補助專題研究計畫項下出席國際學術會議心得報告 
                                     日期：100 年 1 月 10 日 
                             
一、參加會議經過 
此次ICEEE 2010在中國武漢舉行，本人於此次會議中發表的論文為＂Design of CMOS Wilkinson Power 
Divider Incorporating Semi-passive Inductors＂。該會議室約可容納一百人，整個報告過程約15分鐘，之
後留有5分鐘為發問時間。參與此會議除了看到不少有趣且前瞻性的論文報告。另外也在廠商展覽會場
看到許多新穎的微波相關產品，有些執行計畫實驗上所需用到的儀器產品，在台灣目前是找不到的，
經由參與此次會議，找到相關產品來應用到此計畫中。收穫頗多，且可以直接與論文發表者和業界廠
商代表相互交換資訊。 
 
二、與會心得 
此次會議期間，有去參加一些reception 和廠商的展覽活動，期望認識一些不同國家不同領域的朋友，
相關的會議。雖然對於這個領域主要專注於通訊技術的電路設計，對其他領域例如多媒體架構設計與
電力電子方面無法全盤領會。但藉由積極參與會議，也讓自己了解到其它領域所面臨的困難和未來發
展方向。此外參觀展覽有很頻繁與人溝通的機會，這也是我在此次會議期中，除了研究的東西外，額
外且難得的收穫。 
 
三、考察參觀活動(無是項活動者略) 
四、建議 
參與國際學術會議對於國內研究人員有相當大的助益，可以提昇自身的視野，也可以了解目前國際上
技術的發展現況。應積極鼓勵國內研究人員積極參與國際大型會議，並提高補助預算，作為發表論文
之鼓勵。 
 
五、攜回資料名稱及內容 
會議論文CD-ROM一份，內含所有發表論文與一些廠商的catalog 
 
六、其他 
計畫編號 NSC 99－2218－E－027－004－ 
計畫名稱 合成波導在 CMOS 製程的應用 
出國人員
姓名 王紳 
服務機構
及職稱 
國立台北科技大學/助理教授 
會議時間 99 年 12 月 4 日至 99 年 12 月 5 日 會議地點 
中國-武漢 
會議名稱 
(中文)2010 年國際電子電機工程會議 
(英文)2010 International Conference of Electrical and Electronics 
Engineering (ICEEE 2010) 
發表論文
題目 
(中文) 利用半主動式電感的 CMOS 威爾金森功率分配器設計 
(英文) Design of CMOS Wilkinson Power Divider Incorporating Semi-passive 
Inductors 
 2 
 
二、與會心得 
此次會議期間，有去參加一些reception 和廠商的展覽活動，期望認識一些不同國家不
同領域的朋友，相關的會議。雖然對於這個領域主要專注於通訊技術的電路設計，對其
他領域例如多媒體架構設計與電力電子方面無法全盤領會。但藉由積極參與會議，也讓
自己了解到其它領域所面臨的困難和未來發展方向。此外參觀展覽有很頻繁與人溝通的
機會，這也是我在此次會議期中，除了研究的東西外，額外且難得的收穫。 
 
三、考察參觀活動(無是項活動者略) 
 
四、建議 
參與國際學術會議對於國內研究人員有相當大的助益，可以提昇自身的視野，也可以了
解目前國際上技術的發展現況。應積極鼓勵國內研究人員積極參與國際大型會議，並提
高補助預算，作為發表論文之鼓勵。 
 
五、攜回資料名稱及內容 
會議論文CD-ROM一份，內含所有發表論文; 
一些廠商的 catalog 
 
六、其他 
 
 
 
232 S. Wang 
In this paper, a CMOS Wilkinson power divider incorporating semi-passive induc-
tors is presented, and the inductors using tapped-inductor feedback technique are also 
analyzed and designed. The design procedure is detailed in the following sections. 
Section 2 describes the circuit design of the proposed Wilkinson power divider and 
semi-passive inductor. Moreover, simulated results and circuit verifications of the 
design in a 0.18-μm CMOS process are also reported in Section 3. Finally, Section 4 
concludes this work. 
2   Design of Wilkinson Power Divider and Semi-passive Inductor 
2.1   Lumped Wilkinson Power Divider  
Fig. 1(a) depicts a conventional transmission-line based a Wilkinson power divider. 
Typically, the power divider consists two λ/4 or 3λ/4 transmission lines with charac-
teristic impedance 2 Z0, and a 2Z0 resistor for high isolation between the output ports. 
However, the distributed power divider consumes larger chip area which is impractic-
al at low frequencies. A distributed transmission line with a characteristic impedance 
Z0 and an electrical length βl can be replaced by its lumped equivalent T-networks [4]. 
Fig. 1(b) and 1(c) represent the lumped T-networks which are equivalent to the λ/4 
and 3λ/4 Wilkinson power dividers in Fig. 1(a), respectively. The four series induc-
tors in Fig. 1(b) consume large chip area, and low-Q factors of the inductors degrade 
the performance of the lumped power divider such as insertion and return losses dras-
tically. Moreover, the series capacitors and shunt inductors networks in Fig. 1(c) re-
duce the number of inductors, the performance of power divider is still limited by the 
low-Q inductors. Typically, an acceptable performance of a power divider requires 
inductors with Q-factor 30 at least.  
The lumped LC components shown in Fig. 1(c) can be derived from the ABCD 
matrices of a 3λ/4 transmission line and the lumped T-network. Therefore, the corres-
ponding Cs and Lp can be obtained by equating the matrices in (1). 
2 3 2
0 0
0 0
2
1 2 11     
   cos     sin    0   
sin     cos      0 1 1
              1
p s s s p
p p s
L C j C j C Ll jZ l jZ
jY l l jY
j L L C
ω ω ωβ β
β β
ω ω
⎡ ⎤
− −⎢ ⎥
−⎡ ⎤ ⎡ ⎤ ⎢ ⎥
= =⎢ ⎥ ⎢ ⎥ ⎢ ⎥
−⎣ ⎦ ⎣ ⎦
−⎢ ⎥⎢ ⎥⎣ ⎦
          (1) 
0
1
2s
C
Z ω
=                                                                   (2) 
 
02
p
ZL
ω
=                                                                      (3) 
ω is the operating frequency, and Z0 is 50 Ω in these equations. From (2) and (3), a 5-
GHz lumped power divider can be obtained with Cs of 0.45 pF and Lp of 2.25 nH in 
Fig. 1(c). Fig. 2 demonstrates the simulated S-parameters of the power divider in Fig. 
1(c). The results are obtained by assuming ideal series capacitors and non-ideal shunt 
234 S. Wang 
2.2   High Q Semi-passive Inductor  
Fig. 3(a) shows the schematic of the proposed semi-inductor using tapped-inductor 
feedback. The semi-passive inductor consists of a NMOS transistor, a capacitor, and a 
center-tapped inductor. L1 and L2 form the center-tapped inductor, and M is the mutual 
inductance between L1 and L2. C is applied to generate voltage drop of Vgs. The input 
impedance Zin and the Q-factor of the proposed semi-passive inductor can be derived 
from the small-signal analysis. 
 
2 1 2 1 1
1 1 2 2
1 1 2 1
2 2
1 2 1 2
( ) ( )[ ( )]
( ) ( 2 ),
in
m m m
i i i i iZ j L R j M j L R j M
i i i i
Mg L g g RR R j L L M
C C C
ω ω ω ω
ω
ω
+ +
= + + + + +
+
= + − − + + + +
 
 
2 2
1 2 1 2( 2 ) ( ).m m m
g R Mg L gQ L L M R R
C C C
ω
ω
= + + + + − −                     (5) 
 
The gm, R1, and R2 are transconductance of the transistor, resistance of L1, and resis-
tance of L2, respectively. As shown in (4) and (5), the gm, C, M, and L2 forms negative 
resistances which compensates the resistive losses of L1 and L2. Therefore, a high-Q 
inductor in standard CMOS process can be obtained by tuning gm, or the gate bias of 
the transistor. Fig. 3(b) shows a physical layout of 3-turn center-tapped inductor. The 
black and the gray metal lines represent the L1 and L2 of the symmetrical inductor, 
respectively. For reducing metal losses of the inductors in a standard 0.18-μm CMOS 
process, L1 and L2 are mainly implemented on thick metal layer, or top metal layer 
(M6). Moreover, M5 are used at the crossovers L1 and L2. The blue metal line realized 
on M4 is a tapped line of the inductor. The ports of black, gray, and blue metal lines 
are connected to Zin, ground, and source of the transistor, respectively, as shown in 
Fig. 3(a). 
In order to make a quick assessment and validation of the proposed semi-passive 
inductor, simulations are performed by ADS and HFSS simulators. Moreover, the 
physical layout of 3-turn tapped-inductor with a chip area of 160μm × 200μm is used 
for the verification, and the width, spacing, and inner radius of the layout in Fig. 3(b) 
is 9 μm, 2 μm, and 50 μm, respectively. Assuming C, drain bias of the transistor VD, 
and aspect ratio of the transistor in Fig. 3(a) are 2 pF, 0.8 V, and (32μm/0.18μm), 
respectively. The semi-passive inductor is grounded at one end, therefore one port  
S-parameters simulation is performed at the other end. Fig. 4 shows the simulated 
inductance and S11 of the proposed semi-passive inductor under different biasing 
conductions. VG represents the gate bias of the transistor, and controls the bias current 
and gm to adjust desired negative resistances. When VG is 0 V, the equivalent induc-
tance and self-resonant frequency is about 2.0 nH and 10.4 GHz, respectively, as 
shown in Fig. 4(a). In this condition, the Q-factor is about 6 at 5 GHz because gm is 0, 
or no negative resistance is achieved. Moreover, when the VG is 0.65 V, the semi-
passive inductor draws 1.0 mA from a 0.8-V supply voltage, and the equivalent  
inductance and self-resonant frequency is about 2.1 nH and 10.1 GHz, respectively. 
(4) 
236 S. Wang 
3   Simulation Results of the Lumped Power Divider 
The proposed semi-passive inductor is designed in a standard mixed-signal/RF bulk 
0.18-μm CMOS process, which provides a single poly layer and six metal (1P6M) 
layers (from M1 to M6 layers) for interconnection. Capacitors in this design are real-
ized by metal-oxide-metal (MOM) capacitors implemented from M1 to M5 layers for 
high capacitance density. The tapped inductor is implemented on the thick AlCu metal-
lization layer, or M6 layer for reducing resistive losses. Fig. 5 shows the schematic of 
proposed series-C and shunt-L circuit, which is equivalent to a 3λ/4 transmission line. 
R is a high-resistive resistor providing RF signal blocking, and eliminating the need for 
an RF choke. And C1 and C2 are bypass capacitors. The R, C3, Ca, VD, and aspect ratio 
of M1 in Fig. 5 are 10 KΩ, 2 pF, 0.45 pF, 0.8 V, and (32μm/0.18μm), respectively, and 
physical layout of the center-tapped is same as mentioned in Section 2.2. 
 
Fig. 5. Schematic of the proposed series-C and shunt-L circuit, which is equivalent to a 3λ/4 
transmission line 
Fig. 6 demonstrates the characteristic impedance Zc and S-parameters of the pro-
posed circuit in Fig. 5 with VG of 0.72 V. The real part of the Zc is 71.3 Ω at 5 GHz 
close to the desired 2 Z0. Moreover, the imaginary part is close to 0 at 5 GHz, repre-
senting that it is equivalent to a lossless transmission line. As results of it, the inser-
tion loss of 0.01 dB and return loss of 26 dB at 5 GHz is further presented in Fig. 
6(b). A lumped power divider can be obtained by two circuits as shown in Fig. 5 and 
a 100-Ω resistor for high isolation between the output ports. The lumped power di-
vider is designed at a center frequency of 5.0 GHz for equal power dividing with all 
ports matched to 50 Ω. Fig. 7 shows the simulated S-parameters of the proposed Wil-
kinson power divider using semi-passive inductors. The circuit consumes a total pow-
er of 2.5 mW from a 0.8-V supply voltage, and the isolation between the output ports 
is about 28 dB. Moreover, the insertion losses, input, and output return losses of the 
circuits at 5 GHz are 0.02 dB, 30 dB, and 35 dB, respectively. Table 1 summarizes the 
comparisons of previously reported CMOS Wilkinson power dividers. It reveals that 
238 S. Wang 
4   Conclusion 
In this paper, the design of CMOS Wilkinson power divider incorporating semi-
passive inductors is designed. The semi-passive inductor using center-tapped inductor 
feedback technique not only compensates resistive losses but also provides high-Q 
factor with low-power consumption. The lumped power divider is based on series-C 
and shunt-L network, and validates the feasibility of the concept in a standard 0.18-
μm CMOS process. Comparing with other published works, the proposed design 
shows advantages in terms of low insertion losses, good return losses, and low-power 
consumption. In addition, it is the first design using semi-passive inductors feedback 
to realize a lumped power divider. Finally, it is also believed that the hig-Q inductor is 
suitable for further practical applications. 
 
Acknowledgments. The author would like to thank the National Science Council 
(NSC) and Chip Implementation Chip (CIC) of Taiwan for financial and technical 
supports. This work was supported by the NSC under Contract NSC-99-2218-E-027-
004. 
References 
1. Chiajg, M.-J., Wu, H.-S., Tzuang, C.-K.C.: A Ka-band CMOS Wilkinson Power Divider 
Using Synthetic Quasi-TEM transmission lines. IEEE Microwave Wireless Component 
Letters, 837–839 (2007) 
2. Bamba, S., Ogawa, H.: Multilayer MMIC directional Coupler Using Thin Dielectric Layer. 
IEEE Trans. Microwave Theory and Techniques, 1270–1275 (1995) 
3. Gokdemir, T., Robertson, I.D., Wang, Q.H., Rezazadeh, A.A.: K/Ka-band Coplanar Wa-
veguide Directional Coupler Using A Three-Metal-Level MMIC Process. IEEE Micro-
wave Guided Wave Letters, 76–78 (1996) 
4. Chiang, Y.-C., Chen, C.-Y.: Design of Lumped Element Quadrature Hybrid. IEE Electron-
ics Letters, 465–467 (1998) 
5. Lu, L.-H., Bhattacharya, P., Katehi, L.P.B., Ponchak, G.E.: X-band and K-band Lumped 
Wilkinson Power Dividers with A Micromachined Technology. IEEE MTT-S, 287–290 
(2000) 
6. Ng, C.Y., Chongcheawchamnan, M., Robertson, I.D.: Lumped-Distributed Hybrids in 3D-
MMIC Technology. In: IEE Proc. Microwave Antennas and Propagation, pp. 370–374 
(2004) 
7. Lu, L.-H., Liao, Y.-T., Wu, C.-R.: A Miniaturized Wilkinson Power Divider with CMOS 
Active Inductors. IEEE Microwave Wireless Component Letters, 775–777 (2005) 
8. Soorapanth, T., Wong, S.S.: A 0-dB IL 2140 ± 30 MHz Bandpass Filter Utilizing Q-
Enhanced Spiral Inductors in Standard CMOS. IEEE J. Solid-State Circuits, 579–586 
(2002) 
9. Yoon, J.-B., Choi, Y.-S., Eo, Y., Yoon, E.: CMOS-Compatible Surface-Micromachined 
Suspended-Spiral Inductors for Multi-GHz Silicon RF ICs. IEEE Electron Device Letters, 
591–593 (2002) 
 
99 年度專題研究計畫研究成果彙整表 
計畫主持人：王紳 計畫編號：99-2218-E-027-004- 
計畫名稱：合成波導在 CMOS 製程的應用 
量化 
成果項目 實際已達成
數（被接受
或已發表）
預期總達成
數(含實際已
達成數) 
本計畫實
際貢獻百
分比 
單位 
備 註 （ 質 化 說
明：如數個計畫
共同成果、成果
列 為 該 期 刊 之
封 面 故 事 ...
等） 
期刊論文 0 0 100%  
研究報告/技術報告 0 0 100%  
研討會論文 0 0 100% 
篇 
 
論文著作 
專書 0 0 100%   
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 0 0 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
國內 
參與計畫人力 
（本國籍） 
專任助理 0 0 100% 
人次 
 
期刊論文 2 2 100%  
研究報告/技術報告 0 0 100%  
研討會論文 1 1 100% 
篇 
 
論文著作 
專書 0 0 100% 章/本  
申請中件數 1 1 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 4 4 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
國外 
參與計畫人力 
（外國籍） 
專任助理 0 0 100% 
人次 
 
 
