###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       149973   # Number of WRITE/WRITEP commands
num_reads_done                 =       612084   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       466175   # Number of read row buffer hits
num_read_cmds                  =       612079   # Number of READ/READP commands
num_writes_done                =       149974   # Number of read requests issued
num_write_row_hits             =       125090   # Number of write row buffer hits
num_act_cmds                   =       171512   # Number of ACT commands
num_pre_cmds                   =       171480   # Number of PRE commands
num_ondemand_pres              =       147584   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9403116   # Cyles of rank active rank.0
rank_active_cycles.1           =      9166311   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       596884   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       833689   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       719041   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7050   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3078   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3209   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          758   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          671   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          819   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1221   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1076   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1597   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        23538   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            8   # Write cmd latency (cycles)
write_latency[20-39]           =          250   # Write cmd latency (cycles)
write_latency[40-59]           =          454   # Write cmd latency (cycles)
write_latency[60-79]           =          722   # Write cmd latency (cycles)
write_latency[80-99]           =         1391   # Write cmd latency (cycles)
write_latency[100-119]         =         2435   # Write cmd latency (cycles)
write_latency[120-139]         =         4382   # Write cmd latency (cycles)
write_latency[140-159]         =         6333   # Write cmd latency (cycles)
write_latency[160-179]         =         7552   # Write cmd latency (cycles)
write_latency[180-199]         =         7359   # Write cmd latency (cycles)
write_latency[200-]            =       119087   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       231403   # Read request latency (cycles)
read_latency[40-59]            =        76163   # Read request latency (cycles)
read_latency[60-79]            =        92097   # Read request latency (cycles)
read_latency[80-99]            =        38643   # Read request latency (cycles)
read_latency[100-119]          =        28756   # Read request latency (cycles)
read_latency[120-139]          =        23350   # Read request latency (cycles)
read_latency[140-159]          =        13603   # Read request latency (cycles)
read_latency[160-179]          =        10556   # Read request latency (cycles)
read_latency[180-199]          =         8474   # Read request latency (cycles)
read_latency[200-]             =        89034   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.48665e+08   # Write energy
read_energy                    =   2.4679e+09   # Read energy
act_energy                     =  4.69257e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.86504e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.00171e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.86754e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.71978e+09   # Active standby energy rank.1
average_read_latency           =      124.344   # Average read request latency (cycles)
average_interarrival           =      13.1222   # Average request interarrival latency (cycles)
total_energy                   =  1.66645e+10   # Total energy (pJ)
average_power                  =      1666.45   # Average power (mW)
average_bandwidth              =      6.50289   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       158371   # Number of WRITE/WRITEP commands
num_reads_done                 =       615566   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       451478   # Number of read row buffer hits
num_read_cmds                  =       615570   # Number of READ/READP commands
num_writes_done                =       158374   # Number of read requests issued
num_write_row_hits             =       120929   # Number of write row buffer hits
num_act_cmds                   =       202377   # Number of ACT commands
num_pre_cmds                   =       202346   # Number of PRE commands
num_ondemand_pres              =       179424   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9295108   # Cyles of rank active rank.0
rank_active_cycles.1           =      9272348   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       704892   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       727652   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       730781   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7202   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3273   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3054   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          651   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          689   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          893   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1178   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1182   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1648   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        23395   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           13   # Write cmd latency (cycles)
write_latency[20-39]           =          250   # Write cmd latency (cycles)
write_latency[40-59]           =          402   # Write cmd latency (cycles)
write_latency[60-79]           =          696   # Write cmd latency (cycles)
write_latency[80-99]           =         1428   # Write cmd latency (cycles)
write_latency[100-119]         =         2446   # Write cmd latency (cycles)
write_latency[120-139]         =         4254   # Write cmd latency (cycles)
write_latency[140-159]         =         5913   # Write cmd latency (cycles)
write_latency[160-179]         =         7179   # Write cmd latency (cycles)
write_latency[180-199]         =         7555   # Write cmd latency (cycles)
write_latency[200-]            =       128235   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       230701   # Read request latency (cycles)
read_latency[40-59]            =        75385   # Read request latency (cycles)
read_latency[60-79]            =       101807   # Read request latency (cycles)
read_latency[80-99]            =        41283   # Read request latency (cycles)
read_latency[100-119]          =        31545   # Read request latency (cycles)
read_latency[120-139]          =        24858   # Read request latency (cycles)
read_latency[140-159]          =        14406   # Read request latency (cycles)
read_latency[160-179]          =        10750   # Read request latency (cycles)
read_latency[180-199]          =         8370   # Read request latency (cycles)
read_latency[200-]             =        76460   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.90588e+08   # Write energy
read_energy                    =  2.48198e+09   # Read energy
act_energy                     =  5.53703e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.38348e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.49273e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.80015e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.78595e+09   # Active standby energy rank.1
average_read_latency           =      108.786   # Average read request latency (cycles)
average_interarrival           =      12.9207   # Average request interarrival latency (cycles)
total_energy                   =  1.68046e+10   # Total energy (pJ)
average_power                  =      1680.46   # Average power (mW)
average_bandwidth              =      6.60429   # Average bandwidth
