--------------------------------------------------------------------------------
Release 12.3 Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

D:\Xilinx\12.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf -ucf CPU.ucf

Design file:              CPU.ncd
Physical constraint file: CPU.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2010-09-15)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
L<0>        |   16.170(R)|clk_BUFGP         |   0.000|
L<1>        |   17.239(R)|clk_BUFGP         |   0.000|
L<2>        |   17.111(R)|clk_BUFGP         |   0.000|
L<3>        |   15.757(R)|clk_BUFGP         |   0.000|
L<4>        |   16.082(R)|clk_BUFGP         |   0.000|
L<5>        |   15.869(R)|clk_BUFGP         |   0.000|
L<6>        |   15.857(R)|clk_BUFGP         |   0.000|
L<7>        |   15.865(R)|clk_BUFGP         |   0.000|
L<8>        |   15.992(R)|clk_BUFGP         |   0.000|
L<9>        |   16.773(R)|clk_BUFGP         |   0.000|
L<10>       |   17.194(R)|clk_BUFGP         |   0.000|
L<11>       |   15.630(R)|clk_BUFGP         |   0.000|
L<12>       |   17.314(R)|clk_BUFGP         |   0.000|
L<13>       |   16.145(R)|clk_BUFGP         |   0.000|
L<14>       |   17.471(R)|clk_BUFGP         |   0.000|
L<15>       |   16.694(R)|clk_BUFGP         |   0.000|
Ram2OE      |    9.083(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.753|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SW<0>          |L<0>           |   15.246|
SW<0>          |L<1>           |   16.234|
SW<0>          |L<2>           |   16.434|
SW<0>          |L<3>           |   15.535|
SW<0>          |L<4>           |   16.328|
SW<0>          |L<5>           |   16.026|
SW<0>          |L<6>           |   16.063|
SW<0>          |L<7>           |   16.949|
SW<0>          |L<8>           |   16.948|
SW<0>          |L<9>           |   17.121|
SW<0>          |L<10>          |   16.167|
SW<0>          |L<11>          |   15.844|
SW<0>          |L<12>          |   17.602|
SW<0>          |L<13>          |   16.954|
SW<0>          |L<14>          |   18.154|
SW<0>          |L<15>          |   14.941|
SW<1>          |L<0>           |   14.815|
SW<1>          |L<1>           |   16.239|
SW<1>          |L<2>           |   15.436|
SW<1>          |L<3>           |   14.724|
SW<1>          |L<4>           |   15.280|
SW<1>          |L<5>           |   15.813|
SW<1>          |L<6>           |   15.850|
SW<1>          |L<7>           |   15.143|
SW<1>          |L<8>           |   15.108|
SW<1>          |L<9>           |   16.931|
SW<1>          |L<10>          |   15.382|
SW<1>          |L<11>          |   14.976|
SW<1>          |L<12>          |   16.222|
SW<1>          |L<13>          |   16.883|
SW<1>          |L<14>          |   16.711|
SW<1>          |L<15>          |   15.107|
SW<2>          |L<0>           |   13.820|
SW<2>          |L<1>           |   15.184|
SW<2>          |L<2>           |   14.734|
SW<2>          |L<3>           |   13.998|
SW<2>          |L<4>           |   13.743|
SW<2>          |L<5>           |   13.240|
SW<2>          |L<6>           |   13.425|
SW<2>          |L<7>           |   14.283|
SW<2>          |L<8>           |   14.171|
SW<2>          |L<9>           |   14.384|
SW<2>          |L<10>          |   14.824|
SW<2>          |L<11>          |   14.086|
SW<2>          |L<12>          |   14.866|
SW<2>          |L<13>          |   14.620|
SW<2>          |L<14>          |   15.826|
SW<2>          |L<15>          |   14.328|
SW<12>         |L<0>           |   13.375|
SW<12>         |L<1>           |   14.824|
SW<12>         |L<2>           |   13.782|
SW<12>         |L<3>           |   12.338|
SW<12>         |L<4>           |   12.377|
SW<12>         |L<5>           |   13.486|
SW<12>         |L<6>           |   12.978|
SW<12>         |L<7>           |   15.272|
SW<12>         |L<8>           |   13.331|
SW<12>         |L<9>           |   14.043|
SW<12>         |L<10>          |   12.935|
SW<12>         |L<11>          |   12.793|
SW<12>         |L<12>          |   12.846|
SW<12>         |L<13>          |   12.351|
SW<12>         |L<14>          |   14.519|
SW<12>         |L<15>          |   13.696|
SW<13>         |L<0>           |   13.449|
SW<13>         |L<1>           |   14.550|
SW<13>         |L<2>           |   13.677|
SW<13>         |L<3>           |   12.486|
SW<13>         |L<4>           |   11.890|
SW<13>         |L<5>           |   13.309|
SW<13>         |L<6>           |   13.583|
SW<13>         |L<7>           |   15.302|
SW<13>         |L<8>           |   12.454|
SW<13>         |L<9>           |   14.083|
SW<13>         |L<10>          |   13.239|
SW<13>         |L<11>          |   12.871|
SW<13>         |L<12>          |   12.824|
SW<13>         |L<13>          |   13.314|
SW<13>         |L<14>          |   14.685|
SW<13>         |L<15>          |   13.348|
SW<14>         |L<0>           |   14.057|
SW<14>         |L<1>           |   16.568|
SW<14>         |L<2>           |   14.736|
SW<14>         |L<3>           |   14.124|
SW<14>         |L<4>           |   12.899|
SW<14>         |L<5>           |   12.823|
SW<14>         |L<6>           |   12.756|
SW<14>         |L<7>           |   14.748|
SW<14>         |L<8>           |   13.123|
SW<14>         |L<9>           |   14.567|
SW<14>         |L<10>          |   14.191|
SW<14>         |L<11>          |   13.628|
SW<14>         |L<12>          |   13.266|
SW<14>         |L<13>          |   13.609|
SW<14>         |L<14>          |   15.701|
SW<14>         |L<15>          |   14.367|
SW<15>         |L<0>           |   10.345|
SW<15>         |L<1>           |   11.619|
SW<15>         |L<2>           |   11.611|
SW<15>         |L<3>           |   11.957|
SW<15>         |L<4>           |    9.231|
SW<15>         |L<5>           |   11.246|
SW<15>         |L<6>           |   11.826|
SW<15>         |L<7>           |   14.475|
SW<15>         |L<8>           |   10.528|
SW<15>         |L<9>           |   11.265|
SW<15>         |L<10>          |   11.826|
SW<15>         |L<11>          |   11.485|
SW<15>         |L<12>          |   10.615|
SW<15>         |L<13>          |   10.316|
SW<15>         |L<14>          |   11.588|
SW<15>         |L<15>          |   11.291|
---------------+---------------+---------+


Analysis completed Sun Dec 07 06:56:59 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 197 MB



