<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>SAM3S Software Package: Two-wire Interface</title>
<link href="common/style.css" rel="stylesheet" type="text/css"/>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
    <div id="body">
        <div id="title">SAM3S Software Package 2.1</div>
        <div id="banner"></div>

<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<h1>Two-wire Interface<br/>
<small>
[<a class="el" href="group___s_a_m3_s__api.html">Peripheral Software API</a>]</small>
</h1>  </div>
</div>
<div class="contents">

<p><div class="dynheader">
Collaboration diagram for Two-wire Interface:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group___s_a_m3_s___t_w_i.gif" border="0" alt="" usemap="#group______s__a__m3__s______t__w__i"/>
<map name="group______s__a__m3__s______t__w__i" id="group______s__a__m3__s______t__w__i">
<area shape="rect" id="node1" href="group___s_a_m3_s__api.html" title="Peripheral Software API" alt="" coords="7,5,164,35"/></map>
</td></tr></table></center>
</div>
</p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twi.html">Twi</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="struct_twi.html" title="Twi hardware registers.">Twi</a> hardware registers.  <a href="struct_twi.html#_details">More...</a><br/></td></tr>
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga328d3bc5d5f0e7932b7c032cbfd0e5d7"></a><!-- doxytag: member="SAM3S_TWI::TWI_CR_START" ref="ga328d3bc5d5f0e7932b7c032cbfd0e5d7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga328d3bc5d5f0e7932b7c032cbfd0e5d7">TWI_CR_START</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_CR) Send a START Condition <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7813f2f3303fcc31ea40f2f740e7619c"></a><!-- doxytag: member="SAM3S_TWI::TWI_CR_STOP" ref="ga7813f2f3303fcc31ea40f2f740e7619c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga7813f2f3303fcc31ea40f2f740e7619c">TWI_CR_STOP</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_CR) Send a STOP Condition <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafcd9b4ac6f2a1a947bfef8ee6ed23ec1"></a><!-- doxytag: member="SAM3S_TWI::TWI_CR_MSEN" ref="gafcd9b4ac6f2a1a947bfef8ee6ed23ec1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#gafcd9b4ac6f2a1a947bfef8ee6ed23ec1">TWI_CR_MSEN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_CR) TWI Master Mode Enabled <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4d1edde727ae2f2fb8af47bb1fa79f29"></a><!-- doxytag: member="SAM3S_TWI::TWI_CR_MSDIS" ref="ga4d1edde727ae2f2fb8af47bb1fa79f29" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga4d1edde727ae2f2fb8af47bb1fa79f29">TWI_CR_MSDIS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_CR) TWI Master Mode Disabled <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5e1d0134643e33cbf772c1ea49506844"></a><!-- doxytag: member="SAM3S_TWI::TWI_CR_SVEN" ref="ga5e1d0134643e33cbf772c1ea49506844" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga5e1d0134643e33cbf772c1ea49506844">TWI_CR_SVEN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_CR) TWI Slave Mode Enabled <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae016ecef7f10bdcac8de258529b7c0e2"></a><!-- doxytag: member="SAM3S_TWI::TWI_CR_SVDIS" ref="gae016ecef7f10bdcac8de258529b7c0e2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#gae016ecef7f10bdcac8de258529b7c0e2">TWI_CR_SVDIS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_CR) TWI Slave Mode Disabled <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa1085b452d089e822261beef0a9a7401"></a><!-- doxytag: member="SAM3S_TWI::TWI_CR_QUICK" ref="gaa1085b452d089e822261beef0a9a7401" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#gaa1085b452d089e822261beef0a9a7401">TWI_CR_QUICK</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_CR) SMBUS Quick Command <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3d30ed9d14e20f72a7c6d48b30a955d7"></a><!-- doxytag: member="SAM3S_TWI::TWI_CR_SWRST" ref="ga3d30ed9d14e20f72a7c6d48b30a955d7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga3d30ed9d14e20f72a7c6d48b30a955d7">TWI_CR_SWRST</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_CR) Software Reset <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga865ada341dbd9c7131068634d6d6bd6d"></a><!-- doxytag: member="SAM3S_TWI::TWI_MMR_IADRSZ_Pos" ref="ga865ada341dbd9c7131068634d6d6bd6d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TWI_MMR_IADRSZ_Pos</b>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6c919fb57f076c83b045d50bab01bd70"></a><!-- doxytag: member="SAM3S_TWI::TWI_MMR_IADRSZ_Msk" ref="ga6c919fb57f076c83b045d50bab01bd70" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga6c919fb57f076c83b045d50bab01bd70">TWI_MMR_IADRSZ_Msk</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; TWI_MMR_IADRSZ_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_MMR) Internal Device Address Size <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6c0250ea7d21a43e241f069064b26956"></a><!-- doxytag: member="SAM3S_TWI::TWI_MMR_IADRSZ_NONE" ref="ga6c0250ea7d21a43e241f069064b26956" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga6c0250ea7d21a43e241f069064b26956">TWI_MMR_IADRSZ_NONE</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_MMR) No internal device address <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6cd79dde0b74cc7032dfc5b70c5f1752"></a><!-- doxytag: member="SAM3S_TWI::TWI_MMR_IADRSZ_1_BYTE" ref="ga6cd79dde0b74cc7032dfc5b70c5f1752" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga6cd79dde0b74cc7032dfc5b70c5f1752">TWI_MMR_IADRSZ_1_BYTE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_MMR) One-byte internal device address <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga77948985298db0560a8e5da8ae253bce"></a><!-- doxytag: member="SAM3S_TWI::TWI_MMR_IADRSZ_2_BYTE" ref="ga77948985298db0560a8e5da8ae253bce" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga77948985298db0560a8e5da8ae253bce">TWI_MMR_IADRSZ_2_BYTE</a>&nbsp;&nbsp;&nbsp;(0x2u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_MMR) Two-byte internal device address <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaae7da5793118e71b189e0c4b5ddc2b64"></a><!-- doxytag: member="SAM3S_TWI::TWI_MMR_IADRSZ_3_BYTE" ref="gaae7da5793118e71b189e0c4b5ddc2b64" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#gaae7da5793118e71b189e0c4b5ddc2b64">TWI_MMR_IADRSZ_3_BYTE</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_MMR) Three-byte internal device address <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga152f8f340bea789e835e659e1bc8c40c"></a><!-- doxytag: member="SAM3S_TWI::TWI_MMR_MREAD" ref="ga152f8f340bea789e835e659e1bc8c40c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga152f8f340bea789e835e659e1bc8c40c">TWI_MMR_MREAD</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_MMR) Master Read Direction <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga528498aa361715cb17138662f7838abc"></a><!-- doxytag: member="SAM3S_TWI::TWI_MMR_DADR_Pos" ref="ga528498aa361715cb17138662f7838abc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TWI_MMR_DADR_Pos</b>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga88f13eb71ef9f54331a541243f165107"></a><!-- doxytag: member="SAM3S_TWI::TWI_MMR_DADR_Msk" ref="ga88f13eb71ef9f54331a541243f165107" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga88f13eb71ef9f54331a541243f165107">TWI_MMR_DADR_Msk</a>&nbsp;&nbsp;&nbsp;(0x7fu &lt;&lt; TWI_MMR_DADR_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_MMR) Device Address <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga934cd5257139e42faaf817c82f3b22b1"></a><!-- doxytag: member="SAM3S_TWI::TWI_MMR_DADR" ref="ga934cd5257139e42faaf817c82f3b22b1" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TWI_MMR_DADR</b>(value)&nbsp;&nbsp;&nbsp;((TWI_MMR_DADR_Msk &amp; ((value) &lt;&lt; TWI_MMR_DADR_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga984a2cf0d8e1f07723f7cf1b8a99bc60"></a><!-- doxytag: member="SAM3S_TWI::TWI_SMR_SADR_Pos" ref="ga984a2cf0d8e1f07723f7cf1b8a99bc60" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TWI_SMR_SADR_Pos</b>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa4dc3b219e287d8c3599a0cc84ac436a"></a><!-- doxytag: member="SAM3S_TWI::TWI_SMR_SADR_Msk" ref="gaa4dc3b219e287d8c3599a0cc84ac436a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#gaa4dc3b219e287d8c3599a0cc84ac436a">TWI_SMR_SADR_Msk</a>&nbsp;&nbsp;&nbsp;(0x7fu &lt;&lt; TWI_SMR_SADR_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_SMR) Slave Address <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4774fdfe66c0c733591e6ec2b6d3a1e3"></a><!-- doxytag: member="SAM3S_TWI::TWI_SMR_SADR" ref="ga4774fdfe66c0c733591e6ec2b6d3a1e3" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TWI_SMR_SADR</b>(value)&nbsp;&nbsp;&nbsp;((TWI_SMR_SADR_Msk &amp; ((value) &lt;&lt; TWI_SMR_SADR_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4591adf353c950796602251d91abeefd"></a><!-- doxytag: member="SAM3S_TWI::TWI_IADR_IADR_Pos" ref="ga4591adf353c950796602251d91abeefd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TWI_IADR_IADR_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga789e6603396f527deb766cde44fdccda"></a><!-- doxytag: member="SAM3S_TWI::TWI_IADR_IADR_Msk" ref="ga789e6603396f527deb766cde44fdccda" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga789e6603396f527deb766cde44fdccda">TWI_IADR_IADR_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffffu &lt;&lt; TWI_IADR_IADR_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_IADR) Internal Address <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4dd02f9105aeb7350f486141052bbd98"></a><!-- doxytag: member="SAM3S_TWI::TWI_IADR_IADR" ref="ga4dd02f9105aeb7350f486141052bbd98" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TWI_IADR_IADR</b>(value)&nbsp;&nbsp;&nbsp;((TWI_IADR_IADR_Msk &amp; ((value) &lt;&lt; TWI_IADR_IADR_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga55cc5e0cce44cfc1e2a5a7ef1df82c11"></a><!-- doxytag: member="SAM3S_TWI::TWI_CWGR_CLDIV_Pos" ref="ga55cc5e0cce44cfc1e2a5a7ef1df82c11" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TWI_CWGR_CLDIV_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3b9ec780afa7fda9fa4034c5a5a37eed"></a><!-- doxytag: member="SAM3S_TWI::TWI_CWGR_CLDIV_Msk" ref="ga3b9ec780afa7fda9fa4034c5a5a37eed" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga3b9ec780afa7fda9fa4034c5a5a37eed">TWI_CWGR_CLDIV_Msk</a>&nbsp;&nbsp;&nbsp;(0xffu &lt;&lt; TWI_CWGR_CLDIV_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_CWGR) Clock Low Divider <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7798a5d3fbe74405f731f3d4a8a1f1dc"></a><!-- doxytag: member="SAM3S_TWI::TWI_CWGR_CLDIV" ref="ga7798a5d3fbe74405f731f3d4a8a1f1dc" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TWI_CWGR_CLDIV</b>(value)&nbsp;&nbsp;&nbsp;((TWI_CWGR_CLDIV_Msk &amp; ((value) &lt;&lt; TWI_CWGR_CLDIV_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1865ad382ead5c49424a6a6d536df655"></a><!-- doxytag: member="SAM3S_TWI::TWI_CWGR_CHDIV_Pos" ref="ga1865ad382ead5c49424a6a6d536df655" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TWI_CWGR_CHDIV_Pos</b>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad635b7873689729ee3664db3ac3ed6cc"></a><!-- doxytag: member="SAM3S_TWI::TWI_CWGR_CHDIV_Msk" ref="gad635b7873689729ee3664db3ac3ed6cc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#gad635b7873689729ee3664db3ac3ed6cc">TWI_CWGR_CHDIV_Msk</a>&nbsp;&nbsp;&nbsp;(0xffu &lt;&lt; TWI_CWGR_CHDIV_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_CWGR) Clock High Divider <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga29555688e42edbc047c0305d7453f5b3"></a><!-- doxytag: member="SAM3S_TWI::TWI_CWGR_CHDIV" ref="ga29555688e42edbc047c0305d7453f5b3" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TWI_CWGR_CHDIV</b>(value)&nbsp;&nbsp;&nbsp;((TWI_CWGR_CHDIV_Msk &amp; ((value) &lt;&lt; TWI_CWGR_CHDIV_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad80c9bc6f9a57fe14972c9eeb5655766"></a><!-- doxytag: member="SAM3S_TWI::TWI_CWGR_CKDIV_Pos" ref="gad80c9bc6f9a57fe14972c9eeb5655766" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TWI_CWGR_CKDIV_Pos</b>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4788bc8f57fd4de8720e5995622ea6f2"></a><!-- doxytag: member="SAM3S_TWI::TWI_CWGR_CKDIV_Msk" ref="ga4788bc8f57fd4de8720e5995622ea6f2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga4788bc8f57fd4de8720e5995622ea6f2">TWI_CWGR_CKDIV_Msk</a>&nbsp;&nbsp;&nbsp;(0x7u &lt;&lt; TWI_CWGR_CKDIV_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_CWGR) Clock Divider <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae88c33f1c8b4366a9239aa58f7b408af"></a><!-- doxytag: member="SAM3S_TWI::TWI_CWGR_CKDIV" ref="gae88c33f1c8b4366a9239aa58f7b408af" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TWI_CWGR_CKDIV</b>(value)&nbsp;&nbsp;&nbsp;((TWI_CWGR_CKDIV_Msk &amp; ((value) &lt;&lt; TWI_CWGR_CKDIV_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga22a19ea7376d60d8e2623b4615446d46"></a><!-- doxytag: member="SAM3S_TWI::TWI_SR_TXCOMP" ref="ga22a19ea7376d60d8e2623b4615446d46" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga22a19ea7376d60d8e2623b4615446d46">TWI_SR_TXCOMP</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_SR) Transmission Completed (automatically set / reset) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga24bcf32b00d0cf9a5b599bbb09f30d41"></a><!-- doxytag: member="SAM3S_TWI::TWI_SR_RXRDY" ref="ga24bcf32b00d0cf9a5b599bbb09f30d41" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga24bcf32b00d0cf9a5b599bbb09f30d41">TWI_SR_RXRDY</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_SR) Receive Holding Register Ready (automatically set / reset) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4d5780bb4ff0377fe6d248a48059ec1a"></a><!-- doxytag: member="SAM3S_TWI::TWI_SR_TXRDY" ref="ga4d5780bb4ff0377fe6d248a48059ec1a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga4d5780bb4ff0377fe6d248a48059ec1a">TWI_SR_TXRDY</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_SR) Transmit Holding Register Ready (automatically set / reset) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga900dd1401405038764f92239a17555ed"></a><!-- doxytag: member="SAM3S_TWI::TWI_SR_SVREAD" ref="ga900dd1401405038764f92239a17555ed" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga900dd1401405038764f92239a17555ed">TWI_SR_SVREAD</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_SR) Slave Read (automatically set / reset) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab17b163d91a251db9eaad6f382a400bb"></a><!-- doxytag: member="SAM3S_TWI::TWI_SR_SVACC" ref="gab17b163d91a251db9eaad6f382a400bb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#gab17b163d91a251db9eaad6f382a400bb">TWI_SR_SVACC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_SR) Slave Access (automatically set / reset) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga40ea0eb279f1eeb0dc9ee66ea31969a6"></a><!-- doxytag: member="SAM3S_TWI::TWI_SR_GACC" ref="ga40ea0eb279f1eeb0dc9ee66ea31969a6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga40ea0eb279f1eeb0dc9ee66ea31969a6">TWI_SR_GACC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_SR) General Call Access (clear on read) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae99ccfffb2b606f829047c03928d680d"></a><!-- doxytag: member="SAM3S_TWI::TWI_SR_OVRE" ref="gae99ccfffb2b606f829047c03928d680d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#gae99ccfffb2b606f829047c03928d680d">TWI_SR_OVRE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_SR) Overrun Error (clear on read) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga52a8fd87b6a50a887672358c1abd5e29"></a><!-- doxytag: member="SAM3S_TWI::TWI_SR_NACK" ref="ga52a8fd87b6a50a887672358c1abd5e29" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga52a8fd87b6a50a887672358c1abd5e29">TWI_SR_NACK</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_SR) Not Acknowledged (clear on read) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad1f7da921bc96eba15f148fe0112742b"></a><!-- doxytag: member="SAM3S_TWI::TWI_SR_ARBLST" ref="gad1f7da921bc96eba15f148fe0112742b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#gad1f7da921bc96eba15f148fe0112742b">TWI_SR_ARBLST</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_SR) Arbitration Lost (clear on read) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6643e03253b90419c10d561ea86b057b"></a><!-- doxytag: member="SAM3S_TWI::TWI_SR_SCLWS" ref="ga6643e03253b90419c10d561ea86b057b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga6643e03253b90419c10d561ea86b057b">TWI_SR_SCLWS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 10)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_SR) Clock Wait State (automatically set / reset) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6c992458ee07ab39ec7a1e70f5735d30"></a><!-- doxytag: member="SAM3S_TWI::TWI_SR_EOSACC" ref="ga6c992458ee07ab39ec7a1e70f5735d30" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga6c992458ee07ab39ec7a1e70f5735d30">TWI_SR_EOSACC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 11)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_SR) End Of Slave Access (clear on read) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga526be7eeb1482fe956aef44e3b557bec"></a><!-- doxytag: member="SAM3S_TWI::TWI_SR_ENDRX" ref="ga526be7eeb1482fe956aef44e3b557bec" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga526be7eeb1482fe956aef44e3b557bec">TWI_SR_ENDRX</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_SR) End of RX buffer <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga05e5d9ce45a1ca77e012ce77da9b77c3"></a><!-- doxytag: member="SAM3S_TWI::TWI_SR_ENDTX" ref="ga05e5d9ce45a1ca77e012ce77da9b77c3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga05e5d9ce45a1ca77e012ce77da9b77c3">TWI_SR_ENDTX</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 13)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_SR) End of TX buffer <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gada39a180222b4f215549c9d8915fcfa7"></a><!-- doxytag: member="SAM3S_TWI::TWI_SR_RXBUFF" ref="gada39a180222b4f215549c9d8915fcfa7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#gada39a180222b4f215549c9d8915fcfa7">TWI_SR_RXBUFF</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 14)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_SR) RX Buffer Full <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadc86a40605a425d6febdb7e8b880e098"></a><!-- doxytag: member="SAM3S_TWI::TWI_SR_TXBUFE" ref="gadc86a40605a425d6febdb7e8b880e098" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#gadc86a40605a425d6febdb7e8b880e098">TWI_SR_TXBUFE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 15)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_SR) TX Buffer Empty <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabe91bd63eabf3d0442e69b6e278f71cf"></a><!-- doxytag: member="SAM3S_TWI::TWI_IER_TXCOMP" ref="gabe91bd63eabf3d0442e69b6e278f71cf" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#gabe91bd63eabf3d0442e69b6e278f71cf">TWI_IER_TXCOMP</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_IER) Transmission Completed Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4ff57ed06330643201152f6e004a8f7b"></a><!-- doxytag: member="SAM3S_TWI::TWI_IER_RXRDY" ref="ga4ff57ed06330643201152f6e004a8f7b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga4ff57ed06330643201152f6e004a8f7b">TWI_IER_RXRDY</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_IER) Receive Holding Register Ready Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac2d04ec4cb7382f83bfed81885e3561c"></a><!-- doxytag: member="SAM3S_TWI::TWI_IER_TXRDY" ref="gac2d04ec4cb7382f83bfed81885e3561c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#gac2d04ec4cb7382f83bfed81885e3561c">TWI_IER_TXRDY</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_IER) Transmit Holding Register Ready Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad2b4f2bb27d0fbce74de17018968b905"></a><!-- doxytag: member="SAM3S_TWI::TWI_IER_SVACC" ref="gad2b4f2bb27d0fbce74de17018968b905" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#gad2b4f2bb27d0fbce74de17018968b905">TWI_IER_SVACC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_IER) Slave Access Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1a9167b52a89c9b7799e76bbbf6e9bba"></a><!-- doxytag: member="SAM3S_TWI::TWI_IER_GACC" ref="ga1a9167b52a89c9b7799e76bbbf6e9bba" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga1a9167b52a89c9b7799e76bbbf6e9bba">TWI_IER_GACC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_IER) General Call Access Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga84481db6f9940ae8e19212b3e99d28da"></a><!-- doxytag: member="SAM3S_TWI::TWI_IER_OVRE" ref="ga84481db6f9940ae8e19212b3e99d28da" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga84481db6f9940ae8e19212b3e99d28da">TWI_IER_OVRE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_IER) Overrun Error Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafa50ff0480e16b88a9777045297008b3"></a><!-- doxytag: member="SAM3S_TWI::TWI_IER_NACK" ref="gafa50ff0480e16b88a9777045297008b3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#gafa50ff0480e16b88a9777045297008b3">TWI_IER_NACK</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_IER) Not Acknowledge Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab5474b90b502445492351944210a3775"></a><!-- doxytag: member="SAM3S_TWI::TWI_IER_ARBLST" ref="gab5474b90b502445492351944210a3775" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#gab5474b90b502445492351944210a3775">TWI_IER_ARBLST</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_IER) Arbitration Lost Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga38c6e3b71accb584497615f144ed93f1"></a><!-- doxytag: member="SAM3S_TWI::TWI_IER_SCL_WS" ref="ga38c6e3b71accb584497615f144ed93f1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga38c6e3b71accb584497615f144ed93f1">TWI_IER_SCL_WS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 10)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_IER) Clock Wait State Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga927f7d303ac1be5383f7d9e391e8ab82"></a><!-- doxytag: member="SAM3S_TWI::TWI_IER_EOSACC" ref="ga927f7d303ac1be5383f7d9e391e8ab82" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga927f7d303ac1be5383f7d9e391e8ab82">TWI_IER_EOSACC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 11)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_IER) End Of Slave Access Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeaab58c0088ea8e9d34b625564adb303"></a><!-- doxytag: member="SAM3S_TWI::TWI_IER_ENDRX" ref="gaeaab58c0088ea8e9d34b625564adb303" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#gaeaab58c0088ea8e9d34b625564adb303">TWI_IER_ENDRX</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_IER) End of Receive Buffer Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac34d8262171be93c480698e2bd27e3a8"></a><!-- doxytag: member="SAM3S_TWI::TWI_IER_ENDTX" ref="gac34d8262171be93c480698e2bd27e3a8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#gac34d8262171be93c480698e2bd27e3a8">TWI_IER_ENDTX</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 13)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_IER) End of Transmit Buffer Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1bc1e9397f04b171bb1439af74126273"></a><!-- doxytag: member="SAM3S_TWI::TWI_IER_RXBUFF" ref="ga1bc1e9397f04b171bb1439af74126273" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga1bc1e9397f04b171bb1439af74126273">TWI_IER_RXBUFF</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 14)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_IER) Receive Buffer Full Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga52e0678293eff665c97cbd18a0a7b02b"></a><!-- doxytag: member="SAM3S_TWI::TWI_IER_TXBUFE" ref="ga52e0678293eff665c97cbd18a0a7b02b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga52e0678293eff665c97cbd18a0a7b02b">TWI_IER_TXBUFE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 15)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_IER) Transmit Buffer Empty Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga79586ee38590062cba4857f00f1ad216"></a><!-- doxytag: member="SAM3S_TWI::TWI_IDR_TXCOMP" ref="ga79586ee38590062cba4857f00f1ad216" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga79586ee38590062cba4857f00f1ad216">TWI_IDR_TXCOMP</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_IDR) Transmission Completed Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga33fdfa247ae24f54da97d51279e293d3"></a><!-- doxytag: member="SAM3S_TWI::TWI_IDR_RXRDY" ref="ga33fdfa247ae24f54da97d51279e293d3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga33fdfa247ae24f54da97d51279e293d3">TWI_IDR_RXRDY</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_IDR) Receive Holding Register Ready Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4ebf50bae652d149c7b0b544fa73c355"></a><!-- doxytag: member="SAM3S_TWI::TWI_IDR_TXRDY" ref="ga4ebf50bae652d149c7b0b544fa73c355" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga4ebf50bae652d149c7b0b544fa73c355">TWI_IDR_TXRDY</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_IDR) Transmit Holding Register Ready Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga80ac7874c6815e8356543300efe5c0a5"></a><!-- doxytag: member="SAM3S_TWI::TWI_IDR_SVACC" ref="ga80ac7874c6815e8356543300efe5c0a5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga80ac7874c6815e8356543300efe5c0a5">TWI_IDR_SVACC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_IDR) Slave Access Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaadce83eba76e1561be28d132aefb99dd"></a><!-- doxytag: member="SAM3S_TWI::TWI_IDR_GACC" ref="gaadce83eba76e1561be28d132aefb99dd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#gaadce83eba76e1561be28d132aefb99dd">TWI_IDR_GACC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_IDR) General Call Access Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac6da1ba52ba0e4a19122ef6fcb6b98f6"></a><!-- doxytag: member="SAM3S_TWI::TWI_IDR_OVRE" ref="gac6da1ba52ba0e4a19122ef6fcb6b98f6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#gac6da1ba52ba0e4a19122ef6fcb6b98f6">TWI_IDR_OVRE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_IDR) Overrun Error Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gada8fbe2c14f56d7c2853dfa87872bbf3"></a><!-- doxytag: member="SAM3S_TWI::TWI_IDR_NACK" ref="gada8fbe2c14f56d7c2853dfa87872bbf3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#gada8fbe2c14f56d7c2853dfa87872bbf3">TWI_IDR_NACK</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_IDR) Not Acknowledge Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1628dd81b7f7a5dcc902df6a92805d40"></a><!-- doxytag: member="SAM3S_TWI::TWI_IDR_ARBLST" ref="ga1628dd81b7f7a5dcc902df6a92805d40" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga1628dd81b7f7a5dcc902df6a92805d40">TWI_IDR_ARBLST</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_IDR) Arbitration Lost Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga79792170e450f5e30207153e0b8636aa"></a><!-- doxytag: member="SAM3S_TWI::TWI_IDR_SCL_WS" ref="ga79792170e450f5e30207153e0b8636aa" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga79792170e450f5e30207153e0b8636aa">TWI_IDR_SCL_WS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 10)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_IDR) Clock Wait State Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga216e1727564bec1dcb9cf1f822b7a424"></a><!-- doxytag: member="SAM3S_TWI::TWI_IDR_EOSACC" ref="ga216e1727564bec1dcb9cf1f822b7a424" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga216e1727564bec1dcb9cf1f822b7a424">TWI_IDR_EOSACC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 11)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_IDR) End Of Slave Access Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga09e575ae33dbbd14c2234e1503389f9b"></a><!-- doxytag: member="SAM3S_TWI::TWI_IDR_ENDRX" ref="ga09e575ae33dbbd14c2234e1503389f9b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga09e575ae33dbbd14c2234e1503389f9b">TWI_IDR_ENDRX</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_IDR) End of Receive Buffer Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf19437980c74c64f2a548f9be738263d"></a><!-- doxytag: member="SAM3S_TWI::TWI_IDR_ENDTX" ref="gaf19437980c74c64f2a548f9be738263d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#gaf19437980c74c64f2a548f9be738263d">TWI_IDR_ENDTX</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 13)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_IDR) End of Transmit Buffer Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab5e45024419ede0627780803764528c7"></a><!-- doxytag: member="SAM3S_TWI::TWI_IDR_RXBUFF" ref="gab5e45024419ede0627780803764528c7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#gab5e45024419ede0627780803764528c7">TWI_IDR_RXBUFF</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 14)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_IDR) Receive Buffer Full Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab259a600a0b39ba94a76489f224eefdd"></a><!-- doxytag: member="SAM3S_TWI::TWI_IDR_TXBUFE" ref="gab259a600a0b39ba94a76489f224eefdd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#gab259a600a0b39ba94a76489f224eefdd">TWI_IDR_TXBUFE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 15)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_IDR) Transmit Buffer Empty Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga638e11531b0f15082fc105d3fbd84e1f"></a><!-- doxytag: member="SAM3S_TWI::TWI_IMR_TXCOMP" ref="ga638e11531b0f15082fc105d3fbd84e1f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga638e11531b0f15082fc105d3fbd84e1f">TWI_IMR_TXCOMP</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_IMR) Transmission Completed Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaace20cc7ecf71d1bc98542cd10a79182"></a><!-- doxytag: member="SAM3S_TWI::TWI_IMR_RXRDY" ref="gaace20cc7ecf71d1bc98542cd10a79182" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#gaace20cc7ecf71d1bc98542cd10a79182">TWI_IMR_RXRDY</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_IMR) Receive Holding Register Ready Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga05ec56e70f339d9f36c34ff49396706a"></a><!-- doxytag: member="SAM3S_TWI::TWI_IMR_TXRDY" ref="ga05ec56e70f339d9f36c34ff49396706a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga05ec56e70f339d9f36c34ff49396706a">TWI_IMR_TXRDY</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_IMR) Transmit Holding Register Ready Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3e420e622256d29006015a54fc39930d"></a><!-- doxytag: member="SAM3S_TWI::TWI_IMR_SVACC" ref="ga3e420e622256d29006015a54fc39930d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga3e420e622256d29006015a54fc39930d">TWI_IMR_SVACC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_IMR) Slave Access Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga57cff31c9bf6f8803351e75449737f83"></a><!-- doxytag: member="SAM3S_TWI::TWI_IMR_GACC" ref="ga57cff31c9bf6f8803351e75449737f83" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga57cff31c9bf6f8803351e75449737f83">TWI_IMR_GACC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_IMR) General Call Access Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga90c16d0fd8417245251cbeb133d9a7f3"></a><!-- doxytag: member="SAM3S_TWI::TWI_IMR_OVRE" ref="ga90c16d0fd8417245251cbeb133d9a7f3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga90c16d0fd8417245251cbeb133d9a7f3">TWI_IMR_OVRE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_IMR) Overrun Error Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6feab98a39516f4faeba24399ef23a33"></a><!-- doxytag: member="SAM3S_TWI::TWI_IMR_NACK" ref="ga6feab98a39516f4faeba24399ef23a33" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga6feab98a39516f4faeba24399ef23a33">TWI_IMR_NACK</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_IMR) Not Acknowledge Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga470590d5320c6d9eb130af3f39a91507"></a><!-- doxytag: member="SAM3S_TWI::TWI_IMR_ARBLST" ref="ga470590d5320c6d9eb130af3f39a91507" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga470590d5320c6d9eb130af3f39a91507">TWI_IMR_ARBLST</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_IMR) Arbitration Lost Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga44d90c37d610d9eccf7593c5ac5acad4"></a><!-- doxytag: member="SAM3S_TWI::TWI_IMR_SCL_WS" ref="ga44d90c37d610d9eccf7593c5ac5acad4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga44d90c37d610d9eccf7593c5ac5acad4">TWI_IMR_SCL_WS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 10)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_IMR) Clock Wait State Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae411ee03985c4ce1bbd0fb33e28d8fc8"></a><!-- doxytag: member="SAM3S_TWI::TWI_IMR_EOSACC" ref="gae411ee03985c4ce1bbd0fb33e28d8fc8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#gae411ee03985c4ce1bbd0fb33e28d8fc8">TWI_IMR_EOSACC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 11)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_IMR) End Of Slave Access Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6255aa5657e8795199da768066c53d4e"></a><!-- doxytag: member="SAM3S_TWI::TWI_IMR_ENDRX" ref="ga6255aa5657e8795199da768066c53d4e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga6255aa5657e8795199da768066c53d4e">TWI_IMR_ENDRX</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_IMR) End of Receive Buffer Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaabfe80df679dcbb44930d56e13161d38"></a><!-- doxytag: member="SAM3S_TWI::TWI_IMR_ENDTX" ref="gaabfe80df679dcbb44930d56e13161d38" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#gaabfe80df679dcbb44930d56e13161d38">TWI_IMR_ENDTX</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 13)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_IMR) End of Transmit Buffer Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga572346ae56384908ac23ac6c5468e65d"></a><!-- doxytag: member="SAM3S_TWI::TWI_IMR_RXBUFF" ref="ga572346ae56384908ac23ac6c5468e65d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga572346ae56384908ac23ac6c5468e65d">TWI_IMR_RXBUFF</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 14)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_IMR) Receive Buffer Full Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacd93e373be24176c9ce4a1bbe5871ed6"></a><!-- doxytag: member="SAM3S_TWI::TWI_IMR_TXBUFE" ref="gacd93e373be24176c9ce4a1bbe5871ed6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#gacd93e373be24176c9ce4a1bbe5871ed6">TWI_IMR_TXBUFE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 15)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_IMR) Transmit Buffer Empty Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacc248a726b6f0dbf0e0386624ad8d7a2"></a><!-- doxytag: member="SAM3S_TWI::TWI_RHR_RXDATA_Pos" ref="gacc248a726b6f0dbf0e0386624ad8d7a2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TWI_RHR_RXDATA_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga65f25d9a497aa138600ee37bc9ca42be"></a><!-- doxytag: member="SAM3S_TWI::TWI_RHR_RXDATA_Msk" ref="ga65f25d9a497aa138600ee37bc9ca42be" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga65f25d9a497aa138600ee37bc9ca42be">TWI_RHR_RXDATA_Msk</a>&nbsp;&nbsp;&nbsp;(0xffu &lt;&lt; TWI_RHR_RXDATA_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_RHR) Master or Slave Receive Holding Data <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1f009a2ddabe48dc4bc00087e6de475d"></a><!-- doxytag: member="SAM3S_TWI::TWI_THR_TXDATA_Pos" ref="ga1f009a2ddabe48dc4bc00087e6de475d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TWI_THR_TXDATA_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9de59c0aeb870d3d6cfe7e5ceea46289"></a><!-- doxytag: member="SAM3S_TWI::TWI_THR_TXDATA_Msk" ref="ga9de59c0aeb870d3d6cfe7e5ceea46289" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga9de59c0aeb870d3d6cfe7e5ceea46289">TWI_THR_TXDATA_Msk</a>&nbsp;&nbsp;&nbsp;(0xffu &lt;&lt; TWI_THR_TXDATA_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_THR) Master or Slave Transmit Holding Data <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabf4a1d192a20e48bd226a156cf323f9c"></a><!-- doxytag: member="SAM3S_TWI::TWI_THR_TXDATA" ref="gabf4a1d192a20e48bd226a156cf323f9c" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TWI_THR_TXDATA</b>(value)&nbsp;&nbsp;&nbsp;((TWI_THR_TXDATA_Msk &amp; ((value) &lt;&lt; TWI_THR_TXDATA_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1d943eee937aa57da111a88a9c5620b9"></a><!-- doxytag: member="SAM3S_TWI::TWI_RPR_RXPTR_Pos" ref="ga1d943eee937aa57da111a88a9c5620b9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TWI_RPR_RXPTR_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4a634ce228b5ca2a8f96fce82a8a3c78"></a><!-- doxytag: member="SAM3S_TWI::TWI_RPR_RXPTR_Msk" ref="ga4a634ce228b5ca2a8f96fce82a8a3c78" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga4a634ce228b5ca2a8f96fce82a8a3c78">TWI_RPR_RXPTR_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffffffu &lt;&lt; TWI_RPR_RXPTR_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_RPR) Receive Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga781c346f7c7f5bf9a496a77337104ffe"></a><!-- doxytag: member="SAM3S_TWI::TWI_RPR_RXPTR" ref="ga781c346f7c7f5bf9a496a77337104ffe" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TWI_RPR_RXPTR</b>(value)&nbsp;&nbsp;&nbsp;((TWI_RPR_RXPTR_Msk &amp; ((value) &lt;&lt; TWI_RPR_RXPTR_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8d5c2616de230b6dcc44db54a788c7ce"></a><!-- doxytag: member="SAM3S_TWI::TWI_RCR_RXCTR_Pos" ref="ga8d5c2616de230b6dcc44db54a788c7ce" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TWI_RCR_RXCTR_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga17f1ab7031d07b9c96ad090b03be4b62"></a><!-- doxytag: member="SAM3S_TWI::TWI_RCR_RXCTR_Msk" ref="ga17f1ab7031d07b9c96ad090b03be4b62" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga17f1ab7031d07b9c96ad090b03be4b62">TWI_RCR_RXCTR_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffu &lt;&lt; TWI_RCR_RXCTR_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_RCR) Receive Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga05b001f78e6edadbe453de7c0ac711d0"></a><!-- doxytag: member="SAM3S_TWI::TWI_RCR_RXCTR" ref="ga05b001f78e6edadbe453de7c0ac711d0" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TWI_RCR_RXCTR</b>(value)&nbsp;&nbsp;&nbsp;((TWI_RCR_RXCTR_Msk &amp; ((value) &lt;&lt; TWI_RCR_RXCTR_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8390753cbcafdec07a84efec4a1e1e0f"></a><!-- doxytag: member="SAM3S_TWI::TWI_TPR_TXPTR_Pos" ref="ga8390753cbcafdec07a84efec4a1e1e0f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TWI_TPR_TXPTR_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga594c0835208faabd92bfeeae202d90a3"></a><!-- doxytag: member="SAM3S_TWI::TWI_TPR_TXPTR_Msk" ref="ga594c0835208faabd92bfeeae202d90a3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga594c0835208faabd92bfeeae202d90a3">TWI_TPR_TXPTR_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffffffu &lt;&lt; TWI_TPR_TXPTR_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_TPR) Transmit Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4e8688111a433c77c5a3a2bcb8abc365"></a><!-- doxytag: member="SAM3S_TWI::TWI_TPR_TXPTR" ref="ga4e8688111a433c77c5a3a2bcb8abc365" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TWI_TPR_TXPTR</b>(value)&nbsp;&nbsp;&nbsp;((TWI_TPR_TXPTR_Msk &amp; ((value) &lt;&lt; TWI_TPR_TXPTR_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga370b3838a81400c026b2a3e42d7dc1a2"></a><!-- doxytag: member="SAM3S_TWI::TWI_TCR_TXCTR_Pos" ref="ga370b3838a81400c026b2a3e42d7dc1a2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TWI_TCR_TXCTR_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7b37bc7acd2e32d6faa1005551cc51bc"></a><!-- doxytag: member="SAM3S_TWI::TWI_TCR_TXCTR_Msk" ref="ga7b37bc7acd2e32d6faa1005551cc51bc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga7b37bc7acd2e32d6faa1005551cc51bc">TWI_TCR_TXCTR_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffu &lt;&lt; TWI_TCR_TXCTR_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_TCR) Transmit Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1625cda6002c3caafe74def3fda99a47"></a><!-- doxytag: member="SAM3S_TWI::TWI_TCR_TXCTR" ref="ga1625cda6002c3caafe74def3fda99a47" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TWI_TCR_TXCTR</b>(value)&nbsp;&nbsp;&nbsp;((TWI_TCR_TXCTR_Msk &amp; ((value) &lt;&lt; TWI_TCR_TXCTR_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa7d93b002de912ae5eedc13892441212"></a><!-- doxytag: member="SAM3S_TWI::TWI_RNPR_RXNPTR_Pos" ref="gaa7d93b002de912ae5eedc13892441212" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TWI_RNPR_RXNPTR_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab24c0a1f007ade924f25d72791444264"></a><!-- doxytag: member="SAM3S_TWI::TWI_RNPR_RXNPTR_Msk" ref="gab24c0a1f007ade924f25d72791444264" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#gab24c0a1f007ade924f25d72791444264">TWI_RNPR_RXNPTR_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffffffu &lt;&lt; TWI_RNPR_RXNPTR_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_RNPR) Receive Next Pointer <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9d9c912e8ca8ef7aa745aa94c0fb0c3a"></a><!-- doxytag: member="SAM3S_TWI::TWI_RNPR_RXNPTR" ref="ga9d9c912e8ca8ef7aa745aa94c0fb0c3a" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TWI_RNPR_RXNPTR</b>(value)&nbsp;&nbsp;&nbsp;((TWI_RNPR_RXNPTR_Msk &amp; ((value) &lt;&lt; TWI_RNPR_RXNPTR_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacf1bb3dce53f12e18ed8a8aff796a343"></a><!-- doxytag: member="SAM3S_TWI::TWI_RNCR_RXNCTR_Pos" ref="gacf1bb3dce53f12e18ed8a8aff796a343" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TWI_RNCR_RXNCTR_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga584fa4f455d3945f91339b174030a551"></a><!-- doxytag: member="SAM3S_TWI::TWI_RNCR_RXNCTR_Msk" ref="ga584fa4f455d3945f91339b174030a551" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga584fa4f455d3945f91339b174030a551">TWI_RNCR_RXNCTR_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffu &lt;&lt; TWI_RNCR_RXNCTR_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_RNCR) Receive Next Counter <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac04478927b2c3cbbb6d64421047039c4"></a><!-- doxytag: member="SAM3S_TWI::TWI_RNCR_RXNCTR" ref="gac04478927b2c3cbbb6d64421047039c4" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TWI_RNCR_RXNCTR</b>(value)&nbsp;&nbsp;&nbsp;((TWI_RNCR_RXNCTR_Msk &amp; ((value) &lt;&lt; TWI_RNCR_RXNCTR_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0caca73698537f2c15e3a3005b2d725a"></a><!-- doxytag: member="SAM3S_TWI::TWI_TNPR_TXNPTR_Pos" ref="ga0caca73698537f2c15e3a3005b2d725a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TWI_TNPR_TXNPTR_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga073a478ce113977f19cfad44a0e9daaf"></a><!-- doxytag: member="SAM3S_TWI::TWI_TNPR_TXNPTR_Msk" ref="ga073a478ce113977f19cfad44a0e9daaf" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga073a478ce113977f19cfad44a0e9daaf">TWI_TNPR_TXNPTR_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffffffu &lt;&lt; TWI_TNPR_TXNPTR_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_TNPR) Transmit Next Pointer <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae22fb7ae440ac44b1a70dc1a91e1a7ac"></a><!-- doxytag: member="SAM3S_TWI::TWI_TNPR_TXNPTR" ref="gae22fb7ae440ac44b1a70dc1a91e1a7ac" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TWI_TNPR_TXNPTR</b>(value)&nbsp;&nbsp;&nbsp;((TWI_TNPR_TXNPTR_Msk &amp; ((value) &lt;&lt; TWI_TNPR_TXNPTR_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf0cd3e8d93bdd796387cbe889cd19ef3"></a><!-- doxytag: member="SAM3S_TWI::TWI_TNCR_TXNCTR_Pos" ref="gaf0cd3e8d93bdd796387cbe889cd19ef3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TWI_TNCR_TXNCTR_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7d3fbc8d0c7fbeb73717fd91b225bfc8"></a><!-- doxytag: member="SAM3S_TWI::TWI_TNCR_TXNCTR_Msk" ref="ga7d3fbc8d0c7fbeb73717fd91b225bfc8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga7d3fbc8d0c7fbeb73717fd91b225bfc8">TWI_TNCR_TXNCTR_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffu &lt;&lt; TWI_TNCR_TXNCTR_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_TNCR) Transmit Counter Next <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga33bcad0223e531e599c9e19666c33a5e"></a><!-- doxytag: member="SAM3S_TWI::TWI_TNCR_TXNCTR" ref="ga33bcad0223e531e599c9e19666c33a5e" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TWI_TNCR_TXNCTR</b>(value)&nbsp;&nbsp;&nbsp;((TWI_TNCR_TXNCTR_Msk &amp; ((value) &lt;&lt; TWI_TNCR_TXNCTR_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga557b0ebdfceee76135cc67cdc284bf20"></a><!-- doxytag: member="SAM3S_TWI::TWI_PTCR_RXTEN" ref="ga557b0ebdfceee76135cc67cdc284bf20" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga557b0ebdfceee76135cc67cdc284bf20">TWI_PTCR_RXTEN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_PTCR) Receiver <a class="el" href="struct_transfer.html">Transfer</a> Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8da797c7bae6c45d007c5e0c7c62474b"></a><!-- doxytag: member="SAM3S_TWI::TWI_PTCR_RXTDIS" ref="ga8da797c7bae6c45d007c5e0c7c62474b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga8da797c7bae6c45d007c5e0c7c62474b">TWI_PTCR_RXTDIS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_PTCR) Receiver <a class="el" href="struct_transfer.html">Transfer</a> Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2cb9ad4e52b1e62d2bb89cfbc69333a7"></a><!-- doxytag: member="SAM3S_TWI::TWI_PTCR_TXTEN" ref="ga2cb9ad4e52b1e62d2bb89cfbc69333a7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga2cb9ad4e52b1e62d2bb89cfbc69333a7">TWI_PTCR_TXTEN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_PTCR) Transmitter <a class="el" href="struct_transfer.html">Transfer</a> Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1f18ac8da479b72f796fa84ce6a35b58"></a><!-- doxytag: member="SAM3S_TWI::TWI_PTCR_TXTDIS" ref="ga1f18ac8da479b72f796fa84ce6a35b58" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#ga1f18ac8da479b72f796fa84ce6a35b58">TWI_PTCR_TXTDIS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_PTCR) Transmitter <a class="el" href="struct_transfer.html">Transfer</a> Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadb29419def41292adc89a092f6bad11c"></a><!-- doxytag: member="SAM3S_TWI::TWI_PTSR_RXTEN" ref="gadb29419def41292adc89a092f6bad11c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#gadb29419def41292adc89a092f6bad11c">TWI_PTSR_RXTEN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_PTSR) Receiver <a class="el" href="struct_transfer.html">Transfer</a> Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac67dd5b1c94b7c822c8a8744a51c4321"></a><!-- doxytag: member="SAM3S_TWI::TWI_PTSR_TXTEN" ref="gac67dd5b1c94b7c822c8a8744a51c4321" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___t_w_i.html#gac67dd5b1c94b7c822c8a8744a51c4321">TWI_PTSR_TXTEN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI_PTSR) Transmitter <a class="el" href="struct_transfer.html">Transfer</a> Enable <br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>SOFTWARE API DEFINITION FOR Two-wire Interface </p>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
