{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II " "Info: Running Quartus II Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 29 15:40:20 2016 " "Info: Processing started: Fri Jan 29 15:40:20 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --read_settings_files=on --write_settings_files=off lab3ex -c lab3ex " "Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off lab3ex -c lab3ex" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 3/lab3ex.vwf " "Info: Using vector source file \"C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 3/lab3ex.vwf\"" {  } {  } 0 0 "Using vector source file \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISDB_OVERWRITE_WAVEFORM_INPUTS_WITH_SIMULATION_OUTPUTS" "" "Info: Overwriting simulation input file with simulation results" { { "Info" "ISDB_SOURCE_VECTOR_FILE_BACKUP" "lab3ex.vwf lab3ex.sim_ori.vwf " "Info: A backup of lab3ex.vwf called lab3ex.sim_ori.vwf has been created in the db folder" {  } {  } 0 0 "A backup of %1!s! called %2!s! has been created in the db folder" 0 0 "" 0 -1}  } {  } 0 0 "Overwriting simulation input file with simulation results" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "D0 " "Warning: Ignored node in vector source file. Can't find corresponding node name \"D0\" in design." {  } { { "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 3/lab3ex.vwf" "" { Waveform "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 3/lab3ex.vwf" "D0" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "D1 " "Warning: Ignored node in vector source file. Can't find corresponding node name \"D1\" in design." {  } { { "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 3/lab3ex.vwf" "" { Waveform "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 3/lab3ex.vwf" "D1" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "D2 " "Warning: Ignored node in vector source file. Can't find corresponding node name \"D2\" in design." {  } { { "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 3/lab3ex.vwf" "" { Waveform "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 3/lab3ex.vwf" "D2" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "D3 " "Warning: Ignored node in vector source file. Can't find corresponding node name \"D3\" in design." {  } { { "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 3/lab3ex.vwf" "" { Waveform "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 3/lab3ex.vwf" "D3" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "S0 " "Warning: Ignored node in vector source file. Can't find corresponding node name \"S0\" in design." {  } { { "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 3/lab3ex.vwf" "" { Waveform "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 3/lab3ex.vwf" "S0" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "S1 " "Warning: Ignored node in vector source file. Can't find corresponding node name \"S1\" in design." {  } { { "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 3/lab3ex.vwf" "" { Waveform "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 3/lab3ex.vwf" "S1" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|lab3quiz\|E " "Warning: Can't find signal in vector source file for input pin \"\|lab3quiz\|E\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|lab3quiz\|S " "Warning: Can't find signal in vector source file for input pin \"\|lab3quiz\|S\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|lab3quiz\|A1 " "Warning: Can't find signal in vector source file for input pin \"\|lab3quiz\|A1\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|lab3quiz\|A0 " "Warning: Can't find signal in vector source file for input pin \"\|lab3quiz\|A0\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 0 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "" 0 -1}  } {  } 0 0 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "" 0 -1}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Info: Simulation partitioned into 1 sub-simulations" {  } {  } 0 0 "Simulation partitioned into %1!d! sub-simulations" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "      0.00 % " "Info: Simulation coverage is       0.00 %" {  } {  } 0 0 "Simulation coverage is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "0 " "Info: Number of transitions in simulation is 0" {  } {  } 0 0 "Number of transitions in simulation is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISDB_SDB_PROMOTE_WRITE_BINARY_VECTOR" "lab3ex.vwf " "Info: Vector file lab3ex.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." {  } {  } 0 0 "Vector file %1!s! is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 10 s Quartus II " "Info: Quartus II Simulator was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "161 " "Info: Peak virtual memory: 161 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 29 15:40:21 2016 " "Info: Processing ended: Fri Jan 29 15:40:21 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
