

================================================================
== Vivado HLS Report for 'cout_write'
================================================================
* Date:           Thu Nov  5 03:55:33 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        pose_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.00|     5.349|        0.38|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |                                 |                      |  Latency  |  Interval | Pipeline|
        |             Instance            |        Module        | min | max | min | max |   Type  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |grp_cout_write_ddr_write_fu_371  |cout_write_ddr_write  |    ?|    ?|    ?|    ?|   none  |
        |grp_cout_write_fifo_read_fu_394  |cout_write_fifo_read  |    ?|    ?|    ?|    ?|   none  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         ?|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|    1002|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        0|     78|   16813|   13111|    -|
|Memory           |        0|      -|    1024|       0|   16|
|Multiplexer      |        -|      -|       -|     789|    -|
|Register         |        -|      -|    3071|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|     78|   20908|   14902|   16|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2940|   3600|  866400|  433200|    -|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      2|       2|       3|    -|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+-------+------+
    |             Instance            |        Module        | BRAM_18K| DSP48E|   FF  |  LUT |
    +---------------------------------+----------------------+---------+-------+-------+------+
    |grp_cout_write_ddr_write_fu_371  |cout_write_ddr_write  |        0|     63|  11242|  6809|
    |grp_cout_write_fifo_read_fu_394  |cout_write_fifo_read  |        0|     15|   5177|  6064|
    |top_kernel_udiv_3kbM_U347        |top_kernel_udiv_3kbM  |        0|      0|    394|   238|
    +---------------------------------+----------------------+---------+-------+-------+------+
    |Total                            |                      |        0|     78|  16813| 13111|
    +---------------------------------+----------------------+---------+-------+-------+------+

    * DSP48: 
    N/A

    * Memory: 
    +-------------------------+----------------------+---------+-----+----+------+-----+------+-------------+
    |          Memory         |        Module        | BRAM_18K|  FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------+---------+-----+----+------+-----+------+-------------+
    |cout_burst_buf_ping_s_U  |cout_write_cout_bWhU  |        0|  512|   0|  4056|  512|     1|      2076672|
    |cout_burst_buf_pong_s_U  |cout_write_cout_bWhU  |        0|  512|   0|  4056|  512|     1|      2076672|
    +-------------------------+----------------------+---------+-----+----+------+-----+------+-------------+
    |Total                    |                      |        0| 1024|   0|  8112| 1024|     2|      4153344|
    +-------------------------+----------------------+---------+-----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_525_p2                     |     +    |      0|  0|  39|          32|          32|
    |grp_fu_530_p2                     |     +    |      0|  0|  39|          32|          32|
    |grp_fu_542_p2                     |     +    |      0|  0|  39|          32|           1|
    |ind_w_fu_1180_p2                  |     +    |      0|  0|  39|          32|          32|
    |num_iter_1_fu_1225_p2             |     +    |      0|  0|  39|          32|          32|
    |num_iter_2_fu_1127_p2             |     +    |      0|  0|  39|          32|          32|
    |num_iter_fu_1118_p2               |     +    |      0|  0|  39|          32|          32|
    |num_tile_2_fu_1153_p2             |     +    |      0|  0|  39|          32|           1|
    |p_4_i_i_61_fu_1165_p2             |     +    |      0|  0|  39|          32|          32|
    |task_cnt_fu_1009_p2               |     +    |      0|  0|  39|          32|           1|
    |ap_block_state10                  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6                   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op139_read_state6    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op231_call_state12   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op234_call_state12   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op238_call_state12   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op436_call_state65   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op438_call_state65   |    and   |      0|  0|   2|           1|           1|
    |change_layout_fu_991_p2           |    and   |      0|  0|   2|           1|           1|
    |grp_fu_642_p2                     |   icmp   |      0|  0|  18|          32|          32|
    |grp_fu_652_p2                     |   icmp   |      0|  0|  18|          32|          32|
    |grp_fu_662_p2                     |   icmp   |      0|  0|  18|          32|          32|
    |max_pool_fu_848_p2                |   icmp   |      0|  0|   8|           2|           1|
    |p_Result_s_fu_951_p2              |   icmp   |      0|  0|  13|          10|           1|
    |tmp_306_i_i_fu_818_p2             |   icmp   |      0|  0|  18|          32|           2|
    |tmp_307_i_i_fu_957_p2             |   icmp   |      0|  0|  18|          32|          32|
    |tmp_308_i_i_fu_963_p2             |   icmp   |      0|  0|  18|          32|          32|
    |tmp_309_i_i_fu_974_p2             |   icmp   |      0|  0|  18|          32|          32|
    |tmp_310_i_i_fu_980_p2             |   icmp   |      0|  0|  18|          32|          32|
    |tmp_311_i_i_fu_997_p2             |   icmp   |      0|  0|  13|          10|           1|
    |tmp_312_i_i_fu_1003_p2            |   icmp   |      0|  0|  18|          32|           1|
    |tmp_314_i_i_fu_1254_p2            |   icmp   |      0|  0|  18|          32|          32|
    |tmp_316_i_i_fu_1171_p2            |   icmp   |      0|  0|  18|          32|          32|
    |tmp_318_i_i_fu_1110_p2            |   icmp   |      0|  0|  18|          32|          32|
    |tmp_319_i_i_fu_1175_p2            |   icmp   |      0|  0|  18|          32|           2|
    |tmp_327_i_i_fu_1231_p2            |   icmp   |      0|  0|  18|          32|          32|
    |tmp_329_i_i_fu_1133_p2            |   icmp   |      0|  0|  18|          32|          32|
    |tmp_330_i_i_fu_1239_p2            |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state12_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state65_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |brmerge_i_i_fu_1089_p2            |    or    |      0|  0|   2|           1|           1|
    |en_fu_832_p2                      |    or    |      0|  0|   2|           1|           1|
    |or_cond_i_i_fu_968_p2             |    or    |      0|  0|   2|           1|           1|
    |p_i_i_fu_985_p2                   |    or    |      0|  0|   2|           1|           1|
    |ind_w_2_i_i_fu_1207_p3            |  select  |      0|  0|  32|           1|          32|
    |ind_w_t_3_i_i_fu_1215_p3          |  select  |      0|  0|  32|           1|          32|
    |num_tile_1_i_i_fu_1200_p3         |  select  |      0|  0|  32|           1|           1|
    |p_1713_v_cast_cast_ca_fu_1158_p3  |  select  |      0|  0|   2|           1|           2|
    |p_4_i_i_fu_1262_p3                |  select  |      0|  0|  32|           1|           1|
    |p_5_i_i_fu_1141_p3                |  select  |      0|  0|  32|           1|           1|
    |p_6_i_i_fu_1243_p3                |  select  |      0|  0|  32|           1|           1|
    |p_i_i_62_fu_1193_p3               |  select  |      0|  0|  32|           1|           1|
    |p_ind_w_i_i_fu_1185_p3            |  select  |      0|  0|  32|           1|          32|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|1002|         879|         770|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------+-----+-----------+-----+-----------+
    |                         Name                        | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                            |  297|         66|    1|         66|
    |ap_done                                              |    9|          2|    1|          2|
    |ap_phi_mux_done_i_i_be_phi_fu_335_p24                |    9|          2|    1|          2|
    |ap_phi_mux_layer_start_i_i_be_phi_fu_291_p24         |    9|          2|    1|          2|
    |change_layout_prev_fu_130                            |    9|          2|    1|          2|
    |cout_burst_buf_ping_s_address0                       |   15|          3|   12|         36|
    |cout_burst_buf_ping_s_ce0                            |   15|          3|    1|          3|
    |cout_burst_buf_ping_s_ce1                            |    9|          2|    1|          2|
    |cout_burst_buf_ping_s_we0                            |    9|          2|    1|          2|
    |cout_burst_buf_ping_s_we1                            |    9|          2|    1|          2|
    |cout_burst_buf_pong_s_address0                       |   15|          3|   12|         36|
    |cout_burst_buf_pong_s_ce0                            |   15|          3|    1|          3|
    |cout_burst_buf_pong_s_ce1                            |    9|          2|    1|          2|
    |cout_burst_buf_pong_s_we0                            |    9|          2|    1|          2|
    |cout_burst_buf_pong_s_we1                            |    9|          2|    1|          2|
    |done_i_i_be_reg_330                                  |   21|          4|    1|          4|
    |done_i_i_reg_262                                     |    9|          2|    1|          2|
    |fifo_config_in_V_V_blk_n                             |    9|          2|    1|          2|
    |fifo_cout_V_V_read                                   |    9|          2|    1|          2|
    |global_cout_V_offset_blk_n                           |    9|          2|    1|          2|
    |grp_cout_write_ddr_write_fu_371_change_layout        |   15|          3|    1|          3|
    |grp_cout_write_ddr_write_fu_371_cout_burst_buf_V_q0  |   15|          3|  512|       1536|
    |grp_cout_write_ddr_write_fu_371_en                   |   15|          3|    1|          3|
    |grp_cout_write_ddr_write_fu_371_up_sample            |   15|          3|    1|          3|
    |grp_cout_write_fifo_read_fu_394_cout_burst_buf_V_q0  |   15|          3|  512|       1536|
    |in_h_iter_prev_1_fu_194                              |    9|          2|   32|         64|
    |in_h_iter_prev_fu_190                                |    9|          2|   32|         64|
    |in_w_iter_prev_1_fu_186                              |    9|          2|   32|         64|
    |in_w_iter_prev_fu_122                                |    9|          2|   32|         64|
    |ind_w_prev_1_fu_134                                  |    9|          2|   32|         64|
    |ind_w_prev_fu_118                                    |    9|          2|   32|         64|
    |ind_w_t_prev_1_fu_138                                |    9|          2|   32|         64|
    |ind_w_t_prev_fu_114                                  |    9|          2|   32|         64|
    |layer_iter_i_i_fu_110                                |   21|          4|   32|        128|
    |layer_start_1_i_i_reg_273                            |    9|          2|    1|          2|
    |layer_start_i_i_be_reg_286                           |    9|          2|    1|          2|
    |layer_start_i_i_reg_250                              |    9|          2|    1|          2|
    |m_axi_global_cout_V_AWVALID                          |    9|          2|    1|          2|
    |m_axi_global_cout_V_BREADY                           |    9|          2|    1|          2|
    |m_axi_global_cout_V_WVALID                           |    9|          2|    1|          2|
    |num_iter_prev_1_fu_198                               |    9|          2|   32|         64|
    |num_iter_prev_fu_126                                 |   21|          4|   32|        128|
    |num_tile_fu_150                                      |    9|          2|   32|         64|
    |num_tile_prev_1_fu_146                               |   15|          3|   32|         96|
    |num_tile_prev_fu_142                                 |    9|          2|   32|         64|
    +-----------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                |  789|        170| 1523|       4325|
    +-----------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+-----+----+-----+-----------+
    |                     Name                     |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------+-----+----+-----+-----------+
    |COUT_OFFSET_V_reg_1497                        |   32|   0|   32|          0|
    |LAYER_BATCH_V_reg_1461                        |   32|   0|   32|          0|
    |LAYER_IN_H_T_V_reg_1515                       |   32|   0|   32|          0|
    |LAYER_IN_H_T_prev_fu_170                      |   32|   0|   32|          0|
    |LAYER_IN_H_V_reg_1581                         |   32|   0|   32|          0|
    |LAYER_IN_NUM_T_V_reg_1502                     |   16|   0|   16|          0|
    |LAYER_IN_NUM_V_reg_1570                       |   32|   0|   32|          0|
    |LAYER_IN_W_T_V_reg_1524                       |   32|   0|   32|          0|
    |LAYER_IN_W_T_prev_fu_166                      |   32|   0|   32|          0|
    |LAYER_IN_W_V_reg_1587                         |   32|   0|   32|          0|
    |LAYER_OUT_H_HW_V_reg_1559                     |   32|   0|   32|          0|
    |LAYER_OUT_H_HW_prev_fu_162                    |   32|   0|   32|          0|
    |LAYER_OUT_H_V_reg_1592                        |   32|   0|   32|          0|
    |LAYER_OUT_NUM_T_V_reg_1507                    |   16|   0|   16|          0|
    |LAYER_OUT_NUM_T_prev_fu_174                   |   16|   0|   32|         16|
    |LAYER_OUT_NUM_V_reg_1575                      |   32|   0|   32|          0|
    |LAYER_OUT_W_HW_V_reg_1564                     |   32|   0|   32|          0|
    |LAYER_OUT_W_HW_prev_fu_158                    |   32|   0|   32|          0|
    |LAYER_OUT_W_V_reg_1597                        |   32|   0|   32|          0|
    |ap_CS_fsm                                     |   65|   0|   65|          0|
    |ap_done_reg                                   |    1|   0|    1|          0|
    |brmerge_i_i_reg_1640                          |    1|   0|    1|          0|
    |change_layout_prev_fu_130                     |    1|   0|    1|          0|
    |change_layout_prev_l_1_reg_1477               |    1|   0|    1|          0|
    |change_layout_prev_l_reg_1625                 |    1|   0|    1|          0|
    |change_layout_reg_1607                        |    1|   0|    1|          0|
    |cout_offset_prev_fu_154                       |   32|   0|   32|          0|
    |done_i_i_be_reg_330                           |    1|   0|    1|          0|
    |done_i_i_reg_262                              |    1|   0|    1|          0|
    |en_prev_fu_182                                |    1|   0|    1|          0|
    |en_prev_load_1_reg_1635                       |    1|   0|    1|          0|
    |en_prev_load_reg_1487                         |    1|   0|    1|          0|
    |en_reg_1541                                   |    1|   0|    1|          0|
    |global_cout_V_offset_10_reg_1456              |   58|   0|   58|          0|
    |grp_cout_write_ddr_write_fu_371_ap_start_reg  |    1|   0|    1|          0|
    |grp_cout_write_fifo_read_fu_394_ap_start_reg  |    1|   0|    1|          0|
    |in_h_iter_prev_1_fu_194                       |   32|   0|   32|          0|
    |in_h_iter_prev_fu_190                         |   32|   0|   32|          0|
    |in_w_iter_prev_1_fu_186                       |   32|   0|   32|          0|
    |in_w_iter_prev_fu_122                         |   32|   0|   32|          0|
    |in_w_iter_prev_load_reg_1620                  |   32|   0|   32|          0|
    |ind_w_2_i_i_reg_1708                          |   32|   0|   32|          0|
    |ind_w_prev_1_fu_134                           |   32|   0|   32|          0|
    |ind_w_prev_fu_118                             |   32|   0|   32|          0|
    |ind_w_t_3_i_i_reg_1713                        |   32|   0|   32|          0|
    |ind_w_t_prev_1_fu_138                         |   32|   0|   32|          0|
    |ind_w_t_prev_fu_114                           |   32|   0|   32|          0|
    |layer_iter_4_reg_1732                         |   32|   0|   32|          0|
    |layer_iter_i_i_fu_110                         |   32|   0|   32|          0|
    |layer_start_1_i_i_reg_273                     |    1|   0|    1|          0|
    |layer_start_i_i_be_reg_286                    |    1|   0|    1|          0|
    |layer_start_i_i_reg_250                       |    1|   0|    1|          0|
    |max_pool_reg_1547                             |    1|   0|    1|          0|
    |num_iter_1_reg_1722                           |   32|   0|   32|          0|
    |num_iter_2_reg_1661                           |   32|   0|   32|          0|
    |num_iter_prev_1_fu_198                        |   32|   0|   32|          0|
    |num_iter_prev_fu_126                          |   32|   0|   32|          0|
    |num_iter_reg_1649                             |   32|   0|   32|          0|
    |num_tile_1_i_i_reg_1703                       |   32|   0|   32|          0|
    |num_tile_2_reg_1685                           |   32|   0|   32|          0|
    |num_tile_fu_150                               |   32|   0|   32|          0|
    |num_tile_prev_1_fu_146                        |   32|   0|   32|          0|
    |num_tile_prev_2_reg_1467                      |   32|   0|   32|          0|
    |num_tile_prev_fu_142                          |   32|   0|   32|          0|
    |p_0961_i_i_reg_238                            |    1|   0|    1|          0|
    |p_4_i_i_61_reg_1697                           |   32|   0|   32|          0|
    |p_Result_s_reg_1602                           |    1|   0|    1|          0|
    |p_Val2_17_reg_1492                            |  192|   0|  192|          0|
    |reg_560                                       |   32|   0|   32|          0|
    |reg_565                                       |   32|   0|   32|          0|
    |reg_570                                       |   32|   0|   32|          0|
    |reg_575                                       |   32|   0|   32|          0|
    |reg_580                                       |   32|   0|   32|          0|
    |reg_585                                       |   32|   0|   32|          0|
    |reg_590                                       |   32|   0|   32|          0|
    |reg_595                                       |   32|   0|   32|          0|
    |reg_600                                       |   32|   0|   32|          0|
    |reg_605                                       |   16|   0|   32|         16|
    |reg_610                                       |   32|   0|   32|          0|
    |reg_615                                       |   32|   0|   32|          0|
    |reg_620                                       |   32|   0|   32|          0|
    |reg_625                                       |   32|   0|   32|          0|
    |reg_630                                       |   32|   0|   32|          0|
    |reg_634                                       |   32|   0|   32|          0|
    |reg_638                                       |   32|   0|   32|          0|
    |ret_V_reg_1692                                |   32|   0|   32|          0|
    |tmp_306_i_i_reg_1537                          |    1|   0|    1|          0|
    |tmp_311_i_i_reg_1612                          |    1|   0|    1|          0|
    |tmp_312_i_i_reg_1616                          |    1|   0|    1|          0|
    |tmp_318_i_i_reg_1644                          |    1|   0|    1|          0|
    |tmp_320_i_i_reg_1676                          |    1|   0|    1|          0|
    |tmp_323_i_i_reg_1718                          |    1|   0|    1|          0|
    |tmp_325_i_i_reg_1753                          |    1|   0|    1|          0|
    |tmp_327_i_i_reg_1728                          |    1|   0|    1|          0|
    |tmp_330_i_i_reg_1738                          |    1|   0|    1|          0|
    |tmp_331_i_i_reg_1670                          |    1|   0|    1|          0|
    |tmp_540_reg_1532                              |    1|   0|    1|          0|
    |tmp_V_67_fu_206                               |  192|   0|  192|          0|
    |tmp_V_68_fu_210                               |  192|   0|  192|          0|
    |tmp_V_69_fu_214                               |  192|   0|  192|          0|
    |tmp_V_fu_202                                  |  192|   0|  192|          0|
    |tmp_reg_1473                                  |    1|   0|    1|          0|
    |up_sample_prev_fu_178                         |    1|   0|    1|          0|
    |up_sample_prev_load_1_reg_1630                |    1|   0|    1|          0|
    |up_sample_prev_load_reg_1482                  |    1|   0|    1|          0|
    |up_sample_reg_1552                            |    1|   0|    1|          0|
    +----------------------------------------------+-----+----+-----+-----------+
    |Total                                         | 3071|   0| 3103|         32|
    +----------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs |      cout_write      | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs |      cout_write      | return value |
|ap_start                      |  in |    1| ap_ctrl_hs |      cout_write      | return value |
|ap_done                       | out |    1| ap_ctrl_hs |      cout_write      | return value |
|ap_continue                   |  in |    1| ap_ctrl_hs |      cout_write      | return value |
|ap_idle                       | out |    1| ap_ctrl_hs |      cout_write      | return value |
|ap_ready                      | out |    1| ap_ctrl_hs |      cout_write      | return value |
|fifo_cout_V_V_dout            |  in |  256|   ap_fifo  |     fifo_cout_V_V    |    pointer   |
|fifo_cout_V_V_empty_n         |  in |    1|   ap_fifo  |     fifo_cout_V_V    |    pointer   |
|fifo_cout_V_V_read            | out |    1|   ap_fifo  |     fifo_cout_V_V    |    pointer   |
|fifo_config_in_V_V_dout       |  in |  192|   ap_fifo  |  fifo_config_in_V_V  |    pointer   |
|fifo_config_in_V_V_empty_n    |  in |    1|   ap_fifo  |  fifo_config_in_V_V  |    pointer   |
|fifo_config_in_V_V_read       | out |    1|   ap_fifo  |  fifo_config_in_V_V  |    pointer   |
|m_axi_global_cout_V_AWVALID   | out |    1|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_AWREADY   |  in |    1|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_AWADDR    | out |   64|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_AWID      | out |    1|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_AWLEN     | out |   32|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_AWSIZE    | out |    3|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_AWBURST   | out |    2|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_AWLOCK    | out |    2|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_AWCACHE   | out |    4|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_AWPROT    | out |    3|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_AWQOS     | out |    4|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_AWREGION  | out |    4|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_AWUSER    | out |    1|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_WVALID    | out |    1|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_WREADY    |  in |    1|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_WDATA     | out |  512|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_WSTRB     | out |   64|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_WLAST     | out |    1|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_WID       | out |    1|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_WUSER     | out |    1|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_ARVALID   | out |    1|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_ARREADY   |  in |    1|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_ARADDR    | out |   64|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_ARID      | out |    1|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_ARLEN     | out |   32|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_ARSIZE    | out |    3|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_ARBURST   | out |    2|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_ARLOCK    | out |    2|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_ARCACHE   | out |    4|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_ARPROT    | out |    3|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_ARQOS     | out |    4|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_ARREGION  | out |    4|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_ARUSER    | out |    1|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_RVALID    |  in |    1|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_RREADY    | out |    1|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_RDATA     |  in |  512|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_RLAST     |  in |    1|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_RID       |  in |    1|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_RUSER     |  in |    1|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_RRESP     |  in |    2|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_BVALID    |  in |    1|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_BREADY    | out |    1|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_BRESP     |  in |    2|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_BID       |  in |    1|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_BUSER     |  in |    1|    m_axi   |     global_cout_V    |    pointer   |
|global_cout_V_offset_dout     |  in |   58|   ap_fifo  | global_cout_V_offset |    pointer   |
|global_cout_V_offset_empty_n  |  in |    1|   ap_fifo  | global_cout_V_offset |    pointer   |
|global_cout_V_offset_read     | out |    1|   ap_fifo  | global_cout_V_offset |    pointer   |
+------------------------------+-----+-----+------------+----------------------+--------------+

