Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Aug  1 00:07:57 2020
| Host         : DESKTOP-D6U3LDD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 238 register/latch pins with no clock driven by root clock pin: clk_100MHz (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: key[0] (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: key[1] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: ADC_part/Driver_ADC0/Clk_Division_ADC/Clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Clk_reg/Q (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: Lab_9/Driver_DAC0/Rom_Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0] (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: Lab_9/Driver_DAC0/Rom_Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[1] (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: Lab_9/Driver_DAC0/Rom_Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8] (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: Lab_9/Driver_DAC0/Rom_Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[9] (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: Lab_9/Driver_DAC0/Rom_Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0] (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: Lab_9/Driver_DAC0/Rom_Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[1] (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: Lab_9/Driver_DAC0/Rom_Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8] (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: Lab_9/Driver_DAC0/Rom_Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9] (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: Lab_9/Driver_DAC0/Rom_Squ/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0] (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: Lab_9/Driver_DAC0/Rom_Squ/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[1] (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: Lab_9/Driver_DAC0/Rom_Squ/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8] (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: Lab_9/Driver_DAC0/Rom_Squ/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[9] (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: Lab_9/Driver_DAC0/Rom_Squ/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0] (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: Lab_9/Driver_DAC0/Rom_Squ/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[1] (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: Lab_9/Driver_DAC0/Rom_Squ/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8] (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: Lab_9/Driver_DAC0/Rom_Squ/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9] (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: Lab_9/Driver_DAC0/Rom_Tri/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0] (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: Lab_9/Driver_DAC0/Rom_Tri/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[1] (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: Lab_9/Driver_DAC0/Rom_Tri/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8] (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: Lab_9/Driver_DAC0/Rom_Tri/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[9] (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: Lab_9/Driver_DAC0/Rom_Tri/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0] (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: Lab_9/Driver_DAC0/Rom_Tri/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[1] (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: Lab_9/Driver_DAC0/Rom_Tri/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8] (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: Lab_9/Driver_DAC0/Rom_Tri/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 541 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.554        0.000                      0                   65        0.263        0.000                      0                   65        0.000        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
ADC_part/rgb2dvi_0/U0/SerialClk  {}                   0.000           0.000           
Lab_9/clk_5_10/inst/clk_in1      {0.000 5.000}        10.000          100.000         
  clk_out1_clk_5_10              {0.000 100.000}      200.000         5.000           
  clk_out2_clk_5_10              {0.000 4.990}        9.979           100.208         
  clkfbout_clk_5_10              {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Lab_9/clk_5_10/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_5_10                                                                                                                                                           13.360        0.000                       0                     8  
  clk_out2_clk_5_10                5.554        0.000                      0                   65        0.263        0.000                      0                   65        4.490        0.000                       0                    35  
  clkfbout_clk_5_10                                                                                                                                                            0.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Lab_9/clk_5_10/inst/clk_in1
  To Clock:  Lab_9/clk_5_10/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Lab_9/clk_5_10/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Lab_9/clk_5_10/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Lab_9/clk_5_10/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Lab_9/clk_5_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Lab_9/clk_5_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Lab_9/clk_5_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Lab_9/clk_5_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Lab_9/clk_5_10/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_5_10
  To Clock:  clk_out1_clk_5_10

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_5_10
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { Lab_9/clk_5_10/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     RAMB18E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB18_X0Y2      Lab_9/Driver_DAC0/Rom_Squ/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period  n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         200.000     197.424    RAMB18_X0Y2      Lab_9/Driver_DAC0/Rom_Squ/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period  n/a     RAMB18E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB18_X0Y3      Lab_9/Driver_DAC0/Rom_Tri/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period  n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         200.000     197.424    RAMB18_X0Y3      Lab_9/Driver_DAC0/Rom_Tri/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period  n/a     RAMB18E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB18_X0Y5      Lab_9/Driver_DAC0/Rom_Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period  n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         200.000     197.424    RAMB18_X0Y5      Lab_9/Driver_DAC0/Rom_Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period  n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y2    Lab_9/clk_5_10/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y0  Lab_9/clk_5_10/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y0  Lab_9/clk_5_10/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_5_10
  To Clock:  clk_out2_clk_5_10

Setup :            0  Failing Endpoints,  Worst Slack        5.554ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.490ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.554ns  (required time - arrival time)
  Source:                 Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.979ns  (clk_out2_clk_5_10 rise@9.979ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        3.365ns  (logic 1.420ns (42.204%)  route 1.945ns (57.796%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.769ns = ( 7.210 - 9.979 ) 
    Source Clock Delay      (SCD):    -2.226ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.637ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    Lab_9/clk_5_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -5.631 r  Lab_9/clk_5_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -3.946    Lab_9/clk_5_10/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  Lab_9/clk_5_10/inst/clkout2_buf/O
                         net (fo=33, routed)          1.624    -2.226    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/clk_out2
    SLICE_X28Y6          FDRE                                         r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.518    -1.708 f  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[15]/Q
                         net (fo=2, routed)           1.074    -0.634    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[15]
    SLICE_X29Y6          LUT3 (Prop_lut3_I2_O)        0.124    -0.510 r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count0_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    -0.510    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count0_carry__0_i_3__0_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.040 r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.040    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count0_carry__0_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.268 r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.871     1.139    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count0
    SLICE_X28Y9          FDRE                                         r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      9.979     9.979 r  
    H4                   IBUF                         0.000     9.979 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.162    11.141    Lab_9/clk_5_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     4.013 r  Lab_9/clk_5_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     5.618    Lab_9/clk_5_10/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     5.709 r  Lab_9/clk_5_10/inst/clkout2_buf/O
                         net (fo=33, routed)          1.501     7.210    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/clk_out2
    SLICE_X28Y9          FDRE                                         r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[24]/C
                         clock pessimism              0.516     7.726    
                         clock uncertainty           -0.320     7.406    
    SLICE_X28Y9          FDRE (Setup_fdre_C_R)       -0.713     6.693    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[24]
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -1.139    
  -------------------------------------------------------------------
                         slack                                  5.554    

Slack (MET) :             5.554ns  (required time - arrival time)
  Source:                 Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.979ns  (clk_out2_clk_5_10 rise@9.979ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        3.365ns  (logic 1.420ns (42.204%)  route 1.945ns (57.796%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.769ns = ( 7.210 - 9.979 ) 
    Source Clock Delay      (SCD):    -2.226ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.637ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    Lab_9/clk_5_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -5.631 r  Lab_9/clk_5_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -3.946    Lab_9/clk_5_10/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  Lab_9/clk_5_10/inst/clkout2_buf/O
                         net (fo=33, routed)          1.624    -2.226    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/clk_out2
    SLICE_X28Y6          FDRE                                         r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.518    -1.708 f  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[15]/Q
                         net (fo=2, routed)           1.074    -0.634    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[15]
    SLICE_X29Y6          LUT3 (Prop_lut3_I2_O)        0.124    -0.510 r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count0_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    -0.510    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count0_carry__0_i_3__0_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.040 r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.040    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count0_carry__0_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.268 r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.871     1.139    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count0
    SLICE_X28Y9          FDRE                                         r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      9.979     9.979 r  
    H4                   IBUF                         0.000     9.979 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.162    11.141    Lab_9/clk_5_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     4.013 r  Lab_9/clk_5_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     5.618    Lab_9/clk_5_10/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     5.709 r  Lab_9/clk_5_10/inst/clkout2_buf/O
                         net (fo=33, routed)          1.501     7.210    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/clk_out2
    SLICE_X28Y9          FDRE                                         r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[25]/C
                         clock pessimism              0.516     7.726    
                         clock uncertainty           -0.320     7.406    
    SLICE_X28Y9          FDRE (Setup_fdre_C_R)       -0.713     6.693    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[25]
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -1.139    
  -------------------------------------------------------------------
                         slack                                  5.554    

Slack (MET) :             5.554ns  (required time - arrival time)
  Source:                 Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.979ns  (clk_out2_clk_5_10 rise@9.979ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        3.365ns  (logic 1.420ns (42.204%)  route 1.945ns (57.796%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.769ns = ( 7.210 - 9.979 ) 
    Source Clock Delay      (SCD):    -2.226ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.637ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    Lab_9/clk_5_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -5.631 r  Lab_9/clk_5_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -3.946    Lab_9/clk_5_10/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  Lab_9/clk_5_10/inst/clkout2_buf/O
                         net (fo=33, routed)          1.624    -2.226    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/clk_out2
    SLICE_X28Y6          FDRE                                         r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.518    -1.708 f  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[15]/Q
                         net (fo=2, routed)           1.074    -0.634    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[15]
    SLICE_X29Y6          LUT3 (Prop_lut3_I2_O)        0.124    -0.510 r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count0_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    -0.510    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count0_carry__0_i_3__0_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.040 r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.040    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count0_carry__0_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.268 r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.871     1.139    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count0
    SLICE_X28Y9          FDRE                                         r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      9.979     9.979 r  
    H4                   IBUF                         0.000     9.979 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.162    11.141    Lab_9/clk_5_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     4.013 r  Lab_9/clk_5_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     5.618    Lab_9/clk_5_10/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     5.709 r  Lab_9/clk_5_10/inst/clkout2_buf/O
                         net (fo=33, routed)          1.501     7.210    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/clk_out2
    SLICE_X28Y9          FDRE                                         r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[26]/C
                         clock pessimism              0.516     7.726    
                         clock uncertainty           -0.320     7.406    
    SLICE_X28Y9          FDRE (Setup_fdre_C_R)       -0.713     6.693    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[26]
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -1.139    
  -------------------------------------------------------------------
                         slack                                  5.554    

Slack (MET) :             5.554ns  (required time - arrival time)
  Source:                 Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.979ns  (clk_out2_clk_5_10 rise@9.979ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        3.365ns  (logic 1.420ns (42.204%)  route 1.945ns (57.796%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.769ns = ( 7.210 - 9.979 ) 
    Source Clock Delay      (SCD):    -2.226ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.637ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    Lab_9/clk_5_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -5.631 r  Lab_9/clk_5_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -3.946    Lab_9/clk_5_10/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  Lab_9/clk_5_10/inst/clkout2_buf/O
                         net (fo=33, routed)          1.624    -2.226    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/clk_out2
    SLICE_X28Y6          FDRE                                         r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.518    -1.708 f  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[15]/Q
                         net (fo=2, routed)           1.074    -0.634    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[15]
    SLICE_X29Y6          LUT3 (Prop_lut3_I2_O)        0.124    -0.510 r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count0_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    -0.510    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count0_carry__0_i_3__0_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.040 r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.040    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count0_carry__0_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.268 r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.871     1.139    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count0
    SLICE_X28Y9          FDRE                                         r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      9.979     9.979 r  
    H4                   IBUF                         0.000     9.979 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.162    11.141    Lab_9/clk_5_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     4.013 r  Lab_9/clk_5_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     5.618    Lab_9/clk_5_10/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     5.709 r  Lab_9/clk_5_10/inst/clkout2_buf/O
                         net (fo=33, routed)          1.501     7.210    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/clk_out2
    SLICE_X28Y9          FDRE                                         r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[27]/C
                         clock pessimism              0.516     7.726    
                         clock uncertainty           -0.320     7.406    
    SLICE_X28Y9          FDRE (Setup_fdre_C_R)       -0.713     6.693    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[27]
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -1.139    
  -------------------------------------------------------------------
                         slack                                  5.554    

Slack (MET) :             5.592ns  (required time - arrival time)
  Source:                 Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.979ns  (clk_out2_clk_5_10 rise@9.979ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 1.420ns (42.660%)  route 1.909ns (57.340%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.767ns = ( 7.212 - 9.979 ) 
    Source Clock Delay      (SCD):    -2.226ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.637ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    Lab_9/clk_5_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -5.631 r  Lab_9/clk_5_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -3.946    Lab_9/clk_5_10/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  Lab_9/clk_5_10/inst/clkout2_buf/O
                         net (fo=33, routed)          1.624    -2.226    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/clk_out2
    SLICE_X28Y6          FDRE                                         r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.518    -1.708 f  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[15]/Q
                         net (fo=2, routed)           1.074    -0.634    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[15]
    SLICE_X29Y6          LUT3 (Prop_lut3_I2_O)        0.124    -0.510 r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count0_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    -0.510    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count0_carry__0_i_3__0_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.040 r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.040    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count0_carry__0_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.268 r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.835     1.103    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count0
    SLICE_X28Y3          FDRE                                         r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      9.979     9.979 r  
    H4                   IBUF                         0.000     9.979 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.162    11.141    Lab_9/clk_5_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     4.013 r  Lab_9/clk_5_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     5.618    Lab_9/clk_5_10/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     5.709 r  Lab_9/clk_5_10/inst/clkout2_buf/O
                         net (fo=33, routed)          1.503     7.212    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/clk_out2
    SLICE_X28Y3          FDRE                                         r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[0]/C
                         clock pessimism              0.516     7.728    
                         clock uncertainty           -0.320     7.408    
    SLICE_X28Y3          FDRE (Setup_fdre_C_R)       -0.713     6.695    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[0]
  -------------------------------------------------------------------
                         required time                          6.695    
                         arrival time                          -1.103    
  -------------------------------------------------------------------
                         slack                                  5.592    

Slack (MET) :             5.592ns  (required time - arrival time)
  Source:                 Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.979ns  (clk_out2_clk_5_10 rise@9.979ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 1.420ns (42.660%)  route 1.909ns (57.340%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.767ns = ( 7.212 - 9.979 ) 
    Source Clock Delay      (SCD):    -2.226ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.637ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    Lab_9/clk_5_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -5.631 r  Lab_9/clk_5_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -3.946    Lab_9/clk_5_10/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  Lab_9/clk_5_10/inst/clkout2_buf/O
                         net (fo=33, routed)          1.624    -2.226    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/clk_out2
    SLICE_X28Y6          FDRE                                         r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.518    -1.708 f  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[15]/Q
                         net (fo=2, routed)           1.074    -0.634    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[15]
    SLICE_X29Y6          LUT3 (Prop_lut3_I2_O)        0.124    -0.510 r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count0_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    -0.510    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count0_carry__0_i_3__0_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.040 r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.040    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count0_carry__0_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.268 r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.835     1.103    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count0
    SLICE_X28Y3          FDRE                                         r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      9.979     9.979 r  
    H4                   IBUF                         0.000     9.979 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.162    11.141    Lab_9/clk_5_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     4.013 r  Lab_9/clk_5_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     5.618    Lab_9/clk_5_10/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     5.709 r  Lab_9/clk_5_10/inst/clkout2_buf/O
                         net (fo=33, routed)          1.503     7.212    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/clk_out2
    SLICE_X28Y3          FDRE                                         r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[1]/C
                         clock pessimism              0.516     7.728    
                         clock uncertainty           -0.320     7.408    
    SLICE_X28Y3          FDRE (Setup_fdre_C_R)       -0.713     6.695    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[1]
  -------------------------------------------------------------------
                         required time                          6.695    
                         arrival time                          -1.103    
  -------------------------------------------------------------------
                         slack                                  5.592    

Slack (MET) :             5.592ns  (required time - arrival time)
  Source:                 Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.979ns  (clk_out2_clk_5_10 rise@9.979ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 1.420ns (42.660%)  route 1.909ns (57.340%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.767ns = ( 7.212 - 9.979 ) 
    Source Clock Delay      (SCD):    -2.226ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.637ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    Lab_9/clk_5_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -5.631 r  Lab_9/clk_5_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -3.946    Lab_9/clk_5_10/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  Lab_9/clk_5_10/inst/clkout2_buf/O
                         net (fo=33, routed)          1.624    -2.226    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/clk_out2
    SLICE_X28Y6          FDRE                                         r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.518    -1.708 f  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[15]/Q
                         net (fo=2, routed)           1.074    -0.634    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[15]
    SLICE_X29Y6          LUT3 (Prop_lut3_I2_O)        0.124    -0.510 r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count0_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    -0.510    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count0_carry__0_i_3__0_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.040 r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.040    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count0_carry__0_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.268 r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.835     1.103    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count0
    SLICE_X28Y3          FDRE                                         r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      9.979     9.979 r  
    H4                   IBUF                         0.000     9.979 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.162    11.141    Lab_9/clk_5_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     4.013 r  Lab_9/clk_5_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     5.618    Lab_9/clk_5_10/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     5.709 r  Lab_9/clk_5_10/inst/clkout2_buf/O
                         net (fo=33, routed)          1.503     7.212    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/clk_out2
    SLICE_X28Y3          FDRE                                         r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[2]/C
                         clock pessimism              0.516     7.728    
                         clock uncertainty           -0.320     7.408    
    SLICE_X28Y3          FDRE (Setup_fdre_C_R)       -0.713     6.695    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[2]
  -------------------------------------------------------------------
                         required time                          6.695    
                         arrival time                          -1.103    
  -------------------------------------------------------------------
                         slack                                  5.592    

Slack (MET) :             5.592ns  (required time - arrival time)
  Source:                 Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.979ns  (clk_out2_clk_5_10 rise@9.979ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 1.420ns (42.660%)  route 1.909ns (57.340%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.767ns = ( 7.212 - 9.979 ) 
    Source Clock Delay      (SCD):    -2.226ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.637ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    Lab_9/clk_5_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -5.631 r  Lab_9/clk_5_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -3.946    Lab_9/clk_5_10/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  Lab_9/clk_5_10/inst/clkout2_buf/O
                         net (fo=33, routed)          1.624    -2.226    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/clk_out2
    SLICE_X28Y6          FDRE                                         r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.518    -1.708 f  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[15]/Q
                         net (fo=2, routed)           1.074    -0.634    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[15]
    SLICE_X29Y6          LUT3 (Prop_lut3_I2_O)        0.124    -0.510 r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count0_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    -0.510    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count0_carry__0_i_3__0_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.040 r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.040    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count0_carry__0_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.268 r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.835     1.103    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count0
    SLICE_X28Y3          FDRE                                         r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      9.979     9.979 r  
    H4                   IBUF                         0.000     9.979 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.162    11.141    Lab_9/clk_5_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     4.013 r  Lab_9/clk_5_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     5.618    Lab_9/clk_5_10/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     5.709 r  Lab_9/clk_5_10/inst/clkout2_buf/O
                         net (fo=33, routed)          1.503     7.212    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/clk_out2
    SLICE_X28Y3          FDRE                                         r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[3]/C
                         clock pessimism              0.516     7.728    
                         clock uncertainty           -0.320     7.408    
    SLICE_X28Y3          FDRE (Setup_fdre_C_R)       -0.713     6.695    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[3]
  -------------------------------------------------------------------
                         required time                          6.695    
                         arrival time                          -1.103    
  -------------------------------------------------------------------
                         slack                                  5.592    

Slack (MET) :             5.602ns  (required time - arrival time)
  Source:                 Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.979ns  (clk_out2_clk_5_10 rise@9.979ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        3.317ns  (logic 1.420ns (42.815%)  route 1.897ns (57.185%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.769ns = ( 7.210 - 9.979 ) 
    Source Clock Delay      (SCD):    -2.226ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.637ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    Lab_9/clk_5_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -5.631 r  Lab_9/clk_5_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -3.946    Lab_9/clk_5_10/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  Lab_9/clk_5_10/inst/clkout2_buf/O
                         net (fo=33, routed)          1.624    -2.226    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/clk_out2
    SLICE_X28Y6          FDRE                                         r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.518    -1.708 f  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[15]/Q
                         net (fo=2, routed)           1.074    -0.634    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[15]
    SLICE_X29Y6          LUT3 (Prop_lut3_I2_O)        0.124    -0.510 r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count0_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    -0.510    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count0_carry__0_i_3__0_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.040 r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.040    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count0_carry__0_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.268 r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.823     1.091    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count0
    SLICE_X28Y10         FDRE                                         r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      9.979     9.979 r  
    H4                   IBUF                         0.000     9.979 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.162    11.141    Lab_9/clk_5_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     4.013 r  Lab_9/clk_5_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     5.618    Lab_9/clk_5_10/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     5.709 r  Lab_9/clk_5_10/inst/clkout2_buf/O
                         net (fo=33, routed)          1.501     7.210    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/clk_out2
    SLICE_X28Y10         FDRE                                         r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[28]/C
                         clock pessimism              0.516     7.726    
                         clock uncertainty           -0.320     7.406    
    SLICE_X28Y10         FDRE (Setup_fdre_C_R)       -0.713     6.693    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[28]
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -1.091    
  -------------------------------------------------------------------
                         slack                                  5.602    

Slack (MET) :             5.602ns  (required time - arrival time)
  Source:                 Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.979ns  (clk_out2_clk_5_10 rise@9.979ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        3.317ns  (logic 1.420ns (42.815%)  route 1.897ns (57.185%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.769ns = ( 7.210 - 9.979 ) 
    Source Clock Delay      (SCD):    -2.226ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.637ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    Lab_9/clk_5_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -5.631 r  Lab_9/clk_5_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -3.946    Lab_9/clk_5_10/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  Lab_9/clk_5_10/inst/clkout2_buf/O
                         net (fo=33, routed)          1.624    -2.226    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/clk_out2
    SLICE_X28Y6          FDRE                                         r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.518    -1.708 f  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[15]/Q
                         net (fo=2, routed)           1.074    -0.634    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[15]
    SLICE_X29Y6          LUT3 (Prop_lut3_I2_O)        0.124    -0.510 r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count0_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    -0.510    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count0_carry__0_i_3__0_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.040 r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.040    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count0_carry__0_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.268 r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.823     1.091    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count0
    SLICE_X28Y10         FDRE                                         r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      9.979     9.979 r  
    H4                   IBUF                         0.000     9.979 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.162    11.141    Lab_9/clk_5_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     4.013 r  Lab_9/clk_5_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     5.618    Lab_9/clk_5_10/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     5.709 r  Lab_9/clk_5_10/inst/clkout2_buf/O
                         net (fo=33, routed)          1.501     7.210    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/clk_out2
    SLICE_X28Y10         FDRE                                         r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[29]/C
                         clock pessimism              0.516     7.726    
                         clock uncertainty           -0.320     7.406    
    SLICE_X28Y10         FDRE (Setup_fdre_C_R)       -0.713     6.693    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[29]
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -1.091    
  -------------------------------------------------------------------
                         slack                                  5.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.181ns
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    -0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Lab_9/clk_5_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.836 r  Lab_9/clk_5_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.351    Lab_9/clk_5_10/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  Lab_9/clk_5_10/inst/clkout2_buf/O
                         net (fo=33, routed)          0.566    -0.760    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/clk_out2
    SLICE_X31Y5          FDRE                                         r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.619 r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Clk_reg/Q
                         net (fo=9, routed)           0.168    -0.450    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Clk
    SLICE_X31Y5          LUT2 (Prop_lut2_I1_O)        0.045    -0.405 r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Clk_i_1__0/O
                         net (fo=1, routed)           0.000    -0.405    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Clk_i_1__0_n_0
    SLICE_X31Y5          FDRE                                         r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    Lab_9/clk_5_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.573 r  Lab_9/clk_5_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -2.045    Lab_9/clk_5_10/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  Lab_9/clk_5_10/inst/clkout2_buf/O
                         net (fo=33, routed)          0.835    -1.181    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/clk_out2
    SLICE_X31Y5          FDRE                                         r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Clk_reg/C
                         clock pessimism              0.421    -0.760    
    SLICE_X31Y5          FDRE (Hold_fdre_C_D)         0.091    -0.669    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Clk_reg
  -------------------------------------------------------------------
                         required time                          0.669    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.181ns
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    -0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Lab_9/clk_5_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.836 r  Lab_9/clk_5_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.351    Lab_9/clk_5_10/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  Lab_9/clk_5_10/inst/clkout2_buf/O
                         net (fo=33, routed)          0.566    -0.760    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/clk_out2
    SLICE_X28Y5          FDRE                                         r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y5          FDRE (Prop_fdre_C_Q)         0.164    -0.596 r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[10]/Q
                         net (fo=2, routed)           0.125    -0.470    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[10]
    SLICE_X28Y5          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.360 r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.360    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[8]_i_1_n_5
    SLICE_X28Y5          FDRE                                         r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    Lab_9/clk_5_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.573 r  Lab_9/clk_5_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -2.045    Lab_9/clk_5_10/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  Lab_9/clk_5_10/inst/clkout2_buf/O
                         net (fo=33, routed)          0.835    -1.181    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/clk_out2
    SLICE_X28Y5          FDRE                                         r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[10]/C
                         clock pessimism              0.421    -0.760    
    SLICE_X28Y5          FDRE (Hold_fdre_C_D)         0.134    -0.626    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.181ns
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    -0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Lab_9/clk_5_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.836 r  Lab_9/clk_5_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.351    Lab_9/clk_5_10/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  Lab_9/clk_5_10/inst/clkout2_buf/O
                         net (fo=33, routed)          0.566    -0.760    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/clk_out2
    SLICE_X28Y6          FDRE                                         r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.596 r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[14]/Q
                         net (fo=2, routed)           0.125    -0.470    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[14]
    SLICE_X28Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.360 r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.360    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[12]_i_1_n_5
    SLICE_X28Y6          FDRE                                         r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    Lab_9/clk_5_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.573 r  Lab_9/clk_5_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -2.045    Lab_9/clk_5_10/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  Lab_9/clk_5_10/inst/clkout2_buf/O
                         net (fo=33, routed)          0.835    -1.181    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/clk_out2
    SLICE_X28Y6          FDRE                                         r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[14]/C
                         clock pessimism              0.421    -0.760    
    SLICE_X28Y6          FDRE (Hold_fdre_C_D)         0.134    -0.626    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.182ns
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    -0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Lab_9/clk_5_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.836 r  Lab_9/clk_5_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.351    Lab_9/clk_5_10/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  Lab_9/clk_5_10/inst/clkout2_buf/O
                         net (fo=33, routed)          0.565    -0.761    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/clk_out2
    SLICE_X28Y7          FDRE                                         r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.597 r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[18]/Q
                         net (fo=2, routed)           0.127    -0.470    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[18]
    SLICE_X28Y7          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.360 r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.360    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[16]_i_1_n_5
    SLICE_X28Y7          FDRE                                         r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    Lab_9/clk_5_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.573 r  Lab_9/clk_5_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -2.045    Lab_9/clk_5_10/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  Lab_9/clk_5_10/inst/clkout2_buf/O
                         net (fo=33, routed)          0.834    -1.182    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/clk_out2
    SLICE_X28Y7          FDRE                                         r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[18]/C
                         clock pessimism              0.421    -0.761    
    SLICE_X28Y7          FDRE (Hold_fdre_C_D)         0.134    -0.627    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.627    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.181ns
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    -0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Lab_9/clk_5_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.836 r  Lab_9/clk_5_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.351    Lab_9/clk_5_10/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  Lab_9/clk_5_10/inst/clkout2_buf/O
                         net (fo=33, routed)          0.566    -0.760    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/clk_out2
    SLICE_X28Y4          FDRE                                         r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.596 r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[6]/Q
                         net (fo=2, routed)           0.127    -0.469    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[6]
    SLICE_X28Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.359 r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.359    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[4]_i_1_n_5
    SLICE_X28Y4          FDRE                                         r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    Lab_9/clk_5_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.573 r  Lab_9/clk_5_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -2.045    Lab_9/clk_5_10/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  Lab_9/clk_5_10/inst/clkout2_buf/O
                         net (fo=33, routed)          0.835    -1.181    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/clk_out2
    SLICE_X28Y4          FDRE                                         r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[6]/C
                         clock pessimism              0.421    -0.760    
    SLICE_X28Y4          FDRE (Hold_fdre_C_D)         0.134    -0.626    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.182ns
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    -0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Lab_9/clk_5_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.836 r  Lab_9/clk_5_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.351    Lab_9/clk_5_10/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  Lab_9/clk_5_10/inst/clkout2_buf/O
                         net (fo=33, routed)          0.565    -0.761    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/clk_out2
    SLICE_X28Y8          FDRE                                         r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.597 r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[22]/Q
                         net (fo=2, routed)           0.127    -0.470    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[22]
    SLICE_X28Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.360 r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.360    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[20]_i_1_n_5
    SLICE_X28Y8          FDRE                                         r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    Lab_9/clk_5_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.573 r  Lab_9/clk_5_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -2.045    Lab_9/clk_5_10/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  Lab_9/clk_5_10/inst/clkout2_buf/O
                         net (fo=33, routed)          0.834    -1.182    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/clk_out2
    SLICE_X28Y8          FDRE                                         r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[22]/C
                         clock pessimism              0.421    -0.761    
    SLICE_X28Y8          FDRE (Hold_fdre_C_D)         0.134    -0.627    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.627    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.182ns
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    -0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Lab_9/clk_5_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.836 r  Lab_9/clk_5_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.351    Lab_9/clk_5_10/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  Lab_9/clk_5_10/inst/clkout2_buf/O
                         net (fo=33, routed)          0.565    -0.761    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/clk_out2
    SLICE_X28Y9          FDRE                                         r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.597 r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[26]/Q
                         net (fo=2, routed)           0.127    -0.470    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[26]
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.360 r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.360    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[24]_i_1_n_5
    SLICE_X28Y9          FDRE                                         r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    Lab_9/clk_5_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.573 r  Lab_9/clk_5_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -2.045    Lab_9/clk_5_10/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  Lab_9/clk_5_10/inst/clkout2_buf/O
                         net (fo=33, routed)          0.834    -1.182    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/clk_out2
    SLICE_X28Y9          FDRE                                         r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[26]/C
                         clock pessimism              0.421    -0.761    
    SLICE_X28Y9          FDRE (Hold_fdre_C_D)         0.134    -0.627    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.627    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.181ns
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    -0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Lab_9/clk_5_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.836 r  Lab_9/clk_5_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.351    Lab_9/clk_5_10/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  Lab_9/clk_5_10/inst/clkout2_buf/O
                         net (fo=33, routed)          0.566    -0.760    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/clk_out2
    SLICE_X28Y3          FDRE                                         r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y3          FDRE (Prop_fdre_C_Q)         0.164    -0.596 r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[2]/Q
                         net (fo=2, routed)           0.127    -0.469    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[2]
    SLICE_X28Y3          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.359 r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.359    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[0]_i_1_n_5
    SLICE_X28Y3          FDRE                                         r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    Lab_9/clk_5_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.573 r  Lab_9/clk_5_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -2.045    Lab_9/clk_5_10/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  Lab_9/clk_5_10/inst/clkout2_buf/O
                         net (fo=33, routed)          0.835    -1.181    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/clk_out2
    SLICE_X28Y3          FDRE                                         r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[2]/C
                         clock pessimism              0.421    -0.760    
    SLICE_X28Y3          FDRE (Hold_fdre_C_D)         0.134    -0.626    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    -0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Lab_9/clk_5_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.836 r  Lab_9/clk_5_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.351    Lab_9/clk_5_10/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  Lab_9/clk_5_10/inst/clkout2_buf/O
                         net (fo=33, routed)          0.564    -0.762    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/clk_out2
    SLICE_X28Y10         FDRE                                         r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.598 r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[30]/Q
                         net (fo=2, routed)           0.127    -0.471    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[30]
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.361 r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.361    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[28]_i_1_n_5
    SLICE_X28Y10         FDRE                                         r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    Lab_9/clk_5_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.573 r  Lab_9/clk_5_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -2.045    Lab_9/clk_5_10/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  Lab_9/clk_5_10/inst/clkout2_buf/O
                         net (fo=33, routed)          0.833    -1.183    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/clk_out2
    SLICE_X28Y10         FDRE                                         r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[30]/C
                         clock pessimism              0.421    -0.762    
    SLICE_X28Y10         FDRE (Hold_fdre_C_D)         0.134    -0.628    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[30]
  -------------------------------------------------------------------
                         required time                          0.628    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.181ns
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    -0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Lab_9/clk_5_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.836 r  Lab_9/clk_5_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.351    Lab_9/clk_5_10/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  Lab_9/clk_5_10/inst/clkout2_buf/O
                         net (fo=33, routed)          0.566    -0.760    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/clk_out2
    SLICE_X28Y5          FDRE                                         r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y5          FDRE (Prop_fdre_C_Q)         0.164    -0.596 r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[10]/Q
                         net (fo=2, routed)           0.125    -0.470    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[10]
    SLICE_X28Y5          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.324 r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.324    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[8]_i_1_n_4
    SLICE_X28Y5          FDRE                                         r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    Lab_9/clk_5_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.573 r  Lab_9/clk_5_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -2.045    Lab_9/clk_5_10/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  Lab_9/clk_5_10/inst/clkout2_buf/O
                         net (fo=33, routed)          0.835    -1.181    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/clk_out2
    SLICE_X28Y5          FDRE                                         r  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[11]/C
                         clock pessimism              0.421    -0.760    
    SLICE_X28Y5          FDRE (Hold_fdre_C_D)         0.134    -0.626    Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_5_10
Waveform(ns):       { 0.000 4.990 }
Period(ns):         9.979
Sources:            { Lab_9/clk_5_10/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.979       7.824      BUFGCTRL_X0Y6    Lab_9/clk_5_10/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         9.979       8.730      MMCME2_ADV_X1Y0  Lab_9/clk_5_10/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         9.979       8.979      SLICE_X28Y7      Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.979       8.979      SLICE_X28Y7      Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.979       8.979      SLICE_X28Y7      Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.979       8.979      SLICE_X28Y3      Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.979       8.979      SLICE_X28Y8      Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[20]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.979       8.979      SLICE_X28Y8      Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.979       8.979      SLICE_X28Y8      Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[22]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.979       8.979      SLICE_X28Y8      Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[23]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       9.979       203.381    MMCME2_ADV_X1Y0  Lab_9/clk_5_10/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.990       4.490      SLICE_X28Y7      Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.990       4.490      SLICE_X28Y7      Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.990       4.490      SLICE_X28Y7      Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.990       4.490      SLICE_X28Y3      Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.990       4.490      SLICE_X28Y8      Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.990       4.490      SLICE_X28Y8      Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.990       4.490      SLICE_X28Y8      Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.990       4.490      SLICE_X28Y8      Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.990       4.490      SLICE_X28Y9      Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.990       4.490      SLICE_X28Y9      Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.990       4.490      SLICE_X28Y7      Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.990       4.490      SLICE_X28Y7      Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.990       4.490      SLICE_X28Y7      Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.990       4.490      SLICE_X28Y8      Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.990       4.490      SLICE_X28Y8      Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.990       4.490      SLICE_X28Y8      Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.990       4.490      SLICE_X28Y8      Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.990       4.490      SLICE_X28Y9      Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.990       4.490      SLICE_X28Y9      Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.990       4.490      SLICE_X28Y9      Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count_reg[26]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_5_10
  To Clock:  clkfbout_clk_5_10

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_5_10
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { Lab_9/clk_5_10/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         100.000     97.845     BUFGCTRL_X0Y9    Lab_9/clk_5_10/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  Lab_9/clk_5_10/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  Lab_9/clk_5_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       100.000     0.000      MMCME2_ADV_X1Y0  Lab_9/clk_5_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  Lab_9/clk_5_10/inst/mmcm_adv_inst/CLKFBOUT



