INFO: [VRFC 10-2263] Analyzing Verilog file "D:/document/Vivado/fulladder/fulladder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/document/Vivado/fulladder/fulladder.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/document/Vivado/fulladder/fulladder.srcs/sim_1/new/sim_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/document/Vivado/fulladder/fulladder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
