# do d_trig.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module d_trig
# 
# Top level modules:
# 	d_trig
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module d_trig_vlg_sample_tst
# -- Compiling module d_trig_vlg_check_tst
# -- Compiling module d_trig_vlg_vec_tst
# 
# Top level modules:
# 	d_trig_vlg_vec_tst
# vsim -L cycloneii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.d_trig_vlg_vec_tst 
# Loading work.d_trig_vlg_vec_tst
# Loading work.d_trig
# Loading cycloneii_ver.cycloneii_io
# Loading cycloneii_ver.cycloneii_mux21
# Loading cycloneii_ver.cycloneii_dffe
# Loading cycloneii_ver.cycloneii_asynch_io
# Loading cycloneii_ver.cycloneii_clkctrl
# Loading cycloneii_ver.cycloneii_mux41
# Loading cycloneii_ver.cycloneii_ena_reg
# Loading cycloneii_ver.cycloneii_lcell_comb
# Loading cycloneii_ver.cycloneii_lcell_ff
# Loading work.d_trig_vlg_sample_tst
# Loading work.d_trig_vlg_check_tst
# Loading cycloneii_ver.CYCLONEII_PRIM_DFFE
# ERROR! Vector Mismatch for output port X[1] :: @time = 20000.000 ps
#      Expected value = 001x
#      Real value = 0001
# ERROR! Vector Mismatch for output port X[2] :: @time = 30000.000 ps
#      Expected value = 010x
#      Real value = 0001
# ERROR! Vector Mismatch for output port X[1] :: @time = 50000.000 ps
#      Expected value = 100x
#      Real value = 0010
# ERROR! Vector Mismatch for output port X[3] :: @time = 50000.000 ps
#      Expected value = 100x
#      Real value = 0010
# ERROR! Vector Mismatch for output port X[1] :: @time = 80000.000 ps
#      Expected value = 111x
#      Real value = 0100
# ERROR! Vector Mismatch for output port X[2] :: @time = 90000.000 ps
#      Expected value = 000x
#      Real value = 0100
# ERROR! Vector Mismatch for output port X[1] :: @time = 130000.000 ps
#      Expected value = 100x
#      Real value = 0110
# ERROR! Vector Mismatch for output port X[1] :: @time = 160000.000 ps
#      Expected value = 111x
#      Real value = 1000
# ERROR! Vector Mismatch for output port X[2] :: @time = 160000.000 ps
#      Expected value = 111x
#      Real value = 1000
# ERROR! Vector Mismatch for output port X[3] :: @time = 170000.000 ps
#      Expected value = 000x
#      Real value = 1000
# ERROR! Vector Mismatch for output port X[1] :: @time = 210000.000 ps
#      Expected value = 100x
#      Real value = 1010
# ERROR! Vector Mismatch for output port X[1] :: @time = 240000.000 ps
#      Expected value = 111x
#      Real value = 1100
# ERROR! Vector Mismatch for output port X[2] :: @time = 250000.000 ps
#      Expected value = 000x
#      Real value = 1100
# ERROR! Vector Mismatch for output port X[1] :: @time = 290000.000 ps
#      Expected value = 100x
#      Real value = 1110
# ERROR! Vector Mismatch for output port X[1] :: @time = 320000.000 ps
#      Expected value = 111x
#      Real value = 0000
# ERROR! Vector Mismatch for output port X[2] :: @time = 320000.000 ps
#      Expected value = 111x
#      Real value = 0000
# ERROR! Vector Mismatch for output port X[3] :: @time = 320000.000 ps
#      Expected value = 111x
#      Real value = 0000
#          17 mismatched vectors : Simulation failed !
# ** Note: $finish    : d_trig.vt(327)
#    Time: 330 ns  Iteration: 0  Instance: /d_trig_vlg_vec_tst/tb_out
