// Seed: 2791492308
module module_0 (
    input wire id_0,
    input tri id_1,
    output tri id_2,
    output wire id_3
    , id_10,
    output wand id_4,
    input wand id_5,
    output wand id_6,
    input supply0 id_7,
    input tri0 id_8
);
  assign id_4 = id_10;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd45,
    parameter id_6 = 32'd46
) (
    output tri0 id_0,
    input tri0 id_1,
    input uwire id_2,
    output wand id_3,
    input tri _id_4,
    output supply1 id_5,
    input supply1 _id_6,
    input supply0 id_7,
    input wor id_8
);
  logic id_10;
  wire [-1 : id_4] id_11;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_0,
      id_0,
      id_3,
      id_8,
      id_5,
      id_1,
      id_7
  );
  wire [1 : id_6] id_12;
  logic id_13;
  ;
  rpmos (id_11, id_3);
endmodule
