// Seed: 2926987747
module module_0 (
    output wire id_0,
    output wand id_1
);
  supply1 id_3 = 1'd0 - id_3;
endmodule
module module_1 (
    input supply1 id_0,
    input wire id_1#(
        .id_7 (1),
        .id_8 (1),
        .id_9 (1),
        .id_10(1),
        .id_11(1),
        .id_12(-1'd0),
        .id_13(1)
    ),
    output wand id_2,
    output wor id_3,
    input tri0 id_4,
    input wand id_5
);
  logic id_14 = 1;
  assign id_14 = id_9;
  assign id_11 = id_1;
  module_0 modCall_1 (
      id_2,
      id_3
  );
  assign modCall_1.id_3 = 0;
endmodule
