<!DOCTYPE html>
<title>JKim FPGA</title>
<meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1">
<link rel="stylesheet" href="../../jiwook.css">
<link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/4.7.0/css/font-awesome.min.css">



<link rel="apple-touch-icon" sizes="180x180" href="../../favicon_io/apple-touch-icon.png">
<link rel="icon" type="image/png" sizes="32x32" href="../../favicon_io/favicon-32x32.png">
<link rel="icon" type="image/png" sizes="16x16" href="../../favicon_io/favicon-16x16.png">
<link rel="manifest" href="/site.webmanifest">
<link rel="stylesheet" href="../reference.css">
<html lang="en">

<body>


    <!-- Sidebar/menu -->
    <nav class="w3-sidebar w3-light-grey w3-collapse w3-top w3-medium w3-padding" style="z-index:3;width:330px;font-weight:bold;" id="mySidebar">
        <br>
        <a href="javascript:void(0)" onclick="w3_close()" class="w3-button w3-hide-large w3-display-topleft" style="width:100%;font-size:22px">Close Menu</a>
        <div class="w3-container">
            <h2 class="w3-padding-32">FPGA (SystemVerilog)</h2> <!--Change-->
        </div>
        <div class="w3-bar-block">
            <a href="../../index.html" onclick="w3_close()" class="w3-bar-item w3-button w3-hover-white w3-large">Home</a>
            <a href="../Hardware Electronics.html" onclick="w3_closemenu()" class="w3-bar-item w3-button w3-hover-white w3-large">Hardware Electronics</a>
            <a href="FPGA.html" onclick="w3_close()" class="w3-bar-item w3-button w3-hover-white w3-large">FPGA (SystemVerilog)</a>
            <br>
            <a href="FPGA_UART.html" onclick="w3_close()" class="w3-bar-item w3-button w3-hover-white w3-large">UART Communication</a>
            <a href="FPGA_ALU.html" onclick="w3_close()" class="w3-bar-item w3-button w3-hover-white w3-large">ALU Implementation</a>
            <a href="FPGA_SPI.html" onclick="w3_close()" class="w3-bar-item w3-button w3-hover-white w3-large">SPI Communication</a>
            <a href="FPGA_Function Generator.html" onclick="w3_close()" class="w3-bar-item w3-button w3-hover-white w3-large">Function Generator</a>
            <br>
            <br>
            <a href="Circuit Theory.html" onclick="w3_closemenu()" class="w3-bar-item w3-button w3-hover-white w3-medium">Circuit Theory</a>
            <a href="Analog Electronics.html" onclick="w3_closemenu()" class="w3-bar-item w3-button w3-hover-white w3-medium">Analog Electronics</a>
            <a href="Power Electronics.html" onclick="w3_closemenu()" class="w3-bar-item w3-button w3-hover-white w3-medium">Power Electronics</a>
            <a href="Digital Circuit Design/Digital Circuit Design.html" onclick="w3_closemenu()" class="w3-bar-item w3-button w3-hover-white w3-medium">Digital Electronics</a>
            <!--  <a href="FPGA.html" onclick="w3_closemenu()" class="w3-bar-item w3-button w3-hover-white w3-medium">FPGA (SystemVerilog)</a>
    -->
            <a href="Applied Electromagnetics.html" onclick="w3_closemenu()" class="w3-bar-item w3-button w3-hover-white w3-medium">Applied Electromagnetics</a>
            <a href="Computer Architecture.html" onclick="w3_closemenu()" class="w3-bar-item w3-button w3-hover-white w3-medium">Computer Architecture</a>
<<<<<<< HEAD
<<<<<<< HEAD
            <!--     <a href="Wireless_Communication.html" onclick="w3_closemenu()" class="w3-bar-item w3-button w3-hover-white w3-medium">Wireless Communication</a>
    -->
=======
            <a href="Wireless_Communication.html" onclick="w3_closemenu()" class="w3-bar-item w3-button w3-hover-white w3-medium">Wireless Communication</a>
>>>>>>> parent of 8f83b97 (fe)
=======
            <a href="Wireless_Communication.html" onclick="w3_closemenu()" class="w3-bar-item w3-button w3-hover-white w3-medium">Wireless Communication</a>
>>>>>>> parent of 8f83b97 (fe)
            <a href="Embedded Architecture/Embedded Architecture.html" onclick="w3_closemenu()" class="w3-bar-item w3-button w3-hover-white w3-medium">Embedded Architecture</a>
            <a href="Digital Design of Signal Processing System.html" onclick="w3_closemenu()" class="w3-bar-item w3-button w3-hover-white w3-medium">Digital Design of Signal Processing System</a>
            <a href="Sensor Physics.html" onclick="w3_closemenu()" class="w3-bar-item w3-button w3-hover-white w3-medium">Sensor Physics</a>
            <a href="Hardware_Resources.html" onclick="w3_closemenu()" class="w3-bar-item w3-button w3-hover-white w3-medium">Hardware Resources</a>
            <br>
            <br>
            <br>
        </div>
    </nav>



    <header class="w3-container w3-top w3-hide-large w3-burgundy w3-xlarge w3-padding">
        <a href="javascript:void(0)" class="w3-button w3-burgundy w3-margin-right" onclick="w3_openmenu()">☰</a>
        <span>FPGA (SystemVerilog)</span>
    </header>

    <!-- Overlay effect when opening sidebar on small screens -->
    <div class="w3-overlay w3-hide-large" onclick="w3_close()" style="cursor:pointer" title="close side menu" id="myOverlay"></div>


    <!-- !PAGE CONTENT! -->
    <div class="w3-main" style="margin-left:360px;margin-right:40px">



        <!-- Header -->
        <div class="w3-container" style="margin-top:80px" id="showcase">
      
            <div>

                <h4 class="content"><b>Contents</b></h4> <!--Change-->
                <br><br>
                <div class="web">
                    <p>
                      
                        <h2><b>Reference Books</b></h2> <!--Change-->
                        <a>
                            <i>
                                RTL Modeling with SystemVerilog for Simulation and Synthesis using SystemVerilog for ASIC and FPGA design
                                Book by Stuart Sutherland
                            </i>
                        </a>
                        <br>
                        <a target="_blank" href="Hardware Electronics Pics/SystemVerilog.webp">
                            <img src="Hardware Electronics Pics/SystemVerilog.webp" alt="Equations" style="width:60%" onclick="onClick(this)">
                        </a>
                    </p>
                    <br>
                    <h3><b>Lecture Series</b></h3>
                    <p>
                        <h1>FPGA Architecture Training by Xilinix Inc</h1>
                        <iframe width="350" height="250" src="https://www.youtube.com/embed/WQf_b8RqpJs?list=PLRr5m7hDN9TLnlZDmrBlVGEREjauRGMol" title="YouTube video player" frameborder="0" allow="accelerometer; autoplay; clipboard-write; encrypted-media; gyroscope; picture-in-picture" allowfullscreen></iframe>
                        <br><br>
                        <h1>FPGA Design Training by Xilinx Inc</h1>
                        <iframe width="350" height="250" src="https://www.youtube.com/embed/nbYxBFd6x-4?list=PLRr5m7hDN9TJWxZxvX0ZS6hYNgvkDpjCG" title="YouTube video player" frameborder="0" allow="accelerometer; autoplay; clipboard-write; encrypted-media; gyroscope; picture-in-picture" allowfullscreen></iframe>
                        <br><br>
                        <h1>Verilog Lecture by FPGA King</h1>
                        <iframe width="350" height="250" src="https://www.youtube.com/embed/Juwqs8wYx2o?list=PLieE0qnqO2kSZPQPMk8Vf1Rn_dAfRBs2-" title="(온라인 워크숍) [Verilog 강의 05강]  Verilog Reperesentation of Digital Logic 2" frameborder="0" allow="accelerometer; autoplay; clipboard-write; encrypted-media; gyroscope; picture-in-picture" allowfullscreen></iframe>
                        <br><br>
                        <h1>Ultrascale and Ultrascale + tutorials Xilinx Inc</h1>
                        <iframe width="350" height="250" src="https://www.youtube.com/embed/TzzzM97L4HI?list=PLRr5m7hDN9TKZSSGwy9RQCqvjx9U5XVoQ" title="YouTube video player" frameborder="0" allow="accelerometer; autoplay; clipboard-write; encrypted-media; gyroscope; picture-in-picture" allowfullscreen></iframe>
                        <h1>FPGA Lecture Series by Shawn Hymel</h1>
                        <iframe width="350" height="250" src="https://www.youtube.com/embed/gmaSjyUij9E?list=PLEBQazB0HUyT1WmMONxRZn9NmQ_9CIKhb" title="YouTube video player" frameborder="0" allow="accelerometer; autoplay; clipboard-write; encrypted-media; gyroscope; picture-in-picture" allowfullscreen></iframe>
                        <h1>RTOS(Real Time Operating System) in FPGA</h1>
                        <a href="https://www.idec.or.kr/vod/apply/view/?&page=10&no=77">
                            https://www.idec.or.kr/vod/apply/view/?&page=10&no=77
                        </a>
                        <br><br>

                    </p>
                    <br><br><br><br>
                </div>
                <div class="web">
                    <p>
                        <h2><b>Reference Books</b></h2> <!--Change-->
                        <a>

                            <i>
                                Digital Design An Embedded System Approach using Verilog
                                Book by Peter J. Ashenden
                            </i>
                        </a>
                        <br>


                        <a target="_blank" href="Hardware Electronics Pics/Verilog.webp">
                            <img src="Hardware Electronics Pics/Verilog.webp" alt="Equations" style="width:60%" onclick="onClick(this)">
                        </a>
                        <br><br>
                        <h3><b>FPGA Resources</b></h3>
                        <a href="https://www.xilinx.com/support/documentation/application_notes/xapp586-spi-flash.pdf" target="_blank">Xilinx FPGA: Using SPI Flash with 7 Series FPGAs Application Note</a>
                        <br><a href="https://www.xilinx.com/support/documentation/ip_documentation/clk_wiz/v6_0/pg065-clk-wiz.pdf" target="_blank">Xilinx FPGA: Clocking Wizard</a>
                        <br><a href="https://www.xilinx.com/support/documentation/user_guides/ug572-ultrascale-clocking.pdf" target="_blank">Xilinx FPGA: Clocking Resources</a>
                        <br><a href="https://www.xilinx.com/support/documentation/sw_manuals/xilinx2021_2/ug908-vivado-programming-debugging.pdf" target="_blank">Xilinx FPGA: Vivado Design Suite User Guide: Programming and Debugging</a>
                        <br><a href="https://www.xilinx.com/support/documentation/sw_manuals/xilinx2012_2/ug945-vivado-using-constraints-tutorial.pdf" target="_blank">Xilinx FPGA: How to write Contraints</a>
                        <br><a href="https://www.xilinx.com/support/documentation/sw_manuals/xilinx2019_1/ug835-vivado-tcl-commands.pdf" target="_blank">Xilinx FPGA: TCL-Commands</a>
                        <br><a href="https://www.xilinx.com/support/documentation/sw_manuals/xilinx2021_1/ug904-vivado-implementation.pdf" target="_blank">Xilinx FPGA: Vivado Implementation</a>
                        <br><a href="https://www.xilinx.com/support/documentation/sw_manuals/xilinx2021_2/ug899-vivado-io-clock-planning.pdf#nameddest=xIOPinPlanning" target="_blank">I/O and Clock Planning</a>
                        <br><a href="https://www.xilinx.com/support/documentation/sw_manuals/xilinx2021_2/ug906-vivado-design-analysis.pdf#nameddest=Floorplanning" target="_blank">Design analysis and closure techniques</a>
                        <br><a href="https://www.xilinx.com/support/documentation/sw_manuals/xilinx2021_2/ug893-vivado-ide.pdf" target="_blank">Using the Vivado IDE</a>
                        <br><a href="https://www.xilinx.com/support/download.html" target="_blank">Install Vivado</a>
                        <br><a href="https://mboers.github.io/zynq-notes/3-running-vivado/" target="_blank">Running Vivado in Linux</a>
                        <br><a href="https://developer.arm.com/documentation/ihi0033/latest/" target="_blank">AMBA AHB Protocol Specification</a>
                        <br><a href="https://developer.arm.com/documentation/ihi0051/a/?lang=en" target="_blank">AMBA AXI Protocol Specification</a>
                        <br><a href="https://wavedrom.com/editor.html" target="_blank">Wavedrom Digital Logic Simulator</a>
                        <br><a href="http://www.32x8.com/index.html" target="_blank">Karnaugh map Solver</a>
                        <br><br>
                        <h3>My Project with FPGA on GitHub </h3>
                        <a href="https://github.com/jiwook021/Verilog-Projects">
                            https://github.com/jiwook021/Verilog-Projects
                        </a>
                </div>
                <br><br><br><br>


            </div>

         
        
            <br><br>
            <footer class="w3-container w3-padding-32 w3-center w3-xlarge">
                <a class="w3-button w3-large w3-light-grey" href="../../Jiwook Kim Resume.pdf" title="Resume" target="_blank"><i class="fa fa-address-book"></i></a>
                <a class="w3-button w3-large w3-pale-red" href="mailto:jiwook021@gmail.com" title="Mail" target="_blank"><i class="fa fa-google-plus"></i></a>
                <a class="w3-button w3-large w3-grey" href="https://www.jkimengineer.com" title="JkimEngineer Website" target="_blank"><i class="fa fa-home"></i></a>
                <a class="w3-button w3-large w3-blue-grey" href="https://www.linkedin.com/in/jiwook-kim-72b914158/" title="Jiwook Kim Linkedin" target="_blank"><i class="fa fa-linkedin"></i></a>
                <a class="w3-button w3-large w3-dark-grey" href="https://github.com/jiwook021" title="Jiwook Kim GitHub" target="_blank"><i class="fa fa-github"></i></a>
            </footer>


        </div>

        <script src="../filejs.js">
        </script>


</body>
</html>
