15:14:32 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\git_repos\mnist_neuralnet\fpga\8_20_PL_PS\temp_xsdb_launch_script.tcl
15:14:35 INFO  : XSCT server has started successfully.
15:14:36 INFO  : Successfully done setting XSCT server connection channel  
15:14:36 INFO  : plnx-install-location is set to ''
15:14:36 INFO  : Successfully done query RDI_DATADIR 
15:14:36 INFO  : Successfully done setting workspace for the tool. 
15:14:37 INFO  : Registering command handlers for Vitis TCF services
15:20:43 INFO  : Successfully done sdx_reload_mss "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss"
15:20:43 INFO  : Successfully done sdx_reload_mss "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
15:59:22 ERROR : Failed to openhw "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

15:59:31 ERROR : Failed to openhw "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:00:12 ERROR : Failed to openhw "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:00:54 ERROR : Failed to openhw "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:01:11 ERROR : Failed to openhw "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:04:30 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
16:05:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:52 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
16:05:52 INFO  : 'jtag frequency' command is executed.
16:05:52 INFO  : Context for 'APU' is selected.
16:05:52 INFO  : System reset is completed.
16:05:55 INFO  : 'after 3000' command is executed.
16:05:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
16:05:57 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit"
16:05:57 INFO  : Context for 'APU' is selected.
16:05:57 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa'.
16:05:57 INFO  : 'configparams force-mem-access 1' command is executed.
16:05:57 INFO  : Context for 'APU' is selected.
16:05:57 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl' is done.
16:05:57 INFO  : 'ps7_init' command is executed.
16:05:57 INFO  : 'ps7_post_config' command is executed.
16:05:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:58 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:05:58 INFO  : 'configparams force-mem-access 0' command is executed.
16:05:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:05:58 INFO  : Memory regions updated for context APU
16:05:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:58 INFO  : 'con' command is executed.
16:05:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:05:58 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\8_20_PL_PS\.sdk\launch_scripts\single_application_debug\systemdebugger_cpu_test1_system_standalone.tcl'
16:12:12 INFO  : Disconnected from the channel tcfchan#12.
16:12:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:12:13 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
16:12:13 INFO  : 'jtag frequency' command is executed.
16:12:13 INFO  : Context for 'APU' is selected.
16:12:13 INFO  : System reset is completed.
16:12:16 INFO  : 'after 3000' command is executed.
16:12:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
16:12:17 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit"
16:12:17 INFO  : Context for 'APU' is selected.
16:12:17 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa'.
16:12:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:12:17 INFO  : Context for 'APU' is selected.
16:12:17 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl' is done.
16:12:18 INFO  : 'ps7_init' command is executed.
16:12:18 INFO  : 'ps7_post_config' command is executed.
16:12:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:18 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:12:18 INFO  : 'configparams force-mem-access 0' command is executed.
16:12:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:12:18 INFO  : Memory regions updated for context APU
16:12:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:18 INFO  : 'con' command is executed.
16:12:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:12:18 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\8_20_PL_PS\.sdk\launch_scripts\single_application_debug\systemdebugger_cpu_test1_system_standalone.tcl'
16:29:31 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
16:31:00 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
16:34:04 ERROR : Failed to openhw "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:35:21 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
16:48:31 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
16:49:43 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
16:53:40 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
16:54:05 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
16:55:43 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
16:56:11 INFO  : Disconnected from the channel tcfchan#14.
16:56:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:12 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
16:56:12 INFO  : 'jtag frequency' command is executed.
16:56:12 INFO  : Context for 'APU' is selected.
16:56:12 INFO  : System reset is completed.
16:56:15 INFO  : 'after 3000' command is executed.
16:56:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
16:56:16 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit"
16:56:16 INFO  : Context for 'APU' is selected.
16:56:16 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa'.
16:56:16 INFO  : 'configparams force-mem-access 1' command is executed.
16:56:17 INFO  : Context for 'APU' is selected.
16:56:17 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl' is done.
16:56:17 INFO  : 'ps7_init' command is executed.
16:56:17 INFO  : 'ps7_post_config' command is executed.
16:56:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:17 ERROR : Memory write error at 0x100000. MMU section translation fault
16:56:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf
----------------End of Script----------------

16:56:17 ERROR : Memory write error at 0x100000. MMU section translation fault
16:56:46 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
16:57:04 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
16:57:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:57:37 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:57:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:49 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
16:57:49 INFO  : 'jtag frequency' command is executed.
16:57:49 INFO  : Context for 'APU' is selected.
16:57:49 INFO  : System reset is completed.
16:57:52 INFO  : 'after 3000' command is executed.
16:57:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
16:57:54 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit"
16:57:54 INFO  : Context for 'APU' is selected.
16:57:54 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa'.
16:57:54 INFO  : 'configparams force-mem-access 1' command is executed.
16:57:54 INFO  : Context for 'APU' is selected.
16:57:54 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl' is done.
16:57:55 ERROR : Memory read error at 0xF8F00208. AP transaction timeout
16:57:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

16:57:55 ERROR : Memory read error at 0xF8F00208. AP transaction timeout
16:58:18 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
16:58:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:34 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
16:58:34 INFO  : 'jtag frequency' command is executed.
16:58:34 INFO  : Context for 'APU' is selected.
16:58:34 INFO  : System reset is completed.
16:58:37 INFO  : 'after 3000' command is executed.
16:58:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
16:58:39 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit"
16:58:39 INFO  : Context for 'APU' is selected.
16:58:39 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa'.
16:58:39 INFO  : 'configparams force-mem-access 1' command is executed.
16:58:39 INFO  : Context for 'APU' is selected.
16:58:39 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl' is done.
16:58:40 INFO  : 'ps7_init' command is executed.
16:58:40 INFO  : 'ps7_post_config' command is executed.
16:58:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:40 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:58:40 INFO  : 'configparams force-mem-access 0' command is executed.
16:58:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:58:40 INFO  : Memory regions updated for context APU
16:58:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:40 INFO  : 'con' command is executed.
16:58:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:58:40 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\8_20_PL_PS\.sdk\launch_scripts\single_application_debug\systemdebugger_cpu_test1_system_standalone.tcl'
17:01:13 INFO  : Disconnected from the channel tcfchan#34.
17:01:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:13 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
17:01:13 INFO  : 'jtag frequency' command is executed.
17:01:13 INFO  : Context for 'APU' is selected.
17:01:13 INFO  : System reset is completed.
17:01:16 INFO  : 'after 3000' command is executed.
17:01:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
17:01:18 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit"
17:01:18 INFO  : Context for 'APU' is selected.
17:01:18 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa'.
17:01:18 INFO  : 'configparams force-mem-access 1' command is executed.
17:01:18 INFO  : Context for 'APU' is selected.
17:01:18 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl' is done.
17:01:18 ERROR : Memory read error at 0xE0001034. AP transaction timeout
17:01:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

17:01:18 ERROR : Memory read error at 0xE0001034. AP transaction timeout
17:02:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:30 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
17:02:30 INFO  : 'jtag frequency' command is executed.
17:02:30 INFO  : Context for 'APU' is selected.
17:02:30 INFO  : System reset is completed.
17:02:33 INFO  : 'after 3000' command is executed.
17:02:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
17:02:35 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit"
17:02:35 INFO  : Context for 'APU' is selected.
17:02:35 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa'.
17:02:35 INFO  : 'configparams force-mem-access 1' command is executed.
17:02:35 INFO  : Context for 'APU' is selected.
17:02:35 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl' is done.
17:02:36 INFO  : 'ps7_init' command is executed.
17:02:36 INFO  : 'ps7_post_config' command is executed.
17:02:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:36 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:02:36 INFO  : 'configparams force-mem-access 0' command is executed.
17:02:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:02:36 INFO  : Memory regions updated for context APU
17:02:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:36 INFO  : 'con' command is executed.
17:02:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:02:36 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\8_20_PL_PS\.sdk\launch_scripts\single_application_debug\systemdebugger_cpu_test1_system_standalone.tcl'
17:06:26 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
17:07:36 INFO  : Disconnected from the channel tcfchan#39.
17:07:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:37 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
17:07:37 INFO  : 'jtag frequency' command is executed.
17:07:37 INFO  : Context for 'APU' is selected.
17:07:37 INFO  : System reset is completed.
17:07:40 INFO  : 'after 3000' command is executed.
17:07:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
17:07:42 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit"
17:07:42 INFO  : Context for 'APU' is selected.
17:07:42 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa'.
17:07:42 INFO  : 'configparams force-mem-access 1' command is executed.
17:07:42 INFO  : Context for 'APU' is selected.
17:07:42 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl' is done.
17:07:42 INFO  : 'ps7_init' command is executed.
17:07:42 INFO  : 'ps7_post_config' command is executed.
17:07:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:42 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:07:42 INFO  : 'configparams force-mem-access 0' command is executed.
17:07:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:07:42 INFO  : Memory regions updated for context APU
17:07:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:43 INFO  : 'con' command is executed.
17:07:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:07:43 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\8_20_PL_PS\.sdk\launch_scripts\single_application_debug\systemdebugger_cpu_test1_system_standalone.tcl'
17:14:26 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
17:14:54 INFO  : Disconnected from the channel tcfchan#42.
17:14:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:54 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
17:14:54 INFO  : 'jtag frequency' command is executed.
17:14:54 INFO  : Context for 'APU' is selected.
17:14:54 INFO  : System reset is completed.
17:14:57 INFO  : 'after 3000' command is executed.
17:14:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
17:14:58 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit"
17:14:59 INFO  : Context for 'APU' is selected.
17:14:59 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa'.
17:14:59 INFO  : 'configparams force-mem-access 1' command is executed.
17:14:59 INFO  : Context for 'APU' is selected.
17:14:59 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl' is done.
17:14:59 INFO  : 'ps7_init' command is executed.
17:14:59 INFO  : 'ps7_post_config' command is executed.
17:14:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:59 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:14:59 INFO  : 'configparams force-mem-access 0' command is executed.
17:14:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:14:59 INFO  : Memory regions updated for context APU
17:14:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:59 INFO  : 'con' command is executed.
17:14:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:14:59 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\8_20_PL_PS\.sdk\launch_scripts\single_application_debug\systemdebugger_cpu_test1_system_standalone.tcl'
17:48:31 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
17:48:50 INFO  : Disconnected from the channel tcfchan#44.
17:48:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:48:50 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
17:48:50 INFO  : 'jtag frequency' command is executed.
17:48:50 INFO  : Context for 'APU' is selected.
17:48:50 INFO  : System reset is completed.
17:48:53 INFO  : 'after 3000' command is executed.
17:48:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
17:48:55 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit"
17:48:55 INFO  : Context for 'APU' is selected.
17:48:55 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa'.
17:48:55 INFO  : 'configparams force-mem-access 1' command is executed.
17:48:55 INFO  : Context for 'APU' is selected.
17:48:55 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl' is done.
17:48:55 INFO  : 'ps7_init' command is executed.
17:48:55 INFO  : 'ps7_post_config' command is executed.
17:48:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:56 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:48:56 INFO  : 'configparams force-mem-access 0' command is executed.
17:48:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:48:56 INFO  : Memory regions updated for context APU
17:48:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:56 INFO  : 'con' command is executed.
17:48:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:48:56 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\8_20_PL_PS\.sdk\launch_scripts\single_application_debug\systemdebugger_cpu_test1_system_standalone.tcl'
18:08:00 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
18:09:33 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
18:09:48 INFO  : Disconnected from the channel tcfchan#46.
18:09:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:10:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:10:07 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:10:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:10:26 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
18:10:26 INFO  : 'jtag frequency' command is executed.
18:10:26 INFO  : Context for 'APU' is selected.
18:10:26 INFO  : System reset is completed.
18:10:29 INFO  : 'after 3000' command is executed.
18:10:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
18:10:31 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit"
18:10:31 INFO  : Context for 'APU' is selected.
18:10:31 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa'.
18:10:31 INFO  : 'configparams force-mem-access 1' command is executed.
18:10:31 INFO  : Context for 'APU' is selected.
18:10:31 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl' is done.
18:10:31 INFO  : 'ps7_init' command is executed.
18:10:31 INFO  : 'ps7_post_config' command is executed.
18:10:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:31 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:10:31 INFO  : 'configparams force-mem-access 0' command is executed.
18:10:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:10:31 INFO  : Memory regions updated for context APU
18:10:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:32 INFO  : 'con' command is executed.
18:10:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:10:32 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\8_20_PL_PS\.sdk\launch_scripts\single_application_debug\systemdebugger_cpu_test1_system_standalone.tcl'
18:14:50 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
18:15:15 INFO  : Disconnected from the channel tcfchan#49.
18:15:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:15 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
18:15:15 INFO  : 'jtag frequency' command is executed.
18:15:16 INFO  : Context for 'APU' is selected.
18:15:16 INFO  : System reset is completed.
18:15:19 INFO  : 'after 3000' command is executed.
18:15:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
18:15:20 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit"
18:15:20 INFO  : Context for 'APU' is selected.
18:15:20 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa'.
18:15:20 INFO  : 'configparams force-mem-access 1' command is executed.
18:15:20 INFO  : Context for 'APU' is selected.
18:15:20 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl' is done.
18:15:21 ERROR : Memory read error at 0xF8F00208. Cannot halt processor core, timeout
18:15:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

18:15:21 ERROR : Memory read error at 0xF8F00208. Cannot halt processor core, timeout
18:15:40 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
18:16:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:16:34 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
18:16:34 INFO  : 'jtag frequency' command is executed.
18:16:34 INFO  : Context for 'APU' is selected.
18:16:34 INFO  : System reset is completed.
18:16:37 INFO  : 'after 3000' command is executed.
18:16:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
18:16:38 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit"
18:16:39 INFO  : Context for 'APU' is selected.
18:16:39 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa'.
18:16:39 INFO  : 'configparams force-mem-access 1' command is executed.
18:16:39 INFO  : Context for 'APU' is selected.
18:16:39 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl' is done.
18:16:39 ERROR : Memory read error at 0xF8006018. AHB Memory access port is disabled
18:16:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

18:16:39 ERROR : Memory read error at 0xF8006018. AHB Memory access port is disabled
18:16:51 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
18:17:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:11 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
18:17:11 INFO  : 'jtag frequency' command is executed.
18:17:11 INFO  : Context for 'APU' is selected.
18:17:11 INFO  : System reset is completed.
18:17:14 INFO  : 'after 3000' command is executed.
18:17:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
18:17:16 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit"
18:17:16 INFO  : Context for 'APU' is selected.
18:17:16 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa'.
18:17:16 INFO  : 'configparams force-mem-access 1' command is executed.
18:17:16 INFO  : Context for 'APU' is selected.
18:17:16 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl' is done.
18:17:16 INFO  : 'ps7_init' command is executed.
18:17:16 INFO  : 'ps7_post_config' command is executed.
18:17:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:16 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:17:16 INFO  : 'configparams force-mem-access 0' command is executed.
18:17:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:17:16 INFO  : Memory regions updated for context APU
18:17:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:17 INFO  : 'con' command is executed.
18:17:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:17:17 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\8_20_PL_PS\.sdk\launch_scripts\single_application_debug\systemdebugger_cpu_test1_system_standalone.tcl'
18:19:28 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
18:19:42 INFO  : Disconnected from the channel tcfchan#51.
18:19:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:19:43 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
18:19:43 INFO  : 'jtag frequency' command is executed.
18:19:43 INFO  : Context for 'APU' is selected.
18:19:43 INFO  : System reset is completed.
18:19:46 INFO  : 'after 3000' command is executed.
18:19:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
18:19:47 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit"
18:19:47 INFO  : Context for 'APU' is selected.
18:19:47 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa'.
18:19:47 INFO  : 'configparams force-mem-access 1' command is executed.
18:19:47 INFO  : Context for 'APU' is selected.
18:19:47 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl' is done.
18:19:48 INFO  : 'ps7_init' command is executed.
18:19:48 INFO  : 'ps7_post_config' command is executed.
18:19:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:48 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:19:48 INFO  : 'configparams force-mem-access 0' command is executed.
18:19:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:19:48 INFO  : Memory regions updated for context APU
18:19:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:48 INFO  : 'con' command is executed.
18:19:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:19:48 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\8_20_PL_PS\.sdk\launch_scripts\single_application_debug\systemdebugger_cpu_test1_system_standalone.tcl'
18:31:44 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
18:31:58 INFO  : Disconnected from the channel tcfchan#55.
18:31:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:31:59 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
18:31:59 INFO  : 'jtag frequency' command is executed.
18:31:59 INFO  : Context for 'APU' is selected.
18:31:59 INFO  : System reset is completed.
18:32:02 INFO  : 'after 3000' command is executed.
18:32:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
18:32:03 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit"
18:32:03 INFO  : Context for 'APU' is selected.
18:32:03 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa'.
18:32:03 INFO  : 'configparams force-mem-access 1' command is executed.
18:32:03 INFO  : Context for 'APU' is selected.
18:32:03 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl' is done.
18:32:04 ERROR : Memory read error at 0xF8F00208. Cannot halt processor core, timeout
18:32:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

18:32:04 ERROR : Memory read error at 0xF8F00208. Cannot halt processor core, timeout
18:32:12 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
18:32:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:32:25 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
18:32:25 INFO  : 'jtag frequency' command is executed.
18:32:25 INFO  : Context for 'APU' is selected.
18:32:25 INFO  : System reset is completed.
18:32:28 INFO  : 'after 3000' command is executed.
18:32:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
18:32:30 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit"
18:32:30 INFO  : Context for 'APU' is selected.
18:32:30 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa'.
18:32:30 INFO  : 'configparams force-mem-access 1' command is executed.
18:32:30 INFO  : Context for 'APU' is selected.
18:32:30 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl' is done.
18:32:30 INFO  : 'ps7_init' command is executed.
18:32:30 INFO  : 'ps7_post_config' command is executed.
18:32:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:31 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:32:31 INFO  : 'configparams force-mem-access 0' command is executed.
18:32:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:32:31 INFO  : Memory regions updated for context APU
18:32:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:31 INFO  : 'con' command is executed.
18:32:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:32:31 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\8_20_PL_PS\.sdk\launch_scripts\single_application_debug\systemdebugger_cpu_test1_system_standalone.tcl'
19:28:37 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
19:31:30 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
19:32:14 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
19:32:35 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
19:33:00 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
19:33:35 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
19:33:53 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
19:34:53 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
19:36:14 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
19:37:34 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
