Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Aug  9 12:28:53 2023
| Host         : CD-135239 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file FEB_control_sets_placed.rpt
| Design       : FEB
| Device       : xc7s50
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   482 |
|    Minimum number of control sets                        |   482 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1548 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   482 |
| >= 0 to < 4        |    33 |
| >= 4 to < 6        |    94 |
| >= 6 to < 8        |     9 |
| >= 8 to < 10       |    21 |
| >= 10 to < 12      |    90 |
| >= 12 to < 14      |    30 |
| >= 14 to < 16      |    25 |
| >= 16              |   180 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3065 |          803 |
| No           | No                    | Yes                    |             987 |          315 |
| No           | Yes                   | No                     |             655 |          272 |
| Yes          | No                    | No                     |            1951 |          640 |
| Yes          | No                    | Yes                    |            1743 |          510 |
| Yes          | Yes                   | No                     |             987 |          303 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|               Clock Signal              |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                     | ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                       |                1 |              1 |         1.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                    | ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                       |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                    | ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                       |                1 |              1 |         1.00 |
|  PLL/inst/SysClk                        | resetn                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
|  PLL/inst/Clk_100MHz                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  PLL/inst/Clk_100MHz                    | DACControl/AFECS[1]_i_1_n_0                                                                                                                                                                                                                              | DACControl/DACCS[2]_i_2_n_0                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              2 |         2.00 |
|  HF_PLL/inst/Clk_80MHz                  |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  PLL/inst/Clk_100MHz                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  PLL/inst/Clk_100MHz                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  PLL/inst/SysClk                        | Trigger_logic/FMRx1/sel                                                                                                                                                                                                                                  | Trigger_logic/FMRx1/AR[0]                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  PLL/inst/Clk_100MHz                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                1 |              4 |         4.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                1 |              4 |         4.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[0].ADCSmplCntr[0][0][3]_i_1_n_0                                                                                                                                                                        | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                  |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  PLL/inst/SysClk                        |                                                                                                                                                                                                                                                          | ResetHi                                                                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[2].ADCSmplCntr[1][2][3]_i_1_n_0                                                                                                                                                                        | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  PLL/inst/SysClk                        |                                                                                                                                                                                                                                                          | EventBuilder_logic/FSM_sequential_prev_state[3]_i_2_n_0                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                  | ILA_uC/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[3].ADCSmplCntr[1][3][3]_i_1_n_0                                                                                                                                                                        | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[4].ADCSmplCntr[1][4][3]_i_1_n_0                                                                                                                                                                        | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[5].ADCSmplCntr[1][5][3]_i_1_n_0                                                                                                                                                                        | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                  |                2 |              4 |         2.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].ADCSmplCntr[1][6][3]_i_1_n_0                                                                                                                                                                        | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  PLL/inst/Clk_100MHz                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].ADCSmplCntr[1][7][3]_i_1_n_0                                                                                                                                                                        | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                    | OneWire/TempCtrl[3]_i_1_n_0                                                                                                                                                                                                                              | OneWire/FSM_onehot_OneWireSeq[7]_i_2_n_0                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  PLL/inst/Clk_100MHz                    | uC_to_LVDSTX/FMTx/FM_Encode.TxBtCnt[3]_i_1_n_0                                                                                                                                                                                                           | ResetHi                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                  |                2 |              4 |         2.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].ADCSmplCntr[0][2][3]_i_1_n_0                                                                                                                                                                        | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].ADCSmplCntr[0][3][3]_i_1_n_0                                                                                                                                                                        | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[4].ADCSmplCntr[0][4][3]_i_1_n_0                                                                                                                                                                        | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                  |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                  |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                  |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                  |                2 |              4 |         2.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[5].ADCSmplCntr[0][5][3]_i_1_n_0                                                                                                                                                                        | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                  |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                  |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                  |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                  |                2 |              4 |         2.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[6].ADCSmplCntr[0][6][3]_i_1_n_0                                                                                                                                                                        | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
| ~PLL/inst/SysClk                        |                                                                                                                                                                                                                                                          | Phase_Detector_inst/FBDiv[2]_i_2_n_0                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[7].ADCSmplCntr[0][7][3]_i_1_n_0                                                                                                                                                                        | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                  |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  PLL/inst/SysClk                        | AFE_DataPath_inst/ADCSmplCntReg0                                                                                                                                                                                                                         | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                           |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[0].ADCSmplCntr[1][0][3]_i_1_n_0                                                                                                                                                                        | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                1 |              4 |         4.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[1].ADCSmplCntr[1][1][3]_i_1_n_0                                                                                                                                                                        | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                  |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                  |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                1 |              4 |         4.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[1].ADCSmplCntr[0][1][3]_i_1_n_0                                                                                                                                                                        | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                1 |              4 |         4.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE/afe0_inst/auto_fsm_inst/cntvalue_reg[4]_i_2_n_0                                                                                                                                                                                                      | AFE/afe0_inst/auto_fsm_inst/cntvalue_reg[4]_i_1_n_0                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE/afe1_inst/auto_fsm_inst/cntvalue_reg[4]_i_2__0_n_0                                                                                                                                                                                                   | AFE/afe1_inst/auto_fsm_inst/cntvalue_reg[4]_i_1__0_n_0                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  PLL/inst/Clk_100MHz                    | DACControl/BitCount[4]_i_1_n_0                                                                                                                                                                                                                           | DACControl/DACCS[2]_i_2_n_0                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  PLL/inst/Clk_100MHz                    | DACControl/FSM_onehot_OD_Write[4]_i_1_n_0                                                                                                                                                                                                                | DACControl/DACCS[2]_i_2_n_0                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  PLL/inst/SysClk                        | Trigger_logic/FMRx1/FM_Decode.RxBtCnt[4]_i_1_n_0                                                                                                                                                                                                         | Trigger_logic/FMRx1/AR[0]                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                                                    | ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg_0                                                                                                                                                                 |                3 |              6 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                           |                3 |              6 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                2 |              6 |         3.00 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr[6]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                         | ILA_uC/U0/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                                  |                2 |              7 |         3.50 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                         | ILA_uC/U0/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |         3.50 |
|  PLL/inst/SysClk                        | AFE_DataPath_inst/PipelineSet0                                                                                                                                                                                                                           | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE/afe1_inst/auto_fsm_inst/count_reg[7]_i_2__0_n_0                                                                                                                                                                                                      | AFE/afe1_inst/auto_fsm_inst/count_reg[7]_i_1__0_n_0                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/CFG_DATA_O[15]_i_1_n_0                                                                                                                                                 |                1 |              8 |         8.00 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                                                    | ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/dout_reg1_reg_0                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE/afe0_inst/auto_fsm_inst/count_reg[7]_i_2_n_0                                                                                                                                                                                                         | AFE/afe0_inst/auto_fsm_inst/count_reg[7]_i_1_n_0                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                3 |              8 |         2.67 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                                                    | ILA_uC/U0/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O[7]_i_1_n_0                                                                                                                                                                |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              8 |         8.00 |
|  PLL/inst/Clk_100MHz                    | OneWire/OneWBitCount[7]_i_1_n_0                                                                                                                                                                                                                          | OneWire/FSM_onehot_OneWireSeq[7]_i_2_n_0                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  PLL/inst/Clk_100MHz                    | OneWire/OneWWrtByte[7]_i_1_n_0                                                                                                                                                                                                                           | OneWire/FSM_onehot_OneWireSeq[7]_i_2_n_0                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  PLL/inst/Clk_100MHz                    | OneWire/OneWWrtByte1                                                                                                                                                                                                                                     | OneWire/FSM_onehot_OneWireSeq[7]_i_2_n_0                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  PLL/inst/Clk_100MHz                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  PLL/inst/Clk_100MHz                    | OneWire/OneWTimer0__0                                                                                                                                                                                                                                    | OneWire/FSM_onehot_OneWireSeq[7]_i_2_n_0                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  PLL/inst/SysClk                        | Trigger_logic/TurnOffTime0                                                                                                                                                                                                                               | Trigger_logic/FMRx1/AR[0]                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  PLL/inst/SysClk                        | Trigger_logic/TurnOnTime0                                                                                                                                                                                                                                | Trigger_logic/FMRx1/AR[0]                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  PLL/inst/SysClk                        | Trigger_logic/LEDTime0                                                                                                                                                                                                                                   | Trigger_logic/FMRx1/AR[0]                                                                                                                                                                                                               |                8 |              9 |         1.12 |
|  PLL/inst/Clk_100MHz                    | DACControl/uSecCounter[8]_i_1_n_0                                                                                                                                                                                                                        | DACControl/DACCS[2]_i_2_n_0                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                   | ILA_uC/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                              |                2 |              9 |         4.50 |
|  PLL/inst/SysClk                        | EventBuilder_logic/BufferRdAdd[0][7][9]_i_1_n_0                                                                                                                                                                                                          | EventBuilder_logic/EvBuffDat0                                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].BufferWrtAdd[1][7][9]_i_1_n_0                                                                                                                                                                       | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                5 |             10 |         2.00 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].WrtNxtWdCntAd[1][6][9]_i_1_n_0                                                                                                                                                                      | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[1].InWdCnt[1][1][9]_i_1_n_0                                                                                                                                                                            | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[1].BufferWrtAdd[1][1][9]_i_1_n_0                                                                                                                                                                       | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  PLL/inst/SysClk                        | EventBuilder_logic/BufferRdAdd[0][0][9]_i_2_n_0                                                                                                                                                                                                          | EventBuilder_logic/EvBuffDat0                                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].WrtCrrntWdCntAd[1][6][9]_i_1_n_0                                                                                                                                                                    | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[1].WrtNxtWdCntAd[1][1][9]_i_1_n_0                                                                                                                                                                      | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[1].WrtCrrntWdCntAd[1][1][9]_i_1_n_0                                                                                                                                                                    | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].InWdCnt[1][6][9]_i_1_n_0                                                                                                                                                                            | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[2].BufferWrtAdd[1][2][9]_i_1_n_0                                                                                                                                                                       | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                4 |             10 |         2.50 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[2].InWdCnt[1][2][9]_i_1_n_0                                                                                                                                                                            | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  PLL/inst/SysClk                        | EventBuilder_logic/BufferRdAdd[0][6][9]_i_1_n_0                                                                                                                                                                                                          | EventBuilder_logic/EvBuffDat0                                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  PLL/inst/SysClk                        | EventBuilder_logic/BufferRdAdd[1][1][9]_i_1_n_0                                                                                                                                                                                                          | EventBuilder_logic/EvBuffDat0                                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  PLL/inst/SysClk                        | EventBuilder_logic/BufferRdAdd[1][6][9]_i_1_n_0                                                                                                                                                                                                          | EventBuilder_logic/EvBuffDat0                                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  PLL/inst/SysClk                        | EventBuilder_logic/BufferRdAdd[1][3][9]_i_1_n_0                                                                                                                                                                                                          | EventBuilder_logic/EvBuffDat0                                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  PLL/inst/SysClk                        | EventBuilder_logic/BufferRdAdd[1][7][9]_i_1_n_0                                                                                                                                                                                                          | EventBuilder_logic/EvBuffDat0                                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[0].WrtNxtWdCntAd[1][0][9]_i_1_n_0                                                                                                                                                                      | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  PLL/inst/SysClk                        | EventBuilder_logic/BufferRdAdd[0][5][9]_i_1_n_0                                                                                                                                                                                                          | EventBuilder_logic/EvBuffDat0                                                                                                                                                                                                           |                6 |             10 |         1.67 |
|  PLL/inst/SysClk                        | EventBuilder_logic/BufferRdAdd[1][5][9]_i_1_n_0                                                                                                                                                                                                          | EventBuilder_logic/EvBuffDat0                                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  PLL/inst/SysClk                        | EventBuilder_logic/BufferRdAdd[1][2][9]_i_1_n_0                                                                                                                                                                                                          | EventBuilder_logic/EvBuffDat0                                                                                                                                                                                                           |                6 |             10 |         1.67 |
|  PLL/inst/SysClk                        | EventBuilder_logic/BufferRdAdd[0][1][9]_i_1_n_0                                                                                                                                                                                                          | EventBuilder_logic/EvBuffDat0                                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  PLL/inst/SysClk                        | EventBuilder_logic/BufferRdAdd[1][0][9]_i_1_n_0                                                                                                                                                                                                          | EventBuilder_logic/EvBuffDat0                                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  PLL/inst/SysClk                        | EventBuilder_logic/BufferRdAdd[0][2][9]_i_1_n_0                                                                                                                                                                                                          | EventBuilder_logic/EvBuffDat0                                                                                                                                                                                                           |                5 |             10 |         2.00 |
|  PLL/inst/SysClk                        | EventBuilder_logic/BufferRdAdd[1][4][9]_i_1_n_0                                                                                                                                                                                                          | EventBuilder_logic/EvBuffDat0                                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[0].BufferWrtAdd[0][0][9]_i_1_n_0                                                                                                                                                                       | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].BufferWrtAdd[1][6][9]_i_1_n_0                                                                                                                                                                       | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                4 |             10 |         2.50 |
|  PLL/inst/SysClk                        | EventBuilder_logic/BufferRdAdd[0][4][9]_i_1_n_0                                                                                                                                                                                                          | EventBuilder_logic/EvBuffDat0                                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[5].WrtCrrntWdCntAd[1][5][9]_i_1_n_0                                                                                                                                                                    | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[5].WrtNxtWdCntAd[1][5][9]_i_1_n_0                                                                                                                                                                      | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                4 |             10 |         2.50 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[1].BufferWrtAdd[0][1][9]_i_1_n_0                                                                                                                                                                       | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[0].WrtCrrntWdCntAd[0][0][9]_i_1_n_0                                                                                                                                                                    | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[0].WrtNxtWdCntAd[0][0][9]_i_1_n_0                                                                                                                                                                      | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                3 |             10 |         3.33 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[0].WrtCrrntWdCntAd[1][0][9]_i_1_n_0                                                                                                                                                                    | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[5].BufferWrtAdd[1][5][9]_i_1_n_0                                                                                                                                                                       | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[7].BufferWrtAdd[0][7][9]_i_1_n_0                                                                                                                                                                       | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                4 |             10 |         2.50 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[4].WrtNxtWdCntAd[1][4][9]_i_1_n_0                                                                                                                                                                      | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[0].InWdCnt[1][0][9]_i_1_n_0                                                                                                                                                                            | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                4 |             10 |         2.50 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[0].BufferWrtAdd[1][0][9]_i_1_n_0                                                                                                                                                                       | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                4 |             10 |         2.50 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[4].WrtCrrntWdCntAd[1][4][9]_i_1_n_0                                                                                                                                                                    | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  PLL/inst/SysClk                        | EventBuilder_logic/BufferRdAdd[0][3][9]_i_1_n_0                                                                                                                                                                                                          | EventBuilder_logic/EvBuffDat0                                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[4].InWdCnt[1][4][9]_i_1_n_0                                                                                                                                                                            | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[7].WrtCrrntWdCntAd[0][7][9]_i_1_n_0                                                                                                                                                                    | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[4].BufferWrtAdd[1][4][9]_i_1_n_0                                                                                                                                                                       | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  PLL/inst/SysClk                        | AFE_DataPath_inst/ControllerNo0                                                                                                                                                                                                                          | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[3].WrtNxtWdCntAd[1][3][9]_i_1_n_0                                                                                                                                                                      | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[3].WrtCrrntWdCntAd[1][3][9]_i_1_n_0                                                                                                                                                                    | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[3].BufferWrtAdd[1][3][9]_i_1_n_0                                                                                                                                                                       | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                4 |             10 |         2.50 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[7].InWdCnt[0][7][9]_i_1_n_0                                                                                                                                                                            | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[6].WrtCrrntWdCntAd[0][6][9]_i_1_n_0                                                                                                                                                                    | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[6].WrtNxtWdCntAd[0][6][9]_i_1_n_0                                                                                                                                                                      | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |         5.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[6].InWdCnt[0][6][9]_i_1_n_0                                                                                                                                                                            | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[3].InWdCnt[1][3][9]_i_1_n_0                                                                                                                                                                            | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[6].BufferWrtAdd[0][6][9]_i_1_n_0                                                                                                                                                                       | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[5].WrtNxtWdCntAd[0][5][9]_i_1_n_0                                                                                                                                                                      | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[5].WrtCrrntWdCntAd[0][5][9]_i_1_n_0                                                                                                                                                                    | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[2].WrtCrrntWdCntAd[1][2][9]_i_1_n_0                                                                                                                                                                    | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[2].WrtNxtWdCntAd[1][2][9]_i_1_n_0                                                                                                                                                                      | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[5].BufferWrtAdd[0][5][9]_i_1_n_0                                                                                                                                                                       | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[5].InWdCnt[0][5][9]_i_1_n_0                                                                                                                                                                            | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[4].WrtCrrntWdCntAd[0][4][9]_i_1_n_0                                                                                                                                                                    | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[4].WrtNxtWdCntAd[0][4][9]_i_1_n_0                                                                                                                                                                      | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[4].InWdCnt[0][4][9]_i_1_n_0                                                                                                                                                                            | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[4].BufferWrtAdd[0][4][9]_i_1_n_0                                                                                                                                                                       | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                4 |             10 |         2.50 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].WrtCrrntWdCntAd[0][3][9]_i_1_n_0                                                                                                                                                                    | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].WrtNxtWdCntAd[0][3][9]_i_1_n_0                                                                                                                                                                      | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[5].InWdCnt[1][5][9]_i_1_n_0                                                                                                                                                                            | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].InWdCnt[0][3][9]_i_1_n_0                                                                                                                                                                            | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].WrtCrrntWdCntAd[0][2][9]_i_1_n_0                                                                                                                                                                    | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].BufferWrtAdd[0][3][9]_i_1_n_0                                                                                                                                                                       | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                4 |             10 |         2.50 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].WrtNxtWdCntAd[0][2][9]_i_1_n_0                                                                                                                                                                      | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].InWdCnt[0][2][9]_i_1_n_0                                                                                                                                                                            | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[1].WrtNxtWdCntAd[0][1][9]_i_1_n_0                                                                                                                                                                      | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[1].WrtCrrntWdCntAd[0][1][9]_i_1_n_0                                                                                                                                                                    | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                        | ILA_uC/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                        | ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                     |                3 |             10 |         3.33 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[1].InWdCnt[0][1][9]_i_1_n_0                                                                                                                                                                            | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                4 |             10 |         2.50 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].WrtNxtWdCntAd[1][7][9]_i_1_n_0                                                                                                                                                                      | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                4 |             10 |         2.50 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].WrtCrrntWdCntAd[1][7][9]_i_1_n_0                                                                                                                                                                    | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[0].InWdCnt[0][0][9]_i_1_n_0                                                                                                                                                                            | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].InWdCnt[1][7][9]_i_1_n_0                                                                                                                                                                            | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].BufferWrtAdd[0][2][9]_i_1_n_0                                                                                                                                                                       | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[7].WrtNxtWdCntAd[0][7][9]_i_1_n_0                                                                                                                                                                      | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                         |                4 |             11 |         2.75 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                         |                5 |             11 |         2.20 |
|  PLL/inst/Clk_100MHz                    | ADC_Mux/MuxEn[3]_i_1_n_0                                                                                                                                                                                                                                 | ADC_Mux/MuxEn[3]_i_3_n_0                                                                                                                                                                                                                |                4 |             11 |         2.75 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[0].IntTrgThresh_reg[0][0]0                                                                                                                                                                             | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[1].IntTrgThresh_reg[0][1]0                                                                                                                                                                             | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                2 |             12 |         6.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].IntTrgThresh_reg[0][2]0                                                                                                                                                                             | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                4 |             12 |         3.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[1].IntTrgThresh_reg[1][1]0                                                                                                                                                                             | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  PLL/inst/SysClk                        | Trigger_logic/FMRx1/E[1]                                                                                                                                                                                                                                 | Trigger_logic/FMRx1/AR[0]                                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[2].IntTrgThresh_reg[1][2]0                                                                                                                                                                             | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                2 |             12 |         6.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[4].IntTrgThresh_reg[0][4]0                                                                                                                                                                             | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].IntTrgThresh_reg[1][7]0                                                                                                                                                                             | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].GateWidth[0][11]_i_1_n_0                                                                                                                                                                                               | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                4 |             12 |         3.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].IntTrgThresh_reg[0][3]0                                                                                                                                                                             | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[3].IntTrgThresh_reg[1][3]0                                                                                                                                                                             | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                2 |             12 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[0].IntTrgThresh_reg[1][0]0                                                                                                                                                                             | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].GateWidth[1][11]_i_1_n_0                                                                                                                                                                                               | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                6 |             12 |         2.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[4].IntTrgThresh_reg[1][4]0                                                                                                                                                                             | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                2 |             12 |         6.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].uBunchOffset[0][0]_i_1_n_0                                                                                                                                                                                             | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  PLL/inst/SysClk                        | AFE_DataPath_inst/BeamOnLength0                                                                                                                                                                                                                          | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                6 |             12 |         2.00 |
|  PLL/inst/SysClk                        | AFE_DataPath_inst/BeamOffLength0                                                                                                                                                                                                                         | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                8 |             12 |         1.50 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[7].IntTrgThresh_reg[0][7]0                                                                                                                                                                             | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[6].IntTrgThresh_reg[0][6]0                                                                                                                                                                             | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].uBunchOffset[1][0]_i_1_n_0                                                                                                                                                                                             | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[5].IntTrgThresh_reg[0][5]0                                                                                                                                                                             | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                4 |             12 |         3.00 |
|  PLL/inst/Clk_100MHz                    | DACControl/BiasActual[1]                                                                                                                                                                                                                                 | DACControl/DACCS[2]_i_2_n_0                                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  PLL/inst/Clk_100MHz                    | DACControl/BiasActual[0]                                                                                                                                                                                                                                 | DACControl/DACCS[2]_i_2_n_0                                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  PLL/inst/Clk_100MHz                    | DACControl/BiasTarget_reg[0]0                                                                                                                                                                                                                            | DACControl/DACCS[2]_i_2_n_0                                                                                                                                                                                                             |                4 |             12 |         3.00 |
|  PLL/inst/Clk_100MHz                    | DACControl/BiasTarget_reg[1]0                                                                                                                                                                                                                            | DACControl/DACCS[2]_i_2_n_0                                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  PLL/inst/Clk_100MHz                    | uAddrReg0                                                                                                                                                                                                                                                | ResetHi                                                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].IntTrgThresh_reg[1][6]0                                                                                                                                                                             | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  PLL/inst/Clk_100MHz                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                3 |             12 |         4.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[5].IntTrgThresh_reg[1][5]0                                                                                                                                                                             | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE/afe0_inst/auto_fsm_inst/old_reg[13]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             14 |         4.67 |
|  HF_PLL/inst/Clk_80MHz                  | AFE/afe0_inst/auto_fsm_inst/new_reg[13]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             14 |         3.50 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[1].Ped_Reg[1][1][13]_i_1_n_0                                                                                                                                                                           | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                3 |             14 |         4.67 |
|  PLL/inst/SysClk                        | EventBuilder_logic/EventWdCnt[15]_i_2_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |             14 |         7.00 |
|  PLL/inst/SysClk                        |                                                                                                                                                                                                                                                          | EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                              |                5 |             14 |         2.80 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[0].Ped_Reg[1][0][13]_i_1_n_0                                                                                                                                                                           | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                3 |             14 |         4.67 |
|  HF_PLL/inst/Clk_80MHz                  | AFE/afe1_inst/auto_fsm_inst/new_reg[13]_i_1__0_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             14 |         7.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE/afe1_inst/auto_fsm_inst/old_reg[13]_i_1__0_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             14 |         7.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[4].Ped_Reg[1][4][13]_i_1_n_0                                                                                                                                                                           | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                2 |             14 |         7.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].Ped_Reg[1][6][13]_i_1_n_0                                                                                                                                                                           | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                2 |             14 |         7.00 |
|  PLL/inst/SysClk                        |                                                                                                                                                                                                                                                          | EventBuilder_logic/uBunchBuffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                           |                5 |             14 |         2.80 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[6].Ped_Reg[0][6][13]_i_1_n_0                                                                                                                                                                           | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                3 |             14 |         4.67 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[7].Ped_Reg[0][7][13]_i_1_n_0                                                                                                                                                                           | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                3 |             14 |         4.67 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg[0][3][13]_i_1_n_0                                                                                                                                                                           | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                2 |             14 |         7.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].Ped_Reg[1][7][13]_i_1_n_0                                                                                                                                                                           | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                2 |             14 |         7.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[3].Ped_Reg[1][3][13]_i_1_n_0                                                                                                                                                                           | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                2 |             14 |         7.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[5].Ped_Reg[0][5][13]_i_1_n_0                                                                                                                                                                           | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                3 |             14 |         4.67 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[1].Ped_Reg[0][1][13]_i_1_n_0                                                                                                                                                                           | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                2 |             14 |         7.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[0].Ped_Reg[0][0][13]_i_1_n_0                                                                                                                                                                           | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                3 |             14 |         4.67 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[4].Ped_Reg[0][4][13]_i_1_n_0                                                                                                                                                                           | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                3 |             14 |         4.67 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].Ped_Reg[0][2][13]_i_1_n_0                                                                                                                                                                           | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                2 |             14 |         7.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | DACControl/CmdFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                                        |                5 |             14 |         2.80 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[5].Ped_Reg[1][5][13]_i_1_n_0                                                                                                                                                                           | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                4 |             14 |         3.50 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                                    |                8 |             14 |         1.75 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[2].Ped_Reg[1][2][13]_i_1_n_0                                                                                                                                                                           | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                3 |             14 |         4.67 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[4].BufferIn_reg[0][4]0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[5].BufferIn_reg[0][5]0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[6].BufferIn_reg[0][6]0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[7].BufferIn_reg[0][7]0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  PLL/inst/Clk_100MHz                    | uControllerRegister/p_0_in[31]                                                                                                                                                                                                                           | uControllerRegister/UpTimeStage[31]_i_1_n_0                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[0].BufferIn_reg[1][0]0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  PLL/inst/Clk_100MHz                    | uC_to_LVDSTX/FMTx/TxShft[15]_i_1_n_0                                                                                                                                                                                                                     | ResetHi                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[1].BufferIn_reg[1][1]0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[1].BufferIn_reg[0][1]0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[0].BufferIn_reg[0][0]0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  PLL/inst/SysClk                        | EventBuilder_logic/EvBuffWdWritten[15]_i_2_n_0                                                                                                                                                                                                           | EventBuilder_logic/EvBuffWdWritten[15]_i_1_n_0                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                         |                6 |             16 |         2.67 |
|  PLL/inst/SysClk                        | EventBuilder_logic/HitWdCnt[0][3]                                                                                                                                                                                                                        | EventBuilder_logic/EvBuffDat0                                                                                                                                                                                                           |                5 |             16 |         3.20 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA[15]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  PLL/inst/SysClk                        | EventBuilder_logic/HitWdCnt[0][4]                                                                                                                                                                                                                        | EventBuilder_logic/EvBuffDat0                                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  PLL/inst/SysClk                        | EventBuilder_logic/HitWdCnt[0][2]                                                                                                                                                                                                                        | EventBuilder_logic/EvBuffDat0                                                                                                                                                                                                           |                7 |             16 |         2.29 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  PLL/inst/SysClk                        | EventBuilder_logic/HitWdCnt[0][0]                                                                                                                                                                                                                        | EventBuilder_logic/EvBuffDat0                                                                                                                                                                                                           |                5 |             16 |         3.20 |
|  PLL/inst/SysClk                        | EventBuilder_logic/HitWdCnt[0][1]                                                                                                                                                                                                                        | EventBuilder_logic/EvBuffDat0                                                                                                                                                                                                           |                9 |             16 |         1.78 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  PLL/inst/SysClk                        | EventBuilder_logic/HitWdCnt[0][6]                                                                                                                                                                                                                        | EventBuilder_logic/EvBuffDat0                                                                                                                                                                                                           |                6 |             16 |         2.67 |
|  PLL/inst/SysClk                        | EventBuilder_logic/HitWdCnt[0][7]                                                                                                                                                                                                                        | EventBuilder_logic/EvBuffDat0                                                                                                                                                                                                           |                7 |             16 |         2.29 |
|  PLL/inst/Clk_100MHz                    | uControllerRegister/p_0_in[15]                                                                                                                                                                                                                           | uControllerRegister/UpTimeStage[31]_i_1_n_0                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  PLL/inst/Clk_100MHz                    | uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                              | uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                                    |                3 |             16 |         5.33 |
|  PLL/inst/SysClk                        | EventBuilder_logic/HitWdCnt[1][0]                                                                                                                                                                                                                        | EventBuilder_logic/EvBuffDat0                                                                                                                                                                                                           |                7 |             16 |         2.29 |
|  PLL/inst/SysClk                        | EventBuilder_logic/HitWdCnt[1][1]                                                                                                                                                                                                                        | EventBuilder_logic/EvBuffDat0                                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  PLL/inst/Clk_100MHz                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  PLL/inst/SysClk                        | EventBuilder_logic/HitWdCnt[1][2]                                                                                                                                                                                                                        | EventBuilder_logic/EvBuffDat0                                                                                                                                                                                                           |                6 |             16 |         2.67 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                6 |             16 |         2.67 |
|  PLL/inst/SysClk                        | EventBuilder_logic/HitWdCnt[1][3]                                                                                                                                                                                                                        | EventBuilder_logic/EvBuffDat0                                                                                                                                                                                                           |                8 |             16 |         2.00 |
|  PLL/inst/SysClk                        | EventBuilder_logic/HitWdCnt[1][4]                                                                                                                                                                                                                        | EventBuilder_logic/EvBuffDat0                                                                                                                                                                                                           |                9 |             16 |         1.78 |
|  PLL/inst/SysClk                        | EventBuilder_logic/HitWdCnt[1][5]                                                                                                                                                                                                                        | EventBuilder_logic/EvBuffDat0                                                                                                                                                                                                           |                7 |             16 |         2.29 |
|  PLL/inst/SysClk                        | EventBuilder_logic/HitWdCnt[1][6]                                                                                                                                                                                                                        | EventBuilder_logic/EvBuffDat0                                                                                                                                                                                                           |                8 |             16 |         2.00 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  PLL/inst/SysClk                        | EventBuilder_logic/HitWdCnt[1][7]                                                                                                                                                                                                                        | EventBuilder_logic/EvBuffDat0                                                                                                                                                                                                           |               11 |             16 |         1.45 |
|  PLL/inst/SysClk                        | EventBuilder_logic/SampleCount[15]_i_1_n_0                                                                                                                                                                                                               | EventBuilder_logic/EvBuffDat0                                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  PLL/inst/SysClk                        | EventBuilder_logic/HitWdCnt[0][5]                                                                                                                                                                                                                        | EventBuilder_logic/EvBuffDat0                                                                                                                                                                                                           |                6 |             16 |         2.67 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[2].BufferIn_reg[1][2]0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[3].BufferIn_reg[1][3]0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                4 |             16 |         4.00 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/adv_rb_drdy1                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[4].BufferIn_reg[1][4]0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[5].BufferIn_reg[1][5]0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].BufferIn_reg[1][6]0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].BufferIn_reg[1][7]0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1]0                                                                                                                                                                                                        | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |                5 |             16 |         3.20 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].BufferIn_reg[0][2]0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  HF_PLL/inst/Clk_80MHz                  | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].BufferIn_reg[0][3]0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  PLL/inst/Clk_100MHz                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  PLL/inst/Clk_100MHz                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  PLL/inst/Clk_200MHz                    |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             17 |         2.83 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
|  PLL/inst/Clk_100MHz                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |         4.50 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ResetHi                                                                                                                                                                                                                                 |                8 |             19 |         2.38 |
|  PLL/inst/SysClk                        | EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                        | EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                              |                6 |             20 |         3.33 |
|  PLL/inst/SysClk                        | EventBuilder_logic/uBunchBuffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                     | EventBuilder_logic/uBunchBuffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                           |                6 |             20 |         3.33 |
|  PLL/inst/Clk_100MHz                    | DACControl/CmdFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0]                                                                                                                                                    | DACControl/CmdFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                                        |                5 |             20 |         4.00 |
|  PLL/inst/SysClk                        | EventBuilder_logic/uBunchBuffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0]                                                                                                                                       | EventBuilder_logic/uBunchBuffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                           |                5 |             20 |         4.00 |
|  PLL/inst/SysClk                        | EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0]                                                                                                                                          | EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                              |                6 |             20 |         3.33 |
|  PLL/inst/Clk_100MHz                    | uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                              | uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                                    |                6 |             20 |         3.33 |
|  PLL/inst/Clk_100MHz                    | DACControl/CmdFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                  | DACControl/CmdFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                                        |                5 |             20 |         4.00 |
|  PLL/inst/Clk_100MHz                    | uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0]                                                                                                                                                | uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                                    |                5 |             20 |         4.00 |
|  PLL/inst/SysClk                        | Trigger_logic/FMRx1/E[0]                                                                                                                                                                                                                                 | Trigger_logic/FMRx1/AR[0]                                                                                                                                                                                                               |                7 |             21 |         3.00 |
|  PLL/inst/SysClk                        | Trigger_logic/FMRx1/p_10_in                                                                                                                                                                                                                              | Trigger_logic/FMRx1/AR[0]                                                                                                                                                                                                               |                8 |             22 |         2.75 |
|  PLL/inst/Clk_100MHz                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  PLL/inst/Clk_100MHz                    | DACControl/DACShift                                                                                                                                                                                                                                      | DACControl/DACCS[2]_i_2_n_0                                                                                                                                                                                                             |               11 |             24 |         2.18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  HF_PLL/inst/Clk_80MHz                  |                                                                                                                                                                                                                                                          | AFE_DataPath_inst/SerdesRst[1]                                                                                                                                                                                                          |                8 |             26 |         3.25 |
|  PLL/inst/Clk_100MHz                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             28 |         5.60 |
|  PLL/inst/Clk_100MHz                    | DACControl/CmdFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                                  | DACControl/CmdFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                                        |                7 |             28 |         4.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | uControllerRegister/UpTimeStage[31]_i_1_n_0                                                                                                                                                                                             |                7 |             28 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | OneWire/FSM_onehot_OneWireSeq[7]_i_2_n_0                                                                                                                                                                                                |               15 |             30 |         2.00 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA[23]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             31 |         3.88 |
|  PLL/inst/SysClk                        |                                                                                                                                                                                                                                                          | Trigger_logic/FMRx1/AR[0]                                                                                                                                                                                                               |               11 |             31 |         2.82 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                7 |             31 |         4.43 |
|  PLL/inst/Clk_100MHz                    | CpldCS_IBUF                                                                                                                                                                                                                                              | uControllerRegister/UpTimeStage[31]_i_1_n_0                                                                                                                                                                                             |               10 |             32 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |               10 |             32 |         3.20 |
|  PLL/inst/Clk_100MHz                    | uControllerRegister/sel                                                                                                                                                                                                                                  | uControllerRegister/UpTimeStage[31]_i_1_n_0                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_reset_ctrl/Q[3]                                                                                                                                                                                           |               14 |             32 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               12 |             32 |         2.67 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             33 |         4.71 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             33 |         5.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                9 |             34 |         3.78 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shift_en_o                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             34 |         4.25 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shift_en_o                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               11 |             34 |         3.09 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shift_en_o                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             34 |         3.78 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/shift_en_o                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               10 |             34 |         3.40 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             41 |         5.12 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             41 |         4.10 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             41 |         4.10 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             41 |         4.56 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             41 |         4.56 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               17 |             41 |         2.41 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               11 |             41 |         3.73 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             41 |         4.56 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             41 |         4.56 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             41 |         5.12 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             41 |         4.10 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             41 |         4.56 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             41 |         4.56 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             41 |         5.12 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             41 |         5.12 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             41 |         4.56 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             41 |         4.56 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             41 |         4.10 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             41 |         4.10 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               12 |             41 |         3.42 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               11 |             41 |         3.73 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               11 |             41 |         3.73 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               11 |             41 |         3.73 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             41 |         4.56 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shift_en_o                                                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             41 |         5.12 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               11 |             41 |         3.73 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               12 |             41 |         3.42 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             41 |         4.56 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               11 |             41 |         3.73 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             41 |         5.12 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               11 |             41 |         3.73 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             41 |         5.12 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             41 |         4.56 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             41 |         4.56 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               12 |             53 |         4.42 |
|  PLL/inst/SysClk                        |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               23 |             62 |         2.70 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               26 |             63 |         2.42 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |               16 |             64 |         4.00 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_2_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |               16 |             64 |         4.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                           |               33 |             66 |         2.00 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | ILA_uC/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                           |               30 |             70 |         2.33 |
|  PLL/inst/Clk_100MHz                    | OneWire/TempDat[71]_i_1_n_0                                                                                                                                                                                                                              | OneWire/FSM_onehot_OneWireSeq[7]_i_2_n_0                                                                                                                                                                                                |               31 |             72 |         2.32 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          | DACControl/DACCS[2]_i_2_n_0                                                                                                                                                                                                             |               26 |             75 |         2.88 |
|  PLL/inst/Clk_100MHz                    | ILA_uC/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               28 |            103 |         3.68 |
|  HF_PLL/inst/Clk_80MHz                  |                                                                                                                                                                                                                                                          | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0                                                                                                                                                                                           |              195 |            649 |         3.33 |
|  PLL/inst/Clk_100MHz                    |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              747 |           2970 |         3.98 |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


