Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (lin64) Build 1215546 Mon Apr 27 19:07:21 MDT 2015
| Date         : Sun Mar 20 22:44:19 2016
| Host         : strudel running 64-bit SUSE Linux Enterprise Server 11 (x86_64)
| Command      : report_control_sets -verbose -file NoC_integration_wrapper_control_sets_placed.rpt
| Design       : NoC_integration_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    77 |
| Minimum Number of register sites lost to control set restrictions |   198 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             149 |           49 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             245 |           89 |
| Yes          | No                    | No                     |             428 |          108 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             612 |          188 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                      Clock Signal                      |                                                                                             Enable Signal                                                                                            |                                                                               Set/Reset Signal                                                                              | Slice Load Count | Bel Load Count |
+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/noc_router_0/inst/L_FIFO/I29                                                                                                                                                       | NoC_integration_i/noc_router_0/inst/L_FIFO/Lport_reg                                                                                                                        |                1 |              1 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0]_2[0]        |                                                                                                                                                                             |                1 |              1 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                      |                                                                                                                                                                             |                1 |              1 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                |                                                                                                                                                                             |                1 |              2 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                |                                                                                                                                                                             |                1 |              2 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1_n_0                        | NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                     |                2 |              3 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                      | NoC_integration_i/noc_router_0/inst/S_FIFO/genblk2[3].REG_IN/SS[0]                                                                                                          |                2 |              3 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]                                     |                                                                                                                                                                             |                1 |              4 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0]_1[0]                                  |                                                                                                                                                                             |                1 |              4 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[0][0]                                  |                                                                                                                                                                             |                2 |              4 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                   |                                                                                                                                                                             |                2 |              4 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                                     |                                                                                                                                                                             |                1 |              4 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/noc_router_0/inst/L_FIFO/genblk2[0].REG_IN/reg_data_out_reg[0]_0                                                                                                                   | NoC_integration_i/noc_router_0/inst/S_FIFO/genblk2[3].REG_IN/SS[0]                                                                                                          |                1 |              4 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_1[0]                                  |                                                                                                                                                                             |                1 |              4 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                  |                                                                                                                                                                             |                1 |              4 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                   |                                                                                                                                                                             |                2 |              4 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                           | NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                          | NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                      | NoC_integration_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                3 |              5 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                    | NoC_integration_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                  |                                                                                                                                                                             |                3 |              8 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                         | NoC_integration_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                    | NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |              8 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                      | NoC_integration_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]                                       |                4 |              8 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_2[0]                                  |                                                                                                                                                                             |                3 |              8 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/noc_router_0/inst/L_FIFO/timeoutclockperiods_reg[0]_2[0]                                                                                                                           | NoC_integration_i/noc_router_0/inst/S_FIFO/genblk2[3].REG_IN/SS[0]                                                                                                          |                3 |             12 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                      | NoC_integration_i/noc_router_0/inst/L_ARBITER/Ltimer/count[0]_i_1__1_n_0                                                                                                    |                3 |             12 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b_pipe/m_payload_i[13]_i_1__1_n_0                                                |                                                                                                                                                                             |                3 |             12 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                      | NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_master_slots[1].reg_slice_mi/reset                                                                          |                5 |             12 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                | NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             12 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i[11]_i_1_n_0                                                | NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             12 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/skid_buffer_reg[34]_0                                                     |                                                                                                                                                                             |                3 |             13 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                             |                                                                                                                                                                             |                4 |             13 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/p_35_out                                                          | NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             14 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_1_n_0     | NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/p_44_out                                                          | NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/p_53_out                                                          | NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                6 |             14 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/m_payload_i[13]_i_1__0_n_0                                                |                                                                                                                                                                             |                4 |             14 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/p_62_out                                                          | NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             14 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/p_70_out                                                          | NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             14 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/p_26_out                                                          | NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             14 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/p_17_out                                                          | NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_target[1]_i_1__0_n_0  | NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             14 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[6].active_target[49]_i_1__0_n_0 | NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[5].active_target[41]_i_1_n_0    | NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                |                                                                                                                                                                             |                3 |             14 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                  |                                                                                                                                                                             |                3 |             14 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[4].active_target[33]_i_1__0_n_0 | NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/gen_multi_thread.gen_thread_loop[3].active_id_reg[36][0]           | NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             14 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/gen_multi_thread.gen_thread_loop[2].active_id_reg[24][0]           | NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/gen_multi_thread.gen_thread_loop[1].active_id_reg[12][0]           | NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/E[0]                                                               | NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[32][0]         |                                                                                                                                                                             |                4 |             15 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                     |                                                                                                                                                                             |                4 |             20 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]                                  |                                                                                                                                                                             |                7 |             27 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/s_ready_i2                                                                                        | NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                8 |             27 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_ready_i2                                                                                        | NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                6 |             27 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                |                                                                                                                                                                             |                6 |             27 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                 |                                                                                                                                                                             |                6 |             27 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                 |                                                                                                                                                                             |                9 |             27 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/noc_router_0/inst/L_FIFO/genblk2[3].REG_IN/genblk1[3].en_reg_reg                                                                                                                   | NoC_integration_i/noc_router_0/inst/S_FIFO/genblk2[3].REG_IN/SS[0]                                                                                                          |               13 |             32 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/noc_router_0/inst/L_FIFO/genblk2[2].REG_IN/genblk1[2].en_reg_reg                                                                                                                   | NoC_integration_i/noc_router_0/inst/S_FIFO/genblk2[3].REG_IN/SS[0]                                                                                                          |               12 |             32 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/noc_router_0/inst/L_FIFO/genblk2[0].REG_IN/genblk1[0].en_reg_reg                                                                                                                   | NoC_integration_i/noc_router_0/inst/S_FIFO/genblk2[3].REG_IN/SS[0]                                                                                                          |               10 |             32 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                    | NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/p_0_in                                                                                         |                9 |             32 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                            | NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/p_0_in                                                                                         |               14 |             32 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/noc_router_0/inst/L_ARBITER/Wtimer/currentstate_reg[4][0]                                                                                                                          | NoC_integration_i/noc_router_0/inst/S_FIFO/genblk2[3].REG_IN/SS[0]                                                                                                          |               13 |             32 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/noc_router_0/inst/L_FIFO/genblk2[1].REG_IN/genblk1[1].en_reg_reg                                                                                                                   | NoC_integration_i/noc_router_0/inst/S_FIFO/genblk2[3].REG_IN/SS[0]                                                                                                          |               12 |             32 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                |                                                                                                                                                                             |                9 |             34 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/noc_router_0/inst/L_ARBITER/Wtimer/E[0]                                                                                                                                            | NoC_integration_i/noc_router_0/inst/S_FIFO/genblk2[3].REG_IN/SS[0]                                                                                                          |               15 |             36 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                      | NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/p_0_in                                                                                         |               13 |             39 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0]_1[0]        |                                                                                                                                                                             |                9 |             47 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                |                                                                                                                                                                             |               11 |             47 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                  |                                                                                                                                                                             |               10 |             47 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 | NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                      |                                                                                                                                                                             |               11 |             47 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                      | NoC_integration_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |               17 |             69 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                      | NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |               42 |             97 |
|  NoC_integration_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                      |                                                                                                                                                                             |               50 |            150 |
+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


