# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do spectru_run_msim_rtl_verilog.do
# if ![file isdirectory spectru_iputf_libs] {
# 	file mkdir spectru_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
# vlib spectru_iputf_libs/fft_ii_0
# ** Warning: (vlib-34) Library already exists at "spectru_iputf_libs/fft_ii_0".
# vmap fft_ii_0 ./spectru_iputf_libs/fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap fft_ii_0 ./spectru_iputf_libs/fft_ii_0 
# Modifying modelsim.ini
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# file copy -force C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/fft_fft_ii_0_opt_twi1.hex ./
# file copy -force C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/fft_fft_ii_0_opt_twr1.hex ./
# file copy -force C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/fft_fft_ii_0_opt_twi2.hex ./
# file copy -force C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/fft_fft_ii_0_opt_twi3.hex ./
# file copy -force C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/fft_fft_ii_0_opt_twr2.hex ./
# file copy -force C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/fft_fft_ii_0_opt_twr3.hex ./
# file copy -force C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/fft_fft_ii_0_opt_twi4.hex ./
# file copy -force C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/fft_fft_ii_0_opt_twi5.hex ./
# file copy -force C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/fft_fft_ii_0_opt_twr4.hex ./
# file copy -force C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/fft_fft_ii_0_opt_twr5.hex ./
# file copy -force C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/fft_fft_ii_0_opt_twi6.hex ./
# file copy -force C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/fft_fft_ii_0_opt_twr6.hex ./
# 
# vcom     "C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/auk_dspip_text_pkg.vhd"                               -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:48 on Mar 26,2023
# vcom -reportprogress 300 C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/auk_dspip_text_pkg.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package auk_dspip_text_pkg
# -- Compiling package body auk_dspip_text_pkg
# -- Loading package auk_dspip_text_pkg
# End time: 16:20:48 on Mar 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/auk_dspip_math_pkg.vhd"                               -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:48 on Mar 26,2023
# vcom -reportprogress 300 C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/auk_dspip_math_pkg.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package auk_dspip_math_pkg
# -- Compiling package body auk_dspip_math_pkg
# -- Loading package auk_dspip_math_pkg
# End time: 16:20:48 on Mar 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/auk_dspip_lib_pkg.vhd"                                -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:48 on Mar 26,2023
# vcom -reportprogress 300 C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/auk_dspip_lib_pkg.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg
# -- Compiling package auk_dspip_lib_pkg
# End time: 16:20:48 on Mar 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/auk_dspip_avalon_streaming_block_sink.vhd"     -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:48 on Mar 26,2023
# vcom -reportprogress 300 C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/auk_dspip_avalon_streaming_block_sink.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg
# -- Compiling entity auk_dspip_avalon_streaming_block_sink
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_block_sink
# End time: 16:20:48 on Mar 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/auk_dspip_avalon_streaming_block_source.vhd"   -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:48 on Mar 26,2023
# vcom -reportprogress 300 C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/auk_dspip_avalon_streaming_block_source.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg
# -- Loading package auk_dspip_lib_pkg
# -- Loading package altera_mf_components
# -- Compiling entity auk_dspip_avalon_streaming_block_source
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_block_source
# End time: 16:20:48 on Mar 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/auk_dspip_roundsat.vhd"                               -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:48 on Mar 26,2023
# vcom -reportprogress 300 C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/auk_dspip_roundsat.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity auk_dspip_roundsat
# -- Compiling architecture beh of auk_dspip_roundsat
# End time: 16:20:48 on Mar 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/apn_fft_mult_can.vhd"                          -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:48 on Mar 26,2023
# vcom -reportprogress 300 C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/apn_fft_mult_can.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity apn_fft_mult_can
# -- Compiling architecture rtl of apn_fft_mult_can
# End time: 16:20:48 on Mar 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/apn_fft_mult_cpx_1825.v"                       -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:49 on Mar 26,2023
# vlog -reportprogress 300 C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/apn_fft_mult_cpx_1825.v -work fft_ii_0 
# 
# Top level modules:
# End time: 16:20:49 on Mar 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/apn_fft_mult_cpx.vhd"                          -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:49 on Mar 26,2023
# vcom -reportprogress 300 C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/apn_fft_mult_cpx.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity apn_fft_mult_cpx
# -- Compiling architecture rtl of apn_fft_mult_cpx
# End time: 16:20:49 on Mar 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/hyper_opt_OFF_pkg.vhd"                         -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:49 on Mar 26,2023
# vcom -reportprogress 300 C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/hyper_opt_OFF_pkg.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package hyper_opt_pkg
# End time: 16:20:49 on Mar 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/altera_fft_dual_port_ram.vhd"                  -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:49 on Mar 26,2023
# vcom -reportprogress 300 C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/altera_fft_dual_port_ram.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Compiling entity altera_fft_dual_port_ram
# -- Compiling architecture rtl of altera_fft_dual_port_ram
# End time: 16:20:49 on Mar 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/altera_fft_dual_port_rom.vhd"                  -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:49 on Mar 26,2023
# vcom -reportprogress 300 C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/altera_fft_dual_port_rom.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Compiling entity altera_fft_dual_port_rom
# -- Compiling architecture rtl of altera_fft_dual_port_rom
# End time: 16:20:49 on Mar 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/altera_fft_mult_add.vhd"                       -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:49 on Mar 26,2023
# vcom -reportprogress 300 C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/altera_fft_mult_add.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity altera_fft_mult_add
# -- Compiling architecture rtl of altera_fft_mult_add
# -- Loading package altera_lnsim_components
# -- Compiling entity altera_fft_mult_add_new
# -- Compiling architecture rtl of altera_fft_mult_add_new
# -- Loading package altera_mf_components
# -- Compiling entity altera_fft_mult_add_old
# -- Compiling architecture rtl of altera_fft_mult_add_old
# End time: 16:20:49 on Mar 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/altera_fft_single_port_rom.vhd"                -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:49 on Mar 26,2023
# vcom -reportprogress 300 C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/altera_fft_single_port_rom.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Compiling entity altera_fft_single_port_rom
# -- Compiling architecture rtl of altera_fft_single_port_rom
# End time: 16:20:49 on Mar 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/auk_fft_pkg.vhd"                               -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:49 on Mar 26,2023
# vcom -reportprogress 300 C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/auk_fft_pkg.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package auk_fft_pkg
# -- Compiling package body auk_fft_pkg
# -- Loading package auk_fft_pkg
# End time: 16:20:49 on Mar 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/hyper_pipeline_interface.v"                    -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:49 on Mar 26,2023
# vlog -reportprogress 300 C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/hyper_pipeline_interface.v -work fft_ii_0 
# 
# Top level modules:
# End time: 16:20:50 on Mar 26,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/counter_module.sv"                             -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:50 on Mar 26,2023
# vlog -reportprogress 300 -sv C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/counter_module.sv -work fft_ii_0 
# 
# Top level modules:
# End time: 16:20:50 on Mar 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/auk_dspip_r22sdf_lib_pkg.vhd"                  -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:50 on Mar 26,2023
# vcom -reportprogress 300 C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/auk_dspip_r22sdf_lib_pkg.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg
# -- Loading package hyper_opt_pkg
# -- Compiling package auk_dspip_r22sdf_lib_pkg
# End time: 16:20:50 on Mar 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/auk_dspip_bit_reverse_addr_control.vhd"        -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:50 on Mar 26,2023
# vcom -reportprogress 300 C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/auk_dspip_bit_reverse_addr_control.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg
# -- Loading package hyper_opt_pkg
# -- Loading package auk_dspip_r22sdf_lib_pkg
# -- Compiling entity auk_dspip_bit_reverse_addr_control
# -- Compiling architecture rtl of auk_dspip_bit_reverse_addr_control
# End time: 16:20:50 on Mar 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/auk_dspip_bit_reverse_core.vhd"                -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:50 on Mar 26,2023
# vcom -reportprogress 300 C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/auk_dspip_bit_reverse_core.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg
# -- Loading package hyper_opt_pkg
# -- Loading package auk_dspip_r22sdf_lib_pkg
# -- Loading package altera_mf_components
# -- Compiling entity auk_dspip_bit_reverse_core
# -- Compiling architecture rtl of auk_dspip_bit_reverse_core
# End time: 16:20:50 on Mar 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/auk_dspip_bit_reverse_reverse_carry_adder.vhd" -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:50 on Mar 26,2023
# vcom -reportprogress 300 C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/auk_dspip_bit_reverse_reverse_carry_adder.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity auk_dspip_bit_reverse_reverse_carry_adder
# -- Compiling architecture rtl of auk_dspip_bit_reverse_reverse_carry_adder
# End time: 16:20:50 on Mar 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/auk_dspip_r22sdf_adder_fp.vhd"                 -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:50 on Mar 26,2023
# vcom -reportprogress 300 C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/auk_dspip_r22sdf_adder_fp.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg
# -- Loading package auk_dspip_lib_pkg
# -- Compiling entity auk_dspip_r22sdf_adder_fp
# -- Compiling architecture rtl of auk_dspip_r22sdf_adder_fp
# End time: 16:20:50 on Mar 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/auk_dspip_r22sdf_addsub.vhd"                   -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:50 on Mar 26,2023
# vcom -reportprogress 300 C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/auk_dspip_r22sdf_addsub.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package LPM_COMPONENTS
# -- Loading package altera_mf_components
# -- Loading package auk_dspip_math_pkg
# -- Loading package hyper_opt_pkg
# -- Loading package auk_dspip_r22sdf_lib_pkg
# -- Compiling entity auk_dspip_r22sdf_addsub
# -- Compiling architecture rtl of auk_dspip_r22sdf_addsub
# End time: 16:20:50 on Mar 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/auk_dspip_r22sdf_bfi.vhd"                      -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:51 on Mar 26,2023
# vcom -reportprogress 300 C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/auk_dspip_r22sdf_bfi.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg
# -- Loading package hyper_opt_pkg
# -- Loading package auk_dspip_r22sdf_lib_pkg
# -- Compiling entity auk_dspip_r22sdf_bfi
# -- Compiling architecture rtl2 of auk_dspip_r22sdf_bfi
# End time: 16:20:51 on Mar 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/auk_dspip_r22sdf_bfii.vhd"                     -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:51 on Mar 26,2023
# vcom -reportprogress 300 C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/auk_dspip_r22sdf_bfii.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg
# -- Loading package hyper_opt_pkg
# -- Loading package auk_dspip_r22sdf_lib_pkg
# -- Compiling entity auk_dspip_r22sdf_bfii
# -- Compiling architecture rtl of auk_dspip_r22sdf_bfii
# End time: 16:20:51 on Mar 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/auk_dspip_r22sdf_bf_control.vhd"               -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:51 on Mar 26,2023
# vcom -reportprogress 300 C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/auk_dspip_r22sdf_bf_control.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg
# -- Loading package hyper_opt_pkg
# -- Loading package auk_dspip_r22sdf_lib_pkg
# -- Compiling entity auk_dspip_r22sdf_bf_control
# -- Compiling architecture rtl of auk_dspip_r22sdf_bf_control
# End time: 16:20:51 on Mar 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/auk_dspip_r22sdf_cma.vhd"                      -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:51 on Mar 26,2023
# vcom -reportprogress 300 C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/auk_dspip_r22sdf_cma.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_lnsim_components
# -- Loading package auk_dspip_math_pkg
# -- Loading package auk_dspip_lib_pkg
# -- Loading package hyper_opt_pkg
# -- Loading package auk_dspip_r22sdf_lib_pkg
# -- Compiling entity auk_dspip_r22sdf_cma
# -- Compiling architecture rtl of auk_dspip_r22sdf_cma
# End time: 16:20:51 on Mar 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/auk_dspip_r22sdf_cma_adder_fp.vhd"             -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:51 on Mar 26,2023
# vcom -reportprogress 300 C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/auk_dspip_r22sdf_cma_adder_fp.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg
# -- Loading package auk_dspip_lib_pkg
# -- Compiling entity auk_dspip_r22sdf_cma_adder_fp
# -- Compiling architecture rtl of auk_dspip_r22sdf_cma_adder_fp
# End time: 16:20:51 on Mar 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/auk_dspip_r22sdf_cma_bfi_fp.vhd"               -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:51 on Mar 26,2023
# vcom -reportprogress 300 C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/auk_dspip_r22sdf_cma_bfi_fp.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg
# -- Loading package hyper_opt_pkg
# -- Loading package auk_dspip_r22sdf_lib_pkg
# -- Compiling entity auk_dspip_r22sdf_cma_bfi_fp
# -- Compiling architecture rtl of auk_dspip_r22sdf_cma_bfi_fp
# End time: 16:20:51 on Mar 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/auk_dspip_r22sdf_cma_fp.vhd"                   -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:51 on Mar 26,2023
# vcom -reportprogress 300 C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/auk_dspip_r22sdf_cma_fp.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_lnsim_components
# -- Loading package auk_dspip_math_pkg
# -- Loading package auk_dspip_lib_pkg
# -- Loading package hyper_opt_pkg
# -- Loading package auk_dspip_r22sdf_lib_pkg
# -- Compiling entity auk_dspip_r22sdf_cma_fp
# -- Compiling architecture rtl of auk_dspip_r22sdf_cma_fp
# End time: 16:20:51 on Mar 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/auk_dspip_r22sdf_core.vhd"                     -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:51 on Mar 26,2023
# vcom -reportprogress 300 C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/auk_dspip_r22sdf_core.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package auk_dspip_math_pkg
# -- Loading package auk_dspip_text_pkg
# -- Loading package hyper_opt_pkg
# -- Loading package auk_dspip_r22sdf_lib_pkg
# -- Compiling entity auk_dspip_r22sdf_core
# -- Compiling architecture rtl of auk_dspip_r22sdf_core
# End time: 16:20:51 on Mar 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/auk_dspip_r22sdf_counter.vhd"                  -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:51 on Mar 26,2023
# vcom -reportprogress 300 C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/auk_dspip_r22sdf_counter.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg
# -- Compiling entity auk_dspip_r22sdf_counter
# -- Compiling architecture rtl of auk_dspip_r22sdf_counter
# End time: 16:20:51 on Mar 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/auk_dspip_r22sdf_delay.vhd"                    -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:51 on Mar 26,2023
# vcom -reportprogress 300 C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/auk_dspip_r22sdf_delay.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg
# -- Loading package hyper_opt_pkg
# -- Loading package auk_dspip_r22sdf_lib_pkg
# -- Loading package altera_mf_components
# -- Compiling entity auk_dspip_r22sdf_delay
# -- Compiling architecture rtl of auk_dspip_r22sdf_delay
# End time: 16:20:51 on Mar 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/auk_dspip_r22sdf_enable_control.vhd"           -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:51 on Mar 26,2023
# vcom -reportprogress 300 C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/auk_dspip_r22sdf_enable_control.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg
# -- Loading package hyper_opt_pkg
# -- Loading package auk_dspip_r22sdf_lib_pkg
# -- Compiling entity auk_dspip_r22sdf_enable_control
# -- Compiling architecture rtl of auk_dspip_r22sdf_enable_control
# End time: 16:20:51 on Mar 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/auk_dspip_r22sdf_stage.vhd"                    -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:51 on Mar 26,2023
# vcom -reportprogress 300 C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/auk_dspip_r22sdf_stage.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg
# -- Loading package hyper_opt_pkg
# -- Loading package auk_dspip_r22sdf_lib_pkg
# -- Compiling entity auk_dspip_r22sdf_stage
# -- Compiling architecture rtl of auk_dspip_r22sdf_stage
# End time: 16:20:51 on Mar 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/auk_dspip_r22sdf_stg_out_pipe.vhd"             -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:52 on Mar 26,2023
# vcom -reportprogress 300 C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/auk_dspip_r22sdf_stg_out_pipe.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg
# -- Compiling entity auk_dspip_r22sdf_stg_out_pipe
# -- Compiling architecture rtl of auk_dspip_r22sdf_stg_out_pipe
# End time: 16:20:52 on Mar 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/auk_dspip_r22sdf_stg_pipe.vhd"                 -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:52 on Mar 26,2023
# vcom -reportprogress 300 C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/auk_dspip_r22sdf_stg_pipe.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg
# -- Compiling entity auk_dspip_r22sdf_stg_pipe
# -- Compiling architecture rtl of auk_dspip_r22sdf_stg_pipe
# End time: 16:20:52 on Mar 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/auk_dspip_r22sdf_top.vhd"                      -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:52 on Mar 26,2023
# vcom -reportprogress 300 C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/auk_dspip_r22sdf_top.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg
# -- Loading package auk_dspip_lib_pkg
# -- Loading package hyper_opt_pkg
# -- Loading package auk_dspip_r22sdf_lib_pkg
# -- Compiling entity auk_dspip_r22sdf_top
# -- Compiling architecture str of auk_dspip_r22sdf_top
# End time: 16:20:52 on Mar 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/auk_dspip_r22sdf_twrom.vhd"                    -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:52 on Mar 26,2023
# vcom -reportprogress 300 C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/mentor/auk_dspip_r22sdf_twrom.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg
# -- Loading package hyper_opt_pkg
# -- Loading package auk_dspip_r22sdf_lib_pkg
# -- Loading package altera_mf_components
# -- Compiling entity auk_dspip_r22sdf_twrom
# -- Compiling architecture rtl of auk_dspip_r22sdf_twrom
# End time: 16:20:52 on Mar 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/fft_fft_ii_0.sv"                                      -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:52 on Mar 26,2023
# vlog -reportprogress 300 -sv C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/submodules/fft_fft_ii_0.sv -work fft_ii_0 
# -- Compiling module fft_fft_ii_0
# 
# Top level modules:
# 	fft_fft_ii_0
# End time: 16:20:52 on Mar 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/fft.v"                                                                         
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:52 on Mar 26,2023
# vlog -reportprogress 300 C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft/simulation/fft.v 
# -- Compiling module fft
# 
# Top level modules:
# 	fft
# End time: 16:20:52 on Mar 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero {C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/controll_for_fft.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:52 on Mar 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero" C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/controll_for_fft.v 
# -- Compiling module controll_for_fft
# 
# Top level modules:
# 	controll_for_fft
# End time: 16:20:52 on Mar 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero {C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft_wrapper.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:52 on Mar 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero" C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/fft_wrapper.v 
# -- Compiling module fft_wraper
# 
# Top level modules:
# 	fft_wraper
# End time: 16:20:52 on Mar 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero {C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:52 on Mar 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero" C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 16:20:52 on Mar 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L cycloneive -L rtl_work -L work -L fft_ii_0 -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L cycloneive -L rtl_work -L work -L fft_ii_0 -voptargs=""+acc"" testbench 
# Start time: 16:20:52 on Mar 26,2023
# Loading work.testbench
# Loading work.controll_for_fft
# ** Warning: (vsim-3015) C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/testbench.v(22): [PCDPC] - Port size (16) does not match connection size (1) for port 'insignal'. The port definition is at: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/controll_for_fft.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/controll_for_fft_inst File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/controll_for_fft.v
# ** Warning: (vsim-3015) C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/testbench.v(22): [PCDPC] - Port size (2) does not match connection size (1) for port 'sink_error'. The port definition is at: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/controll_for_fft.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/controll_for_fft_inst File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/controll_for_fft.v
# ** Warning: (vsim-3015) C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/testbench.v(22): [PCDPC] - Port size (16) does not match connection size (1) for port 'outreal'. The port definition is at: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/controll_for_fft.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/controll_for_fft_inst File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/controll_for_fft.v
# ** Warning: (vsim-3015) C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/testbench.v(22): [PCDPC] - Port size (16) does not match connection size (1) for port 'outimag'. The port definition is at: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/controll_for_fft.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/controll_for_fft_inst File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/controll_for_fft.v
# ** Warning: (vsim-3015) C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/testbench.v(22): [PCDPC] - Port size (11) does not match connection size (1) for port 'fft_pts'. The port definition is at: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/controll_for_fft.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/controll_for_fft_inst File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Project_Guitar_Hero/controll_for_fft.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Simulation stop requested.
# End time: 16:22:12 on Mar 26,2023, Elapsed time: 0:01:20
# Errors: 0, Warnings: 5
