# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../../rtl/TIMER.v"
verilog xil_defaultlib  "../../../../rtl/SiTCP_XC7A_32K_BBT_V70.v"
verilog xil_defaultlib  "../../../../rtl/WRAP_SiTCP_GMII_XC7A_32K.v"
verilog xil_defaultlib  "../../../project.srcs/sources_1/imports/rtl/TimingGeneratorModel.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
