rm -f simgen.log
rm -rf virtualplatform
rm -f vpgen.log
rm -f _impact.cmd
rm -f *.log



Done!

Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

At Local date and time: Tue Apr 05 10:25:14 2011
 make -f system.make program started...

*********************************************

Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc5vfx30tff665-1  system.mss

libgen
Xilinx EDK 10.1.03 Build EDK_K_SP3.6
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.


Command Line: libgen -mhs system.mhs -p xc5vfx30tff665-1 system.mss 


Output Directory (-od)		:
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\
Part (-p)			: virtex5

Software Specification file	: system.mss


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc440_0
  (0b0000000000-0b0011111111) ppc440_0	
  (0000000000-0x03ffffff) DDR2_SDRAM_16Mx32	ppc440_0_PPC440MC
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81420000-0x8142ffff) DIP_Switches_8Bit	plb_v46_0
  (0x81440000-0x8144ffff) Push_Buttons_3Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x81c00000-0x81c0ffff) Hard_Ethernet_MAC	plb_v46_0
  (0x83a00000-0x83a0ffff) xps_timebase_wdt_1	plb_v46_0
  (0x83c00000-0x83c0ffff) xps_timer_1	plb_v46_0
  (0x83e00000-0x83e0ffff) RS232	plb_v46_0
  (0x86000000-0x87ffffff) FLASH_8Mx16	plb_v46_0
  (0xffff0000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0

Check platform address map ...

Computing clock values...


Overriding system level properties ...
INFO:MDT - IPNAME:ppc440_0 INSTANCE:ppc440_virtex5 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\ppc440_virtex5_v1_01_a\data
   \ppc440_virtex5_v2_1_0.mpd line 91 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_BASE value to 0x00000000
INFO:MDT - IPNAME:ppc440_0 INSTANCE:ppc440_virtex5 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\ppc440_virtex5_v1_01_a\data
   \ppc440_virtex5_v2_1_0.mpd line 92 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_HIGH value to 0x03FFFFFF
INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 1
INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 10
INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to
   128
INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_bram_if_cntlr_v1_00_a\d
   ata\xps_bram_if_cntlr_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_bram_if_cntlr_v1_00_a\d
   ata\xps_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 1
INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_bram_if_cntlr_v1_00_a\d
   ata\xps_bram_if_cntlr_v2_1_0.mpd line 46 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 128
INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to
   0x10000
INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value
   to 64
INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8
INFO:MDT - IPNAME:RS232 INSTANCE:xps_uart16550 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v2_00_b\data\
   xps_uart16550_v2_1_0.mpd line 43 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:RS232 INSTANCE:xps_uart16550 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v2_00_b\data\
   xps_uart16550_v2_1_0.mpd line 45 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:RS232 INSTANCE:xps_uart16550 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v2_00_b\data\
   xps_uart16550_v2_1_0.mpd line 46 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 1
INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v1_00_a\data\xps_g
   pio_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:MDT - IPNAME:DIP_Switches_8Bit INSTANCE:xps_gpio -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v1_00_a\data\xps_g
   pio_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:MDT - IPNAME:Push_Buttons_3Bit INSTANCE:xps_gpio -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v1_00_a\data\xps_g
   pio_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128

INFO:MDT - IPNAME:FLASH_8Mx16 INSTANCE:xps_mch_emc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v2_00_a\data\xp
   s_mch_emc_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:FLASH_8Mx16 INSTANCE:xps_mch_emc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v2_00_a\data\xp
   s_mch_emc_v2_1_0.mpd line 51 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 128
INFO:MDT - IPNAME:Hard_Ethernet_MAC INSTANCE:xps_ll_temac -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:Hard_Ethernet_MAC INSTANCE:xps_ll_temac -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 52 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 1
INFO:MDT - IPNAME:Hard_Ethernet_MAC INSTANCE:xps_ll_temac -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 53 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:xps_timer_1 INSTANCE:xps_timer -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_00_a\data\xps_
   timer_v2_1_0.mpd line 44 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:MDT - IPNAME:xps_timer_1 INSTANCE:xps_timer -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_00_a\data\xps_
   timer_v2_1_0.mpd line 46 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 1
INFO:MDT - IPNAME:xps_timer_1 INSTANCE:xps_timer -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_00_a\data\xps_
   timer_v2_1_0.mpd line 47 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 1
INFO:MDT - IPNAME:xps_timebase_wdt_1 INSTANCE:xps_timebase_wdt -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_timebase_wdt_v1_00_b\da
   ta\xps_timebase_wdt_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:MDT - IPNAME:jtagppc_cntlr_0 INSTANCE:jtagppc_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_01_c\data\
   jtagppc_cntlr_v2_1_0.mpd line 36 - tcl is overriding PARAMETER C_NUM_PPC_USED
   value to 1
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v1_00_a\data\xps_i
   ntc_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v1_00_a\data\xps_i
   ntc_v2_1_0.mpd line 48 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS value
   to 9
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v1_00_a\data\xps_i
   ntc_v2_1_0.mpd line 49 - tcl is overriding PARAMETER C_KIND_OF_INTR value to
   0b00000000000000000000000000000010
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v1_00_a\data\xps_i
   ntc_v2_1_0.mpd line 50 - tcl is overriding PARAMETER C_KIND_OF_EDGE value to
   0b00000000000000000000000000000010
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v1_00_a\data\xps_i
   ntc_v2_1_0.mpd line 51 - tcl is overriding PARAMETER C_KIND_OF_LVL value to
   0b00000000000000000000000111111101

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...


Check platform configuration ...
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 92 - 1 master(s) : 10 slave(s)

Check port drivers...
WARNING:MDT - PORT:HostMiimRdy CONNECTOR:host_mii_rdy -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 216 - No driver found. Port will be driven to
   GND!
WARNING:MDT - PORT:HostRdData CONNECTOR:host_rd_data -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 217 - No driver found. Port will be driven to
   GND!
WARNING:MDT - PORT:HostMiimSel CONNECTOR:host_mii_sel -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 218 - floating connection!
WARNING:MDT - PORT:HostReq CONNECTOR:host_req -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 219 - floating connection!
WARNING:MDT - PORT:HostAddr CONNECTOR:host_addr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 220 - floating connection!
WARNING:MDT - PORT:HostEmac1Sel CONNECTOR:host_emac1_sel -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 221 - floating connection!
WARNING:MDT - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 376 - floating connection!

Performing Clock DRCs...


INFO:MDT - List of peripherals addressable from processor instance ppc440_0 : 
  - xps_bram_if_cntlr_1
  - RS232
  - LEDs_8Bit
  - DIP_Switches_8Bit
  - Push_Buttons_3Bit
  - FLASH_8Mx16
  - Hard_Ethernet_MAC
  - xps_timer_1
  - xps_timebase_wdt_1
  - xps_intc_0
  - DDR2_SDRAM_16Mx32

Building Directory Structure for ppc440_0


Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v2_00_a from
C:\Xilinx\10.1\EDK\sw\lib\bsp\standalone_v2_00_a\src\ to
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\ppc440_0\libsrc\standalone_v2_00_a\ ...


Copying files for driver uartns550_v1_11_a from
C:\Xilinx\10.1\EDK\sw\XilinxProcessorIPLib\drivers\uartns550_v1_11_a\src\ to
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\ppc440_0\libsrc\uartns550_v1_11_a\ ...


Copying files for driver gpio_v2_12_a from
C:\Xilinx\10.1\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_12_a\src\ to
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\ppc440_0\libsrc\gpio_v2_12_a\ ...


Copying files for driver lltemac_v1_00_b from
C:\Xilinx\10.1\EDK\sw\XilinxProcessorIPLib\drivers\lltemac_v1_00_b\src\ to
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\ppc440_0\libsrc\lltemac_v1_00_b\ ...


Copying files for driver tmrctr_v1_10_b from
C:\Xilinx\10.1\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_10_b\src\ to
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\ppc440_0\libsrc\tmrctr_v1_10_b\ ...


Copying files for driver wdttb_v1_10_b from
C:\Xilinx\10.1\EDK\sw\XilinxProcessorIPLib\drivers\wdttb_v1_10_b\src\ to
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\ppc440_0\libsrc\wdttb_v1_10_b\ ...


Copying files for driver intc_v1_11_a from
C:\Xilinx\10.1\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_11_a\src\ to
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\ppc440_0\libsrc\intc_v1_11_a\ ...


Copying files for driver cpu_ppc440_v1_00_b from
C:\Xilinx\10.1\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc440_v1_00_b\src\ to
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\ppc440_0\libsrc\cpu_ppc440_v1_00_b\ ...


Running DRCs for OSes, Drivers and Libraries ... 


Running generate for OS'es, Drivers and Libraries ... 


Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS=-mcpu=440  -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS=-mcpu=440  -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common

powerpc-eabi-ar: creating ../../../lib/libxil.a

Compiling llfifo

Compiling lldma

Compiling bsp

Compiling uartns550

Compiling gpio

Compiling lltemac

Compiling tmrctr

Compiling wdttb

Compiling intc

Compiling cpu_ppc440


Libraries generated in
\\aristoteles\kimei\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_
1_3\v5fx30t_linux_platform\ppc440_0\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 

powerpc-eabi-gcc -O2 /cygdrive/m/MASTER/COMPET/Trigger/HW/EDK/fxt_evaluation_git_linux_edk10_1_3/v5fx30t_linux_platform/TestApp_Memory/src/TestApp_Memory.c  -o TestApp_Memory/executable.elf \
    -mcpu=440  -Wl,-T -Wl,/cygdrive/m/MASTER/COMPET/Trigger/HW/EDK/fxt_evaluation_git_linux_edk10_1_3/v5fx30t_linux_platform/TestApp_Memory/src/TestApp_Memory_LinkScr.ld  -g    -I./ppc440_0/include/  -L./ppc440_0/lib/  \
  

powerpc-eabi-size TestApp_Memory/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   6102	    316	   8232	  14650	   393a	TestApp_Memory/executable.elf


powerpc-eabi-gcc -O2 /cygdrive/m/MASTER/COMPET/Trigger/HW/EDK/fxt_evaluation_git_linux_edk10_1_3/v5fx30t_linux_platform/TestApp_Peripheral/src/TestApp_Peripheral.c /cygdrive/m/MASTER/COMPET/Trigger/HW/EDK/fxt_evaluation_git_linux_edk10_1_3/v5fx30t_linux_platform/TestApp_Peripheral/src/xintc_tapp_example.c /cygdrive/m/MASTER/COMPET/Trigger/HW/EDK/fxt_evaluation_git_linux_edk10_1_3/v5fx30t_linux_platform/TestApp_Peripheral/src/xgpio_tapp_example.c /cygdrive/m/MASTER/COMPET/Trigger/HW/EDK/fxt_evaluation_git_linux_edk10_1_3/v5fx30t_linux_platform/TestApp_Peripheral/src/xgpio_intr_tapp_example.c /cygdrive/m/MASTER/COMPET/Trigger/HW/EDK/fxt_evaluation_git_linux_edk10_1_3/v5fx30t_linux_platform/TestApp_Peripheral/src/xlltemac_example_polled.c /cygdrive/m/MASTER/COMPET/Trigger/HW/EDK/fxt_evaluation_git_linux_edk10_1_3/v5fx30t_linux_platform/TestApp_Peripheral/src/xlltemac_example_util.c /cygdrive/m/MASTER/COMPET/Trigger/HW/EDK/fxt_evaluation_git_linux_edk10_1_3/v5fx30t_linux_platform/TestApp_Peripheral/src/xlltemac_example_intr_sgdma.c /cygdrive/m/MASTER/COMPET/Trigger/HW/EDK/fxt_evaluation_git_linux_edk10_1_3/v5fx30t_linux_platform/TestApp_Peripheral/src/xtmrctr_selftest_example.c /cygdrive/m/MASTER/COMPET/Trigger/HW/EDK/fxt_evaluation_git_linux_edk10_1_3/v5fx30t_linux_platform/TestApp_Peripheral/src/xtmrctr_intr_example.c /cygdrive/m/MASTER/COMPET/Trigger/HW/EDK/fxt_evaluation_git_linux_edk10_1_3/v5fx30t_linux_platform/TestApp_Peripheral/src/xwdttb_selftest_example.c /cygdrive/m/MASTER/COMPET/Trigger/HW/EDK/fxt_evaluation_git_linux_edk10_1_3/v5fx30t_linux_platform/TestApp_Peripheral/src/xwdttb_intr_example.c  -o TestApp_Peripheral/executable.elf \
 -Wl,-defsym -Wl,_START_ADDR=0x00000000   -mcpu=440   -g    -I./ppc440_0/include/  -ITestApp_Peripheral/src/  -L./ppc440_0/lib/  \
  

powerpc-eabi-size TestApp_Peripheral/executable.elf 

   text	   data	    bss	    dec	    hex	filename
  49818	    508	  31732	  82058	  1408a	TestApp_Peripheral/executable.elf




Done!

At Local date and time: Tue Apr 05 10:27:49 2011
 make -f system.make init_bram started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vfx30tff665-1 -lang vhdl   system.mhs


Release Xilinx EDK 10.1.03 - platgen EDK_K_SP3.6
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.



Command Line: platgen -p xc5vfx30tff665-1 -lang vhdl system.mhs 

Parse system.mhs ...


Read MPD definitions ...


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc440_0
  (0b0000000000-0b0011111111) ppc440_0	
  (0000000000-0x03ffffff) DDR2_SDRAM_16Mx32	ppc440_0_PPC440MC
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81420000-0x8142ffff) DIP_Switches_8Bit	plb_v46_0
  (0x81440000-0x8144ffff) Push_Buttons_3Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x81c00000-0x81c0ffff) Hard_Ethernet_MAC	plb_v46_0
  (0x83a00000-0x83a0ffff) xps_timebase_wdt_1	plb_v46_0
  (0x83c00000-0x83c0ffff) xps_timer_1	plb_v46_0
  (0x83e00000-0x83e0ffff) RS232	plb_v46_0
  (0x86000000-0x87ffffff) FLASH_8Mx16	plb_v46_0
  (0xffff0000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0

Check platform address map ...

Computing clock values...

Overriding system level properties ...
INFO:MDT - IPNAME:ppc440_0 INSTANCE:ppc440_virtex5 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\ppc440_virtex5_v1_01_a\data
   \ppc440_virtex5_v2_1_0.mpd line 91 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_BASE value to 0x00000000
INFO:MDT - IPNAME:ppc440_0 INSTANCE:ppc440_virtex5 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\ppc440_virtex5_v1_01_a\data
   \ppc440_virtex5_v2_1_0.mpd line 92 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_HIGH value to 0x03FFFFFF
INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 1
INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 10
INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to
   128
INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_bram_if_cntlr_v1_00_a\d
   ata\xps_bram_if_cntlr_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_bram_if_cntlr_v1_00_a\d
   ata\xps_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 1
INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_bram_if_cntlr_v1_00_a\d
   ata\xps_bram_if_cntlr_v2_1_0.mpd line 46 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 128
INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to
   0x10000
INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value
   to 64
INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8
INFO:MDT - IPNAME:RS232 INSTANCE:xps_uart16550 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v2_00_b\data\
   xps_uart16550_v2_1_0.mpd line 43 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:RS232 INSTANCE:xps_uart16550 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v2_00_b\data\
   xps_uart16550_v2_1_0.mpd line 45 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1

INFO:MDT - IPNAME:RS232 INSTANCE:xps_uart16550 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v2_00_b\data\
   xps_uart16550_v2_1_0.mpd line 46 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 1
INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v1_00_a\data\xps_g
   pio_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:MDT - IPNAME:DIP_Switches_8Bit INSTANCE:xps_gpio -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v1_00_a\data\xps_g
   pio_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:MDT - IPNAME:Push_Buttons_3Bit INSTANCE:xps_gpio -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v1_00_a\data\xps_g
   pio_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:MDT - IPNAME:FLASH_8Mx16 INSTANCE:xps_mch_emc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v2_00_a\data\xp
   s_mch_emc_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:FLASH_8Mx16 INSTANCE:xps_mch_emc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v2_00_a\data\xp
   s_mch_emc_v2_1_0.mpd line 51 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 128
INFO:MDT - IPNAME:Hard_Ethernet_MAC INSTANCE:xps_ll_temac -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:Hard_Ethernet_MAC INSTANCE:xps_ll_temac -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 52 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 1
INFO:MDT - IPNAME:Hard_Ethernet_MAC INSTANCE:xps_ll_temac -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 53 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:xps_timer_1 INSTANCE:xps_timer -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_00_a\data\xps_
   timer_v2_1_0.mpd line 44 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:MDT - IPNAME:xps_timer_1 INSTANCE:xps_timer -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_00_a\data\xps_
   timer_v2_1_0.mpd line 46 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 1
INFO:MDT - IPNAME:xps_timer_1 INSTANCE:xps_timer -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_00_a\data\xps_
   timer_v2_1_0.mpd line 47 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 1
INFO:MDT - IPNAME:xps_timebase_wdt_1 INSTANCE:xps_timebase_wdt -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_timebase_wdt_v1_00_b\da
   ta\xps_timebase_wdt_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:MDT - IPNAME:jtagppc_cntlr_0 INSTANCE:jtagppc_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_01_c\data\
   jtagppc_cntlr_v2_1_0.mpd line 36 - tcl is overriding PARAMETER C_NUM_PPC_USED
   value to 1
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v1_00_a\data\xps_i
   ntc_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v1_00_a\data\xps_i
   ntc_v2_1_0.mpd line 48 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS value
   to 9
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v1_00_a\data\xps_i
   ntc_v2_1_0.mpd line 49 - tcl is overriding PARAMETER C_KIND_OF_INTR value to
   0b00000000000000000000000000000010
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v1_00_a\data\xps_i
   ntc_v2_1_0.mpd line 50 - tcl is overriding PARAMETER C_KIND_OF_EDGE value to
   0b00000000000000000000000000000010

INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v1_00_a\data\xps_i
   ntc_v2_1_0.mpd line 51 - tcl is overriding PARAMETER C_KIND_OF_LVL value to
   0b00000000000000000000000111111101

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 92 - 1 master(s) : 10 slave(s)

Check port drivers...

WARNING:MDT - PORT:HostMiimRdy CONNECTOR:host_mii_rdy -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 216 - No driver found. Port will be driven to
   GND!
WARNING:MDT - PORT:HostRdData CONNECTOR:host_rd_data -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 217 - No driver found. Port will be driven to
   GND!
WARNING:MDT - PORT:HostMiimSel CONNECTOR:host_mii_sel -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 218 - floating connection!
WARNING:MDT - PORT:HostReq CONNECTOR:host_req -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 219 - floating connection!
WARNING:MDT - PORT:HostAddr CONNECTOR:host_addr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 220 - floating connection!
WARNING:MDT - PORT:HostEmac1Sel CONNECTOR:host_emac1_sel -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 221 - floating connection!
WARNING:MDT - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 376 - floating connection!

Performing Clock DRCs...


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

INFO: The DDR2_SDRAM_16Mx32 core has constraints automatically generated by XPS
in implementation/ddr2_sdram_16mx32_wrapper/ddr2_sdram_16mx32_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


INFO: The Hard_Ethernet_MAC core has constraints automatically generated by XPS
in implementation/hard_ethernet_mac_wrapper/hard_ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...


Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 171 - elaborating IP


Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 1.00 seconds

Constructing platform-level connectivity ...

Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...


Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:ppc440_0 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 66 - Running XST synthesis

INSTANCE:plb_v46_0 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 92 - Running XST synthesis

INSTANCE:ddr2_sdram_16mx32 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 100 - Running XST synthesis

INSTANCE:xps_bram_if_cntlr_1 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 159 - Running XST synthesis

INSTANCE:xps_bram_if_cntlr_1_bram -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 171 - Running XST synthesis

INSTANCE:rs232 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 177 - Running XST synthesis

INSTANCE:leds_8bit -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 189 - Running XST synthesis

INSTANCE:dip_switches_8bit -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 202 - Running XST synthesis

INSTANCE:push_buttons_3bit -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 217 - Running XST synthesis

INSTANCE:flash_8mx16 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 232 - Running XST synthesis

INSTANCE:hard_ethernet_mac -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 257 - Running XST synthesis

INSTANCE:xps_timer_1 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 288 - Running XST synthesis

INSTANCE:xps_timebase_wdt_1 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 299 - Running XST synthesis

INSTANCE:flash_8mx16_util_bus_split_0 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 311 - Running XST synthesis

INSTANCE:clock_generator_0 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 321 - Running XST synthesis

INSTANCE:jtagppc_cntlr_0 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 361 - Running XST synthesis

INSTANCE:proc_sys_reset_0 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 367 - Running XST synthesis

INSTANCE:xps_intc_0 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 379 - Running XST synthesis

INSTANCE:input_bufg_0 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 389 - Running XST synthesis


Running NGCBUILD ...

IPNAME:ppc440_0_wrapper INSTANCE:ppc440_0 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 66 - Running NGCBUILD

PMSPEC -- Overriding Xilinx file <C:/Xilinx/10.1/EDK/virtex5/data/virtex5.acd>
with local file <C:/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>


Command Line: C:\Xilinx\10.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vfx30tff665-1 -intstyle silent -uc ppc440_0_wrapper.ucf -sd ..
ppc440_0_wrapper.ngc ../ppc440_0_wrapper.ngc

Reading NGO file
"M:/MASTER/COMPET/Trigger/HW/EDK/fxt_evaluation_git_linux_edk10_1_3/v5fx30t_linu
x_platform/implementation/ppc440_0_wrapper/ppc440_0_wrapper.ngc" ...


Applying constraints in "ppc440_0_wrapper.ucf" to the design...


Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ppc440_0_wrapper.ngc" ...


Writing NGCBUILD log file "../ppc440_0_wrapper.blc"...

NGCBUILD done.
IPNAME:ddr2_sdram_16mx32_wrapper INSTANCE:ddr2_sdram_16mx32 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 100 - Running NGCBUILD

PMSPEC -- Overriding Xilinx file <C:/Xilinx/10.1/EDK/virtex5/data/virtex5.acd>
with local file <C:/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>


Command Line: C:\Xilinx\10.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vfx30tff665-1 -intstyle silent -uc ddr2_sdram_16mx32_wrapper.ucf -sd ..
ddr2_sdram_16mx32_wrapper.ngc ../ddr2_sdram_16mx32_wrapper.ngc

Reading NGO file
"M:/MASTER/COMPET/Trigger/HW/EDK/fxt_evaluation_git_linux_edk10_1_3/v5fx30t_linu
x_platform/implementation/ddr2_sdram_16mx32_wrapper/ddr2_sdram_16mx32_wrapper.ng
c" ...


Applying constraints in "ddr2_sdram_16mx32_wrapper.ucf" to the design...


Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ddr2_sdram_16mx32_wrapper.ngc" ...


Writing NGCBUILD log file "../ddr2_sdram_16mx32_wrapper.blc"...

NGCBUILD done.

WARNING: ProjectRepository: Default project expansion path too long (\\aristoteles\kimei\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux_platform\implementation\ddr2_sdram_16mx32_wrapper\xlnx_auto_0_xdb/tmp/ise). Using system temp directory instead (C:\DOCUME~1\kimei\LOCALS~1\Temp\xil_4656_5__xlnx_auto_0.ise).
IPNAME:hard_ethernet_mac_wrapper INSTANCE:hard_ethernet_mac -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 257 - Running NGCBUILD

PMSPEC -- Overriding Xilinx file <C:/Xilinx/10.1/EDK/virtex5/data/virtex5.acd>
with local file <C:/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\10.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vfx30tff665-1 -intstyle silent -uc hard_ethernet_mac_wrapper.ucf -sd ..
hard_ethernet_mac_wrapper.ngc ../hard_ethernet_mac_wrapper.ngc

Reading NGO file
"M:/MASTER/COMPET/Trigger/HW/EDK/fxt_evaluation_git_linux_edk10_1_3/v5fx30t_linu
x_platform/implementation/hard_ethernet_mac_wrapper/hard_ethernet_mac_wrapper.ng
c" ...

Executing edif2ngd -noa
"M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linu
x_platform\implementation\hard_ethernet_mac_wrapper_sync_fifo_v5_0_3.edn"
"hard_ethernet_mac_wrapper_sync_fifo_v5_0_3.ngo"

Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/10.1/EDK/data/edif2ngd.pfd> with
local file <C:/Xilinx/10.1/ISE/data/edif2ngd.pfd>
Writing module to "hard_ethernet_mac_wrapper_sync_fifo_v5_0_3.ngo"...
Loading design module
"M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linu
x_platform\implementation\hard_ethernet_mac_wrapper\hard_ethernet_mac_wrapper_sy
nc_fifo_v5_0_3.ngo"...
Executing edif2ngd -noa
"M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linu
x_platform\implementation\hard_ethernet_mac_wrapper_sync_fifo_v5_0_4.edn"
"hard_ethernet_mac_wrapper_sync_fifo_v5_0_4.ngo"

Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/10.1/EDK/data/edif2ngd.pfd> with
local file <C:/Xilinx/10.1/ISE/data/edif2ngd.pfd>
Writing module to "hard_ethernet_mac_wrapper_sync_fifo_v5_0_4.ngo"...
Loading design module
"M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linu
x_platform\implementation\hard_ethernet_mac_wrapper\hard_ethernet_mac_wrapper_sy
nc_fifo_v5_0_4.ngo"...
Executing edif2ngd -noa
"M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linu
x_platform\implementation\hard_ethernet_mac_wrapper_async_fifo_v6_1_2.edn"
"hard_ethernet_mac_wrapper_async_fifo_v6_1_2.ngo"

Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/10.1/EDK/data/edif2ngd.pfd> with
local file <C:/Xilinx/10.1/ISE/data/edif2ngd.pfd>
Writing module to "hard_ethernet_mac_wrapper_async_fifo_v6_1_2.ngo"...
Loading design module
"M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linu
x_platform\implementation\hard_ethernet_mac_wrapper\hard_ethernet_mac_wrapper_as
ync_fifo_v6_1_2.ngo"...
Executing edif2ngd -noa
"M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linu
x_platform\implementation\hard_ethernet_mac_wrapper_async_fifo_v6_1_1.edn"
"hard_ethernet_mac_wrapper_async_fifo_v6_1_1.ngo"

Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/10.1/EDK/data/edif2ngd.pfd> with
local file <C:/Xilinx/10.1/ISE/data/edif2ngd.pfd>
Writing module to "hard_ethernet_mac_wrapper_async_fifo_v6_1_1.ngo"...
Loading design module
"M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linu
x_platform\implementation\hard_ethernet_mac_wrapper\hard_ethernet_mac_wrapper_as
ync_fifo_v6_1_1.ngo"...
Executing edif2ngd -noa
"M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linu
x_platform\implementation\hard_ethernet_mac_wrapper_sync_fifo_v5_0_1.edn"
"hard_ethernet_mac_wrapper_sync_fifo_v5_0_1.ngo"

Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/10.1/EDK/data/edif2ngd.pfd> with
local file <C:/Xilinx/10.1/ISE/data/edif2ngd.pfd>
Writing module to "hard_ethernet_mac_wrapper_sync_fifo_v5_0_1.ngo"...
Loading design module
"M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linu
x_platform\implementation\hard_ethernet_mac_wrapper\hard_ethernet_mac_wrapper_sy
nc_fifo_v5_0_1.ngo"...

Executing edif2ngd -noa
"M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linu
x_platform\implementation\hard_ethernet_mac_wrapper_sync_fifo_v5_0_2.edn"
"hard_ethernet_mac_wrapper_sync_fifo_v5_0_2.ngo"

Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/10.1/EDK/data/edif2ngd.pfd> with
local file <C:/Xilinx/10.1/ISE/data/edif2ngd.pfd>
Writing module to "hard_ethernet_mac_wrapper_sync_fifo_v5_0_2.ngo"...
Loading design module
"M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linu
x_platform\implementation\hard_ethernet_mac_wrapper\hard_ethernet_mac_wrapper_sy
nc_fifo_v5_0_2.ngo"...

Applying constraints in "hard_ethernet_mac_wrapper.ucf" to the design...


Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../hard_ethernet_mac_wrapper.ngc" ...


Writing NGCBUILD log file "../hard_ethernet_mac_wrapper.blc"...

NGCBUILD done.

WARNING: ProjectRepository: Default project expansion path too long (\\aristoteles\kimei\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux_platform\implementation\hard_ethernet_mac_wrapper\xlnx_auto_0_xdb/tmp/ise). Using system temp directory instead (C:\DOCUME~1\kimei\LOCALS~1\Temp\xil_3108_5__xlnx_auto_0.ise).
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 379 - Running NGCBUILD

PMSPEC -- Overriding Xilinx file <C:/Xilinx/10.1/EDK/virtex5/data/virtex5.acd>
with local file <C:/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\10.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vfx30tff665-1 -intstyle silent -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper.ngc


Reading NGO file
"M:/MASTER/COMPET/Trigger/HW/EDK/fxt_evaluation_git_linux_edk10_1_3/v5fx30t_linu
x_platform/implementation/xps_intc_0_wrapper/xps_intc_0_wrapper.ngc" ...


Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xps_intc_0_wrapper.ngc" ...


Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...


Total run time: 859.00 seconds

Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"

xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...

XST completed

Release 10.1.03 - ngcbuild K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <ngcflow.csf> with local file
<c:/Xilinx/10.1/ISE/data/ngcflow.csf>

Command Line: c:\Xilinx\10.1\ISE\bin\nt\unwrapped\ngcbuild.exe ./system.ngc
../implementation/system.ngc

Reading NGO file
"m:/MASTER/COMPET/Trigger/HW/EDK/fxt_evaluation_git_linux_edk10_1_3/v5fx30t_linu
x_platform/synthesis/system.ngc" ...


Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...


Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..

*********************************************
xilperl C:/Xilinx/10.1/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no

xflow -wd implementation -p xc5vfx30tff665-1 -implement xflow.opt system.ngc

Release 10.1.03 - Xflow K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vfx30tff665-1 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file <C:/Xilinx/10.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile c:/Xilinx/10.1/ISE/xilinx/data/fpga.flw into working
directory
M:/MASTER/COMPET/Trigger/HW/EDK/fxt_evaluation_git_linux_edk10_1_3/v5fx30t_linux
_platform/implementation 

Using Flow File:
M:/MASTER/COMPET/Trigger/HW/EDK/fxt_evaluation_git_linux_edk10_1_3/v5fx30t_linux
_platform/implementation/fpga.flw 
Using Option File(s): 
 M:/MASTER/COMPET/Trigger/HW/EDK/fxt_evaluation_git_linux_edk10_1_3/v5fx30t_linu
x_platform/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vfx30tff665-1 -nt timestamp -bm system.bmm
"M:/MASTER/COMPET/Trigger/HW/EDK/fxt_evaluation_git_linux_edk10_1_3/v5fx30t_linu
x_platform/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#

Release 10.1.03 - ngdbuild K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

PMSPEC -- Overriding Xilinx file <C:/Xilinx/10.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>

Command Line: ngdbuild -p xc5vfx30tff665-1 -nt timestamp -bm system.bmm
M:/MASTER/COMPET/Trigger/HW/EDK/fxt_evaluation_git_linux_edk10_1_3/v5fx30t_linux
_platform/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"M:/MASTER/COMPET/Trigger/HW/EDK/fxt_evaluation_git_linux_edk10_1_3/v5fx30t_linu
x_platform/implementation/system.ngc" ...

Loading design module
"M:/MASTER/COMPET/Trigger/HW/EDK/fxt_evaluation_git_linux_edk10_1_3/v5fx30t_linu
x_platform/implementation/ppc440_0_wrapper.ngc"...

Loading design module
"M:/MASTER/COMPET/Trigger/HW/EDK/fxt_evaluation_git_linux_edk10_1_3/v5fx30t_linu
x_platform/implementation/plb_v46_0_wrapper.ngc"...
Loading design module
"M:/MASTER/COMPET/Trigger/HW/EDK/fxt_evaluation_git_linux_edk10_1_3/v5fx30t_linu
x_platform/implementation/ddr2_sdram_16mx32_wrapper.ngc"...

Loading design module
"M:/MASTER/COMPET/Trigger/HW/EDK/fxt_evaluation_git_linux_edk10_1_3/v5fx30t_linu
x_platform/implementation/xps_bram_if_cntlr_1_wrapper.ngc"...
Loading design module
"M:/MASTER/COMPET/Trigger/HW/EDK/fxt_evaluation_git_linux_edk10_1_3/v5fx30t_linu
x_platform/implementation/xps_bram_if_cntlr_1_bram_wrapper.ngc"...
Loading design module
"M:/MASTER/COMPET/Trigger/HW/EDK/fxt_evaluation_git_linux_edk10_1_3/v5fx30t_linu
x_platform/implementation/rs232_wrapper.ngc"...
Loading design module
"M:/MASTER/COMPET/Trigger/HW/EDK/fxt_evaluation_git_linux_edk10_1_3/v5fx30t_linu
x_platform/implementation/leds_8bit_wrapper.ngc"...
Loading design module
"M:/MASTER/COMPET/Trigger/HW/EDK/fxt_evaluation_git_linux_edk10_1_3/v5fx30t_linu
x_platform/implementation/dip_switches_8bit_wrapper.ngc"...
Loading design module
"M:/MASTER/COMPET/Trigger/HW/EDK/fxt_evaluation_git_linux_edk10_1_3/v5fx30t_linu
x_platform/implementation/push_buttons_3bit_wrapper.ngc"...
Loading design module
"M:/MASTER/COMPET/Trigger/HW/EDK/fxt_evaluation_git_linux_edk10_1_3/v5fx30t_linu
x_platform/implementation/flash_8mx16_wrapper.ngc"...
Loading design module
"M:/MASTER/COMPET/Trigger/HW/EDK/fxt_evaluation_git_linux_edk10_1_3/v5fx30t_linu
x_platform/implementation/hard_ethernet_mac_wrapper.ngc"...
Loading design module
"M:/MASTER/COMPET/Trigger/HW/EDK/fxt_evaluation_git_linux_edk10_1_3/v5fx30t_linu
x_platform/implementation/xps_timer_1_wrapper.ngc"...
Loading design module
"M:/MASTER/COMPET/Trigger/HW/EDK/fxt_evaluation_git_linux_edk10_1_3/v5fx30t_linu
x_platform/implementation/xps_timebase_wdt_1_wrapper.ngc"...

Loading design module
"M:/MASTER/COMPET/Trigger/HW/EDK/fxt_evaluation_git_linux_edk10_1_3/v5fx30t_linu
x_platform/implementation/flash_8mx16_util_bus_split_0_wrapper.ngc"...
Loading design module
"M:/MASTER/COMPET/Trigger/HW/EDK/fxt_evaluation_git_linux_edk10_1_3/v5fx30t_linu
x_platform/implementation/clock_generator_0_wrapper.ngc"...
Loading design module
"M:/MASTER/COMPET/Trigger/HW/EDK/fxt_evaluation_git_linux_edk10_1_3/v5fx30t_linu
x_platform/implementation/jtagppc_cntlr_0_wrapper.ngc"...
Loading design module
"M:/MASTER/COMPET/Trigger/HW/EDK/fxt_evaluation_git_linux_edk10_1_3/v5fx30t_linu
x_platform/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"M:/MASTER/COMPET/Trigger/HW/EDK/fxt_evaluation_git_linux_edk10_1_3/v5fx30t_linu
x_platform/implementation/xps_intc_0_wrapper.ngc"...
Loading design module
"M:/MASTER/COMPET/Trigger/HW/EDK/fxt_evaluation_git_linux_edk10_1_3/v5fx30t_linu
x_platform/implementation/input_bufg_0_wrapper.ngc"...
Gathering constraint information from source properties...

Done.

Applying constraints in "system.ucf" to the design...

INFO:coreutil - Hardware Evaluation license for component <xps_ll_temac_v1>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <xps_ll_temac_v1>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
Resolving constraint associations...

Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL1.PLL1_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL1_CLK_OUT_0_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL1_CLK_OUT_0_" TS_sys_clk_pin /
   1.25 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_" TS_sys_clk_pin /
   4 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_1_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_1_" TS_sys_clk_pin /
   2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_2_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_2_" TS_sys_clk_pin
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_3_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_3_" TS_sys_clk_pin /
   2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT4: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_4_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_4_" TS_sys_clk_pin /
   2 PHASE 1250 ps HIGH 50%>

Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...

WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_usr_top/u_wr_fifos/.gen_wdf[0].u
   _usr_wr_fifo/.u_wdf" of type "FIFO36_72_EXP".  This attribute will be
   ignored.
WARNING:NgdBuild:440 - FF primitive
   'DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_
   io/u_phy_calib/gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_
   io/u_phy_calib/gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_
   io/u_phy_calib/gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_usr_top/usr_rd/.gen_rdf[0].u_rdf
   1" of type "RAMB36_EXP".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_usr_top/usr_rd/.gen_rdf[0].u_rdf
   " of type "RAMB36_EXP".  This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_
   ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH_8Mx16/FLASH_8Mx16/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GE
   N[6].READ_COMPLETE_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH_8Mx16/FLASH_8Mx16/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[31].
   ADDRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH_8Mx16/FLASH_8Mx16/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[30].
   ADDRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH_8Mx16/FLASH_8Mx16/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BUR
   ST_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0]
   .I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH_8Mx16/FLASH_8Mx16/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BUR
   ST_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0]
   .I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH_8Mx16/FLASH_8Mx16/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BUR
   ST_I/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GE
   N.I_ADDSUB_GEN[7].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH_8Mx16/FLASH_8Mx16/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BUR
   ST_I/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN
   .I_ADDSUB_GEN[7].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH_8Mx16/FLASH_8Mx16/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BUR
   ST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0t
   o3[0].I_FDRSE_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH_8Mx16/FLASH_8Mx16/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BUR
   ST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0t
   o3[1].I_FDRSE_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH_8Mx16/FLASH_8Mx16/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BUR
   ST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0t
   o3[2].I_FDRSE_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH_8Mx16/FLASH_8Mx16/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BUR
   ST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0t
   o3[3].I_FDRSE_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH_8Mx16/FLASH_8Mx16/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BUR
   ST_I/I_SLAVE_ATTA
CHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG
   [0].I_SIZE_S_H_REG' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive
   'FLASH_8Mx16/FLASH_8Mx16/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BUR
   ST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_R
   EG[0].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/I_RX_CLIE
   NT_FIFO/BU132' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/I_RX_CLIE
   NT_FIFO/BU276' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/I_RX_CLIE
   NT_FIFO/BU315' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIE
   NT_FIFO/BU98' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIE
   NT_FIFO/BU213' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnec
ted output pin

WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_1/xps_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N112' has no driver
WARNING:NgdBuild:452 - logical net 'N113' has no driver
WARNING:NgdBuild:452 - logical net 'N114' has no driver
WARNING:NgdBuild:452 - logical net 'N115' has no driver
WARNING:NgdBuild:452 - logical net 'N60' has no driver
WARNING:NgdBuild:452 - logical net 'N61' has no driver
WARNING:NgdBuild:452 - logical net 'N62' has no driver
WARNING:NgdBuild:452 - logical net 'N63' has no driver
WARNING:NgdBuild:452 - logical net 'N64' has no driver
WARNING:NgdBuild:452 - logical net 'N65' has no driver
WARNING:NgdBuild:452 - logical net 'N66' has no driver
WARNING:NgdBuild:452 - logical net 'N67' has no driver

WARNING:NgdBuild:452 - logical net 'N68' has no driver
WARNING:NgdBuild:452 - logical net 'N69' has no driver
WARNING:NgdBuild:452 - logical net 'N70' has no driver
WARNING:NgdBuild:452 - logical net 'N71' has no driver
WARNING:NgdBuild:452 - logical net 'N72' has no driver
WARNING:NgdBuild:452 - logical net 'N73' has no driver
WARNING:NgdBuild:452 - logical net 'N74' has no driver
WARNING:NgdBuild:452 - logical net 'N75' has no driver
WARNING:NgdBuild:452 - logical net 'N76' has no driver
WARNING:NgdBuild:452 - logical net 'N77' has no driver
WARNING:NgdBuild:452 - logical net 'N78' has no driver
WARNING:NgdBuild:452 - logical net 'N79' has no driver
WARNING:NgdBuild:452 - logical net 'N80' has no driver
WARNING:NgdBuild:452 - logical net 'N81' has no driver
WARNING:NgdBuild:452 - logical net 'N82' has no driver
WARNING:NgdBuild:452 - logical net 'N83' has no driver
WARNING:NgdBuild:452 - logical net 'N84' has no driver
WARNING:NgdBuild:452 - logical net 'N85' has no driver
WARNING:NgdBuild:452 - logical net 'N86' has no driver
WARNING:NgdBuild:452 - logical net 'N87' has no driver
WARNING:NgdBuild:452 - logical net 'N88' has no driver
WARNING:NgdBuild:452 - logical net 'N89' has no driver
WARNING:NgdBuild:452 - logical net 'N90' has no driver
WARNING:NgdBuild:452 - logical net 'N91' has no driver
WARNING:NgdBuild:452 - logical net 'N92' has no driver
WARNING:NgdBuild:452 - logical net 'N93' has no driver
WARNING:NgdBuild:452 - logical net 'N94' has no driver
WARNING:NgdBuild:452 - logical net 'N95' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------


NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 107

Writing NGD file "system.ngd" ...


Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing system.ngd system.pcf 
#----------------------------------------------#

Release 10.1.03 - Map K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

PMSPEC -- Overriding Xilinx file <C:/Xilinx/10.1/EDK/data/Xdh_PrimTypeLib.xda>
with local file <c:/Xilinx/10.1/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vfx30tff665-1".

Mapping design into LUTs...

Writing file system_map.ngm...

Running directed packing...
Running delay-based LUT packing...

INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven packing...


Phase 1.1

Phase 1.1 (Checksum:63dcfe3) REAL time: 32 secs 


Phase 2.7
Phase 2.7 (Checksum:63dcfe3) REAL time: 32 secs 

Phase 3.31
Phase 3.31 (Checksum:63e42f5) REAL time: 32 secs 

Phase 4.33

Phase 4.33 (Checksum:63e42f5) REAL time: 1 mins 25 secs 

Phase 5.32

Phase 5.32 (Checksum:63e42f5) REAL time: 1 mins 28 secs 

Phase 6.2


......


There are 8 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 1 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X0Y1>
  key resource utilizations (used/available): edge-bufios - 1/4; center-bufios - 0/2; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|   4  |  0  |  0 |   60   |   60   |  1280 |   640 |  1920 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|   4  |  0  |  0 |   60   |   60   |  1280 |   640 |  1920 |   0  |   0  |  1  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  12  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Availa
ble resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------
|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y2>
  key resource utilizations (used/available): edge-bufios - 3/4; center-bufios - 0/2; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  12  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|   4  |  0  |  0 |   60   |   60   |  1280 |   640 |  1920 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|   4  |  0  |  0 |   60   |   60   |  1280 |   640 |  1920 |   0  |   0  |  1  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 8  (4 clock spines in each)
# Number of Regional Clock Networks used in this design: 4 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 

######################################################################################

# IO-Clock "DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" driven by
"BUFIO_X0Y7"
INST "DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_bufio_dqs"
LOC = "BUFIO_X0Y7" ;
NET "DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" TNM_NET =
"TN_DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" ;
TIMEGRP "TN_DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" AREA_GROUP =
"CLKAG_DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" RANGE =
CLOCKREGION_X0Y1;


# IO-Clock "DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" driven by
"BUFIO_X0Y8"
INST "DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_bufio_dqs"
LOC = "BUFIO_X0Y8" ;
NET "DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" TNM_NET =
"TN_DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" ;
TIMEGRP "TN_DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" AREA_GROUP =
"CLKAG_DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" RANGE =
CLOCKREGION_X0Y2;


# IO-Clock "DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" driven by
"BUFIO_X0Y10"
INST "DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_bufio_dqs"
LOC = "BUFIO_X0Y10" ;
NET "DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" TNM_NET =
"TN_DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" ;
TIMEGRP "TN_DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" AREA_GROUP =
"CLKAG_DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" RANGE =
CLOCKREGION_X0Y2;


# IO-Clock "DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" driven by
"BUFIO_X0Y11"
INST "DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_bufio_dqs"
LOC = "BUFIO_X0Y11" ;
NET "DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" TNM_NET =
"TN_DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" ;
TIMEGRP "TN_DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" AREA_GROUP =
"CLKAG_DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" RANGE =
CLOCKREGION_X0Y2;


......
Phase 6.2 (Checksum:64513f3) REAL time: 1 mins 33 secs 



.......................
...
................
............

Phase 7.30



######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 8
# Number of Global Clock Networks: 13
#
# Clock Region Assignment: SUCCESSFUL

# Location of Clock Components
INST "sys_clk_pin" LOC = "IOB_X1Y129" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/Using_BUFG_for_CLKOUT1.CLKOUT1_BUFG_INST" LOC = "BUFGCTRL_X0Y11" ;
INST "Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.IO_YES_01.bufg_client_rx_0" LOC = "BUFGCTRL_X0Y31" ;
INST "Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.IO_YES_01.bufg_client_tx_0" LOC = "BUFGCTRL_X0Y18" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/Using_BUFG_for_CLKOUT2.CLKOUT2_BUFG_INST" LOC = "BUFGCTRL_X0Y0" ;
INST "clock_generator_0/clock_generator_0/Using_PLL1.PLL1_INST/PLL_INST/Using_BUFG_for_CLKFBOUT.CLKFB_BUFG_INST" LOC = "BUFGCTRL_X0Y21" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_BUFG_for_CLKFBOUT.CLKFB_BUFG_INST" LOC = "BUFGCTRL_X0Y9" ;
INST "Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.IO_YES_01.bufg_phy_rx_0" LOC = "BUFGCTRL_X0Y16" ;
INST "Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.IO_YES_01.bufg_phy_tx_0" LOC = "BUFGCTRL_X0Y23" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/Using_BUFG_for_CLKOUT3.CLKOUT3_BUFG_INST" LOC = "BUFGCTRL_X0Y10" ;
INST "clock_generator_0/clock_generator_0/Using_PLL1.PLL1_INST/Using_BUFG_for_CLKOUT0.CLKOUT0_BUFG_INST" LOC = "BUFGCTRL_X0Y26" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/Using_BUFG_for_CLKOUT0.CLKOUT0_BUFG_INST" LOC = "BUFGCTRL_X0Y6" ;
INST "input_bufg_0/input_bufg_0/IBUF_IP_CORE_GENERATE[0].MULTIPLE_BUFG" LOC = "BUFGCTRL_X0Y20" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/Using_BUFG_for_CLKOUT4.CLKOUT4_BUFG_INST" LOC = "BUFGCTRL_X0Y13" ;
INST "clock_generator_0/clock_generator_0/Using_PLL1.PLL1_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst" LOC = "PLL_ADV_X0Y1" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst" LOC = "PLL_ADV_X0Y0" ;

# ppc440_0_CPMINTERCONNECTCLK driven by BUFGCTRL_X0Y11
NET "ppc440_0_CPMINTERCONNECTCLK" TNM_NET = "TN_ppc440_0_CPMINTERCONNECTCLK" ;
TIMEGRP "TN_ppc440_0_CPMINTERCONNECTCLK" AREA_GROUP = "CLKAG_ppc440_0_CPMINTERCONNECTCLK" ;
AREA_GROUP "CLKAG_ppc440_0_CPMINTERCONNECTCLK" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3 ;

# Hard_Ethernet_MAC/RxClientClk_0 driven by BUFGCTRL_X0Y31
NET "Hard_Ethernet_MAC/RxClientClk_0" TNM_NET = "TN_Hard_Ethernet_MAC/RxClientClk_0" ;
TIMEGRP "TN_Hard_Ethernet_MAC/RxClientClk_0" AREA_GROUP = "CLKAG_Hard_Ethernet_MAC/RxClientClk_0" ;
AREA_GROUP "CLKAG_Hard_Ethernet_MAC/RxClientClk_0" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3 ;

# Hard_Ethernet_MAC/TxClientClk_0 driven by BUFGCTRL_X0Y18
NET "Hard_Ethernet_MAC/TxClientClk_0" TNM_NET = "TN_Hard_Ethernet_MAC/TxClientClk_0" ;
TIMEGRP "TN_Hard_Ethernet_MAC/TxClientClk_0" AREA_GROUP = "CLKAG_Hard_Ethernet_MAC/TxClientClk_0" ;
AREA_GROUP "CLKAG_Hard_Ethernet_MAC/TxClientClk_0" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3 ;

# sys_clk_s driven by BUFGCTRL_X0Y0
NET "sys_clk_s" TNM_NET = "TN_sys_clk_s" ;
TIMEGRP "TN_sys_clk_s" AREA_GROUP = "CLKAG_sys_clk_s" ;
AREA_GROUP "CLKAG_sys_clk_s" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3 ;

# clock_generator_0/clock_generator_0/PLL1_CLK_OUT<6> driven by BUFGCTRL_X0Y21
NET "clock_generator_0/clock_generator_0/PLL1_CLK_OUT<6>" TNM_NET = "TN_clock_generator_0/clock_generator_0/PLL1_CLK_OUT<6>" ;
TIMEGRP "TN_clock_
generator_0/clock_generator_0/PLL1_CLK_OUT<6>" AREA_GROUP = "CLKAG_clock_generator_0/clock_generator_0/PLL1_CLK_OUT<6>" ;
AREA_GROUP "CLKAG_clock_generator_0/clock_generator_0/PLL1_CLK_OUT<6>" RANGE =   CLOCKREGION_X0Y3, CLOCKREGION_X1Y3 ;


# clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6> driven by BUFGCTRL_X0Y9
NET "clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" TNM_NET = "TN_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" ;
TIMEGRP "TN_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" AREA_GROUP = "CLKAG_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" ;
AREA_GROUP "CLKAG_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0 ;

# Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/rx_clk_0_i driven by BUFGCTRL_X0Y16
NET "Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/rx_clk_0_i" TNM_NET = "TN_Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/rx_clk_0_i" ;
TIMEGRP "TN_Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/rx_clk_0_i" AREA_GROUP = "CLKAG_Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/rx_clk_0_i" ;
AREA_GROUP "CLKAG_Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/rx_clk_0_i" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3 ;

# Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/tx_phy_clk_0 driven by BUFGCTRL_X0Y23
NET "Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/tx_phy_clk_0" TNM_NET = "TN_Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/tx_phy_clk_0" ;
TIMEGRP "TN_Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/tx_phy_clk_0" AREA_GROUP = "CLKAG_Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/tx_phy_clk_0" ;
AREA_GROUP "CLKAG_Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/tx_phy_clk_0" RANGE =   CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3 ;

# clk_200mhz_s driven by BUFGCTRL_X0Y10
NET "clk_200mhz_s" TNM_NET = "TN_clk_200mhz_s" ;
TIMEGRP "TN_clk_200mhz_s" AREA_GROUP = "CLKAG_clk_200mhz_s" ;
AREA_GROUP "CLKAG_clk_200mhz_s" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3 ;

# temac_clk_s driven by BUFGCTRL_X0Y26
NET "temac_clk_s" TNM_NET = "TN_temac_clk_s" ;
TIMEGRP "TN_temac_clk_s" AREA_GROUP = "CLKAG_temac_clk_s" ;
AREA_GROUP "CLKAG_temac_clk_s" RANGE =   CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# proc_clk_s driven by BUFGCTRL_X0Y6
NET "proc_clk_s" TNM_NET = "TN_proc_clk_s" ;
TIMEGRP "TN_proc_clk_s" AREA_GROUP = "CLKAG_proc_clk_s" ;
AREA_GROUP "CLKAG_proc_clk_s" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3 ;

# dcm_clk_s_bufg driven by BUFGCTRL_X0Y20
NET "dcm_clk_s_bufg" TNM_NET = "TN_dcm_clk_s_bufg" ;
TIMEGRP "TN_dcm_clk_s_bufg" AREA_GROUP = "CLKAG_dcm_clk_s_bufg" ;
AREA_GROUP "CLKAG_dcm_clk_s_bufg" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3 ;

# clk_200mhz_s90 driven by BUFGCTRL_X0Y13
NET "clk_200mhz_s90" TNM_NET = "TN_clk_200mhz_s90" ;
TIMEGRP "TN_clk_200mhz_s90" AREA_GROUP = "CLKAG_clk_200mhz_s90" ;
AREA_GROUP "CLKAG_clk_200mhz_s90" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################


######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:

Number of Global Clock Regions : 8
Number of Global Clock Networks: 13

Clock Region Assignment: SUCCESSFUL

Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+-
---------------------------------------

   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      0 |     60 |     60 |      0 |      0 |      0 |      0 |      2 |   1600 |   3200 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      8 |     16 |      0 |      0 |      0 |      0 |      0 |     90 |    686 |sys_clk_s
      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |      0 |      0 |     10 |     32 |clk_200mhz_s
      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>
      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |dcm_clk_s_bufg
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      2 |      0 |      8 |     18 |      0 |      0 |      0 |      0 |      0 |    100 |    718 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 2/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |     40 |     40 |     16 |      0 |      0 |      1 |      1 |   1920 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |    460 |sys_clk_s
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     25 |Hard_Ethernet_MAC/TxClientClk_0
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |    485 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------



Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |     60 |     60 |      0 |      0 |      1 |      0 |      2 |    640 |   1280 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      8 |     14 |      0 |      0 |      1 |      0 |      0 |     44 |    344 |sys_clk_s
      0 |      0 |      0 |      0 |      0 |      9 |      0 |      0 |      0 |      0 |      0 |      0 |     13 |clk_200mhz_s90
      0 |      0 |      0 |      0 |      0 |     23 |      0 |      0 |      0 |      0 |      1 |      2 |     85 |clk_200mhz_s
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      8 |     46 |      0 |      0 |      1 |      0 |      1 |     46 |    442 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |     40 |     40 |     16 |      0 |      0 |      0 |      1 |   1920 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      7 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     40 |    536 |sys_clk_s
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     63 |Hard_Ethernet_MAC/RxClientClk_0
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |Hard_Ethernet_MAC/TxClientClk_0
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      9 |      0 |      0 |      0 |      0 |      0 |     
 0 |      0 |      0 |      0 |      0 |     40 |    603 | Total 

--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |     60 |     60 |      0 |      0 |      0 |      0 |      2 |    640 |   1280 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |     20 |      0 |      0 |      0 |      0 |      0 |     24 |    235 |sys_clk_s
      3 |      0 |      0 |      0 |      0 |      8 |      0 |      0 |      1 |      0 |      1 |      0 |    122 |clk_200mhz_s
      1 |      0 |      0 |      0 |      0 |     27 |      0 |      0 |      0 |      0 |      0 |      0 |     92 |clk_200mhz_s90
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |proc_clk_s
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |ppc440_0_CPMINTERCONNECTCLK
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      5 |      0 |      0 |      0 |      0 |     55 |      0 |      0 |      3 |      0 |      1 |     24 |    449 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     10 |      0 |      0 |      0 |     40 |     40 |     16 |      1 |      0 |      0 |      1 |   1920 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |     32 |    725 |sys_clk_s
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |   
   0 |      0 |      0 |     16 |Hard_Ethernet_MAC/RxClientClk_0

      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      1 |Hard_Ethernet_MAC/TxClientClk_0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      2 |Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/tx_phy_clk_0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |temac_clk_s
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/rx_clk_0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |      0 |      0 |      0 |     32 |    744 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y3> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      0 |     60 |     60 |      0 |      0 |      0 |      0 |      2 |   1600 |   3200 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     18 |    355 |sys_clk_s
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      4 |    438 |clk_200mhz_s
      0 |      0 |      0 |      0 |      0 |     11 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/tx_phy_clk_0
      0 |      0 |      0 |      0 |     10 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/rx_clk_0_i
      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |clock_generator_0/clock_generator_0/PLL1_CLK_OUT<6>
      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |dcm_clk_s_bufg
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      2 |      0 |     10 |     11 |      0 |      0 |      0 |      0 |      2 |     22 |    793 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y3> 
 key resource utilizations (used/available): global-clocks - 2/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEM
AC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)

   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     10 |      0 |      0 |      0 |     40 |     40 |     16 |      1 |      0 |      0 |      1 |   1920 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     36 |    597 |sys_clk_s
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/tx_phy_clk_0
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     36 |    605 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------

NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.


# END of Global Clock Net Loads Distribution Report:
######################################################################################


Phase 7.30 (Checksum:646196d) REAL time: 1 mins 56 secs 

Phase 8.3
Phase 8.3 (Checksum:646196d) REAL time: 1 mins 56 secs 

Phase 9.5
Phase 9.5 (Checksum:646196d) REAL time: 1 mins 57 secs 

Phase 10.8

..............
...............
.
......................
.......
...
........................
..

..............
...............
..

...............

.............
..................

Phase 10.8 (Checksum:1f2d029a) REAL time: 2 mins 25 secs 

Phase 11.29
Phase 11.29 (Checksum:1f2d029a) REAL time: 2 mins 25 secs 

Phase 12.5
Phase 12.5 (Checksum:1f2d029a) REAL time: 2 mins 25 secs 

Phase 13.18

Phase 13.18 (Checksum:1f713482) REAL time: 3 mins 58 secs 

Phase 14.5

Phase 14.5 (Checksum:1f713482) REAL time: 3 mins 58 secs 

Phase 15.34
Phase 15.34 (Checksum:1f713482) REAL time: 3 mins 58 secs 

REAL time consumed by placer: 3 mins 59 secs 
CPU  time consumed by placer: 3 mins 33 secs 


Design Summary:
Number of errors:      0
Number of warnings:   47
Slice Logic Utilization:
  Number of Slice Registers:                 4,843 out of  20,480   23%
    Number used as Flip Flops:               4,839
    Number used as Latches:                      3
    Number used as Latch-thrus:                  1
  Number of Slice LUTs:                      4,510 out of  20,480   22%
    Number used as logic:                    4,260 out of  20,480   20%
      Number using O6 output only:           3,863
      Number using O5 output only:             106
      Number using O5 and O6:                  291
    Number used as Memory:                     156 out of   6,080    2%
      Number used as Shift Register:           156
        Number using O6 output only:           156
    Number used as exclusive route-thru:        94
  Number of route-thrus:                       207 out of  40,960    1%
    Number using O6 output only:               192
    Number using O5 output only:                 8
    Number using O5 and O6:                      7

Slice Logic Distribution:
  Number of occupied Slices:                 2,693 out of   5,120   52%
  Number of LUT Flip Flop pairs used:        6,694
    Number with an unused Flip Flop:         1,851 out of   6,694   27%
    Number with an unused LUT:               2,184 out of   6,694   32%
    Number of fully used LUT-FF pairs:       2,659 out of   6,694   39%
    Number of unique control sets:             706
    Number of slice register sites lost
      to control set restrictions:           1,550 out of  20,480    7%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       168 out of     360   46%
    IOB Flip Flops:                            248

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      24 out of      68   35%
    Number using BlockRAM only:                 23
    Number using FIFO only:                      1
    Total primitives used:
      Number of 36k BlockRAM used:              18
      Number of 18k BlockRAM used:               8
      Number of 36k FIFO used:                   1
    Total Memory used (KB):                    828 out of   2,448   33%
  Number of BUFG/BUFGCTRLs:                     13 out of      32   40%
    Number used as BUFGs:                       13
  Number of BUFIOs:                              4 out of      40   10%
  Number of PLL_ADVs:                            2 out of       2  100%
  Number of PPC440s:                             1 out of       1  100%
  Number of TEMACs:                              1 out of       2   50%

  Number of RPM macros:           32
Peak Memory Usage:  520 MB
Total REAL time to MAP completion:  4 mins 40 secs 
Total CPU time to MAP completion:   4 mins 7 secs 


Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par

# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#

Release 10.1.03 - par K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/10.1/EDK/data/parBmgr.acd> with local file
<c:/Xilinx/10.1/ISE/data/parBmgr.acd>



Constraints file: system.pcf.

Loading device for application Rf_Device from file '5vfx30t.nph' in environment c:\Xilinx\10.1\ISE;C:\Xilinx\10.1\EDK.

   "system" is an NCD, version 3.2, device xc5vfx30t, package ff665, speed -1


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


WARNING:Timing:3223 - Timing constraint TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP "TNM_RDEN_SEL_MUX" TO TIMEGRP
           "TNM_CLK0" TS_MC_CLK * 4; ignored during timing analysis.

INFO:Timing:3377 - Intersecting Constraints found and resolved.  For more information see the TSI report.

Device speed data version:  "PRODUCTION 1.64 2008-12-19".




Device Utilization Summary:

   Number of BUFGs                          13 out of 32     40%
   Number of BUFIOs                          4 out of 40     10%
   Number of FIFO36_72_EXPs                  1 out of 68      1%
   Number of IDELAYCTRLs                     4 out of 12     33%
      Number of LOCed IDELAYCTRLs            4 out of 4     100%

   Number of ILOGICs                        62 out of 400    15%
   Number of External IOBs                 168 out of 360    46%
      Number of LOCed IOBs                 168 out of 168   100%

   Number of IODELAYs                       51 out of 400    12%
   Number of JTAGPPCs                        1 out of 1     100%
   Number of OLOGICs                       131 out of 400    32%
   Number of PLL_ADVs                        2 out of 2     100%
   Number of PPC440s                         1 out of 1     100%
   Number of RAMB18X2s                       3 out of 68      4%
   Number of RAMB18X2SDPs                    2 out of 68      2%
   Number of RAMB36_EXPs                    18 out of 68     26%
   Number of TEMACs                          1 out of 2      50%
   Number of Slice Registers              4843 out of 20480  23%
      Number used as Flip Flops           4839
      Number used as Latches                 3
      Number used as LatchThrus              1

   Number of Slice LUTS                   4510 out of 20480  22%
   Number of Slice LUT-Flip Flop pairs    6694 out of 20480  32%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 25 secs 
Finished initial Timing Analysis.  REAL time: 25 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_1_port_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_port_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<0> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<1> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<2> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<3> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<4> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<5> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<6> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<7> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<8> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<9> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<10> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<11> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<12> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<13> has no load.  PAR will not
  
 attempt to route this signal.

WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<14> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<15> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<16> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<17> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<18> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<19> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<20> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<21> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<22> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<23> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<24> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<25> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<26> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<27> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<28> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<29> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<30> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<31> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<32> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<33> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<34> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<35> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<36> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<37> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<38> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<39> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<40
> has no load.  PAR will not
   attempt to route this signal.

WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<41> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<42> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<43> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<44> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<45> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<46> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<47> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<48> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<49> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<50> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<51> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<52> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<53> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<54> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<55> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<56> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<57> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<58> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<59> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<60> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<61> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<62> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<63> has no load.  PAR will not
   attempt to route this signal.
Starting Router

INFO:Route - One or more directed routing (DIRT) constraints generated for a specific device have been found. Note that
   DIRT strings are guaranteed to work only on the same device they were created for. If the DIRT constraints fail,
   verify that the same connectivity is available in the target device for this implementation. 


# of EXACT MODE DIRECTED ROUTING found:64, SUCCESS:0, FAILED:64


Phase 1: 32937 unrouted;       REAL time: 35 secs 


Phase 2: 27811 unrouted;       REAL time: 38 secs 


Phase 3: 9788 unrouted;       REAL time: 52 secs 


Phase 4: 9788 unrouted; (214230)      REAL time: 55 secs 


Phase 5: 9793 unrouted; (362)      REAL time: 57 secs 

Phase 6: 9793 unrouted; (362)      REAL time: 57 secs 


Phase 7: 0 unrouted; (362)      REAL time: 1 mins 17 secs 


Updating file: system.ncd with current fully routed design.

Phase 8: 0 unrouted; (362)      REAL time: 1 mins 21 secs 


Phase 9: 0 unrouted; (362)      REAL time: 1 mins 21 secs 


Phase 10: 0 unrouted; (0)      REAL time: 1 mins 36 secs 


Total REAL time to Router completion: 1 mins 37 secs 
Total CPU time to Router completion: 1 mins 26 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           sys_clk_s | BUFGCTRL_X0Y0| No   | 1953 |  0.495     |  2.023      |
+---------------------+--------------+------+------+------------+-------------+
|        clk_200mhz_s |BUFGCTRL_X0Y10| No   |  343 |  0.473     |  2.035      |
+---------------------+--------------+------+------+------------+-------------+
|      clk_200mhz_s90 |BUFGCTRL_X0Y13| No   |   89 |  0.149     |  1.914      |
+---------------------+--------------+------+------+------------+-------------+
|Hard_Ethernet_MAC/Rx |              |      |      |            |             |
|         ClientClk_0 |BUFGCTRL_X0Y31| No   |   34 |  0.449     |  2.018      |
+---------------------+--------------+------+------+------------+-------------+
|Hard_Ethernet_MAC/Tx |              |      |      |            |             |
|         ClientClk_0 |BUFGCTRL_X0Y18| No   |   13 |  0.335     |  2.014      |
+---------------------+--------------+------+------+------------+-------------+
|Hard_Ethernet_MAC/Ha |              |      |      |            |             |
|rd_Ethernet_MAC/V5HA |              |      |      |            |             |
|RD_SYS.I_TEMAC/tx_ph |              |      |      |            |             |
|             y_clk_0 |BUFGCTRL_X0Y23| No   |   16 |  0.376     |  2.015      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM_16Mx32/DD |              |      |
      |            |             |
|R2_SDRAM_16Mx32/u_dd |              |      |      |            |             |
|r2_top/u_mem_if_top/ |              |      |      |            |             |
|u_phy_top/u_phy_io/d |              |      |      |            |             |
|       elayed_dqs<1> |        IO Clk| No   |   18 |  0.080     |  0.404      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM_16Mx32/DD |              |      |      |            |             |
|R2_SDRAM_16Mx32/u_dd |              |      |      |            |             |
|r2_top/u_mem_if_top/ |              |      |      |            |             |
|u_phy_top/u_phy_io/d |              |      |      |            |             |
|       elayed_dqs<2> |        IO Clk| No   |   18 |  0.069     |  0.393      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM_16Mx32/DD |              |      |      |            |             |
|R2_SDRAM_16Mx32/u_dd |              |      |      |            |             |
|r2_top/u_mem_if_top/ |              |      |      |            |             |
|u_phy_top/u_phy_io/d |              |      |      |            |             |
|       elayed_dqs<3> |        IO Clk| No   |   18 |  0.021     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM_16Mx32/DD |              |      |      |            |             |
|R2_SDRAM_16Mx32/u_dd |              |      |      |            |             |
|r2_top/u_mem_if_top/ |              |      |      |            |             |
|u_phy_top/u_phy_io/d |              |      |      |            |             |
|       elayed_dqs<0> |        IO Clk| No   |   18 |  0.079     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|         temac_clk_s |BUFGCTRL_X0Y26| No   |    2 |  0.000     |  2.009      |
+---------------------+--------------+------+------+------------+-------------+
|Hard_Ethernet_MAC/Ha |              |      |      |            |             |
|rd_Ethernet_MAC/V5HA |              |      |      |            |             |
|RD_SYS.I_TEMAC/rx_cl |              |      |      |            |             |
|               k_0_i |BUFGCTRL_X0Y16| No   |   11 |  0.075     |  2.003      |
+---------------------+--------------+------+------+------------+-------------+
|ppc440_0_CPMINTERCON |              |      |      |            |             |
|             NECTCLK |BUFGCTRL_X0Y11| No   |    1 |  0.000     |  1.736      |
+---------------------+--------------+------+------+------------+-------------+
|          proc_clk_s | BUFGCTRL_X0Y6| No   |    1 |  0.000     |  1.736      |
+---------------------+--------------+------+------+------------+-------------+
|Hard_Ethernet_MAC/Ha |              |      |      |            |             |
|rd_Ethernet_MAC/I_RX |              |      |      |            |             |
|0/I_RX_TEMAC_IF/rx_p |              |      |      |            |             |
|           ckt_valid |         Local|      |   51 |  0.000     |  1.002      |
+---------------------+--------------+------+------+------------+-------------+
|RS232/RS232/XUART_I_ |              |      |      |            |             |
|1/UART16550_I_1/lsr2 |              |      |      |            |             |
|         _rst_or0000 |         Local|      |    1 |  0.000     |  0.474      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_cntlr_0_0_JT |              |      |      |            |             |
|            GC405TCK |         Local|      |    1 |  0.000     |  1.526      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.


Timing Score: 0

INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the constraint does not cover any paths or that it has no
   requested value.
Number of Timing Constraints that were not applied: 6

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP   |     0.034ns|     4.966ns|       0|           0
  L0_CLK_OUT_3_ = PERIOD TIMEGRP         "c | HOLD    |     0.071ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |         |            |            |        |            
  LK_OUT_3_" TS_sys_clk_pin /         2 HIG |         |            |            |        |            
  H 50%                                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_v5_emac_v1_3_single_gmii_client_clk_tx | SETUP   |     0.123ns|     7.577ns|       0|           0
  0 = PERIOD TIMEGRP         "v5_emac_v1_3_ | HOLD    |     0.477ns|            |       0|           0
  single_gmii_client_clk_tx0" 7.7 ns HIGH 5 |         |            |            |        |            
  0%                                        |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP   |     0.137ns|     9.863ns|       0|           0
  L0_CLK_OUT_2_ = PERIOD TIMEGRP         "c | HOLD    |     0.159ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |         |            |            |        |            
  LK_OUT_2_" TS_sys_clk_pin         HIGH 50 |         |            |            |        |            
  %                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_v5_emac_v1_3_single_gmii_clk_phy_rx0 = | SETUP   |     0.138ns|     7.562ns|       0|           0
   PERIOD TIMEGRP         "v5_emac_v1_3_sin | HOLD    |     4.703ns|            |       0|           0
  gle_gmii_clk_phy_rx0" 7.7 ns HIGH 50%     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP   |     0.406ns|     4.458ns|       0|           0
  L0_CLK_OUT_4_ = PERIOD TIMEGRP         "c | HOLD    |     0.343ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |         |            |            |        |            
  LK_OUT_4_" TS_sys_clk_pin /         2 PHA |         |            |            |        |            
  SE 1.25 ns HIGH 50%                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_ | SETUP   |     0.797ns|     2.603ns|       0|           0
  CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"       | HOLD    |     1.078ns|            |       0|           0
     3.4 ns                                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_LL_CLK_2_RX_CLIENT_CLK = MAXDELAY FROM | SETUP   |     1.126ns|     6.874ns|       0|           0
   TIMEGRP "LLCLK" TO TIMEGRP         "clk_ | HOLD  
  |     0.453ns|            |       0|           0

  client_rx0" 8 ns DATAPATHONLY             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP   |     1.561ns|     6.439ns|       0|           0
  L1_CLK_OUT_0_ = PERIOD TIMEGRP         "c | HOLD    |     2.062ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL1_C |         |            |            |        |            
  LK_OUT_0_" TS_sys_clk_pin /         1.25  |         |            |            |        |            
  HIGH 50%                                  |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_v5_emac_v1_3_single_gmii_client_clk_rx | SETUP   |     1.675ns|     6.025ns|       0|           0
  0 = PERIOD TIMEGRP         "v5_emac_v1_3_ | HOLD    |     0.371ns|            |       0|           0
  single_gmii_client_clk_rx0" 7.7 ns HIGH 5 |         |            |            |        |            
  0%                                        |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_LL_CLK_2_TX_CLIENT_CLK = MAXDELAY FROM | SETUP   |     2.292ns|     5.708ns|       0|           0
   TIMEGRP "LLCLK" TO TIMEGRP         "clk_ | HOLD    |     0.610ns|            |       0|           0
  client_tx0" 8 ns DATAPATHONLY             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_TX_CLIENT_CLK_2_LL_CLK = MAXDELAY FROM | SETUP   |     5.417ns|     4.583ns|       0|           0
   TIMEGRP "clk_client_tx0" TO TIMEGRP      | HOLD    |     0.492ns|            |       0|           0
      "LLCLK" 10 ns DATAPATHONLY            |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_RX_CLIENT_CLK_2_LL_CLK = MAXDELAY FROM | SETUP   |     7.587ns|     2.413ns|       0|           0
   TIMEGRP "clk_client_rx0" TO TIMEGRP      | HOLD    |     0.354ns|            |       0|           0
      "LLCLK" 10 ns DATAPATHONLY            |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FRO | SETUP   |    25.678ns|     4.322ns|       0|           0
  M TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO      | HOLD    |     0.236ns|            |       0|           0
      TIMEGRP "TNM_CLK90" TS_MC_CLK * 4     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM | SETUP   |    26.403ns|     3.597ns|       0|           0
   TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO       | HOLD    |     0.371ns|            |       0|           0
     TIMEGRP "TNM_CLK0" TS_MC_CLK * 4       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "T | SETUP   |    28.032ns|     1.968ns|       0|           0
  NM_GATE_DLY" TO TIMEGRP "TNM_CLK0"        | HOLD    |     0.075ns|            |       0|           0
    TS_MC_CLK * 4                           |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "T | SETUP   |    28.086ns|     1.914ns|       0|           0
  NM_RDEN_DLY" TO TIMEGRP "TNM_CLK0"        | HOLD    |     0.097ns|            |       0|           0
    TS_MC_CLK * 4                           |         |            |           
 |        |            

------------------------------------------------------------------------------------------------------
  TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGR | SETUP   |    28.121ns|     1.879ns|       0|           0
  P "TNM_CAL_RDEN_DLY" TO TIMEGRP         " | HOLD    |     0.068ns|            |       0|           0
  TNM_CLK0" TS_MC_CLK * 4                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  PATH "TS_SYS_2_TXPHY_path" TIG            | MAXDELAY|         N/A|     7.874ns|     N/A|           0
------------------------------------------------------------------------------------------------------
  TS_v5_emac_v1_3_single_gmii_phy_clk_tx0 = | N/A     |         N/A|         N/A|     N/A|         N/A
   PERIOD TIMEGRP         "v5_emac_v1_3_sin |         |            |            |        |            
  gle_gmii_phy_clk_tx0" 7.7 ns HIGH 50%     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGR | N/A     |         N/A|         N/A|     N/A|         N/A
  P "TNM_RDEN_SEL_MUX" TO TIMEGRP         " |         |            |            |        |            
  TNM_CLK0" TS_MC_CLK * 4                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | N/A     |         N/A|         N/A|     N/A|         N/A
  L0_CLK_OUT_0_ = PERIOD TIMEGRP         "c |         |            |            |        |            
  lock_generator_0_clock_generator_0_PLL0_C |         |            |            |        |            
  LK_OUT_0_" TS_sys_clk_pin /         4 HIG |         |            |            |        |            
  H 50%                                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | N/A     |         N/A|         N/A|     N/A|         N/A
  L0_CLK_OUT_1_ = PERIOD TIMEGRP         "c |         |            |            |        |            
  lock_generator_0_clock_generator_0_PLL0_C |         |            |            |        |            
  LK_OUT_1_" TS_sys_clk_pin /         2 HIG |         |            |            |        |            
  H 50%                                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_MC_CLK = PERIOD TIMEGRP "mc_clk" 7.5 n | N/A     |         N/A|         N/A|     N/A|         N/A
  s HIGH 50%                                |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | N/A     |         N/A|         N/A|     N/A|         N/A
  pin" 10 ns HIGH 50%                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------
+-------------+-------------+

|TS_sys_clk_pin                 |     10.000ns|          N/A|      9.932ns|            0|            0|            0|       104722|
| TS_clock_generator_0_clock_gen|      8.000ns|      6.439ns|          N/A|            0|            0|           20|            0|
| erator_0_PLL1_CLK_OUT_0_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
| erator_0_PLL0_CLK_OUT_0_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|          N/A|          N/A|            0|            0|            0|            0|
| erator_0_PLL0_CLK_OUT_1_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     10.000ns|      9.863ns|          N/A|            0|            0|       100424|            0|
| erator_0_PLL0_CLK_OUT_2_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      4.966ns|          N/A|            0|            0|         3939|            0|
| erator_0_PLL0_CLK_OUT_3_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      4.458ns|          N/A|            0|            0|          339|            0|
| erator_0_PLL0_CLK_OUT_4_      |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_MC_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_MC_CLK                      |      7.500ns|          N/A|      1.081ns|            0|            0|            0|          173|
| TS_MC_PHY_INIT_DATA_SEL_0     |     30.000ns|      3.597ns|          N/A|            0|            0|           21|            0|
| TS_MC_PHY_INIT_DATA_SEL_90    |     30.000ns|      4.322ns|          N/A|            0|            0|          122|            0|
| TS_MC_GATE_DLY                |     30.000ns|      1.968ns|          N/A|            0|            0|           20|            0|
| TS_MC_RDEN_DLY                |     30.000ns|      1.914ns|          N/A|            0|            0|            5|            0|
| TS_MC_CAL_RDEN_DLY            |     30.000ns|      1.879ns|          N/A|            0|            0|            5|            0|
| TS_MC_RDEN_SEL_MUX            |     30.000ns|          N/A|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


Generating Pad Report.


All signals are completely routed.

WARNING:Par:283 - There are 66 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Loading device for application Rf_Device from file '5vlx50t.nph' in environment c:\Xilinx\10.1\ISE;C:\Xilinx\10.1\EDK.

INFO:ParHelpers:197 - Number of "Exact" mode Directed Routing Constraints: 64
WARNING:ParHelpers:198 - One or more "EXACT" mode Directed Routing constrained net(s) were not successfully routed
   according to the constraint(s). The router attempted to route the net(s) without regard to the constraint. The number
   of nets found with Directed Routing Constraints: 64, number successfully routed using the constraints: 0, number
   failed: 64. The failed nets are listed below. Please use FPGA Editor to determine the cause of the failure.
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/stg1_out_rise_0m
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/stg1_out_fall_0m
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/stg1_out_fall_0s
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/stg1_out_rise_0s
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/stg1_out_fall_0s
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/stg1_out_rise_0s
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/stg1_out_fall_0s
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/stg1_out_rise_0s
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/stg1_out_rise_0m
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/stg1_out_fall_0m
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/stg1_out_fall_0s
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/stg1_out_rise_0s
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/stg1_out_fall_0s
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/stg1_out_rise_0s
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/stg1_out_rise_0m
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/stg1_out_fall_0m
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/stg1_out_fall_0s
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/stg1_out_rise_0s
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/stg1_out_fall_0s
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/stg1_out_rise_0s
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/stg1_out_fall_0s
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/stg1_out_rise_0s
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/stg1_out_rise_0m
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/stg1_out_fall_0m
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/stg1_out_fall_0s
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/stg1_out_rise_0s
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/stg1_out_rise_0m
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/stg1_out_fall_0m
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/stg1_out_fall_0s
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem
_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/stg1_out_rise_0s

	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/stg1_out_rise_0m
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/stg1_out_fall_0m
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/stg1_out_fall_0s
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/stg1_out_rise_0s
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/stg1_out_rise_0m
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/stg1_out_fall_0m
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/stg1_out_rise_0m
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/stg1_out_fall_0m
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/stg1_out_fall_0s
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/stg1_out_rise_0s
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/stg1_out_rise_0m
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/stg1_out_fall_0m
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/stg1_out_fall_0s
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/stg1_out_rise_0s
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/stg1_out_rise_0m
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/stg1_out_fall_0m
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/stg1_out_rise_0m
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/stg1_out_fall_0m
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/stg1_out_rise_0m
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/stg1_out_fall_0m
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/stg1_out_fall_0s
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/stg1_out_rise_0s
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/stg1_out_rise_0m
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/stg1_out_fall_0m
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/stg1_out_rise_0m
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/stg1_out_fall_0m
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/stg1_out_rise_0m
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/stg1_out_fall_0m
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/stg1_out_rise_0m
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/stg1_out_fall_0m
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/stg1_out_rise_0m
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/stg1_out_fall_0m
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/stg1_out_fall_0s
	Net DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/stg1_ou
t_rise_0s

Total REAL time to PAR completion: 2 mins 9 secs 
Total CPU time to PAR completion: 1 mins 36 secs 

Peak Memory Usage:  450 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 70
Number of info messages: 4

Writing design to file system.ncd




PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#

Release 10.1.03 - Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <C:/Xilinx/10.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vfx30t.nph' in environment
c:\Xilinx\10.1\ISE;C:\Xilinx\10.1\EDK.

   "system" is an NCD, version 3.2, device xc5vfx30t, package ff665, speed -1

WARNING:Timing:3223 - Timing constraint TS_MC_RDEN_SEL_MUX = MAXDELAY FROM
   TIMEGRP "TNM_RDEN_SEL_MUX" TO TIMEGRP
           "TNM_CLK0" TS_MC_CLK * 4; ignored during timing analysis.

INFO:Timing:3377 - Intersecting Constraints found and resolved.  For more
   information see the TSI report.

--------------------------------------------------------------------------------
Release 10.1.03 Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vfx30t,-1 (PRODUCTION 1.64 2008-12-19, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 105663 paths, 0 nets, and 28328 connections

Design statistics:
   Minimum period:   9.863ns (Maximum frequency: 101.389MHz)
   Maximum path delay from/to any node:   6.874ns


Analysis completed Tue Apr 05 10:51:25 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 1
Number of info messages: 3
Total time: 25 secs 


xflow done!
touch __xps/system_routed

xilperl C:/Xilinx/10.1/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par

Analyzing implementation/system.par

*********************************************
Running Bitgen..
*********************************************

cd implementation; bitgen -w -f bitgen.ut system

Release 10.1.03 - Bitgen K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

PMSPEC -- Overriding Xilinx file <C:/Xilinx/10.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>

Loading device for application Rf_Device from file '5vfx30t.nph' in environment
c:\Xilinx\10.1\ISE;C:\Xilinx\10.1\EDK.

   "system" is an NCD, version 3.2, device xc5vfx30t, package ff665, speed -1

Opened constraints file system.pcf.

Tue Apr 05 10:51:39 2011

Running DRC.

WARNING:PhysDesignRules:372 - Gated clock. Clock net
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/rx_pckt_valid is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   RS232/RS232/XUART_I_1/UART16550_I_1/lsr2_rst_or0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <xps_bram_if_cntlr_1_port_BRAM_Addr<31>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <xps_bram_if_cntlr_1_port_BRAM_Addr<30>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/
   u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin
   of IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/
   u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used
   for the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/
   u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin
   of IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/
   u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used
   for the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.

WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/
   u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin
   of IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/
   u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used
   for the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/
   u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin
   of IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/
   u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used
   for the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
DRC detected 0 errors and 12 warnings.  Please see the previously displayed
individual error or warning messages for more details.

Creating bit map...

Saving bit stream in "system.bit".

Bitstream generation is complete.

*********************************************

Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc440_0 TestApp_Memory/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit


bitinit version Xilinx EDK 10.1.03 Build EDK_K_SP3.6
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor ppc440_0
  (0b0000000000-0b0011111111) ppc440_0	
  (0000000000-0x03ffffff) DDR2_SDRAM_16Mx32	ppc440_0_PPC440MC
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81420000-0x8142ffff) DIP_Switches_8Bit	plb_v46_0
  (0x81440000-0x8144ffff) Push_Buttons_3Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x81c00000-0x81c0ffff) Hard_Ethernet_MAC	plb_v46_0
  (0x83a00000-0x83a0ffff) xps_timebase_wdt_1	plb_v46_0
  (0x83c00000-0x83c0ffff) xps_timer_1	plb_v46_0
  (0x83e00000-0x83e0ffff) RS232	plb_v46_0
  (0x86000000-0x87ffffff) FLASH_8Mx16	plb_v46_0
  (0xffff0000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0

Initializing Memory...
Checking ELFs associated with PPC440 instance ppc440_0 for overlap...


Analyzing file TestApp_Memory/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"TestApp_Memory/executable.elf" tag ppc440_0  -o b implementation/download.bit 

Memory Initialization completed successfully.




Done!

At Local date and time: Tue Apr 05 10:58:02 2011
 make -f system.make init_bram started...

make: Nothing to be done for `init_bram'.



Done!

At Local date and time: Tue Apr 05 10:58:23 2011
 make -f system.make download started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 10.1.03 - iMPACT K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.

 Driver windrvr6.sys version = 10.2.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_xlp.sys found.

 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1029.
File version of c:/Xilinx/10.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
Downloading c:/Xilinx/10.1/ISE/data/xusb_xlp.hex.

Downloaded firmware version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc5vfx30t, Version : 6

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/10.1/ISE/virtex5/data/xc5vfx30t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...

INFO:iMPACT:501 - '1': Added Device xc5vfx30t successfully.

done.
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 33000000.
Validating chain...
Boundary-scan chain validated successfully.
1: Device Temperature: Current Reading: -273.00 C
1: VCCINT Supply: Current Reading:   0.000 V
1: VCCAUX Supply: Current Reading:   0.000 V

INFO:iMPACT:501 - '1': Added Device xc5vfx30t successfully.

'1': Programming device...

 Match_cycle = NoWait.
Match cycle: NoWait
done.
'1': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1000 0000 0000 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.

Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         0
SPI Flash Type[23] Select                         :         0
SPI Flash Type[24] Select                         :         0
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = NoWait.
Match cycle: NoWait
'1': Programmed successfully.
Elapsed time =      3 sec.

INFO:iMPACT - '1': Checking done pin....done.



Done!

At Local date and time: Tue Apr 05 11:06:26 2011
 make -f system.make download started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 10.1.03 - iMPACT K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0.
 WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_xlp.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.

 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1029.
File version of c:/Xilinx/10.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
Downloading c:/Xilinx/10.1/ISE/data/xusb_xlp.hex.
Downloaded firmware version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc5vfx30t, Version : 6

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/10.1/ISE/virtex5/data/xc5vfx30t.bsd...
INFO:iMPACT:501 - '1': Added Device xc5vfx30t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...

done.
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 33000000.
Validating chain...
Boundary-scan chain validated successfully.
1: Device Temperature: Current Reading: -273.00 C
1: VCCINT Supply: Current Reading:   0.000 V
1: VCCAUX Supply: Current Reading:   0.000 V

INFO:iMPACT:501 - '1': Added Device xc5vfx30t successfully.

'1': Programming device...

 Match_cycle = NoWait.
Match cycle: NoWait
done.
'1': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         0
SPI Flash Type[23] Select                         :         0
SPI Flash Type[24] Select                         :         0
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = NoWait.
Match cycle: NoWait
'1': Programmed successfully.
Elapsed time =      4 sec.

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1000 0000 0000 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT - '1': Checking done pin....done.



Done!

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
Saved project XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
Generating Block Diagram : \\aristoteles\kimei\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux_platform\blkdiagram\system.html...

Generated --- system.svg

Block diagram generated.

Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

At Local date and time: Tue Apr 05 13:38:21 2011
 make -f system.make download started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 10.1.03 - iMPACT K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.

 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_xlp.sys found.

 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.

 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.

 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1029.
File version of c:/Xilinx/10.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
Downloading c:/Xilinx/10.1/ISE/data/xusb_xlp.hex.
Downloaded firmware version = 1303.

PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Unknown , Version : 12

INFO:iMPACT:1588 - '1':The part does not appear to be Xilinx Part.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Unknown 
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.

done.

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/10.1/ISE/virtex5/data/xc5vfx30t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Elapsed time =      0 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xc5vfx30t successfully.
INFO:iMPACT:2488 - The operation did not complete successfully.

make: *** [download] Error 1



Done!

At Local date and time: Tue Apr 05 13:39:04 2011
 make -f system.make init_bram started...

make: Nothing to be done for `init_bram'.



Done!

At Local date and time: Tue Apr 05 13:39:20 2011
 make -f system.make init_bram started...

make: Nothing to be done for `init_bram'.



Done!

At Local date and time: Tue Apr 05 13:39:38 2011
 make -f system.make download started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 10.1.03 - iMPACT K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.

Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_xlp.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.

Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/10.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Unknown , Version : 12

INFO:iMPACT:1588 - '1':The part does not appear to be Xilinx Part.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...

done.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Elapsed time =      0 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/10.1/ISE/virtex5/data/xc5vfx30t.bsd...
INFO:iMPACT:501 - '1': Added Device xc5vfx30t successfully.
INFO:iMPACT:2488 - The operation did not complete successfully.

make: *** [download] Error 1



Done!

At Local date and time: Tue Apr 05 13:40:09 2011
 make -f system.make download started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 10.1.03 - iMPACT K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_xlp.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.

 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/10.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc5vfx30t, Version : 6

----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/10.1/ISE/virtex5/data/xc5vfx30t.bsd...
INFO:iMPACT:501 - '1': Added Device xc5vfx30t successfully.

done.
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 33000000.
Validating chain...
Boundary-scan chain validated successfully.
1: Device Temperature: Current Reading: -273.00 C
1: VCCINT Supply: Current Reading:   0.000 V
1: VCCAUX Supply: Current Reading:   0.000 V

INFO:iMPACT:501 - '1': Added Device xc5vfx30t successfully.

'1': Programming device...

 Match_cycle = NoWait.
Match cycle: NoWait
done.
'1': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         0
SPI Flash Type[23] Select                         :         0
SPI Flash Type[24] Select                         :         0
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = NoWait.
Match cycle: NoWait
'1': Programmed successfully.
Elapsed time =      4 sec.

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1000 0000 0000 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT - '1': Checking done pin....done.



Done!

At Local date and time: Tue Apr 05 13:41:07 2011
 make -f system.make download started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 10.1.03 - iMPACT K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_xlp.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/10.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc5vfx30t, Version : 6

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/10.1/ISE/virtex5/data/xc5vfx30t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...

INFO:iMPACT:501 - '1': Added Device xc5vfx30t successfully.

done.
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 33000000.
Validating chain...
Boundary-scan chain validated successfully.
1: Device Temperature: Current Reading: -273.00 C
1: VCCINT Supply: Current Reading:   0.000 V
1: VCCAUX Supply: Current Reading:   0.000 V

INFO:iMPACT:501 - '1': Added Device xc5vfx30t successfully.

'1': Programming device...

 Match_cycle = NoWait.
Match cycle: NoWait
done.
'1': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         0
SPI Flash Type[23] Select                         :         0
SPI Flash Type[24] Select                         :         0
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = NoWait.
Match cycle: NoWait

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1000 0000 0000 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT - '1': Checking done pin....done.

'1': Programmed successfully.
Elapsed time =      4 sec.



Done!

At Local date and time: Tue Apr 05 13:41:49 2011
 make -f system.make download started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 10.1.03 - iMPACT K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_xlp.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.

 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/10.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Unknown , Version : 15

INFO:iMPACT:1588 - '1':The part does not appear to be Xilinx Part.

----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.

done.

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/10.1/ISE/virtex5/data/xc5vfx30t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 33000000.
Validating chain...
Boundary-scan chain validated successfully.
1: Device Temperature: Current Reading: -273.00 C
1: VCCINT Supply: Current Reading:   0.000 V
1: VCCAUX Supply: Current Reading:   0.000 V

INFO:iMPACT:501 - '1': Added Device xc5vfx30t successfully.

'1': Programming device...

 Match_cycle = NoWait.
Match cycle: NoWait
done.
'1': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         0
SPI Flash Type[23] Select                         :         0
SPI Flash Type[24] Select                         :         0
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = NoWait.
Match cycle: NoWait
'1': Programmed successfully.
Elapsed time =      4 sec.

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1000 0000 0000 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT - '1': Checking done pin....done.



Done!

At Local date and time: Tue Apr 05 13:42:13 2011
 make -f system.make download started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 10.1.03 - iMPACT K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.

Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_xlp.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/10.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Unknown , Version : 12

INFO:iMPACT:1588 - '1':The part does not appear to be Xilinx Part.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Unknown 
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.

done.

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/10.1/ISE/virtex5/data/xc5vfx30t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Elapsed time =      0 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xc5vfx30t successfully.
INFO:iMPACT:2488 - The operation did not complete successfully.

make: *** [download] Error 1



Done!

At Local date and time: Tue Apr 05 13:51:25 2011
 make -f system.make download started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 10.1.03 - iMPACT K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_xlp.sys found.
 Driver version: src=1029, dest=1029.

 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/10.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents ....done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.

ERROR:iMPACT:585 - A problem may exist in the hardware configuration.
   	Check that the cable, scan chain, and power connections are intact,
   	that the specified scan chain configuration matches the actual hardware, and
   	 that the power supply is adequate and delivering the correct voltage.
ERROR:iMPACT:589 - No devices on chain, can't assign file 

make: *** [download] Error 1



Done!

At Local date and time: Tue Apr 05 13:52:07 2011
 make -f system.make download started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 10.1.03 - iMPACT K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.

Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_xlp.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.

 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/10.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents ....done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.

ERROR:iMPACT:585 - A problem may exist in the hardware configuration.
   	Check that the cable, scan chain, and power connections are intact,
   	that the specified scan chain configuration matches the actual hardware, and
   	 that the power supply is adequate and delivering the correct voltage.
ERROR:iMPACT:589 - No devices on chain, can't assign file 

make: *** [download] Error 1



Done!

At Local date and time: Tue Apr 05 13:52:23 2011
 make -f system.make download started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 10.1.03 - iMPACT K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_xlp.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/10.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents ....done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.

ERROR:iMPACT:585 - A problem may exist in the hardware configuration.
   	Check that the cable, scan chain, and power connections are intact,
   	that the specified scan chain configuration matches the actual hardware, and
   	 that the power supply is adequate and delivering the correct voltage.
ERROR:iMPACT:589 - No devices on chain, can't assign file 

make: *** [download] Error 1



Done!

At Local date and time: Tue Apr 05 14:05:57 2011
 make -f system.make download started...


*********************************************
Downloading Bitstream onto the target board

*********************************************
impact -batch etc/download.cmd

Release 10.1.03 - iMPACT K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_xlp.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.

 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1029.
File version of c:/Xilinx/10.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
Downloading c:/Xilinx/10.1/ISE/data/xusb_xlp.hex.

Downloaded firmware version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc5vfx30t, Version : 6
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/10.1/ISE/virtex5/data/xc5vfx30t.bsd...
INFO:iMPACT:501 - '1': Added Device xc5vfx30t successfully.

done.
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 33000000.
Validating chain...
Boundary-scan chain validated successfully.

INFO:iMPACT:501 - '1': Added Device xc5vfx30t successfully.

1: Device Temperature: Current Reading: -273.00 C
1: VCCINT Supply: Current Reading:   0.000 V
1: VCCAUX Supply: Current Reading:   0.000 V
'1': Programming device...

 Match_cycle = NoWait.
Match cycle: NoWait
done.
'1': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1000 0000 0000 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT - '1': Checking done pin....done.

System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         0
SPI Flash Type[23] Select                         :         0
SPI Flash Type[24] Select                         :         0
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = NoWait.
Match cycle: NoWait
'1': Programmed successfully.
Elapsed time =      4 sec.



Done!

At Local date and time: Tue Apr 05 14:22:28 2011
 make -f system.make download started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 10.1.03 - iMPACT K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_xlp.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/10.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Unknown 
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Unknown 
----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'5': : Manufacturer's ID =Unknown 
----------------------------------------------------------------------
----------------------------------------------------------------------
'6': : Manufacturer's ID =Unknown 
----------------------------------------------------------------------
----------------------------------------------------------------------
'7': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'8': : Manufacturer's ID =Unknown 
----------------------------------------------------------------------
----------------------------------------------------------------------
'9': : Manufacturer's ID =Unknown 
----------------------------------------------------------------------
----------------------------------------------------------------------
'10': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'11': : Manufacturer's ID =Unknown 
----------------------------------------------------------------------
----------------------------------------------------------------------
'12': : Manufacturer's ID =Unknown 
----------------------------------------------------------------------
----------------------------------------------------------------------
'13': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'14': : Manufacturer's ID =Unknown 
----------------------------------------------------------------------
----------------------------------------------------------------------
'15': : Manufacturer's ID =Unknown 
----------------------------------------------------------------------
----------------------------------------------------------------------
'16': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'17': : Manufacturer's ID =Unknown 
----------------------------------------------------------------------
----------------------------------------------------------------------
'18': : Manufacturer's ID =Unknown 
----------------------------------------------------------------------
----------------------------------------------------------------------
'19': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'20': : Manufacturer's ID =Unknown 
----------------------------------------------------------------------
----------------------------------------------------------------------
'21': : Manufacturer's ID =Unknown 
----------------------------------------------------------------------
----------------------------------------------------------------------
'22': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'23': : Manufacturer's ID =Unknown 
----------------------------------------------------------------------
----------------------------------------------------------------------
'24': : Manufacturer's ID =Unknown 
----------------------------------------------------------------------
----------------------------------------------------------------------
'25': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'26': : Manufacturer's ID =Unknown 
----------------------------------------------------------------------
----------------------------------------------------------------------
'27': : Manufacturer's ID =Unknown 
----------------------------------------------------------------------
----------------------------------------------------------------------
'28': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'29': : Manufacturer's ID =Unknown 
----------------------------------------------------------------------
----------------------------------------------------------------------
'30': : Manufacturer's ID =Unknown 
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
INFO:iMPACT - iMPACT quit the Identify Chain because it detects there are
   at least 30 'UNKNOWN' type devices on the chain.
   Please check the hardware settings and retry!
ERROR:iMPACT:589 - No devices on chain, can't assign file 

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Elapsed time =      2 sec.
Elapsed time =      0 sec.

make: *** [download] Error 1



Done!

At Local date and time: Tue Apr 05 14:27:43 2011
 make -f system.make download started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 10.1.03 - iMPACT K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_xlp.sys found.

 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/10.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc5vfx30t, Version : 6

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/10.1/ISE/virtex5/data/xc5vfx30t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...

INFO:iMPACT:501 - '1': Added Device xc5vfx30t successfully.

done.
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 33000000.
Validating chain...
Boundary-scan chain validated successfully.
1: Device Temperature: Current Reading: -273.00 C
1: VCCINT Supply: Current Reading:   0.000 V
1: VCCAUX Supply: Current Reading:   0.000 V

INFO:iMPACT:501 - '1': Added Device xc5vfx30t successfully.

'1': Programming device...

 Match_cycle = NoWait.
Match cycle: NoWait
done.
'1': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         0
SPI Flash Type[23] Select                         :         0
SPI Flash Type[24] Select                         :         0
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = NoWait.
Match cycle: NoWait
'1': Programmed successfully.
Elapsed time =      4 sec.

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1000 0000 0000 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT - '1': Checking done pin....done.



Done!

At Local date and time: Tue Apr 05 16:14:29 2011
 make -f system.make download started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 10.1.03 - iMPACT K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_xlp.sys found.
 Driver version: src=1029, dest=1029.

 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1029.
File version of c:/Xilinx/10.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
Downloading c:/Xilinx/10.1/ISE/data/xusb_xlp.hex.

Downloaded firmware version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents ....done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.

ERROR:iMPACT:585 - A problem may exist in the hardware configuration.
   	Check that the cable, scan chain, and power connections are intact,
   	that the specified scan chain configuration matches the actual hardware, and
   	 that the power supply is adequate and delivering the correct voltage.
ERROR:iMPACT:589 - No devices on chain, can't assign file 

make: *** [download] Error 1



Done!

At Local date and time: Tue Apr 05 16:23:01 2011
 make -f system.make download started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 10.1.03 - iMPACT K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.

Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_xlp.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.

 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/10.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc5vfx30t, Version : 6

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/10.1/ISE/virtex5/data/xc5vfx30t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...

INFO:iMPACT:501 - '1': Added Device xc5vfx30t successfully.

done.
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 33000000.
Validating chain...
Boundary-scan chain validated successfully.
1: Device Temperature: Current Reading: -273.00 C
1: VCCINT Supply: Current Reading:   0.000 V
1: VCCAUX Supply: Current Reading:   0.000 V

INFO:iMPACT:501 - '1': Added Device xc5vfx30t successfully.

'1': Programming device...

 Match_cycle = NoWait.
Match cycle: NoWait
done.
'1': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1000 0000 0000 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT - '1': Checking done pin....done.

System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         0
SPI Flash Type[23] Select                         :         0
SPI Flash Type[24] Select                         :         0
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = NoWait.
Match cycle: NoWait
'1': Programmed successfully.
Elapsed time =      4 sec.



Done!

At Local date and time: Tue Apr 05 16:23:25 2011
 make -f system.make download started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 10.1.03 - iMPACT K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.

Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_xlp.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.

 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/10.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents ....done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.

ERROR:iMPACT:585 - A problem may exist in the hardware configuration.
   	Check that the cable, scan chain, and power connections are intact,
   	that the specified scan chain configuration matches the actual hardware, and
   	 that the power supply is adequate and delivering the correct voltage.
ERROR:iMPACT:589 - No devices on chain, can't assign file 

make: *** [download] Error 1



Done!

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
Saved project XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
XMP file "system.xmp" could not be opened for wrSaved project XMP file
MSS fiSaved MSS file
No changes to be saved in XMP file
n_git_linux_edk10_1_3\v5fx30t_linu
x_platform\system.mss" could not be opened for writing
Saved MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

At Local date and time: Fri Apr 08 13:56:10 2011
 make -f system.make init_bram started...

*********************************************

Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc5vfx30tff665-1  system.mss

libgen
Xilinx EDK 10.1.03 Build EDK_K_SP3.6
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.


Command Line: libgen -mhs system.mhs -p xc5vfx30tff665-1 system.mss 


Output Directory (-od)		:
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\
Part (-p)			: virtex5

Software Specification file	: system.mss


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc440_0
  (0b0000000000-0b0011111111) ppc440_0	
  (0000000000-0x03ffffff) DDR2_SDRAM_16Mx32	ppc440_0_PPC440MC
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81420000-0x8142ffff) DIP_Switches_8Bit	plb_v46_0
  (0x81440000-0x8144ffff) Push_Buttons_3Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x81c00000-0x81c0ffff) Hard_Ethernet_MAC	plb_v46_0
  (0x83a00000-0x83a0ffff) xps_timebase_wdt_1	plb_v46_0
  (0x83c00000-0x83c0ffff) xps_timer_1	plb_v46_0
  (0x83e00000-0x83e0ffff) RS232	plb_v46_0
  (0x86000000-0x87ffffff) FLASH_8Mx16	plb_v46_0
  (0xffff0000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0

Check platform address map ...


Computing clock values...
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT0. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT1. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT2. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT2. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT2. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT2. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT4. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT2. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT2. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT2. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT2. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT2. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT2. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT2. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT2. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT2. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT5. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT2. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT2. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT2. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT2. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT2. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT2. Clock DRCs will not be performed on this core and cores
   connected to it. 

Overriding system level properties ...
INFO:MDT - IPNAME:ppc440_0 INSTANCE:ppc440_virtex5 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\ppc440_virtex5_v1_01_a\data
   \ppc440_virtex5_v2_1_0.mpd line 91 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_BASE value to 0x00000000

INFO:MDT - IPNAME:ppc440_0 INSTANCE:ppc440_virtex5 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\ppc440_virtex5_v1_01_a\data
   \ppc440_virtex5_v2_1_0.mpd line 92 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_HIGH value to 0x03FFFFFF
INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 1
INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 10
INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to
   128
INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_bram_if_cntlr_v1_00_a\d
   ata\xps_bram_if_cntlr_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_bram_if_cntlr_v1_00_a\d
   ata\xps_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 1
INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_bram_if_cntlr_v1_00_a\d
   ata\xps_bram_if_cntlr_v2_1_0.mpd line 46 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 128
INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to
   0x10000
INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value
   to 64
INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8
INFO:MDT - IPNAME:RS232 INSTANCE:xps_uart16550 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v2_00_b\data\
   xps_uart16550_v2_1_0.mpd line 43 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:RS232 INSTANCE:xps_uart16550 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v2_00_b\data\
   xps_uart16550_v2_1_0.mpd line 45 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:RS232 INSTANCE:xps_uart16550 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v2_00_b\data\
   xps_uart16550_v2_1_0.mpd line 46 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 1
INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v1_00_a\data\xps_g
   pio_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:MDT - IPNAME:DIP_Switches_8Bit INSTANCE:xps_gpio -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v1_00_a\data\xps_g
   pio_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:MDT - IPNAME:Push_Buttons_3Bit INSTANCE:xps_gpio -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v1_00_a\data\xps_g
   pio_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:MDT - IPNAME:FLASH_8Mx16 INSTANCE:xps_mch_emc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v2_00_a\data\xp
   s_mch_emc_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128

INFO:MDT - IPNAME:FLASH_8Mx16 INSTANCE:xps_mch_emc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v2_00_a\data\xp
   s_mch_emc_v2_1_0.mpd line 51 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 128
INFO:MDT - IPNAME:Hard_Ethernet_MAC INSTANCE:xps_ll_temac -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:Hard_Ethernet_MAC INSTANCE:xps_ll_temac -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 52 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 1
INFO:MDT - IPNAME:Hard_Ethernet_MAC INSTANCE:xps_ll_temac -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 53 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:xps_timer_1 INSTANCE:xps_timer -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_00_a\data\xps_
   timer_v2_1_0.mpd line 44 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:MDT - IPNAME:xps_timer_1 INSTANCE:xps_timer -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_00_a\data\xps_
   timer_v2_1_0.mpd line 46 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 1
INFO:MDT - IPNAME:xps_timer_1 INSTANCE:xps_timer -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_00_a\data\xps_
   timer_v2_1_0.mpd line 47 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 1
INFO:MDT - IPNAME:xps_timebase_wdt_1 INSTANCE:xps_timebase_wdt -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_timebase_wdt_v1_00_b\da
   ta\xps_timebase_wdt_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:MDT - IPNAME:jtagppc_cntlr_0 INSTANCE:jtagppc_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_01_c\data\
   jtagppc_cntlr_v2_1_0.mpd line 36 - tcl is overriding PARAMETER C_NUM_PPC_USED
   value to 1
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v1_00_a\data\xps_i
   ntc_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v1_00_a\data\xps_i
   ntc_v2_1_0.mpd line 48 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS value
   to 9
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v1_00_a\data\xps_i
   ntc_v2_1_0.mpd line 49 - tcl is overriding PARAMETER C_KIND_OF_INTR value to
   0b00000000000000000000000000000010
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v1_00_a\data\xps_i
   ntc_v2_1_0.mpd line 50 - tcl is overriding PARAMETER C_KIND_OF_EDGE value to
   0b00000000000000000000000000000010
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v1_00_a\data\xps_i
   ntc_v2_1_0.mpd line 51 - tcl is overriding PARAMETER C_KIND_OF_LVL value to
   0b00000000000000000000000111111101

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...


Check platform configuration ...
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 92 - 1 master(s) : 10 slave(s)

Check port drivers...
WARNING:MDT - PORT:CPMMCCLK CONNECTOR:clk_200mhz_s -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 85 - No driver found. Port will be driven to
   VCC!
WARNING:MDT - PORT:mc_mibclk CONNECTOR:clk_200mhz_s -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 152 - No driver found. Port will be driven to
   GND!
WARNING:MDT - PORT:mi_mcclk_200 CONNECTOR:clk_200mhz_s -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 154 - No driver found. Port will be driven to
   GND!
WARNING:MDT - PORT:REFCLK CONNECTOR:clk_200mhz_s -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 283 - No driver found. Port will be driven to
   GND!
WARNING:MDT - PORT:HostMiimRdy CONNECTOR:host_mii_rdy -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 216 - No driver found. Port will be driven to
   GND!
WARNING:MDT - PORT:HostRdData CONNECTOR:host_rd_data -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 217 - No driver found. Port will be driven to
   GND!
WARNING:MDT - PORT:HostMiimSel CONNECTOR:host_mii_sel -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 218 - floating connection!
WARNING:MDT - PORT:HostReq CONNECTOR:host_req -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 219 - floating connection!
WARNING:MDT - PORT:HostAddr CONNECTOR:host_addr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 220 - floating connection!
WARNING:MDT - PORT:HostEmac1Sel CONNECTOR:host_emac1_sel -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 221 - floating connection!
WARNING:MDT - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 336 - floating connection!
WARNING:MDT - PORT:CLKOUT3 CONNECTOR:clk_100mhz_s -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 365 - floating connection!

Performing Clock DRCs...

INFO:MDT - Clock frequency could not be propagated to the port:
   CPMINTERCONNECTCLK in IP: ppc440_0 - Clock Ratio DRC will not be performed. 
INFO:MDT - Clock frequency could not be propagated to the port: CPMPPCMPLBCLK in
   IP: ppc440_0 - Clock Ratio DRC will not be performed. 
INFO:MDT - Clock frequency could not be propagated to the port: CPMPPCS0PLBCLK
   in IP: ppc440_0 - Clock Ratio DRC will not be performed. 
INFO:MDT - Clock frequency could not be propagated to the port: CPMMCCLK in IP:
   ppc440_0 - Clock Ratio DRC will not be performed. 

INFO:MDT - List of peripherals addressable from processor instance ppc440_0 : 
  - xps_bram_if_cntlr_1
  - RS232
  - LEDs_8Bit
  - DIP_Switches_8Bit
  - Push_Buttons_3Bit
  - FLASH_8Mx16
  - Hard_Ethernet_MAC
  - xps_timer_1
  - xps_timebase_wdt_1
  - xps_intc_0
  - DDR2_SDRAM_16Mx32


Building Directory Structure for ppc440_0


Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v2_00_a from
C:\Xilinx\10.1\EDK\sw\lib\bsp\standalone_v2_00_a\src\ to
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\ppc440_0\libsrc\standalone_v2_00_a\ ...


Copying files for driver uartns550_v1_11_a from
C:\Xilinx\10.1\EDK\sw\XilinxProcessorIPLib\drivers\uartns550_v1_11_a\src\ to
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\ppc440_0\libsrc\uartns550_v1_11_a\ ...


Copying files for driver gpio_v2_12_a from
C:\Xilinx\10.1\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_12_a\src\ to
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\ppc440_0\libsrc\gpio_v2_12_a\ ...


Copying files for driver lltemac_v1_00_b from
C:\Xilinx\10.1\EDK\sw\XilinxProcessorIPLib\drivers\lltemac_v1_00_b\src\ to
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\ppc440_0\libsrc\lltemac_v1_00_b\ ...


Copying files for driver tmrctr_v1_10_b from
C:\Xilinx\10.1\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_10_b\src\ to
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\ppc440_0\libsrc\tmrctr_v1_10_b\ ...


Copying files for driver wdttb_v1_10_b from
C:\Xilinx\10.1\EDK\sw\XilinxProcessorIPLib\drivers\wdttb_v1_10_b\src\ to
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\ppc440_0\libsrc\wdttb_v1_10_b\ ...


Copying files for driver intc_v1_11_a from
C:\Xilinx\10.1\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_11_a\src\ to
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\ppc440_0\libsrc\intc_v1_11_a\ ...


Copying files for driver cpu_ppc440_v1_00_b from
C:\Xilinx\10.1\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc440_v1_00_b\src\ to
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\ppc440_0\libsrc\cpu_ppc440_v1_00_b\ ...


Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 


Running post_generate for OS'es, Drivers and Libraries ... 


Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS=-mcpu=440  -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS=-mcpu=440  -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common

powerpc-eabi-ar: creating ../../../lib/libxil.a

Compiling llfifo

Compiling lldma

Compiling bsp

Compiling uartns550

Compiling gpio

Compiling lltemac

Compiling tmrctr

Compiling wdttb

Compiling intc

Compiling cpu_ppc440


Libraries generated in
\\aristoteles\kimei\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_
1_3\v5fx30t_linux_platform\ppc440_0\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 

powerpc-eabi-gcc -O2 /cygdrive/m/MASTER/COMPET/Trigger/HW/EDK/fxt_evaluation_git_linux_edk10_1_3/v5fx30t_linux_platform/TestApp_Memory/src/TestApp_Memory.c  -o TestApp_Memory/executable.elf \
    -mcpu=440  -Wl,-T -Wl,/cygdrive/m/MASTER/COMPET/Trigger/HW/EDK/fxt_evaluation_git_linux_edk10_1_3/v5fx30t_linux_platform/TestApp_Memory/src/TestApp_Memory_LinkScr.ld  -g    -I./ppc440_0/include/  -L./ppc440_0/lib/  \
  

powerpc-eabi-size TestApp_Memory/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   6102	    316	   8232	  14650	   393a	TestApp_Memory/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc440_0 TestApp_Memory/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit


bitinit version Xilinx EDK 10.1.03 Build EDK_K_SP3.6
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc440_0
  (0b0000000000-0b0011111111) ppc440_0	
  (0000000000-0x03ffffff) DDR2_SDRAM_16Mx32	ppc440_0_PPC440MC
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81420000-0x8142ffff) DIP_Switches_8Bit	plb_v46_0
  (0x81440000-0x8144ffff) Push_Buttons_3Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x81c00000-0x81c0ffff) Hard_Ethernet_MAC	plb_v46_0
  (0x83a00000-0x83a0ffff) xps_timebase_wdt_1	plb_v46_0
  (0x83c00000-0x83c0ffff) xps_timer_1	plb_v46_0
  (0x83e00000-0x83e0ffff) RS232	plb_v46_0
  (0x86000000-0x87ffffff) FLASH_8Mx16	plb_v46_0
  (0xffff0000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0

Initializing Memory...
Checking ELFs associated with PPC440 instance ppc440_0 for overlap...


Analyzing file TestApp_Memory/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"TestApp_Memory/executable.elf" tag ppc440_0  -o b implementation/download.bit 

Memory Initialization completed successfully.




Done!

At Local date and time: Fri Apr 08 13:58:18 2011
 make -f system.make download started...


*********************************************

Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 10.1.03 - iMPACT K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.

 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_xlp.sys found.

 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.

 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.

 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1029.
File version of c:/Xilinx/10.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
Downloading c:/Xilinx/10.1/ISE/data/xusb_xlp.hex.

Downloaded firmware version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc5vfx30t, Version : 6

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/10.1/ISE/virtex5/data/xc5vfx30t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...

INFO:iMPACT:501 - '1': Added Device xc5vfx30t successfully.

done.
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 33000000.
Validating chain...
Boundary-scan chain validated successfully.
1: Device Temperature: Current Reading: -273.00 C
1: VCCINT Supply: Current Reading:   0.000 V
1: VCCAUX Supply: Current Reading:   0.000 V

INFO:iMPACT:501 - '1': Added Device xc5vfx30t successfully.

'1': Programming device...

 Match_cycle = NoWait.
Match cycle: NoWait
done.
'1': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         0
value of MODE pin M1                              :         1
Value of MODE pin M2                              :         0
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         0
SPI Flash Type[23] Select                         :         0
SPI Flash Type[24] Select                         :         0
CFG bus width auto detection result               :         1
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = NoWait.
Match cycle: NoWait

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 0101 1110 0000 1000 0100 0000 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT - '1': Checking done pin....done.

'1': Programmed successfully.
Elapsed time =      3 sec.



Done!

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
Saved project XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
Saved project XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

At Local date and time: Fri Apr 08 14:35:48 2011
 make -f system.make netlist started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vfx30tff665-1 -lang vhdl   system.mhs


Release Xilinx EDK 10.1.03 - platgen EDK_K_SP3.6
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.



Command Line: platgen -p xc5vfx30tff665-1 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc440_0
  (0b0000000000-0b0011111111) ppc440_0	
  (0000000000-0x03ffffff) DDR2_SDRAM_16Mx32	ppc440_0_PPC440MC
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81420000-0x8142ffff) DIP_Switches_8Bit	plb_v46_0
  (0x81440000-0x8144ffff) Push_Buttons_3Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x81c00000-0x81c0ffff) Hard_Ethernet_MAC	plb_v46_0
  (0x83a00000-0x83a0ffff) xps_timebase_wdt_1	plb_v46_0
  (0x83c00000-0x83c0ffff) xps_timer_1	plb_v46_0
  (0x83e00000-0x83e0ffff) RS232	plb_v46_0
  (0x86000000-0x87ffffff) FLASH_8Mx16	plb_v46_0
  (0xffff0000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0

Check platform address map ...

Computing clock values...
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT0. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT1. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT2. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT2. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT2. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT2. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT4. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT2. Clock DRCs will not be performed on this core and cores
   connected to it. 

INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT2. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT2. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT2. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT2. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT2. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT2. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT2. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT2. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT5. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT2. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT2. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT2. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT2. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT2. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT2. Clock DRCs will not be performed on this core and cores
   connected to it. 

Overriding system level properties ...
INFO:MDT - IPNAME:ppc440_0 INSTANCE:ppc440_virtex5 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\ppc440_virtex5_v1_01_a\data
   \ppc440_virtex5_v2_1_0.mpd line 91 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_BASE value to 0x00000000
INFO:MDT - IPNAME:ppc440_0 INSTANCE:ppc440_virtex5 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\ppc440_virtex5_v1_01_a\data
   \ppc440_virtex5_v2_1_0.mpd line 92 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_HIGH value to 0x03FFFFFF
INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 1
INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 10
INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to
   128
INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_bram_if_cntlr_v1_00_a\d
   ata\xps_bram_if_cntlr_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128

INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_bram_if_cntlr_v1_00_a\d
   ata\xps_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 1
INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_bram_if_cntlr_v1_00_a\d
   ata\xps_bram_if_cntlr_v2_1_0.mpd line 46 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 128
INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to
   0x10000
INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value
   to 64
INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8
INFO:MDT - IPNAME:RS232 INSTANCE:xps_uart16550 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v2_00_b\data\
   xps_uart16550_v2_1_0.mpd line 43 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:RS232 INSTANCE:xps_uart16550 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v2_00_b\data\
   xps_uart16550_v2_1_0.mpd line 45 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:RS232 INSTANCE:xps_uart16550 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v2_00_b\data\
   xps_uart16550_v2_1_0.mpd line 46 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 1
INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v1_00_a\data\xps_g
   pio_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:MDT - IPNAME:DIP_Switches_8Bit INSTANCE:xps_gpio -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v1_00_a\data\xps_g
   pio_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:MDT - IPNAME:Push_Buttons_3Bit INSTANCE:xps_gpio -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v1_00_a\data\xps_g
   pio_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:MDT - IPNAME:FLASH_8Mx16 INSTANCE:xps_mch_emc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v2_00_a\data\xp
   s_mch_emc_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:FLASH_8Mx16 INSTANCE:xps_mch_emc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v2_00_a\data\xp
   s_mch_emc_v2_1_0.mpd line 51 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 128
INFO:MDT - IPNAME:Hard_Ethernet_MAC INSTANCE:xps_ll_temac -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:Hard_Ethernet_MAC INSTANCE:xps_ll_temac -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 52 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 1
INFO:MDT - IPNAME:Hard_Ethernet_MAC INSTANCE:xps_ll_temac -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 53 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:xps_timer_1 INSTANCE:xps_timer -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_00_a\data\xps_
   timer_v2_1_0.mpd line 44 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:MDT - IPNAME:xps_timer_1 INSTANCE:xps_timer -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_00_a\data\xps_
   timer_v2_1_0.mpd line 46 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 1

INFO:MDT - IPNAME:xps_timer_1 INSTANCE:xps_timer -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_00_a\data\xps_
   timer_v2_1_0.mpd line 47 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 1
INFO:MDT - IPNAME:xps_timebase_wdt_1 INSTANCE:xps_timebase_wdt -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_timebase_wdt_v1_00_b\da
   ta\xps_timebase_wdt_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:MDT - IPNAME:jtagppc_cntlr_0 INSTANCE:jtagppc_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_01_c\data\
   jtagppc_cntlr_v2_1_0.mpd line 36 - tcl is overriding PARAMETER C_NUM_PPC_USED
   value to 1
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v1_00_a\data\xps_i
   ntc_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v1_00_a\data\xps_i
   ntc_v2_1_0.mpd line 48 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS value
   to 9
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v1_00_a\data\xps_i
   ntc_v2_1_0.mpd line 49 - tcl is overriding PARAMETER C_KIND_OF_INTR value to
   0b00000000000000000000000000000010
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v1_00_a\data\xps_i
   ntc_v2_1_0.mpd line 50 - tcl is overriding PARAMETER C_KIND_OF_EDGE value to
   0b00000000000000000000000000000010
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v1_00_a\data\xps_i
   ntc_v2_1_0.mpd line 51 - tcl is overriding PARAMETER C_KIND_OF_LVL value to
   0b00000000000000000000000111111101

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 92 - 1 master(s) : 10 slave(s)

Check port drivers...

WARNING:MDT - PORT:CPMMCCLK CONNECTOR:clk_200mhz_s -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 85 - No driver found. Port will be driven to
   VCC!
WARNING:MDT - PORT:mc_mibclk CONNECTOR:clk_200mhz_s -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 152 - No driver found. Port will be driven to
   GND!
WARNING:MDT - PORT:mi_mcclk_200 CONNECTOR:clk_200mhz_s -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 154 - No driver found. Port will be driven to
   GND!
WARNING:MDT - PORT:REFCLK CONNECTOR:clk_200mhz_s -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 283 - No driver found. Port will be driven to
   GND!
WARNING:MDT - PORT:HostMiimRdy CONNECTOR:host_mii_rdy -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 216 - No driver found. Port will be driven to
   GND!
WARNING:MDT - PORT:HostRdData CONNECTOR:host_rd_data -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 217 - No driver found. Port will be driven to
   GND!
WARNING:MDT - PORT:HostMiimSel CONNECTOR:host_mii_sel -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 218 - floating connection!
WARNING:MDT - PORT:HostReq CONNECTOR:host_req -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 219 - floating connection!
WARNING:MDT - PORT:HostAddr CONNECTOR:host_addr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 220 - floating connection!
WARNING:MDT - PORT:HostEmac1Sel CONNECTOR:host_emac1_sel -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 221 - floating connection!
WARNING:MDT - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 336 - floating connection!
WARNING:MDT - PORT:CLKOUT3 CONNECTOR:clk_100mhz_s -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 365 - floating connection!

Performing Clock DRCs...

INFO:MDT - Clock frequency could not be propagated to the port:
   CPMINTERCONNECTCLK in IP: ppc440_0 - Clock Ratio DRC will not be performed. 
INFO:MDT - Clock frequency could not be propagated to the port: CPMPPCMPLBCLK in
   IP: ppc440_0 - Clock Ratio DRC will not be performed. 
INFO:MDT - Clock frequency could not be propagated to the port: CPMPPCS0PLBCLK
   in IP: ppc440_0 - Clock Ratio DRC will not be performed. 
INFO:MDT - Clock frequency could not be propagated to the port: CPMMCCLK in IP:
   ppc440_0 - Clock Ratio DRC will not be performed. 


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

INFO: The DDR2_SDRAM_16Mx32 core has constraints automatically generated by XPS
in implementation/ddr2_sdram_16mx32_wrapper/ddr2_sdram_16mx32_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


INFO: The Hard_Ethernet_MAC core has constraints automatically generated by XPS
in implementation/hard_ethernet_mac_wrapper/hard_ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...


Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 66 - Copying cache implementation netlist

IPNAME:plb_v46 INSTANCE:plb_v46_0 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 92 - Copying cache implementation netlist

IPNAME:ppc440mc_ddr2 INSTANCE:ddr2_sdram_16mx32 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 100 - Copying cache implementation netlist

IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 159 - Copying cache implementation netlist

IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 171 - Copying cache implementation netlist

IPNAME:xps_uart16550 INSTANCE:rs232 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 177 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bit -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 189 - Copying cache implementation netlist

IPNAME:xps_gpio INSTANCE:dip_switches_8bit -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 202 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:push_buttons_3bit -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 217 - Copying cache implementation netlist
IPNAME:xps_mch_emc INSTANCE:flash_8mx16 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 232 - Copying cache implementation netlist

IPNAME:xps_ll_temac INSTANCE:hard_ethernet_mac -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 257 - Copying cache implementation netlist

IPNAME:xps_timer INSTANCE:xps_timer_1 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 288 - Copying cache implementation netlist

IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_1 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 299 - Copying cache implementation netlist
IPNAME:util_bus_split INSTANCE:flash_8mx16_util_bus_split_0 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 311 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_cntlr_0 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 321 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 327 - Copying cache implementation netlist

IPNAME:xps_intc INSTANCE:xps_intc_0 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 339 - Copying cache implementation netlist
IPNAME:input_bufg INSTANCE:input_bufg_0 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 349 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 171 - elaborating IP


Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 1.00 seconds

Constructing platform-level connectivity ...

ERROR:MDT - INST:ppc440_0 PORT:CPMMCCLK -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 66 - port is driven by a sourceless connector
ERROR:MDT - INST:DDR2_SDRAM_16Mx32 PORT:mc_mibclk -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 100 - port is driven by a sourceless connector
ERROR:MDT - INST:DDR2_SDRAM_16Mx32 PORT:mi_mcclk_200 -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 100 - port is driven by a sourceless connector
ERROR:MDT - INST:Hard_Ethernet_MAC PORT:REFCLK -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 257 - port is driven by a sourceless connector

Completion time: 0.00 seconds
ERROR:MDT - platgen failed with errors!

make: *** [implementation/ppc440_0_wrapper.ngc] Error 2



Done!

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

ERROR:MDT - Error while running "make -f system.make netlist"
No changes to be saved in MSS file
No changes to be saved in XMP file
Generating Block Diagram : \\aristoteles\kimei\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux_platform\blkdiagram\system.html...

Generated --- system.svg

Block diagram generated.

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

ERROR:MDT - Error while running "make -f system.make netlist"
No changes to be saved in MSS file
Saved project XMP file
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

ERROR:MDT - Error while running "make -f system.make netlist"
No changes to be saved in MSS file
No changes to be saved in XMP file


Release Xilinx EDK 10.1.03 - platgen EDK_K_SP3.6
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.



Command Line: platgen -p xc5vfx30tff665-1 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
 LEDs_8Bit	plb_v46_0
  (0x81420000-0x8142ffff) DIP_Switches_8Bit	plb_v46_0
  (0x81440000-0x8144ffff) Push_Buttons_3Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x81c00000-0x81c0ffff) Hard_Ethernet_MAC	plb_v46_0
  (0x83a00000-0x83a0ffff) xps_timebase_wdt_1	plb_v46_0
  (0x83c00000-0x83c0ffff) xps_timer_1	plb_v46_0
  (0x83e00000-0x83e0ffff) RS232	plb_v46_0
  (0x86000000-0x87ffffff) FLASH_8Mx16	plb_v46_0
  (0xffff0000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0

Check platform address map ...

Computing clock values...
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT0. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT1. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT2. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT2. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT2. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT2. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT4. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT2. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT2. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT2. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT2. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT2. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT2. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT2. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT2. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT2. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT5. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT2. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT2. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT2. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT2. Clock DRCs will not be performed on this core and cores
   connected to it. 

INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT2. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   clkgen_0:CLKOUT2. Clock DRCs will not be performed on this core and cores
   connected to it. 

Overriding system level properties ...
INFO:MDT - IPNAME:ppc440_0 INSTANCE:ppc440_virtex5 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\ppc440_virtex5_v1_01_a\data
   \ppc440_virtex5_v2_1_0.mpd line 91 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_BASE value to 0x00000000
INFO:MDT - IPNAME:ppc440_0 INSTANCE:ppc440_virtex5 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\ppc440_virtex5_v1_01_a\data
   \ppc440_virtex5_v2_1_0.mpd line 92 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_HIGH value to 0x03FFFFFF
INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 1
INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 10
INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to
   128
INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_bram_if_cntlr_v1_00_a\d
   ata\xps_bram_if_cntlr_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_bram_if_cntlr_v1_00_a\d
   ata\xps_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 1
INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_bram_if_cntlr_v1_00_a\d
   ata\xps_bram_if_cntlr_v2_1_0.mpd line 46 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 128
INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to
   0x10000
INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value
   to 64
INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8
INFO:MDT - IPNAME:RS232 INSTANCE:xps_uart16550 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v2_00_b\data\
   xps_uart16550_v2_1_0.mpd line 43 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:RS232 INSTANCE:xps_uart16550 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v2_00_b\data\
   xps_uart16550_v2_1_0.mpd line 45 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:RS232 INSTANCE:xps_uart16550 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v2_00_b\data\
   xps_uart16550_v2_1_0.mpd line 46 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 1
INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v1_00_a\data\xps_g
   pio_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128

INFO:MDT - IPNAME:DIP_Switches_8Bit INSTANCE:xps_gpio -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v1_00_a\data\xps_g
   pio_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:MDT - IPNAME:Push_Buttons_3Bit INSTANCE:xps_gpio -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v1_00_a\data\xps_g
   pio_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:MDT - IPNAME:FLASH_8Mx16 INSTANCE:xps_mch_emc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v2_00_a\data\xp
   s_mch_emc_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:FLASH_8Mx16 INSTANCE:xps_mch_emc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v2_00_a\data\xp
   s_mch_emc_v2_1_0.mpd line 51 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 128
INFO:MDT - IPNAME:Hard_Ethernet_MAC INSTANCE:xps_ll_temac -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:Hard_Ethernet_MAC INSTANCE:xps_ll_temac -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 52 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 1
INFO:MDT - IPNAME:Hard_Ethernet_MAC INSTANCE:xps_ll_temac -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 53 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:xps_timer_1 INSTANCE:xps_timer -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_00_a\data\xps_
   timer_v2_1_0.mpd line 44 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:MDT - IPNAME:xps_timer_1 INSTANCE:xps_timer -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_00_a\data\xps_
   timer_v2_1_0.mpd line 46 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 1
INFO:MDT - IPNAME:xps_timer_1 INSTANCE:xps_timer -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_00_a\data\xps_
   timer_v2_1_0.mpd line 47 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 1
INFO:MDT - IPNAME:xps_timebase_wdt_1 INSTANCE:xps_timebase_wdt -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_timebase_wdt_v1_00_b\da
   ta\xps_timebase_wdt_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:MDT - IPNAME:jtagppc_cntlr_0 INSTANCE:jtagppc_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_01_c\data\
   jtagppc_cntlr_v2_1_0.mpd line 36 - tcl is overriding PARAMETER C_NUM_PPC_USED
   value to 1
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v1_00_a\data\xps_i
   ntc_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v1_00_a\data\xps_i
   ntc_v2_1_0.mpd line 48 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS value
   to 9
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v1_00_a\data\xps_i
   ntc_v2_1_0.mpd line 49 - tcl is overriding PARAMETER C_KIND_OF_INTR value to
   0b00000000000000000000000000000010
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v1_00_a\data\xps_i
   ntc_v2_1_0.mpd line 50 - tcl is overriding PARAMETER C_KIND_OF_EDGE value to
   0b00000000000000000000000000000010

INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v1_00_a\data\xps_i
   ntc_v2_1_0.mpd line 51 - tcl is overriding PARAMETER C_KIND_OF_LVL value to
   0b00000000000000000000000111111101

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...

IPNAME:plb_v46 INSTANCE:plb_v46_0 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 92 - 1 master(s) : 10 slave(s)

Check port drivers...
WARNING:MDT - PORT:CPMMCCLK CONNECTOR:clk_200mhz_s -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 85 - No driver found. Port will be driven to
   VCC!
WARNING:MDT - PORT:mc_mibclk CONNECTOR:clk_200mhz_s -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 152 - No driver found. Port will be driven to
   GND!
WARNING:MDT - PORT:mi_mcclk_200 CONNECTOR:clk_200mhz_s -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 154 - No driver found. Port will be driven to
   GND!
WARNING:MDT - PORT:REFCLK CONNECTOR:clk_200mhz_s -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 283 - No driver found. Port will be driven to
   GND!
WARNING:MDT - PORT:HostMiimRdy CONNECTOR:host_mii_rdy -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 216 - No driver found. Port will be driven to
   GND!
WARNING:MDT - PORT:HostRdData CONNECTOR:host_rd_data -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 217 - No driver found. Port will be driven to
   GND!
WARNING:MDT - PORT:HostMiimSel CONNECTOR:host_mii_sel -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 218 - floating connection!
WARNING:MDT - PORT:HostReq CONNECTOR:host_req -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 219 - floating connection!
WARNING:MDT - PORT:HostAddr CONNECTOR:host_addr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 220 - floating connection!
WARNING:MDT - PORT:HostEmac1Sel CONNECTOR:host_emac1_sel -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 221 - floating connection!
WARNING:MDT - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 336 - floating connection!
WARNING:MDT - PORT:CLKOUT3 CONNECTOR:clk_100mhz_s -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 365 - floating connection!

Performing Clock DRCs...

INFO:MDT - Clock frequency could not be propagated to the port:
   CPMINTERCONNECTCLK in IP: ppc440_0 - Clock Ratio DRC will not be performed. 
INFO:MDT - Clock frequency could not be propagated to the port: CPMPPCMPLBCLK in
   IP: ppc440_0 - Clock Ratio DRC will not be performed. 
INFO:MDT - Clock frequency could not be propagated to the port: CPMPPCS0PLBCLK
   in IP: ppc440_0 - Clock Ratio DRC will not be performed. 
INFO:MDT - Clock frequency could not be propagated to the port: CPMMCCLK in IP:
   ppc440_0 - Clock Ratio DRC will not be performed. 


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

INFO: The DDR2_SDRAM_16Mx32 core has constraints automatically generated by XPS
in implementation/ddr2_sdram_16mx32_wrapper/ddr2_sdram_16mx32_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

ERROR:MDT - Error while running "make -f system.make netlist"
No changes to be saved in MSS file
No changes to be saved in XMP file
nces ...
Completion time: 0.00 seconds

Creating hardware output directories ...


Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 66 - Copying cache implementation netlist

IPNAME:plb_v46 INSTANCE:plb_v46_0 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 92 - Copying cache implementation netlist

IPNAME:ppc440mc_ddr2 INSTANCE:ddr2_sdram_16mx32 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 100 - Copying cache implementation netlist

IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 159 - Copying cache implementation netlist

IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 171 - Copying cache implementation netlist
IPNAME:xps_uart16550 INSTANCE:rs232 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 177 - Copying cache implementation netlist

IPNAME:xps_gpio INSTANCE:leds_8bit -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 189 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_8bit -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 202 - Copying cache implementation netlist

IPNAME:xps_gpio INSTANCE:push_buttons_3bit -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 217 - Copying cache implementation netlist
IPNAME:xps_mch_emc INSTANCE:flash_8mx16 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 232 - Copying cache implementation netlist

IPNAME:xps_ll_temac INSTANCE:hard_ethernet_mac -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 257 - Copying cache implementation netlist

IPNAME:xps_timer INSTANCE:xps_timer_1 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 288 - Copying cache implementation netlist

IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_1 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 299 - Copying cache implementation netlist

IPNAME:util_bus_split INSTANCE:flash_8mx16_util_bus_split_0 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 311 - Copying cache implementation netlist

IPNAME:jtagppc_cntlr INSTANCE:jtagppc_cntlr_0 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 321 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 327 - Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 339 - Copying cache implementation netlist

IPNAME:input_bufg INSTANCE:input_bufg_0 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 349 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 171 - elaborating IP


Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 1.00 seconds

Constructing platform-level connectivity ...

ERROR:MDT - INST:ppc440_0 PORT:CPMMCCLK -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 66 - port is driven by a sourceless connector
ERROR:MDT - INST:DDR2_SDRAM_16Mx32 PORT:mc_mibclk -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 100 - port is driven by a sourceless connector
ERROR:MDT - INST:DDR2_SDRAM_16Mx32 PORT:mi_mcclk_200 -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 100 - port is driven by a sourceless connector
ERROR:MDT - INST:Hard_Ethernet_MAC PORT:REFCLK -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 257 - port is driven by a sourceless connector
Completion time: 1.00 seconds
ERROR:MDT - platgen failed with errors!

make: *** [implementation/clkgen_0_wrapper.ngc] Error 2



Done!

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

ERROR:MDT - Error while running "make -f system.make netlist"
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

ERROR:MDT - Error while running "make -f system.make netlist"
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

ERROR:MDT - Error while running "make -f system.make netlist"
No changes to be saved in MSS file
No changes to be saved in XMP file
Generating Block Diagram : \\aristoteles\kimei\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux_platform\blkdiagram\system.html...

Generated --- system.svg

Block diagram generated.

pll_module_0 has been added to the project

Deleting Internal port clkgen_0:CLKOUT3 

Deleting Internal port pll_module_0:CLKOUT3 

clkgen_0 has been deleted from the project

At Local date and time: Fri Apr 08 15:12:05 2011
 make -f system.make netlist started...

****************************************************

Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vfx30tff665-1 -lang vhdl   system.mhs


Release Xilinx EDK 10.1.03 - platgen EDK_K_SP3.6
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.



Command Line: platgen -p xc5vfx30tff665-1 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc440_0
  (0b0000000000-0b0011111111) ppc440_0	
  (0000000000-0x03ffffff) DDR2_SDRAM_16Mx32	ppc440_0_PPC440MC
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81420000-0x8142ffff) DIP_Switches_8Bit	plb_v46_0
  (0x81440000-0x8144ffff) Push_Buttons_3Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x81c00000-0x81c0ffff) Hard_Ethernet_MAC	plb_v46_0
  (0x83a00000-0x83a0ffff) xps_timebase_wdt_1	plb_v46_0
  (0x83c00000-0x83c0ffff) xps_timer_1	plb_v46_0
  (0x83e00000-0x83e0ffff) RS232	plb_v46_0
  (0x86000000-0x87ffffff) FLASH_8Mx16	plb_v46_0
  (0xffff0000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0

Check platform address map ...

Computing clock values...
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 

INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 

Overriding system level properties ...
INFO:MDT - IPNAME:ppc440_0 INSTANCE:ppc440_virtex5 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\ppc440_virtex5_v1_01_a\data
   \ppc440_virtex5_v2_1_0.mpd line 91 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_BASE value to 0x00000000
INFO:MDT - IPNAME:ppc440_0 INSTANCE:ppc440_virtex5 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\ppc440_virtex5_v1_01_a\data
   \ppc440_virtex5_v2_1_0.mpd line 92 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_HIGH value to 0x03FFFFFF
INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 1
INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 10
INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to
   128
INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_bram_if_cntlr_v1_00_a\d
   ata\xps_bram_if_cntlr_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_bram_if_cntlr_v1_00_a\d
   ata\xps_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 1
INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_bram_if_cntlr_v1_00_a\d
   ata\xps_bram_if_cntlr_v2_1_0.mpd line 46 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 128
INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to
   0x10000
INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value
   to 64

INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8
INFO:MDT - IPNAME:RS232 INSTANCE:xps_uart16550 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v2_00_b\data\
   xps_uart16550_v2_1_0.mpd line 43 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:RS232 INSTANCE:xps_uart16550 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v2_00_b\data\
   xps_uart16550_v2_1_0.mpd line 45 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:RS232 INSTANCE:xps_uart16550 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v2_00_b\data\
   xps_uart16550_v2_1_0.mpd line 46 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 1
INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v1_00_a\data\xps_g
   pio_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:MDT - IPNAME:DIP_Switches_8Bit INSTANCE:xps_gpio -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v1_00_a\data\xps_g
   pio_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:MDT - IPNAME:Push_Buttons_3Bit INSTANCE:xps_gpio -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v1_00_a\data\xps_g
   pio_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:MDT - IPNAME:FLASH_8Mx16 INSTANCE:xps_mch_emc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v2_00_a\data\xp
   s_mch_emc_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:FLASH_8Mx16 INSTANCE:xps_mch_emc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v2_00_a\data\xp
   s_mch_emc_v2_1_0.mpd line 51 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 128
INFO:MDT - IPNAME:Hard_Ethernet_MAC INSTANCE:xps_ll_temac -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:Hard_Ethernet_MAC INSTANCE:xps_ll_temac -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 52 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 1
INFO:MDT - IPNAME:Hard_Ethernet_MAC INSTANCE:xps_ll_temac -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 53 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:xps_timer_1 INSTANCE:xps_timer -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_00_a\data\xps_
   timer_v2_1_0.mpd line 44 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:MDT - IPNAME:xps_timer_1 INSTANCE:xps_timer -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_00_a\data\xps_
   timer_v2_1_0.mpd line 46 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 1
INFO:MDT - IPNAME:xps_timer_1 INSTANCE:xps_timer -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_00_a\data\xps_
   timer_v2_1_0.mpd line 47 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 1
INFO:MDT - IPNAME:xps_timebase_wdt_1 INSTANCE:xps_timebase_wdt -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_timebase_wdt_v1_00_b\da
   ta\xps_timebase_wdt_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:MDT - IPNAME:jtagppc_cntlr_0 INSTANCE:jtagppc_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_01_c\data\
   jtagppc_cntlr_v2_1_0.mpd line 36 - tcl is overriding PARAMETER C_NUM_PPC_USED
   value to 1
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v1_00_a\data\xps_i
   ntc_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128

INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v1_00_a\data\xps_i
   ntc_v2_1_0.mpd line 48 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS value
   to 9
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v1_00_a\data\xps_i
   ntc_v2_1_0.mpd line 49 - tcl is overriding PARAMETER C_KIND_OF_INTR value to
   0b00000000000000000000000000000010
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v1_00_a\data\xps_i
   ntc_v2_1_0.mpd line 50 - tcl is overriding PARAMETER C_KIND_OF_EDGE value to
   0b00000000000000000000000000000010
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v1_00_a\data\xps_i
   ntc_v2_1_0.mpd line 51 - tcl is overriding PARAMETER C_KIND_OF_LVL value to
   0b00000000000000000000000111111101

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 92 - 1 master(s) : 10 slave(s)

Check port drivers...

WARNING:MDT - PORT:CPMMCCLK CONNECTOR:clk_200mhz_s -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 85 - No driver found. Port will be driven to
   VCC!
WARNING:MDT - PORT:mc_mibclk CONNECTOR:clk_200mhz_s -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 152 - No driver found. Port will be driven to
   GND!
WARNING:MDT - PORT:mi_mcclk_200 CONNECTOR:clk_200mhz_s -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 154 - No driver found. Port will be driven to
   GND!
WARNING:MDT - PORT:REFCLK CONNECTOR:clk_200mhz_s -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 283 - No driver found. Port will be driven to
   GND!
WARNING:MDT - PORT:HostMiimRdy CONNECTOR:host_mii_rdy -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 216 - No driver found. Port will be driven to
   GND!
WARNING:MDT - PORT:HostRdData CONNECTOR:host_rd_data -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 217 - No driver found. Port will be driven to
   GND!
WARNING:MDT - PORT:HostMiimSel CONNECTOR:host_mii_sel -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 218 - floating connection!
WARNING:MDT - PORT:HostReq CONNECTOR:host_req -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 219 - floating connection!
WARNING:MDT - PORT:HostAddr CONNECTOR:host_addr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 220 - floating connection!
WARNING:MDT - PORT:HostEmac1Sel CONNECTOR:host_emac1_sel -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 221 - floating connection!
WARNING:MDT - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 336 - floating connection!

Performing Clock DRCs...

INFO:MDT - Clock frequency could not be propagated to the port:
   CPMINTERCONNECTCLK in IP: ppc440_0 - Clock Ratio DRC will not be performed. 
INFO:MDT - Clock frequency could not be propagated to the port: CPMPPCMPLBCLK in
   IP: ppc440_0 - Clock Ratio DRC will not be performed. 
INFO:MDT - Clock frequency could not be propagated to the port: CPMPPCS0PLBCLK
   in IP: ppc440_0 - Clock Ratio DRC will not be performed. 
INFO:MDT - Clock frequency could not be propagated to the port: CPMMCCLK in IP:
   ppc440_0 - Clock Ratio DRC will not be performed. 


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

INFO: The DDR2_SDRAM_16Mx32 core has constraints automatically generated by XPS
in implementation/ddr2_sdram_16mx32_wrapper/ddr2_sdram_16mx32_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


INFO: The Hard_Ethernet_MAC core has constraints automatically generated by XPS
in implementation/hard_ethernet_mac_wrapper/hard_ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...


Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 66 - Copying cache implementation netlist

IPNAME:plb_v46 INSTANCE:plb_v46_0 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 92 - Copying cache implementation netlist
IPNAME:ppc440mc_ddr2 INSTANCE:ddr2_sdram_16mx32 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 100 - Copying cache implementation netlist

IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 159 - Copying cache implementation netlist

IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 171 - Copying cache implementation netlist
IPNAME:xps_uart16550 INSTANCE:rs232 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 177 - Copying cache implementation netlist

IPNAME:xps_gpio INSTANCE:leds_8bit -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 189 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_8bit -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 202 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:push_buttons_3bit -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 217 - Copying cache implementation netlist
IPNAME:xps_mch_emc INSTANCE:flash_8mx16 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 232 - Copying cache implementation netlist

IPNAME:xps_ll_temac INSTANCE:hard_ethernet_mac -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 257 - Copying cache implementation netlist

IPNAME:xps_timer INSTANCE:xps_timer_1 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 288 - Copying cache implementation netlist

IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_1 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 299 - Copying cache implementation netlist
IPNAME:util_bus_split INSTANCE:flash_8mx16_util_bus_split_0 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 311 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_cntlr_0 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 321 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 327 - Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 339 - Copying cache implementation netlist
IPNAME:input_bufg INSTANCE:input_bufg_0 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 349 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 171 - elaborating IP


Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 1.00 seconds

Constructing platform-level connectivity ...

ERROR:MDT - INST:ppc440_0 PORT:CPMMCCLK -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 66 - port is driven by a sourceless connector

ERROR:MDT - INST:DDR2_SDRAM_16Mx32 PORT:mc_mibclk -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 100 - port is driven by a sourceless connector
ERROR:MDT - INST:DDR2_SDRAM_16Mx32 PORT:mi_mcclk_200 -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 100 - port is driven by a sourceless connector
ERROR:MDT - INST:Hard_Ethernet_MAC PORT:REFCLK -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 257 - port is driven by a sourceless connector
Completion time: 0.00 seconds
ERROR:MDT - platgen failed with errors!

make: *** [implementation/ppc440_0_wrapper.ngc] Error 2



Done!

Generating Block Diagram : \\aristoteles\kimei\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux_platform\blkdiagram\system.html...

Generated --- system.svg

Block diagram generated.

Make instance pll_module_0 port CLKOUT5 external with net as port name

Can't make external port temac_clk_s_pin - net temac_clk_s already used

Make instance pll_module_0 port CLKOUT4 external with net as port name

Can't make external port clk_200mhz_s90_pin - net clk_200mhz_s90 already used

Make instance pll_module_0 port CLKOUT3 external with net as port name

Instance pll_module_0 port CLKOUT3 connector undefined, using pll_module_0_CLKOUT3

Make instance pll_module_0 port LOCKED external with net as port name

Can't make external port dcm_all_locked_pin - net dcm_all_locked already used

Make instance pll_module_0 port CLKOUT5 external with net as port name

Can't make external port temac_clk_s_pin - net temac_clk_s already used

Make instance pll_module_0 port CLKOUT4 external with net as port name

Can't make external port clk_200mhz_s90_pin - net clk_200mhz_s90 already used

Make instance pll_module_0 port CLKOUT3 external with net as port name

Can't make external port pll_module_0_CLKOUT3 - port already defined

Make instance pll_module_0 port CLKOUT2 external with net as port name

Can't make external port sys_clk_s_pin - net sys_clk_s already used

Make instance pll_module_0 port CLKOUT1 external with net as port name

Can't make external port ppc440_0_CPMINTERCONNECTCLK_pin - net ppc440_0_CPMINTERCONNECTCLK already used

Make instance pll_module_0 port CLKOUT0 external with net as port name

Can't make external port proc_clk_s_pin - net proc_clk_s already used

At Local date and time: Fri Apr 08 15:17:26 2011
 make -f system.make netlist started...

****************************************************

Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vfx30tff665-1 -lang vhdl   system.mhs


Release Xilinx EDK 10.1.03 - platgen EDK_K_SP3.6
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.



Command Line: platgen -p xc5vfx30tff665-1 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc440_0
  (0b0000000000-0b0011111111) ppc440_0	
  (0000000000-0x03ffffff) DDR2_SDRAM_16Mx32	ppc440_0_PPC440MC
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81420000-0x8142ffff) DIP_Switches_8Bit	plb_v46_0
  (0x81440000-0x8144ffff) Push_Buttons_3Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x81c00000-0x81c0ffff) Hard_Ethernet_MAC	plb_v46_0
  (0x83a00000-0x83a0ffff) xps_timebase_wdt_1	plb_v46_0
  (0x83c00000-0x83c0ffff) xps_timer_1	plb_v46_0
  (0x83e00000-0x83e0ffff) RS232	plb_v46_0
  (0x86000000-0x87ffffff) FLASH_8Mx16	plb_v46_0
  (0xffff0000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0

Check platform address map ...

Computing clock values...
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 

INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 

Overriding system level properties ...
INFO:MDT - IPNAME:ppc440_0 INSTANCE:ppc440_virtex5 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\ppc440_virtex5_v1_01_a\data
   \ppc440_virtex5_v2_1_0.mpd line 91 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_BASE value to 0x00000000
INFO:MDT - IPNAME:ppc440_0 INSTANCE:ppc440_virtex5 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\ppc440_virtex5_v1_01_a\data
   \ppc440_virtex5_v2_1_0.mpd line 92 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_HIGH value to 0x03FFFFFF
INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 1
INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 10
INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to
   128
INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_bram_if_cntlr_v1_00_a\d
   ata\xps_bram_if_cntlr_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_bram_if_cntlr_v1_00_a\d
   ata\xps_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 1

INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_bram_if_cntlr_v1_00_a\d
   ata\xps_bram_if_cntlr_v2_1_0.mpd line 46 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 128
INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to
   0x10000
INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value
   to 64
INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8
INFO:MDT - IPNAME:RS232 INSTANCE:xps_uart16550 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v2_00_b\data\
   xps_uart16550_v2_1_0.mpd line 43 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:RS232 INSTANCE:xps_uart16550 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v2_00_b\data\
   xps_uart16550_v2_1_0.mpd line 45 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:RS232 INSTANCE:xps_uart16550 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v2_00_b\data\
   xps_uart16550_v2_1_0.mpd line 46 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 1
INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v1_00_a\data\xps_g
   pio_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:MDT - IPNAME:DIP_Switches_8Bit INSTANCE:xps_gpio -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v1_00_a\data\xps_g
   pio_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:MDT - IPNAME:Push_Buttons_3Bit INSTANCE:xps_gpio -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v1_00_a\data\xps_g
   pio_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:MDT - IPNAME:FLASH_8Mx16 INSTANCE:xps_mch_emc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v2_00_a\data\xp
   s_mch_emc_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:FLASH_8Mx16 INSTANCE:xps_mch_emc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v2_00_a\data\xp
   s_mch_emc_v2_1_0.mpd line 51 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 128
INFO:MDT - IPNAME:Hard_Ethernet_MAC INSTANCE:xps_ll_temac -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:Hard_Ethernet_MAC INSTANCE:xps_ll_temac -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 52 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 1
INFO:MDT - IPNAME:Hard_Ethernet_MAC INSTANCE:xps_ll_temac -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 53 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:xps_timer_1 INSTANCE:xps_timer -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_00_a\data\xps_
   timer_v2_1_0.mpd line 44 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:MDT - IPNAME:xps_timer_1 INSTANCE:xps_timer -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_00_a\data\xps_
   timer_v2_1_0.mpd line 46 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 1
INFO:MDT - IPNAME:xps_timer_1 INSTANCE:xps_timer -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_00_a\data\xps_
   timer_v2_1_0.mpd line 47 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 1

INFO:MDT - IPNAME:xps_timebase_wdt_1 INSTANCE:xps_timebase_wdt -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_timebase_wdt_v1_00_b\da
   ta\xps_timebase_wdt_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:MDT - IPNAME:jtagppc_cntlr_0 INSTANCE:jtagppc_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_01_c\data\
   jtagppc_cntlr_v2_1_0.mpd line 36 - tcl is overriding PARAMETER C_NUM_PPC_USED
   value to 1
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v1_00_a\data\xps_i
   ntc_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v1_00_a\data\xps_i
   ntc_v2_1_0.mpd line 48 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS value
   to 9
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v1_00_a\data\xps_i
   ntc_v2_1_0.mpd line 49 - tcl is overriding PARAMETER C_KIND_OF_INTR value to
   0b00000000000000000000000000000010
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v1_00_a\data\xps_i
   ntc_v2_1_0.mpd line 50 - tcl is overriding PARAMETER C_KIND_OF_EDGE value to
   0b00000000000000000000000000000010
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v1_00_a\data\xps_i
   ntc_v2_1_0.mpd line 51 - tcl is overriding PARAMETER C_KIND_OF_LVL value to
   0b00000000000000000000000111111101

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...

IPNAME:plb_v46 INSTANCE:plb_v46_0 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 93 - 1 master(s) : 10 slave(s)

Check port drivers...
WARNING:MDT - PORT:CPMMCCLK CONNECTOR:clk_200mhz_s -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 86 - No driver found. Port will be driven to
   VCC!
WARNING:MDT - PORT:mc_mibclk CONNECTOR:clk_200mhz_s -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 153 - No driver found. Port will be driven to
   GND!
WARNING:MDT - PORT:mi_mcclk_200 CONNECTOR:clk_200mhz_s -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 155 - No driver found. Port will be driven to
   GND!
WARNING:MDT - PORT:REFCLK CONNECTOR:clk_200mhz_s -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 284 - No driver found. Port will be driven to
   GND!
WARNING:MDT - PORT:HostMiimRdy CONNECTOR:host_mii_rdy -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 216 - No driver found. Port will be driven to
   GND!
WARNING:MDT - PORT:HostRdData CONNECTOR:host_rd_data -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 217 - No driver found. Port will be driven to
   GND!
WARNING:MDT - PORT:HostMiimSel CONNECTOR:host_mii_sel -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 218 - floating connection!
WARNING:MDT - PORT:HostReq CONNECTOR:host_req -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 219 - floating connection!
WARNING:MDT - PORT:HostAddr CONNECTOR:host_addr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 220 - floating connection!
WARNING:MDT - PORT:HostEmac1Sel CONNECTOR:host_emac1_sel -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 221 - floating connection!
WARNING:MDT - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 337 - floating connection!

Performing Clock DRCs...

INFO:MDT - Clock frequency could not be propagated to the port:
   CPMINTERCONNECTCLK in IP: ppc440_0 - Clock Ratio DRC will not be performed. 
INFO:MDT - Clock frequency could not be propagated to the port: CPMPPCMPLBCLK in
   IP: ppc440_0 - Clock Ratio DRC will not be performed. 
INFO:MDT - Clock frequency could not be propagated to the port: CPMPPCS0PLBCLK
   in IP: ppc440_0 - Clock Ratio DRC will not be performed. 
INFO:MDT - Clock frequency could not be propagated to the port: CPMMCCLK in IP:
   ppc440_0 - Clock Ratio DRC will not be performed. 


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

INFO: The DDR2_SDRAM_16Mx32 core has constraints automatically generated by XPS
in implementation/ddr2_sdram_16mx32_wrapper/ddr2_sdram_16mx32_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


INFO: The Hard_Ethernet_MAC core has constraints automatically generated by XPS
in implementation/hard_ethernet_mac_wrapper/hard_ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...


Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 67 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 93 - Copying cache implementation netlist

IPNAME:ppc440mc_ddr2 INSTANCE:ddr2_sdram_16mx32 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 101 - Copying cache implementation netlist

IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 160 - Copying cache implementation netlist

IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 172 - Copying cache implementation netlist
IPNAME:xps_uart16550 INSTANCE:rs232 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 178 - Copying cache implementation netlist

IPNAME:xps_gpio INSTANCE:leds_8bit -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 190 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_8bit -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 203 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:push_buttons_3bit -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 218 - Copying cache implementation netlist

IPNAME:xps_mch_emc INSTANCE:flash_8mx16 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 233 - Copying cache implementation netlist

IPNAME:xps_ll_temac INSTANCE:hard_ethernet_mac -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 258 - Copying cache implementation netlist

IPNAME:xps_timer INSTANCE:xps_timer_1 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 289 - Copying cache implementation netlist
IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_1 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 300 - Copying cache implementation netlist
IPNAME:util_bus_split INSTANCE:flash_8mx16_util_bus_split_0 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 312 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_cntlr_0 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 322 - Copying cache implementation netlist

IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 328 - Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 340 - Copying cache implementation netlist
IPNAME:input_bufg INSTANCE:input_bufg_0 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 350 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 172 - elaborating IP


Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 1.00 seconds

Constructing platform-level connectivity ...

ERROR:MDT - INST:ppc440_0 PORT:CPMMCCLK -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 67 - port is driven by a sourceless connector
ERROR:MDT - INST:DDR2_SDRAM_16Mx32 PORT:mc_mibclk -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 101 - port is driven by a sourceless connector
ERROR:MDT - INST:DDR2_SDRAM_16Mx32 PORT:mi_mcclk_200 -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 101 - port is driven by a sourceless connector
ERROR:MDT - INST:Hard_Ethernet_MAC PORT:REFCLK -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 258 - port is driven by a sourceless connector
Completion time: 0.00 seconds
ERROR:MDT - platgen failed with errors!

make: *** [implementation/ppc440_0_wrapper.ngc] Error 2



Done!

At Local date and time: Fri Apr 08 15:17:43 2011
 make -f system.make netlist started...

****************************************************

Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vfx30tff665-1 -lang vhdl   system.mhs


Release Xilinx EDK 10.1.03 - platgen EDK_K_SP3.6
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.



Command Line: platgen -p xc5vfx30tff665-1 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc440_0
  (0b0000000000-0b0011111111) ppc440_0	
  (0000000000-0x03ffffff) DDR2_SDRAM_16Mx32	ppc440_0_PPC440MC
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81420000-0x8142ffff) DIP_Switches_8Bit	plb_v46_0
  (0x81440000-0x8144ffff) Push_Buttons_3Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x81c00000-0x81c0ffff) Hard_Ethernet_MAC	plb_v46_0
  (0x83a00000-0x83a0ffff) xps_timebase_wdt_1	plb_v46_0
  (0x83c00000-0x83c0ffff) xps_timer_1	plb_v46_0
  (0x83e00000-0x83e0ffff) RS232	plb_v46_0
  (0x86000000-0x87ffffff) FLASH_8Mx16	plb_v46_0
  (0xffff0000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0

Check platform address map ...

Computing clock values...
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 

INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 

Overriding system level properties ...
INFO:MDT - IPNAME:ppc440_0 INSTANCE:ppc440_virtex5 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\ppc440_virtex5_v1_01_a\data
   \ppc440_virtex5_v2_1_0.mpd line 91 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_BASE value to 0x00000000
INFO:MDT - IPNAME:ppc440_0 INSTANCE:ppc440_virtex5 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\ppc440_virtex5_v1_01_a\data
   \ppc440_virtex5_v2_1_0.mpd line 92 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_HIGH value to 0x03FFFFFF
INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 1
INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 10
INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to
   128
INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_bram_if_cntlr_v1_00_a\d
   ata\xps_bram_if_cntlr_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_bram_if_cntlr_v1_00_a\d
   ata\xps_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 1
INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_bram_if_cntlr_v1_00_a\d
   ata\xps_bram_if_cntlr_v2_1_0.mpd line 46 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 128
INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to
   0x10000
INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value
   to 64
INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8
INFO:MDT - IPNAME:RS232 INSTANCE:xps_uart16550 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v2_00_b\data\
   xps_uart16550_v2_1_0.mpd line 43 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128

INFO:MDT - IPNAME:RS232 INSTANCE:xps_uart16550 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v2_00_b\data\
   xps_uart16550_v2_1_0.mpd line 45 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:RS232 INSTANCE:xps_uart16550 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v2_00_b\data\
   xps_uart16550_v2_1_0.mpd line 46 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 1
INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v1_00_a\data\xps_g
   pio_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:MDT - IPNAME:DIP_Switches_8Bit INSTANCE:xps_gpio -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v1_00_a\data\xps_g
   pio_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:MDT - IPNAME:Push_Buttons_3Bit INSTANCE:xps_gpio -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v1_00_a\data\xps_g
   pio_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:MDT - IPNAME:FLASH_8Mx16 INSTANCE:xps_mch_emc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v2_00_a\data\xp
   s_mch_emc_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:FLASH_8Mx16 INSTANCE:xps_mch_emc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v2_00_a\data\xp
   s_mch_emc_v2_1_0.mpd line 51 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 128
INFO:MDT - IPNAME:Hard_Ethernet_MAC INSTANCE:xps_ll_temac -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:Hard_Ethernet_MAC INSTANCE:xps_ll_temac -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 52 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 1
INFO:MDT - IPNAME:Hard_Ethernet_MAC INSTANCE:xps_ll_temac -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 53 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:xps_timer_1 INSTANCE:xps_timer -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_00_a\data\xps_
   timer_v2_1_0.mpd line 44 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:MDT - IPNAME:xps_timer_1 INSTANCE:xps_timer -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_00_a\data\xps_
   timer_v2_1_0.mpd line 46 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 1
INFO:MDT - IPNAME:xps_timer_1 INSTANCE:xps_timer -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_00_a\data\xps_
   timer_v2_1_0.mpd line 47 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 1
INFO:MDT - IPNAME:xps_timebase_wdt_1 INSTANCE:xps_timebase_wdt -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_timebase_wdt_v1_00_b\da
   ta\xps_timebase_wdt_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:MDT - IPNAME:jtagppc_cntlr_0 INSTANCE:jtagppc_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_01_c\data\
   jtagppc_cntlr_v2_1_0.mpd line 36 - tcl is overriding PARAMETER C_NUM_PPC_USED
   value to 1
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v1_00_a\data\xps_i
   ntc_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v1_00_a\data\xps_i
   ntc_v2_1_0.mpd line 48 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS value
   to 9
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v1_00_a\data\xps_i
   ntc_v2_1_0.mpd line 49 - tcl is overriding PARAMETER C_KIND_OF_INTR value to
   0b00000000000000000000000000000010

INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v1_00_a\data\xps_i
   ntc_v2_1_0.mpd line 50 - tcl is overriding PARAMETER C_KIND_OF_EDGE value to
   0b00000000000000000000000000000010
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v1_00_a\data\xps_i
   ntc_v2_1_0.mpd line 51 - tcl is overriding PARAMETER C_KIND_OF_LVL value to
   0b00000000000000000000000111111101

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 93 - 1 master(s) : 10 slave(s)

Check port drivers...

WARNING:MDT - PORT:CPMMCCLK CONNECTOR:clk_200mhz_s -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 86 - No driver found. Port will be driven to
   VCC!
WARNING:MDT - PORT:mc_mibclk CONNECTOR:clk_200mhz_s -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 153 - No driver found. Port will be driven to
   GND!
WARNING:MDT - PORT:mi_mcclk_200 CONNECTOR:clk_200mhz_s -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 155 - No driver found. Port will be driven to
   GND!
WARNING:MDT - PORT:REFCLK CONNECTOR:clk_200mhz_s -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 284 - No driver found. Port will be driven to
   GND!
WARNING:MDT - PORT:HostMiimRdy CONNECTOR:host_mii_rdy -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 216 - No driver found. Port will be driven to
   GND!
WARNING:MDT - PORT:HostRdData CONNECTOR:host_rd_data -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 217 - No driver found. Port will be driven to
   GND!
WARNING:MDT - PORT:HostMiimSel CONNECTOR:host_mii_sel -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 218 - floating connection!
WARNING:MDT - PORT:HostReq CONNECTOR:host_req -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 219 - floating connection!
WARNING:MDT - PORT:HostAddr CONNECTOR:host_addr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 220 - floating connection!
WARNING:MDT - PORT:HostEmac1Sel CONNECTOR:host_emac1_sel -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 221 - floating connection!
WARNING:MDT - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 337 - floating connection!

Performing Clock DRCs...

INFO:MDT - Clock frequency could not be propagated to the port:
   CPMINTERCONNECTCLK in IP: ppc440_0 - Clock Ratio DRC will not be performed. 
INFO:MDT - Clock frequency could not be propagated to the port: CPMPPCMPLBCLK in
   IP: ppc440_0 - Clock Ratio DRC will not be performed. 
INFO:MDT - Clock frequency could not be propagated to the port: CPMPPCS0PLBCLK
   in IP: ppc440_0 - Clock Ratio DRC will not be performed. 
INFO:MDT - Clock frequency could not be propagated to the port: CPMMCCLK in IP:
   ppc440_0 - Clock Ratio DRC will not be performed. 


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

INFO: The DDR2_SDRAM_16Mx32 core has constraints automatically generated by XPS
in implementation/ddr2_sdram_16mx32_wrapper/ddr2_sdram_16mx32_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


INFO: The Hard_Ethernet_MAC core has constraints automatically generated by XPS
in implementation/hard_ethernet_mac_wrapper/hard_ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...


Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 67 - Copying cache implementation netlist

IPNAME:plb_v46 INSTANCE:plb_v46_0 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 93 - Copying cache implementation netlist
IPNAME:ppc440mc_ddr2 INSTANCE:ddr2_sdram_16mx32 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 101 - Copying cache implementation netlist

IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 160 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 172 - Copying cache implementation netlist
IPNAME:xps_uart16550 INSTANCE:rs232 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 178 - Copying cache implementation netlist

IPNAME:xps_gpio INSTANCE:leds_8bit -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 190 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_8bit -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 203 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:push_buttons_3bit -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 218 - Copying cache implementation netlist

IPNAME:xps_mch_emc INSTANCE:flash_8mx16 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 233 - Copying cache implementation netlist

IPNAME:xps_ll_temac INSTANCE:hard_ethernet_mac -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 258 - Copying cache implementation netlist

IPNAME:xps_timer INSTANCE:xps_timer_1 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 289 - Copying cache implementation netlist
IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_1 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 300 - Copying cache implementation netlist
IPNAME:util_bus_split INSTANCE:flash_8mx16_util_bus_split_0 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 312 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_cntlr_0 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 322 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 328 - Copying cache implementation netlist

IPNAME:xps_intc INSTANCE:xps_intc_0 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 340 - Copying cache implementation netlist
IPNAME:input_bufg INSTANCE:input_bufg_0 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 350 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 172 - elaborating IP


Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 0.00 seconds

Constructing platform-level connectivity ...

ERROR:MDT - INST:ppc440_0 PORT:CPMMCCLK -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 67 - port is driven by a sourceless connector
ERROR:MDT - INST:DDR2_SDRAM_16Mx32 PORT:mc_mibclk -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 101 - port is driven by a sourceless connector
ERROR:MDT - INST:DDR2_SDRAM_16Mx32 PORT:mi_mcclk_200 -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 101 - port is driven by a sourceless connector
ERROR:MDT - INST:Hard_Ethernet_MAC PORT:REFCLK -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 258 - port is driven by a sourceless connector
Completion time: 1.00 seconds
ERROR:MDT - platgen failed with errors!

make: *** [implementation/pll_module_0_wrapper.ngc] Error 2



Done!

Make instance pll_module_0 port LOCKED external with net as port name

Can't make external port dcm_all_locked_pin - net dcm_all_locked already used

Make instance pll_module_0 port CLKOUT5 external with net as port name

Make instance pll_module_0 port CLKOUT5 external with net as port name

Can't make external port temac_clk_s_pin - net temac_clk_s already used

At Local date and time: Mon Apr 11 09:38:20 2011
 make -f system.make netlist started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vfx30tff665-1 -lang vhdl   system.mhs


Release Xilinx EDK 10.1.03 - platgen EDK_K_SP3.6
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc5vfx30tff665-1 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc440_0
  (0b0000000000-0b0011111111) ppc440_0	
  (0000000000-0x03ffffff) DDR2_SDRAM_16Mx32	ppc440_0_PPC440MC
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81420000-0x8142ffff) DIP_Switches_8Bit	plb_v46_0
  (0x81440000-0x8144ffff) Push_Buttons_3Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x81c00000-0x81c0ffff) Hard_Ethernet_MAC	plb_v46_0
  (0x83a00000-0x83a0ffff) xps_timebase_wdt_1	plb_v46_0
  (0x83c00000-0x83c0ffff) xps_timer_1	plb_v46_0
  (0x83e00000-0x83e0ffff) RS232	plb_v46_0
  (0x86000000-0x87ffffff) FLASH_8Mx16	plb_v46_0
  (0xffff0000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0

Check platform address map ...

Computing clock values...
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 

INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:MDT - Cannot determine the input clock associated with port :
   input_bufg_0:O. Clock DRCs will not be performed on this core and cores
   connected to it. 

Overriding system level properties ...
INFO:MDT - IPNAME:ppc440_0 INSTANCE:ppc440_virtex5 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\ppc440_virtex5_v1_01_a\data
   \ppc440_virtex5_v2_1_0.mpd line 91 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_BASE value to 0x00000000
INFO:MDT - IPNAME:ppc440_0 INSTANCE:ppc440_virtex5 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\ppc440_virtex5_v1_01_a\data
   \ppc440_virtex5_v2_1_0.mpd line 92 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_HIGH value to 0x03FFFFFF
INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 1
INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 10
INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to
   128

INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_bram_if_cntlr_v1_00_a\d
   ata\xps_bram_if_cntlr_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_bram_if_cntlr_v1_00_a\d
   ata\xps_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 1
INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_bram_if_cntlr_v1_00_a\d
   ata\xps_bram_if_cntlr_v2_1_0.mpd line 46 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 128
INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to
   0x10000
INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value
   to 64
INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8
INFO:MDT - IPNAME:RS232 INSTANCE:xps_uart16550 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v2_00_b\data\
   xps_uart16550_v2_1_0.mpd line 43 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:RS232 INSTANCE:xps_uart16550 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v2_00_b\data\
   xps_uart16550_v2_1_0.mpd line 45 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:RS232 INSTANCE:xps_uart16550 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v2_00_b\data\
   xps_uart16550_v2_1_0.mpd line 46 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 1
INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v1_00_a\data\xps_g
   pio_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:MDT - IPNAME:DIP_Switches_8Bit INSTANCE:xps_gpio -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v1_00_a\data\xps_g
   pio_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:MDT - IPNAME:Push_Buttons_3Bit INSTANCE:xps_gpio -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v1_00_a\data\xps_g
   pio_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:MDT - IPNAME:FLASH_8Mx16 INSTANCE:xps_mch_emc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v2_00_a\data\xp
   s_mch_emc_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:FLASH_8Mx16 INSTANCE:xps_mch_emc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v2_00_a\data\xp
   s_mch_emc_v2_1_0.mpd line 51 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 128
INFO:MDT - IPNAME:Hard_Ethernet_MAC INSTANCE:xps_ll_temac -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:Hard_Ethernet_MAC INSTANCE:xps_ll_temac -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 52 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 1
INFO:MDT - IPNAME:Hard_Ethernet_MAC INSTANCE:xps_ll_temac -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 53 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:xps_timer_1 INSTANCE:xps_timer -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_00_a\data\xps_
   timer_v2_1_0.mpd line 44 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128

INFO:MDT - IPNAME:xps_timer_1 INSTANCE:xps_timer -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_00_a\data\xps_
   timer_v2_1_0.mpd line 46 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 1
INFO:MDT - IPNAME:xps_timer_1 INSTANCE:xps_timer -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_00_a\data\xps_
   timer_v2_1_0.mpd line 47 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 1
INFO:MDT - IPNAME:xps_timebase_wdt_1 INSTANCE:xps_timebase_wdt -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_timebase_wdt_v1_00_b\da
   ta\xps_timebase_wdt_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:MDT - IPNAME:jtagppc_cntlr_0 INSTANCE:jtagppc_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_01_c\data\
   jtagppc_cntlr_v2_1_0.mpd line 36 - tcl is overriding PARAMETER C_NUM_PPC_USED
   value to 1
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v1_00_a\data\xps_i
   ntc_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v1_00_a\data\xps_i
   ntc_v2_1_0.mpd line 48 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS value
   to 9
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v1_00_a\data\xps_i
   ntc_v2_1_0.mpd line 49 - tcl is overriding PARAMETER C_KIND_OF_INTR value to
   0b00000000000000000000000000000010
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v1_00_a\data\xps_i
   ntc_v2_1_0.mpd line 50 - tcl is overriding PARAMETER C_KIND_OF_EDGE value to
   0b00000000000000000000000000000010
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v1_00_a\data\xps_i
   ntc_v2_1_0.mpd line 51 - tcl is overriding PARAMETER C_KIND_OF_LVL value to
   0b00000000000000000000000111111101

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...


Check platform configuration ...
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux
_platform\system.mhs line 92 - 1 master(s) : 10 slave(s)

Check port drivers...
WARNING:MDT - PORT:CPMMCCLK CONNECTOR:clk_200mhz_s -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 85 - No driver found. Port will be driven to
   VCC!
WARNING:MDT - PORT:mc_mibclk CONNECTOR:clk_200mhz_s -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 152 - No driver found. Port will be driven to
   GND!
WARNING:MDT - PORT:mi_mcclk_200 CONNECTOR:clk_200mhz_s -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 154 - No driver found. Port will be driven to
   GND!
WARNING:MDT - PORT:REFCLK CONNECTOR:clk_200mhz_s -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 283 - No driver found. Port will be driven to
   GND!
WARNING:MDT - PORT:mi_mcclk90 CONNECTOR:clk_200mhz_s90 -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 153 - No driver found. Port will be driven to
   GND!
WARNING:MDT - PORT:HostMiimRdy CONNECTOR:host_mii_rdy -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 216 - No driver found. Port will be driven to
   GND!
WARNING:MDT - PORT:HostRdData CONNECTOR:host_rd_data -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 217 - No driver found. Port will be driven to
   GND!
WARNING:MDT - PORT:HostMiimSel CONNECTOR:host_mii_sel -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 218 - floating connection!
WARNING:MDT - PORT:HostReq CONNECTOR:host_req -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 219 - floating connection!
WARNING:MDT - PORT:HostAddr CONNECTOR:host_addr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 220 - floating connection!
WARNING:MDT - PORT:HostEmac1Sel CONNECTOR:host_emac1_sel -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v1_01_b\data\x
   ps_ll_temac_v2_1_0.mpd line 221 - floating connection!
WARNING:MDT - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 336 - floating connection!
WARNING:MDT - PORT:CLKOUT3 CONNECTOR:pll_module_0_CLKOUT3 -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 376 - floating connection!
ERROR:MDT - SIGNAL:Dcm_all_locked - multiple drivers found:
   PORT:CLKOUT4 -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 372!
   PORT:LOCKED -
   M:\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_li
   nux_platform\system.mhs line 370!
ERROR:MDT - platgen failed with errors!

make: *** [implementation/ppc440_0_wrapper.ngc] Error 2



Done!

Generating Block Diagram : \\aristoteles\kimei\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux_platform\blkdiagram\system.html...

Generated --- system.svg

Block diagram generated.

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
Saved project XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
