static T_1\r\nF_1 ( const T_2 * V_1 , int T_3 V_2 , int V_3 , T_4 * V_4 , const union V_5 * T_5 V_2 )\r\n{\r\nif ( F_2 ( 0 , V_3 , 2 ) && V_1 [ 0 ] == 0xff && V_1 [ 1 ] == 0x03 ) {\r\nreturn F_3 ( V_1 , 0 , V_3 , V_4 , T_5 ) ;\r\n}\r\nelse if ( F_2 ( 0 , V_3 , 8 ) && V_1 [ 6 ] == 0xff && V_1 [ 7 ] == 0x03 ) {\r\nreturn F_3 ( V_1 , 6 , V_3 , V_4 , T_5 ) ;\r\n}\r\nelse if ( F_2 ( 0 , V_3 , 3 ) && V_1 [ 1 ] == 0xff && V_1 [ 2 ] == 0x03 ) {\r\nreturn F_3 ( V_1 , 1 , V_3 , V_4 , T_5 ) ;\r\n}\r\nelse if ( F_2 ( 0 , V_3 , 10 ) && memcmp ( V_1 , V_6 , 10 ) == 0 ) {\r\nreturn F_4 ( V_1 , 10 , V_3 , V_4 , T_5 ) ;\r\n}\r\nelse {\r\nif ( F_2 ( 0 , V_3 , 1 ) ) {\r\nswitch ( V_1 [ 0 ] & 0xF0 ) {\r\ncase 0x40 :\r\nreturn F_4 ( V_1 , 0 , V_3 , V_4 , T_5 ) ;\r\n#if 0\r\ncase 0x60:\r\nreturn capture_ipv6(pd, 0, len, cpinfo, pseudo_header);\r\n#endif\r\n}\r\n}\r\n}\r\nreturn FALSE ;\r\n}\r\nstatic int\r\nF_5 ( T_6 * V_7 , T_7 * V_8 , T_8 * V_9 , void * T_9 V_2 )\r\n{\r\nT_6 * V_10 ;\r\nF_6 ( V_8 -> V_11 , V_12 , L_1 ) ;\r\nF_6 ( V_8 -> V_11 , V_13 , L_1 ) ;\r\nF_6 ( V_8 -> V_11 , V_14 , L_1 ) ;\r\nF_6 ( V_8 -> V_11 , V_15 , L_2 ) ;\r\nF_7 ( V_9 , V_16 , V_7 , 0 , F_8 ( V_7 ) , V_17 ) ;\r\nif ( F_9 ( V_7 , 0 ) == 0xff03 ) {\r\nF_10 ( V_18 , V_7 , V_8 , V_9 ) ;\r\n}\r\nelse if ( F_9 ( V_7 , 6 ) == 0xff03 ) {\r\nV_10 = F_11 ( V_7 , 6 ) ;\r\nF_10 ( V_18 , V_10 , V_8 , V_9 ) ;\r\n}\r\nelse if ( F_9 ( V_7 , 1 ) == 0xff03 ) {\r\nV_10 = F_11 ( V_7 , 1 ) ;\r\nF_10 ( V_18 , V_10 , V_8 , V_9 ) ;\r\n}\r\nelse if ( F_12 ( V_7 , 0 , V_6 , 10 ) == 0 ) {\r\nV_10 = F_11 ( V_7 , 10 ) ;\r\nF_10 ( V_19 , V_10 , V_8 , V_9 ) ;\r\n}\r\nelse {\r\nswitch ( F_13 ( V_7 , 0 ) & 0xF0 ) {\r\ncase 0x40 :\r\nF_10 ( V_19 , V_7 , V_8 , V_9 ) ;\r\nbreak;\r\ncase 0x60 :\r\nF_10 ( V_20 , V_7 , V_8 , V_9 ) ;\r\nbreak;\r\ndefault:\r\nF_14 ( V_7 , V_8 , V_9 ) ;\r\nbreak;\r\n}\r\n}\r\nreturn F_8 ( V_7 ) ;\r\n}\r\nvoid\r\nF_15 ( void )\r\n{\r\nstatic T_10 * V_21 [] = {\r\n& V_22 ,\r\n} ;\r\nV_16 = F_16 ( L_2 , L_3 , L_4 ) ;\r\nF_17 ( V_21 , F_18 ( V_21 ) ) ;\r\nV_23 = F_19 ( L_5 , F_5 , V_16 ) ;\r\n}\r\nvoid\r\nF_20 ( void )\r\n{\r\nV_19 = F_21 ( L_6 , V_16 ) ;\r\nV_20 = F_21 ( L_7 , V_16 ) ;\r\nV_18 = F_21 ( L_8 , V_16 ) ;\r\nF_22 ( L_9 , V_24 , V_23 ) ;\r\nF_23 ( L_9 , V_24 , F_1 , V_16 ) ;\r\n}
