* ******************************************************************************

* iCEcube Packer

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Jun 13 2025 09:32:41

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev  D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP  --package  TQ144  --outdir  D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer\U111_TOP_pl.sdc  --dst_sdc_file  D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc  --devicename  iCE40HX4K  

***** Device Info *****
Chip: iCE40HX4K
Package: TQ144
Size: 24 X 20

***** Design Utilization Info *****
Design: U111_TOP
Used Logic Cell: 118/3520
Used Logic Tile: 39/440
Used IO Cell:    96/176
Used Bram Cell For iCE40: 0/20
Used PLL For iCE40: 1/2
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: CLK40
Clock Source: GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 clk40_in CONSTANT_ONE_NET 
Clock Driver: pll (SB_PLL40_2F_PAD)
Driver Position: (12, 21, 1)
Fanout to FF: 38
Fanout to Tile: 14


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . + . . . . 2 . . . . + . 
   ----------------------------------------------------
21|                                                     
20|   0 0 0 0 0 3 2 4 0 0 0 4 0 0 0 0 0 0 0 0 0 0 0 0   
19|   0 0 0 0 0 0 0 0 3 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
18|   0 0 0 0 0 0 0 0 3 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
17|   0 0 0 0 0 0 0 0 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
16|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
15|   0 0 0 0 0 0 3 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
14|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
13|   0 0 0 0 0 0 0 2 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
12|   0 0 0 0 0 2 0 3 8 4 2 0 0 0 0 0 0 0 0 0 0 0 0 0   
11|   0 0 0 0 0 0 1 5 8 5 3 0 0 0 0 0 0 0 0 0 0 0 0 0   
10|   1 0 0 0 0 3 3 8 2 2 0 2 0 0 0 0 0 0 0 0 0 0 0 0   
 9|   0 0 0 0 0 0 0 4 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 8|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 7|   0 0 0 0 0 0 2 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 6|   0 0 0 0 0 0 0 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 5|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 4|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 3|   0 0 0 0 0 2 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 2|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 1|   0 0 2 0 0 0 0 0 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0   
 0|                                                     

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 3.03

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     0  0  0  0  0  7  6  7  0  0  0  7  0  0  0  0  0  0  0  0  0  0  0  0    
19|     0  0  0  0  0  0  0  0  8  8  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
18|     0  0  0  0  0  0  0  0  8  7  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
17|     0  0  0  0  0  0  0  0  7  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
16|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  7  6  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
13|     0  0  0  0  0  0  0  5  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
12|     0  0  0  0  0  5  0  8 21 12  5  0  0  0  0  0  0  0  0  0  0  0  0  0    
11|     0  0  0  0  0  0  4 12 16 14  8  0  0  0  0  0  0  0  0  0  0  0  0  0    
10|     1  0  0  0  0  7  9 17  7  5  0  4  0  0  0  0  0  0  0  0  0  0  0  0    
 9|     0  0  0  0  0  0  0  7  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 8|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 7|     0  0  0  0  0  0  5  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 6|     0  0  0  0  0  0  0  0  0  5  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  5  5  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  3  0  0  0  0  0  0  0  4  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input nets per logic tile: 21
Average number of input nets per logic tile: 7.28

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     0  0  0  0  0  9  6 11  0  0  0  9  0  0  0  0  0  0  0  0  0  0  0  0    
19|     0  0  0  0  0  0  0  0  9  9  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
18|     0  0  0  0  0  0  0  0  8  8  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
17|     0  0  0  0  0  0  0  0  9  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
16|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  9  6  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
13|     0  0  0  0  0  0  0  6  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
12|     0  0  0  0  0  6  0 12 32 16  6  0  0  0  0  0  0  0  0  0  0  0  0  0    
11|     0  0  0  0  0  0  4 19 22 19  8  0  0  0  0  0  0  0  0  0  0  0  0  0    
10|     1  0  0  0  0  9 11 27  7  5  0  4  0  0  0  0  0  0  0  0  0  0  0  0    
 9|     0  0  0  0  0  0  0 12  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 8|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 7|     0  0  0  0  0  0  5  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 6|     0  0  0  0  0  0  0  0  0  6  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  6  6  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  4  0  0  0  0  0  0  0  4  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 9.28

***** Run Time Info *****
Run Time:  0
