

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_2'
================================================================
* Date:           Sat Dec 28 21:59:01 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.67|     6.380|        3.33|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  16993|  16993|  16993|  16993|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                     |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  16992|  16992|      2124|          -|          -|     8|    no    |
        | + Loop 1.1          |   2121|   2121|       303|          -|          -|     7|    no    |
        |  ++ Loop 1.1.1      |    301|    301|        43|          -|          -|     7|    no    |
        |   +++ Loop 1.1.1.1  |     40|     40|         5|          -|          -|     8|    no    |
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    242|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|     65|    -|
|Memory           |        0|      -|      13|      2|    -|
|Multiplexer      |        -|      -|       -|    116|    -|
|Register         |        -|      -|     257|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     270|    425|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+------------------------+---------+-------+---+----+-----+
    |          Instance          |         Module         | BRAM_18K| DSP48E| FF| LUT| URAM|
    +----------------------------+------------------------+---------+-------+---+----+-----+
    |network_mux_646_16_1_1_U83  |network_mux_646_16_1_1  |        0|      0|  0|  65|    0|
    +----------------------------+------------------------+---------+-------+---+----+-----+
    |Total                       |                        |        0|      0|  0|  65|    0|
    +----------------------------+------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    +------------------------------------+--------------------------------+-----------+
    |              Instance              |             Module             | Expression|
    +------------------------------------+--------------------------------+-----------+
    |network_mul_mul_16s_16s_32_1_1_U84  |network_mul_mul_16s_16s_32_1_1  |  i0 * i1  |
    +------------------------------------+--------------------------------+-----------+

    * Memory: 
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |          Memory         |                    Module                    | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |SeparableConv2D_2_b_s_U  |pointwise_conv2d_fix_2_SeparableConv2D_2_b_s  |        0|  13|   2|    0|     8|   13|     1|          104|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                    |                                              |        0|  13|   2|    0|     8|   13|     1|          104|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln18_fu_297_p2     |     +    |      0|  0|  15|           9|           6|
    |add_ln27_1_fu_416_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln27_5_fu_425_p2   |     +    |      0|  0|  15|           6|           6|
    |add_ln27_6_fu_410_p2   |     +    |      0|  0|  15|           9|           6|
    |add_ln27_fu_385_p2     |     +    |      0|  0|  15|           7|           7|
    |add_ln32_fu_462_p2     |     +    |      0|  0|  14|          10|          10|
    |buffer_fu_626_p2       |     +    |      0|  0|  29|          22|          22|
    |in_d_fu_404_p2         |     +    |      0|  0|  13|           4|           1|
    |out_d_fu_309_p2        |     +    |      0|  0|  13|           4|           1|
    |out_h_fu_341_p2        |     +    |      0|  0|  12|           3|           1|
    |out_w_fu_375_p2        |     +    |      0|  0|  12|           3|           1|
    |sub_ln27_fu_363_p2     |     -    |      0|  0|  15|           7|           7|
    |and_ln32_fu_456_p2     |    and   |      0|  0|  16|          16|          16|
    |icmp_ln18_fu_303_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln19_fu_335_p2    |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln20_fu_369_p2    |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln22_fu_398_p2    |   icmp   |      0|  0|  11|           4|           5|
    |select_ln31_fu_448_p3  |  select  |      0|  0|   2|           1|           2|
    |xor_ln31_fu_442_p2     |    xor   |      0|  0|   2|           1|           2|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 242|         126|         112|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  53|         12|    1|         12|
    |buffer_0_reg_261  |   9|          2|   22|         44|
    |in_d_0_reg_271    |   9|          2|    4|          8|
    |out_d_0_reg_217   |   9|          2|    4|          8|
    |out_h_0_reg_239   |   9|          2|    3|          6|
    |out_w_0_reg_250   |   9|          2|    3|          6|
    |phi_mul1_reg_228  |   9|          2|    9|         18|
    |phi_mul_reg_282   |   9|          2|    9|         18|
    +------------------+----+-----------+-----+-----------+
    |Total             | 116|         26|   55|        120|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln18_reg_651     |   9|   0|    9|          0|
    |add_ln27_1_reg_724   |  10|   0|   10|          0|
    |add_ln27_5_reg_729   |   6|   0|    6|          0|
    |add_ln27_6_reg_719   |   9|   0|    9|          0|
    |add_ln32_reg_739     |  10|   0|   10|          0|
    |and_ln32_reg_734     |  16|   0|   16|          0|
    |ap_CS_fsm            |  11|   0|   11|          0|
    |buffer_0_reg_261     |  22|   0|   22|          0|
    |in_d_0_reg_271       |   4|   0|    4|          0|
    |in_d_reg_714         |   4|   0|    4|          0|
    |input_load_reg_749   |  16|   0|   16|          0|
    |merge_i_reg_754      |  16|   0|   16|          0|
    |mul_ln27_reg_759     |  32|   0|   32|          0|
    |out_d_0_reg_217      |   4|   0|    4|          0|
    |out_d_reg_659        |   4|   0|    4|          0|
    |out_h_0_reg_239      |   3|   0|    3|          0|
    |out_h_reg_687        |   3|   0|    3|          0|
    |out_w_0_reg_250      |   3|   0|    3|          0|
    |out_w_reg_700        |   3|   0|    3|          0|
    |phi_mul1_reg_228     |   9|   0|    9|          0|
    |phi_mul_reg_282      |   9|   0|    9|          0|
    |sext_ln27_8_reg_705  |  10|   0|   10|          0|
    |sext_ln27_reg_674    |  22|   0|   22|          0|
    |shl_ln_reg_679       |   3|   0|    6|          3|
    |sub_ln27_reg_692     |   7|   0|    7|          0|
    |trunc_ln27_reg_669   |   3|   0|    3|          0|
    |zext_ln18_reg_646    |   9|   0|   10|          1|
    +---------------------+----+----+-----+-----------+
    |Total                | 257|   0|  261|          4|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 2 
5 --> 6 4 
6 --> 7 11 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 6 
11 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 12 [1/1] (1.76ns)   --->   "br label %.loopexit" [../layers_c/pointwise_conv2d.cpp:18]   --->   Operation 12 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%out_d_0 = phi i4 [ 0, %0 ], [ %out_d, %.loopexit.loopexit ]"   --->   Operation 13 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i9 [ 0, %0 ], [ %add_ln18, %.loopexit.loopexit ]" [../layers_c/pointwise_conv2d.cpp:18]   --->   Operation 14 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i9 %phi_mul1 to i10" [../layers_c/pointwise_conv2d.cpp:18]   --->   Operation 15 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.82ns)   --->   "%add_ln18 = add i9 %phi_mul1, 49" [../layers_c/pointwise_conv2d.cpp:18]   --->   Operation 16 'add' 'add_ln18' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.30ns)   --->   "%icmp_ln18 = icmp eq i4 %out_d_0, -8" [../layers_c/pointwise_conv2d.cpp:18]   --->   Operation 17 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.73ns)   --->   "%out_d = add i4 %out_d_0, 1" [../layers_c/pointwise_conv2d.cpp:18]   --->   Operation 19 'add' 'out_d' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %5, label %.preheader4.preheader" [../layers_c/pointwise_conv2d.cpp:18]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i4 %out_d_0 to i64" [../layers_c/pointwise_conv2d.cpp:21]   --->   Operation 21 'zext' 'zext_ln21' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%SeparableConv2D_2_b_1 = getelementptr [8 x i13]* @SeparableConv2D_2_b_s, i64 0, i64 %zext_ln21" [../layers_c/pointwise_conv2d.cpp:21]   --->   Operation 22 'getelementptr' 'SeparableConv2D_2_b_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (3.25ns)   --->   "%SeparableConv2D_2_b_2 = load i13* %SeparableConv2D_2_b_1, align 2" [../layers_c/pointwise_conv2d.cpp:21]   --->   Operation 23 'load' 'SeparableConv2D_2_b_2' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 8> <ROM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i4 %out_d_0 to i3" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 24 'trunc' 'trunc_ln27' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 25 'ret' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 26 [1/2] (3.25ns)   --->   "%SeparableConv2D_2_b_2 = load i13* %SeparableConv2D_2_b_1, align 2" [../layers_c/pointwise_conv2d.cpp:21]   --->   Operation 26 'load' 'SeparableConv2D_2_b_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 8> <ROM>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln27 = sext i13 %SeparableConv2D_2_b_2 to i22" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 27 'sext' 'sext_ln27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln27, i3 0)" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 28 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.76ns)   --->   "br label %.preheader4" [../layers_c/pointwise_conv2d.cpp:19]   --->   Operation 29 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 1.82>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%out_h_0 = phi i3 [ 0, %.preheader4.preheader ], [ %out_h, %.preheader4.loopexit ]"   --->   Operation 30 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (1.13ns)   --->   "%icmp_ln19 = icmp eq i3 %out_h_0, -1" [../layers_c/pointwise_conv2d.cpp:19]   --->   Operation 31 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)"   --->   Operation 32 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (1.65ns)   --->   "%out_h = add i3 %out_h_0, 1" [../layers_c/pointwise_conv2d.cpp:19]   --->   Operation 33 'add' 'out_h' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln19, label %.loopexit.loopexit, label %.preheader.preheader" [../layers_c/pointwise_conv2d.cpp:19]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i3 %out_h_0 to i7" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 35 'zext' 'zext_ln27' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln27_4 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %out_h_0, i3 0)" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 36 'bitconcatenate' 'shl_ln27_4' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln27_6 = zext i6 %shl_ln27_4 to i7" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 37 'zext' 'zext_ln27_6' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.82ns)   --->   "%sub_ln27 = sub i7 %zext_ln27_6, %zext_ln27" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 38 'sub' 'sub_ln27' <Predicate = (!icmp_ln19)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (1.76ns)   --->   "br label %.preheader" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 39 'br' <Predicate = (!icmp_ln19)> <Delay = 1.76>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 40 'br' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.87>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%out_w_0 = phi i3 [ %out_w, %4 ], [ 0, %.preheader.preheader ]"   --->   Operation 41 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (1.13ns)   --->   "%icmp_ln20 = icmp eq i3 %out_w_0, -1" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 42 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)"   --->   Operation 43 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (1.65ns)   --->   "%out_w = add i3 %out_w_0, 1" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 44 'add' 'out_w' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %.preheader4.loopexit, label %1" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i3 %out_w_0 to i7" [../layers_c/pointwise_conv2d.cpp:22]   --->   Operation 46 'zext' 'zext_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (1.87ns)   --->   "%add_ln27 = add i7 %sub_ln27, %zext_ln22" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 47 'add' 'add_ln27' <Predicate = (!icmp_ln20)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln27_8 = sext i7 %add_ln27 to i10" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 48 'sext' 'sext_ln27_8' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (1.76ns)   --->   "br label %2" [../layers_c/pointwise_conv2d.cpp:22]   --->   Operation 49 'br' <Predicate = (!icmp_ln20)> <Delay = 1.76>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "br label %.preheader4"   --->   Operation 50 'br' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.82>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%buffer_0 = phi i22 [ %sext_ln27, %1 ], [ %buffer, %3 ]"   --->   Operation 51 'phi' 'buffer_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%in_d_0 = phi i4 [ 0, %1 ], [ %in_d, %3 ]"   --->   Operation 52 'phi' 'in_d_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%phi_mul = phi i9 [ 0, %1 ], [ %add_ln27_6, %3 ]" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 53 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln22_3 = zext i9 %phi_mul to i10" [../layers_c/pointwise_conv2d.cpp:22]   --->   Operation 54 'zext' 'zext_ln22_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (1.30ns)   --->   "%icmp_ln22 = icmp eq i4 %in_d_0, -8" [../layers_c/pointwise_conv2d.cpp:22]   --->   Operation 55 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 56 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (1.73ns)   --->   "%in_d = add i4 %in_d_0, 1" [../layers_c/pointwise_conv2d.cpp:22]   --->   Operation 57 'add' 'in_d' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %icmp_ln22, label %4, label %3" [../layers_c/pointwise_conv2d.cpp:22]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (1.82ns)   --->   "%add_ln27_6 = add i9 %phi_mul, 49" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 59 'add' 'add_ln27_6' <Predicate = (!icmp_ln22)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (1.82ns)   --->   "%add_ln27_1 = add i10 %sext_ln27_8, %zext_ln22_3" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 60 'add' 'add_ln27_1' <Predicate = (!icmp_ln22)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln27_8 = zext i4 %in_d_0 to i6" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 61 'zext' 'zext_ln27_8' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (1.82ns)   --->   "%add_ln27_5 = add i6 %zext_ln27_8, %shl_ln" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 62 'add' 'add_ln27_5' <Predicate = (!icmp_ln22)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln32)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %buffer_0, i32 21)" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 63 'bitselect' 'tmp' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln32)   --->   "%trunc_ln31 = trunc i22 %buffer_0 to i16" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 64 'trunc' 'trunc_ln31' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node and_ln32)   --->   "%xor_ln31 = xor i1 %tmp, true" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 65 'xor' 'xor_ln31' <Predicate = (icmp_ln22)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node and_ln32)   --->   "%select_ln31 = select i1 %xor_ln31, i16 -1, i16 0" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 66 'select' 'select_ln31' <Predicate = (icmp_ln22)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln32 = and i16 %select_ln31, %trunc_ln31" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 67 'and' 'and_ln32' <Predicate = (icmp_ln22)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (1.82ns)   --->   "%add_ln32 = add i10 %zext_ln18, %sext_ln27_8" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 68 'add' 'add_ln32' <Predicate = (icmp_ln22)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln27_9 = sext i10 %add_ln27_1 to i32" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 69 'sext' 'sext_ln27_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln27_7 = zext i32 %sext_ln27_9 to i64" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 70 'zext' 'zext_ln27_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln27_7" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 71 'getelementptr' 'input_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 72 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 73 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 73 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_8 : Operation 74 [1/1] (3.13ns)   --->   "%merge_i = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 10898, i16 6361, i16 -3520, i16 3573, i16 -7765, i16 -153, i16 10043, i16 6976, i16 573, i16 -7188, i16 6348, i16 -9376, i16 -9190, i16 -5413, i16 -876, i16 -40, i16 -8324, i16 2097, i16 -9487, i16 -6635, i16 607, i16 -8081, i16 7867, i16 -5466, i16 11547, i16 8413, i16 -1735, i16 8485, i16 2665, i16 3423, i16 -914, i16 4560, i16 -6048, i16 7028, i16 -5818, i16 9405, i16 6586, i16 4944, i16 7540, i16 8629, i16 6564, i16 -10620, i16 -1783, i16 5899, i16 -8276, i16 12149, i16 2883, i16 -4728, i16 9628, i16 8093, i16 733, i16 9047, i16 -4274, i16 -1225, i16 -6631, i16 -3726, i16 1720, i16 2151, i16 -1930, i16 5081, i16 -409, i16 -5892, i16 -4037, i16 1956, i6 %add_ln27_5)" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 74 'mux' 'merge_i' <Predicate = true> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.38>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln27_1 = sext i16 %input_load to i32" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 75 'sext' 'sext_ln27_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln27_3 = sext i16 %merge_i to i32" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 76 'sext' 'sext_ln27_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln27 = mul nsw i32 %sext_ln27_3, %sext_ln27_1" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 77 'mul' 'mul_ln27' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 2.25>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln3 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %mul_ln27, i32 14, i32 31)" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 78 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln27_10 = sext i18 %trunc_ln3 to i22" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 79 'sext' 'sext_ln27_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (2.25ns)   --->   "%buffer = add i22 %sext_ln27_10, %buffer_0" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 80 'add' 'buffer' <Predicate = true> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "br label %2" [../layers_c/pointwise_conv2d.cpp:22]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 6> <Delay = 3.25>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i10 %add_ln32 to i32" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 82 'sext' 'sext_ln32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i32 %sext_ln32 to i64" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 83 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln32" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 84 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 85 [1/1] (3.25ns)   --->   "store i16 %and_ln32, i16* %output_addr, align 2" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 85 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "br label %.preheader" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_2_b_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln18               (br               ) [ 011111111111]
out_d_0               (phi              ) [ 001000000000]
phi_mul1              (phi              ) [ 001000000000]
zext_ln18             (zext             ) [ 000111111111]
add_ln18              (add              ) [ 011111111111]
icmp_ln18             (icmp             ) [ 001111111111]
empty                 (speclooptripcount) [ 000000000000]
out_d                 (add              ) [ 011111111111]
br_ln18               (br               ) [ 000000000000]
zext_ln21             (zext             ) [ 000000000000]
SeparableConv2D_2_b_1 (getelementptr    ) [ 000100000000]
trunc_ln27            (trunc            ) [ 000100000000]
ret_ln0               (ret              ) [ 000000000000]
SeparableConv2D_2_b_2 (load             ) [ 000000000000]
sext_ln27             (sext             ) [ 000011111111]
shl_ln                (bitconcatenate   ) [ 000011111111]
br_ln19               (br               ) [ 001111111111]
out_h_0               (phi              ) [ 000010000000]
icmp_ln19             (icmp             ) [ 001111111111]
empty_25              (speclooptripcount) [ 000000000000]
out_h                 (add              ) [ 001111111111]
br_ln19               (br               ) [ 000000000000]
zext_ln27             (zext             ) [ 000000000000]
shl_ln27_4            (bitconcatenate   ) [ 000000000000]
zext_ln27_6           (zext             ) [ 000000000000]
sub_ln27              (sub              ) [ 000001111111]
br_ln20               (br               ) [ 001111111111]
br_ln0                (br               ) [ 011111111111]
out_w_0               (phi              ) [ 000001000000]
icmp_ln20             (icmp             ) [ 001111111111]
empty_26              (speclooptripcount) [ 000000000000]
out_w                 (add              ) [ 001111111111]
br_ln20               (br               ) [ 000000000000]
zext_ln22             (zext             ) [ 000000000000]
add_ln27              (add              ) [ 000000000000]
sext_ln27_8           (sext             ) [ 000000111110]
br_ln22               (br               ) [ 001111111111]
br_ln0                (br               ) [ 001111111111]
buffer_0              (phi              ) [ 000000111110]
in_d_0                (phi              ) [ 000000100000]
phi_mul               (phi              ) [ 000000100000]
zext_ln22_3           (zext             ) [ 000000000000]
icmp_ln22             (icmp             ) [ 001111111111]
empty_27              (speclooptripcount) [ 000000000000]
in_d                  (add              ) [ 001111111111]
br_ln22               (br               ) [ 000000000000]
add_ln27_6            (add              ) [ 001111111111]
add_ln27_1            (add              ) [ 000000010000]
zext_ln27_8           (zext             ) [ 000000000000]
add_ln27_5            (add              ) [ 000000011000]
tmp                   (bitselect        ) [ 000000000000]
trunc_ln31            (trunc            ) [ 000000000000]
xor_ln31              (xor              ) [ 000000000000]
select_ln31           (select           ) [ 000000000000]
and_ln32              (and              ) [ 000000000001]
add_ln32              (add              ) [ 000000000001]
sext_ln27_9           (sext             ) [ 000000000000]
zext_ln27_7           (zext             ) [ 000000000000]
input_addr            (getelementptr    ) [ 000000001000]
input_load            (load             ) [ 000000000100]
merge_i               (mux              ) [ 000000000100]
sext_ln27_1           (sext             ) [ 000000000000]
sext_ln27_3           (sext             ) [ 000000000000]
mul_ln27              (mul              ) [ 000000000010]
trunc_ln3             (partselect       ) [ 000000000000]
sext_ln27_10          (sext             ) [ 000000000000]
buffer                (add              ) [ 001111111111]
br_ln22               (br               ) [ 001111111111]
sext_ln32             (sext             ) [ 000000000000]
zext_ln32             (zext             ) [ 000000000000]
output_addr           (getelementptr    ) [ 000000000000]
store_ln32            (store            ) [ 000000000000]
br_ln20               (br               ) [ 001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="SeparableConv2D_2_b_s">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_2_b_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i22.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.64i16.i6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1004" name="SeparableConv2D_2_b_1_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="13" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="4" slack="0"/>
<pin id="182" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_2_b_1/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="3" slack="0"/>
<pin id="187" dir="0" index="1" bw="13" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_2_b_2/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="input_addr_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="16" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="32" slack="0"/>
<pin id="195" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/7 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_access_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="14" slack="0"/>
<pin id="200" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/7 "/>
</bind>
</comp>

<comp id="204" class="1004" name="output_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="32" slack="0"/>
<pin id="208" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/11 "/>
</bind>
</comp>

<comp id="211" class="1004" name="store_ln32_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="14" slack="0"/>
<pin id="213" dir="0" index="1" bw="16" slack="1"/>
<pin id="214" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/11 "/>
</bind>
</comp>

<comp id="217" class="1005" name="out_d_0_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="4" slack="1"/>
<pin id="219" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_d_0 (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="out_d_0_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="1"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="4" slack="0"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d_0/2 "/>
</bind>
</comp>

<comp id="228" class="1005" name="phi_mul1_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="9" slack="1"/>
<pin id="230" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="phi_mul1_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="9" slack="0"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul1/2 "/>
</bind>
</comp>

<comp id="239" class="1005" name="out_h_0_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="3" slack="1"/>
<pin id="241" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="out_h_0 (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="out_h_0_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="1"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="3" slack="0"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h_0/4 "/>
</bind>
</comp>

<comp id="250" class="1005" name="out_w_0_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="3" slack="1"/>
<pin id="252" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="out_w_0 (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="out_w_0_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="3" slack="0"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="1" slack="1"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w_0/5 "/>
</bind>
</comp>

<comp id="261" class="1005" name="buffer_0_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="22" slack="4"/>
<pin id="263" dir="1" index="1" bw="22" slack="4"/>
</pin_list>
<bind>
<opset="buffer_0 (phireg) "/>
</bind>
</comp>

<comp id="264" class="1004" name="buffer_0_phi_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="13" slack="3"/>
<pin id="266" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="22" slack="1"/>
<pin id="268" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buffer_0/6 "/>
</bind>
</comp>

<comp id="271" class="1005" name="in_d_0_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="1"/>
<pin id="273" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="in_d_0 (phireg) "/>
</bind>
</comp>

<comp id="275" class="1004" name="in_d_0_phi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="4" slack="0"/>
<pin id="279" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_d_0/6 "/>
</bind>
</comp>

<comp id="282" class="1005" name="phi_mul_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="9" slack="1"/>
<pin id="284" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="286" class="1004" name="phi_mul_phi_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="1"/>
<pin id="288" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="9" slack="0"/>
<pin id="290" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/6 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln18_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="9" slack="0"/>
<pin id="295" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="add_ln18_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="9" slack="0"/>
<pin id="299" dir="0" index="1" bw="7" slack="0"/>
<pin id="300" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="icmp_ln18_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="4" slack="0"/>
<pin id="305" dir="0" index="1" bw="4" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="out_d_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="4" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="zext_ln21_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="4" slack="0"/>
<pin id="317" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="trunc_ln27_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="4" slack="0"/>
<pin id="322" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="sext_ln27_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="13" slack="0"/>
<pin id="326" dir="1" index="1" bw="22" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="shl_ln_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="6" slack="0"/>
<pin id="330" dir="0" index="1" bw="3" slack="1"/>
<pin id="331" dir="0" index="2" bw="1" slack="0"/>
<pin id="332" dir="1" index="3" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="icmp_ln19_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="3" slack="0"/>
<pin id="337" dir="0" index="1" bw="3" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="out_h_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="3" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="zext_ln27_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="3" slack="0"/>
<pin id="349" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="shl_ln27_4_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="6" slack="0"/>
<pin id="353" dir="0" index="1" bw="3" slack="0"/>
<pin id="354" dir="0" index="2" bw="1" slack="0"/>
<pin id="355" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln27_4/4 "/>
</bind>
</comp>

<comp id="359" class="1004" name="zext_ln27_6_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="6" slack="0"/>
<pin id="361" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_6/4 "/>
</bind>
</comp>

<comp id="363" class="1004" name="sub_ln27_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="6" slack="0"/>
<pin id="365" dir="0" index="1" bw="3" slack="0"/>
<pin id="366" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln27/4 "/>
</bind>
</comp>

<comp id="369" class="1004" name="icmp_ln20_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="3" slack="0"/>
<pin id="371" dir="0" index="1" bw="3" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/5 "/>
</bind>
</comp>

<comp id="375" class="1004" name="out_w_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="3" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w/5 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln22_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="3" slack="0"/>
<pin id="383" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/5 "/>
</bind>
</comp>

<comp id="385" class="1004" name="add_ln27_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="7" slack="1"/>
<pin id="387" dir="0" index="1" bw="3" slack="0"/>
<pin id="388" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/5 "/>
</bind>
</comp>

<comp id="390" class="1004" name="sext_ln27_8_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="7" slack="0"/>
<pin id="392" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_8/5 "/>
</bind>
</comp>

<comp id="394" class="1004" name="zext_ln22_3_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="9" slack="0"/>
<pin id="396" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_3/6 "/>
</bind>
</comp>

<comp id="398" class="1004" name="icmp_ln22_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="4" slack="0"/>
<pin id="400" dir="0" index="1" bw="4" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/6 "/>
</bind>
</comp>

<comp id="404" class="1004" name="in_d_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="4" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_d/6 "/>
</bind>
</comp>

<comp id="410" class="1004" name="add_ln27_6_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="9" slack="0"/>
<pin id="412" dir="0" index="1" bw="7" slack="0"/>
<pin id="413" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_6/6 "/>
</bind>
</comp>

<comp id="416" class="1004" name="add_ln27_1_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="7" slack="1"/>
<pin id="418" dir="0" index="1" bw="9" slack="0"/>
<pin id="419" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_1/6 "/>
</bind>
</comp>

<comp id="421" class="1004" name="zext_ln27_8_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="4" slack="0"/>
<pin id="423" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_8/6 "/>
</bind>
</comp>

<comp id="425" class="1004" name="add_ln27_5_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="4" slack="0"/>
<pin id="427" dir="0" index="1" bw="6" slack="3"/>
<pin id="428" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_5/6 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="22" slack="0"/>
<pin id="433" dir="0" index="2" bw="6" slack="0"/>
<pin id="434" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="438" class="1004" name="trunc_ln31_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="22" slack="0"/>
<pin id="440" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln31/6 "/>
</bind>
</comp>

<comp id="442" class="1004" name="xor_ln31_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln31/6 "/>
</bind>
</comp>

<comp id="448" class="1004" name="select_ln31_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="16" slack="0"/>
<pin id="451" dir="0" index="2" bw="16" slack="0"/>
<pin id="452" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31/6 "/>
</bind>
</comp>

<comp id="456" class="1004" name="and_ln32_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="16" slack="0"/>
<pin id="458" dir="0" index="1" bw="16" slack="0"/>
<pin id="459" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln32/6 "/>
</bind>
</comp>

<comp id="462" class="1004" name="add_ln32_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="9" slack="4"/>
<pin id="464" dir="0" index="1" bw="7" slack="1"/>
<pin id="465" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/6 "/>
</bind>
</comp>

<comp id="466" class="1004" name="sext_ln27_9_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="10" slack="1"/>
<pin id="468" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_9/7 "/>
</bind>
</comp>

<comp id="469" class="1004" name="zext_ln27_7_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="10" slack="0"/>
<pin id="471" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_7/7 "/>
</bind>
</comp>

<comp id="474" class="1004" name="merge_i_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="16" slack="0"/>
<pin id="476" dir="0" index="1" bw="15" slack="0"/>
<pin id="477" dir="0" index="2" bw="14" slack="0"/>
<pin id="478" dir="0" index="3" bw="13" slack="0"/>
<pin id="479" dir="0" index="4" bw="13" slack="0"/>
<pin id="480" dir="0" index="5" bw="14" slack="0"/>
<pin id="481" dir="0" index="6" bw="9" slack="0"/>
<pin id="482" dir="0" index="7" bw="15" slack="0"/>
<pin id="483" dir="0" index="8" bw="14" slack="0"/>
<pin id="484" dir="0" index="9" bw="11" slack="0"/>
<pin id="485" dir="0" index="10" bw="14" slack="0"/>
<pin id="486" dir="0" index="11" bw="14" slack="0"/>
<pin id="487" dir="0" index="12" bw="15" slack="0"/>
<pin id="488" dir="0" index="13" bw="15" slack="0"/>
<pin id="489" dir="0" index="14" bw="14" slack="0"/>
<pin id="490" dir="0" index="15" bw="11" slack="0"/>
<pin id="491" dir="0" index="16" bw="7" slack="0"/>
<pin id="492" dir="0" index="17" bw="15" slack="0"/>
<pin id="493" dir="0" index="18" bw="13" slack="0"/>
<pin id="494" dir="0" index="19" bw="15" slack="0"/>
<pin id="495" dir="0" index="20" bw="14" slack="0"/>
<pin id="496" dir="0" index="21" bw="11" slack="0"/>
<pin id="497" dir="0" index="22" bw="14" slack="0"/>
<pin id="498" dir="0" index="23" bw="14" slack="0"/>
<pin id="499" dir="0" index="24" bw="14" slack="0"/>
<pin id="500" dir="0" index="25" bw="15" slack="0"/>
<pin id="501" dir="0" index="26" bw="15" slack="0"/>
<pin id="502" dir="0" index="27" bw="12" slack="0"/>
<pin id="503" dir="0" index="28" bw="15" slack="0"/>
<pin id="504" dir="0" index="29" bw="13" slack="0"/>
<pin id="505" dir="0" index="30" bw="13" slack="0"/>
<pin id="506" dir="0" index="31" bw="11" slack="0"/>
<pin id="507" dir="0" index="32" bw="14" slack="0"/>
<pin id="508" dir="0" index="33" bw="14" slack="0"/>
<pin id="509" dir="0" index="34" bw="14" slack="0"/>
<pin id="510" dir="0" index="35" bw="14" slack="0"/>
<pin id="511" dir="0" index="36" bw="15" slack="0"/>
<pin id="512" dir="0" index="37" bw="14" slack="0"/>
<pin id="513" dir="0" index="38" bw="14" slack="0"/>
<pin id="514" dir="0" index="39" bw="14" slack="0"/>
<pin id="515" dir="0" index="40" bw="15" slack="0"/>
<pin id="516" dir="0" index="41" bw="14" slack="0"/>
<pin id="517" dir="0" index="42" bw="15" slack="0"/>
<pin id="518" dir="0" index="43" bw="12" slack="0"/>
<pin id="519" dir="0" index="44" bw="14" slack="0"/>
<pin id="520" dir="0" index="45" bw="15" slack="0"/>
<pin id="521" dir="0" index="46" bw="15" slack="0"/>
<pin id="522" dir="0" index="47" bw="13" slack="0"/>
<pin id="523" dir="0" index="48" bw="14" slack="0"/>
<pin id="524" dir="0" index="49" bw="15" slack="0"/>
<pin id="525" dir="0" index="50" bw="14" slack="0"/>
<pin id="526" dir="0" index="51" bw="11" slack="0"/>
<pin id="527" dir="0" index="52" bw="15" slack="0"/>
<pin id="528" dir="0" index="53" bw="14" slack="0"/>
<pin id="529" dir="0" index="54" bw="12" slack="0"/>
<pin id="530" dir="0" index="55" bw="14" slack="0"/>
<pin id="531" dir="0" index="56" bw="13" slack="0"/>
<pin id="532" dir="0" index="57" bw="12" slack="0"/>
<pin id="533" dir="0" index="58" bw="13" slack="0"/>
<pin id="534" dir="0" index="59" bw="12" slack="0"/>
<pin id="535" dir="0" index="60" bw="14" slack="0"/>
<pin id="536" dir="0" index="61" bw="10" slack="0"/>
<pin id="537" dir="0" index="62" bw="14" slack="0"/>
<pin id="538" dir="0" index="63" bw="13" slack="0"/>
<pin id="539" dir="0" index="64" bw="12" slack="0"/>
<pin id="540" dir="0" index="65" bw="6" slack="2"/>
<pin id="541" dir="1" index="66" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="merge_i/8 "/>
</bind>
</comp>

<comp id="607" class="1004" name="sext_ln27_1_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="16" slack="1"/>
<pin id="609" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_1/9 "/>
</bind>
</comp>

<comp id="610" class="1004" name="sext_ln27_3_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="16" slack="1"/>
<pin id="612" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_3/9 "/>
</bind>
</comp>

<comp id="613" class="1004" name="trunc_ln3_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="18" slack="0"/>
<pin id="615" dir="0" index="1" bw="32" slack="1"/>
<pin id="616" dir="0" index="2" bw="5" slack="0"/>
<pin id="617" dir="0" index="3" bw="6" slack="0"/>
<pin id="618" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/10 "/>
</bind>
</comp>

<comp id="622" class="1004" name="sext_ln27_10_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="18" slack="0"/>
<pin id="624" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_10/10 "/>
</bind>
</comp>

<comp id="626" class="1004" name="buffer_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="18" slack="0"/>
<pin id="628" dir="0" index="1" bw="22" slack="4"/>
<pin id="629" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="buffer/10 "/>
</bind>
</comp>

<comp id="632" class="1004" name="sext_ln32_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="10" slack="1"/>
<pin id="634" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32/11 "/>
</bind>
</comp>

<comp id="635" class="1004" name="zext_ln32_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="10" slack="0"/>
<pin id="637" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/11 "/>
</bind>
</comp>

<comp id="640" class="1007" name="mul_ln27_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="16" slack="0"/>
<pin id="642" dir="0" index="1" bw="16" slack="0"/>
<pin id="643" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln27/9 "/>
</bind>
</comp>

<comp id="646" class="1005" name="zext_ln18_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="10" slack="4"/>
<pin id="648" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln18 "/>
</bind>
</comp>

<comp id="651" class="1005" name="add_ln18_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="9" slack="0"/>
<pin id="653" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln18 "/>
</bind>
</comp>

<comp id="659" class="1005" name="out_d_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="4" slack="0"/>
<pin id="661" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="out_d "/>
</bind>
</comp>

<comp id="664" class="1005" name="SeparableConv2D_2_b_1_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="3" slack="1"/>
<pin id="666" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_2_b_1 "/>
</bind>
</comp>

<comp id="669" class="1005" name="trunc_ln27_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="3" slack="1"/>
<pin id="671" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln27 "/>
</bind>
</comp>

<comp id="674" class="1005" name="sext_ln27_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="22" slack="3"/>
<pin id="676" dir="1" index="1" bw="22" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln27 "/>
</bind>
</comp>

<comp id="679" class="1005" name="shl_ln_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="6" slack="3"/>
<pin id="681" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="687" class="1005" name="out_h_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="3" slack="0"/>
<pin id="689" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="out_h "/>
</bind>
</comp>

<comp id="692" class="1005" name="sub_ln27_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="7" slack="1"/>
<pin id="694" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln27 "/>
</bind>
</comp>

<comp id="700" class="1005" name="out_w_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="3" slack="0"/>
<pin id="702" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="out_w "/>
</bind>
</comp>

<comp id="705" class="1005" name="sext_ln27_8_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="10" slack="1"/>
<pin id="707" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln27_8 "/>
</bind>
</comp>

<comp id="714" class="1005" name="in_d_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="4" slack="0"/>
<pin id="716" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="in_d "/>
</bind>
</comp>

<comp id="719" class="1005" name="add_ln27_6_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="9" slack="0"/>
<pin id="721" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln27_6 "/>
</bind>
</comp>

<comp id="724" class="1005" name="add_ln27_1_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="10" slack="1"/>
<pin id="726" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln27_1 "/>
</bind>
</comp>

<comp id="729" class="1005" name="add_ln27_5_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="6" slack="2"/>
<pin id="731" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="add_ln27_5 "/>
</bind>
</comp>

<comp id="734" class="1005" name="and_ln32_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="16" slack="1"/>
<pin id="736" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="and_ln32 "/>
</bind>
</comp>

<comp id="739" class="1005" name="add_ln32_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="10" slack="1"/>
<pin id="741" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln32 "/>
</bind>
</comp>

<comp id="744" class="1005" name="input_addr_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="14" slack="1"/>
<pin id="746" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="749" class="1005" name="input_load_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="16" slack="1"/>
<pin id="751" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="754" class="1005" name="merge_i_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="16" slack="1"/>
<pin id="756" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="merge_i "/>
</bind>
</comp>

<comp id="759" class="1005" name="mul_ln27_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="32" slack="1"/>
<pin id="761" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln27 "/>
</bind>
</comp>

<comp id="764" class="1005" name="buffer_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="22" slack="1"/>
<pin id="766" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="buffer "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="183"><net_src comp="4" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="20" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="178" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="196"><net_src comp="0" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="20" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="191" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="209"><net_src comp="2" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="20" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="204" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="220"><net_src comp="6" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="217" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="8" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="228" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="24" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="239" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="24" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="250" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="270"><net_src comp="264" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="274"><net_src comp="6" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="271" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="8" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="282" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="232" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="301"><net_src comp="232" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="10" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="221" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="12" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="221" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="18" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="318"><net_src comp="221" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="323"><net_src comp="221" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="185" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="333"><net_src comp="22" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="24" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="339"><net_src comp="243" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="26" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="243" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="30" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="350"><net_src comp="243" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="356"><net_src comp="22" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="243" pin="4"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="24" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="362"><net_src comp="351" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="359" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="347" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="254" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="26" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="254" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="30" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="384"><net_src comp="254" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="381" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="393"><net_src comp="385" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="286" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="275" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="12" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="275" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="18" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="286" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="10" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="394" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="424"><net_src comp="275" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="429"><net_src comp="421" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="435"><net_src comp="32" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="264" pin="4"/><net_sink comp="430" pin=1"/></net>

<net id="437"><net_src comp="34" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="441"><net_src comp="264" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="430" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="36" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="453"><net_src comp="442" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="38" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="40" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="460"><net_src comp="448" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="438" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="472"><net_src comp="466" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="542"><net_src comp="42" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="543"><net_src comp="44" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="544"><net_src comp="46" pin="0"/><net_sink comp="474" pin=2"/></net>

<net id="545"><net_src comp="48" pin="0"/><net_sink comp="474" pin=3"/></net>

<net id="546"><net_src comp="50" pin="0"/><net_sink comp="474" pin=4"/></net>

<net id="547"><net_src comp="52" pin="0"/><net_sink comp="474" pin=5"/></net>

<net id="548"><net_src comp="54" pin="0"/><net_sink comp="474" pin=6"/></net>

<net id="549"><net_src comp="56" pin="0"/><net_sink comp="474" pin=7"/></net>

<net id="550"><net_src comp="58" pin="0"/><net_sink comp="474" pin=8"/></net>

<net id="551"><net_src comp="60" pin="0"/><net_sink comp="474" pin=9"/></net>

<net id="552"><net_src comp="62" pin="0"/><net_sink comp="474" pin=10"/></net>

<net id="553"><net_src comp="64" pin="0"/><net_sink comp="474" pin=11"/></net>

<net id="554"><net_src comp="66" pin="0"/><net_sink comp="474" pin=12"/></net>

<net id="555"><net_src comp="68" pin="0"/><net_sink comp="474" pin=13"/></net>

<net id="556"><net_src comp="70" pin="0"/><net_sink comp="474" pin=14"/></net>

<net id="557"><net_src comp="72" pin="0"/><net_sink comp="474" pin=15"/></net>

<net id="558"><net_src comp="74" pin="0"/><net_sink comp="474" pin=16"/></net>

<net id="559"><net_src comp="76" pin="0"/><net_sink comp="474" pin=17"/></net>

<net id="560"><net_src comp="78" pin="0"/><net_sink comp="474" pin=18"/></net>

<net id="561"><net_src comp="80" pin="0"/><net_sink comp="474" pin=19"/></net>

<net id="562"><net_src comp="82" pin="0"/><net_sink comp="474" pin=20"/></net>

<net id="563"><net_src comp="84" pin="0"/><net_sink comp="474" pin=21"/></net>

<net id="564"><net_src comp="86" pin="0"/><net_sink comp="474" pin=22"/></net>

<net id="565"><net_src comp="88" pin="0"/><net_sink comp="474" pin=23"/></net>

<net id="566"><net_src comp="90" pin="0"/><net_sink comp="474" pin=24"/></net>

<net id="567"><net_src comp="92" pin="0"/><net_sink comp="474" pin=25"/></net>

<net id="568"><net_src comp="94" pin="0"/><net_sink comp="474" pin=26"/></net>

<net id="569"><net_src comp="96" pin="0"/><net_sink comp="474" pin=27"/></net>

<net id="570"><net_src comp="98" pin="0"/><net_sink comp="474" pin=28"/></net>

<net id="571"><net_src comp="100" pin="0"/><net_sink comp="474" pin=29"/></net>

<net id="572"><net_src comp="102" pin="0"/><net_sink comp="474" pin=30"/></net>

<net id="573"><net_src comp="104" pin="0"/><net_sink comp="474" pin=31"/></net>

<net id="574"><net_src comp="106" pin="0"/><net_sink comp="474" pin=32"/></net>

<net id="575"><net_src comp="108" pin="0"/><net_sink comp="474" pin=33"/></net>

<net id="576"><net_src comp="110" pin="0"/><net_sink comp="474" pin=34"/></net>

<net id="577"><net_src comp="112" pin="0"/><net_sink comp="474" pin=35"/></net>

<net id="578"><net_src comp="114" pin="0"/><net_sink comp="474" pin=36"/></net>

<net id="579"><net_src comp="116" pin="0"/><net_sink comp="474" pin=37"/></net>

<net id="580"><net_src comp="118" pin="0"/><net_sink comp="474" pin=38"/></net>

<net id="581"><net_src comp="120" pin="0"/><net_sink comp="474" pin=39"/></net>

<net id="582"><net_src comp="122" pin="0"/><net_sink comp="474" pin=40"/></net>

<net id="583"><net_src comp="124" pin="0"/><net_sink comp="474" pin=41"/></net>

<net id="584"><net_src comp="126" pin="0"/><net_sink comp="474" pin=42"/></net>

<net id="585"><net_src comp="128" pin="0"/><net_sink comp="474" pin=43"/></net>

<net id="586"><net_src comp="130" pin="0"/><net_sink comp="474" pin=44"/></net>

<net id="587"><net_src comp="132" pin="0"/><net_sink comp="474" pin=45"/></net>

<net id="588"><net_src comp="134" pin="0"/><net_sink comp="474" pin=46"/></net>

<net id="589"><net_src comp="136" pin="0"/><net_sink comp="474" pin=47"/></net>

<net id="590"><net_src comp="138" pin="0"/><net_sink comp="474" pin=48"/></net>

<net id="591"><net_src comp="140" pin="0"/><net_sink comp="474" pin=49"/></net>

<net id="592"><net_src comp="142" pin="0"/><net_sink comp="474" pin=50"/></net>

<net id="593"><net_src comp="144" pin="0"/><net_sink comp="474" pin=51"/></net>

<net id="594"><net_src comp="146" pin="0"/><net_sink comp="474" pin=52"/></net>

<net id="595"><net_src comp="148" pin="0"/><net_sink comp="474" pin=53"/></net>

<net id="596"><net_src comp="150" pin="0"/><net_sink comp="474" pin=54"/></net>

<net id="597"><net_src comp="152" pin="0"/><net_sink comp="474" pin=55"/></net>

<net id="598"><net_src comp="154" pin="0"/><net_sink comp="474" pin=56"/></net>

<net id="599"><net_src comp="156" pin="0"/><net_sink comp="474" pin=57"/></net>

<net id="600"><net_src comp="158" pin="0"/><net_sink comp="474" pin=58"/></net>

<net id="601"><net_src comp="160" pin="0"/><net_sink comp="474" pin=59"/></net>

<net id="602"><net_src comp="162" pin="0"/><net_sink comp="474" pin=60"/></net>

<net id="603"><net_src comp="164" pin="0"/><net_sink comp="474" pin=61"/></net>

<net id="604"><net_src comp="166" pin="0"/><net_sink comp="474" pin=62"/></net>

<net id="605"><net_src comp="168" pin="0"/><net_sink comp="474" pin=63"/></net>

<net id="606"><net_src comp="170" pin="0"/><net_sink comp="474" pin=64"/></net>

<net id="619"><net_src comp="172" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="620"><net_src comp="174" pin="0"/><net_sink comp="613" pin=2"/></net>

<net id="621"><net_src comp="176" pin="0"/><net_sink comp="613" pin=3"/></net>

<net id="625"><net_src comp="613" pin="4"/><net_sink comp="622" pin=0"/></net>

<net id="630"><net_src comp="622" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="261" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="638"><net_src comp="632" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="644"><net_src comp="610" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="607" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="649"><net_src comp="293" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="654"><net_src comp="297" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="662"><net_src comp="309" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="667"><net_src comp="178" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="672"><net_src comp="320" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="677"><net_src comp="324" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="682"><net_src comp="328" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="690"><net_src comp="341" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="695"><net_src comp="363" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="703"><net_src comp="375" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="708"><net_src comp="390" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="710"><net_src comp="705" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="717"><net_src comp="404" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="722"><net_src comp="410" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="727"><net_src comp="416" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="732"><net_src comp="425" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="474" pin=65"/></net>

<net id="737"><net_src comp="456" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="742"><net_src comp="462" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="747"><net_src comp="191" pin="3"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="752"><net_src comp="198" pin="3"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="757"><net_src comp="474" pin="66"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="762"><net_src comp="640" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="767"><net_src comp="626" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="264" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {11 }
	Port: SeparableConv2D_2_b_s | {}
 - Input state : 
	Port: pointwise_conv2d_fix.2 : input_r | {7 8 }
	Port: pointwise_conv2d_fix.2 : SeparableConv2D_2_b_s | {2 3 }
  - Chain level:
	State 1
	State 2
		zext_ln18 : 1
		add_ln18 : 1
		icmp_ln18 : 1
		out_d : 1
		br_ln18 : 2
		zext_ln21 : 1
		SeparableConv2D_2_b_1 : 2
		SeparableConv2D_2_b_2 : 3
		trunc_ln27 : 1
	State 3
		sext_ln27 : 1
	State 4
		icmp_ln19 : 1
		out_h : 1
		br_ln19 : 2
		zext_ln27 : 1
		shl_ln27_4 : 1
		zext_ln27_6 : 2
		sub_ln27 : 3
	State 5
		icmp_ln20 : 1
		out_w : 1
		br_ln20 : 2
		zext_ln22 : 1
		add_ln27 : 2
		sext_ln27_8 : 3
	State 6
		zext_ln22_3 : 1
		icmp_ln22 : 1
		in_d : 1
		br_ln22 : 2
		add_ln27_6 : 1
		add_ln27_1 : 2
		zext_ln27_8 : 1
		add_ln27_5 : 2
		tmp : 1
		trunc_ln31 : 1
		xor_ln31 : 2
		select_ln31 : 2
		and_ln32 : 3
	State 7
		zext_ln27_7 : 1
		input_addr : 2
		input_load : 3
	State 8
	State 9
		mul_ln27 : 1
	State 10
		sext_ln27_10 : 1
		buffer : 2
	State 11
		zext_ln32 : 1
		output_addr : 2
		store_ln32 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |   add_ln18_fu_297   |    0    |    0    |    15   |
|          |     out_d_fu_309    |    0    |    0    |    13   |
|          |     out_h_fu_341    |    0    |    0    |    12   |
|          |     out_w_fu_375    |    0    |    0    |    12   |
|          |   add_ln27_fu_385   |    0    |    0    |    15   |
|    add   |     in_d_fu_404     |    0    |    0    |    13   |
|          |  add_ln27_6_fu_410  |    0    |    0    |    15   |
|          |  add_ln27_1_fu_416  |    0    |    0    |    15   |
|          |  add_ln27_5_fu_425  |    0    |    0    |    15   |
|          |   add_ln32_fu_462   |    0    |    0    |    15   |
|          |    buffer_fu_626    |    0    |    0    |    29   |
|----------|---------------------|---------|---------|---------|
|    mux   |    merge_i_fu_474   |    0    |    0    |    65   |
|----------|---------------------|---------|---------|---------|
|          |   icmp_ln18_fu_303  |    0    |    0    |    9    |
|   icmp   |   icmp_ln19_fu_335  |    0    |    0    |    9    |
|          |   icmp_ln20_fu_369  |    0    |    0    |    9    |
|          |   icmp_ln22_fu_398  |    0    |    0    |    9    |
|----------|---------------------|---------|---------|---------|
|  select  |  select_ln31_fu_448 |    0    |    0    |    16   |
|----------|---------------------|---------|---------|---------|
|    and   |   and_ln32_fu_456   |    0    |    0    |    16   |
|----------|---------------------|---------|---------|---------|
|    sub   |   sub_ln27_fu_363   |    0    |    0    |    15   |
|----------|---------------------|---------|---------|---------|
|    xor   |   xor_ln31_fu_442   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|    mul   |   mul_ln27_fu_640   |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   zext_ln18_fu_293  |    0    |    0    |    0    |
|          |   zext_ln21_fu_315  |    0    |    0    |    0    |
|          |   zext_ln27_fu_347  |    0    |    0    |    0    |
|          |  zext_ln27_6_fu_359 |    0    |    0    |    0    |
|   zext   |   zext_ln22_fu_381  |    0    |    0    |    0    |
|          |  zext_ln22_3_fu_394 |    0    |    0    |    0    |
|          |  zext_ln27_8_fu_421 |    0    |    0    |    0    |
|          |  zext_ln27_7_fu_469 |    0    |    0    |    0    |
|          |   zext_ln32_fu_635  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |  trunc_ln27_fu_320  |    0    |    0    |    0    |
|          |  trunc_ln31_fu_438  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   sext_ln27_fu_324  |    0    |    0    |    0    |
|          |  sext_ln27_8_fu_390 |    0    |    0    |    0    |
|          |  sext_ln27_9_fu_466 |    0    |    0    |    0    |
|   sext   |  sext_ln27_1_fu_607 |    0    |    0    |    0    |
|          |  sext_ln27_3_fu_610 |    0    |    0    |    0    |
|          | sext_ln27_10_fu_622 |    0    |    0    |    0    |
|          |   sext_ln32_fu_632  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|bitconcatenate|    shl_ln_fu_328    |    0    |    0    |    0    |
|          |  shl_ln27_4_fu_351  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
| bitselect|      tmp_fu_430     |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|   trunc_ln3_fu_613  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    1    |    0    |   319   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|SeparableConv2D_2_b_1_reg_664|    3   |
|       add_ln18_reg_651      |    9   |
|      add_ln27_1_reg_724     |   10   |
|      add_ln27_5_reg_729     |    6   |
|      add_ln27_6_reg_719     |    9   |
|       add_ln32_reg_739      |   10   |
|       and_ln32_reg_734      |   16   |
|       buffer_0_reg_261      |   22   |
|        buffer_reg_764       |   22   |
|        in_d_0_reg_271       |    4   |
|         in_d_reg_714        |    4   |
|      input_addr_reg_744     |   14   |
|      input_load_reg_749     |   16   |
|       merge_i_reg_754       |   16   |
|       mul_ln27_reg_759      |   32   |
|       out_d_0_reg_217       |    4   |
|        out_d_reg_659        |    4   |
|       out_h_0_reg_239       |    3   |
|        out_h_reg_687        |    3   |
|       out_w_0_reg_250       |    3   |
|        out_w_reg_700        |    3   |
|       phi_mul1_reg_228      |    9   |
|       phi_mul_reg_282       |    9   |
|     sext_ln27_8_reg_705     |   10   |
|      sext_ln27_reg_674      |   22   |
|        shl_ln_reg_679       |    6   |
|       sub_ln27_reg_692      |    7   |
|      trunc_ln27_reg_669     |    3   |
|      zext_ln18_reg_646      |   10   |
+-----------------------------+--------+
|            Total            |   289  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_185 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_198 |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   34   ||  3.538  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   319  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   289  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    3   |   289  |   337  |
+-----------+--------+--------+--------+--------+
