

================================================================
== Vitis HLS Report for 'right_width_loop_proc8'
================================================================
* Date:           Tue Jun  1 15:08:03 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        background_loop
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|      652|  0.130 us|  6.520 us|   13|  652|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- right_width_loop  |        2|      641|         3|          1|          1|  1 ~ 640|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 14 12 
12 --> 13 
13 --> 11 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.91>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%ddr_update_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %ddr_update"   --->   Operation 15 'read' 'ddr_update_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%frame_size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %frame_size"   --->   Operation 16 'read' 'frame_size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%y_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %y_1"   --->   Operation 17 'read' 'y_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%width_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %width"   --->   Operation 18 'read' 'width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %width_out, i32 %width_read"   --->   Operation 19 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %y_1_out, i32 %y_1_read"   --->   Operation 20 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %frame_size_out, i32 %frame_size_read"   --->   Operation 21 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i64P0A, i64 %ddr_update_out, i64 %ddr_update_read"   --->   Operation 22 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i32 %y_1_read" [background_loop.cpp:34]   --->   Operation 23 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i32 %frame_size_read"   --->   Operation 24 'zext' 'zext_ln534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (6.91ns)   --->   "%ret = mul i62 %zext_ln34, i62 %zext_ln534" [background_loop.cpp:34]   --->   Operation 25 'mul' 'ret' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 26 [1/2] (6.91ns)   --->   "%ret = mul i62 %zext_ln34, i62 %zext_ln534" [background_loop.cpp:34]   --->   Operation 26 'mul' 'ret' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.52>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%ddr_copy_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %ddr_copy"   --->   Operation 27 'read' 'ddr_copy_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (2.55ns)   --->   "%add_ln213 = add i32 %width_read, i32 4294967295"   --->   Operation 28 'add' 'add_ln213' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln324_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %ret, i2 0"   --->   Operation 29 'bitconcatenate' 'shl_ln324_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (3.52ns)   --->   "%add_ln324 = add i64 %shl_ln324_1, i64 %ddr_copy_read"   --->   Operation 30 'add' 'add_ln324' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln324_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln324, i32 2, i32 63"   --->   Operation 31 'partselect' 'trunc_ln324_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln324 = sext i62 %trunc_ln324_1"   --->   Operation 32 'sext' 'sext_ln324' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%copy_addr = getelementptr i32 %copy, i64 %sext_ln324"   --->   Operation 33 'getelementptr' 'copy_addr' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 34 [7/7] (7.30ns)   --->   "%copy_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %copy_addr, i32 %add_ln213"   --->   Operation 34 'readreq' 'copy_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 35 [6/7] (7.30ns)   --->   "%copy_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %copy_addr, i32 %add_ln213"   --->   Operation 35 'readreq' 'copy_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 36 [5/7] (7.30ns)   --->   "%copy_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %copy_addr, i32 %add_ln213"   --->   Operation 36 'readreq' 'copy_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 37 [4/7] (7.30ns)   --->   "%copy_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %copy_addr, i32 %add_ln213"   --->   Operation 37 'readreq' 'copy_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 38 [3/7] (7.30ns)   --->   "%copy_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %copy_addr, i32 %add_ln213"   --->   Operation 38 'readreq' 'copy_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 39 [2/7] (7.30ns)   --->   "%copy_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %copy_addr, i32 %add_ln213"   --->   Operation 39 'readreq' 'copy_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %copy, void @empty_12, i32 0, i32 0, void @empty_8, i32 0, i32 307200, void @empty_14, void @empty_7, void @empty_8, i32 16, i32 16, i32 32, i32 16, void @empty_8, void @empty_8"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %copy, void @empty_12, i32 0, i32 0, void @empty_8, i32 0, i32 307200, void @empty_14, void @empty_7, void @empty_8, i32 16, i32 16, i32 32, i32 16, void @empty_8, void @empty_8"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %width_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_1_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %frame_size_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ddr_update_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %copy, void @empty_12, i32 0, i32 0, void @empty_8, i32 0, i32 307200, void @empty_14, void @empty_7, void @empty_8, i32 16, i32 16, i32 32, i32 16, void @empty_8, void @empty_8"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %copy, void @empty_12, i32 0, i32 0, void @empty_8, i32 0, i32 307200, void @empty_14, void @empty_7, void @empty_8, i32 16, i32 16, i32 32, i32 16, void @empty_8, void @empty_8"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 48 [1/7] (7.30ns)   --->   "%copy_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %copy_addr, i32 %add_ln213"   --->   Operation 48 'readreq' 'copy_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 49 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 49 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 11 <SV = 10> <Delay = 2.55>
ST_11 : Operation 50 [1/1] (0.00ns)   --->   "%x = phi i32 %add_ln37, void, i32 0, void %entry" [background_loop.cpp:37]   --->   Operation 50 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 51 [1/1] (2.55ns)   --->   "%add_ln37 = add i32 %x, i32 1" [background_loop.cpp:37]   --->   Operation 51 'add' 'add_ln37' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 52 [1/1] (2.47ns)   --->   "%icmp_ln878 = icmp_eq  i32 %x, i32 %add_ln213"   --->   Operation 52 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln878, void, void %.exit" [background_loop.cpp:37]   --->   Operation 53 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 54 [1/1] (7.30ns)   --->   "%copy_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %copy_addr"   --->   Operation 54 'read' 'copy_addr_read' <Predicate = (!icmp_ln878)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i32 %x" [background_loop.cpp:37]   --->   Operation 55 'zext' 'zext_ln37' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_13 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln1461 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_8"   --->   Operation 56 'specpipeline' 'specpipeline_ln1461' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_13 : Operation 57 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1461 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 640, i64 640"   --->   Operation 57 'speclooptripcount' 'speclooptripcount_ln1461' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_13 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln1461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4"   --->   Operation 58 'specloopname' 'specloopname_ln1461' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_13 : Operation 59 [1/1] (0.00ns)   --->   "%xcopy_V1_addr = getelementptr i32 %xcopy_V1, i64 0, i64 %zext_ln37"   --->   Operation 59 'getelementptr' 'xcopy_V1_addr' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_13 : Operation 60 [1/1] (3.25ns)   --->   "%store_ln324 = store i32 %copy_addr_read, i10 %xcopy_V1_addr"   --->   Operation 60 'store' 'store_ln324' <Predicate = (!icmp_ln878)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_13 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln37 = br void" [background_loop.cpp:37]   --->   Operation 61 'br' 'br_ln37' <Predicate = (!icmp_ln878)> <Delay = 0.00>

State 14 <SV = 11> <Delay = 0.00>
ST_14 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 62 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ddr_copy]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ copy]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ xcopy_V1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ddr_update]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ width_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ y_1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ frame_size_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ddr_update_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ddr_update_read          (read             ) [ 000000000000000]
frame_size_read          (read             ) [ 000000000000000]
y_1_read                 (read             ) [ 000000000000000]
width_read               (read             ) [ 001100000000000]
write_ln0                (write            ) [ 000000000000000]
write_ln0                (write            ) [ 000000000000000]
write_ln0                (write            ) [ 000000000000000]
write_ln0                (write            ) [ 000000000000000]
zext_ln34                (zext             ) [ 001000000000000]
zext_ln534               (zext             ) [ 001000000000000]
ret                      (mul              ) [ 000100000000000]
ddr_copy_read            (read             ) [ 000000000000000]
add_ln213                (add              ) [ 000011111111110]
shl_ln324_1              (bitconcatenate   ) [ 000000000000000]
add_ln324                (add              ) [ 000000000000000]
trunc_ln324_1            (partselect       ) [ 000000000000000]
sext_ln324               (sext             ) [ 000000000000000]
copy_addr                (getelementptr    ) [ 000011111111110]
specinterface_ln0        (specinterface    ) [ 000000000000000]
specinterface_ln0        (specinterface    ) [ 000000000000000]
specinterface_ln0        (specinterface    ) [ 000000000000000]
specinterface_ln0        (specinterface    ) [ 000000000000000]
specinterface_ln0        (specinterface    ) [ 000000000000000]
specinterface_ln0        (specinterface    ) [ 000000000000000]
specinterface_ln0        (specinterface    ) [ 000000000000000]
specinterface_ln0        (specinterface    ) [ 000000000000000]
copy_addr_1_rd_req       (readreq          ) [ 000000000000000]
br_ln0                   (br               ) [ 000000000011110]
x                        (phi              ) [ 000000000001110]
add_ln37                 (add              ) [ 000000000011110]
icmp_ln878               (icmp             ) [ 000000000001110]
br_ln37                  (br               ) [ 000000000000000]
copy_addr_read           (read             ) [ 000000000001010]
zext_ln37                (zext             ) [ 000000000000000]
specpipeline_ln1461      (specpipeline     ) [ 000000000000000]
speclooptripcount_ln1461 (speclooptripcount) [ 000000000000000]
specloopname_ln1461      (specloopname     ) [ 000000000000000]
xcopy_V1_addr            (getelementptr    ) [ 000000000000000]
store_ln324              (store            ) [ 000000000000000]
br_ln37                  (br               ) [ 000000000011110]
ret_ln0                  (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="width">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="frame_size">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_size"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ddr_copy">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ddr_copy"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="copy">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="copy"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="xcopy_V1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xcopy_V1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ddr_update">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ddr_update"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="width_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="y_1_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_1_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="frame_size_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_size_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="ddr_update_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ddr_update_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i62.i2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="ddr_update_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="64" slack="0"/>
<pin id="88" dir="0" index="1" bw="64" slack="0"/>
<pin id="89" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ddr_update_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="frame_size_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_size_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="y_1_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_1_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="width_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="write_ln0_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="0" index="2" bw="32" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="write_ln0_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="32" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="write_ln0_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="0" index="2" bw="32" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="write_ln0_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="0" index="2" bw="64" slack="0"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="ddr_copy_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="0"/>
<pin id="144" dir="0" index="1" bw="64" slack="0"/>
<pin id="145" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ddr_copy_read/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_readreq_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="1"/>
<pin id="151" dir="0" index="2" bw="32" slack="1"/>
<pin id="152" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="copy_addr_1_rd_req/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="copy_addr_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="9"/>
<pin id="157" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="copy_addr_read/12 "/>
</bind>
</comp>

<comp id="159" class="1004" name="xcopy_V1_addr_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="32" slack="0"/>
<pin id="163" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xcopy_V1_addr/13 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln324_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="10" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="1"/>
<pin id="169" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln324/13 "/>
</bind>
</comp>

<comp id="172" class="1005" name="x_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="1"/>
<pin id="174" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="x_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="1" slack="1"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/11 "/>
</bind>
</comp>

<comp id="184" class="1004" name="zext_ln34_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="zext_ln534_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln534/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="add_ln213_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="2"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln213/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="shl_ln324_1_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="64" slack="0"/>
<pin id="205" dir="0" index="1" bw="62" slack="1"/>
<pin id="206" dir="0" index="2" bw="1" slack="0"/>
<pin id="207" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln324_1/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="add_ln324_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="0"/>
<pin id="212" dir="0" index="1" bw="64" slack="0"/>
<pin id="213" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln324/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="trunc_ln324_1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="62" slack="0"/>
<pin id="218" dir="0" index="1" bw="64" slack="0"/>
<pin id="219" dir="0" index="2" bw="3" slack="0"/>
<pin id="220" dir="0" index="3" bw="7" slack="0"/>
<pin id="221" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln324_1/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="sext_ln324_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="62" slack="0"/>
<pin id="228" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln324/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="copy_addr_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="62" slack="0"/>
<pin id="233" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="copy_addr/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="add_ln37_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/11 "/>
</bind>
</comp>

<comp id="242" class="1004" name="icmp_ln878_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="8"/>
<pin id="245" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/11 "/>
</bind>
</comp>

<comp id="247" class="1004" name="zext_ln37_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="2"/>
<pin id="249" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/13 "/>
</bind>
</comp>

<comp id="252" class="1005" name="width_read_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="2"/>
<pin id="254" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="width_read "/>
</bind>
</comp>

<comp id="257" class="1005" name="zext_ln34_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="62" slack="1"/>
<pin id="259" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln34 "/>
</bind>
</comp>

<comp id="262" class="1005" name="zext_ln534_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="62" slack="1"/>
<pin id="264" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln534 "/>
</bind>
</comp>

<comp id="267" class="1005" name="ret_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="62" slack="1"/>
<pin id="269" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="ret "/>
</bind>
</comp>

<comp id="272" class="1005" name="add_ln213_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="1"/>
<pin id="274" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln213 "/>
</bind>
</comp>

<comp id="278" class="1005" name="copy_addr_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="1"/>
<pin id="280" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="copy_addr "/>
</bind>
</comp>

<comp id="284" class="1005" name="add_ln37_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln37 "/>
</bind>
</comp>

<comp id="289" class="1005" name="icmp_ln878_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="1"/>
<pin id="291" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln878 "/>
</bind>
</comp>

<comp id="293" class="1005" name="copy_addr_read_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="1"/>
<pin id="295" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="copy_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="90"><net_src comp="22" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="24" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="24" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="24" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="26" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="14" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="104" pin="2"/><net_sink comp="110" pin=2"/></net>

<net id="123"><net_src comp="26" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="16" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="98" pin="2"/><net_sink comp="118" pin=2"/></net>

<net id="131"><net_src comp="26" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="18" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="92" pin="2"/><net_sink comp="126" pin=2"/></net>

<net id="139"><net_src comp="28" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="20" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="86" pin="2"/><net_sink comp="134" pin=2"/></net>

<net id="146"><net_src comp="22" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="42" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="70" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="10" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="84" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="159" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="175"><net_src comp="48" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="183"><net_src comp="176" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="187"><net_src comp="98" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="92" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="184" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="188" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="30" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="32" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="34" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="214"><net_src comp="203" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="142" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="36" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="210" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="224"><net_src comp="38" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="225"><net_src comp="40" pin="0"/><net_sink comp="216" pin=3"/></net>

<net id="229"><net_src comp="216" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="8" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="226" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="176" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="68" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="176" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="250"><net_src comp="172" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="255"><net_src comp="104" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="260"><net_src comp="184" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="265"><net_src comp="188" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="270"><net_src comp="192" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="275"><net_src comp="198" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="277"><net_src comp="272" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="281"><net_src comp="230" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="287"><net_src comp="236" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="292"><net_src comp="242" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="154" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="166" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: xcopy_V1 | {13 }
	Port: width_out | {1 }
	Port: y_1_out | {1 }
	Port: frame_size_out | {1 }
	Port: ddr_update_out | {1 }
 - Input state : 
	Port: right_width_loop_proc8 : width | {1 }
	Port: right_width_loop_proc8 : y_1 | {1 }
	Port: right_width_loop_proc8 : frame_size | {1 }
	Port: right_width_loop_proc8 : ddr_copy | {3 }
	Port: right_width_loop_proc8 : copy | {4 5 6 7 8 9 10 12 }
	Port: right_width_loop_proc8 : ddr_update | {1 }
  - Chain level:
	State 1
		ret : 1
	State 2
	State 3
		add_ln324 : 1
		trunc_ln324_1 : 2
		sext_ln324 : 3
		copy_addr : 4
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		add_ln37 : 1
		icmp_ln878 : 1
		br_ln37 : 2
	State 12
	State 13
		xcopy_V1_addr : 1
		store_ln324 : 2
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|    mul   |         grp_fu_192         |    0    |   165   |    50   |
|----------|----------------------------|---------|---------|---------|
|          |      add_ln213_fu_198      |    0    |    0    |    39   |
|    add   |      add_ln324_fu_210      |    0    |    0    |    71   |
|          |       add_ln37_fu_236      |    0    |    0    |    39   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln878_fu_242     |    0    |    0    |    18   |
|----------|----------------------------|---------|---------|---------|
|          | ddr_update_read_read_fu_86 |    0    |    0    |    0    |
|          | frame_size_read_read_fu_92 |    0    |    0    |    0    |
|   read   |     y_1_read_read_fu_98    |    0    |    0    |    0    |
|          |   width_read_read_fu_104   |    0    |    0    |    0    |
|          |  ddr_copy_read_read_fu_142 |    0    |    0    |    0    |
|          | copy_addr_read_read_fu_154 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |   write_ln0_write_fu_110   |    0    |    0    |    0    |
|   write  |   write_ln0_write_fu_118   |    0    |    0    |    0    |
|          |   write_ln0_write_fu_126   |    0    |    0    |    0    |
|          |   write_ln0_write_fu_134   |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|  readreq |     grp_readreq_fu_148     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      zext_ln34_fu_184      |    0    |    0    |    0    |
|   zext   |      zext_ln534_fu_188     |    0    |    0    |    0    |
|          |      zext_ln37_fu_247      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|     shl_ln324_1_fu_203     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|    trunc_ln324_1_fu_216    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   sext   |      sext_ln324_fu_226     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    0    |   165   |   217   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln213_reg_272  |   32   |
|   add_ln37_reg_284   |   32   |
|copy_addr_read_reg_293|   32   |
|   copy_addr_reg_278  |   32   |
|  icmp_ln878_reg_289  |    1   |
|      ret_reg_267     |   62   |
|  width_read_reg_252  |   32   |
|       x_reg_172      |   32   |
|   zext_ln34_reg_257  |   62   |
|  zext_ln534_reg_262  |   62   |
+----------------------+--------+
|         Total        |   379  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
|  x_reg_172 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_192 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_192 |  p1  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   192  ||  4.764  ||    27   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   165  |   217  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   379  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    4   |   544  |   244  |
+-----------+--------+--------+--------+--------+
