Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sat Aug 15 23:48:38 2020
| Host         : VPW00126 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.377        0.000                      0                 1451        0.038        0.000                      0                 1451        9.020        0.000                       0                   698  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          5.377        0.000                      0                 1451        0.038        0.000                      0                 1451        9.020        0.000                       0                   698  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.377ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.377ns  (required time - arrival time)
  Source:                 system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/ffd_A3_inst/Q_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[29]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.252ns  (logic 2.125ns (49.978%)  route 2.127ns (50.022%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=698, routed)         1.681     2.989    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/ffd_A3_inst/s_axi_aclk
    SLICE_X11Y43         FDRE                                         r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/ffd_A3_inst/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/ffd_A3_inst/Q_o_reg/Q
                         net (fo=5, routed)           0.668     4.113    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/ffd_B4_inst/qdA_3
    SLICE_X11Y43         LUT2 (Prop_lut2_I1_O)        0.124     4.237 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/ffd_B4_inst/Q_o[0]_i_10/O
                         net (fo=32, routed)          1.458     5.695    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/xorAB_1
    SLICE_X8Y46          LUT6 (Prop_lut6_I0_O)        0.124     5.819 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o[4]_i_5/O
                         net (fo=1, routed)           0.000     5.819    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o[4]_i_5_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.332 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.332    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[4]_i_1_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.449 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.449    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[8]_i_1_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.566 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.566    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[12]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.683 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.684    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[16]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.801 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.801    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[20]_i_1_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.918 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.918    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[24]_i_1_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.241 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.241    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[28]_i_1_n_6
    SLICE_X8Y52          FDCE                                         r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 f  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=698, routed)         1.498    12.690    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/s_axi_aclk
    SLICE_X8Y52          FDCE                                         r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.116    12.806    
                         clock uncertainty           -0.302    12.504    
    SLICE_X8Y52          FDCE (Setup_fdce_C_D)        0.114    12.618    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[29]
  -------------------------------------------------------------------
                         required time                         12.618    
                         arrival time                          -7.241    
  -------------------------------------------------------------------
                         slack                                  5.377    

Slack (MET) :             5.385ns  (required time - arrival time)
  Source:                 system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/ffd_A3_inst/Q_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[31]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.244ns  (logic 2.117ns (49.884%)  route 2.127ns (50.116%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=698, routed)         1.681     2.989    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/ffd_A3_inst/s_axi_aclk
    SLICE_X11Y43         FDRE                                         r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/ffd_A3_inst/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/ffd_A3_inst/Q_o_reg/Q
                         net (fo=5, routed)           0.668     4.113    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/ffd_B4_inst/qdA_3
    SLICE_X11Y43         LUT2 (Prop_lut2_I1_O)        0.124     4.237 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/ffd_B4_inst/Q_o[0]_i_10/O
                         net (fo=32, routed)          1.458     5.695    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/xorAB_1
    SLICE_X8Y46          LUT6 (Prop_lut6_I0_O)        0.124     5.819 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o[4]_i_5/O
                         net (fo=1, routed)           0.000     5.819    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o[4]_i_5_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.332 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.332    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[4]_i_1_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.449 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.449    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[8]_i_1_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.566 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.566    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[12]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.683 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.684    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[16]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.801 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.801    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[20]_i_1_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.918 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.918    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[24]_i_1_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.233 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.233    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[28]_i_1_n_4
    SLICE_X8Y52          FDCE                                         r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 f  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=698, routed)         1.498    12.690    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/s_axi_aclk
    SLICE_X8Y52          FDCE                                         r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.116    12.806    
                         clock uncertainty           -0.302    12.504    
    SLICE_X8Y52          FDCE (Setup_fdce_C_D)        0.114    12.618    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[31]
  -------------------------------------------------------------------
                         required time                         12.618    
                         arrival time                          -7.233    
  -------------------------------------------------------------------
                         slack                                  5.385    

Slack (MET) :             5.461ns  (required time - arrival time)
  Source:                 system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/ffd_A3_inst/Q_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[30]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 2.041ns (48.970%)  route 2.127ns (51.030%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=698, routed)         1.681     2.989    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/ffd_A3_inst/s_axi_aclk
    SLICE_X11Y43         FDRE                                         r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/ffd_A3_inst/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/ffd_A3_inst/Q_o_reg/Q
                         net (fo=5, routed)           0.668     4.113    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/ffd_B4_inst/qdA_3
    SLICE_X11Y43         LUT2 (Prop_lut2_I1_O)        0.124     4.237 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/ffd_B4_inst/Q_o[0]_i_10/O
                         net (fo=32, routed)          1.458     5.695    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/xorAB_1
    SLICE_X8Y46          LUT6 (Prop_lut6_I0_O)        0.124     5.819 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o[4]_i_5/O
                         net (fo=1, routed)           0.000     5.819    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o[4]_i_5_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.332 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.332    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[4]_i_1_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.449 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.449    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[8]_i_1_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.566 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.566    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[12]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.683 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.684    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[16]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.801 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.801    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[20]_i_1_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.918 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.918    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[24]_i_1_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.157 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.157    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[28]_i_1_n_5
    SLICE_X8Y52          FDCE                                         r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 f  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=698, routed)         1.498    12.690    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/s_axi_aclk
    SLICE_X8Y52          FDCE                                         r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.116    12.806    
                         clock uncertainty           -0.302    12.504    
    SLICE_X8Y52          FDCE (Setup_fdce_C_D)        0.114    12.618    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[30]
  -------------------------------------------------------------------
                         required time                         12.618    
                         arrival time                          -7.157    
  -------------------------------------------------------------------
                         slack                                  5.461    

Slack (MET) :             5.481ns  (required time - arrival time)
  Source:                 system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/ffd_A3_inst/Q_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[28]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 2.021ns (48.724%)  route 2.127ns (51.276%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=698, routed)         1.681     2.989    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/ffd_A3_inst/s_axi_aclk
    SLICE_X11Y43         FDRE                                         r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/ffd_A3_inst/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/ffd_A3_inst/Q_o_reg/Q
                         net (fo=5, routed)           0.668     4.113    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/ffd_B4_inst/qdA_3
    SLICE_X11Y43         LUT2 (Prop_lut2_I1_O)        0.124     4.237 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/ffd_B4_inst/Q_o[0]_i_10/O
                         net (fo=32, routed)          1.458     5.695    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/xorAB_1
    SLICE_X8Y46          LUT6 (Prop_lut6_I0_O)        0.124     5.819 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o[4]_i_5/O
                         net (fo=1, routed)           0.000     5.819    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o[4]_i_5_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.332 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.332    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[4]_i_1_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.449 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.449    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[8]_i_1_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.566 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.566    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[12]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.683 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.684    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[16]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.801 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.801    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[20]_i_1_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.918 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.918    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[24]_i_1_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.137 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.137    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[28]_i_1_n_7
    SLICE_X8Y52          FDCE                                         r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 f  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=698, routed)         1.498    12.690    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/s_axi_aclk
    SLICE_X8Y52          FDCE                                         r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.116    12.806    
                         clock uncertainty           -0.302    12.504    
    SLICE_X8Y52          FDCE (Setup_fdce_C_D)        0.114    12.618    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[28]
  -------------------------------------------------------------------
                         required time                         12.618    
                         arrival time                          -7.137    
  -------------------------------------------------------------------
                         slack                                  5.481    

Slack (MET) :             5.494ns  (required time - arrival time)
  Source:                 system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/ffd_A3_inst/Q_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[25]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 2.008ns (48.563%)  route 2.127ns (51.437%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=698, routed)         1.681     2.989    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/ffd_A3_inst/s_axi_aclk
    SLICE_X11Y43         FDRE                                         r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/ffd_A3_inst/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/ffd_A3_inst/Q_o_reg/Q
                         net (fo=5, routed)           0.668     4.113    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/ffd_B4_inst/qdA_3
    SLICE_X11Y43         LUT2 (Prop_lut2_I1_O)        0.124     4.237 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/ffd_B4_inst/Q_o[0]_i_10/O
                         net (fo=32, routed)          1.458     5.695    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/xorAB_1
    SLICE_X8Y46          LUT6 (Prop_lut6_I0_O)        0.124     5.819 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o[4]_i_5/O
                         net (fo=1, routed)           0.000     5.819    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o[4]_i_5_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.332 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.332    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[4]_i_1_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.449 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.449    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[8]_i_1_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.566 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.566    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[12]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.683 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.684    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[16]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.801 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.801    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[20]_i_1_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.124 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.124    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[24]_i_1_n_6
    SLICE_X8Y51          FDCE                                         r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 f  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=698, routed)         1.498    12.690    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/s_axi_aclk
    SLICE_X8Y51          FDCE                                         r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.116    12.806    
                         clock uncertainty           -0.302    12.504    
    SLICE_X8Y51          FDCE (Setup_fdce_C_D)        0.114    12.618    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[25]
  -------------------------------------------------------------------
                         required time                         12.618    
                         arrival time                          -7.124    
  -------------------------------------------------------------------
                         slack                                  5.494    

Slack (MET) :             5.502ns  (required time - arrival time)
  Source:                 system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/ffd_A3_inst/Q_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[27]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.127ns  (logic 2.000ns (48.463%)  route 2.127ns (51.537%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=698, routed)         1.681     2.989    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/ffd_A3_inst/s_axi_aclk
    SLICE_X11Y43         FDRE                                         r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/ffd_A3_inst/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/ffd_A3_inst/Q_o_reg/Q
                         net (fo=5, routed)           0.668     4.113    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/ffd_B4_inst/qdA_3
    SLICE_X11Y43         LUT2 (Prop_lut2_I1_O)        0.124     4.237 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/ffd_B4_inst/Q_o[0]_i_10/O
                         net (fo=32, routed)          1.458     5.695    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/xorAB_1
    SLICE_X8Y46          LUT6 (Prop_lut6_I0_O)        0.124     5.819 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o[4]_i_5/O
                         net (fo=1, routed)           0.000     5.819    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o[4]_i_5_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.332 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.332    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[4]_i_1_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.449 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.449    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[8]_i_1_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.566 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.566    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[12]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.683 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.684    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[16]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.801 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.801    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[20]_i_1_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.116 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.116    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[24]_i_1_n_4
    SLICE_X8Y51          FDCE                                         r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 f  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=698, routed)         1.498    12.690    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/s_axi_aclk
    SLICE_X8Y51          FDCE                                         r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[27]/C  (IS_INVERTED)
                         clock pessimism              0.116    12.806    
                         clock uncertainty           -0.302    12.504    
    SLICE_X8Y51          FDCE (Setup_fdce_C_D)        0.114    12.618    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[27]
  -------------------------------------------------------------------
                         required time                         12.618    
                         arrival time                          -7.116    
  -------------------------------------------------------------------
                         slack                                  5.502    

Slack (MET) :             5.578ns  (required time - arrival time)
  Source:                 system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/ffd_A3_inst/Q_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[26]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 1.924ns (47.496%)  route 2.127ns (52.504%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=698, routed)         1.681     2.989    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/ffd_A3_inst/s_axi_aclk
    SLICE_X11Y43         FDRE                                         r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/ffd_A3_inst/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/ffd_A3_inst/Q_o_reg/Q
                         net (fo=5, routed)           0.668     4.113    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/ffd_B4_inst/qdA_3
    SLICE_X11Y43         LUT2 (Prop_lut2_I1_O)        0.124     4.237 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/ffd_B4_inst/Q_o[0]_i_10/O
                         net (fo=32, routed)          1.458     5.695    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/xorAB_1
    SLICE_X8Y46          LUT6 (Prop_lut6_I0_O)        0.124     5.819 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o[4]_i_5/O
                         net (fo=1, routed)           0.000     5.819    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o[4]_i_5_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.332 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.332    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[4]_i_1_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.449 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.449    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[8]_i_1_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.566 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.566    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[12]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.683 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.684    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[16]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.801 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.801    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[20]_i_1_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.040 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.040    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[24]_i_1_n_5
    SLICE_X8Y51          FDCE                                         r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 f  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=698, routed)         1.498    12.690    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/s_axi_aclk
    SLICE_X8Y51          FDCE                                         r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.116    12.806    
                         clock uncertainty           -0.302    12.504    
    SLICE_X8Y51          FDCE (Setup_fdce_C_D)        0.114    12.618    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[26]
  -------------------------------------------------------------------
                         required time                         12.618    
                         arrival time                          -7.040    
  -------------------------------------------------------------------
                         slack                                  5.578    

Slack (MET) :             5.598ns  (required time - arrival time)
  Source:                 system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/ffd_A3_inst/Q_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[24]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 1.904ns (47.236%)  route 2.127ns (52.764%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=698, routed)         1.681     2.989    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/ffd_A3_inst/s_axi_aclk
    SLICE_X11Y43         FDRE                                         r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/ffd_A3_inst/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/ffd_A3_inst/Q_o_reg/Q
                         net (fo=5, routed)           0.668     4.113    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/ffd_B4_inst/qdA_3
    SLICE_X11Y43         LUT2 (Prop_lut2_I1_O)        0.124     4.237 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/ffd_B4_inst/Q_o[0]_i_10/O
                         net (fo=32, routed)          1.458     5.695    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/xorAB_1
    SLICE_X8Y46          LUT6 (Prop_lut6_I0_O)        0.124     5.819 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o[4]_i_5/O
                         net (fo=1, routed)           0.000     5.819    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o[4]_i_5_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.332 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.332    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[4]_i_1_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.449 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.449    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[8]_i_1_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.566 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.566    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[12]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.683 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.684    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[16]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.801 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.801    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[20]_i_1_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.020 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.020    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[24]_i_1_n_7
    SLICE_X8Y51          FDCE                                         r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 f  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=698, routed)         1.498    12.690    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/s_axi_aclk
    SLICE_X8Y51          FDCE                                         r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.116    12.806    
                         clock uncertainty           -0.302    12.504    
    SLICE_X8Y51          FDCE (Setup_fdce_C_D)        0.114    12.618    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[24]
  -------------------------------------------------------------------
                         required time                         12.618    
                         arrival time                          -7.020    
  -------------------------------------------------------------------
                         slack                                  5.598    

Slack (MET) :             5.611ns  (required time - arrival time)
  Source:                 system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/ffd_A3_inst/Q_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[21]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 1.891ns (47.065%)  route 2.127ns (52.935%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=698, routed)         1.681     2.989    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/ffd_A3_inst/s_axi_aclk
    SLICE_X11Y43         FDRE                                         r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/ffd_A3_inst/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/ffd_A3_inst/Q_o_reg/Q
                         net (fo=5, routed)           0.668     4.113    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/ffd_B4_inst/qdA_3
    SLICE_X11Y43         LUT2 (Prop_lut2_I1_O)        0.124     4.237 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/ffd_B4_inst/Q_o[0]_i_10/O
                         net (fo=32, routed)          1.458     5.695    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/xorAB_1
    SLICE_X8Y46          LUT6 (Prop_lut6_I0_O)        0.124     5.819 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o[4]_i_5/O
                         net (fo=1, routed)           0.000     5.819    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o[4]_i_5_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.332 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.332    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[4]_i_1_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.449 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.449    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[8]_i_1_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.566 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.566    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[12]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.683 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.684    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[16]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.007 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.007    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[20]_i_1_n_6
    SLICE_X8Y50          FDCE                                         r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 f  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=698, routed)         1.498    12.690    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/s_axi_aclk
    SLICE_X8Y50          FDCE                                         r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.116    12.806    
                         clock uncertainty           -0.302    12.504    
    SLICE_X8Y50          FDCE (Setup_fdce_C_D)        0.114    12.618    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[21]
  -------------------------------------------------------------------
                         required time                         12.618    
                         arrival time                          -7.007    
  -------------------------------------------------------------------
                         slack                                  5.611    

Slack (MET) :             5.619ns  (required time - arrival time)
  Source:                 system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/ffd_A3_inst/Q_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[23]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 1.883ns (46.959%)  route 2.127ns (53.041%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=698, routed)         1.681     2.989    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/ffd_A3_inst/s_axi_aclk
    SLICE_X11Y43         FDRE                                         r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/ffd_A3_inst/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/ffd_A3_inst/Q_o_reg/Q
                         net (fo=5, routed)           0.668     4.113    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/ffd_B4_inst/qdA_3
    SLICE_X11Y43         LUT2 (Prop_lut2_I1_O)        0.124     4.237 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/ffd_B4_inst/Q_o[0]_i_10/O
                         net (fo=32, routed)          1.458     5.695    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/xorAB_1
    SLICE_X8Y46          LUT6 (Prop_lut6_I0_O)        0.124     5.819 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o[4]_i_5/O
                         net (fo=1, routed)           0.000     5.819    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o[4]_i_5_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.332 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.332    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[4]_i_1_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.449 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.449    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[8]_i_1_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.566 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.566    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[12]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.683 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.684    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[16]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.999 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.999    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[20]_i_1_n_4
    SLICE_X8Y50          FDCE                                         r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 f  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=698, routed)         1.498    12.690    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/s_axi_aclk
    SLICE_X8Y50          FDCE                                         r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.116    12.806    
                         clock uncertainty           -0.302    12.504    
    SLICE_X8Y50          FDCE (Setup_fdce_C_D)        0.114    12.618    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[23]
  -------------------------------------------------------------------
                         required time                         12.618    
                         arrival time                          -6.999    
  -------------------------------------------------------------------
                         slack                                  5.619    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/axi_rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.042%)  route 0.115ns (44.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=698, routed)         0.565     0.906    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X9Y42          FDRE                                         r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/axi_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/axi_rdata_reg[7]/Q
                         net (fo=1, routed)           0.115     1.162    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X6Y41          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=698, routed)         0.833     1.203    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y41          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.262     0.941    
    SLICE_X6Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.124    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=698, routed)         0.581     0.922    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y38          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.112     1.175    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X0Y39          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=698, routed)         0.849     1.219    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y39          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.281     0.938    
    SLICE_X0Y39          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.121    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.217%)  route 0.234ns (58.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=698, routed)         0.582     0.923    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/Q
                         net (fo=1, routed)           0.234     1.320    system_i/processing_system7_0/inst/M_AXI_GP0_BRESP[0]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=698, routed)         0.893     1.263    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[0])
                                                      0.000     1.234    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/slv_reg2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.226ns (50.532%)  route 0.221ns (49.467%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=698, routed)         0.567     0.908    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X7Y49          FDRE                                         r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/slv_reg2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.128     1.036 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/slv_reg2_reg[21]/Q
                         net (fo=1, routed)           0.221     1.257    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/slv_reg2_reg[31][20]
    SLICE_X7Y50          LUT5 (Prop_lut5_I2_O)        0.098     1.355 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/axi_rdata[21]_i_1/O
                         net (fo=1, routed)           0.000     1.355    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/reg_data_out[21]
    SLICE_X7Y50          FDRE                                         r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=698, routed)         0.834     1.204    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X7Y50          FDRE                                         r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/axi_rdata_reg[21]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.091     1.266    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.454%)  route 0.223ns (63.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=698, routed)         0.584     0.925    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.223     1.276    system_i/processing_system7_0/inst/M_AXI_GP0_BID[7]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=698, routed)         0.893     1.263    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[7])
                                                     -0.053     1.181    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.019%)  route 0.159ns (52.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=698, routed)         0.584     0.925    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y52          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.159     1.224    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X4Y51          SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=698, routed)         0.853     1.223    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y51          SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.282     0.941    
    SLICE_X4Y51          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.124    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/slv_reg2_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=698, routed)         0.567     0.908    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X7Y49          FDRE                                         r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/slv_reg2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/slv_reg2_reg[18]/Q
                         net (fo=1, routed)           0.054     1.103    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/slv_reg2_reg[31][17]
    SLICE_X6Y49          LUT5 (Prop_lut5_I2_O)        0.045     1.148 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     1.148    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/reg_data_out[18]
    SLICE_X6Y49          FDRE                                         r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=698, routed)         0.835     1.205    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X6Y49          FDRE                                         r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/axi_rdata_reg[18]/C
                         clock pessimism             -0.284     0.921    
    SLICE_X6Y49          FDRE (Hold_fdre_C_D)         0.121     1.042    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.899%)  route 0.275ns (66.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=698, routed)         0.584     0.925    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.275     1.341    system_i/processing_system7_0/inst/M_AXI_GP0_BID[6]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=698, routed)         0.893     1.263    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[6])
                                                      0.000     1.234    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/slv_reg3_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.246ns (52.307%)  route 0.224ns (47.693%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=698, routed)         0.567     0.908    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X6Y48          FDRE                                         r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/slv_reg3_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.148     1.056 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/slv_reg3_reg[22]/Q
                         net (fo=1, routed)           0.224     1.280    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q[21]
    SLICE_X7Y50          LUT5 (Prop_lut5_I0_O)        0.098     1.378 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/axi_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000     1.378    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/reg_data_out[22]
    SLICE_X7Y50          FDRE                                         r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=698, routed)         0.834     1.204    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X7Y50          FDRE                                         r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/axi_rdata_reg[22]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.092     1.267    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/axi_rdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.468%)  route 0.169ns (54.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=698, routed)         0.567     0.908    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X7Y47          FDRE                                         r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/axi_rdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/axi_rdata_reg[19]/Q
                         net (fo=1, routed)           0.169     1.218    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[19]
    SLICE_X6Y44          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=698, routed)         0.834     1.204    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y44          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
                         clock pessimism             -0.281     0.923    
    SLICE_X6Y44          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.105    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X12Y43   system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_N_bits_A_inst/reg_inst/Q_o_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X12Y43   system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_N_bits_A_inst/reg_inst/Q_o_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X13Y43   system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_N_bits_A_inst/reg_inst/Q_o_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X12Y43   system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_N_bits_A_inst/reg_inst/Q_o_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X8Y49    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[17]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X8Y49    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[18]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X8Y49    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[19]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X8Y45    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X8Y50    system_i/encoder_ip/U0/encoder_ip_v1_0_S_AXI_inst/U1/cont_bidir_inst/reg_inst/Q_o_reg[20]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y39    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y39    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y39    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y39    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y39    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y39    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y50    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y50    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y50    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y50    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y39    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y39    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y39    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y39    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK



