Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Dec  6 21:57:47 2020
| Host         : DESKTOP-RJ2UN0N running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            6 |
| No           | No                    | Yes                    |              67 |           25 |
| No           | Yes                   | No                     |              50 |           14 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              19 |           11 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+---------------+------------------------+------------------+----------------+--------------+
|         Clock Signal        | Enable Signal |    Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+---------------+------------------------+------------------+----------------+--------------+
|  PB/dbD/check/clk_out_reg_0 |               |                        |                1 |              2 |         2.00 |
|  PB/dbU/check/clk_out       |               |                        |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG              | PB/down       | D1/rst                 |                5 |              6 |         1.20 |
|  clk_IBUF_BUFG              |               |                        |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG              | PB/up         | D1/rst                 |                6 |             13 |         2.17 |
|  D1/clk_10000               |               | D1/rst                 |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG              |               | PB/dbD/check/clk_out   |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG              |               | PB/dbU/check/clk_out_0 |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG              |               | D1/rst                 |               19 |             51 |         2.68 |
+-----------------------------+---------------+------------------------+------------------+----------------+--------------+


