# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../mmu.srcs/sources_1/new/mmio.vhd" \
"../../../../mmu.srcs/sources_1/new/clockcontroller.vhd" \
"../../../../mmu.srcs/sources_1/new/mmu.vhd" \
"../../../../mmu.ip_user_files/bd/main_block/ip/main_block_mmio_0_0/sim/main_block_mmio_0_0.vhd" \
"../../../../mmu.ip_user_files/bd/main_block/ip/main_block_clockcontroller_0_0_1/sim/main_block_clockcontroller_0_0.vhd" \
"../../../../mmu.ip_user_files/bd/main_block/sim/main_block.vhd" \
"../../../../mmu.ip_user_files/bd/main_block/ip/main_block_mmu_1_0/sim/main_block_mmu_1_0.vhd" \
"../../../../mmu.gen/sources_1/bd/main_block/hdl/main_block_wrapper.vhd" \
"../../../../mmu.srcs/sim_1/new/mainSim.vhd" \

# Do not sort compile order
nosort
