# RISCV CPU

5-stage pipelined cpu

`make sim` iverilog simulation

`make prog` icebreaker

`cd dhrystone && make test`: 1.182 DMIPS/MHz (2077 Dhrystones/s/MHz)

