// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

<<<<<<< HEAD
// DATE "01/12/2021 18:31:10"
=======
// DATE "01/12/2021 19:54:15"
>>>>>>> 3e564a117063c5d5c7e0864668bd0f47762d984d

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

<<<<<<< HEAD
module custom_pwm1 (
	L1,
	CLK_50,
	L2,
	R1,
	R2);
output 	L1;
input 	CLK_50;
output 	L2;
output 	R1;
output 	R2;

// Design Ports Information
// L1	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// L2	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R1	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R2	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK_50	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
=======
module custom_color_sense (
	clk,
	c_clk,
	color);
input 	clk;
input 	c_clk;
output 	[2:0] color;

// Design Ports Information
// color[0]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// color[1]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// color[2]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// c_clk	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
>>>>>>> 3e564a117063c5d5c7e0864668bd0f47762d984d


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
<<<<<<< HEAD
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \CLK_50~input_o ;
wire \inst5|altpll_component|auto_generated|wire_pll1_fbout ;
wire \inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \inst|counter~7_combout ;
wire \inst|counter~8_combout ;
wire \inst|Add0~0_combout ;
wire \inst|Add0~1 ;
wire \inst|Add0~2_combout ;
wire \inst|Add0~3 ;
wire \inst|Add0~4_combout ;
wire \inst|Add0~5 ;
wire \inst|Add0~6_combout ;
wire \inst|counter~5_combout ;
wire \inst|Add0~7 ;
wire \inst|Add0~8_combout ;
wire \inst|counter~4_combout ;
wire \inst|Add0~9 ;
wire \inst|Add0~10_combout ;
wire \inst|counter~3_combout ;
wire \inst|Add0~11 ;
wire \inst|Add0~12_combout ;
wire \inst|counter~2_combout ;
wire \inst|Add0~13 ;
wire \inst|Add0~14_combout ;
wire \inst|Equal0~1_combout ;
wire \inst|Equal0~0_combout ;
wire \inst|Equal0~2_combout ;
wire \inst|counter~6_combout ;
wire \inst|Add0~15 ;
wire \inst|Add0~16_combout ;
wire \inst|Add0~17 ;
wire \inst|Add0~18_combout ;
wire \inst|Add0~19 ;
wire \inst|Add0~20_combout ;
wire \inst|Add0~21 ;
wire \inst|Add0~22_combout ;
wire \inst|Equal0~3_combout ;
wire \inst|counter~10_combout ;
wire \inst|Add0~25 ;
wire \inst|Add0~26_combout ;
wire \inst|Equal0~4_combout ;
wire \inst|counter~9_combout ;
wire \inst|Add0~23 ;
wire \inst|Add0~24_combout ;
wire \inst|LessThan0~0_combout ;
wire \inst|LessThan0~1_combout ;
wire \inst|LessThan0~2_combout ;
wire \inst|LessThan0~3_combout ;
wire \inst|l_1~q ;
wire \inst|r_1~q ;
wire [13:0] \inst|counter ;
wire [4:0] \inst5|altpll_component|auto_generated|wire_pll1_clk ;

wire [4:0] \inst5|altpll_component|auto_generated|pll1_CLK_bus ;

assign \inst5|altpll_component|auto_generated|wire_pll1_clk [0] = \inst5|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \inst5|altpll_component|auto_generated|wire_pll1_clk [1] = \inst5|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \inst5|altpll_component|auto_generated|wire_pll1_clk [2] = \inst5|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \inst5|altpll_component|auto_generated|wire_pll1_clk [3] = \inst5|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \inst5|altpll_component|auto_generated|wire_pll1_clk [4] = \inst5|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: IOOBUF_X45_Y34_N16
cycloneive_io_obuf \L1~output (
	.i(\inst|l_1~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(L1),
	.obar());
// synopsys translate_off
defparam \L1~output .bus_hold = "false";
defparam \L1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y34_N9
cycloneive_io_obuf \L2~output (
=======
wire \color[0]~output_o ;
wire \color[1]~output_o ;
wire \color[2]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \counter[0]~9_combout ;
wire \LessThan0~2_combout ;
wire \LessThan0~3_combout ;
wire \r_state~12_combout ;
wire \r_state.GREEN_START~q ;
wire \WideOr0~0_combout ;
wire \counter[8]~28_combout ;
wire \counter[0]~10 ;
wire \counter[1]~11_combout ;
wire \counter[1]~12 ;
wire \counter[2]~13_combout ;
wire \counter[2]~14 ;
wire \counter[3]~15_combout ;
wire \counter[3]~16 ;
wire \counter[4]~17_combout ;
wire \counter[4]~18 ;
wire \counter[5]~19_combout ;
wire \counter[5]~20 ;
wire \counter[6]~21_combout ;
wire \counter[6]~22 ;
wire \counter[7]~23_combout ;
wire \counter[7]~24 ;
wire \counter[8]~25_combout ;
wire \LessThan0~4_combout ;
wire \Selector3~0_combout ;
wire \r_state.GREEN_READ~q ;
wire \r_state~13_combout ;
wire \r_state.BLUE_START~q ;
wire \Selector4~0_combout ;
wire \r_state.BLUE_READ~q ;
wire \counter[8]~27_combout ;
wire \r_state.IDLE~q ;
wire \r_state.RED_START~0_combout ;
wire \r_state.RED_START~q ;
wire \Selector2~0_combout ;
wire \r_state.RED_READ~q ;
wire \Selector1~0_combout ;
wire \c_clk~input_o ;
wire \c_clk~inputclkctrl_outclk ;
wire \c_counter[0]~9_combout ;
wire \Equal0~0_combout ;
wire \Equal0~1_combout ;
wire \Equal0~2_combout ;
wire \c_counter[0]~10 ;
wire \c_counter[1]~11_combout ;
wire \c_counter[1]~12 ;
wire \c_counter[2]~13_combout ;
wire \c_counter[2]~14 ;
wire \c_counter[3]~15_combout ;
wire \c_counter[3]~16 ;
wire \c_counter[4]~17_combout ;
wire \c_counter[4]~18 ;
wire \c_counter[5]~19_combout ;
wire \out_color[0]~7_combout ;
wire \out_color[0]~6_combout ;
wire \out_color[0]~8_combout ;
wire \out_color[0]~2_combout ;
wire \out_color[0]~0_combout ;
wire \out_color[0]~1_combout ;
wire \c_counter[5]~20 ;
wire \c_counter[6]~21_combout ;
wire \c_counter[6]~22 ;
wire \c_counter[7]~23_combout ;
wire \c_counter[7]~24 ;
wire \c_counter[8]~25_combout ;
wire \out_color[0]~3_combout ;
wire \out_color[0]~4_combout ;
wire \out_color[0]~5_combout ;
wire \out_color[0]~9_combout ;
wire \out_color[0]~10_combout ;
wire \out_color[0]~11_combout ;
wire \out_color[0]~12_combout ;
wire \Selector0~0_combout ;
wire [8:0] c_counter;
wire [8:0] counter;
wire [1:0] out_color;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X53_Y11_N9
cycloneive_io_obuf \color[0]~output (
	.i(out_color[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\color[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \color[0]~output .bus_hold = "false";
defparam \color[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N2
cycloneive_io_obuf \color[1]~output (
	.i(out_color[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\color[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \color[1]~output .bus_hold = "false";
defparam \color[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \color[2]~output (
>>>>>>> 3e564a117063c5d5c7e0864668bd0f47762d984d
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
<<<<<<< HEAD
	.o(L2),
	.obar());
// synopsys translate_off
defparam \L2~output .bus_hold = "false";
defparam \L2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N16
cycloneive_io_obuf \R1~output (
	.i(\inst|r_1~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R1),
	.obar());
// synopsys translate_off
defparam \R1~output .bus_hold = "false";
defparam \R1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y34_N23
cycloneive_io_obuf \R2~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R2),
	.obar());
// synopsys translate_off
defparam \R2~output .bus_hold = "false";
defparam \R2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \CLK_50~input (
	.i(CLK_50),
	.ibar(gnd),
	.o(\CLK_50~input_o ));
// synopsys translate_off
defparam \CLK_50~input .bus_hold = "false";
defparam \CLK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_4
cycloneive_pll \inst5|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\inst5|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLK_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\inst5|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\inst5|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \inst5|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \inst5|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \inst5|altpll_component|auto_generated|pll1 .c0_high = 30;
defparam \inst5|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \inst5|altpll_component|auto_generated|pll1 .c0_low = 30;
defparam \inst5|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \inst5|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \inst5|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \inst5|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \inst5|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \inst5|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \inst5|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \inst5|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \inst5|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \inst5|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \inst5|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \inst5|altpll_component|auto_generated|pll1 .clk0_divide_by = 5;
defparam \inst5|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \inst5|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \inst5|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \inst5|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \inst5|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \inst5|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \inst5|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \inst5|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \inst5|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \inst5|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \inst5|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \inst5|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \inst5|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \inst5|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \inst5|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \inst5|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \inst5|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \inst5|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \inst5|altpll_component|auto_generated|pll1 .m = 12;
defparam \inst5|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \inst5|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .n = 1;
defparam \inst5|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \inst5|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \inst5|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \inst5|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \inst5|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \inst5|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \inst5|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \inst5|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \inst5|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \inst5|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \inst5|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \inst5|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst5|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N14
cycloneive_lcell_comb \inst|counter~7 (
// Equation(s):
// \inst|counter~7_combout  = (\inst|Add0~24_combout ) # (!\inst|Equal0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|Add0~24_combout ),
	.datad(\inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst|counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|counter~7 .lut_mask = 16'hF0FF;
defparam \inst|counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N22
cycloneive_lcell_comb \inst|counter~8 (
// Equation(s):
// \inst|counter~8_combout  = (\inst|Add0~14_combout  & (((\inst|counter~7_combout ) # (!\inst|Add0~26_combout )) # (!\inst|Equal0~3_combout )))

	.dataa(\inst|Equal0~3_combout ),
	.datab(\inst|Add0~26_combout ),
	.datac(\inst|Add0~14_combout ),
	.datad(\inst|counter~7_combout ),
	.cin(gnd),
	.combout(\inst|counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|counter~8 .lut_mask = 16'hF070;
defparam \inst|counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y31_N23
dffeas \inst|counter[7] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|counter~8_combout ),
=======
	.o(\color[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \color[2]~output .bus_hold = "false";
defparam \color[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N6
cycloneive_lcell_comb \counter[0]~9 (
// Equation(s):
// \counter[0]~9_combout  = counter[0] $ (VCC)
// \counter[0]~10  = CARRY(counter[0])

	.dataa(counter[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\counter[0]~9_combout ),
	.cout(\counter[0]~10 ));
// synopsys translate_off
defparam \counter[0]~9 .lut_mask = 16'h55AA;
defparam \counter[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N24
cycloneive_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = (counter[3] & (counter[2] & counter[5]))

	.dataa(counter[3]),
	.datab(gnd),
	.datac(counter[2]),
	.datad(counter[5]),
	.cin(gnd),
	.combout(\LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~2 .lut_mask = 16'hA000;
defparam \LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N26
cycloneive_lcell_comb \LessThan0~3 (
// Equation(s):
// \LessThan0~3_combout  = (counter[7]) # ((counter[6]) # ((counter[4] & counter[5])))

	.dataa(counter[7]),
	.datab(counter[6]),
	.datac(counter[4]),
	.datad(counter[5]),
	.cin(gnd),
	.combout(\LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~3 .lut_mask = 16'hFEEE;
defparam \LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N0
cycloneive_lcell_comb \r_state~12 (
// Equation(s):
// \r_state~12_combout  = (\r_state.RED_READ~q  & (counter[8] & ((\LessThan0~2_combout ) # (\LessThan0~3_combout ))))

	.dataa(\r_state.RED_READ~q ),
	.datab(\LessThan0~2_combout ),
	.datac(counter[8]),
	.datad(\LessThan0~3_combout ),
	.cin(gnd),
	.combout(\r_state~12_combout ),
	.cout());
// synopsys translate_off
defparam \r_state~12 .lut_mask = 16'hA080;
defparam \r_state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y11_N1
dffeas \r_state.GREEN_START (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r_state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_state.GREEN_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_state.GREEN_START .is_wysiwyg = "true";
defparam \r_state.GREEN_START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N26
cycloneive_lcell_comb \WideOr0~0 (
// Equation(s):
// \WideOr0~0_combout  = (\r_state.RED_START~q ) # ((\r_state.GREEN_START~q ) # (\r_state.BLUE_START~q ))

	.dataa(gnd),
	.datab(\r_state.RED_START~q ),
	.datac(\r_state.GREEN_START~q ),
	.datad(\r_state.BLUE_START~q ),
	.cin(gnd),
	.combout(\WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr0~0 .lut_mask = 16'hFFFC;
defparam \WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N30
cycloneive_lcell_comb \counter[8]~28 (
// Equation(s):
// \counter[8]~28_combout  = (\r_state.IDLE~q  & (!\r_state~12_combout  & (!\r_state~13_combout  & \counter[8]~27_combout )))

	.dataa(\r_state.IDLE~q ),
	.datab(\r_state~12_combout ),
	.datac(\r_state~13_combout ),
	.datad(\counter[8]~27_combout ),
	.cin(gnd),
	.combout(\counter[8]~28_combout ),
	.cout());
// synopsys translate_off
defparam \counter[8]~28 .lut_mask = 16'h0200;
defparam \counter[8]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y11_N7
dffeas \counter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\counter[0]~9_combout ),
>>>>>>> 3e564a117063c5d5c7e0864668bd0f47762d984d
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\WideOr0~0_combout ),
	.sload(gnd),
	.ena(\counter[8]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< HEAD
	.q(\inst|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter[7] .is_wysiwyg = "true";
defparam \inst|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N2
cycloneive_lcell_comb \inst|Add0~0 (
// Equation(s):
// \inst|Add0~0_combout  = \inst|counter [0] $ (VCC)
// \inst|Add0~1  = CARRY(\inst|counter [0])

	.dataa(gnd),
	.datab(\inst|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Add0~0_combout ),
	.cout(\inst|Add0~1 ));
// synopsys translate_off
defparam \inst|Add0~0 .lut_mask = 16'h33CC;
defparam \inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y31_N21
dffeas \inst|counter[0] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|Add0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter[0] .is_wysiwyg = "true";
defparam \inst|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N4
cycloneive_lcell_comb \inst|Add0~2 (
// Equation(s):
// \inst|Add0~2_combout  = (\inst|counter [1] & (!\inst|Add0~1 )) # (!\inst|counter [1] & ((\inst|Add0~1 ) # (GND)))
// \inst|Add0~3  = CARRY((!\inst|Add0~1 ) # (!\inst|counter [1]))

	.dataa(\inst|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~1 ),
	.combout(\inst|Add0~2_combout ),
	.cout(\inst|Add0~3 ));
// synopsys translate_off
defparam \inst|Add0~2 .lut_mask = 16'h5A5F;
defparam \inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y31_N27
dffeas \inst|counter[1] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|Add0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter[1] .is_wysiwyg = "true";
defparam \inst|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N6
cycloneive_lcell_comb \inst|Add0~4 (
// Equation(s):
// \inst|Add0~4_combout  = (\inst|counter [2] & (\inst|Add0~3  $ (GND))) # (!\inst|counter [2] & (!\inst|Add0~3  & VCC))
// \inst|Add0~5  = CARRY((\inst|counter [2] & !\inst|Add0~3 ))

	.dataa(\inst|counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~3 ),
	.combout(\inst|Add0~4_combout ),
	.cout(\inst|Add0~5 ));
// synopsys translate_off
defparam \inst|Add0~4 .lut_mask = 16'hA50A;
defparam \inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y31_N17
dffeas \inst|counter[2] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|Add0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter[2] .is_wysiwyg = "true";
defparam \inst|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N8
cycloneive_lcell_comb \inst|Add0~6 (
// Equation(s):
// \inst|Add0~6_combout  = (\inst|counter [3] & (!\inst|Add0~5 )) # (!\inst|counter [3] & ((\inst|Add0~5 ) # (GND)))
// \inst|Add0~7  = CARRY((!\inst|Add0~5 ) # (!\inst|counter [3]))

	.dataa(gnd),
	.datab(\inst|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~5 ),
	.combout(\inst|Add0~6_combout ),
	.cout(\inst|Add0~7 ));
// synopsys translate_off
defparam \inst|Add0~6 .lut_mask = 16'h3C3F;
defparam \inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N0
cycloneive_lcell_comb \inst|counter~5 (
// Equation(s):
// \inst|counter~5_combout  = (\inst|Add0~6_combout  & (((!\inst|Equal0~4_combout ) # (!\inst|Equal0~3_combout )) # (!\inst|Equal0~2_combout )))

	.dataa(\inst|Add0~6_combout ),
	.datab(\inst|Equal0~2_combout ),
	.datac(\inst|Equal0~3_combout ),
	.datad(\inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst|counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|counter~5 .lut_mask = 16'h2AAA;
defparam \inst|counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y31_N1
dffeas \inst|counter[3] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|counter~5_combout ),
=======
	.q(counter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[0] .is_wysiwyg = "true";
defparam \counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N8
cycloneive_lcell_comb \counter[1]~11 (
// Equation(s):
// \counter[1]~11_combout  = (counter[1] & (!\counter[0]~10 )) # (!counter[1] & ((\counter[0]~10 ) # (GND)))
// \counter[1]~12  = CARRY((!\counter[0]~10 ) # (!counter[1]))

	.dataa(gnd),
	.datab(counter[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[0]~10 ),
	.combout(\counter[1]~11_combout ),
	.cout(\counter[1]~12 ));
// synopsys translate_off
defparam \counter[1]~11 .lut_mask = 16'h3C3F;
defparam \counter[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y11_N9
dffeas \counter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\counter[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\WideOr0~0_combout ),
	.sload(gnd),
	.ena(\counter[8]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[1] .is_wysiwyg = "true";
defparam \counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N10
cycloneive_lcell_comb \counter[2]~13 (
// Equation(s):
// \counter[2]~13_combout  = (counter[2] & (\counter[1]~12  $ (GND))) # (!counter[2] & (!\counter[1]~12  & VCC))
// \counter[2]~14  = CARRY((counter[2] & !\counter[1]~12 ))

	.dataa(gnd),
	.datab(counter[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[1]~12 ),
	.combout(\counter[2]~13_combout ),
	.cout(\counter[2]~14 ));
// synopsys translate_off
defparam \counter[2]~13 .lut_mask = 16'hC30C;
defparam \counter[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y11_N11
dffeas \counter[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\counter[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\WideOr0~0_combout ),
	.sload(gnd),
	.ena(\counter[8]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[2] .is_wysiwyg = "true";
defparam \counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N12
cycloneive_lcell_comb \counter[3]~15 (
// Equation(s):
// \counter[3]~15_combout  = (counter[3] & (!\counter[2]~14 )) # (!counter[3] & ((\counter[2]~14 ) # (GND)))
// \counter[3]~16  = CARRY((!\counter[2]~14 ) # (!counter[3]))

	.dataa(gnd),
	.datab(counter[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[2]~14 ),
	.combout(\counter[3]~15_combout ),
	.cout(\counter[3]~16 ));
// synopsys translate_off
defparam \counter[3]~15 .lut_mask = 16'h3C3F;
defparam \counter[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y11_N13
dffeas \counter[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\counter[3]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\WideOr0~0_combout ),
	.sload(gnd),
	.ena(\counter[8]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[3]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[3] .is_wysiwyg = "true";
defparam \counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N14
cycloneive_lcell_comb \counter[4]~17 (
// Equation(s):
// \counter[4]~17_combout  = (counter[4] & (\counter[3]~16  $ (GND))) # (!counter[4] & (!\counter[3]~16  & VCC))
// \counter[4]~18  = CARRY((counter[4] & !\counter[3]~16 ))

	.dataa(gnd),
	.datab(counter[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[3]~16 ),
	.combout(\counter[4]~17_combout ),
	.cout(\counter[4]~18 ));
// synopsys translate_off
defparam \counter[4]~17 .lut_mask = 16'hC30C;
defparam \counter[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y11_N15
dffeas \counter[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\counter[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\WideOr0~0_combout ),
	.sload(gnd),
	.ena(\counter[8]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[4]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[4] .is_wysiwyg = "true";
defparam \counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N16
cycloneive_lcell_comb \counter[5]~19 (
// Equation(s):
// \counter[5]~19_combout  = (counter[5] & (!\counter[4]~18 )) # (!counter[5] & ((\counter[4]~18 ) # (GND)))
// \counter[5]~20  = CARRY((!\counter[4]~18 ) # (!counter[5]))

	.dataa(gnd),
	.datab(counter[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[4]~18 ),
	.combout(\counter[5]~19_combout ),
	.cout(\counter[5]~20 ));
// synopsys translate_off
defparam \counter[5]~19 .lut_mask = 16'h3C3F;
defparam \counter[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y11_N17
dffeas \counter[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\counter[5]~19_combout ),
>>>>>>> 3e564a117063c5d5c7e0864668bd0f47762d984d
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\WideOr0~0_combout ),
	.sload(gnd),
	.ena(\counter[8]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< HEAD
	.q(\inst|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter[3] .is_wysiwyg = "true";
defparam \inst|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N10
cycloneive_lcell_comb \inst|Add0~8 (
// Equation(s):
// \inst|Add0~8_combout  = (\inst|counter [4] & (\inst|Add0~7  $ (GND))) # (!\inst|counter [4] & (!\inst|Add0~7  & VCC))
// \inst|Add0~9  = CARRY((\inst|counter [4] & !\inst|Add0~7 ))

	.dataa(\inst|counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~7 ),
	.combout(\inst|Add0~8_combout ),
	.cout(\inst|Add0~9 ));
// synopsys translate_off
defparam \inst|Add0~8 .lut_mask = 16'hA50A;
defparam \inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N6
cycloneive_lcell_comb \inst|counter~4 (
// Equation(s):
// \inst|counter~4_combout  = (\inst|Add0~8_combout  & (((!\inst|Equal0~4_combout ) # (!\inst|Equal0~3_combout )) # (!\inst|Equal0~2_combout )))

	.dataa(\inst|Add0~8_combout ),
	.datab(\inst|Equal0~2_combout ),
	.datac(\inst|Equal0~3_combout ),
	.datad(\inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst|counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|counter~4 .lut_mask = 16'h2AAA;
defparam \inst|counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y31_N7
dffeas \inst|counter[4] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter[4] .is_wysiwyg = "true";
defparam \inst|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N12
cycloneive_lcell_comb \inst|Add0~10 (
// Equation(s):
// \inst|Add0~10_combout  = (\inst|counter [5] & (!\inst|Add0~9 )) # (!\inst|counter [5] & ((\inst|Add0~9 ) # (GND)))
// \inst|Add0~11  = CARRY((!\inst|Add0~9 ) # (!\inst|counter [5]))

	.dataa(\inst|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~9 ),
	.combout(\inst|Add0~10_combout ),
	.cout(\inst|Add0~11 ));
// synopsys translate_off
defparam \inst|Add0~10 .lut_mask = 16'h5A5F;
defparam \inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N20
cycloneive_lcell_comb \inst|counter~3 (
// Equation(s):
// \inst|counter~3_combout  = (\inst|Add0~10_combout  & (((!\inst|Equal0~4_combout ) # (!\inst|Equal0~3_combout )) # (!\inst|Equal0~2_combout )))

	.dataa(\inst|Add0~10_combout ),
	.datab(\inst|Equal0~2_combout ),
	.datac(\inst|Equal0~3_combout ),
	.datad(\inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst|counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|counter~3 .lut_mask = 16'h2AAA;
defparam \inst|counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y31_N21
dffeas \inst|counter[5] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|counter~3_combout ),
=======
	.q(counter[5]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[5] .is_wysiwyg = "true";
defparam \counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N18
cycloneive_lcell_comb \counter[6]~21 (
// Equation(s):
// \counter[6]~21_combout  = (counter[6] & (\counter[5]~20  $ (GND))) # (!counter[6] & (!\counter[5]~20  & VCC))
// \counter[6]~22  = CARRY((counter[6] & !\counter[5]~20 ))

	.dataa(gnd),
	.datab(counter[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[5]~20 ),
	.combout(\counter[6]~21_combout ),
	.cout(\counter[6]~22 ));
// synopsys translate_off
defparam \counter[6]~21 .lut_mask = 16'hC30C;
defparam \counter[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y11_N19
dffeas \counter[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\counter[6]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\WideOr0~0_combout ),
	.sload(gnd),
	.ena(\counter[8]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[6]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[6] .is_wysiwyg = "true";
defparam \counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N20
cycloneive_lcell_comb \counter[7]~23 (
// Equation(s):
// \counter[7]~23_combout  = (counter[7] & (!\counter[6]~22 )) # (!counter[7] & ((\counter[6]~22 ) # (GND)))
// \counter[7]~24  = CARRY((!\counter[6]~22 ) # (!counter[7]))

	.dataa(gnd),
	.datab(counter[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[6]~22 ),
	.combout(\counter[7]~23_combout ),
	.cout(\counter[7]~24 ));
// synopsys translate_off
defparam \counter[7]~23 .lut_mask = 16'h3C3F;
defparam \counter[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y11_N21
dffeas \counter[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\counter[7]~23_combout ),
>>>>>>> 3e564a117063c5d5c7e0864668bd0f47762d984d
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\WideOr0~0_combout ),
	.sload(gnd),
	.ena(\counter[8]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< HEAD
	.q(\inst|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter[5] .is_wysiwyg = "true";
defparam \inst|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N14
cycloneive_lcell_comb \inst|Add0~12 (
// Equation(s):
// \inst|Add0~12_combout  = (\inst|counter [6] & (\inst|Add0~11  $ (GND))) # (!\inst|counter [6] & (!\inst|Add0~11  & VCC))
// \inst|Add0~13  = CARRY((\inst|counter [6] & !\inst|Add0~11 ))

	.dataa(gnd),
	.datab(\inst|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~11 ),
	.combout(\inst|Add0~12_combout ),
	.cout(\inst|Add0~13 ));
// synopsys translate_off
defparam \inst|Add0~12 .lut_mask = 16'hC30C;
defparam \inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N10
cycloneive_lcell_comb \inst|counter~2 (
// Equation(s):
// \inst|counter~2_combout  = (\inst|Add0~12_combout  & (((!\inst|Equal0~4_combout ) # (!\inst|Equal0~2_combout )) # (!\inst|Equal0~3_combout )))

	.dataa(\inst|Equal0~3_combout ),
	.datab(\inst|Equal0~2_combout ),
	.datac(\inst|Add0~12_combout ),
	.datad(\inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst|counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|counter~2 .lut_mask = 16'h70F0;
defparam \inst|counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y31_N11
dffeas \inst|counter[6] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|counter~2_combout ),
=======
	.q(counter[7]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[7] .is_wysiwyg = "true";
defparam \counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N22
cycloneive_lcell_comb \counter[8]~25 (
// Equation(s):
// \counter[8]~25_combout  = counter[8] $ (!\counter[7]~24 )

	.dataa(counter[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\counter[7]~24 ),
	.combout(\counter[8]~25_combout ),
	.cout());
// synopsys translate_off
defparam \counter[8]~25 .lut_mask = 16'hA5A5;
defparam \counter[8]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y11_N23
dffeas \counter[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\counter[8]~25_combout ),
>>>>>>> 3e564a117063c5d5c7e0864668bd0f47762d984d
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\WideOr0~0_combout ),
	.sload(gnd),
	.ena(\counter[8]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< HEAD
	.q(\inst|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter[6] .is_wysiwyg = "true";
defparam \inst|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N16
cycloneive_lcell_comb \inst|Add0~14 (
// Equation(s):
// \inst|Add0~14_combout  = (\inst|counter [7] & (!\inst|Add0~13 )) # (!\inst|counter [7] & ((\inst|Add0~13 ) # (GND)))
// \inst|Add0~15  = CARRY((!\inst|Add0~13 ) # (!\inst|counter [7]))

	.dataa(gnd),
	.datab(\inst|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~13 ),
	.combout(\inst|Add0~14_combout ),
	.cout(\inst|Add0~15 ));
// synopsys translate_off
defparam \inst|Add0~14 .lut_mask = 16'h3C3F;
defparam \inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N30
cycloneive_lcell_comb \inst|Equal0~1 (
// Equation(s):
// \inst|Equal0~1_combout  = (\inst|Add0~10_combout  & \inst|Add0~8_combout )

	.dataa(\inst|Add0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|Add0~8_combout ),
	.cin(gnd),
	.combout(\inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal0~1 .lut_mask = 16'hAA00;
defparam \inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N0
cycloneive_lcell_comb \inst|Equal0~0 (
// Equation(s):
// \inst|Equal0~0_combout  = (!\inst|Add0~4_combout  & (!\inst|Add0~2_combout  & (\inst|Add0~6_combout  & !\inst|Add0~0_combout )))

	.dataa(\inst|Add0~4_combout ),
	.datab(\inst|Add0~2_combout ),
	.datac(\inst|Add0~6_combout ),
	.datad(\inst|Add0~0_combout ),
	.cin(gnd),
	.combout(\inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal0~0 .lut_mask = 16'h0010;
defparam \inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N16
cycloneive_lcell_comb \inst|Equal0~2 (
// Equation(s):
// \inst|Equal0~2_combout  = (\inst|Add0~14_combout  & (\inst|Add0~12_combout  & (\inst|Equal0~1_combout  & \inst|Equal0~0_combout )))

	.dataa(\inst|Add0~14_combout ),
	.datab(\inst|Add0~12_combout ),
	.datac(\inst|Equal0~1_combout ),
	.datad(\inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal0~2 .lut_mask = 16'h8000;
defparam \inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N28
cycloneive_lcell_comb \inst|counter~6 (
// Equation(s):
// \inst|counter~6_combout  = (\inst|Add0~18_combout  & (((!\inst|Equal0~4_combout ) # (!\inst|Equal0~3_combout )) # (!\inst|Equal0~2_combout )))

	.dataa(\inst|Add0~18_combout ),
	.datab(\inst|Equal0~2_combout ),
	.datac(\inst|Equal0~3_combout ),
	.datad(\inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst|counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|counter~6 .lut_mask = 16'h2AAA;
defparam \inst|counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y31_N29
dffeas \inst|counter[9] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|counter~6_combout ),
=======
	.q(counter[8]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[8] .is_wysiwyg = "true";
defparam \counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N18
cycloneive_lcell_comb \LessThan0~4 (
// Equation(s):
// \LessThan0~4_combout  = (\LessThan0~3_combout ) # ((counter[2] & (counter[3] & counter[5])))

	.dataa(\LessThan0~3_combout ),
	.datab(counter[2]),
	.datac(counter[3]),
	.datad(counter[5]),
	.cin(gnd),
	.combout(\LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~4 .lut_mask = 16'hEAAA;
defparam \LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N24
cycloneive_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (\r_state.GREEN_START~q ) # ((\r_state.GREEN_READ~q  & ((!\LessThan0~4_combout ) # (!counter[8]))))

	.dataa(counter[8]),
	.datab(\r_state.GREEN_START~q ),
	.datac(\r_state.GREEN_READ~q ),
	.datad(\LessThan0~4_combout ),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'hDCFC;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y11_N25
dffeas \r_state.GREEN_READ (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_state.GREEN_READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_state.GREEN_READ .is_wysiwyg = "true";
defparam \r_state.GREEN_READ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N4
cycloneive_lcell_comb \r_state~13 (
// Equation(s):
// \r_state~13_combout  = (counter[8] & (\r_state.GREEN_READ~q  & ((\LessThan0~3_combout ) # (\LessThan0~2_combout ))))

	.dataa(counter[8]),
	.datab(\r_state.GREEN_READ~q ),
	.datac(\LessThan0~3_combout ),
	.datad(\LessThan0~2_combout ),
	.cin(gnd),
	.combout(\r_state~13_combout ),
	.cout());
// synopsys translate_off
defparam \r_state~13 .lut_mask = 16'h8880;
defparam \r_state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y11_N5
dffeas \r_state.BLUE_START (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r_state~13_combout ),
>>>>>>> 3e564a117063c5d5c7e0864668bd0f47762d984d
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< HEAD
	.q(\inst|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter[9] .is_wysiwyg = "true";
defparam \inst|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N18
cycloneive_lcell_comb \inst|Add0~16 (
// Equation(s):
// \inst|Add0~16_combout  = (\inst|counter [8] & (\inst|Add0~15  $ (GND))) # (!\inst|counter [8] & (!\inst|Add0~15  & VCC))
// \inst|Add0~17  = CARRY((\inst|counter [8] & !\inst|Add0~15 ))

	.dataa(gnd),
	.datab(\inst|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~15 ),
	.combout(\inst|Add0~16_combout ),
	.cout(\inst|Add0~17 ));
// synopsys translate_off
defparam \inst|Add0~16 .lut_mask = 16'hC30C;
defparam \inst|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y31_N25
dffeas \inst|counter[8] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|Add0~16_combout ),
=======
	.q(\r_state.BLUE_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_state.BLUE_START .is_wysiwyg = "true";
defparam \r_state.BLUE_START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N14
cycloneive_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = (\r_state.BLUE_START~q ) # ((\r_state.BLUE_READ~q  & ((!\LessThan0~4_combout ) # (!counter[8]))))

	.dataa(\r_state.BLUE_START~q ),
	.datab(counter[8]),
	.datac(\r_state.BLUE_READ~q ),
	.datad(\LessThan0~4_combout ),
	.cin(gnd),
	.combout(\Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~0 .lut_mask = 16'hBAFA;
defparam \Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y11_N15
dffeas \r_state.BLUE_READ (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector4~0_combout ),
	.asdata(vcc),
>>>>>>> 3e564a117063c5d5c7e0864668bd0f47762d984d
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< HEAD
	.q(\inst|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter[8] .is_wysiwyg = "true";
defparam \inst|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N20
cycloneive_lcell_comb \inst|Add0~18 (
// Equation(s):
// \inst|Add0~18_combout  = (\inst|counter [9] & (!\inst|Add0~17 )) # (!\inst|counter [9] & ((\inst|Add0~17 ) # (GND)))
// \inst|Add0~19  = CARRY((!\inst|Add0~17 ) # (!\inst|counter [9]))

	.dataa(gnd),
	.datab(\inst|counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~17 ),
	.combout(\inst|Add0~18_combout ),
	.cout(\inst|Add0~19 ));
// synopsys translate_off
defparam \inst|Add0~18 .lut_mask = 16'h3C3F;
defparam \inst|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y31_N3
dffeas \inst|counter[10] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|Add0~20_combout ),
=======
	.q(\r_state.BLUE_READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_state.BLUE_READ .is_wysiwyg = "true";
defparam \r_state.BLUE_READ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N28
cycloneive_lcell_comb \counter[8]~27 (
// Equation(s):
// \counter[8]~27_combout  = (((!\LessThan0~2_combout  & !\LessThan0~3_combout )) # (!counter[8])) # (!\r_state.BLUE_READ~q )

	.dataa(\r_state.BLUE_READ~q ),
	.datab(\LessThan0~2_combout ),
	.datac(counter[8]),
	.datad(\LessThan0~3_combout ),
	.cin(gnd),
	.combout(\counter[8]~27_combout ),
	.cout());
// synopsys translate_off
defparam \counter[8]~27 .lut_mask = 16'h5F7F;
defparam \counter[8]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y11_N29
dffeas \r_state.IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\counter[8]~27_combout ),
	.asdata(vcc),
>>>>>>> 3e564a117063c5d5c7e0864668bd0f47762d984d
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< HEAD
	.q(\inst|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter[10] .is_wysiwyg = "true";
defparam \inst|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N22
cycloneive_lcell_comb \inst|Add0~20 (
// Equation(s):
// \inst|Add0~20_combout  = (\inst|counter [10] & (\inst|Add0~19  $ (GND))) # (!\inst|counter [10] & (!\inst|Add0~19  & VCC))
// \inst|Add0~21  = CARRY((\inst|counter [10] & !\inst|Add0~19 ))

	.dataa(gnd),
	.datab(\inst|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~19 ),
	.combout(\inst|Add0~20_combout ),
	.cout(\inst|Add0~21 ));
// synopsys translate_off
defparam \inst|Add0~20 .lut_mask = 16'hC30C;
defparam \inst|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N24
cycloneive_lcell_comb \inst|Add0~22 (
// Equation(s):
// \inst|Add0~22_combout  = (\inst|counter [11] & (!\inst|Add0~21 )) # (!\inst|counter [11] & ((\inst|Add0~21 ) # (GND)))
// \inst|Add0~23  = CARRY((!\inst|Add0~21 ) # (!\inst|counter [11]))

	.dataa(gnd),
	.datab(\inst|counter [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~21 ),
	.combout(\inst|Add0~22_combout ),
	.cout(\inst|Add0~23 ));
// synopsys translate_off
defparam \inst|Add0~22 .lut_mask = 16'h3C3F;
defparam \inst|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N26
cycloneive_lcell_comb \inst|Equal0~3 (
// Equation(s):
// \inst|Equal0~3_combout  = (\inst|Add0~18_combout  & (!\inst|Add0~20_combout  & (!\inst|Add0~16_combout  & \inst|Add0~22_combout )))

	.dataa(\inst|Add0~18_combout ),
	.datab(\inst|Add0~20_combout ),
	.datac(\inst|Add0~16_combout ),
	.datad(\inst|Add0~22_combout ),
	.cin(gnd),
	.combout(\inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal0~3 .lut_mask = 16'h0200;
defparam \inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N4
cycloneive_lcell_comb \inst|counter~10 (
// Equation(s):
// \inst|counter~10_combout  = (\inst|Add0~26_combout  & (((\inst|Add0~24_combout ) # (!\inst|Equal0~2_combout )) # (!\inst|Equal0~3_combout )))

	.dataa(\inst|Equal0~3_combout ),
	.datab(\inst|Add0~26_combout ),
	.datac(\inst|Add0~24_combout ),
	.datad(\inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst|counter~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|counter~10 .lut_mask = 16'hC4CC;
defparam \inst|counter~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y31_N5
dffeas \inst|counter[13] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|counter~10_combout ),
=======
	.q(\r_state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_state.IDLE .is_wysiwyg = "true";
defparam \r_state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N28
cycloneive_lcell_comb \r_state.RED_START~0 (
// Equation(s):
// \r_state.RED_START~0_combout  = !\r_state.IDLE~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\r_state.IDLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\r_state.RED_START~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_state.RED_START~0 .lut_mask = 16'h0F0F;
defparam \r_state.RED_START~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y11_N29
dffeas \r_state.RED_START (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r_state.RED_START~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_state.RED_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_state.RED_START .is_wysiwyg = "true";
defparam \r_state.RED_START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N0
cycloneive_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (\r_state.RED_START~q ) # ((\r_state.RED_READ~q  & ((!\LessThan0~4_combout ) # (!counter[8]))))

	.dataa(\r_state.RED_START~q ),
	.datab(counter[8]),
	.datac(\r_state.RED_READ~q ),
	.datad(\LessThan0~4_combout ),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'hBAFA;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y11_N1
dffeas \r_state.RED_READ (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector2~0_combout ),
>>>>>>> 3e564a117063c5d5c7e0864668bd0f47762d984d
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< HEAD
	.q(\inst|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter[13] .is_wysiwyg = "true";
defparam \inst|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N26
cycloneive_lcell_comb \inst|Add0~24 (
// Equation(s):
// \inst|Add0~24_combout  = (\inst|counter [12] & (\inst|Add0~23  $ (GND))) # (!\inst|counter [12] & (!\inst|Add0~23  & VCC))
// \inst|Add0~25  = CARRY((\inst|counter [12] & !\inst|Add0~23 ))

	.dataa(\inst|counter [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~23 ),
	.combout(\inst|Add0~24_combout ),
	.cout(\inst|Add0~25 ));
// synopsys translate_off
defparam \inst|Add0~24 .lut_mask = 16'hA50A;
defparam \inst|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N28
cycloneive_lcell_comb \inst|Add0~26 (
// Equation(s):
// \inst|Add0~26_combout  = \inst|Add0~25  $ (\inst|counter [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|counter [13]),
	.cin(\inst|Add0~25 ),
	.combout(\inst|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~26 .lut_mask = 16'h0FF0;
defparam \inst|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N12
cycloneive_lcell_comb \inst|Equal0~4 (
// Equation(s):
// \inst|Equal0~4_combout  = (!\inst|Add0~24_combout  & \inst|Add0~26_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|Add0~24_combout ),
	.datad(\inst|Add0~26_combout ),
	.cin(gnd),
	.combout(\inst|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal0~4 .lut_mask = 16'h0F00;
defparam \inst|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N24
cycloneive_lcell_comb \inst|counter~9 (
// Equation(s):
// \inst|counter~9_combout  = (\inst|Add0~22_combout  & (((!\inst|Equal0~3_combout ) # (!\inst|Equal0~2_combout )) # (!\inst|Equal0~4_combout )))

	.dataa(\inst|Equal0~4_combout ),
	.datab(\inst|Equal0~2_combout ),
	.datac(\inst|Equal0~3_combout ),
	.datad(\inst|Add0~22_combout ),
	.cin(gnd),
	.combout(\inst|counter~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|counter~9 .lut_mask = 16'h7F00;
defparam \inst|counter~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y31_N25
dffeas \inst|counter[11] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|counter~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter[11] .is_wysiwyg = "true";
defparam \inst|counter[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y31_N3
dffeas \inst|counter[12] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|Add0~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter[12] .is_wysiwyg = "true";
defparam \inst|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N18
cycloneive_lcell_comb \inst|LessThan0~0 (
// Equation(s):
// \inst|LessThan0~0_combout  = (((!\inst|counter [3]) # (!\inst|counter [4])) # (!\inst|counter [5])) # (!\inst|counter [6])

	.dataa(\inst|counter [6]),
	.datab(\inst|counter [5]),
	.datac(\inst|counter [4]),
	.datad(\inst|counter [3]),
	.cin(gnd),
	.combout(\inst|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan0~0 .lut_mask = 16'h7FFF;
defparam \inst|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N0
cycloneive_lcell_comb \inst|LessThan0~1 (
// Equation(s):
// \inst|LessThan0~1_combout  = (!\inst|counter [9] & (!\inst|counter [7] & ((\inst|LessThan0~0_combout ) # (!\inst|counter [2]))))

	.dataa(\inst|counter [9]),
	.datab(\inst|counter [7]),
	.datac(\inst|counter [2]),
	.datad(\inst|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan0~1 .lut_mask = 16'h1101;
defparam \inst|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N30
cycloneive_lcell_comb \inst|LessThan0~2 (
// Equation(s):
// \inst|LessThan0~2_combout  = (\inst|LessThan0~1_combout ) # (((!\inst|counter [8] & !\inst|counter [9])) # (!\inst|counter [10]))

	.dataa(\inst|counter [8]),
	.datab(\inst|LessThan0~1_combout ),
	.datac(\inst|counter [10]),
	.datad(\inst|counter [9]),
	.cin(gnd),
	.combout(\inst|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan0~2 .lut_mask = 16'hCFDF;
defparam \inst|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N8
cycloneive_lcell_comb \inst|LessThan0~3 (
// Equation(s):
// \inst|LessThan0~3_combout  = (!\inst|counter [12] & (\inst|LessThan0~2_combout  & (!\inst|counter [13] & !\inst|counter [11])))

	.dataa(\inst|counter [12]),
	.datab(\inst|LessThan0~2_combout ),
	.datac(\inst|counter [13]),
	.datad(\inst|counter [11]),
	.cin(gnd),
	.combout(\inst|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan0~3 .lut_mask = 16'h0004;
defparam \inst|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N1
dffeas \inst|l_1 (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|LessThan0~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|l_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|l_1 .is_wysiwyg = "true";
defparam \inst|l_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y31_N9
dffeas \inst|r_1 (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|LessThan0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|r_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|r_1 .is_wysiwyg = "true";
defparam \inst|r_1 .power_up = "low";
// synopsys translate_on
=======
	.q(\r_state.RED_READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_state.RED_READ .is_wysiwyg = "true";
defparam \r_state.RED_READ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N12
cycloneive_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = \r_state.RED_READ~q  $ (\r_state.BLUE_READ~q )

	.dataa(gnd),
	.datab(\r_state.RED_READ~q ),
	.datac(\r_state.BLUE_READ~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'h3C3C;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cycloneive_io_ibuf \c_clk~input (
	.i(c_clk),
	.ibar(gnd),
	.o(\c_clk~input_o ));
// synopsys translate_off
defparam \c_clk~input .bus_hold = "false";
defparam \c_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \c_clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\c_clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\c_clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \c_clk~inputclkctrl .clock_type = "global clock";
defparam \c_clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N4
cycloneive_lcell_comb \c_counter[0]~9 (
// Equation(s):
// \c_counter[0]~9_combout  = c_counter[0] $ (VCC)
// \c_counter[0]~10  = CARRY(c_counter[0])

	.dataa(gnd),
	.datab(c_counter[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\c_counter[0]~9_combout ),
	.cout(\c_counter[0]~10 ));
// synopsys translate_off
defparam \c_counter[0]~9 .lut_mask = 16'h33CC;
defparam \c_counter[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N2
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!counter[3] & (!counter[6] & (!counter[2] & !counter[7])))

	.dataa(counter[3]),
	.datab(counter[6]),
	.datac(counter[2]),
	.datad(counter[7]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0001;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N4
cycloneive_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (!counter[8] & (!counter[5] & (!counter[1] & !counter[4])))

	.dataa(counter[8]),
	.datab(counter[5]),
	.datac(counter[1]),
	.datad(counter[4]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0001;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N22
cycloneive_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (!counter[0] & (\Equal0~0_combout  & \Equal0~1_combout ))

	.dataa(gnd),
	.datab(counter[0]),
	.datac(\Equal0~0_combout ),
	.datad(\Equal0~1_combout ),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h3000;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y11_N5
dffeas \c_counter[0] (
	.clk(\c_clk~inputclkctrl_outclk ),
	.d(\c_counter[0]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(c_counter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \c_counter[0] .is_wysiwyg = "true";
defparam \c_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N6
cycloneive_lcell_comb \c_counter[1]~11 (
// Equation(s):
// \c_counter[1]~11_combout  = (c_counter[1] & (!\c_counter[0]~10 )) # (!c_counter[1] & ((\c_counter[0]~10 ) # (GND)))
// \c_counter[1]~12  = CARRY((!\c_counter[0]~10 ) # (!c_counter[1]))

	.dataa(c_counter[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\c_counter[0]~10 ),
	.combout(\c_counter[1]~11_combout ),
	.cout(\c_counter[1]~12 ));
// synopsys translate_off
defparam \c_counter[1]~11 .lut_mask = 16'h5A5F;
defparam \c_counter[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y11_N7
dffeas \c_counter[1] (
	.clk(\c_clk~inputclkctrl_outclk ),
	.d(\c_counter[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(c_counter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \c_counter[1] .is_wysiwyg = "true";
defparam \c_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N8
cycloneive_lcell_comb \c_counter[2]~13 (
// Equation(s):
// \c_counter[2]~13_combout  = (c_counter[2] & (\c_counter[1]~12  $ (GND))) # (!c_counter[2] & (!\c_counter[1]~12  & VCC))
// \c_counter[2]~14  = CARRY((c_counter[2] & !\c_counter[1]~12 ))

	.dataa(gnd),
	.datab(c_counter[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\c_counter[1]~12 ),
	.combout(\c_counter[2]~13_combout ),
	.cout(\c_counter[2]~14 ));
// synopsys translate_off
defparam \c_counter[2]~13 .lut_mask = 16'hC30C;
defparam \c_counter[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y11_N9
dffeas \c_counter[2] (
	.clk(\c_clk~inputclkctrl_outclk ),
	.d(\c_counter[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(c_counter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \c_counter[2] .is_wysiwyg = "true";
defparam \c_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N10
cycloneive_lcell_comb \c_counter[3]~15 (
// Equation(s):
// \c_counter[3]~15_combout  = (c_counter[3] & (!\c_counter[2]~14 )) # (!c_counter[3] & ((\c_counter[2]~14 ) # (GND)))
// \c_counter[3]~16  = CARRY((!\c_counter[2]~14 ) # (!c_counter[3]))

	.dataa(c_counter[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\c_counter[2]~14 ),
	.combout(\c_counter[3]~15_combout ),
	.cout(\c_counter[3]~16 ));
// synopsys translate_off
defparam \c_counter[3]~15 .lut_mask = 16'h5A5F;
defparam \c_counter[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y11_N11
dffeas \c_counter[3] (
	.clk(\c_clk~inputclkctrl_outclk ),
	.d(\c_counter[3]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(c_counter[3]),
	.prn(vcc));
// synopsys translate_off
defparam \c_counter[3] .is_wysiwyg = "true";
defparam \c_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N12
cycloneive_lcell_comb \c_counter[4]~17 (
// Equation(s):
// \c_counter[4]~17_combout  = (c_counter[4] & (\c_counter[3]~16  $ (GND))) # (!c_counter[4] & (!\c_counter[3]~16  & VCC))
// \c_counter[4]~18  = CARRY((c_counter[4] & !\c_counter[3]~16 ))

	.dataa(c_counter[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\c_counter[3]~16 ),
	.combout(\c_counter[4]~17_combout ),
	.cout(\c_counter[4]~18 ));
// synopsys translate_off
defparam \c_counter[4]~17 .lut_mask = 16'hA50A;
defparam \c_counter[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y11_N13
dffeas \c_counter[4] (
	.clk(\c_clk~inputclkctrl_outclk ),
	.d(\c_counter[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(c_counter[4]),
	.prn(vcc));
// synopsys translate_off
defparam \c_counter[4] .is_wysiwyg = "true";
defparam \c_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N14
cycloneive_lcell_comb \c_counter[5]~19 (
// Equation(s):
// \c_counter[5]~19_combout  = (c_counter[5] & (!\c_counter[4]~18 )) # (!c_counter[5] & ((\c_counter[4]~18 ) # (GND)))
// \c_counter[5]~20  = CARRY((!\c_counter[4]~18 ) # (!c_counter[5]))

	.dataa(gnd),
	.datab(c_counter[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\c_counter[4]~18 ),
	.combout(\c_counter[5]~19_combout ),
	.cout(\c_counter[5]~20 ));
// synopsys translate_off
defparam \c_counter[5]~19 .lut_mask = 16'h3C3F;
defparam \c_counter[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y11_N15
dffeas \c_counter[5] (
	.clk(\c_clk~inputclkctrl_outclk ),
	.d(\c_counter[5]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(c_counter[5]),
	.prn(vcc));
// synopsys translate_off
defparam \c_counter[5] .is_wysiwyg = "true";
defparam \c_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N0
cycloneive_lcell_comb \out_color[0]~7 (
// Equation(s):
// \out_color[0]~7_combout  = (c_counter[5] & ((c_counter[4]) # ((c_counter[2]) # (c_counter[3]))))

	.dataa(c_counter[4]),
	.datab(c_counter[5]),
	.datac(c_counter[2]),
	.datad(c_counter[3]),
	.cin(gnd),
	.combout(\out_color[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \out_color[0]~7 .lut_mask = 16'hCCC8;
defparam \out_color[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N30
cycloneive_lcell_comb \out_color[0]~6 (
// Equation(s):
// \out_color[0]~6_combout  = (c_counter[3] & ((c_counter[1]) # ((c_counter[0]) # (c_counter[2]))))

	.dataa(c_counter[1]),
	.datab(c_counter[0]),
	.datac(c_counter[2]),
	.datad(c_counter[3]),
	.cin(gnd),
	.combout(\out_color[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \out_color[0]~6 .lut_mask = 16'hFE00;
defparam \out_color[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N30
cycloneive_lcell_comb \out_color[0]~8 (
// Equation(s):
// \out_color[0]~8_combout  = (\r_state.RED_READ~q  & (((c_counter[4] & \out_color[0]~6_combout )) # (!\out_color[0]~7_combout )))

	.dataa(c_counter[4]),
	.datab(\r_state.RED_READ~q ),
	.datac(\out_color[0]~7_combout ),
	.datad(\out_color[0]~6_combout ),
	.cin(gnd),
	.combout(\out_color[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \out_color[0]~8 .lut_mask = 16'h8C0C;
defparam \out_color[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N20
cycloneive_lcell_comb \out_color[0]~2 (
// Equation(s):
// \out_color[0]~2_combout  = (\r_state.BLUE_READ~q ) # (\r_state.RED_READ~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\r_state.BLUE_READ~q ),
	.datad(\r_state.RED_READ~q ),
	.cin(gnd),
	.combout(\out_color[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \out_color[0]~2 .lut_mask = 16'hFFF0;
defparam \out_color[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N24
cycloneive_lcell_comb \out_color[0]~0 (
// Equation(s):
// \out_color[0]~0_combout  = (c_counter[4] & (((c_counter[5])))) # (!c_counter[4] & ((c_counter[5] & ((c_counter[1]) # (c_counter[2]))) # (!c_counter[5] & ((!c_counter[2])))))

	.dataa(c_counter[4]),
	.datab(c_counter[1]),
	.datac(c_counter[5]),
	.datad(c_counter[2]),
	.cin(gnd),
	.combout(\out_color[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \out_color[0]~0 .lut_mask = 16'hF0E5;
defparam \out_color[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N22
cycloneive_lcell_comb \out_color[0]~1 (
// Equation(s):
// \out_color[0]~1_combout  = (c_counter[3] & (((c_counter[5])))) # (!c_counter[3] & ((\out_color[0]~0_combout ) # ((c_counter[0] & c_counter[5]))))

	.dataa(c_counter[3]),
	.datab(c_counter[0]),
	.datac(c_counter[5]),
	.datad(\out_color[0]~0_combout ),
	.cin(gnd),
	.combout(\out_color[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \out_color[0]~1 .lut_mask = 16'hF5E0;
defparam \out_color[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N16
cycloneive_lcell_comb \c_counter[6]~21 (
// Equation(s):
// \c_counter[6]~21_combout  = (c_counter[6] & (\c_counter[5]~20  $ (GND))) # (!c_counter[6] & (!\c_counter[5]~20  & VCC))
// \c_counter[6]~22  = CARRY((c_counter[6] & !\c_counter[5]~20 ))

	.dataa(gnd),
	.datab(c_counter[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\c_counter[5]~20 ),
	.combout(\c_counter[6]~21_combout ),
	.cout(\c_counter[6]~22 ));
// synopsys translate_off
defparam \c_counter[6]~21 .lut_mask = 16'hC30C;
defparam \c_counter[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y11_N17
dffeas \c_counter[6] (
	.clk(\c_clk~inputclkctrl_outclk ),
	.d(\c_counter[6]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(c_counter[6]),
	.prn(vcc));
// synopsys translate_off
defparam \c_counter[6] .is_wysiwyg = "true";
defparam \c_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N18
cycloneive_lcell_comb \c_counter[7]~23 (
// Equation(s):
// \c_counter[7]~23_combout  = (c_counter[7] & (!\c_counter[6]~22 )) # (!c_counter[7] & ((\c_counter[6]~22 ) # (GND)))
// \c_counter[7]~24  = CARRY((!\c_counter[6]~22 ) # (!c_counter[7]))

	.dataa(gnd),
	.datab(c_counter[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\c_counter[6]~22 ),
	.combout(\c_counter[7]~23_combout ),
	.cout(\c_counter[7]~24 ));
// synopsys translate_off
defparam \c_counter[7]~23 .lut_mask = 16'h3C3F;
defparam \c_counter[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y11_N19
dffeas \c_counter[7] (
	.clk(\c_clk~inputclkctrl_outclk ),
	.d(\c_counter[7]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(c_counter[7]),
	.prn(vcc));
// synopsys translate_off
defparam \c_counter[7] .is_wysiwyg = "true";
defparam \c_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N20
cycloneive_lcell_comb \c_counter[8]~25 (
// Equation(s):
// \c_counter[8]~25_combout  = c_counter[8] $ (!\c_counter[7]~24 )

	.dataa(c_counter[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\c_counter[7]~24 ),
	.combout(\c_counter[8]~25_combout ),
	.cout());
// synopsys translate_off
defparam \c_counter[8]~25 .lut_mask = 16'hA5A5;
defparam \c_counter[8]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y11_N21
dffeas \c_counter[8] (
	.clk(\c_clk~inputclkctrl_outclk ),
	.d(\c_counter[8]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(c_counter[8]),
	.prn(vcc));
// synopsys translate_off
defparam \c_counter[8] .is_wysiwyg = "true";
defparam \c_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N26
cycloneive_lcell_comb \out_color[0]~3 (
// Equation(s):
// \out_color[0]~3_combout  = (!c_counter[7] & (!c_counter[8] & c_counter[6]))

	.dataa(gnd),
	.datab(c_counter[7]),
	.datac(c_counter[8]),
	.datad(c_counter[6]),
	.cin(gnd),
	.combout(\out_color[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \out_color[0]~3 .lut_mask = 16'h0300;
defparam \out_color[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N10
cycloneive_lcell_comb \out_color[0]~4 (
// Equation(s):
// \out_color[0]~4_combout  = (\out_color[0]~3_combout  & (counter[8] & ((\LessThan0~2_combout ) # (\LessThan0~3_combout ))))

	.dataa(\out_color[0]~3_combout ),
	.datab(counter[8]),
	.datac(\LessThan0~2_combout ),
	.datad(\LessThan0~3_combout ),
	.cin(gnd),
	.combout(\out_color[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \out_color[0]~4 .lut_mask = 16'h8880;
defparam \out_color[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N8
cycloneive_lcell_comb \out_color[0]~5 (
// Equation(s):
// \out_color[0]~5_combout  = (\r_state.GREEN_READ~q  & (((\out_color[0]~1_combout ) # (!\out_color[0]~4_combout )))) # (!\r_state.GREEN_READ~q  & (\out_color[0]~2_combout  & ((!\out_color[0]~4_combout ))))

	.dataa(\r_state.GREEN_READ~q ),
	.datab(\out_color[0]~2_combout ),
	.datac(\out_color[0]~1_combout ),
	.datad(\out_color[0]~4_combout ),
	.cin(gnd),
	.combout(\out_color[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \out_color[0]~5 .lut_mask = 16'hA0EE;
defparam \out_color[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N2
cycloneive_lcell_comb \out_color[0]~9 (
// Equation(s):
// \out_color[0]~9_combout  = (c_counter[0]) # (c_counter[1])

	.dataa(gnd),
	.datab(gnd),
	.datac(c_counter[0]),
	.datad(c_counter[1]),
	.cin(gnd),
	.combout(\out_color[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \out_color[0]~9 .lut_mask = 16'hFFF0;
defparam \out_color[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N28
cycloneive_lcell_comb \out_color[0]~10 (
// Equation(s):
// \out_color[0]~10_combout  = (c_counter[3] & ((c_counter[5]) # ((c_counter[2]) # (\out_color[0]~9_combout )))) # (!c_counter[3] & (c_counter[5] & (c_counter[2])))

	.dataa(c_counter[3]),
	.datab(c_counter[5]),
	.datac(c_counter[2]),
	.datad(\out_color[0]~9_combout ),
	.cin(gnd),
	.combout(\out_color[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \out_color[0]~10 .lut_mask = 16'hEAE8;
defparam \out_color[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N16
cycloneive_lcell_comb \out_color[0]~11 (
// Equation(s):
// \out_color[0]~11_combout  = (\r_state.BLUE_READ~q  & (c_counter[5] $ (((!c_counter[4] & !\out_color[0]~10_combout )))))

	.dataa(c_counter[4]),
	.datab(c_counter[5]),
	.datac(\r_state.BLUE_READ~q ),
	.datad(\out_color[0]~10_combout ),
	.cin(gnd),
	.combout(\out_color[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \out_color[0]~11 .lut_mask = 16'hC090;
defparam \out_color[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N6
cycloneive_lcell_comb \out_color[0]~12 (
// Equation(s):
// \out_color[0]~12_combout  = (!\out_color[0]~8_combout  & (!\WideOr0~0_combout  & (!\out_color[0]~5_combout  & !\out_color[0]~11_combout )))

	.dataa(\out_color[0]~8_combout ),
	.datab(\WideOr0~0_combout ),
	.datac(\out_color[0]~5_combout ),
	.datad(\out_color[0]~11_combout ),
	.cin(gnd),
	.combout(\out_color[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \out_color[0]~12 .lut_mask = 16'h0001;
defparam \out_color[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y11_N13
dffeas \out_color[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_color[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_color[0]),
	.prn(vcc));
// synopsys translate_off
defparam \out_color[0] .is_wysiwyg = "true";
defparam \out_color[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N2
cycloneive_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = \r_state.GREEN_READ~q  $ (\r_state.BLUE_READ~q )

	.dataa(gnd),
	.datab(\r_state.GREEN_READ~q ),
	.datac(\r_state.BLUE_READ~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'h3C3C;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y11_N3
dffeas \out_color[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_color[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_color[1]),
	.prn(vcc));
// synopsys translate_off
defparam \out_color[1] .is_wysiwyg = "true";
defparam \out_color[1] .power_up = "low";
// synopsys translate_on

assign color[0] = \color[0]~output_o ;

assign color[1] = \color[1]~output_o ;

assign color[2] = \color[2]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;

>>>>>>> 3e564a117063c5d5c7e0864668bd0f47762d984d

endmodule
