// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Lenet_HW_calculateLayer3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        Layer2_Weights_stream_TVALID,
        Layer2_Neurons_CPU_address0,
        Layer2_Neurons_CPU_ce0,
        Layer2_Neurons_CPU_q0,
        Layer2_Neurons_CPU_address1,
        Layer2_Neurons_CPU_ce1,
        Layer2_Neurons_CPU_q1,
        Layer2_Weights_stream_TDATA,
        Layer2_Weights_stream_TREADY,
        Layer3_Neurons_CPU_address0,
        Layer3_Neurons_CPU_ce0,
        Layer3_Neurons_CPU_we0,
        Layer3_Neurons_CPU_d0,
        grp_fu_285_p_din0,
        grp_fu_285_p_din1,
        grp_fu_285_p_opcode,
        grp_fu_285_p_dout0,
        grp_fu_285_p_ce,
        grp_fu_289_p_din0,
        grp_fu_289_p_din1,
        grp_fu_289_p_dout0,
        grp_fu_289_p_ce,
        grp_fu_163_p_din0,
        grp_fu_163_p_din1,
        grp_fu_163_p_dout0,
        grp_fu_163_p_ce,
        grp_generic_tanh_double_s_fu_146_p_din1,
        grp_generic_tanh_double_s_fu_146_p_dout0,
        grp_generic_tanh_double_s_fu_146_p_ce,
        grp_generic_tanh_double_s_fu_146_p_start,
        grp_generic_tanh_double_s_fu_146_p_ready,
        grp_generic_tanh_double_s_fu_146_p_done,
        grp_generic_tanh_double_s_fu_146_p_idle
);

parameter    ap_ST_fsm_pp0_stage0 = 26'd1;
parameter    ap_ST_fsm_pp0_stage1 = 26'd2;
parameter    ap_ST_fsm_pp0_stage2 = 26'd4;
parameter    ap_ST_fsm_pp0_stage3 = 26'd8;
parameter    ap_ST_fsm_pp0_stage4 = 26'd16;
parameter    ap_ST_fsm_pp0_stage5 = 26'd32;
parameter    ap_ST_fsm_pp0_stage6 = 26'd64;
parameter    ap_ST_fsm_pp0_stage7 = 26'd128;
parameter    ap_ST_fsm_pp0_stage8 = 26'd256;
parameter    ap_ST_fsm_pp0_stage9 = 26'd512;
parameter    ap_ST_fsm_pp0_stage10 = 26'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 26'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 26'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 26'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 26'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 26'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 26'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 26'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 26'd262144;
parameter    ap_ST_fsm_pp0_stage19 = 26'd524288;
parameter    ap_ST_fsm_pp0_stage20 = 26'd1048576;
parameter    ap_ST_fsm_pp0_stage21 = 26'd2097152;
parameter    ap_ST_fsm_pp0_stage22 = 26'd4194304;
parameter    ap_ST_fsm_pp0_stage23 = 26'd8388608;
parameter    ap_ST_fsm_pp0_stage24 = 26'd16777216;
parameter    ap_ST_fsm_pp0_stage25 = 26'd33554432;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   Layer2_Weights_stream_TVALID;
output  [9:0] Layer2_Neurons_CPU_address0;
output   Layer2_Neurons_CPU_ce0;
input  [31:0] Layer2_Neurons_CPU_q0;
output  [9:0] Layer2_Neurons_CPU_address1;
output   Layer2_Neurons_CPU_ce1;
input  [31:0] Layer2_Neurons_CPU_q1;
input  [31:0] Layer2_Weights_stream_TDATA;
output   Layer2_Weights_stream_TREADY;
output  [10:0] Layer3_Neurons_CPU_address0;
output   Layer3_Neurons_CPU_ce0;
output   Layer3_Neurons_CPU_we0;
output  [31:0] Layer3_Neurons_CPU_d0;
output  [31:0] grp_fu_285_p_din0;
output  [31:0] grp_fu_285_p_din1;
output  [1:0] grp_fu_285_p_opcode;
input  [31:0] grp_fu_285_p_dout0;
output   grp_fu_285_p_ce;
output  [31:0] grp_fu_289_p_din0;
output  [31:0] grp_fu_289_p_din1;
input  [31:0] grp_fu_289_p_dout0;
output   grp_fu_289_p_ce;
output  [63:0] grp_fu_163_p_din0;
output  [63:0] grp_fu_163_p_din1;
input  [63:0] grp_fu_163_p_dout0;
output   grp_fu_163_p_ce;
output  [63:0] grp_generic_tanh_double_s_fu_146_p_din1;
input  [63:0] grp_generic_tanh_double_s_fu_146_p_dout0;
output   grp_generic_tanh_double_s_fu_146_p_ce;
output   grp_generic_tanh_double_s_fu_146_p_start;
input   grp_generic_tanh_double_s_fu_146_p_ready;
input   grp_generic_tanh_double_s_fu_146_p_done;
input   grp_generic_tanh_double_s_fu_146_p_idle;

reg ap_idle;
reg[9:0] Layer2_Neurons_CPU_address0;
reg Layer2_Neurons_CPU_ce0;
reg[9:0] Layer2_Neurons_CPU_address1;
reg Layer2_Neurons_CPU_ce1;
reg Layer2_Weights_stream_TREADY;
reg Layer3_Neurons_CPU_ce0;
reg Layer3_Neurons_CPU_we0;

(* fsm_encoding = "none" *) reg   [25:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage25;
reg   [0:0] icmp_ln76_reg_1572;
reg    ap_block_state26_pp0_stage25_iter0;
reg    ap_block_pp0_stage25_subdone;
reg    ap_condition_exit_pp0_iter0_stage25;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    Layer2_Weights_stream_TDATA_blk_n;
wire    ap_block_pp0_stage0;
wire   [0:0] icmp_ln76_fu_593_p2;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage11;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_pp0_stage12;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_pp0_stage13;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_pp0_stage14;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_pp0_stage15;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_pp0_stage16;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_pp0_stage17;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_pp0_stage18;
wire    ap_CS_fsm_pp0_stage19;
wire    ap_block_pp0_stage19;
wire    ap_CS_fsm_pp0_stage20;
wire    ap_block_pp0_stage20;
wire    ap_CS_fsm_pp0_stage21;
wire    ap_block_pp0_stage21;
wire    ap_CS_fsm_pp0_stage22;
wire    ap_block_pp0_stage22;
wire    ap_CS_fsm_pp0_stage23;
wire    ap_block_pp0_stage23;
wire    ap_CS_fsm_pp0_stage24;
wire    ap_block_pp0_stage24;
wire    ap_block_pp0_stage25;
reg   [31:0] reg_481;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_pp0_stage0_11001;
reg    ap_block_state4_pp0_stage3_iter0;
reg    ap_block_pp0_stage3_11001;
reg    ap_block_state5_pp0_stage4_iter0;
reg    ap_block_pp0_stage4_11001;
reg    ap_block_state6_pp0_stage5_iter0;
reg    ap_block_pp0_stage5_11001;
reg    ap_block_state7_pp0_stage6_iter0;
reg    ap_block_pp0_stage6_11001;
reg    ap_block_state8_pp0_stage7_iter0;
reg    ap_block_pp0_stage7_11001;
reg    ap_block_state9_pp0_stage8_iter0;
reg    ap_block_pp0_stage8_11001;
reg    ap_block_state10_pp0_stage9_iter0;
reg    ap_block_pp0_stage9_11001;
reg    ap_block_state11_pp0_stage10_iter0;
reg    ap_block_pp0_stage10_11001;
reg    ap_block_state12_pp0_stage11_iter0;
reg    ap_block_pp0_stage11_11001;
reg    ap_block_state13_pp0_stage12_iter0;
reg    ap_block_pp0_stage12_11001;
reg    ap_block_state14_pp0_stage13_iter0;
reg    ap_block_pp0_stage13_11001;
reg    ap_block_state15_pp0_stage14_iter0;
reg    ap_block_pp0_stage14_11001;
reg    ap_block_state16_pp0_stage15_iter0;
reg    ap_block_pp0_stage15_11001;
reg    ap_block_state17_pp0_stage16_iter0;
reg    ap_block_pp0_stage16_11001;
reg    ap_block_state18_pp0_stage17_iter0;
reg    ap_block_pp0_stage17_11001;
reg    ap_block_state19_pp0_stage18_iter0;
reg    ap_block_pp0_stage18_11001;
reg    ap_block_state20_pp0_stage19_iter0;
reg    ap_block_pp0_stage19_11001;
reg    ap_block_state21_pp0_stage20_iter0;
reg    ap_block_pp0_stage20_11001;
reg    ap_block_state22_pp0_stage21_iter0;
reg    ap_block_pp0_stage21_11001;
reg    ap_block_state23_pp0_stage22_iter0;
reg    ap_block_pp0_stage22_11001;
reg    ap_block_state24_pp0_stage23_iter0;
reg    ap_block_pp0_stage23_11001;
reg    ap_block_state25_pp0_stage24_iter0;
reg    ap_block_pp0_stage24_11001;
reg    ap_block_pp0_stage25_11001;
reg   [31:0] reg_485;
reg    ap_block_state2_pp0_stage1_iter0;
reg    ap_block_pp0_stage1_11001;
reg    ap_block_state3_pp0_stage2_iter0;
reg    ap_block_pp0_stage2_11001;
reg   [31:0] reg_489;
reg   [31:0] reg_494;
reg   [31:0] reg_499;
reg   [31:0] reg_504;
reg   [31:0] reg_509;
reg   [31:0] reg_514;
reg   [31:0] reg_519;
reg   [31:0] reg_524;
reg   [31:0] reg_529;
reg   [31:0] reg_534;
reg   [31:0] reg_539;
reg   [31:0] reg_544;
wire   [31:0] grp_fu_550_p4;
reg   [0:0] icmp_ln76_reg_1572_pp0_iter1_reg;
reg   [0:0] icmp_ln76_reg_1572_pp0_iter2_reg;
wire   [0:0] icmp_ln77_fu_614_p2;
reg   [0:0] icmp_ln77_reg_1576;
reg   [0:0] icmp_ln77_reg_1576_pp0_iter1_reg;
reg   [0:0] icmp_ln77_reg_1576_pp0_iter2_reg;
reg   [0:0] icmp_ln77_reg_1576_pp0_iter3_reg;
wire   [2:0] select_ln73_1_fu_658_p3;
reg   [2:0] select_ln73_1_reg_1581;
reg   [2:0] select_ln73_1_reg_1581_pp0_iter1_reg;
reg   [2:0] select_ln73_1_reg_1581_pp0_iter2_reg;
reg   [2:0] select_ln73_1_reg_1581_pp0_iter3_reg;
wire   [2:0] select_ln77_fu_666_p3;
reg   [2:0] select_ln77_reg_1586;
reg   [2:0] select_ln77_reg_1586_pp0_iter1_reg;
reg   [2:0] select_ln77_reg_1586_pp0_iter2_reg;
reg   [2:0] select_ln77_reg_1586_pp0_iter3_reg;
wire   [7:0] empty_31_fu_678_p2;
reg   [7:0] empty_31_reg_1592;
wire   [6:0] empty_32_fu_684_p1;
reg   [6:0] empty_32_reg_1599;
wire   [3:0] tmp_8_fu_688_p3;
reg   [3:0] tmp_8_reg_1607;
wire   [6:0] zext_ln87_1_fu_696_p1;
reg   [6:0] zext_ln87_1_reg_1615;
wire   [3:0] or_ln87_fu_711_p2;
reg   [3:0] or_ln87_reg_1625;
wire   [3:0] add_ln87_2_fu_781_p2;
reg   [3:0] add_ln87_2_reg_1635;
wire   [6:0] zext_ln87_7_fu_786_p1;
reg   [6:0] zext_ln87_7_reg_1640;
wire   [3:0] add_ln87_4_fu_800_p2;
reg   [3:0] add_ln87_4_reg_1650;
wire   [6:0] empty_34_fu_819_p2;
reg   [6:0] empty_34_reg_1660;
wire   [31:0] bitcast_ln88_fu_824_p1;
wire   [3:0] add_ln87_6_fu_839_p2;
reg   [3:0] add_ln87_6_reg_1676;
wire   [7:0] p_cast6_fu_868_p1;
reg   [7:0] p_cast6_reg_1691;
wire   [31:0] somme_fu_871_p1;
wire   [7:0] zext_ln87_3_fu_876_p1;
reg   [7:0] zext_ln87_3_reg_1702;
wire   [31:0] bitcast_ln88_1_fu_879_p1;
wire   [31:0] p_1_fu_884_p4;
wire   [31:0] bitcast_ln88_2_fu_914_p1;
wire   [7:0] zext_ln87_9_fu_919_p1;
reg   [7:0] zext_ln87_9_reg_1734;
wire   [31:0] p_2_fu_922_p4;
wire   [7:0] zext_ln87_12_fu_932_p1;
reg   [7:0] zext_ln87_12_reg_1746;
wire   [7:0] empty_35_fu_955_p2;
reg   [7:0] empty_35_reg_1763;
wire   [7:0] zext_ln87_fu_960_p1;
reg   [7:0] zext_ln87_reg_1770;
wire   [31:0] bitcast_ln88_3_fu_963_p1;
wire   [7:0] zext_ln87_6_fu_989_p1;
reg   [7:0] zext_ln87_6_reg_1791;
wire   [31:0] bitcast_ln88_4_fu_992_p1;
wire   [31:0] p_4_fu_997_p4;
wire   [7:0] empty_36_fu_1026_p2;
reg   [7:0] empty_36_reg_1817;
wire   [31:0] bitcast_ln88_5_fu_1031_p1;
wire   [31:0] p_5_fu_1036_p4;
reg   [31:0] Layer2_Neurons_CPU_load_13_reg_1835;
wire   [7:0] empty_33_fu_1065_p2;
reg   [7:0] empty_33_reg_1850;
wire   [31:0] bitcast_ln88_6_fu_1070_p1;
wire   [31:0] p_6_fu_1075_p4;
reg   [31:0] Layer2_Neurons_CPU_load_15_reg_1868;
wire   [7:0] add_ln87_25_fu_1103_p2;
reg   [7:0] add_ln87_25_reg_1883;
wire   [31:0] bitcast_ln88_7_fu_1108_p1;
reg   [31:0] Layer2_Neurons_CPU_load_17_reg_1893;
wire   [7:0] add_ln87_23_fu_1131_p2;
reg   [7:0] add_ln87_23_reg_1908;
wire   [7:0] add_ln87_24_fu_1135_p2;
reg   [7:0] add_ln87_24_reg_1913;
wire   [7:0] add_ln87_26_fu_1139_p2;
reg   [7:0] add_ln87_26_reg_1918;
wire   [7:0] add_ln87_27_fu_1143_p2;
reg   [7:0] add_ln87_27_reg_1923;
wire   [31:0] bitcast_ln88_8_fu_1147_p1;
wire   [31:0] p_8_fu_1152_p4;
reg   [31:0] Layer2_Neurons_CPU_load_19_reg_1938;
reg   [31:0] mul31_1_3_reg_1953;
wire   [31:0] bitcast_ln88_9_fu_1170_p1;
wire   [31:0] p_9_fu_1175_p4;
reg   [31:0] Layer2_Neurons_CPU_load_21_reg_1968;
wire   [31:0] bitcast_ln88_10_fu_1193_p1;
wire   [31:0] p_10_fu_1198_p4;
reg   [31:0] Layer2_Neurons_CPU_load_23_reg_1993;
reg   [31:0] mul31_2_reg_2003;
wire   [31:0] bitcast_ln88_11_fu_1212_p1;
wire   [31:0] p_11_fu_1217_p4;
wire   [31:0] bitcast_ln88_12_fu_1227_p1;
wire   [31:0] p_12_fu_1232_p4;
reg   [31:0] mul31_2_2_reg_2028;
wire   [31:0] bitcast_ln88_13_fu_1241_p1;
wire   [31:0] p_13_fu_1246_p4;
wire   [31:0] bitcast_ln88_14_fu_1256_p1;
wire   [31:0] p_14_fu_1261_p4;
reg   [31:0] mul31_2_4_reg_2053;
wire   [31:0] bitcast_ln88_15_fu_1270_p1;
reg   [31:0] mul31_3_reg_2063;
wire   [31:0] bitcast_ln88_16_fu_1275_p1;
wire   [31:0] p_16_fu_1280_p4;
reg   [31:0] mul31_3_1_reg_2078;
wire   [31:0] bitcast_ln88_17_fu_1289_p1;
wire   [31:0] p_17_fu_1294_p4;
reg   [31:0] mul31_3_2_reg_2093;
wire   [31:0] bitcast_ln88_18_fu_1304_p1;
wire   [31:0] p_18_fu_1309_p4;
reg   [31:0] mul31_3_3_reg_2108;
wire   [31:0] bitcast_ln88_19_fu_1318_p1;
wire   [31:0] p_19_fu_1323_p4;
reg   [31:0] mul31_3_4_reg_2123;
wire   [31:0] bitcast_ln88_20_fu_1333_p1;
wire   [31:0] p_20_fu_1338_p4;
reg   [31:0] mul31_4_reg_2138;
wire   [31:0] bitcast_ln88_21_fu_1347_p1;
wire   [31:0] p_21_fu_1352_p4;
reg   [31:0] mul31_4_1_reg_2153;
wire   [31:0] bitcast_ln88_22_fu_1362_p1;
wire   [31:0] p_22_fu_1367_p4;
reg   [31:0] mul31_4_2_reg_2168;
wire   [31:0] bitcast_ln88_23_fu_1376_p1;
wire   [31:0] p_23_fu_1381_p4;
reg   [31:0] mul31_4_3_reg_2183;
wire   [31:0] p_0_fu_1391_p4;
wire   [31:0] bitcast_ln88_24_fu_1401_p1;
reg   [31:0] mul31_4_4_reg_2198;
wire   [63:0] conv_fu_472_p1;
reg   [63:0] conv_reg_2203;
reg   [63:0] x_assign_reg_2208;
reg   [63:0] tmp_reg_2218;
reg   [63:0] mul2_reg_2228;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage6_subdone;
reg   [7:0] conv_buff_address0;
reg    conv_buff_ce0;
reg    conv_buff_we0;
reg   [31:0] conv_buff_d0;
wire   [31:0] conv_buff_q0;
wire    grp_generic_tanh_double_s_fu_448_ap_ready;
reg    grp_generic_tanh_double_s_fu_448_ap_ce;
reg    ap_block_state7_pp0_stage6_iter0_ignore_call276;
reg    ap_block_pp0_stage6_11001_ignoreCallOp463;
reg    ap_block_state8_pp0_stage7_iter0_ignore_call276;
reg    ap_block_pp0_stage7_11001_ignoreCallOp464;
reg    ap_block_state9_pp0_stage8_iter0_ignore_call276;
reg    ap_block_pp0_stage8_11001_ignoreCallOp465;
reg    ap_block_state10_pp0_stage9_iter0_ignore_call276;
reg    ap_block_pp0_stage9_11001_ignoreCallOp466;
reg    ap_block_state11_pp0_stage10_iter0_ignore_call276;
reg    ap_block_pp0_stage10_11001_ignoreCallOp467;
reg    ap_block_state12_pp0_stage11_iter0_ignore_call276;
reg    ap_block_pp0_stage11_11001_ignoreCallOp468;
reg    ap_block_state13_pp0_stage12_iter0_ignore_call276;
reg    ap_block_pp0_stage12_11001_ignoreCallOp469;
reg    ap_block_state14_pp0_stage13_iter0_ignore_call276;
reg    ap_block_pp0_stage13_11001_ignoreCallOp470;
reg    ap_block_state15_pp0_stage14_iter0_ignore_call276;
reg    ap_block_pp0_stage14_11001_ignoreCallOp471;
reg    ap_block_state16_pp0_stage15_iter0_ignore_call276;
reg    ap_block_pp0_stage15_11001_ignoreCallOp472;
reg    ap_block_state17_pp0_stage16_iter0_ignore_call276;
reg    ap_block_pp0_stage16_11001_ignoreCallOp473;
reg    ap_block_state18_pp0_stage17_iter0_ignore_call276;
reg    ap_block_pp0_stage17_11001_ignoreCallOp474;
reg    ap_block_state19_pp0_stage18_iter0_ignore_call276;
reg    ap_block_pp0_stage18_11001_ignoreCallOp475;
reg    ap_block_state20_pp0_stage19_iter0_ignore_call276;
reg    ap_block_pp0_stage19_11001_ignoreCallOp476;
reg    ap_block_state21_pp0_stage20_iter0_ignore_call276;
reg    ap_block_pp0_stage20_11001_ignoreCallOp477;
reg    ap_block_state22_pp0_stage21_iter0_ignore_call276;
reg    ap_block_pp0_stage21_11001_ignoreCallOp478;
reg    ap_block_state23_pp0_stage22_iter0_ignore_call276;
reg    ap_block_pp0_stage22_11001_ignoreCallOp479;
reg    ap_block_state24_pp0_stage23_iter0_ignore_call276;
reg    ap_block_pp0_stage23_11001_ignoreCallOp480;
reg    ap_block_state25_pp0_stage24_iter0_ignore_call276;
reg    ap_block_pp0_stage24_11001_ignoreCallOp481;
reg    ap_block_state26_pp0_stage25_iter0_ignore_call276;
reg    ap_block_pp0_stage25_11001_ignoreCallOp482;
reg    ap_block_state2_pp0_stage1_iter0_ignore_call276;
reg    ap_block_pp0_stage1_11001_ignoreCallOp484;
reg    ap_block_state3_pp0_stage2_iter0_ignore_call276;
reg    ap_block_pp0_stage2_11001_ignoreCallOp485;
reg    ap_block_state4_pp0_stage3_iter0_ignore_call276;
reg    ap_block_pp0_stage3_11001_ignoreCallOp491;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call276;
reg    ap_block_pp0_stage0_11001_ignoreCallOp483;
reg    grp_generic_tanh_double_s_fu_448_ap_start_reg;
wire   [63:0] zext_ln87_2_fu_706_p1;
wire   [63:0] zext_ln87_5_fu_727_p1;
wire   [63:0] zext_ln87_8_fu_795_p1;
wire   [63:0] zext_ln87_11_fu_814_p1;
wire   [63:0] zext_ln87_14_fu_853_p1;
wire   [63:0] zext_ln87_15_fu_863_p1;
wire   [63:0] zext_ln87_16_fu_900_p1;
wire   [63:0] zext_ln87_17_fu_909_p1;
wire   [63:0] zext_ln87_18_fu_940_p1;
wire   [63:0] zext_ln87_19_fu_950_p1;
wire   [63:0] zext_ln87_20_fu_974_p1;
wire   [63:0] zext_ln87_21_fu_984_p1;
wire   [63:0] zext_ln87_22_fu_1012_p1;
wire   [63:0] zext_ln87_23_fu_1021_p1;
wire   [63:0] zext_ln87_24_fu_1050_p1;
wire   [63:0] zext_ln87_25_fu_1060_p1;
wire   [63:0] zext_ln87_26_fu_1089_p1;
wire   [63:0] zext_ln87_27_fu_1098_p1;
wire   [63:0] zext_ln87_28_fu_1117_p1;
wire   [63:0] zext_ln87_29_fu_1126_p1;
wire   [63:0] zext_ln87_30_fu_1162_p1;
wire   [63:0] zext_ln87_31_fu_1166_p1;
wire   [63:0] zext_ln87_32_fu_1185_p1;
wire   [63:0] zext_ln87_33_fu_1189_p1;
wire   [63:0] zext_ln87_34_fu_1208_p1;
wire   [63:0] zext_ln91_1_fu_1459_p1;
reg   [2:0] k_fu_116;
wire   [2:0] add_ln78_fu_732_p2;
wire    ap_loop_init;
reg   [2:0] ap_sig_allocacmp_k_load;
reg   [2:0] j_fu_120;
reg   [2:0] ap_sig_allocacmp_j_load;
reg   [5:0] indvar_flatten_fu_124;
wire   [5:0] select_ln77_1_fu_744_p3;
reg   [5:0] ap_sig_allocacmp_indvar_flatten_load;
reg   [5:0] i_fu_128;
wire   [5:0] select_ln76_fu_1415_p3;
reg   [10:0] indvar_flatten12_fu_132;
wire   [10:0] add_ln76_fu_599_p2;
reg   [10:0] ap_sig_allocacmp_indvar_flatten12_load;
wire   [31:0] conv1_fu_468_p1;
reg   [31:0] grp_fu_459_p0;
reg   [31:0] grp_fu_459_p1;
reg   [31:0] grp_fu_463_p0;
reg   [31:0] grp_fu_463_p1;
reg   [63:0] grp_fu_475_p0;
reg   [63:0] grp_fu_475_p1;
wire   [0:0] icmp_ln78_fu_634_p2;
wire   [0:0] xor_ln73_fu_628_p2;
wire   [2:0] select_ln73_fu_620_p3;
wire   [0:0] and_ln73_fu_640_p2;
wire   [0:0] or_ln73_fu_652_p2;
wire   [2:0] add_ln77_fu_646_p2;
wire   [2:0] empty_31_fu_678_p0;
wire   [5:0] empty_31_fu_678_p1;
wire   [6:0] add_ln87_fu_700_p2;
wire   [6:0] zext_ln87_4_fu_717_p1;
wire   [6:0] add_ln87_1_fu_721_p2;
wire   [5:0] add_ln77_1_fu_738_p2;
wire   [6:0] add_ln87_3_fu_790_p2;
wire   [6:0] zext_ln87_10_fu_805_p1;
wire   [6:0] add_ln87_5_fu_809_p2;
wire   [6:0] zext_ln87_13_fu_844_p1;
wire   [6:0] add_ln87_7_fu_848_p2;
wire   [6:0] add_ln87_8_fu_858_p2;
wire   [7:0] add_ln87_9_fu_894_p2;
wire   [6:0] add_ln87_10_fu_905_p2;
wire   [7:0] add_ln87_11_fu_935_p2;
wire   [7:0] add_ln87_12_fu_945_p2;
wire   [7:0] add_ln87_13_fu_968_p2;
wire   [7:0] add_ln87_14_fu_979_p2;
wire   [7:0] add_ln87_15_fu_1007_p2;
wire   [7:0] add_ln87_16_fu_1017_p2;
wire   [7:0] add_ln87_17_fu_1046_p2;
wire   [7:0] add_ln87_18_fu_1055_p2;
wire   [7:0] add_ln87_19_fu_1085_p2;
wire   [7:0] add_ln87_20_fu_1094_p2;
wire   [7:0] add_ln87_21_fu_1113_p2;
wire   [7:0] add_ln87_22_fu_1122_p2;
wire   [5:0] add_ln76_1_fu_1409_p2;
wire   [4:0] p_shl_fu_1437_p3;
wire   [4:0] zext_ln77_1_fu_1434_p1;
wire   [4:0] add_ln91_1_fu_1444_p2;
wire   [10:0] grp_fu_1464_p3;
wire   [10:0] zext_ln91_fu_1450_p1;
(* use_dsp48 = "no" *) wire   [10:0] add_ln91_fu_1454_p2;
wire   [5:0] grp_fu_1464_p0;
wire   [4:0] grp_fu_1464_p1;
wire   [2:0] grp_fu_1464_p2;
reg    grp_fu_459_ce;
reg    grp_fu_463_ce;
reg    grp_fu_475_ce;
reg    grp_fu_1464_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter2_stage6;
reg    ap_idle_pp0_0to1;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [25:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to3;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage7_subdone;
reg    ap_block_pp0_stage8_subdone;
reg    ap_block_pp0_stage9_subdone;
reg    ap_block_pp0_stage10_subdone;
reg    ap_block_pp0_stage11_subdone;
reg    ap_block_pp0_stage12_subdone;
reg    ap_block_pp0_stage13_subdone;
reg    ap_block_pp0_stage14_subdone;
reg    ap_block_pp0_stage15_subdone;
reg    ap_block_pp0_stage16_subdone;
reg    ap_block_pp0_stage17_subdone;
reg    ap_block_pp0_stage18_subdone;
reg    ap_block_pp0_stage19_subdone;
reg    ap_block_pp0_stage20_subdone;
reg    ap_block_pp0_stage21_subdone;
reg    ap_block_pp0_stage22_subdone;
reg    ap_block_pp0_stage23_subdone;
reg    ap_block_pp0_stage24_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_block_pp0_stage3_00001;
reg    ap_block_pp0_stage5_00001;
reg    ap_block_pp0_stage7_00001;
reg    ap_block_pp0_stage9_00001;
reg    ap_block_pp0_stage11_00001;
reg    ap_block_pp0_stage13_00001;
reg    ap_block_pp0_stage15_00001;
reg    ap_block_pp0_stage17_00001;
reg    ap_block_pp0_stage19_00001;
reg    ap_block_pp0_stage21_00001;
reg    ap_block_pp0_stage23_00001;
reg    ap_block_pp0_stage25_00001;
reg    ap_block_pp0_stage1_00001;
reg    ap_block_pp0_stage4_00001;
reg    ap_block_pp0_stage6_00001;
reg    ap_block_pp0_stage8_00001;
reg    ap_block_pp0_stage10_00001;
reg    ap_block_pp0_stage12_00001;
reg    ap_block_pp0_stage14_00001;
reg    ap_block_pp0_stage16_00001;
reg    ap_block_pp0_stage18_00001;
reg    ap_block_pp0_stage20_00001;
reg    ap_block_pp0_stage22_00001;
reg    ap_block_pp0_stage24_00001;
reg    ap_block_pp0_stage0_00001;
wire   [7:0] empty_31_fu_678_p00;
wire   [10:0] grp_fu_1464_p00;
wire   [10:0] grp_fu_1464_p20;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 26'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 grp_generic_tanh_double_s_fu_448_ap_start_reg = 1'b0;
#0 k_fu_116 = 3'd0;
#0 j_fu_120 = 3'd0;
#0 indvar_flatten_fu_124 = 6'd0;
#0 i_fu_128 = 6'd0;
#0 indvar_flatten12_fu_132 = 11'd0;
#0 ap_done_reg = 1'b0;
end

Lenet_HW_calculateLayer3_conv_buff_SHIFTREG_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 169 ),
    .AddressWidth( 8 ))
conv_buff_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_buff_address0),
    .ce0(conv_buff_ce0),
    .we0(conv_buff_we0),
    .d0(conv_buff_d0),
    .q0(conv_buff_q0)
);

Lenet_HW_fptrunc_64ns_32_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .dout_WIDTH( 32 ))
fptrunc_64ns_32_1_no_dsp_1_U47(
    .din0(mul2_reg_2228),
    .dout(conv1_fu_468_p1)
);

Lenet_HW_fpext_32ns_64_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_1_no_dsp_1_U48(
    .din0(reg_544),
    .dout(conv_fu_472_p1)
);

Lenet_HW_mul_3ns_6ns_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 8 ))
mul_3ns_6ns_8_1_1_U50(
    .din0(empty_31_fu_678_p0),
    .din1(empty_31_fu_678_p1),
    .dout(empty_31_fu_678_p2)
);

Lenet_HW_mac_muladd_6ns_5ns_3ns_11_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 3 ),
    .dout_WIDTH( 11 ))
mac_muladd_6ns_5ns_3ns_11_4_1_U51(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1464_p0),
    .din1(grp_fu_1464_p1),
    .din2(grp_fu_1464_p2),
    .ce(grp_fu_1464_ce),
    .dout(grp_fu_1464_p3)
);

Lenet_HW_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage25),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage6_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage25)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage25_subdone) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage25_subdone) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage6_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage25_subdone) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_generic_tanh_double_s_fu_448_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_generic_tanh_double_s_fu_448_ap_start_reg <= 1'b1;
        end else if ((grp_generic_tanh_double_s_fu_448_ap_ready == 1'b1)) begin
            grp_generic_tanh_double_s_fu_448_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to1 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter2_stage6))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage25_11001) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to1 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter2_stage6))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage25_11001) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        i_fu_128 <= 6'd0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        i_fu_128 <= select_ln76_fu_1415_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln76_fu_593_p2 == 1'd0))) begin
            indvar_flatten12_fu_132 <= add_ln76_fu_599_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten12_fu_132 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln76_fu_593_p2 == 1'd0))) begin
            indvar_flatten_fu_124 <= select_ln77_1_fu_744_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_124 <= 6'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln76_fu_593_p2 == 1'd0))) begin
            j_fu_120 <= select_ln77_fu_666_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_120 <= 3'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln76_fu_593_p2 == 1'd0))) begin
            k_fu_116 <= add_ln78_fu_732_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            k_fu_116 <= 3'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_489 <= Layer2_Neurons_CPU_q1;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        reg_489 <= Layer2_Neurons_CPU_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_494 <= Layer2_Neurons_CPU_q1;
    end else if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        reg_494 <= Layer2_Neurons_CPU_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        reg_504 <= Layer2_Neurons_CPU_q1;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        reg_504 <= Layer2_Neurons_CPU_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            reg_514 <= Layer2_Neurons_CPU_q1;
        end else if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            reg_514 <= Layer2_Neurons_CPU_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            reg_524 <= Layer2_Neurons_CPU_q1;
        end else if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            reg_524 <= Layer2_Neurons_CPU_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            reg_529 <= Layer2_Neurons_CPU_q1;
        end else if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            reg_529 <= Layer2_Neurons_CPU_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        Layer2_Neurons_CPU_load_13_reg_1835 <= Layer2_Neurons_CPU_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        Layer2_Neurons_CPU_load_15_reg_1868 <= Layer2_Neurons_CPU_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        Layer2_Neurons_CPU_load_17_reg_1893 <= Layer2_Neurons_CPU_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        Layer2_Neurons_CPU_load_19_reg_1938 <= Layer2_Neurons_CPU_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        Layer2_Neurons_CPU_load_21_reg_1968 <= Layer2_Neurons_CPU_q0;
        mul31_1_3_reg_1953 <= grp_fu_289_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        Layer2_Neurons_CPU_load_23_reg_1993 <= Layer2_Neurons_CPU_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        add_ln87_23_reg_1908 <= add_ln87_23_fu_1131_p2;
        add_ln87_24_reg_1913 <= add_ln87_24_fu_1135_p2;
        add_ln87_26_reg_1918 <= add_ln87_26_fu_1139_p2;
        add_ln87_27_reg_1923 <= add_ln87_27_fu_1143_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        add_ln87_25_reg_1883 <= add_ln87_25_fu_1103_p2;
        empty_33_reg_1850 <= empty_33_fu_1065_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln87_2_reg_1635[3 : 1] <= add_ln87_2_fu_781_p2[3 : 1];
        add_ln87_4_reg_1650[3 : 1] <= add_ln87_4_fu_800_p2[3 : 1];
        zext_ln87_7_reg_1640[3 : 1] <= zext_ln87_7_fu_786_p1[3 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln87_6_reg_1676[3 : 1] <= add_ln87_6_fu_839_p2[3 : 1];
        conv_reg_2203 <= conv_fu_472_p1;
        empty_34_reg_1660 <= empty_34_fu_819_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_31_reg_1592 <= empty_31_fu_678_p2;
        empty_32_reg_1599 <= empty_32_fu_684_p1;
        icmp_ln76_reg_1572 <= icmp_ln76_fu_593_p2;
        icmp_ln76_reg_1572_pp0_iter1_reg <= icmp_ln76_reg_1572;
        icmp_ln76_reg_1572_pp0_iter2_reg <= icmp_ln76_reg_1572_pp0_iter1_reg;
        icmp_ln77_reg_1576 <= icmp_ln77_fu_614_p2;
        icmp_ln77_reg_1576_pp0_iter1_reg <= icmp_ln77_reg_1576;
        icmp_ln77_reg_1576_pp0_iter2_reg <= icmp_ln77_reg_1576_pp0_iter1_reg;
        icmp_ln77_reg_1576_pp0_iter3_reg <= icmp_ln77_reg_1576_pp0_iter2_reg;
        or_ln87_reg_1625[3 : 1] <= or_ln87_fu_711_p2[3 : 1];
        select_ln73_1_reg_1581 <= select_ln73_1_fu_658_p3;
        select_ln73_1_reg_1581_pp0_iter1_reg <= select_ln73_1_reg_1581;
        select_ln73_1_reg_1581_pp0_iter2_reg <= select_ln73_1_reg_1581_pp0_iter1_reg;
        select_ln73_1_reg_1581_pp0_iter3_reg <= select_ln73_1_reg_1581_pp0_iter2_reg;
        select_ln77_reg_1586 <= select_ln77_fu_666_p3;
        select_ln77_reg_1586_pp0_iter1_reg <= select_ln77_reg_1586;
        select_ln77_reg_1586_pp0_iter2_reg <= select_ln77_reg_1586_pp0_iter1_reg;
        select_ln77_reg_1586_pp0_iter3_reg <= select_ln77_reg_1586_pp0_iter2_reg;
        tmp_8_reg_1607[3 : 1] <= tmp_8_fu_688_p3[3 : 1];
        zext_ln87_1_reg_1615[3 : 1] <= zext_ln87_1_fu_696_p1[3 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        empty_35_reg_1763 <= empty_35_fu_955_p2;
        zext_ln87_reg_1770[3 : 1] <= zext_ln87_fu_960_p1[3 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        empty_36_reg_1817 <= empty_36_fu_1026_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        mul2_reg_2228 <= grp_fu_163_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        mul31_2_2_reg_2028 <= grp_fu_289_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        mul31_2_4_reg_2053 <= grp_fu_289_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        mul31_2_reg_2003 <= grp_fu_289_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        mul31_3_1_reg_2078 <= grp_fu_289_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        mul31_3_2_reg_2093 <= grp_fu_289_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        mul31_3_3_reg_2108 <= grp_fu_289_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        mul31_3_4_reg_2123 <= grp_fu_289_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        mul31_3_reg_2063 <= grp_fu_289_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        mul31_4_1_reg_2153 <= grp_fu_289_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        mul31_4_2_reg_2168 <= grp_fu_289_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul31_4_3_reg_2183 <= grp_fu_289_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul31_4_4_reg_2198 <= grp_fu_289_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        mul31_4_reg_2138 <= grp_fu_289_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        p_cast6_reg_1691[6 : 0] <= p_cast6_fu_868_p1[6 : 0];
        tmp_reg_2218 <= grp_generic_tanh_double_s_fu_146_p_dout0;
        zext_ln87_3_reg_1702[3 : 1] <= zext_ln87_3_fu_876_p1[3 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) 
    & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        reg_481 <= Layer2_Weights_stream_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_485 <= Layer2_Weights_stream_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_499 <= grp_fu_289_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        reg_509 <= grp_fu_285_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_519 <= grp_fu_289_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        reg_534 <= grp_fu_289_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        reg_539 <= grp_fu_289_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage11_11001) 
    & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_544 <= grp_fu_285_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        x_assign_reg_2208 <= grp_fu_163_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        zext_ln87_12_reg_1746[3 : 1] <= zext_ln87_12_fu_932_p1[3 : 1];
        zext_ln87_9_reg_1734[3 : 1] <= zext_ln87_9_fu_919_p1[3 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        zext_ln87_6_reg_1791[3 : 1] <= zext_ln87_6_fu_989_p1[3 : 1];
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            Layer2_Neurons_CPU_address0 = zext_ln87_34_fu_1208_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            Layer2_Neurons_CPU_address0 = zext_ln87_33_fu_1189_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            Layer2_Neurons_CPU_address0 = zext_ln87_31_fu_1166_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            Layer2_Neurons_CPU_address0 = zext_ln87_29_fu_1126_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            Layer2_Neurons_CPU_address0 = zext_ln87_27_fu_1098_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            Layer2_Neurons_CPU_address0 = zext_ln87_25_fu_1060_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            Layer2_Neurons_CPU_address0 = zext_ln87_23_fu_1021_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            Layer2_Neurons_CPU_address0 = zext_ln87_21_fu_984_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            Layer2_Neurons_CPU_address0 = zext_ln87_19_fu_950_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            Layer2_Neurons_CPU_address0 = zext_ln87_17_fu_909_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            Layer2_Neurons_CPU_address0 = zext_ln87_15_fu_863_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            Layer2_Neurons_CPU_address0 = zext_ln87_11_fu_814_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            Layer2_Neurons_CPU_address0 = zext_ln87_5_fu_727_p1;
        end else begin
            Layer2_Neurons_CPU_address0 = 'bx;
        end
    end else begin
        Layer2_Neurons_CPU_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            Layer2_Neurons_CPU_address1 = zext_ln87_32_fu_1185_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            Layer2_Neurons_CPU_address1 = zext_ln87_30_fu_1162_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            Layer2_Neurons_CPU_address1 = zext_ln87_28_fu_1117_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            Layer2_Neurons_CPU_address1 = zext_ln87_26_fu_1089_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            Layer2_Neurons_CPU_address1 = zext_ln87_24_fu_1050_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            Layer2_Neurons_CPU_address1 = zext_ln87_22_fu_1012_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            Layer2_Neurons_CPU_address1 = zext_ln87_20_fu_974_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            Layer2_Neurons_CPU_address1 = zext_ln87_18_fu_940_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            Layer2_Neurons_CPU_address1 = zext_ln87_16_fu_900_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            Layer2_Neurons_CPU_address1 = zext_ln87_14_fu_853_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            Layer2_Neurons_CPU_address1 = zext_ln87_8_fu_795_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            Layer2_Neurons_CPU_address1 = zext_ln87_2_fu_706_p1;
        end else begin
            Layer2_Neurons_CPU_address1 = 'bx;
        end
    end else begin
        Layer2_Neurons_CPU_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        Layer2_Neurons_CPU_ce0 = 1'b1;
    end else begin
        Layer2_Neurons_CPU_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & 
    (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        Layer2_Neurons_CPU_ce1 = 1'b1;
    end else begin
        Layer2_Neurons_CPU_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage25) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage24) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage21) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10) 
    & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) 
    | ((1'b0 == ap_block_pp0_stage2) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln76_fu_593_p2 == 1'd0)))) begin
        Layer2_Weights_stream_TDATA_blk_n = Layer2_Weights_stream_TVALID;
    end else begin
        Layer2_Weights_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage25_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage24_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage21_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001) 
    & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (icmp_ln76_reg_1572 == 1'd0) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & 
    (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln76_fu_593_p2 == 1'd0)))) begin
        Layer2_Weights_stream_TREADY = 1'b1;
    end else begin
        Layer2_Weights_stream_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        Layer3_Neurons_CPU_ce0 = 1'b1;
    end else begin
        Layer3_Neurons_CPU_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        Layer3_Neurons_CPU_we0 = 1'b1;
    end else begin
        Layer3_Neurons_CPU_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage25_subdone) & (icmp_ln76_reg_1572 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        ap_condition_exit_pp0_iter0_stage25 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage25 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6_subdone) & (icmp_ln76_reg_1572_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        ap_condition_exit_pp0_iter2_stage6 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter2_stage6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to3 = 1'b1;
    end else begin
        ap_idle_pp0_1to3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage25_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten12_load = 11'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten12_load = indvar_flatten12_fu_132;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten_load = 6'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_124;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_j_load = 3'd0;
    end else begin
        ap_sig_allocacmp_j_load = j_fu_120;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_k_load = 3'd0;
    end else begin
        ap_sig_allocacmp_k_load = k_fu_116;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_buff_address0 = 64'd160;
    end else if ((((1'b0 == ap_block_pp0_stage25) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage21) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)))) begin
        conv_buff_address0 = 64'd161;
    end else if ((((1'b0 == ap_block_pp0_stage24) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage20) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage16) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        conv_buff_address0 = 64'd162;
    end else if ((((1'b0 == ap_block_pp0_stage23) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage19) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage15) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage11) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        conv_buff_address0 = 64'd163;
    end else if ((((1'b0 == ap_block_pp0_stage22) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage18) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage14) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage6) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        conv_buff_address0 = 64'd164;
    end else if ((((1'b0 == ap_block_pp0_stage12) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage4) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        conv_buff_address0 = 64'd166;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        conv_buff_address0 = 64'd167;
    end else if (((1'b0 == ap_block_pp0_stage2) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        conv_buff_address0 = 64'd168;
    end else if ((((1'b0 == ap_block_pp0_stage17) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage13) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage9) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        conv_buff_address0 = 64'd165;
    end else begin
        conv_buff_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage25_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage24_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage21_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001) 
    & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (icmp_ln76_reg_1572 == 1'd0) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & 
    (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        conv_buff_ce0 = 1'd1;
    end else begin
        conv_buff_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage24_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        conv_buff_d0 = Layer2_Neurons_CPU_load_23_reg_1993;
    end else if (((1'b0 == ap_block_pp0_stage22_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        conv_buff_d0 = Layer2_Neurons_CPU_load_21_reg_1968;
    end else if (((1'b0 == ap_block_pp0_stage20_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        conv_buff_d0 = Layer2_Neurons_CPU_load_19_reg_1938;
    end else if (((1'b0 == ap_block_pp0_stage18_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        conv_buff_d0 = Layer2_Neurons_CPU_load_17_reg_1893;
    end else if (((1'b0 == ap_block_pp0_stage16_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        conv_buff_d0 = Layer2_Neurons_CPU_load_15_reg_1868;
    end else if (((1'b0 == ap_block_pp0_stage14_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        conv_buff_d0 = Layer2_Neurons_CPU_load_13_reg_1835;
    end else if ((((1'b0 == ap_block_pp0_stage23_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage12_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        conv_buff_d0 = reg_529;
    end else if ((((1'b0 == ap_block_pp0_stage19_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage10_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        conv_buff_d0 = reg_524;
    end else if ((((1'b0 == ap_block_pp0_stage15_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        conv_buff_d0 = reg_514;
    end else if ((((1'b0 == ap_block_pp0_stage21_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        conv_buff_d0 = reg_504;
    end else if ((((1'b0 == ap_block_pp0_stage25_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage13_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        conv_buff_d0 = reg_494;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv_buff_d0 = Layer2_Neurons_CPU_q1;
    end else if ((((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage17_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage9_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        conv_buff_d0 = reg_489;
    end else begin
        conv_buff_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage25_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage24_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage21_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001) 
    & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (icmp_ln76_reg_1572 == 1'd0) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & 
    (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln76_reg_1572 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        conv_buff_we0 = 1'd1;
    end else begin
        conv_buff_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_1464_ce = 1'b1;
    end else begin
        grp_fu_1464_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage25_11001) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) 
    | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_459_ce = 1'b1;
    end else begin
        grp_fu_459_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) 
    | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_459_p0 = reg_544;
    end else if ((((1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) 
    | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_459_p0 = reg_509;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_459_p0 = somme_fu_871_p1;
    end else begin
        grp_fu_459_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_459_p1 = mul31_4_4_reg_2198;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        grp_fu_459_p1 = mul31_4_3_reg_2183;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        grp_fu_459_p1 = mul31_4_2_reg_2168;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        grp_fu_459_p1 = mul31_4_1_reg_2153;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_459_p1 = mul31_4_reg_2138;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_459_p1 = mul31_3_4_reg_2123;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_459_p1 = mul31_3_3_reg_2108;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_459_p1 = mul31_3_2_reg_2093;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_459_p1 = mul31_3_1_reg_2078;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_459_p1 = mul31_3_reg_2063;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_459_p1 = mul31_2_4_reg_2053;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_459_p1 = mul31_2_2_reg_2028;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        grp_fu_459_p1 = mul31_2_reg_2003;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_fu_459_p1 = mul31_1_3_reg_1953;
    end else if ((((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_459_p1 = reg_539;
    end else if ((((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        grp_fu_459_p1 = reg_534;
    end else if ((((1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        grp_fu_459_p1 = reg_519;
    end else if ((((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_459_p1 = reg_499;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_459_p1 = grp_fu_289_p_dout0;
    end else begin
        grp_fu_459_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage25_11001) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) 
    | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_463_ce = 1'b1;
    end else begin
        grp_fu_463_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_463_p0 = p_0_fu_1391_p4;
    end else if (((1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        grp_fu_463_p0 = p_23_fu_1381_p4;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        grp_fu_463_p0 = p_22_fu_1367_p4;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        grp_fu_463_p0 = p_21_fu_1352_p4;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        grp_fu_463_p0 = p_20_fu_1338_p4;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        grp_fu_463_p0 = p_19_fu_1323_p4;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        grp_fu_463_p0 = p_18_fu_1309_p4;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_fu_463_p0 = p_17_fu_1294_p4;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_463_p0 = p_16_fu_1280_p4;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_463_p0 = p_14_fu_1261_p4;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_463_p0 = p_13_fu_1246_p4;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_463_p0 = p_12_fu_1232_p4;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_463_p0 = p_11_fu_1217_p4;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_463_p0 = p_10_fu_1198_p4;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_463_p0 = p_9_fu_1175_p4;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_463_p0 = p_8_fu_1152_p4;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_463_p0 = p_6_fu_1075_p4;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_463_p0 = p_5_fu_1036_p4;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_463_p0 = p_4_fu_997_p4;
    end else if ((((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_463_p0 = grp_fu_550_p4;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_463_p0 = p_2_fu_922_p4;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_463_p0 = p_1_fu_884_p4;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_463_p0 = conv_buff_q0;
    end else begin
        grp_fu_463_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_463_p1 = bitcast_ln88_24_fu_1401_p1;
    end else if (((1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        grp_fu_463_p1 = bitcast_ln88_23_fu_1376_p1;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        grp_fu_463_p1 = bitcast_ln88_22_fu_1362_p1;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        grp_fu_463_p1 = bitcast_ln88_21_fu_1347_p1;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        grp_fu_463_p1 = bitcast_ln88_20_fu_1333_p1;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        grp_fu_463_p1 = bitcast_ln88_19_fu_1318_p1;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        grp_fu_463_p1 = bitcast_ln88_18_fu_1304_p1;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_fu_463_p1 = bitcast_ln88_17_fu_1289_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_463_p1 = bitcast_ln88_16_fu_1275_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_463_p1 = bitcast_ln88_15_fu_1270_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_463_p1 = bitcast_ln88_14_fu_1256_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_463_p1 = bitcast_ln88_13_fu_1241_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_463_p1 = bitcast_ln88_12_fu_1227_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_463_p1 = bitcast_ln88_11_fu_1212_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_463_p1 = bitcast_ln88_10_fu_1193_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_463_p1 = bitcast_ln88_9_fu_1170_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_463_p1 = bitcast_ln88_8_fu_1147_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_463_p1 = bitcast_ln88_7_fu_1108_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_463_p1 = bitcast_ln88_6_fu_1070_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_463_p1 = bitcast_ln88_5_fu_1031_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_463_p1 = bitcast_ln88_4_fu_992_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_463_p1 = bitcast_ln88_3_fu_963_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_463_p1 = bitcast_ln88_2_fu_914_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_463_p1 = bitcast_ln88_1_fu_879_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_463_p1 = bitcast_ln88_fu_824_p1;
    end else begin
        grp_fu_463_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_475_ce = 1'b1;
    end else begin
        grp_fu_475_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_475_p0 = tmp_reg_2218;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_475_p0 = conv_reg_2203;
    end else begin
        grp_fu_475_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_475_p1 = 64'd4610406545773251946;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_475_p1 = 64'd4604180019078461075;
    end else begin
        grp_fu_475_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp491) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp485) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp484) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp483) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage25_11001_ignoreCallOp482) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage24_11001_ignoreCallOp481) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001_ignoreCallOp480) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22_11001_ignoreCallOp479) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage21_11001_ignoreCallOp478) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001_ignoreCallOp477) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001_ignoreCallOp476) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001_ignoreCallOp475) 
    & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001_ignoreCallOp474) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001_ignoreCallOp473) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001_ignoreCallOp472) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001_ignoreCallOp471) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001_ignoreCallOp470) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001_ignoreCallOp469) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001_ignoreCallOp468) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001_ignoreCallOp467) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001_ignoreCallOp466) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001_ignoreCallOp465) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp464) & (1'b1 == ap_CS_fsm_pp0_stage7)) 
    | ((1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp463) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_generic_tanh_double_s_fu_448_ap_ce = 1'b1;
    end else begin
        grp_generic_tanh_double_s_fu_448_ap_ce = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to3 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if (((ap_idle_pp0_0to1 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter2_stage6))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        ap_ST_fsm_pp0_stage20 : begin
            if ((1'b0 == ap_block_pp0_stage20_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end
        end
        ap_ST_fsm_pp0_stage21 : begin
            if ((1'b0 == ap_block_pp0_stage21_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end
        end
        ap_ST_fsm_pp0_stage22 : begin
            if ((1'b0 == ap_block_pp0_stage22_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end
        end
        ap_ST_fsm_pp0_stage23 : begin
            if ((1'b0 == ap_block_pp0_stage23_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end
        end
        ap_ST_fsm_pp0_stage24 : begin
            if ((1'b0 == ap_block_pp0_stage24_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end
        end
        ap_ST_fsm_pp0_stage25 : begin
            if ((1'b0 == ap_block_pp0_stage25_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Layer3_Neurons_CPU_address0 = zext_ln91_1_fu_1459_p1;

assign Layer3_Neurons_CPU_d0 = conv1_fu_468_p1;

assign add_ln76_1_fu_1409_p2 = (i_fu_128 + 6'd1);

assign add_ln76_fu_599_p2 = (ap_sig_allocacmp_indvar_flatten12_load + 11'd1);

assign add_ln77_1_fu_738_p2 = (ap_sig_allocacmp_indvar_flatten_load + 6'd1);

assign add_ln77_fu_646_p2 = (select_ln73_fu_620_p3 + 3'd1);

assign add_ln78_fu_732_p2 = (select_ln73_1_fu_658_p3 + 3'd1);

assign add_ln87_10_fu_905_p2 = (zext_ln87_7_reg_1640 + empty_34_reg_1660);

assign add_ln87_11_fu_935_p2 = (zext_ln87_9_fu_919_p1 + p_cast6_reg_1691);

assign add_ln87_12_fu_945_p2 = (zext_ln87_12_fu_932_p1 + p_cast6_reg_1691);

assign add_ln87_13_fu_968_p2 = (zext_ln87_fu_960_p1 + empty_35_fu_955_p2);

assign add_ln87_14_fu_979_p2 = (zext_ln87_3_reg_1702 + empty_35_fu_955_p2);

assign add_ln87_15_fu_1007_p2 = (zext_ln87_6_fu_989_p1 + empty_35_reg_1763);

assign add_ln87_16_fu_1017_p2 = (zext_ln87_9_reg_1734 + empty_35_reg_1763);

assign add_ln87_17_fu_1046_p2 = (zext_ln87_12_reg_1746 + empty_35_reg_1763);

assign add_ln87_18_fu_1055_p2 = (zext_ln87_reg_1770 + empty_36_fu_1026_p2);

assign add_ln87_19_fu_1085_p2 = (zext_ln87_3_reg_1702 + empty_36_reg_1817);

assign add_ln87_1_fu_721_p2 = (zext_ln87_4_fu_717_p1 + empty_32_fu_684_p1);

assign add_ln87_20_fu_1094_p2 = (zext_ln87_6_reg_1791 + empty_36_reg_1817);

assign add_ln87_21_fu_1113_p2 = (zext_ln87_9_reg_1734 + empty_36_reg_1817);

assign add_ln87_22_fu_1122_p2 = (zext_ln87_12_reg_1746 + empty_36_reg_1817);

assign add_ln87_23_fu_1131_p2 = (zext_ln87_reg_1770 + empty_33_reg_1850);

assign add_ln87_24_fu_1135_p2 = (zext_ln87_3_reg_1702 + empty_33_reg_1850);

assign add_ln87_25_fu_1103_p2 = (zext_ln87_6_reg_1791 + empty_33_fu_1065_p2);

assign add_ln87_26_fu_1139_p2 = (zext_ln87_9_reg_1734 + empty_33_reg_1850);

assign add_ln87_27_fu_1143_p2 = (zext_ln87_12_reg_1746 + empty_33_reg_1850);

assign add_ln87_2_fu_781_p2 = (tmp_8_reg_1607 + 4'd2);

assign add_ln87_3_fu_790_p2 = (zext_ln87_7_fu_786_p1 + empty_32_reg_1599);

assign add_ln87_4_fu_800_p2 = (tmp_8_reg_1607 + 4'd3);

assign add_ln87_5_fu_809_p2 = (zext_ln87_10_fu_805_p1 + empty_32_reg_1599);

assign add_ln87_6_fu_839_p2 = (tmp_8_reg_1607 + 4'd4);

assign add_ln87_7_fu_848_p2 = (zext_ln87_13_fu_844_p1 + empty_32_reg_1599);

assign add_ln87_8_fu_858_p2 = (zext_ln87_1_reg_1615 + empty_34_fu_819_p2);

assign add_ln87_9_fu_894_p2 = (zext_ln87_3_fu_876_p1 + p_cast6_fu_868_p1);

assign add_ln87_fu_700_p2 = (zext_ln87_1_fu_696_p1 + empty_32_fu_684_p1);

assign add_ln91_1_fu_1444_p2 = (p_shl_fu_1437_p3 + zext_ln77_1_fu_1434_p1);

assign add_ln91_fu_1454_p2 = (grp_fu_1464_p3 + zext_ln91_fu_1450_p1);

assign and_ln73_fu_640_p2 = (xor_ln73_fu_628_p2 & icmp_ln78_fu_634_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage20 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp0_stage21 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp0_stage22 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp0_stage23 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp0_stage24 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp0_stage25 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_00001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp483 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_ignore_call276));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_00001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state11_pp0_stage10_iter0));
end

always @ (*) begin
    ap_block_pp0_stage10_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state11_pp0_stage10_iter0));
end

always @ (*) begin
    ap_block_pp0_stage10_11001_ignoreCallOp467 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state11_pp0_stage10_iter0_ignore_call276));
end

always @ (*) begin
    ap_block_pp0_stage10_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state11_pp0_stage10_iter0));
end

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_00001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state12_pp0_stage11_iter0));
end

always @ (*) begin
    ap_block_pp0_stage11_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state12_pp0_stage11_iter0));
end

always @ (*) begin
    ap_block_pp0_stage11_11001_ignoreCallOp468 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state12_pp0_stage11_iter0_ignore_call276));
end

always @ (*) begin
    ap_block_pp0_stage11_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state12_pp0_stage11_iter0));
end

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage12_00001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state13_pp0_stage12_iter0));
end

always @ (*) begin
    ap_block_pp0_stage12_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state13_pp0_stage12_iter0));
end

always @ (*) begin
    ap_block_pp0_stage12_11001_ignoreCallOp469 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state13_pp0_stage12_iter0_ignore_call276));
end

always @ (*) begin
    ap_block_pp0_stage12_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state13_pp0_stage12_iter0));
end

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage13_00001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state14_pp0_stage13_iter0));
end

always @ (*) begin
    ap_block_pp0_stage13_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state14_pp0_stage13_iter0));
end

always @ (*) begin
    ap_block_pp0_stage13_11001_ignoreCallOp470 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state14_pp0_stage13_iter0_ignore_call276));
end

always @ (*) begin
    ap_block_pp0_stage13_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state14_pp0_stage13_iter0));
end

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage14_00001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state15_pp0_stage14_iter0));
end

always @ (*) begin
    ap_block_pp0_stage14_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state15_pp0_stage14_iter0));
end

always @ (*) begin
    ap_block_pp0_stage14_11001_ignoreCallOp471 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state15_pp0_stage14_iter0_ignore_call276));
end

always @ (*) begin
    ap_block_pp0_stage14_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state15_pp0_stage14_iter0));
end

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage15_00001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state16_pp0_stage15_iter0));
end

always @ (*) begin
    ap_block_pp0_stage15_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state16_pp0_stage15_iter0));
end

always @ (*) begin
    ap_block_pp0_stage15_11001_ignoreCallOp472 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state16_pp0_stage15_iter0_ignore_call276));
end

always @ (*) begin
    ap_block_pp0_stage15_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state16_pp0_stage15_iter0));
end

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage16_00001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state17_pp0_stage16_iter0));
end

always @ (*) begin
    ap_block_pp0_stage16_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state17_pp0_stage16_iter0));
end

always @ (*) begin
    ap_block_pp0_stage16_11001_ignoreCallOp473 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state17_pp0_stage16_iter0_ignore_call276));
end

always @ (*) begin
    ap_block_pp0_stage16_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state17_pp0_stage16_iter0));
end

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage17_00001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state18_pp0_stage17_iter0));
end

always @ (*) begin
    ap_block_pp0_stage17_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state18_pp0_stage17_iter0));
end

always @ (*) begin
    ap_block_pp0_stage17_11001_ignoreCallOp474 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state18_pp0_stage17_iter0_ignore_call276));
end

always @ (*) begin
    ap_block_pp0_stage17_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state18_pp0_stage17_iter0));
end

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage18_00001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state19_pp0_stage18_iter0));
end

always @ (*) begin
    ap_block_pp0_stage18_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state19_pp0_stage18_iter0));
end

always @ (*) begin
    ap_block_pp0_stage18_11001_ignoreCallOp475 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state19_pp0_stage18_iter0_ignore_call276));
end

always @ (*) begin
    ap_block_pp0_stage18_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state19_pp0_stage18_iter0));
end

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage19_00001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state20_pp0_stage19_iter0));
end

always @ (*) begin
    ap_block_pp0_stage19_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state20_pp0_stage19_iter0));
end

always @ (*) begin
    ap_block_pp0_stage19_11001_ignoreCallOp476 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state20_pp0_stage19_iter0_ignore_call276));
end

always @ (*) begin
    ap_block_pp0_stage19_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state20_pp0_stage19_iter0));
end

always @ (*) begin
    ap_block_pp0_stage1_00001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage1_iter0));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage1_iter0));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp484 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage1_iter0_ignore_call276));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage1_iter0));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage20_00001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state21_pp0_stage20_iter0));
end

always @ (*) begin
    ap_block_pp0_stage20_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state21_pp0_stage20_iter0));
end

always @ (*) begin
    ap_block_pp0_stage20_11001_ignoreCallOp477 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state21_pp0_stage20_iter0_ignore_call276));
end

always @ (*) begin
    ap_block_pp0_stage20_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state21_pp0_stage20_iter0));
end

assign ap_block_pp0_stage21 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage21_00001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state22_pp0_stage21_iter0));
end

always @ (*) begin
    ap_block_pp0_stage21_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state22_pp0_stage21_iter0));
end

always @ (*) begin
    ap_block_pp0_stage21_11001_ignoreCallOp478 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state22_pp0_stage21_iter0_ignore_call276));
end

always @ (*) begin
    ap_block_pp0_stage21_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state22_pp0_stage21_iter0));
end

assign ap_block_pp0_stage22 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage22_00001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state23_pp0_stage22_iter0));
end

always @ (*) begin
    ap_block_pp0_stage22_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state23_pp0_stage22_iter0));
end

always @ (*) begin
    ap_block_pp0_stage22_11001_ignoreCallOp479 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state23_pp0_stage22_iter0_ignore_call276));
end

always @ (*) begin
    ap_block_pp0_stage22_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state23_pp0_stage22_iter0));
end

assign ap_block_pp0_stage23 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage23_00001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state24_pp0_stage23_iter0));
end

always @ (*) begin
    ap_block_pp0_stage23_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state24_pp0_stage23_iter0));
end

always @ (*) begin
    ap_block_pp0_stage23_11001_ignoreCallOp480 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state24_pp0_stage23_iter0_ignore_call276));
end

always @ (*) begin
    ap_block_pp0_stage23_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state24_pp0_stage23_iter0));
end

assign ap_block_pp0_stage24 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage24_00001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state25_pp0_stage24_iter0));
end

always @ (*) begin
    ap_block_pp0_stage24_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state25_pp0_stage24_iter0));
end

always @ (*) begin
    ap_block_pp0_stage24_11001_ignoreCallOp481 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state25_pp0_stage24_iter0_ignore_call276));
end

always @ (*) begin
    ap_block_pp0_stage24_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state25_pp0_stage24_iter0));
end

assign ap_block_pp0_stage25 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage25_00001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state26_pp0_stage25_iter0));
end

always @ (*) begin
    ap_block_pp0_stage25_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state26_pp0_stage25_iter0));
end

always @ (*) begin
    ap_block_pp0_stage25_11001_ignoreCallOp482 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state26_pp0_stage25_iter0_ignore_call276));
end

always @ (*) begin
    ap_block_pp0_stage25_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state26_pp0_stage25_iter0));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage2_iter0));
end

always @ (*) begin
    ap_block_pp0_stage2_11001_ignoreCallOp485 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage2_iter0_ignore_call276));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage2_iter0));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_00001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage3_iter0));
end

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage3_iter0));
end

always @ (*) begin
    ap_block_pp0_stage3_11001_ignoreCallOp491 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage3_iter0_ignore_call276));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage3_iter0));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_00001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state5_pp0_stage4_iter0));
end

always @ (*) begin
    ap_block_pp0_stage4_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state5_pp0_stage4_iter0));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state5_pp0_stage4_iter0));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_00001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state6_pp0_stage5_iter0));
end

always @ (*) begin
    ap_block_pp0_stage5_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state6_pp0_stage5_iter0));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state6_pp0_stage5_iter0));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_00001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state7_pp0_stage6_iter0));
end

always @ (*) begin
    ap_block_pp0_stage6_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state7_pp0_stage6_iter0));
end

always @ (*) begin
    ap_block_pp0_stage6_11001_ignoreCallOp463 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state7_pp0_stage6_iter0_ignore_call276));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state7_pp0_stage6_iter0));
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_00001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state8_pp0_stage7_iter0));
end

always @ (*) begin
    ap_block_pp0_stage7_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state8_pp0_stage7_iter0));
end

always @ (*) begin
    ap_block_pp0_stage7_11001_ignoreCallOp464 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state8_pp0_stage7_iter0_ignore_call276));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state8_pp0_stage7_iter0));
end

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_00001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state9_pp0_stage8_iter0));
end

always @ (*) begin
    ap_block_pp0_stage8_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state9_pp0_stage8_iter0));
end

always @ (*) begin
    ap_block_pp0_stage8_11001_ignoreCallOp465 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state9_pp0_stage8_iter0_ignore_call276));
end

always @ (*) begin
    ap_block_pp0_stage8_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state9_pp0_stage8_iter0));
end

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_00001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state10_pp0_stage9_iter0));
end

always @ (*) begin
    ap_block_pp0_stage9_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state10_pp0_stage9_iter0));
end

always @ (*) begin
    ap_block_pp0_stage9_11001_ignoreCallOp466 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state10_pp0_stage9_iter0_ignore_call276));
end

always @ (*) begin
    ap_block_pp0_stage9_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state10_pp0_stage9_iter0));
end

always @ (*) begin
    ap_block_state10_pp0_stage9_iter0 = ((icmp_ln76_reg_1572 == 1'd0) & (1'b0 == Layer2_Weights_stream_TVALID));
end

always @ (*) begin
    ap_block_state10_pp0_stage9_iter0_ignore_call276 = ((icmp_ln76_reg_1572 == 1'd0) & (1'b0 == Layer2_Weights_stream_TVALID));
end

always @ (*) begin
    ap_block_state11_pp0_stage10_iter0 = ((icmp_ln76_reg_1572 == 1'd0) & (1'b0 == Layer2_Weights_stream_TVALID));
end

always @ (*) begin
    ap_block_state11_pp0_stage10_iter0_ignore_call276 = ((icmp_ln76_reg_1572 == 1'd0) & (1'b0 == Layer2_Weights_stream_TVALID));
end

always @ (*) begin
    ap_block_state12_pp0_stage11_iter0 = ((icmp_ln76_reg_1572 == 1'd0) & (1'b0 == Layer2_Weights_stream_TVALID));
end

always @ (*) begin
    ap_block_state12_pp0_stage11_iter0_ignore_call276 = ((icmp_ln76_reg_1572 == 1'd0) & (1'b0 == Layer2_Weights_stream_TVALID));
end

always @ (*) begin
    ap_block_state13_pp0_stage12_iter0 = ((icmp_ln76_reg_1572 == 1'd0) & (1'b0 == Layer2_Weights_stream_TVALID));
end

always @ (*) begin
    ap_block_state13_pp0_stage12_iter0_ignore_call276 = ((icmp_ln76_reg_1572 == 1'd0) & (1'b0 == Layer2_Weights_stream_TVALID));
end

always @ (*) begin
    ap_block_state14_pp0_stage13_iter0 = ((icmp_ln76_reg_1572 == 1'd0) & (1'b0 == Layer2_Weights_stream_TVALID));
end

always @ (*) begin
    ap_block_state14_pp0_stage13_iter0_ignore_call276 = ((icmp_ln76_reg_1572 == 1'd0) & (1'b0 == Layer2_Weights_stream_TVALID));
end

always @ (*) begin
    ap_block_state15_pp0_stage14_iter0 = ((icmp_ln76_reg_1572 == 1'd0) & (1'b0 == Layer2_Weights_stream_TVALID));
end

always @ (*) begin
    ap_block_state15_pp0_stage14_iter0_ignore_call276 = ((icmp_ln76_reg_1572 == 1'd0) & (1'b0 == Layer2_Weights_stream_TVALID));
end

always @ (*) begin
    ap_block_state16_pp0_stage15_iter0 = ((icmp_ln76_reg_1572 == 1'd0) & (1'b0 == Layer2_Weights_stream_TVALID));
end

always @ (*) begin
    ap_block_state16_pp0_stage15_iter0_ignore_call276 = ((icmp_ln76_reg_1572 == 1'd0) & (1'b0 == Layer2_Weights_stream_TVALID));
end

always @ (*) begin
    ap_block_state17_pp0_stage16_iter0 = ((icmp_ln76_reg_1572 == 1'd0) & (1'b0 == Layer2_Weights_stream_TVALID));
end

always @ (*) begin
    ap_block_state17_pp0_stage16_iter0_ignore_call276 = ((icmp_ln76_reg_1572 == 1'd0) & (1'b0 == Layer2_Weights_stream_TVALID));
end

always @ (*) begin
    ap_block_state18_pp0_stage17_iter0 = ((icmp_ln76_reg_1572 == 1'd0) & (1'b0 == Layer2_Weights_stream_TVALID));
end

always @ (*) begin
    ap_block_state18_pp0_stage17_iter0_ignore_call276 = ((icmp_ln76_reg_1572 == 1'd0) & (1'b0 == Layer2_Weights_stream_TVALID));
end

always @ (*) begin
    ap_block_state19_pp0_stage18_iter0 = ((icmp_ln76_reg_1572 == 1'd0) & (1'b0 == Layer2_Weights_stream_TVALID));
end

always @ (*) begin
    ap_block_state19_pp0_stage18_iter0_ignore_call276 = ((icmp_ln76_reg_1572 == 1'd0) & (1'b0 == Layer2_Weights_stream_TVALID));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((1'b0 == Layer2_Weights_stream_TVALID) & (icmp_ln76_fu_593_p2 == 1'd0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call276 = ((1'b0 == Layer2_Weights_stream_TVALID) & (icmp_ln76_fu_593_p2 == 1'd0));
end

always @ (*) begin
    ap_block_state20_pp0_stage19_iter0 = ((icmp_ln76_reg_1572 == 1'd0) & (1'b0 == Layer2_Weights_stream_TVALID));
end

always @ (*) begin
    ap_block_state20_pp0_stage19_iter0_ignore_call276 = ((icmp_ln76_reg_1572 == 1'd0) & (1'b0 == Layer2_Weights_stream_TVALID));
end

always @ (*) begin
    ap_block_state21_pp0_stage20_iter0 = ((icmp_ln76_reg_1572 == 1'd0) & (1'b0 == Layer2_Weights_stream_TVALID));
end

always @ (*) begin
    ap_block_state21_pp0_stage20_iter0_ignore_call276 = ((icmp_ln76_reg_1572 == 1'd0) & (1'b0 == Layer2_Weights_stream_TVALID));
end

always @ (*) begin
    ap_block_state22_pp0_stage21_iter0 = ((icmp_ln76_reg_1572 == 1'd0) & (1'b0 == Layer2_Weights_stream_TVALID));
end

always @ (*) begin
    ap_block_state22_pp0_stage21_iter0_ignore_call276 = ((icmp_ln76_reg_1572 == 1'd0) & (1'b0 == Layer2_Weights_stream_TVALID));
end

always @ (*) begin
    ap_block_state23_pp0_stage22_iter0 = ((icmp_ln76_reg_1572 == 1'd0) & (1'b0 == Layer2_Weights_stream_TVALID));
end

always @ (*) begin
    ap_block_state23_pp0_stage22_iter0_ignore_call276 = ((icmp_ln76_reg_1572 == 1'd0) & (1'b0 == Layer2_Weights_stream_TVALID));
end

always @ (*) begin
    ap_block_state24_pp0_stage23_iter0 = ((icmp_ln76_reg_1572 == 1'd0) & (1'b0 == Layer2_Weights_stream_TVALID));
end

always @ (*) begin
    ap_block_state24_pp0_stage23_iter0_ignore_call276 = ((icmp_ln76_reg_1572 == 1'd0) & (1'b0 == Layer2_Weights_stream_TVALID));
end

always @ (*) begin
    ap_block_state25_pp0_stage24_iter0 = ((icmp_ln76_reg_1572 == 1'd0) & (1'b0 == Layer2_Weights_stream_TVALID));
end

always @ (*) begin
    ap_block_state25_pp0_stage24_iter0_ignore_call276 = ((icmp_ln76_reg_1572 == 1'd0) & (1'b0 == Layer2_Weights_stream_TVALID));
end

always @ (*) begin
    ap_block_state26_pp0_stage25_iter0 = ((icmp_ln76_reg_1572 == 1'd0) & (1'b0 == Layer2_Weights_stream_TVALID));
end

always @ (*) begin
    ap_block_state26_pp0_stage25_iter0_ignore_call276 = ((icmp_ln76_reg_1572 == 1'd0) & (1'b0 == Layer2_Weights_stream_TVALID));
end

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0 = ((icmp_ln76_reg_1572 == 1'd0) & (1'b0 == Layer2_Weights_stream_TVALID));
end

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0_ignore_call276 = ((icmp_ln76_reg_1572 == 1'd0) & (1'b0 == Layer2_Weights_stream_TVALID));
end

always @ (*) begin
    ap_block_state3_pp0_stage2_iter0 = ((icmp_ln76_reg_1572 == 1'd0) & (1'b0 == Layer2_Weights_stream_TVALID));
end

always @ (*) begin
    ap_block_state3_pp0_stage2_iter0_ignore_call276 = ((icmp_ln76_reg_1572 == 1'd0) & (1'b0 == Layer2_Weights_stream_TVALID));
end

always @ (*) begin
    ap_block_state4_pp0_stage3_iter0 = ((icmp_ln76_reg_1572 == 1'd0) & (1'b0 == Layer2_Weights_stream_TVALID));
end

always @ (*) begin
    ap_block_state4_pp0_stage3_iter0_ignore_call276 = ((icmp_ln76_reg_1572 == 1'd0) & (1'b0 == Layer2_Weights_stream_TVALID));
end

always @ (*) begin
    ap_block_state5_pp0_stage4_iter0 = ((icmp_ln76_reg_1572 == 1'd0) & (1'b0 == Layer2_Weights_stream_TVALID));
end

always @ (*) begin
    ap_block_state6_pp0_stage5_iter0 = ((icmp_ln76_reg_1572 == 1'd0) & (1'b0 == Layer2_Weights_stream_TVALID));
end

always @ (*) begin
    ap_block_state7_pp0_stage6_iter0 = ((icmp_ln76_reg_1572 == 1'd0) & (1'b0 == Layer2_Weights_stream_TVALID));
end

always @ (*) begin
    ap_block_state7_pp0_stage6_iter0_ignore_call276 = ((icmp_ln76_reg_1572 == 1'd0) & (1'b0 == Layer2_Weights_stream_TVALID));
end

always @ (*) begin
    ap_block_state8_pp0_stage7_iter0 = ((icmp_ln76_reg_1572 == 1'd0) & (1'b0 == Layer2_Weights_stream_TVALID));
end

always @ (*) begin
    ap_block_state8_pp0_stage7_iter0_ignore_call276 = ((icmp_ln76_reg_1572 == 1'd0) & (1'b0 == Layer2_Weights_stream_TVALID));
end

always @ (*) begin
    ap_block_state9_pp0_stage8_iter0 = ((icmp_ln76_reg_1572 == 1'd0) & (1'b0 == Layer2_Weights_stream_TVALID));
end

always @ (*) begin
    ap_block_state9_pp0_stage8_iter0_ignore_call276 = ((icmp_ln76_reg_1572 == 1'd0) & (1'b0 == Layer2_Weights_stream_TVALID));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage25;

assign bitcast_ln88_10_fu_1193_p1 = reg_481;

assign bitcast_ln88_11_fu_1212_p1 = reg_481;

assign bitcast_ln88_12_fu_1227_p1 = reg_481;

assign bitcast_ln88_13_fu_1241_p1 = reg_481;

assign bitcast_ln88_14_fu_1256_p1 = reg_481;

assign bitcast_ln88_15_fu_1270_p1 = reg_481;

assign bitcast_ln88_16_fu_1275_p1 = reg_481;

assign bitcast_ln88_17_fu_1289_p1 = reg_481;

assign bitcast_ln88_18_fu_1304_p1 = reg_481;

assign bitcast_ln88_19_fu_1318_p1 = reg_481;

assign bitcast_ln88_1_fu_879_p1 = reg_485;

assign bitcast_ln88_20_fu_1333_p1 = reg_481;

assign bitcast_ln88_21_fu_1347_p1 = reg_481;

assign bitcast_ln88_22_fu_1362_p1 = reg_481;

assign bitcast_ln88_23_fu_1376_p1 = reg_481;

assign bitcast_ln88_24_fu_1401_p1 = reg_481;

assign bitcast_ln88_2_fu_914_p1 = reg_481;

assign bitcast_ln88_3_fu_963_p1 = reg_481;

assign bitcast_ln88_4_fu_992_p1 = reg_481;

assign bitcast_ln88_5_fu_1031_p1 = reg_481;

assign bitcast_ln88_6_fu_1070_p1 = reg_481;

assign bitcast_ln88_7_fu_1108_p1 = reg_481;

assign bitcast_ln88_8_fu_1147_p1 = reg_481;

assign bitcast_ln88_9_fu_1170_p1 = reg_481;

assign bitcast_ln88_fu_824_p1 = reg_485;

assign empty_31_fu_678_p0 = empty_31_fu_678_p00;

assign empty_31_fu_678_p00 = select_ln77_fu_666_p3;

assign empty_31_fu_678_p1 = 8'd26;

assign empty_32_fu_684_p1 = empty_31_fu_678_p2[6:0];

assign empty_33_fu_1065_p2 = (empty_31_reg_1592 + 8'd52);

assign empty_34_fu_819_p2 = (empty_32_reg_1599 + 7'd13);

assign empty_35_fu_955_p2 = (empty_31_reg_1592 + 8'd26);

assign empty_36_fu_1026_p2 = (empty_31_reg_1592 + 8'd39);

assign grp_fu_1464_p0 = grp_fu_1464_p00;

assign grp_fu_1464_p00 = select_ln76_fu_1415_p3;

assign grp_fu_1464_p1 = 11'd25;

assign grp_fu_1464_p2 = grp_fu_1464_p20;

assign grp_fu_1464_p20 = select_ln73_1_reg_1581_pp0_iter3_reg;

assign grp_fu_163_p_ce = grp_fu_475_ce;

assign grp_fu_163_p_din0 = grp_fu_475_p0;

assign grp_fu_163_p_din1 = grp_fu_475_p1;

assign grp_fu_285_p_ce = grp_fu_459_ce;

assign grp_fu_285_p_din0 = grp_fu_459_p0;

assign grp_fu_285_p_din1 = grp_fu_459_p1;

assign grp_fu_285_p_opcode = 2'd0;

assign grp_fu_289_p_ce = grp_fu_463_ce;

assign grp_fu_289_p_din0 = grp_fu_463_p0;

assign grp_fu_289_p_din1 = grp_fu_463_p1;

assign grp_fu_550_p4 = conv_buff_q0;

assign grp_generic_tanh_double_s_fu_146_p_ce = grp_generic_tanh_double_s_fu_448_ap_ce;

assign grp_generic_tanh_double_s_fu_146_p_din1 = x_assign_reg_2208;

assign grp_generic_tanh_double_s_fu_146_p_start = grp_generic_tanh_double_s_fu_448_ap_start_reg;

assign grp_generic_tanh_double_s_fu_448_ap_ready = grp_generic_tanh_double_s_fu_146_p_ready;

assign icmp_ln76_fu_593_p2 = ((ap_sig_allocacmp_indvar_flatten12_load == 11'd1250) ? 1'b1 : 1'b0);

assign icmp_ln77_fu_614_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 6'd25) ? 1'b1 : 1'b0);

assign icmp_ln78_fu_634_p2 = ((ap_sig_allocacmp_k_load == 3'd5) ? 1'b1 : 1'b0);

assign or_ln73_fu_652_p2 = (icmp_ln77_fu_614_p2 | and_ln73_fu_640_p2);

assign or_ln87_fu_711_p2 = (tmp_8_fu_688_p3 | 4'd1);

assign p_0_fu_1391_p4 = conv_buff_q0;

assign p_10_fu_1198_p4 = conv_buff_q0;

assign p_11_fu_1217_p4 = conv_buff_q0;

assign p_12_fu_1232_p4 = conv_buff_q0;

assign p_13_fu_1246_p4 = conv_buff_q0;

assign p_14_fu_1261_p4 = conv_buff_q0;

assign p_16_fu_1280_p4 = conv_buff_q0;

assign p_17_fu_1294_p4 = conv_buff_q0;

assign p_18_fu_1309_p4 = conv_buff_q0;

assign p_19_fu_1323_p4 = conv_buff_q0;

assign p_1_fu_884_p4 = conv_buff_q0;

assign p_20_fu_1338_p4 = conv_buff_q0;

assign p_21_fu_1352_p4 = conv_buff_q0;

assign p_22_fu_1367_p4 = conv_buff_q0;

assign p_23_fu_1381_p4 = conv_buff_q0;

assign p_2_fu_922_p4 = conv_buff_q0;

assign p_4_fu_997_p4 = conv_buff_q0;

assign p_5_fu_1036_p4 = conv_buff_q0;

assign p_6_fu_1075_p4 = conv_buff_q0;

assign p_8_fu_1152_p4 = conv_buff_q0;

assign p_9_fu_1175_p4 = conv_buff_q0;

assign p_cast6_fu_868_p1 = empty_34_reg_1660;

assign p_shl_fu_1437_p3 = {{select_ln77_reg_1586_pp0_iter3_reg}, {2'd0}};

assign select_ln73_1_fu_658_p3 = ((or_ln73_fu_652_p2[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_k_load);

assign select_ln73_fu_620_p3 = ((icmp_ln77_fu_614_p2[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_j_load);

assign select_ln76_fu_1415_p3 = ((icmp_ln77_reg_1576_pp0_iter3_reg[0:0] == 1'b1) ? add_ln76_1_fu_1409_p2 : i_fu_128);

assign select_ln77_1_fu_744_p3 = ((icmp_ln77_fu_614_p2[0:0] == 1'b1) ? 6'd1 : add_ln77_1_fu_738_p2);

assign select_ln77_fu_666_p3 = ((and_ln73_fu_640_p2[0:0] == 1'b1) ? add_ln77_fu_646_p2 : select_ln73_fu_620_p3);

assign somme_fu_871_p1 = reg_481;

assign tmp_8_fu_688_p3 = {{select_ln73_1_fu_658_p3}, {1'd0}};

assign xor_ln73_fu_628_p2 = (icmp_ln77_fu_614_p2 ^ 1'd1);

assign zext_ln77_1_fu_1434_p1 = select_ln77_reg_1586_pp0_iter3_reg;

assign zext_ln87_10_fu_805_p1 = add_ln87_4_fu_800_p2;

assign zext_ln87_11_fu_814_p1 = add_ln87_5_fu_809_p2;

assign zext_ln87_12_fu_932_p1 = add_ln87_6_reg_1676;

assign zext_ln87_13_fu_844_p1 = add_ln87_6_fu_839_p2;

assign zext_ln87_14_fu_853_p1 = add_ln87_7_fu_848_p2;

assign zext_ln87_15_fu_863_p1 = add_ln87_8_fu_858_p2;

assign zext_ln87_16_fu_900_p1 = add_ln87_9_fu_894_p2;

assign zext_ln87_17_fu_909_p1 = add_ln87_10_fu_905_p2;

assign zext_ln87_18_fu_940_p1 = add_ln87_11_fu_935_p2;

assign zext_ln87_19_fu_950_p1 = add_ln87_12_fu_945_p2;

assign zext_ln87_1_fu_696_p1 = tmp_8_fu_688_p3;

assign zext_ln87_20_fu_974_p1 = add_ln87_13_fu_968_p2;

assign zext_ln87_21_fu_984_p1 = add_ln87_14_fu_979_p2;

assign zext_ln87_22_fu_1012_p1 = add_ln87_15_fu_1007_p2;

assign zext_ln87_23_fu_1021_p1 = add_ln87_16_fu_1017_p2;

assign zext_ln87_24_fu_1050_p1 = add_ln87_17_fu_1046_p2;

assign zext_ln87_25_fu_1060_p1 = add_ln87_18_fu_1055_p2;

assign zext_ln87_26_fu_1089_p1 = add_ln87_19_fu_1085_p2;

assign zext_ln87_27_fu_1098_p1 = add_ln87_20_fu_1094_p2;

assign zext_ln87_28_fu_1117_p1 = add_ln87_21_fu_1113_p2;

assign zext_ln87_29_fu_1126_p1 = add_ln87_22_fu_1122_p2;

assign zext_ln87_2_fu_706_p1 = add_ln87_fu_700_p2;

assign zext_ln87_30_fu_1162_p1 = add_ln87_23_reg_1908;

assign zext_ln87_31_fu_1166_p1 = add_ln87_24_reg_1913;

assign zext_ln87_32_fu_1185_p1 = add_ln87_25_reg_1883;

assign zext_ln87_33_fu_1189_p1 = add_ln87_26_reg_1918;

assign zext_ln87_34_fu_1208_p1 = add_ln87_27_reg_1923;

assign zext_ln87_3_fu_876_p1 = or_ln87_reg_1625;

assign zext_ln87_4_fu_717_p1 = or_ln87_fu_711_p2;

assign zext_ln87_5_fu_727_p1 = add_ln87_1_fu_721_p2;

assign zext_ln87_6_fu_989_p1 = add_ln87_2_reg_1635;

assign zext_ln87_7_fu_786_p1 = add_ln87_2_fu_781_p2;

assign zext_ln87_8_fu_795_p1 = add_ln87_3_fu_790_p2;

assign zext_ln87_9_fu_919_p1 = add_ln87_4_reg_1650;

assign zext_ln87_fu_960_p1 = tmp_8_reg_1607;

assign zext_ln91_1_fu_1459_p1 = add_ln91_fu_1454_p2;

assign zext_ln91_fu_1450_p1 = add_ln91_1_fu_1444_p2;

always @ (posedge ap_clk) begin
    tmp_8_reg_1607[0] <= 1'b0;
    zext_ln87_1_reg_1615[0] <= 1'b0;
    zext_ln87_1_reg_1615[6:4] <= 3'b000;
    or_ln87_reg_1625[0] <= 1'b1;
    add_ln87_2_reg_1635[0] <= 1'b0;
    zext_ln87_7_reg_1640[0] <= 1'b0;
    zext_ln87_7_reg_1640[6:4] <= 3'b000;
    add_ln87_4_reg_1650[0] <= 1'b1;
    add_ln87_6_reg_1676[0] <= 1'b0;
    p_cast6_reg_1691[7] <= 1'b0;
    zext_ln87_3_reg_1702[0] <= 1'b1;
    zext_ln87_3_reg_1702[7:4] <= 4'b0000;
    zext_ln87_9_reg_1734[0] <= 1'b1;
    zext_ln87_9_reg_1734[7:4] <= 4'b0000;
    zext_ln87_12_reg_1746[0] <= 1'b0;
    zext_ln87_12_reg_1746[7:4] <= 4'b0000;
    zext_ln87_reg_1770[0] <= 1'b0;
    zext_ln87_reg_1770[7:4] <= 4'b0000;
    zext_ln87_6_reg_1791[0] <= 1'b0;
    zext_ln87_6_reg_1791[7:4] <= 4'b0000;
end

endmodule //Lenet_HW_calculateLayer3
