static inline unsigned int serial_in(struct uart_omap_port *up, int offset)\r\n{\r\noffset <<= up->port.regshift;\r\nreturn readw(up->port.membase + offset);\r\n}\r\nstatic inline void serial_out(struct uart_omap_port *up, int offset, int value)\r\n{\r\noffset <<= up->port.regshift;\r\nwritew(value, up->port.membase + offset);\r\n}\r\nstatic inline void serial_omap_clear_fifos(struct uart_omap_port *up)\r\n{\r\nserial_out(up, UART_FCR, UART_FCR_ENABLE_FIFO);\r\nserial_out(up, UART_FCR, UART_FCR_ENABLE_FIFO |\r\nUART_FCR_CLEAR_RCVR | UART_FCR_CLEAR_XMIT);\r\nserial_out(up, UART_FCR, 0);\r\n}\r\nstatic unsigned int\r\nserial_omap_get_divisor(struct uart_port *port, unsigned int baud)\r\n{\r\nunsigned int divisor;\r\nif (baud > OMAP_MODE13X_SPEED && baud != 3000000)\r\ndivisor = 13;\r\nelse\r\ndivisor = 16;\r\nreturn port->uartclk/(baud * divisor);\r\n}\r\nstatic void serial_omap_stop_rxdma(struct uart_omap_port *up)\r\n{\r\nif (up->uart_dma.rx_dma_used) {\r\ndel_timer(&up->uart_dma.rx_timer);\r\nomap_stop_dma(up->uart_dma.rx_dma_channel);\r\nomap_free_dma(up->uart_dma.rx_dma_channel);\r\nup->uart_dma.rx_dma_channel = OMAP_UART_DMA_CH_FREE;\r\nup->uart_dma.rx_dma_used = false;\r\npm_runtime_mark_last_busy(&up->pdev->dev);\r\npm_runtime_put_autosuspend(&up->pdev->dev);\r\n}\r\n}\r\nstatic void serial_omap_enable_ms(struct uart_port *port)\r\n{\r\nstruct uart_omap_port *up = (struct uart_omap_port *)port;\r\ndev_dbg(up->port.dev, "serial_omap_enable_ms+%d\n", up->port.line);\r\npm_runtime_get_sync(&up->pdev->dev);\r\nup->ier |= UART_IER_MSI;\r\nserial_out(up, UART_IER, up->ier);\r\npm_runtime_put(&up->pdev->dev);\r\n}\r\nstatic void serial_omap_stop_tx(struct uart_port *port)\r\n{\r\nstruct uart_omap_port *up = (struct uart_omap_port *)port;\r\nstruct omap_uart_port_info *pdata = up->pdev->dev.platform_data;\r\nif (up->use_dma &&\r\nup->uart_dma.tx_dma_channel != OMAP_UART_DMA_CH_FREE) {\r\nif (omap_get_dma_active_status(up->uart_dma.tx_dma_channel))\r\nreturn;\r\nomap_stop_dma(up->uart_dma.tx_dma_channel);\r\nomap_free_dma(up->uart_dma.tx_dma_channel);\r\nup->uart_dma.tx_dma_channel = OMAP_UART_DMA_CH_FREE;\r\npm_runtime_mark_last_busy(&up->pdev->dev);\r\npm_runtime_put_autosuspend(&up->pdev->dev);\r\n}\r\npm_runtime_get_sync(&up->pdev->dev);\r\nif (up->ier & UART_IER_THRI) {\r\nup->ier &= ~UART_IER_THRI;\r\nserial_out(up, UART_IER, up->ier);\r\n}\r\nif (!up->use_dma && pdata && pdata->set_forceidle)\r\npdata->set_forceidle(up->pdev);\r\npm_runtime_mark_last_busy(&up->pdev->dev);\r\npm_runtime_put_autosuspend(&up->pdev->dev);\r\n}\r\nstatic void serial_omap_stop_rx(struct uart_port *port)\r\n{\r\nstruct uart_omap_port *up = (struct uart_omap_port *)port;\r\npm_runtime_get_sync(&up->pdev->dev);\r\nif (up->use_dma)\r\nserial_omap_stop_rxdma(up);\r\nup->ier &= ~UART_IER_RLSI;\r\nup->port.read_status_mask &= ~UART_LSR_DR;\r\nserial_out(up, UART_IER, up->ier);\r\npm_runtime_mark_last_busy(&up->pdev->dev);\r\npm_runtime_put_autosuspend(&up->pdev->dev);\r\n}\r\nstatic inline void receive_chars(struct uart_omap_port *up,\r\nunsigned int *status)\r\n{\r\nstruct tty_struct *tty = up->port.state->port.tty;\r\nunsigned int flag, lsr = *status;\r\nunsigned char ch = 0;\r\nint max_count = 256;\r\ndo {\r\nif (likely(lsr & UART_LSR_DR))\r\nch = serial_in(up, UART_RX);\r\nflag = TTY_NORMAL;\r\nup->port.icount.rx++;\r\nif (unlikely(lsr & UART_LSR_BRK_ERROR_BITS)) {\r\nif (lsr & UART_LSR_BI) {\r\nlsr &= ~(UART_LSR_FE | UART_LSR_PE);\r\nup->port.icount.brk++;\r\nif (uart_handle_break(&up->port))\r\ngoto ignore_char;\r\n} else if (lsr & UART_LSR_PE) {\r\nup->port.icount.parity++;\r\n} else if (lsr & UART_LSR_FE) {\r\nup->port.icount.frame++;\r\n}\r\nif (lsr & UART_LSR_OE)\r\nup->port.icount.overrun++;\r\nlsr &= up->port.read_status_mask;\r\n#ifdef CONFIG_SERIAL_OMAP_CONSOLE\r\nif (up->port.line == up->port.cons->index) {\r\nlsr |= up->lsr_break_flag;\r\n}\r\n#endif\r\nif (lsr & UART_LSR_BI)\r\nflag = TTY_BREAK;\r\nelse if (lsr & UART_LSR_PE)\r\nflag = TTY_PARITY;\r\nelse if (lsr & UART_LSR_FE)\r\nflag = TTY_FRAME;\r\n}\r\nif (uart_handle_sysrq_char(&up->port, ch))\r\ngoto ignore_char;\r\nuart_insert_char(&up->port, lsr, UART_LSR_OE, ch, flag);\r\nignore_char:\r\nlsr = serial_in(up, UART_LSR);\r\n} while ((lsr & (UART_LSR_DR | UART_LSR_BI)) && (max_count-- > 0));\r\nspin_unlock(&up->port.lock);\r\ntty_flip_buffer_push(tty);\r\nspin_lock(&up->port.lock);\r\n}\r\nstatic void transmit_chars(struct uart_omap_port *up)\r\n{\r\nstruct circ_buf *xmit = &up->port.state->xmit;\r\nint count;\r\nif (up->port.x_char) {\r\nserial_out(up, UART_TX, up->port.x_char);\r\nup->port.icount.tx++;\r\nup->port.x_char = 0;\r\nreturn;\r\n}\r\nif (uart_circ_empty(xmit) || uart_tx_stopped(&up->port)) {\r\nserial_omap_stop_tx(&up->port);\r\nreturn;\r\n}\r\ncount = up->port.fifosize / 4;\r\ndo {\r\nserial_out(up, UART_TX, xmit->buf[xmit->tail]);\r\nxmit->tail = (xmit->tail + 1) & (UART_XMIT_SIZE - 1);\r\nup->port.icount.tx++;\r\nif (uart_circ_empty(xmit))\r\nbreak;\r\n} while (--count > 0);\r\nif (uart_circ_chars_pending(xmit) < WAKEUP_CHARS)\r\nuart_write_wakeup(&up->port);\r\nif (uart_circ_empty(xmit))\r\nserial_omap_stop_tx(&up->port);\r\n}\r\nstatic inline void serial_omap_enable_ier_thri(struct uart_omap_port *up)\r\n{\r\nif (!(up->ier & UART_IER_THRI)) {\r\nup->ier |= UART_IER_THRI;\r\nserial_out(up, UART_IER, up->ier);\r\n}\r\n}\r\nstatic void serial_omap_start_tx(struct uart_port *port)\r\n{\r\nstruct uart_omap_port *up = (struct uart_omap_port *)port;\r\nstruct omap_uart_port_info *pdata = up->pdev->dev.platform_data;\r\nstruct circ_buf *xmit;\r\nunsigned int start;\r\nint ret = 0;\r\nif (!up->use_dma) {\r\npm_runtime_get_sync(&up->pdev->dev);\r\nserial_omap_enable_ier_thri(up);\r\nif (pdata && pdata->set_noidle)\r\npdata->set_noidle(up->pdev);\r\npm_runtime_mark_last_busy(&up->pdev->dev);\r\npm_runtime_put_autosuspend(&up->pdev->dev);\r\nreturn;\r\n}\r\nif (up->uart_dma.tx_dma_used)\r\nreturn;\r\nxmit = &up->port.state->xmit;\r\nif (up->uart_dma.tx_dma_channel == OMAP_UART_DMA_CH_FREE) {\r\npm_runtime_get_sync(&up->pdev->dev);\r\nret = omap_request_dma(up->uart_dma.uart_dma_tx,\r\n"UART Tx DMA",\r\n(void *)uart_tx_dma_callback, up,\r\n&(up->uart_dma.tx_dma_channel));\r\nif (ret < 0) {\r\nserial_omap_enable_ier_thri(up);\r\nreturn;\r\n}\r\n}\r\nspin_lock(&(up->uart_dma.tx_lock));\r\nup->uart_dma.tx_dma_used = true;\r\nspin_unlock(&(up->uart_dma.tx_lock));\r\nstart = up->uart_dma.tx_buf_dma_phys +\r\n(xmit->tail & (UART_XMIT_SIZE - 1));\r\nup->uart_dma.tx_buf_size = uart_circ_chars_pending(xmit);\r\nif (start + up->uart_dma.tx_buf_size >=\r\nup->uart_dma.tx_buf_dma_phys + UART_XMIT_SIZE)\r\nup->uart_dma.tx_buf_size =\r\n(up->uart_dma.tx_buf_dma_phys +\r\nUART_XMIT_SIZE) - start;\r\nomap_set_dma_dest_params(up->uart_dma.tx_dma_channel, 0,\r\nOMAP_DMA_AMODE_CONSTANT,\r\nup->uart_dma.uart_base, 0, 0);\r\nomap_set_dma_src_params(up->uart_dma.tx_dma_channel, 0,\r\nOMAP_DMA_AMODE_POST_INC, start, 0, 0);\r\nomap_set_dma_transfer_params(up->uart_dma.tx_dma_channel,\r\nOMAP_DMA_DATA_TYPE_S8,\r\nup->uart_dma.tx_buf_size, 1,\r\nOMAP_DMA_SYNC_ELEMENT,\r\nup->uart_dma.uart_dma_tx, 0);\r\nomap_start_dma(up->uart_dma.tx_dma_channel);\r\n}\r\nstatic unsigned int check_modem_status(struct uart_omap_port *up)\r\n{\r\nunsigned int status;\r\nstatus = serial_in(up, UART_MSR);\r\nstatus |= up->msr_saved_flags;\r\nup->msr_saved_flags = 0;\r\nif ((status & UART_MSR_ANY_DELTA) == 0)\r\nreturn status;\r\nif (status & UART_MSR_ANY_DELTA && up->ier & UART_IER_MSI &&\r\nup->port.state != NULL) {\r\nif (status & UART_MSR_TERI)\r\nup->port.icount.rng++;\r\nif (status & UART_MSR_DDSR)\r\nup->port.icount.dsr++;\r\nif (status & UART_MSR_DDCD)\r\nuart_handle_dcd_change\r\n(&up->port, status & UART_MSR_DCD);\r\nif (status & UART_MSR_DCTS)\r\nuart_handle_cts_change\r\n(&up->port, status & UART_MSR_CTS);\r\nwake_up_interruptible(&up->port.state->port.delta_msr_wait);\r\n}\r\nreturn status;\r\n}\r\nstatic inline irqreturn_t serial_omap_irq(int irq, void *dev_id)\r\n{\r\nstruct uart_omap_port *up = dev_id;\r\nunsigned int iir, lsr;\r\nunsigned long flags;\r\npm_runtime_get_sync(&up->pdev->dev);\r\niir = serial_in(up, UART_IIR);\r\nif (iir & UART_IIR_NO_INT) {\r\npm_runtime_mark_last_busy(&up->pdev->dev);\r\npm_runtime_put_autosuspend(&up->pdev->dev);\r\nreturn IRQ_NONE;\r\n}\r\nspin_lock_irqsave(&up->port.lock, flags);\r\nlsr = serial_in(up, UART_LSR);\r\nif (iir & UART_IIR_RLSI) {\r\nif (!up->use_dma) {\r\nif (lsr & UART_LSR_DR)\r\nreceive_chars(up, &lsr);\r\n} else {\r\nup->ier &= ~(UART_IER_RDI | UART_IER_RLSI);\r\nserial_out(up, UART_IER, up->ier);\r\nif ((serial_omap_start_rxdma(up) != 0) &&\r\n(lsr & UART_LSR_DR))\r\nreceive_chars(up, &lsr);\r\n}\r\n}\r\ncheck_modem_status(up);\r\nif ((lsr & UART_LSR_THRE) && (iir & UART_IIR_THRI))\r\ntransmit_chars(up);\r\nspin_unlock_irqrestore(&up->port.lock, flags);\r\npm_runtime_mark_last_busy(&up->pdev->dev);\r\npm_runtime_put_autosuspend(&up->pdev->dev);\r\nup->port_activity = jiffies;\r\nreturn IRQ_HANDLED;\r\n}\r\nstatic unsigned int serial_omap_tx_empty(struct uart_port *port)\r\n{\r\nstruct uart_omap_port *up = (struct uart_omap_port *)port;\r\nunsigned long flags = 0;\r\nunsigned int ret = 0;\r\npm_runtime_get_sync(&up->pdev->dev);\r\ndev_dbg(up->port.dev, "serial_omap_tx_empty+%d\n", up->port.line);\r\nspin_lock_irqsave(&up->port.lock, flags);\r\nret = serial_in(up, UART_LSR) & UART_LSR_TEMT ? TIOCSER_TEMT : 0;\r\nspin_unlock_irqrestore(&up->port.lock, flags);\r\npm_runtime_put(&up->pdev->dev);\r\nreturn ret;\r\n}\r\nstatic unsigned int serial_omap_get_mctrl(struct uart_port *port)\r\n{\r\nstruct uart_omap_port *up = (struct uart_omap_port *)port;\r\nunsigned int status;\r\nunsigned int ret = 0;\r\npm_runtime_get_sync(&up->pdev->dev);\r\nstatus = check_modem_status(up);\r\npm_runtime_put(&up->pdev->dev);\r\ndev_dbg(up->port.dev, "serial_omap_get_mctrl+%d\n", up->port.line);\r\nif (status & UART_MSR_DCD)\r\nret |= TIOCM_CAR;\r\nif (status & UART_MSR_RI)\r\nret |= TIOCM_RNG;\r\nif (status & UART_MSR_DSR)\r\nret |= TIOCM_DSR;\r\nif (status & UART_MSR_CTS)\r\nret |= TIOCM_CTS;\r\nreturn ret;\r\n}\r\nstatic void serial_omap_set_mctrl(struct uart_port *port, unsigned int mctrl)\r\n{\r\nstruct uart_omap_port *up = (struct uart_omap_port *)port;\r\nunsigned char mcr = 0;\r\ndev_dbg(up->port.dev, "serial_omap_set_mctrl+%d\n", up->port.line);\r\nif (mctrl & TIOCM_RTS)\r\nmcr |= UART_MCR_RTS;\r\nif (mctrl & TIOCM_DTR)\r\nmcr |= UART_MCR_DTR;\r\nif (mctrl & TIOCM_OUT1)\r\nmcr |= UART_MCR_OUT1;\r\nif (mctrl & TIOCM_OUT2)\r\nmcr |= UART_MCR_OUT2;\r\nif (mctrl & TIOCM_LOOP)\r\nmcr |= UART_MCR_LOOP;\r\npm_runtime_get_sync(&up->pdev->dev);\r\nup->mcr = serial_in(up, UART_MCR);\r\nup->mcr |= mcr;\r\nserial_out(up, UART_MCR, up->mcr);\r\npm_runtime_put(&up->pdev->dev);\r\n}\r\nstatic void serial_omap_break_ctl(struct uart_port *port, int break_state)\r\n{\r\nstruct uart_omap_port *up = (struct uart_omap_port *)port;\r\nunsigned long flags = 0;\r\ndev_dbg(up->port.dev, "serial_omap_break_ctl+%d\n", up->port.line);\r\npm_runtime_get_sync(&up->pdev->dev);\r\nspin_lock_irqsave(&up->port.lock, flags);\r\nif (break_state == -1)\r\nup->lcr |= UART_LCR_SBC;\r\nelse\r\nup->lcr &= ~UART_LCR_SBC;\r\nserial_out(up, UART_LCR, up->lcr);\r\nspin_unlock_irqrestore(&up->port.lock, flags);\r\npm_runtime_put(&up->pdev->dev);\r\n}\r\nstatic int serial_omap_startup(struct uart_port *port)\r\n{\r\nstruct uart_omap_port *up = (struct uart_omap_port *)port;\r\nunsigned long flags = 0;\r\nint retval;\r\nretval = request_irq(up->port.irq, serial_omap_irq, up->port.irqflags,\r\nup->name, up);\r\nif (retval)\r\nreturn retval;\r\ndev_dbg(up->port.dev, "serial_omap_startup+%d\n", up->port.line);\r\npm_runtime_get_sync(&up->pdev->dev);\r\nserial_omap_clear_fifos(up);\r\nserial_out(up, UART_MCR, UART_MCR_RTS);\r\n(void) serial_in(up, UART_LSR);\r\nif (serial_in(up, UART_LSR) & UART_LSR_DR)\r\n(void) serial_in(up, UART_RX);\r\n(void) serial_in(up, UART_IIR);\r\n(void) serial_in(up, UART_MSR);\r\nserial_out(up, UART_LCR, UART_LCR_WLEN8);\r\nspin_lock_irqsave(&up->port.lock, flags);\r\nup->port.mctrl |= TIOCM_OUT2;\r\nserial_omap_set_mctrl(&up->port, up->port.mctrl);\r\nspin_unlock_irqrestore(&up->port.lock, flags);\r\nup->msr_saved_flags = 0;\r\nif (up->use_dma) {\r\nfree_page((unsigned long)up->port.state->xmit.buf);\r\nup->port.state->xmit.buf = dma_alloc_coherent(NULL,\r\nUART_XMIT_SIZE,\r\n(dma_addr_t *)&(up->uart_dma.tx_buf_dma_phys),\r\n0);\r\ninit_timer(&(up->uart_dma.rx_timer));\r\nup->uart_dma.rx_timer.function = serial_omap_rxdma_poll;\r\nup->uart_dma.rx_timer.data = up->port.line;\r\nup->uart_dma.rx_buf = dma_alloc_coherent(NULL,\r\nup->uart_dma.rx_buf_size,\r\n(dma_addr_t *)&(up->uart_dma.rx_buf_dma_phys), 0);\r\n}\r\nup->ier = UART_IER_RLSI | UART_IER_RDI;\r\nserial_out(up, UART_IER, up->ier);\r\nserial_out(up, UART_OMAP_WER, OMAP_UART_WER_MOD_WKUP);\r\npm_runtime_mark_last_busy(&up->pdev->dev);\r\npm_runtime_put_autosuspend(&up->pdev->dev);\r\nup->port_activity = jiffies;\r\nreturn 0;\r\n}\r\nstatic void serial_omap_shutdown(struct uart_port *port)\r\n{\r\nstruct uart_omap_port *up = (struct uart_omap_port *)port;\r\nunsigned long flags = 0;\r\ndev_dbg(up->port.dev, "serial_omap_shutdown+%d\n", up->port.line);\r\npm_runtime_get_sync(&up->pdev->dev);\r\nup->ier = 0;\r\nserial_out(up, UART_IER, 0);\r\nspin_lock_irqsave(&up->port.lock, flags);\r\nup->port.mctrl &= ~TIOCM_OUT2;\r\nserial_omap_set_mctrl(&up->port, up->port.mctrl);\r\nspin_unlock_irqrestore(&up->port.lock, flags);\r\nserial_out(up, UART_LCR, serial_in(up, UART_LCR) & ~UART_LCR_SBC);\r\nserial_omap_clear_fifos(up);\r\nif (serial_in(up, UART_LSR) & UART_LSR_DR)\r\n(void) serial_in(up, UART_RX);\r\nif (up->use_dma) {\r\ndma_free_coherent(up->port.dev,\r\nUART_XMIT_SIZE, up->port.state->xmit.buf,\r\nup->uart_dma.tx_buf_dma_phys);\r\nup->port.state->xmit.buf = NULL;\r\nserial_omap_stop_rx(port);\r\ndma_free_coherent(up->port.dev,\r\nup->uart_dma.rx_buf_size, up->uart_dma.rx_buf,\r\nup->uart_dma.rx_buf_dma_phys);\r\nup->uart_dma.rx_buf = NULL;\r\n}\r\npm_runtime_put(&up->pdev->dev);\r\nfree_irq(up->port.irq, up);\r\n}\r\nstatic inline void\r\nserial_omap_configure_xonxoff\r\n(struct uart_omap_port *up, struct ktermios *termios)\r\n{\r\nup->lcr = serial_in(up, UART_LCR);\r\nserial_out(up, UART_LCR, UART_LCR_CONF_MODE_B);\r\nup->efr = serial_in(up, UART_EFR);\r\nserial_out(up, UART_EFR, up->efr & ~UART_EFR_ECB);\r\nserial_out(up, UART_XON1, termios->c_cc[VSTART]);\r\nserial_out(up, UART_XOFF1, termios->c_cc[VSTOP]);\r\nup->efr &= OMAP_UART_SW_CLR;\r\nif (termios->c_iflag & IXON)\r\nup->efr |= OMAP_UART_SW_TX;\r\nif (termios->c_iflag & IXOFF)\r\nup->efr |= OMAP_UART_SW_RX;\r\nserial_out(up, UART_EFR, up->efr | UART_EFR_ECB);\r\nserial_out(up, UART_LCR, UART_LCR_CONF_MODE_A);\r\nup->mcr = serial_in(up, UART_MCR);\r\nif (termios->c_iflag & IXANY)\r\nup->mcr |= UART_MCR_XONANY;\r\nserial_out(up, UART_MCR, up->mcr | UART_MCR_TCRTLR);\r\nserial_out(up, UART_LCR, UART_LCR_CONF_MODE_B);\r\nserial_out(up, UART_TI752_TCR, OMAP_UART_TCR_TRIG);\r\nserial_out(up, UART_EFR, up->efr | UART_EFR_SCD);\r\nserial_out(up, UART_LCR, UART_LCR_CONF_MODE_A);\r\nserial_out(up, UART_MCR, up->mcr & ~UART_MCR_TCRTLR);\r\nserial_out(up, UART_LCR, up->lcr);\r\n}\r\nstatic void serial_omap_uart_qos_work(struct work_struct *work)\r\n{\r\nstruct uart_omap_port *up = container_of(work, struct uart_omap_port,\r\nqos_work);\r\npm_qos_update_request(&up->pm_qos_request, up->latency);\r\n}\r\nstatic void\r\nserial_omap_set_termios(struct uart_port *port, struct ktermios *termios,\r\nstruct ktermios *old)\r\n{\r\nstruct uart_omap_port *up = (struct uart_omap_port *)port;\r\nunsigned char cval = 0;\r\nunsigned char efr = 0;\r\nunsigned long flags = 0;\r\nunsigned int baud, quot;\r\nswitch (termios->c_cflag & CSIZE) {\r\ncase CS5:\r\ncval = UART_LCR_WLEN5;\r\nbreak;\r\ncase CS6:\r\ncval = UART_LCR_WLEN6;\r\nbreak;\r\ncase CS7:\r\ncval = UART_LCR_WLEN7;\r\nbreak;\r\ndefault:\r\ncase CS8:\r\ncval = UART_LCR_WLEN8;\r\nbreak;\r\n}\r\nif (termios->c_cflag & CSTOPB)\r\ncval |= UART_LCR_STOP;\r\nif (termios->c_cflag & PARENB)\r\ncval |= UART_LCR_PARITY;\r\nif (!(termios->c_cflag & PARODD))\r\ncval |= UART_LCR_EPAR;\r\nbaud = uart_get_baud_rate(port, termios, old, 0, port->uartclk/13);\r\nquot = serial_omap_get_divisor(port, baud);\r\nup->calc_latency = (USEC_PER_SEC * up->port.fifosize) / (baud / 8);\r\nup->latency = up->calc_latency;\r\nschedule_work(&up->qos_work);\r\nup->dll = quot & 0xff;\r\nup->dlh = quot >> 8;\r\nup->mdr1 = UART_OMAP_MDR1_DISABLE;\r\nup->fcr = UART_FCR_R_TRIG_01 | UART_FCR_T_TRIG_01 |\r\nUART_FCR_ENABLE_FIFO;\r\nif (up->use_dma)\r\nup->fcr |= UART_FCR_DMA_SELECT;\r\npm_runtime_get_sync(&up->pdev->dev);\r\nspin_lock_irqsave(&up->port.lock, flags);\r\nuart_update_timeout(port, termios->c_cflag, baud);\r\nup->port.read_status_mask = UART_LSR_OE | UART_LSR_THRE | UART_LSR_DR;\r\nif (termios->c_iflag & INPCK)\r\nup->port.read_status_mask |= UART_LSR_FE | UART_LSR_PE;\r\nif (termios->c_iflag & (BRKINT | PARMRK))\r\nup->port.read_status_mask |= UART_LSR_BI;\r\nup->port.ignore_status_mask = 0;\r\nif (termios->c_iflag & IGNPAR)\r\nup->port.ignore_status_mask |= UART_LSR_PE | UART_LSR_FE;\r\nif (termios->c_iflag & IGNBRK) {\r\nup->port.ignore_status_mask |= UART_LSR_BI;\r\nif (termios->c_iflag & IGNPAR)\r\nup->port.ignore_status_mask |= UART_LSR_OE;\r\n}\r\nif ((termios->c_cflag & CREAD) == 0)\r\nup->port.ignore_status_mask |= UART_LSR_DR;\r\nup->ier &= ~UART_IER_MSI;\r\nif (UART_ENABLE_MS(&up->port, termios->c_cflag))\r\nup->ier |= UART_IER_MSI;\r\nserial_out(up, UART_IER, up->ier);\r\nserial_out(up, UART_LCR, cval);\r\nup->lcr = cval;\r\nup->scr = OMAP_UART_SCR_TX_EMPTY;\r\nserial_out(up, UART_LCR, UART_LCR_CONF_MODE_A);\r\nserial_out(up, UART_DLL, 0);\r\nserial_out(up, UART_DLM, 0);\r\nserial_out(up, UART_LCR, 0);\r\nserial_out(up, UART_LCR, UART_LCR_CONF_MODE_B);\r\nup->efr = serial_in(up, UART_EFR);\r\nserial_out(up, UART_EFR, up->efr | UART_EFR_ECB);\r\nserial_out(up, UART_LCR, UART_LCR_CONF_MODE_A);\r\nup->mcr = serial_in(up, UART_MCR);\r\nserial_out(up, UART_MCR, up->mcr | UART_MCR_TCRTLR);\r\nup->scr |= OMAP_UART_SCR_RX_TRIG_GRANU1_MASK;\r\nif (up->use_dma) {\r\nserial_out(up, UART_TI752_TLR, 0);\r\nup->scr |= UART_FCR_TRIGGER_4;\r\n} else {\r\nup->fcr &= ~OMAP_UART_FCR_RX_FIFO_TRIG_MASK;\r\nup->fcr |= (0x1 << OMAP_UART_FCR_RX_FIFO_TRIG_SHIFT);\r\n}\r\nserial_out(up, UART_FCR, up->fcr);\r\nserial_out(up, UART_LCR, UART_LCR_CONF_MODE_B);\r\nserial_out(up, UART_OMAP_SCR, up->scr);\r\nserial_out(up, UART_EFR, up->efr);\r\nserial_out(up, UART_LCR, UART_LCR_CONF_MODE_A);\r\nserial_out(up, UART_MCR, up->mcr);\r\nif (up->errata & UART_ERRATA_i202_MDR1_ACCESS)\r\nserial_omap_mdr1_errataset(up, up->mdr1);\r\nelse\r\nserial_out(up, UART_OMAP_MDR1, up->mdr1);\r\nserial_out(up, UART_LCR, UART_LCR_CONF_MODE_B);\r\nup->efr = serial_in(up, UART_EFR);\r\nserial_out(up, UART_EFR, up->efr | UART_EFR_ECB);\r\nserial_out(up, UART_LCR, 0);\r\nserial_out(up, UART_IER, 0);\r\nserial_out(up, UART_LCR, UART_LCR_CONF_MODE_B);\r\nserial_out(up, UART_DLL, up->dll);\r\nserial_out(up, UART_DLM, up->dlh);\r\nserial_out(up, UART_LCR, 0);\r\nserial_out(up, UART_IER, up->ier);\r\nserial_out(up, UART_LCR, UART_LCR_CONF_MODE_B);\r\nserial_out(up, UART_EFR, up->efr);\r\nserial_out(up, UART_LCR, cval);\r\nif (baud > 230400 && baud != 3000000)\r\nup->mdr1 = UART_OMAP_MDR1_13X_MODE;\r\nelse\r\nup->mdr1 = UART_OMAP_MDR1_16X_MODE;\r\nif (up->errata & UART_ERRATA_i202_MDR1_ACCESS)\r\nserial_omap_mdr1_errataset(up, up->mdr1);\r\nelse\r\nserial_out(up, UART_OMAP_MDR1, up->mdr1);\r\nif (termios->c_cflag & CRTSCTS) {\r\nefr |= (UART_EFR_CTS | UART_EFR_RTS);\r\nserial_out(up, UART_LCR, UART_LCR_CONF_MODE_A);\r\nup->mcr = serial_in(up, UART_MCR);\r\nserial_out(up, UART_MCR, up->mcr | UART_MCR_TCRTLR);\r\nserial_out(up, UART_LCR, UART_LCR_CONF_MODE_B);\r\nup->efr = serial_in(up, UART_EFR);\r\nserial_out(up, UART_EFR, up->efr | UART_EFR_ECB);\r\nserial_out(up, UART_TI752_TCR, OMAP_UART_TCR_TRIG);\r\nserial_out(up, UART_EFR, efr);\r\nserial_out(up, UART_LCR, UART_LCR_CONF_MODE_A);\r\nserial_out(up, UART_MCR, up->mcr | UART_MCR_RTS);\r\nserial_out(up, UART_LCR, cval);\r\n}\r\nserial_omap_set_mctrl(&up->port, up->port.mctrl);\r\nserial_omap_configure_xonxoff(up, termios);\r\nspin_unlock_irqrestore(&up->port.lock, flags);\r\npm_runtime_put(&up->pdev->dev);\r\ndev_dbg(up->port.dev, "serial_omap_set_termios+%d\n", up->port.line);\r\n}\r\nstatic void\r\nserial_omap_pm(struct uart_port *port, unsigned int state,\r\nunsigned int oldstate)\r\n{\r\nstruct uart_omap_port *up = (struct uart_omap_port *)port;\r\nunsigned char efr;\r\ndev_dbg(up->port.dev, "serial_omap_pm+%d\n", up->port.line);\r\npm_runtime_get_sync(&up->pdev->dev);\r\nserial_out(up, UART_LCR, UART_LCR_CONF_MODE_B);\r\nefr = serial_in(up, UART_EFR);\r\nserial_out(up, UART_EFR, efr | UART_EFR_ECB);\r\nserial_out(up, UART_LCR, 0);\r\nserial_out(up, UART_IER, (state != 0) ? UART_IERX_SLEEP : 0);\r\nserial_out(up, UART_LCR, UART_LCR_CONF_MODE_B);\r\nserial_out(up, UART_EFR, efr);\r\nserial_out(up, UART_LCR, 0);\r\nif (!device_may_wakeup(&up->pdev->dev)) {\r\nif (!state)\r\npm_runtime_forbid(&up->pdev->dev);\r\nelse\r\npm_runtime_allow(&up->pdev->dev);\r\n}\r\npm_runtime_put(&up->pdev->dev);\r\n}\r\nstatic void serial_omap_release_port(struct uart_port *port)\r\n{\r\ndev_dbg(port->dev, "serial_omap_release_port+\n");\r\n}\r\nstatic int serial_omap_request_port(struct uart_port *port)\r\n{\r\ndev_dbg(port->dev, "serial_omap_request_port+\n");\r\nreturn 0;\r\n}\r\nstatic void serial_omap_config_port(struct uart_port *port, int flags)\r\n{\r\nstruct uart_omap_port *up = (struct uart_omap_port *)port;\r\ndev_dbg(up->port.dev, "serial_omap_config_port+%d\n",\r\nup->port.line);\r\nup->port.type = PORT_OMAP;\r\n}\r\nstatic int\r\nserial_omap_verify_port(struct uart_port *port, struct serial_struct *ser)\r\n{\r\ndev_dbg(port->dev, "serial_omap_verify_port+\n");\r\nreturn -EINVAL;\r\n}\r\nstatic const char *\r\nserial_omap_type(struct uart_port *port)\r\n{\r\nstruct uart_omap_port *up = (struct uart_omap_port *)port;\r\ndev_dbg(up->port.dev, "serial_omap_type+%d\n", up->port.line);\r\nreturn up->name;\r\n}\r\nstatic inline void wait_for_xmitr(struct uart_omap_port *up)\r\n{\r\nunsigned int status, tmout = 10000;\r\ndo {\r\nstatus = serial_in(up, UART_LSR);\r\nif (status & UART_LSR_BI)\r\nup->lsr_break_flag = UART_LSR_BI;\r\nif (--tmout == 0)\r\nbreak;\r\nudelay(1);\r\n} while ((status & BOTH_EMPTY) != BOTH_EMPTY);\r\nif (up->port.flags & UPF_CONS_FLOW) {\r\ntmout = 1000000;\r\nfor (tmout = 1000000; tmout; tmout--) {\r\nunsigned int msr = serial_in(up, UART_MSR);\r\nup->msr_saved_flags |= msr & MSR_SAVE_FLAGS;\r\nif (msr & UART_MSR_CTS)\r\nbreak;\r\nudelay(1);\r\n}\r\n}\r\n}\r\nstatic void serial_omap_poll_put_char(struct uart_port *port, unsigned char ch)\r\n{\r\nstruct uart_omap_port *up = (struct uart_omap_port *)port;\r\npm_runtime_get_sync(&up->pdev->dev);\r\nwait_for_xmitr(up);\r\nserial_out(up, UART_TX, ch);\r\npm_runtime_put(&up->pdev->dev);\r\n}\r\nstatic int serial_omap_poll_get_char(struct uart_port *port)\r\n{\r\nstruct uart_omap_port *up = (struct uart_omap_port *)port;\r\nunsigned int status;\r\npm_runtime_get_sync(&up->pdev->dev);\r\nstatus = serial_in(up, UART_LSR);\r\nif (!(status & UART_LSR_DR))\r\nreturn NO_POLL_CHAR;\r\nstatus = serial_in(up, UART_RX);\r\npm_runtime_put(&up->pdev->dev);\r\nreturn status;\r\n}\r\nstatic void serial_omap_console_putchar(struct uart_port *port, int ch)\r\n{\r\nstruct uart_omap_port *up = (struct uart_omap_port *)port;\r\nwait_for_xmitr(up);\r\nserial_out(up, UART_TX, ch);\r\n}\r\nstatic void\r\nserial_omap_console_write(struct console *co, const char *s,\r\nunsigned int count)\r\n{\r\nstruct uart_omap_port *up = serial_omap_console_ports[co->index];\r\nunsigned long flags;\r\nunsigned int ier;\r\nint locked = 1;\r\npm_runtime_get_sync(&up->pdev->dev);\r\nlocal_irq_save(flags);\r\nif (up->port.sysrq)\r\nlocked = 0;\r\nelse if (oops_in_progress)\r\nlocked = spin_trylock(&up->port.lock);\r\nelse\r\nspin_lock(&up->port.lock);\r\nier = serial_in(up, UART_IER);\r\nserial_out(up, UART_IER, 0);\r\nuart_console_write(&up->port, s, count, serial_omap_console_putchar);\r\nwait_for_xmitr(up);\r\nserial_out(up, UART_IER, ier);\r\nif (up->msr_saved_flags)\r\ncheck_modem_status(up);\r\npm_runtime_mark_last_busy(&up->pdev->dev);\r\npm_runtime_put_autosuspend(&up->pdev->dev);\r\nif (locked)\r\nspin_unlock(&up->port.lock);\r\nlocal_irq_restore(flags);\r\n}\r\nstatic int __init\r\nserial_omap_console_setup(struct console *co, char *options)\r\n{\r\nstruct uart_omap_port *up;\r\nint baud = 115200;\r\nint bits = 8;\r\nint parity = 'n';\r\nint flow = 'n';\r\nif (serial_omap_console_ports[co->index] == NULL)\r\nreturn -ENODEV;\r\nup = serial_omap_console_ports[co->index];\r\nif (options)\r\nuart_parse_options(options, &baud, &parity, &bits, &flow);\r\nreturn uart_set_options(&up->port, co, baud, parity, bits, flow);\r\n}\r\nstatic void serial_omap_add_console_port(struct uart_omap_port *up)\r\n{\r\nserial_omap_console_ports[up->port.line] = up;\r\n}\r\nstatic inline void serial_omap_add_console_port(struct uart_omap_port *up)\r\n{}\r\nstatic int serial_omap_suspend(struct device *dev)\r\n{\r\nstruct uart_omap_port *up = dev_get_drvdata(dev);\r\nif (up) {\r\nuart_suspend_port(&serial_omap_reg, &up->port);\r\nflush_work_sync(&up->qos_work);\r\n}\r\nreturn 0;\r\n}\r\nstatic int serial_omap_resume(struct device *dev)\r\n{\r\nstruct uart_omap_port *up = dev_get_drvdata(dev);\r\nif (up)\r\nuart_resume_port(&serial_omap_reg, &up->port);\r\nreturn 0;\r\n}\r\nstatic void serial_omap_rxdma_poll(unsigned long uart_no)\r\n{\r\nstruct uart_omap_port *up = ui[uart_no];\r\nunsigned int curr_dma_pos, curr_transmitted_size;\r\nint ret = 0;\r\ncurr_dma_pos = omap_get_dma_dst_pos(up->uart_dma.rx_dma_channel);\r\nif ((curr_dma_pos == up->uart_dma.prev_rx_dma_pos) ||\r\n(curr_dma_pos == 0)) {\r\nif (jiffies_to_msecs(jiffies - up->port_activity) <\r\nup->uart_dma.rx_timeout) {\r\nmod_timer(&up->uart_dma.rx_timer, jiffies +\r\nusecs_to_jiffies(up->uart_dma.rx_poll_rate));\r\n} else {\r\nserial_omap_stop_rxdma(up);\r\nup->ier |= (UART_IER_RDI | UART_IER_RLSI);\r\nserial_out(up, UART_IER, up->ier);\r\n}\r\nreturn;\r\n}\r\ncurr_transmitted_size = curr_dma_pos -\r\nup->uart_dma.prev_rx_dma_pos;\r\nup->port.icount.rx += curr_transmitted_size;\r\ntty_insert_flip_string(up->port.state->port.tty,\r\nup->uart_dma.rx_buf +\r\n(up->uart_dma.prev_rx_dma_pos -\r\nup->uart_dma.rx_buf_dma_phys),\r\ncurr_transmitted_size);\r\ntty_flip_buffer_push(up->port.state->port.tty);\r\nup->uart_dma.prev_rx_dma_pos = curr_dma_pos;\r\nif (up->uart_dma.rx_buf_size +\r\nup->uart_dma.rx_buf_dma_phys == curr_dma_pos) {\r\nret = serial_omap_start_rxdma(up);\r\nif (ret < 0) {\r\nserial_omap_stop_rxdma(up);\r\nup->ier |= (UART_IER_RDI | UART_IER_RLSI);\r\nserial_out(up, UART_IER, up->ier);\r\n}\r\n} else {\r\nmod_timer(&up->uart_dma.rx_timer, jiffies +\r\nusecs_to_jiffies(up->uart_dma.rx_poll_rate));\r\n}\r\nup->port_activity = jiffies;\r\n}\r\nstatic void uart_rx_dma_callback(int lch, u16 ch_status, void *data)\r\n{\r\nreturn;\r\n}\r\nstatic int serial_omap_start_rxdma(struct uart_omap_port *up)\r\n{\r\nint ret = 0;\r\nif (up->uart_dma.rx_dma_channel == -1) {\r\npm_runtime_get_sync(&up->pdev->dev);\r\nret = omap_request_dma(up->uart_dma.uart_dma_rx,\r\n"UART Rx DMA",\r\n(void *)uart_rx_dma_callback, up,\r\n&(up->uart_dma.rx_dma_channel));\r\nif (ret < 0)\r\nreturn ret;\r\nomap_set_dma_src_params(up->uart_dma.rx_dma_channel, 0,\r\nOMAP_DMA_AMODE_CONSTANT,\r\nup->uart_dma.uart_base, 0, 0);\r\nomap_set_dma_dest_params(up->uart_dma.rx_dma_channel, 0,\r\nOMAP_DMA_AMODE_POST_INC,\r\nup->uart_dma.rx_buf_dma_phys, 0, 0);\r\nomap_set_dma_transfer_params(up->uart_dma.rx_dma_channel,\r\nOMAP_DMA_DATA_TYPE_S8,\r\nup->uart_dma.rx_buf_size, 1,\r\nOMAP_DMA_SYNC_ELEMENT,\r\nup->uart_dma.uart_dma_rx, 0);\r\n}\r\nup->uart_dma.prev_rx_dma_pos = up->uart_dma.rx_buf_dma_phys;\r\nomap_start_dma(up->uart_dma.rx_dma_channel);\r\nmod_timer(&up->uart_dma.rx_timer, jiffies +\r\nusecs_to_jiffies(up->uart_dma.rx_poll_rate));\r\nup->uart_dma.rx_dma_used = true;\r\nreturn ret;\r\n}\r\nstatic void serial_omap_continue_tx(struct uart_omap_port *up)\r\n{\r\nstruct circ_buf *xmit = &up->port.state->xmit;\r\nunsigned int start = up->uart_dma.tx_buf_dma_phys\r\n+ (xmit->tail & (UART_XMIT_SIZE - 1));\r\nif (uart_circ_empty(xmit))\r\nreturn;\r\nup->uart_dma.tx_buf_size = uart_circ_chars_pending(xmit);\r\nif (start + up->uart_dma.tx_buf_size >=\r\nup->uart_dma.tx_buf_dma_phys + UART_XMIT_SIZE)\r\nup->uart_dma.tx_buf_size =\r\n(up->uart_dma.tx_buf_dma_phys + UART_XMIT_SIZE) - start;\r\nomap_set_dma_dest_params(up->uart_dma.tx_dma_channel, 0,\r\nOMAP_DMA_AMODE_CONSTANT,\r\nup->uart_dma.uart_base, 0, 0);\r\nomap_set_dma_src_params(up->uart_dma.tx_dma_channel, 0,\r\nOMAP_DMA_AMODE_POST_INC, start, 0, 0);\r\nomap_set_dma_transfer_params(up->uart_dma.tx_dma_channel,\r\nOMAP_DMA_DATA_TYPE_S8,\r\nup->uart_dma.tx_buf_size, 1,\r\nOMAP_DMA_SYNC_ELEMENT,\r\nup->uart_dma.uart_dma_tx, 0);\r\nomap_start_dma(up->uart_dma.tx_dma_channel);\r\n}\r\nstatic void uart_tx_dma_callback(int lch, u16 ch_status, void *data)\r\n{\r\nstruct uart_omap_port *up = (struct uart_omap_port *)data;\r\nstruct circ_buf *xmit = &up->port.state->xmit;\r\nxmit->tail = (xmit->tail + up->uart_dma.tx_buf_size) & \\r\n(UART_XMIT_SIZE - 1);\r\nup->port.icount.tx += up->uart_dma.tx_buf_size;\r\nif (uart_circ_chars_pending(xmit) < WAKEUP_CHARS)\r\nuart_write_wakeup(&up->port);\r\nif (uart_circ_empty(xmit)) {\r\nspin_lock(&(up->uart_dma.tx_lock));\r\nserial_omap_stop_tx(&up->port);\r\nup->uart_dma.tx_dma_used = false;\r\nspin_unlock(&(up->uart_dma.tx_lock));\r\n} else {\r\nomap_stop_dma(up->uart_dma.tx_dma_channel);\r\nserial_omap_continue_tx(up);\r\n}\r\nup->port_activity = jiffies;\r\nreturn;\r\n}\r\nstatic void omap_serial_fill_features_erratas(struct uart_omap_port *up)\r\n{\r\nu32 mvr, scheme;\r\nu16 revision, major, minor;\r\nmvr = serial_in(up, UART_OMAP_MVER);\r\nscheme = mvr >> OMAP_UART_MVR_SCHEME_SHIFT;\r\nswitch (scheme) {\r\ncase 0:\r\nmajor = (mvr & OMAP_UART_LEGACY_MVR_MAJ_MASK) >>\r\nOMAP_UART_LEGACY_MVR_MAJ_SHIFT;\r\nminor = (mvr & OMAP_UART_LEGACY_MVR_MIN_MASK);\r\nbreak;\r\ncase 1:\r\nmajor = (mvr & OMAP_UART_MVR_MAJ_MASK) >>\r\nOMAP_UART_MVR_MAJ_SHIFT;\r\nminor = (mvr & OMAP_UART_MVR_MIN_MASK);\r\nbreak;\r\ndefault:\r\ndev_warn(&up->pdev->dev,\r\n"Unknown %s revision, defaulting to highest\n",\r\nup->name);\r\nmajor = 0xff;\r\nminor = 0xff;\r\n}\r\nrevision = UART_BUILD_REVISION(major, minor);\r\nswitch (revision) {\r\ncase OMAP_UART_REV_46:\r\nup->errata |= (UART_ERRATA_i202_MDR1_ACCESS |\r\nUART_ERRATA_i291_DMA_FORCEIDLE);\r\nbreak;\r\ncase OMAP_UART_REV_52:\r\nup->errata |= (UART_ERRATA_i202_MDR1_ACCESS |\r\nUART_ERRATA_i291_DMA_FORCEIDLE);\r\nbreak;\r\ncase OMAP_UART_REV_63:\r\nup->errata |= UART_ERRATA_i202_MDR1_ACCESS;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\n}\r\nstatic struct omap_uart_port_info *of_get_uart_port_info(struct device *dev)\r\n{\r\nstruct omap_uart_port_info *omap_up_info;\r\nomap_up_info = devm_kzalloc(dev, sizeof(*omap_up_info), GFP_KERNEL);\r\nif (!omap_up_info)\r\nreturn NULL;\r\nof_property_read_u32(dev->of_node, "clock-frequency",\r\n&omap_up_info->uartclk);\r\nreturn omap_up_info;\r\n}\r\nstatic int serial_omap_probe(struct platform_device *pdev)\r\n{\r\nstruct uart_omap_port *up;\r\nstruct resource *mem, *irq, *dma_tx, *dma_rx;\r\nstruct omap_uart_port_info *omap_up_info = pdev->dev.platform_data;\r\nint ret = -ENOSPC;\r\nif (pdev->dev.of_node)\r\nomap_up_info = of_get_uart_port_info(&pdev->dev);\r\nmem = platform_get_resource(pdev, IORESOURCE_MEM, 0);\r\nif (!mem) {\r\ndev_err(&pdev->dev, "no mem resource?\n");\r\nreturn -ENODEV;\r\n}\r\nirq = platform_get_resource(pdev, IORESOURCE_IRQ, 0);\r\nif (!irq) {\r\ndev_err(&pdev->dev, "no irq resource?\n");\r\nreturn -ENODEV;\r\n}\r\nif (!devm_request_mem_region(&pdev->dev, mem->start, resource_size(mem),\r\npdev->dev.driver->name)) {\r\ndev_err(&pdev->dev, "memory region already claimed\n");\r\nreturn -EBUSY;\r\n}\r\ndma_rx = platform_get_resource_byname(pdev, IORESOURCE_DMA, "rx");\r\nif (!dma_rx)\r\nreturn -ENXIO;\r\ndma_tx = platform_get_resource_byname(pdev, IORESOURCE_DMA, "tx");\r\nif (!dma_tx)\r\nreturn -ENXIO;\r\nup = devm_kzalloc(&pdev->dev, sizeof(*up), GFP_KERNEL);\r\nif (!up)\r\nreturn -ENOMEM;\r\nup->pdev = pdev;\r\nup->port.dev = &pdev->dev;\r\nup->port.type = PORT_OMAP;\r\nup->port.iotype = UPIO_MEM;\r\nup->port.irq = irq->start;\r\nup->port.regshift = 2;\r\nup->port.fifosize = 64;\r\nup->port.ops = &serial_omap_pops;\r\nif (pdev->dev.of_node)\r\nup->port.line = of_alias_get_id(pdev->dev.of_node, "serial");\r\nelse\r\nup->port.line = pdev->id;\r\nif (up->port.line < 0) {\r\ndev_err(&pdev->dev, "failed to get alias/pdev id, errno %d\n",\r\nup->port.line);\r\nret = -ENODEV;\r\ngoto err_port_line;\r\n}\r\nsprintf(up->name, "OMAP UART%d", up->port.line);\r\nup->port.mapbase = mem->start;\r\nup->port.membase = devm_ioremap(&pdev->dev, mem->start,\r\nresource_size(mem));\r\nif (!up->port.membase) {\r\ndev_err(&pdev->dev, "can't ioremap UART\n");\r\nret = -ENOMEM;\r\ngoto err_ioremap;\r\n}\r\nup->port.flags = omap_up_info->flags;\r\nup->port.uartclk = omap_up_info->uartclk;\r\nif (!up->port.uartclk) {\r\nup->port.uartclk = DEFAULT_CLK_SPEED;\r\ndev_warn(&pdev->dev, "No clock speed specified: using default:"\r\n"%d\n", DEFAULT_CLK_SPEED);\r\n}\r\nup->uart_dma.uart_base = mem->start;\r\nif (omap_up_info->dma_enabled) {\r\nup->uart_dma.uart_dma_tx = dma_tx->start;\r\nup->uart_dma.uart_dma_rx = dma_rx->start;\r\nup->use_dma = 1;\r\nup->uart_dma.rx_buf_size = omap_up_info->dma_rx_buf_size;\r\nup->uart_dma.rx_timeout = omap_up_info->dma_rx_timeout;\r\nup->uart_dma.rx_poll_rate = omap_up_info->dma_rx_poll_rate;\r\nspin_lock_init(&(up->uart_dma.tx_lock));\r\nspin_lock_init(&(up->uart_dma.rx_lock));\r\nup->uart_dma.tx_dma_channel = OMAP_UART_DMA_CH_FREE;\r\nup->uart_dma.rx_dma_channel = OMAP_UART_DMA_CH_FREE;\r\n}\r\nup->latency = PM_QOS_CPU_DMA_LAT_DEFAULT_VALUE;\r\nup->calc_latency = PM_QOS_CPU_DMA_LAT_DEFAULT_VALUE;\r\npm_qos_add_request(&up->pm_qos_request,\r\nPM_QOS_CPU_DMA_LATENCY, up->latency);\r\nserial_omap_uart_wq = create_singlethread_workqueue(up->name);\r\nINIT_WORK(&up->qos_work, serial_omap_uart_qos_work);\r\npm_runtime_use_autosuspend(&pdev->dev);\r\npm_runtime_set_autosuspend_delay(&pdev->dev,\r\nomap_up_info->autosuspend_timeout);\r\npm_runtime_irq_safe(&pdev->dev);\r\npm_runtime_enable(&pdev->dev);\r\npm_runtime_get_sync(&pdev->dev);\r\nomap_serial_fill_features_erratas(up);\r\nui[up->port.line] = up;\r\nserial_omap_add_console_port(up);\r\nret = uart_add_one_port(&serial_omap_reg, &up->port);\r\nif (ret != 0)\r\ngoto err_add_port;\r\npm_runtime_put(&pdev->dev);\r\nplatform_set_drvdata(pdev, up);\r\nreturn 0;\r\nerr_add_port:\r\npm_runtime_put(&pdev->dev);\r\npm_runtime_disable(&pdev->dev);\r\nerr_ioremap:\r\nerr_port_line:\r\ndev_err(&pdev->dev, "[UART%d]: failure [%s]: %d\n",\r\npdev->id, __func__, ret);\r\nreturn ret;\r\n}\r\nstatic int serial_omap_remove(struct platform_device *dev)\r\n{\r\nstruct uart_omap_port *up = platform_get_drvdata(dev);\r\nif (up) {\r\npm_runtime_disable(&up->pdev->dev);\r\nuart_remove_one_port(&serial_omap_reg, &up->port);\r\npm_qos_remove_request(&up->pm_qos_request);\r\n}\r\nplatform_set_drvdata(dev, NULL);\r\nreturn 0;\r\n}\r\nstatic void serial_omap_mdr1_errataset(struct uart_omap_port *up, u8 mdr1)\r\n{\r\nu8 timeout = 255;\r\nserial_out(up, UART_OMAP_MDR1, mdr1);\r\nudelay(2);\r\nserial_out(up, UART_FCR, up->fcr | UART_FCR_CLEAR_XMIT |\r\nUART_FCR_CLEAR_RCVR);\r\nwhile (UART_LSR_THRE != (serial_in(up, UART_LSR) &\r\n(UART_LSR_THRE | UART_LSR_DR))) {\r\ntimeout--;\r\nif (!timeout) {\r\ndev_crit(&up->pdev->dev, "Errata i202: timedout %x\n",\r\nserial_in(up, UART_LSR));\r\nbreak;\r\n}\r\nudelay(1);\r\n}\r\n}\r\nstatic void serial_omap_restore_context(struct uart_omap_port *up)\r\n{\r\nif (up->errata & UART_ERRATA_i202_MDR1_ACCESS)\r\nserial_omap_mdr1_errataset(up, UART_OMAP_MDR1_DISABLE);\r\nelse\r\nserial_out(up, UART_OMAP_MDR1, UART_OMAP_MDR1_DISABLE);\r\nserial_out(up, UART_LCR, UART_LCR_CONF_MODE_B);\r\nserial_out(up, UART_EFR, UART_EFR_ECB);\r\nserial_out(up, UART_LCR, 0x0);\r\nserial_out(up, UART_IER, 0x0);\r\nserial_out(up, UART_LCR, UART_LCR_CONF_MODE_B);\r\nserial_out(up, UART_DLL, up->dll);\r\nserial_out(up, UART_DLM, up->dlh);\r\nserial_out(up, UART_LCR, 0x0);\r\nserial_out(up, UART_IER, up->ier);\r\nserial_out(up, UART_FCR, up->fcr);\r\nserial_out(up, UART_LCR, UART_LCR_CONF_MODE_A);\r\nserial_out(up, UART_MCR, up->mcr);\r\nserial_out(up, UART_LCR, UART_LCR_CONF_MODE_B);\r\nserial_out(up, UART_OMAP_SCR, up->scr);\r\nserial_out(up, UART_EFR, up->efr);\r\nserial_out(up, UART_LCR, up->lcr);\r\nif (up->errata & UART_ERRATA_i202_MDR1_ACCESS)\r\nserial_omap_mdr1_errataset(up, up->mdr1);\r\nelse\r\nserial_out(up, UART_OMAP_MDR1, up->mdr1);\r\n}\r\nstatic int serial_omap_runtime_suspend(struct device *dev)\r\n{\r\nstruct uart_omap_port *up = dev_get_drvdata(dev);\r\nstruct omap_uart_port_info *pdata = dev->platform_data;\r\nif (!up)\r\nreturn -EINVAL;\r\nif (!pdata || !pdata->enable_wakeup)\r\nreturn 0;\r\nif (pdata->get_context_loss_count)\r\nup->context_loss_cnt = pdata->get_context_loss_count(dev);\r\nif (device_may_wakeup(dev)) {\r\nif (!up->wakeups_enabled) {\r\npdata->enable_wakeup(up->pdev, true);\r\nup->wakeups_enabled = true;\r\n}\r\n} else {\r\nif (up->wakeups_enabled) {\r\npdata->enable_wakeup(up->pdev, false);\r\nup->wakeups_enabled = false;\r\n}\r\n}\r\nif (up->use_dma && pdata->set_forceidle &&\r\n(up->errata & UART_ERRATA_i291_DMA_FORCEIDLE))\r\npdata->set_forceidle(up->pdev);\r\nup->latency = PM_QOS_CPU_DMA_LAT_DEFAULT_VALUE;\r\nschedule_work(&up->qos_work);\r\nreturn 0;\r\n}\r\nstatic int serial_omap_runtime_resume(struct device *dev)\r\n{\r\nstruct uart_omap_port *up = dev_get_drvdata(dev);\r\nstruct omap_uart_port_info *pdata = dev->platform_data;\r\nif (up && pdata) {\r\nif (pdata->get_context_loss_count) {\r\nu32 loss_cnt = pdata->get_context_loss_count(dev);\r\nif (up->context_loss_cnt != loss_cnt)\r\nserial_omap_restore_context(up);\r\n}\r\nif (up->use_dma && pdata->set_noidle &&\r\n(up->errata & UART_ERRATA_i291_DMA_FORCEIDLE))\r\npdata->set_noidle(up->pdev);\r\nup->latency = up->calc_latency;\r\nschedule_work(&up->qos_work);\r\n}\r\nreturn 0;\r\n}\r\nstatic int __init serial_omap_init(void)\r\n{\r\nint ret;\r\nret = uart_register_driver(&serial_omap_reg);\r\nif (ret != 0)\r\nreturn ret;\r\nret = platform_driver_register(&serial_omap_driver);\r\nif (ret != 0)\r\nuart_unregister_driver(&serial_omap_reg);\r\nreturn ret;\r\n}\r\nstatic void __exit serial_omap_exit(void)\r\n{\r\nplatform_driver_unregister(&serial_omap_driver);\r\nuart_unregister_driver(&serial_omap_reg);\r\n}
