# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../blinker_pt3.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../blinker_pt3.gen/sources_1/bd/design_1/ipshared/6b2b/hdl" --include "D:/XILINX/Vivado/2023.2/data/xilinx_vip/include" \
"../../../../blinker_pt3.srcs/sources_1/new/clock_divider.v" \
"../../../../blinker_pt3.ip_user_files/bd/design_1/ip/design_1_clock_divider_0_0/sim/design_1_clock_divider_0_0.v" \
"../../../../blinker_pt3.ip_user_files/bd/design_1/ip/design_1_clock_divider_1_0/sim/design_1_clock_divider_1_0.v" \
"../../../../blinker_pt3.ip_user_files/bd/design_1/ip/design_1_clock_divider_2_0/sim/design_1_clock_divider_2_0.v" \
"../../../../blinker_pt3.ip_user_files/bd/design_1/ip/design_1_clock_divider_3_0/sim/design_1_clock_divider_3_0.v" \
"../../../../blinker_pt3.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../blinker_pt3.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../blinker_pt3.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
