{"Source Block": ["hdl/library/xilinx/common/ad_serdes_out.v@89:176@HdlStmFor", "  assign buffer_disable = ~data_oe;\n  // instantiations\n\n  genvar l_inst;\n  generate\n  for (l_inst = 0; l_inst <= (DATA_WIDTH-1); l_inst = l_inst + 1) begin: g_data\n\n    if (FPGA_TECHNOLOGY == SEVEN_SERIES) begin\n      OSERDESE2  #(\n        .DATA_RATE_OQ (DR_OQ_DDR),\n        .DATA_RATE_TQ (\"SDR\"),\n        .DATA_WIDTH (SERDES_FACTOR),\n        .TRISTATE_WIDTH (1),\n        .SERDES_MODE (\"MASTER\"))\n      i_serdes (\n        .D1 (data_s0[l_inst]),\n        .D2 (data_s1[l_inst]),\n        .D3 (data_s2[l_inst]),\n        .D4 (data_s3[l_inst]),\n        .D5 (data_s4[l_inst]),\n        .D6 (data_s5[l_inst]),\n        .D7 (data_s6[l_inst]),\n        .D8 (data_s7[l_inst]),\n        .T1 (buffer_disable),\n        .T2 (buffer_disable),\n        .T3 (buffer_disable),\n        .T4 (buffer_disable),\n        .SHIFTIN1 (1'b0),\n        .SHIFTIN2 (1'b0),\n        .SHIFTOUT1 (),\n        .SHIFTOUT2 (),\n        .OCE (1'b1),\n        .CLK (clk),\n        .CLKDIV (div_clk),\n        .OQ (data_out_s[l_inst]),\n        .TQ (data_t[l_inst]),\n        .OFB (),\n        .TFB (),\n        .TBYTEIN (1'b0),\n        .TBYTEOUT (),\n        .TCE (1'b1),\n        .RST (rst & data_oe));\n    end\n\n    if (FPGA_TECHNOLOGY == ULTRASCALE || FPGA_TECHNOLOGY == ULTRASCALE_PLUS) begin\n      OSERDESE3  #(\n        .DATA_WIDTH (SERDES_FACTOR),\n        .SIM_DEVICE (SIM_DEVICE))\n      i_serdes (\n        .D ({data_s7[l_inst],\n             data_s6[l_inst],\n             data_s5[l_inst],\n             data_s4[l_inst],\n             data_s3[l_inst],\n             data_s2[l_inst],\n             data_s1[l_inst],\n             data_s0[l_inst]}),\n        .T (buffer_disable),\n        .CLK (clk),\n        .CLKDIV (div_clk),\n        .OQ (data_out_s[l_inst]),\n        .T_OUT (data_t[l_inst]),\n        .RST (rst & data_oe));\n    end\n\n    if (CMOS_LVDS_N == 0) begin\n\n      OBUFTDS i_obuf (\n        .T (data_t[l_inst]),\n        .I (data_out_s[l_inst]),\n        .O (data_out_p[l_inst]),\n        .OB (data_out_n[l_inst]));\n\n    end else begin\n\n      OBUFT i_obuf (\n        .T (data_t[l_inst]),\n        .I (data_out_s[l_inst]),\n        .O (data_out_p[l_inst]));\n\n    end\n\n  end\n  endgenerate\n\nendmodule\n\n// ***************************************************************************\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[130, "        .RST (rst & data_oe));\n"], [151, "        .RST (rst & data_oe));\n"]], "Add": [[130, "        .RST (serdes_rst));\n"], [151, "        .RST (serdes_rst));\n"]]}}