[2021-09-09 09:47:05,946]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-09-09 09:47:05,947]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:47:06,151]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; ".

Peak memory: 14372864 bytes

[2021-09-09 09:47:06,151]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:47:06,272]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 34349056 bytes

[2021-09-09 09:47:06,273]mapper_test.py:156:[INFO]: area: 5 level: 2
[2021-09-09 09:47:06,273]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:47:06,298]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
	current map manager:
		current min nodes:15
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :4
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :4
score:100
	Report mapping result:
		klut_size()     :14
		klut.num_gates():5
		max delay       :2
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :3
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
Peak memory: 6094848 bytes

[2021-09-09 09:47:06,298]mapper_test.py:220:[INFO]: area: 5 level: 2
[2021-09-09 11:39:52,065]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-09-09 11:39:52,065]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:39:52,270]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; ".

Peak memory: 14016512 bytes

[2021-09-09 11:39:52,271]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:39:52,393]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 34406400 bytes

[2021-09-09 11:39:52,394]mapper_test.py:156:[INFO]: area: 5 level: 2
[2021-09-09 11:39:52,394]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:39:54,130]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
	current map manager:
		current min nodes:15
		current min depth:5
	current map manager:
		current min nodes:15
		current min depth:4
	current map manager:
		current min nodes:15
		current min depth:4
	current map manager:
		current min nodes:15
		current min depth:3
	current map manager:
		current min nodes:15
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :4
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :14
		klut.num_gates():5
		max delay       :2
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :3
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
Peak memory: 12013568 bytes

[2021-09-09 11:39:54,131]mapper_test.py:220:[INFO]: area: 5 level: 2
[2021-09-09 13:10:41,273]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-09-09 13:10:41,273]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:10:41,480]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; ".

Peak memory: 14102528 bytes

[2021-09-09 13:10:41,481]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:10:41,638]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 34672640 bytes

[2021-09-09 13:10:41,639]mapper_test.py:156:[INFO]: area: 5 level: 2
[2021-09-09 13:10:41,639]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:10:43,393]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
	current map manager:
		current min nodes:15
		current min depth:5
	current map manager:
		current min nodes:15
		current min depth:4
	current map manager:
		current min nodes:15
		current min depth:4
	current map manager:
		current min nodes:15
		current min depth:3
	current map manager:
		current min nodes:15
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :4
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :14
		klut.num_gates():5
		max delay       :2
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :3
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
Peak memory: 11952128 bytes

[2021-09-09 13:10:43,393]mapper_test.py:220:[INFO]: area: 5 level: 2
[2021-09-09 14:59:10,901]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-09-09 14:59:10,901]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 14:59:10,901]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 14:59:11,031]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 34656256 bytes

[2021-09-09 14:59:11,032]mapper_test.py:156:[INFO]: area: 5 level: 2
[2021-09-09 14:59:11,032]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 14:59:12,950]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
	current map manager:
		current min nodes:15
		current min depth:5
	current map manager:
		current min nodes:15
		current min depth:4
	current map manager:
		current min nodes:15
		current min depth:4
	current map manager:
		current min nodes:15
		current min depth:3
	current map manager:
		current min nodes:15
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :1
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
Peak memory: 11972608 bytes

[2021-09-09 14:59:12,951]mapper_test.py:220:[INFO]: area: 6 level: 2
[2021-09-09 15:28:14,030]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-09-09 15:28:14,030]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:28:14,031]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:28:14,162]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 34557952 bytes

[2021-09-09 15:28:14,163]mapper_test.py:156:[INFO]: area: 5 level: 2
[2021-09-09 15:28:14,163]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:28:16,085]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
	current map manager:
		current min nodes:15
		current min depth:5
	current map manager:
		current min nodes:15
		current min depth:4
	current map manager:
		current min nodes:15
		current min depth:4
	current map manager:
		current min nodes:15
		current min depth:3
	current map manager:
		current min nodes:15
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :1
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
Peak memory: 11907072 bytes

[2021-09-09 15:28:16,085]mapper_test.py:220:[INFO]: area: 6 level: 2
[2021-09-09 16:06:16,328]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-09-09 16:06:16,328]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:06:16,329]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:06:16,461]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 34394112 bytes

[2021-09-09 16:06:16,462]mapper_test.py:156:[INFO]: area: 5 level: 2
[2021-09-09 16:06:16,462]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:06:18,425]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
	current map manager:
		current min nodes:15
		current min depth:5
	current map manager:
		current min nodes:15
		current min depth:4
	current map manager:
		current min nodes:15
		current min depth:4
	current map manager:
		current min nodes:15
		current min depth:3
	current map manager:
		current min nodes:15
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :1
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
Peak memory: 11919360 bytes

[2021-09-09 16:06:18,426]mapper_test.py:220:[INFO]: area: 6 level: 2
[2021-09-09 16:40:57,693]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-09-09 16:40:57,693]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:40:57,693]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:40:57,862]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 34299904 bytes

[2021-09-09 16:40:57,863]mapper_test.py:156:[INFO]: area: 5 level: 2
[2021-09-09 16:40:57,863]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:40:59,791]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
	current map manager:
		current min nodes:15
		current min depth:5
	current map manager:
		current min nodes:15
		current min depth:4
	current map manager:
		current min nodes:15
		current min depth:4
	current map manager:
		current min nodes:15
		current min depth:3
	current map manager:
		current min nodes:15
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :1
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
Peak memory: 12038144 bytes

[2021-09-09 16:40:59,791]mapper_test.py:220:[INFO]: area: 6 level: 2
[2021-09-09 17:17:30,156]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-09-09 17:17:30,157]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:17:30,157]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:17:30,323]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 34361344 bytes

[2021-09-09 17:17:30,324]mapper_test.py:156:[INFO]: area: 5 level: 2
[2021-09-09 17:17:30,324]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:17:32,081]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
	current map manager:
		current min nodes:15
		current min depth:5
	current map manager:
		current min nodes:15
		current min depth:4
	current map manager:
		current min nodes:15
		current min depth:4
	current map manager:
		current min nodes:15
		current min depth:3
	current map manager:
		current min nodes:15
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :1
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
Peak memory: 12062720 bytes

[2021-09-09 17:17:32,082]mapper_test.py:220:[INFO]: area: 6 level: 2
[2021-09-13 23:24:02,724]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-09-13 23:24:02,724]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:24:02,725]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:24:02,847]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 34066432 bytes

[2021-09-13 23:24:02,848]mapper_test.py:156:[INFO]: area: 5 level: 2
[2021-09-13 23:24:02,849]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:24:04,551]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
	current map manager:
		current min nodes:15
		current min depth:5
	current map manager:
		current min nodes:15
		current min depth:4
	current map manager:
		current min nodes:15
		current min depth:4
	current map manager:
		current min nodes:15
		current min depth:4
	current map manager:
		current min nodes:15
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :1
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
Peak memory: 10862592 bytes

[2021-09-13 23:24:04,552]mapper_test.py:220:[INFO]: area: 6 level: 2
[2021-09-13 23:41:04,054]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-09-13 23:41:04,054]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:41:04,055]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:41:04,176]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 33927168 bytes

[2021-09-13 23:41:04,177]mapper_test.py:156:[INFO]: area: 5 level: 2
[2021-09-13 23:41:04,177]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:41:04,205]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
	current map manager:
		current min nodes:15
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :1
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
Peak memory: 6008832 bytes

[2021-09-13 23:41:04,206]mapper_test.py:220:[INFO]: area: 6 level: 2
[2021-09-14 08:53:12,235]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-09-14 08:53:12,235]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:53:12,235]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:53:12,397]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 33906688 bytes

[2021-09-14 08:53:12,398]mapper_test.py:156:[INFO]: area: 5 level: 2
[2021-09-14 08:53:12,399]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:53:14,081]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
	current map manager:
		current min nodes:15
		current min depth:5
	current map manager:
		current min nodes:15
		current min depth:4
	current map manager:
		current min nodes:15
		current min depth:4
	current map manager:
		current min nodes:15
		current min depth:3
	current map manager:
		current min nodes:15
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :1
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
Peak memory: 11972608 bytes

[2021-09-14 08:53:14,082]mapper_test.py:220:[INFO]: area: 6 level: 2
[2021-09-14 09:20:01,337]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-09-14 09:20:01,338]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:20:01,338]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:20:01,498]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 34115584 bytes

[2021-09-14 09:20:01,499]mapper_test.py:156:[INFO]: area: 5 level: 2
[2021-09-14 09:20:01,499]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:20:01,518]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
	current map manager:
		current min nodes:15
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :1
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
Peak memory: 6082560 bytes

[2021-09-14 09:20:01,518]mapper_test.py:220:[INFO]: area: 6 level: 2
[2021-09-15 15:27:47,183]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-09-15 15:27:47,184]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:27:47,184]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:27:47,349]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 34172928 bytes

[2021-09-15 15:27:47,350]mapper_test.py:156:[INFO]: area: 5 level: 2
[2021-09-15 15:27:47,350]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:27:48,937]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
	current map manager:
		current min nodes:15
		current min depth:5
	current map manager:
		current min nodes:15
		current min depth:4
	current map manager:
		current min nodes:15
		current min depth:4
	current map manager:
		current min nodes:15
		current min depth:3
	current map manager:
		current min nodes:15
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :1
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
Peak memory: 12652544 bytes

[2021-09-15 15:27:48,938]mapper_test.py:220:[INFO]: area: 6 level: 2
[2021-09-15 15:53:32,552]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-09-15 15:53:32,552]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:53:32,553]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:53:32,664]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 34238464 bytes

[2021-09-15 15:53:32,665]mapper_test.py:156:[INFO]: area: 5 level: 2
[2021-09-15 15:53:32,666]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:53:32,693]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
	current map manager:
		current min nodes:15
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :1
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
Peak memory: 5947392 bytes

[2021-09-15 15:53:32,693]mapper_test.py:220:[INFO]: area: 6 level: 2
[2021-09-18 13:58:27,514]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-09-18 13:58:27,515]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 13:58:27,515]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 13:58:27,671]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 34185216 bytes

[2021-09-18 13:58:27,672]mapper_test.py:156:[INFO]: area: 5 level: 2
[2021-09-18 13:58:27,672]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 13:58:29,301]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
	current map manager:
		current min nodes:15
		current min depth:5
	current map manager:
		current min nodes:15
		current min depth:4
	current map manager:
		current min nodes:15
		current min depth:4
	current map manager:
		current min nodes:15
		current min depth:3
	current map manager:
		current min nodes:15
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :1
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
Peak memory: 11300864 bytes

[2021-09-18 13:58:29,301]mapper_test.py:220:[INFO]: area: 6 level: 2
[2021-09-18 16:23:09,371]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-09-18 16:23:09,371]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:23:09,371]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:23:09,480]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 34037760 bytes

[2021-09-18 16:23:09,481]mapper_test.py:156:[INFO]: area: 5 level: 2
[2021-09-18 16:23:09,481]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:23:11,064]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
	current map manager:
		current min nodes:15
		current min depth:5
	current map manager:
		current min nodes:15
		current min depth:4
	current map manager:
		current min nodes:15
		current min depth:4
	current map manager:
		current min nodes:15
		current min depth:3
	current map manager:
		current min nodes:15
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :1
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
Peak memory: 11333632 bytes

[2021-09-18 16:23:11,065]mapper_test.py:220:[INFO]: area: 6 level: 2
[2021-09-22 08:55:44,390]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-09-22 08:55:44,390]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:55:44,390]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:55:44,499]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 34226176 bytes

[2021-09-22 08:55:44,499]mapper_test.py:156:[INFO]: area: 5 level: 2
[2021-09-22 08:55:44,500]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:55:45,292]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
	current map manager:
		current min nodes:15
		current min depth:5
	current map manager:
		current min nodes:15
		current min depth:4
	current map manager:
		current min nodes:15
		current min depth:4
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :3
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :1
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
Peak memory: 11272192 bytes

[2021-09-22 08:55:45,293]mapper_test.py:220:[INFO]: area: 6 level: 3
[2021-09-22 11:21:50,417]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-09-22 11:21:50,417]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:21:50,417]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:21:50,532]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 34004992 bytes

[2021-09-22 11:21:50,533]mapper_test.py:156:[INFO]: area: 5 level: 2
[2021-09-22 11:21:50,534]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:21:52,182]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
	current map manager:
		current min nodes:15
		current min depth:5
	current map manager:
		current min nodes:15
		current min depth:4
	current map manager:
		current min nodes:15
		current min depth:4
	current map manager:
		current min nodes:15
		current min depth:3
	current map manager:
		current min nodes:15
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :1
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
Peak memory: 11526144 bytes

[2021-09-22 11:21:52,182]mapper_test.py:220:[INFO]: area: 6 level: 2
[2021-09-23 16:40:21,777]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-09-23 16:40:21,778]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:40:21,778]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:40:21,894]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 34037760 bytes

[2021-09-23 16:40:21,895]mapper_test.py:156:[INFO]: area: 5 level: 2
[2021-09-23 16:40:21,895]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:40:23,477]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
	current map manager:
		current min nodes:15
		current min depth:5
balancing!
	current map manager:
		current min nodes:15
		current min depth:4
rewriting!
	current map manager:
		current min nodes:15
		current min depth:4
balancing!
	current map manager:
		current min nodes:15
		current min depth:3
rewriting!
	current map manager:
		current min nodes:15
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :1
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
Peak memory: 11239424 bytes

[2021-09-23 16:40:23,478]mapper_test.py:220:[INFO]: area: 6 level: 2
[2021-09-23 17:03:51,604]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-09-23 17:03:51,604]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:03:51,604]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:03:51,757]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 34213888 bytes

[2021-09-23 17:03:51,758]mapper_test.py:156:[INFO]: area: 5 level: 2
[2021-09-23 17:03:51,758]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:03:53,389]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
	current map manager:
		current min nodes:15
		current min depth:5
balancing!
	current map manager:
		current min nodes:15
		current min depth:4
rewriting!
	current map manager:
		current min nodes:15
		current min depth:4
balancing!
	current map manager:
		current min nodes:15
		current min depth:3
rewriting!
	current map manager:
		current min nodes:15
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :1
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
Peak memory: 11259904 bytes

[2021-09-23 17:03:53,389]mapper_test.py:220:[INFO]: area: 6 level: 2
[2021-09-23 18:05:00,567]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-09-23 18:05:00,567]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:05:00,568]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:05:00,735]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 34185216 bytes

[2021-09-23 18:05:00,736]mapper_test.py:156:[INFO]: area: 5 level: 2
[2021-09-23 18:05:00,737]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:05:02,336]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
	current map manager:
		current min nodes:15
		current min depth:5
balancing!
	current map manager:
		current min nodes:15
		current min depth:4
rewriting!
	current map manager:
		current min nodes:15
		current min depth:4
balancing!
	current map manager:
		current min nodes:15
		current min depth:3
rewriting!
	current map manager:
		current min nodes:15
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :1
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
Peak memory: 11235328 bytes

[2021-09-23 18:05:02,337]mapper_test.py:220:[INFO]: area: 6 level: 2
[2021-09-27 16:32:15,009]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-09-27 16:32:15,010]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:32:15,010]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:32:15,125]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 34295808 bytes

[2021-09-27 16:32:15,126]mapper_test.py:156:[INFO]: area: 5 level: 2
[2021-09-27 16:32:15,126]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:32:16,727]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
	current map manager:
		current min nodes:15
		current min depth:5
balancing!
	current map manager:
		current min nodes:15
		current min depth:4
rewriting!
	current map manager:
		current min nodes:15
		current min depth:4
balancing!
	current map manager:
		current min nodes:15
		current min depth:3
rewriting!
	current map manager:
		current min nodes:15
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :1
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
Peak memory: 11313152 bytes

[2021-09-27 16:32:16,727]mapper_test.py:220:[INFO]: area: 6 level: 2
[2021-09-27 17:39:03,413]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-09-27 17:39:03,414]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:39:03,414]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:39:03,526]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 33964032 bytes

[2021-09-27 17:39:03,527]mapper_test.py:156:[INFO]: area: 5 level: 2
[2021-09-27 17:39:03,527]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:39:05,115]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
	current map manager:
		current min nodes:15
		current min depth:5
balancing!
	current map manager:
		current min nodes:15
		current min depth:4
rewriting!
	current map manager:
		current min nodes:15
		current min depth:4
balancing!
	current map manager:
		current min nodes:15
		current min depth:3
rewriting!
	current map manager:
		current min nodes:15
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :1
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
Peak memory: 11317248 bytes

[2021-09-27 17:39:05,115]mapper_test.py:220:[INFO]: area: 6 level: 2
[2021-09-28 02:05:17,986]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-09-28 02:05:17,986]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:05:17,986]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:05:18,149]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 34099200 bytes

[2021-09-28 02:05:18,150]mapper_test.py:156:[INFO]: area: 5 level: 2
[2021-09-28 02:05:18,150]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:05:19,728]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
	current map manager:
		current min nodes:15
		current min depth:5
	current map manager:
		current min nodes:15
		current min depth:4
	current map manager:
		current min nodes:15
		current min depth:4
	current map manager:
		current min nodes:15
		current min depth:3
	current map manager:
		current min nodes:15
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :1
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
Peak memory: 11235328 bytes

[2021-09-28 02:05:19,729]mapper_test.py:220:[INFO]: area: 6 level: 2
[2021-09-28 16:44:59,249]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-09-28 16:44:59,250]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:44:59,250]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:44:59,388]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 34148352 bytes

[2021-09-28 16:44:59,389]mapper_test.py:156:[INFO]: area: 5 level: 2
[2021-09-28 16:44:59,390]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:45:00,950]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
	current map manager:
		current min nodes:15
		current min depth:5
	current map manager:
		current min nodes:15
		current min depth:4
	current map manager:
		current min nodes:15
		current min depth:4
	current map manager:
		current min nodes:15
		current min depth:3
	current map manager:
		current min nodes:15
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :1
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
Peak memory: 11280384 bytes

[2021-09-28 16:45:00,951]mapper_test.py:220:[INFO]: area: 6 level: 2
[2021-09-28 17:23:59,242]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-09-28 17:23:59,242]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:23:59,242]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:23:59,352]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 33775616 bytes

[2021-09-28 17:23:59,353]mapper_test.py:156:[INFO]: area: 5 level: 2
[2021-09-28 17:23:59,353]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:24:00,941]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
	current map manager:
		current min nodes:15
		current min depth:5
	current map manager:
		current min nodes:15
		current min depth:4
	current map manager:
		current min nodes:15
		current min depth:4
	current map manager:
		current min nodes:15
		current min depth:3
	current map manager:
		current min nodes:15
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :1
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
Peak memory: 11382784 bytes

[2021-09-28 17:24:00,942]mapper_test.py:220:[INFO]: area: 6 level: 2
[2021-10-09 10:39:52,628]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-10-09 10:39:52,629]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:39:52,629]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:39:52,741]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 34177024 bytes

[2021-10-09 10:39:52,742]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-10-09 10:39:52,743]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:39:52,760]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
	current map manager:
		current min nodes:15
		current min depth:5
	current map manager:
		current min nodes:15
		current min depth:4
	current map manager:
		current min nodes:15
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :1
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
Peak memory: 6541312 bytes

[2021-10-09 10:39:52,761]mapper_test.py:224:[INFO]: area: 6 level: 2
[2021-10-09 11:22:30,163]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-10-09 11:22:30,164]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:22:30,164]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:22:30,319]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 34017280 bytes

[2021-10-09 11:22:30,320]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-10-09 11:22:30,320]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:22:30,347]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
	current map manager:
		current min nodes:15
		current min depth:5
	current map manager:
		current min nodes:15
		current min depth:4
	current map manager:
		current min nodes:15
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :1
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
Peak memory: 6496256 bytes

[2021-10-09 11:22:30,348]mapper_test.py:224:[INFO]: area: 6 level: 2
[2021-10-09 16:30:28,375]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-10-09 16:30:28,375]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:30:28,376]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:30:28,491]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 33796096 bytes

[2021-10-09 16:30:28,491]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-10-09 16:30:28,492]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:30:29,373]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
	current map manager:
		current min nodes:15
		current min depth:5
	current map manager:
		current min nodes:15
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :1
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
Peak memory: 10846208 bytes

[2021-10-09 16:30:29,374]mapper_test.py:224:[INFO]: area: 6 level: 2
[2021-10-09 16:47:38,033]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-10-09 16:47:38,033]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:47:38,034]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:47:38,139]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 33832960 bytes

[2021-10-09 16:47:38,140]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-10-09 16:47:38,141]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:47:39,025]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
	current map manager:
		current min nodes:15
		current min depth:5
	current map manager:
		current min nodes:15
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :1
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
Peak memory: 10878976 bytes

[2021-10-09 16:47:39,026]mapper_test.py:224:[INFO]: area: 6 level: 2
[2021-10-12 10:54:59,688]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-10-12 10:54:59,688]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:54:59,689]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:54:59,843]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 34201600 bytes

[2021-10-12 10:54:59,844]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-10-12 10:54:59,844]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:55:01,526]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
	current map manager:
		current min nodes:15
		current min depth:5
	current map manager:
		current min nodes:15
		current min depth:4
	current map manager:
		current min nodes:15
		current min depth:4
	current map manager:
		current min nodes:15
		current min depth:3
	current map manager:
		current min nodes:15
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :1
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
Peak memory: 10899456 bytes

[2021-10-12 10:55:01,526]mapper_test.py:224:[INFO]: area: 6 level: 2
[2021-10-12 11:16:33,976]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-10-12 11:16:33,976]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:16:33,976]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:16:34,098]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 34156544 bytes

[2021-10-12 11:16:34,099]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-10-12 11:16:34,099]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:16:34,117]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
	current map manager:
		current min nodes:15
		current min depth:5
	current map manager:
		current min nodes:15
		current min depth:4
	current map manager:
		current min nodes:15
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :1
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
Peak memory: 6270976 bytes

[2021-10-12 11:16:34,118]mapper_test.py:224:[INFO]: area: 6 level: 2
[2021-10-12 13:30:26,759]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-10-12 13:30:26,759]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:30:26,759]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:30:26,881]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 34353152 bytes

[2021-10-12 13:30:26,882]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-10-12 13:30:26,882]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:30:28,603]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
	current map manager:
		current min nodes:15
		current min depth:5
	current map manager:
		current min nodes:15
		current min depth:4
	current map manager:
		current min nodes:15
		current min depth:4
	current map manager:
		current min nodes:15
		current min depth:3
	current map manager:
		current min nodes:15
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :1
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
Peak memory: 10838016 bytes

[2021-10-12 13:30:28,604]mapper_test.py:224:[INFO]: area: 6 level: 2
[2021-10-12 15:01:06,709]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-10-12 15:01:06,709]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:01:06,709]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:01:06,830]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 34000896 bytes

[2021-10-12 15:01:06,831]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-10-12 15:01:06,831]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:01:08,572]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
	current map manager:
		current min nodes:15
		current min depth:5
	current map manager:
		current min nodes:15
		current min depth:4
	current map manager:
		current min nodes:15
		current min depth:4
	current map manager:
		current min nodes:15
		current min depth:3
	current map manager:
		current min nodes:15
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :1
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
Peak memory: 10866688 bytes

[2021-10-12 15:01:08,572]mapper_test.py:224:[INFO]: area: 6 level: 2
[2021-10-12 18:45:53,838]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-10-12 18:45:53,838]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:45:53,838]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:45:53,953]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 34013184 bytes

[2021-10-12 18:45:53,954]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-10-12 18:45:53,954]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:45:55,586]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
	current map manager:
		current min nodes:15
		current min depth:5
	current map manager:
		current min nodes:15
		current min depth:4
	current map manager:
		current min nodes:15
		current min depth:4
	current map manager:
		current min nodes:15
		current min depth:4
	current map manager:
		current min nodes:15
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :1
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
Peak memory: 11296768 bytes

[2021-10-12 18:45:55,587]mapper_test.py:224:[INFO]: area: 6 level: 2
[2021-10-18 11:39:21,294]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-10-18 11:39:21,295]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:39:21,295]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:39:21,459]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 34025472 bytes

[2021-10-18 11:39:21,460]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-10-18 11:39:21,461]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:39:23,089]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
	current map manager:
		current min nodes:15
		current min depth:5
	current map manager:
		current min nodes:15
		current min depth:4
	current map manager:
		current min nodes:15
		current min depth:4
	current map manager:
		current min nodes:15
		current min depth:4
	current map manager:
		current min nodes:15
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :1
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
Peak memory: 11337728 bytes

[2021-10-18 11:39:23,090]mapper_test.py:224:[INFO]: area: 6 level: 2
[2021-10-18 12:03:18,454]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-10-18 12:03:18,454]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:03:18,455]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:03:18,576]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 33918976 bytes

[2021-10-18 12:03:18,577]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-10-18 12:03:18,577]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:03:18,592]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
	current map manager:
		current min nodes:15
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :1
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
Peak memory: 5881856 bytes

[2021-10-18 12:03:18,593]mapper_test.py:224:[INFO]: area: 6 level: 2
[2021-10-19 14:11:15,693]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-10-19 14:11:15,694]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:11:15,694]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:11:15,857]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 34336768 bytes

[2021-10-19 14:11:15,858]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-10-19 14:11:15,859]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:11:15,882]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
	current map manager:
		current min nodes:15
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :1
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
Peak memory: 6017024 bytes

[2021-10-19 14:11:15,883]mapper_test.py:224:[INFO]: area: 6 level: 2
[2021-10-22 13:30:53,469]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-10-22 13:30:53,469]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:30:53,470]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:30:53,583]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 33902592 bytes

[2021-10-22 13:30:53,584]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-10-22 13:30:53,585]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:30:53,627]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
	current map manager:
		current min nodes:15
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :1
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
Peak memory: 8876032 bytes

[2021-10-22 13:30:53,628]mapper_test.py:224:[INFO]: area: 6 level: 2
[2021-10-22 13:51:46,638]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-10-22 13:51:46,638]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:51:46,639]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:51:46,760]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 34045952 bytes

[2021-10-22 13:51:46,761]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-10-22 13:51:46,761]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:51:46,802]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
	current map manager:
		current min nodes:15
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :1
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
Peak memory: 8847360 bytes

[2021-10-22 13:51:46,803]mapper_test.py:224:[INFO]: area: 6 level: 2
[2021-10-22 14:01:36,705]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-10-22 14:01:36,705]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:01:36,705]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:01:36,819]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 33890304 bytes

[2021-10-22 14:01:36,820]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-10-22 14:01:36,821]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:01:36,837]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
	current map manager:
		current min nodes:15
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :1
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
Peak memory: 6008832 bytes

[2021-10-22 14:01:36,837]mapper_test.py:224:[INFO]: area: 6 level: 2
[2021-10-22 14:04:57,458]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-10-22 14:04:57,458]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:04:57,458]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:04:57,572]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 34230272 bytes

[2021-10-22 14:04:57,573]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-10-22 14:04:57,573]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:04:57,588]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
	current map manager:
		current min nodes:15
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :1
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
Peak memory: 6000640 bytes

[2021-10-22 14:04:57,589]mapper_test.py:224:[INFO]: area: 6 level: 2
[2021-10-23 13:29:11,775]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-10-23 13:29:11,775]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:29:11,775]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:29:11,890]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 34344960 bytes

[2021-10-23 13:29:11,891]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-10-23 13:29:11,891]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:29:13,560]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
	current map manager:
		current min nodes:15
		current min depth:5
	current map manager:
		current min nodes:15
		current min depth:4
	current map manager:
		current min nodes:15
		current min depth:4
	current map manager:
		current min nodes:15
		current min depth:4
	current map manager:
		current min nodes:15
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :1
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
Peak memory: 11378688 bytes

[2021-10-23 13:29:13,561]mapper_test.py:224:[INFO]: area: 6 level: 2
[2021-10-24 17:40:38,482]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-10-24 17:40:38,482]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:40:38,483]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:40:38,648]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 33980416 bytes

[2021-10-24 17:40:38,649]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-10-24 17:40:38,649]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:40:40,269]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
	current map manager:
		current min nodes:15
		current min depth:5
	current map manager:
		current min nodes:15
		current min depth:4
	current map manager:
		current min nodes:15
		current min depth:4
	current map manager:
		current min nodes:15
		current min depth:4
	current map manager:
		current min nodes:15
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :1
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
Peak memory: 11296768 bytes

[2021-10-24 17:40:40,270]mapper_test.py:224:[INFO]: area: 6 level: 2
[2021-10-24 18:01:05,157]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-10-24 18:01:05,157]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:01:05,158]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:01:05,271]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 34287616 bytes

[2021-10-24 18:01:05,272]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-10-24 18:01:05,272]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:01:06,880]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
	current map manager:
		current min nodes:15
		current min depth:5
	current map manager:
		current min nodes:15
		current min depth:4
	current map manager:
		current min nodes:15
		current min depth:4
	current map manager:
		current min nodes:15
		current min depth:4
	current map manager:
		current min nodes:15
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :1
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
Peak memory: 11485184 bytes

[2021-10-24 18:01:06,881]mapper_test.py:224:[INFO]: area: 6 level: 2
[2021-10-26 10:24:55,234]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-10-26 10:24:55,234]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:24:55,234]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:24:55,353]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 34058240 bytes

[2021-10-26 10:24:55,354]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-10-26 10:24:55,354]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:24:55,369]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
	current map manager:
		current min nodes:15
		current min depth:5
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :1
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
Peak memory: 6008832 bytes

[2021-10-26 10:24:55,370]mapper_test.py:224:[INFO]: area: 6 level: 2
[2021-10-26 10:58:44,748]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-10-26 10:58:44,748]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:58:44,748]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:58:44,863]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 34189312 bytes

[2021-10-26 10:58:44,864]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-10-26 10:58:44,865]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:58:46,552]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :1
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
Peak memory: 11255808 bytes

[2021-10-26 10:58:46,552]mapper_test.py:224:[INFO]: area: 6 level: 2
[2021-10-26 11:19:56,387]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-10-26 11:19:56,388]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:19:56,388]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:19:56,507]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 34050048 bytes

[2021-10-26 11:19:56,508]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-10-26 11:19:56,508]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:19:58,210]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :1
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
Peak memory: 11280384 bytes

[2021-10-26 11:19:58,211]mapper_test.py:224:[INFO]: area: 6 level: 2
[2021-10-26 12:18:03,631]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-10-26 12:18:03,631]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:18:03,631]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:18:03,744]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 33976320 bytes

[2021-10-26 12:18:03,745]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-10-26 12:18:03,745]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:18:05,406]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :1
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
Peak memory: 10952704 bytes

[2021-10-26 12:18:05,407]mapper_test.py:224:[INFO]: area: 6 level: 2
[2021-10-26 14:12:29,269]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-10-26 14:12:29,269]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:12:29,269]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:12:29,436]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 34267136 bytes

[2021-10-26 14:12:29,437]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-10-26 14:12:29,437]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:12:29,452]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :1
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
Peak memory: 5971968 bytes

[2021-10-26 14:12:29,453]mapper_test.py:224:[INFO]: area: 6 level: 2
[2021-10-29 16:09:33,955]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-10-29 16:09:33,956]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:09:33,956]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:09:34,070]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 34144256 bytes

[2021-10-29 16:09:34,071]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-10-29 16:09:34,071]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:09:34,098]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
	Report mapping result:
		klut_size()     :16
		klut.num_gates():7
		max delay       :3
		max area        :6
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :1
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
Peak memory: 5808128 bytes

[2021-10-29 16:09:34,099]mapper_test.py:224:[INFO]: area: 7 level: 3
[2021-11-03 09:50:58,591]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-11-03 09:50:58,592]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:50:58,592]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:50:58,710]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 33779712 bytes

[2021-11-03 09:50:58,711]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-11-03 09:50:58,712]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:50:58,733]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
	Report mapping result:
		klut_size()     :16
		klut.num_gates():7
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :1
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig_output.v
	Peak memory: 5603328 bytes

[2021-11-03 09:50:58,734]mapper_test.py:226:[INFO]: area: 7 level: 2
[2021-11-03 10:03:05,218]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-11-03 10:03:05,218]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:03:05,218]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:03:05,338]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 34086912 bytes

[2021-11-03 10:03:05,339]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-11-03 10:03:05,339]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:03:05,363]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
	Report mapping result:
		klut_size()     :16
		klut.num_gates():7
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :1
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig_output.v
	Peak memory: 5709824 bytes

[2021-11-03 10:03:05,364]mapper_test.py:226:[INFO]: area: 7 level: 2
[2021-11-03 13:43:04,464]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-11-03 13:43:04,464]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:43:04,464]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:43:04,576]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 33898496 bytes

[2021-11-03 13:43:04,577]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-11-03 13:43:04,577]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:43:04,593]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
	Report mapping result:
		klut_size()     :16
		klut.num_gates():7
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :1
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig_output.v
	Peak memory: 5750784 bytes

[2021-11-03 13:43:04,594]mapper_test.py:226:[INFO]: area: 7 level: 2
[2021-11-03 13:49:20,344]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-11-03 13:49:20,345]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:49:20,345]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:49:20,510]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 33992704 bytes

[2021-11-03 13:49:20,511]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-11-03 13:49:20,511]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:49:20,535]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
	Report mapping result:
		klut_size()     :16
		klut.num_gates():7
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :1
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig_output.v
	Peak memory: 5791744 bytes

[2021-11-03 13:49:20,536]mapper_test.py:226:[INFO]: area: 7 level: 2
[2021-11-04 15:56:12,702]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-11-04 15:56:12,703]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:56:12,703]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:56:12,874]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 34394112 bytes

[2021-11-04 15:56:12,875]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-11-04 15:56:12,875]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:56:12,899]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :1
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig_output.v
	Peak memory: 5734400 bytes

[2021-11-04 15:56:12,899]mapper_test.py:226:[INFO]: area: 6 level: 2
[2021-11-16 12:27:36,165]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-11-16 12:27:36,166]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:27:36,166]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:27:36,284]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 34197504 bytes

[2021-11-16 12:27:36,285]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-11-16 12:27:36,285]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:27:36,305]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
Mapping time: 0.000117 secs
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :1
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
	Peak memory: 5763072 bytes

[2021-11-16 12:27:36,306]mapper_test.py:228:[INFO]: area: 6 level: 2
[2021-11-16 14:16:31,987]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-11-16 14:16:31,987]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:16:31,987]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:16:32,152]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 34103296 bytes

[2021-11-16 14:16:32,152]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-11-16 14:16:32,153]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:16:32,167]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
Mapping time: 0.000141 secs
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :1
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
	Peak memory: 5963776 bytes

[2021-11-16 14:16:32,167]mapper_test.py:228:[INFO]: area: 6 level: 2
[2021-11-16 14:22:52,069]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-11-16 14:22:52,069]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:22:52,070]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:22:52,193]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 34033664 bytes

[2021-11-16 14:22:52,194]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-11-16 14:22:52,194]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:22:52,217]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
Mapping time: 0.000164 secs
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :1
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
	Peak memory: 5906432 bytes

[2021-11-16 14:22:52,218]mapper_test.py:228:[INFO]: area: 6 level: 2
[2021-11-17 16:35:31,700]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-11-17 16:35:31,700]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:35:31,701]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:35:31,824]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 34144256 bytes

[2021-11-17 16:35:31,825]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-11-17 16:35:31,825]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:35:31,840]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
Mapping time: 0.000157 secs
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :1
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
	Peak memory: 5877760 bytes

[2021-11-17 16:35:31,841]mapper_test.py:228:[INFO]: area: 6 level: 2
[2021-11-18 10:18:01,386]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-11-18 10:18:01,387]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:18:01,387]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:18:01,556]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 34357248 bytes

[2021-11-18 10:18:01,557]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-11-18 10:18:01,558]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:18:01,574]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
Mapping time: 0.000915 secs
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :2
		max area        :6
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :1
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
	Peak memory: 5791744 bytes

[2021-11-18 10:18:01,575]mapper_test.py:228:[INFO]: area: 6 level: 2
[2021-11-23 16:10:52,101]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-11-23 16:10:52,101]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:10:52,102]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:10:52,224]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 33914880 bytes

[2021-11-23 16:10:52,225]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-11-23 16:10:52,225]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:10:52,241]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
Mapping time: 0.00084 secs
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :2
		max area        :6
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :1
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
	Peak memory: 5771264 bytes

[2021-11-23 16:10:52,242]mapper_test.py:228:[INFO]: area: 6 level: 2
[2021-11-23 16:41:50,263]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-11-23 16:41:50,263]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:41:50,263]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:41:50,385]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 34217984 bytes

[2021-11-23 16:41:50,386]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-11-23 16:41:50,386]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:41:50,409]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
Mapping time: 0.001172 secs
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :2
		max area        :6
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :1
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
	Peak memory: 5828608 bytes

[2021-11-23 16:41:50,409]mapper_test.py:228:[INFO]: area: 6 level: 2
[2021-11-24 11:38:22,926]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-11-24 11:38:22,926]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:22,926]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:23,041]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 33976320 bytes

[2021-11-24 11:38:23,042]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-11-24 11:38:23,043]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:23,063]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
Mapping time: 2e-05 secs
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :1
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
	Peak memory: 5775360 bytes

[2021-11-24 11:38:23,064]mapper_test.py:228:[INFO]: area: 6 level: 2
[2021-11-24 12:01:37,361]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-11-24 12:01:37,361]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:01:37,361]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:01:37,473]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 34361344 bytes

[2021-11-24 12:01:37,474]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-11-24 12:01:37,474]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:01:37,499]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
Mapping time: 3.1e-05 secs
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :1
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
	Peak memory: 5890048 bytes

[2021-11-24 12:01:37,499]mapper_test.py:228:[INFO]: area: 6 level: 2
[2021-11-24 12:05:13,366]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-11-24 12:05:13,366]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:05:13,366]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:05:13,483]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 34070528 bytes

[2021-11-24 12:05:13,484]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-11-24 12:05:13,484]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:05:13,507]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
Mapping time: 0.000135 secs
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :1
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
	Peak memory: 5894144 bytes

[2021-11-24 12:05:13,507]mapper_test.py:228:[INFO]: area: 6 level: 2
[2021-11-24 12:10:57,913]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-11-24 12:10:57,913]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:10:57,913]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:10:58,030]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 34152448 bytes

[2021-11-24 12:10:58,031]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-11-24 12:10:58,031]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:10:58,054]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00006 secs
	Report mapping result:
		klut_size()     :14
		klut.num_gates():5
		max delay       :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
	Peak memory: 5255168 bytes

[2021-11-24 12:10:58,055]mapper_test.py:228:[INFO]: area: 5 level: 3
[2021-11-24 12:57:11,869]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-11-24 12:57:11,869]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:57:11,869]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:57:11,990]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 34308096 bytes

[2021-11-24 12:57:11,991]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-11-24 12:57:11,991]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:57:12,014]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
Mapping time: 0.000133 secs
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :1
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
	Peak memory: 5787648 bytes

[2021-11-24 12:57:12,015]mapper_test.py:228:[INFO]: area: 6 level: 2
[2021-11-24 13:06:03,327]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-11-24 13:06:03,327]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:06:03,327]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:06:03,494]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 33972224 bytes

[2021-11-24 13:06:03,495]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-11-24 13:06:03,495]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:06:05,126]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
Mapping time: 0.000129 secs
Mapping time: 0.000144 secs
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :1
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
	Peak memory: 11194368 bytes

[2021-11-24 13:06:05,126]mapper_test.py:228:[INFO]: area: 6 level: 2
[2021-11-24 13:29:19,947]mapper_test.py:79:[INFO]: run case "s27_comb"
[2021-11-24 13:29:19,948]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:29:19,948]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:29:20,108]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       7.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       15.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
P:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       19.  T =     0.00 sec
F:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
A:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
E:  Del =    2.00.  Ar =       4.0.  Edge =       14.  Cut =       15.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %
Peak memory: 34148352 bytes

[2021-11-24 13:29:20,109]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-11-24 13:29:20,109]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:29:21,736]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
Mapping time: 2e-05 secs
Mapping time: 1.7e-05 secs
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :1
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v
	Peak memory: 11055104 bytes

[2021-11-24 13:29:21,737]mapper_test.py:228:[INFO]: area: 6 level: 2
