#
## quad mxfe
#
set_property  -dict {PACKAGE_PIN V33   IOSTANDARD LVCMOS18                       } [get_ports adf4371_cs[0]              ];   ## C26  IO_L5P_T0U_N8_AD14P_45
set_property  -dict {PACKAGE_PIN V34   IOSTANDARD LVCMOS18                       } [get_ports adf4371_cs[1]              ];   ## C27  IO_L5N_T0U_N9_AD14N_45
set_property  -dict {PACKAGE_PIN V32   IOSTANDARD LVCMOS18                       } [get_ports adf4371_cs[2]              ];   ## D26  IO_L2P_T0L_N2_45
set_property  -dict {PACKAGE_PIN U33   IOSTANDARD LVCMOS18                       } [get_ports adf4371_cs[3]              ];   ## D27  IO_L2N_T0L_N3_45
set_property  -dict {PACKAGE_PIN R31   IOSTANDARD LVCMOS18                       } [get_ports adf4371_sclk               ];   ## C22  IO_L10P_T1U_N6_QBC_AD4P_45
set_property  -dict {PACKAGE_PIN P31   IOSTANDARD LVCMOS18                       } [get_ports adf4371_sdio               ];   ## C23  IO_L10N_T1U_N7_QBC_AD4N_45
set_property  -dict {PACKAGE_PIN W32   IOSTANDARD LVCMOS18                       } [get_ports adrf5020_ctrl              ];   ## D24  IO_L1N_T0L_N1_DBC_45
set_property  -dict {PACKAGE_PIN P43                                             } [get_ports c2m_n[0]                   ];   ## A39  MGTYTXN1_126
set_property  -dict {PACKAGE_PIN AC41                                            } [get_ports c2m_n[1]                   ];   ## Z29  MGTYTXN0_125
set_property  -dict {PACKAGE_PIN AA41                                            } [get_ports c2m_n[2]                   ];   ## Y31  MGTYTXN1_125
set_property  -dict {PACKAGE_PIN AE41                                            } [get_ports c2m_n[3]                   ];   ## Y27  MGTYTXN3_122
set_property  -dict {PACKAGE_PIN AL41                                            } [get_ports c2m_n[4]                   ];   ## A31  MGTYTXN3_121
set_property  -dict {PACKAGE_PIN K43                                             } [get_ports c2m_n[5]                   ];   ## B33  MGTYTXN3_126
set_property  -dict {PACKAGE_PIN T43                                             } [get_ports c2m_n[6]                   ];   ## A35  MGTYTXN0_126
set_property  -dict {PACKAGE_PIN M43                                             } [get_ports c2m_n[7]                   ];   ## B37  MGTYTXN2_126
set_property  -dict {PACKAGE_PIN AG41                                            } [get_ports c2m_n[8]                   ];   ## Z25  MGTYTXN2_122
set_property  -dict {PACKAGE_PIN AJ41                                            } [get_ports c2m_n[9]                   ];   ## B25  MGTYTXN1_122
set_property  -dict {PACKAGE_PIN AM43                                            } [get_ports c2m_n[10]                  ];   ## A27  MGTYTXN2_121
set_property  -dict {PACKAGE_PIN AK43                                            } [get_ports c2m_n[11]                  ];   ## B29  MGTYTXN0_122
set_property  -dict {PACKAGE_PIN AT43                                            } [get_ports c2m_n[12]                  ];   ## C03  MGTYTXN0_121
set_property  -dict {PACKAGE_PIN W41                                             } [get_ports c2m_n[13]                  ];   ## M19  MGTYTXN2_125
set_property  -dict {PACKAGE_PIN AP43                                            } [get_ports c2m_n[14]                  ];   ## A23  MGTYTXN1_121
set_property  -dict {PACKAGE_PIN U41                                             } [get_ports c2m_n[15]                  ];   ## M23  MGTYTXN3_125
set_property  -dict {PACKAGE_PIN P42                                             } [get_ports c2m_p[0]                   ];   ## A38  MGTYTXP1_126
set_property  -dict {PACKAGE_PIN AC40                                            } [get_ports c2m_p[1]                   ];   ## Z28  MGTYTXP0_125
set_property  -dict {PACKAGE_PIN AA40                                            } [get_ports c2m_p[2]                   ];   ## Y30  MGTYTXP1_125
set_property  -dict {PACKAGE_PIN AE40                                            } [get_ports c2m_p[3]                   ];   ## Y26  MGTYTXP3_122
set_property  -dict {PACKAGE_PIN AL40                                            } [get_ports c2m_p[4]                   ];   ## A30  MGTYTXP3_121
set_property  -dict {PACKAGE_PIN K42                                             } [get_ports c2m_p[5]                   ];   ## B32  MGTYTXP3_126
set_property  -dict {PACKAGE_PIN T42                                             } [get_ports c2m_p[6]                   ];   ## A34  MGTYTXP0_126
set_property  -dict {PACKAGE_PIN M42                                             } [get_ports c2m_p[7]                   ];   ## B36  MGTYTXP2_126
set_property  -dict {PACKAGE_PIN AG40                                            } [get_ports c2m_p[8]                   ];   ## Z24  MGTYTXP2_122
set_property  -dict {PACKAGE_PIN AJ40                                            } [get_ports c2m_p[9]                   ];   ## B24  MGTYTXP1_122
set_property  -dict {PACKAGE_PIN AM42                                            } [get_ports c2m_p[10]                  ];   ## A26  MGTYTXP2_121
set_property  -dict {PACKAGE_PIN AK42                                            } [get_ports c2m_p[11]                  ];   ## B28  MGTYTXP0_122
set_property  -dict {PACKAGE_PIN AT42                                            } [get_ports c2m_p[12]                  ];   ## C02  MGTYTXP0_121
set_property  -dict {PACKAGE_PIN W40                                             } [get_ports c2m_p[13]                  ];   ## M18  MGTYTXP2_125
set_property  -dict {PACKAGE_PIN AP42                                            } [get_ports c2m_p[14]                  ];   ## A22  MGTYTXP1_121
set_property  -dict {PACKAGE_PIN U40                                             } [get_ports c2m_p[15]                  ];   ## M22  MGTYTXP3_125
set_property  -dict {PACKAGE_PIN AK39                                            } [get_ports fpga_clk_m2c_n[0]          ];   ## D05  MGTREFCLK0N_121
set_property  -dict {PACKAGE_PIN V39                                             } [get_ports fpga_clk_m2c_0_replica_n   ];   ## D05  MGTREFCLK0N_126
set_property  -dict {PACKAGE_PIN AM39                                            } [get_ports fpga_clk_m2c_n[1]          ];   ## B21  MGTREFCLK1N_120
set_property  -dict {PACKAGE_PIN AF39                                            } [get_ports fpga_clk_m2c_n[2]          ];   ## L13  MGTREFCLK0N_122
set_property  -dict {PACKAGE_PIN AB39                                            } [get_ports fpga_clk_m2c_n[3]          ];   ## L09  MGTREFCLK0N_125
set_property  -dict {PACKAGE_PIN AM32  IOSTANDARD LVDS     DIFF_TERM_ADV TERM_100} [get_ports fpga_clk_m2c_n[4]          ];   ## H05  IO_L13N_T2L_N1_GC_QBC_43
set_property  -dict {PACKAGE_PIN AK38                                            } [get_ports fpga_clk_m2c_p[0]          ];   ## D04  MGTREFCLK0P_121
set_property  -dict {PACKAGE_PIN V38                                             } [get_ports fpga_clk_m2c_0_replica_p   ];   ## D04  MGTREFCLK0P_126
set_property  -dict {PACKAGE_PIN AM38                                            } [get_ports fpga_clk_m2c_p[1]          ];   ## B20  MGTREFCLK1P_120
set_property  -dict {PACKAGE_PIN AF38                                            } [get_ports fpga_clk_m2c_p[2]          ];   ## L12  MGTREFCLK0P_122
set_property  -dict {PACKAGE_PIN AB38                                            } [get_ports fpga_clk_m2c_p[3]          ];   ## L08  MGTREFCLK0P_125
set_property  -dict {PACKAGE_PIN AL32  IOSTANDARD LVDS     DIFF_TERM_ADV TERM_100} [get_ports fpga_clk_m2c_p[4]          ];   ## H04  IO_L13P_T2L_N0_GC_QBC_43
set_property  -dict {PACKAGE_PIN AL36  IOSTANDARD LVDS                           } [get_ports fpga_sysref_c2m_n          ];   ## G07  IO_L7N_T1L_N1_QBC_AD13N_43
set_property  -dict {PACKAGE_PIN AL35  IOSTANDARD LVDS                           } [get_ports fpga_sysref_c2m_p          ];   ## G06  IO_L7P_T1L_N0_QBC_AD13P_43
set_property  -dict {PACKAGE_PIN P36   IOSTANDARD LVDS     DIFF_TERM_ADV TERM_100} [get_ports fpga_sysref_m2c_n          ];   ## G03  IO_L14N_T2L_N3_GC_45
set_property  -dict {PACKAGE_PIN P35   IOSTANDARD LVDS     DIFF_TERM_ADV TERM_100} [get_ports fpga_sysref_m2c_p          ];   ## G02  IO_L14P_T2L_N2_GC_45
set_property  -dict {PACKAGE_PIN AH31  IOSTANDARD LVCMOS18                       } [get_ports hmc425a_v[1]               ];   ## C19  IO_L23N_T3U_N9_43
set_property  -dict {PACKAGE_PIN AG31  IOSTANDARD LVCMOS18                       } [get_ports hmc425a_v[2]               ];   ## C18  IO_L23P_T3U_N8_43
set_property  -dict {PACKAGE_PIN AR35  IOSTANDARD LVCMOS18                       } [get_ports hmc425a_v[3]               ];   ## C15  IO_L3N_T0L_N5_AD15N_43
set_property  -dict {PACKAGE_PIN AP35  IOSTANDARD LVCMOS18                       } [get_ports hmc425a_v[4]               ];   ## C14  IO_L3P_T0L_N4_AD15P_43
set_property  -dict {PACKAGE_PIN AT36  IOSTANDARD LVCMOS18                       } [get_ports hmc425a_v[5]               ];   ## C11  IO_L2N_T0L_N3_43
set_property  -dict {PACKAGE_PIN AT35  IOSTANDARD LVCMOS18                       } [get_ports hmc425a_v[6]               ];   ## C10  IO_L2P_T0L_N2_43
set_property  -dict {PACKAGE_PIN Y32   IOSTANDARD LVCMOS18                       } [get_ports hmc7043_gpio               ];   ## D23  IO_L1P_T0L_N0_DBC_45
set_property  -dict {PACKAGE_PIN AJ35  IOSTANDARD LVCMOS18                       } [get_ports hmc7043_reset              ];   ## D17  IO_L20P_T3L_N2_AD1P_43
set_property  -dict {PACKAGE_PIN R34   IOSTANDARD LVCMOS18                       } [get_ports hmc7043_sclk               ];   ## D20  IO_L13P_T2L_N0_GC_QBC_45
set_property  -dict {PACKAGE_PIN P34   IOSTANDARD LVCMOS18                       } [get_ports hmc7043_sdata              ];   ## D21  IO_L13N_T2L_N1_GC_QBC_45
set_property  -dict {PACKAGE_PIN AJ36  IOSTANDARD LVCMOS18                       } [get_ports hmc7043_slen               ];   ## D18  IO_L20N_T3L_N3_AD1N_43
set_property  -dict {PACKAGE_PIN U46                                             } [get_ports m2c_n[0]                   ];   ## A19  MGTYRXN1_126
set_property  -dict {PACKAGE_PIN AA46                                            } [get_ports m2c_n[1]                   ];   ## Y19  MGTYRXN2_125
set_property  -dict {PACKAGE_PIN Y44                                             } [get_ports m2c_n[2]                   ];   ## Y23  MGTYRXN3_125
set_property  -dict {PACKAGE_PIN AB44                                            } [get_ports m2c_n[3]                   ];   ## Z17  MGTYRXN1_125
set_property  -dict {PACKAGE_PIN AJ46                                            } [get_ports m2c_n[4]                   ];   ## A11  MGTYRXN3_121
set_property  -dict {PACKAGE_PIN N46                                             } [get_ports m2c_n[5]                   ];   ## B13  MGTYRXN3_126
set_property  -dict {PACKAGE_PIN W46                                             } [get_ports m2c_n[6]                   ];   ## A15  MGTYRXN0_126
set_property  -dict {PACKAGE_PIN R46                                             } [get_ports m2c_n[7]                   ];   ## B17  MGTYRXN2_126
set_property  -dict {PACKAGE_PIN AL46                                            } [get_ports m2c_n[8]                   ];   ## A07  MGTYRXN2_121
set_property  -dict {PACKAGE_PIN AF44                                            } [get_ports m2c_n[9]                   ];   ## B05  MGTYRXN1_122
set_property  -dict {PACKAGE_PIN AR46                                            } [get_ports m2c_n[10]                  ];   ## C07  MGTYRXN0_121
set_property  -dict {PACKAGE_PIN AG46                                            } [get_ports m2c_n[11]                  ];   ## B09  MGTYRXN0_122
set_property  -dict {PACKAGE_PIN AC46                                            } [get_ports m2c_n[12]                  ];   ## Y15  MGTYRXN0_125
set_property  -dict {PACKAGE_PIN AD44                                            } [get_ports m2c_n[13]                  ];   ## Z13  MGTYRXN3_122
set_property  -dict {PACKAGE_PIN AE46                                            } [get_ports m2c_n[14]                  ];   ## Y11  MGTYRXN2_122
set_property  -dict {PACKAGE_PIN AN46                                            } [get_ports m2c_n[15]                  ];   ## A03  MGTYRXN1_121
set_property  -dict {PACKAGE_PIN U45                                             } [get_ports m2c_p[0]                   ];   ## A18  MGTYRXP1_126
set_property  -dict {PACKAGE_PIN AA45                                            } [get_ports m2c_p[1]                   ];   ## Y18  MGTYRXP2_125
set_property  -dict {PACKAGE_PIN Y43                                             } [get_ports m2c_p[2]                   ];   ## Y22  MGTYRXP3_125
set_property  -dict {PACKAGE_PIN AB43                                            } [get_ports m2c_p[3]                   ];   ## Z16  MGTYRXP1_125
set_property  -dict {PACKAGE_PIN AJ45                                            } [get_ports m2c_p[4]                   ];   ## A10  MGTYRXP3_121
set_property  -dict {PACKAGE_PIN N45                                             } [get_ports m2c_p[5]                   ];   ## B12  MGTYRXP3_126
set_property  -dict {PACKAGE_PIN W45                                             } [get_ports m2c_p[6]                   ];   ## A14  MGTYRXP0_126
set_property  -dict {PACKAGE_PIN R45                                             } [get_ports m2c_p[7]                   ];   ## B16  MGTYRXP2_126
set_property  -dict {PACKAGE_PIN AL45                                            } [get_ports m2c_p[8]                   ];   ## A06  MGTYRXP2_121
set_property  -dict {PACKAGE_PIN AF43                                            } [get_ports m2c_p[9]                   ];   ## B04  MGTYRXP1_122
set_property  -dict {PACKAGE_PIN AR45                                            } [get_ports m2c_p[10]                  ];   ## C06  MGTYRXP0_121
set_property  -dict {PACKAGE_PIN AG45                                            } [get_ports m2c_p[11]                  ];   ## B08  MGTYRXP0_122
set_property  -dict {PACKAGE_PIN AC45                                            } [get_ports m2c_p[12]                  ];   ## Y14  MGTYRXP0_125
set_property  -dict {PACKAGE_PIN AD43                                            } [get_ports m2c_p[13]                  ];   ## Z12  MGTYRXP3_122
set_property  -dict {PACKAGE_PIN AE45                                            } [get_ports m2c_p[14]                  ];   ## Y10  MGTYRXP2_122
set_property  -dict {PACKAGE_PIN AN45                                            } [get_ports m2c_p[15]                  ];   ## A02  MGTYRXP1_121
set_property  -dict {PACKAGE_PIN Y13   IOSTANDARD LVCMOS18                       } [get_ports mxfe_cs[0]                 ];   ## F08  IO_L1N_T0L_N1_DBC_70
set_property  -dict {PACKAGE_PIN AT37  IOSTANDARD LVCMOS18                       } [get_ports mxfe_cs[1]                 ];   ## H11  IO_L6N_T0U_N11_AD6N_43
set_property  -dict {PACKAGE_PIN K13   IOSTANDARD LVCMOS18                       } [get_ports mxfe_cs[2]                 ];   ## K20  IO_L23N_T3U_N9_70
set_property  -dict {PACKAGE_PIN AR38  IOSTANDARD LVCMOS18                       } [get_ports mxfe_cs[3]                 ];   ## D12  IO_L1N_T0L_N1_DBC_43
set_property  -dict {PACKAGE_PIN N13   IOSTANDARD LVCMOS18                       } [get_ports mxfe_miso[0]               ];   ## F05  IO_L13N_T2L_N1_GC_QBC_70
set_property  -dict {PACKAGE_PIN AT40  IOSTANDARD LVCMOS18                       } [get_ports mxfe_miso[1]               ];   ## G10  IO_L4N_T0U_N7_DBC_AD7N_43
set_property  -dict {PACKAGE_PIN P11   IOSTANDARD LVCMOS18                       } [get_ports mxfe_miso[2]               ];   ## K17  IO_L16N_T2U_N7_QBC_AD3N_70
set_property  -dict {PACKAGE_PIN AL31  IOSTANDARD LVCMOS18                       } [get_ports mxfe_miso[3]               ];   ## D09  IO_L16N_T2U_N7_QBC_AD3N_43
set_property  -dict {PACKAGE_PIN AA13  IOSTANDARD LVCMOS18                       } [get_ports mxfe_mosi[0]               ];   ## F07  IO_L1P_T0L_N0_DBC_70
set_property  -dict {PACKAGE_PIN AR37  IOSTANDARD LVCMOS18                       } [get_ports mxfe_mosi[1]               ];   ## H10  IO_L6P_T0U_N10_AD6P_43
set_property  -dict {PACKAGE_PIN K14   IOSTANDARD LVCMOS18                       } [get_ports mxfe_mosi[2]               ];   ## K19  IO_L23P_T3U_N8_70
set_property  -dict {PACKAGE_PIN AP38  IOSTANDARD LVCMOS18                       } [get_ports mxfe_mosi[3]               ];   ## D11  IO_L1P_T0L_N0_DBC_43
set_property  -dict {PACKAGE_PIN AK29  IOSTANDARD LVCMOS18                       } [get_ports mxfe_reset[0]              ];   ## G12  IO_L18P_T2U_N10_AD2P_43
set_property  -dict {PACKAGE_PIN N33   IOSTANDARD LVCMOS18                       } [get_ports mxfe_reset[1]              ];   ## H22  IO_L22P_T3U_N6_DBC_AD0P_45
set_property  -dict {PACKAGE_PIN W12   IOSTANDARD LVCMOS18                       } [get_ports mxfe_reset[2]              ];   ## J06  IO_L3P_T0L_N4_AD15P_70
set_property  -dict {PACKAGE_PIN T16   IOSTANDARD LVCMOS18                       } [get_ports mxfe_reset[3]              ];   ## F13  IO_L9P_T1L_N4_AD12P_70
set_property  -dict {PACKAGE_PIN L34   IOSTANDARD LVCMOS18                       } [get_ports mxfe_rx_en0[0]             ];   ## G36  IO_L19P_T3L_N0_DBC_AD9P_45
set_property  -dict {PACKAGE_PIN AP36  IOSTANDARD LVCMOS18                       } [get_ports mxfe_rx_en0[1]             ];   ## H13  IO_L5P_T0U_N8_AD14P_43
set_property  -dict {PACKAGE_PIN V16   IOSTANDARD LVCMOS18                       } [get_ports mxfe_rx_en0[2]             ];   ## K13  IO_L8P_T1L_N2_AD5P_70
set_property  -dict {PACKAGE_PIN M15   IOSTANDARD LVCMOS18                       } [get_ports mxfe_rx_en0[3]             ];   ## E18  IO_L17P_T2U_N8_AD10P_70
set_property  -dict {PACKAGE_PIN K34   IOSTANDARD LVCMOS18                       } [get_ports mxfe_rx_en1[0]             ];   ## G37  IO_L19N_T3L_N1_DBC_AD9N_45
set_property  -dict {PACKAGE_PIN AP37  IOSTANDARD LVCMOS18                       } [get_ports mxfe_rx_en1[1]             ];   ## H14  IO_L5N_T0U_N9_AD14N_43
set_property  -dict {PACKAGE_PIN U16   IOSTANDARD LVCMOS18                       } [get_ports mxfe_rx_en1[2]             ];   ## K14  IO_L8N_T1L_N3_AD5N_70
set_property  -dict {PACKAGE_PIN L15   IOSTANDARD LVCMOS18                       } [get_ports mxfe_rx_en1[3]             ];   ## E19  IO_L17N_T2U_N9_AD10N_70
set_property  -dict {PACKAGE_PIN N14   IOSTANDARD LVCMOS18                       } [get_ports mxfe_sclk[0]               ];   ## F04  IO_L13P_T2L_N0_GC_QBC_70
set_property  -dict {PACKAGE_PIN AT39  IOSTANDARD LVCMOS18                       } [get_ports mxfe_sclk[1]               ];   ## G09  IO_L4P_T0U_N6_DBC_AD7P_43
set_property  -dict {PACKAGE_PIN R11   IOSTANDARD LVCMOS18                       } [get_ports mxfe_sclk[2]               ];   ## K16  IO_L16P_T2U_N6_QBC_AD3P_70
set_property  -dict {PACKAGE_PIN AL30  IOSTANDARD LVCMOS18                       } [get_ports mxfe_sclk[3]               ];   ## D08  IO_L16P_T2U_N6_QBC_AD3P_43
set_property  -dict {PACKAGE_PIN T36   IOSTANDARD LVDS                           } [get_ports mxfe_sync1_inb_n[0]        ];   ## G31  IO_L4N_T0U_N7_DBC_AD7N_45
set_property  -dict {PACKAGE_PIN AJ31  IOSTANDARD LVDS                           } [get_ports mxfe_sync1_inb_n[1]        ];   ## H17  IO_L17N_T2U_N9_AD10N_43
set_property  -dict {PACKAGE_PIN Y12   IOSTANDARD LVDS                           } [get_ports mxfe_sync1_inb_n[2]        ];   ## K08  IO_L5N_T0U_N9_AD14N_70
set_property  -dict {PACKAGE_PIN U12   IOSTANDARD LVDS                           } [get_ports mxfe_sync1_inb_n[3]        ];   ## E13  IO_L4N_T0U_N7_DBC_AD7N_70
set_property  -dict {PACKAGE_PIN U35   IOSTANDARD LVDS                           } [get_ports mxfe_sync1_inb_p[0]        ];   ## G30  IO_L4P_T0U_N6_DBC_AD7P_45
set_property  -dict {PACKAGE_PIN AJ30  IOSTANDARD LVDS                           } [get_ports mxfe_sync1_inb_p[1]        ];   ## H16  IO_L17P_T2U_N8_AD10P_43
set_property  -dict {PACKAGE_PIN AA12  IOSTANDARD LVDS                           } [get_ports mxfe_sync1_inb_p[2]        ];   ## K07  IO_L5P_T0U_N8_AD14P_70
set_property  -dict {PACKAGE_PIN V13   IOSTANDARD LVDS                           } [get_ports mxfe_sync1_inb_p[3]        ];   ## E12  IO_L4P_T0U_N6_DBC_AD7P_70
set_property  -dict {PACKAGE_PIN N37   IOSTANDARD LVDS     DIFF_TERM_ADV TERM_100} [get_ports mxfe_sync1_outb_n[0]       ];   ## G34  IO_L16N_T2U_N7_QBC_AD3N_45
set_property  -dict {PACKAGE_PIN AG33  IOSTANDARD LVDS     DIFF_TERM_ADV TERM_100} [get_ports mxfe_sync1_outb_n[1]       ];   ## H20  IO_L24N_T3U_N11_43
set_property  -dict {PACKAGE_PIN T13   IOSTANDARD LVDS     DIFF_TERM_ADV TERM_100} [get_ports mxfe_sync1_outb_n[2]       ];   ## K11  IO_L12N_T1U_N11_GC_70
set_property  -dict {PACKAGE_PIN R13   IOSTANDARD LVDS     DIFF_TERM_ADV TERM_100} [get_ports mxfe_sync1_outb_n[3]       ];   ## E16  IO_L11N_T1U_N9_GC_70
set_property  -dict {PACKAGE_PIN P37   IOSTANDARD LVDS     DIFF_TERM_ADV TERM_100} [get_ports mxfe_sync1_outb_p[0]       ];   ## G33  IO_L16P_T2U_N6_QBC_AD3P_45
set_property  -dict {PACKAGE_PIN AG32  IOSTANDARD LVDS     DIFF_TERM_ADV TERM_100} [get_ports mxfe_sync1_outb_p[1]       ];   ## H19  IO_L24P_T3U_N10_43
set_property  -dict {PACKAGE_PIN U13   IOSTANDARD LVDS     DIFF_TERM_ADV TERM_100} [get_ports mxfe_sync1_outb_p[2]       ];   ## K10  IO_L12P_T1U_N10_GC_70
set_property  -dict {PACKAGE_PIN T14   IOSTANDARD LVDS     DIFF_TERM_ADV TERM_100} [get_ports mxfe_sync1_outb_p[3]       ];   ## E15  IO_L11P_T1U_N8_GC_70
set_property  -dict {PACKAGE_PIN U11   IOSTANDARD LVCMOS18                       } [get_ports mxfe_tx_en0[0]             ];   ## F10  IO_L10P_T1U_N6_QBC_AD4P_70
set_property  -dict {PACKAGE_PIN AJ32  IOSTANDARD LVCMOS18                       } [get_ports mxfe_tx_en0[1]             ];   ## H07  IO_L14P_T2L_N2_GC_43
set_property  -dict {PACKAGE_PIN K11   IOSTANDARD LVCMOS18                       } [get_ports mxfe_tx_en0[2]             ];   ## K22  IO_L21P_T3L_N4_AD8P_70
set_property  -dict {PACKAGE_PIN AJ33  IOSTANDARD LVCMOS18                       } [get_ports mxfe_tx_en0[3]             ];   ## D14  IO_L19P_T3L_N0_DBC_AD9P_43
set_property  -dict {PACKAGE_PIN T11   IOSTANDARD LVCMOS18                       } [get_ports mxfe_tx_en1[0]             ];   ## F11  IO_L10N_T1U_N7_QBC_AD4N_70
set_property  -dict {PACKAGE_PIN AK32  IOSTANDARD LVCMOS18                       } [get_ports mxfe_tx_en1[1]             ];   ## H08  IO_L14N_T2L_N3_GC_43
set_property  -dict {PACKAGE_PIN J11   IOSTANDARD LVCMOS18                       } [get_ports mxfe_tx_en1[2]             ];   ## K23  IO_L21N_T3L_N5_AD8N_70
set_property  -dict {PACKAGE_PIN AK33  IOSTANDARD LVCMOS18                       } [get_ports mxfe_tx_en1[3]             ];   ## D15  IO_L19N_T3L_N1_DBC_AD9N_43
set_property  -dict {PACKAGE_PIN AK30  IOSTANDARD LVCMOS18                       } [get_ports mxfe0_gpio[0]              ];   ## G13  IO_L18N_T2U_N11_AD2N_43
set_property  -dict {PACKAGE_PIN AH33  IOSTANDARD LVCMOS18                       } [get_ports mxfe0_gpio[1]              ];   ## G15  IO_L21P_T3L_N4_AD8P_43
set_property  -dict {PACKAGE_PIN AH34  IOSTANDARD LVCMOS18                       } [get_ports mxfe0_gpio[2]              ];   ## G16  IO_L21N_T3L_N5_AD8N_43
set_property  -dict {PACKAGE_PIN AG34  IOSTANDARD LVCMOS18                       } [get_ports mxfe0_gpio[3]              ];   ## G18  IO_L22P_T3U_N6_DBC_AD0P_43
set_property  -dict {PACKAGE_PIN AH35  IOSTANDARD LVCMOS18                       } [get_ports mxfe0_gpio[4]              ];   ## G19  IO_L22N_T3U_N7_DBC_AD0N_43
set_property  -dict {PACKAGE_PIN N32   IOSTANDARD LVCMOS18                       } [get_ports mxfe0_gpio[5]              ];   ## G21  IO_L23P_T3U_N8_45
set_property  -dict {PACKAGE_PIN M32   IOSTANDARD LVCMOS18                       } [get_ports mxfe0_gpio[6]              ];   ## G22  IO_L23N_T3U_N9_45
set_property  -dict {PACKAGE_PIN N34   IOSTANDARD LVCMOS18                       } [get_ports mxfe0_gpio[7]              ];   ## G24  IO_L20P_T3L_N2_AD1P_45
set_property  -dict {PACKAGE_PIN N35   IOSTANDARD LVCMOS18                       } [get_ports mxfe0_gpio[8]              ];   ## G25  IO_L20N_T3L_N3_AD1N_45
set_property  -dict {PACKAGE_PIN Y34   IOSTANDARD LVCMOS18                       } [get_ports mxfe0_gpio[9]              ];   ## G27  IO_L3P_T0L_N4_AD15P_45
set_property  -dict {PACKAGE_PIN W34   IOSTANDARD LVCMOS18                       } [get_ports mxfe0_gpio[10]             ];   ## G28  IO_L3N_T0L_N5_AD15N_45
set_property  -dict {PACKAGE_PIN M33   IOSTANDARD LVCMOS18                       } [get_ports mxfe1_gpio[0]              ];   ## H23  IO_L22N_T3U_N7_DBC_AD0N_45
set_property  -dict {PACKAGE_PIN M35   IOSTANDARD LVCMOS18                       } [get_ports mxfe1_gpio[1]              ];   ## H25  IO_L24P_T3U_N10_45
set_property  -dict {PACKAGE_PIN L35   IOSTANDARD LVCMOS18                       } [get_ports mxfe1_gpio[2]              ];   ## H26  IO_L24N_T3U_N11_45
set_property  -dict {PACKAGE_PIN T34   IOSTANDARD LVCMOS18                       } [get_ports mxfe1_gpio[3]              ];   ## H28  IO_L6P_T0U_N10_AD6P_45
set_property  -dict {PACKAGE_PIN T35   IOSTANDARD LVCMOS18                       } [get_ports mxfe1_gpio[4]              ];   ## H29  IO_L6N_T0U_N11_AD6N_45
set_property  -dict {PACKAGE_PIN M36   IOSTANDARD LVCMOS18                       } [get_ports mxfe1_gpio[5]              ];   ## H31  IO_L17P_T2U_N8_AD10P_45
set_property  -dict {PACKAGE_PIN L36   IOSTANDARD LVCMOS18                       } [get_ports mxfe1_gpio[6]              ];   ## H32  IO_L17N_T2U_N9_AD10N_45
set_property  -dict {PACKAGE_PIN N38   IOSTANDARD LVCMOS18                       } [get_ports mxfe1_gpio[7]              ];   ## H34  IO_L18P_T2U_N10_AD2P_45
set_property  -dict {PACKAGE_PIN M38   IOSTANDARD LVCMOS18                       } [get_ports mxfe1_gpio[8]              ];   ## H35  IO_L18N_T2U_N11_AD2N_45
set_property  -dict {PACKAGE_PIN L33   IOSTANDARD LVCMOS18                       } [get_ports mxfe1_gpio[9]              ];   ## H37  IO_L21P_T3L_N4_AD8P_45
set_property  -dict {PACKAGE_PIN K33   IOSTANDARD LVCMOS18                       } [get_ports mxfe1_gpio[10]             ];   ## H38  IO_L21N_T3L_N5_AD8N_45
set_property  -dict {PACKAGE_PIN V12   IOSTANDARD LVCMOS18                       } [get_ports mxfe2_gpio[0]              ];   ## J07  IO_L3N_T0L_N5_AD15N_70
set_property  -dict {PACKAGE_PIN AA14  IOSTANDARD LVCMOS18                       } [get_ports mxfe2_gpio[1]              ];   ## J09  IO_L2P_T0L_N2_70
set_property  -dict {PACKAGE_PIN Y14   IOSTANDARD LVCMOS18                       } [get_ports mxfe2_gpio[2]              ];   ## J10  IO_L2N_T0L_N3_70
set_property  -dict {PACKAGE_PIN R12   IOSTANDARD LVCMOS18                       } [get_ports mxfe2_gpio[3]              ];   ## J12  IO_L18P_T2U_N10_AD2P_70
set_property  -dict {PACKAGE_PIN P12   IOSTANDARD LVCMOS18                       } [get_ports mxfe2_gpio[4]              ];   ## J13  IO_L18N_T2U_N11_AD2N_70
set_property  -dict {PACKAGE_PIN M11   IOSTANDARD LVCMOS18                       } [get_ports mxfe2_gpio[5]              ];   ## J15  IO_L22P_T3U_N6_DBC_AD0P_70
set_property  -dict {PACKAGE_PIN L11   IOSTANDARD LVCMOS18                       } [get_ports mxfe2_gpio[6]              ];   ## J16  IO_L22N_T3U_N7_DBC_AD0N_70
set_property  -dict {PACKAGE_PIN P15   IOSTANDARD LVCMOS18                       } [get_ports mxfe2_gpio[7]              ];   ## J18  IO_L15P_T2L_N4_AD11P_70
set_property  -dict {PACKAGE_PIN N15   IOSTANDARD LVCMOS18                       } [get_ports mxfe2_gpio[8]              ];   ## J19  IO_L15N_T2L_N5_AD11N_70
set_property  -dict {PACKAGE_PIN K12   IOSTANDARD LVCMOS18                       } [get_ports mxfe2_gpio[9]              ];   ## J21  IO_L24P_T3U_N10_70
set_property  -dict {PACKAGE_PIN J12   IOSTANDARD LVCMOS18                       } [get_ports mxfe2_gpio[10]             ];   ## J22  IO_L24N_T3U_N11_70
set_property  -dict {PACKAGE_PIN T15   IOSTANDARD LVCMOS18                       } [get_ports mxfe3_gpio[0]              ];   ## F14  IO_L9N_T1L_N5_AD12N_70
set_property  -dict {PACKAGE_PIN M13   IOSTANDARD LVCMOS18                       } [get_ports mxfe3_gpio[1]              ];   ## F16  IO_L19P_T3L_N0_DBC_AD9P_70
set_property  -dict {PACKAGE_PIN M12   IOSTANDARD LVCMOS18                       } [get_ports mxfe3_gpio[2]              ];   ## F17  IO_L19N_T3L_N1_DBC_AD9N_70
set_property  -dict {PACKAGE_PIN L14   IOSTANDARD LVCMOS18                       } [get_ports mxfe3_gpio[3]              ];   ## F19  IO_L20P_T3L_N2_AD1P_70
set_property  -dict {PACKAGE_PIN L13   IOSTANDARD LVCMOS18                       } [get_ports mxfe3_gpio[4]              ];   ## F20  IO_L20N_T3L_N3_AD1N_70
set_property  -dict {PACKAGE_PIN V15   IOSTANDARD LVCMOS18                       } [get_ports mxfe3_gpio[5]              ];   ## E02  IO_L7P_T1L_N0_QBC_AD13P_70
set_property  -dict {PACKAGE_PIN U15   IOSTANDARD LVCMOS18                       } [get_ports mxfe3_gpio[6]              ];   ## E03  IO_L7N_T1L_N1_QBC_AD13N_70
set_property  -dict {PACKAGE_PIN R14   IOSTANDARD LVCMOS18                       } [get_ports mxfe3_gpio[7]              ];   ## E06  IO_L14P_T2L_N2_GC_70
set_property  -dict {PACKAGE_PIN P14   IOSTANDARD LVCMOS18                       } [get_ports mxfe3_gpio[8]              ];   ## E07  IO_L14N_T2L_N3_GC_70
set_property  -dict {PACKAGE_PIN W14   IOSTANDARD LVCMOS18                       } [get_ports mxfe3_gpio[9]              ];   ## E09  IO_L6P_T0U_N10_AD6P_70
set_property  -dict {PACKAGE_PIN V14   IOSTANDARD LVCMOS18                       } [get_ports mxfe3_gpio[10]             ];   ## E10  IO_L6N_T0U_N11_AD6N_70

set_property  -dict {PACKAGE_PIN AK35  IOSTANDARD LVCMOS18 PULLTYPE PULLUP       } [get_ports vadj_1v8_pgood             ];   ## IO_T1U_N12_43_AK35 

# external HMC SPI interface
set_property  -dict {PACKAGE_PIN AY14  IOSTANDARD LVCMOS12                       } [get_ports ext_hmc7044_sclk          ];  ## 
set_property  -dict {PACKAGE_PIN AY15  IOSTANDARD LVCMOS12                       } [get_ports ext_hmc7044_slen          ];  ## 
set_property  -dict {PACKAGE_PIN AW15  IOSTANDARD LVCMOS12                       } [get_ports ext_hmc7044_sdata         ];  ## 
set_property  -dict {PACKAGE_PIN AV15  IOSTANDARD LVCMOS12                       } [get_ports ext_hmc7044_miso          ];  ## 


set_property  -dict {PACKAGE_PIN R32  IOSTANDARD LVCMOS18                       } [get_ports ext_sync                   ]; ## IO_L11P_T1U_N8_GC_45_R32 


create_pblock pblock_axi_mem_interconnect
add_cells_to_pblock [get_pblocks pblock_axi_mem_interconnect] [get_cells -quiet [list i_system_wrapper/system_i/axi_mem_interconnect]]
resize_pblock [get_pblocks pblock_axi_mem_interconnect] -add {CLOCKREGION_X0Y0:CLOCKREGION_X5Y4}

create_pblock SLR1
add_cells_to_pblock [get_pblocks SLR1] [get_cells -quiet [list i_system_wrapper/system_i/util_mxfe_upack]]
resize_pblock SLR1 -add SLR1:SLR1
