

================================================================
== Vivado HLS Report for 'qam_runner'
================================================================
* Date:           Wed May 20 01:33:14 2015

* Version:        2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)
* Project:        QAM_Runner
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.75|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|        20|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      6|       0|   6129|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|     200|    276|
|Memory           |        1|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    376|
|Register         |        -|      -|    1839|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      6|    2039|   6781|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      2|       1|     12|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------------+---------+-------+-----+-----+
    |            Instance           |           Module           | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------+----------------------------+---------+-------+-----+-----+
    |qam_runner_fpext_32ns_64_3_U1  |qam_runner_fpext_32ns_64_3  |        0|      0|  100|  138|
    |qam_runner_fpext_32ns_64_3_U2  |qam_runner_fpext_32ns_64_3  |        0|      0|  100|  138|
    +-------------------------------+----------------------------+---------+-------+-----+-----+
    |Total                          |                            |        0|      0|  200|  276|
    +-------------------------------+----------------------------+---------+-------+-----+-----+

    * Memory: 
    +-----------+--------------------+---------+------+-----+------+-------------+
    |   Memory  |       Module       | BRAM_18K| Words| Bits| Banks| W*Bits*Banks|
    +-----------+--------------------+---------+------+-----+------+-------------+
    |cos_lut_U  |qam_runner_cos_lut  |        1|  1024|   15|     1|        15360|
    +-----------+--------------------+---------+------+-----+------+-------------+
    |Total      |                    |        1|  1024|   15|     1|        15360|
    +-----------+--------------------+---------+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------------------+----------+-------+---+-----+------------+------------+
    |                   Variable Name                   | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------------------------+----------+-------+---+-----+------------+------------+
    |p_Val2_11_fu_2464_p2                               |     *    |      1|  0|    0|          16|           5|
    |p_Val2_32_fu_2314_p2                               |     *    |      1|  0|    0|          16|           5|
    |p_Val2_5_fu_1921_p2                                |     *    |      1|  0|    0|          16|          12|
    |p_Val2_6_fu_1934_p2                                |     *    |      1|  0|    0|          16|          12|
    |p_Val2_8_fu_1950_p2                                |     *    |      1|  0|    0|          16|          12|
    |p_Val2_9_fu_1956_p2                                |     *    |      1|  0|    0|          16|          12|
    |exp_V_fu_828_p2                                    |     +    |      0|  0|   12|          12|          11|
    |i_1_fu_772_p2                                      |     +    |      0|  0|   32|          32|           1|
    |p_Val2_10_fu_2016_p2                               |     +    |      0|  0|   29|          29|          29|
    |p_Val2_42_fu_2670_p2                               |     +    |      0|  0|   28|          28|          28|
    |p_Val2_44_fu_2694_p2                               |     +    |      0|  0|   29|          29|          29|
    |pos1_fu_1011_p2                                    |     +    |      0|  0|   12|          12|           2|
    |pos2_fu_1020_p2                                    |     +    |      0|  0|   12|          12|           2|
    |sh_assign_1_fu_707_p2                              |     +    |      0|  0|    9|           9|           4|
    |tmp_105_fu_3482_p2                                 |     +    |      0|  0|   32|          32|           6|
    |tmp_107_fu_3496_p2                                 |     +    |      0|  0|   32|          32|           2|
    |tmp_10_fu_1416_p2                                  |     +    |      0|  0|   12|          12|           5|
    |tmp_26_fu_1572_p2                                  |     +    |      0|  0|   12|          12|           5|
    |tmp_41_fu_875_p2                                   |     +    |      0|  0|   12|          12|           6|
    |tmp_74_fu_3275_p2                                  |     +    |      0|  0|   32|          32|           6|
    |tmp_76_fu_3289_p2                                  |     +    |      0|  0|   32|          32|           2|
    |tmp_85_fu_3344_p2                                  |     +    |      0|  0|   32|          32|           6|
    |tmp_87_fu_3358_p2                                  |     +    |      0|  0|   32|          32|           2|
    |tmp_95_fu_3413_p2                                  |     +    |      0|  0|   32|          32|           6|
    |tmp_97_fu_3427_p2                                  |     +    |      0|  0|   32|          32|           2|
    |F2_1_fu_1242_p2                                    |     -    |      0|  0|   12|          11|          12|
    |F2_2_fu_863_p2                                     |     -    |      0|  0|   12|          11|          12|
    |F2_fu_1196_p2                                      |     -    |      0|  0|   12|          11|          12|
    |cos_out_V_fu_2927_p2                               |     -    |      0|  0|   16|           1|          16|
    |j_1_fu_3328_p2                                     |     -    |      0|  0|   32|           5|          32|
    |j_2_fu_3397_p2                                     |     -    |      0|  0|   32|           4|          32|
    |j_3_fu_3466_p2                                     |     -    |      0|  0|   32|           4|          32|
    |j_fu_3259_p2                                       |     -    |      0|  0|   32|           5|          32|
    |man_V_1_fu_1398_p2                                 |     -    |      0|  0|   54|           1|          54|
    |man_V_4_fu_1554_p2                                 |     -    |      0|  0|   54|           1|          54|
    |man_V_7_fu_849_p2                                  |     -    |      0|  0|   54|           1|          54|
    |p_Repl2_10_trunc_fu_3611_p2                        |     -    |      0|  0|    9|           9|           8|
    |p_Repl2_14_trunc_fu_3649_p2                        |     -    |      0|  0|    9|           9|           8|
    |p_Repl2_2_trunc_fu_3535_p2                         |     -    |      0|  0|    8|           8|           8|
    |p_Repl2_6_trunc_fu_3573_p2                         |     -    |      0|  0|    8|           8|           8|
    |p_Val2_52_fu_2821_p2                               |     -    |      0|  0|   29|          29|          29|
    |p_Val2_7_fu_1986_p2                                |     -    |      0|  0|   29|          29|          29|
    |sin_out_V_fu_2921_p2                               |     -    |      0|  0|   16|           1|          16|
    |tmp_109_fu_3521_p2                                 |     -    |      0|  0|   23|           5|          23|
    |tmp_10_i_fu_683_p2                                 |     -    |      0|  0|    9|           1|           9|
    |tmp_11_fu_1421_p2                                  |     -    |      0|  0|   12|           4|          12|
    |tmp_16_i_fu_721_p2                                 |     -    |      0|  0|    9|           5|           9|
    |tmp_26_i_fu_746_p2                                 |     -    |      0|  0|    9|           1|           9|
    |tmp_27_fu_1577_p2                                  |     -    |      0|  0|   12|           4|          12|
    |tmp_42_fu_881_p2                                   |     -    |      0|  0|   12|           5|          12|
    |tmp_79_fu_3314_p2                                  |     -    |      0|  0|   23|           5|          23|
    |tmp_89_fu_3383_p2                                  |     -    |      0|  0|   23|           5|          23|
    |tmp_99_fu_3452_p2                                  |     -    |      0|  0|   23|           5|          23|
    |tmp_V_1_fu_3063_p2                                 |     -    |      0|  0|   17|           1|          17|
    |tmp_V_3_fu_3114_p2                                 |     -    |      0|  0|   17|           1|          17|
    |tmp_V_5_fu_3165_p2                                 |     -    |      0|  0|   13|           1|          13|
    |tmp_V_7_fu_3216_p2                                 |     -    |      0|  0|   13|           1|          13|
    |Range2_all_ones_1_i_fu_1279_p3                     |  Select  |      0|  0|    1|           1|           1|
    |clip_i_V_fu_2210_p3                                |  Select  |      0|  0|    5|           1|           5|
    |clip_q_V_fu_2264_p3                                |  Select  |      0|  0|    5|           1|           5|
    |cos_adr_V_fu_2876_p3                               |  Select  |      0|  0|   10|           1|          10|
    |cos_out_V_1_fu_2951_p3                             |  Select  |      0|  0|   16|           1|          16|
    |cos_out_V_6_fu_2971_p3                             |  Select  |      0|  0|   16|           1|          16|
    |deleted_ones_0_i_fu_1340_p3                        |  Select  |      0|  0|    1|           1|           1|
    |deleted_zeros_0_i_fu_1326_p3                       |  Select  |      0|  0|    1|           1|           1|
    |man_V_17_fu_855_p3                                 |  Select  |      0|  0|   54|           1|          54|
    |man_V_2_fu_1404_p3                                 |  Select  |      0|  0|   54|           1|          54|
    |man_V_5_fu_1560_p3                                 |  Select  |      0|  0|   54|           1|          54|
    |newSel1_fu_1809_p3                                 |  Select  |      0|  0|   16|           1|          16|
    |newSel2_fu_1820_p3                                 |  Select  |      0|  0|   16|           1|          16|
    |newSel3_fu_1834_p3                                 |  Select  |      0|  0|   16|           1|          16|
    |newSel4_fu_1863_p3                                 |  Select  |      0|  0|   16|           1|          16|
    |newSel5_fu_1875_p3                                 |  Select  |      0|  0|   16|           1|          16|
    |newSel6_fu_1886_p3                                 |  Select  |      0|  0|   16|           1|          16|
    |newSel7_fu_1900_p3                                 |  Select  |      0|  0|   16|           1|          16|
    |newSel8_fu_2979_p3                                 |  Select  |      0|  0|   16|           1|          16|
    |newSel9_fu_2993_p3                                 |  Select  |      0|  0|   16|           1|          16|
    |newSel_fu_1797_p3                                  |  Select  |      0|  0|   16|           1|          16|
    |p_1_fu_1842_p3                                     |  Select  |      0|  0|    2|           1|           2|
    |p_2_fu_1248_p3                                     |  Select  |      0|  0|    2|           1|           2|
    |p_5_fu_1768_p3                                     |  Select  |      0|  0|   28|           1|          28|
    |p_Repl2_10_fu_3694_p3                              |  Select  |      0|  0|   32|           1|           1|
    |p_Repl2_11_fu_3687_p3                              |  Select  |      0|  0|   32|           1|           1|
    |p_Repl2_8_fu_3708_p3                               |  Select  |      0|  0|   32|           1|           1|
    |p_Repl2_9_fu_3701_p3                               |  Select  |      0|  0|   32|           1|           1|
    |p_Val2_0_i_i121_in_i_fu_2630_p3                    |  Select  |      0|  0|   32|           1|          32|
    |p_Val2_0_i_i129_in_i_fu_2790_p3                    |  Select  |      0|  0|   32|           1|          32|
    |p_Val2_1_i_fu_2257_p3                              |  Select  |      0|  0|    6|           1|           6|
    |p_Val2_2_i_fu_2590_p3                              |  Select  |      0|  0|   15|           1|          15|
    |p_Val2_34_mux_i_fu_2196_p3                         |  Select  |      0|  0|    5|           1|           4|
    |p_Val2_36_fu_2430_p3                               |  Select  |      0|  0|   14|           1|          14|
    |p_Val2_36_mux_i_fu_2250_p3                         |  Select  |      0|  0|    5|           1|           4|
    |p_Val2_47_fu_2676_p3                               |  Select  |      0|  0|   28|           1|          28|
    |p_Val2_47_mux_i_fu_2416_p3                         |  Select  |      0|  0|   14|           1|          13|
    |p_Val2_4_fu_1255_p3                                |  Select  |      0|  0|   28|           1|          28|
    |p_Val2_54_mux_i_fu_2750_p3                         |  Select  |      0|  0|   28|           1|          27|
    |p_Val2_i1_fu_2423_p3                               |  Select  |      0|  0|   15|           1|          15|
    |p_Val2_i2_fu_2758_p3                               |  Select  |      0|  0|   29|           1|          29|
    |p_Val2_i_fu_2203_p3                                |  Select  |      0|  0|    6|           1|           6|
    |p_in_i_fu_2655_p3                                  |  Select  |      0|  0|   32|           1|          32|
    |p_s_fu_1776_p3                                     |  Select  |      0|  0|    2|           1|           2|
    |p_this_assign_fu_666_p3                            |  Select  |      0|  0|   29|           1|           1|
    |ph_est_V_fu_2597_p3                                |  Select  |      0|  0|   14|           1|          14|
    |res_V_11_fu_3680_p3                                |  Select  |      0|  0|   32|           1|          32|
    |res_V_5_fu_3604_p3                                 |  Select  |      0|  0|   32|           1|          32|
    |res_V_8_fu_3642_p3                                 |  Select  |      0|  0|   32|           1|          32|
    |res_V_fu_3566_p3                                   |  Select  |      0|  0|   32|           1|          32|
    |sel_tmp18_fu_950_p3                                |  Select  |      0|  0|   28|           1|          28|
    |sel_tmp22_fu_972_p3                                |  Select  |      0|  0|   28|           1|          28|
    |sel_tmp25_fu_991_p3                                |  Select  |      0|  0|   28|           1|          28|
    |sel_tmp32_fu_1313_p3                               |  Select  |      0|  0|    1|           1|           1|
    |sel_tmp35_fu_1334_p3                               |  Select  |      0|  0|    1|           1|           1|
    |sel_tmp37_fu_1741_p3                               |  Select  |      0|  0|   28|           1|          28|
    |sel_tmp38_fu_1751_p3                               |  Select  |      0|  0|   28|           1|          28|
    |sh_amt_1_fu_1582_p3                                |  Select  |      0|  0|   12|           1|          12|
    |sh_amt_2_fu_887_p3                                 |  Select  |      0|  0|   12|           1|          12|
    |sh_amt_fu_1426_p3                                  |  Select  |      0|  0|   12|           1|          12|
    |sh_assign_2_fu_727_p3                              |  Select  |      0|  0|    9|           1|           9|
    |sh_assign_3_fu_752_p3                              |  Select  |      0|  0|    9|           1|           9|
    |sh_assign_fu_689_p3                                |  Select  |      0|  0|    9|           1|           9|
    |sin_adr_V_1_fu_2882_p3                             |  Select  |      0|  0|   10|           1|          10|
    |sin_out_V_5_fu_3001_p3                             |  Select  |      0|  0|   16|           1|          16|
    |ssdm_int_14_1024_0_true_V_write_assign_fu_2583_p3  |  Select  |      0|  0|   14|           1|          13|
    |this_assign_mux_fu_1729_p3                         |  Select  |      0|  0|   28|           1|          27|
    |tmp_101_cast_fu_3389_p3                            |  Select  |      0|  0|   23|           1|          23|
    |tmp_106_fu_3488_p3                                 |  Select  |      0|  0|   32|           1|          32|
    |tmp_114_cast_fu_3458_p3                            |  Select  |      0|  0|   23|           1|          23|
    |tmp_127_cast_fu_3527_p3                            |  Select  |      0|  0|   23|           1|          23|
    |tmp_25_i_fu_2766_p3                                |  Select  |      0|  0|   28|           1|          28|
    |tmp_75_fu_3281_p3                                  |  Select  |      0|  0|   32|           1|          32|
    |tmp_86_fu_3350_p3                                  |  Select  |      0|  0|   32|           1|          32|
    |tmp_88_cast_fu_3320_p3                             |  Select  |      0|  0|   23|           1|          23|
    |tmp_96_fu_3419_p3                                  |  Select  |      0|  0|   32|           1|          32|
    |tmp_V_15_fu_3069_p3                                |  Select  |      0|  0|   17|           1|          17|
    |tmp_V_16_fu_3120_p3                                |  Select  |      0|  0|   17|           1|          17|
    |tmp_V_17_fu_3171_p3                                |  Select  |      0|  0|   13|           1|          13|
    |tmp_V_18_fu_3222_p3                                |  Select  |      0|  0|   13|           1|          13|
    |Range1_all_ones_1_fu_1068_p2                       |    and   |      0|  0|    1|           1|           1|
    |Range1_all_ones_fu_1290_p2                         |    and   |      0|  0|    1|           1|           1|
    |ap_sig_bdd_590                                     |    and   |      0|  0|    1|           1|           1|
    |brmerge92_demorgan_i_fu_1381_p2                    |    and   |      0|  0|    1|           1|           1|
    |neg_src_fu_1353_p2                                 |    and   |      0|  0|    1|           1|           1|
    |or_cond88_i_fu_1274_p2                             |    and   |      0|  0|    1|           1|           1|
    |or_cond89_i_fu_1286_p2                             |    and   |      0|  0|    1|           1|           1|
    |overflow_1_fu_2169_p2                              |    and   |      0|  0|    1|           1|           1|
    |overflow_2_fu_2223_p2                              |    and   |      0|  0|    1|           1|           1|
    |overflow_3_fu_2371_p2                              |    and   |      0|  0|    1|           1|           1|
    |overflow_4_fu_2538_p2                              |    and   |      0|  0|    1|           1|           1|
    |overflow_fu_1375_p2                                |    and   |      0|  0|    1|           1|           1|
    |p_93_i_fu_1300_p2                                  |    and   |      0|  0|    1|           1|           1|
    |sel_tmp10_fu_1658_p2                               |    and   |      0|  0|    1|           1|           1|
    |sel_tmp12_fu_1675_p2                               |    and   |      0|  0|    1|           1|           1|
    |sel_tmp13_fu_1849_p2                               |    and   |      0|  0|    1|           1|           1|
    |sel_tmp15_fu_1693_p2                               |    and   |      0|  0|    1|           1|           1|
    |sel_tmp17_fu_1858_p2                               |    and   |      0|  0|    1|           1|           1|
    |sel_tmp20_fu_961_p2                                |    and   |      0|  0|    1|           1|           1|
    |sel_tmp21_fu_966_p2                                |    and   |      0|  0|    1|           1|           1|
    |sel_tmp24_fu_985_p2                                |    and   |      0|  0|    1|           1|           1|
    |sel_tmp27_fu_1005_p2                               |    and   |      0|  0|    1|           1|           1|
    |sel_tmp2_fu_1502_p2                                |    and   |      0|  0|    1|           1|           1|
    |sel_tmp31_fu_1309_p2                               |    and   |      0|  0|    1|           1|           1|
    |sel_tmp33_fu_1321_p2                               |    and   |      0|  0|    1|           1|           1|
    |sel_tmp39_fu_1763_p2                               |    and   |      0|  0|    1|           1|           1|
    |sel_tmp3_fu_1537_p2                                |    and   |      0|  0|    1|           1|           1|
    |sel_tmp4_i_fu_2945_p2                              |    and   |      0|  0|    1|           1|           1|
    |sel_tmp5_fu_1792_p2                                |    and   |      0|  0|    1|           1|           1|
    |sel_tmp7_fu_1519_p2                                |    and   |      0|  0|    1|           1|           1|
    |sel_tmp7_i_fu_2965_p2                              |    and   |      0|  0|    1|           1|           1|
    |sel_tmp8_fu_1783_p2                                |    and   |      0|  0|    1|           1|           1|
    |tmp1_fu_1062_p2                                    |    and   |      0|  0|    1|           1|           1|
    |tmp3_fu_1150_p2                                    |    and   |      0|  0|    1|           1|           1|
    |tmp67_fu_1758_p2                                   |    and   |      0|  0|    1|           1|           1|
    |underflow_1_fu_2174_p2                             |    and   |      0|  0|    1|           1|           1|
    |underflow_2_fu_2228_p2                             |    and   |      0|  0|    1|           1|           1|
    |underflow_3_fu_2393_p2                             |    and   |      0|  0|    1|           1|           1|
    |underflow_4_fu_2560_p2                             |    and   |      0|  0|    1|           1|           1|
    |underflow_5_fu_2726_p2                             |    and   |      0|  0|    1|           1|           1|
    |underflow_fu_1704_p2                               |    and   |      0|  0|    1|           1|           1|
    |tmp_14_i_fu_2621_p2                                |   ashr   |      0|  0|   75|          28|          28|
    |tmp_17_fu_1473_p2                                  |   ashr   |      0|  0|  160|          54|          54|
    |tmp_20_i_fu_2646_p2                                |   ashr   |      0|  0|   75|          28|          28|
    |tmp_30_i_fu_2782_p2                                |   ashr   |      0|  0|   75|          28|          28|
    |tmp_33_fu_1629_p2                                  |   ashr   |      0|  0|  160|          54|          54|
    |tmp_52_fu_928_p2                                   |   ashr   |      0|  0|  160|          54|          54|
    |tmp_60_fu_1053_p2                                  |   ashr   |      0|  0|  160|          54|          54|
    |tmp_102_fu_3247_p3                                 |   cttz   |      0|  0|   48|          32|           0|
    |tmp_71_fu_3094_p3                                  |   cttz   |      0|  0|   48|          32|           0|
    |tmp_82_fu_3145_p3                                  |   cttz   |      0|  0|   48|          32|           0|
    |tmp_92_fu_3196_p3                                  |   cttz   |      0|  0|   48|          32|           0|
    |Range1_all_zeros_1_fu_1121_p2                      |   icmp   |      0|  0|   68|          54|           1|
    |Range2_all_ones_fu_1103_p2                         |   icmp   |      0|  0|   68|          54|          54|
    |icmp1_fu_1619_p2                                   |   icmp   |      0|  0|    8|           8|           1|
    |icmp_fu_1463_p2                                    |   icmp   |      0|  0|    8|           8|           1|
    |p_not38_i1_i_fu_2086_p2                            |   icmp   |      0|  0|    2|           2|           2|
    |p_not38_i_i1_fu_2382_p2                            |   icmp   |      0|  0|    2|           2|           2|
    |p_not38_i_i_fu_2152_p2                             |   icmp   |      0|  0|    2|           2|           2|
    |p_not38_i_i_i_fu_2549_p2                           |   icmp   |      0|  0|    2|           2|           2|
    |p_not_i1_i_fu_2068_p2                              |   icmp   |      0|  0|    2|           2|           1|
    |p_not_i_i1_fu_2356_p2                              |   icmp   |      0|  0|    2|           2|           1|
    |p_not_i_i_fu_2134_p2                               |   icmp   |      0|  0|    2|           2|           1|
    |p_not_i_i_i_fu_2523_p2                             |   icmp   |      0|  0|    2|           2|           1|
    |sel_tmp23_fu_980_p2                                |   icmp   |      0|  0|   14|          12|           5|
    |tmp_101_fu_3208_p2                                 |   icmp   |      0|  0|   14|          12|           1|
    |tmp_103_fu_3471_p2                                 |   icmp   |      0|  0|   40|          32|           4|
    |tmp_104_fu_3476_p2                                 |   icmp   |      0|  0|   40|          32|           5|
    |tmp_108_fu_3511_p2                                 |   icmp   |      0|  0|   40|          32|           5|
    |tmp_12_fu_1438_p2                                  |   icmp   |      0|  0|   14|          12|           4|
    |tmp_14_fu_1447_p2                                  |   icmp   |      0|  0|   14|          12|           6|
    |tmp_24_fu_1236_p2                                  |   icmp   |      0|  0|   80|          63|           1|
    |tmp_25_fu_1567_p2                                  |   icmp   |      0|  0|   14|          12|           4|
    |tmp_28_fu_1594_p2                                  |   icmp   |      0|  0|   14|          12|           4|
    |tmp_30_fu_1603_p2                                  |   icmp   |      0|  0|   14|          12|           6|
    |tmp_36_i_fu_2906_p2                                |   icmp   |      0|  0|    2|           2|           1|
    |tmp_37_i_fu_2911_p2                                |   icmp   |      0|  0|    2|           2|           1|
    |tmp_38_i_fu_2916_p2                                |   icmp   |      0|  0|    2|           2|           2|
    |tmp_39_fu_660_p2                                   |   icmp   |      0|  0|   80|          63|           1|
    |tmp_40_fu_869_p2                                   |   icmp   |      0|  0|   14|          12|           5|
    |tmp_43_fu_895_p2                                   |   icmp   |      0|  0|   14|          12|           5|
    |tmp_49_fu_914_p2                                   |   icmp   |      0|  0|   14|          12|           6|
    |tmp_50_fu_919_p2                                   |   icmp   |      0|  0|   14|          12|           5|
    |tmp_57_fu_905_p2                                   |   icmp   |      0|  0|   14|          12|           1|
    |tmp_58_fu_1029_p2                                  |   icmp   |      0|  0|   14|          12|           6|
    |tmp_61_fu_1082_p2                                  |   icmp   |      0|  0|   14|          12|           6|
    |tmp_64_fu_1109_p2                                  |   icmp   |      0|  0|   68|          54|           1|
    |tmp_65_fu_1115_p2                                  |   icmp   |      0|  0|   14|          12|           6|
    |tmp_6_fu_767_p2                                    |   icmp   |      0|  0|   40|          32|          32|
    |tmp_70_fu_3055_p2                                  |   icmp   |      0|  0|   20|          16|           1|
    |tmp_72_fu_3264_p2                                  |   icmp   |      0|  0|   40|          32|           5|
    |tmp_73_fu_3269_p2                                  |   icmp   |      0|  0|   40|          32|           5|
    |tmp_77_fu_3304_p2                                  |   icmp   |      0|  0|   40|          32|           5|
    |tmp_81_fu_3106_p2                                  |   icmp   |      0|  0|   20|          16|           1|
    |tmp_83_fu_3333_p2                                  |   icmp   |      0|  0|   40|          32|           5|
    |tmp_84_fu_3338_p2                                  |   icmp   |      0|  0|   40|          32|           5|
    |tmp_88_fu_3373_p2                                  |   icmp   |      0|  0|   40|          32|           5|
    |tmp_8_fu_1190_p2                                   |   icmp   |      0|  0|   80|          63|           1|
    |tmp_91_fu_3157_p2                                  |   icmp   |      0|  0|   14|          12|           1|
    |tmp_93_fu_3402_p2                                  |   icmp   |      0|  0|   40|          32|           4|
    |tmp_94_fu_3407_p2                                  |   icmp   |      0|  0|   40|          32|           5|
    |tmp_98_fu_3442_p2                                  |   icmp   |      0|  0|   40|          32|           5|
    |tmp_9_fu_1411_p2                                   |   icmp   |      0|  0|   14|          12|           4|
    |Range2_V_1_fu_1092_p2                              |   lshr   |      0|  0|  160|          54|          54|
    |ap_sig_bdd_467                                     |    or    |      0|  0|    1|           1|           1|
    |ap_sig_bdd_493                                     |    or    |      0|  0|    1|           1|           1|
    |ap_sig_bdd_522                                     |    or    |      0|  0|    1|           1|           1|
    |ap_sig_bdd_947                                     |    or    |      0|  0|    1|           1|           1|
    |brmerge1_i_fu_2577_p2                              |    or    |      0|  0|    1|           1|           1|
    |brmerge39_i1_i_fu_2092_p2                          |    or    |      0|  0|    1|           1|           1|
    |brmerge39_i_i1_fu_2387_p2                          |    or    |      0|  0|    1|           1|           1|
    |brmerge39_i_i_fu_2158_p2                           |    or    |      0|  0|    1|           1|           1|
    |brmerge39_i_i_i_fu_2554_p2                         |    or    |      0|  0|    1|           1|           1|
    |brmerge8_i_fu_2190_p2                              |    or    |      0|  0|    1|           1|           1|
    |brmerge9_i_fu_2244_p2                              |    or    |      0|  0|    1|           1|           1|
    |brmerge_fu_1724_p2                                 |    or    |      0|  0|    1|           1|           1|
    |brmerge_i1_fu_2410_p2                              |    or    |      0|  0|    1|           1|           1|
    |brmerge_i1_i_fu_2074_p2                            |    or    |      0|  0|    1|           1|           1|
    |brmerge_i2_fu_2744_p2                              |    or    |      0|  0|    1|           1|           1|
    |brmerge_i_fu_1364_p2                               |    or    |      0|  0|    1|           1|           1|
    |brmerge_i_i1_fu_2140_p2                            |    or    |      0|  0|    1|           1|           1|
    |brmerge_i_i1_i_fu_2178_p2                          |    or    |      0|  0|    1|           1|           1|
    |brmerge_i_i2_fu_2361_p2                            |    or    |      0|  0|    1|           1|           1|
    |brmerge_i_i4_i_fu_2528_p2                          |    or    |      0|  0|    1|           1|           1|
    |brmerge_i_i_fu_1709_p2                             |    or    |      0|  0|    1|           1|           1|
    |brmerge_i_i_i1_fu_2398_p2                          |    or    |      0|  0|    1|           1|           1|
    |brmerge_i_i_i_fu_2232_p2                           |    or    |      0|  0|    1|           1|           1|
    |brmerge_i_i_i_i_fu_2565_p2                         |    or    |      0|  0|    1|           1|           1|
    |or_cond1_fu_1815_p2                                |    or    |      0|  0|    1|           1|           1|
    |or_cond2_fu_1828_p2                                |    or    |      0|  0|    1|           1|           1|
    |or_cond3_fu_1870_p2                                |    or    |      0|  0|    1|           1|           1|
    |or_cond4_fu_1881_p2                                |    or    |      0|  0|    1|           1|           1|
    |or_cond5_fu_1894_p2                                |    or    |      0|  0|    1|           1|           1|
    |or_cond6_fu_2987_p2                                |    or    |      0|  0|    1|           1|           1|
    |or_cond_fu_1804_p2                                 |    or    |      0|  0|    1|           1|           1|
    |sel_tmp14_demorgan_fu_1525_p2                      |    or    |      0|  0|    1|           1|           1|
    |sel_tmp29_fu_1305_p2                               |    or    |      0|  0|    1|           1|           1|
    |sel_tmp30_demorgan_fu_1664_p2                      |    or    |      0|  0|    1|           1|           1|
    |sel_tmp30_fu_1144_p2                               |    or    |      0|  0|    1|           1|           1|
    |sel_tmp36_fu_1348_p2                               |    or    |      0|  0|    1|           1|           1|
    |sel_tmp38_demorgan_fu_1681_p2                      |    or    |      0|  0|    1|           1|           1|
    |sel_tmp3_demorgan_i_fu_2933_p2                     |    or    |      0|  0|    1|           1|           1|
    |sel_tmp6_demorgan_fu_1508_p2                       |    or    |      0|  0|    1|           1|           1|
    |sel_tmp93_demorgan_fu_1747_p2                      |    or    |      0|  0|    1|           1|           1|
    |tmp2_fu_1132_p2                                    |    or    |      0|  0|    1|           1|           1|
    |tmp4_fu_1719_p2                                    |    or    |      0|  0|    1|           1|           1|
    |tmp_66_fu_1736_p2                                  |    or    |      0|  0|    1|           1|           1|
    |man_V_18_fu_3552_p2                                |    shl   |      0|  0|   59|          23|          23|
    |man_V_19_fu_3590_p2                                |    shl   |      0|  0|   59|          23|          23|
    |man_V_20_fu_3628_p2                                |    shl   |      0|  0|   59|          23|          23|
    |man_V_21_fu_3666_p2                                |    shl   |      0|  0|   59|          23|          23|
    |tmp_12_i_fu_2616_p2                                |    shl   |      0|  0|   88|          32|          32|
    |tmp_18_i_fu_2641_p2                                |    shl   |      0|  0|   88|          32|          32|
    |tmp_20_fu_1487_p2                                  |    shl   |      0|  0|   88|          32|          32|
    |tmp_28_i_fu_2777_p2                                |    shl   |      0|  0|   88|          32|          32|
    |tmp_36_fu_1643_p2                                  |    shl   |      0|  0|   88|          32|          32|
    |tmp_55_fu_940_p2                                   |    shl   |      0|  0|   88|          32|          32|
    |Range1_all_zeros_fu_1295_p2                        |    xor   |      0|  0|    2|           1|           2|
    |brmerge92_i_fu_1699_p2                             |    xor   |      0|  0|    2|           1|           2|
    |brmerge_i_i_i2_fu_2732_p2                          |    xor   |      0|  0|    1|           1|           1|
    |cos_adr_V_3_fu_2871_p2                             |    xor   |      0|  0|   11|          10|           2|
    |deleted_zeros_0_not_i_fu_1358_p2                   |    xor   |      0|  0|    2|           1|           2|
    |isneg_not_i_fu_2738_p2                             |    xor   |      0|  0|    2|           1|           2|
    |newsignbit_0_not_i1_i_fu_2080_p2                   |    xor   |      0|  0|    2|           1|           2|
    |newsignbit_0_not_i_i1_fu_2377_p2                   |    xor   |      0|  0|    2|           1|           2|
    |newsignbit_0_not_i_i_fu_2146_p2                    |    xor   |      0|  0|    2|           1|           2|
    |newsignbit_0_not_i_i_i_fu_2544_p2                  |    xor   |      0|  0|    2|           1|           2|
    |rev1_fu_1269_p2                                    |    xor   |      0|  0|    2|           1|           2|
    |rev_fu_1043_p2                                     |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp11_fu_1669_p2                               |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp14_fu_1687_p2                               |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp16_fu_1853_p2                               |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp19_fu_956_p2                                |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp1_fu_1497_p2                                |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp26_fu_999_p2                                |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp28_fu_1126_p2                               |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp34_fu_674_p2                                |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp3_i_fu_2939_p2                              |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp4_fu_1787_p2                                |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp6_fu_1513_p2                                |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp6_i_fu_2959_p2                              |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp9_fu_1653_p2                                |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp_fu_1531_p2                                 |    xor   |      0|  0|    2|           1|           2|
    |sign_assign_not_fu_1714_p2                         |    xor   |      0|  0|    2|           1|           2|
    |tmp_24_i_fu_2720_p2                                |    xor   |      0|  0|    2|           1|           2|
    |tmp_3_i_fu_2218_p2                                 |    xor   |      0|  0|    2|           1|           2|
    |tmp_4_i_fu_2366_p2                                 |    xor   |      0|  0|    2|           1|           2|
    |tmp_63_not_fu_1138_p2                              |    xor   |      0|  0|    2|           1|           2|
    |tmp_67_fu_1370_p2                                  |    xor   |      0|  0|    2|           1|           2|
    |tmp_9_i1_fu_2533_p2                                |    xor   |      0|  0|    2|           1|           2|
    |tmp_9_i_fu_2164_p2                                 |    xor   |      0|  0|    2|           1|           2|
    |underflow_1_not_i_fu_2238_p2                       |    xor   |      0|  0|    2|           1|           2|
    |underflow_4_not_i_fu_2571_p2                       |    xor   |      0|  0|    2|           1|           2|
    |underflow_not_i1_fu_2404_p2                        |    xor   |      0|  0|    2|           1|           2|
    |underflow_not_i_fu_2184_p2                         |    xor   |      0|  0|    2|           1|           2|
    +---------------------------------------------------+----------+-------+---+-----+------------+------------+
    |Total                                              |          |      6|  0| 6129|        2761|        3338|
    +---------------------------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |control_in_lf_i_in_sig         |   8|          2|    8|         16|
    |control_in_lf_out_gain_in_sig  |   8|          2|    8|         16|
    |control_in_lf_p_in_sig         |   8|          2|    8|         16|
    |control_in_reg_init_in_sig     |  32|          2|   32|         64|
    |destinationAddress_in_sig      |  32|          2|   32|         64|
    |grp_fu_460_p0                  |  32|          3|   32|         96|
    |i_reg_448                      |  32|          2|   32|         64|
    |iterations_in_sig              |  32|          2|   32|         64|
    |m_mm2s_ctl_AWADDR              |  32|          4|   32|        128|
    |m_mm2s_ctl_WDATA               |  32|          7|   32|        224|
    |m_s2mm_ctl_ARADDR              |  32|          3|   32|         96|
    |m_s2mm_ctl_AWADDR              |  32|          4|   32|        128|
    |m_s2mm_ctl_WDATA               |  32|          7|   32|        224|
    |sourceAddress_in_sig           |  32|          2|   32|         64|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 376|         44|  376|       1264|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |F2_1_reg_4105                       |  12|   0|   12|          0|
    |F2_2_reg_3960                       |  12|   0|   12|          0|
    |F2_reg_4080                         |  12|   0|   12|          0|
    |Range1_all_ones_1_reg_4019          |   1|   0|    1|          0|
    |Range1_all_zeros_1_reg_4047         |   1|   0|    1|          0|
    |Range2_all_ones_reg_4037            |   1|   0|    1|          0|
    |ap_CS_fsm                           |   6|   0|    6|          0|
    |ap_reg_ioackin_m_mm2s_ctl_ARREADY   |   1|   0|    1|          0|
    |ap_reg_ioackin_m_mm2s_ctl_AWREADY   |   1|   0|    1|          0|
    |ap_reg_ioackin_m_mm2s_ctl_WREADY    |   1|   0|    1|          0|
    |ap_reg_ioackin_m_s2mm_ctl_ARREADY   |   1|   0|    1|          0|
    |ap_reg_ioackin_m_s2mm_ctl_AWREADY   |   1|   0|    1|          0|
    |ap_reg_ioackin_m_s2mm_ctl_WREADY    |   1|   0|    1|          0|
    |ap_reg_ioackin_s_out_V_V_TREADY     |   1|   0|    1|          0|
    |brmerge39_i1_i_reg_4281             |   1|   0|    1|          0|
    |brmerge39_i_i_reg_4306              |   1|   0|    1|          0|
    |brmerge92_demorgan_i_reg_4132       |   1|   0|    1|          0|
    |brmerge_i1_i_reg_4276               |   1|   0|    1|          0|
    |brmerge_i_i1_reg_4301               |   1|   0|    1|          0|
    |control_in_lf_i_ap_vld_preg         |   1|   0|    1|          0|
    |control_in_lf_i_preg                |   8|   0|    8|          0|
    |control_in_lf_out_gain_ap_vld_preg  |   1|   0|    1|          0|
    |control_in_lf_out_gain_preg         |   8|   0|    8|          0|
    |control_in_lf_p_ap_vld_preg         |   1|   0|    1|          0|
    |control_in_lf_p_preg                |   8|   0|    8|          0|
    |control_in_reg_clr_ap_vld_preg      |   1|   0|    1|          0|
    |control_in_reg_clr_preg             |   1|   0|    1|          0|
    |control_in_reg_init_ap_vld_preg     |   1|   0|    1|          0|
    |control_in_reg_init_preg            |  32|   0|   32|          0|
    |destinationAddress_ap_vld_preg      |   1|   0|    1|          0|
    |destinationAddress_preg             |  32|   0|   32|          0|
    |i_1_reg_3930                        |  32|   0|   32|          0|
    |i_reg_448                           |  32|   0|   32|          0|
    |i_reg_V                             |  28|   0|   28|          0|
    |ireg_V_2_reg_3869                   |  64|   0|   64|          0|
    |isNeg_1_reg_3902                    |   1|   0|    1|          0|
    |isNeg_2_reg_3793                    |   1|   0|    1|          0|
    |isNeg_reg_3787                      |   1|   0|    1|          0|
    |isneg_12_reg_3945                   |   1|   0|    1|          0|
    |isneg_13_reg_4261                   |   1|   0|    1|          0|
    |isneg_14_reg_4286                   |   1|   0|    1|          0|
    |isneg_15_reg_4321                   |   1|   0|    1|          0|
    |isneg_16_reg_4350                   |   1|   0|    1|          0|
    |isneg_18_reg_4437                   |   1|   0|    1|          0|
    |isneg_19_reg_4444                   |   1|   0|    1|          0|
    |isneg_1_reg_4088                    |   1|   0|    1|          0|
    |isneg_reg_4063                      |   1|   0|    1|          0|
    |iterations_ap_vld_preg              |   1|   0|    1|          0|
    |iterations_preg                     |  32|   0|   32|          0|
    |m_s2mm_ctl_addr_reg_3740            |   0|   0|   32|         32|
    |man_V_17_reg_3952                   |  54|   0|   54|          0|
    |msb_V_reg_4395                      |   2|   0|    2|          0|
    |neg_src_reg_4120                    |   1|   0|    1|          0|
    |newSel3_reg_4217                    |  16|   0|   16|          0|
    |newSel7_reg_4222                    |  16|   0|   16|          0|
    |newsignbit_3_reg_4333               |   1|   0|    1|          0|
    |newsignbit_4_reg_4362               |   1|   0|    1|          0|
    |overflow_reg_4126                   |   1|   0|    1|          0|
    |p_5_reg_4212                        |  28|   0|   28|          0|
    |p_Result_20_reg_4570                |  13|   0|   13|          0|
    |p_Result_25_reg_4585                |  13|   0|   13|          0|
    |p_Result_8_reg_4555                 |  17|   0|   17|          0|
    |p_Result_i1_reg_4339                |   2|   0|    2|          0|
    |p_Result_s_reg_4540                 |  17|   0|   17|          0|
    |p_Val2_12_reg_4270                  |   5|   0|    5|          0|
    |p_Val2_14_reg_4295                  |   5|   0|    5|          0|
    |p_Val2_1_fu_326                     |  12|   0|   12|          0|
    |p_Val2_35_reg_4327                  |  14|   0|   14|          0|
    |p_Val2_36_reg_4345                  |  14|   0|   14|          0|
    |p_Val2_38_reg_4356                  |  14|   0|   14|          0|
    |p_Val2_42_reg_4384                  |  28|   0|   28|          0|
    |p_Val2_43_reg_4379                  |  28|   0|   28|          0|
    |p_Val2_4_reg_4113                   |  28|   0|   28|          0|
    |p_Val2_61_reg_4247                  |  16|   0|   16|          0|
    |p_Val2_63_reg_4254                  |  16|   0|   16|          0|
    |p_Val2_65_reg_4425                  |  12|   0|   12|          0|
    |p_Val2_67_reg_4431                  |  12|   0|   12|          0|
    |p_Val2_6_reg_4227                   |  28|   0|   28|          0|
    |p_Val2_9_reg_4237                   |  28|   0|   28|          0|
    |p_Val2_s_fu_322                     |  12|   0|   12|          0|
    |p_this_assign_reg_3882              |   1|   0|   28|         27|
    |ph_est_V_reg_4374                   |  14|   0|   14|          0|
    |phase_angle_V                       |  16|   0|   16|          0|
    |rev_reg_4014                        |   1|   0|    1|          0|
    |sel_tmp10_reg_4196                  |   1|   0|    1|          0|
    |sel_tmp12_reg_4201                  |   1|   0|    1|          0|
    |sel_tmp15_reg_4207                  |   1|   0|    1|          0|
    |sel_tmp25_reg_3997                  |  28|   0|   28|          0|
    |sel_tmp27_reg_4002                  |   1|   0|    1|          0|
    |sel_tmp2_reg_4159                   |   1|   0|    1|          0|
    |sel_tmp34_reg_3887                  |   1|   0|    1|          0|
    |sel_tmp3_reg_4170                   |   1|   0|    1|          0|
    |sel_tmp7_reg_4164                   |   1|   0|    1|          0|
    |sh_amt_2_reg_3972                   |  12|   0|   12|          0|
    |sh_assign_1_i_cast1_reg_3892        |   9|   0|   28|         19|
    |sh_assign_1_i_cast_reg_3897         |   9|   0|   32|         23|
    |sh_assign_3_i_cast1_reg_3907        |  28|   0|   28|          0|
    |sh_assign_3_i_cast_reg_3912         |  32|   0|   32|          0|
    |sh_assign_5_i_cast1_reg_3917        |   9|   0|   28|         19|
    |sh_assign_5_i_cast_reg_3922         |   9|   0|   32|         23|
    |sin_adr_V_reg_4408                  |  10|   0|   10|          0|
    |sourceAddress_ap_vld_preg           |   1|   0|    1|          0|
    |sourceAddress_preg                  |  32|   0|   32|          0|
    |tmp2_reg_4052                       |   1|   0|    1|          0|
    |tmp3_reg_4058                       |   1|   0|    1|          0|
    |tmp_100_reg_4154                    |  16|   0|   16|          0|
    |tmp_101_cast_reg_4560               |  23|   0|   23|          0|
    |tmp_101_reg_4514                    |   1|   0|    1|          0|
    |tmp_102_reg_4524                    |  32|   0|   32|          0|
    |tmp_103_reg_4580                    |   1|   0|    1|          0|
    |tmp_111_reg_4242                    |  16|   0|   16|          0|
    |tmp_112_reg_4094                    |  52|   0|   52|          0|
    |tmp_113_reg_4175                    |  16|   0|   16|          0|
    |tmp_114_cast_reg_4575               |  23|   0|   23|          0|
    |tmp_115_reg_4186                    |  16|   0|   16|          0|
    |tmp_116_reg_4191                    |  16|   0|   16|          0|
    |tmp_119_reg_3985                    |  28|   0|   28|          0|
    |tmp_127_cast_reg_4590               |  23|   0|   23|          0|
    |tmp_127_reg_4026                    |   1|   0|    1|          0|
    |tmp_132_reg_4311                    |   1|   0|    1|          0|
    |tmp_133_reg_4316                    |   1|   0|    1|          0|
    |tmp_13_reg_3799                     |  29|   0|   29|          0|
    |tmp_144_reg_4402                    |   1|   0|    1|          0|
    |tmp_145_reg_4467                    |   8|   0|    8|          0|
    |tmp_147_reg_4488                    |   8|   0|    8|          0|
    |tmp_14_reg_4143                     |   1|   0|    1|          0|
    |tmp_150_reg_4509                    |   8|   0|    8|          0|
    |tmp_153_reg_4530                    |   8|   0|    8|          0|
    |tmp_15_reg_3804                     |   2|   0|    2|          0|
    |tmp_18_reg_3809                     |  29|   0|   29|          0|
    |tmp_21_reg_3814                     |   2|   0|    2|          0|
    |tmp_24_reg_4099                     |   1|   0|    1|          0|
    |tmp_25_i_reg_4389                   |  28|   0|   28|          0|
    |tmp_29_reg_3819                     |  31|   0|   31|          0|
    |tmp_30_reg_4180                     |   1|   0|    1|          0|
    |tmp_31_reg_3829                     |  19|   0|   19|          0|
    |tmp_34_reg_3834                     |  12|   0|   12|          0|
    |tmp_37_reg_3824                     |  31|   0|   31|          0|
    |tmp_39_reg_3876                     |   1|   0|    1|          0|
    |tmp_40_reg_3967                     |   1|   0|    1|          0|
    |tmp_43_reg_3979                     |   1|   0|    1|          0|
    |tmp_44_reg_3839                     |  19|   0|   19|          0|
    |tmp_45_reg_3844                     |  12|   0|   12|          0|
    |tmp_57_reg_3991                     |   1|   0|    1|          0|
    |tmp_58_reg_4007                     |   1|   0|    1|          0|
    |tmp_61_reg_4031                     |   1|   0|    1|          0|
    |tmp_62_reg_4069                     |  52|   0|   52|          0|
    |tmp_64_reg_4042                     |   1|   0|    1|          0|
    |tmp_68_reg_4232                     |  16|   0|   16|          0|
    |tmp_69_reg_4368                     |   2|   0|    2|          0|
    |tmp_70_reg_4451                     |   1|   0|    1|          0|
    |tmp_71_reg_4461                     |  32|   0|   32|          0|
    |tmp_72_reg_4535                     |   1|   0|    1|          0|
    |tmp_78_reg_4138                     |  16|   0|   16|          0|
    |tmp_81_reg_4472                     |   1|   0|    1|          0|
    |tmp_82_reg_4482                     |  32|   0|   32|          0|
    |tmp_83_reg_4550                     |   1|   0|    1|          0|
    |tmp_88_cast_reg_4545                |  23|   0|   23|          0|
    |tmp_8_reg_4074                      |   1|   0|    1|          0|
    |tmp_90_reg_4149                     |  16|   0|   16|          0|
    |tmp_91_reg_4493                     |   1|   0|    1|          0|
    |tmp_92_reg_4503                     |  32|   0|   32|          0|
    |tmp_93_reg_4565                     |   1|   0|    1|          0|
    |tmp_V_15_reg_4456                   |  17|   0|   17|          0|
    |tmp_V_16_reg_4477                   |  17|   0|   17|          0|
    |tmp_V_17_reg_4498                   |  13|   0|   13|          0|
    |tmp_V_18_reg_4519                   |  13|   0|   13|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |1839|   0| 1982|        143|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID     |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY     | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR      |  in |    7|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID      |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY      | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA       |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB       |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID     |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY     | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR      |  in |    7|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID      | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY      |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA       | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP       | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID      | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY      |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP       | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|ap_clk                     |  in |    1| ap_ctrl_hs |  qam_runner  | return value |
|ap_rst_n                   |  in |    1| ap_ctrl_hs |  qam_runner  | return value |
|interrupt                  | out |    1| ap_ctrl_hs |  qam_runner  | return value |
|m_axi_m_mm2s_ctl_AWVALID   | out |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_AWREADY   |  in |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_AWADDR    | out |   32|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_AWID      | out |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_AWLEN     | out |    8|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_AWSIZE    | out |    3|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_AWBURST   | out |    2|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_AWLOCK    | out |    2|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_AWCACHE   | out |    4|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_AWPROT    | out |    3|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_AWQOS     | out |    4|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_AWREGION  | out |    4|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_AWUSER    | out |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_WVALID    | out |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_WREADY    |  in |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_WDATA     | out |   32|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_WSTRB     | out |    4|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_WLAST     | out |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_WID       | out |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_WUSER     | out |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_ARVALID   | out |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_ARREADY   |  in |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_ARADDR    | out |   32|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_ARID      | out |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_ARLEN     | out |    8|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_ARSIZE    | out |    3|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_ARBURST   | out |    2|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_ARLOCK    | out |    2|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_ARCACHE   | out |    4|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_ARPROT    | out |    3|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_ARQOS     | out |    4|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_ARREGION  | out |    4|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_ARUSER    | out |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_RVALID    |  in |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_RREADY    | out |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_RDATA     |  in |   32|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_RLAST     |  in |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_RID       |  in |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_RUSER     |  in |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_RRESP     |  in |    2|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_BVALID    |  in |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_BREADY    | out |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_BRESP     |  in |    2|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_BID       |  in |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_BUSER     |  in |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_AWVALID   | out |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_AWREADY   |  in |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_AWADDR    | out |   32|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_AWID      | out |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_AWLEN     | out |    8|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_AWSIZE    | out |    3|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_AWBURST   | out |    2|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_AWLOCK    | out |    2|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_AWCACHE   | out |    4|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_AWPROT    | out |    3|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_AWQOS     | out |    4|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_AWREGION  | out |    4|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_AWUSER    | out |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_WVALID    | out |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_WREADY    |  in |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_WDATA     | out |   32|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_WSTRB     | out |    4|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_WLAST     | out |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_WID       | out |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_WUSER     | out |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_ARVALID   | out |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_ARREADY   |  in |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_ARADDR    | out |   32|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_ARID      | out |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_ARLEN     | out |    8|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_ARSIZE    | out |    3|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_ARBURST   | out |    2|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_ARLOCK    | out |    2|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_ARCACHE   | out |    4|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_ARPROT    | out |    3|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_ARQOS     | out |    4|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_ARREGION  | out |    4|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_ARUSER    | out |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_RVALID    |  in |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_RREADY    | out |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_RDATA     |  in |   32|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_RLAST     |  in |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_RID       |  in |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_RUSER     |  in |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_RRESP     |  in |    2|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_BVALID    |  in |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_BREADY    | out |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_BRESP     |  in |    2|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_BID       |  in |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_BUSER     |  in |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|s_in_V_V_TDATA             |  in |  128|    axis    |   s_in_V_V   |    pointer   |
|s_in_V_V_TVALID            |  in |    1|    axis    |   s_in_V_V   |    pointer   |
|s_in_V_V_TREADY            | out |    1|    axis    |   s_in_V_V   |    pointer   |
|s_out_V_V_TDATA            | out |  128|    axis    |   s_out_V_V  |    pointer   |
|s_out_V_V_TVALID           | out |    1|    axis    |   s_out_V_V  |    pointer   |
|s_out_V_V_TREADY           |  in |    1|    axis    |   s_out_V_V  |    pointer   |
+---------------------------+-----+-----+------------+--------------+--------------+

