// Seed: 3633168692
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  inout logic [7:0] id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  module_0 modCall_1 ();
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wand id_2;
  output wire id_1;
  integer id_15;
  ;
  assign id_2 = id_11[-1] & id_11 ==? 1 - -1'h0;
  logic id_16;
  assign id_16 = -1 ==? id_4 ? id_6 ==? id_5 : -1 ? 1'd0 == id_11 : 1;
endmodule
