# âœ… RISC-V 5-Stage Pipelined Processor

A modular **5-stage pipelined** RISC-V processor implementing the **RV32I** instruction set. Designed in Verilog and verified through simulation using **Icarus Verilog** and **GTKWave**. This project showcases the pipelined CPU architecture that mirrors real-world performance improvements, while remaining easy to understand and extend. ğŸš€

---

## ğŸ“Œ Pipeline Overview

This design follows the standard 5 pipeline stages:

1. **Fetch (IF)** â€“ Instruction is fetched from memory.
2. **Decode (ID)** â€“ Instruction is decoded; registers are read.
3. **Execute (EX)** â€“ ALU performs computation or address calculation.
4. **Memory (MEM)** â€“ Memory read/write operations.
5. **Write Back (WB)** â€“ Final result written to register file.

Each stage is separated using pipeline registers: `IF/ID`, `ID/EX`, `EX/MEM`, and `MEM/WB`. These ensure correct data propagation per clock cycle.

---

## ğŸ¯ Features

- âœ… **RV32I Instruction Set** â€“ Supports base integer instructions (R/I/S/B-types).
- ğŸ§© **Fully Modular Design** â€“ Each stage and register file implemented as a separate module.
- â›“ï¸ **Pipelined Architecture** â€“ Parallel instruction execution across clock cycles.
- ğŸ“¦ **Instruction & Data Memory** â€“ Supports memory access via LW and SW.
- ğŸ§ª **Testbench** â€“ Simulates 14 instruction cases ensuring functional pipeline behavior.
- âš ï¸ **No Hazard Detection (Yet)** â€“ Instruction order avoids hazards to simplify verification.

---

## ğŸ”§ Modules Included

- ğŸ“œ `Fetch.v`, `Decode.v`, `Execute.v`, `Memory.v`, `WriteBack.v`
- ğŸ“œ `IF_ID.v`, `ID_EX.v`, `EX_MEM.v`, `MEM_WB.v` â€“ Pipeline registers
- ğŸ“œ `Top.v` â€“ Complete integration of pipeline stages
- ğŸ§ª `Top_tb.v` â€“ Comprehensive testbench (no hazards)

---

## ğŸš€ Getting Started

### ğŸ“¦ Prerequisites

- **VS Code** âœï¸ (with [Verilog-HDL](https://marketplace.visualstudio.com/items?itemName=mshr-h.VerilogHDL) extension)
- **Icarus Verilog** ğŸ–¥ï¸
- **GTKWave** ğŸ“Š

### ğŸ› ï¸ Setup

```bash
git clone https://github.com/<your-username>/RISCV-Pipelined-Core.git
cd RISCV-Pipelined-Core


- Compile and Simulate
  ```bash
    iverilog -o top_sim.vvp Top.v Top_tb.v
    vvp top_sim.vvp


- View Waveform
  ```bash
    gtkwave waveform.vcd

# ğŸŒŠ Example Waveform

<img width="959" alt="waveform" src="https://github.com/user-attachments/assets/1468b4b7-221b-4a55-a990-3ebd3c1cae78" />


# ğŸ“œ License
- This project is licensed under the MIT License â€“ free to use, modify, and share! ğŸ˜Š

# ğŸ™Œ Acknowledgments
- Built with â¤ï¸ by Ashar.
- Powered by the RISC-V open-source ISA and Verilogâ€™s flexibility.

# ğŸ“¢ Stay Tuned!

- Exciting updates are on the way as this project evolves with new features, optimizations and enhancements (like forwarding, hazard detection, hazard resolution, CSR support and more). Follow the repository for the latest developments!
