## de0n-neorv32-sdram-direct

#### Project information:

| Board    | [Terasic DE0-Nano](https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&CategoryNo=139&No=593) |
| :------- | :------------- |
| FPGA     | Cyclone IV `EP4CE22F17C6N` |
| Quartus  | 20.1.1         |
| clk_i    | 100 MHz        |
| Terminal | 19200, 8, N, 1 |

#### Memory Address Map:

| Region  | Start Address | End Address | Size (bytes) | Description |
| :------ | :------------ | :---------- | :----------- | :---------- |
| IMEM    | 0x00000000    | 0x00007FFF  | 32K          | TCM On-chip RAM |
| DMEM    | 0x80000000    | 0x80003FFF  | 16K          | TCM On-chip RAM |
| SDRAM   | 0x90000000    | 0x91FFFFFF  | 32MB         | The SDRAM is accessed via the Wishbone bus and the SDRAM controller from nullobject  |

## Description

This is a simple example using on-chip RAM as memory for IMEM and DMEM. In addition, there is the SDRAM which can be addressed directly via the Wishbone bus.

A memory test was also implemented. The terminal output looks like:

<img src="./doc/terminal.png" width="215">

## Embedded Studio for RISC-V

A description of how to use Embedded Studio for RISC-V can be find [here](https://www.emb4fun.de/riscv/ses4rv/index.html).