

================================================================
== Vivado HLS Report for 'd_sigmoid'
================================================================
* Date:           Mon Sep  5 12:50:46 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        sigmoid
* Solution:       blank
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.253 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       97|       97| 0.970 us | 0.970 us |   97|   97|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- for_sigmoid  |       96|       96|        12|          -|          -|     8|    no    |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     24|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     14|     745|   1724|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     68|    -|
|Register         |        -|      -|     213|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     14|     958|   1816|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      6|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+------+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+------+-----+
    |d_sigmoid_dmul_64cud_U2  |d_sigmoid_dmul_64cud  |        0|     11|  299|   578|    0|
    |d_sigmoid_dsub_64bkb_U1  |d_sigmoid_dsub_64bkb  |        0|      3|  446|  1146|    0|
    +-------------------------+----------------------+---------+-------+-----+------+-----+
    |Total                    |                      |        0|     14|  745|  1724|    0|
    +-------------------------+----------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_fu_84_p2          |     +    |      0|  0|  13|           4|           1|
    |icmp_ln11_fu_78_p2  |   icmp   |      0|  0|  11|           4|           5|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  24|           8|           6|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  59|         14|    1|         14|
    |i_0_reg_56  |   9|          2|    4|          8|
    +------------+----+-----------+-----+-----------+
    |Total       |  68|         16|    5|         22|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |  13|   0|   13|          0|
    |i_0_reg_56                 |   4|   0|    4|          0|
    |i_reg_103                  |   4|   0|    4|          0|
    |layer_output_load_reg_113  |  64|   0|   64|          0|
    |tmp_1_reg_124              |  64|   0|   64|          0|
    |tmp_reg_119                |  64|   0|   64|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 213|   0|  213|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |     d_sigmoid    | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |     d_sigmoid    | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |     d_sigmoid    | return value |
|ap_done                    | out |    1| ap_ctrl_hs |     d_sigmoid    | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |     d_sigmoid    | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |     d_sigmoid    | return value |
|layer_input_address0       | out |    3|  ap_memory |    layer_input   |     array    |
|layer_input_ce0            | out |    1|  ap_memory |    layer_input   |     array    |
|layer_input_we0            | out |    1|  ap_memory |    layer_input   |     array    |
|layer_input_d0             | out |   64|  ap_memory |    layer_input   |     array    |
|layer_input_q0             |  in |   64|  ap_memory |    layer_input   |     array    |
|layer_input_address1       | out |    3|  ap_memory |    layer_input   |     array    |
|layer_input_ce1            | out |    1|  ap_memory |    layer_input   |     array    |
|layer_input_we1            | out |    1|  ap_memory |    layer_input   |     array    |
|layer_input_d1             | out |   64|  ap_memory |    layer_input   |     array    |
|layer_input_q1             |  in |   64|  ap_memory |    layer_input   |     array    |
|layer_output_address0      | out |    3|  ap_memory |   layer_output   |     array    |
|layer_output_ce0           | out |    1|  ap_memory |   layer_output   |     array    |
|layer_output_q0            |  in |   64|  ap_memory |   layer_output   |     array    |
|layer_derivative_address0  | out |    3|  ap_memory | layer_derivative |     array    |
|layer_derivative_ce0       | out |    1|  ap_memory | layer_derivative |     array    |
|layer_derivative_we0       | out |    1|  ap_memory | layer_derivative |     array    |
|layer_derivative_d0        | out |   64|  ap_memory | layer_derivative |     array    |
+---------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.17>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x double]* %layer_input) nounwind, !map !7"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x double]* %layer_output) nounwind, !map !13"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x double]* %layer_derivative) nounwind, !map !17"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @d_sigmoid_str) nounwind"   --->   Operation 17 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.17ns)   --->   "br label %1" [sigmoid/blank/sigmoid.c:11]   --->   Operation 18 'br' <Predicate = true> <Delay = 1.17>

State 2 <SV = 1> <Delay = 2.97>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 19 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.08ns)   --->   "%icmp_ln11 = icmp eq i4 %i_0, -8" [sigmoid/blank/sigmoid.c:11]   --->   Operation 20 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.40ns)   --->   "%i = add i4 %i_0, 1" [sigmoid/blank/sigmoid.c:12]   --->   Operation 22 'add' 'i' <Predicate = true> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %3, label %2" [sigmoid/blank/sigmoid.c:11]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i4 %i to i64" [sigmoid/blank/sigmoid.c:12]   --->   Operation 24 'zext' 'zext_ln12' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%layer_output_addr = getelementptr [8 x double]* %layer_output, i64 0, i64 %zext_ln12" [sigmoid/blank/sigmoid.c:12]   --->   Operation 25 'getelementptr' 'layer_output_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (1.56ns)   --->   "%layer_output_load = load double* %layer_output_addr, align 8" [sigmoid/blank/sigmoid.c:12]   --->   Operation 26 'load' 'layer_output_load' <Predicate = (!icmp_ln11)> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "ret void" [sigmoid/blank/sigmoid.c:13]   --->   Operation 27 'ret' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.25>
ST_3 : Operation 28 [1/2] (1.56ns)   --->   "%layer_output_load = load double* %layer_output_addr, align 8" [sigmoid/blank/sigmoid.c:12]   --->   Operation 28 'load' 'layer_output_load' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 29 [5/5] (6.68ns)   --->   "%tmp = fsub double 1.000000e+00, %layer_output_load" [sigmoid/blank/sigmoid.c:12]   --->   Operation 29 'dsub' 'tmp' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.68>
ST_4 : Operation 30 [4/5] (6.68ns)   --->   "%tmp = fsub double 1.000000e+00, %layer_output_load" [sigmoid/blank/sigmoid.c:12]   --->   Operation 30 'dsub' 'tmp' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.68>
ST_5 : Operation 31 [3/5] (6.68ns)   --->   "%tmp = fsub double 1.000000e+00, %layer_output_load" [sigmoid/blank/sigmoid.c:12]   --->   Operation 31 'dsub' 'tmp' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.68>
ST_6 : Operation 32 [2/5] (6.68ns)   --->   "%tmp = fsub double 1.000000e+00, %layer_output_load" [sigmoid/blank/sigmoid.c:12]   --->   Operation 32 'dsub' 'tmp' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.68>
ST_7 : Operation 33 [1/5] (6.68ns)   --->   "%tmp = fsub double 1.000000e+00, %layer_output_load" [sigmoid/blank/sigmoid.c:12]   --->   Operation 33 'dsub' 'tmp' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.35>
ST_8 : Operation 34 [5/5] (7.35ns)   --->   "%tmp_1 = fmul double %layer_output_load, %tmp" [sigmoid/blank/sigmoid.c:12]   --->   Operation 34 'dmul' 'tmp_1' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.35>
ST_9 : Operation 35 [4/5] (7.35ns)   --->   "%tmp_1 = fmul double %layer_output_load, %tmp" [sigmoid/blank/sigmoid.c:12]   --->   Operation 35 'dmul' 'tmp_1' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.35>
ST_10 : Operation 36 [3/5] (7.35ns)   --->   "%tmp_1 = fmul double %layer_output_load, %tmp" [sigmoid/blank/sigmoid.c:12]   --->   Operation 36 'dmul' 'tmp_1' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.35>
ST_11 : Operation 37 [2/5] (7.35ns)   --->   "%tmp_1 = fmul double %layer_output_load, %tmp" [sigmoid/blank/sigmoid.c:12]   --->   Operation 37 'dmul' 'tmp_1' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.35>
ST_12 : Operation 38 [1/5] (7.35ns)   --->   "%tmp_1 = fmul double %layer_output_load, %tmp" [sigmoid/blank/sigmoid.c:12]   --->   Operation 38 'dmul' 'tmp_1' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.56>
ST_13 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str) nounwind" [sigmoid/blank/sigmoid.c:12]   --->   Operation 39 'specloopname' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln12_1 = zext i4 %i_0 to i64" [sigmoid/blank/sigmoid.c:12]   --->   Operation 40 'zext' 'zext_ln12_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 41 [1/1] (0.00ns)   --->   "%layer_derivative_add = getelementptr [8 x double]* %layer_derivative, i64 0, i64 %zext_ln12_1" [sigmoid/blank/sigmoid.c:12]   --->   Operation 41 'getelementptr' 'layer_derivative_add' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 42 [1/1] (1.56ns)   --->   "store double %tmp_1, double* %layer_derivative_add, align 8" [sigmoid/blank/sigmoid.c:12]   --->   Operation 42 'store' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_13 : Operation 43 [1/1] (0.00ns)   --->   "br label %1" [sigmoid/blank/sigmoid.c:11]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer_input]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ layer_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer_derivative]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000]
spectopmodule_ln0    (spectopmodule    ) [ 00000000000000]
br_ln11              (br               ) [ 01111111111111]
i_0                  (phi              ) [ 00111111111111]
icmp_ln11            (icmp             ) [ 00111111111111]
empty                (speclooptripcount) [ 00000000000000]
i                    (add              ) [ 01111111111111]
br_ln11              (br               ) [ 00000000000000]
zext_ln12            (zext             ) [ 00000000000000]
layer_output_addr    (getelementptr    ) [ 00010000000000]
ret_ln13             (ret              ) [ 00000000000000]
layer_output_load    (load             ) [ 00001111111110]
tmp                  (dsub             ) [ 00000000111110]
tmp_1                (dmul             ) [ 00000000000001]
specloopname_ln12    (specloopname     ) [ 00000000000000]
zext_ln12_1          (zext             ) [ 00000000000000]
layer_derivative_add (getelementptr    ) [ 00000000000000]
store_ln12           (store            ) [ 00000000000000]
br_ln11              (br               ) [ 01111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer_input">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_input"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer_output">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_output"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer_derivative">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_derivative"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_sigmoid_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="layer_output_addr_gep_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="64" slack="0"/>
<pin id="32" dir="0" index="1" bw="1" slack="0"/>
<pin id="33" dir="0" index="2" bw="4" slack="0"/>
<pin id="34" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_output_addr/2 "/>
</bind>
</comp>

<comp id="37" class="1004" name="grp_access_fu_37">
<pin_list>
<pin id="38" dir="0" index="0" bw="3" slack="0"/>
<pin id="39" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="40" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="41" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer_output_load/2 "/>
</bind>
</comp>

<comp id="43" class="1004" name="layer_derivative_add_gep_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="64" slack="0"/>
<pin id="45" dir="0" index="1" bw="1" slack="0"/>
<pin id="46" dir="0" index="2" bw="4" slack="0"/>
<pin id="47" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_derivative_add/13 "/>
</bind>
</comp>

<comp id="50" class="1004" name="store_ln12_access_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="3" slack="0"/>
<pin id="52" dir="0" index="1" bw="64" slack="1"/>
<pin id="53" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="54" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/13 "/>
</bind>
</comp>

<comp id="56" class="1005" name="i_0_reg_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="4" slack="1"/>
<pin id="58" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="60" class="1004" name="i_0_phi_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="1"/>
<pin id="62" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="63" dir="0" index="2" bw="4" slack="0"/>
<pin id="64" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="64" slack="0"/>
<pin id="70" dir="0" index="1" bw="64" slack="0"/>
<pin id="71" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="64" slack="5"/>
<pin id="76" dir="0" index="1" bw="64" slack="1"/>
<pin id="77" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_1/8 "/>
</bind>
</comp>

<comp id="78" class="1004" name="icmp_ln11_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="4" slack="0"/>
<pin id="80" dir="0" index="1" bw="4" slack="0"/>
<pin id="81" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="i_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="4" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="zext_ln12_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="4" slack="0"/>
<pin id="92" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="zext_ln12_1_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="4" slack="11"/>
<pin id="97" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_1/13 "/>
</bind>
</comp>

<comp id="103" class="1005" name="i_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="4" slack="0"/>
<pin id="105" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="108" class="1005" name="layer_output_addr_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="3" slack="1"/>
<pin id="110" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="layer_output_addr "/>
</bind>
</comp>

<comp id="113" class="1005" name="layer_output_load_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="64" slack="1"/>
<pin id="115" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="layer_output_load "/>
</bind>
</comp>

<comp id="119" class="1005" name="tmp_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="64" slack="1"/>
<pin id="121" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="124" class="1005" name="tmp_1_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="1"/>
<pin id="126" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="2" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="36"><net_src comp="22" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="42"><net_src comp="30" pin="3"/><net_sink comp="37" pin=0"/></net>

<net id="48"><net_src comp="4" pin="0"/><net_sink comp="43" pin=0"/></net>

<net id="49"><net_src comp="22" pin="0"/><net_sink comp="43" pin=1"/></net>

<net id="55"><net_src comp="43" pin="3"/><net_sink comp="50" pin=0"/></net>

<net id="59"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="66"><net_src comp="56" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="60" pin="4"/><net_sink comp="56" pin=0"/></net>

<net id="72"><net_src comp="24" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="37" pin="3"/><net_sink comp="68" pin=1"/></net>

<net id="82"><net_src comp="60" pin="4"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="60" pin="4"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="93"><net_src comp="84" pin="2"/><net_sink comp="90" pin=0"/></net>

<net id="94"><net_src comp="90" pin="1"/><net_sink comp="30" pin=2"/></net>

<net id="98"><net_src comp="56" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="99"><net_src comp="95" pin="1"/><net_sink comp="43" pin=2"/></net>

<net id="106"><net_src comp="84" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="107"><net_src comp="103" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="111"><net_src comp="30" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="112"><net_src comp="108" pin="1"/><net_sink comp="37" pin=0"/></net>

<net id="116"><net_src comp="37" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="68" pin=1"/></net>

<net id="118"><net_src comp="113" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="122"><net_src comp="68" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="127"><net_src comp="74" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="50" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer_derivative | {13 }
 - Input state : 
	Port: d_sigmoid : layer_output | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln11 : 1
		i : 1
		br_ln11 : 2
		zext_ln12 : 2
		layer_output_addr : 3
		layer_output_load : 4
	State 3
		tmp : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		layer_derivative_add : 1
		store_ln12 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|   dadd   |     grp_fu_68     |    3    |   446   |   1146  |
|----------|-------------------|---------|---------|---------|
|   dmul   |     grp_fu_74     |    11   |   299   |   578   |
|----------|-------------------|---------|---------|---------|
|    add   |      i_fu_84      |    0    |    0    |    13   |
|----------|-------------------|---------|---------|---------|
|   icmp   |  icmp_ln11_fu_78  |    0    |    0    |    9    |
|----------|-------------------|---------|---------|---------|
|   zext   |  zext_ln12_fu_90  |    0    |    0    |    0    |
|          | zext_ln12_1_fu_95 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    14   |   745   |   1746  |
|----------|-------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|        i_0_reg_56       |    4   |
|        i_reg_103        |    4   |
|layer_output_addr_reg_108|    3   |
|layer_output_load_reg_113|   64   |
|      tmp_1_reg_124      |   64   |
|       tmp_reg_119       |   64   |
+-------------------------+--------+
|          Total          |   203  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_37 |  p0  |   2  |   3  |    6   ||    9    |
|    i_0_reg_56    |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_68    |  p1  |   2  |  64  |   128  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   142  ||  3.525  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   14   |    -   |   745  |  1746  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   27   |
|  Register |    -   |    -   |   203  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   14   |    3   |   948  |  1773  |
+-----------+--------+--------+--------+--------+
