<def f='linux/drivers/gpu/drm/i915/i915_reg.h' l='1229' ll='1296'/>
<use f='linux/drivers/gpu/drm/i915/i915_drv.h' l='1454'/>
<doc f='linux/drivers/gpu/drm/i915/i915_reg.h' l='1221'>/*
 * i915_power_well_id:
 *
 * Platform specific IDs used to look up power wells and - except for custom
 * power wells - to define request/status register flag bit positions. As such
 * the set of IDs on a given platform must be unique and except for custom
 * power wells their value must stay fixed.
 */</doc>
<use f='linux/drivers/gpu/drm/i915/intel_runtime_pm.c' l='53' c='intel_display_power_well_is_enabled'/>
<use f='linux/drivers/gpu/drm/i915/intel_runtime_pm.c' l='57' c='lookup_power_well'/>
<use f='linux/drivers/gpu/drm/i915/intel_runtime_pm.c' l='306' c='hsw_wait_for_power_well_enable'/>
<use f='linux/drivers/gpu/drm/i915/intel_runtime_pm.c' l='317' c='hsw_power_well_requesters'/>
<use f='linux/drivers/gpu/drm/i915/intel_runtime_pm.c' l='333' c='hsw_wait_for_power_well_disable'/>
<use f='linux/drivers/gpu/drm/i915/intel_runtime_pm.c' l='369' c='hsw_power_well_enable'/>
<use f='linux/drivers/gpu/drm/i915/intel_runtime_pm.c' l='401' c='hsw_power_well_disable'/>
<use f='linux/drivers/gpu/drm/i915/intel_runtime_pm.c' l='420' c='hsw_power_well_enabled'/>
<use f='linux/drivers/gpu/drm/i915/intel_runtime_pm.c' l='428' c='assert_can_enable_dc9'/>
<use f='linux/drivers/gpu/drm/i915/intel_runtime_pm.c' l='644' c='hsw_power_well_sync_hw'/>
<use f='linux/drivers/gpu/drm/i915/intel_runtime_pm.c' l='789' c='vlv_set_power_well'/>
<use f='linux/drivers/gpu/drm/i915/intel_runtime_pm.c' l='837' c='vlv_power_well_enabled'/>
<use f='linux/drivers/gpu/drm/i915/intel_runtime_pm.c' l='1026' c='lookup_power_well'/>
<use f='linux/drivers/gpu/drm/i915/intel_runtime_pm.c' l='2077' c='intel_display_power_well_is_enabled'/>
<use f='linux/drivers/gpu/drm/i915/intel_runtime_pm.c' l='2462' c='assert_power_well_ids_unique'/>
