automation etchingpattern layout help heuristic etchingpattern layout program application program developed computerize tedious errorprone vitally important wiring design printed circuit boards help helps automate design stage step closer production logical design design wiring patterns twolayer circuit boards ics dualinline packages discrete components transistors resistors help employs methods wiring heuristic method simulates human approaches wiring design theoretically interesting timeconsuming method mazerunning based lees algorithm help performs 90 percent required wiring heuristic path respect performance function pointtopoint pointtoline connection bring number successful wiring connections close 100 percent cacm november 1971 aramaki kawabata kazuhiko heuristic etchingpattern layout wiring design printed circuit board mazerunning lees algorithm 3.24 3.66 4.9 6.9 ca711104 jb february 2 1978 10:58 2145 5 2145 2145 5 2145 2145 5 2145 