# Generated by vmake version 2.2

# Define path to each library
LIB_STD = C:/MentorGraphics/win64/../std
LIB_IEEE = C:/MentorGraphics/win64/../ieee
LIB_ALTERA_MF = C:/Users/ertyui/alteralib/altera15_1/altera_mf
LIB_ALTERA_LNSIM = C:/Users/ertyui/alteralib/altera15_1/altera_lnsim
LIB_LPM = C:/Users/ertyui/alteralib/altera15_1/model_220
LIB_WORK = work

# Define path to each design unit
IEEE__std_logic_1164 = $(LIB_IEEE)/_lib.qdb
STD__textio = $(LIB_STD)/_lib.qdb
IEEE__numeric_std = $(LIB_IEEE)/_lib.qdb
IEEE__math_real = $(LIB_IEEE)/_lib.qdb
ALTERA_MF__altera_mf_components = $(LIB_ALTERA_MF)/altera_mf_components/_primary.dat
ALTERA_LNSIM__altera_lnsim_components = $(LIB_ALTERA_LNSIM)/altera_lnsim_components/_primary.dat
LPM__lpm_components = $(LIB_LPM)/lpm_components/_primary.dat
WORK__wmst_to_out_fm_fifo_tile = $(LIB_WORK)/wmst_to_out_fm_fifo_tile/_primary.dat
WORK__wmst_out_fm_ctrl = $(LIB_WORK)/wmst_out_fm_ctrl/_primary.dat
WORK__weight_filter = $(LIB_WORK)/weight_filter/_primary.dat
WORK__weight_counter = $(LIB_WORK)/weight_counter/_primary.dat
WORK__weight_bank = $(LIB_WORK)/weight_bank/_primary.dat
WORK__weight = $(LIB_WORK)/weight/_primary.dat
WORK__sig_delay = $(LIB_WORK)/sig_delay/_primary.dat
WORK__rmst_weight_ctrl = $(LIB_WORK)/rmst_weight_ctrl/_primary.dat
WORK__rmst_to_weight_fifo_tile = $(LIB_WORK)/rmst_to_weight_fifo_tile/_primary.dat
WORK__rmst_to_out_fm_fifo_tile = $(LIB_WORK)/rmst_to_out_fm_fifo_tile/_primary.dat
WORK__rmst_to_in_fm_fifo_tile = $(LIB_WORK)/rmst_to_in_fm_fifo_tile/_primary.dat
WORK__rmst_to_fifo_tile = $(LIB_WORK)/rmst_to_fifo_tile/_primary.dat
WORK__rmst_out_fm_ctrl = $(LIB_WORK)/rmst_out_fm_ctrl/_primary.dat
WORK__rmst_in_fm_ctrl = $(LIB_WORK)/rmst_in_fm_ctrl/_primary.dat
WORK__output_fm_bank = $(LIB_WORK)/output_fm_bank/_primary.dat
WORK__output_fm = $(LIB_WORK)/output_fm/_primary.dat
WORK__out_fm_ld_filter = $(LIB_WORK)/out_fm_ld_filter/_primary.dat
WORK__out_fm_fifo_to_ram = $(LIB_WORK)/out_fm_fifo_to_ram/_primary.dat
WORK__nest4_counter = $(LIB_WORK)/nest4_counter/_primary.dat
WORK__nest3_counter = $(LIB_WORK)/nest3_counter/_primary.dat
WORK__nest2_counter = $(LIB_WORK)/nest2_counter/_primary.dat
WORK__mem_wmst = $(LIB_WORK)/mem_wmst/_primary.dat
WORK__mem_top = $(LIB_WORK)/mem_top/_primary.dat
WORK__mem_rmst = $(LIB_WORK)/mem_rmst/_primary.dat
WORK__mem_arbiter = $(LIB_WORK)/mem_arbiter/_primary.dat
WORK__input_fm_bank = $(LIB_WORK)/input_fm_bank/_primary.dat
WORK__input_fm = $(LIB_WORK)/input_fm/_primary.dat
WORK__in_fm_filter = $(LIB_WORK)/in_fm_filter/_primary.dat
WORK__gen_tile_cord = $(LIB_WORK)/gen_tile_cord/_primary.dat
WORK__gen_load_done = $(LIB_WORK)/gen_load_done/_primary.dat
WORK__fpmul11_altfp_mult_sln = $(LIB_WORK)/fpmul11_altfp_mult_sln/_primary.dat
WORK__fpmul11 = $(LIB_WORK)/fpmul11/_primary.dat
WORK__fpadd14_altpriority_encoder_uv8 = $(LIB_WORK)/fpadd14_altpriority_encoder_uv8/_primary.dat
WORK__fpadd14_altpriority_encoder_ue9 = $(LIB_WORK)/fpadd14_altpriority_encoder_ue9/_primary.dat
WORK__fpadd14_altpriority_encoder_qh8 = $(LIB_WORK)/fpadd14_altpriority_encoder_qh8/_primary.dat
WORK__fpadd14_altpriority_encoder_q28 = $(LIB_WORK)/fpadd14_altpriority_encoder_q28/_primary.dat
WORK__fpadd14_altpriority_encoder_ou8 = $(LIB_WORK)/fpadd14_altpriority_encoder_ou8/_primary.dat
WORK__fpadd14_altpriority_encoder_nh8 = $(LIB_WORK)/fpadd14_altpriority_encoder_nh8/_primary.dat
WORK__fpadd14_altpriority_encoder_n28 = $(LIB_WORK)/fpadd14_altpriority_encoder_n28/_primary.dat
WORK__fpadd14_altpriority_encoder_ena = $(LIB_WORK)/fpadd14_altpriority_encoder_ena/_primary.dat
WORK__fpadd14_altpriority_encoder_dna = $(LIB_WORK)/fpadd14_altpriority_encoder_dna/_primary.dat
WORK__fpadd14_altpriority_encoder_d6b = $(LIB_WORK)/fpadd14_altpriority_encoder_d6b/_primary.dat
WORK__fpadd14_altpriority_encoder_bv7 = $(LIB_WORK)/fpadd14_altpriority_encoder_bv7/_primary.dat
WORK__fpadd14_altpriority_encoder_be8 = $(LIB_WORK)/fpadd14_altpriority_encoder_be8/_primary.dat
WORK__fpadd14_altpriority_encoder_6v7 = $(LIB_WORK)/fpadd14_altpriority_encoder_6v7/_primary.dat
WORK__fpadd14_altpriority_encoder_6e8 = $(LIB_WORK)/fpadd14_altpriority_encoder_6e8/_primary.dat
WORK__fpadd14_altpriority_encoder_3v7 = $(LIB_WORK)/fpadd14_altpriority_encoder_3v7/_primary.dat
WORK__fpadd14_altpriority_encoder_3e8 = $(LIB_WORK)/fpadd14_altpriority_encoder_3e8/_primary.dat
WORK__fpadd14_altpriority_encoder_2h9 = $(LIB_WORK)/fpadd14_altpriority_encoder_2h9/_primary.dat
WORK__fpadd14_altpriority_encoder_229 = $(LIB_WORK)/fpadd14_altpriority_encoder_229/_primary.dat
WORK__fpadd14_altfp_add_sub_5vi = $(LIB_WORK)/fpadd14_altfp_add_sub_5vi/_primary.dat
WORK__fpadd14_altbarrel_shift_s0g = $(LIB_WORK)/fpadd14_altbarrel_shift_s0g/_primary.dat
WORK__fpadd14_altbarrel_shift_ltd = $(LIB_WORK)/fpadd14_altbarrel_shift_ltd/_primary.dat
WORK__fpadd14 = $(LIB_WORK)/fpadd14/_primary.dat
WORK__fifo_32_256 = $(LIB_WORK)/fifo_32_256/_primary.dat
WORK__facc_0002__normal = $(LIB_WORK)/facc_0002/normal.dat
WORK__facc_0002 = $(LIB_WORK)/facc_0002/_primary.dat
WORK__facc = $(LIB_WORK)/facc/_primary.dat
WORK__dspba_sync_reg__sync_reg = $(LIB_WORK)/dspba_sync_reg/sync_reg.dat
WORK__dspba_sync_reg = $(LIB_WORK)/dspba_sync_reg/_primary.dat
WORK__dspba_mux4__mux4 = $(LIB_WORK)/dspba_mux4/mux4.dat
WORK__dspba_mux4 = $(LIB_WORK)/dspba_mux4/_primary.dat
WORK__dspba_mux3__mux3 = $(LIB_WORK)/dspba_mux3/mux3.dat
WORK__dspba_mux3 = $(LIB_WORK)/dspba_mux3/_primary.dat
WORK__dspba_mux2__mux2 = $(LIB_WORK)/dspba_mux2/mux2.dat
WORK__dspba_mux2 = $(LIB_WORK)/dspba_mux2/_primary.dat
WORK__dspba_library_package = $(LIB_WORK)/dspba_library_package/_primary.dat
WORK__dspba_intsub_u__intsub_u = $(LIB_WORK)/dspba_intsub_u/intsub_u.dat
WORK__dspba_intsub_u = $(LIB_WORK)/dspba_intsub_u/_primary.dat
WORK__dspba_intsub_s__intsub_s = $(LIB_WORK)/dspba_intsub_s/intsub_s.dat
WORK__dspba_intsub_s = $(LIB_WORK)/dspba_intsub_s/_primary.dat
WORK__dspba_intaddsub_u__intaddsub_u = $(LIB_WORK)/dspba_intaddsub_u/intaddsub_u.dat
WORK__dspba_intaddsub_u = $(LIB_WORK)/dspba_intaddsub_u/_primary.dat
WORK__dspba_intaddsub_s__intaddsub_s = $(LIB_WORK)/dspba_intaddsub_s/intaddsub_s.dat
WORK__dspba_intaddsub_s = $(LIB_WORK)/dspba_intaddsub_s/_primary.dat
WORK__dspba_intadd_u__intadd_u = $(LIB_WORK)/dspba_intadd_u/intadd_u.dat
WORK__dspba_intadd_u = $(LIB_WORK)/dspba_intadd_u/_primary.dat
WORK__dspba_intadd_s__intadd_s = $(LIB_WORK)/dspba_intadd_s/intadd_s.dat
WORK__dspba_intadd_s = $(LIB_WORK)/dspba_intadd_s/_primary.dat
WORK__dspba_delay__delay = $(LIB_WORK)/dspba_delay/delay.dat
WORK__dspba_delay = $(LIB_WORK)/dspba_delay/_primary.dat
WORK__dp_ram_bhm = $(LIB_WORK)/dp_ram_bhm/_primary.dat
WORK__data_delay = $(LIB_WORK)/data_delay/_primary.dat
WORK__counter = $(LIB_WORK)/counter/_primary.dat
WORK__conv_top_tb = $(LIB_WORK)/conv_top_tb/_primary.dat
WORK__conv_tile = $(LIB_WORK)/conv_tile/_primary.dat
WORK__conv_mem_if = $(LIB_WORK)/conv_mem_if/_primary.dat
WORK__conv_data_path = $(LIB_WORK)/conv_data_path/_primary.dat
WORK__conv_ctrl_path = $(LIB_WORK)/conv_ctrl_path/_primary.dat
WORK__conv_core = $(LIB_WORK)/conv_core/_primary.dat
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library :     $(WORK__wmst_to_out_fm_fifo_tile) \
    $(WORK__wmst_out_fm_ctrl) \
    $(WORK__weight_filter) \
    $(WORK__weight_counter) \
    $(WORK__weight_bank) \
    $(WORK__weight) \
    $(WORK__sig_delay) \
    $(WORK__rmst_weight_ctrl) \
    $(WORK__rmst_to_weight_fifo_tile) \
    $(WORK__rmst_to_out_fm_fifo_tile) \
    $(WORK__rmst_to_in_fm_fifo_tile) \
    $(WORK__rmst_to_fifo_tile) \
    $(WORK__rmst_out_fm_ctrl) \
    $(WORK__rmst_in_fm_ctrl) \
    $(WORK__output_fm_bank) \
    $(WORK__output_fm) \
    $(WORK__out_fm_ld_filter) \
    $(WORK__out_fm_fifo_to_ram) \
    $(WORK__nest4_counter) \
    $(WORK__nest3_counter) \
    $(WORK__nest2_counter) \
    $(WORK__mem_wmst) \
    $(WORK__mem_top) \
    $(WORK__mem_rmst) \
    $(WORK__mem_arbiter) \
    $(WORK__input_fm_bank) \
    $(WORK__input_fm) \
    $(WORK__in_fm_filter) \
    $(WORK__gen_tile_cord) \
    $(WORK__gen_load_done) \
    $(WORK__fpmul11_altfp_mult_sln) \
    $(WORK__fpmul11) \
    $(WORK__fpadd14_altpriority_encoder_uv8) \
    $(WORK__fpadd14_altpriority_encoder_ue9) \
    $(WORK__fpadd14_altpriority_encoder_qh8) \
    $(WORK__fpadd14_altpriority_encoder_q28) \
    $(WORK__fpadd14_altpriority_encoder_ou8) \
    $(WORK__fpadd14_altpriority_encoder_nh8) \
    $(WORK__fpadd14_altpriority_encoder_n28) \
    $(WORK__fpadd14_altpriority_encoder_ena) \
    $(WORK__fpadd14_altpriority_encoder_dna) \
    $(WORK__fpadd14_altpriority_encoder_d6b) \
    $(WORK__fpadd14_altpriority_encoder_bv7) \
    $(WORK__fpadd14_altpriority_encoder_be8) \
    $(WORK__fpadd14_altpriority_encoder_6v7) \
    $(WORK__fpadd14_altpriority_encoder_6e8) \
    $(WORK__fpadd14_altpriority_encoder_3v7) \
    $(WORK__fpadd14_altpriority_encoder_3e8) \
    $(WORK__fpadd14_altpriority_encoder_2h9) \
    $(WORK__fpadd14_altpriority_encoder_229) \
    $(WORK__fpadd14_altfp_add_sub_5vi) \
    $(WORK__fpadd14_altbarrel_shift_s0g) \
    $(WORK__fpadd14_altbarrel_shift_ltd) \
    $(WORK__fpadd14) \
    $(WORK__fifo_32_256) \
    $(WORK__facc_0002__normal) \
    $(WORK__facc_0002) \
    $(WORK__facc) \
    $(WORK__dspba_sync_reg__sync_reg) \
    $(WORK__dspba_sync_reg) \
    $(WORK__dspba_mux4__mux4) \
    $(WORK__dspba_mux4) \
    $(WORK__dspba_mux3__mux3) \
    $(WORK__dspba_mux3) \
    $(WORK__dspba_mux2__mux2) \
    $(WORK__dspba_mux2) \
    $(WORK__dspba_library_package) \
    $(WORK__dspba_intsub_u__intsub_u) \
    $(WORK__dspba_intsub_u) \
    $(WORK__dspba_intsub_s__intsub_s) \
    $(WORK__dspba_intsub_s) \
    $(WORK__dspba_intaddsub_u__intaddsub_u) \
    $(WORK__dspba_intaddsub_u) \
    $(WORK__dspba_intaddsub_s__intaddsub_s) \
    $(WORK__dspba_intaddsub_s) \
    $(WORK__dspba_intadd_u__intadd_u) \
    $(WORK__dspba_intadd_u) \
    $(WORK__dspba_intadd_s__intadd_s) \
    $(WORK__dspba_intadd_s) \
    $(WORK__dspba_delay__delay) \
    $(WORK__dspba_delay) \
    $(WORK__dp_ram_bhm) \
    $(WORK__data_delay) \
    $(WORK__counter) \
    $(WORK__conv_top_tb) \
    $(WORK__conv_tile) \
    $(WORK__conv_mem_if) \
    $(WORK__conv_data_path) \
    $(WORK__conv_ctrl_path) \
    $(WORK__conv_core)

$(WORK__dspba_library_package) : D:/projects/backup/avalon_conv_sim/dspba_library_package.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -work work -2002 -explicit D:/projects/backup/avalon_conv_sim/dspba_library_package.vhd

$(WORK__dspba_delay) \
$(WORK__dspba_delay__delay) \
$(WORK__dspba_intadd_s) \
$(WORK__dspba_intadd_s__intadd_s) \
$(WORK__dspba_intadd_u) \
$(WORK__dspba_intadd_u__intadd_u) \
$(WORK__dspba_intaddsub_s) \
$(WORK__dspba_intaddsub_s__intaddsub_s) \
$(WORK__dspba_intaddsub_u) \
$(WORK__dspba_intaddsub_u__intaddsub_u) \
$(WORK__dspba_intsub_s) \
$(WORK__dspba_intsub_s__intsub_s) \
$(WORK__dspba_intsub_u) \
$(WORK__dspba_intsub_u__intsub_u) \
$(WORK__dspba_mux2) \
$(WORK__dspba_mux2__mux2) \
$(WORK__dspba_mux3) \
$(WORK__dspba_mux3__mux3) \
$(WORK__dspba_mux4) \
$(WORK__dspba_mux4__mux4) \
$(WORK__dspba_sync_reg) \
$(WORK__dspba_sync_reg__sync_reg) : D:/projects/backup/avalon_conv_sim/dspba_library.vhd \
		$(WORK__dspba_library_package) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -work work -2002 -explicit D:/projects/backup/avalon_conv_sim/dspba_library.vhd

$(WORK__facc_0002) \
$(WORK__facc_0002__normal) : D:/projects/backup/avalon_conv_sim/facc_0002.vhd \
		$(LPM__lpm_components) \
		$(ALTERA_LNSIM__altera_lnsim_components) \
		$(ALTERA_MF__altera_mf_components) \
		$(WORK__dspba_library_package) \
		$(IEEE__math_real) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -work work -2002 -explicit D:/projects/backup/avalon_conv_sim/facc_0002.vhd

$(WORK__conv_core) \
$(WORK__conv_ctrl_path) \
$(WORK__conv_data_path) \
$(WORK__conv_mem_if) \
$(WORK__conv_tile) \
$(WORK__conv_top_tb) \
$(WORK__counter) \
$(WORK__data_delay) \
$(WORK__dp_ram_bhm) \
$(WORK__facc) \
$(WORK__fifo_32_256) \
$(WORK__fpadd14) \
$(WORK__fpadd14_altbarrel_shift_ltd) \
$(WORK__fpadd14_altbarrel_shift_s0g) \
$(WORK__fpadd14_altfp_add_sub_5vi) \
$(WORK__fpadd14_altpriority_encoder_229) \
$(WORK__fpadd14_altpriority_encoder_2h9) \
$(WORK__fpadd14_altpriority_encoder_3e8) \
$(WORK__fpadd14_altpriority_encoder_3v7) \
$(WORK__fpadd14_altpriority_encoder_6e8) \
$(WORK__fpadd14_altpriority_encoder_6v7) \
$(WORK__fpadd14_altpriority_encoder_be8) \
$(WORK__fpadd14_altpriority_encoder_bv7) \
$(WORK__fpadd14_altpriority_encoder_d6b) \
$(WORK__fpadd14_altpriority_encoder_dna) \
$(WORK__fpadd14_altpriority_encoder_ena) \
$(WORK__fpadd14_altpriority_encoder_n28) \
$(WORK__fpadd14_altpriority_encoder_nh8) \
$(WORK__fpadd14_altpriority_encoder_ou8) \
$(WORK__fpadd14_altpriority_encoder_q28) \
$(WORK__fpadd14_altpriority_encoder_qh8) \
$(WORK__fpadd14_altpriority_encoder_ue9) \
$(WORK__fpadd14_altpriority_encoder_uv8) \
$(WORK__fpmul11) \
$(WORK__fpmul11_altfp_mult_sln) \
$(WORK__gen_load_done) \
$(WORK__gen_tile_cord) \
$(WORK__in_fm_filter) \
$(WORK__input_fm) \
$(WORK__input_fm_bank) \
$(WORK__mem_arbiter) \
$(WORK__mem_rmst) \
$(WORK__mem_top) \
$(WORK__mem_wmst) \
$(WORK__nest2_counter) \
$(WORK__nest3_counter) \
$(WORK__nest4_counter) \
$(WORK__out_fm_fifo_to_ram) \
$(WORK__out_fm_ld_filter) \
$(WORK__output_fm) \
$(WORK__output_fm_bank) \
$(WORK__rmst_in_fm_ctrl) \
$(WORK__rmst_out_fm_ctrl) \
$(WORK__rmst_to_fifo_tile) \
$(WORK__rmst_to_in_fm_fifo_tile) \
$(WORK__rmst_to_out_fm_fifo_tile) \
$(WORK__rmst_to_weight_fifo_tile) \
$(WORK__rmst_weight_ctrl) \
$(WORK__sig_delay) \
$(WORK__weight) \
$(WORK__weight_bank) \
$(WORK__weight_counter) \
$(WORK__weight_filter) \
$(WORK__wmst_out_fm_ctrl) \
$(WORK__wmst_to_out_fm_fifo_tile) : D:/projects/backup/avalon_conv_sim/wmst_to_fifo_tile.v \
		 D:/projects/backup/avalon_conv_sim/wmst_out_fm_ctrl.v \
		 D:/projects/backup/avalon_conv_sim/weight_filter.v \
		 D:/projects/backup/avalon_conv_sim/weight_counter.v \
		 D:/projects/backup/avalon_conv_sim/weight_bank.v \
		 D:/projects/backup/avalon_conv_sim/weight.v \
		 D:/projects/backup/avalon_conv_sim/sig_delay.v \
		 D:/projects/backup/avalon_conv_sim/rmst_weight_ctrl.v \
		 D:/projects/backup/avalon_conv_sim/rmst_to_weight_fifo_tile.v \
		 D:/projects/backup/avalon_conv_sim/rmst_to_out_fm_fifo_tile.v \
		 D:/projects/backup/avalon_conv_sim/rmst_to_in_fm_fifo_tile.v \
		 D:/projects/backup/avalon_conv_sim/rmst_to_fifo_tile.v \
		 D:/projects/backup/avalon_conv_sim/rmst_out_fm_ctrl.v \
		 D:/projects/backup/avalon_conv_sim/rmst_in_fm_ctrl.v \
		 D:/projects/backup/avalon_conv_sim/output_fm_bank.v \
		 D:/projects/backup/avalon_conv_sim/output_fm.v \
		 D:/projects/backup/avalon_conv_sim/out_fm_ld_filter.v \
		 D:/projects/backup/avalon_conv_sim/wmst_to_out_fm_fifo_tile.v \
		 D:/projects/backup/avalon_conv_sim/nest4_counter.v \
		 D:/projects/backup/avalon_conv_sim/nest3_counter.v \
		 D:/projects/backup/avalon_conv_sim/nest2_counter.v \
		 D:/projects/backup/avalon_conv_sim/mem_wmst.v \
		 D:/projects/backup/avalon_conv_sim/mem_top.v \
		 D:/projects/backup/avalon_conv_sim/mem_rmst.v \
		 D:/projects/backup/avalon_conv_sim/mem_arbiter.v \
		 D:/projects/backup/avalon_conv_sim/input_fm_bank.v \
		 D:/projects/backup/avalon_conv_sim/input_fm.v \
		 D:/projects/backup/avalon_conv_sim/in_fm_filter.v \
		 D:/projects/backup/avalon_conv_sim/gen_tile_cord.v \
		 D:/projects/backup/avalon_conv_sim/gen_load_done.v \
		 D:/projects/backup/avalon_conv_sim/fpmul11.v \
		 D:/projects/backup/avalon_conv_sim/fpadd14.v \
		 D:/projects/backup/avalon_conv_sim/fifo_32_256.v \
		 D:/projects/backup/avalon_conv_sim/facc.v \
		 D:/projects/backup/avalon_conv_sim/dp_ram_bhm.v \
		 D:/projects/backup/avalon_conv_sim/data_delay.v \
		 D:/projects/backup/avalon_conv_sim/counter.v \
		 D:/projects/backup/avalon_conv_sim/conv_top_tb.v \
		 D:/projects/backup/avalon_conv_sim/conv_tile.v \
		 D:/projects/backup/avalon_conv_sim/conv_mem_if.v \
		 D:/projects/backup/avalon_conv_sim/conv_data_path.v \
		 D:/projects/backup/avalon_conv_sim/conv_ctrl_path.v \
		 D:/projects/backup/avalon_conv_sim/conv_core.v
	$(VLOG) -work work D:/projects/backup/avalon_conv_sim/wmst_to_fifo_tile.v \
		 D:/projects/backup/avalon_conv_sim/wmst_out_fm_ctrl.v \
		 D:/projects/backup/avalon_conv_sim/weight_filter.v \
		 D:/projects/backup/avalon_conv_sim/weight_counter.v \
		 D:/projects/backup/avalon_conv_sim/weight_bank.v \
		 D:/projects/backup/avalon_conv_sim/weight.v \
		 D:/projects/backup/avalon_conv_sim/sig_delay.v \
		 D:/projects/backup/avalon_conv_sim/rmst_weight_ctrl.v \
		 D:/projects/backup/avalon_conv_sim/rmst_to_weight_fifo_tile.v \
		 D:/projects/backup/avalon_conv_sim/rmst_to_out_fm_fifo_tile.v \
		 D:/projects/backup/avalon_conv_sim/rmst_to_in_fm_fifo_tile.v \
		 D:/projects/backup/avalon_conv_sim/rmst_to_fifo_tile.v \
		 D:/projects/backup/avalon_conv_sim/rmst_out_fm_ctrl.v \
		 D:/projects/backup/avalon_conv_sim/rmst_in_fm_ctrl.v \
		 D:/projects/backup/avalon_conv_sim/output_fm_bank.v \
		 D:/projects/backup/avalon_conv_sim/output_fm.v \
		 D:/projects/backup/avalon_conv_sim/out_fm_ld_filter.v \
		 D:/projects/backup/avalon_conv_sim/wmst_to_out_fm_fifo_tile.v \
		 D:/projects/backup/avalon_conv_sim/nest4_counter.v \
		 D:/projects/backup/avalon_conv_sim/nest3_counter.v \
		 D:/projects/backup/avalon_conv_sim/nest2_counter.v \
		 D:/projects/backup/avalon_conv_sim/mem_wmst.v \
		 D:/projects/backup/avalon_conv_sim/mem_top.v \
		 D:/projects/backup/avalon_conv_sim/mem_rmst.v \
		 D:/projects/backup/avalon_conv_sim/mem_arbiter.v \
		 D:/projects/backup/avalon_conv_sim/input_fm_bank.v \
		 D:/projects/backup/avalon_conv_sim/input_fm.v \
		 D:/projects/backup/avalon_conv_sim/in_fm_filter.v \
		 D:/projects/backup/avalon_conv_sim/gen_tile_cord.v \
		 D:/projects/backup/avalon_conv_sim/gen_load_done.v \
		 D:/projects/backup/avalon_conv_sim/fpmul11.v \
		 D:/projects/backup/avalon_conv_sim/fpadd14.v \
		 D:/projects/backup/avalon_conv_sim/fifo_32_256.v \
		 D:/projects/backup/avalon_conv_sim/facc.v \
		 D:/projects/backup/avalon_conv_sim/dp_ram_bhm.v \
		 D:/projects/backup/avalon_conv_sim/data_delay.v \
		 D:/projects/backup/avalon_conv_sim/counter.v \
		 D:/projects/backup/avalon_conv_sim/conv_top_tb.v \
		 D:/projects/backup/avalon_conv_sim/conv_tile.v \
		 D:/projects/backup/avalon_conv_sim/conv_mem_if.v \
		 D:/projects/backup/avalon_conv_sim/conv_data_path.v \
		 D:/projects/backup/avalon_conv_sim/conv_ctrl_path.v \
		 D:/projects/backup/avalon_conv_sim/conv_core.v

