<!DOCTYPE html>
<html lang="en" dir="ltr">
<head>
    <meta charset="utf-8" name='viewport' content='width=device-width, initial-scale=1'>
    <title>MICROELECTRONICS : IC DESIGN & FABRICATION PAPER CODE - 04 1x61</title>
    <style media="screen">
      body {
            background-color: #b3ffff;

           }
      h2{
        color: #2eb82e;
        text-shadow: 0px 3px 3px rgba(255,255,255,0.5);
         font-size: 25px;
         }
      p.some{
              color: #3498DB;
              font-size: 25px;
              }
      .center {
               text-shadow: 0 1px 0 #CCCCCC, 0 2px 0 #c9c9c9, 0 3px 0 #bbb, 0 4px 0 #b9b9b9,
               0 5px 0 #aaa, 0 6px 1px rgba(0,0,0,.1), 0 0 5px rgba(0,0,0,.1), 0 1px 3px rgba(0,0,0,.3),
               0 3px 5px rgba(0,0,0,.2), 0 5px 10px rgba(0,0,0,.25), 0 10px 10px rgba(0,0,0,.2),
               0 20px 20px rgba(0,0,0,.15);
               color: #FFFFFF;
               text-align: center;
               font-size: 30px;
               margin: auto;
               width: 90%;
              }
      .syllabus{
                text-shadow: 2px 2px 5px red;
                font-style: oblique;
                text-align: justify;
                text-indent: 140px;
              }
      table{
             font-weight: bold;
             margin: 4px;
      }
      td{
        border : 1px solid black;
         text-align: right;
        background-color: #4334eb;
        color: white;
        font-size: 18px;
      }
    </style>
</head>
<body>
<div class="inline">
    <div class="center">
        <p><b>MICROELECTRONICS : IC DESIGN & FABRICATION <br>PAPER CODE - 04 1x61</b></p>
    </div>
    <table align="right">
        <tr>
            <td>L:3</td>
            <td>T:1</td>
            <td>P:0</td>
            <td>CREDIT:4</td>
        </tr>
    </table>
    <br>
    <div class="module">
        <p class="some"><b>1.	INTRODUCTION TO MOS TECHNOLOGY : (LACTURE :  6) </b></p>
        <div class="syllabus">
            INTRODUCTION TO IC TECHNOLOGY, MOS & RELATED VLSI TECHNOLOGY, BASIC MOS TRANSISTORS
            (ENHANCEMENT MODE AND DEPLETION MODE), NMOS PROCESS, CMOS PROCESS (P – WELL, N – WELL,
            TWIN – TUB PROCESSES), BI CMOS PROCESS FLOW, ASPECTS OF CMOS & BI CMOS DEVICES.
        </div>
    </div>
    <div class="module">
        <p class="some"><b>2.	BASIC ELECTRICAL PROPERTIES OF MOS CIRCUITS : (LACTURE :  7) </b></p>
        <div class="syllabus">
            MOSFET THRESHOLD VOLTAGE, I – V RELATIONSHIP FOR MOSFET, MOSFET TRANS CONDUCTANCE, THE PASS
            TRANSISTOR, NMOS INVERTER, PULL – UP TO PULL – DOWN RATIO FOR NMOS INVERTER DRIVEN BY NMOS
            INVERTER AND PASS TRANSISTOR, DIFFERENT FORMS OF PULL – UP (LOAD RESISTOR, DEPLETION MODE NMOS,
            ENHANCEMENT MODE PULL – UP, CMOS PULL – UP), CMOS INVERTER, MOS TRANSISTOR CIRCUIT MODEL, LATCH
            UP IN CMOS CIRCUITS, BI CMOS INVERTER, COMPARATIVE ASPECTS OF CMOS AND BIPOLAR TRANSISTORS.
        </div>
    </div>
    <div class="module">
        <p class="some"><b>3.	MOS CIRCUIT DESIGN PROCESSES  :  (LACTURE :  5)</b></p>
        <div class="syllabus">
            MOS LAYERS, STICK DIAGRAMS (NMOS DESIGN STYLE, CMOS DESIGN STYLE), EULER PATH AND
            DESIGN OPTIMIZATION, DESIGN RULES & LAYOUT (LAMBDA BASED DESIGN RULES, CONTACT CUTS,
            DOUBLE METAL MOS PROCESS RULES, CMOS LAMBDA BASED DESIGN RULES), TWO MICRON DOUBLE METAL
            DOUBLE POLY CMOS RULES.
        </div>
    </div>
    <div class="module">
        <p class="some"><b>4.	BASIC CIRCUIT CONCEPTS : (LACTURE :  6) </b></p>
        <div class="syllabus">
            SHEET RESISTANCE, AREA CAPACITANCE OF LAYERS, INVERTER DELAYS, DRIVING LARGE CAPACITIVE LOADS,
            PROPAGATION DELAY (CASCADED PASS TRANSISTORS, DESIGN OF LONG POLY SILICON WIRES), WIRING
            CAPACITANCES (FRINGING FIELDS, INTERLAYER CAPACITANCE, PERIPHERAL CAPACITANCE).
        </div>
    </div>
    <div class="module">
        <p class="some"><b>5.	SCALING OF MOS CIRCUITS : (LACTURE :  4) </b></p>
        <div class="syllabus">
            SCALING MODELS & SCALING FACTORS ( GATE AREA, GATE CAPACITANCE, CHANNEL CURRENT DENSITY, CHANNEL
            RESISTANCE, GATE DELAY, MAXIMUM OPERATING FREQUENCY, SATURATION CURRENT, CURRENT DENSITY, POWER
            DISSIPATION), LIMITATION OF SCALING.
        </div>
    </div>
    <div class="module">
        <p class="some"><b>6.	SUBSYSTEM DESIGN AND LAYOUT :   (LACTURE :  4) </b></p>
        <div class="syllabus">
            SWITCH LOGIC (PASS TRANSISTORS AND TRANSMISSION GATES), GATE LOGIC (INVERTER, TWO INPUT CMOS NAND
            & NOR GATES), STRUCTURE DESIGN OF A PARITY GENERATOR.
        </div>
    </div>
    <div class="module">
        <p class="some"><b>7.	MEMORY AND ASPECTS OF SYSTEM TIMING :   (LACTURE :  4)  </b></p>
        <div class="syllabus">
            SYSTEM TIMING CONSIDERATIONS, ONE TRANSISTOR DYNAMIC MEMORY CELL, THREE TRANSISTOR DYNAMIC
            RAM CELL (AREA, DISSIPATION, VOLATILITY), RAM ARRAYS.
        </div>
    </div>
    <div class="module">
        <p class="some"><b>8.	PRACTICAL ASPECTS :    (LACTURE :  4)  </b></p>
        <div class="syllabus">
            OPTIMIZATION OF NMOS & CMOS INVERTERS, INPUT OUTPUT PADS, ASPECTS OF DESIGN TOOLS (GRAPHICAL AND TREE LAYOUT,
            DESIGN VERIFICATION, DESIGN RULE CHECKERS, CIRCUIT EXTRACTORS, SIMULATORS).
        </div>
    </div>
    <div class="module">
        <p class="some"><b>9.	CRYSTAL GROWTH AND DOPING :   (LACTURE :  3)  </b></p>
        <div class="syllabus">
            STARTING MATERIALS, CZOCHRALSKI TECHNIQUE, GRADIENT FREEZE TECHNIQUE, CONSIDERATIONS FOR PROPER CRYSTAL GROWTH
            (ROLE OF POINT DEFECTS, THERMAL GRADIENTS, TURBULENCES, PULL AND SPIN RATE, CRYSTAL ORIENTATION, CRYSTAL HARDENING
            TECHNIQUES), DOPING (RAPID STIRRING CONDITIONS, PARTIAL STIRRING CONDITIONS, RADIAL DOPING VARIATIONS), ZONE
            PROCESSES (ZONE REFINING, ZONE LEVELING, NEUTRON TRANSMUTATION DOPING)
        </div>
    </div>
    <div class="module">
        <p class="some"><b>10.	DIFFUSION - (LACTURE :  2)  </b></p>
        <div class="syllabus">
            DIFFUSION IN A CONCENTRATION GRADIENT, DIFFUSION EQUATION, IMPURITY BEHAVIOR IN SILICON, DIFFUSION SYSTEMS FOR SILICON,
            REDISTRIBUTION DURING OXIDE GROWTH, DIFFUSION DURING OXIDE GROWTH, COOPERATIVE DIFFUSION, EVALUATION TECHNIQUES FOR
            DIFFUSED LAYERS IN SILICON.
        </div>
    </div>
    <div class="module">
        <p class="some"><b>11.	EPITAXY :  (LACTURE :  2)  </b></p>
        <div class="syllabus">
            NUCLEATION AND GROWTH, DOPING, DISLOCATION, THERMALLY INDUCED STRAIN, MOLECULAR BEAM EXITAXY, VAPOR PHASE EPITAXY
            FOR SILICON, LIQUID PHASE EPITAXY.
        </div>
    </div>
    <div class="module">
        <p class="some"><b>12.	ION-IMPLANTATION :  (LACTURE :  2)  </b></p>
        <div class="syllabus">
            PENETRATION RANGE (NUCLEAR AND ELECTRONIC STOPPING, TRANSVERSE EFFECTS), IMPLANTATION DAMAGE, ANNEALING, ION –
            IMPLANTATION SYSTEMS, PROCESS CONSIDERATION, HIGH ENERGY AND HIGH CURRENT IMPLANTS.
        </div>
    </div>
    <div class="module">
        <p class="some"><b>13.	NATIVE FILMS :  (LACTURE :  2)  </b></p>
        <div class="syllabus">
            THERMAL OXIDATION OF SILICON (KINETICS OF OXIDE GROWTH, OXIDATION SYSTEMS, OXIDATION INDUCED STACKING FAULTS,
            PROPERTIES OF THERMAL OXIDES), THERMAL NITRIDATION OF SILICON, PLASMA PROCESSES.
        </div>
    </div>
    <div class="module">
        <p class="some"><b>14.	DEPOSITED FILMS :  (LACTURE :  2)  </b></p>
        <div class="syllabus">
            FILMS DEPOSITION METHODS (VACUUM EVAPORATION, SPUTTER DEPOSITION, CHEMICAL VAPOR DEPOSITION), FILM CHARACTERISTICS
            (STEP COVERAGE, GROWN HABIT, MECHANICAL STRESS, ELECTROMIGRATION)
        </div>
    </div>
    <div class="module">
        <p class="some"><b>15.	ETCHING AND CLEANING :  (LACTURE :  2)  </b></p>
        <div class="syllabus">
            WET CHEMICAL ETCHING IN SILICON BASED PROCESSES, DRY PHYSICAL ETCHING, DRY CHEMICAL ETCHING, REACTIVE ION ETCHING,
            ETCH INDUCED DAMAGE, CLEANING (WET AND DRY)
        </div>
    </div>
    <div class="module">
        <p class="some"><b>16.	LITHOGRAPHY :  (LACTURE :  2)  </b></p>
        <div class="syllabus">
            PHOTOREACTIVE MATERIALS, PATTERN GENERATION AND MASK MAKING, PATTERN TRANSFER- OPTICAL PRINTING, ADVANCED TECHNIQUES
            (SHORT WAVELENGTH, MULTILAYER RESIST, PHASE SHIFTING MASKS, ELECTRON BEAM TECHNIQUES, X- RAY PRINTING), MASK DEFECTS,
            PATTERN TRANSFER DEFECTS
        </div>
    </div>
    <div class="module">
        <p class="some"><b>17.	PROCESS INTEGRATION :  (LACTURE :  2)  </b></p>
        <div class="syllabus">
            ISOLATION, (P-N JUNCTION, MESA, OXIDE), SELF ALIGNMENT, LOCAL OXIDATION, PLANARIZATION, METALLIZATION, GETTERING,
            PROCESS FLOW FOR CMOS
        </div>
    </div>


    <form >
        <fieldset>
            <legend><h2> SUGGESTED TEXT/REFERENCE BOOKS </h2></legend>
            <p>
                <b>1.	BASIC VLSI DESIGN BY PUCKNELL AND ESHRAGHIAN</b>

            </p>
            <p>
                <b>2.	VLSI FABRICATION PRINCIPLES BY SORAB GANDHI</b>

            </p>

            <h2 style="text-align:left;color:blue; ">REFERENCE BOOKS:</h2>
            <p>
                <b>1.	THE SCIENCE AND ENGINEERING OF MICROELECTRONIC FABRICATION BY STEPHEN CAMPBELL</b>

            </p>
            <p>
                <b>2.	VLSI DESIGN BY SUJATA PANDEY AND MANOJ PANDEY</b>

            </p>
            <p>
                <b>3.	CMOS VLSI DESIGN BY WOLFE</b>

            </p>


        </fieldset>
    </form>
    <h2><b>PROJECT :</b></h2>
    <div class="module">
        <p class="some"><b> </b></p>
        <div class="syllabus">
            DESIGN, LAYOUT (USING ELECTRIC FREEWARE) AND PROCESS INTEGRATION OF A MOS BASED CIRCUIT
        </div>
    </div>
    <br>
</div>
</body>
</html>
