|testbench


|testbench|procesador_pipeline:procesador
clk => clk.IN7
rst => rst.IN6


|testbench|procesador_pipeline:procesador|pc_register:pc
clk => pc[0].CLK
clk => pc[1].CLK
clk => pc[2].CLK
clk => pc[3].CLK
clk => pc[4].CLK
clk => pc[5].CLK
clk => pc[6].CLK
clk => pc[7].CLK
clk => pc[8].CLK
clk => pc[9].CLK
clk => pc[10].CLK
clk => pc[11].CLK
clk => pc[12].CLK
clk => pc[13].CLK
clk => pc[14].CLK
clk => pc[15].CLK
clk => pc[16].CLK
clk => pc[17].CLK
clk => pc[18].CLK
clk => pc[19].CLK
clk => pc[20].CLK
clk => pc[21].CLK
clk => pc[22].CLK
clk => pc[23].CLK
clk => pc[24].CLK
clk => pc[25].CLK
clk => pc[26].CLK
clk => pc[27].CLK
clk => pc[28].CLK
clk => pc[29].CLK
clk => pc[30].CLK
clk => pc[31].CLK
clr => pc[0].ACLR
clr => pc[1].ACLR
clr => pc[2].ACLR
clr => pc[3].ACLR
clr => pc[4].ACLR
clr => pc[5].ACLR
clr => pc[6].ACLR
clr => pc[7].ACLR
clr => pc[8].ACLR
clr => pc[9].ACLR
clr => pc[10].ACLR
clr => pc[11].ACLR
clr => pc[12].ACLR
clr => pc[13].ACLR
clr => pc[14].ACLR
clr => pc[15].ACLR
clr => pc[16].ACLR
clr => pc[17].ACLR
clr => pc[18].ACLR
clr => pc[19].ACLR
clr => pc[20].ACLR
clr => pc[21].ACLR
clr => pc[22].ACLR
clr => pc[23].ACLR
clr => pc[24].ACLR
clr => pc[25].ACLR
clr => pc[26].ACLR
clr => pc[27].ACLR
clr => pc[28].ACLR
clr => pc[29].ACLR
clr => pc[30].ACLR
clr => pc[31].ACLR
load => pc[0].ENA
load => pc[31].ENA
load => pc[30].ENA
load => pc[29].ENA
load => pc[28].ENA
load => pc[27].ENA
load => pc[26].ENA
load => pc[25].ENA
load => pc[24].ENA
load => pc[23].ENA
load => pc[22].ENA
load => pc[21].ENA
load => pc[20].ENA
load => pc[19].ENA
load => pc[18].ENA
load => pc[17].ENA
load => pc[16].ENA
load => pc[15].ENA
load => pc[14].ENA
load => pc[13].ENA
load => pc[12].ENA
load => pc[11].ENA
load => pc[10].ENA
load => pc[9].ENA
load => pc[8].ENA
load => pc[7].ENA
load => pc[6].ENA
load => pc[5].ENA
load => pc[4].ENA
load => pc[3].ENA
load => pc[2].ENA
load => pc[1].ENA
pc_in[0] => pc[0].DATAIN
pc_in[1] => pc[1].DATAIN
pc_in[2] => pc[2].DATAIN
pc_in[3] => pc[3].DATAIN
pc_in[4] => pc[4].DATAIN
pc_in[5] => pc[5].DATAIN
pc_in[6] => pc[6].DATAIN
pc_in[7] => pc[7].DATAIN
pc_in[8] => pc[8].DATAIN
pc_in[9] => pc[9].DATAIN
pc_in[10] => pc[10].DATAIN
pc_in[11] => pc[11].DATAIN
pc_in[12] => pc[12].DATAIN
pc_in[13] => pc[13].DATAIN
pc_in[14] => pc[14].DATAIN
pc_in[15] => pc[15].DATAIN
pc_in[16] => pc[16].DATAIN
pc_in[17] => pc[17].DATAIN
pc_in[18] => pc[18].DATAIN
pc_in[19] => pc[19].DATAIN
pc_in[20] => pc[20].DATAIN
pc_in[21] => pc[21].DATAIN
pc_in[22] => pc[22].DATAIN
pc_in[23] => pc[23].DATAIN
pc_in[24] => pc[24].DATAIN
pc_in[25] => pc[25].DATAIN
pc_in[26] => pc[26].DATAIN
pc_in[27] => pc[27].DATAIN
pc_in[28] => pc[28].DATAIN
pc_in[29] => pc[29].DATAIN
pc_in[30] => pc[30].DATAIN
pc_in[31] => pc[31].DATAIN
pc_out[0] <= pc[0].DB_MAX_OUTPUT_PORT_TYPE
pc_out[1] <= pc[1].DB_MAX_OUTPUT_PORT_TYPE
pc_out[2] <= pc[2].DB_MAX_OUTPUT_PORT_TYPE
pc_out[3] <= pc[3].DB_MAX_OUTPUT_PORT_TYPE
pc_out[4] <= pc[4].DB_MAX_OUTPUT_PORT_TYPE
pc_out[5] <= pc[5].DB_MAX_OUTPUT_PORT_TYPE
pc_out[6] <= pc[6].DB_MAX_OUTPUT_PORT_TYPE
pc_out[7] <= pc[7].DB_MAX_OUTPUT_PORT_TYPE
pc_out[8] <= pc[8].DB_MAX_OUTPUT_PORT_TYPE
pc_out[9] <= pc[9].DB_MAX_OUTPUT_PORT_TYPE
pc_out[10] <= pc[10].DB_MAX_OUTPUT_PORT_TYPE
pc_out[11] <= pc[11].DB_MAX_OUTPUT_PORT_TYPE
pc_out[12] <= pc[12].DB_MAX_OUTPUT_PORT_TYPE
pc_out[13] <= pc[13].DB_MAX_OUTPUT_PORT_TYPE
pc_out[14] <= pc[14].DB_MAX_OUTPUT_PORT_TYPE
pc_out[15] <= pc[15].DB_MAX_OUTPUT_PORT_TYPE
pc_out[16] <= pc[16].DB_MAX_OUTPUT_PORT_TYPE
pc_out[17] <= pc[17].DB_MAX_OUTPUT_PORT_TYPE
pc_out[18] <= pc[18].DB_MAX_OUTPUT_PORT_TYPE
pc_out[19] <= pc[19].DB_MAX_OUTPUT_PORT_TYPE
pc_out[20] <= pc[20].DB_MAX_OUTPUT_PORT_TYPE
pc_out[21] <= pc[21].DB_MAX_OUTPUT_PORT_TYPE
pc_out[22] <= pc[22].DB_MAX_OUTPUT_PORT_TYPE
pc_out[23] <= pc[23].DB_MAX_OUTPUT_PORT_TYPE
pc_out[24] <= pc[24].DB_MAX_OUTPUT_PORT_TYPE
pc_out[25] <= pc[25].DB_MAX_OUTPUT_PORT_TYPE
pc_out[26] <= pc[26].DB_MAX_OUTPUT_PORT_TYPE
pc_out[27] <= pc[27].DB_MAX_OUTPUT_PORT_TYPE
pc_out[28] <= pc[28].DB_MAX_OUTPUT_PORT_TYPE
pc_out[29] <= pc[29].DB_MAX_OUTPUT_PORT_TYPE
pc_out[30] <= pc[30].DB_MAX_OUTPUT_PORT_TYPE
pc_out[31] <= pc[31].DB_MAX_OUTPUT_PORT_TYPE


|testbench|procesador_pipeline:procesador|adder:add_pc
A[0] => Add0.IN32
A[1] => Add0.IN31
A[2] => Add0.IN30
A[3] => Add0.IN29
A[4] => Add0.IN28
A[5] => Add0.IN27
A[6] => Add0.IN26
A[7] => Add0.IN25
A[8] => Add0.IN24
A[9] => Add0.IN23
A[10] => Add0.IN22
A[11] => Add0.IN21
A[12] => Add0.IN20
A[13] => Add0.IN19
A[14] => Add0.IN18
A[15] => Add0.IN17
A[16] => Add0.IN16
A[17] => Add0.IN15
A[18] => Add0.IN14
A[19] => Add0.IN13
A[20] => Add0.IN12
A[21] => Add0.IN11
A[22] => Add0.IN10
A[23] => Add0.IN9
A[24] => Add0.IN8
A[25] => Add0.IN7
A[26] => Add0.IN6
A[27] => Add0.IN5
A[28] => Add0.IN4
A[29] => Add0.IN3
A[30] => Add0.IN2
A[31] => Add0.IN1
B[0] => Add0.IN64
B[1] => Add0.IN63
B[2] => Add0.IN62
B[3] => Add0.IN61
B[4] => Add0.IN60
B[5] => Add0.IN59
B[6] => Add0.IN58
B[7] => Add0.IN57
B[8] => Add0.IN56
B[9] => Add0.IN55
B[10] => Add0.IN54
B[11] => Add0.IN53
B[12] => Add0.IN52
B[13] => Add0.IN51
B[14] => Add0.IN50
B[15] => Add0.IN49
B[16] => Add0.IN48
B[17] => Add0.IN47
B[18] => Add0.IN46
B[19] => Add0.IN45
B[20] => Add0.IN44
B[21] => Add0.IN43
B[22] => Add0.IN42
B[23] => Add0.IN41
B[24] => Add0.IN40
B[25] => Add0.IN39
B[26] => Add0.IN38
B[27] => Add0.IN37
B[28] => Add0.IN36
B[29] => Add0.IN35
B[30] => Add0.IN34
B[31] => Add0.IN33
C[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|testbench|procesador_pipeline:procesador|mux_2to1:mux_pc
A[0] => C.DATAA
A[1] => C.DATAA
A[2] => C.DATAA
A[3] => C.DATAA
A[4] => C.DATAA
A[5] => C.DATAA
A[6] => C.DATAA
A[7] => C.DATAA
A[8] => C.DATAA
A[9] => C.DATAA
A[10] => C.DATAA
A[11] => C.DATAA
A[12] => C.DATAA
A[13] => C.DATAA
A[14] => C.DATAA
A[15] => C.DATAA
A[16] => C.DATAA
A[17] => C.DATAA
A[18] => C.DATAA
A[19] => C.DATAA
A[20] => C.DATAA
A[21] => C.DATAA
A[22] => C.DATAA
A[23] => C.DATAA
A[24] => C.DATAA
A[25] => C.DATAA
A[26] => C.DATAA
A[27] => C.DATAA
A[28] => C.DATAA
A[29] => C.DATAA
A[30] => C.DATAA
A[31] => C.DATAA
B[0] => C.DATAB
B[1] => C.DATAB
B[2] => C.DATAB
B[3] => C.DATAB
B[4] => C.DATAB
B[5] => C.DATAB
B[6] => C.DATAB
B[7] => C.DATAB
B[8] => C.DATAB
B[9] => C.DATAB
B[10] => C.DATAB
B[11] => C.DATAB
B[12] => C.DATAB
B[13] => C.DATAB
B[14] => C.DATAB
B[15] => C.DATAB
B[16] => C.DATAB
B[17] => C.DATAB
B[18] => C.DATAB
B[19] => C.DATAB
B[20] => C.DATAB
B[21] => C.DATAB
B[22] => C.DATAB
B[23] => C.DATAB
B[24] => C.DATAB
B[25] => C.DATAB
B[26] => C.DATAB
B[27] => C.DATAB
B[28] => C.DATAB
B[29] => C.DATAB
B[30] => C.DATAB
B[31] => C.DATAB
sel => Decoder0.IN0
C[0] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[1] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[2] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[3] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[4] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[5] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[6] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[7] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[8] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[9] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[10] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[11] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[12] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[13] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[14] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[15] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[16] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[17] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[18] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[19] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[20] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[21] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[22] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[23] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[24] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[25] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[26] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[27] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[28] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[29] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[30] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[31] <= C.DB_MAX_OUTPUT_PORT_TYPE


|testbench|procesador_pipeline:procesador|segment_if_id:if_id
clk => instr_27_0[0]~reg0.CLK
clk => instr_27_0[1]~reg0.CLK
clk => instr_27_0[2]~reg0.CLK
clk => instr_27_0[3]~reg0.CLK
clk => instr_27_0[4]~reg0.CLK
clk => instr_27_0[5]~reg0.CLK
clk => instr_27_0[6]~reg0.CLK
clk => instr_27_0[7]~reg0.CLK
clk => instr_27_0[8]~reg0.CLK
clk => instr_27_0[9]~reg0.CLK
clk => instr_27_0[10]~reg0.CLK
clk => instr_27_0[11]~reg0.CLK
clk => instr_27_0[12]~reg0.CLK
clk => instr_27_0[13]~reg0.CLK
clk => instr_27_0[14]~reg0.CLK
clk => instr_27_0[15]~reg0.CLK
clk => instr_27_0[16]~reg0.CLK
clk => instr_27_0[17]~reg0.CLK
clk => instr_27_0[18]~reg0.CLK
clk => instr_27_0[19]~reg0.CLK
clk => instr_27_0[20]~reg0.CLK
clk => instr_27_0[21]~reg0.CLK
clk => instr_27_0[22]~reg0.CLK
clk => instr_27_0[23]~reg0.CLK
clk => instr_27_0[24]~reg0.CLK
clk => instr_27_0[25]~reg0.CLK
clk => instr_27_0[26]~reg0.CLK
clk => instr_27_0[27]~reg0.CLK
clk => instr_11_8[0]~reg0.CLK
clk => instr_11_8[1]~reg0.CLK
clk => instr_11_8[2]~reg0.CLK
clk => instr_11_8[3]~reg0.CLK
clk => instr_24_21[0]~reg0.CLK
clk => instr_24_21[1]~reg0.CLK
clk => instr_24_21[2]~reg0.CLK
clk => instr_24_21[3]~reg0.CLK
clk => instr_25_22[0]~reg0.CLK
clk => instr_25_22[1]~reg0.CLK
clk => instr_25_22[2]~reg0.CLK
clk => instr_25_22[3]~reg0.CLK
clk => instr_16_13[0]~reg0.CLK
clk => instr_16_13[1]~reg0.CLK
clk => instr_16_13[2]~reg0.CLK
clk => instr_16_13[3]~reg0.CLK
clk => instr_23_20[0]~reg0.CLK
clk => instr_23_20[1]~reg0.CLK
clk => instr_23_20[2]~reg0.CLK
clk => instr_23_20[3]~reg0.CLK
clk => instr_7_4[0]~reg0.CLK
clk => instr_7_4[1]~reg0.CLK
clk => instr_7_4[2]~reg0.CLK
clk => instr_7_4[3]~reg0.CLK
clk => instr_20_17[0]~reg0.CLK
clk => instr_20_17[1]~reg0.CLK
clk => instr_20_17[2]~reg0.CLK
clk => instr_20_17[3]~reg0.CLK
clk => instr_21_18[0]~reg0.CLK
clk => instr_21_18[1]~reg0.CLK
clk => instr_21_18[2]~reg0.CLK
clk => instr_21_18[3]~reg0.CLK
clk => instr_27_24[0]~reg0.CLK
clk => instr_27_24[1]~reg0.CLK
clk => instr_27_24[2]~reg0.CLK
clk => instr_27_24[3]~reg0.CLK
clk => instr_29_25[0]~reg0.CLK
clk => instr_29_25[1]~reg0.CLK
clk => instr_29_25[2]~reg0.CLK
clk => instr_29_25[3]~reg0.CLK
clk => instr_29_25[4]~reg0.CLK
clk => instr_31_30[0]~reg0.CLK
clk => instr_31_30[1]~reg0.CLK
clk => pc[0]~reg0.CLK
clk => pc[1]~reg0.CLK
clk => pc[2]~reg0.CLK
clk => pc[3]~reg0.CLK
clk => pc[4]~reg0.CLK
clk => pc[5]~reg0.CLK
clk => pc[6]~reg0.CLK
clk => pc[7]~reg0.CLK
clk => pc[8]~reg0.CLK
clk => pc[9]~reg0.CLK
clk => pc[10]~reg0.CLK
clk => pc[11]~reg0.CLK
clk => pc[12]~reg0.CLK
clk => pc[13]~reg0.CLK
clk => pc[14]~reg0.CLK
clk => pc[15]~reg0.CLK
clk => pc[16]~reg0.CLK
clk => pc[17]~reg0.CLK
clk => pc[18]~reg0.CLK
clk => pc[19]~reg0.CLK
clk => pc[20]~reg0.CLK
clk => pc[21]~reg0.CLK
clk => pc[22]~reg0.CLK
clk => pc[23]~reg0.CLK
clk => pc[24]~reg0.CLK
clk => pc[25]~reg0.CLK
clk => pc[26]~reg0.CLK
clk => pc[27]~reg0.CLK
clk => pc[28]~reg0.CLK
clk => pc[29]~reg0.CLK
clk => pc[30]~reg0.CLK
clk => pc[31]~reg0.CLK
rst => instr_27_0[0]~reg0.ACLR
rst => instr_27_0[1]~reg0.ACLR
rst => instr_27_0[2]~reg0.ACLR
rst => instr_27_0[3]~reg0.ACLR
rst => instr_27_0[4]~reg0.ACLR
rst => instr_27_0[5]~reg0.ACLR
rst => instr_27_0[6]~reg0.ACLR
rst => instr_27_0[7]~reg0.ACLR
rst => instr_27_0[8]~reg0.ACLR
rst => instr_27_0[9]~reg0.ACLR
rst => instr_27_0[10]~reg0.ACLR
rst => instr_27_0[11]~reg0.ACLR
rst => instr_27_0[12]~reg0.ACLR
rst => instr_27_0[13]~reg0.ACLR
rst => instr_27_0[14]~reg0.ACLR
rst => instr_27_0[15]~reg0.ACLR
rst => instr_27_0[16]~reg0.ACLR
rst => instr_27_0[17]~reg0.ACLR
rst => instr_27_0[18]~reg0.ACLR
rst => instr_27_0[19]~reg0.ACLR
rst => instr_27_0[20]~reg0.ACLR
rst => instr_27_0[21]~reg0.ACLR
rst => instr_27_0[22]~reg0.ACLR
rst => instr_27_0[23]~reg0.ACLR
rst => instr_27_0[24]~reg0.ACLR
rst => instr_27_0[25]~reg0.ACLR
rst => instr_27_0[26]~reg0.ACLR
rst => instr_27_0[27]~reg0.ACLR
rst => instr_11_8[0]~reg0.ACLR
rst => instr_11_8[1]~reg0.ACLR
rst => instr_11_8[2]~reg0.ACLR
rst => instr_11_8[3]~reg0.ACLR
rst => instr_24_21[0]~reg0.ACLR
rst => instr_24_21[1]~reg0.ACLR
rst => instr_24_21[2]~reg0.ACLR
rst => instr_24_21[3]~reg0.ACLR
rst => instr_25_22[0]~reg0.ACLR
rst => instr_25_22[1]~reg0.ACLR
rst => instr_25_22[2]~reg0.ACLR
rst => instr_25_22[3]~reg0.ACLR
rst => instr_16_13[0]~reg0.ACLR
rst => instr_16_13[1]~reg0.ACLR
rst => instr_16_13[2]~reg0.ACLR
rst => instr_16_13[3]~reg0.ACLR
rst => instr_23_20[0]~reg0.ACLR
rst => instr_23_20[1]~reg0.ACLR
rst => instr_23_20[2]~reg0.ACLR
rst => instr_23_20[3]~reg0.ACLR
rst => instr_7_4[0]~reg0.ACLR
rst => instr_7_4[1]~reg0.ACLR
rst => instr_7_4[2]~reg0.ACLR
rst => instr_7_4[3]~reg0.ACLR
rst => instr_20_17[0]~reg0.ACLR
rst => instr_20_17[1]~reg0.ACLR
rst => instr_20_17[2]~reg0.ACLR
rst => instr_20_17[3]~reg0.ACLR
rst => instr_21_18[0]~reg0.ACLR
rst => instr_21_18[1]~reg0.ACLR
rst => instr_21_18[2]~reg0.ACLR
rst => instr_21_18[3]~reg0.ACLR
rst => instr_27_24[0]~reg0.ACLR
rst => instr_27_24[1]~reg0.ACLR
rst => instr_27_24[2]~reg0.ACLR
rst => instr_27_24[3]~reg0.ACLR
rst => instr_29_25[0]~reg0.ACLR
rst => instr_29_25[1]~reg0.ACLR
rst => instr_29_25[2]~reg0.ACLR
rst => instr_29_25[3]~reg0.ACLR
rst => instr_29_25[4]~reg0.ACLR
rst => instr_31_30[0]~reg0.ACLR
rst => instr_31_30[1]~reg0.ACLR
rst => pc[0]~reg0.ACLR
rst => pc[1]~reg0.ACLR
rst => pc[2]~reg0.ACLR
rst => pc[3]~reg0.ACLR
rst => pc[4]~reg0.ACLR
rst => pc[5]~reg0.ACLR
rst => pc[6]~reg0.ACLR
rst => pc[7]~reg0.ACLR
rst => pc[8]~reg0.ACLR
rst => pc[9]~reg0.ACLR
rst => pc[10]~reg0.ACLR
rst => pc[11]~reg0.ACLR
rst => pc[12]~reg0.ACLR
rst => pc[13]~reg0.ACLR
rst => pc[14]~reg0.ACLR
rst => pc[15]~reg0.ACLR
rst => pc[16]~reg0.ACLR
rst => pc[17]~reg0.ACLR
rst => pc[18]~reg0.ACLR
rst => pc[19]~reg0.ACLR
rst => pc[20]~reg0.ACLR
rst => pc[21]~reg0.ACLR
rst => pc[22]~reg0.ACLR
rst => pc[23]~reg0.ACLR
rst => pc[24]~reg0.ACLR
rst => pc[25]~reg0.ACLR
rst => pc[26]~reg0.ACLR
rst => pc[27]~reg0.ACLR
rst => pc[28]~reg0.ACLR
rst => pc[29]~reg0.ACLR
rst => pc[30]~reg0.ACLR
rst => pc[31]~reg0.ACLR
pc_out[0] => pc[0]~reg0.DATAIN
pc_out[1] => pc[1]~reg0.DATAIN
pc_out[2] => pc[2]~reg0.DATAIN
pc_out[3] => pc[3]~reg0.DATAIN
pc_out[4] => pc[4]~reg0.DATAIN
pc_out[5] => pc[5]~reg0.DATAIN
pc_out[6] => pc[6]~reg0.DATAIN
pc_out[7] => pc[7]~reg0.DATAIN
pc_out[8] => pc[8]~reg0.DATAIN
pc_out[9] => pc[9]~reg0.DATAIN
pc_out[10] => pc[10]~reg0.DATAIN
pc_out[11] => pc[11]~reg0.DATAIN
pc_out[12] => pc[12]~reg0.DATAIN
pc_out[13] => pc[13]~reg0.DATAIN
pc_out[14] => pc[14]~reg0.DATAIN
pc_out[15] => pc[15]~reg0.DATAIN
pc_out[16] => pc[16]~reg0.DATAIN
pc_out[17] => pc[17]~reg0.DATAIN
pc_out[18] => pc[18]~reg0.DATAIN
pc_out[19] => pc[19]~reg0.DATAIN
pc_out[20] => pc[20]~reg0.DATAIN
pc_out[21] => pc[21]~reg0.DATAIN
pc_out[22] => pc[22]~reg0.DATAIN
pc_out[23] => pc[23]~reg0.DATAIN
pc_out[24] => pc[24]~reg0.DATAIN
pc_out[25] => pc[25]~reg0.DATAIN
pc_out[26] => pc[26]~reg0.DATAIN
pc_out[27] => pc[27]~reg0.DATAIN
pc_out[28] => pc[28]~reg0.DATAIN
pc_out[29] => pc[29]~reg0.DATAIN
pc_out[30] => pc[30]~reg0.DATAIN
pc_out[31] => pc[31]~reg0.DATAIN
instruction[0] => instr_27_0[0]~reg0.DATAIN
instruction[1] => instr_27_0[1]~reg0.DATAIN
instruction[2] => instr_27_0[2]~reg0.DATAIN
instruction[3] => instr_27_0[3]~reg0.DATAIN
instruction[4] => instr_27_0[4]~reg0.DATAIN
instruction[4] => instr_7_4[0]~reg0.DATAIN
instruction[5] => instr_27_0[5]~reg0.DATAIN
instruction[5] => instr_7_4[1]~reg0.DATAIN
instruction[6] => instr_27_0[6]~reg0.DATAIN
instruction[6] => instr_7_4[2]~reg0.DATAIN
instruction[7] => instr_27_0[7]~reg0.DATAIN
instruction[7] => instr_7_4[3]~reg0.DATAIN
instruction[8] => instr_27_0[8]~reg0.DATAIN
instruction[8] => instr_11_8[0]~reg0.DATAIN
instruction[9] => instr_27_0[9]~reg0.DATAIN
instruction[9] => instr_11_8[1]~reg0.DATAIN
instruction[10] => instr_27_0[10]~reg0.DATAIN
instruction[10] => instr_11_8[2]~reg0.DATAIN
instruction[11] => instr_27_0[11]~reg0.DATAIN
instruction[11] => instr_11_8[3]~reg0.DATAIN
instruction[12] => instr_27_0[12]~reg0.DATAIN
instruction[13] => instr_27_0[13]~reg0.DATAIN
instruction[13] => instr_16_13[0]~reg0.DATAIN
instruction[14] => instr_27_0[14]~reg0.DATAIN
instruction[14] => instr_16_13[1]~reg0.DATAIN
instruction[15] => instr_27_0[15]~reg0.DATAIN
instruction[15] => instr_16_13[2]~reg0.DATAIN
instruction[16] => instr_27_0[16]~reg0.DATAIN
instruction[16] => instr_16_13[3]~reg0.DATAIN
instruction[17] => instr_27_0[17]~reg0.DATAIN
instruction[17] => instr_20_17[0]~reg0.DATAIN
instruction[18] => instr_27_0[18]~reg0.DATAIN
instruction[18] => instr_20_17[1]~reg0.DATAIN
instruction[18] => instr_21_18[0]~reg0.DATAIN
instruction[19] => instr_27_0[19]~reg0.DATAIN
instruction[19] => instr_20_17[2]~reg0.DATAIN
instruction[19] => instr_21_18[1]~reg0.DATAIN
instruction[20] => instr_27_0[20]~reg0.DATAIN
instruction[20] => instr_23_20[0]~reg0.DATAIN
instruction[20] => instr_20_17[3]~reg0.DATAIN
instruction[20] => instr_21_18[2]~reg0.DATAIN
instruction[21] => instr_27_0[21]~reg0.DATAIN
instruction[21] => instr_24_21[0]~reg0.DATAIN
instruction[21] => instr_23_20[1]~reg0.DATAIN
instruction[21] => instr_21_18[3]~reg0.DATAIN
instruction[22] => instr_27_0[22]~reg0.DATAIN
instruction[22] => instr_24_21[1]~reg0.DATAIN
instruction[22] => instr_25_22[0]~reg0.DATAIN
instruction[22] => instr_23_20[2]~reg0.DATAIN
instruction[23] => instr_27_0[23]~reg0.DATAIN
instruction[23] => instr_24_21[2]~reg0.DATAIN
instruction[23] => instr_25_22[1]~reg0.DATAIN
instruction[23] => instr_23_20[3]~reg0.DATAIN
instruction[24] => instr_27_0[24]~reg0.DATAIN
instruction[24] => instr_24_21[3]~reg0.DATAIN
instruction[24] => instr_25_22[2]~reg0.DATAIN
instruction[24] => instr_27_24[0]~reg0.DATAIN
instruction[25] => instr_27_0[25]~reg0.DATAIN
instruction[25] => instr_25_22[3]~reg0.DATAIN
instruction[25] => instr_27_24[1]~reg0.DATAIN
instruction[25] => instr_29_25[0]~reg0.DATAIN
instruction[26] => instr_27_0[26]~reg0.DATAIN
instruction[26] => instr_27_24[2]~reg0.DATAIN
instruction[26] => instr_29_25[1]~reg0.DATAIN
instruction[27] => instr_27_0[27]~reg0.DATAIN
instruction[27] => instr_27_24[3]~reg0.DATAIN
instruction[27] => instr_29_25[2]~reg0.DATAIN
instruction[28] => instr_29_25[3]~reg0.DATAIN
instruction[29] => instr_29_25[4]~reg0.DATAIN
instruction[30] => instr_31_30[0]~reg0.DATAIN
instruction[31] => instr_31_30[1]~reg0.DATAIN
pc[0] <= pc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[1] <= pc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[2] <= pc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[3] <= pc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[4] <= pc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[5] <= pc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[6] <= pc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[7] <= pc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[8] <= pc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[9] <= pc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[10] <= pc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[11] <= pc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[12] <= pc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[13] <= pc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[14] <= pc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[15] <= pc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[16] <= pc[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[17] <= pc[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[18] <= pc[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[19] <= pc[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[20] <= pc[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[21] <= pc[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[22] <= pc[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[23] <= pc[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[24] <= pc[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[25] <= pc[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[26] <= pc[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[27] <= pc[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[28] <= pc[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[29] <= pc[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[30] <= pc[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[31] <= pc[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_31_30[0] <= instr_31_30[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_31_30[1] <= instr_31_30[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_29_25[0] <= instr_29_25[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_29_25[1] <= instr_29_25[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_29_25[2] <= instr_29_25[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_29_25[3] <= instr_29_25[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_29_25[4] <= instr_29_25[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_27_24[0] <= instr_27_24[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_27_24[1] <= instr_27_24[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_27_24[2] <= instr_27_24[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_27_24[3] <= instr_27_24[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_21_18[0] <= instr_21_18[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_21_18[1] <= instr_21_18[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_21_18[2] <= instr_21_18[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_21_18[3] <= instr_21_18[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_20_17[0] <= instr_20_17[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_20_17[1] <= instr_20_17[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_20_17[2] <= instr_20_17[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_20_17[3] <= instr_20_17[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_7_4[0] <= instr_7_4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_7_4[1] <= instr_7_4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_7_4[2] <= instr_7_4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_7_4[3] <= instr_7_4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_23_20[0] <= instr_23_20[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_23_20[1] <= instr_23_20[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_23_20[2] <= instr_23_20[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_23_20[3] <= instr_23_20[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_16_13[0] <= instr_16_13[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_16_13[1] <= instr_16_13[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_16_13[2] <= instr_16_13[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_16_13[3] <= instr_16_13[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_25_22[0] <= instr_25_22[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_25_22[1] <= instr_25_22[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_25_22[2] <= instr_25_22[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_25_22[3] <= instr_25_22[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_24_21[0] <= instr_24_21[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_24_21[1] <= instr_24_21[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_24_21[2] <= instr_24_21[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_24_21[3] <= instr_24_21[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_11_8[0] <= instr_11_8[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_11_8[1] <= instr_11_8[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_11_8[2] <= instr_11_8[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_11_8[3] <= instr_11_8[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_27_0[0] <= instr_27_0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_27_0[1] <= instr_27_0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_27_0[2] <= instr_27_0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_27_0[3] <= instr_27_0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_27_0[4] <= instr_27_0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_27_0[5] <= instr_27_0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_27_0[6] <= instr_27_0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_27_0[7] <= instr_27_0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_27_0[8] <= instr_27_0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_27_0[9] <= instr_27_0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_27_0[10] <= instr_27_0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_27_0[11] <= instr_27_0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_27_0[12] <= instr_27_0[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_27_0[13] <= instr_27_0[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_27_0[14] <= instr_27_0[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_27_0[15] <= instr_27_0[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_27_0[16] <= instr_27_0[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_27_0[17] <= instr_27_0[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_27_0[18] <= instr_27_0[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_27_0[19] <= instr_27_0[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_27_0[20] <= instr_27_0[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_27_0[21] <= instr_27_0[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_27_0[22] <= instr_27_0[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_27_0[23] <= instr_27_0[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_27_0[24] <= instr_27_0[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_27_0[25] <= instr_27_0[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_27_0[26] <= instr_27_0[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_27_0[27] <= instr_27_0[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|testbench|procesador_pipeline:procesador|control_unit:control
instruction_type[0] => Equal1.IN1
instruction_type[0] => Equal7.IN1
instruction_type[0] => Equal11.IN0
instruction_type[1] => Equal1.IN0
instruction_type[1] => Equal7.IN0
instruction_type[1] => Equal11.IN1
func[0] => Equal0.IN4
func[0] => Equal2.IN4
func[0] => Equal3.IN2
func[0] => Equal4.IN4
func[0] => Equal5.IN3
func[0] => Equal6.IN4
func[0] => Equal8.IN4
func[0] => Equal9.IN4
func[0] => Equal10.IN1
func[0] => Equal12.IN0
func[1] => Equal0.IN3
func[1] => Equal2.IN3
func[1] => Equal3.IN4
func[1] => Equal4.IN2
func[1] => Equal5.IN2
func[1] => Equal6.IN3
func[1] => Equal8.IN3
func[1] => Equal9.IN0
func[1] => Equal10.IN0
func[1] => Equal12.IN4
func[2] => Equal0.IN0
func[2] => Equal2.IN2
func[2] => Equal3.IN3
func[2] => Equal4.IN3
func[2] => Equal5.IN4
func[2] => Equal6.IN2
func[2] => Equal8.IN2
func[2] => Equal9.IN3
func[2] => Equal10.IN4
func[2] => Equal12.IN3
func[3] => Equal0.IN2
func[3] => Equal2.IN1
func[3] => Equal3.IN1
func[3] => Equal4.IN1
func[3] => Equal5.IN1
func[3] => Equal6.IN1
func[3] => Equal8.IN1
func[3] => Equal9.IN2
func[3] => Equal10.IN3
func[3] => Equal12.IN2
func[4] => always0.IN1
func[4] => always0.IN1
func[4] => Equal0.IN1
func[4] => Equal2.IN0
func[4] => Equal3.IN0
func[4] => Equal4.IN0
func[4] => Equal5.IN0
func[4] => Equal6.IN0
func[4] => Equal8.IN0
func[4] => Equal9.IN1
func[4] => Equal10.IN2
func[4] => Equal12.IN1
rst => ImmSrc[1].IN1
rst => ALUOp[2].IN1
rst => ALUOp[2].DATAA
rst => JumpI.IN1
JumpI <= JumpI$latch.DB_MAX_OUTPUT_PORT_TYPE
JumpCI <= JumpCI$latch.DB_MAX_OUTPUT_PORT_TYPE
JumpCD <= JumpCD$latch.DB_MAX_OUTPUT_PORT_TYPE
MemToReg <= MemToReg$latch.DB_MAX_OUTPUT_PORT_TYPE
MemRead <= MemRead$latch.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= MemWrite$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[0] <= ALUOp[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[1] <= ALUOp[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[2] <= ALUOp[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUSrc <= ALUSrc$latch.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= RegWrite$latch.DB_MAX_OUTPUT_PORT_TYPE
ImmSrc[0] <= ImmSrc[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
ImmSrc[1] <= ImmSrc[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
RegDtn[0] <= RegDtn[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
RegDtn[1] <= <GND>
RegSrc2 <= RegSrc2$latch.DB_MAX_OUTPUT_PORT_TYPE
RegSrc1[0] <= RegSrc1[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
RegSrc1[1] <= RegSrc1[1]$latch.DB_MAX_OUTPUT_PORT_TYPE


|testbench|procesador_pipeline:procesador|mux_4to1:mux_RR1
A[0] => Mux3.IN0
A[1] => Mux2.IN0
A[2] => Mux1.IN0
A[3] => Mux0.IN0
B[0] => Mux3.IN1
B[1] => Mux2.IN1
B[2] => Mux1.IN1
B[3] => Mux0.IN1
C[0] => Mux3.IN2
C[1] => Mux2.IN2
C[2] => Mux1.IN2
C[3] => Mux0.IN2
D[0] => Mux3.IN3
D[1] => Mux2.IN3
D[2] => Mux1.IN3
D[3] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
E[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
E[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
E[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
E[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|testbench|procesador_pipeline:procesador|mux_2to1:mux_RR2
A[0] => C.DATAA
A[1] => C.DATAA
A[2] => C.DATAA
A[3] => C.DATAA
B[0] => C.DATAB
B[1] => C.DATAB
B[2] => C.DATAB
B[3] => C.DATAB
sel => Decoder0.IN0
C[0] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[1] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[2] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[3] <= C.DB_MAX_OUTPUT_PORT_TYPE


|testbench|procesador_pipeline:procesador|mux_4to1:mux_RR3
A[0] => Mux3.IN0
A[1] => Mux2.IN0
A[2] => Mux1.IN0
A[3] => Mux0.IN0
B[0] => Mux3.IN1
B[1] => Mux2.IN1
B[2] => Mux1.IN1
B[3] => Mux0.IN1
C[0] => Mux3.IN2
C[1] => Mux2.IN2
C[2] => Mux1.IN2
C[3] => Mux0.IN2
D[0] => Mux3.IN3
D[1] => Mux2.IN3
D[2] => Mux1.IN3
D[3] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
E[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
E[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
E[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
E[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|testbench|procesador_pipeline:procesador|sign_extend:sign_extend
num_in[0] => num_out[0].DATAIN
num_in[1] => num_out[1].DATAIN
num_in[2] => num_out[2].DATAIN
num_in[3] => num_out[3].DATAIN
num_in[4] => num_out[4].DATAIN
num_in[5] => num_out[5].DATAIN
num_in[6] => num_out[6].DATAIN
num_in[7] => num_out[7].DATAIN
num_in[8] => num_out[8].DATAIN
num_in[9] => num_out[9].DATAIN
num_in[10] => num_out[10].DATAIN
num_in[11] => num_out[11].DATAIN
num_in[12] => num_out[12].DATAIN
num_in[13] => num_out[13].DATAIN
num_in[14] => num_out[14].DATAIN
num_in[15] => num_out[15].DATAIN
num_in[16] => num_out.DATAA
num_in[17] => Mux9.IN3
num_in[18] => Mux8.IN3
num_in[19] => Mux7.IN3
num_in[20] => Mux6.IN3
num_in[21] => Mux5.IN3
num_in[22] => Mux4.IN3
num_in[23] => Mux3.IN3
num_in[24] => Mux2.IN3
num_in[25] => Mux1.IN3
num_in[26] => Mux0.IN3
num_in[27] => ~NO_FANOUT~
imm_src[0] => Mux0.IN5
imm_src[0] => Mux1.IN5
imm_src[0] => Mux2.IN5
imm_src[0] => Mux3.IN5
imm_src[0] => Mux4.IN5
imm_src[0] => Mux5.IN5
imm_src[0] => Mux6.IN5
imm_src[0] => Mux7.IN5
imm_src[0] => Mux8.IN5
imm_src[0] => Mux9.IN5
imm_src[1] => Mux0.IN4
imm_src[1] => Mux1.IN4
imm_src[1] => Mux2.IN4
imm_src[1] => Mux3.IN4
imm_src[1] => Mux4.IN4
imm_src[1] => Mux5.IN4
imm_src[1] => Mux6.IN4
imm_src[1] => Mux7.IN4
imm_src[1] => Mux8.IN4
imm_src[1] => Mux9.IN4
imm_src[1] => num_out.OUTPUTSELECT
num_out[0] <= num_in[0].DB_MAX_OUTPUT_PORT_TYPE
num_out[1] <= num_in[1].DB_MAX_OUTPUT_PORT_TYPE
num_out[2] <= num_in[2].DB_MAX_OUTPUT_PORT_TYPE
num_out[3] <= num_in[3].DB_MAX_OUTPUT_PORT_TYPE
num_out[4] <= num_in[4].DB_MAX_OUTPUT_PORT_TYPE
num_out[5] <= num_in[5].DB_MAX_OUTPUT_PORT_TYPE
num_out[6] <= num_in[6].DB_MAX_OUTPUT_PORT_TYPE
num_out[7] <= num_in[7].DB_MAX_OUTPUT_PORT_TYPE
num_out[8] <= num_in[8].DB_MAX_OUTPUT_PORT_TYPE
num_out[9] <= num_in[9].DB_MAX_OUTPUT_PORT_TYPE
num_out[10] <= num_in[10].DB_MAX_OUTPUT_PORT_TYPE
num_out[11] <= num_in[11].DB_MAX_OUTPUT_PORT_TYPE
num_out[12] <= num_in[12].DB_MAX_OUTPUT_PORT_TYPE
num_out[13] <= num_in[13].DB_MAX_OUTPUT_PORT_TYPE
num_out[14] <= num_in[14].DB_MAX_OUTPUT_PORT_TYPE
num_out[15] <= num_in[15].DB_MAX_OUTPUT_PORT_TYPE
num_out[16] <= num_out.DB_MAX_OUTPUT_PORT_TYPE
num_out[17] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
num_out[18] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
num_out[19] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
num_out[20] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
num_out[21] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
num_out[22] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
num_out[23] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
num_out[24] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
num_out[25] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
num_out[26] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
num_out[27] <= <GND>
num_out[28] <= <GND>
num_out[29] <= <GND>
num_out[30] <= <GND>
num_out[31] <= <GND>


|testbench|procesador_pipeline:procesador|register_file:register_file
RS1[0] => Mux0.IN3
RS1[0] => Mux1.IN3
RS1[0] => Mux2.IN3
RS1[0] => Mux3.IN3
RS1[0] => Mux4.IN3
RS1[0] => Mux5.IN3
RS1[0] => Mux6.IN3
RS1[0] => Mux7.IN3
RS1[0] => Mux8.IN3
RS1[0] => Mux9.IN3
RS1[0] => Mux10.IN3
RS1[0] => Mux11.IN3
RS1[0] => Mux12.IN3
RS1[0] => Mux13.IN3
RS1[0] => Mux14.IN3
RS1[0] => Mux15.IN3
RS1[0] => Mux16.IN3
RS1[0] => Mux17.IN3
RS1[0] => Mux18.IN3
RS1[0] => Mux19.IN3
RS1[0] => Mux20.IN3
RS1[0] => Mux21.IN3
RS1[0] => Mux22.IN3
RS1[0] => Mux23.IN3
RS1[0] => Mux24.IN3
RS1[0] => Mux25.IN3
RS1[0] => Mux26.IN3
RS1[0] => Mux27.IN3
RS1[0] => Mux28.IN3
RS1[0] => Mux29.IN3
RS1[0] => Mux30.IN3
RS1[0] => Mux31.IN3
RS1[1] => Mux0.IN2
RS1[1] => Mux1.IN2
RS1[1] => Mux2.IN2
RS1[1] => Mux3.IN2
RS1[1] => Mux4.IN2
RS1[1] => Mux5.IN2
RS1[1] => Mux6.IN2
RS1[1] => Mux7.IN2
RS1[1] => Mux8.IN2
RS1[1] => Mux9.IN2
RS1[1] => Mux10.IN2
RS1[1] => Mux11.IN2
RS1[1] => Mux12.IN2
RS1[1] => Mux13.IN2
RS1[1] => Mux14.IN2
RS1[1] => Mux15.IN2
RS1[1] => Mux16.IN2
RS1[1] => Mux17.IN2
RS1[1] => Mux18.IN2
RS1[1] => Mux19.IN2
RS1[1] => Mux20.IN2
RS1[1] => Mux21.IN2
RS1[1] => Mux22.IN2
RS1[1] => Mux23.IN2
RS1[1] => Mux24.IN2
RS1[1] => Mux25.IN2
RS1[1] => Mux26.IN2
RS1[1] => Mux27.IN2
RS1[1] => Mux28.IN2
RS1[1] => Mux29.IN2
RS1[1] => Mux30.IN2
RS1[1] => Mux31.IN2
RS1[2] => Mux0.IN1
RS1[2] => Mux1.IN1
RS1[2] => Mux2.IN1
RS1[2] => Mux3.IN1
RS1[2] => Mux4.IN1
RS1[2] => Mux5.IN1
RS1[2] => Mux6.IN1
RS1[2] => Mux7.IN1
RS1[2] => Mux8.IN1
RS1[2] => Mux9.IN1
RS1[2] => Mux10.IN1
RS1[2] => Mux11.IN1
RS1[2] => Mux12.IN1
RS1[2] => Mux13.IN1
RS1[2] => Mux14.IN1
RS1[2] => Mux15.IN1
RS1[2] => Mux16.IN1
RS1[2] => Mux17.IN1
RS1[2] => Mux18.IN1
RS1[2] => Mux19.IN1
RS1[2] => Mux20.IN1
RS1[2] => Mux21.IN1
RS1[2] => Mux22.IN1
RS1[2] => Mux23.IN1
RS1[2] => Mux24.IN1
RS1[2] => Mux25.IN1
RS1[2] => Mux26.IN1
RS1[2] => Mux27.IN1
RS1[2] => Mux28.IN1
RS1[2] => Mux29.IN1
RS1[2] => Mux30.IN1
RS1[2] => Mux31.IN1
RS1[3] => Mux0.IN0
RS1[3] => Mux1.IN0
RS1[3] => Mux2.IN0
RS1[3] => Mux3.IN0
RS1[3] => Mux4.IN0
RS1[3] => Mux5.IN0
RS1[3] => Mux6.IN0
RS1[3] => Mux7.IN0
RS1[3] => Mux8.IN0
RS1[3] => Mux9.IN0
RS1[3] => Mux10.IN0
RS1[3] => Mux11.IN0
RS1[3] => Mux12.IN0
RS1[3] => Mux13.IN0
RS1[3] => Mux14.IN0
RS1[3] => Mux15.IN0
RS1[3] => Mux16.IN0
RS1[3] => Mux17.IN0
RS1[3] => Mux18.IN0
RS1[3] => Mux19.IN0
RS1[3] => Mux20.IN0
RS1[3] => Mux21.IN0
RS1[3] => Mux22.IN0
RS1[3] => Mux23.IN0
RS1[3] => Mux24.IN0
RS1[3] => Mux25.IN0
RS1[3] => Mux26.IN0
RS1[3] => Mux27.IN0
RS1[3] => Mux28.IN0
RS1[3] => Mux29.IN0
RS1[3] => Mux30.IN0
RS1[3] => Mux31.IN0
RS2[0] => Mux32.IN3
RS2[0] => Mux33.IN3
RS2[0] => Mux34.IN3
RS2[0] => Mux35.IN3
RS2[0] => Mux36.IN3
RS2[0] => Mux37.IN3
RS2[0] => Mux38.IN3
RS2[0] => Mux39.IN3
RS2[0] => Mux40.IN3
RS2[0] => Mux41.IN3
RS2[0] => Mux42.IN3
RS2[0] => Mux43.IN3
RS2[0] => Mux44.IN3
RS2[0] => Mux45.IN3
RS2[0] => Mux46.IN3
RS2[0] => Mux47.IN3
RS2[0] => Mux48.IN3
RS2[0] => Mux49.IN3
RS2[0] => Mux50.IN3
RS2[0] => Mux51.IN3
RS2[0] => Mux52.IN3
RS2[0] => Mux53.IN3
RS2[0] => Mux54.IN3
RS2[0] => Mux55.IN3
RS2[0] => Mux56.IN3
RS2[0] => Mux57.IN3
RS2[0] => Mux58.IN3
RS2[0] => Mux59.IN3
RS2[0] => Mux60.IN3
RS2[0] => Mux61.IN3
RS2[0] => Mux62.IN3
RS2[0] => Mux63.IN3
RS2[1] => Mux32.IN2
RS2[1] => Mux33.IN2
RS2[1] => Mux34.IN2
RS2[1] => Mux35.IN2
RS2[1] => Mux36.IN2
RS2[1] => Mux37.IN2
RS2[1] => Mux38.IN2
RS2[1] => Mux39.IN2
RS2[1] => Mux40.IN2
RS2[1] => Mux41.IN2
RS2[1] => Mux42.IN2
RS2[1] => Mux43.IN2
RS2[1] => Mux44.IN2
RS2[1] => Mux45.IN2
RS2[1] => Mux46.IN2
RS2[1] => Mux47.IN2
RS2[1] => Mux48.IN2
RS2[1] => Mux49.IN2
RS2[1] => Mux50.IN2
RS2[1] => Mux51.IN2
RS2[1] => Mux52.IN2
RS2[1] => Mux53.IN2
RS2[1] => Mux54.IN2
RS2[1] => Mux55.IN2
RS2[1] => Mux56.IN2
RS2[1] => Mux57.IN2
RS2[1] => Mux58.IN2
RS2[1] => Mux59.IN2
RS2[1] => Mux60.IN2
RS2[1] => Mux61.IN2
RS2[1] => Mux62.IN2
RS2[1] => Mux63.IN2
RS2[2] => Mux32.IN1
RS2[2] => Mux33.IN1
RS2[2] => Mux34.IN1
RS2[2] => Mux35.IN1
RS2[2] => Mux36.IN1
RS2[2] => Mux37.IN1
RS2[2] => Mux38.IN1
RS2[2] => Mux39.IN1
RS2[2] => Mux40.IN1
RS2[2] => Mux41.IN1
RS2[2] => Mux42.IN1
RS2[2] => Mux43.IN1
RS2[2] => Mux44.IN1
RS2[2] => Mux45.IN1
RS2[2] => Mux46.IN1
RS2[2] => Mux47.IN1
RS2[2] => Mux48.IN1
RS2[2] => Mux49.IN1
RS2[2] => Mux50.IN1
RS2[2] => Mux51.IN1
RS2[2] => Mux52.IN1
RS2[2] => Mux53.IN1
RS2[2] => Mux54.IN1
RS2[2] => Mux55.IN1
RS2[2] => Mux56.IN1
RS2[2] => Mux57.IN1
RS2[2] => Mux58.IN1
RS2[2] => Mux59.IN1
RS2[2] => Mux60.IN1
RS2[2] => Mux61.IN1
RS2[2] => Mux62.IN1
RS2[2] => Mux63.IN1
RS2[3] => Mux32.IN0
RS2[3] => Mux33.IN0
RS2[3] => Mux34.IN0
RS2[3] => Mux35.IN0
RS2[3] => Mux36.IN0
RS2[3] => Mux37.IN0
RS2[3] => Mux38.IN0
RS2[3] => Mux39.IN0
RS2[3] => Mux40.IN0
RS2[3] => Mux41.IN0
RS2[3] => Mux42.IN0
RS2[3] => Mux43.IN0
RS2[3] => Mux44.IN0
RS2[3] => Mux45.IN0
RS2[3] => Mux46.IN0
RS2[3] => Mux47.IN0
RS2[3] => Mux48.IN0
RS2[3] => Mux49.IN0
RS2[3] => Mux50.IN0
RS2[3] => Mux51.IN0
RS2[3] => Mux52.IN0
RS2[3] => Mux53.IN0
RS2[3] => Mux54.IN0
RS2[3] => Mux55.IN0
RS2[3] => Mux56.IN0
RS2[3] => Mux57.IN0
RS2[3] => Mux58.IN0
RS2[3] => Mux59.IN0
RS2[3] => Mux60.IN0
RS2[3] => Mux61.IN0
RS2[3] => Mux62.IN0
RS2[3] => Mux63.IN0
RS3[0] => Mux64.IN3
RS3[0] => Mux65.IN3
RS3[0] => Mux66.IN3
RS3[0] => Mux67.IN3
RS3[0] => Mux68.IN3
RS3[0] => Mux69.IN3
RS3[0] => Mux70.IN3
RS3[0] => Mux71.IN3
RS3[0] => Mux72.IN3
RS3[0] => Mux73.IN3
RS3[0] => Mux74.IN3
RS3[0] => Mux75.IN3
RS3[0] => Mux76.IN3
RS3[0] => Mux77.IN3
RS3[0] => Mux78.IN3
RS3[0] => Mux79.IN3
RS3[0] => Mux80.IN3
RS3[0] => Mux81.IN3
RS3[0] => Mux82.IN3
RS3[0] => Mux83.IN3
RS3[0] => Mux84.IN3
RS3[0] => Mux85.IN3
RS3[0] => Mux86.IN3
RS3[0] => Mux87.IN3
RS3[0] => Mux88.IN3
RS3[0] => Mux89.IN3
RS3[0] => Mux90.IN3
RS3[0] => Mux91.IN3
RS3[0] => Mux92.IN3
RS3[0] => Mux93.IN3
RS3[0] => Mux94.IN3
RS3[0] => Mux95.IN3
RS3[1] => Mux64.IN2
RS3[1] => Mux65.IN2
RS3[1] => Mux66.IN2
RS3[1] => Mux67.IN2
RS3[1] => Mux68.IN2
RS3[1] => Mux69.IN2
RS3[1] => Mux70.IN2
RS3[1] => Mux71.IN2
RS3[1] => Mux72.IN2
RS3[1] => Mux73.IN2
RS3[1] => Mux74.IN2
RS3[1] => Mux75.IN2
RS3[1] => Mux76.IN2
RS3[1] => Mux77.IN2
RS3[1] => Mux78.IN2
RS3[1] => Mux79.IN2
RS3[1] => Mux80.IN2
RS3[1] => Mux81.IN2
RS3[1] => Mux82.IN2
RS3[1] => Mux83.IN2
RS3[1] => Mux84.IN2
RS3[1] => Mux85.IN2
RS3[1] => Mux86.IN2
RS3[1] => Mux87.IN2
RS3[1] => Mux88.IN2
RS3[1] => Mux89.IN2
RS3[1] => Mux90.IN2
RS3[1] => Mux91.IN2
RS3[1] => Mux92.IN2
RS3[1] => Mux93.IN2
RS3[1] => Mux94.IN2
RS3[1] => Mux95.IN2
RS3[2] => Mux64.IN1
RS3[2] => Mux65.IN1
RS3[2] => Mux66.IN1
RS3[2] => Mux67.IN1
RS3[2] => Mux68.IN1
RS3[2] => Mux69.IN1
RS3[2] => Mux70.IN1
RS3[2] => Mux71.IN1
RS3[2] => Mux72.IN1
RS3[2] => Mux73.IN1
RS3[2] => Mux74.IN1
RS3[2] => Mux75.IN1
RS3[2] => Mux76.IN1
RS3[2] => Mux77.IN1
RS3[2] => Mux78.IN1
RS3[2] => Mux79.IN1
RS3[2] => Mux80.IN1
RS3[2] => Mux81.IN1
RS3[2] => Mux82.IN1
RS3[2] => Mux83.IN1
RS3[2] => Mux84.IN1
RS3[2] => Mux85.IN1
RS3[2] => Mux86.IN1
RS3[2] => Mux87.IN1
RS3[2] => Mux88.IN1
RS3[2] => Mux89.IN1
RS3[2] => Mux90.IN1
RS3[2] => Mux91.IN1
RS3[2] => Mux92.IN1
RS3[2] => Mux93.IN1
RS3[2] => Mux94.IN1
RS3[2] => Mux95.IN1
RS3[3] => Mux64.IN0
RS3[3] => Mux65.IN0
RS3[3] => Mux66.IN0
RS3[3] => Mux67.IN0
RS3[3] => Mux68.IN0
RS3[3] => Mux69.IN0
RS3[3] => Mux70.IN0
RS3[3] => Mux71.IN0
RS3[3] => Mux72.IN0
RS3[3] => Mux73.IN0
RS3[3] => Mux74.IN0
RS3[3] => Mux75.IN0
RS3[3] => Mux76.IN0
RS3[3] => Mux77.IN0
RS3[3] => Mux78.IN0
RS3[3] => Mux79.IN0
RS3[3] => Mux80.IN0
RS3[3] => Mux81.IN0
RS3[3] => Mux82.IN0
RS3[3] => Mux83.IN0
RS3[3] => Mux84.IN0
RS3[3] => Mux85.IN0
RS3[3] => Mux86.IN0
RS3[3] => Mux87.IN0
RS3[3] => Mux88.IN0
RS3[3] => Mux89.IN0
RS3[3] => Mux90.IN0
RS3[3] => Mux91.IN0
RS3[3] => Mux92.IN0
RS3[3] => Mux93.IN0
RS3[3] => Mux94.IN0
RS3[3] => Mux95.IN0
RD[0] => Decoder0.IN3
RD[1] => Decoder0.IN2
RD[2] => Decoder0.IN1
RD[3] => Decoder0.IN0
WD[0] => R15.DATAB
WD[0] => R14.DATAB
WD[0] => R13.DATAB
WD[0] => R12.DATAB
WD[0] => R11.DATAB
WD[0] => R10.DATAB
WD[0] => R9.DATAB
WD[0] => R8.DATAB
WD[0] => R7.DATAB
WD[0] => R6.DATAB
WD[0] => R5.DATAB
WD[0] => R4.DATAB
WD[0] => R3.DATAB
WD[0] => R2.DATAB
WD[0] => R1.DATAB
WD[1] => R15.DATAB
WD[1] => R14.DATAB
WD[1] => R13.DATAB
WD[1] => R12.DATAB
WD[1] => R11.DATAB
WD[1] => R10.DATAB
WD[1] => R9.DATAB
WD[1] => R8.DATAB
WD[1] => R7.DATAB
WD[1] => R6.DATAB
WD[1] => R5.DATAB
WD[1] => R4.DATAB
WD[1] => R3.DATAB
WD[1] => R2.DATAB
WD[1] => R1.DATAB
WD[2] => R15.DATAB
WD[2] => R14.DATAB
WD[2] => R13.DATAB
WD[2] => R12.DATAB
WD[2] => R11.DATAB
WD[2] => R10.DATAB
WD[2] => R9.DATAB
WD[2] => R8.DATAB
WD[2] => R7.DATAB
WD[2] => R6.DATAB
WD[2] => R5.DATAB
WD[2] => R4.DATAB
WD[2] => R3.DATAB
WD[2] => R2.DATAB
WD[2] => R1.DATAB
WD[3] => R15.DATAB
WD[3] => R14.DATAB
WD[3] => R13.DATAB
WD[3] => R12.DATAB
WD[3] => R11.DATAB
WD[3] => R10.DATAB
WD[3] => R9.DATAB
WD[3] => R8.DATAB
WD[3] => R7.DATAB
WD[3] => R6.DATAB
WD[3] => R5.DATAB
WD[3] => R4.DATAB
WD[3] => R3.DATAB
WD[3] => R2.DATAB
WD[3] => R1.DATAB
WD[4] => R15.DATAB
WD[4] => R14.DATAB
WD[4] => R13.DATAB
WD[4] => R12.DATAB
WD[4] => R11.DATAB
WD[4] => R10.DATAB
WD[4] => R9.DATAB
WD[4] => R8.DATAB
WD[4] => R7.DATAB
WD[4] => R6.DATAB
WD[4] => R5.DATAB
WD[4] => R4.DATAB
WD[4] => R3.DATAB
WD[4] => R2.DATAB
WD[4] => R1.DATAB
WD[5] => R15.DATAB
WD[5] => R14.DATAB
WD[5] => R13.DATAB
WD[5] => R12.DATAB
WD[5] => R11.DATAB
WD[5] => R10.DATAB
WD[5] => R9.DATAB
WD[5] => R8.DATAB
WD[5] => R7.DATAB
WD[5] => R6.DATAB
WD[5] => R5.DATAB
WD[5] => R4.DATAB
WD[5] => R3.DATAB
WD[5] => R2.DATAB
WD[5] => R1.DATAB
WD[6] => R15.DATAB
WD[6] => R14.DATAB
WD[6] => R13.DATAB
WD[6] => R12.DATAB
WD[6] => R11.DATAB
WD[6] => R10.DATAB
WD[6] => R9.DATAB
WD[6] => R8.DATAB
WD[6] => R7.DATAB
WD[6] => R6.DATAB
WD[6] => R5.DATAB
WD[6] => R4.DATAB
WD[6] => R3.DATAB
WD[6] => R2.DATAB
WD[6] => R1.DATAB
WD[7] => R15.DATAB
WD[7] => R14.DATAB
WD[7] => R13.DATAB
WD[7] => R12.DATAB
WD[7] => R11.DATAB
WD[7] => R10.DATAB
WD[7] => R9.DATAB
WD[7] => R8.DATAB
WD[7] => R7.DATAB
WD[7] => R6.DATAB
WD[7] => R5.DATAB
WD[7] => R4.DATAB
WD[7] => R3.DATAB
WD[7] => R2.DATAB
WD[7] => R1.DATAB
WD[8] => R15.DATAB
WD[8] => R14.DATAB
WD[8] => R13.DATAB
WD[8] => R12.DATAB
WD[8] => R11.DATAB
WD[8] => R10.DATAB
WD[8] => R9.DATAB
WD[8] => R8.DATAB
WD[8] => R7.DATAB
WD[8] => R6.DATAB
WD[8] => R5.DATAB
WD[8] => R4.DATAB
WD[8] => R3.DATAB
WD[8] => R2.DATAB
WD[8] => R1.DATAB
WD[9] => R15.DATAB
WD[9] => R14.DATAB
WD[9] => R13.DATAB
WD[9] => R12.DATAB
WD[9] => R11.DATAB
WD[9] => R10.DATAB
WD[9] => R9.DATAB
WD[9] => R8.DATAB
WD[9] => R7.DATAB
WD[9] => R6.DATAB
WD[9] => R5.DATAB
WD[9] => R4.DATAB
WD[9] => R3.DATAB
WD[9] => R2.DATAB
WD[9] => R1.DATAB
WD[10] => R15.DATAB
WD[10] => R14.DATAB
WD[10] => R13.DATAB
WD[10] => R12.DATAB
WD[10] => R11.DATAB
WD[10] => R10.DATAB
WD[10] => R9.DATAB
WD[10] => R8.DATAB
WD[10] => R7.DATAB
WD[10] => R6.DATAB
WD[10] => R5.DATAB
WD[10] => R4.DATAB
WD[10] => R3.DATAB
WD[10] => R2.DATAB
WD[10] => R1.DATAB
WD[11] => R15.DATAB
WD[11] => R14.DATAB
WD[11] => R13.DATAB
WD[11] => R12.DATAB
WD[11] => R11.DATAB
WD[11] => R10.DATAB
WD[11] => R9.DATAB
WD[11] => R8.DATAB
WD[11] => R7.DATAB
WD[11] => R6.DATAB
WD[11] => R5.DATAB
WD[11] => R4.DATAB
WD[11] => R3.DATAB
WD[11] => R2.DATAB
WD[11] => R1.DATAB
WD[12] => R15.DATAB
WD[12] => R14.DATAB
WD[12] => R13.DATAB
WD[12] => R12.DATAB
WD[12] => R11.DATAB
WD[12] => R10.DATAB
WD[12] => R9.DATAB
WD[12] => R8.DATAB
WD[12] => R7.DATAB
WD[12] => R6.DATAB
WD[12] => R5.DATAB
WD[12] => R4.DATAB
WD[12] => R3.DATAB
WD[12] => R2.DATAB
WD[12] => R1.DATAB
WD[13] => R15.DATAB
WD[13] => R14.DATAB
WD[13] => R13.DATAB
WD[13] => R12.DATAB
WD[13] => R11.DATAB
WD[13] => R10.DATAB
WD[13] => R9.DATAB
WD[13] => R8.DATAB
WD[13] => R7.DATAB
WD[13] => R6.DATAB
WD[13] => R5.DATAB
WD[13] => R4.DATAB
WD[13] => R3.DATAB
WD[13] => R2.DATAB
WD[13] => R1.DATAB
WD[14] => R15.DATAB
WD[14] => R14.DATAB
WD[14] => R13.DATAB
WD[14] => R12.DATAB
WD[14] => R11.DATAB
WD[14] => R10.DATAB
WD[14] => R9.DATAB
WD[14] => R8.DATAB
WD[14] => R7.DATAB
WD[14] => R6.DATAB
WD[14] => R5.DATAB
WD[14] => R4.DATAB
WD[14] => R3.DATAB
WD[14] => R2.DATAB
WD[14] => R1.DATAB
WD[15] => R15.DATAB
WD[15] => R14.DATAB
WD[15] => R13.DATAB
WD[15] => R12.DATAB
WD[15] => R11.DATAB
WD[15] => R10.DATAB
WD[15] => R9.DATAB
WD[15] => R8.DATAB
WD[15] => R7.DATAB
WD[15] => R6.DATAB
WD[15] => R5.DATAB
WD[15] => R4.DATAB
WD[15] => R3.DATAB
WD[15] => R2.DATAB
WD[15] => R1.DATAB
WD[16] => R15.DATAB
WD[16] => R14.DATAB
WD[16] => R13.DATAB
WD[16] => R12.DATAB
WD[16] => R11.DATAB
WD[16] => R10.DATAB
WD[16] => R9.DATAB
WD[16] => R8.DATAB
WD[16] => R7.DATAB
WD[16] => R6.DATAB
WD[16] => R5.DATAB
WD[16] => R4.DATAB
WD[16] => R3.DATAB
WD[16] => R2.DATAB
WD[16] => R1.DATAB
WD[17] => R15.DATAB
WD[17] => R14.DATAB
WD[17] => R13.DATAB
WD[17] => R12.DATAB
WD[17] => R11.DATAB
WD[17] => R10.DATAB
WD[17] => R9.DATAB
WD[17] => R8.DATAB
WD[17] => R7.DATAB
WD[17] => R6.DATAB
WD[17] => R5.DATAB
WD[17] => R4.DATAB
WD[17] => R3.DATAB
WD[17] => R2.DATAB
WD[17] => R1.DATAB
WD[18] => R15.DATAB
WD[18] => R14.DATAB
WD[18] => R13.DATAB
WD[18] => R12.DATAB
WD[18] => R11.DATAB
WD[18] => R10.DATAB
WD[18] => R9.DATAB
WD[18] => R8.DATAB
WD[18] => R7.DATAB
WD[18] => R6.DATAB
WD[18] => R5.DATAB
WD[18] => R4.DATAB
WD[18] => R3.DATAB
WD[18] => R2.DATAB
WD[18] => R1.DATAB
WD[19] => R15.DATAB
WD[19] => R14.DATAB
WD[19] => R13.DATAB
WD[19] => R12.DATAB
WD[19] => R11.DATAB
WD[19] => R10.DATAB
WD[19] => R9.DATAB
WD[19] => R8.DATAB
WD[19] => R7.DATAB
WD[19] => R6.DATAB
WD[19] => R5.DATAB
WD[19] => R4.DATAB
WD[19] => R3.DATAB
WD[19] => R2.DATAB
WD[19] => R1.DATAB
WD[20] => R15.DATAB
WD[20] => R14.DATAB
WD[20] => R13.DATAB
WD[20] => R12.DATAB
WD[20] => R11.DATAB
WD[20] => R10.DATAB
WD[20] => R9.DATAB
WD[20] => R8.DATAB
WD[20] => R7.DATAB
WD[20] => R6.DATAB
WD[20] => R5.DATAB
WD[20] => R4.DATAB
WD[20] => R3.DATAB
WD[20] => R2.DATAB
WD[20] => R1.DATAB
WD[21] => R15.DATAB
WD[21] => R14.DATAB
WD[21] => R13.DATAB
WD[21] => R12.DATAB
WD[21] => R11.DATAB
WD[21] => R10.DATAB
WD[21] => R9.DATAB
WD[21] => R8.DATAB
WD[21] => R7.DATAB
WD[21] => R6.DATAB
WD[21] => R5.DATAB
WD[21] => R4.DATAB
WD[21] => R3.DATAB
WD[21] => R2.DATAB
WD[21] => R1.DATAB
WD[22] => R15.DATAB
WD[22] => R14.DATAB
WD[22] => R13.DATAB
WD[22] => R12.DATAB
WD[22] => R11.DATAB
WD[22] => R10.DATAB
WD[22] => R9.DATAB
WD[22] => R8.DATAB
WD[22] => R7.DATAB
WD[22] => R6.DATAB
WD[22] => R5.DATAB
WD[22] => R4.DATAB
WD[22] => R3.DATAB
WD[22] => R2.DATAB
WD[22] => R1.DATAB
WD[23] => R15.DATAB
WD[23] => R14.DATAB
WD[23] => R13.DATAB
WD[23] => R12.DATAB
WD[23] => R11.DATAB
WD[23] => R10.DATAB
WD[23] => R9.DATAB
WD[23] => R8.DATAB
WD[23] => R7.DATAB
WD[23] => R6.DATAB
WD[23] => R5.DATAB
WD[23] => R4.DATAB
WD[23] => R3.DATAB
WD[23] => R2.DATAB
WD[23] => R1.DATAB
WD[24] => R15.DATAB
WD[24] => R14.DATAB
WD[24] => R13.DATAB
WD[24] => R12.DATAB
WD[24] => R11.DATAB
WD[24] => R10.DATAB
WD[24] => R9.DATAB
WD[24] => R8.DATAB
WD[24] => R7.DATAB
WD[24] => R6.DATAB
WD[24] => R5.DATAB
WD[24] => R4.DATAB
WD[24] => R3.DATAB
WD[24] => R2.DATAB
WD[24] => R1.DATAB
WD[25] => R15.DATAB
WD[25] => R14.DATAB
WD[25] => R13.DATAB
WD[25] => R12.DATAB
WD[25] => R11.DATAB
WD[25] => R10.DATAB
WD[25] => R9.DATAB
WD[25] => R8.DATAB
WD[25] => R7.DATAB
WD[25] => R6.DATAB
WD[25] => R5.DATAB
WD[25] => R4.DATAB
WD[25] => R3.DATAB
WD[25] => R2.DATAB
WD[25] => R1.DATAB
WD[26] => R15.DATAB
WD[26] => R14.DATAB
WD[26] => R13.DATAB
WD[26] => R12.DATAB
WD[26] => R11.DATAB
WD[26] => R10.DATAB
WD[26] => R9.DATAB
WD[26] => R8.DATAB
WD[26] => R7.DATAB
WD[26] => R6.DATAB
WD[26] => R5.DATAB
WD[26] => R4.DATAB
WD[26] => R3.DATAB
WD[26] => R2.DATAB
WD[26] => R1.DATAB
WD[27] => R15.DATAB
WD[27] => R14.DATAB
WD[27] => R13.DATAB
WD[27] => R12.DATAB
WD[27] => R11.DATAB
WD[27] => R10.DATAB
WD[27] => R9.DATAB
WD[27] => R8.DATAB
WD[27] => R7.DATAB
WD[27] => R6.DATAB
WD[27] => R5.DATAB
WD[27] => R4.DATAB
WD[27] => R3.DATAB
WD[27] => R2.DATAB
WD[27] => R1.DATAB
WD[28] => R15.DATAB
WD[28] => R14.DATAB
WD[28] => R13.DATAB
WD[28] => R12.DATAB
WD[28] => R11.DATAB
WD[28] => R10.DATAB
WD[28] => R9.DATAB
WD[28] => R8.DATAB
WD[28] => R7.DATAB
WD[28] => R6.DATAB
WD[28] => R5.DATAB
WD[28] => R4.DATAB
WD[28] => R3.DATAB
WD[28] => R2.DATAB
WD[28] => R1.DATAB
WD[29] => R15.DATAB
WD[29] => R14.DATAB
WD[29] => R13.DATAB
WD[29] => R12.DATAB
WD[29] => R11.DATAB
WD[29] => R10.DATAB
WD[29] => R9.DATAB
WD[29] => R8.DATAB
WD[29] => R7.DATAB
WD[29] => R6.DATAB
WD[29] => R5.DATAB
WD[29] => R4.DATAB
WD[29] => R3.DATAB
WD[29] => R2.DATAB
WD[29] => R1.DATAB
WD[30] => R15.DATAB
WD[30] => R14.DATAB
WD[30] => R13.DATAB
WD[30] => R12.DATAB
WD[30] => R11.DATAB
WD[30] => R10.DATAB
WD[30] => R9.DATAB
WD[30] => R8.DATAB
WD[30] => R7.DATAB
WD[30] => R6.DATAB
WD[30] => R5.DATAB
WD[30] => R4.DATAB
WD[30] => R3.DATAB
WD[30] => R2.DATAB
WD[30] => R1.DATAB
WD[31] => R15.DATAB
WD[31] => R14.DATAB
WD[31] => R13.DATAB
WD[31] => R12.DATAB
WD[31] => R11.DATAB
WD[31] => R10.DATAB
WD[31] => R9.DATAB
WD[31] => R8.DATAB
WD[31] => R7.DATAB
WD[31] => R6.DATAB
WD[31] => R5.DATAB
WD[31] => R4.DATAB
WD[31] => R3.DATAB
WD[31] => R2.DATAB
WD[31] => R1.DATAB
wr_enable => R15[0].ENA
wr_enable => R0[31].ENA
wr_enable => R0[30].ENA
wr_enable => R0[29].ENA
wr_enable => R0[28].ENA
wr_enable => R0[27].ENA
wr_enable => R0[26].ENA
wr_enable => R0[25].ENA
wr_enable => R0[24].ENA
wr_enable => R0[23].ENA
wr_enable => R0[22].ENA
wr_enable => R0[21].ENA
wr_enable => R0[20].ENA
wr_enable => R0[19].ENA
wr_enable => R0[18].ENA
wr_enable => R0[17].ENA
wr_enable => R0[16].ENA
wr_enable => R0[15].ENA
wr_enable => R0[14].ENA
wr_enable => R0[13].ENA
wr_enable => R0[12].ENA
wr_enable => R0[11].ENA
wr_enable => R0[10].ENA
wr_enable => R0[9].ENA
wr_enable => R0[8].ENA
wr_enable => R0[7].ENA
wr_enable => R0[6].ENA
wr_enable => R0[5].ENA
wr_enable => R0[4].ENA
wr_enable => R0[3].ENA
wr_enable => R0[2].ENA
wr_enable => R0[1].ENA
wr_enable => R0[0].ENA
wr_enable => R1[31].ENA
wr_enable => R1[30].ENA
wr_enable => R1[29].ENA
wr_enable => R1[28].ENA
wr_enable => R1[27].ENA
wr_enable => R1[26].ENA
wr_enable => R1[25].ENA
wr_enable => R1[24].ENA
wr_enable => R1[23].ENA
wr_enable => R1[22].ENA
wr_enable => R1[21].ENA
wr_enable => R1[20].ENA
wr_enable => R1[19].ENA
wr_enable => R1[18].ENA
wr_enable => R1[17].ENA
wr_enable => R1[16].ENA
wr_enable => R1[15].ENA
wr_enable => R1[14].ENA
wr_enable => R1[13].ENA
wr_enable => R1[12].ENA
wr_enable => R1[11].ENA
wr_enable => R1[10].ENA
wr_enable => R1[9].ENA
wr_enable => R1[8].ENA
wr_enable => R1[7].ENA
wr_enable => R1[6].ENA
wr_enable => R1[5].ENA
wr_enable => R1[4].ENA
wr_enable => R1[3].ENA
wr_enable => R1[2].ENA
wr_enable => R1[1].ENA
wr_enable => R1[0].ENA
wr_enable => R2[31].ENA
wr_enable => R2[30].ENA
wr_enable => R2[29].ENA
wr_enable => R2[28].ENA
wr_enable => R2[27].ENA
wr_enable => R2[26].ENA
wr_enable => R2[25].ENA
wr_enable => R2[24].ENA
wr_enable => R2[23].ENA
wr_enable => R2[22].ENA
wr_enable => R2[21].ENA
wr_enable => R2[20].ENA
wr_enable => R2[19].ENA
wr_enable => R2[18].ENA
wr_enable => R2[17].ENA
wr_enable => R2[16].ENA
wr_enable => R2[15].ENA
wr_enable => R2[14].ENA
wr_enable => R2[13].ENA
wr_enable => R2[12].ENA
wr_enable => R2[11].ENA
wr_enable => R2[10].ENA
wr_enable => R2[9].ENA
wr_enable => R2[8].ENA
wr_enable => R2[7].ENA
wr_enable => R2[6].ENA
wr_enable => R2[5].ENA
wr_enable => R2[4].ENA
wr_enable => R2[3].ENA
wr_enable => R2[2].ENA
wr_enable => R2[1].ENA
wr_enable => R2[0].ENA
wr_enable => R3[31].ENA
wr_enable => R3[30].ENA
wr_enable => R3[29].ENA
wr_enable => R3[28].ENA
wr_enable => R3[27].ENA
wr_enable => R3[26].ENA
wr_enable => R3[25].ENA
wr_enable => R3[24].ENA
wr_enable => R3[23].ENA
wr_enable => R3[22].ENA
wr_enable => R3[21].ENA
wr_enable => R3[20].ENA
wr_enable => R3[19].ENA
wr_enable => R3[18].ENA
wr_enable => R3[17].ENA
wr_enable => R3[16].ENA
wr_enable => R3[15].ENA
wr_enable => R3[14].ENA
wr_enable => R3[13].ENA
wr_enable => R3[12].ENA
wr_enable => R3[11].ENA
wr_enable => R3[10].ENA
wr_enable => R3[9].ENA
wr_enable => R3[8].ENA
wr_enable => R3[7].ENA
wr_enable => R3[6].ENA
wr_enable => R3[5].ENA
wr_enable => R3[4].ENA
wr_enable => R3[3].ENA
wr_enable => R3[2].ENA
wr_enable => R3[1].ENA
wr_enable => R3[0].ENA
wr_enable => R4[31].ENA
wr_enable => R4[30].ENA
wr_enable => R4[29].ENA
wr_enable => R4[28].ENA
wr_enable => R4[27].ENA
wr_enable => R4[26].ENA
wr_enable => R4[25].ENA
wr_enable => R4[24].ENA
wr_enable => R4[23].ENA
wr_enable => R4[22].ENA
wr_enable => R4[21].ENA
wr_enable => R4[20].ENA
wr_enable => R4[19].ENA
wr_enable => R4[18].ENA
wr_enable => R4[17].ENA
wr_enable => R4[16].ENA
wr_enable => R4[15].ENA
wr_enable => R4[14].ENA
wr_enable => R4[13].ENA
wr_enable => R4[12].ENA
wr_enable => R4[11].ENA
wr_enable => R4[10].ENA
wr_enable => R4[9].ENA
wr_enable => R4[8].ENA
wr_enable => R4[7].ENA
wr_enable => R4[6].ENA
wr_enable => R4[5].ENA
wr_enable => R4[4].ENA
wr_enable => R4[3].ENA
wr_enable => R4[2].ENA
wr_enable => R4[1].ENA
wr_enable => R4[0].ENA
wr_enable => R5[31].ENA
wr_enable => R5[30].ENA
wr_enable => R5[29].ENA
wr_enable => R5[28].ENA
wr_enable => R5[27].ENA
wr_enable => R5[26].ENA
wr_enable => R5[25].ENA
wr_enable => R5[24].ENA
wr_enable => R5[23].ENA
wr_enable => R5[22].ENA
wr_enable => R5[21].ENA
wr_enable => R5[20].ENA
wr_enable => R5[19].ENA
wr_enable => R5[18].ENA
wr_enable => R5[17].ENA
wr_enable => R5[16].ENA
wr_enable => R5[15].ENA
wr_enable => R5[14].ENA
wr_enable => R5[13].ENA
wr_enable => R5[12].ENA
wr_enable => R5[11].ENA
wr_enable => R5[10].ENA
wr_enable => R5[9].ENA
wr_enable => R5[8].ENA
wr_enable => R5[7].ENA
wr_enable => R5[6].ENA
wr_enable => R5[5].ENA
wr_enable => R5[4].ENA
wr_enable => R5[3].ENA
wr_enable => R5[2].ENA
wr_enable => R5[1].ENA
wr_enable => R5[0].ENA
wr_enable => R6[31].ENA
wr_enable => R6[30].ENA
wr_enable => R6[29].ENA
wr_enable => R6[28].ENA
wr_enable => R6[27].ENA
wr_enable => R6[26].ENA
wr_enable => R6[25].ENA
wr_enable => R6[24].ENA
wr_enable => R6[23].ENA
wr_enable => R6[22].ENA
wr_enable => R6[21].ENA
wr_enable => R6[20].ENA
wr_enable => R6[19].ENA
wr_enable => R6[18].ENA
wr_enable => R6[17].ENA
wr_enable => R6[16].ENA
wr_enable => R6[15].ENA
wr_enable => R6[14].ENA
wr_enable => R6[13].ENA
wr_enable => R6[12].ENA
wr_enable => R6[11].ENA
wr_enable => R6[10].ENA
wr_enable => R6[9].ENA
wr_enable => R6[8].ENA
wr_enable => R6[7].ENA
wr_enable => R6[6].ENA
wr_enable => R6[5].ENA
wr_enable => R6[4].ENA
wr_enable => R6[3].ENA
wr_enable => R6[2].ENA
wr_enable => R6[1].ENA
wr_enable => R6[0].ENA
wr_enable => R7[31].ENA
wr_enable => R7[30].ENA
wr_enable => R7[29].ENA
wr_enable => R7[28].ENA
wr_enable => R7[27].ENA
wr_enable => R7[26].ENA
wr_enable => R7[25].ENA
wr_enable => R7[24].ENA
wr_enable => R7[23].ENA
wr_enable => R7[22].ENA
wr_enable => R7[21].ENA
wr_enable => R7[20].ENA
wr_enable => R7[19].ENA
wr_enable => R7[18].ENA
wr_enable => R7[17].ENA
wr_enable => R7[16].ENA
wr_enable => R7[15].ENA
wr_enable => R7[14].ENA
wr_enable => R7[13].ENA
wr_enable => R7[12].ENA
wr_enable => R7[11].ENA
wr_enable => R7[10].ENA
wr_enable => R7[9].ENA
wr_enable => R7[8].ENA
wr_enable => R7[7].ENA
wr_enable => R7[6].ENA
wr_enable => R7[5].ENA
wr_enable => R7[4].ENA
wr_enable => R7[3].ENA
wr_enable => R7[2].ENA
wr_enable => R7[1].ENA
wr_enable => R7[0].ENA
wr_enable => R8[31].ENA
wr_enable => R8[30].ENA
wr_enable => R8[29].ENA
wr_enable => R8[28].ENA
wr_enable => R8[27].ENA
wr_enable => R8[26].ENA
wr_enable => R8[25].ENA
wr_enable => R8[24].ENA
wr_enable => R8[23].ENA
wr_enable => R8[22].ENA
wr_enable => R8[21].ENA
wr_enable => R8[20].ENA
wr_enable => R8[19].ENA
wr_enable => R8[18].ENA
wr_enable => R8[17].ENA
wr_enable => R8[16].ENA
wr_enable => R8[15].ENA
wr_enable => R8[14].ENA
wr_enable => R8[13].ENA
wr_enable => R8[12].ENA
wr_enable => R8[11].ENA
wr_enable => R8[10].ENA
wr_enable => R8[9].ENA
wr_enable => R8[8].ENA
wr_enable => R8[7].ENA
wr_enable => R8[6].ENA
wr_enable => R8[5].ENA
wr_enable => R8[4].ENA
wr_enable => R8[3].ENA
wr_enable => R8[2].ENA
wr_enable => R8[1].ENA
wr_enable => R8[0].ENA
wr_enable => R9[31].ENA
wr_enable => R9[30].ENA
wr_enable => R9[29].ENA
wr_enable => R9[28].ENA
wr_enable => R9[27].ENA
wr_enable => R9[26].ENA
wr_enable => R9[25].ENA
wr_enable => R9[24].ENA
wr_enable => R9[23].ENA
wr_enable => R9[22].ENA
wr_enable => R9[21].ENA
wr_enable => R9[20].ENA
wr_enable => R9[19].ENA
wr_enable => R9[18].ENA
wr_enable => R9[17].ENA
wr_enable => R9[16].ENA
wr_enable => R9[15].ENA
wr_enable => R9[14].ENA
wr_enable => R9[13].ENA
wr_enable => R9[12].ENA
wr_enable => R9[11].ENA
wr_enable => R9[10].ENA
wr_enable => R9[9].ENA
wr_enable => R9[8].ENA
wr_enable => R9[7].ENA
wr_enable => R9[6].ENA
wr_enable => R9[5].ENA
wr_enable => R9[4].ENA
wr_enable => R9[3].ENA
wr_enable => R9[2].ENA
wr_enable => R9[1].ENA
wr_enable => R9[0].ENA
wr_enable => R10[31].ENA
wr_enable => R10[30].ENA
wr_enable => R10[29].ENA
wr_enable => R10[28].ENA
wr_enable => R10[27].ENA
wr_enable => R10[26].ENA
wr_enable => R10[25].ENA
wr_enable => R10[24].ENA
wr_enable => R10[23].ENA
wr_enable => R10[22].ENA
wr_enable => R10[21].ENA
wr_enable => R10[20].ENA
wr_enable => R10[19].ENA
wr_enable => R10[18].ENA
wr_enable => R10[17].ENA
wr_enable => R10[16].ENA
wr_enable => R10[15].ENA
wr_enable => R10[14].ENA
wr_enable => R10[13].ENA
wr_enable => R10[12].ENA
wr_enable => R10[11].ENA
wr_enable => R10[10].ENA
wr_enable => R10[9].ENA
wr_enable => R10[8].ENA
wr_enable => R10[7].ENA
wr_enable => R10[6].ENA
wr_enable => R10[5].ENA
wr_enable => R10[4].ENA
wr_enable => R10[3].ENA
wr_enable => R10[2].ENA
wr_enable => R10[1].ENA
wr_enable => R10[0].ENA
wr_enable => R11[31].ENA
wr_enable => R11[30].ENA
wr_enable => R11[29].ENA
wr_enable => R11[28].ENA
wr_enable => R11[27].ENA
wr_enable => R11[26].ENA
wr_enable => R11[25].ENA
wr_enable => R11[24].ENA
wr_enable => R11[23].ENA
wr_enable => R11[22].ENA
wr_enable => R11[21].ENA
wr_enable => R11[20].ENA
wr_enable => R11[19].ENA
wr_enable => R11[18].ENA
wr_enable => R11[17].ENA
wr_enable => R11[16].ENA
wr_enable => R11[15].ENA
wr_enable => R11[14].ENA
wr_enable => R11[13].ENA
wr_enable => R11[12].ENA
wr_enable => R11[11].ENA
wr_enable => R11[10].ENA
wr_enable => R11[9].ENA
wr_enable => R11[8].ENA
wr_enable => R11[7].ENA
wr_enable => R11[6].ENA
wr_enable => R11[5].ENA
wr_enable => R11[4].ENA
wr_enable => R11[3].ENA
wr_enable => R11[2].ENA
wr_enable => R11[1].ENA
wr_enable => R11[0].ENA
wr_enable => R12[31].ENA
wr_enable => R12[30].ENA
wr_enable => R12[29].ENA
wr_enable => R12[28].ENA
wr_enable => R12[27].ENA
wr_enable => R12[26].ENA
wr_enable => R12[25].ENA
wr_enable => R12[24].ENA
wr_enable => R12[23].ENA
wr_enable => R12[22].ENA
wr_enable => R12[21].ENA
wr_enable => R12[20].ENA
wr_enable => R12[19].ENA
wr_enable => R12[18].ENA
wr_enable => R12[17].ENA
wr_enable => R12[16].ENA
wr_enable => R12[15].ENA
wr_enable => R12[14].ENA
wr_enable => R12[13].ENA
wr_enable => R12[12].ENA
wr_enable => R12[11].ENA
wr_enable => R12[10].ENA
wr_enable => R12[9].ENA
wr_enable => R12[8].ENA
wr_enable => R12[7].ENA
wr_enable => R12[6].ENA
wr_enable => R12[5].ENA
wr_enable => R12[4].ENA
wr_enable => R12[3].ENA
wr_enable => R12[2].ENA
wr_enable => R12[1].ENA
wr_enable => R12[0].ENA
wr_enable => R13[31].ENA
wr_enable => R13[30].ENA
wr_enable => R13[29].ENA
wr_enable => R13[28].ENA
wr_enable => R13[27].ENA
wr_enable => R13[26].ENA
wr_enable => R13[25].ENA
wr_enable => R13[24].ENA
wr_enable => R13[23].ENA
wr_enable => R13[22].ENA
wr_enable => R13[21].ENA
wr_enable => R13[20].ENA
wr_enable => R13[19].ENA
wr_enable => R13[18].ENA
wr_enable => R13[17].ENA
wr_enable => R13[16].ENA
wr_enable => R13[15].ENA
wr_enable => R13[14].ENA
wr_enable => R13[13].ENA
wr_enable => R13[12].ENA
wr_enable => R13[11].ENA
wr_enable => R13[10].ENA
wr_enable => R13[9].ENA
wr_enable => R13[8].ENA
wr_enable => R13[7].ENA
wr_enable => R13[6].ENA
wr_enable => R13[5].ENA
wr_enable => R13[4].ENA
wr_enable => R13[3].ENA
wr_enable => R13[2].ENA
wr_enable => R13[1].ENA
wr_enable => R13[0].ENA
wr_enable => R14[31].ENA
wr_enable => R14[30].ENA
wr_enable => R14[29].ENA
wr_enable => R14[28].ENA
wr_enable => R14[27].ENA
wr_enable => R14[26].ENA
wr_enable => R14[25].ENA
wr_enable => R14[24].ENA
wr_enable => R14[23].ENA
wr_enable => R14[22].ENA
wr_enable => R14[21].ENA
wr_enable => R14[20].ENA
wr_enable => R14[19].ENA
wr_enable => R14[18].ENA
wr_enable => R14[17].ENA
wr_enable => R14[16].ENA
wr_enable => R14[15].ENA
wr_enable => R14[14].ENA
wr_enable => R14[13].ENA
wr_enable => R14[12].ENA
wr_enable => R14[11].ENA
wr_enable => R14[10].ENA
wr_enable => R14[9].ENA
wr_enable => R14[8].ENA
wr_enable => R14[7].ENA
wr_enable => R14[6].ENA
wr_enable => R14[5].ENA
wr_enable => R14[4].ENA
wr_enable => R14[3].ENA
wr_enable => R14[2].ENA
wr_enable => R14[1].ENA
wr_enable => R14[0].ENA
wr_enable => R15[31].ENA
wr_enable => R15[30].ENA
wr_enable => R15[29].ENA
wr_enable => R15[28].ENA
wr_enable => R15[27].ENA
wr_enable => R15[26].ENA
wr_enable => R15[25].ENA
wr_enable => R15[24].ENA
wr_enable => R15[23].ENA
wr_enable => R15[22].ENA
wr_enable => R15[21].ENA
wr_enable => R15[20].ENA
wr_enable => R15[19].ENA
wr_enable => R15[18].ENA
wr_enable => R15[17].ENA
wr_enable => R15[16].ENA
wr_enable => R15[15].ENA
wr_enable => R15[14].ENA
wr_enable => R15[13].ENA
wr_enable => R15[12].ENA
wr_enable => R15[11].ENA
wr_enable => R15[10].ENA
wr_enable => R15[9].ENA
wr_enable => R15[8].ENA
wr_enable => R15[7].ENA
wr_enable => R15[6].ENA
wr_enable => R15[5].ENA
wr_enable => R15[4].ENA
wr_enable => R15[3].ENA
wr_enable => R15[2].ENA
wr_enable => R15[1].ENA
clk => R15[0].CLK
clk => R15[1].CLK
clk => R15[2].CLK
clk => R15[3].CLK
clk => R15[4].CLK
clk => R15[5].CLK
clk => R15[6].CLK
clk => R15[7].CLK
clk => R15[8].CLK
clk => R15[9].CLK
clk => R15[10].CLK
clk => R15[11].CLK
clk => R15[12].CLK
clk => R15[13].CLK
clk => R15[14].CLK
clk => R15[15].CLK
clk => R15[16].CLK
clk => R15[17].CLK
clk => R15[18].CLK
clk => R15[19].CLK
clk => R15[20].CLK
clk => R15[21].CLK
clk => R15[22].CLK
clk => R15[23].CLK
clk => R15[24].CLK
clk => R15[25].CLK
clk => R15[26].CLK
clk => R15[27].CLK
clk => R15[28].CLK
clk => R15[29].CLK
clk => R15[30].CLK
clk => R15[31].CLK
clk => R14[0].CLK
clk => R14[1].CLK
clk => R14[2].CLK
clk => R14[3].CLK
clk => R14[4].CLK
clk => R14[5].CLK
clk => R14[6].CLK
clk => R14[7].CLK
clk => R14[8].CLK
clk => R14[9].CLK
clk => R14[10].CLK
clk => R14[11].CLK
clk => R14[12].CLK
clk => R14[13].CLK
clk => R14[14].CLK
clk => R14[15].CLK
clk => R14[16].CLK
clk => R14[17].CLK
clk => R14[18].CLK
clk => R14[19].CLK
clk => R14[20].CLK
clk => R14[21].CLK
clk => R14[22].CLK
clk => R14[23].CLK
clk => R14[24].CLK
clk => R14[25].CLK
clk => R14[26].CLK
clk => R14[27].CLK
clk => R14[28].CLK
clk => R14[29].CLK
clk => R14[30].CLK
clk => R14[31].CLK
clk => R13[0].CLK
clk => R13[1].CLK
clk => R13[2].CLK
clk => R13[3].CLK
clk => R13[4].CLK
clk => R13[5].CLK
clk => R13[6].CLK
clk => R13[7].CLK
clk => R13[8].CLK
clk => R13[9].CLK
clk => R13[10].CLK
clk => R13[11].CLK
clk => R13[12].CLK
clk => R13[13].CLK
clk => R13[14].CLK
clk => R13[15].CLK
clk => R13[16].CLK
clk => R13[17].CLK
clk => R13[18].CLK
clk => R13[19].CLK
clk => R13[20].CLK
clk => R13[21].CLK
clk => R13[22].CLK
clk => R13[23].CLK
clk => R13[24].CLK
clk => R13[25].CLK
clk => R13[26].CLK
clk => R13[27].CLK
clk => R13[28].CLK
clk => R13[29].CLK
clk => R13[30].CLK
clk => R13[31].CLK
clk => R12[0].CLK
clk => R12[1].CLK
clk => R12[2].CLK
clk => R12[3].CLK
clk => R12[4].CLK
clk => R12[5].CLK
clk => R12[6].CLK
clk => R12[7].CLK
clk => R12[8].CLK
clk => R12[9].CLK
clk => R12[10].CLK
clk => R12[11].CLK
clk => R12[12].CLK
clk => R12[13].CLK
clk => R12[14].CLK
clk => R12[15].CLK
clk => R12[16].CLK
clk => R12[17].CLK
clk => R12[18].CLK
clk => R12[19].CLK
clk => R12[20].CLK
clk => R12[21].CLK
clk => R12[22].CLK
clk => R12[23].CLK
clk => R12[24].CLK
clk => R12[25].CLK
clk => R12[26].CLK
clk => R12[27].CLK
clk => R12[28].CLK
clk => R12[29].CLK
clk => R12[30].CLK
clk => R12[31].CLK
clk => R11[0].CLK
clk => R11[1].CLK
clk => R11[2].CLK
clk => R11[3].CLK
clk => R11[4].CLK
clk => R11[5].CLK
clk => R11[6].CLK
clk => R11[7].CLK
clk => R11[8].CLK
clk => R11[9].CLK
clk => R11[10].CLK
clk => R11[11].CLK
clk => R11[12].CLK
clk => R11[13].CLK
clk => R11[14].CLK
clk => R11[15].CLK
clk => R11[16].CLK
clk => R11[17].CLK
clk => R11[18].CLK
clk => R11[19].CLK
clk => R11[20].CLK
clk => R11[21].CLK
clk => R11[22].CLK
clk => R11[23].CLK
clk => R11[24].CLK
clk => R11[25].CLK
clk => R11[26].CLK
clk => R11[27].CLK
clk => R11[28].CLK
clk => R11[29].CLK
clk => R11[30].CLK
clk => R11[31].CLK
clk => R10[0].CLK
clk => R10[1].CLK
clk => R10[2].CLK
clk => R10[3].CLK
clk => R10[4].CLK
clk => R10[5].CLK
clk => R10[6].CLK
clk => R10[7].CLK
clk => R10[8].CLK
clk => R10[9].CLK
clk => R10[10].CLK
clk => R10[11].CLK
clk => R10[12].CLK
clk => R10[13].CLK
clk => R10[14].CLK
clk => R10[15].CLK
clk => R10[16].CLK
clk => R10[17].CLK
clk => R10[18].CLK
clk => R10[19].CLK
clk => R10[20].CLK
clk => R10[21].CLK
clk => R10[22].CLK
clk => R10[23].CLK
clk => R10[24].CLK
clk => R10[25].CLK
clk => R10[26].CLK
clk => R10[27].CLK
clk => R10[28].CLK
clk => R10[29].CLK
clk => R10[30].CLK
clk => R10[31].CLK
clk => R9[0].CLK
clk => R9[1].CLK
clk => R9[2].CLK
clk => R9[3].CLK
clk => R9[4].CLK
clk => R9[5].CLK
clk => R9[6].CLK
clk => R9[7].CLK
clk => R9[8].CLK
clk => R9[9].CLK
clk => R9[10].CLK
clk => R9[11].CLK
clk => R9[12].CLK
clk => R9[13].CLK
clk => R9[14].CLK
clk => R9[15].CLK
clk => R9[16].CLK
clk => R9[17].CLK
clk => R9[18].CLK
clk => R9[19].CLK
clk => R9[20].CLK
clk => R9[21].CLK
clk => R9[22].CLK
clk => R9[23].CLK
clk => R9[24].CLK
clk => R9[25].CLK
clk => R9[26].CLK
clk => R9[27].CLK
clk => R9[28].CLK
clk => R9[29].CLK
clk => R9[30].CLK
clk => R9[31].CLK
clk => R8[0].CLK
clk => R8[1].CLK
clk => R8[2].CLK
clk => R8[3].CLK
clk => R8[4].CLK
clk => R8[5].CLK
clk => R8[6].CLK
clk => R8[7].CLK
clk => R8[8].CLK
clk => R8[9].CLK
clk => R8[10].CLK
clk => R8[11].CLK
clk => R8[12].CLK
clk => R8[13].CLK
clk => R8[14].CLK
clk => R8[15].CLK
clk => R8[16].CLK
clk => R8[17].CLK
clk => R8[18].CLK
clk => R8[19].CLK
clk => R8[20].CLK
clk => R8[21].CLK
clk => R8[22].CLK
clk => R8[23].CLK
clk => R8[24].CLK
clk => R8[25].CLK
clk => R8[26].CLK
clk => R8[27].CLK
clk => R8[28].CLK
clk => R8[29].CLK
clk => R8[30].CLK
clk => R8[31].CLK
clk => R7[0].CLK
clk => R7[1].CLK
clk => R7[2].CLK
clk => R7[3].CLK
clk => R7[4].CLK
clk => R7[5].CLK
clk => R7[6].CLK
clk => R7[7].CLK
clk => R7[8].CLK
clk => R7[9].CLK
clk => R7[10].CLK
clk => R7[11].CLK
clk => R7[12].CLK
clk => R7[13].CLK
clk => R7[14].CLK
clk => R7[15].CLK
clk => R7[16].CLK
clk => R7[17].CLK
clk => R7[18].CLK
clk => R7[19].CLK
clk => R7[20].CLK
clk => R7[21].CLK
clk => R7[22].CLK
clk => R7[23].CLK
clk => R7[24].CLK
clk => R7[25].CLK
clk => R7[26].CLK
clk => R7[27].CLK
clk => R7[28].CLK
clk => R7[29].CLK
clk => R7[30].CLK
clk => R7[31].CLK
clk => R6[0].CLK
clk => R6[1].CLK
clk => R6[2].CLK
clk => R6[3].CLK
clk => R6[4].CLK
clk => R6[5].CLK
clk => R6[6].CLK
clk => R6[7].CLK
clk => R6[8].CLK
clk => R6[9].CLK
clk => R6[10].CLK
clk => R6[11].CLK
clk => R6[12].CLK
clk => R6[13].CLK
clk => R6[14].CLK
clk => R6[15].CLK
clk => R6[16].CLK
clk => R6[17].CLK
clk => R6[18].CLK
clk => R6[19].CLK
clk => R6[20].CLK
clk => R6[21].CLK
clk => R6[22].CLK
clk => R6[23].CLK
clk => R6[24].CLK
clk => R6[25].CLK
clk => R6[26].CLK
clk => R6[27].CLK
clk => R6[28].CLK
clk => R6[29].CLK
clk => R6[30].CLK
clk => R6[31].CLK
clk => R5[0].CLK
clk => R5[1].CLK
clk => R5[2].CLK
clk => R5[3].CLK
clk => R5[4].CLK
clk => R5[5].CLK
clk => R5[6].CLK
clk => R5[7].CLK
clk => R5[8].CLK
clk => R5[9].CLK
clk => R5[10].CLK
clk => R5[11].CLK
clk => R5[12].CLK
clk => R5[13].CLK
clk => R5[14].CLK
clk => R5[15].CLK
clk => R5[16].CLK
clk => R5[17].CLK
clk => R5[18].CLK
clk => R5[19].CLK
clk => R5[20].CLK
clk => R5[21].CLK
clk => R5[22].CLK
clk => R5[23].CLK
clk => R5[24].CLK
clk => R5[25].CLK
clk => R5[26].CLK
clk => R5[27].CLK
clk => R5[28].CLK
clk => R5[29].CLK
clk => R5[30].CLK
clk => R5[31].CLK
clk => R4[0].CLK
clk => R4[1].CLK
clk => R4[2].CLK
clk => R4[3].CLK
clk => R4[4].CLK
clk => R4[5].CLK
clk => R4[6].CLK
clk => R4[7].CLK
clk => R4[8].CLK
clk => R4[9].CLK
clk => R4[10].CLK
clk => R4[11].CLK
clk => R4[12].CLK
clk => R4[13].CLK
clk => R4[14].CLK
clk => R4[15].CLK
clk => R4[16].CLK
clk => R4[17].CLK
clk => R4[18].CLK
clk => R4[19].CLK
clk => R4[20].CLK
clk => R4[21].CLK
clk => R4[22].CLK
clk => R4[23].CLK
clk => R4[24].CLK
clk => R4[25].CLK
clk => R4[26].CLK
clk => R4[27].CLK
clk => R4[28].CLK
clk => R4[29].CLK
clk => R4[30].CLK
clk => R4[31].CLK
clk => R3[0].CLK
clk => R3[1].CLK
clk => R3[2].CLK
clk => R3[3].CLK
clk => R3[4].CLK
clk => R3[5].CLK
clk => R3[6].CLK
clk => R3[7].CLK
clk => R3[8].CLK
clk => R3[9].CLK
clk => R3[10].CLK
clk => R3[11].CLK
clk => R3[12].CLK
clk => R3[13].CLK
clk => R3[14].CLK
clk => R3[15].CLK
clk => R3[16].CLK
clk => R3[17].CLK
clk => R3[18].CLK
clk => R3[19].CLK
clk => R3[20].CLK
clk => R3[21].CLK
clk => R3[22].CLK
clk => R3[23].CLK
clk => R3[24].CLK
clk => R3[25].CLK
clk => R3[26].CLK
clk => R3[27].CLK
clk => R3[28].CLK
clk => R3[29].CLK
clk => R3[30].CLK
clk => R3[31].CLK
clk => R2[0].CLK
clk => R2[1].CLK
clk => R2[2].CLK
clk => R2[3].CLK
clk => R2[4].CLK
clk => R2[5].CLK
clk => R2[6].CLK
clk => R2[7].CLK
clk => R2[8].CLK
clk => R2[9].CLK
clk => R2[10].CLK
clk => R2[11].CLK
clk => R2[12].CLK
clk => R2[13].CLK
clk => R2[14].CLK
clk => R2[15].CLK
clk => R2[16].CLK
clk => R2[17].CLK
clk => R2[18].CLK
clk => R2[19].CLK
clk => R2[20].CLK
clk => R2[21].CLK
clk => R2[22].CLK
clk => R2[23].CLK
clk => R2[24].CLK
clk => R2[25].CLK
clk => R2[26].CLK
clk => R2[27].CLK
clk => R2[28].CLK
clk => R2[29].CLK
clk => R2[30].CLK
clk => R2[31].CLK
clk => R1[0].CLK
clk => R1[1].CLK
clk => R1[2].CLK
clk => R1[3].CLK
clk => R1[4].CLK
clk => R1[5].CLK
clk => R1[6].CLK
clk => R1[7].CLK
clk => R1[8].CLK
clk => R1[9].CLK
clk => R1[10].CLK
clk => R1[11].CLK
clk => R1[12].CLK
clk => R1[13].CLK
clk => R1[14].CLK
clk => R1[15].CLK
clk => R1[16].CLK
clk => R1[17].CLK
clk => R1[18].CLK
clk => R1[19].CLK
clk => R1[20].CLK
clk => R1[21].CLK
clk => R1[22].CLK
clk => R1[23].CLK
clk => R1[24].CLK
clk => R1[25].CLK
clk => R1[26].CLK
clk => R1[27].CLK
clk => R1[28].CLK
clk => R1[29].CLK
clk => R1[30].CLK
clk => R1[31].CLK
clk => R0[0].CLK
clk => R0[1].CLK
clk => R0[2].CLK
clk => R0[3].CLK
clk => R0[4].CLK
clk => R0[5].CLK
clk => R0[6].CLK
clk => R0[7].CLK
clk => R0[8].CLK
clk => R0[9].CLK
clk => R0[10].CLK
clk => R0[11].CLK
clk => R0[12].CLK
clk => R0[13].CLK
clk => R0[14].CLK
clk => R0[15].CLK
clk => R0[16].CLK
clk => R0[17].CLK
clk => R0[18].CLK
clk => R0[19].CLK
clk => R0[20].CLK
clk => R0[21].CLK
clk => R0[22].CLK
clk => R0[23].CLK
clk => R0[24].CLK
clk => R0[25].CLK
clk => R0[26].CLK
clk => R0[27].CLK
clk => R0[28].CLK
clk => R0[29].CLK
clk => R0[30].CLK
clk => R0[31].CLK
rst => R15[0].ACLR
rst => R15[1].ACLR
rst => R15[2].ACLR
rst => R15[3].ACLR
rst => R15[4].ACLR
rst => R15[5].ACLR
rst => R15[6].ACLR
rst => R15[7].ACLR
rst => R15[8].ACLR
rst => R15[9].ACLR
rst => R15[10].ACLR
rst => R15[11].ACLR
rst => R15[12].ACLR
rst => R15[13].ACLR
rst => R15[14].ACLR
rst => R15[15].ACLR
rst => R15[16].ACLR
rst => R15[17].ACLR
rst => R15[18].ACLR
rst => R15[19].ACLR
rst => R15[20].ACLR
rst => R15[21].ACLR
rst => R15[22].ACLR
rst => R15[23].ACLR
rst => R15[24].ACLR
rst => R15[25].ACLR
rst => R15[26].ACLR
rst => R15[27].ACLR
rst => R15[28].ACLR
rst => R15[29].ACLR
rst => R15[30].ACLR
rst => R15[31].ACLR
rst => R14[0].ACLR
rst => R14[1].ACLR
rst => R14[2].ACLR
rst => R14[3].ACLR
rst => R14[4].ACLR
rst => R14[5].ACLR
rst => R14[6].ACLR
rst => R14[7].ACLR
rst => R14[8].ACLR
rst => R14[9].ACLR
rst => R14[10].ACLR
rst => R14[11].ACLR
rst => R14[12].ACLR
rst => R14[13].ACLR
rst => R14[14].ACLR
rst => R14[15].ACLR
rst => R14[16].ACLR
rst => R14[17].ACLR
rst => R14[18].ACLR
rst => R14[19].ACLR
rst => R14[20].ACLR
rst => R14[21].ACLR
rst => R14[22].ACLR
rst => R14[23].ACLR
rst => R14[24].ACLR
rst => R14[25].ACLR
rst => R14[26].ACLR
rst => R14[27].ACLR
rst => R14[28].ACLR
rst => R14[29].ACLR
rst => R14[30].ACLR
rst => R14[31].ACLR
rst => R13[0].ACLR
rst => R13[1].ACLR
rst => R13[2].ACLR
rst => R13[3].ACLR
rst => R13[4].ACLR
rst => R13[5].ACLR
rst => R13[6].ACLR
rst => R13[7].ACLR
rst => R13[8].ACLR
rst => R13[9].ACLR
rst => R13[10].ACLR
rst => R13[11].ACLR
rst => R13[12].ACLR
rst => R13[13].ACLR
rst => R13[14].ACLR
rst => R13[15].ACLR
rst => R13[16].ACLR
rst => R13[17].ACLR
rst => R13[18].ACLR
rst => R13[19].ACLR
rst => R13[20].ACLR
rst => R13[21].ACLR
rst => R13[22].ACLR
rst => R13[23].ACLR
rst => R13[24].ACLR
rst => R13[25].ACLR
rst => R13[26].ACLR
rst => R13[27].ACLR
rst => R13[28].ACLR
rst => R13[29].ACLR
rst => R13[30].ACLR
rst => R13[31].ACLR
rst => R12[0].ACLR
rst => R12[1].ACLR
rst => R12[2].ACLR
rst => R12[3].ACLR
rst => R12[4].ACLR
rst => R12[5].ACLR
rst => R12[6].ACLR
rst => R12[7].ACLR
rst => R12[8].ACLR
rst => R12[9].ACLR
rst => R12[10].ACLR
rst => R12[11].ACLR
rst => R12[12].ACLR
rst => R12[13].ACLR
rst => R12[14].ACLR
rst => R12[15].ACLR
rst => R12[16].ACLR
rst => R12[17].ACLR
rst => R12[18].ACLR
rst => R12[19].ACLR
rst => R12[20].ACLR
rst => R12[21].ACLR
rst => R12[22].ACLR
rst => R12[23].ACLR
rst => R12[24].ACLR
rst => R12[25].ACLR
rst => R12[26].ACLR
rst => R12[27].ACLR
rst => R12[28].ACLR
rst => R12[29].ACLR
rst => R12[30].ACLR
rst => R12[31].ACLR
rst => R11[0].ACLR
rst => R11[1].ACLR
rst => R11[2].ACLR
rst => R11[3].ACLR
rst => R11[4].ACLR
rst => R11[5].ACLR
rst => R11[6].ACLR
rst => R11[7].ACLR
rst => R11[8].ACLR
rst => R11[9].ACLR
rst => R11[10].ACLR
rst => R11[11].ACLR
rst => R11[12].ACLR
rst => R11[13].ACLR
rst => R11[14].ACLR
rst => R11[15].ACLR
rst => R11[16].ACLR
rst => R11[17].ACLR
rst => R11[18].ACLR
rst => R11[19].ACLR
rst => R11[20].ACLR
rst => R11[21].ACLR
rst => R11[22].ACLR
rst => R11[23].ACLR
rst => R11[24].ACLR
rst => R11[25].ACLR
rst => R11[26].ACLR
rst => R11[27].ACLR
rst => R11[28].ACLR
rst => R11[29].ACLR
rst => R11[30].ACLR
rst => R11[31].ACLR
rst => R10[0].ACLR
rst => R10[1].ACLR
rst => R10[2].ACLR
rst => R10[3].ACLR
rst => R10[4].ACLR
rst => R10[5].ACLR
rst => R10[6].ACLR
rst => R10[7].ACLR
rst => R10[8].ACLR
rst => R10[9].ACLR
rst => R10[10].ACLR
rst => R10[11].ACLR
rst => R10[12].ACLR
rst => R10[13].ACLR
rst => R10[14].ACLR
rst => R10[15].ACLR
rst => R10[16].ACLR
rst => R10[17].ACLR
rst => R10[18].ACLR
rst => R10[19].ACLR
rst => R10[20].ACLR
rst => R10[21].ACLR
rst => R10[22].ACLR
rst => R10[23].ACLR
rst => R10[24].ACLR
rst => R10[25].ACLR
rst => R10[26].ACLR
rst => R10[27].ACLR
rst => R10[28].ACLR
rst => R10[29].ACLR
rst => R10[30].ACLR
rst => R10[31].ACLR
rst => R9[0].ACLR
rst => R9[1].ACLR
rst => R9[2].ACLR
rst => R9[3].ACLR
rst => R9[4].ACLR
rst => R9[5].ACLR
rst => R9[6].ACLR
rst => R9[7].ACLR
rst => R9[8].ACLR
rst => R9[9].ACLR
rst => R9[10].ACLR
rst => R9[11].ACLR
rst => R9[12].ACLR
rst => R9[13].ACLR
rst => R9[14].ACLR
rst => R9[15].ACLR
rst => R9[16].ACLR
rst => R9[17].ACLR
rst => R9[18].ACLR
rst => R9[19].ACLR
rst => R9[20].ACLR
rst => R9[21].ACLR
rst => R9[22].ACLR
rst => R9[23].ACLR
rst => R9[24].ACLR
rst => R9[25].ACLR
rst => R9[26].ACLR
rst => R9[27].ACLR
rst => R9[28].ACLR
rst => R9[29].ACLR
rst => R9[30].ACLR
rst => R9[31].ACLR
rst => R8[0].ACLR
rst => R8[1].ACLR
rst => R8[2].ACLR
rst => R8[3].ACLR
rst => R8[4].ACLR
rst => R8[5].ACLR
rst => R8[6].ACLR
rst => R8[7].ACLR
rst => R8[8].ACLR
rst => R8[9].ACLR
rst => R8[10].ACLR
rst => R8[11].ACLR
rst => R8[12].ACLR
rst => R8[13].ACLR
rst => R8[14].ACLR
rst => R8[15].ACLR
rst => R8[16].ACLR
rst => R8[17].ACLR
rst => R8[18].ACLR
rst => R8[19].ACLR
rst => R8[20].ACLR
rst => R8[21].ACLR
rst => R8[22].ACLR
rst => R8[23].ACLR
rst => R8[24].ACLR
rst => R8[25].ACLR
rst => R8[26].ACLR
rst => R8[27].ACLR
rst => R8[28].ACLR
rst => R8[29].ACLR
rst => R8[30].ACLR
rst => R8[31].ACLR
rst => R7[0].ACLR
rst => R7[1].ACLR
rst => R7[2].ACLR
rst => R7[3].ACLR
rst => R7[4].ACLR
rst => R7[5].ACLR
rst => R7[6].ACLR
rst => R7[7].ACLR
rst => R7[8].ACLR
rst => R7[9].ACLR
rst => R7[10].ACLR
rst => R7[11].ACLR
rst => R7[12].ACLR
rst => R7[13].ACLR
rst => R7[14].ACLR
rst => R7[15].ACLR
rst => R7[16].ACLR
rst => R7[17].ACLR
rst => R7[18].ACLR
rst => R7[19].ACLR
rst => R7[20].ACLR
rst => R7[21].ACLR
rst => R7[22].ACLR
rst => R7[23].ACLR
rst => R7[24].ACLR
rst => R7[25].ACLR
rst => R7[26].ACLR
rst => R7[27].ACLR
rst => R7[28].ACLR
rst => R7[29].ACLR
rst => R7[30].ACLR
rst => R7[31].ACLR
rst => R6[0].ACLR
rst => R6[1].ACLR
rst => R6[2].ACLR
rst => R6[3].ACLR
rst => R6[4].ACLR
rst => R6[5].ACLR
rst => R6[6].ACLR
rst => R6[7].ACLR
rst => R6[8].ACLR
rst => R6[9].ACLR
rst => R6[10].ACLR
rst => R6[11].ACLR
rst => R6[12].ACLR
rst => R6[13].ACLR
rst => R6[14].ACLR
rst => R6[15].ACLR
rst => R6[16].ACLR
rst => R6[17].ACLR
rst => R6[18].ACLR
rst => R6[19].ACLR
rst => R6[20].ACLR
rst => R6[21].ACLR
rst => R6[22].ACLR
rst => R6[23].ACLR
rst => R6[24].ACLR
rst => R6[25].ACLR
rst => R6[26].ACLR
rst => R6[27].ACLR
rst => R6[28].ACLR
rst => R6[29].ACLR
rst => R6[30].ACLR
rst => R6[31].ACLR
rst => R5[0].ACLR
rst => R5[1].ACLR
rst => R5[2].ACLR
rst => R5[3].ACLR
rst => R5[4].ACLR
rst => R5[5].ACLR
rst => R5[6].ACLR
rst => R5[7].ACLR
rst => R5[8].ACLR
rst => R5[9].ACLR
rst => R5[10].ACLR
rst => R5[11].ACLR
rst => R5[12].ACLR
rst => R5[13].ACLR
rst => R5[14].ACLR
rst => R5[15].ACLR
rst => R5[16].ACLR
rst => R5[17].ACLR
rst => R5[18].ACLR
rst => R5[19].ACLR
rst => R5[20].ACLR
rst => R5[21].ACLR
rst => R5[22].ACLR
rst => R5[23].ACLR
rst => R5[24].ACLR
rst => R5[25].ACLR
rst => R5[26].ACLR
rst => R5[27].ACLR
rst => R5[28].ACLR
rst => R5[29].ACLR
rst => R5[30].ACLR
rst => R5[31].ACLR
rst => R4[0].ACLR
rst => R4[1].ACLR
rst => R4[2].ACLR
rst => R4[3].ACLR
rst => R4[4].ACLR
rst => R4[5].ACLR
rst => R4[6].ACLR
rst => R4[7].ACLR
rst => R4[8].ACLR
rst => R4[9].ACLR
rst => R4[10].ACLR
rst => R4[11].ACLR
rst => R4[12].ACLR
rst => R4[13].ACLR
rst => R4[14].ACLR
rst => R4[15].ACLR
rst => R4[16].ACLR
rst => R4[17].ACLR
rst => R4[18].ACLR
rst => R4[19].ACLR
rst => R4[20].ACLR
rst => R4[21].ACLR
rst => R4[22].ACLR
rst => R4[23].ACLR
rst => R4[24].ACLR
rst => R4[25].ACLR
rst => R4[26].ACLR
rst => R4[27].ACLR
rst => R4[28].ACLR
rst => R4[29].ACLR
rst => R4[30].ACLR
rst => R4[31].ACLR
rst => R3[0].ACLR
rst => R3[1].ACLR
rst => R3[2].ACLR
rst => R3[3].ACLR
rst => R3[4].ACLR
rst => R3[5].ACLR
rst => R3[6].ACLR
rst => R3[7].ACLR
rst => R3[8].ACLR
rst => R3[9].ACLR
rst => R3[10].ACLR
rst => R3[11].ACLR
rst => R3[12].ACLR
rst => R3[13].ACLR
rst => R3[14].ACLR
rst => R3[15].ACLR
rst => R3[16].ACLR
rst => R3[17].ACLR
rst => R3[18].ACLR
rst => R3[19].ACLR
rst => R3[20].ACLR
rst => R3[21].ACLR
rst => R3[22].ACLR
rst => R3[23].ACLR
rst => R3[24].ACLR
rst => R3[25].ACLR
rst => R3[26].ACLR
rst => R3[27].ACLR
rst => R3[28].ACLR
rst => R3[29].ACLR
rst => R3[30].ACLR
rst => R3[31].ACLR
rst => R2[0].ACLR
rst => R2[1].ACLR
rst => R2[2].ACLR
rst => R2[3].ACLR
rst => R2[4].ACLR
rst => R2[5].ACLR
rst => R2[6].ACLR
rst => R2[7].ACLR
rst => R2[8].ACLR
rst => R2[9].ACLR
rst => R2[10].ACLR
rst => R2[11].ACLR
rst => R2[12].ACLR
rst => R2[13].ACLR
rst => R2[14].ACLR
rst => R2[15].ACLR
rst => R2[16].ACLR
rst => R2[17].ACLR
rst => R2[18].ACLR
rst => R2[19].ACLR
rst => R2[20].ACLR
rst => R2[21].ACLR
rst => R2[22].ACLR
rst => R2[23].ACLR
rst => R2[24].ACLR
rst => R2[25].ACLR
rst => R2[26].ACLR
rst => R2[27].ACLR
rst => R2[28].ACLR
rst => R2[29].ACLR
rst => R2[30].ACLR
rst => R2[31].ACLR
rst => R1[0].ACLR
rst => R1[1].ACLR
rst => R1[2].ACLR
rst => R1[3].ACLR
rst => R1[4].ACLR
rst => R1[5].ACLR
rst => R1[6].ACLR
rst => R1[7].ACLR
rst => R1[8].ACLR
rst => R1[9].ACLR
rst => R1[10].ACLR
rst => R1[11].ACLR
rst => R1[12].ACLR
rst => R1[13].ACLR
rst => R1[14].ACLR
rst => R1[15].ACLR
rst => R1[16].ACLR
rst => R1[17].ACLR
rst => R1[18].ACLR
rst => R1[19].ACLR
rst => R1[20].ACLR
rst => R1[21].ACLR
rst => R1[22].ACLR
rst => R1[23].ACLR
rst => R1[24].ACLR
rst => R1[25].ACLR
rst => R1[26].ACLR
rst => R1[27].ACLR
rst => R1[28].ACLR
rst => R1[29].ACLR
rst => R1[30].ACLR
rst => R1[31].ACLR
rst => R0[0].ACLR
rst => R0[1].ACLR
rst => R0[2].ACLR
rst => R0[3].ACLR
rst => R0[4].ACLR
rst => R0[5].ACLR
rst => R0[6].ACLR
rst => R0[7].ACLR
rst => R0[8].ACLR
rst => R0[9].ACLR
rst => R0[10].ACLR
rst => R0[11].ACLR
rst => R0[12].ACLR
rst => R0[13].ACLR
rst => R0[14].ACLR
rst => R0[15].ACLR
rst => R0[16].ACLR
rst => R0[17].ACLR
rst => R0[18].ACLR
rst => R0[19].ACLR
rst => R0[20].ACLR
rst => R0[21].ACLR
rst => R0[22].ACLR
rst => R0[23].ACLR
rst => R0[24].ACLR
rst => R0[25].ACLR
rst => R0[26].ACLR
rst => R0[27].ACLR
rst => R0[28].ACLR
rst => R0[29].ACLR
rst => R0[30].ACLR
rst => R0[31].ACLR
RD1[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
RD1[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
RD1[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
RD1[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
RD1[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
RD1[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
RD1[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
RD1[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
RD1[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
RD1[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
RD1[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
RD1[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
RD1[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
RD1[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
RD1[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
RD1[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
RD1[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
RD1[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
RD1[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
RD1[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
RD1[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
RD1[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
RD1[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
RD1[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
RD1[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
RD1[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
RD1[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
RD1[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
RD1[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
RD1[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
RD1[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
RD1[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RD2[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
RD2[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
RD2[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
RD2[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
RD2[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
RD2[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
RD2[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
RD2[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
RD2[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
RD2[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
RD2[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
RD2[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
RD2[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
RD2[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
RD2[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
RD2[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
RD2[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
RD2[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
RD2[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
RD2[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
RD2[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
RD2[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
RD2[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
RD2[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
RD2[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
RD2[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
RD2[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
RD2[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
RD2[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
RD2[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
RD2[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
RD2[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
RD3[0] <= Mux95.DB_MAX_OUTPUT_PORT_TYPE
RD3[1] <= Mux94.DB_MAX_OUTPUT_PORT_TYPE
RD3[2] <= Mux93.DB_MAX_OUTPUT_PORT_TYPE
RD3[3] <= Mux92.DB_MAX_OUTPUT_PORT_TYPE
RD3[4] <= Mux91.DB_MAX_OUTPUT_PORT_TYPE
RD3[5] <= Mux90.DB_MAX_OUTPUT_PORT_TYPE
RD3[6] <= Mux89.DB_MAX_OUTPUT_PORT_TYPE
RD3[7] <= Mux88.DB_MAX_OUTPUT_PORT_TYPE
RD3[8] <= Mux87.DB_MAX_OUTPUT_PORT_TYPE
RD3[9] <= Mux86.DB_MAX_OUTPUT_PORT_TYPE
RD3[10] <= Mux85.DB_MAX_OUTPUT_PORT_TYPE
RD3[11] <= Mux84.DB_MAX_OUTPUT_PORT_TYPE
RD3[12] <= Mux83.DB_MAX_OUTPUT_PORT_TYPE
RD3[13] <= Mux82.DB_MAX_OUTPUT_PORT_TYPE
RD3[14] <= Mux81.DB_MAX_OUTPUT_PORT_TYPE
RD3[15] <= Mux80.DB_MAX_OUTPUT_PORT_TYPE
RD3[16] <= Mux79.DB_MAX_OUTPUT_PORT_TYPE
RD3[17] <= Mux78.DB_MAX_OUTPUT_PORT_TYPE
RD3[18] <= Mux77.DB_MAX_OUTPUT_PORT_TYPE
RD3[19] <= Mux76.DB_MAX_OUTPUT_PORT_TYPE
RD3[20] <= Mux75.DB_MAX_OUTPUT_PORT_TYPE
RD3[21] <= Mux74.DB_MAX_OUTPUT_PORT_TYPE
RD3[22] <= Mux73.DB_MAX_OUTPUT_PORT_TYPE
RD3[23] <= Mux72.DB_MAX_OUTPUT_PORT_TYPE
RD3[24] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
RD3[25] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
RD3[26] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
RD3[27] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
RD3[28] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
RD3[29] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
RD3[30] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
RD3[31] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE


|testbench|procesador_pipeline:procesador|segment_id_ex:id_ex
clk => num_out[0]~reg0.CLK
clk => num_out[1]~reg0.CLK
clk => num_out[2]~reg0.CLK
clk => num_out[3]~reg0.CLK
clk => num_out[4]~reg0.CLK
clk => num_out[5]~reg0.CLK
clk => num_out[6]~reg0.CLK
clk => num_out[7]~reg0.CLK
clk => num_out[8]~reg0.CLK
clk => num_out[9]~reg0.CLK
clk => num_out[10]~reg0.CLK
clk => num_out[11]~reg0.CLK
clk => num_out[12]~reg0.CLK
clk => num_out[13]~reg0.CLK
clk => num_out[14]~reg0.CLK
clk => num_out[15]~reg0.CLK
clk => num_out[16]~reg0.CLK
clk => num_out[17]~reg0.CLK
clk => num_out[18]~reg0.CLK
clk => num_out[19]~reg0.CLK
clk => num_out[20]~reg0.CLK
clk => num_out[21]~reg0.CLK
clk => num_out[22]~reg0.CLK
clk => num_out[23]~reg0.CLK
clk => num_out[24]~reg0.CLK
clk => num_out[25]~reg0.CLK
clk => num_out[26]~reg0.CLK
clk => num_out[27]~reg0.CLK
clk => num_out[28]~reg0.CLK
clk => num_out[29]~reg0.CLK
clk => num_out[30]~reg0.CLK
clk => num_out[31]~reg0.CLK
clk => RR3_out[0]~reg0.CLK
clk => RR3_out[1]~reg0.CLK
clk => RR3_out[2]~reg0.CLK
clk => RR3_out[3]~reg0.CLK
clk => RD3_out[0]~reg0.CLK
clk => RD3_out[1]~reg0.CLK
clk => RD3_out[2]~reg0.CLK
clk => RD3_out[3]~reg0.CLK
clk => RD3_out[4]~reg0.CLK
clk => RD3_out[5]~reg0.CLK
clk => RD3_out[6]~reg0.CLK
clk => RD3_out[7]~reg0.CLK
clk => RD3_out[8]~reg0.CLK
clk => RD3_out[9]~reg0.CLK
clk => RD3_out[10]~reg0.CLK
clk => RD3_out[11]~reg0.CLK
clk => RD3_out[12]~reg0.CLK
clk => RD3_out[13]~reg0.CLK
clk => RD3_out[14]~reg0.CLK
clk => RD3_out[15]~reg0.CLK
clk => RD3_out[16]~reg0.CLK
clk => RD3_out[17]~reg0.CLK
clk => RD3_out[18]~reg0.CLK
clk => RD3_out[19]~reg0.CLK
clk => RD3_out[20]~reg0.CLK
clk => RD3_out[21]~reg0.CLK
clk => RD3_out[22]~reg0.CLK
clk => RD3_out[23]~reg0.CLK
clk => RD3_out[24]~reg0.CLK
clk => RD3_out[25]~reg0.CLK
clk => RD3_out[26]~reg0.CLK
clk => RD3_out[27]~reg0.CLK
clk => RD3_out[28]~reg0.CLK
clk => RD3_out[29]~reg0.CLK
clk => RD3_out[30]~reg0.CLK
clk => RD3_out[31]~reg0.CLK
clk => RD2_out[0]~reg0.CLK
clk => RD2_out[1]~reg0.CLK
clk => RD2_out[2]~reg0.CLK
clk => RD2_out[3]~reg0.CLK
clk => RD2_out[4]~reg0.CLK
clk => RD2_out[5]~reg0.CLK
clk => RD2_out[6]~reg0.CLK
clk => RD2_out[7]~reg0.CLK
clk => RD2_out[8]~reg0.CLK
clk => RD2_out[9]~reg0.CLK
clk => RD2_out[10]~reg0.CLK
clk => RD2_out[11]~reg0.CLK
clk => RD2_out[12]~reg0.CLK
clk => RD2_out[13]~reg0.CLK
clk => RD2_out[14]~reg0.CLK
clk => RD2_out[15]~reg0.CLK
clk => RD2_out[16]~reg0.CLK
clk => RD2_out[17]~reg0.CLK
clk => RD2_out[18]~reg0.CLK
clk => RD2_out[19]~reg0.CLK
clk => RD2_out[20]~reg0.CLK
clk => RD2_out[21]~reg0.CLK
clk => RD2_out[22]~reg0.CLK
clk => RD2_out[23]~reg0.CLK
clk => RD2_out[24]~reg0.CLK
clk => RD2_out[25]~reg0.CLK
clk => RD2_out[26]~reg0.CLK
clk => RD2_out[27]~reg0.CLK
clk => RD2_out[28]~reg0.CLK
clk => RD2_out[29]~reg0.CLK
clk => RD2_out[30]~reg0.CLK
clk => RD2_out[31]~reg0.CLK
clk => RD1_out[0]~reg0.CLK
clk => RD1_out[1]~reg0.CLK
clk => RD1_out[2]~reg0.CLK
clk => RD1_out[3]~reg0.CLK
clk => RD1_out[4]~reg0.CLK
clk => RD1_out[5]~reg0.CLK
clk => RD1_out[6]~reg0.CLK
clk => RD1_out[7]~reg0.CLK
clk => RD1_out[8]~reg0.CLK
clk => RD1_out[9]~reg0.CLK
clk => RD1_out[10]~reg0.CLK
clk => RD1_out[11]~reg0.CLK
clk => RD1_out[12]~reg0.CLK
clk => RD1_out[13]~reg0.CLK
clk => RD1_out[14]~reg0.CLK
clk => RD1_out[15]~reg0.CLK
clk => RD1_out[16]~reg0.CLK
clk => RD1_out[17]~reg0.CLK
clk => RD1_out[18]~reg0.CLK
clk => RD1_out[19]~reg0.CLK
clk => RD1_out[20]~reg0.CLK
clk => RD1_out[21]~reg0.CLK
clk => RD1_out[22]~reg0.CLK
clk => RD1_out[23]~reg0.CLK
clk => RD1_out[24]~reg0.CLK
clk => RD1_out[25]~reg0.CLK
clk => RD1_out[26]~reg0.CLK
clk => RD1_out[27]~reg0.CLK
clk => RD1_out[28]~reg0.CLK
clk => RD1_out[29]~reg0.CLK
clk => RD1_out[30]~reg0.CLK
clk => RD1_out[31]~reg0.CLK
clk => pc_out[0]~reg0.CLK
clk => pc_out[1]~reg0.CLK
clk => pc_out[2]~reg0.CLK
clk => pc_out[3]~reg0.CLK
clk => pc_out[4]~reg0.CLK
clk => pc_out[5]~reg0.CLK
clk => pc_out[6]~reg0.CLK
clk => pc_out[7]~reg0.CLK
clk => pc_out[8]~reg0.CLK
clk => pc_out[9]~reg0.CLK
clk => pc_out[10]~reg0.CLK
clk => pc_out[11]~reg0.CLK
clk => pc_out[12]~reg0.CLK
clk => pc_out[13]~reg0.CLK
clk => pc_out[14]~reg0.CLK
clk => pc_out[15]~reg0.CLK
clk => pc_out[16]~reg0.CLK
clk => pc_out[17]~reg0.CLK
clk => pc_out[18]~reg0.CLK
clk => pc_out[19]~reg0.CLK
clk => pc_out[20]~reg0.CLK
clk => pc_out[21]~reg0.CLK
clk => pc_out[22]~reg0.CLK
clk => pc_out[23]~reg0.CLK
clk => pc_out[24]~reg0.CLK
clk => pc_out[25]~reg0.CLK
clk => pc_out[26]~reg0.CLK
clk => pc_out[27]~reg0.CLK
clk => pc_out[28]~reg0.CLK
clk => pc_out[29]~reg0.CLK
clk => pc_out[30]~reg0.CLK
clk => pc_out[31]~reg0.CLK
clk => RegWrite_out~reg0.CLK
clk => ALUSrc_out~reg0.CLK
clk => ALUOp_out[0]~reg0.CLK
clk => ALUOp_out[1]~reg0.CLK
clk => ALUOp_out[2]~reg0.CLK
clk => MemWrite_out~reg0.CLK
clk => MemRead_out~reg0.CLK
clk => MemToReg_out~reg0.CLK
rst => num_out[0]~reg0.ACLR
rst => num_out[1]~reg0.ACLR
rst => num_out[2]~reg0.ACLR
rst => num_out[3]~reg0.ACLR
rst => num_out[4]~reg0.ACLR
rst => num_out[5]~reg0.ACLR
rst => num_out[6]~reg0.ACLR
rst => num_out[7]~reg0.ACLR
rst => num_out[8]~reg0.ACLR
rst => num_out[9]~reg0.ACLR
rst => num_out[10]~reg0.ACLR
rst => num_out[11]~reg0.ACLR
rst => num_out[12]~reg0.ACLR
rst => num_out[13]~reg0.ACLR
rst => num_out[14]~reg0.ACLR
rst => num_out[15]~reg0.ACLR
rst => num_out[16]~reg0.ACLR
rst => num_out[17]~reg0.ACLR
rst => num_out[18]~reg0.ACLR
rst => num_out[19]~reg0.ACLR
rst => num_out[20]~reg0.ACLR
rst => num_out[21]~reg0.ACLR
rst => num_out[22]~reg0.ACLR
rst => num_out[23]~reg0.ACLR
rst => num_out[24]~reg0.ACLR
rst => num_out[25]~reg0.ACLR
rst => num_out[26]~reg0.ACLR
rst => num_out[27]~reg0.ACLR
rst => num_out[28]~reg0.ACLR
rst => num_out[29]~reg0.ACLR
rst => num_out[30]~reg0.ACLR
rst => num_out[31]~reg0.ACLR
rst => RR3_out[0]~reg0.ACLR
rst => RR3_out[1]~reg0.ACLR
rst => RR3_out[2]~reg0.ACLR
rst => RR3_out[3]~reg0.ACLR
rst => RD3_out[0]~reg0.ACLR
rst => RD3_out[1]~reg0.ACLR
rst => RD3_out[2]~reg0.ACLR
rst => RD3_out[3]~reg0.ACLR
rst => RD3_out[4]~reg0.ACLR
rst => RD3_out[5]~reg0.ACLR
rst => RD3_out[6]~reg0.ACLR
rst => RD3_out[7]~reg0.ACLR
rst => RD3_out[8]~reg0.ACLR
rst => RD3_out[9]~reg0.ACLR
rst => RD3_out[10]~reg0.ACLR
rst => RD3_out[11]~reg0.ACLR
rst => RD3_out[12]~reg0.ACLR
rst => RD3_out[13]~reg0.ACLR
rst => RD3_out[14]~reg0.ACLR
rst => RD3_out[15]~reg0.ACLR
rst => RD3_out[16]~reg0.ACLR
rst => RD3_out[17]~reg0.ACLR
rst => RD3_out[18]~reg0.ACLR
rst => RD3_out[19]~reg0.ACLR
rst => RD3_out[20]~reg0.ACLR
rst => RD3_out[21]~reg0.ACLR
rst => RD3_out[22]~reg0.ACLR
rst => RD3_out[23]~reg0.ACLR
rst => RD3_out[24]~reg0.ACLR
rst => RD3_out[25]~reg0.ACLR
rst => RD3_out[26]~reg0.ACLR
rst => RD3_out[27]~reg0.ACLR
rst => RD3_out[28]~reg0.ACLR
rst => RD3_out[29]~reg0.ACLR
rst => RD3_out[30]~reg0.ACLR
rst => RD3_out[31]~reg0.ACLR
rst => RD2_out[0]~reg0.ACLR
rst => RD2_out[1]~reg0.ACLR
rst => RD2_out[2]~reg0.ACLR
rst => RD2_out[3]~reg0.ACLR
rst => RD2_out[4]~reg0.ACLR
rst => RD2_out[5]~reg0.ACLR
rst => RD2_out[6]~reg0.ACLR
rst => RD2_out[7]~reg0.ACLR
rst => RD2_out[8]~reg0.ACLR
rst => RD2_out[9]~reg0.ACLR
rst => RD2_out[10]~reg0.ACLR
rst => RD2_out[11]~reg0.ACLR
rst => RD2_out[12]~reg0.ACLR
rst => RD2_out[13]~reg0.ACLR
rst => RD2_out[14]~reg0.ACLR
rst => RD2_out[15]~reg0.ACLR
rst => RD2_out[16]~reg0.ACLR
rst => RD2_out[17]~reg0.ACLR
rst => RD2_out[18]~reg0.ACLR
rst => RD2_out[19]~reg0.ACLR
rst => RD2_out[20]~reg0.ACLR
rst => RD2_out[21]~reg0.ACLR
rst => RD2_out[22]~reg0.ACLR
rst => RD2_out[23]~reg0.ACLR
rst => RD2_out[24]~reg0.ACLR
rst => RD2_out[25]~reg0.ACLR
rst => RD2_out[26]~reg0.ACLR
rst => RD2_out[27]~reg0.ACLR
rst => RD2_out[28]~reg0.ACLR
rst => RD2_out[29]~reg0.ACLR
rst => RD2_out[30]~reg0.ACLR
rst => RD2_out[31]~reg0.ACLR
rst => RD1_out[0]~reg0.ACLR
rst => RD1_out[1]~reg0.ACLR
rst => RD1_out[2]~reg0.ACLR
rst => RD1_out[3]~reg0.ACLR
rst => RD1_out[4]~reg0.ACLR
rst => RD1_out[5]~reg0.ACLR
rst => RD1_out[6]~reg0.ACLR
rst => RD1_out[7]~reg0.ACLR
rst => RD1_out[8]~reg0.ACLR
rst => RD1_out[9]~reg0.ACLR
rst => RD1_out[10]~reg0.ACLR
rst => RD1_out[11]~reg0.ACLR
rst => RD1_out[12]~reg0.ACLR
rst => RD1_out[13]~reg0.ACLR
rst => RD1_out[14]~reg0.ACLR
rst => RD1_out[15]~reg0.ACLR
rst => RD1_out[16]~reg0.ACLR
rst => RD1_out[17]~reg0.ACLR
rst => RD1_out[18]~reg0.ACLR
rst => RD1_out[19]~reg0.ACLR
rst => RD1_out[20]~reg0.ACLR
rst => RD1_out[21]~reg0.ACLR
rst => RD1_out[22]~reg0.ACLR
rst => RD1_out[23]~reg0.ACLR
rst => RD1_out[24]~reg0.ACLR
rst => RD1_out[25]~reg0.ACLR
rst => RD1_out[26]~reg0.ACLR
rst => RD1_out[27]~reg0.ACLR
rst => RD1_out[28]~reg0.ACLR
rst => RD1_out[29]~reg0.ACLR
rst => RD1_out[30]~reg0.ACLR
rst => RD1_out[31]~reg0.ACLR
rst => pc_out[0]~reg0.ACLR
rst => pc_out[1]~reg0.ACLR
rst => pc_out[2]~reg0.ACLR
rst => pc_out[3]~reg0.ACLR
rst => pc_out[4]~reg0.ACLR
rst => pc_out[5]~reg0.ACLR
rst => pc_out[6]~reg0.ACLR
rst => pc_out[7]~reg0.ACLR
rst => pc_out[8]~reg0.ACLR
rst => pc_out[9]~reg0.ACLR
rst => pc_out[10]~reg0.ACLR
rst => pc_out[11]~reg0.ACLR
rst => pc_out[12]~reg0.ACLR
rst => pc_out[13]~reg0.ACLR
rst => pc_out[14]~reg0.ACLR
rst => pc_out[15]~reg0.ACLR
rst => pc_out[16]~reg0.ACLR
rst => pc_out[17]~reg0.ACLR
rst => pc_out[18]~reg0.ACLR
rst => pc_out[19]~reg0.ACLR
rst => pc_out[20]~reg0.ACLR
rst => pc_out[21]~reg0.ACLR
rst => pc_out[22]~reg0.ACLR
rst => pc_out[23]~reg0.ACLR
rst => pc_out[24]~reg0.ACLR
rst => pc_out[25]~reg0.ACLR
rst => pc_out[26]~reg0.ACLR
rst => pc_out[27]~reg0.ACLR
rst => pc_out[28]~reg0.ACLR
rst => pc_out[29]~reg0.ACLR
rst => pc_out[30]~reg0.ACLR
rst => pc_out[31]~reg0.ACLR
rst => RegWrite_out~reg0.ACLR
rst => ALUSrc_out~reg0.ACLR
rst => ALUOp_out[0]~reg0.ACLR
rst => ALUOp_out[1]~reg0.ACLR
rst => ALUOp_out[2]~reg0.ACLR
rst => MemWrite_out~reg0.ACLR
rst => MemRead_out~reg0.ACLR
rst => MemToReg_out~reg0.ACLR
MemToReg_in => MemToReg_out~reg0.DATAIN
MemRead_in => MemRead_out~reg0.DATAIN
MemWrite_in => MemWrite_out~reg0.DATAIN
ALUOp_in[0] => ALUOp_out[0]~reg0.DATAIN
ALUOp_in[1] => ALUOp_out[1]~reg0.DATAIN
ALUOp_in[2] => ALUOp_out[2]~reg0.DATAIN
ALUSrc_in => ALUSrc_out~reg0.DATAIN
RegWrite_in => RegWrite_out~reg0.DATAIN
pc_in[0] => pc_out[0]~reg0.DATAIN
pc_in[1] => pc_out[1]~reg0.DATAIN
pc_in[2] => pc_out[2]~reg0.DATAIN
pc_in[3] => pc_out[3]~reg0.DATAIN
pc_in[4] => pc_out[4]~reg0.DATAIN
pc_in[5] => pc_out[5]~reg0.DATAIN
pc_in[6] => pc_out[6]~reg0.DATAIN
pc_in[7] => pc_out[7]~reg0.DATAIN
pc_in[8] => pc_out[8]~reg0.DATAIN
pc_in[9] => pc_out[9]~reg0.DATAIN
pc_in[10] => pc_out[10]~reg0.DATAIN
pc_in[11] => pc_out[11]~reg0.DATAIN
pc_in[12] => pc_out[12]~reg0.DATAIN
pc_in[13] => pc_out[13]~reg0.DATAIN
pc_in[14] => pc_out[14]~reg0.DATAIN
pc_in[15] => pc_out[15]~reg0.DATAIN
pc_in[16] => pc_out[16]~reg0.DATAIN
pc_in[17] => pc_out[17]~reg0.DATAIN
pc_in[18] => pc_out[18]~reg0.DATAIN
pc_in[19] => pc_out[19]~reg0.DATAIN
pc_in[20] => pc_out[20]~reg0.DATAIN
pc_in[21] => pc_out[21]~reg0.DATAIN
pc_in[22] => pc_out[22]~reg0.DATAIN
pc_in[23] => pc_out[23]~reg0.DATAIN
pc_in[24] => pc_out[24]~reg0.DATAIN
pc_in[25] => pc_out[25]~reg0.DATAIN
pc_in[26] => pc_out[26]~reg0.DATAIN
pc_in[27] => pc_out[27]~reg0.DATAIN
pc_in[28] => pc_out[28]~reg0.DATAIN
pc_in[29] => pc_out[29]~reg0.DATAIN
pc_in[30] => pc_out[30]~reg0.DATAIN
pc_in[31] => pc_out[31]~reg0.DATAIN
RD1_in[0] => RD1_out[0]~reg0.DATAIN
RD1_in[1] => RD1_out[1]~reg0.DATAIN
RD1_in[2] => RD1_out[2]~reg0.DATAIN
RD1_in[3] => RD1_out[3]~reg0.DATAIN
RD1_in[4] => RD1_out[4]~reg0.DATAIN
RD1_in[5] => RD1_out[5]~reg0.DATAIN
RD1_in[6] => RD1_out[6]~reg0.DATAIN
RD1_in[7] => RD1_out[7]~reg0.DATAIN
RD1_in[8] => RD1_out[8]~reg0.DATAIN
RD1_in[9] => RD1_out[9]~reg0.DATAIN
RD1_in[10] => RD1_out[10]~reg0.DATAIN
RD1_in[11] => RD1_out[11]~reg0.DATAIN
RD1_in[12] => RD1_out[12]~reg0.DATAIN
RD1_in[13] => RD1_out[13]~reg0.DATAIN
RD1_in[14] => RD1_out[14]~reg0.DATAIN
RD1_in[15] => RD1_out[15]~reg0.DATAIN
RD1_in[16] => RD1_out[16]~reg0.DATAIN
RD1_in[17] => RD1_out[17]~reg0.DATAIN
RD1_in[18] => RD1_out[18]~reg0.DATAIN
RD1_in[19] => RD1_out[19]~reg0.DATAIN
RD1_in[20] => RD1_out[20]~reg0.DATAIN
RD1_in[21] => RD1_out[21]~reg0.DATAIN
RD1_in[22] => RD1_out[22]~reg0.DATAIN
RD1_in[23] => RD1_out[23]~reg0.DATAIN
RD1_in[24] => RD1_out[24]~reg0.DATAIN
RD1_in[25] => RD1_out[25]~reg0.DATAIN
RD1_in[26] => RD1_out[26]~reg0.DATAIN
RD1_in[27] => RD1_out[27]~reg0.DATAIN
RD1_in[28] => RD1_out[28]~reg0.DATAIN
RD1_in[29] => RD1_out[29]~reg0.DATAIN
RD1_in[30] => RD1_out[30]~reg0.DATAIN
RD1_in[31] => RD1_out[31]~reg0.DATAIN
RD2_in[0] => RD2_out[0]~reg0.DATAIN
RD2_in[1] => RD2_out[1]~reg0.DATAIN
RD2_in[2] => RD2_out[2]~reg0.DATAIN
RD2_in[3] => RD2_out[3]~reg0.DATAIN
RD2_in[4] => RD2_out[4]~reg0.DATAIN
RD2_in[5] => RD2_out[5]~reg0.DATAIN
RD2_in[6] => RD2_out[6]~reg0.DATAIN
RD2_in[7] => RD2_out[7]~reg0.DATAIN
RD2_in[8] => RD2_out[8]~reg0.DATAIN
RD2_in[9] => RD2_out[9]~reg0.DATAIN
RD2_in[10] => RD2_out[10]~reg0.DATAIN
RD2_in[11] => RD2_out[11]~reg0.DATAIN
RD2_in[12] => RD2_out[12]~reg0.DATAIN
RD2_in[13] => RD2_out[13]~reg0.DATAIN
RD2_in[14] => RD2_out[14]~reg0.DATAIN
RD2_in[15] => RD2_out[15]~reg0.DATAIN
RD2_in[16] => RD2_out[16]~reg0.DATAIN
RD2_in[17] => RD2_out[17]~reg0.DATAIN
RD2_in[18] => RD2_out[18]~reg0.DATAIN
RD2_in[19] => RD2_out[19]~reg0.DATAIN
RD2_in[20] => RD2_out[20]~reg0.DATAIN
RD2_in[21] => RD2_out[21]~reg0.DATAIN
RD2_in[22] => RD2_out[22]~reg0.DATAIN
RD2_in[23] => RD2_out[23]~reg0.DATAIN
RD2_in[24] => RD2_out[24]~reg0.DATAIN
RD2_in[25] => RD2_out[25]~reg0.DATAIN
RD2_in[26] => RD2_out[26]~reg0.DATAIN
RD2_in[27] => RD2_out[27]~reg0.DATAIN
RD2_in[28] => RD2_out[28]~reg0.DATAIN
RD2_in[29] => RD2_out[29]~reg0.DATAIN
RD2_in[30] => RD2_out[30]~reg0.DATAIN
RD2_in[31] => RD2_out[31]~reg0.DATAIN
RD3_in[0] => RD3_out[0]~reg0.DATAIN
RD3_in[1] => RD3_out[1]~reg0.DATAIN
RD3_in[2] => RD3_out[2]~reg0.DATAIN
RD3_in[3] => RD3_out[3]~reg0.DATAIN
RD3_in[4] => RD3_out[4]~reg0.DATAIN
RD3_in[5] => RD3_out[5]~reg0.DATAIN
RD3_in[6] => RD3_out[6]~reg0.DATAIN
RD3_in[7] => RD3_out[7]~reg0.DATAIN
RD3_in[8] => RD3_out[8]~reg0.DATAIN
RD3_in[9] => RD3_out[9]~reg0.DATAIN
RD3_in[10] => RD3_out[10]~reg0.DATAIN
RD3_in[11] => RD3_out[11]~reg0.DATAIN
RD3_in[12] => RD3_out[12]~reg0.DATAIN
RD3_in[13] => RD3_out[13]~reg0.DATAIN
RD3_in[14] => RD3_out[14]~reg0.DATAIN
RD3_in[15] => RD3_out[15]~reg0.DATAIN
RD3_in[16] => RD3_out[16]~reg0.DATAIN
RD3_in[17] => RD3_out[17]~reg0.DATAIN
RD3_in[18] => RD3_out[18]~reg0.DATAIN
RD3_in[19] => RD3_out[19]~reg0.DATAIN
RD3_in[20] => RD3_out[20]~reg0.DATAIN
RD3_in[21] => RD3_out[21]~reg0.DATAIN
RD3_in[22] => RD3_out[22]~reg0.DATAIN
RD3_in[23] => RD3_out[23]~reg0.DATAIN
RD3_in[24] => RD3_out[24]~reg0.DATAIN
RD3_in[25] => RD3_out[25]~reg0.DATAIN
RD3_in[26] => RD3_out[26]~reg0.DATAIN
RD3_in[27] => RD3_out[27]~reg0.DATAIN
RD3_in[28] => RD3_out[28]~reg0.DATAIN
RD3_in[29] => RD3_out[29]~reg0.DATAIN
RD3_in[30] => RD3_out[30]~reg0.DATAIN
RD3_in[31] => RD3_out[31]~reg0.DATAIN
RR3_in[0] => RR3_out[0]~reg0.DATAIN
RR3_in[1] => RR3_out[1]~reg0.DATAIN
RR3_in[2] => RR3_out[2]~reg0.DATAIN
RR3_in[3] => RR3_out[3]~reg0.DATAIN
num_in[0] => num_out[0]~reg0.DATAIN
num_in[1] => num_out[1]~reg0.DATAIN
num_in[2] => num_out[2]~reg0.DATAIN
num_in[3] => num_out[3]~reg0.DATAIN
num_in[4] => num_out[4]~reg0.DATAIN
num_in[5] => num_out[5]~reg0.DATAIN
num_in[6] => num_out[6]~reg0.DATAIN
num_in[7] => num_out[7]~reg0.DATAIN
num_in[8] => num_out[8]~reg0.DATAIN
num_in[9] => num_out[9]~reg0.DATAIN
num_in[10] => num_out[10]~reg0.DATAIN
num_in[11] => num_out[11]~reg0.DATAIN
num_in[12] => num_out[12]~reg0.DATAIN
num_in[13] => num_out[13]~reg0.DATAIN
num_in[14] => num_out[14]~reg0.DATAIN
num_in[15] => num_out[15]~reg0.DATAIN
num_in[16] => num_out[16]~reg0.DATAIN
num_in[17] => num_out[17]~reg0.DATAIN
num_in[18] => num_out[18]~reg0.DATAIN
num_in[19] => num_out[19]~reg0.DATAIN
num_in[20] => num_out[20]~reg0.DATAIN
num_in[21] => num_out[21]~reg0.DATAIN
num_in[22] => num_out[22]~reg0.DATAIN
num_in[23] => num_out[23]~reg0.DATAIN
num_in[24] => num_out[24]~reg0.DATAIN
num_in[25] => num_out[25]~reg0.DATAIN
num_in[26] => num_out[26]~reg0.DATAIN
num_in[27] => num_out[27]~reg0.DATAIN
num_in[28] => num_out[28]~reg0.DATAIN
num_in[29] => num_out[29]~reg0.DATAIN
num_in[30] => num_out[30]~reg0.DATAIN
num_in[31] => num_out[31]~reg0.DATAIN
MemToReg_out <= MemToReg_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemRead_out <= MemRead_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemWrite_out <= MemWrite_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOp_out[0] <= ALUOp_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOp_out[1] <= ALUOp_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOp_out[2] <= ALUOp_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUSrc_out <= ALUSrc_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWrite_out <= RegWrite_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[0] <= pc_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[1] <= pc_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[2] <= pc_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[3] <= pc_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[4] <= pc_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[5] <= pc_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[6] <= pc_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[7] <= pc_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[8] <= pc_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[9] <= pc_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[10] <= pc_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[11] <= pc_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[12] <= pc_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[13] <= pc_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[14] <= pc_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[15] <= pc_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[16] <= pc_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[17] <= pc_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[18] <= pc_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[19] <= pc_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[20] <= pc_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[21] <= pc_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[22] <= pc_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[23] <= pc_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[24] <= pc_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[25] <= pc_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[26] <= pc_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[27] <= pc_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[28] <= pc_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[29] <= pc_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[30] <= pc_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[31] <= pc_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1_out[0] <= RD1_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1_out[1] <= RD1_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1_out[2] <= RD1_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1_out[3] <= RD1_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1_out[4] <= RD1_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1_out[5] <= RD1_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1_out[6] <= RD1_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1_out[7] <= RD1_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1_out[8] <= RD1_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1_out[9] <= RD1_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1_out[10] <= RD1_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1_out[11] <= RD1_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1_out[12] <= RD1_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1_out[13] <= RD1_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1_out[14] <= RD1_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1_out[15] <= RD1_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1_out[16] <= RD1_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1_out[17] <= RD1_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1_out[18] <= RD1_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1_out[19] <= RD1_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1_out[20] <= RD1_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1_out[21] <= RD1_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1_out[22] <= RD1_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1_out[23] <= RD1_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1_out[24] <= RD1_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1_out[25] <= RD1_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1_out[26] <= RD1_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1_out[27] <= RD1_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1_out[28] <= RD1_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1_out[29] <= RD1_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1_out[30] <= RD1_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1_out[31] <= RD1_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2_out[0] <= RD2_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2_out[1] <= RD2_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2_out[2] <= RD2_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2_out[3] <= RD2_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2_out[4] <= RD2_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2_out[5] <= RD2_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2_out[6] <= RD2_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2_out[7] <= RD2_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2_out[8] <= RD2_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2_out[9] <= RD2_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2_out[10] <= RD2_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2_out[11] <= RD2_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2_out[12] <= RD2_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2_out[13] <= RD2_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2_out[14] <= RD2_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2_out[15] <= RD2_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2_out[16] <= RD2_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2_out[17] <= RD2_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2_out[18] <= RD2_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2_out[19] <= RD2_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2_out[20] <= RD2_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2_out[21] <= RD2_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2_out[22] <= RD2_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2_out[23] <= RD2_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2_out[24] <= RD2_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2_out[25] <= RD2_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2_out[26] <= RD2_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2_out[27] <= RD2_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2_out[28] <= RD2_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2_out[29] <= RD2_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2_out[30] <= RD2_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2_out[31] <= RD2_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[0] <= RD3_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[1] <= RD3_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[2] <= RD3_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[3] <= RD3_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[4] <= RD3_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[5] <= RD3_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[6] <= RD3_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[7] <= RD3_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[8] <= RD3_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[9] <= RD3_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[10] <= RD3_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[11] <= RD3_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[12] <= RD3_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[13] <= RD3_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[14] <= RD3_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[15] <= RD3_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[16] <= RD3_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[17] <= RD3_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[18] <= RD3_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[19] <= RD3_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[20] <= RD3_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[21] <= RD3_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[22] <= RD3_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[23] <= RD3_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[24] <= RD3_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[25] <= RD3_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[26] <= RD3_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[27] <= RD3_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[28] <= RD3_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[29] <= RD3_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[30] <= RD3_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[31] <= RD3_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RR3_out[0] <= RR3_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RR3_out[1] <= RR3_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RR3_out[2] <= RR3_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RR3_out[3] <= RR3_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_out[0] <= num_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_out[1] <= num_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_out[2] <= num_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_out[3] <= num_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_out[4] <= num_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_out[5] <= num_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_out[6] <= num_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_out[7] <= num_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_out[8] <= num_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_out[9] <= num_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_out[10] <= num_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_out[11] <= num_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_out[12] <= num_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_out[13] <= num_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_out[14] <= num_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_out[15] <= num_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_out[16] <= num_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_out[17] <= num_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_out[18] <= num_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_out[19] <= num_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_out[20] <= num_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_out[21] <= num_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_out[22] <= num_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_out[23] <= num_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_out[24] <= num_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_out[25] <= num_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_out[26] <= num_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_out[27] <= num_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_out[28] <= num_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_out[29] <= num_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_out[30] <= num_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_out[31] <= num_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|testbench|procesador_pipeline:procesador|adder:add_inm
A[0] => Add0.IN32
A[1] => Add0.IN31
A[2] => Add0.IN30
A[3] => Add0.IN29
A[4] => Add0.IN28
A[5] => Add0.IN27
A[6] => Add0.IN26
A[7] => Add0.IN25
A[8] => Add0.IN24
A[9] => Add0.IN23
A[10] => Add0.IN22
A[11] => Add0.IN21
A[12] => Add0.IN20
A[13] => Add0.IN19
A[14] => Add0.IN18
A[15] => Add0.IN17
A[16] => Add0.IN16
A[17] => Add0.IN15
A[18] => Add0.IN14
A[19] => Add0.IN13
A[20] => Add0.IN12
A[21] => Add0.IN11
A[22] => Add0.IN10
A[23] => Add0.IN9
A[24] => Add0.IN8
A[25] => Add0.IN7
A[26] => Add0.IN6
A[27] => Add0.IN5
A[28] => Add0.IN4
A[29] => Add0.IN3
A[30] => Add0.IN2
A[31] => Add0.IN1
B[0] => Add0.IN64
B[1] => Add0.IN63
B[2] => Add0.IN62
B[3] => Add0.IN61
B[4] => Add0.IN60
B[5] => Add0.IN59
B[6] => Add0.IN58
B[7] => Add0.IN57
B[8] => Add0.IN56
B[9] => Add0.IN55
B[10] => Add0.IN54
B[11] => Add0.IN53
B[12] => Add0.IN52
B[13] => Add0.IN51
B[14] => Add0.IN50
B[15] => Add0.IN49
B[16] => Add0.IN48
B[17] => Add0.IN47
B[18] => Add0.IN46
B[19] => Add0.IN45
B[20] => Add0.IN44
B[21] => Add0.IN43
B[22] => Add0.IN42
B[23] => Add0.IN41
B[24] => Add0.IN40
B[25] => Add0.IN39
B[26] => Add0.IN38
B[27] => Add0.IN37
B[28] => Add0.IN36
B[29] => Add0.IN35
B[30] => Add0.IN34
B[31] => Add0.IN33
C[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|testbench|procesador_pipeline:procesador|mux_2to1:mux_alu
A[0] => C.DATAA
A[1] => C.DATAA
A[2] => C.DATAA
A[3] => C.DATAA
A[4] => C.DATAA
A[5] => C.DATAA
A[6] => C.DATAA
A[7] => C.DATAA
A[8] => C.DATAA
A[9] => C.DATAA
A[10] => C.DATAA
A[11] => C.DATAA
A[12] => C.DATAA
A[13] => C.DATAA
A[14] => C.DATAA
A[15] => C.DATAA
A[16] => C.DATAA
A[17] => C.DATAA
A[18] => C.DATAA
A[19] => C.DATAA
A[20] => C.DATAA
A[21] => C.DATAA
A[22] => C.DATAA
A[23] => C.DATAA
A[24] => C.DATAA
A[25] => C.DATAA
A[26] => C.DATAA
A[27] => C.DATAA
A[28] => C.DATAA
A[29] => C.DATAA
A[30] => C.DATAA
A[31] => C.DATAA
B[0] => C.DATAB
B[1] => C.DATAB
B[2] => C.DATAB
B[3] => C.DATAB
B[4] => C.DATAB
B[5] => C.DATAB
B[6] => C.DATAB
B[7] => C.DATAB
B[8] => C.DATAB
B[9] => C.DATAB
B[10] => C.DATAB
B[11] => C.DATAB
B[12] => C.DATAB
B[13] => C.DATAB
B[14] => C.DATAB
B[15] => C.DATAB
B[16] => C.DATAB
B[17] => C.DATAB
B[18] => C.DATAB
B[19] => C.DATAB
B[20] => C.DATAB
B[21] => C.DATAB
B[22] => C.DATAB
B[23] => C.DATAB
B[24] => C.DATAB
B[25] => C.DATAB
B[26] => C.DATAB
B[27] => C.DATAB
B[28] => C.DATAB
B[29] => C.DATAB
B[30] => C.DATAB
B[31] => C.DATAB
sel => Decoder0.IN0
C[0] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[1] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[2] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[3] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[4] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[5] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[6] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[7] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[8] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[9] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[10] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[11] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[12] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[13] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[14] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[15] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[16] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[17] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[18] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[19] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[20] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[21] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[22] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[23] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[24] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[25] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[26] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[27] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[28] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[29] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[30] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[31] <= C.DB_MAX_OUTPUT_PORT_TYPE


|testbench|procesador_pipeline:procesador|alu:alu
A[0] => Add0.IN64
A[0] => Mult0.IN31
A[0] => Div0.IN31
A[0] => Mod0.IN31
A[0] => Add1.IN32
A[1] => Add0.IN63
A[1] => Mult0.IN30
A[1] => Div0.IN30
A[1] => Mod0.IN30
A[1] => Add1.IN31
A[2] => Add0.IN62
A[2] => Mult0.IN29
A[2] => Div0.IN29
A[2] => Mod0.IN29
A[2] => Add1.IN30
A[3] => Add0.IN61
A[3] => Mult0.IN28
A[3] => Div0.IN28
A[3] => Mod0.IN28
A[3] => Add1.IN29
A[4] => Add0.IN60
A[4] => Mult0.IN27
A[4] => Div0.IN27
A[4] => Mod0.IN27
A[4] => Add1.IN28
A[5] => Add0.IN59
A[5] => Mult0.IN26
A[5] => Div0.IN26
A[5] => Mod0.IN26
A[5] => Add1.IN27
A[6] => Add0.IN58
A[6] => Mult0.IN25
A[6] => Div0.IN25
A[6] => Mod0.IN25
A[6] => Add1.IN26
A[7] => Add0.IN57
A[7] => Mult0.IN24
A[7] => Div0.IN24
A[7] => Mod0.IN24
A[7] => Add1.IN25
A[8] => Add0.IN56
A[8] => Mult0.IN23
A[8] => Div0.IN23
A[8] => Mod0.IN23
A[8] => Add1.IN24
A[9] => Add0.IN55
A[9] => Mult0.IN22
A[9] => Div0.IN22
A[9] => Mod0.IN22
A[9] => Add1.IN23
A[10] => Add0.IN54
A[10] => Mult0.IN21
A[10] => Div0.IN21
A[10] => Mod0.IN21
A[10] => Add1.IN22
A[11] => Add0.IN53
A[11] => Mult0.IN20
A[11] => Div0.IN20
A[11] => Mod0.IN20
A[11] => Add1.IN21
A[12] => Add0.IN52
A[12] => Mult0.IN19
A[12] => Div0.IN19
A[12] => Mod0.IN19
A[12] => Add1.IN20
A[13] => Add0.IN51
A[13] => Mult0.IN18
A[13] => Div0.IN18
A[13] => Mod0.IN18
A[13] => Add1.IN19
A[14] => Add0.IN50
A[14] => Mult0.IN17
A[14] => Div0.IN17
A[14] => Mod0.IN17
A[14] => Add1.IN18
A[15] => Add0.IN49
A[15] => Mult0.IN16
A[15] => Div0.IN16
A[15] => Mod0.IN16
A[15] => Add1.IN17
A[16] => Add0.IN48
A[16] => Mult0.IN15
A[16] => Div0.IN15
A[16] => Mod0.IN15
A[16] => Add1.IN16
A[17] => Add0.IN47
A[17] => Mult0.IN14
A[17] => Div0.IN14
A[17] => Mod0.IN14
A[17] => Add1.IN15
A[18] => Add0.IN46
A[18] => Mult0.IN13
A[18] => Div0.IN13
A[18] => Mod0.IN13
A[18] => Add1.IN14
A[19] => Add0.IN45
A[19] => Mult0.IN12
A[19] => Div0.IN12
A[19] => Mod0.IN12
A[19] => Add1.IN13
A[20] => Add0.IN44
A[20] => Mult0.IN11
A[20] => Div0.IN11
A[20] => Mod0.IN11
A[20] => Add1.IN12
A[21] => Add0.IN43
A[21] => Mult0.IN10
A[21] => Div0.IN10
A[21] => Mod0.IN10
A[21] => Add1.IN11
A[22] => Add0.IN42
A[22] => Mult0.IN9
A[22] => Div0.IN9
A[22] => Mod0.IN9
A[22] => Add1.IN10
A[23] => Add0.IN41
A[23] => Mult0.IN8
A[23] => Div0.IN8
A[23] => Mod0.IN8
A[23] => Add1.IN9
A[24] => Add0.IN40
A[24] => Mult0.IN7
A[24] => Div0.IN7
A[24] => Mod0.IN7
A[24] => Add1.IN8
A[25] => Add0.IN39
A[25] => Mult0.IN6
A[25] => Div0.IN6
A[25] => Mod0.IN6
A[25] => Add1.IN7
A[26] => Add0.IN38
A[26] => Mult0.IN5
A[26] => Div0.IN5
A[26] => Mod0.IN5
A[26] => Add1.IN6
A[27] => Add0.IN37
A[27] => Mult0.IN4
A[27] => Div0.IN4
A[27] => Mod0.IN4
A[27] => Add1.IN5
A[28] => Add0.IN36
A[28] => Mult0.IN3
A[28] => Div0.IN3
A[28] => Mod0.IN3
A[28] => Add1.IN4
A[29] => Add0.IN35
A[29] => Mult0.IN2
A[29] => Div0.IN2
A[29] => Mod0.IN2
A[29] => Add1.IN3
A[30] => Add0.IN34
A[30] => Mult0.IN1
A[30] => Div0.IN1
A[30] => Mod0.IN1
A[30] => Add1.IN2
A[31] => Add0.IN33
A[31] => Mult0.IN0
A[31] => Div0.IN0
A[31] => Mod0.IN0
A[31] => Add1.IN1
B[0] => Mult0.IN63
B[0] => Div0.IN63
B[0] => Mod0.IN63
B[0] => Add1.IN64
B[0] => Add0.IN32
B[1] => Mult0.IN62
B[1] => Div0.IN62
B[1] => Mod0.IN62
B[1] => Add1.IN63
B[1] => Add0.IN31
B[2] => Mult0.IN61
B[2] => Div0.IN61
B[2] => Mod0.IN61
B[2] => Add1.IN62
B[2] => Add0.IN30
B[3] => Mult0.IN60
B[3] => Div0.IN60
B[3] => Mod0.IN60
B[3] => Add1.IN61
B[3] => Add0.IN29
B[4] => Mult0.IN59
B[4] => Div0.IN59
B[4] => Mod0.IN59
B[4] => Add1.IN60
B[4] => Add0.IN28
B[5] => Mult0.IN58
B[5] => Div0.IN58
B[5] => Mod0.IN58
B[5] => Add1.IN59
B[5] => Add0.IN27
B[6] => Mult0.IN57
B[6] => Div0.IN57
B[6] => Mod0.IN57
B[6] => Add1.IN58
B[6] => Add0.IN26
B[7] => Mult0.IN56
B[7] => Div0.IN56
B[7] => Mod0.IN56
B[7] => Add1.IN57
B[7] => Add0.IN25
B[8] => Mult0.IN55
B[8] => Div0.IN55
B[8] => Mod0.IN55
B[8] => Add1.IN56
B[8] => Add0.IN24
B[9] => Mult0.IN54
B[9] => Div0.IN54
B[9] => Mod0.IN54
B[9] => Add1.IN55
B[9] => Add0.IN23
B[10] => Mult0.IN53
B[10] => Div0.IN53
B[10] => Mod0.IN53
B[10] => Add1.IN54
B[10] => Add0.IN22
B[11] => Mult0.IN52
B[11] => Div0.IN52
B[11] => Mod0.IN52
B[11] => Add1.IN53
B[11] => Add0.IN21
B[12] => Mult0.IN51
B[12] => Div0.IN51
B[12] => Mod0.IN51
B[12] => Add1.IN52
B[12] => Add0.IN20
B[13] => Mult0.IN50
B[13] => Div0.IN50
B[13] => Mod0.IN50
B[13] => Add1.IN51
B[13] => Add0.IN19
B[14] => Mult0.IN49
B[14] => Div0.IN49
B[14] => Mod0.IN49
B[14] => Add1.IN50
B[14] => Add0.IN18
B[15] => Mult0.IN48
B[15] => Div0.IN48
B[15] => Mod0.IN48
B[15] => Add1.IN49
B[15] => Add0.IN17
B[16] => Mult0.IN47
B[16] => Div0.IN47
B[16] => Mod0.IN47
B[16] => Add1.IN48
B[16] => Add0.IN16
B[17] => Mult0.IN46
B[17] => Div0.IN46
B[17] => Mod0.IN46
B[17] => Add1.IN47
B[17] => Add0.IN15
B[18] => Mult0.IN45
B[18] => Div0.IN45
B[18] => Mod0.IN45
B[18] => Add1.IN46
B[18] => Add0.IN14
B[19] => Mult0.IN44
B[19] => Div0.IN44
B[19] => Mod0.IN44
B[19] => Add1.IN45
B[19] => Add0.IN13
B[20] => Mult0.IN43
B[20] => Div0.IN43
B[20] => Mod0.IN43
B[20] => Add1.IN44
B[20] => Add0.IN12
B[21] => Mult0.IN42
B[21] => Div0.IN42
B[21] => Mod0.IN42
B[21] => Add1.IN43
B[21] => Add0.IN11
B[22] => Mult0.IN41
B[22] => Div0.IN41
B[22] => Mod0.IN41
B[22] => Add1.IN42
B[22] => Add0.IN10
B[23] => Mult0.IN40
B[23] => Div0.IN40
B[23] => Mod0.IN40
B[23] => Add1.IN41
B[23] => Add0.IN9
B[24] => Mult0.IN39
B[24] => Div0.IN39
B[24] => Mod0.IN39
B[24] => Add1.IN40
B[24] => Add0.IN8
B[25] => Mult0.IN38
B[25] => Div0.IN38
B[25] => Mod0.IN38
B[25] => Add1.IN39
B[25] => Add0.IN7
B[26] => Mult0.IN37
B[26] => Div0.IN37
B[26] => Mod0.IN37
B[26] => Add1.IN38
B[26] => Add0.IN6
B[27] => Mult0.IN36
B[27] => Div0.IN36
B[27] => Mod0.IN36
B[27] => Add1.IN37
B[27] => Add0.IN5
B[28] => Mult0.IN35
B[28] => Div0.IN35
B[28] => Mod0.IN35
B[28] => Add1.IN36
B[28] => Add0.IN4
B[29] => Mult0.IN34
B[29] => Div0.IN34
B[29] => Mod0.IN34
B[29] => Add1.IN35
B[29] => Add0.IN3
B[30] => Mult0.IN33
B[30] => Div0.IN33
B[30] => Mod0.IN33
B[30] => Add1.IN34
B[30] => Add0.IN2
B[31] => Mult0.IN32
B[31] => Div0.IN32
B[31] => Mod0.IN32
B[31] => Add1.IN33
B[31] => Add0.IN1
sel[0] => Mux0.IN10
sel[0] => Mux1.IN10
sel[0] => Mux2.IN10
sel[0] => Mux3.IN10
sel[0] => Mux4.IN10
sel[0] => Mux5.IN10
sel[0] => Mux6.IN10
sel[0] => Mux7.IN10
sel[0] => Mux8.IN10
sel[0] => Mux9.IN10
sel[0] => Mux10.IN10
sel[0] => Mux11.IN10
sel[0] => Mux12.IN10
sel[0] => Mux13.IN10
sel[0] => Mux14.IN10
sel[0] => Mux15.IN10
sel[0] => Mux16.IN10
sel[0] => Mux17.IN10
sel[0] => Mux18.IN10
sel[0] => Mux19.IN10
sel[0] => Mux20.IN10
sel[0] => Mux21.IN10
sel[0] => Mux22.IN10
sel[0] => Mux23.IN10
sel[0] => Mux24.IN10
sel[0] => Mux25.IN10
sel[0] => Mux26.IN10
sel[0] => Mux27.IN10
sel[0] => Mux28.IN10
sel[0] => Mux29.IN10
sel[0] => Mux30.IN10
sel[0] => Mux31.IN10
sel[1] => Mux0.IN9
sel[1] => Mux1.IN9
sel[1] => Mux2.IN9
sel[1] => Mux3.IN9
sel[1] => Mux4.IN9
sel[1] => Mux5.IN9
sel[1] => Mux6.IN9
sel[1] => Mux7.IN9
sel[1] => Mux8.IN9
sel[1] => Mux9.IN9
sel[1] => Mux10.IN9
sel[1] => Mux11.IN9
sel[1] => Mux12.IN9
sel[1] => Mux13.IN9
sel[1] => Mux14.IN9
sel[1] => Mux15.IN9
sel[1] => Mux16.IN9
sel[1] => Mux17.IN9
sel[1] => Mux18.IN9
sel[1] => Mux19.IN9
sel[1] => Mux20.IN9
sel[1] => Mux21.IN9
sel[1] => Mux22.IN9
sel[1] => Mux23.IN9
sel[1] => Mux24.IN9
sel[1] => Mux25.IN9
sel[1] => Mux26.IN9
sel[1] => Mux27.IN9
sel[1] => Mux28.IN9
sel[1] => Mux29.IN9
sel[1] => Mux30.IN9
sel[1] => Mux31.IN9
sel[2] => Mux0.IN8
sel[2] => Mux1.IN8
sel[2] => Mux2.IN8
sel[2] => Mux3.IN8
sel[2] => Mux4.IN8
sel[2] => Mux5.IN8
sel[2] => Mux6.IN8
sel[2] => Mux7.IN8
sel[2] => Mux8.IN8
sel[2] => Mux9.IN8
sel[2] => Mux10.IN8
sel[2] => Mux11.IN8
sel[2] => Mux12.IN8
sel[2] => Mux13.IN8
sel[2] => Mux14.IN8
sel[2] => Mux15.IN8
sel[2] => Mux16.IN8
sel[2] => Mux17.IN8
sel[2] => Mux18.IN8
sel[2] => Mux19.IN8
sel[2] => Mux20.IN8
sel[2] => Mux21.IN8
sel[2] => Mux22.IN8
sel[2] => Mux23.IN8
sel[2] => Mux24.IN8
sel[2] => Mux25.IN8
sel[2] => Mux26.IN8
sel[2] => Mux27.IN8
sel[2] => Mux28.IN8
sel[2] => Mux29.IN8
sel[2] => Mux30.IN8
sel[2] => Mux31.IN8
C[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
C[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
C[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
C[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
C[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
C[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
C[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
C[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
C[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
C[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
C[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
C[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
C[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
C[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
C[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
C[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
C[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
C[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
C[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
C[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
C[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
C[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
C[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
C[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
C[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
C[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
C[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
C[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
C[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
C[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
C[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
C[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
flagZ <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|testbench|procesador_pipeline:procesador|segment_ex_mem:ex_mem
clk => RR3_out[0]~reg0.CLK
clk => RR3_out[1]~reg0.CLK
clk => RR3_out[2]~reg0.CLK
clk => RR3_out[3]~reg0.CLK
clk => RD3_out[0]~reg0.CLK
clk => RD3_out[1]~reg0.CLK
clk => RD3_out[2]~reg0.CLK
clk => RD3_out[3]~reg0.CLK
clk => RD3_out[4]~reg0.CLK
clk => RD3_out[5]~reg0.CLK
clk => RD3_out[6]~reg0.CLK
clk => RD3_out[7]~reg0.CLK
clk => RD3_out[8]~reg0.CLK
clk => RD3_out[9]~reg0.CLK
clk => RD3_out[10]~reg0.CLK
clk => RD3_out[11]~reg0.CLK
clk => RD3_out[12]~reg0.CLK
clk => RD3_out[13]~reg0.CLK
clk => RD3_out[14]~reg0.CLK
clk => RD3_out[15]~reg0.CLK
clk => RD3_out[16]~reg0.CLK
clk => RD3_out[17]~reg0.CLK
clk => RD3_out[18]~reg0.CLK
clk => RD3_out[19]~reg0.CLK
clk => RD3_out[20]~reg0.CLK
clk => RD3_out[21]~reg0.CLK
clk => RD3_out[22]~reg0.CLK
clk => RD3_out[23]~reg0.CLK
clk => RD3_out[24]~reg0.CLK
clk => RD3_out[25]~reg0.CLK
clk => RD3_out[26]~reg0.CLK
clk => RD3_out[27]~reg0.CLK
clk => RD3_out[28]~reg0.CLK
clk => RD3_out[29]~reg0.CLK
clk => RD3_out[30]~reg0.CLK
clk => RD3_out[31]~reg0.CLK
clk => alu_out[0]~reg0.CLK
clk => alu_out[1]~reg0.CLK
clk => alu_out[2]~reg0.CLK
clk => alu_out[3]~reg0.CLK
clk => alu_out[4]~reg0.CLK
clk => alu_out[5]~reg0.CLK
clk => alu_out[6]~reg0.CLK
clk => alu_out[7]~reg0.CLK
clk => alu_out[8]~reg0.CLK
clk => alu_out[9]~reg0.CLK
clk => alu_out[10]~reg0.CLK
clk => alu_out[11]~reg0.CLK
clk => alu_out[12]~reg0.CLK
clk => alu_out[13]~reg0.CLK
clk => alu_out[14]~reg0.CLK
clk => alu_out[15]~reg0.CLK
clk => alu_out[16]~reg0.CLK
clk => alu_out[17]~reg0.CLK
clk => alu_out[18]~reg0.CLK
clk => alu_out[19]~reg0.CLK
clk => alu_out[20]~reg0.CLK
clk => alu_out[21]~reg0.CLK
clk => alu_out[22]~reg0.CLK
clk => alu_out[23]~reg0.CLK
clk => alu_out[24]~reg0.CLK
clk => alu_out[25]~reg0.CLK
clk => alu_out[26]~reg0.CLK
clk => alu_out[27]~reg0.CLK
clk => alu_out[28]~reg0.CLK
clk => alu_out[29]~reg0.CLK
clk => alu_out[30]~reg0.CLK
clk => alu_out[31]~reg0.CLK
clk => RegWrite_out~reg0.CLK
clk => MemWrite_out~reg0.CLK
clk => MemRead_out~reg0.CLK
clk => MemToReg_out~reg0.CLK
rst => RR3_out[0]~reg0.ACLR
rst => RR3_out[1]~reg0.ACLR
rst => RR3_out[2]~reg0.ACLR
rst => RR3_out[3]~reg0.ACLR
rst => RD3_out[0]~reg0.ACLR
rst => RD3_out[1]~reg0.ACLR
rst => RD3_out[2]~reg0.ACLR
rst => RD3_out[3]~reg0.ACLR
rst => RD3_out[4]~reg0.ACLR
rst => RD3_out[5]~reg0.ACLR
rst => RD3_out[6]~reg0.ACLR
rst => RD3_out[7]~reg0.ACLR
rst => RD3_out[8]~reg0.ACLR
rst => RD3_out[9]~reg0.ACLR
rst => RD3_out[10]~reg0.ACLR
rst => RD3_out[11]~reg0.ACLR
rst => RD3_out[12]~reg0.ACLR
rst => RD3_out[13]~reg0.ACLR
rst => RD3_out[14]~reg0.ACLR
rst => RD3_out[15]~reg0.ACLR
rst => RD3_out[16]~reg0.ACLR
rst => RD3_out[17]~reg0.ACLR
rst => RD3_out[18]~reg0.ACLR
rst => RD3_out[19]~reg0.ACLR
rst => RD3_out[20]~reg0.ACLR
rst => RD3_out[21]~reg0.ACLR
rst => RD3_out[22]~reg0.ACLR
rst => RD3_out[23]~reg0.ACLR
rst => RD3_out[24]~reg0.ACLR
rst => RD3_out[25]~reg0.ACLR
rst => RD3_out[26]~reg0.ACLR
rst => RD3_out[27]~reg0.ACLR
rst => RD3_out[28]~reg0.ACLR
rst => RD3_out[29]~reg0.ACLR
rst => RD3_out[30]~reg0.ACLR
rst => RD3_out[31]~reg0.ACLR
rst => alu_out[0]~reg0.ACLR
rst => alu_out[1]~reg0.ACLR
rst => alu_out[2]~reg0.ACLR
rst => alu_out[3]~reg0.ACLR
rst => alu_out[4]~reg0.ACLR
rst => alu_out[5]~reg0.ACLR
rst => alu_out[6]~reg0.ACLR
rst => alu_out[7]~reg0.ACLR
rst => alu_out[8]~reg0.ACLR
rst => alu_out[9]~reg0.ACLR
rst => alu_out[10]~reg0.ACLR
rst => alu_out[11]~reg0.ACLR
rst => alu_out[12]~reg0.ACLR
rst => alu_out[13]~reg0.ACLR
rst => alu_out[14]~reg0.ACLR
rst => alu_out[15]~reg0.ACLR
rst => alu_out[16]~reg0.ACLR
rst => alu_out[17]~reg0.ACLR
rst => alu_out[18]~reg0.ACLR
rst => alu_out[19]~reg0.ACLR
rst => alu_out[20]~reg0.ACLR
rst => alu_out[21]~reg0.ACLR
rst => alu_out[22]~reg0.ACLR
rst => alu_out[23]~reg0.ACLR
rst => alu_out[24]~reg0.ACLR
rst => alu_out[25]~reg0.ACLR
rst => alu_out[26]~reg0.ACLR
rst => alu_out[27]~reg0.ACLR
rst => alu_out[28]~reg0.ACLR
rst => alu_out[29]~reg0.ACLR
rst => alu_out[30]~reg0.ACLR
rst => alu_out[31]~reg0.ACLR
rst => RegWrite_out~reg0.ACLR
rst => MemWrite_out~reg0.ACLR
rst => MemRead_out~reg0.ACLR
rst => MemToReg_out~reg0.ACLR
MemToReg_in => MemToReg_out~reg0.DATAIN
MemRead_in => MemRead_out~reg0.DATAIN
MemWrite_in => MemWrite_out~reg0.DATAIN
RegWrite_in => RegWrite_out~reg0.DATAIN
alu_in[0] => alu_out[0]~reg0.DATAIN
alu_in[1] => alu_out[1]~reg0.DATAIN
alu_in[2] => alu_out[2]~reg0.DATAIN
alu_in[3] => alu_out[3]~reg0.DATAIN
alu_in[4] => alu_out[4]~reg0.DATAIN
alu_in[5] => alu_out[5]~reg0.DATAIN
alu_in[6] => alu_out[6]~reg0.DATAIN
alu_in[7] => alu_out[7]~reg0.DATAIN
alu_in[8] => alu_out[8]~reg0.DATAIN
alu_in[9] => alu_out[9]~reg0.DATAIN
alu_in[10] => alu_out[10]~reg0.DATAIN
alu_in[11] => alu_out[11]~reg0.DATAIN
alu_in[12] => alu_out[12]~reg0.DATAIN
alu_in[13] => alu_out[13]~reg0.DATAIN
alu_in[14] => alu_out[14]~reg0.DATAIN
alu_in[15] => alu_out[15]~reg0.DATAIN
alu_in[16] => alu_out[16]~reg0.DATAIN
alu_in[17] => alu_out[17]~reg0.DATAIN
alu_in[18] => alu_out[18]~reg0.DATAIN
alu_in[19] => alu_out[19]~reg0.DATAIN
alu_in[20] => alu_out[20]~reg0.DATAIN
alu_in[21] => alu_out[21]~reg0.DATAIN
alu_in[22] => alu_out[22]~reg0.DATAIN
alu_in[23] => alu_out[23]~reg0.DATAIN
alu_in[24] => alu_out[24]~reg0.DATAIN
alu_in[25] => alu_out[25]~reg0.DATAIN
alu_in[26] => alu_out[26]~reg0.DATAIN
alu_in[27] => alu_out[27]~reg0.DATAIN
alu_in[28] => alu_out[28]~reg0.DATAIN
alu_in[29] => alu_out[29]~reg0.DATAIN
alu_in[30] => alu_out[30]~reg0.DATAIN
alu_in[31] => alu_out[31]~reg0.DATAIN
RD3_in[0] => RD3_out[0]~reg0.DATAIN
RD3_in[1] => RD3_out[1]~reg0.DATAIN
RD3_in[2] => RD3_out[2]~reg0.DATAIN
RD3_in[3] => RD3_out[3]~reg0.DATAIN
RD3_in[4] => RD3_out[4]~reg0.DATAIN
RD3_in[5] => RD3_out[5]~reg0.DATAIN
RD3_in[6] => RD3_out[6]~reg0.DATAIN
RD3_in[7] => RD3_out[7]~reg0.DATAIN
RD3_in[8] => RD3_out[8]~reg0.DATAIN
RD3_in[9] => RD3_out[9]~reg0.DATAIN
RD3_in[10] => RD3_out[10]~reg0.DATAIN
RD3_in[11] => RD3_out[11]~reg0.DATAIN
RD3_in[12] => RD3_out[12]~reg0.DATAIN
RD3_in[13] => RD3_out[13]~reg0.DATAIN
RD3_in[14] => RD3_out[14]~reg0.DATAIN
RD3_in[15] => RD3_out[15]~reg0.DATAIN
RD3_in[16] => RD3_out[16]~reg0.DATAIN
RD3_in[17] => RD3_out[17]~reg0.DATAIN
RD3_in[18] => RD3_out[18]~reg0.DATAIN
RD3_in[19] => RD3_out[19]~reg0.DATAIN
RD3_in[20] => RD3_out[20]~reg0.DATAIN
RD3_in[21] => RD3_out[21]~reg0.DATAIN
RD3_in[22] => RD3_out[22]~reg0.DATAIN
RD3_in[23] => RD3_out[23]~reg0.DATAIN
RD3_in[24] => RD3_out[24]~reg0.DATAIN
RD3_in[25] => RD3_out[25]~reg0.DATAIN
RD3_in[26] => RD3_out[26]~reg0.DATAIN
RD3_in[27] => RD3_out[27]~reg0.DATAIN
RD3_in[28] => RD3_out[28]~reg0.DATAIN
RD3_in[29] => RD3_out[29]~reg0.DATAIN
RD3_in[30] => RD3_out[30]~reg0.DATAIN
RD3_in[31] => RD3_out[31]~reg0.DATAIN
RR3_in[0] => RR3_out[0]~reg0.DATAIN
RR3_in[1] => RR3_out[1]~reg0.DATAIN
RR3_in[2] => RR3_out[2]~reg0.DATAIN
RR3_in[3] => RR3_out[3]~reg0.DATAIN
MemToReg_out <= MemToReg_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemRead_out <= MemRead_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemWrite_out <= MemWrite_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWrite_out <= RegWrite_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[0] <= alu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[1] <= alu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[2] <= alu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[3] <= alu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[4] <= alu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[5] <= alu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[6] <= alu_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[7] <= alu_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[8] <= alu_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[9] <= alu_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[10] <= alu_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[11] <= alu_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[12] <= alu_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[13] <= alu_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[14] <= alu_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[15] <= alu_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[16] <= alu_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[17] <= alu_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[18] <= alu_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[19] <= alu_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[20] <= alu_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[21] <= alu_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[22] <= alu_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[23] <= alu_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[24] <= alu_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[25] <= alu_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[26] <= alu_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[27] <= alu_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[28] <= alu_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[29] <= alu_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[30] <= alu_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[31] <= alu_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[0] <= RD3_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[1] <= RD3_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[2] <= RD3_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[3] <= RD3_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[4] <= RD3_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[5] <= RD3_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[6] <= RD3_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[7] <= RD3_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[8] <= RD3_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[9] <= RD3_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[10] <= RD3_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[11] <= RD3_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[12] <= RD3_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[13] <= RD3_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[14] <= RD3_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[15] <= RD3_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[16] <= RD3_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[17] <= RD3_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[18] <= RD3_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[19] <= RD3_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[20] <= RD3_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[21] <= RD3_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[22] <= RD3_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[23] <= RD3_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[24] <= RD3_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[25] <= RD3_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[26] <= RD3_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[27] <= RD3_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[28] <= RD3_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[29] <= RD3_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[30] <= RD3_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD3_out[31] <= RD3_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RR3_out[0] <= RR3_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RR3_out[1] <= RR3_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RR3_out[2] <= RR3_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RR3_out[3] <= RR3_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|testbench|procesador_pipeline:procesador|memoryAccess:memory
clk => clk.IN1
memWriteM => memWriteM.IN1
switchStart => switchStart.IN1
pc[0] => pc[0].IN1
pc[1] => pc[1].IN1
pc[2] => pc[2].IN1
pc[3] => pc[3].IN1
pc[4] => pc[4].IN1
pc[5] => pc[5].IN1
pc[6] => pc[6].IN1
pc[7] => pc[7].IN1
pc[8] => pc[8].IN1
pc[9] => pc[9].IN1
pc[10] => pc[10].IN1
pc[11] => pc[11].IN1
pc[12] => pc[12].IN1
pc[13] => pc[13].IN1
pc[14] => pc[14].IN1
pc[15] => pc[15].IN1
pc[16] => pc[16].IN1
pc[17] => pc[17].IN1
pc[18] => pc[18].IN1
pc[19] => pc[19].IN1
pc[20] => pc[20].IN1
pc[21] => pc[21].IN1
pc[22] => pc[22].IN1
pc[23] => pc[23].IN1
pc[24] => pc[24].IN1
pc[25] => pc[25].IN1
pc[26] => pc[26].IN1
pc[27] => pc[27].IN1
pc[28] => pc[28].IN1
pc[29] => pc[29].IN1
pc[30] => pc[30].IN1
pc[31] => pc[31].IN1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
address[16] => address[16].IN1
address[17] => address[17].IN1
address[18] => address[18].IN1
address[19] => address[19].IN1
address[20] => address[20].IN1
address[21] => address[21].IN1
address[22] => address[22].IN1
address[23] => address[23].IN1
address[24] => address[24].IN1
address[25] => address[25].IN1
address[26] => address[26].IN1
address[27] => address[27].IN1
address[28] => address[28].IN1
address[29] => address[29].IN1
address[30] => address[30].IN1
address[31] => address[31].IN1
wd[0] => wd[0].IN1
wd[1] => wd[1].IN1
wd[2] => wd[2].IN1
wd[3] => wd[3].IN1
wd[4] => wd[4].IN1
wd[5] => wd[5].IN1
wd[6] => wd[6].IN1
wd[7] => wd[7].IN1
wd[8] => wd[8].IN1
wd[9] => wd[9].IN1
wd[10] => wd[10].IN1
wd[11] => wd[11].IN1
wd[12] => wd[12].IN1
wd[13] => wd[13].IN1
wd[14] => wd[14].IN1
wd[15] => wd[15].IN1
wd[16] => wd[16].IN1
wd[17] => wd[17].IN1
wd[18] => wd[18].IN1
wd[19] => wd[19].IN1
wd[20] => wd[20].IN1
wd[21] => wd[21].IN1
wd[22] => wd[22].IN1
wd[23] => wd[23].IN1
wd[24] => wd[24].IN1
wd[25] => wd[25].IN1
wd[26] => wd[26].IN1
wd[27] => wd[27].IN1
wd[28] => wd[28].IN1
wd[29] => wd[29].IN1
wd[30] => wd[30].IN1
wd[31] => wd[31].IN1
rd[0] <= memoryController:memoryControllerUnit.port6
rd[1] <= memoryController:memoryControllerUnit.port6
rd[2] <= memoryController:memoryControllerUnit.port6
rd[3] <= memoryController:memoryControllerUnit.port6
rd[4] <= memoryController:memoryControllerUnit.port6
rd[5] <= memoryController:memoryControllerUnit.port6
rd[6] <= memoryController:memoryControllerUnit.port6
rd[7] <= memoryController:memoryControllerUnit.port6
rd[8] <= memoryController:memoryControllerUnit.port6
rd[9] <= memoryController:memoryControllerUnit.port6
rd[10] <= memoryController:memoryControllerUnit.port6
rd[11] <= memoryController:memoryControllerUnit.port6
rd[12] <= memoryController:memoryControllerUnit.port6
rd[13] <= memoryController:memoryControllerUnit.port6
rd[14] <= memoryController:memoryControllerUnit.port6
rd[15] <= memoryController:memoryControllerUnit.port6
rd[16] <= memoryController:memoryControllerUnit.port6
rd[17] <= memoryController:memoryControllerUnit.port6
rd[18] <= memoryController:memoryControllerUnit.port6
rd[19] <= memoryController:memoryControllerUnit.port6
rd[20] <= memoryController:memoryControllerUnit.port6
rd[21] <= memoryController:memoryControllerUnit.port6
rd[22] <= memoryController:memoryControllerUnit.port6
rd[23] <= memoryController:memoryControllerUnit.port6
rd[24] <= memoryController:memoryControllerUnit.port6
rd[25] <= memoryController:memoryControllerUnit.port6
rd[26] <= memoryController:memoryControllerUnit.port6
rd[27] <= memoryController:memoryControllerUnit.port6
rd[28] <= memoryController:memoryControllerUnit.port6
rd[29] <= memoryController:memoryControllerUnit.port6
rd[30] <= memoryController:memoryControllerUnit.port6
rd[31] <= memoryController:memoryControllerUnit.port6
instruction[0] <= memoryController:memoryControllerUnit.port7
instruction[1] <= memoryController:memoryControllerUnit.port7
instruction[2] <= memoryController:memoryControllerUnit.port7
instruction[3] <= memoryController:memoryControllerUnit.port7
instruction[4] <= memoryController:memoryControllerUnit.port7
instruction[5] <= memoryController:memoryControllerUnit.port7
instruction[6] <= memoryController:memoryControllerUnit.port7
instruction[7] <= memoryController:memoryControllerUnit.port7
instruction[8] <= memoryController:memoryControllerUnit.port7
instruction[9] <= memoryController:memoryControllerUnit.port7
instruction[10] <= memoryController:memoryControllerUnit.port7
instruction[11] <= memoryController:memoryControllerUnit.port7
instruction[12] <= memoryController:memoryControllerUnit.port7
instruction[13] <= memoryController:memoryControllerUnit.port7
instruction[14] <= memoryController:memoryControllerUnit.port7
instruction[15] <= memoryController:memoryControllerUnit.port7
instruction[16] <= memoryController:memoryControllerUnit.port7
instruction[17] <= memoryController:memoryControllerUnit.port7
instruction[18] <= memoryController:memoryControllerUnit.port7
instruction[19] <= memoryController:memoryControllerUnit.port7
instruction[20] <= memoryController:memoryControllerUnit.port7
instruction[21] <= memoryController:memoryControllerUnit.port7
instruction[22] <= memoryController:memoryControllerUnit.port7
instruction[23] <= memoryController:memoryControllerUnit.port7
instruction[24] <= memoryController:memoryControllerUnit.port7
instruction[25] <= memoryController:memoryControllerUnit.port7
instruction[26] <= memoryController:memoryControllerUnit.port7
instruction[27] <= memoryController:memoryControllerUnit.port7
instruction[28] <= memoryController:memoryControllerUnit.port7
instruction[29] <= memoryController:memoryControllerUnit.port7
instruction[30] <= memoryController:memoryControllerUnit.port7
instruction[31] <= memoryController:memoryControllerUnit.port7


|testbench|procesador_pipeline:procesador|memoryAccess:memory|memoryController:memoryControllerUnit
clk => clk.IN1
we => we.IN1
switchStart => ~NO_FANOUT~
pc[0] => LessThan0.IN64
pc[0] => LessThan1.IN64
pc[0] => mapAddressInstructions[0].DATAIN
pc[1] => LessThan0.IN63
pc[1] => LessThan1.IN63
pc[1] => mapAddressInstructions[1].DATAIN
pc[2] => LessThan0.IN62
pc[2] => LessThan1.IN62
pc[2] => mapAddressInstructions[2].DATAIN
pc[3] => LessThan0.IN61
pc[3] => LessThan1.IN61
pc[3] => mapAddressInstructions[3].DATAIN
pc[4] => LessThan0.IN60
pc[4] => LessThan1.IN60
pc[4] => mapAddressInstructions[4].DATAIN
pc[5] => LessThan0.IN59
pc[5] => LessThan1.IN59
pc[5] => mapAddressInstructions[5].DATAIN
pc[6] => LessThan0.IN58
pc[6] => LessThan1.IN58
pc[6] => mapAddressInstructions[6].DATAIN
pc[7] => LessThan0.IN57
pc[7] => LessThan1.IN57
pc[7] => mapAddressInstructions[7].DATAIN
pc[8] => LessThan0.IN56
pc[8] => LessThan1.IN56
pc[8] => mapAddressInstructions[8].DATAIN
pc[9] => LessThan0.IN55
pc[9] => LessThan1.IN55
pc[9] => mapAddressInstructions[9].DATAIN
pc[10] => LessThan0.IN54
pc[10] => LessThan1.IN54
pc[10] => mapAddressInstructions[10].DATAIN
pc[11] => LessThan0.IN53
pc[11] => LessThan1.IN53
pc[11] => mapAddressInstructions[11].DATAIN
pc[12] => LessThan0.IN52
pc[12] => LessThan1.IN52
pc[12] => mapAddressInstructions[12].DATAIN
pc[13] => LessThan0.IN51
pc[13] => LessThan1.IN51
pc[13] => mapAddressInstructions[13].DATAIN
pc[14] => LessThan0.IN50
pc[14] => LessThan1.IN50
pc[14] => mapAddressInstructions[14].DATAIN
pc[15] => LessThan0.IN49
pc[15] => LessThan1.IN49
pc[15] => mapAddressInstructions[15].DATAIN
pc[16] => LessThan0.IN48
pc[16] => LessThan1.IN48
pc[16] => mapAddressInstructions[16].DATAIN
pc[17] => LessThan0.IN47
pc[17] => LessThan1.IN47
pc[17] => mapAddressInstructions[17].DATAIN
pc[18] => LessThan0.IN46
pc[18] => LessThan1.IN46
pc[18] => mapAddressInstructions[18].DATAIN
pc[19] => LessThan0.IN45
pc[19] => LessThan1.IN45
pc[19] => mapAddressInstructions[19].DATAIN
pc[20] => LessThan0.IN44
pc[20] => LessThan1.IN44
pc[20] => mapAddressInstructions[20].DATAIN
pc[21] => LessThan0.IN43
pc[21] => LessThan1.IN43
pc[21] => mapAddressInstructions[21].DATAIN
pc[22] => LessThan0.IN42
pc[22] => LessThan1.IN42
pc[22] => mapAddressInstructions[22].DATAIN
pc[23] => LessThan0.IN41
pc[23] => LessThan1.IN41
pc[23] => mapAddressInstructions[23].DATAIN
pc[24] => LessThan0.IN40
pc[24] => LessThan1.IN40
pc[24] => mapAddressInstructions[24].DATAIN
pc[25] => LessThan0.IN39
pc[25] => LessThan1.IN39
pc[25] => mapAddressInstructions[25].DATAIN
pc[26] => LessThan0.IN38
pc[26] => LessThan1.IN38
pc[26] => mapAddressInstructions[26].DATAIN
pc[27] => LessThan0.IN37
pc[27] => LessThan1.IN37
pc[27] => mapAddressInstructions[27].DATAIN
pc[28] => LessThan0.IN36
pc[28] => LessThan1.IN36
pc[28] => mapAddressInstructions[28].DATAIN
pc[29] => LessThan0.IN35
pc[29] => LessThan1.IN35
pc[29] => mapAddressInstructions[29].DATAIN
pc[30] => LessThan0.IN34
pc[30] => LessThan1.IN34
pc[30] => mapAddressInstructions[30].DATAIN
pc[31] => LessThan0.IN33
pc[31] => LessThan1.IN33
pc[31] => mapAddressInstructions[31].DATAIN
address[0] => LessThan2.IN64
address[0] => LessThan3.IN64
address[0] => LessThan4.IN64
address[0] => LessThan5.IN64
address[0] => mapAddressRAM.DATAB
address[0] => mapAddressROM[0].DATAB
address[1] => LessThan2.IN63
address[1] => LessThan3.IN63
address[1] => LessThan4.IN63
address[1] => LessThan5.IN63
address[1] => mapAddressRAM.DATAB
address[1] => mapAddressROM[1].DATAB
address[2] => LessThan2.IN62
address[2] => LessThan3.IN62
address[2] => LessThan4.IN62
address[2] => LessThan5.IN62
address[2] => Add1.IN60
address[2] => mapAddressROM[2].DATAB
address[3] => LessThan2.IN61
address[3] => LessThan3.IN61
address[3] => LessThan4.IN61
address[3] => LessThan5.IN61
address[3] => Add1.IN59
address[3] => mapAddressROM[3].DATAB
address[4] => LessThan2.IN60
address[4] => LessThan3.IN60
address[4] => Add0.IN56
address[4] => LessThan4.IN60
address[4] => LessThan5.IN60
address[4] => Add1.IN58
address[5] => LessThan2.IN59
address[5] => LessThan3.IN59
address[5] => Add0.IN55
address[5] => LessThan4.IN59
address[5] => LessThan5.IN59
address[5] => Add1.IN57
address[6] => LessThan2.IN58
address[6] => LessThan3.IN58
address[6] => Add0.IN54
address[6] => LessThan4.IN58
address[6] => LessThan5.IN58
address[6] => Add1.IN56
address[7] => LessThan2.IN57
address[7] => LessThan3.IN57
address[7] => Add0.IN53
address[7] => LessThan4.IN57
address[7] => LessThan5.IN57
address[7] => Add1.IN55
address[8] => LessThan2.IN56
address[8] => LessThan3.IN56
address[8] => Add0.IN52
address[8] => LessThan4.IN56
address[8] => LessThan5.IN56
address[8] => Add1.IN54
address[9] => LessThan2.IN55
address[9] => LessThan3.IN55
address[9] => Add0.IN51
address[9] => LessThan4.IN55
address[9] => LessThan5.IN55
address[9] => Add1.IN53
address[10] => LessThan2.IN54
address[10] => LessThan3.IN54
address[10] => Add0.IN50
address[10] => LessThan4.IN54
address[10] => LessThan5.IN54
address[10] => Add1.IN52
address[11] => LessThan2.IN53
address[11] => LessThan3.IN53
address[11] => Add0.IN49
address[11] => LessThan4.IN53
address[11] => LessThan5.IN53
address[11] => Add1.IN51
address[12] => LessThan2.IN52
address[12] => LessThan3.IN52
address[12] => Add0.IN48
address[12] => LessThan4.IN52
address[12] => LessThan5.IN52
address[12] => Add1.IN50
address[13] => LessThan2.IN51
address[13] => LessThan3.IN51
address[13] => Add0.IN47
address[13] => LessThan4.IN51
address[13] => LessThan5.IN51
address[13] => Add1.IN49
address[14] => LessThan2.IN50
address[14] => LessThan3.IN50
address[14] => Add0.IN46
address[14] => LessThan4.IN50
address[14] => LessThan5.IN50
address[14] => Add1.IN48
address[15] => LessThan2.IN49
address[15] => LessThan3.IN49
address[15] => Add0.IN45
address[15] => LessThan4.IN49
address[15] => LessThan5.IN49
address[15] => Add1.IN47
address[16] => LessThan2.IN48
address[16] => LessThan3.IN48
address[16] => Add0.IN44
address[16] => LessThan4.IN48
address[16] => LessThan5.IN48
address[16] => Add1.IN46
address[17] => LessThan2.IN47
address[17] => LessThan3.IN47
address[17] => Add0.IN43
address[17] => LessThan4.IN47
address[17] => LessThan5.IN47
address[17] => Add1.IN45
address[18] => LessThan2.IN46
address[18] => LessThan3.IN46
address[18] => Add0.IN42
address[18] => LessThan4.IN46
address[18] => LessThan5.IN46
address[18] => Add1.IN44
address[19] => LessThan2.IN45
address[19] => LessThan3.IN45
address[19] => Add0.IN41
address[19] => LessThan4.IN45
address[19] => LessThan5.IN45
address[19] => Add1.IN43
address[20] => LessThan2.IN44
address[20] => LessThan3.IN44
address[20] => Add0.IN40
address[20] => LessThan4.IN44
address[20] => LessThan5.IN44
address[20] => Add1.IN42
address[21] => LessThan2.IN43
address[21] => LessThan3.IN43
address[21] => Add0.IN39
address[21] => LessThan4.IN43
address[21] => LessThan5.IN43
address[21] => Add1.IN41
address[22] => LessThan2.IN42
address[22] => LessThan3.IN42
address[22] => Add0.IN38
address[22] => LessThan4.IN42
address[22] => LessThan5.IN42
address[22] => Add1.IN40
address[23] => LessThan2.IN41
address[23] => LessThan3.IN41
address[23] => Add0.IN37
address[23] => LessThan4.IN41
address[23] => LessThan5.IN41
address[23] => Add1.IN39
address[24] => LessThan2.IN40
address[24] => LessThan3.IN40
address[24] => Add0.IN36
address[24] => LessThan4.IN40
address[24] => LessThan5.IN40
address[24] => Add1.IN38
address[25] => LessThan2.IN39
address[25] => LessThan3.IN39
address[25] => Add0.IN35
address[25] => LessThan4.IN39
address[25] => LessThan5.IN39
address[25] => Add1.IN37
address[26] => LessThan2.IN38
address[26] => LessThan3.IN38
address[26] => Add0.IN34
address[26] => LessThan4.IN38
address[26] => LessThan5.IN38
address[26] => Add1.IN36
address[27] => LessThan2.IN37
address[27] => LessThan3.IN37
address[27] => Add0.IN33
address[27] => LessThan4.IN37
address[27] => LessThan5.IN37
address[27] => Add1.IN35
address[28] => LessThan2.IN36
address[28] => LessThan3.IN36
address[28] => Add0.IN32
address[28] => LessThan4.IN36
address[28] => LessThan5.IN36
address[28] => Add1.IN34
address[29] => LessThan2.IN35
address[29] => LessThan3.IN35
address[29] => Add0.IN31
address[29] => LessThan4.IN35
address[29] => LessThan5.IN35
address[29] => Add1.IN33
address[30] => LessThan2.IN34
address[30] => LessThan3.IN34
address[30] => Add0.IN30
address[30] => LessThan4.IN34
address[30] => LessThan5.IN34
address[30] => Add1.IN32
address[31] => LessThan2.IN33
address[31] => LessThan3.IN33
address[31] => Add0.IN29
address[31] => LessThan4.IN33
address[31] => LessThan5.IN33
address[31] => Add1.IN31
wd[0] => wd[0].IN1
wd[1] => wd[1].IN1
wd[2] => wd[2].IN1
wd[3] => wd[3].IN1
wd[4] => wd[4].IN1
wd[5] => wd[5].IN1
wd[6] => wd[6].IN1
wd[7] => wd[7].IN1
wd[8] => wd[8].IN1
wd[9] => wd[9].IN1
wd[10] => wd[10].IN1
wd[11] => wd[11].IN1
wd[12] => wd[12].IN1
wd[13] => wd[13].IN1
wd[14] => wd[14].IN1
wd[15] => wd[15].IN1
wd[16] => wd[16].IN1
wd[17] => wd[17].IN1
wd[18] => wd[18].IN1
wd[19] => wd[19].IN1
wd[20] => wd[20].IN1
wd[21] => wd[21].IN1
wd[22] => wd[22].IN1
wd[23] => wd[23].IN1
wd[24] => wd[24].IN1
wd[25] => wd[25].IN1
wd[26] => wd[26].IN1
wd[27] => wd[27].IN1
wd[28] => wd[28].IN1
wd[29] => wd[29].IN1
wd[30] => wd[30].IN1
wd[31] => wd[31].IN1
rd[0] <= rd.DB_MAX_OUTPUT_PORT_TYPE
rd[1] <= rd.DB_MAX_OUTPUT_PORT_TYPE
rd[2] <= rd.DB_MAX_OUTPUT_PORT_TYPE
rd[3] <= rd.DB_MAX_OUTPUT_PORT_TYPE
rd[4] <= rd.DB_MAX_OUTPUT_PORT_TYPE
rd[5] <= rd.DB_MAX_OUTPUT_PORT_TYPE
rd[6] <= rd.DB_MAX_OUTPUT_PORT_TYPE
rd[7] <= rd.DB_MAX_OUTPUT_PORT_TYPE
rd[8] <= rd.DB_MAX_OUTPUT_PORT_TYPE
rd[9] <= rd.DB_MAX_OUTPUT_PORT_TYPE
rd[10] <= rd.DB_MAX_OUTPUT_PORT_TYPE
rd[11] <= rd.DB_MAX_OUTPUT_PORT_TYPE
rd[12] <= rd.DB_MAX_OUTPUT_PORT_TYPE
rd[13] <= rd.DB_MAX_OUTPUT_PORT_TYPE
rd[14] <= rd.DB_MAX_OUTPUT_PORT_TYPE
rd[15] <= rd.DB_MAX_OUTPUT_PORT_TYPE
rd[16] <= rd.DB_MAX_OUTPUT_PORT_TYPE
rd[17] <= rd.DB_MAX_OUTPUT_PORT_TYPE
rd[18] <= rd.DB_MAX_OUTPUT_PORT_TYPE
rd[19] <= rd.DB_MAX_OUTPUT_PORT_TYPE
rd[20] <= rd.DB_MAX_OUTPUT_PORT_TYPE
rd[21] <= rd.DB_MAX_OUTPUT_PORT_TYPE
rd[22] <= rd.DB_MAX_OUTPUT_PORT_TYPE
rd[23] <= rd.DB_MAX_OUTPUT_PORT_TYPE
rd[24] <= rd.DB_MAX_OUTPUT_PORT_TYPE
rd[25] <= rd.DB_MAX_OUTPUT_PORT_TYPE
rd[26] <= rd.DB_MAX_OUTPUT_PORT_TYPE
rd[27] <= rd.DB_MAX_OUTPUT_PORT_TYPE
rd[28] <= rd.DB_MAX_OUTPUT_PORT_TYPE
rd[29] <= rd.DB_MAX_OUTPUT_PORT_TYPE
rd[30] <= rd.DB_MAX_OUTPUT_PORT_TYPE
rd[31] <= rd.DB_MAX_OUTPUT_PORT_TYPE
instruction[0] <= instruction[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction[1] <= instruction[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction[2] <= instruction[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction[3] <= instruction[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction[4] <= instruction[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction[5] <= instruction[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction[6] <= instruction[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction[7] <= instruction[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction[8] <= instruction[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction[9] <= instruction[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction[10] <= instruction[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction[11] <= instruction[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction[12] <= instruction[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction[13] <= instruction[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction[14] <= instruction[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction[15] <= instruction[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction[16] <= instruction[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction[17] <= instruction[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction[18] <= instruction[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction[19] <= instruction[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction[20] <= instruction[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction[21] <= instruction[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction[22] <= instruction[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction[23] <= instruction[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction[24] <= instruction[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction[25] <= instruction[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction[26] <= instruction[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction[27] <= instruction[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction[28] <= instruction[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction[29] <= instruction[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction[30] <= instruction[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction[31] <= instruction[31]$latch.DB_MAX_OUTPUT_PORT_TYPE


|testbench|procesador_pipeline:procesador|memoryAccess:memory|memoryController:memoryControllerUnit|dmem_ram:ram
clk => dmem_RAM.we_a.CLK
clk => dmem_RAM.waddr_a[16].CLK
clk => dmem_RAM.waddr_a[15].CLK
clk => dmem_RAM.waddr_a[14].CLK
clk => dmem_RAM.waddr_a[13].CLK
clk => dmem_RAM.waddr_a[12].CLK
clk => dmem_RAM.waddr_a[11].CLK
clk => dmem_RAM.waddr_a[10].CLK
clk => dmem_RAM.waddr_a[9].CLK
clk => dmem_RAM.waddr_a[8].CLK
clk => dmem_RAM.waddr_a[7].CLK
clk => dmem_RAM.waddr_a[6].CLK
clk => dmem_RAM.waddr_a[5].CLK
clk => dmem_RAM.waddr_a[4].CLK
clk => dmem_RAM.waddr_a[3].CLK
clk => dmem_RAM.waddr_a[2].CLK
clk => dmem_RAM.waddr_a[1].CLK
clk => dmem_RAM.waddr_a[0].CLK
clk => dmem_RAM.data_a[31].CLK
clk => dmem_RAM.data_a[30].CLK
clk => dmem_RAM.data_a[29].CLK
clk => dmem_RAM.data_a[28].CLK
clk => dmem_RAM.data_a[27].CLK
clk => dmem_RAM.data_a[26].CLK
clk => dmem_RAM.data_a[25].CLK
clk => dmem_RAM.data_a[24].CLK
clk => dmem_RAM.data_a[23].CLK
clk => dmem_RAM.data_a[22].CLK
clk => dmem_RAM.data_a[21].CLK
clk => dmem_RAM.data_a[20].CLK
clk => dmem_RAM.data_a[19].CLK
clk => dmem_RAM.data_a[18].CLK
clk => dmem_RAM.data_a[17].CLK
clk => dmem_RAM.data_a[16].CLK
clk => dmem_RAM.data_a[15].CLK
clk => dmem_RAM.data_a[14].CLK
clk => dmem_RAM.data_a[13].CLK
clk => dmem_RAM.data_a[12].CLK
clk => dmem_RAM.data_a[11].CLK
clk => dmem_RAM.data_a[10].CLK
clk => dmem_RAM.data_a[9].CLK
clk => dmem_RAM.data_a[8].CLK
clk => dmem_RAM.data_a[7].CLK
clk => dmem_RAM.data_a[6].CLK
clk => dmem_RAM.data_a[5].CLK
clk => dmem_RAM.data_a[4].CLK
clk => dmem_RAM.data_a[3].CLK
clk => dmem_RAM.data_a[2].CLK
clk => dmem_RAM.data_a[1].CLK
clk => dmem_RAM.data_a[0].CLK
clk => rd[0]~reg0.CLK
clk => rd[1]~reg0.CLK
clk => rd[2]~reg0.CLK
clk => rd[3]~reg0.CLK
clk => rd[4]~reg0.CLK
clk => rd[5]~reg0.CLK
clk => rd[6]~reg0.CLK
clk => rd[7]~reg0.CLK
clk => rd[8]~reg0.CLK
clk => rd[9]~reg0.CLK
clk => rd[10]~reg0.CLK
clk => rd[11]~reg0.CLK
clk => rd[12]~reg0.CLK
clk => rd[13]~reg0.CLK
clk => rd[14]~reg0.CLK
clk => rd[15]~reg0.CLK
clk => rd[16]~reg0.CLK
clk => rd[17]~reg0.CLK
clk => rd[18]~reg0.CLK
clk => rd[19]~reg0.CLK
clk => rd[20]~reg0.CLK
clk => rd[21]~reg0.CLK
clk => rd[22]~reg0.CLK
clk => rd[23]~reg0.CLK
clk => rd[24]~reg0.CLK
clk => rd[25]~reg0.CLK
clk => rd[26]~reg0.CLK
clk => rd[27]~reg0.CLK
clk => rd[28]~reg0.CLK
clk => rd[29]~reg0.CLK
clk => rd[30]~reg0.CLK
clk => rd[31]~reg0.CLK
clk => dmem_RAM.CLK0
we => dmem_RAM.OUTPUTSELECT
address[0] => LessThan0.IN64
address[0] => LessThan1.IN64
address[0] => dmem_RAM.waddr_a[0].DATAIN
address[0] => dmem_RAM.WADDR
address[0] => dmem_RAM.RADDR
address[1] => LessThan0.IN63
address[1] => LessThan1.IN63
address[1] => dmem_RAM.waddr_a[1].DATAIN
address[1] => dmem_RAM.WADDR1
address[1] => dmem_RAM.RADDR1
address[2] => LessThan0.IN62
address[2] => LessThan1.IN62
address[2] => dmem_RAM.waddr_a[2].DATAIN
address[2] => dmem_RAM.WADDR2
address[2] => dmem_RAM.RADDR2
address[3] => LessThan0.IN61
address[3] => LessThan1.IN61
address[3] => dmem_RAM.waddr_a[3].DATAIN
address[3] => dmem_RAM.WADDR3
address[3] => dmem_RAM.RADDR3
address[4] => LessThan0.IN60
address[4] => LessThan1.IN60
address[4] => dmem_RAM.waddr_a[4].DATAIN
address[4] => dmem_RAM.WADDR4
address[4] => dmem_RAM.RADDR4
address[5] => LessThan0.IN59
address[5] => LessThan1.IN59
address[5] => dmem_RAM.waddr_a[5].DATAIN
address[5] => dmem_RAM.WADDR5
address[5] => dmem_RAM.RADDR5
address[6] => LessThan0.IN58
address[6] => LessThan1.IN58
address[6] => dmem_RAM.waddr_a[6].DATAIN
address[6] => dmem_RAM.WADDR6
address[6] => dmem_RAM.RADDR6
address[7] => LessThan0.IN57
address[7] => LessThan1.IN57
address[7] => dmem_RAM.waddr_a[7].DATAIN
address[7] => dmem_RAM.WADDR7
address[7] => dmem_RAM.RADDR7
address[8] => LessThan0.IN56
address[8] => LessThan1.IN56
address[8] => dmem_RAM.waddr_a[8].DATAIN
address[8] => dmem_RAM.WADDR8
address[8] => dmem_RAM.RADDR8
address[9] => LessThan0.IN55
address[9] => LessThan1.IN55
address[9] => dmem_RAM.waddr_a[9].DATAIN
address[9] => dmem_RAM.WADDR9
address[9] => dmem_RAM.RADDR9
address[10] => LessThan0.IN54
address[10] => LessThan1.IN54
address[10] => dmem_RAM.waddr_a[10].DATAIN
address[10] => dmem_RAM.WADDR10
address[10] => dmem_RAM.RADDR10
address[11] => LessThan0.IN53
address[11] => LessThan1.IN53
address[11] => dmem_RAM.waddr_a[11].DATAIN
address[11] => dmem_RAM.WADDR11
address[11] => dmem_RAM.RADDR11
address[12] => LessThan0.IN52
address[12] => LessThan1.IN52
address[12] => dmem_RAM.waddr_a[12].DATAIN
address[12] => dmem_RAM.WADDR12
address[12] => dmem_RAM.RADDR12
address[13] => LessThan0.IN51
address[13] => LessThan1.IN51
address[13] => dmem_RAM.waddr_a[13].DATAIN
address[13] => dmem_RAM.WADDR13
address[13] => dmem_RAM.RADDR13
address[14] => LessThan0.IN50
address[14] => LessThan1.IN50
address[14] => dmem_RAM.waddr_a[14].DATAIN
address[14] => dmem_RAM.WADDR14
address[14] => dmem_RAM.RADDR14
address[15] => LessThan0.IN49
address[15] => LessThan1.IN49
address[15] => dmem_RAM.waddr_a[15].DATAIN
address[15] => dmem_RAM.WADDR15
address[15] => dmem_RAM.RADDR15
address[16] => LessThan0.IN48
address[16] => LessThan1.IN48
address[16] => dmem_RAM.waddr_a[16].DATAIN
address[16] => dmem_RAM.WADDR16
address[16] => dmem_RAM.RADDR16
address[17] => LessThan0.IN47
address[17] => LessThan1.IN47
address[18] => LessThan0.IN46
address[18] => LessThan1.IN46
address[19] => LessThan0.IN45
address[19] => LessThan1.IN45
address[20] => LessThan0.IN44
address[20] => LessThan1.IN44
address[21] => LessThan0.IN43
address[21] => LessThan1.IN43
address[22] => LessThan0.IN42
address[22] => LessThan1.IN42
address[23] => LessThan0.IN41
address[23] => LessThan1.IN41
address[24] => LessThan0.IN40
address[24] => LessThan1.IN40
address[25] => LessThan0.IN39
address[25] => LessThan1.IN39
address[26] => LessThan0.IN38
address[26] => LessThan1.IN38
address[27] => LessThan0.IN37
address[27] => LessThan1.IN37
address[28] => LessThan0.IN36
address[28] => LessThan1.IN36
address[29] => LessThan0.IN35
address[29] => LessThan1.IN35
address[30] => LessThan0.IN34
address[30] => LessThan1.IN34
address[31] => LessThan0.IN33
address[31] => LessThan1.IN33
wd[0] => dmem_RAM.data_a[0].DATAIN
wd[0] => dmem_RAM.DATAIN
wd[1] => dmem_RAM.data_a[1].DATAIN
wd[1] => dmem_RAM.DATAIN1
wd[2] => dmem_RAM.data_a[2].DATAIN
wd[2] => dmem_RAM.DATAIN2
wd[3] => dmem_RAM.data_a[3].DATAIN
wd[3] => dmem_RAM.DATAIN3
wd[4] => dmem_RAM.data_a[4].DATAIN
wd[4] => dmem_RAM.DATAIN4
wd[5] => dmem_RAM.data_a[5].DATAIN
wd[5] => dmem_RAM.DATAIN5
wd[6] => dmem_RAM.data_a[6].DATAIN
wd[6] => dmem_RAM.DATAIN6
wd[7] => dmem_RAM.data_a[7].DATAIN
wd[7] => dmem_RAM.DATAIN7
wd[8] => dmem_RAM.data_a[8].DATAIN
wd[8] => dmem_RAM.DATAIN8
wd[9] => dmem_RAM.data_a[9].DATAIN
wd[9] => dmem_RAM.DATAIN9
wd[10] => dmem_RAM.data_a[10].DATAIN
wd[10] => dmem_RAM.DATAIN10
wd[11] => dmem_RAM.data_a[11].DATAIN
wd[11] => dmem_RAM.DATAIN11
wd[12] => dmem_RAM.data_a[12].DATAIN
wd[12] => dmem_RAM.DATAIN12
wd[13] => dmem_RAM.data_a[13].DATAIN
wd[13] => dmem_RAM.DATAIN13
wd[14] => dmem_RAM.data_a[14].DATAIN
wd[14] => dmem_RAM.DATAIN14
wd[15] => dmem_RAM.data_a[15].DATAIN
wd[15] => dmem_RAM.DATAIN15
wd[16] => dmem_RAM.data_a[16].DATAIN
wd[16] => dmem_RAM.DATAIN16
wd[17] => dmem_RAM.data_a[17].DATAIN
wd[17] => dmem_RAM.DATAIN17
wd[18] => dmem_RAM.data_a[18].DATAIN
wd[18] => dmem_RAM.DATAIN18
wd[19] => dmem_RAM.data_a[19].DATAIN
wd[19] => dmem_RAM.DATAIN19
wd[20] => dmem_RAM.data_a[20].DATAIN
wd[20] => dmem_RAM.DATAIN20
wd[21] => dmem_RAM.data_a[21].DATAIN
wd[21] => dmem_RAM.DATAIN21
wd[22] => dmem_RAM.data_a[22].DATAIN
wd[22] => dmem_RAM.DATAIN22
wd[23] => dmem_RAM.data_a[23].DATAIN
wd[23] => dmem_RAM.DATAIN23
wd[24] => dmem_RAM.data_a[24].DATAIN
wd[24] => dmem_RAM.DATAIN24
wd[25] => dmem_RAM.data_a[25].DATAIN
wd[25] => dmem_RAM.DATAIN25
wd[26] => dmem_RAM.data_a[26].DATAIN
wd[26] => dmem_RAM.DATAIN26
wd[27] => dmem_RAM.data_a[27].DATAIN
wd[27] => dmem_RAM.DATAIN27
wd[28] => dmem_RAM.data_a[28].DATAIN
wd[28] => dmem_RAM.DATAIN28
wd[29] => dmem_RAM.data_a[29].DATAIN
wd[29] => dmem_RAM.DATAIN29
wd[30] => dmem_RAM.data_a[30].DATAIN
wd[30] => dmem_RAM.DATAIN30
wd[31] => dmem_RAM.data_a[31].DATAIN
wd[31] => dmem_RAM.DATAIN31
rd[0] <= rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[1] <= rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[2] <= rd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[3] <= rd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[4] <= rd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[5] <= rd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[6] <= rd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[7] <= rd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[8] <= rd[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[9] <= rd[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[10] <= rd[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[11] <= rd[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[12] <= rd[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[13] <= rd[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[14] <= rd[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[15] <= rd[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[16] <= rd[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[17] <= rd[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[18] <= rd[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[19] <= rd[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[20] <= rd[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[21] <= rd[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[22] <= rd[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[23] <= rd[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[24] <= rd[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[25] <= rd[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[26] <= rd[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[27] <= rd[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[28] <= rd[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[29] <= rd[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[30] <= rd[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[31] <= rd[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|testbench|procesador_pipeline:procesador|memoryAccess:memory|memoryController:memoryControllerUnit|dmem_rom:rom
address[0] => dmem_ROM.RADDR
address[1] => dmem_ROM.RADDR1
address[2] => dmem_ROM.RADDR2
address[3] => dmem_ROM.RADDR3
address[4] => dmem_ROM.RADDR4
address[5] => dmem_ROM.RADDR5
address[6] => dmem_ROM.RADDR6
address[7] => dmem_ROM.RADDR7
address[8] => dmem_ROM.RADDR8
address[9] => dmem_ROM.RADDR9
address[10] => dmem_ROM.RADDR10
address[11] => dmem_ROM.RADDR11
address[12] => dmem_ROM.RADDR12
address[13] => ~NO_FANOUT~
address[14] => ~NO_FANOUT~
address[15] => ~NO_FANOUT~
address[16] => ~NO_FANOUT~
address[17] => ~NO_FANOUT~
address[18] => ~NO_FANOUT~
address[19] => ~NO_FANOUT~
address[20] => ~NO_FANOUT~
address[21] => ~NO_FANOUT~
address[22] => ~NO_FANOUT~
address[23] => ~NO_FANOUT~
address[24] => ~NO_FANOUT~
address[25] => ~NO_FANOUT~
address[26] => ~NO_FANOUT~
address[27] => ~NO_FANOUT~
address[28] => ~NO_FANOUT~
address[29] => ~NO_FANOUT~
address[30] => ~NO_FANOUT~
address[31] => ~NO_FANOUT~
rd[0] <= dmem_ROM.DATAOUT
rd[1] <= dmem_ROM.DATAOUT1
rd[2] <= dmem_ROM.DATAOUT2
rd[3] <= dmem_ROM.DATAOUT3
rd[4] <= dmem_ROM.DATAOUT4
rd[5] <= dmem_ROM.DATAOUT5
rd[6] <= dmem_ROM.DATAOUT6
rd[7] <= dmem_ROM.DATAOUT7
rd[8] <= dmem_ROM.DATAOUT8
rd[9] <= dmem_ROM.DATAOUT9
rd[10] <= dmem_ROM.DATAOUT10
rd[11] <= dmem_ROM.DATAOUT11
rd[12] <= dmem_ROM.DATAOUT12
rd[13] <= dmem_ROM.DATAOUT13
rd[14] <= dmem_ROM.DATAOUT14
rd[15] <= dmem_ROM.DATAOUT15
rd[16] <= dmem_ROM.DATAOUT16
rd[17] <= dmem_ROM.DATAOUT17
rd[18] <= dmem_ROM.DATAOUT18
rd[19] <= dmem_ROM.DATAOUT19
rd[20] <= dmem_ROM.DATAOUT20
rd[21] <= dmem_ROM.DATAOUT21
rd[22] <= dmem_ROM.DATAOUT22
rd[23] <= dmem_ROM.DATAOUT23
rd[24] <= dmem_ROM.DATAOUT24
rd[25] <= dmem_ROM.DATAOUT25
rd[26] <= dmem_ROM.DATAOUT26
rd[27] <= dmem_ROM.DATAOUT27
rd[28] <= dmem_ROM.DATAOUT28
rd[29] <= dmem_ROM.DATAOUT29
rd[30] <= dmem_ROM.DATAOUT30
rd[31] <= dmem_ROM.DATAOUT31


|testbench|procesador_pipeline:procesador|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom
pc[0] => imem_ROM.RADDR
pc[1] => imem_ROM.RADDR1
pc[2] => imem_ROM.RADDR2
pc[3] => imem_ROM.RADDR3
pc[4] => imem_ROM.RADDR4
pc[5] => imem_ROM.RADDR5
pc[6] => imem_ROM.RADDR6
pc[7] => imem_ROM.RADDR7
pc[8] => imem_ROM.RADDR8
pc[9] => ~NO_FANOUT~
pc[10] => ~NO_FANOUT~
pc[11] => ~NO_FANOUT~
pc[12] => ~NO_FANOUT~
pc[13] => ~NO_FANOUT~
pc[14] => ~NO_FANOUT~
pc[15] => ~NO_FANOUT~
pc[16] => ~NO_FANOUT~
pc[17] => ~NO_FANOUT~
pc[18] => ~NO_FANOUT~
pc[19] => ~NO_FANOUT~
pc[20] => ~NO_FANOUT~
pc[21] => ~NO_FANOUT~
pc[22] => ~NO_FANOUT~
pc[23] => ~NO_FANOUT~
pc[24] => ~NO_FANOUT~
pc[25] => ~NO_FANOUT~
pc[26] => ~NO_FANOUT~
pc[27] => ~NO_FANOUT~
pc[28] => ~NO_FANOUT~
pc[29] => ~NO_FANOUT~
pc[30] => ~NO_FANOUT~
pc[31] => ~NO_FANOUT~
instruction[0] <= imem_ROM.DATAOUT
instruction[1] <= imem_ROM.DATAOUT1
instruction[2] <= imem_ROM.DATAOUT2
instruction[3] <= imem_ROM.DATAOUT3
instruction[4] <= imem_ROM.DATAOUT4
instruction[5] <= imem_ROM.DATAOUT5
instruction[6] <= imem_ROM.DATAOUT6
instruction[7] <= imem_ROM.DATAOUT7
instruction[8] <= imem_ROM.DATAOUT8
instruction[9] <= imem_ROM.DATAOUT9
instruction[10] <= imem_ROM.DATAOUT10
instruction[11] <= imem_ROM.DATAOUT11
instruction[12] <= imem_ROM.DATAOUT12
instruction[13] <= imem_ROM.DATAOUT13
instruction[14] <= imem_ROM.DATAOUT14
instruction[15] <= imem_ROM.DATAOUT15
instruction[16] <= imem_ROM.DATAOUT16
instruction[17] <= imem_ROM.DATAOUT17
instruction[18] <= imem_ROM.DATAOUT18
instruction[19] <= imem_ROM.DATAOUT19
instruction[20] <= imem_ROM.DATAOUT20
instruction[21] <= imem_ROM.DATAOUT21
instruction[22] <= imem_ROM.DATAOUT22
instruction[23] <= imem_ROM.DATAOUT23
instruction[24] <= imem_ROM.DATAOUT24
instruction[25] <= imem_ROM.DATAOUT25
instruction[26] <= imem_ROM.DATAOUT26
instruction[27] <= imem_ROM.DATAOUT27
instruction[28] <= imem_ROM.DATAOUT28
instruction[29] <= imem_ROM.DATAOUT29
instruction[30] <= imem_ROM.DATAOUT30
instruction[31] <= imem_ROM.DATAOUT31


|testbench|procesador_pipeline:procesador|segment_mem_wb:mem_wb
clk => RR3_out[0]~reg0.CLK
clk => RR3_out[1]~reg0.CLK
clk => RR3_out[2]~reg0.CLK
clk => RR3_out[3]~reg0.CLK
clk => alu_out[0]~reg0.CLK
clk => alu_out[1]~reg0.CLK
clk => alu_out[2]~reg0.CLK
clk => alu_out[3]~reg0.CLK
clk => alu_out[4]~reg0.CLK
clk => alu_out[5]~reg0.CLK
clk => alu_out[6]~reg0.CLK
clk => alu_out[7]~reg0.CLK
clk => alu_out[8]~reg0.CLK
clk => alu_out[9]~reg0.CLK
clk => alu_out[10]~reg0.CLK
clk => alu_out[11]~reg0.CLK
clk => alu_out[12]~reg0.CLK
clk => alu_out[13]~reg0.CLK
clk => alu_out[14]~reg0.CLK
clk => alu_out[15]~reg0.CLK
clk => alu_out[16]~reg0.CLK
clk => alu_out[17]~reg0.CLK
clk => alu_out[18]~reg0.CLK
clk => alu_out[19]~reg0.CLK
clk => alu_out[20]~reg0.CLK
clk => alu_out[21]~reg0.CLK
clk => alu_out[22]~reg0.CLK
clk => alu_out[23]~reg0.CLK
clk => alu_out[24]~reg0.CLK
clk => alu_out[25]~reg0.CLK
clk => alu_out[26]~reg0.CLK
clk => alu_out[27]~reg0.CLK
clk => alu_out[28]~reg0.CLK
clk => alu_out[29]~reg0.CLK
clk => alu_out[30]~reg0.CLK
clk => alu_out[31]~reg0.CLK
clk => mem_out[0]~reg0.CLK
clk => mem_out[1]~reg0.CLK
clk => mem_out[2]~reg0.CLK
clk => mem_out[3]~reg0.CLK
clk => mem_out[4]~reg0.CLK
clk => mem_out[5]~reg0.CLK
clk => mem_out[6]~reg0.CLK
clk => mem_out[7]~reg0.CLK
clk => mem_out[8]~reg0.CLK
clk => mem_out[9]~reg0.CLK
clk => mem_out[10]~reg0.CLK
clk => mem_out[11]~reg0.CLK
clk => mem_out[12]~reg0.CLK
clk => mem_out[13]~reg0.CLK
clk => mem_out[14]~reg0.CLK
clk => mem_out[15]~reg0.CLK
clk => mem_out[16]~reg0.CLK
clk => mem_out[17]~reg0.CLK
clk => mem_out[18]~reg0.CLK
clk => mem_out[19]~reg0.CLK
clk => mem_out[20]~reg0.CLK
clk => mem_out[21]~reg0.CLK
clk => mem_out[22]~reg0.CLK
clk => mem_out[23]~reg0.CLK
clk => mem_out[24]~reg0.CLK
clk => mem_out[25]~reg0.CLK
clk => mem_out[26]~reg0.CLK
clk => mem_out[27]~reg0.CLK
clk => mem_out[28]~reg0.CLK
clk => mem_out[29]~reg0.CLK
clk => mem_out[30]~reg0.CLK
clk => mem_out[31]~reg0.CLK
clk => RegWrite_out~reg0.CLK
clk => MemToReg_out~reg0.CLK
rst => RR3_out[0]~reg0.ACLR
rst => RR3_out[1]~reg0.ACLR
rst => RR3_out[2]~reg0.ACLR
rst => RR3_out[3]~reg0.ACLR
rst => alu_out[0]~reg0.ACLR
rst => alu_out[1]~reg0.ACLR
rst => alu_out[2]~reg0.ACLR
rst => alu_out[3]~reg0.ACLR
rst => alu_out[4]~reg0.ACLR
rst => alu_out[5]~reg0.ACLR
rst => alu_out[6]~reg0.ACLR
rst => alu_out[7]~reg0.ACLR
rst => alu_out[8]~reg0.ACLR
rst => alu_out[9]~reg0.ACLR
rst => alu_out[10]~reg0.ACLR
rst => alu_out[11]~reg0.ACLR
rst => alu_out[12]~reg0.ACLR
rst => alu_out[13]~reg0.ACLR
rst => alu_out[14]~reg0.ACLR
rst => alu_out[15]~reg0.ACLR
rst => alu_out[16]~reg0.ACLR
rst => alu_out[17]~reg0.ACLR
rst => alu_out[18]~reg0.ACLR
rst => alu_out[19]~reg0.ACLR
rst => alu_out[20]~reg0.ACLR
rst => alu_out[21]~reg0.ACLR
rst => alu_out[22]~reg0.ACLR
rst => alu_out[23]~reg0.ACLR
rst => alu_out[24]~reg0.ACLR
rst => alu_out[25]~reg0.ACLR
rst => alu_out[26]~reg0.ACLR
rst => alu_out[27]~reg0.ACLR
rst => alu_out[28]~reg0.ACLR
rst => alu_out[29]~reg0.ACLR
rst => alu_out[30]~reg0.ACLR
rst => alu_out[31]~reg0.ACLR
rst => mem_out[0]~reg0.ACLR
rst => mem_out[1]~reg0.ACLR
rst => mem_out[2]~reg0.ACLR
rst => mem_out[3]~reg0.ACLR
rst => mem_out[4]~reg0.ACLR
rst => mem_out[5]~reg0.ACLR
rst => mem_out[6]~reg0.ACLR
rst => mem_out[7]~reg0.ACLR
rst => mem_out[8]~reg0.ACLR
rst => mem_out[9]~reg0.ACLR
rst => mem_out[10]~reg0.ACLR
rst => mem_out[11]~reg0.ACLR
rst => mem_out[12]~reg0.ACLR
rst => mem_out[13]~reg0.ACLR
rst => mem_out[14]~reg0.ACLR
rst => mem_out[15]~reg0.ACLR
rst => mem_out[16]~reg0.ACLR
rst => mem_out[17]~reg0.ACLR
rst => mem_out[18]~reg0.ACLR
rst => mem_out[19]~reg0.ACLR
rst => mem_out[20]~reg0.ACLR
rst => mem_out[21]~reg0.ACLR
rst => mem_out[22]~reg0.ACLR
rst => mem_out[23]~reg0.ACLR
rst => mem_out[24]~reg0.ACLR
rst => mem_out[25]~reg0.ACLR
rst => mem_out[26]~reg0.ACLR
rst => mem_out[27]~reg0.ACLR
rst => mem_out[28]~reg0.ACLR
rst => mem_out[29]~reg0.ACLR
rst => mem_out[30]~reg0.ACLR
rst => mem_out[31]~reg0.ACLR
rst => RegWrite_out~reg0.ACLR
rst => MemToReg_out~reg0.ACLR
MemToReg_in => MemToReg_out~reg0.DATAIN
RegWrite_in => RegWrite_out~reg0.DATAIN
mem_in[0] => mem_out[0]~reg0.DATAIN
mem_in[1] => mem_out[1]~reg0.DATAIN
mem_in[2] => mem_out[2]~reg0.DATAIN
mem_in[3] => mem_out[3]~reg0.DATAIN
mem_in[4] => mem_out[4]~reg0.DATAIN
mem_in[5] => mem_out[5]~reg0.DATAIN
mem_in[6] => mem_out[6]~reg0.DATAIN
mem_in[7] => mem_out[7]~reg0.DATAIN
mem_in[8] => mem_out[8]~reg0.DATAIN
mem_in[9] => mem_out[9]~reg0.DATAIN
mem_in[10] => mem_out[10]~reg0.DATAIN
mem_in[11] => mem_out[11]~reg0.DATAIN
mem_in[12] => mem_out[12]~reg0.DATAIN
mem_in[13] => mem_out[13]~reg0.DATAIN
mem_in[14] => mem_out[14]~reg0.DATAIN
mem_in[15] => mem_out[15]~reg0.DATAIN
mem_in[16] => mem_out[16]~reg0.DATAIN
mem_in[17] => mem_out[17]~reg0.DATAIN
mem_in[18] => mem_out[18]~reg0.DATAIN
mem_in[19] => mem_out[19]~reg0.DATAIN
mem_in[20] => mem_out[20]~reg0.DATAIN
mem_in[21] => mem_out[21]~reg0.DATAIN
mem_in[22] => mem_out[22]~reg0.DATAIN
mem_in[23] => mem_out[23]~reg0.DATAIN
mem_in[24] => mem_out[24]~reg0.DATAIN
mem_in[25] => mem_out[25]~reg0.DATAIN
mem_in[26] => mem_out[26]~reg0.DATAIN
mem_in[27] => mem_out[27]~reg0.DATAIN
mem_in[28] => mem_out[28]~reg0.DATAIN
mem_in[29] => mem_out[29]~reg0.DATAIN
mem_in[30] => mem_out[30]~reg0.DATAIN
mem_in[31] => mem_out[31]~reg0.DATAIN
alu_in[0] => alu_out[0]~reg0.DATAIN
alu_in[1] => alu_out[1]~reg0.DATAIN
alu_in[2] => alu_out[2]~reg0.DATAIN
alu_in[3] => alu_out[3]~reg0.DATAIN
alu_in[4] => alu_out[4]~reg0.DATAIN
alu_in[5] => alu_out[5]~reg0.DATAIN
alu_in[6] => alu_out[6]~reg0.DATAIN
alu_in[7] => alu_out[7]~reg0.DATAIN
alu_in[8] => alu_out[8]~reg0.DATAIN
alu_in[9] => alu_out[9]~reg0.DATAIN
alu_in[10] => alu_out[10]~reg0.DATAIN
alu_in[11] => alu_out[11]~reg0.DATAIN
alu_in[12] => alu_out[12]~reg0.DATAIN
alu_in[13] => alu_out[13]~reg0.DATAIN
alu_in[14] => alu_out[14]~reg0.DATAIN
alu_in[15] => alu_out[15]~reg0.DATAIN
alu_in[16] => alu_out[16]~reg0.DATAIN
alu_in[17] => alu_out[17]~reg0.DATAIN
alu_in[18] => alu_out[18]~reg0.DATAIN
alu_in[19] => alu_out[19]~reg0.DATAIN
alu_in[20] => alu_out[20]~reg0.DATAIN
alu_in[21] => alu_out[21]~reg0.DATAIN
alu_in[22] => alu_out[22]~reg0.DATAIN
alu_in[23] => alu_out[23]~reg0.DATAIN
alu_in[24] => alu_out[24]~reg0.DATAIN
alu_in[25] => alu_out[25]~reg0.DATAIN
alu_in[26] => alu_out[26]~reg0.DATAIN
alu_in[27] => alu_out[27]~reg0.DATAIN
alu_in[28] => alu_out[28]~reg0.DATAIN
alu_in[29] => alu_out[29]~reg0.DATAIN
alu_in[30] => alu_out[30]~reg0.DATAIN
alu_in[31] => alu_out[31]~reg0.DATAIN
RR3_in[0] => RR3_out[0]~reg0.DATAIN
RR3_in[1] => RR3_out[1]~reg0.DATAIN
RR3_in[2] => RR3_out[2]~reg0.DATAIN
RR3_in[3] => RR3_out[3]~reg0.DATAIN
MemToReg_out <= MemToReg_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWrite_out <= RegWrite_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[0] <= mem_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[1] <= mem_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[2] <= mem_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[3] <= mem_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[4] <= mem_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[5] <= mem_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[6] <= mem_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[7] <= mem_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[8] <= mem_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[9] <= mem_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[10] <= mem_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[11] <= mem_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[12] <= mem_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[13] <= mem_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[14] <= mem_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[15] <= mem_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[16] <= mem_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[17] <= mem_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[18] <= mem_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[19] <= mem_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[20] <= mem_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[21] <= mem_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[22] <= mem_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[23] <= mem_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[24] <= mem_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[25] <= mem_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[26] <= mem_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[27] <= mem_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[28] <= mem_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[29] <= mem_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[30] <= mem_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[31] <= mem_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[0] <= alu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[1] <= alu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[2] <= alu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[3] <= alu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[4] <= alu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[5] <= alu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[6] <= alu_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[7] <= alu_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[8] <= alu_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[9] <= alu_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[10] <= alu_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[11] <= alu_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[12] <= alu_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[13] <= alu_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[14] <= alu_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[15] <= alu_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[16] <= alu_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[17] <= alu_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[18] <= alu_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[19] <= alu_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[20] <= alu_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[21] <= alu_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[22] <= alu_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[23] <= alu_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[24] <= alu_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[25] <= alu_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[26] <= alu_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[27] <= alu_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[28] <= alu_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[29] <= alu_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[30] <= alu_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[31] <= alu_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RR3_out[0] <= RR3_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RR3_out[1] <= RR3_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RR3_out[2] <= RR3_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RR3_out[3] <= RR3_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|testbench|procesador_pipeline:procesador|mux_2to1:mux_wb
A[0] => C.DATAA
A[1] => C.DATAA
A[2] => C.DATAA
A[3] => C.DATAA
A[4] => C.DATAA
A[5] => C.DATAA
A[6] => C.DATAA
A[7] => C.DATAA
A[8] => C.DATAA
A[9] => C.DATAA
A[10] => C.DATAA
A[11] => C.DATAA
A[12] => C.DATAA
A[13] => C.DATAA
A[14] => C.DATAA
A[15] => C.DATAA
A[16] => C.DATAA
A[17] => C.DATAA
A[18] => C.DATAA
A[19] => C.DATAA
A[20] => C.DATAA
A[21] => C.DATAA
A[22] => C.DATAA
A[23] => C.DATAA
A[24] => C.DATAA
A[25] => C.DATAA
A[26] => C.DATAA
A[27] => C.DATAA
A[28] => C.DATAA
A[29] => C.DATAA
A[30] => C.DATAA
A[31] => C.DATAA
B[0] => C.DATAB
B[1] => C.DATAB
B[2] => C.DATAB
B[3] => C.DATAB
B[4] => C.DATAB
B[5] => C.DATAB
B[6] => C.DATAB
B[7] => C.DATAB
B[8] => C.DATAB
B[9] => C.DATAB
B[10] => C.DATAB
B[11] => C.DATAB
B[12] => C.DATAB
B[13] => C.DATAB
B[14] => C.DATAB
B[15] => C.DATAB
B[16] => C.DATAB
B[17] => C.DATAB
B[18] => C.DATAB
B[19] => C.DATAB
B[20] => C.DATAB
B[21] => C.DATAB
B[22] => C.DATAB
B[23] => C.DATAB
B[24] => C.DATAB
B[25] => C.DATAB
B[26] => C.DATAB
B[27] => C.DATAB
B[28] => C.DATAB
B[29] => C.DATAB
B[30] => C.DATAB
B[31] => C.DATAB
sel => Decoder0.IN0
C[0] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[1] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[2] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[3] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[4] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[5] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[6] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[7] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[8] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[9] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[10] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[11] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[12] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[13] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[14] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[15] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[16] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[17] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[18] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[19] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[20] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[21] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[22] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[23] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[24] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[25] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[26] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[27] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[28] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[29] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[30] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[31] <= C.DB_MAX_OUTPUT_PORT_TYPE


