INTSTYLE=ise
INFILE=C:\Users\Ivan\Documents\FPGA\testProj\top.ncd
OUTFILE=C:\Users\Ivan\Documents\FPGA\testProj\top.bit
FAMILY=Spartan3E
PART=xc3s500e-4fg320
WORKINGDIR=C:\Users\Ivan\Documents\FPGA\testProj
LICENSE=WebPack
USER_INFO=212582839_0_0_516
