// Seed: 446135778
module module_0 (
    input wire id_0
);
  supply1 id_2;
  tri1 id_3;
  wire id_4;
  assign id_3 = -1;
  tri0 id_5, id_6 = (1);
  assign module_1.id_5 = 0;
  parameter id_7 = -1;
  bit id_8;
  id_9 :
  assert property (@(negedge id_7.find or posedge -1'b0) id_2)
  else id_8 <= 1;
endmodule
module module_1 (
    input supply0 id_0,
    output supply1 id_1,
    input tri0 id_2,
    input wand id_3,
    input wire id_4,
    input tri id_5,
    output supply0 id_6
);
  assign id_1 = 1;
  wire id_8;
  module_0 modCall_1 (id_2);
  assign id_6 = -1;
  tri0 id_9, id_10, id_11, id_12, id_13 = 1, id_14;
  wire id_15;
endmodule
