<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Clock control"><meta name="keywords" content="rust, rustlang, rust-lang, clock_ctl"><title>psoc6_01_pac::pdm0::clock_ctl - Rust</title><link rel="stylesheet" type="text/css" href="../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../light.css"  id="themeStyle"><link rel="stylesheet" type="text/css" href="../../../dark.css" disabled ><link rel="stylesheet" type="text/css" href="../../../ayu.css" disabled ><script id="default-settings"></script><script src="../../../storage.js"></script><script src="../../../crates.js"></script><noscript><link rel="stylesheet" href="../../../noscript.css"></noscript><link rel="icon" type="image/svg+xml" href="../../../favicon.svg">
<link rel="alternate icon" type="image/png" href="../../../favicon-16x16.png">
<link rel="alternate icon" type="image/png" href="../../../favicon-32x32.png"><style type="text/css">#crate-search{background-image:url("../../../down-arrow.svg");}</style></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu" role="button">&#9776;</div><a href='../../../psoc6_01_pac/index.html'><div class='logo-container rust-logo'><img src='../../../rust-logo.png' alt='logo'></div></a><h2 class="location">Module clock_ctl</h2><div class="sidebar-elems"><div class="block items"><ul><li><a href="#structs">Structs</a></li><li><a href="#enums">Enums</a></li></ul></div><div id="sidebar-vars" data-name="clock_ctl" data-ty="mod" data-relpath="./"></div><script defer src="./sidebar-items.js"></script></div></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu" title="themes"><img src="../../../brush.svg" width="18" height="18" alt="Pick another theme!"></button><div id="theme-choices" role="menu"></div></div><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><button type="button" id="help-button" title="help">?</button><a id="settings-menu" href="../../../settings.html" title="settings"><img src="../../../wheel.svg" width="18" height="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><h1 class="fqn"><span class="in-band">Module <a href="../../index.html">psoc6_01_pac</a>::<wbr><a href="../index.html">pdm0</a>::<wbr><a class="mod" href="#">clock_ctl</a><button id="copy-path" onclick="copy_path(this)" title="copy path"><img src="../../../clipboard.svg" width="19" height="18" alt="Copy item import" title="Copy item import to clipboard"></button></span><span class="out-of-band"><span id="render-detail"><a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class="inner">&#x2212;</span>]</a></span><a class="srclink" href="../../../src/psoc6_01_pac/pdm0/clock_ctl.rs.html#1-360" title="goto source code">[src]</a></span></h1><details class="rustdoc-toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Clock control</p>
</div></details><h2 id="structs" class="section-header"><a href="#structs">Structs</a></h2>
<table><tr class="module-item"><td><a class="struct" href="struct.CKO_CLOCK_DIV_R.html" title="psoc6_01_pac::pdm0::clock_ctl::CKO_CLOCK_DIV_R struct">CKO_CLOCK_DIV_R</a></td><td class="docblock-short"><p>Field <code>CKO_CLOCK_DIV</code> reader - PDM CKO (FPDM_CKO) clock divider (3rd divider): FPDM_CKO = MCLKQ / (CKO_CLOCK_DIV + 1) Note: To configure ‘0’ to this field is prohibited. (Note: PDM_CKO is configured by MCLKQ_CLOCK_DIV, CLK_CLOCK_DIV and CKO_CLOCK_DIV. ) (Note: These bits are connected to AR36U12.PDM_CORE_CFG.MCLKDIV)</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.CKO_CLOCK_DIV_W.html" title="psoc6_01_pac::pdm0::clock_ctl::CKO_CLOCK_DIV_W struct">CKO_CLOCK_DIV_W</a></td><td class="docblock-short"><p>Field <code>CKO_CLOCK_DIV</code> writer - PDM CKO (FPDM_CKO) clock divider (3rd divider): FPDM_CKO = MCLKQ / (CKO_CLOCK_DIV + 1) Note: To configure ‘0’ to this field is prohibited. (Note: PDM_CKO is configured by MCLKQ_CLOCK_DIV, CLK_CLOCK_DIV and CKO_CLOCK_DIV. ) (Note: These bits are connected to AR36U12.PDM_CORE_CFG.MCLKDIV)</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.CLK_CLOCK_DIV_R.html" title="psoc6_01_pac::pdm0::clock_ctl::CLK_CLOCK_DIV_R struct">CLK_CLOCK_DIV_R</a></td><td class="docblock-short"><p>Field <code>CLK_CLOCK_DIV</code> reader - PDM CLK (FPDM_CLK) (1st divider): This configures a frequency of PDM CLK. The configured frequency is used to operate PDM core. I.e. the frequency is input to MCLKQ_CLOCK_DIV register. Note: configure a frequency of PDM CLK as lower than or equal 50MHz with this divider.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.CLK_CLOCK_DIV_W.html" title="psoc6_01_pac::pdm0::clock_ctl::CLK_CLOCK_DIV_W struct">CLK_CLOCK_DIV_W</a></td><td class="docblock-short"><p>Field <code>CLK_CLOCK_DIV</code> writer - PDM CLK (FPDM_CLK) (1st divider): This configures a frequency of PDM CLK. The configured frequency is used to operate PDM core. I.e. the frequency is input to MCLKQ_CLOCK_DIV register. Note: configure a frequency of PDM CLK as lower than or equal 50MHz with this divider.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.CLOCK_CTL_SPEC.html" title="psoc6_01_pac::pdm0::clock_ctl::CLOCK_CTL_SPEC struct">CLOCK_CTL_SPEC</a></td><td class="docblock-short"><p>Clock control</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.MCLKQ_CLOCK_DIV_R.html" title="psoc6_01_pac::pdm0::clock_ctl::MCLKQ_CLOCK_DIV_R struct">MCLKQ_CLOCK_DIV_R</a></td><td class="docblock-short"><p>Field <code>MCLKQ_CLOCK_DIV</code> reader - MCLKQ divider (2nd divider) (Note: These bits are connected to AR36U12.PDM_CORE2_CFG.DIV_MCLKQ)</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.MCLKQ_CLOCK_DIV_W.html" title="psoc6_01_pac::pdm0::clock_ctl::MCLKQ_CLOCK_DIV_W struct">MCLKQ_CLOCK_DIV_W</a></td><td class="docblock-short"><p>Field <code>MCLKQ_CLOCK_DIV</code> writer - MCLKQ divider (2nd divider) (Note: These bits are connected to AR36U12.PDM_CORE2_CFG.DIV_MCLKQ)</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.R.html" title="psoc6_01_pac::pdm0::clock_ctl::R struct">R</a></td><td class="docblock-short"><p>Register <code>CLOCK_CTL</code> reader</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.SINC_RATE_R.html" title="psoc6_01_pac::pdm0::clock_ctl::SINC_RATE_R struct">SINC_RATE_R</a></td><td class="docblock-short"><p>Field <code>SINC_RATE</code> reader - SINC Decimation Rate. For details, see the data sheet provided by Archband. Oversampling Ratio = Decimation Rate = 2 X SINC_RATE (Note: These bits are connected to AR36U12.PDM_CORE_CFG.SINC_RATE)</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.SINC_RATE_W.html" title="psoc6_01_pac::pdm0::clock_ctl::SINC_RATE_W struct">SINC_RATE_W</a></td><td class="docblock-short"><p>Field <code>SINC_RATE</code> writer - SINC Decimation Rate. For details, see the data sheet provided by Archband. Oversampling Ratio = Decimation Rate = 2 X SINC_RATE (Note: These bits are connected to AR36U12.PDM_CORE_CFG.SINC_RATE)</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.W.html" title="psoc6_01_pac::pdm0::clock_ctl::W struct">W</a></td><td class="docblock-short"><p>Register <code>CLOCK_CTL</code> writer</p>
</td></tr></table><h2 id="enums" class="section-header"><a href="#enums">Enums</a></h2>
<table><tr class="module-item"><td><a class="enum" href="enum.CLK_CLOCK_DIV_A.html" title="psoc6_01_pac::pdm0::clock_ctl::CLK_CLOCK_DIV_A enum">CLK_CLOCK_DIV_A</a></td><td class="docblock-short"><p>PDM CLK (FPDM_CLK) (1st divider): This configures a frequency of PDM CLK. The configured frequency is used to operate PDM core. I.e. the frequency is input to MCLKQ_CLOCK_DIV register. Note: configure a frequency of PDM CLK as lower than or equal 50MHz with this divider.</p>
</td></tr><tr class="module-item"><td><a class="enum" href="enum.MCLKQ_CLOCK_DIV_A.html" title="psoc6_01_pac::pdm0::clock_ctl::MCLKQ_CLOCK_DIV_A enum">MCLKQ_CLOCK_DIV_A</a></td><td class="docblock-short"><p>MCLKQ divider (2nd divider) (Note: These bits are connected to AR36U12.PDM_CORE2_CFG.DIV_MCLKQ)</p>
</td></tr></table></section><section id="search" class="content hidden"></section><div id="rustdoc-vars" data-root-path="../../../" data-current-crate="psoc6_01_pac" data-search-index-js="../../../search-index.js" data-search-js="../../../search.js"></div><script src="../../../main.js"></script></body></html>