#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Apr  6 02:03:32 2021
# Process ID: 28796
# Current directory: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.runs/design_1_myproject_axi_0_10_synth_1
# Command line: vivado -log design_1_myproject_axi_0_10.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_myproject_axi_0_10.tcl
# Log file: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.runs/design_1_myproject_axi_0_10_synth_1/design_1_myproject_axi_0_10.vds
# Journal file: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.runs/design_1_myproject_axi_0_10_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_myproject_axi_0_10.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top design_1_myproject_axi_0_10 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28931 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1996.500 ; gain = 201.715 ; free physical = 2315 ; free virtual = 6782
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_myproject_axi_0_10' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_myproject_axi_0_10/synth/design_1_myproject_axi_0_10.v:57]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/myproject_axi.v:12]
	Parameter ap_ST_fsm_state1 bound to: 14'b00000000000001 
	Parameter ap_ST_fsm_state2 bound to: 14'b00000000000010 
	Parameter ap_ST_fsm_state3 bound to: 14'b00000000000100 
	Parameter ap_ST_fsm_state4 bound to: 14'b00000000001000 
	Parameter ap_ST_fsm_state5 bound to: 14'b00000000010000 
	Parameter ap_ST_fsm_state6 bound to: 14'b00000000100000 
	Parameter ap_ST_fsm_state7 bound to: 14'b00000001000000 
	Parameter ap_ST_fsm_state8 bound to: 14'b00000010000000 
	Parameter ap_ST_fsm_state9 bound to: 14'b00000100000000 
	Parameter ap_ST_fsm_state10 bound to: 14'b00001000000000 
	Parameter ap_ST_fsm_state11 bound to: 14'b00010000000000 
	Parameter ap_ST_fsm_state12 bound to: 14'b00100000000000 
	Parameter ap_ST_fsm_state13 bound to: 14'b01000000000000 
	Parameter ap_ST_fsm_state14 bound to: 14'b10000000000000 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/myproject_axi.v:100]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_AXILiteS_s_axi' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/myproject_axi_AXILiteS_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_VECTOR_ROWS_DATA_0 bound to: 5'b10000 
	Parameter ADDR_VECTOR_ROWS_CTRL bound to: 5'b10100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/myproject_axi_AXILiteS_s_axi.v:160]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_AXILiteS_s_axi' (1#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/myproject_axi_AXILiteS_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'myproject' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/myproject.v:10]
INFO: [Synth 8-6157] synthesizing module 'dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_s' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_s.v:605]
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.v:257]
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_outibkb' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_outibkb.v:39]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_outibkb_rom' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_outibkb.v:6]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_outibkb.v:18]
INFO: [Synth 8-3876] $readmem data file './dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_outibkb_rom.dat' is read successfully [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_outibkb.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_outibkb_rom' (2#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_outibkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_outibkb' (3#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_outibkb.v:39]
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V.v:39]
	Parameter DataWidth bound to: 112 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V_rom' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V.v:6]
	Parameter DWIDTH bound to: 112 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V_rom.dat' is read successfully [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V_rom' (4#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V' (5#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V.v:39]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_164_16_1_1' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/myproject_axi_mux_164_16_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_164_16_1_1' (6#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/myproject_axi_mux_164_16_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_42_16_1_1' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/myproject_axi_mux_42_16_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_42_16_1_1' (7#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/myproject_axi_mux_42_16_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_646_16_1_1' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/myproject_axi_mux_646_16_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 16 - type: integer 
	Parameter din33_WIDTH bound to: 16 - type: integer 
	Parameter din34_WIDTH bound to: 16 - type: integer 
	Parameter din35_WIDTH bound to: 16 - type: integer 
	Parameter din36_WIDTH bound to: 16 - type: integer 
	Parameter din37_WIDTH bound to: 16 - type: integer 
	Parameter din38_WIDTH bound to: 16 - type: integer 
	Parameter din39_WIDTH bound to: 16 - type: integer 
	Parameter din40_WIDTH bound to: 16 - type: integer 
	Parameter din41_WIDTH bound to: 16 - type: integer 
	Parameter din42_WIDTH bound to: 16 - type: integer 
	Parameter din43_WIDTH bound to: 16 - type: integer 
	Parameter din44_WIDTH bound to: 16 - type: integer 
	Parameter din45_WIDTH bound to: 16 - type: integer 
	Parameter din46_WIDTH bound to: 16 - type: integer 
	Parameter din47_WIDTH bound to: 16 - type: integer 
	Parameter din48_WIDTH bound to: 16 - type: integer 
	Parameter din49_WIDTH bound to: 16 - type: integer 
	Parameter din50_WIDTH bound to: 16 - type: integer 
	Parameter din51_WIDTH bound to: 16 - type: integer 
	Parameter din52_WIDTH bound to: 16 - type: integer 
	Parameter din53_WIDTH bound to: 16 - type: integer 
	Parameter din54_WIDTH bound to: 16 - type: integer 
	Parameter din55_WIDTH bound to: 16 - type: integer 
	Parameter din56_WIDTH bound to: 16 - type: integer 
	Parameter din57_WIDTH bound to: 16 - type: integer 
	Parameter din58_WIDTH bound to: 16 - type: integer 
	Parameter din59_WIDTH bound to: 16 - type: integer 
	Parameter din60_WIDTH bound to: 16 - type: integer 
	Parameter din61_WIDTH bound to: 16 - type: integer 
	Parameter din62_WIDTH bound to: 16 - type: integer 
	Parameter din63_WIDTH bound to: 16 - type: integer 
	Parameter din64_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_646_16_1_1' (8#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/myproject_axi_mux_646_16_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_mul_16s_7s_22_1_1' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/myproject_axi_mul_mul_16s_7s_22_1_1.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/myproject_axi_mul_mul_16s_7s_22_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0' (9#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/myproject_axi_mul_mul_16s_7s_22_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_mul_16s_7s_22_1_1' (10#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/myproject_axi_mul_mul_16s_7s_22_1_1.v:13]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.v:6607]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s' (11#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_s' (12#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_array_ap_fixed_64u_relu_config4_s' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:939]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5789]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5791]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5793]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5795]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5797]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5799]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5801]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5803]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5805]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5807]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5809]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5811]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5813]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5815]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5817]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5819]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5821]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5823]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5825]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5827]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5829]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5831]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5833]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5835]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5837]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5839]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5841]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5843]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5845]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5847]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5849]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5851]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5853]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5855]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5857]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5859]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5861]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5863]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5865]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5867]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5869]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5871]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5873]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5875]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5877]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5879]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5881]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5883]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5885]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5887]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5889]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5891]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5893]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5895]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5897]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5899]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5901]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5903]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5905]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5907]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5909]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5911]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5913]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5915]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5917]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5919]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5921]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5923]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5925]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5927]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5929]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5931]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5933]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5935]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5937]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5939]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5941]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5943]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5945]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5947]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5949]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5951]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5953]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5955]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5957]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5959]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5961]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5963]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5965]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5967]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5969]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5971]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5973]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5975]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5977]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5979]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5981]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5983]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:5985]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'relu_array_array_ap_fixed_64u_relu_config4_s' (13#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_64u_relu_config4_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_s' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_s.v:717]
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.v:257]
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V.v:39]
	Parameter DataWidth bound to: 224 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V.v:6]
	Parameter DWIDTH bound to: 224 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom.dat' is read successfully [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom' (14#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V' (15#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V.v:39]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_646_7_1_1' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/myproject_axi_mux_646_7_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter din2_WIDTH bound to: 7 - type: integer 
	Parameter din3_WIDTH bound to: 7 - type: integer 
	Parameter din4_WIDTH bound to: 7 - type: integer 
	Parameter din5_WIDTH bound to: 7 - type: integer 
	Parameter din6_WIDTH bound to: 7 - type: integer 
	Parameter din7_WIDTH bound to: 7 - type: integer 
	Parameter din8_WIDTH bound to: 7 - type: integer 
	Parameter din9_WIDTH bound to: 7 - type: integer 
	Parameter din10_WIDTH bound to: 7 - type: integer 
	Parameter din11_WIDTH bound to: 7 - type: integer 
	Parameter din12_WIDTH bound to: 7 - type: integer 
	Parameter din13_WIDTH bound to: 7 - type: integer 
	Parameter din14_WIDTH bound to: 7 - type: integer 
	Parameter din15_WIDTH bound to: 7 - type: integer 
	Parameter din16_WIDTH bound to: 7 - type: integer 
	Parameter din17_WIDTH bound to: 7 - type: integer 
	Parameter din18_WIDTH bound to: 7 - type: integer 
	Parameter din19_WIDTH bound to: 7 - type: integer 
	Parameter din20_WIDTH bound to: 7 - type: integer 
	Parameter din21_WIDTH bound to: 7 - type: integer 
	Parameter din22_WIDTH bound to: 7 - type: integer 
	Parameter din23_WIDTH bound to: 7 - type: integer 
	Parameter din24_WIDTH bound to: 7 - type: integer 
	Parameter din25_WIDTH bound to: 7 - type: integer 
	Parameter din26_WIDTH bound to: 7 - type: integer 
	Parameter din27_WIDTH bound to: 7 - type: integer 
	Parameter din28_WIDTH bound to: 7 - type: integer 
	Parameter din29_WIDTH bound to: 7 - type: integer 
	Parameter din30_WIDTH bound to: 7 - type: integer 
	Parameter din31_WIDTH bound to: 7 - type: integer 
	Parameter din32_WIDTH bound to: 7 - type: integer 
	Parameter din33_WIDTH bound to: 7 - type: integer 
	Parameter din34_WIDTH bound to: 7 - type: integer 
	Parameter din35_WIDTH bound to: 7 - type: integer 
	Parameter din36_WIDTH bound to: 7 - type: integer 
	Parameter din37_WIDTH bound to: 7 - type: integer 
	Parameter din38_WIDTH bound to: 7 - type: integer 
	Parameter din39_WIDTH bound to: 7 - type: integer 
	Parameter din40_WIDTH bound to: 7 - type: integer 
	Parameter din41_WIDTH bound to: 7 - type: integer 
	Parameter din42_WIDTH bound to: 7 - type: integer 
	Parameter din43_WIDTH bound to: 7 - type: integer 
	Parameter din44_WIDTH bound to: 7 - type: integer 
	Parameter din45_WIDTH bound to: 7 - type: integer 
	Parameter din46_WIDTH bound to: 7 - type: integer 
	Parameter din47_WIDTH bound to: 7 - type: integer 
	Parameter din48_WIDTH bound to: 7 - type: integer 
	Parameter din49_WIDTH bound to: 7 - type: integer 
	Parameter din50_WIDTH bound to: 7 - type: integer 
	Parameter din51_WIDTH bound to: 7 - type: integer 
	Parameter din52_WIDTH bound to: 7 - type: integer 
	Parameter din53_WIDTH bound to: 7 - type: integer 
	Parameter din54_WIDTH bound to: 7 - type: integer 
	Parameter din55_WIDTH bound to: 7 - type: integer 
	Parameter din56_WIDTH bound to: 7 - type: integer 
	Parameter din57_WIDTH bound to: 7 - type: integer 
	Parameter din58_WIDTH bound to: 7 - type: integer 
	Parameter din59_WIDTH bound to: 7 - type: integer 
	Parameter din60_WIDTH bound to: 7 - type: integer 
	Parameter din61_WIDTH bound to: 7 - type: integer 
	Parameter din62_WIDTH bound to: 7 - type: integer 
	Parameter din63_WIDTH bound to: 7 - type: integer 
	Parameter din64_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_646_7_1_1' (16#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/myproject_axi_mux_646_7_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s' (17#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_s' (18#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_array_ap_fixed_32u_relu_config7_s' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_32u_relu_config7_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_32u_relu_config7_s.v:491]
INFO: [Synth 8-6155] done synthesizing module 'relu_array_array_ap_fixed_32u_relu_config7_s' (19#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_32u_relu_config7_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.v:493]
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.v:193]
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_outidx' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_outidx.v:39]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_outidx_rom' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_outidx.v:6]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_outidx.v:18]
INFO: [Synth 8-3876] $readmem data file './dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_outidx_rom.dat' is read successfully [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_outidx.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_outidx_rom' (20#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_outidx.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_outidx' (21#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_outidx.v:39]
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_w8_V' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_w8_V.v:39]
	Parameter DataWidth bound to: 111 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_w8_V_rom' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_w8_V.v:6]
	Parameter DWIDTH bound to: 111 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_w8_V_rom.dat' is read successfully [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_w8_V.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_w8_V_rom' (22#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_w8_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_w8_V' (23#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_w8_V.v:39]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_325_7_1_1' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/myproject_axi_mux_325_7_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter din2_WIDTH bound to: 7 - type: integer 
	Parameter din3_WIDTH bound to: 7 - type: integer 
	Parameter din4_WIDTH bound to: 7 - type: integer 
	Parameter din5_WIDTH bound to: 7 - type: integer 
	Parameter din6_WIDTH bound to: 7 - type: integer 
	Parameter din7_WIDTH bound to: 7 - type: integer 
	Parameter din8_WIDTH bound to: 7 - type: integer 
	Parameter din9_WIDTH bound to: 7 - type: integer 
	Parameter din10_WIDTH bound to: 7 - type: integer 
	Parameter din11_WIDTH bound to: 7 - type: integer 
	Parameter din12_WIDTH bound to: 7 - type: integer 
	Parameter din13_WIDTH bound to: 7 - type: integer 
	Parameter din14_WIDTH bound to: 7 - type: integer 
	Parameter din15_WIDTH bound to: 7 - type: integer 
	Parameter din16_WIDTH bound to: 7 - type: integer 
	Parameter din17_WIDTH bound to: 7 - type: integer 
	Parameter din18_WIDTH bound to: 7 - type: integer 
	Parameter din19_WIDTH bound to: 7 - type: integer 
	Parameter din20_WIDTH bound to: 7 - type: integer 
	Parameter din21_WIDTH bound to: 7 - type: integer 
	Parameter din22_WIDTH bound to: 7 - type: integer 
	Parameter din23_WIDTH bound to: 7 - type: integer 
	Parameter din24_WIDTH bound to: 7 - type: integer 
	Parameter din25_WIDTH bound to: 7 - type: integer 
	Parameter din26_WIDTH bound to: 7 - type: integer 
	Parameter din27_WIDTH bound to: 7 - type: integer 
	Parameter din28_WIDTH bound to: 7 - type: integer 
	Parameter din29_WIDTH bound to: 7 - type: integer 
	Parameter din30_WIDTH bound to: 7 - type: integer 
	Parameter din31_WIDTH bound to: 7 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_325_7_1_1' (24#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/myproject_axi_mux_325_7_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' (25#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s' (26#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_array_ap_fixed_32u_relu_config10_s' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_32u_relu_config10_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_32u_relu_config10_s.v:491]
INFO: [Synth 8-6155] done synthesizing module 'relu_array_array_ap_fixed_32u_relu_config10_s' (27#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/relu_array_array_ap_fixed_32u_relu_config10_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_s' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_s.v:304]
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.v:112]
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_w11_V' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_w11_V.v:39]
	Parameter DataWidth bound to: 35 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_w11_V_rom' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_w11_V.v:6]
	Parameter DWIDTH bound to: 35 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_w11_V_rom.dat' is read successfully [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_w11_V.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_w11_V_rom' (28#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_w11_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_w11_V' (29#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_w11_V.v:39]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s' (30#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_s' (31#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'softmax_array_array_ap_fixed_5u_softmax_config13_s' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/softmax_array_array_ap_fixed_5u_softmax_config13_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_state5 bound to: 6'b010000 
	Parameter ap_ST_fsm_state6 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/softmax_array_array_ap_fixed_5u_softmax_config13_s.v:110]
INFO: [Synth 8-6157] synthesizing module 'softmax_latency_array_array_softmax_config13_s' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/softmax_latency_array_array_softmax_config13_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/softmax_latency_array_array_softmax_config13_s.v:132]
INFO: [Synth 8-6157] synthesizing module 'softmax_latency_array_array_softmax_config13_s_exp_table7' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/softmax_latency_array_array_softmax_config13_s_exp_table7.v:95]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'softmax_latency_array_array_softmax_config13_s_exp_table7_rom' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/softmax_latency_array_array_softmax_config13_s_exp_table7.v:6]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/softmax_latency_array_array_softmax_config13_s_exp_table7.v:30]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/softmax_latency_array_array_softmax_config13_s_exp_table7.v:31]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/softmax_latency_array_array_softmax_config13_s_exp_table7.v:32]
INFO: [Synth 8-3876] $readmem data file './softmax_latency_array_array_softmax_config13_s_exp_table7_rom.dat' is read successfully [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/softmax_latency_array_array_softmax_config13_s_exp_table7.v:35]
INFO: [Synth 8-3876] $readmem data file './softmax_latency_array_array_softmax_config13_s_exp_table7_rom.dat' is read successfully [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/softmax_latency_array_array_softmax_config13_s_exp_table7.v:36]
INFO: [Synth 8-3876] $readmem data file './softmax_latency_array_array_softmax_config13_s_exp_table7_rom.dat' is read successfully [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/softmax_latency_array_array_softmax_config13_s_exp_table7.v:37]
INFO: [Synth 8-6155] done synthesizing module 'softmax_latency_array_array_softmax_config13_s_exp_table7_rom' (32#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/softmax_latency_array_array_softmax_config13_s_exp_table7.v:6]
INFO: [Synth 8-6155] done synthesizing module 'softmax_latency_array_array_softmax_config13_s_exp_table7' (33#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/softmax_latency_array_array_softmax_config13_s_exp_table7.v:95]
INFO: [Synth 8-6157] synthesizing module 'softmax_latency_array_array_softmax_config13_s_invert_tabcud' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/softmax_latency_array_array_softmax_config13_s_invert_tabcud.v:39]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'softmax_latency_array_array_softmax_config13_s_invert_tabcud_rom' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/softmax_latency_array_array_softmax_config13_s_invert_tabcud.v:6]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-3876] $readmem data file './softmax_latency_array_array_softmax_config13_s_invert_tabcud_rom.dat' is read successfully [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/softmax_latency_array_array_softmax_config13_s_invert_tabcud.v:21]
INFO: [Synth 8-6155] done synthesizing module 'softmax_latency_array_array_softmax_config13_s_invert_tabcud_rom' (34#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/softmax_latency_array_array_softmax_config13_s_invert_tabcud.v:6]
INFO: [Synth 8-6155] done synthesizing module 'softmax_latency_array_array_softmax_config13_s_invert_tabcud' (35#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/softmax_latency_array_array_softmax_config13_s_invert_tabcud.v:39]
INFO: [Synth 8-6155] done synthesizing module 'softmax_latency_array_array_softmax_config13_s' (36#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/softmax_latency_array_array_softmax_config13_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'softmax_array_array_ap_fixed_5u_softmax_config13_s' (37#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/softmax_array_array_ap_fixed_5u_softmax_config13_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d1_A' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/fifo_w16_d1_A.v:42]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d1_A_shiftReg' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/fifo_w16_d1_A.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d1_A_shiftReg' (38#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/fifo_w16_d1_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d1_A' (39#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/fifo_w16_d1_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w7_d1_A' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/fifo_w7_d1_A.v:42]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'fifo_w7_d1_A_shiftReg' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/fifo_w7_d1_A.v:8]
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w7_d1_A_shiftReg' (40#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/fifo_w7_d1_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w7_d1_A' (41#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/fifo_w7_d1_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_array_ap_fixed_64u_relu_config4_U0' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/start_for_relu_array_array_ap_fixed_64u_relu_config4_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_array_ap_fixed_64u_relu_config4_U0_shiftReg' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/start_for_relu_array_array_ap_fixed_64u_relu_config4_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_array_ap_fixed_64u_relu_config4_U0_shiftReg' (42#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/start_for_relu_array_array_ap_fixed_64u_relu_config4_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_array_ap_fixed_64u_relu_config4_U0' (43#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/start_for_relu_array_array_ap_fixed_64u_relu_config4_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_confidEe' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_confidEe.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_confidEe_shiftReg' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_confidEe.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_confidEe_shiftReg' (44#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_confidEe.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_confidEe' (45#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_confidEe.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_array_ap_fixed_32u_relu_config7_U0' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/start_for_relu_array_array_ap_fixed_32u_relu_config7_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_array_ap_fixed_32u_relu_config7_U0_shiftReg' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/start_for_relu_array_array_ap_fixed_32u_relu_config7_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_array_ap_fixed_32u_relu_config7_U0_shiftReg' (46#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/start_for_relu_array_array_ap_fixed_32u_relu_config7_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_array_ap_fixed_32u_relu_config7_U0' (47#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/start_for_relu_array_array_ap_fixed_32u_relu_config7_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_confieOg' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_confieOg.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_confieOg_shiftReg' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_confieOg.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_confieOg_shiftReg' (48#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_confieOg.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_confieOg' (49#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_confieOg.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_array_ap_fixed_32u_relu_config10_U0' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/start_for_relu_array_array_ap_fixed_32u_relu_config10_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_array_ap_fixed_32u_relu_config10_U0_shiftReg' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/start_for_relu_array_array_ap_fixed_32u_relu_config10_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_array_ap_fixed_32u_relu_config10_U0_shiftReg' (50#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/start_for_relu_array_array_ap_fixed_32u_relu_config10_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_array_ap_fixed_32u_relu_config10_U0' (51#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/start_for_relu_array_array_ap_fixed_32u_relu_config10_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_5u_configfYi' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/start_for_dense_array_array_ap_fixed_16_6_5_3_0_5u_configfYi.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_5u_configfYi_shiftReg' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/start_for_dense_array_array_ap_fixed_16_6_5_3_0_5u_configfYi.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_5u_configfYi_shiftReg' (52#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/start_for_dense_array_array_ap_fixed_16_6_5_3_0_5u_configfYi.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_5u_configfYi' (53#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/start_for_dense_array_array_ap_fixed_16_6_5_3_0_5u_configfYi.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_softmax_array_array_ap_fixed_5u_softmax_config1g8j' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/start_for_softmax_array_array_ap_fixed_5u_softmax_config1g8j.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_softmax_array_array_ap_fixed_5u_softmax_config1g8j_shiftReg' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/start_for_softmax_array_array_ap_fixed_5u_softmax_config1g8j.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_softmax_array_array_ap_fixed_5u_softmax_config1g8j_shiftReg' (54#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/start_for_softmax_array_array_ap_fixed_5u_softmax_config1g8j.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_softmax_array_array_ap_fixed_5u_softmax_config1g8j' (55#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/start_for_softmax_array_array_ap_fixed_5u_softmax_config1g8j.v:42]
INFO: [Synth 8-6155] done synthesizing module 'myproject' (56#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/myproject.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_fpext_32ns_64_2_1' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/myproject_axi_fpext_32ns_64_2_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_axi_ap_fpext_0_no_dsp_32' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/ip/myproject_axi_ap_fpext_0_no_dsp_32.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/f7b4/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/ip/myproject_axi_ap_fpext_0_no_dsp_32.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_ap_fpext_0_no_dsp_32' (67#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/ip/myproject_axi_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_fpext_32ns_64_2_1' (68#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/myproject_axi_fpext_32ns_64_2_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_53_16_1_1' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/myproject_axi_mux_53_16_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_53_16_1_1' (69#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/myproject_axi_mux_53_16_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d16_A' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/fifo_w16_d16_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b10000 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d16_A_shiftReg' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/fifo_w16_d16_A.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d16_A_shiftReg' (70#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/fifo_w16_d16_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d16_A' (71#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/fifo_w16_d16_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d5_A' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/fifo_w16_d5_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d5_A_shiftReg' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/fifo_w16_d5_A.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d5_A_shiftReg' (72#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/fifo_w16_d5_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d5_A' (73#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/fifo_w16_d5_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'regslice_both' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf' (74#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf' (75#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both' (76#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both__parameterized0' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf__parameterized0' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf__parameterized0' (76#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized0' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized0' (76#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both__parameterized0' (76#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi' (77#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/myproject_axi.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_myproject_axi_0_10' (78#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_myproject_axi_0_10/synth/design_1_myproject_axi_0_10.v:57]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port CLK
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design special_detect has unconnected port A[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv has unconnected port SINIT
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port m_axis_result_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port m_axis_result_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port aclken
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port aresetn
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_a_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_a_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[28]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[27]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[26]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[25]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[24]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[23]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[22]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[21]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[20]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[19]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[18]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[17]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[16]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[15]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[14]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[13]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[12]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[11]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[10]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[9]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[8]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[5]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[4]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[3]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_c_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_c_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_c_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_c_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_c_tdata[28]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_c_tdata[27]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 2205.094 ; gain = 410.309 ; free physical = 2238 ; free virtual = 6714
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 2216.969 ; gain = 422.184 ; free physical = 2284 ; free virtual = 6758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 2216.969 ; gain = 422.184 ; free physical = 2284 ; free virtual = 6758
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2222.906 ; gain = 0.000 ; free physical = 2212 ; free virtual = 6686
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_myproject_axi_0_10/constraints/myproject_axi_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_myproject_axi_0_10/constraints/myproject_axi_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.runs/design_1_myproject_axi_0_10_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.runs/design_1_myproject_axi_0_10_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2386.719 ; gain = 0.000 ; free physical = 2067 ; free virtual = 6541
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2392.656 ; gain = 5.938 ; free physical = 2052 ; free virtual = 6535
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 2392.656 ; gain = 597.871 ; free physical = 2245 ; free virtual = 6721
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 2392.656 ; gain = 597.871 ; free physical = 2245 ; free virtual = 6721
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.runs/design_1_myproject_axi_0_10_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 2392.656 ; gain = 597.871 ; free physical = 2245 ; free virtual = 6721
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'myproject_axi_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'myproject_axi_AXILiteS_s_axi'
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-7031] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram2" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/fifo_w16_d16_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/fifo_w16_d5_A.v:90]
INFO: [Synth 8-4471] merging register 'select_ln20_reg_1964_reg[31:0]' into 'row_count_reg[31:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/myproject_axi.v:1066]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_5_reg_2126_reg' and it is trimmed from '63' to '23' bits. [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/myproject_axi.v:1058]
INFO: [Synth 8-4471] merging register 'trunc_ln943_reg_2105_reg[5:0]' into 'l_reg_2100_reg[5:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/myproject_axi.v:1025]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'myproject_axi_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'myproject_axi_AXILiteS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 2392.656 ; gain = 597.871 ; free physical = 2174 ; free virtual = 6656
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/myproject_axi_fpext_32ns_64_2_1_U1037/myproject_axi_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/myproject_axi_fpext_32ns_64_2_1_U1037/myproject_axi_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/myproject_axi_fpext_32ns_64_2_1_U1037/myproject_axi_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/myproject_axi_fpext_32ns_64_2_1_U1037/myproject_axi_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/myproject_axi_fpext_32ns_64_2_1_U1037/myproject_axi_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/myproject_axi_fpext_32ns_64_2_1_U1037/myproject_axi_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+------+---------------------------------------------------------+------------+----------+
|      |RTL Partition                                            |Replication |Instances |
+------+---------------------------------------------------------+------------+----------+
|1     |dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s     |           1|     34517|
|2     |dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_s__GB1 |           1|      1392|
|3     |myproject__GCB0                                          |           1|     25105|
|4     |myproject__GCB1                                          |           1|      7597|
|5     |myproject__GCB2                                          |           1|     21484|
|6     |myproject__GCB3                                          |           1|     17211|
|7     |myproject_axi__GC0                                       |           1|     13526|
+------+---------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'tmp_18_reg_1765_reg[6:0]' into 'tmp_18_reg_1765_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.v:1304]
INFO: [Synth 8-4471] merging register 'tmp_18_reg_1765_reg[6:0]' into 'tmp_18_reg_1765_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.v:1304]
INFO: [Synth 8-4471] merging register 'tmp_18_reg_1765_reg[6:0]' into 'tmp_18_reg_1765_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.v:1304]
INFO: [Synth 8-4471] merging register 'tmp_18_reg_1765_reg[6:0]' into 'tmp_18_reg_1765_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.v:1304]
INFO: [Synth 8-4471] merging register 'softmax_array_array_ap_fixed_5u_softmax_config13_U0/grp_softmax_latency_array_array_softmax_config13_s_fu_158/inv_exp_sum_V_reg_693_reg[17:0]' into 'softmax_array_array_ap_fixed_5u_softmax_config13_U0/grp_softmax_latency_array_array_softmax_config13_s_fu_158/inv_exp_sum_V_reg_693_reg[17:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/softmax_latency_array_array_softmax_config13_s.v:365]
INFO: [Synth 8-4471] merging register 'softmax_array_array_ap_fixed_5u_softmax_config13_U0/grp_softmax_latency_array_array_softmax_config13_s_fu_158/inv_exp_sum_V_reg_693_reg[17:0]' into 'softmax_array_array_ap_fixed_5u_softmax_config13_U0/grp_softmax_latency_array_array_softmax_config13_s_fu_158/inv_exp_sum_V_reg_693_reg[17:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/softmax_latency_array_array_softmax_config13_s.v:365]
INFO: [Synth 8-4471] merging register 'softmax_array_array_ap_fixed_5u_softmax_config13_U0/grp_softmax_latency_array_array_softmax_config13_s_fu_158/inv_exp_sum_V_reg_693_reg[17:0]' into 'softmax_array_array_ap_fixed_5u_softmax_config13_U0/grp_softmax_latency_array_array_softmax_config13_s_fu_158/inv_exp_sum_V_reg_693_reg[17:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/softmax_latency_array_array_softmax_config13_s.v:365]
INFO: [Synth 8-4471] merging register 'softmax_array_array_ap_fixed_5u_softmax_config13_U0/grp_softmax_latency_array_array_softmax_config13_s_fu_158/inv_exp_sum_V_reg_693_reg[17:0]' into 'softmax_array_array_ap_fixed_5u_softmax_config13_U0/grp_softmax_latency_array_array_softmax_config13_s_fu_158/inv_exp_sum_V_reg_693_reg[17:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/softmax_latency_array_array_softmax_config13_s.v:365]
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_781i_3/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_631/w11_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[28]' (FDE) to 'inst/grp_myproject_fu_781i_3/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_631/w11_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_781i_3/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_631/w11_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[30]' (FDE) to 'inst/grp_myproject_fu_781i_3/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_631/w11_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_781i_3/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_631/w11_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[31]' (FDE) to 'inst/grp_myproject_fu_781i_3/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_631/w11_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_781i_3/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_631/w11_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[32]' (FDE) to 'inst/grp_myproject_fu_781i_3/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_631/w11_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_781i_3/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_631/w11_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[21]' (FDE) to 'inst/grp_myproject_fu_781i_3/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_631/w11_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_781i_3/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_631/w11_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[14]' (FDE) to 'inst/grp_myproject_fu_781i_3/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_631/w11_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_781i_3/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_631/w11_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7]' (FDE) to 'inst/grp_myproject_fu_781i_3/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_631/w11_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_781i_3/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_631/w11_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[8]' (FDE) to 'inst/grp_myproject_fu_781i_3/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_631/w11_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_myproject_fu_781i_3/\dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_631 /\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_781i_3/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_631/w11_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[4]' (FDE) to 'inst/grp_myproject_fu_781i_3/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_631/w11_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_781i_3/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_631/tmp_51_reg_1790_reg[0]' (FDE) to 'inst/grp_myproject_fu_781i_3/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_631/tmp_50_reg_1785_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_781i_3/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_631/tmp_51_reg_1790_reg[2]' (FDE) to 'inst/grp_myproject_fu_781i_3/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_631/tmp_51_reg_1790_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_781i_3/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_631/tmp_51_reg_1790_reg[3]' (FDE) to 'inst/grp_myproject_fu_781i_3/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_631/tmp_51_reg_1790_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_781i_3/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_631/tmp_51_reg_1790_reg[4]' (FDE) to 'inst/grp_myproject_fu_781i_3/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_631/tmp_51_reg_1790_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_781i_3/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_631/tmp_50_reg_1785_reg[0]' (FDE) to 'inst/grp_myproject_fu_781i_3/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_631/tmp_49_reg_1780_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_781i_3/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_631/tmp_49_reg_1780_reg[0]' (FDE) to 'inst/grp_myproject_fu_781i_3/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_631/tmp_48_reg_1775_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_781i_3/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_631/tmp_48_reg_1775_reg[0]' (FDE) to 'inst/grp_myproject_fu_781i_3/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_631/trunc_ln76_reg_1770_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_781i_3/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_631/tmp_48_reg_1775_reg[1]' (FDE) to 'inst/grp_myproject_fu_781i_3/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_631/tmp_48_reg_1775_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_781i_3/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_631/trunc_ln76_reg_1770_reg[4]' (FDE) to 'inst/grp_myproject_fu_781i_3/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_631/trunc_ln76_reg_1770_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_myproject_fu_781i_3/\dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_myproject_fu_781i_3/\softmax_array_array_ap_fixed_5u_softmax_config13_U0/grp_softmax_latency_array_array_softmax_config13_s_fu_158/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_myproject_fu_781i_3/\dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_631 /\trunc_ln76_reg_1770_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_U0i_1/ap_done_reg_reg)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
DSP Report: Generating DSP myproject_axi_mul_mul_16s_7s_22_1_1_U18/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p, operation Mode is: A2*B2.
DSP Report: register trunc_ln160_2_reg_6065_reg is absorbed into DSP myproject_axi_mul_mul_16s_7s_22_1_1_U18/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p.
DSP Report: register tmp_19_reg_6060_reg is absorbed into DSP myproject_axi_mul_mul_16s_7s_22_1_1_U18/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p.
DSP Report: operator myproject_axi_mul_mul_16s_7s_22_1_1_U18/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p is absorbed into DSP myproject_axi_mul_mul_16s_7s_22_1_1_U18/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p.
DSP Report: Generating DSP myproject_axi_mul_mul_16s_7s_22_1_1_U19/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p, operation Mode is: A2*B2.
DSP Report: register tmp_s_reg_6070_reg is absorbed into DSP myproject_axi_mul_mul_16s_7s_22_1_1_U19/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p.
DSP Report: register tmp_19_reg_6060_reg is absorbed into DSP myproject_axi_mul_mul_16s_7s_22_1_1_U19/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p.
DSP Report: operator myproject_axi_mul_mul_16s_7s_22_1_1_U19/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p is absorbed into DSP myproject_axi_mul_mul_16s_7s_22_1_1_U19/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p.
DSP Report: Generating DSP myproject_axi_mul_mul_16s_7s_22_1_1_U20/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p, operation Mode is: A2*B2.
DSP Report: register tmp_47_reg_6075_reg is absorbed into DSP myproject_axi_mul_mul_16s_7s_22_1_1_U20/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p.
DSP Report: register tmp_19_reg_6060_reg is absorbed into DSP myproject_axi_mul_mul_16s_7s_22_1_1_U20/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p.
DSP Report: operator myproject_axi_mul_mul_16s_7s_22_1_1_U20/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p is absorbed into DSP myproject_axi_mul_mul_16s_7s_22_1_1_U20/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p.
DSP Report: Generating DSP myproject_axi_mul_mul_16s_7s_22_1_1_U21/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p, operation Mode is: A2*B2.
DSP Report: register tmp_48_reg_6080_reg is absorbed into DSP myproject_axi_mul_mul_16s_7s_22_1_1_U21/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p.
DSP Report: register tmp_19_reg_6060_reg is absorbed into DSP myproject_axi_mul_mul_16s_7s_22_1_1_U21/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p.
DSP Report: operator myproject_axi_mul_mul_16s_7s_22_1_1_U21/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p is absorbed into DSP myproject_axi_mul_mul_16s_7s_22_1_1_U21/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p.
DSP Report: Generating DSP myproject_axi_mul_mul_16s_7s_22_1_1_U22/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p, operation Mode is: A2*B2.
DSP Report: register tmp_49_reg_6085_reg is absorbed into DSP myproject_axi_mul_mul_16s_7s_22_1_1_U22/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p.
DSP Report: register tmp_19_reg_6060_reg is absorbed into DSP myproject_axi_mul_mul_16s_7s_22_1_1_U22/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p.
DSP Report: operator myproject_axi_mul_mul_16s_7s_22_1_1_U22/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p is absorbed into DSP myproject_axi_mul_mul_16s_7s_22_1_1_U22/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p.
DSP Report: Generating DSP myproject_axi_mul_mul_16s_7s_22_1_1_U23/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p, operation Mode is: A2*B2.
DSP Report: register tmp_50_reg_6090_reg is absorbed into DSP myproject_axi_mul_mul_16s_7s_22_1_1_U23/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p.
DSP Report: register tmp_19_reg_6060_reg is absorbed into DSP myproject_axi_mul_mul_16s_7s_22_1_1_U23/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p.
DSP Report: operator myproject_axi_mul_mul_16s_7s_22_1_1_U23/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p is absorbed into DSP myproject_axi_mul_mul_16s_7s_22_1_1_U23/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p.
DSP Report: Generating DSP myproject_axi_mul_mul_16s_7s_22_1_1_U24/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p, operation Mode is: A2*B2.
DSP Report: register tmp_51_reg_6095_reg is absorbed into DSP myproject_axi_mul_mul_16s_7s_22_1_1_U24/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p.
DSP Report: register tmp_19_reg_6060_reg is absorbed into DSP myproject_axi_mul_mul_16s_7s_22_1_1_U24/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p.
DSP Report: operator myproject_axi_mul_mul_16s_7s_22_1_1_U24/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p is absorbed into DSP myproject_axi_mul_mul_16s_7s_22_1_1_U24/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p.
DSP Report: Generating DSP myproject_axi_mul_mul_16s_7s_22_1_1_U25/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p, operation Mode is: A2*B2.
DSP Report: register tmp_52_reg_6100_reg is absorbed into DSP myproject_axi_mul_mul_16s_7s_22_1_1_U25/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p.
DSP Report: register tmp_19_reg_6060_reg is absorbed into DSP myproject_axi_mul_mul_16s_7s_22_1_1_U25/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p.
DSP Report: operator myproject_axi_mul_mul_16s_7s_22_1_1_U25/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p is absorbed into DSP myproject_axi_mul_mul_16s_7s_22_1_1_U25/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p.
DSP Report: Generating DSP myproject_axi_mul_mul_16s_7s_22_1_1_U26/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p, operation Mode is: A2*B2.
DSP Report: register tmp_53_reg_6105_reg is absorbed into DSP myproject_axi_mul_mul_16s_7s_22_1_1_U26/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p.
DSP Report: register tmp_19_reg_6060_reg is absorbed into DSP myproject_axi_mul_mul_16s_7s_22_1_1_U26/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p.
DSP Report: operator myproject_axi_mul_mul_16s_7s_22_1_1_U26/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p is absorbed into DSP myproject_axi_mul_mul_16s_7s_22_1_1_U26/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p.
DSP Report: Generating DSP myproject_axi_mul_mul_16s_7s_22_1_1_U27/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p, operation Mode is: A2*B2.
DSP Report: register tmp_54_reg_6110_reg is absorbed into DSP myproject_axi_mul_mul_16s_7s_22_1_1_U27/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p.
DSP Report: register tmp_19_reg_6060_reg is absorbed into DSP myproject_axi_mul_mul_16s_7s_22_1_1_U27/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p.
DSP Report: operator myproject_axi_mul_mul_16s_7s_22_1_1_U27/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p is absorbed into DSP myproject_axi_mul_mul_16s_7s_22_1_1_U27/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p.
DSP Report: Generating DSP myproject_axi_mul_mul_16s_7s_22_1_1_U28/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p, operation Mode is: A2*B2.
DSP Report: register tmp_55_reg_6115_reg is absorbed into DSP myproject_axi_mul_mul_16s_7s_22_1_1_U28/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p.
DSP Report: register tmp_19_reg_6060_reg is absorbed into DSP myproject_axi_mul_mul_16s_7s_22_1_1_U28/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p.
DSP Report: operator myproject_axi_mul_mul_16s_7s_22_1_1_U28/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p is absorbed into DSP myproject_axi_mul_mul_16s_7s_22_1_1_U28/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p.
DSP Report: Generating DSP myproject_axi_mul_mul_16s_7s_22_1_1_U29/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p, operation Mode is: A2*B2.
DSP Report: register tmp_56_reg_6120_reg is absorbed into DSP myproject_axi_mul_mul_16s_7s_22_1_1_U29/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p.
DSP Report: register tmp_19_reg_6060_reg is absorbed into DSP myproject_axi_mul_mul_16s_7s_22_1_1_U29/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p.
DSP Report: operator myproject_axi_mul_mul_16s_7s_22_1_1_U29/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p is absorbed into DSP myproject_axi_mul_mul_16s_7s_22_1_1_U29/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p.
DSP Report: Generating DSP myproject_axi_mul_mul_16s_7s_22_1_1_U30/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p, operation Mode is: A2*B2.
DSP Report: register tmp_57_reg_6125_reg is absorbed into DSP myproject_axi_mul_mul_16s_7s_22_1_1_U30/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p.
DSP Report: register tmp_19_reg_6060_reg is absorbed into DSP myproject_axi_mul_mul_16s_7s_22_1_1_U30/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p.
DSP Report: operator myproject_axi_mul_mul_16s_7s_22_1_1_U30/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p is absorbed into DSP myproject_axi_mul_mul_16s_7s_22_1_1_U30/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p.
DSP Report: Generating DSP myproject_axi_mul_mul_16s_7s_22_1_1_U31/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p, operation Mode is: A2*B2.
DSP Report: register tmp_58_reg_6130_reg is absorbed into DSP myproject_axi_mul_mul_16s_7s_22_1_1_U31/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p.
DSP Report: register tmp_19_reg_6060_reg is absorbed into DSP myproject_axi_mul_mul_16s_7s_22_1_1_U31/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p.
DSP Report: operator myproject_axi_mul_mul_16s_7s_22_1_1_U31/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p is absorbed into DSP myproject_axi_mul_mul_16s_7s_22_1_1_U31/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p.
DSP Report: Generating DSP myproject_axi_mul_mul_16s_7s_22_1_1_U32/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p, operation Mode is: A2*B2.
DSP Report: register tmp_59_reg_6135_reg is absorbed into DSP myproject_axi_mul_mul_16s_7s_22_1_1_U32/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p.
DSP Report: register tmp_19_reg_6060_reg is absorbed into DSP myproject_axi_mul_mul_16s_7s_22_1_1_U32/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p.
DSP Report: operator myproject_axi_mul_mul_16s_7s_22_1_1_U32/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p is absorbed into DSP myproject_axi_mul_mul_16s_7s_22_1_1_U32/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p.
DSP Report: Generating DSP myproject_axi_mul_mul_16s_7s_22_1_1_U33/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p, operation Mode is: A2*B2.
DSP Report: register tmp_60_reg_6140_reg is absorbed into DSP myproject_axi_mul_mul_16s_7s_22_1_1_U33/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p.
DSP Report: register tmp_19_reg_6060_reg is absorbed into DSP myproject_axi_mul_mul_16s_7s_22_1_1_U33/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p.
DSP Report: operator myproject_axi_mul_mul_16s_7s_22_1_1_U33/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p is absorbed into DSP myproject_axi_mul_mul_16s_7s_22_1_1_U33/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p.
INFO: [Synth 8-3886] merging instance 'w2_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V_rom_U/q0_reg[105]' (FDE) to 'w2_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V_rom_U/q0_reg[98]'
INFO: [Synth 8-3886] merging instance 'w2_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V_rom_U/q0_reg[98]' (FDE) to 'w2_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V_rom_U/q0_reg[91]'
INFO: [Synth 8-3886] merging instance 'w2_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V_rom_U/q0_reg[91]' (FDE) to 'w2_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V_rom_U/q0_reg[84]'
INFO: [Synth 8-3886] merging instance 'w2_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V_rom_U/q0_reg[84]' (FDE) to 'w2_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V_rom_U/q0_reg[77]'
INFO: [Synth 8-3886] merging instance 'w2_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V_rom_U/q0_reg[77]' (FDE) to 'w2_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V_rom_U/q0_reg[70]'
INFO: [Synth 8-3886] merging instance 'w2_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V_rom_U/q0_reg[70]' (FDE) to 'w2_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V_rom_U/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'w2_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V_rom_U/q0_reg[63]' (FDE) to 'w2_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V_rom_U/q0_reg[56]'
INFO: [Synth 8-3886] merging instance 'w2_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V_rom_U/q0_reg[56]' (FDE) to 'w2_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V_rom_U/q0_reg[49]'
INFO: [Synth 8-3886] merging instance 'w2_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V_rom_U/q0_reg[49]' (FDE) to 'w2_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V_rom_U/q0_reg[42]'
INFO: [Synth 8-3886] merging instance 'w2_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V_rom_U/q0_reg[42]' (FDE) to 'w2_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V_rom_U/q0_reg[35]'
INFO: [Synth 8-3886] merging instance 'w2_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V_rom_U/q0_reg[35]' (FDE) to 'w2_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V_rom_U/q0_reg[28]'
INFO: [Synth 8-3886] merging instance 'w2_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V_rom_U/q0_reg[28]' (FDE) to 'w2_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V_rom_U/q0_reg[21]'
INFO: [Synth 8-3886] merging instance 'w2_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V_rom_U/q0_reg[21]' (FDE) to 'w2_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V_rom_U/q0_reg[14]'
INFO: [Synth 8-3886] merging instance 'w2_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V_rom_U/q0_reg[14]' (FDE) to 'w2_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V_rom_U/q0_reg[7]'
INFO: [Synth 8-3886] merging instance 'w2_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V_rom_U/q0_reg[7]' (FDE) to 'w2_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V_rom_U/q0_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V_rom_U /\q0_reg[0] )
INFO: [Synth 8-4471] merging register 'tmp_s_reg_4796_reg[6:0]' into 'tmp_s_reg_4796_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.v:3164]
INFO: [Synth 8-4471] merging register 'tmp_s_reg_4796_reg[6:0]' into 'tmp_s_reg_4796_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.v:3164]
INFO: [Synth 8-4471] merging register 'tmp_s_reg_4796_reg[6:0]' into 'tmp_s_reg_4796_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.v:3164]
INFO: [Synth 8-4471] merging register 'tmp_s_reg_4796_reg[6:0]' into 'tmp_s_reg_4796_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.v:3164]
INFO: [Synth 8-4471] merging register 'tmp_s_reg_4796_reg[6:0]' into 'tmp_s_reg_4796_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.v:3164]
INFO: [Synth 8-4471] merging register 'tmp_s_reg_4796_reg[6:0]' into 'tmp_s_reg_4796_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.v:3164]
INFO: [Synth 8-4471] merging register 'tmp_s_reg_4796_reg[6:0]' into 'tmp_s_reg_4796_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.v:3164]
INFO: [Synth 8-4471] merging register 'tmp_s_reg_4796_reg[6:0]' into 'tmp_s_reg_4796_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.v:3164]
INFO: [Synth 8-4471] merging register 'tmp_s_reg_4796_reg[6:0]' into 'tmp_s_reg_4796_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.v:3164]
INFO: [Synth 8-4471] merging register 'tmp_s_reg_4796_reg[6:0]' into 'tmp_s_reg_4796_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.v:3164]
INFO: [Synth 8-4471] merging register 'tmp_s_reg_4796_reg[6:0]' into 'tmp_s_reg_4796_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.v:3164]
INFO: [Synth 8-4471] merging register 'tmp_s_reg_4796_reg[6:0]' into 'tmp_s_reg_4796_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.v:3164]
INFO: [Synth 8-4471] merging register 'tmp_s_reg_4796_reg[6:0]' into 'tmp_s_reg_4796_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.v:3164]
INFO: [Synth 8-4471] merging register 'tmp_s_reg_4796_reg[6:0]' into 'tmp_s_reg_4796_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.v:3164]
INFO: [Synth 8-4471] merging register 'tmp_s_reg_4796_reg[6:0]' into 'tmp_s_reg_4796_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.v:3164]
INFO: [Synth 8-4471] merging register 'tmp_s_reg_4796_reg[6:0]' into 'tmp_s_reg_4796_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.v:3164]
INFO: [Synth 8-4471] merging register 'tmp_s_reg_4796_reg[6:0]' into 'tmp_s_reg_4796_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.v:3164]
INFO: [Synth 8-4471] merging register 'tmp_s_reg_4796_reg[6:0]' into 'tmp_s_reg_4796_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.v:3164]
INFO: [Synth 8-4471] merging register 'tmp_s_reg_4796_reg[6:0]' into 'tmp_s_reg_4796_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.v:3164]
INFO: [Synth 8-4471] merging register 'tmp_s_reg_4796_reg[6:0]' into 'tmp_s_reg_4796_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.v:3164]
INFO: [Synth 8-4471] merging register 'tmp_s_reg_4796_reg[6:0]' into 'tmp_s_reg_4796_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.v:3164]
INFO: [Synth 8-4471] merging register 'tmp_s_reg_4796_reg[6:0]' into 'tmp_s_reg_4796_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.v:3164]
INFO: [Synth 8-4471] merging register 'tmp_s_reg_4796_reg[6:0]' into 'tmp_s_reg_4796_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.v:3164]
INFO: [Synth 8-4471] merging register 'tmp_s_reg_4796_reg[6:0]' into 'tmp_s_reg_4796_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.v:3164]
INFO: [Synth 8-4471] merging register 'tmp_s_reg_4796_reg[6:0]' into 'tmp_s_reg_4796_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.v:3164]
INFO: [Synth 8-4471] merging register 'tmp_s_reg_4796_reg[6:0]' into 'tmp_s_reg_4796_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.v:3164]
INFO: [Synth 8-4471] merging register 'tmp_s_reg_4796_reg[6:0]' into 'tmp_s_reg_4796_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.v:3164]
INFO: [Synth 8-4471] merging register 'tmp_s_reg_4796_reg[6:0]' into 'tmp_s_reg_4796_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.v:3164]
INFO: [Synth 8-4471] merging register 'tmp_s_reg_4796_reg[6:0]' into 'tmp_s_reg_4796_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.v:3164]
INFO: [Synth 8-4471] merging register 'tmp_s_reg_4796_reg[6:0]' into 'tmp_s_reg_4796_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.v:3164]
INFO: [Synth 8-4471] merging register 'tmp_s_reg_4796_reg[6:0]' into 'tmp_s_reg_4796_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.v:3164]
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[217]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[210]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[210]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[203]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[203]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[196]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[196]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[189]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[189]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[182]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[182]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[175]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[175]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[168]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[174]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[173]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[168]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[161]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[161]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[154]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[154]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[147]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[147]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[140]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[140]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[133]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[133]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[132]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[132]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[131]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[126]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[131]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[127]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[131]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[128]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[131]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[129]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[131]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[130]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[131]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[131]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[119]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[119]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[112]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[112]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[105]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[105]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[98]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[98]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[91]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[91]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[84]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[84]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[77]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[77]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[70]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[70]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[69]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[69]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[68]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[63]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[68]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[64]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[68]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[65]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[68]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[66]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[68]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[67]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[68]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[68]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[56]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[62]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[61]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[56]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[49]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[49]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[42]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[42]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[35]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[35]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[28]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[28]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[21]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[21]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[14]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[14]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[7]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[7]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/q0_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602 /\w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U /\q0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/ap_done_reg_reg )
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/tmp_46_reg_4956_reg[0]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/tmp_45_reg_4951_reg[0]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/tmp_45_reg_4951_reg[0]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/tmp_44_reg_4946_reg[0]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/tmp_44_reg_4946_reg[0]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/tmp_43_reg_4941_reg[0]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/tmp_43_reg_4941_reg[0]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/tmp_42_reg_4936_reg[0]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/tmp_42_reg_4936_reg[0]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/tmp_41_reg_4931_reg[0]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/tmp_41_reg_4931_reg[0]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/tmp_40_reg_4926_reg[0]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/tmp_40_reg_4926_reg[0]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/tmp_39_reg_4921_reg[0]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/tmp_39_reg_4921_reg[0]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/tmp_38_reg_4916_reg[0]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/tmp_39_reg_4921_reg[6]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/tmp_39_reg_4921_reg[5]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/tmp_38_reg_4916_reg[0]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/tmp_37_reg_4911_reg[0]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/tmp_37_reg_4911_reg[0]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/tmp_36_reg_4906_reg[0]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/tmp_36_reg_4906_reg[0]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/tmp_35_reg_4901_reg[0]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/tmp_35_reg_4901_reg[0]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/tmp_34_reg_4896_reg[0]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/tmp_34_reg_4896_reg[0]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/tmp_33_reg_4891_reg[0]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/tmp_33_reg_4891_reg[0]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/tmp_33_reg_4891_reg[1]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/tmp_33_reg_4891_reg[1]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/tmp_33_reg_4891_reg[2]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/tmp_33_reg_4891_reg[2]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/tmp_33_reg_4891_reg[3]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/tmp_33_reg_4891_reg[6]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/tmp_33_reg_4891_reg[3]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/tmp_33_reg_4891_reg[3]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/tmp_33_reg_4891_reg[4]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/tmp_33_reg_4891_reg[4]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/tmp_33_reg_4891_reg[5]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/tmp_33_reg_4891_reg[5]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/tmp_32_reg_4886_reg[0]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/tmp_32_reg_4886_reg[0]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602/tmp_31_reg_4881_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602 /\trunc_ln76_reg_4801_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602 /i_2/\res_18_V_write_assign31_reg_2674_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602 /i_2/\res_18_V_write_assign31_reg_2674_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602 /i_2/\res_18_V_write_assign31_reg_2674_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602 /i_2/\res_18_V_write_assign31_reg_2674_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602 /i_2/\res_18_V_write_assign31_reg_2674_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602 /i_2/\res_18_V_write_assign31_reg_2674_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602 /i_2/\res_18_V_write_assign31_reg_2674_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602 /i_2/\res_18_V_write_assign31_reg_2674_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602 /i_2/\res_18_V_write_assign31_reg_2674_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602 /i_2/\res_18_V_write_assign31_reg_2674_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602 /i_2/\res_18_V_write_assign31_reg_2674_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602 /i_2/\res_18_V_write_assign31_reg_2674_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602 /i_2/\res_18_V_write_assign31_reg_2674_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602 /i_2/\res_18_V_write_assign31_reg_2674_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602 /i_2/\res_18_V_write_assign31_reg_2674_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602 /i_2/\res_18_V_write_assign31_reg_2674_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602 /i_2/\res_9_V_write_assign49_reg_2548_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602 /i_2/\res_9_V_write_assign49_reg_2548_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602 /i_2/\res_9_V_write_assign49_reg_2548_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602 /i_2/\res_9_V_write_assign49_reg_2548_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602 /i_2/\res_9_V_write_assign49_reg_2548_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602 /i_2/\res_9_V_write_assign49_reg_2548_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602 /i_2/\res_9_V_write_assign49_reg_2548_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602 /i_2/\res_9_V_write_assign49_reg_2548_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602 /i_2/\res_9_V_write_assign49_reg_2548_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602 /i_2/\res_9_V_write_assign49_reg_2548_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602 /i_2/\res_9_V_write_assign49_reg_2548_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602 /i_2/\res_9_V_write_assign49_reg_2548_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602 /i_2/\res_9_V_write_assign49_reg_2548_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602 /i_2/\res_9_V_write_assign49_reg_2548_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602 /i_2/\res_9_V_write_assign49_reg_2548_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602 /i_2/\res_9_V_write_assign49_reg_2548_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/tmp_data_9_V_reg_2485_reg[4] )
INFO: [Synth 8-4471] merging register 'tmp_1_reg_3269_reg[6:0]' into 'tmp_1_reg_3269_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.v:2116]
INFO: [Synth 8-4471] merging register 'tmp_1_reg_3269_reg[6:0]' into 'tmp_1_reg_3269_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.v:2116]
INFO: [Synth 8-4471] merging register 'tmp_1_reg_3269_reg[6:0]' into 'tmp_1_reg_3269_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.v:2116]
INFO: [Synth 8-4471] merging register 'tmp_1_reg_3269_reg[6:0]' into 'tmp_1_reg_3269_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.v:2116]
INFO: [Synth 8-4471] merging register 'tmp_1_reg_3269_reg[6:0]' into 'tmp_1_reg_3269_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.v:2116]
INFO: [Synth 8-4471] merging register 'tmp_1_reg_3269_reg[6:0]' into 'tmp_1_reg_3269_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.v:2116]
INFO: [Synth 8-4471] merging register 'tmp_1_reg_3269_reg[6:0]' into 'tmp_1_reg_3269_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.v:2116]
INFO: [Synth 8-4471] merging register 'tmp_1_reg_3269_reg[6:0]' into 'tmp_1_reg_3269_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.v:2116]
INFO: [Synth 8-4471] merging register 'tmp_1_reg_3269_reg[6:0]' into 'tmp_1_reg_3269_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.v:2116]
INFO: [Synth 8-4471] merging register 'tmp_1_reg_3269_reg[6:0]' into 'tmp_1_reg_3269_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.v:2116]
INFO: [Synth 8-4471] merging register 'tmp_1_reg_3269_reg[6:0]' into 'tmp_1_reg_3269_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.v:2116]
INFO: [Synth 8-4471] merging register 'tmp_1_reg_3269_reg[6:0]' into 'tmp_1_reg_3269_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.v:2116]
INFO: [Synth 8-4471] merging register 'tmp_1_reg_3269_reg[6:0]' into 'tmp_1_reg_3269_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.v:2116]
INFO: [Synth 8-4471] merging register 'tmp_1_reg_3269_reg[6:0]' into 'tmp_1_reg_3269_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.v:2116]
INFO: [Synth 8-4471] merging register 'tmp_1_reg_3269_reg[6:0]' into 'tmp_1_reg_3269_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/ee7f/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.v:2116]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092 /\w8_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_w8_V_rom_U /\q0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\relu_array_array_ap_fixed_32u_relu_config10_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\relu_array_array_ap_fixed_32u_relu_config10_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092 /\trunc_ln160_1_reg_3275_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (relu_array_array_ap_fixed_32u_relu_config7_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (relu_array_array_ap_fixed_64u_relu_config4_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (relu_array_array_ap_fixed_64u_relu_config4_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (relu_array_array_ap_fixed_32u_relu_config7_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer7_out_V_data_31_V_U/U_fifo_w7_d1_A_ram/SRL_SIG_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer7_out_V_data_30_V_U/U_fifo_w7_d1_A_ram/SRL_SIG_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer7_out_V_data_29_V_U/U_fifo_w7_d1_A_ram/SRL_SIG_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer7_out_V_data_28_V_U/U_fifo_w7_d1_A_ram/SRL_SIG_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer7_out_V_data_27_V_U/U_fifo_w7_d1_A_ram/SRL_SIG_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer7_out_V_data_26_V_U/U_fifo_w7_d1_A_ram/SRL_SIG_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer7_out_V_data_25_V_U/U_fifo_w7_d1_A_ram/SRL_SIG_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer7_out_V_data_24_V_U/U_fifo_w7_d1_A_ram/SRL_SIG_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer7_out_V_data_23_V_U/U_fifo_w7_d1_A_ram/SRL_SIG_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer7_out_V_data_22_V_U/U_fifo_w7_d1_A_ram/SRL_SIG_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer7_out_V_data_21_V_U/U_fifo_w7_d1_A_ram/SRL_SIG_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer7_out_V_data_20_V_U/U_fifo_w7_d1_A_ram/SRL_SIG_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer7_out_V_data_19_V_U/U_fifo_w7_d1_A_ram/SRL_SIG_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer7_out_V_data_18_V_U/U_fifo_w7_d1_A_ram/SRL_SIG_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer7_out_V_data_17_V_U/U_fifo_w7_d1_A_ram/SRL_SIG_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer7_out_V_data_16_V_U/U_fifo_w7_d1_A_ram/SRL_SIG_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer7_out_V_data_15_V_U/U_fifo_w7_d1_A_ram/SRL_SIG_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer7_out_V_data_14_V_U/U_fifo_w7_d1_A_ram/SRL_SIG_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer7_out_V_data_13_V_U/U_fifo_w7_d1_A_ram/SRL_SIG_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer7_out_V_data_12_V_U/U_fifo_w7_d1_A_ram/SRL_SIG_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer7_out_V_data_11_V_U/U_fifo_w7_d1_A_ram/SRL_SIG_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer7_out_V_data_10_V_U/U_fifo_w7_d1_A_ram/SRL_SIG_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer7_out_V_data_9_V_U/U_fifo_w7_d1_A_ram/SRL_SIG_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer7_out_V_data_8_V_U/U_fifo_w7_d1_A_ram/SRL_SIG_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer7_out_V_data_7_V_U/U_fifo_w7_d1_A_ram/SRL_SIG_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer7_out_V_data_6_V_U/U_fifo_w7_d1_A_ram/SRL_SIG_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer7_out_V_data_5_V_U/U_fifo_w7_d1_A_ram/SRL_SIG_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer7_out_V_data_4_V_U/U_fifo_w7_d1_A_ram/SRL_SIG_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer7_out_V_data_3_V_U/U_fifo_w7_d1_A_ram/SRL_SIG_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer7_out_V_data_2_V_U/U_fifo_w7_d1_A_ram/SRL_SIG_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer7_out_V_data_1_V_U/U_fifo_w7_d1_A_ram/SRL_SIG_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer7_out_V_data_0_V_U/U_fifo_w7_d1_A_ram/SRL_SIG_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_2116_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\icmp_ln958_reg_2121_reg[0] )
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module myproject_axi_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module myproject_axi_AXILiteS_s_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:30 . Memory (MB): peak = 2392.656 ; gain = 597.871 ; free physical = 1396 ; free virtual = 4852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------------------------+------------+----------+
|      |RTL Partition                                            |Replication |Instances |
+------+---------------------------------------------------------+------------+----------+
|1     |dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s     |           1|     14824|
|2     |dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_s__GB1 |           1|      1392|
|3     |myproject__GCB0                                          |           1|     13296|
|4     |myproject__GCB1                                          |           1|      7651|
|5     |myproject__GCB2                                          |           1|     12307|
|6     |myproject__GCB3                                          |           1|     10686|
|7     |myproject_axi__GC0                                       |           1|      6137|
+------+---------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:41 . Memory (MB): peak = 2392.656 ; gain = 597.871 ; free physical = 1190 ; free virtual = 4706
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_myproject_fu_781i_5/\layer5_out_V_data_18_V_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_myproject_fu_781i_5/\layer5_out_V_data_9_V_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_myproject_fu_781i_3/\layer10_out_V_data_31_V_U/U_fifo_w7_d1_A_ram/SRL_SIG_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_myproject_fu_781i_3/\layer10_out_V_data_30_V_U/U_fifo_w7_d1_A_ram/SRL_SIG_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_myproject_fu_781i_3/\layer10_out_V_data_29_V_U/U_fifo_w7_d1_A_ram/SRL_SIG_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_myproject_fu_781i_3/\layer10_out_V_data_28_V_U/U_fifo_w7_d1_A_ram/SRL_SIG_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_myproject_fu_781i_3/\layer10_out_V_data_27_V_U/U_fifo_w7_d1_A_ram/SRL_SIG_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_myproject_fu_781i_3/\layer10_out_V_data_26_V_U/U_fifo_w7_d1_A_ram/SRL_SIG_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_myproject_fu_781i_3/\layer10_out_V_data_25_V_U/U_fifo_w7_d1_A_ram/SRL_SIG_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_myproject_fu_781i_3/\layer10_out_V_data_24_V_U/U_fifo_w7_d1_A_ram/SRL_SIG_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_myproject_fu_781i_3/\layer10_out_V_data_23_V_U/U_fifo_w7_d1_A_ram/SRL_SIG_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_myproject_fu_781i_3/\layer10_out_V_data_22_V_U/U_fifo_w7_d1_A_ram/SRL_SIG_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_myproject_fu_781i_3/\layer10_out_V_data_21_V_U/U_fifo_w7_d1_A_ram/SRL_SIG_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_myproject_fu_781i_3/\layer10_out_V_data_20_V_U/U_fifo_w7_d1_A_ram/SRL_SIG_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_myproject_fu_781i_3/\layer10_out_V_data_19_V_U/U_fifo_w7_d1_A_ram/SRL_SIG_reg[0][6] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:01:55 . Memory (MB): peak = 2402.719 ; gain = 607.934 ; free physical = 1061 ; free virtual = 4592
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------------------------+------------+----------+
|      |RTL Partition                                            |Replication |Instances |
+------+---------------------------------------------------------+------------+----------+
|1     |dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s     |           1|     14568|
|2     |dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_s__GB1 |           1|      1391|
|3     |myproject__GCB0                                          |           1|     13223|
|4     |myproject__GCB1                                          |           1|      7514|
|5     |myproject__GCB2                                          |           1|     12251|
|6     |myproject__GCB3                                          |           1|     10617|
|7     |myproject_axi__GC0                                       |           1|      6119|
+------+---------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance inst/grp_myproject_fu_781i_3/softmax_array_array_ap_fixed_5u_softmax_config13_U0/grp_softmax_latency_array_array_softmax_config13_s_fu_158/exp_table7_U/softmax_latency_array_array_softmax_config13_s_exp_table7_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_myproject_fu_781i_3/softmax_array_array_ap_fixed_5u_softmax_config13_U0/grp_softmax_latency_array_array_softmax_config13_s_fu_158/exp_table7_U/softmax_latency_array_array_softmax_config13_s_exp_table7_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_myproject_fu_781i_3/softmax_array_array_ap_fixed_5u_softmax_config13_U0/grp_softmax_latency_array_array_softmax_config13_s_fu_158/exp_table7_U/softmax_latency_array_array_softmax_config13_s_exp_table7_rom_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_myproject_fu_781i_3/softmax_array_array_ap_fixed_5u_softmax_config13_U0/grp_softmax_latency_array_array_softmax_config13_s_fu_158/invert_table8_U/softmax_latency_array_array_softmax_config13_s_invert_tabcud_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:23 ; elapsed = 00:02:12 . Memory (MB): peak = 2414.645 ; gain = 619.859 ; free physical = 351 ; free virtual = 3945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------------------------+------------+----------+
|      |RTL Partition                                            |Replication |Instances |
+------+---------------------------------------------------------+------------+----------+
|1     |dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s     |           1|      6124|
|2     |dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_s__GB1 |           1|      1314|
|3     |myproject__GCB0                                          |           1|      8241|
|4     |myproject__GCB1                                          |           1|      3331|
|5     |myproject__GCB2                                          |           1|      6954|
|6     |myproject__GCB3                                          |           1|      5866|
|7     |myproject_axi__GC0                                       |           1|      2688|
+------+---------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance inst/grp_myproject_fu_781/softmax_array_array_ap_fixed_5u_softmax_config13_U0/grp_softmax_latency_array_array_softmax_config13_s_fu_158/exp_table7_U/softmax_latency_array_array_softmax_config13_s_exp_table7_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_myproject_fu_781/softmax_array_array_ap_fixed_5u_softmax_config13_U0/grp_softmax_latency_array_array_softmax_config13_s_fu_158/exp_table7_U/softmax_latency_array_array_softmax_config13_s_exp_table7_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_myproject_fu_781/softmax_array_array_ap_fixed_5u_softmax_config13_U0/grp_softmax_latency_array_array_softmax_config13_s_fu_158/exp_table7_U/softmax_latency_array_array_softmax_config13_s_exp_table7_rom_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_myproject_fu_781/softmax_array_array_ap_fixed_5u_softmax_config13_U0/grp_softmax_latency_array_array_softmax_config13_s_fu_158/invert_table8_U/softmax_latency_array_array_softmax_config13_s_invert_tabcud_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-5365] Flop sub_ln944_reg_2110_reg[2] is being inverted and renamed to sub_ln944_reg_2110_reg[2]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:32 ; elapsed = 00:02:22 . Memory (MB): peak = 2414.645 ; gain = 619.859 ; free physical = 309 ; free virtual = 3931
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:32 ; elapsed = 00:02:22 . Memory (MB): peak = 2414.645 ; gain = 619.859 ; free physical = 308 ; free virtual = 3931
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:36 ; elapsed = 00:02:26 . Memory (MB): peak = 2414.645 ; gain = 619.859 ; free physical = 296 ; free virtual = 3919
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:36 ; elapsed = 00:02:26 . Memory (MB): peak = 2414.645 ; gain = 619.859 ; free physical = 296 ; free virtual = 3918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:37 ; elapsed = 00:02:27 . Memory (MB): peak = 2414.645 ; gain = 619.859 ; free physical = 294 ; free virtual = 3916
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:37 ; elapsed = 00:02:27 . Memory (MB): peak = 2414.645 ; gain = 619.859 ; free physical = 293 ; free virtual = 3916
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |  1168|
|2     |DSP48E1_2  |     5|
|3     |DSP48E1_3  |    16|
|4     |LUT1       |   161|
|5     |LUT2       |  4963|
|6     |LUT3       |  2010|
|7     |LUT4       |  3309|
|8     |LUT5       |  1262|
|9     |LUT6       |  5990|
|10    |MUXCY      |     4|
|11    |MUXF7      |   128|
|12    |MUXF8      |    40|
|13    |RAMB18E1   |     2|
|14    |RAMB18E1_1 |     1|
|15    |RAMB18E1_2 |     1|
|16    |SRL16E     |   336|
|17    |FDRE       | 14088|
|18    |FDSE       |  1182|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:37 ; elapsed = 00:02:27 . Memory (MB): peak = 2414.645 ; gain = 619.859 ; free physical = 293 ; free virtual = 3916
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 91 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:32 ; elapsed = 00:02:26 . Memory (MB): peak = 2414.645 ; gain = 444.172 ; free physical = 4456 ; free virtual = 8079
Synthesis Optimization Complete : Time (s): cpu = 00:01:40 ; elapsed = 00:02:32 . Memory (MB): peak = 2414.645 ; gain = 619.859 ; free physical = 4464 ; free virtual = 8078
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2414.645 ; gain = 0.000 ; free physical = 4373 ; free virtual = 8018
INFO: [Netlist 29-17] Analyzing 1365 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2458.746 ; gain = 0.000 ; free physical = 4354 ; free virtual = 7977
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
497 Infos, 203 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:48 ; elapsed = 00:02:45 . Memory (MB): peak = 2458.746 ; gain = 915.465 ; free physical = 4527 ; free virtual = 8149
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2458.746 ; gain = 0.000 ; free physical = 4527 ; free virtual = 8149
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.runs/design_1_myproject_axi_0_10_synth_1/design_1_myproject_axi_0_10.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_myproject_axi_0_10, cache-ID = 4d4857d54a00d9d9
INFO: [Coretcl 2-1174] Renamed 672 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2482.758 ; gain = 0.000 ; free physical = 4452 ; free virtual = 8158
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.runs/design_1_myproject_axi_0_10_synth_1/design_1_myproject_axi_0_10.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_myproject_axi_0_10_utilization_synth.rpt -pb design_1_myproject_axi_0_10_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr  6 02:06:42 2021...
