
*** Running vivado
    with args -log pheap.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pheap.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source pheap.tcl -notrace
Command: synth_design -top pheap -part xc7a100tcsg324-1 -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13808
WARNING: [Synth 8-2507] parameter declaration becomes local in levelRam with formal parameter declaration list [C:/Users/mobil/ThesisIncludes/pheap/levelRam.sv:16]
WARNING: [Synth 8-2507] parameter declaration becomes local in levelRam with formal parameter declaration list [C:/Users/mobil/ThesisIncludes/pheap/levelRam.sv:17]
WARNING: [Synth 8-2507] parameter declaration becomes local in levelRam with formal parameter declaration list [C:/Users/mobil/ThesisIncludes/pheap/levelRam.sv:19]
WARNING: [Synth 8-2507] parameter declaration becomes local in levelRam with formal parameter declaration list [C:/Users/mobil/ThesisIncludes/pheap/levelRam.sv:20]
WARNING: [Synth 8-2507] parameter declaration becomes local in levelRam with formal parameter declaration list [C:/Users/mobil/ThesisIncludes/pheap/levelRam.sv:21]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1015.059 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pheap' [C:/Users/mobil/ThesisIncludes/pheap/pheap.sv:3]
INFO: [Synth 8-6157] synthesizing module 'leq1' [C:/Users/mobil/ThesisIncludes/pheap/leq1.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'leq1' (1#1) [C:/Users/mobil/ThesisIncludes/pheap/leq1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'levelv2' [C:/Users/mobil/ThesisIncludes/pheap/levelv2.sv:3]
	Parameter LEVEL bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'levelRam' [C:/Users/mobil/ThesisIncludes/pheap/levelRam.sv:3]
	Parameter RAMLEVEL bound to: 2 - type: integer 
	Parameter RAM_WIDTH bound to: 49 - type: integer 
	Parameter RAM_DEPTH bound to: 2 - type: integer 
	Parameter INIT_FILE bound to: level2.data - type: string 
	Parameter START_LOC bound to: 1 - type: integer 
	Parameter END_LOC bound to: 2 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'level2.data' is read successfully [C:/Users/mobil/ThesisIncludes/pheap/levelRam.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'levelRam' (2#1) [C:/Users/mobil/ThesisIncludes/pheap/levelRam.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'levelv2' (3#1) [C:/Users/mobil/ThesisIncludes/pheap/levelv2.sv:3]
INFO: [Synth 8-6157] synthesizing module 'leq' [C:/Users/mobil/ThesisIncludes/pheap/leq.sv:3]
	Parameter LEVEL bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'leq' (4#1) [C:/Users/mobil/ThesisIncludes/pheap/leq.sv:3]
INFO: [Synth 8-6157] synthesizing module 'level_shifter' [C:/Users/mobil/ThesisIncludes/pheap/level_shifter.sv:1]
	Parameter LEVEL bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'level_shifter' (5#1) [C:/Users/mobil/ThesisIncludes/pheap/level_shifter.sv:1]
INFO: [Synth 8-6157] synthesizing module 'levelv2__parameterized0' [C:/Users/mobil/ThesisIncludes/pheap/levelv2.sv:3]
	Parameter LEVEL bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'levelRam__parameterized0' [C:/Users/mobil/ThesisIncludes/pheap/levelRam.sv:3]
	Parameter RAMLEVEL bound to: 3 - type: integer 
	Parameter RAM_WIDTH bound to: 49 - type: integer 
	Parameter RAM_DEPTH bound to: 4 - type: integer 
	Parameter INIT_FILE bound to: level3.data - type: string 
	Parameter START_LOC bound to: 3 - type: integer 
	Parameter END_LOC bound to: 6 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'level3.data' is read successfully [C:/Users/mobil/ThesisIncludes/pheap/levelRam.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'levelRam__parameterized0' (5#1) [C:/Users/mobil/ThesisIncludes/pheap/levelRam.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'levelv2__parameterized0' (5#1) [C:/Users/mobil/ThesisIncludes/pheap/levelv2.sv:3]
INFO: [Synth 8-6157] synthesizing module 'leq__parameterized0' [C:/Users/mobil/ThesisIncludes/pheap/leq.sv:3]
	Parameter LEVEL bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'leq__parameterized0' (5#1) [C:/Users/mobil/ThesisIncludes/pheap/leq.sv:3]
INFO: [Synth 8-6157] synthesizing module 'level_shifter__parameterized0' [C:/Users/mobil/ThesisIncludes/pheap/level_shifter.sv:1]
	Parameter LEVEL bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'level_shifter__parameterized0' (5#1) [C:/Users/mobil/ThesisIncludes/pheap/level_shifter.sv:1]
INFO: [Synth 8-6157] synthesizing module 'levelv2__parameterized1' [C:/Users/mobil/ThesisIncludes/pheap/levelv2.sv:3]
	Parameter LEVEL bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'levelRam__parameterized1' [C:/Users/mobil/ThesisIncludes/pheap/levelRam.sv:3]
	Parameter RAMLEVEL bound to: 4 - type: integer 
	Parameter RAM_WIDTH bound to: 49 - type: integer 
	Parameter RAM_DEPTH bound to: 8 - type: integer 
	Parameter INIT_FILE bound to: level4.data - type: string 
	Parameter START_LOC bound to: 7 - type: integer 
	Parameter END_LOC bound to: 14 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'level4.data' is read successfully [C:/Users/mobil/ThesisIncludes/pheap/levelRam.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'levelRam__parameterized1' (5#1) [C:/Users/mobil/ThesisIncludes/pheap/levelRam.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'levelv2__parameterized1' (5#1) [C:/Users/mobil/ThesisIncludes/pheap/levelv2.sv:3]
INFO: [Synth 8-6157] synthesizing module 'leq__parameterized1' [C:/Users/mobil/ThesisIncludes/pheap/leq.sv:3]
	Parameter LEVEL bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'leq__parameterized1' (5#1) [C:/Users/mobil/ThesisIncludes/pheap/leq.sv:3]
INFO: [Synth 8-6157] synthesizing module 'level_shifter__parameterized1' [C:/Users/mobil/ThesisIncludes/pheap/level_shifter.sv:1]
	Parameter LEVEL bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'level_shifter__parameterized1' (5#1) [C:/Users/mobil/ThesisIncludes/pheap/level_shifter.sv:1]
INFO: [Synth 8-6157] synthesizing module 'levelv2__parameterized2' [C:/Users/mobil/ThesisIncludes/pheap/levelv2.sv:3]
	Parameter LEVEL bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'levelRam__parameterized2' [C:/Users/mobil/ThesisIncludes/pheap/levelRam.sv:3]
	Parameter RAMLEVEL bound to: 5 - type: integer 
	Parameter RAM_WIDTH bound to: 49 - type: integer 
	Parameter RAM_DEPTH bound to: 16 - type: integer 
	Parameter INIT_FILE bound to: level5.data - type: string 
	Parameter START_LOC bound to: 15 - type: integer 
	Parameter END_LOC bound to: 30 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'level5.data'; please make sure the file is added to project and has read permission, ignoring [C:/Users/mobil/ThesisIncludes/pheap/levelRam.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'levelRam__parameterized2' (5#1) [C:/Users/mobil/ThesisIncludes/pheap/levelRam.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'levelv2__parameterized2' (5#1) [C:/Users/mobil/ThesisIncludes/pheap/levelv2.sv:3]
INFO: [Synth 8-6157] synthesizing module 'leq__parameterized2' [C:/Users/mobil/ThesisIncludes/pheap/leq.sv:3]
	Parameter LEVEL bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'leq__parameterized2' (5#1) [C:/Users/mobil/ThesisIncludes/pheap/leq.sv:3]
INFO: [Synth 8-6157] synthesizing module 'level_shifter__parameterized2' [C:/Users/mobil/ThesisIncludes/pheap/level_shifter.sv:1]
	Parameter LEVEL bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'level_shifter__parameterized2' (5#1) [C:/Users/mobil/ThesisIncludes/pheap/level_shifter.sv:1]
INFO: [Synth 8-6157] synthesizing module 'levelv2__parameterized3' [C:/Users/mobil/ThesisIncludes/pheap/levelv2.sv:3]
	Parameter LEVEL bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'levelRam__parameterized3' [C:/Users/mobil/ThesisIncludes/pheap/levelRam.sv:3]
	Parameter RAMLEVEL bound to: 6 - type: integer 
	Parameter RAM_WIDTH bound to: 49 - type: integer 
	Parameter RAM_DEPTH bound to: 32 - type: integer 
	Parameter INIT_FILE bound to: level6.data - type: string 
	Parameter START_LOC bound to: 31 - type: integer 
	Parameter END_LOC bound to: 62 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'level6.data'; please make sure the file is added to project and has read permission, ignoring [C:/Users/mobil/ThesisIncludes/pheap/levelRam.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'levelRam__parameterized3' (5#1) [C:/Users/mobil/ThesisIncludes/pheap/levelRam.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'levelv2__parameterized3' (5#1) [C:/Users/mobil/ThesisIncludes/pheap/levelv2.sv:3]
INFO: [Synth 8-6157] synthesizing module 'leq__parameterized3' [C:/Users/mobil/ThesisIncludes/pheap/leq.sv:3]
	Parameter LEVEL bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'leq__parameterized3' (5#1) [C:/Users/mobil/ThesisIncludes/pheap/leq.sv:3]
INFO: [Synth 8-6157] synthesizing module 'level_shifter__parameterized3' [C:/Users/mobil/ThesisIncludes/pheap/level_shifter.sv:1]
	Parameter LEVEL bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'level_shifter__parameterized3' (5#1) [C:/Users/mobil/ThesisIncludes/pheap/level_shifter.sv:1]
INFO: [Synth 8-6157] synthesizing module 'levelv2__parameterized4' [C:/Users/mobil/ThesisIncludes/pheap/levelv2.sv:3]
	Parameter LEVEL bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'levelRam__parameterized4' [C:/Users/mobil/ThesisIncludes/pheap/levelRam.sv:3]
	Parameter RAMLEVEL bound to: 7 - type: integer 
	Parameter RAM_WIDTH bound to: 49 - type: integer 
	Parameter RAM_DEPTH bound to: 64 - type: integer 
	Parameter INIT_FILE bound to: level7.data - type: string 
	Parameter START_LOC bound to: 63 - type: integer 
	Parameter END_LOC bound to: 126 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'level7.data'; please make sure the file is added to project and has read permission, ignoring [C:/Users/mobil/ThesisIncludes/pheap/levelRam.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'levelRam__parameterized4' (5#1) [C:/Users/mobil/ThesisIncludes/pheap/levelRam.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'levelv2__parameterized4' (5#1) [C:/Users/mobil/ThesisIncludes/pheap/levelv2.sv:3]
INFO: [Synth 8-6157] synthesizing module 'leq__parameterized4' [C:/Users/mobil/ThesisIncludes/pheap/leq.sv:3]
	Parameter LEVEL bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'leq__parameterized4' (5#1) [C:/Users/mobil/ThesisIncludes/pheap/leq.sv:3]
INFO: [Synth 8-6157] synthesizing module 'level_shifter__parameterized4' [C:/Users/mobil/ThesisIncludes/pheap/level_shifter.sv:1]
	Parameter LEVEL bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'level_shifter__parameterized4' (5#1) [C:/Users/mobil/ThesisIncludes/pheap/level_shifter.sv:1]
INFO: [Synth 8-6157] synthesizing module 'levelv2__parameterized5' [C:/Users/mobil/ThesisIncludes/pheap/levelv2.sv:3]
	Parameter LEVEL bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'levelRam__parameterized5' [C:/Users/mobil/ThesisIncludes/pheap/levelRam.sv:3]
	Parameter RAMLEVEL bound to: 8 - type: integer 
	Parameter RAM_WIDTH bound to: 49 - type: integer 
	Parameter RAM_DEPTH bound to: 128 - type: integer 
	Parameter INIT_FILE bound to: level8.data - type: string 
	Parameter START_LOC bound to: 127 - type: integer 
	Parameter END_LOC bound to: 254 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'level8.data'; please make sure the file is added to project and has read permission, ignoring [C:/Users/mobil/ThesisIncludes/pheap/levelRam.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'levelRam__parameterized5' (5#1) [C:/Users/mobil/ThesisIncludes/pheap/levelRam.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'levelv2__parameterized5' (5#1) [C:/Users/mobil/ThesisIncludes/pheap/levelv2.sv:3]
INFO: [Synth 8-6157] synthesizing module 'leq__parameterized5' [C:/Users/mobil/ThesisIncludes/pheap/leq.sv:3]
	Parameter LEVEL bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'leq__parameterized5' (5#1) [C:/Users/mobil/ThesisIncludes/pheap/leq.sv:3]
INFO: [Synth 8-6157] synthesizing module 'level_shifter__parameterized5' [C:/Users/mobil/ThesisIncludes/pheap/level_shifter.sv:1]
	Parameter LEVEL bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'level_shifter__parameterized5' (5#1) [C:/Users/mobil/ThesisIncludes/pheap/level_shifter.sv:1]
INFO: [Synth 8-6157] synthesizing module 'levelv2__parameterized6' [C:/Users/mobil/ThesisIncludes/pheap/levelv2.sv:3]
	Parameter LEVEL bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'levelRam__parameterized6' [C:/Users/mobil/ThesisIncludes/pheap/levelRam.sv:3]
	Parameter RAMLEVEL bound to: 9 - type: integer 
	Parameter RAM_WIDTH bound to: 49 - type: integer 
	Parameter RAM_DEPTH bound to: 256 - type: integer 
	Parameter INIT_FILE bound to: level9.data - type: string 
	Parameter START_LOC bound to: 255 - type: integer 
	Parameter END_LOC bound to: 510 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'level9.data'; please make sure the file is added to project and has read permission, ignoring [C:/Users/mobil/ThesisIncludes/pheap/levelRam.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'levelRam__parameterized6' (5#1) [C:/Users/mobil/ThesisIncludes/pheap/levelRam.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'levelv2__parameterized6' (5#1) [C:/Users/mobil/ThesisIncludes/pheap/levelv2.sv:3]
INFO: [Synth 8-6157] synthesizing module 'leq__parameterized6' [C:/Users/mobil/ThesisIncludes/pheap/leq.sv:3]
	Parameter LEVEL bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'leq__parameterized6' (5#1) [C:/Users/mobil/ThesisIncludes/pheap/leq.sv:3]
INFO: [Synth 8-6157] synthesizing module 'level_shifter__parameterized6' [C:/Users/mobil/ThesisIncludes/pheap/level_shifter.sv:1]
	Parameter LEVEL bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'level_shifter__parameterized6' (5#1) [C:/Users/mobil/ThesisIncludes/pheap/level_shifter.sv:1]
INFO: [Synth 8-6157] synthesizing module 'levelv2__parameterized7' [C:/Users/mobil/ThesisIncludes/pheap/levelv2.sv:3]
	Parameter LEVEL bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'levelRam__parameterized7' [C:/Users/mobil/ThesisIncludes/pheap/levelRam.sv:3]
	Parameter RAMLEVEL bound to: 10 - type: integer 
	Parameter RAM_WIDTH bound to: 49 - type: integer 
	Parameter RAM_DEPTH bound to: 512 - type: integer 
	Parameter INIT_FILE bound to: level10.data - type: string 
	Parameter START_LOC bound to: 511 - type: integer 
	Parameter END_LOC bound to: 1022 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'level10.data'; please make sure the file is added to project and has read permission, ignoring [C:/Users/mobil/ThesisIncludes/pheap/levelRam.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'levelRam__parameterized7' (5#1) [C:/Users/mobil/ThesisIncludes/pheap/levelRam.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'levelv2__parameterized7' (5#1) [C:/Users/mobil/ThesisIncludes/pheap/levelv2.sv:3]
INFO: [Synth 8-6157] synthesizing module 'leq__parameterized7' [C:/Users/mobil/ThesisIncludes/pheap/leq.sv:3]
	Parameter LEVEL bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'leq__parameterized7' (5#1) [C:/Users/mobil/ThesisIncludes/pheap/leq.sv:3]
INFO: [Synth 8-6157] synthesizing module 'level_shifter__parameterized7' [C:/Users/mobil/ThesisIncludes/pheap/level_shifter.sv:1]
	Parameter LEVEL bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'level_shifter__parameterized7' (5#1) [C:/Users/mobil/ThesisIncludes/pheap/level_shifter.sv:1]
INFO: [Synth 8-6157] synthesizing module 'levelv2__parameterized8' [C:/Users/mobil/ThesisIncludes/pheap/levelv2.sv:3]
	Parameter LEVEL bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'levelRam__parameterized8' [C:/Users/mobil/ThesisIncludes/pheap/levelRam.sv:3]
	Parameter RAMLEVEL bound to: 11 - type: integer 
	Parameter RAM_WIDTH bound to: 49 - type: integer 
	Parameter RAM_DEPTH bound to: 1024 - type: integer 
	Parameter INIT_FILE bound to: level11.data - type: string 
	Parameter START_LOC bound to: 1023 - type: integer 
	Parameter END_LOC bound to: 2046 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'level11.data'; please make sure the file is added to project and has read permission, ignoring [C:/Users/mobil/ThesisIncludes/pheap/levelRam.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'levelRam__parameterized8' (5#1) [C:/Users/mobil/ThesisIncludes/pheap/levelRam.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'levelv2__parameterized8' (5#1) [C:/Users/mobil/ThesisIncludes/pheap/levelv2.sv:3]
INFO: [Synth 8-6157] synthesizing module 'leq__parameterized8' [C:/Users/mobil/ThesisIncludes/pheap/leq.sv:3]
	Parameter LEVEL bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'leq__parameterized8' (5#1) [C:/Users/mobil/ThesisIncludes/pheap/leq.sv:3]
INFO: [Synth 8-6157] synthesizing module 'level_shifter__parameterized8' [C:/Users/mobil/ThesisIncludes/pheap/level_shifter.sv:1]
	Parameter LEVEL bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'level_shifter__parameterized8' (5#1) [C:/Users/mobil/ThesisIncludes/pheap/level_shifter.sv:1]
INFO: [Synth 8-6157] synthesizing module 'levelv2__parameterized9' [C:/Users/mobil/ThesisIncludes/pheap/levelv2.sv:3]
	Parameter LEVEL bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'levelRam__parameterized9' [C:/Users/mobil/ThesisIncludes/pheap/levelRam.sv:3]
	Parameter RAMLEVEL bound to: 12 - type: integer 
	Parameter RAM_WIDTH bound to: 49 - type: integer 
	Parameter RAM_DEPTH bound to: 2048 - type: integer 
	Parameter INIT_FILE bound to: level12.data - type: string 
	Parameter START_LOC bound to: 2047 - type: integer 
	Parameter END_LOC bound to: 4094 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'level12.data'; please make sure the file is added to project and has read permission, ignoring [C:/Users/mobil/ThesisIncludes/pheap/levelRam.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'levelRam__parameterized9' (5#1) [C:/Users/mobil/ThesisIncludes/pheap/levelRam.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'levelv2__parameterized9' (5#1) [C:/Users/mobil/ThesisIncludes/pheap/levelv2.sv:3]
INFO: [Synth 8-6157] synthesizing module 'leq__parameterized9' [C:/Users/mobil/ThesisIncludes/pheap/leq.sv:3]
	Parameter LEVEL bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'leq__parameterized9' (5#1) [C:/Users/mobil/ThesisIncludes/pheap/leq.sv:3]
INFO: [Synth 8-6157] synthesizing module 'level_shifter__parameterized9' [C:/Users/mobil/ThesisIncludes/pheap/level_shifter.sv:1]
	Parameter LEVEL bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'level_shifter__parameterized9' (5#1) [C:/Users/mobil/ThesisIncludes/pheap/level_shifter.sv:1]
INFO: [Synth 8-6157] synthesizing module 'levelv2__parameterized10' [C:/Users/mobil/ThesisIncludes/pheap/levelv2.sv:3]
	Parameter LEVEL bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'levelRam__parameterized10' [C:/Users/mobil/ThesisIncludes/pheap/levelRam.sv:3]
	Parameter RAMLEVEL bound to: 13 - type: integer 
	Parameter RAM_WIDTH bound to: 49 - type: integer 
	Parameter RAM_DEPTH bound to: 4096 - type: integer 
	Parameter INIT_FILE bound to: level13.data - type: string 
	Parameter START_LOC bound to: 4095 - type: integer 
	Parameter END_LOC bound to: 8190 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'level13.data'; please make sure the file is added to project and has read permission, ignoring [C:/Users/mobil/ThesisIncludes/pheap/levelRam.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'levelRam__parameterized10' (5#1) [C:/Users/mobil/ThesisIncludes/pheap/levelRam.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'levelv2__parameterized10' (5#1) [C:/Users/mobil/ThesisIncludes/pheap/levelv2.sv:3]
INFO: [Synth 8-6157] synthesizing module 'leq__parameterized10' [C:/Users/mobil/ThesisIncludes/pheap/leq.sv:3]
	Parameter LEVEL bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'leq__parameterized10' (5#1) [C:/Users/mobil/ThesisIncludes/pheap/leq.sv:3]
INFO: [Synth 8-6157] synthesizing module 'level_shifter__parameterized10' [C:/Users/mobil/ThesisIncludes/pheap/level_shifter.sv:1]
	Parameter LEVEL bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'level_shifter__parameterized10' (5#1) [C:/Users/mobil/ThesisIncludes/pheap/level_shifter.sv:1]
INFO: [Synth 8-6157] synthesizing module 'levelv2__parameterized11' [C:/Users/mobil/ThesisIncludes/pheap/levelv2.sv:3]
	Parameter LEVEL bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'levelRam__parameterized11' [C:/Users/mobil/ThesisIncludes/pheap/levelRam.sv:3]
	Parameter RAMLEVEL bound to: 14 - type: integer 
	Parameter RAM_WIDTH bound to: 49 - type: integer 
	Parameter RAM_DEPTH bound to: 8192 - type: integer 
	Parameter INIT_FILE bound to: level14.data - type: string 
	Parameter START_LOC bound to: 8191 - type: integer 
	Parameter END_LOC bound to: 16382 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'level14.data'; please make sure the file is added to project and has read permission, ignoring [C:/Users/mobil/ThesisIncludes/pheap/levelRam.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'levelRam__parameterized11' (5#1) [C:/Users/mobil/ThesisIncludes/pheap/levelRam.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'levelv2__parameterized11' (5#1) [C:/Users/mobil/ThesisIncludes/pheap/levelv2.sv:3]
INFO: [Synth 8-6157] synthesizing module 'leq__parameterized11' [C:/Users/mobil/ThesisIncludes/pheap/leq.sv:3]
	Parameter LEVEL bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'leq__parameterized11' (5#1) [C:/Users/mobil/ThesisIncludes/pheap/leq.sv:3]
INFO: [Synth 8-6157] synthesizing module 'level_shifter__parameterized11' [C:/Users/mobil/ThesisIncludes/pheap/level_shifter.sv:1]
	Parameter LEVEL bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'level_shifter__parameterized11' (5#1) [C:/Users/mobil/ThesisIncludes/pheap/level_shifter.sv:1]
INFO: [Synth 8-6157] synthesizing module 'levelv2__parameterized12' [C:/Users/mobil/ThesisIncludes/pheap/levelv2.sv:3]
	Parameter LEVEL bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'levelRam__parameterized12' [C:/Users/mobil/ThesisIncludes/pheap/levelRam.sv:3]
	Parameter RAMLEVEL bound to: 15 - type: integer 
	Parameter RAM_WIDTH bound to: 49 - type: integer 
	Parameter RAM_DEPTH bound to: 16384 - type: integer 
	Parameter INIT_FILE bound to: level15.data - type: string 
	Parameter START_LOC bound to: 16383 - type: integer 
	Parameter END_LOC bound to: 32766 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'level15.data'; please make sure the file is added to project and has read permission, ignoring [C:/Users/mobil/ThesisIncludes/pheap/levelRam.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'levelRam__parameterized12' (5#1) [C:/Users/mobil/ThesisIncludes/pheap/levelRam.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'levelv2__parameterized12' (5#1) [C:/Users/mobil/ThesisIncludes/pheap/levelv2.sv:3]
INFO: [Synth 8-6157] synthesizing module 'leq__parameterized12' [C:/Users/mobil/ThesisIncludes/pheap/leq.sv:3]
	Parameter LEVEL bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'leq__parameterized12' (5#1) [C:/Users/mobil/ThesisIncludes/pheap/leq.sv:3]
INFO: [Synth 8-6157] synthesizing module 'level_shifter__parameterized12' [C:/Users/mobil/ThesisIncludes/pheap/level_shifter.sv:1]
	Parameter LEVEL bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'level_shifter__parameterized12' (5#1) [C:/Users/mobil/ThesisIncludes/pheap/level_shifter.sv:1]
INFO: [Synth 8-6157] synthesizing module 'levelv2__parameterized13' [C:/Users/mobil/ThesisIncludes/pheap/levelv2.sv:3]
	Parameter LEVEL bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'levelRam__parameterized13' [C:/Users/mobil/ThesisIncludes/pheap/levelRam.sv:3]
	Parameter RAMLEVEL bound to: 16 - type: integer 
	Parameter RAM_WIDTH bound to: 49 - type: integer 
	Parameter RAM_DEPTH bound to: 32768 - type: integer 
	Parameter INIT_FILE bound to: level16.data - type: string 
	Parameter START_LOC bound to: 32767 - type: integer 
	Parameter END_LOC bound to: 65534 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'level16.data'; please make sure the file is added to project and has read permission, ignoring [C:/Users/mobil/ThesisIncludes/pheap/levelRam.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'levelRam__parameterized13' (5#1) [C:/Users/mobil/ThesisIncludes/pheap/levelRam.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'levelv2__parameterized13' (5#1) [C:/Users/mobil/ThesisIncludes/pheap/levelv2.sv:3]
INFO: [Synth 8-6157] synthesizing module 'leq__parameterized13' [C:/Users/mobil/ThesisIncludes/pheap/leq.sv:3]
	Parameter LEVEL bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'leq__parameterized13' (5#1) [C:/Users/mobil/ThesisIncludes/pheap/leq.sv:3]
INFO: [Synth 8-6157] synthesizing module 'level_shifter__parameterized13' [C:/Users/mobil/ThesisIncludes/pheap/level_shifter.sv:1]
	Parameter LEVEL bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'level_shifter__parameterized13' (5#1) [C:/Users/mobil/ThesisIncludes/pheap/level_shifter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'pheap' (6#1) [C:/Users/mobil/ThesisIncludes/pheap/pheap.sv:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1015.059 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1015.059 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1015.059 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-3971] The signal "levelRam:/level_ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "levelRam__parameterized0:/level_ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "levelRam__parameterized1:/level_ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "levelRam__parameterized2:/level_ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "levelRam__parameterized3:/level_ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "levelRam__parameterized4:/level_ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "levelRam__parameterized5:/level_ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "levelRam__parameterized6:/level_ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "levelRam__parameterized7:/level_ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "levelRam__parameterized8:/level_ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "levelRam__parameterized9:/level_ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "levelRam__parameterized10:/level_ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "levelRam__parameterized11:/level_ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "levelRam__parameterized12:/level_ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "levelRam__parameterized13:/level_ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1015.059 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 30    
	   2 Input   15 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 1     
+---Registers : 
	               49 Bit    Registers := 30    
	               32 Bit    Registers := 32    
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 17    
	                1 Bit    Registers := 34    
+---RAMs : 
	            1568K Bit	(32768 X 49 bit)          RAMs := 1     
	             784K Bit	(16384 X 49 bit)          RAMs := 1     
	             392K Bit	(8192 X 49 bit)          RAMs := 1     
	             196K Bit	(4096 X 49 bit)          RAMs := 1     
	              98K Bit	(2048 X 49 bit)          RAMs := 1     
	              49K Bit	(1024 X 49 bit)          RAMs := 1     
	              24K Bit	(512 X 49 bit)          RAMs := 1     
	              12K Bit	(256 X 49 bit)          RAMs := 1     
	               6K Bit	(128 X 49 bit)          RAMs := 1     
	               3K Bit	(64 X 49 bit)          RAMs := 1     
	               1K Bit	(32 X 49 bit)          RAMs := 1     
	              784 Bit	(16 X 49 bit)          RAMs := 1     
	              392 Bit	(8 X 49 bit)          RAMs := 1     
	              196 Bit	(4 X 49 bit)          RAMs := 1     
	               98 Bit	(2 X 49 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   49 Bit        Muxes := 15    
	   3 Input   32 Bit        Muxes := 32    
	   2 Input   32 Bit        Muxes := 185   
	   2 Input   16 Bit        Muxes := 82    
	   3 Input   16 Bit        Muxes := 16    
	   2 Input   15 Bit        Muxes := 9     
	   3 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 9     
	   3 Input   14 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 9     
	   3 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 9     
	   3 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 9     
	   3 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 9     
	   3 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 9     
	   3 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 9     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 9     
	   3 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 9     
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 9     
	   3 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 9     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 9     
	   3 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 17    
	   2 Input    2 Bit        Muxes := 9     
	   2 Input    1 Bit        Muxes := 133   
	   4 Input    1 Bit        Muxes := 19    
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:28 . Memory (MB): peak = 1015.059 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+----------------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                 | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|levelRam:                   | level_ram_reg | 2 x 49(NO_CHANGE)      | W | R | 2 x 49(NO_CHANGE)      | W | R | Port A and B     | 1      | 1      | 
|levelRam__parameterized0:   | level_ram_reg | 4 x 49(NO_CHANGE)      | W | R | 4 x 49(NO_CHANGE)      | W | R | Port A and B     | 1      | 1      | 
|levelRam__parameterized1:   | level_ram_reg | 8 x 49(NO_CHANGE)      | W | R | 8 x 49(NO_CHANGE)      | W | R | Port A and B     | 1      | 1      | 
|levelRam__parameterized2:   | level_ram_reg | 16 x 49(NO_CHANGE)     | W | R | 16 x 49(NO_CHANGE)     | W | R | Port A and B     | 1      | 1      | 
|\genHeap[6].I_LEVEL /U_RAM  | level_ram_reg | 32 x 49(NO_CHANGE)     | W | R | 32 x 49(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|\genHeap[7].I_LEVEL /U_RAM  | level_ram_reg | 64 x 49(NO_CHANGE)     | W | R | 64 x 49(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|\genHeap[8].I_LEVEL /U_RAM  | level_ram_reg | 128 x 49(NO_CHANGE)    | W | R | 128 x 49(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|\genHeap[9].I_LEVEL /U_RAM  | level_ram_reg | 256 x 49(NO_CHANGE)    | W | R | 256 x 49(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|\genHeap[10].I_LEVEL /U_RAM | level_ram_reg | 512 x 49(NO_CHANGE)    | W | R | 512 x 49(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|\genHeap[11].I_LEVEL /U_RAM | level_ram_reg | 1 K x 49(NO_CHANGE)    | W | R | 1 K x 49(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|\genHeap[12].I_LEVEL /U_RAM | level_ram_reg | 2 K x 49(NO_CHANGE)    | W | R | 2 K x 49(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 
|\genHeap[13].I_LEVEL /U_RAM | level_ram_reg | 4 K x 49(NO_CHANGE)    | W | R | 4 K x 49(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 
|\genHeap[14].I_LEVEL /U_RAM | level_ram_reg | 8 K x 49(NO_CHANGE)    | W | R | 8 K x 49(WRITE_FIRST)  |   | R | Port A and B     | 1      | 12     | 
|\genHeap[15].I_LEVEL /U_RAM | level_ram_reg | 16 K x 49(NO_CHANGE)   | W | R | 16 K x 49(WRITE_FIRST) |   | R | Port A and B     | 1      | 24     | 
|\genHeap[16].I_LEVEL /U_RAM | level_ram_reg | 32 K x 49(NO_CHANGE)   | W | R | 32 K x 49(WRITE_FIRST) |   | R | Port A and B     | 0      | 49     | 
+----------------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 1015.059 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+----------------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                 | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|levelRam:                   | level_ram_reg | 2 x 49(NO_CHANGE)      | W | R | 2 x 49(NO_CHANGE)      | W | R | Port A and B     | 1      | 1      | 
|levelRam__parameterized0:   | level_ram_reg | 4 x 49(NO_CHANGE)      | W | R | 4 x 49(NO_CHANGE)      | W | R | Port A and B     | 1      | 1      | 
|levelRam__parameterized1:   | level_ram_reg | 8 x 49(NO_CHANGE)      | W | R | 8 x 49(NO_CHANGE)      | W | R | Port A and B     | 1      | 1      | 
|levelRam__parameterized2:   | level_ram_reg | 16 x 49(NO_CHANGE)     | W | R | 16 x 49(NO_CHANGE)     | W | R | Port A and B     | 1      | 1      | 
|\genHeap[6].I_LEVEL /U_RAM  | level_ram_reg | 32 x 49(NO_CHANGE)     | W | R | 32 x 49(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|\genHeap[7].I_LEVEL /U_RAM  | level_ram_reg | 64 x 49(NO_CHANGE)     | W | R | 64 x 49(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|\genHeap[8].I_LEVEL /U_RAM  | level_ram_reg | 128 x 49(NO_CHANGE)    | W | R | 128 x 49(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|\genHeap[9].I_LEVEL /U_RAM  | level_ram_reg | 256 x 49(NO_CHANGE)    | W | R | 256 x 49(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|\genHeap[10].I_LEVEL /U_RAM | level_ram_reg | 512 x 49(NO_CHANGE)    | W | R | 512 x 49(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|\genHeap[11].I_LEVEL /U_RAM | level_ram_reg | 1 K x 49(NO_CHANGE)    | W | R | 1 K x 49(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|\genHeap[12].I_LEVEL /U_RAM | level_ram_reg | 2 K x 49(NO_CHANGE)    | W | R | 2 K x 49(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 
|\genHeap[13].I_LEVEL /U_RAM | level_ram_reg | 4 K x 49(NO_CHANGE)    | W | R | 4 K x 49(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 
|\genHeap[14].I_LEVEL /U_RAM | level_ram_reg | 8 K x 49(NO_CHANGE)    | W | R | 8 K x 49(WRITE_FIRST)  |   | R | Port A and B     | 1      | 12     | 
|\genHeap[15].I_LEVEL /U_RAM | level_ram_reg | 16 K x 49(NO_CHANGE)   | W | R | 16 K x 49(WRITE_FIRST) |   | R | Port A and B     | 1      | 24     | 
|\genHeap[16].I_LEVEL /U_RAM | level_ram_reg | 32 K x 49(NO_CHANGE)   | W | R | 32 K x 49(WRITE_FIRST) |   | R | Port A and B     | 0      | 49     | 
+----------------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance genHeap[2].I_LEVEL/U_RAM/level_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[2].I_LEVEL/U_RAM/level_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[2].I_LEVEL/U_RAM/level_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[2].I_LEVEL/U_RAM/level_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[3].I_LEVEL/U_RAM/level_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[3].I_LEVEL/U_RAM/level_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[3].I_LEVEL/U_RAM/level_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[3].I_LEVEL/U_RAM/level_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[4].I_LEVEL/U_RAM/level_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[4].I_LEVEL/U_RAM/level_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[4].I_LEVEL/U_RAM/level_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[4].I_LEVEL/U_RAM/level_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[5].I_LEVEL/U_RAM/level_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[5].I_LEVEL/U_RAM/level_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[5].I_LEVEL/U_RAM/level_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[5].I_LEVEL/U_RAM/level_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[6].I_LEVEL/U_RAM/level_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[6].I_LEVEL/U_RAM/level_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[6].I_LEVEL/U_RAM/level_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[6].I_LEVEL/U_RAM/level_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[7].I_LEVEL/U_RAM/level_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[7].I_LEVEL/U_RAM/level_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[7].I_LEVEL/U_RAM/level_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[7].I_LEVEL/U_RAM/level_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[8].I_LEVEL/U_RAM/level_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[8].I_LEVEL/U_RAM/level_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[8].I_LEVEL/U_RAM/level_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[8].I_LEVEL/U_RAM/level_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[9].I_LEVEL/U_RAM/level_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[9].I_LEVEL/U_RAM/level_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[9].I_LEVEL/U_RAM/level_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[9].I_LEVEL/U_RAM/level_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[10].I_LEVEL/U_RAM/level_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[10].I_LEVEL/U_RAM/level_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[10].I_LEVEL/U_RAM/level_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[10].I_LEVEL/U_RAM/level_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[11].I_LEVEL/U_RAM/level_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[11].I_LEVEL/U_RAM/level_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[11].I_LEVEL/U_RAM/level_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[11].I_LEVEL/U_RAM/level_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[12].I_LEVEL/U_RAM/level_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[12].I_LEVEL/U_RAM/level_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[12].I_LEVEL/U_RAM/level_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[12].I_LEVEL/U_RAM/level_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[12].I_LEVEL/U_RAM/level_ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[12].I_LEVEL/U_RAM/level_ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[13].I_LEVEL/U_RAM/level_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[13].I_LEVEL/U_RAM/level_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[13].I_LEVEL/U_RAM/level_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[13].I_LEVEL/U_RAM/level_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[13].I_LEVEL/U_RAM/level_ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[13].I_LEVEL/U_RAM/level_ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[13].I_LEVEL/U_RAM/level_ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[13].I_LEVEL/U_RAM/level_ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[13].I_LEVEL/U_RAM/level_ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[13].I_LEVEL/U_RAM/level_ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[13].I_LEVEL/U_RAM/level_ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[13].I_LEVEL/U_RAM/level_ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[14].I_LEVEL/U_RAM/level_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[14].I_LEVEL/U_RAM/level_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[14].I_LEVEL/U_RAM/level_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[14].I_LEVEL/U_RAM/level_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[14].I_LEVEL/U_RAM/level_ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[14].I_LEVEL/U_RAM/level_ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[14].I_LEVEL/U_RAM/level_ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[14].I_LEVEL/U_RAM/level_ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[14].I_LEVEL/U_RAM/level_ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[14].I_LEVEL/U_RAM/level_ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[14].I_LEVEL/U_RAM/level_ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[14].I_LEVEL/U_RAM/level_ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[14].I_LEVEL/U_RAM/level_ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[14].I_LEVEL/U_RAM/level_ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[14].I_LEVEL/U_RAM/level_ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[14].I_LEVEL/U_RAM/level_ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[14].I_LEVEL/U_RAM/level_ram_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[14].I_LEVEL/U_RAM/level_ram_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[14].I_LEVEL/U_RAM/level_ram_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[14].I_LEVEL/U_RAM/level_ram_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[14].I_LEVEL/U_RAM/level_ram_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[14].I_LEVEL/U_RAM/level_ram_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[14].I_LEVEL/U_RAM/level_ram_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[14].I_LEVEL/U_RAM/level_ram_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[14].I_LEVEL/U_RAM/level_ram_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[14].I_LEVEL/U_RAM/level_ram_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[15].I_LEVEL/U_RAM/level_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[15].I_LEVEL/U_RAM/level_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[15].I_LEVEL/U_RAM/level_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[15].I_LEVEL/U_RAM/level_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[15].I_LEVEL/U_RAM/level_ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[15].I_LEVEL/U_RAM/level_ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[15].I_LEVEL/U_RAM/level_ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[15].I_LEVEL/U_RAM/level_ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[15].I_LEVEL/U_RAM/level_ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[15].I_LEVEL/U_RAM/level_ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[15].I_LEVEL/U_RAM/level_ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[15].I_LEVEL/U_RAM/level_ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[15].I_LEVEL/U_RAM/level_ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[15].I_LEVEL/U_RAM/level_ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[15].I_LEVEL/U_RAM/level_ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genHeap[15].I_LEVEL/U_RAM/level_ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 1015.059 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 1015.059 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 1015.059 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:35 . Memory (MB): peak = 1015.059 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |   304|
|3     |LUT1     |   225|
|4     |LUT2     |  3526|
|5     |LUT3     |   165|
|6     |LUT4     |  1630|
|7     |LUT5     |   143|
|8     |LUT6     |  1799|
|9     |RAMB18E1 |    13|
|10    |RAMB36E1 |   103|
|11    |FDRE     |  1209|
|12    |IBUF     |    37|
|13    |OBUF     |    65|
+------+---------+------+

Report Instance Areas: 
+------+--------------------------+-------------------------------+------+
|      |Instance                  |Module                         |Cells |
+------+--------------------------+-------------------------------+------+
|1     |top                       |                               |  9220|
|2     |  \genHeap[1].I_LEQ       |leq1                           |   225|
|3     |  \genHeap[2].I_LEVEL     |levelv2                        |   201|
|4     |    U_RAM                 |levelRam                       |     2|
|5     |  \genHeap[2].I_LEQ       |leq                            |   304|
|6     |  \genHeap[2].I_SHIFTER   |level_shifter                  |     2|
|7     |  \genHeap[3].I_LEVEL     |levelv2__parameterized0        |   202|
|8     |    U_RAM                 |levelRam__parameterized0       |     2|
|9     |  \genHeap[3].I_LEQ       |leq__parameterized0            |   302|
|10    |  \genHeap[3].I_SHIFTER   |level_shifter__parameterized0  |     4|
|11    |  \genHeap[4].I_LEVEL     |levelv2__parameterized1        |   203|
|12    |    U_RAM                 |levelRam__parameterized1       |     2|
|13    |  \genHeap[4].I_LEQ       |leq__parameterized1            |   304|
|14    |  \genHeap[4].I_SHIFTER   |level_shifter__parameterized1  |     6|
|15    |  \genHeap[5].I_LEVEL     |levelv2__parameterized2        |   204|
|16    |    U_RAM                 |levelRam__parameterized2       |     2|
|17    |  \genHeap[5].I_LEQ       |leq__parameterized2            |   304|
|18    |  \genHeap[5].I_SHIFTER   |level_shifter__parameterized2  |     4|
|19    |  \genHeap[6].I_LEVEL     |levelv2__parameterized3        |   205|
|20    |    U_RAM                 |levelRam__parameterized3       |     2|
|21    |  \genHeap[6].I_LEQ       |leq__parameterized3            |   305|
|22    |  \genHeap[6].I_SHIFTER   |level_shifter__parameterized3  |     5|
|23    |  \genHeap[7].I_LEVEL     |levelv2__parameterized4        |   206|
|24    |    U_RAM                 |levelRam__parameterized4       |     2|
|25    |  \genHeap[7].I_LEQ       |leq__parameterized4            |   307|
|26    |  \genHeap[7].I_SHIFTER   |level_shifter__parameterized4  |     6|
|27    |  \genHeap[8].I_LEVEL     |levelv2__parameterized5        |   207|
|28    |    U_RAM                 |levelRam__parameterized5       |     2|
|29    |  \genHeap[8].I_LEQ       |leq__parameterized5            |   310|
|30    |  \genHeap[8].I_SHIFTER   |level_shifter__parameterized5  |     7|
|31    |  \genHeap[9].I_LEVEL     |levelv2__parameterized6        |   208|
|32    |    U_RAM                 |levelRam__parameterized6       |     2|
|33    |  \genHeap[9].I_LEQ       |leq__parameterized6            |   309|
|34    |  \genHeap[9].I_SHIFTER   |level_shifter__parameterized6  |     8|
|35    |  \genHeap[10].I_LEVEL    |levelv2__parameterized7        |   209|
|36    |    U_RAM                 |levelRam__parameterized7       |     2|
|37    |  \genHeap[10].I_LEQ      |leq__parameterized7            |   310|
|38    |  \genHeap[10].I_SHIFTER  |level_shifter__parameterized7  |     9|
|39    |  \genHeap[11].I_LEVEL    |levelv2__parameterized8        |   210|
|40    |    U_RAM                 |levelRam__parameterized8       |     2|
|41    |  \genHeap[11].I_LEQ      |leq__parameterized8            |   310|
|42    |  \genHeap[11].I_SHIFTER  |level_shifter__parameterized8  |    10|
|43    |  \genHeap[12].I_LEVEL    |levelv2__parameterized9        |   212|
|44    |    U_RAM                 |levelRam__parameterized9       |     3|
|45    |  \genHeap[12].I_LEQ      |leq__parameterized9            |   312|
|46    |  \genHeap[12].I_SHIFTER  |level_shifter__parameterized9  |    11|
|47    |  \genHeap[13].I_LEVEL    |levelv2__parameterized10       |   216|
|48    |    U_RAM                 |levelRam__parameterized10      |     6|
|49    |  \genHeap[13].I_LEQ      |leq__parameterized10           |   315|
|50    |  \genHeap[13].I_SHIFTER  |level_shifter__parameterized10 |    12|
|51    |  \genHeap[14].I_LEVEL    |levelv2__parameterized11       |   224|
|52    |    U_RAM                 |levelRam__parameterized11      |    13|
|53    |  \genHeap[14].I_LEQ      |leq__parameterized11           |   314|
|54    |  \genHeap[14].I_SHIFTER  |level_shifter__parameterized11 |    13|
|55    |  \genHeap[15].I_LEVEL    |levelv2__parameterized12       |   237|
|56    |    U_RAM                 |levelRam__parameterized12      |    25|
|57    |  \genHeap[15].I_LEQ      |leq__parameterized12           |   315|
|58    |  \genHeap[15].I_SHIFTER  |level_shifter__parameterized12 |    14|
|59    |  \genHeap[16].I_LEVEL    |levelv2__parameterized13       |   262|
|60    |    U_RAM                 |levelRam__parameterized13      |    49|
|61    |  \genHeap[16].I_LEQ      |leq__parameterized13           |   151|
|62    |  \genHeap[16].I_SHIFTER  |level_shifter__parameterized13 |    15|
+------+--------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:35 . Memory (MB): peak = 1015.059 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 12 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:35 . Memory (MB): peak = 1015.059 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:35 . Memory (MB): peak = 1015.059 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.212 . Memory (MB): peak = 1015.059 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 420 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1054.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
255 Infos, 5 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1054.992 ; gain = 39.934
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/mobil/ThesisIncludes/pheap/pheapVivado/pheapVivado.runs/synth_1/pheap.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pheap_utilization_synth.rpt -pb pheap_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 18 11:47:48 2021...
