{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603251855156 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603251855160 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 21 11:43:58 2020 " "Processing started: Wed Oct 21 11:43:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603251855160 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603251855160 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ass3 -c Ass3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ass3 -c Ass3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603251855161 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603251857940 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603251857941 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "seven_P.vhd " "Can't analyze file -- file seven_P.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1603251870259 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "seven.vhd " "Can't analyze file -- file seven.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1603251870295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sev_bit_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sev_bit_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sev_bit_ALU-logicfunc " "Found design unit 1: sev_bit_ALU-logicfunc" {  } { { "sev_bit_ALU.vhd" "" { Text "E:/7bit/sev_bit_ALU.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603251871144 ""} { "Info" "ISGN_ENTITY_NAME" "1 sev_bit_ALU " "Found entity 1: sev_bit_ALU" {  } { { "sev_bit_ALU.vhd" "" { Text "E:/7bit/sev_bit_ALU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603251871144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603251871144 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "one_bit_ALU_P.vhd " "Can't analyze file -- file one_bit_ALU_P.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1603251871187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_bit_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file one_bit_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 one_bit_ALU-logicfunc " "Found design unit 1: one_bit_ALU-logicfunc" {  } { { "one_bit_ALU.vhd" "" { Text "E:/7bit/one_bit_ALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603251871254 ""} { "Info" "ISGN_ENTITY_NAME" "1 one_bit_ALU " "Found entity 1: one_bit_ALU" {  } { { "one_bit_ALU.vhd" "" { Text "E:/7bit/one_bit_ALU.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603251871254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603251871254 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mux4to1_P.vhd " "Can't analyze file -- file mux4to1_P.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1603251871302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-behavior " "Found design unit 1: mux4to1-behavior" {  } { { "mux4to1.vhd" "" { Text "E:/7bit/mux4to1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603251871318 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "mux4to1.vhd" "" { Text "E:/7bit/mux4to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603251871318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603251871318 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mux2to1_P.vhd " "Can't analyze file -- file mux2to1_P.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1603251871355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-behavior " "Found design unit 1: mux2to1-behavior" {  } { { "mux2to1.vhd" "" { Text "E:/7bit/mux2to1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603251871439 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.vhd" "" { Text "E:/7bit/mux2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603251871439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603251871439 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "fulladdP.vhd " "Can't analyze file -- file fulladdP.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1603251871482 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "fulladd.vhd " "Can't analyze file -- file fulladd.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1603251871519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_bit_alu_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file one_bit_alu_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 one_bit_ALU_package " "Found design unit 1: one_bit_ALU_package" {  } { { "one_bit_ALU_package.vhd" "" { Text "E:/7bit/one_bit_ALU_package.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603251871589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603251871589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevseg_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file sevseg_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevseg_package " "Found design unit 1: sevseg_package" {  } { { "sevseg_package.vhd" "" { Text "E:/7bit/sevseg_package.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603251871664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603251871664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fulladder_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder_package " "Found design unit 1: fulladder_package" {  } { { "fulladder_package.vhd" "" { Text "E:/7bit/fulladder_package.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603251871741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603251871741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mux4to1_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1_package " "Found design unit 1: mux4to1_package" {  } { { "mux4to1_package.vhd" "" { Text "E:/7bit/mux4to1_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603251871822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603251871822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mux2to1_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1_package " "Found design unit 1: mux2to1_package" {  } { { "mux2to1_package.vhd" "" { Text "E:/7bit/mux2to1_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603251871900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603251871900 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sev_bit_ALU " "Elaborating entity \"sev_bit_ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603251872399 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ignore sev_bit_ALU.vhd(14) " "Verilog HDL or VHDL warning at sev_bit_ALU.vhd(14): object \"ignore\" assigned a value but never read" {  } { { "sev_bit_ALU.vhd" "" { Text "E:/7bit/sev_bit_ALU.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603251872430 "|sev_bit_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_bit_ALU one_bit_ALU:\\G1:0:G2:stage1 " "Elaborating entity \"one_bit_ALU\" for hierarchy \"one_bit_ALU:\\G1:0:G2:stage1\"" {  } { { "sev_bit_ALU.vhd" "\\G1:0:G2:stage1" { Text "E:/7bit/sev_bit_ALU.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603251872632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 one_bit_ALU:\\G1:0:G2:stage1\|mux2to1:mux2_1 " "Elaborating entity \"mux2to1\" for hierarchy \"one_bit_ALU:\\G1:0:G2:stage1\|mux2to1:mux2_1\"" {  } { { "one_bit_ALU.vhd" "mux2_1" { Text "E:/7bit/one_bit_ALU.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603251872687 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fulladder.vhd 2 1 " "Using design file fulladder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-LogicFunc " "Found design unit 1: fulladder-LogicFunc" {  } { { "fulladder.vhd" "" { Text "E:/7bit/fulladder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603251872793 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "E:/7bit/fulladder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603251872793 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1603251872793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder one_bit_ALU:\\G1:0:G2:stage1\|fulladder:add1 " "Elaborating entity \"fulladder\" for hierarchy \"one_bit_ALU:\\G1:0:G2:stage1\|fulladder:add1\"" {  } { { "one_bit_ALU.vhd" "add1" { Text "E:/7bit/one_bit_ALU.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603251872798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 one_bit_ALU:\\G1:0:G2:stage1\|mux4to1:mux4_1 " "Elaborating entity \"mux4to1\" for hierarchy \"one_bit_ALU:\\G1:0:G2:stage1\|mux4to1:mux4_1\"" {  } { { "one_bit_ALU.vhd" "mux4_1" { Text "E:/7bit/one_bit_ALU.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603251872809 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sevseg.vhd 2 1 " "Using design file sevseg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevseg-logicfunc " "Found design unit 1: sevseg-logicfunc" {  } { { "sevseg.vhd" "" { Text "E:/7bit/sevseg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603251873460 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevseg " "Found entity 1: sevseg" {  } { { "sevseg.vhd" "" { Text "E:/7bit/sevseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603251873460 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1603251873460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevseg sevseg:output " "Elaborating entity \"sevseg\" for hierarchy \"sevseg:output\"" {  } { { "sev_bit_ALU.vhd" "output" { Text "E:/7bit/sev_bit_ALU.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603251873482 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1603251874820 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1603251876104 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603251876104 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "76 " "Implemented 76 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1603251876446 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1603251876446 ""} { "Info" "ICUT_CUT_TM_LCELLS" "44 " "Implemented 44 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1603251876446 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1603251876446 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603251876720 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 21 11:44:36 2020 " "Processing ended: Wed Oct 21 11:44:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603251876720 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603251876720 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603251876720 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603251876720 ""}
