<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>rtsxreg.h source code [netbsd/sys/dev/ic/rtsxreg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/ic/rtsxreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>ic</a>/<a href='rtsxreg.h.html'>rtsxreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: rtsxreg.h,v 1.3 2018/04/24 18:34:30 maya Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td><i>/*	$OpenBSD: rtsxreg.h,v 1.3 2013/11/26 20:33:16 deraadt Exp $	*/</i></td></tr>
<tr><th id="3">3</th><td></td></tr>
<tr><th id="4">4</th><td><i>/*</i></td></tr>
<tr><th id="5">5</th><td><i> * Copyright (c) 2006 Uwe Stuehler &lt;uwe@openbsd.org&gt;</i></td></tr>
<tr><th id="6">6</th><td><i> * Copyright (c) 2012 Stefan Sperling &lt;stsp@openbsd.org&gt;</i></td></tr>
<tr><th id="7">7</th><td><i> *</i></td></tr>
<tr><th id="8">8</th><td><i> * Permission to use, copy, modify, and distribute this software for any</i></td></tr>
<tr><th id="9">9</th><td><i> * purpose with or without fee is hereby granted, provided that the above</i></td></tr>
<tr><th id="10">10</th><td><i> * copyright notice and this permission notice appear in all copies.</i></td></tr>
<tr><th id="11">11</th><td><i> *</i></td></tr>
<tr><th id="12">12</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES</i></td></tr>
<tr><th id="13">13</th><td><i> * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF</i></td></tr>
<tr><th id="14">14</th><td><i> * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR</i></td></tr>
<tr><th id="15">15</th><td><i> * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES</i></td></tr>
<tr><th id="16">16</th><td><i> * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN</i></td></tr>
<tr><th id="17">17</th><td><i> * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF</i></td></tr>
<tr><th id="18">18</th><td><i> * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.</i></td></tr>
<tr><th id="19">19</th><td><i> */</i></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><u>#<span data-ppcond="21">ifndef</span> <span class="macro" data-ref="_M/_RTSXREG_H_">_RTSXREG_H_</span></u></td></tr>
<tr><th id="22">22</th><td><u>#define <dfn class="macro" id="_M/_RTSXREG_H_" data-ref="_M/_RTSXREG_H_">_RTSXREG_H_</dfn></u></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><i>/* Host command buffer control register. */</i></td></tr>
<tr><th id="25">25</th><td><u>#define	<dfn class="macro" id="_M/RTSX_HCBAR" data-ref="_M/RTSX_HCBAR">RTSX_HCBAR</dfn>		0x00</u></td></tr>
<tr><th id="26">26</th><td><u>#define	<dfn class="macro" id="_M/RTSX_HCBCTLR" data-ref="_M/RTSX_HCBCTLR">RTSX_HCBCTLR</dfn>		0x04</u></td></tr>
<tr><th id="27">27</th><td><u>#define	<dfn class="macro" id="_M/RTSX_START_CMD" data-ref="_M/RTSX_START_CMD">RTSX_START_CMD</dfn>		(1U &lt;&lt; 31)</u></td></tr>
<tr><th id="28">28</th><td><u>#define	<dfn class="macro" id="_M/RTSX_HW_AUTO_RSP" data-ref="_M/RTSX_HW_AUTO_RSP">RTSX_HW_AUTO_RSP</dfn>	(1U &lt;&lt; 30)</u></td></tr>
<tr><th id="29">29</th><td><u>#define	<dfn class="macro" id="_M/RTSX_STOP_CMD" data-ref="_M/RTSX_STOP_CMD">RTSX_STOP_CMD</dfn>		(1U &lt;&lt; 28)</u></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><i>/* Host data buffer control register. */</i></td></tr>
<tr><th id="32">32</th><td><u>#define	<dfn class="macro" id="_M/RTSX_HDBAR" data-ref="_M/RTSX_HDBAR">RTSX_HDBAR</dfn>		0x08</u></td></tr>
<tr><th id="33">33</th><td><u>#define	<dfn class="macro" id="_M/RTSX_HDBCTLR" data-ref="_M/RTSX_HDBCTLR">RTSX_HDBCTLR</dfn>		0x0C</u></td></tr>
<tr><th id="34">34</th><td><u>#define	<dfn class="macro" id="_M/RTSX_TRIG_DMA" data-ref="_M/RTSX_TRIG_DMA">RTSX_TRIG_DMA</dfn>		(1U &lt;&lt; 31)</u></td></tr>
<tr><th id="35">35</th><td><u>#define	<dfn class="macro" id="_M/RTSX_DMA_READ" data-ref="_M/RTSX_DMA_READ">RTSX_DMA_READ</dfn>		(1U &lt;&lt; 29)</u></td></tr>
<tr><th id="36">36</th><td><u>#define	<dfn class="macro" id="_M/RTSX_STOP_DMA" data-ref="_M/RTSX_STOP_DMA">RTSX_STOP_DMA</dfn>		(1U &lt;&lt; 28)</u></td></tr>
<tr><th id="37">37</th><td><u>#define	<dfn class="macro" id="_M/RTSX_ADMA_MODE" data-ref="_M/RTSX_ADMA_MODE">RTSX_ADMA_MODE</dfn>		(2U &lt;&lt; 26)</u></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><i>/* Interrupt pending register. */</i></td></tr>
<tr><th id="40">40</th><td><u>#define	<dfn class="macro" id="_M/RTSX_BIPR" data-ref="_M/RTSX_BIPR">RTSX_BIPR</dfn>		0x14</u></td></tr>
<tr><th id="41">41</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CMD_DONE_INT" data-ref="_M/RTSX_CMD_DONE_INT">RTSX_CMD_DONE_INT</dfn>	(1U &lt;&lt; 31)</u></td></tr>
<tr><th id="42">42</th><td><u>#define	<dfn class="macro" id="_M/RTSX_DATA_DONE_INT" data-ref="_M/RTSX_DATA_DONE_INT">RTSX_DATA_DONE_INT</dfn>	(1U &lt;&lt; 30)</u></td></tr>
<tr><th id="43">43</th><td><u>#define	<dfn class="macro" id="_M/RTSX_TRANS_OK_INT" data-ref="_M/RTSX_TRANS_OK_INT">RTSX_TRANS_OK_INT</dfn>	(1U &lt;&lt; 29)</u></td></tr>
<tr><th id="44">44</th><td><u>#define	<dfn class="macro" id="_M/RTSX_TRANS_FAIL_INT" data-ref="_M/RTSX_TRANS_FAIL_INT">RTSX_TRANS_FAIL_INT</dfn>	(1U &lt;&lt; 28)</u></td></tr>
<tr><th id="45">45</th><td><u>#define	<dfn class="macro" id="_M/RTSX_XD_INT" data-ref="_M/RTSX_XD_INT">RTSX_XD_INT</dfn>		(1U &lt;&lt; 27)</u></td></tr>
<tr><th id="46">46</th><td><u>#define	<dfn class="macro" id="_M/RTSX_MS_INT" data-ref="_M/RTSX_MS_INT">RTSX_MS_INT</dfn>		(1U &lt;&lt; 26)</u></td></tr>
<tr><th id="47">47</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_INT" data-ref="_M/RTSX_SD_INT">RTSX_SD_INT</dfn>		(1U &lt;&lt; 25)</u></td></tr>
<tr><th id="48">48</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_WRITE_PROTECT" data-ref="_M/RTSX_SD_WRITE_PROTECT">RTSX_SD_WRITE_PROTECT</dfn>	(1U &lt;&lt; 19)</u></td></tr>
<tr><th id="49">49</th><td><u>#define	<dfn class="macro" id="_M/RTSX_XD_EXIST" data-ref="_M/RTSX_XD_EXIST">RTSX_XD_EXIST</dfn>		(1U &lt;&lt; 18)</u></td></tr>
<tr><th id="50">50</th><td><u>#define	<dfn class="macro" id="_M/RTSX_MS_EXIST" data-ref="_M/RTSX_MS_EXIST">RTSX_MS_EXIST</dfn>		(1U &lt;&lt; 17)</u></td></tr>
<tr><th id="51">51</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_EXIST" data-ref="_M/RTSX_SD_EXIST">RTSX_SD_EXIST</dfn>		(1U &lt;&lt; 16)</u></td></tr>
<tr><th id="52">52</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CARD_EXIST" data-ref="_M/RTSX_CARD_EXIST">RTSX_CARD_EXIST</dfn>		(RTSX_XD_EXIST|RTSX_MS_EXIST|RTSX_SD_EXIST)</u></td></tr>
<tr><th id="53">53</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CARD_INT" data-ref="_M/RTSX_CARD_INT">RTSX_CARD_INT</dfn>		(RTSX_XD_INT|RTSX_MS_INT|RTSX_SD_INT)</u></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><i>/* Chip register access. */</i></td></tr>
<tr><th id="56">56</th><td><u>#define	<dfn class="macro" id="_M/RTSX_HAIMR" data-ref="_M/RTSX_HAIMR">RTSX_HAIMR</dfn>		0x10</u></td></tr>
<tr><th id="57">57</th><td><u>#define	<dfn class="macro" id="_M/RTSX_HAIMR_WRITE" data-ref="_M/RTSX_HAIMR_WRITE">RTSX_HAIMR_WRITE</dfn>	0x40000000</u></td></tr>
<tr><th id="58">58</th><td><u>#define	<dfn class="macro" id="_M/RTSX_HAIMR_BUSY" data-ref="_M/RTSX_HAIMR_BUSY">RTSX_HAIMR_BUSY</dfn>		0x80000000</u></td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><i>/* Interrupt enable register. */</i></td></tr>
<tr><th id="61">61</th><td><u>#define	<dfn class="macro" id="_M/RTSX_BIER" data-ref="_M/RTSX_BIER">RTSX_BIER</dfn>		0x18</u></td></tr>
<tr><th id="62">62</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CMD_DONE_INT_EN" data-ref="_M/RTSX_CMD_DONE_INT_EN">RTSX_CMD_DONE_INT_EN</dfn>	(1U &lt;&lt; 31)</u></td></tr>
<tr><th id="63">63</th><td><u>#define	<dfn class="macro" id="_M/RTSX_DATA_DONE_INT_EN" data-ref="_M/RTSX_DATA_DONE_INT_EN">RTSX_DATA_DONE_INT_EN</dfn>	(1U &lt;&lt; 30)</u></td></tr>
<tr><th id="64">64</th><td><u>#define	<dfn class="macro" id="_M/RTSX_TRANS_OK_INT_EN" data-ref="_M/RTSX_TRANS_OK_INT_EN">RTSX_TRANS_OK_INT_EN</dfn>	(1U &lt;&lt; 29)</u></td></tr>
<tr><th id="65">65</th><td><u>#define	<dfn class="macro" id="_M/RTSX_TRANS_FAIL_INT_EN" data-ref="_M/RTSX_TRANS_FAIL_INT_EN">RTSX_TRANS_FAIL_INT_EN</dfn>	(1U &lt;&lt; 28)</u></td></tr>
<tr><th id="66">66</th><td><u>#define	<dfn class="macro" id="_M/RTSX_XD_INT_EN" data-ref="_M/RTSX_XD_INT_EN">RTSX_XD_INT_EN</dfn>		(1U &lt;&lt; 27)</u></td></tr>
<tr><th id="67">67</th><td><u>#define	<dfn class="macro" id="_M/RTSX_MS_INT_EN" data-ref="_M/RTSX_MS_INT_EN">RTSX_MS_INT_EN</dfn>		(1U &lt;&lt; 26)</u></td></tr>
<tr><th id="68">68</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_INT_EN" data-ref="_M/RTSX_SD_INT_EN">RTSX_SD_INT_EN</dfn>		(1U &lt;&lt; 25)</u></td></tr>
<tr><th id="69">69</th><td><u>#define	<dfn class="macro" id="_M/RTSX_GPIO0_INT_EN" data-ref="_M/RTSX_GPIO0_INT_EN">RTSX_GPIO0_INT_EN</dfn>	(1U &lt;&lt; 24)</u></td></tr>
<tr><th id="70">70</th><td><u>#define	<dfn class="macro" id="_M/RTSX_MS_OC_INT_EN" data-ref="_M/RTSX_MS_OC_INT_EN">RTSX_MS_OC_INT_EN</dfn>	(1U &lt;&lt; 23)</u></td></tr>
<tr><th id="71">71</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_OC_INT_EN" data-ref="_M/RTSX_SD_OC_INT_EN">RTSX_SD_OC_INT_EN</dfn>	(1U &lt;&lt; 22)</u></td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><i>/* Power on/off. */</i></td></tr>
<tr><th id="74">74</th><td><u>#define	<dfn class="macro" id="_M/RTSX_FPDCTL" data-ref="_M/RTSX_FPDCTL">RTSX_FPDCTL</dfn>	0xFC00</u></td></tr>
<tr><th id="75">75</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SSC_POWER_DOWN" data-ref="_M/RTSX_SSC_POWER_DOWN">RTSX_SSC_POWER_DOWN</dfn>	0x01</u></td></tr>
<tr><th id="76">76</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_OC_POWER_DOWN" data-ref="_M/RTSX_SD_OC_POWER_DOWN">RTSX_SD_OC_POWER_DOWN</dfn>	0x02</u></td></tr>
<tr><th id="77">77</th><td><u>#define	<dfn class="macro" id="_M/RTSX_MS_OC_POWER_DOWN" data-ref="_M/RTSX_MS_OC_POWER_DOWN">RTSX_MS_OC_POWER_DOWN</dfn>	0x04</u></td></tr>
<tr><th id="78">78</th><td><u>#define	<dfn class="macro" id="_M/RTSX_ALL_POWER_DOWN" data-ref="_M/RTSX_ALL_POWER_DOWN">RTSX_ALL_POWER_DOWN</dfn>	0x07</u></td></tr>
<tr><th id="79">79</th><td><u>#define	<dfn class="macro" id="_M/RTSX_OC_POWER_DOWN" data-ref="_M/RTSX_OC_POWER_DOWN">RTSX_OC_POWER_DOWN</dfn>	0x06</u></td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td><i>/* Card power control register. */</i></td></tr>
<tr><th id="82">82</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CARD_PWR_CTL" data-ref="_M/RTSX_CARD_PWR_CTL">RTSX_CARD_PWR_CTL</dfn>	0xFD50</u></td></tr>
<tr><th id="83">83</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_PWR_ON" data-ref="_M/RTSX_SD_PWR_ON">RTSX_SD_PWR_ON</dfn>		0x00</u></td></tr>
<tr><th id="84">84</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_PARTIAL_PWR_ON" data-ref="_M/RTSX_SD_PARTIAL_PWR_ON">RTSX_SD_PARTIAL_PWR_ON</dfn>	0x01</u></td></tr>
<tr><th id="85">85</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_PWR_OFF" data-ref="_M/RTSX_SD_PWR_OFF">RTSX_SD_PWR_OFF</dfn>		0x03</u></td></tr>
<tr><th id="86">86</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_PWR_MASK" data-ref="_M/RTSX_SD_PWR_MASK">RTSX_SD_PWR_MASK</dfn>	0x03</u></td></tr>
<tr><th id="87">87</th><td><u>#define	<dfn class="macro" id="_M/RTSX_PMOS_STRG_MASK" data-ref="_M/RTSX_PMOS_STRG_MASK">RTSX_PMOS_STRG_MASK</dfn>	0x10</u></td></tr>
<tr><th id="88">88</th><td><u>#define	<dfn class="macro" id="_M/RTSX_PMOS_STRG_400mA" data-ref="_M/RTSX_PMOS_STRG_400mA">RTSX_PMOS_STRG_400mA</dfn>	0x00</u></td></tr>
<tr><th id="89">89</th><td><u>#define	<dfn class="macro" id="_M/RTSX_PMOS_STRG_800mA" data-ref="_M/RTSX_PMOS_STRG_800mA">RTSX_PMOS_STRG_800mA</dfn>	0x10</u></td></tr>
<tr><th id="90">90</th><td><u>#define	<dfn class="macro" id="_M/RTSX_BPP_POWER_MASK" data-ref="_M/RTSX_BPP_POWER_MASK">RTSX_BPP_POWER_MASK</dfn>	0x0F</u></td></tr>
<tr><th id="91">91</th><td><u>#define	<dfn class="macro" id="_M/RTSX_BPP_POWER_OFF" data-ref="_M/RTSX_BPP_POWER_OFF">RTSX_BPP_POWER_OFF</dfn>	0x0F</u></td></tr>
<tr><th id="92">92</th><td><u>#define	<dfn class="macro" id="_M/RTSX_BPP_POWER_5_PERCENT_ON" data-ref="_M/RTSX_BPP_POWER_5_PERCENT_ON">RTSX_BPP_POWER_5_PERCENT_ON</dfn>	0x0E</u></td></tr>
<tr><th id="93">93</th><td><u>#define	<dfn class="macro" id="_M/RTSX_BPP_POWER_10_PERCENT_ON" data-ref="_M/RTSX_BPP_POWER_10_PERCENT_ON">RTSX_BPP_POWER_10_PERCENT_ON</dfn>	0x0C</u></td></tr>
<tr><th id="94">94</th><td><u>#define	<dfn class="macro" id="_M/RTSX_BPP_POWER_15_PERCENT_ON" data-ref="_M/RTSX_BPP_POWER_15_PERCENT_ON">RTSX_BPP_POWER_15_PERCENT_ON</dfn>	0x08</u></td></tr>
<tr><th id="95">95</th><td><u>#define	<dfn class="macro" id="_M/RTSX_BPP_POWER_ON" data-ref="_M/RTSX_BPP_POWER_ON">RTSX_BPP_POWER_ON</dfn>	0x00</u></td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td><u>#define	<dfn class="macro" id="_M/RTSX_MS_PWR_OFF" data-ref="_M/RTSX_MS_PWR_OFF">RTSX_MS_PWR_OFF</dfn>		0x0C</u></td></tr>
<tr><th id="98">98</th><td><u>#define	<dfn class="macro" id="_M/RTSX_MS_PWR_ON" data-ref="_M/RTSX_MS_PWR_ON">RTSX_MS_PWR_ON</dfn>		0x00</u></td></tr>
<tr><th id="99">99</th><td><u>#define	<dfn class="macro" id="_M/RTSX_MS_PARTIAL_PWR_ON" data-ref="_M/RTSX_MS_PARTIAL_PWR_ON">RTSX_MS_PARTIAL_PWR_ON</dfn>	0x04</u></td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/RTSX_RTL8411B_PACKAGE" data-ref="_M/RTSX_RTL8411B_PACKAGE">RTSX_RTL8411B_PACKAGE</dfn>	0xFD51</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/RTSX_RTL8411B_QFN48" data-ref="_M/RTSX_RTL8411B_QFN48">RTSX_RTL8411B_QFN48</dfn>	0x02</u></td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CARD_SHARE_MODE" data-ref="_M/RTSX_CARD_SHARE_MODE">RTSX_CARD_SHARE_MODE</dfn>	0xFD52</u></td></tr>
<tr><th id="105">105</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CARD_SHARE_48_XD" data-ref="_M/RTSX_CARD_SHARE_48_XD">RTSX_CARD_SHARE_48_XD</dfn>	0x02</u></td></tr>
<tr><th id="106">106</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CARD_SHARE_48_SD" data-ref="_M/RTSX_CARD_SHARE_48_SD">RTSX_CARD_SHARE_48_SD</dfn>	0x04</u></td></tr>
<tr><th id="107">107</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CARD_SHARE_48_MS" data-ref="_M/RTSX_CARD_SHARE_48_MS">RTSX_CARD_SHARE_48_MS</dfn>	0x08</u></td></tr>
<tr><th id="108">108</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CARD_DRIVE_SEL" data-ref="_M/RTSX_CARD_DRIVE_SEL">RTSX_CARD_DRIVE_SEL</dfn>	0xFE53</u></td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td><i>/* Card clock. */</i></td></tr>
<tr><th id="111">111</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CARD_CLK_EN" data-ref="_M/RTSX_CARD_CLK_EN">RTSX_CARD_CLK_EN</dfn>	0xFD69</u> </td></tr>
<tr><th id="112">112</th><td><u>#define	<dfn class="macro" id="_M/RTSX_XD_CLK_EN" data-ref="_M/RTSX_XD_CLK_EN">RTSX_XD_CLK_EN</dfn>		0x02</u></td></tr>
<tr><th id="113">113</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_CLK_EN" data-ref="_M/RTSX_SD_CLK_EN">RTSX_SD_CLK_EN</dfn>		0x04</u></td></tr>
<tr><th id="114">114</th><td><u>#define	<dfn class="macro" id="_M/RTSX_MS_CLK_EN" data-ref="_M/RTSX_MS_CLK_EN">RTSX_MS_CLK_EN</dfn>		0x08</u></td></tr>
<tr><th id="115">115</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SPI_CLK_EN" data-ref="_M/RTSX_SPI_CLK_EN">RTSX_SPI_CLK_EN</dfn>		0x10</u></td></tr>
<tr><th id="116">116</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CARD_CLK_EN_ALL" data-ref="_M/RTSX_CARD_CLK_EN_ALL">RTSX_CARD_CLK_EN_ALL</dfn>	\</u></td></tr>
<tr><th id="117">117</th><td><u>    (RTSX_XD_CLK_EN|RTSX_SD_CLK_EN|RTSX_MS_CLK_EN|RTSX_SPI_CLK_EN)</u></td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/RTSX_SDIO_CTRL" data-ref="_M/RTSX_SDIO_CTRL">RTSX_SDIO_CTRL</dfn>		0xFD6B</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/RTSX_SDIO_BUS_CTRL" data-ref="_M/RTSX_SDIO_BUS_CTRL">RTSX_SDIO_BUS_CTRL</dfn>	0x01</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/RTSX_SDIO_CD_CTRL" data-ref="_M/RTSX_SDIO_CD_CTRL">RTSX_SDIO_CD_CTRL</dfn>	0x02</u></td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CARD_PAD_CTL" data-ref="_M/RTSX_CARD_PAD_CTL">RTSX_CARD_PAD_CTL</dfn>	0xFD73</u></td></tr>
<tr><th id="124">124</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CARD_XD_CARD" data-ref="_M/RTSX_CARD_XD_CARD">RTSX_CARD_XD_CARD</dfn>	0x01</u></td></tr>
<tr><th id="125">125</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CARD_SD_CARD" data-ref="_M/RTSX_CARD_SD_CARD">RTSX_CARD_SD_CARD</dfn>	0x02</u></td></tr>
<tr><th id="126">126</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CARD_MS_CARD" data-ref="_M/RTSX_CARD_MS_CARD">RTSX_CARD_MS_CARD</dfn>	0x04</u></td></tr>
<tr><th id="127">127</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CARD_AUTO_DISABLE" data-ref="_M/RTSX_CARD_AUTO_DISABLE">RTSX_CARD_AUTO_DISABLE</dfn>	0x40</u></td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td><i>/* Internal clock. */</i></td></tr>
<tr><th id="130">130</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CLK_CTL" data-ref="_M/RTSX_CLK_CTL">RTSX_CLK_CTL</dfn>		0xFC02</u></td></tr>
<tr><th id="131">131</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CLK_LOW_FREQ" data-ref="_M/RTSX_CLK_LOW_FREQ">RTSX_CLK_LOW_FREQ</dfn>	0x01</u></td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td><i>/* Internal clock divisor values. */</i></td></tr>
<tr><th id="134">134</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CLK_DIV" data-ref="_M/RTSX_CLK_DIV">RTSX_CLK_DIV</dfn>		0xFC03</u></td></tr>
<tr><th id="135">135</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CLK_DIV_1" data-ref="_M/RTSX_CLK_DIV_1">RTSX_CLK_DIV_1</dfn>		0x01</u></td></tr>
<tr><th id="136">136</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CLK_DIV_2" data-ref="_M/RTSX_CLK_DIV_2">RTSX_CLK_DIV_2</dfn>		0x02</u></td></tr>
<tr><th id="137">137</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CLK_DIV_4" data-ref="_M/RTSX_CLK_DIV_4">RTSX_CLK_DIV_4</dfn>		0x03</u></td></tr>
<tr><th id="138">138</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CLK_DIV_8" data-ref="_M/RTSX_CLK_DIV_8">RTSX_CLK_DIV_8</dfn>		0x04</u></td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td><i>/* Internal clock selection. */</i></td></tr>
<tr><th id="141">141</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CLK_SEL" data-ref="_M/RTSX_CLK_SEL">RTSX_CLK_SEL</dfn>	0xFC04</u></td></tr>
<tr><th id="142">142</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SSC_80" data-ref="_M/RTSX_SSC_80">RTSX_SSC_80</dfn>	0</u></td></tr>
<tr><th id="143">143</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SSC_100" data-ref="_M/RTSX_SSC_100">RTSX_SSC_100</dfn>	1</u></td></tr>
<tr><th id="144">144</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SSC_120" data-ref="_M/RTSX_SSC_120">RTSX_SSC_120</dfn>	2</u></td></tr>
<tr><th id="145">145</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SSC_150" data-ref="_M/RTSX_SSC_150">RTSX_SSC_150</dfn>	3</u></td></tr>
<tr><th id="146">146</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SSC_200" data-ref="_M/RTSX_SSC_200">RTSX_SSC_200</dfn>	4</u></td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SSC_DIV_N_0" data-ref="_M/RTSX_SSC_DIV_N_0">RTSX_SSC_DIV_N_0</dfn>	0xFC0F</u></td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SSC_CTL1" data-ref="_M/RTSX_SSC_CTL1">RTSX_SSC_CTL1</dfn>	0xFC11</u></td></tr>
<tr><th id="151">151</th><td><u>#define	<dfn class="macro" id="_M/RTSX_RSTB" data-ref="_M/RTSX_RSTB">RTSX_RSTB</dfn>		0x80</u></td></tr>
<tr><th id="152">152</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SSC_8X_EN" data-ref="_M/RTSX_SSC_8X_EN">RTSX_SSC_8X_EN</dfn>		0x40</u></td></tr>
<tr><th id="153">153</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SSC_FIX_FRAC" data-ref="_M/RTSX_SSC_FIX_FRAC">RTSX_SSC_FIX_FRAC</dfn>	0x20</u></td></tr>
<tr><th id="154">154</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SSC_SEL_1M" data-ref="_M/RTSX_SSC_SEL_1M">RTSX_SSC_SEL_1M</dfn>		0x00</u></td></tr>
<tr><th id="155">155</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SSC_SEL_2M" data-ref="_M/RTSX_SSC_SEL_2M">RTSX_SSC_SEL_2M</dfn>		0x08</u></td></tr>
<tr><th id="156">156</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SSC_SEL_2M" data-ref="_M/RTSX_SSC_SEL_2M">RTSX_SSC_SEL_2M</dfn>		0x08</u></td></tr>
<tr><th id="157">157</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SSC_SEL_4M" data-ref="_M/RTSX_SSC_SEL_4M">RTSX_SSC_SEL_4M</dfn>		0x10</u></td></tr>
<tr><th id="158">158</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SSC_SEL_8M" data-ref="_M/RTSX_SSC_SEL_8M">RTSX_SSC_SEL_8M</dfn>		0x18</u></td></tr>
<tr><th id="159">159</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SSC_CTL2" data-ref="_M/RTSX_SSC_CTL2">RTSX_SSC_CTL2</dfn>	0xFC12</u></td></tr>
<tr><th id="160">160</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SSC_DEPTH_MASK" data-ref="_M/RTSX_SSC_DEPTH_MASK">RTSX_SSC_DEPTH_MASK</dfn>	0x07</u></td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td><i>/* RC oscillator, default is 2M */</i></td></tr>
<tr><th id="163">163</th><td><u>#define	<dfn class="macro" id="_M/RTSX_RCCTL" data-ref="_M/RTSX_RCCTL">RTSX_RCCTL</dfn>		0xFC14</u></td></tr>
<tr><th id="164">164</th><td><u>#define	<dfn class="macro" id="_M/RTSX_RCCTL_F_400K" data-ref="_M/RTSX_RCCTL_F_400K">RTSX_RCCTL_F_400K</dfn>	0x0</u></td></tr>
<tr><th id="165">165</th><td><u>#define	<dfn class="macro" id="_M/RTSX_RCCTL_F_2M" data-ref="_M/RTSX_RCCTL_F_2M">RTSX_RCCTL_F_2M</dfn>		0x1</u></td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td><i>/* RTS5229-only. */</i></td></tr>
<tr><th id="168">168</th><td><u>#define	<dfn class="macro" id="_M/RTSX_OLT_LED_CTL" data-ref="_M/RTSX_OLT_LED_CTL">RTSX_OLT_LED_CTL</dfn>	0xFC1E</u></td></tr>
<tr><th id="169">169</th><td><u>#define	<dfn class="macro" id="_M/RTSX_OLT_LED_PERIOD" data-ref="_M/RTSX_OLT_LED_PERIOD">RTSX_OLT_LED_PERIOD</dfn>	0x02</u></td></tr>
<tr><th id="170">170</th><td><u>#define	<dfn class="macro" id="_M/RTSX_OLT_LED_AUTOBLINK" data-ref="_M/RTSX_OLT_LED_AUTOBLINK">RTSX_OLT_LED_AUTOBLINK</dfn>	0x08</u></td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td><u>#define	<dfn class="macro" id="_M/RTSX_LDO_CTL" data-ref="_M/RTSX_LDO_CTL">RTSX_LDO_CTL</dfn>		0xFC1E</u></td></tr>
<tr><th id="173">173</th><td><u>#define	<dfn class="macro" id="_M/RTSX_BPP_ASIC_3V3" data-ref="_M/RTSX_BPP_ASIC_3V3">RTSX_BPP_ASIC_3V3</dfn>	0x07</u></td></tr>
<tr><th id="174">174</th><td><u>#define	<dfn class="macro" id="_M/RTSX_BPP_ASIC_MASK" data-ref="_M/RTSX_BPP_ASIC_MASK">RTSX_BPP_ASIC_MASK</dfn>	0x07</u></td></tr>
<tr><th id="175">175</th><td><u>#define	<dfn class="macro" id="_M/RTSX_BPP_PAD_3V3" data-ref="_M/RTSX_BPP_PAD_3V3">RTSX_BPP_PAD_3V3</dfn>	0x04</u></td></tr>
<tr><th id="176">176</th><td><u>#define	<dfn class="macro" id="_M/RTSX_BPP_PAD_1V8" data-ref="_M/RTSX_BPP_PAD_1V8">RTSX_BPP_PAD_1V8</dfn>	0x00</u></td></tr>
<tr><th id="177">177</th><td><u>#define	<dfn class="macro" id="_M/RTSX_BPP_PAD_MASK" data-ref="_M/RTSX_BPP_PAD_MASK">RTSX_BPP_PAD_MASK</dfn>	0x04</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/RTSX_BPP_LDO_POWB" data-ref="_M/RTSX_BPP_LDO_POWB">RTSX_BPP_LDO_POWB</dfn>	0x03</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/RTSX_BPP_LDO_ON" data-ref="_M/RTSX_BPP_LDO_ON">RTSX_BPP_LDO_ON</dfn>		0x00</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/RTSX_BPP_LDO_SUSPEND" data-ref="_M/RTSX_BPP_LDO_SUSPEND">RTSX_BPP_LDO_SUSPEND</dfn>	0x02</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/RTSX_BPP_LDO_OFF" data-ref="_M/RTSX_BPP_LDO_OFF">RTSX_BPP_LDO_OFF</dfn>	0x03</u></td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td><u>#define	<dfn class="macro" id="_M/RTSX_GPIO_CTL" data-ref="_M/RTSX_GPIO_CTL">RTSX_GPIO_CTL</dfn>		0xFC1F</u></td></tr>
<tr><th id="184">184</th><td><u>#define	<dfn class="macro" id="_M/RTSX_GPIO_LED_ON" data-ref="_M/RTSX_GPIO_LED_ON">RTSX_GPIO_LED_ON</dfn>	0x02</u></td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td><i>/* Host controller commands. */</i></td></tr>
<tr><th id="187">187</th><td><u>#define	<dfn class="macro" id="_M/RTSX_READ_REG_CMD" data-ref="_M/RTSX_READ_REG_CMD">RTSX_READ_REG_CMD</dfn>	0</u></td></tr>
<tr><th id="188">188</th><td><u>#define	<dfn class="macro" id="_M/RTSX_WRITE_REG_CMD" data-ref="_M/RTSX_WRITE_REG_CMD">RTSX_WRITE_REG_CMD</dfn>	1</u></td></tr>
<tr><th id="189">189</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CHECK_REG_CMD" data-ref="_M/RTSX_CHECK_REG_CMD">RTSX_CHECK_REG_CMD</dfn>	2</u></td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td><u>#define	<dfn class="macro" id="_M/RTSX_OCPCTL" data-ref="_M/RTSX_OCPCTL">RTSX_OCPCTL</dfn>	0xFC15</u></td></tr>
<tr><th id="193">193</th><td><u>#define	<dfn class="macro" id="_M/RTSX_OCPSTAT" data-ref="_M/RTSX_OCPSTAT">RTSX_OCPSTAT</dfn>	0xFC16</u></td></tr>
<tr><th id="194">194</th><td><u>#define	<dfn class="macro" id="_M/RTSX_OCPGLITCH" data-ref="_M/RTSX_OCPGLITCH">RTSX_OCPGLITCH</dfn>	0xFC17</u></td></tr>
<tr><th id="195">195</th><td><u>#define	<dfn class="macro" id="_M/RTSX_OCPPARA1" data-ref="_M/RTSX_OCPPARA1">RTSX_OCPPARA1</dfn>	0xFC18</u></td></tr>
<tr><th id="196">196</th><td><u>#define	<dfn class="macro" id="_M/RTSX_OCPPARA2" data-ref="_M/RTSX_OCPPARA2">RTSX_OCPPARA2</dfn>	0xFC19</u></td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td><i>/* FPGA */</i></td></tr>
<tr><th id="199">199</th><td><u>#define	<dfn class="macro" id="_M/RTSX_FPGA_PULL_CTL" data-ref="_M/RTSX_FPGA_PULL_CTL">RTSX_FPGA_PULL_CTL</dfn>	0xFC1D</u></td></tr>
<tr><th id="200">200</th><td><u>#define	<dfn class="macro" id="_M/RTSX_FPGA_MS_PULL_CTL_BIT" data-ref="_M/RTSX_FPGA_MS_PULL_CTL_BIT">RTSX_FPGA_MS_PULL_CTL_BIT</dfn>	0x10</u></td></tr>
<tr><th id="201">201</th><td><u>#define	<dfn class="macro" id="_M/RTSX_FPGA_SD_PULL_CTL_BIT" data-ref="_M/RTSX_FPGA_SD_PULL_CTL_BIT">RTSX_FPGA_SD_PULL_CTL_BIT</dfn>	0x08</u></td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SYS_VER" data-ref="_M/RTSX_SYS_VER">RTSX_SYS_VER</dfn>		0xFC32</u></td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td><i>/* Clock source configuration register. */</i></td></tr>
<tr><th id="206">206</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CARD_CLK_SOURCE" data-ref="_M/RTSX_CARD_CLK_SOURCE">RTSX_CARD_CLK_SOURCE</dfn>	0xFC2E</u></td></tr>
<tr><th id="207">207</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CRC_FIX_CLK" data-ref="_M/RTSX_CRC_FIX_CLK">RTSX_CRC_FIX_CLK</dfn>	(0x00 &lt;&lt; 0)</u></td></tr>
<tr><th id="208">208</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CRC_VAR_CLK0" data-ref="_M/RTSX_CRC_VAR_CLK0">RTSX_CRC_VAR_CLK0</dfn>	(0x01 &lt;&lt; 0)</u></td></tr>
<tr><th id="209">209</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CRC_VAR_CLK1" data-ref="_M/RTSX_CRC_VAR_CLK1">RTSX_CRC_VAR_CLK1</dfn>	(0x02 &lt;&lt; 0)</u></td></tr>
<tr><th id="210">210</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD30_FIX_CLK" data-ref="_M/RTSX_SD30_FIX_CLK">RTSX_SD30_FIX_CLK</dfn>	(0x00 &lt;&lt; 2)</u></td></tr>
<tr><th id="211">211</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD30_VAR_CLK0" data-ref="_M/RTSX_SD30_VAR_CLK0">RTSX_SD30_VAR_CLK0</dfn>	(0x01 &lt;&lt; 2)</u></td></tr>
<tr><th id="212">212</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD30_VAR_CLK1" data-ref="_M/RTSX_SD30_VAR_CLK1">RTSX_SD30_VAR_CLK1</dfn>	(0x02 &lt;&lt; 2)</u></td></tr>
<tr><th id="213">213</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SAMPLE_FIX_CLK" data-ref="_M/RTSX_SAMPLE_FIX_CLK">RTSX_SAMPLE_FIX_CLK</dfn>	(0x00 &lt;&lt; 4)</u></td></tr>
<tr><th id="214">214</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SAMPLE_VAR_CLK0" data-ref="_M/RTSX_SAMPLE_VAR_CLK0">RTSX_SAMPLE_VAR_CLK0</dfn>	(0x01 &lt;&lt; 4)</u></td></tr>
<tr><th id="215">215</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SAMPLE_VAR_CLK1" data-ref="_M/RTSX_SAMPLE_VAR_CLK1">RTSX_SAMPLE_VAR_CLK1</dfn>	(0x02 &lt;&lt; 4)</u></td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td><i>/* ASIC */</i></td></tr>
<tr><th id="219">219</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CARD_PULL_CTL1" data-ref="_M/RTSX_CARD_PULL_CTL1">RTSX_CARD_PULL_CTL1</dfn>	0xFD60</u></td></tr>
<tr><th id="220">220</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CARD_PULL_CTL2" data-ref="_M/RTSX_CARD_PULL_CTL2">RTSX_CARD_PULL_CTL2</dfn>	0xFD61</u></td></tr>
<tr><th id="221">221</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CARD_PULL_CTL3" data-ref="_M/RTSX_CARD_PULL_CTL3">RTSX_CARD_PULL_CTL3</dfn>	0xFD62</u></td></tr>
<tr><th id="222">222</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CARD_PULL_CTL4" data-ref="_M/RTSX_CARD_PULL_CTL4">RTSX_CARD_PULL_CTL4</dfn>	0xFD63</u></td></tr>
<tr><th id="223">223</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CARD_PULL_CTL5" data-ref="_M/RTSX_CARD_PULL_CTL5">RTSX_CARD_PULL_CTL5</dfn>	0xFD64</u></td></tr>
<tr><th id="224">224</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CARD_PULL_CTL6" data-ref="_M/RTSX_CARD_PULL_CTL6">RTSX_CARD_PULL_CTL6</dfn>	0xFD65</u></td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td><u>#define	<dfn class="macro" id="_M/RTSX_PULL_CTL_DISABLE12" data-ref="_M/RTSX_PULL_CTL_DISABLE12">RTSX_PULL_CTL_DISABLE12</dfn>		0x55</u></td></tr>
<tr><th id="227">227</th><td><u>#define	<dfn class="macro" id="_M/RTSX_PULL_CTL_DISABLE3" data-ref="_M/RTSX_PULL_CTL_DISABLE3">RTSX_PULL_CTL_DISABLE3</dfn>		0xD5</u></td></tr>
<tr><th id="228">228</th><td><u>#define	<dfn class="macro" id="_M/RTSX_PULL_CTL_DISABLE3_TYPE_C" data-ref="_M/RTSX_PULL_CTL_DISABLE3_TYPE_C">RTSX_PULL_CTL_DISABLE3_TYPE_C</dfn>	0xE5</u></td></tr>
<tr><th id="229">229</th><td><u>#define	<dfn class="macro" id="_M/RTSX_PULL_CTL_ENABLE12" data-ref="_M/RTSX_PULL_CTL_ENABLE12">RTSX_PULL_CTL_ENABLE12</dfn>		0xAA</u></td></tr>
<tr><th id="230">230</th><td><u>#define	<dfn class="macro" id="_M/RTSX_PULL_CTL_ENABLE3" data-ref="_M/RTSX_PULL_CTL_ENABLE3">RTSX_PULL_CTL_ENABLE3</dfn>		0xE9</u></td></tr>
<tr><th id="231">231</th><td><u>#define	<dfn class="macro" id="_M/RTSX_PULL_CTL_ENABLE3_TYPE_C" data-ref="_M/RTSX_PULL_CTL_ENABLE3_TYPE_C">RTSX_PULL_CTL_ENABLE3_TYPE_C</dfn>	0xD9</u></td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td><i>/* SD configuration register 1 (clock divider, bus mode and width). */</i></td></tr>
<tr><th id="234">234</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_CFG1" data-ref="_M/RTSX_SD_CFG1">RTSX_SD_CFG1</dfn>		0xFDA0</u></td></tr>
<tr><th id="235">235</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CLK_DIVIDE_0" data-ref="_M/RTSX_CLK_DIVIDE_0">RTSX_CLK_DIVIDE_0</dfn>	0x00</u></td></tr>
<tr><th id="236">236</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CLK_DIVIDE_128" data-ref="_M/RTSX_CLK_DIVIDE_128">RTSX_CLK_DIVIDE_128</dfn>	0x80</u></td></tr>
<tr><th id="237">237</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CLK_DIVIDE_256" data-ref="_M/RTSX_CLK_DIVIDE_256">RTSX_CLK_DIVIDE_256</dfn>	0xC0</u></td></tr>
<tr><th id="238">238</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CLK_DIVIDE_MASK" data-ref="_M/RTSX_CLK_DIVIDE_MASK">RTSX_CLK_DIVIDE_MASK</dfn>	0xC0</u></td></tr>
<tr><th id="239">239</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD20_MODE" data-ref="_M/RTSX_SD20_MODE">RTSX_SD20_MODE</dfn>		0x00</u></td></tr>
<tr><th id="240">240</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SDDDR_MODE" data-ref="_M/RTSX_SDDDR_MODE">RTSX_SDDDR_MODE</dfn>		0x04</u></td></tr>
<tr><th id="241">241</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD30_MODE" data-ref="_M/RTSX_SD30_MODE">RTSX_SD30_MODE</dfn>		0x08</u></td></tr>
<tr><th id="242">242</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_MODE_MASK" data-ref="_M/RTSX_SD_MODE_MASK">RTSX_SD_MODE_MASK</dfn>	0x0C</u></td></tr>
<tr><th id="243">243</th><td><u>#define	<dfn class="macro" id="_M/RTSX_BUS_WIDTH_1" data-ref="_M/RTSX_BUS_WIDTH_1">RTSX_BUS_WIDTH_1</dfn>	0x00</u></td></tr>
<tr><th id="244">244</th><td><u>#define	<dfn class="macro" id="_M/RTSX_BUS_WIDTH_4" data-ref="_M/RTSX_BUS_WIDTH_4">RTSX_BUS_WIDTH_4</dfn>	0x01</u></td></tr>
<tr><th id="245">245</th><td><u>#define	<dfn class="macro" id="_M/RTSX_BUS_WIDTH_8" data-ref="_M/RTSX_BUS_WIDTH_8">RTSX_BUS_WIDTH_8</dfn>	0x02</u></td></tr>
<tr><th id="246">246</th><td><u>#define	<dfn class="macro" id="_M/RTSX_BUS_WIDTH_MASK" data-ref="_M/RTSX_BUS_WIDTH_MASK">RTSX_BUS_WIDTH_MASK</dfn>	0x03</u></td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td><i>/* SD configuration register 2 (SD command response flags). */</i></td></tr>
<tr><th id="249">249</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_CFG2" data-ref="_M/RTSX_SD_CFG2">RTSX_SD_CFG2</dfn>		0xFDA1</u></td></tr>
<tr><th id="250">250</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_CALCULATE_CRC7" data-ref="_M/RTSX_SD_CALCULATE_CRC7">RTSX_SD_CALCULATE_CRC7</dfn>		0x00</u></td></tr>
<tr><th id="251">251</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_NO_CALCULATE_CRC7" data-ref="_M/RTSX_SD_NO_CALCULATE_CRC7">RTSX_SD_NO_CALCULATE_CRC7</dfn>	0x80</u></td></tr>
<tr><th id="252">252</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_CHECK_CRC16" data-ref="_M/RTSX_SD_CHECK_CRC16">RTSX_SD_CHECK_CRC16</dfn>		0x00</u></td></tr>
<tr><th id="253">253</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_NO_CHECK_CRC16" data-ref="_M/RTSX_SD_NO_CHECK_CRC16">RTSX_SD_NO_CHECK_CRC16</dfn>		0x40</u></td></tr>
<tr><th id="254">254</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_NO_CHECK_WAIT_CRC_TO" data-ref="_M/RTSX_SD_NO_CHECK_WAIT_CRC_TO">RTSX_SD_NO_CHECK_WAIT_CRC_TO</dfn>	0x20</u></td></tr>
<tr><th id="255">255</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_WAIT_BUSY_END" data-ref="_M/RTSX_SD_WAIT_BUSY_END">RTSX_SD_WAIT_BUSY_END</dfn>		0x08</u></td></tr>
<tr><th id="256">256</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_NO_WAIT_BUSY_END" data-ref="_M/RTSX_SD_NO_WAIT_BUSY_END">RTSX_SD_NO_WAIT_BUSY_END</dfn>	0x00</u></td></tr>
<tr><th id="257">257</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_CHECK_CRC7" data-ref="_M/RTSX_SD_CHECK_CRC7">RTSX_SD_CHECK_CRC7</dfn>		0x00</u></td></tr>
<tr><th id="258">258</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_NO_CHECK_CRC7" data-ref="_M/RTSX_SD_NO_CHECK_CRC7">RTSX_SD_NO_CHECK_CRC7</dfn>		0x04</u></td></tr>
<tr><th id="259">259</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_RSP_LEN_0" data-ref="_M/RTSX_SD_RSP_LEN_0">RTSX_SD_RSP_LEN_0</dfn>		0x00</u></td></tr>
<tr><th id="260">260</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_RSP_LEN_6" data-ref="_M/RTSX_SD_RSP_LEN_6">RTSX_SD_RSP_LEN_6</dfn>		0x01</u></td></tr>
<tr><th id="261">261</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_RSP_LEN_17" data-ref="_M/RTSX_SD_RSP_LEN_17">RTSX_SD_RSP_LEN_17</dfn>		0x02</u></td></tr>
<tr><th id="262">262</th><td><i>/* SD command response types. */</i></td></tr>
<tr><th id="263">263</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_RSP_TYPE_R0" data-ref="_M/RTSX_SD_RSP_TYPE_R0">RTSX_SD_RSP_TYPE_R0</dfn>	0x04</u></td></tr>
<tr><th id="264">264</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_RSP_TYPE_R1" data-ref="_M/RTSX_SD_RSP_TYPE_R1">RTSX_SD_RSP_TYPE_R1</dfn>	0x01</u></td></tr>
<tr><th id="265">265</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_RSP_TYPE_R1B" data-ref="_M/RTSX_SD_RSP_TYPE_R1B">RTSX_SD_RSP_TYPE_R1B</dfn>	0x09</u></td></tr>
<tr><th id="266">266</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_RSP_TYPE_R2" data-ref="_M/RTSX_SD_RSP_TYPE_R2">RTSX_SD_RSP_TYPE_R2</dfn>	0x02</u></td></tr>
<tr><th id="267">267</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_RSP_TYPE_R3" data-ref="_M/RTSX_SD_RSP_TYPE_R3">RTSX_SD_RSP_TYPE_R3</dfn>	0x05</u></td></tr>
<tr><th id="268">268</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_RSP_TYPE_R4" data-ref="_M/RTSX_SD_RSP_TYPE_R4">RTSX_SD_RSP_TYPE_R4</dfn>	0x05</u></td></tr>
<tr><th id="269">269</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_RSP_TYPE_R5" data-ref="_M/RTSX_SD_RSP_TYPE_R5">RTSX_SD_RSP_TYPE_R5</dfn>	0x01</u></td></tr>
<tr><th id="270">270</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_RSP_TYPE_R6" data-ref="_M/RTSX_SD_RSP_TYPE_R6">RTSX_SD_RSP_TYPE_R6</dfn>	0x01</u></td></tr>
<tr><th id="271">271</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_RSP_TYPE_R7" data-ref="_M/RTSX_SD_RSP_TYPE_R7">RTSX_SD_RSP_TYPE_R7</dfn>	0x01</u></td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_STAT1" data-ref="_M/RTSX_SD_STAT1">RTSX_SD_STAT1</dfn>		0xFDA3</u></td></tr>
<tr><th id="274">274</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_CRC7_ERR" data-ref="_M/RTSX_SD_CRC7_ERR">RTSX_SD_CRC7_ERR</dfn>			0x80</u></td></tr>
<tr><th id="275">275</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_CRC16_ERR" data-ref="_M/RTSX_SD_CRC16_ERR">RTSX_SD_CRC16_ERR</dfn>			0x40</u></td></tr>
<tr><th id="276">276</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_CRC_WRITE_ERR" data-ref="_M/RTSX_SD_CRC_WRITE_ERR">RTSX_SD_CRC_WRITE_ERR</dfn>			0x20</u></td></tr>
<tr><th id="277">277</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_CRC_WRITE_ERR_MASK" data-ref="_M/RTSX_SD_CRC_WRITE_ERR_MASK">RTSX_SD_CRC_WRITE_ERR_MASK</dfn>	    	0x1C</u></td></tr>
<tr><th id="278">278</th><td><u>#define	<dfn class="macro" id="_M/RTSX_GET_CRC_TIME_OUT" data-ref="_M/RTSX_GET_CRC_TIME_OUT">RTSX_GET_CRC_TIME_OUT</dfn>			0x02</u></td></tr>
<tr><th id="279">279</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_TUNING_COMPARE_ERR" data-ref="_M/RTSX_SD_TUNING_COMPARE_ERR">RTSX_SD_TUNING_COMPARE_ERR</dfn>		0x01</u></td></tr>
<tr><th id="280">280</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_STAT2" data-ref="_M/RTSX_SD_STAT2">RTSX_SD_STAT2</dfn>		0xFDA4</u></td></tr>
<tr><th id="281">281</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_RSP_80CLK_TIMEOUT" data-ref="_M/RTSX_SD_RSP_80CLK_TIMEOUT">RTSX_SD_RSP_80CLK_TIMEOUT</dfn>	0x01</u></td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_CRC_ERR" data-ref="_M/RTSX_SD_CRC_ERR">RTSX_SD_CRC_ERR</dfn>	(RTSX_SD_CRC7_ERR|RTSX_SD_CRC16_ERR|RTSX_SD_CRC_WRITE_ERR)</u></td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td><i>/* SD bus status register. */</i></td></tr>
<tr><th id="286">286</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_BUS_STAT" data-ref="_M/RTSX_SD_BUS_STAT">RTSX_SD_BUS_STAT</dfn>	0xFDA5</u></td></tr>
<tr><th id="287">287</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_CLK_TOGGLE_EN" data-ref="_M/RTSX_SD_CLK_TOGGLE_EN">RTSX_SD_CLK_TOGGLE_EN</dfn>	0x80</u></td></tr>
<tr><th id="288">288</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_CLK_FORCE_STOP" data-ref="_M/RTSX_SD_CLK_FORCE_STOP">RTSX_SD_CLK_FORCE_STOP</dfn>	0x40</u></td></tr>
<tr><th id="289">289</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_DAT3_STATUS" data-ref="_M/RTSX_SD_DAT3_STATUS">RTSX_SD_DAT3_STATUS</dfn>	0x10</u></td></tr>
<tr><th id="290">290</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_DAT2_STATUS" data-ref="_M/RTSX_SD_DAT2_STATUS">RTSX_SD_DAT2_STATUS</dfn>	0x08</u></td></tr>
<tr><th id="291">291</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_DAT1_STATUS" data-ref="_M/RTSX_SD_DAT1_STATUS">RTSX_SD_DAT1_STATUS</dfn>	0x04</u></td></tr>
<tr><th id="292">292</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_DAT0_STATUS" data-ref="_M/RTSX_SD_DAT0_STATUS">RTSX_SD_DAT0_STATUS</dfn>	0x02</u></td></tr>
<tr><th id="293">293</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_CMD_STATUS" data-ref="_M/RTSX_SD_CMD_STATUS">RTSX_SD_CMD_STATUS</dfn>	0x01</u></td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_PAD_CTL" data-ref="_M/RTSX_SD_PAD_CTL">RTSX_SD_PAD_CTL</dfn>		0xFDA6</u></td></tr>
<tr><th id="296">296</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_IO_USING_1V8" data-ref="_M/RTSX_SD_IO_USING_1V8">RTSX_SD_IO_USING_1V8</dfn>	0x80</u></td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td><i>/* Sample point control register. */</i></td></tr>
<tr><th id="299">299</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_SAMPLE_POINT_CTL" data-ref="_M/RTSX_SD_SAMPLE_POINT_CTL">RTSX_SD_SAMPLE_POINT_CTL</dfn>	0xFDA7</u></td></tr>
<tr><th id="300">300</th><td><u>#define	<dfn class="macro" id="_M/RTSX_DDR_FIX_RX_DAT" data-ref="_M/RTSX_DDR_FIX_RX_DAT">RTSX_DDR_FIX_RX_DAT</dfn>                  0x00</u></td></tr>
<tr><th id="301">301</th><td><u>#define	<dfn class="macro" id="_M/RTSX_DDR_VAR_RX_DAT" data-ref="_M/RTSX_DDR_VAR_RX_DAT">RTSX_DDR_VAR_RX_DAT</dfn>                  0x80</u></td></tr>
<tr><th id="302">302</th><td><u>#define	<dfn class="macro" id="_M/RTSX_DDR_FIX_RX_DAT_EDGE" data-ref="_M/RTSX_DDR_FIX_RX_DAT_EDGE">RTSX_DDR_FIX_RX_DAT_EDGE</dfn>             0x00</u></td></tr>
<tr><th id="303">303</th><td><u>#define	<dfn class="macro" id="_M/RTSX_DDR_FIX_RX_DAT_14_DELAY" data-ref="_M/RTSX_DDR_FIX_RX_DAT_14_DELAY">RTSX_DDR_FIX_RX_DAT_14_DELAY</dfn>         0x40</u></td></tr>
<tr><th id="304">304</th><td><u>#define	<dfn class="macro" id="_M/RTSX_DDR_FIX_RX_CMD" data-ref="_M/RTSX_DDR_FIX_RX_CMD">RTSX_DDR_FIX_RX_CMD</dfn>                  0x00</u></td></tr>
<tr><th id="305">305</th><td><u>#define	<dfn class="macro" id="_M/RTSX_DDR_VAR_RX_CMD" data-ref="_M/RTSX_DDR_VAR_RX_CMD">RTSX_DDR_VAR_RX_CMD</dfn>                  0x20</u></td></tr>
<tr><th id="306">306</th><td><u>#define	<dfn class="macro" id="_M/RTSX_DDR_FIX_RX_CMD_POS_EDGE" data-ref="_M/RTSX_DDR_FIX_RX_CMD_POS_EDGE">RTSX_DDR_FIX_RX_CMD_POS_EDGE</dfn>         0x00</u></td></tr>
<tr><th id="307">307</th><td><u>#define	<dfn class="macro" id="_M/RTSX_DDR_FIX_RX_CMD_14_DELAY" data-ref="_M/RTSX_DDR_FIX_RX_CMD_14_DELAY">RTSX_DDR_FIX_RX_CMD_14_DELAY</dfn>         0x10</u></td></tr>
<tr><th id="308">308</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD20_RX_POS_EDGE" data-ref="_M/RTSX_SD20_RX_POS_EDGE">RTSX_SD20_RX_POS_EDGE</dfn>                0x00</u></td></tr>
<tr><th id="309">309</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD20_RX_14_DELAY" data-ref="_M/RTSX_SD20_RX_14_DELAY">RTSX_SD20_RX_14_DELAY</dfn>                0x08</u></td></tr>
<tr><th id="310">310</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD20_RX_SEL_MASK" data-ref="_M/RTSX_SD20_RX_SEL_MASK">RTSX_SD20_RX_SEL_MASK</dfn>                0x08</u></td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_PUSH_POINT_CTL" data-ref="_M/RTSX_SD_PUSH_POINT_CTL">RTSX_SD_PUSH_POINT_CTL</dfn>	0xFDA8</u></td></tr>
<tr><th id="313">313</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD20_TX_NEG_EDGE" data-ref="_M/RTSX_SD20_TX_NEG_EDGE">RTSX_SD20_TX_NEG_EDGE</dfn>	0x00</u></td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_CMD0" data-ref="_M/RTSX_SD_CMD0">RTSX_SD_CMD0</dfn>		0xFDA9</u></td></tr>
<tr><th id="316">316</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_CMD1" data-ref="_M/RTSX_SD_CMD1">RTSX_SD_CMD1</dfn>		0xFDAA</u></td></tr>
<tr><th id="317">317</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_CMD2" data-ref="_M/RTSX_SD_CMD2">RTSX_SD_CMD2</dfn>		0xFDAB</u></td></tr>
<tr><th id="318">318</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_CMD3" data-ref="_M/RTSX_SD_CMD3">RTSX_SD_CMD3</dfn>		0xFDAC</u></td></tr>
<tr><th id="319">319</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_CMD4" data-ref="_M/RTSX_SD_CMD4">RTSX_SD_CMD4</dfn>		0xFDAD</u></td></tr>
<tr><th id="320">320</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_CMD5" data-ref="_M/RTSX_SD_CMD5">RTSX_SD_CMD5</dfn>		0xFDAE</u></td></tr>
<tr><th id="321">321</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_BYTE_CNT_L" data-ref="_M/RTSX_SD_BYTE_CNT_L">RTSX_SD_BYTE_CNT_L</dfn>	0xFDAF</u></td></tr>
<tr><th id="322">322</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_BYTE_CNT_H" data-ref="_M/RTSX_SD_BYTE_CNT_H">RTSX_SD_BYTE_CNT_H</dfn>	0xFDB0</u></td></tr>
<tr><th id="323">323</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_BLOCK_CNT_L" data-ref="_M/RTSX_SD_BLOCK_CNT_L">RTSX_SD_BLOCK_CNT_L</dfn>	0xFDB1</u></td></tr>
<tr><th id="324">324</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_BLOCK_CNT_H" data-ref="_M/RTSX_SD_BLOCK_CNT_H">RTSX_SD_BLOCK_CNT_H</dfn>	0xFDB2</u></td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td><i>/*</i></td></tr>
<tr><th id="327">327</th><td><i> * Transfer modes.</i></td></tr>
<tr><th id="328">328</th><td><i> */</i></td></tr>
<tr><th id="329">329</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_TRANSFER" data-ref="_M/RTSX_SD_TRANSFER">RTSX_SD_TRANSFER</dfn>	0xFDB3</u></td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td><i>/* Write one or two bytes from SD_CMD2 and SD_CMD3 to the card. */</i></td></tr>
<tr><th id="332">332</th><td><u>#define	<dfn class="macro" id="_M/RTSX_TM_NORMAL_WRITE" data-ref="_M/RTSX_TM_NORMAL_WRITE">RTSX_TM_NORMAL_WRITE</dfn>	0x00</u></td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td><i>/* Write (SD_BYTE_CNT * SD_BLOCK_COUNTS) bytes from ring buffer to card. */</i></td></tr>
<tr><th id="335">335</th><td><u>#define	<dfn class="macro" id="_M/RTSX_TM_AUTO_WRITE3" data-ref="_M/RTSX_TM_AUTO_WRITE3">RTSX_TM_AUTO_WRITE3</dfn>	0x01</u></td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td><i>/* Like AUTO_WRITE3, plus automatically send CMD 12 when done.</i></td></tr>
<tr><th id="338">338</th><td><i> * The response to CMD 12 is written to SD_CMD{0,1,2,3,4}. */</i> </td></tr>
<tr><th id="339">339</th><td><u>#define	<dfn class="macro" id="_M/RTSX_TM_AUTO_WRITE4" data-ref="_M/RTSX_TM_AUTO_WRITE4">RTSX_TM_AUTO_WRITE4</dfn>	0x02</u></td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td><i>/* Read (SD_BYTE_CNT * SD_BLOCK_CNT) bytes from card into ring buffer. */</i></td></tr>
<tr><th id="342">342</th><td><u>#define	<dfn class="macro" id="_M/RTSX_TM_AUTO_READ3" data-ref="_M/RTSX_TM_AUTO_READ3">RTSX_TM_AUTO_READ3</dfn>	0x05</u></td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td><i>/* Like AUTO_READ3, plus automatically send CMD 12 when done.</i></td></tr>
<tr><th id="345">345</th><td><i> * The response to CMD 12 is written to SD_CMD{0,1,2,3,4}. */</i> </td></tr>
<tr><th id="346">346</th><td><u>#define	<dfn class="macro" id="_M/RTSX_TM_AUTO_READ4" data-ref="_M/RTSX_TM_AUTO_READ4">RTSX_TM_AUTO_READ4</dfn>	0x06</u></td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td><i>/* Send an SD command described in SD_CMD{0,1,2,3,4} to the card and put</i></td></tr>
<tr><th id="349">349</th><td><i> * the response into SD_CMD{0,1,2,3,4}. Long responses (17 byte) are put</i></td></tr>
<tr><th id="350">350</th><td><i> * into ping-pong buffer 2 instead. */</i></td></tr>
<tr><th id="351">351</th><td><u>#define	<dfn class="macro" id="_M/RTSX_TM_CMD_RSP" data-ref="_M/RTSX_TM_CMD_RSP">RTSX_TM_CMD_RSP</dfn>		0x08</u></td></tr>
<tr><th id="352">352</th><td></td></tr>
<tr><th id="353">353</th><td><i>/* Send write command, get response from the card, write data from ring</i></td></tr>
<tr><th id="354">354</th><td><i> * buffer to card, and send CMD 12 when done.</i></td></tr>
<tr><th id="355">355</th><td><i> * The response to CMD 12 is written to SD_CMD{0,1,2,3,4}. */</i> </td></tr>
<tr><th id="356">356</th><td><u>#define	<dfn class="macro" id="_M/RTSX_TM_AUTO_WRITE1" data-ref="_M/RTSX_TM_AUTO_WRITE1">RTSX_TM_AUTO_WRITE1</dfn>	0x09</u></td></tr>
<tr><th id="357">357</th><td></td></tr>
<tr><th id="358">358</th><td><i>/* Like AUTO_WRITE1 except no CMD 12 is sent. */</i></td></tr>
<tr><th id="359">359</th><td><u>#define	<dfn class="macro" id="_M/RTSX_TM_AUTO_WRITE2" data-ref="_M/RTSX_TM_AUTO_WRITE2">RTSX_TM_AUTO_WRITE2</dfn>	0x0A</u></td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td><i>/* Send read command, read up to 512 bytes (SD_BYTE_CNT * SD_BLOCK_CNT)</i></td></tr>
<tr><th id="362">362</th><td><i> * from the card into the ring buffer or ping-pong buffer 2. */</i></td></tr>
<tr><th id="363">363</th><td><u>#define	<dfn class="macro" id="_M/RTSX_TM_NORMAL_READ" data-ref="_M/RTSX_TM_NORMAL_READ">RTSX_TM_NORMAL_READ</dfn>	0x0C</u></td></tr>
<tr><th id="364">364</th><td></td></tr>
<tr><th id="365">365</th><td><i>/* Same as WRITE1, except data is read from the card to the ring buffer. */</i></td></tr>
<tr><th id="366">366</th><td><u>#define	<dfn class="macro" id="_M/RTSX_TM_AUTO_READ1" data-ref="_M/RTSX_TM_AUTO_READ1">RTSX_TM_AUTO_READ1</dfn>	0x0D</u></td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td><i>/* Same as WRITE2, except data is read from the card to the ring buffer. */</i></td></tr>
<tr><th id="369">369</th><td><u>#define	<dfn class="macro" id="_M/RTSX_TM_AUTO_READ2" data-ref="_M/RTSX_TM_AUTO_READ2">RTSX_TM_AUTO_READ2</dfn>	0x0E</u></td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td><i>/* Send CMD 19 and receive response and tuning pattern from card and</i></td></tr>
<tr><th id="372">372</th><td><i> * report the result. */</i></td></tr>
<tr><th id="373">373</th><td><u>#define	<dfn class="macro" id="_M/RTSX_TM_AUTO_TUNING" data-ref="_M/RTSX_TM_AUTO_TUNING">RTSX_TM_AUTO_TUNING</dfn>	0x0F</u></td></tr>
<tr><th id="374">374</th><td></td></tr>
<tr><th id="375">375</th><td><i>/* transfer control */</i></td></tr>
<tr><th id="376">376</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_TRANSFER_START" data-ref="_M/RTSX_SD_TRANSFER_START">RTSX_SD_TRANSFER_START</dfn>	0x80</u></td></tr>
<tr><th id="377">377</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_TRANSFER_END" data-ref="_M/RTSX_SD_TRANSFER_END">RTSX_SD_TRANSFER_END</dfn>	0x40</u></td></tr>
<tr><th id="378">378</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_STAT_IDLE" data-ref="_M/RTSX_SD_STAT_IDLE">RTSX_SD_STAT_IDLE</dfn>	0x20</u></td></tr>
<tr><th id="379">379</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_TRANSFER_ERR" data-ref="_M/RTSX_SD_TRANSFER_ERR">RTSX_SD_TRANSFER_ERR</dfn>	0x10</u></td></tr>
<tr><th id="380">380</th><td></td></tr>
<tr><th id="381">381</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_CMD_STATE" data-ref="_M/RTSX_SD_CMD_STATE">RTSX_SD_CMD_STATE</dfn>	0xFDB5</u></td></tr>
<tr><th id="382">382</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CMD_IDLE" data-ref="_M/RTSX_CMD_IDLE">RTSX_CMD_IDLE</dfn>		0x80</u></td></tr>
<tr><th id="383">383</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_DATA_STATE" data-ref="_M/RTSX_SD_DATA_STATE">RTSX_SD_DATA_STATE</dfn>	0xFDB6</u></td></tr>
<tr><th id="384">384</th><td><u>#define	<dfn class="macro" id="_M/RTSX_DATA_IDLE" data-ref="_M/RTSX_DATA_IDLE">RTSX_DATA_IDLE</dfn>		0x80</u></td></tr>
<tr><th id="385">385</th><td></td></tr>
<tr><th id="386">386</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CARD_STOP" data-ref="_M/RTSX_CARD_STOP">RTSX_CARD_STOP</dfn>		0xFD54</u></td></tr>
<tr><th id="387">387</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SPI_STOP" data-ref="_M/RTSX_SPI_STOP">RTSX_SPI_STOP</dfn>		0x01</u></td></tr>
<tr><th id="388">388</th><td><u>#define	<dfn class="macro" id="_M/RTSX_XD_STOP" data-ref="_M/RTSX_XD_STOP">RTSX_XD_STOP</dfn>		0x02</u></td></tr>
<tr><th id="389">389</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_STOP" data-ref="_M/RTSX_SD_STOP">RTSX_SD_STOP</dfn>		0x04</u></td></tr>
<tr><th id="390">390</th><td><u>#define	<dfn class="macro" id="_M/RTSX_MS_STOP" data-ref="_M/RTSX_MS_STOP">RTSX_MS_STOP</dfn>		0x08</u></td></tr>
<tr><th id="391">391</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SPI_CLR_ERR" data-ref="_M/RTSX_SPI_CLR_ERR">RTSX_SPI_CLR_ERR</dfn>	0x10</u></td></tr>
<tr><th id="392">392</th><td><u>#define	<dfn class="macro" id="_M/RTSX_XD_CLR_ERR" data-ref="_M/RTSX_XD_CLR_ERR">RTSX_XD_CLR_ERR</dfn>		0x20</u></td></tr>
<tr><th id="393">393</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_CLR_ERR" data-ref="_M/RTSX_SD_CLR_ERR">RTSX_SD_CLR_ERR</dfn>		0x40</u></td></tr>
<tr><th id="394">394</th><td><u>#define	<dfn class="macro" id="_M/RTSX_MS_CLR_ERR" data-ref="_M/RTSX_MS_CLR_ERR">RTSX_MS_CLR_ERR</dfn>		0x80</u></td></tr>
<tr><th id="395">395</th><td><u>#define	<dfn class="macro" id="_M/RTSX_ALL_STOP" data-ref="_M/RTSX_ALL_STOP">RTSX_ALL_STOP</dfn>		0x0F</u></td></tr>
<tr><th id="396">396</th><td><u>#define	<dfn class="macro" id="_M/RTSX_ALL_CLR_ERR" data-ref="_M/RTSX_ALL_CLR_ERR">RTSX_ALL_CLR_ERR</dfn>	0xF0</u></td></tr>
<tr><th id="397">397</th><td></td></tr>
<tr><th id="398">398</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CARD_OE" data-ref="_M/RTSX_CARD_OE">RTSX_CARD_OE</dfn>		0xFD55</u></td></tr>
<tr><th id="399">399</th><td><u>#define	<dfn class="macro" id="_M/RTSX_XD_OUTPUT_EN" data-ref="_M/RTSX_XD_OUTPUT_EN">RTSX_XD_OUTPUT_EN</dfn>	0x02</u></td></tr>
<tr><th id="400">400</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_OUTPUT_EN" data-ref="_M/RTSX_SD_OUTPUT_EN">RTSX_SD_OUTPUT_EN</dfn>	0x04</u></td></tr>
<tr><th id="401">401</th><td><u>#define	<dfn class="macro" id="_M/RTSX_MS_OUTPUT_EN" data-ref="_M/RTSX_MS_OUTPUT_EN">RTSX_MS_OUTPUT_EN</dfn>	0x08</u></td></tr>
<tr><th id="402">402</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SPI_OUTPUT_EN" data-ref="_M/RTSX_SPI_OUTPUT_EN">RTSX_SPI_OUTPUT_EN</dfn>	0x10</u></td></tr>
<tr><th id="403">403</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CARD_OUTPUT_EN" data-ref="_M/RTSX_CARD_OUTPUT_EN">RTSX_CARD_OUTPUT_EN</dfn>	(RTSX_XD_OUTPUT_EN|RTSX_SD_OUTPUT_EN|\</u></td></tr>
<tr><th id="404">404</th><td><u>				RTSX_MS_OUTPUT_EN)</u></td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CARD_DATA_SOURCE" data-ref="_M/RTSX_CARD_DATA_SOURCE">RTSX_CARD_DATA_SOURCE</dfn>	0xFD5B</u></td></tr>
<tr><th id="407">407</th><td><u>#define	<dfn class="macro" id="_M/RTSX_RING_BUFFER" data-ref="_M/RTSX_RING_BUFFER">RTSX_RING_BUFFER</dfn>	0x00</u></td></tr>
<tr><th id="408">408</th><td><u>#define	<dfn class="macro" id="_M/RTSX_PINGPONG_BUFFER" data-ref="_M/RTSX_PINGPONG_BUFFER">RTSX_PINGPONG_BUFFER</dfn>	0x01</u></td></tr>
<tr><th id="409">409</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CARD_SELECT" data-ref="_M/RTSX_CARD_SELECT">RTSX_CARD_SELECT</dfn>	0xFD5C</u></td></tr>
<tr><th id="410">410</th><td><u>#define	<dfn class="macro" id="_M/RTSX_XD_MOD_SEL" data-ref="_M/RTSX_XD_MOD_SEL">RTSX_XD_MOD_SEL</dfn>		0x01</u></td></tr>
<tr><th id="411">411</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD_MOD_SEL" data-ref="_M/RTSX_SD_MOD_SEL">RTSX_SD_MOD_SEL</dfn>		0x02</u></td></tr>
<tr><th id="412">412</th><td><u>#define	<dfn class="macro" id="_M/RTSX_MS_MOD_SEL" data-ref="_M/RTSX_MS_MOD_SEL">RTSX_MS_MOD_SEL</dfn>		0x03</u></td></tr>
<tr><th id="413">413</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SPI_MOD_SEL" data-ref="_M/RTSX_SPI_MOD_SEL">RTSX_SPI_MOD_SEL</dfn>	0x04</u></td></tr>
<tr><th id="414">414</th><td></td></tr>
<tr><th id="415">415</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CARD_GPIO_DIR" data-ref="_M/RTSX_CARD_GPIO_DIR">RTSX_CARD_GPIO_DIR</dfn>	0xFD57</u></td></tr>
<tr><th id="416">416</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CARD_GPIO" data-ref="_M/RTSX_CARD_GPIO">RTSX_CARD_GPIO</dfn>		0xFD58</u></td></tr>
<tr><th id="417">417</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CARD_GPIO_LED_OFF" data-ref="_M/RTSX_CARD_GPIO_LED_OFF">RTSX_CARD_GPIO_LED_OFF</dfn>	0x01</u></td></tr>
<tr><th id="418">418</th><td></td></tr>
<tr><th id="419">419</th><td><i>/* ping-pong buffer 2 */</i></td></tr>
<tr><th id="420">420</th><td><u>#define	<dfn class="macro" id="_M/RTSX_PPBUF_BASE2" data-ref="_M/RTSX_PPBUF_BASE2">RTSX_PPBUF_BASE2</dfn>	0xFA00</u></td></tr>
<tr><th id="421">421</th><td><u>#define	<dfn class="macro" id="_M/RTSX_PPBUF_SIZE" data-ref="_M/RTSX_PPBUF_SIZE">RTSX_PPBUF_SIZE</dfn>		256</u></td></tr>
<tr><th id="422">422</th><td></td></tr>
<tr><th id="423">423</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SUPPORT_VOLTAGE" data-ref="_M/RTSX_SUPPORT_VOLTAGE">RTSX_SUPPORT_VOLTAGE</dfn>	(MMC_OCR_3_3V_3_4V \</u></td></tr>
<tr><th id="424">424</th><td><u>				| MMC_OCR_3_2V_3_3V \</u></td></tr>
<tr><th id="425">425</th><td><u>				| MMC_OCR_3_1V_3_2V \</u></td></tr>
<tr><th id="426">426</th><td><u>				| MMC_OCR_3_0V_3_1V)</u></td></tr>
<tr><th id="427">427</th><td></td></tr>
<tr><th id="428">428</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CFG_PCI" data-ref="_M/RTSX_CFG_PCI">RTSX_CFG_PCI</dfn>		0x1C</u></td></tr>
<tr><th id="429">429</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CFG_ASIC" data-ref="_M/RTSX_CFG_ASIC">RTSX_CFG_ASIC</dfn>		0x10</u></td></tr>
<tr><th id="430">430</th><td></td></tr>
<tr><th id="431">431</th><td><u>#define	<dfn class="macro" id="_M/RTSX_IRQEN0" data-ref="_M/RTSX_IRQEN0">RTSX_IRQEN0</dfn>		0xFE20</u></td></tr>
<tr><th id="432">432</th><td><u>#define	<dfn class="macro" id="_M/RTSX_LINK_DOWN_INT_EN" data-ref="_M/RTSX_LINK_DOWN_INT_EN">RTSX_LINK_DOWN_INT_EN</dfn>	0x10</u></td></tr>
<tr><th id="433">433</th><td><u>#define	<dfn class="macro" id="_M/RTSX_LINK_READY_INT_EN" data-ref="_M/RTSX_LINK_READY_INT_EN">RTSX_LINK_READY_INT_EN</dfn>	0x20</u></td></tr>
<tr><th id="434">434</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SUSPEND_INT_EN" data-ref="_M/RTSX_SUSPEND_INT_EN">RTSX_SUSPEND_INT_EN</dfn>	0x40</u></td></tr>
<tr><th id="435">435</th><td><u>#define	<dfn class="macro" id="_M/RTSX_DMA_DONE_INT_EN" data-ref="_M/RTSX_DMA_DONE_INT_EN">RTSX_DMA_DONE_INT_EN</dfn>	0x80</u></td></tr>
<tr><th id="436">436</th><td><u>#define	<dfn class="macro" id="_M/RTSX_IRQSTAT0" data-ref="_M/RTSX_IRQSTAT0">RTSX_IRQSTAT0</dfn>		0xFE21</u></td></tr>
<tr><th id="437">437</th><td><u>#define	<dfn class="macro" id="_M/RTSX_LINK_DOWN_INT" data-ref="_M/RTSX_LINK_DOWN_INT">RTSX_LINK_DOWN_INT</dfn>	0x10</u></td></tr>
<tr><th id="438">438</th><td><u>#define	<dfn class="macro" id="_M/RTSX_LINK_READY_INT" data-ref="_M/RTSX_LINK_READY_INT">RTSX_LINK_READY_INT</dfn>	0x20</u></td></tr>
<tr><th id="439">439</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SUSPEND_INT" data-ref="_M/RTSX_SUSPEND_INT">RTSX_SUSPEND_INT</dfn>	0x40</u></td></tr>
<tr><th id="440">440</th><td><u>#define	<dfn class="macro" id="_M/RTSX_DMA_DONE_INT" data-ref="_M/RTSX_DMA_DONE_INT">RTSX_DMA_DONE_INT</dfn>	0x80</u></td></tr>
<tr><th id="441">441</th><td></td></tr>
<tr><th id="442">442</th><td><u>#define	<dfn class="macro" id="_M/RTSX_DMATC0" data-ref="_M/RTSX_DMATC0">RTSX_DMATC0</dfn>		0xFE28</u></td></tr>
<tr><th id="443">443</th><td><u>#define	<dfn class="macro" id="_M/RTSX_DMATC1" data-ref="_M/RTSX_DMATC1">RTSX_DMATC1</dfn>		0xFE29</u></td></tr>
<tr><th id="444">444</th><td><u>#define	<dfn class="macro" id="_M/RTSX_DMATC2" data-ref="_M/RTSX_DMATC2">RTSX_DMATC2</dfn>		0xFE2A</u></td></tr>
<tr><th id="445">445</th><td><u>#define	<dfn class="macro" id="_M/RTSX_DMATC3" data-ref="_M/RTSX_DMATC3">RTSX_DMATC3</dfn>		0xFE2B</u></td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td><u>#define	<dfn class="macro" id="_M/RTSX_DMACTL" data-ref="_M/RTSX_DMACTL">RTSX_DMACTL</dfn>		0xFE2C</u></td></tr>
<tr><th id="448">448</th><td><u>#define	<dfn class="macro" id="_M/RTSX_DMA_EN" data-ref="_M/RTSX_DMA_EN">RTSX_DMA_EN</dfn>		0x01</u></td></tr>
<tr><th id="449">449</th><td><u>#define	<dfn class="macro" id="_M/RTSX_DMA_DIR" data-ref="_M/RTSX_DMA_DIR">RTSX_DMA_DIR</dfn>		0x02</u></td></tr>
<tr><th id="450">450</th><td><u>#define	<dfn class="macro" id="_M/RTSX_DMA_DIR_TO_CARD" data-ref="_M/RTSX_DMA_DIR_TO_CARD">RTSX_DMA_DIR_TO_CARD</dfn>	0x00</u></td></tr>
<tr><th id="451">451</th><td><u>#define	<dfn class="macro" id="_M/RTSX_DMA_DIR_FROM_CARD" data-ref="_M/RTSX_DMA_DIR_FROM_CARD">RTSX_DMA_DIR_FROM_CARD</dfn>	0x02</u></td></tr>
<tr><th id="452">452</th><td><u>#define	<dfn class="macro" id="_M/RTSX_DMA_BUSY" data-ref="_M/RTSX_DMA_BUSY">RTSX_DMA_BUSY</dfn>		0x04</u></td></tr>
<tr><th id="453">453</th><td><u>#define	<dfn class="macro" id="_M/RTSX_DMA_RST" data-ref="_M/RTSX_DMA_RST">RTSX_DMA_RST</dfn>		0x80</u></td></tr>
<tr><th id="454">454</th><td><u>#define	<dfn class="macro" id="_M/RTSX_DMA_128" data-ref="_M/RTSX_DMA_128">RTSX_DMA_128</dfn>		(0 &lt;&lt; 4)</u></td></tr>
<tr><th id="455">455</th><td><u>#define	<dfn class="macro" id="_M/RTSX_DMA_256" data-ref="_M/RTSX_DMA_256">RTSX_DMA_256</dfn>		(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="456">456</th><td><u>#define	<dfn class="macro" id="_M/RTSX_DMA_512" data-ref="_M/RTSX_DMA_512">RTSX_DMA_512</dfn>		(2 &lt;&lt; 4)</u></td></tr>
<tr><th id="457">457</th><td><u>#define	<dfn class="macro" id="_M/RTSX_DMA_1024" data-ref="_M/RTSX_DMA_1024">RTSX_DMA_1024</dfn>		(3 &lt;&lt; 4)</u></td></tr>
<tr><th id="458">458</th><td><u>#define	<dfn class="macro" id="_M/RTSX_DMA_PACK_SIZE_MASK" data-ref="_M/RTSX_DMA_PACK_SIZE_MASK">RTSX_DMA_PACK_SIZE_MASK</dfn>	0x30</u></td></tr>
<tr><th id="459">459</th><td></td></tr>
<tr><th id="460">460</th><td><u>#define	<dfn class="macro" id="_M/RTSX_RBCTL" data-ref="_M/RTSX_RBCTL">RTSX_RBCTL</dfn>		0xFE34</u></td></tr>
<tr><th id="461">461</th><td><u>#define	<dfn class="macro" id="_M/RTSX_RB_FLUSH" data-ref="_M/RTSX_RB_FLUSH">RTSX_RB_FLUSH</dfn>		0x80</u></td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CFGADDR0" data-ref="_M/RTSX_CFGADDR0">RTSX_CFGADDR0</dfn>		0xFE35</u></td></tr>
<tr><th id="464">464</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CFGADDR1" data-ref="_M/RTSX_CFGADDR1">RTSX_CFGADDR1</dfn>		0xFE36</u></td></tr>
<tr><th id="465">465</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CFGDATA0" data-ref="_M/RTSX_CFGDATA0">RTSX_CFGDATA0</dfn>		0xFE37</u></td></tr>
<tr><th id="466">466</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CFGDATA1" data-ref="_M/RTSX_CFGDATA1">RTSX_CFGDATA1</dfn>		0xFE38</u></td></tr>
<tr><th id="467">467</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CFGDATA2" data-ref="_M/RTSX_CFGDATA2">RTSX_CFGDATA2</dfn>		0xFE39</u></td></tr>
<tr><th id="468">468</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CFGDATA3" data-ref="_M/RTSX_CFGDATA3">RTSX_CFGDATA3</dfn>		0xFE3A</u></td></tr>
<tr><th id="469">469</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CFGRWCTL" data-ref="_M/RTSX_CFGRWCTL">RTSX_CFGRWCTL</dfn>		0xFE3B</u></td></tr>
<tr><th id="470">470</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CFG_WRITE_DATA0" data-ref="_M/RTSX_CFG_WRITE_DATA0">RTSX_CFG_WRITE_DATA0</dfn>	0x01</u></td></tr>
<tr><th id="471">471</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CFG_WRITE_DATA1" data-ref="_M/RTSX_CFG_WRITE_DATA1">RTSX_CFG_WRITE_DATA1</dfn>	0x02</u></td></tr>
<tr><th id="472">472</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CFG_WRITE_DATA2" data-ref="_M/RTSX_CFG_WRITE_DATA2">RTSX_CFG_WRITE_DATA2</dfn>	0x04</u></td></tr>
<tr><th id="473">473</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CFG_WRITE_DATA3" data-ref="_M/RTSX_CFG_WRITE_DATA3">RTSX_CFG_WRITE_DATA3</dfn>	0x08</u></td></tr>
<tr><th id="474">474</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CFG_BUSY" data-ref="_M/RTSX_CFG_BUSY">RTSX_CFG_BUSY</dfn>		0x80</u></td></tr>
<tr><th id="475">475</th><td></td></tr>
<tr><th id="476">476</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SDIOCFG_REG" data-ref="_M/RTSX_SDIOCFG_REG">RTSX_SDIOCFG_REG</dfn>	0x724</u></td></tr>
<tr><th id="477">477</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SDIOCFG_NO_BYPASS_SDIO" data-ref="_M/RTSX_SDIOCFG_NO_BYPASS_SDIO">RTSX_SDIOCFG_NO_BYPASS_SDIO</dfn>	0x02</u></td></tr>
<tr><th id="478">478</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SDIOCFG_HAVE_SDIO" data-ref="_M/RTSX_SDIOCFG_HAVE_SDIO">RTSX_SDIOCFG_HAVE_SDIO</dfn>		0x04</u></td></tr>
<tr><th id="479">479</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SDIOCFG_SINGLE_LUN" data-ref="_M/RTSX_SDIOCFG_SINGLE_LUN">RTSX_SDIOCFG_SINGLE_LUN</dfn>		0x08</u></td></tr>
<tr><th id="480">480</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SDIOCFG_SDIO_ONLY" data-ref="_M/RTSX_SDIOCFG_SDIO_ONLY">RTSX_SDIOCFG_SDIO_ONLY</dfn>		0x80</u></td></tr>
<tr><th id="481">481</th><td></td></tr>
<tr><th id="482">482</th><td><u>#define	<dfn class="macro" id="_M/RTSX_HOST_SLEEP_STATE" data-ref="_M/RTSX_HOST_SLEEP_STATE">RTSX_HOST_SLEEP_STATE</dfn>	0xFE60</u></td></tr>
<tr><th id="483">483</th><td><u>#define	<dfn class="macro" id="_M/RTSX_HOST_ENTER_S1" data-ref="_M/RTSX_HOST_ENTER_S1">RTSX_HOST_ENTER_S1</dfn>	0x01</u></td></tr>
<tr><th id="484">484</th><td><u>#define	<dfn class="macro" id="_M/RTSX_HOST_ENTER_S3" data-ref="_M/RTSX_HOST_ENTER_S3">RTSX_HOST_ENTER_S3</dfn>	0x02</u></td></tr>
<tr><th id="485">485</th><td></td></tr>
<tr><th id="486">486</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SDIO_CFG" data-ref="_M/RTSX_SDIO_CFG">RTSX_SDIO_CFG</dfn>		0xFE70</u></td></tr>
<tr><th id="487">487</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SDIO_BUS_AUTO_SWITCH" data-ref="_M/RTSX_SDIO_BUS_AUTO_SWITCH">RTSX_SDIO_BUS_AUTO_SWITCH</dfn>	0x10</u></td></tr>
<tr><th id="488">488</th><td></td></tr>
<tr><th id="489">489</th><td><u>#define	<dfn class="macro" id="_M/RTSX_NFTS_TX_CTRL" data-ref="_M/RTSX_NFTS_TX_CTRL">RTSX_NFTS_TX_CTRL</dfn>	0xFE72</u></td></tr>
<tr><th id="490">490</th><td><u>#define	<dfn class="macro" id="_M/RTSX_INT_READ_CLR" data-ref="_M/RTSX_INT_READ_CLR">RTSX_INT_READ_CLR</dfn>	0x02</u></td></tr>
<tr><th id="491">491</th><td></td></tr>
<tr><th id="492">492</th><td><u>#define	<dfn class="macro" id="_M/RTSX_PWR_GATE_CTRL" data-ref="_M/RTSX_PWR_GATE_CTRL">RTSX_PWR_GATE_CTRL</dfn>	0xFE75</u></td></tr>
<tr><th id="493">493</th><td><u>#define	<dfn class="macro" id="_M/RTSX_PWR_GATE_EN" data-ref="_M/RTSX_PWR_GATE_EN">RTSX_PWR_GATE_EN</dfn>	0x01</u></td></tr>
<tr><th id="494">494</th><td><u>#define	<dfn class="macro" id="_M/RTSX_LDO3318_ON" data-ref="_M/RTSX_LDO3318_ON">RTSX_LDO3318_ON</dfn>		0x00</u></td></tr>
<tr><th id="495">495</th><td><u>#define	<dfn class="macro" id="_M/RTSX_LDO3318_SUSPEND" data-ref="_M/RTSX_LDO3318_SUSPEND">RTSX_LDO3318_SUSPEND</dfn>	0x04</u></td></tr>
<tr><th id="496">496</th><td><u>#define	<dfn class="macro" id="_M/RTSX_LDO3318_OFF" data-ref="_M/RTSX_LDO3318_OFF">RTSX_LDO3318_OFF</dfn>	0x06</u></td></tr>
<tr><th id="497">497</th><td><u>#define	<dfn class="macro" id="_M/RTSX_LDO3318_VCC1" data-ref="_M/RTSX_LDO3318_VCC1">RTSX_LDO3318_VCC1</dfn>	0x02</u></td></tr>
<tr><th id="498">498</th><td><u>#define	<dfn class="macro" id="_M/RTSX_LDO3318_VCC2" data-ref="_M/RTSX_LDO3318_VCC2">RTSX_LDO3318_VCC2</dfn>	0x04</u></td></tr>
<tr><th id="499">499</th><td><u>#define	<dfn class="macro" id="_M/RTSX_PWD_SUSPEND_EN" data-ref="_M/RTSX_PWD_SUSPEND_EN">RTSX_PWD_SUSPEND_EN</dfn>	0xFE76</u></td></tr>
<tr><th id="500">500</th><td><u>#define	<dfn class="macro" id="_M/RTSX_LDO_PWR_SEL" data-ref="_M/RTSX_LDO_PWR_SEL">RTSX_LDO_PWR_SEL</dfn>	0xFE78</u></td></tr>
<tr><th id="501">501</th><td><u>#define	<dfn class="macro" id="_M/RTSX_LDO_PWR_SEL_3V3" data-ref="_M/RTSX_LDO_PWR_SEL_3V3">RTSX_LDO_PWR_SEL_3V3</dfn>	0x01</u></td></tr>
<tr><th id="502">502</th><td><u>#define	<dfn class="macro" id="_M/RTSX_LDO_PWR_SEL_DV33" data-ref="_M/RTSX_LDO_PWR_SEL_DV33">RTSX_LDO_PWR_SEL_DV33</dfn>	0x03</u></td></tr>
<tr><th id="503">503</th><td></td></tr>
<tr><th id="504">504</th><td><u>#define	<dfn class="macro" id="_M/RTSX_PHY_RWCTL" data-ref="_M/RTSX_PHY_RWCTL">RTSX_PHY_RWCTL</dfn>		0xFE3C</u></td></tr>
<tr><th id="505">505</th><td><u>#define	<dfn class="macro" id="_M/RTSX_PHY_READ" data-ref="_M/RTSX_PHY_READ">RTSX_PHY_READ</dfn>		0x00</u></td></tr>
<tr><th id="506">506</th><td><u>#define	<dfn class="macro" id="_M/RTSX_PHY_WRITE" data-ref="_M/RTSX_PHY_WRITE">RTSX_PHY_WRITE</dfn>		0x01</u></td></tr>
<tr><th id="507">507</th><td><u>#define	<dfn class="macro" id="_M/RTSX_PHY_BUSY" data-ref="_M/RTSX_PHY_BUSY">RTSX_PHY_BUSY</dfn>		0x80</u></td></tr>
<tr><th id="508">508</th><td><u>#define	<dfn class="macro" id="_M/RTSX_PHY_DATA0" data-ref="_M/RTSX_PHY_DATA0">RTSX_PHY_DATA0</dfn>		0xFE3D</u></td></tr>
<tr><th id="509">509</th><td><u>#define	<dfn class="macro" id="_M/RTSX_PHY_DATA1" data-ref="_M/RTSX_PHY_DATA1">RTSX_PHY_DATA1</dfn>		0xFE3E</u></td></tr>
<tr><th id="510">510</th><td><u>#define	<dfn class="macro" id="_M/RTSX_PHY_ADDR" data-ref="_M/RTSX_PHY_ADDR">RTSX_PHY_ADDR</dfn>		0xFE3F</u></td></tr>
<tr><th id="511">511</th><td></td></tr>
<tr><th id="512">512</th><td><u>#define	<dfn class="macro" id="_M/RTSX_PHY_VOLTAGE" data-ref="_M/RTSX_PHY_VOLTAGE">RTSX_PHY_VOLTAGE</dfn>	0x08</u></td></tr>
<tr><th id="513">513</th><td><u>#define	<dfn class="macro" id="_M/RTSX_PHY_VOLTAGE_MASK" data-ref="_M/RTSX_PHY_VOLTAGE_MASK">RTSX_PHY_VOLTAGE_MASK</dfn>	0x3F</u></td></tr>
<tr><th id="514">514</th><td></td></tr>
<tr><th id="515">515</th><td><u>#define	<dfn class="macro" id="_M/RTSX_PETXCFG" data-ref="_M/RTSX_PETXCFG">RTSX_PETXCFG</dfn>		0xFE49</u></td></tr>
<tr><th id="516">516</th><td><u>#define	<dfn class="macro" id="_M/RTSX_PETXCFG_CLKREQ_PIN" data-ref="_M/RTSX_PETXCFG_CLKREQ_PIN">RTSX_PETXCFG_CLKREQ_PIN</dfn>	0x08</u></td></tr>
<tr><th id="517">517</th><td></td></tr>
<tr><th id="518">518</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CARD_AUTO_BLINK" data-ref="_M/RTSX_CARD_AUTO_BLINK">RTSX_CARD_AUTO_BLINK</dfn>	0xFD56</u></td></tr>
<tr><th id="519">519</th><td><u>#define	<dfn class="macro" id="_M/RTSX_LED_BLINK_EN" data-ref="_M/RTSX_LED_BLINK_EN">RTSX_LED_BLINK_EN</dfn>	0x08</u></td></tr>
<tr><th id="520">520</th><td><u>#define	<dfn class="macro" id="_M/RTSX_LED_BLINK_SPEED" data-ref="_M/RTSX_LED_BLINK_SPEED">RTSX_LED_BLINK_SPEED</dfn>	0x05</u></td></tr>
<tr><th id="521">521</th><td></td></tr>
<tr><th id="522">522</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD30_CLK_DRIVE_SEL" data-ref="_M/RTSX_SD30_CLK_DRIVE_SEL">RTSX_SD30_CLK_DRIVE_SEL</dfn>	0xFD5A</u></td></tr>
<tr><th id="523">523</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD30_CMD_DRIVE_SEL" data-ref="_M/RTSX_SD30_CMD_DRIVE_SEL">RTSX_SD30_CMD_DRIVE_SEL</dfn>	0xFD5E</u></td></tr>
<tr><th id="524">524</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD30_DAT_DRIVE_SEL" data-ref="_M/RTSX_SD30_DAT_DRIVE_SEL">RTSX_SD30_DAT_DRIVE_SEL</dfn>	0xFD5F</u></td></tr>
<tr><th id="525">525</th><td></td></tr>
<tr><th id="526">526</th><td><u>#define	<dfn class="macro" id="_M/RTSX_WAKE_SEL_CTL" data-ref="_M/RTSX_WAKE_SEL_CTL">RTSX_WAKE_SEL_CTL</dfn>	0xFE54</u></td></tr>
<tr><th id="527">527</th><td><u>#define	<dfn class="macro" id="_M/RTSX_PME_FORCE_CTL" data-ref="_M/RTSX_PME_FORCE_CTL">RTSX_PME_FORCE_CTL</dfn>	0xFE56</u></td></tr>
<tr><th id="528">528</th><td><u>#define	<dfn class="macro" id="_M/RTSX_FUNC_FORCE_CTL" data-ref="_M/RTSX_FUNC_FORCE_CTL">RTSX_FUNC_FORCE_CTL</dfn>	0xFE59</u></td></tr>
<tr><th id="529">529</th><td></td></tr>
<tr><th id="530">530</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CHANGE_LINK_STATE" data-ref="_M/RTSX_CHANGE_LINK_STATE">RTSX_CHANGE_LINK_STATE</dfn>	0xFE5B</u></td></tr>
<tr><th id="531">531</th><td><u>#define	<dfn class="macro" id="_M/RTSX_CD_RST_CORE_EN" data-ref="_M/RTSX_CD_RST_CORE_EN">RTSX_CD_RST_CORE_EN</dfn>		0x01</u></td></tr>
<tr><th id="532">532</th><td><u>#define	<dfn class="macro" id="_M/RTSX_FORCE_RST_CORE_EN" data-ref="_M/RTSX_FORCE_RST_CORE_EN">RTSX_FORCE_RST_CORE_EN</dfn>		0x02</u></td></tr>
<tr><th id="533">533</th><td><u>#define	<dfn class="macro" id="_M/RTSX_NON_STICKY_RST_N_DBG" data-ref="_M/RTSX_NON_STICKY_RST_N_DBG">RTSX_NON_STICKY_RST_N_DBG</dfn>	0x08</u></td></tr>
<tr><th id="534">534</th><td><u>#define	<dfn class="macro" id="_M/RTSX_MAC_PHY_RST_N_DBG" data-ref="_M/RTSX_MAC_PHY_RST_N_DBG">RTSX_MAC_PHY_RST_N_DBG</dfn>		0x10</u></td></tr>
<tr><th id="535">535</th><td></td></tr>
<tr><th id="536">536</th><td><u>#define	<dfn class="macro" id="_M/RTSX_PERST_GLITCH_WIDTH" data-ref="_M/RTSX_PERST_GLITCH_WIDTH">RTSX_PERST_GLITCH_WIDTH</dfn>	0xFE5C</u></td></tr>
<tr><th id="537">537</th><td></td></tr>
<tr><th id="538">538</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD30_DRIVE_SEL" data-ref="_M/RTSX_SD30_DRIVE_SEL">RTSX_SD30_DRIVE_SEL</dfn>	0xFE5E	/* XXX 0xFD5E? */</u></td></tr>
<tr><th id="539">539</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD30_DRIVE_SEL_3V3" data-ref="_M/RTSX_SD30_DRIVE_SEL_3V3">RTSX_SD30_DRIVE_SEL_3V3</dfn>		0x01</u></td></tr>
<tr><th id="540">540</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD30_DRIVE_SEL_1V8" data-ref="_M/RTSX_SD30_DRIVE_SEL_1V8">RTSX_SD30_DRIVE_SEL_1V8</dfn>		0x03</u></td></tr>
<tr><th id="541">541</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SD30_DRIVE_SEL_MASK" data-ref="_M/RTSX_SD30_DRIVE_SEL_MASK">RTSX_SD30_DRIVE_SEL_MASK</dfn>	0x07</u></td></tr>
<tr><th id="542">542</th><td></td></tr>
<tr><th id="543">543</th><td><u>#define	<dfn class="macro" id="_M/RTSX_EFUSE_CONTENT" data-ref="_M/RTSX_EFUSE_CONTENT">RTSX_EFUSE_CONTENT</dfn>	0xFE5F</u></td></tr>
<tr><th id="544">544</th><td></td></tr>
<tr><th id="545">545</th><td><u>#define	<dfn class="macro" id="_M/RTSX_DUMMY_REG" data-ref="_M/RTSX_DUMMY_REG">RTSX_DUMMY_REG</dfn>		0xFE90</u></td></tr>
<tr><th id="546">546</th><td></td></tr>
<tr><th id="547">547</th><td><u>#define	<dfn class="macro" id="_M/RTSX_LDO_VCC_CFG1" data-ref="_M/RTSX_LDO_VCC_CFG1">RTSX_LDO_VCC_CFG1</dfn>	0xFF73</u></td></tr>
<tr><th id="548">548</th><td><u>#define	<dfn class="macro" id="_M/RTSX_LDO_VCC_REF_TUNE_MASK" data-ref="_M/RTSX_LDO_VCC_REF_TUNE_MASK">RTSX_LDO_VCC_REF_TUNE_MASK</dfn>	0x30</u></td></tr>
<tr><th id="549">549</th><td><u>#define	<dfn class="macro" id="_M/RTSX_LDO_VCC_REF_1V2" data-ref="_M/RTSX_LDO_VCC_REF_1V2">RTSX_LDO_VCC_REF_1V2</dfn>		0x20</u></td></tr>
<tr><th id="550">550</th><td><u>#define	<dfn class="macro" id="_M/RTSX_LDO_VCC_TUNE_MASK" data-ref="_M/RTSX_LDO_VCC_TUNE_MASK">RTSX_LDO_VCC_TUNE_MASK</dfn>		0x07</u></td></tr>
<tr><th id="551">551</th><td><u>#define	<dfn class="macro" id="_M/RTSX_LDO_VCC_1V8" data-ref="_M/RTSX_LDO_VCC_1V8">RTSX_LDO_VCC_1V8</dfn>		0x04</u></td></tr>
<tr><th id="552">552</th><td><u>#define	<dfn class="macro" id="_M/RTSX_LDO_VCC_3V3" data-ref="_M/RTSX_LDO_VCC_3V3">RTSX_LDO_VCC_3V3</dfn>		0x07</u></td></tr>
<tr><th id="553">553</th><td><u>#define	<dfn class="macro" id="_M/RTSX_LDO_VCC_LMT_EN" data-ref="_M/RTSX_LDO_VCC_LMT_EN">RTSX_LDO_VCC_LMT_EN</dfn>		0x08</u></td></tr>
<tr><th id="554">554</th><td></td></tr>
<tr><th id="555">555</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SG_INT" data-ref="_M/RTSX_SG_INT">RTSX_SG_INT</dfn>		0x04</u></td></tr>
<tr><th id="556">556</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SG_END" data-ref="_M/RTSX_SG_END">RTSX_SG_END</dfn>		0x02</u></td></tr>
<tr><th id="557">557</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SG_VALID" data-ref="_M/RTSX_SG_VALID">RTSX_SG_VALID</dfn>		0x01</u></td></tr>
<tr><th id="558">558</th><td></td></tr>
<tr><th id="559">559</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SG_NO_OP" data-ref="_M/RTSX_SG_NO_OP">RTSX_SG_NO_OP</dfn>		0x00</u></td></tr>
<tr><th id="560">560</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SG_TRANS_DATA" data-ref="_M/RTSX_SG_TRANS_DATA">RTSX_SG_TRANS_DATA</dfn>	(0x02 &lt;&lt; 4)</u></td></tr>
<tr><th id="561">561</th><td><u>#define	<dfn class="macro" id="_M/RTSX_SG_LINK_DESC" data-ref="_M/RTSX_SG_LINK_DESC">RTSX_SG_LINK_DESC</dfn>	(0x03 &lt;&lt; 4)</u></td></tr>
<tr><th id="562">562</th><td></td></tr>
<tr><th id="563">563</th><td><u>#define	<dfn class="macro" id="_M/RTSX_IC_VERSION_A" data-ref="_M/RTSX_IC_VERSION_A">RTSX_IC_VERSION_A</dfn>	0x00</u></td></tr>
<tr><th id="564">564</th><td><u>#define	<dfn class="macro" id="_M/RTSX_IC_VERSION_B" data-ref="_M/RTSX_IC_VERSION_B">RTSX_IC_VERSION_B</dfn>	0x01</u></td></tr>
<tr><th id="565">565</th><td><u>#define	<dfn class="macro" id="_M/RTSX_IC_VERSION_C" data-ref="_M/RTSX_IC_VERSION_C">RTSX_IC_VERSION_C</dfn>	0x02</u></td></tr>
<tr><th id="566">566</th><td><u>#define	<dfn class="macro" id="_M/RTSX_IC_VERSION_D" data-ref="_M/RTSX_IC_VERSION_D">RTSX_IC_VERSION_D</dfn>	0x03</u></td></tr>
<tr><th id="567">567</th><td></td></tr>
<tr><th id="568">568</th><td><u>#<span data-ppcond="21">endif</span>	/* _RTSXREG_H_ */</u></td></tr>
<tr><th id="569">569</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='rtsx.c.html'>netbsd/sys/dev/ic/rtsx.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
