{
  "module_name": "cx23885-reg.h",
  "hash_id": "88c5ca6712d0e8706ee5be4e4a586adea77df8ee0cb86668beb794f5ce149138",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/pci/cx23885/cx23885-reg.h",
  "human_readable_source": " \n \n\n#ifndef _CX23885_REG_H_\n#define _CX23885_REG_H_\n\n \n\n \n#define RISC_CNT_INC\t\t 0x00010000\n#define RISC_CNT_RESET\t\t 0x00030000\n#define RISC_IRQ1\t\t 0x01000000\n#define RISC_IRQ2\t\t 0x02000000\n#define RISC_EOL\t\t 0x04000000\n#define RISC_SOL\t\t 0x08000000\n#define RISC_WRITE\t\t 0x10000000\n#define RISC_SKIP\t\t 0x20000000\n#define RISC_JUMP\t\t 0x70000000\n#define RISC_SYNC\t\t 0x80000000\n#define RISC_RESYNC\t\t 0x80008000\n#define RISC_READ\t\t 0x90000000\n#define RISC_WRITERM\t\t 0xB0000000\n#define RISC_WRITECM\t\t 0xC0000000\n#define RISC_WRITECR\t\t 0xD0000000\n#define RISC_WRITEC\t\t 0x50000000\n#define RISC_READC\t\t 0xA0000000\n\n\n \n#define HOST_REG1\t\t0x00000000\n#define HOST_REG2\t\t0x00000001\n#define HOST_REG3\t\t0x00000002\n\n \n#define CHIP_CTRL\t\t0x00000100\n#define AFE_CTRL\t\t0x00000104\n#define VID_PLL_INT_POST\t0x00000108\n#define VID_PLL_FRAC\t\t0x0000010C\n#define AUX_PLL_INT_POST\t0x00000110\n#define AUX_PLL_FRAC\t\t0x00000114\n#define SYS_PLL_INT_POST\t0x00000118\n#define SYS_PLL_FRAC\t\t0x0000011C\n#define PIN_CTRL\t\t0x00000120\n#define AUD_IO_CTRL\t\t0x00000124\n#define AUD_LOCK1\t\t0x00000128\n#define AUD_LOCK2\t\t0x0000012C\n#define POWER_CTRL\t\t0x00000130\n#define AFE_DIAG_CTRL1\t\t0x00000134\n#define AFE_DIAG_CTRL3\t\t0x0000013C\n#define PLL_DIAG_CTRL\t\t0x00000140\n#define AFE_CLK_OUT_CTRL\t0x00000144\n#define DLL1_DIAG_CTRL\t\t0x0000015C\n\n \n#define GPIO2_OUT_EN_REG\t0x00000160\n \n#define GPIO2\t\t\t0x00000164\n\n#define IFADC_CTRL\t\t0x00000180\n\n \n#define IR_CNTRL_REG\t0x00000200\n#define IR_TXCLK_REG\t0x00000204\n#define IR_RXCLK_REG\t0x00000208\n#define IR_CDUTY_REG\t0x0000020C\n#define IR_STAT_REG\t0x00000210\n#define IR_IRQEN_REG\t0x00000214\n#define IR_FILTR_REG\t0x00000218\n#define IR_FIFO_REG\t0x0000023C\n\n \n#define MODE_CTRL\t\t0x00000400\n#define OUT_CTRL1\t\t0x00000404\n#define OUT_CTRL2\t\t0x00000408\n#define GEN_STAT\t\t0x0000040C\n#define INT_STAT_MASK\t\t0x00000410\n#define LUMA_CTRL\t\t0x00000414\n#define HSCALE_CTRL\t\t0x00000418\n#define VSCALE_CTRL\t\t0x0000041C\n#define CHROMA_CTRL\t\t0x00000420\n#define VBI_LINE_CTRL1\t\t0x00000424\n#define VBI_LINE_CTRL2\t\t0x00000428\n#define VBI_LINE_CTRL3\t\t0x0000042C\n#define VBI_LINE_CTRL4\t\t0x00000430\n#define VBI_LINE_CTRL5\t\t0x00000434\n#define VBI_FC_CFG\t\t0x00000438\n#define VBI_MISC_CFG1\t\t0x0000043C\n#define VBI_MISC_CFG2\t\t0x00000440\n#define VBI_PAY1\t\t0x00000444\n#define VBI_PAY2\t\t0x00000448\n#define VBI_CUST1_CFG1\t\t0x0000044C\n#define VBI_CUST1_CFG2\t\t0x00000450\n#define VBI_CUST1_CFG3\t\t0x00000454\n#define VBI_CUST2_CFG1\t\t0x00000458\n#define VBI_CUST2_CFG2\t\t0x0000045C\n#define VBI_CUST2_CFG3\t\t0x00000460\n#define VBI_CUST3_CFG1\t\t0x00000464\n#define VBI_CUST3_CFG2\t\t0x00000468\n#define VBI_CUST3_CFG3\t\t0x0000046C\n#define HORIZ_TIM_CTRL\t\t0x00000470\n#define VERT_TIM_CTRL\t\t0x00000474\n#define SRC_COMB_CFG\t\t0x00000478\n#define CHROMA_VBIOFF_CFG\t0x0000047C\n#define FIELD_COUNT\t\t0x00000480\n#define MISC_TIM_CTRL\t\t0x00000484\n#define DFE_CTRL1\t\t0x00000488\n#define DFE_CTRL2\t\t0x0000048C\n#define DFE_CTRL3\t\t0x00000490\n#define PLL_CTRL\t\t0x00000494\n#define HTL_CTRL\t\t0x00000498\n#define COMB_CTRL\t\t0x0000049C\n#define CRUSH_CTRL\t\t0x000004A0\n#define SOFT_RST_CTRL\t\t0x000004A4\n#define CX885_VERSION\t\t0x000004B4\n#define VBI_PASS_CTRL\t\t0x000004BC\n\n \n \n#define DL_CTL\t\t0x00000800\n#define STD_DET_STATUS\t0x00000804\n#define STD_DET_CTL\t0x00000808\n#define DW8051_INT\t0x0000080C\n#define GENERAL_CTL\t0x00000810\n#define AAGC_CTL\t0x00000814\n#define DEMATRIX_CTL\t0x000008CC\n#define PATH1_CTL1\t0x000008D0\n#define PATH1_VOL_CTL\t0x000008D4\n#define PATH1_EQ_CTL\t0x000008D8\n#define PATH1_SC_CTL\t0x000008DC\n#define PATH2_CTL1\t0x000008E0\n#define PATH2_VOL_CTL\t0x000008E4\n#define PATH2_EQ_CTL\t0x000008E8\n#define PATH2_SC_CTL\t0x000008EC\n\n \n#define SRC_CTL\t\t0x000008F0\n#define SRC_LF_COEF\t0x000008F4\n#define SRC1_CTL\t0x000008F8\n#define SRC2_CTL\t0x000008FC\n#define SRC3_CTL\t0x00000900\n#define SRC4_CTL\t0x00000904\n#define SRC5_CTL\t0x00000908\n#define SRC6_CTL\t0x0000090C\n#define BAND_OUT_SEL\t0x00000910\n#define I2S_N_CTL\t0x00000914\n#define I2S_OUT_CTL\t0x00000918\n#define AUTOCONFIG_REG\t0x000009C4\n\n \n#define DSM_CTRL1\t0x00000000\n#define DSM_CTRL2\t0x00000001\n#define CHP_EN_CTRL\t0x00000002\n#define CHP_CLK_CTRL1\t0x00000004\n#define CHP_CLK_CTRL2\t0x00000005\n#define BG_REF_CTRL\t0x00000006\n#define SD2_SW_CTRL1\t0x00000008\n#define SD2_SW_CTRL2\t0x00000009\n#define SD2_BIAS_CTRL\t0x0000000A\n#define AMP_BIAS_CTRL\t0x0000000C\n#define CH_PWR_CTRL1\t0x0000000E\n#define FLD_CH_SEL      (1 << 3)\n#define CH_PWR_CTRL2\t0x0000000F\n#define DSM_STATUS1\t0x00000010\n#define DSM_STATUS2\t0x00000011\n#define DIG_CTL1\t0x00000012\n#define DIG_CTL2\t0x00000013\n#define I2S_TX_CFG\t0x0000001A\n\n#define DEV_CNTRL2\t0x00040000\n\n#define PCI_MSK_IR        (1 << 28)\n#define PCI_MSK_AV_CORE   (1 << 27)\n#define PCI_MSK_GPIO1     (1 << 24)\n#define PCI_MSK_GPIO0     (1 << 23)\n#define PCI_MSK_APB_DMA   (1 << 12)\n#define PCI_MSK_AL_WR     (1 << 11)\n#define PCI_MSK_AL_RD     (1 << 10)\n#define PCI_MSK_RISC_WR   (1 <<  9)\n#define PCI_MSK_RISC_RD   (1 <<  8)\n#define PCI_MSK_AUD_EXT   (1 <<  4)\n#define PCI_MSK_AUD_INT   (1 <<  3)\n#define PCI_MSK_VID_C     (1 <<  2)\n#define PCI_MSK_VID_B     (1 <<  1)\n#define PCI_MSK_VID_A      1\n#define PCI_INT_MSK\t0x00040010\n\n#define PCI_INT_STAT\t0x00040014\n#define PCI_INT_MSTAT\t0x00040018\n\n#define VID_A_INT_MSK\t0x00040020\n#define VID_A_INT_STAT\t0x00040024\n#define VID_A_INT_MSTAT\t0x00040028\n#define VID_A_INT_SSTAT\t0x0004002C\n\n#define VID_B_INT_MSK\t0x00040030\n#define VID_B_MSK_BAD_PKT     (1 << 20)\n#define VID_B_MSK_VBI_OPC_ERR (1 << 17)\n#define VID_B_MSK_OPC_ERR     (1 << 16)\n#define VID_B_MSK_VBI_SYNC    (1 << 13)\n#define VID_B_MSK_SYNC        (1 << 12)\n#define VID_B_MSK_VBI_OF      (1 <<  9)\n#define VID_B_MSK_OF          (1 <<  8)\n#define VID_B_MSK_VBI_RISCI2  (1 <<  5)\n#define VID_B_MSK_RISCI2      (1 <<  4)\n#define VID_B_MSK_VBI_RISCI1  (1 <<  1)\n#define VID_B_MSK_RISCI1       1\n#define VID_B_INT_STAT\t0x00040034\n#define VID_B_INT_MSTAT\t0x00040038\n#define VID_B_INT_SSTAT\t0x0004003C\n\n#define VID_B_MSK_BAD_PKT (1 << 20)\n#define VID_B_MSK_OPC_ERR (1 << 16)\n#define VID_B_MSK_SYNC    (1 << 12)\n#define VID_B_MSK_OF      (1 <<  8)\n#define VID_B_MSK_RISCI2  (1 <<  4)\n#define VID_B_MSK_RISCI1   1\n\n#define VID_C_MSK_BAD_PKT (1 << 20)\n#define VID_C_MSK_OPC_ERR (1 << 16)\n#define VID_C_MSK_SYNC    (1 << 12)\n#define VID_C_MSK_OF      (1 <<  8)\n#define VID_C_MSK_RISCI2  (1 <<  4)\n#define VID_C_MSK_RISCI1   1\n\n \n#define VID_BC_MSK_BAD_PKT (1 << 20)\n#define VID_BC_MSK_OPC_ERR (1 << 16)\n#define VID_BC_MSK_SYNC    (1 << 12)\n#define VID_BC_MSK_OF      (1 <<  8)\n#define VID_BC_MSK_VBI_RISCI2 (1 <<  5)\n#define VID_BC_MSK_RISCI2  (1 <<  4)\n#define VID_BC_MSK_VBI_RISCI1 (1 <<  1)\n#define VID_BC_MSK_RISCI1   1\n\n#define VID_C_INT_MSK\t0x00040040\n#define VID_C_INT_STAT\t0x00040044\n#define VID_C_INT_MSTAT\t0x00040048\n#define VID_C_INT_SSTAT\t0x0004004C\n\n#define AUDIO_INT_INT_MSK\t0x00040050\n#define AUDIO_INT_INT_STAT\t0x00040054\n#define AUDIO_INT_INT_MSTAT\t0x00040058\n#define AUDIO_INT_INT_SSTAT\t0x0004005C\n\n#define AUDIO_EXT_INT_MSK\t0x00040060\n#define AUDIO_EXT_INT_STAT\t0x00040064\n#define AUDIO_EXT_INT_MSTAT\t0x00040068\n#define AUDIO_EXT_INT_SSTAT\t0x0004006C\n\n \n#define TC_REQ\t\t0x00040090\n#define TC_REQ_SET\t0x00040094\n\n#define RDR_CFG0\t0x00050000\n#define RDR_CFG1\t0x00050004\n#define RDR_CFG2\t0x00050008\n#define RDR_RDRCTL1\t0x0005030c\n#define RDR_TLCTL0\t0x00050318\n\n \n#define DMA1_PTR1\t0x00100000\n#define DMA2_PTR1\t0x00100004\n#define DMA3_PTR1\t0x00100008\n#define DMA4_PTR1\t0x0010000C\n#define DMA5_PTR1\t0x00100010\n#define DMA6_PTR1\t0x00100014\n#define DMA7_PTR1\t0x00100018\n#define DMA8_PTR1\t0x0010001C\n\n \n#define DMA1_PTR2\t0x00100040\n#define DMA2_PTR2\t0x00100044\n#define DMA3_PTR2\t0x00100048\n#define DMA4_PTR2\t0x0010004C\n#define DMA5_PTR2\t0x00100050\n#define DMA6_PTR2\t0x00100054\n#define DMA7_PTR2\t0x00100058\n#define DMA8_PTR2\t0x0010005C\n\n \n#define DMA1_CNT1\t0x00100080\n#define DMA2_CNT1\t0x00100084\n#define DMA3_CNT1\t0x00100088\n#define DMA4_CNT1\t0x0010008C\n#define DMA5_CNT1\t0x00100090\n#define DMA6_CNT1\t0x00100094\n#define DMA7_CNT1\t0x00100098\n#define DMA8_CNT1\t0x0010009C\n\n \n#define DMA1_CNT2\t0x001000C0\n#define DMA2_CNT2\t0x001000C4\n#define DMA3_CNT2\t0x001000C8\n#define DMA4_CNT2\t0x001000CC\n#define DMA5_CNT2\t0x001000D0\n#define DMA6_CNT2\t0x001000D4\n#define DMA7_CNT2\t0x001000D8\n#define DMA8_CNT2\t0x001000DC\n\n \n#define TM_CNT_LDW\t0x00110000\n#define TM_CNT_UW\t0x00110004\n#define TM_LMT_LDW\t0x00110008\n#define TM_LMT_UW\t0x0011000C\n\n \n#define GP0_IO\t\t0x00110010\n#define GPIO_ISM\t0x00110014\n#define SOFT_RESET\t0x0011001C\n\n \n#define MC417_RWD\t0x00110020\n\n \n#define MC417_OEN\t0x00110024\n#define MC417_CTL\t0x00110028\n#define ALT_PIN_OUT_SEL 0x0011002C\n#define CLK_DELAY\t0x00110048\n#define PAD_CTRL\t0x0011004C\n\n \n#define VID_A_GPCNT\t\t0x00130020\n#define VBI_A_GPCNT\t\t0x00130024\n#define VID_A_GPCNT_CTL\t\t0x00130030\n#define VBI_A_GPCNT_CTL\t\t0x00130034\n#define VID_A_DMA_CTL\t\t0x00130040\n#define VID_A_VIP_CTRL\t\t0x00130080\n#define VID_A_PIXEL_FRMT\t0x00130084\n#define VID_A_VBI_CTRL\t\t0x00130088\n\n \n#define VID_B_DMA\t\t0x00130100\n#define VBI_B_DMA\t\t0x00130108\n#define VID_B_GPCNT\t\t0x00130120\n#define VBI_B_GPCNT\t\t0x00130124\n#define VID_B_GPCNT_CTL\t\t0x00130134\n#define VBI_B_GPCNT_CTL\t\t0x00130138\n#define VID_B_DMA_CTL\t\t0x00130140\n#define VID_B_SRC_SEL\t\t0x00130144\n#define VID_B_LNGTH\t\t0x00130150\n#define VID_B_HW_SOP_CTL\t0x00130154\n#define VID_B_GEN_CTL\t\t0x00130158\n#define VID_B_BD_PKT_STATUS\t0x0013015C\n#define VID_B_SOP_STATUS\t0x00130160\n#define VID_B_FIFO_OVFL_STAT\t0x00130164\n#define VID_B_VLD_MISC\t\t0x00130168\n#define VID_B_TS_CLK_EN\t\t0x0013016C\n#define VID_B_VIP_CTRL\t\t0x00130180\n#define VID_B_PIXEL_FRMT\t0x00130184\n\n \n#define VID_C_DMA\t\t0x00130200\n#define VBI_C_DMA\t\t0x00130208\n#define VID_C_GPCNT\t\t0x00130220\n#define VID_C_GPCNT_CTL\t\t0x00130230\n#define VBI_C_GPCNT_CTL\t\t0x00130234\n#define VID_C_DMA_CTL\t\t0x00130240\n#define VID_C_LNGTH\t\t0x00130250\n#define VID_C_HW_SOP_CTL\t0x00130254\n#define VID_C_GEN_CTL\t\t0x00130258\n#define VID_C_BD_PKT_STATUS\t0x0013025C\n#define VID_C_SOP_STATUS\t0x00130260\n#define VID_C_FIFO_OVFL_STAT\t0x00130264\n#define VID_C_VLD_MISC\t\t0x00130268\n#define VID_C_TS_CLK_EN\t\t0x0013026C\n\n \n#define AUD_INT_A_GPCNT\t\t0x00140020\n#define AUD_INT_B_GPCNT\t\t0x00140024\n#define AUD_INT_A_GPCNT_CTL\t0x00140030\n#define AUD_INT_B_GPCNT_CTL\t0x00140034\n#define AUD_INT_DMA_CTL\t\t0x00140040\n#define AUD_INT_A_LNGTH\t\t0x00140050\n#define AUD_INT_B_LNGTH\t\t0x00140054\n#define AUD_INT_A_MODE\t\t0x00140058\n#define AUD_INT_B_MODE\t\t0x0014005C\n\n \n#define AUD_EXT_DMA\t\t0x00140100\n#define AUD_EXT_GPCNT\t\t0x00140120\n#define AUD_EXT_GPCNT_CTL\t0x00140130\n#define AUD_EXT_DMA_CTL\t\t0x00140140\n#define AUD_EXT_LNGTH\t\t0x00140150\n#define AUD_EXT_A_MODE\t\t0x00140158\n\n \n#define I2C1_ADDR\t0x00180000\n#define I2C1_WDATA\t0x00180004\n#define I2C1_CTRL\t0x00180008\n#define I2C1_RDATA\t0x0018000C\n#define I2C1_STAT\t0x00180010\n\n \n#define I2C2_ADDR\t0x00190000\n#define I2C2_WDATA\t0x00190004\n#define I2C2_CTRL\t0x00190008\n#define I2C2_RDATA\t0x0019000C\n#define I2C2_STAT\t0x00190010\n\n \n#define I2C3_ADDR\t0x001A0000\n#define I2C3_WDATA\t0x001A0004\n#define I2C3_CTRL\t0x001A0008\n#define I2C3_RDATA\t0x001A000C\n#define I2C3_STAT\t0x001A0010\n\n \n#define UART_CTL\t0x001B0000\n#define UART_BRD\t0x001B0004\n#define UART_ISR\t0x001B000C\n#define UART_CNT\t0x001B0010\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}