======================================================
RTLCompiler invoked with options:
======================================================
-sv -2000 -hdl vhdl  -xprobe -no_drc -main work.top_kirsch(main)  -xdbpipefdr 616  -out_dir P:/ece327/project/Kirsch-Edge-Detector/uw_tmp//rtlc.out  -dfa_cp_opt -thr_opt -fsm_opt -free_mem -xdbpipefdw 624  -xor_eq_opt -tech_map -res_share -driver_pid 3548@cfbgkdfhee  -force_all -infer_mac -pipe_flow -msgpipefdr 596  -max_count 10000  -infer_rom -pri_enc_opt -allow_4ST -pconst_prop -if_to_case -allow_MDR -allow_CVD -infer_mem precision  -allow_FRN -use_sync_dff -msgpipefdw 608  -allow_WFU -reg_ctrl_opt -allow_FSW -no_add3_opt -disable_opt -allow_GSD -flatten_or 0  -case_sel_opt -no_addbuf_opt -allow_UFO -exemplar_best -dc_onset_opt -allow_ISL -ctrl_mux_flat never  -disable_incr -disable_dumps -cdfg_sweep_opt -muxnn_decomp -infer_nary_op -vecwriteopt -flatten_and 0  -mux_factor_opt -crtl_case_path 2  -lib_map_file P:/ece327/project/Kirsch-Edge-Detector/uw_tmp//.jaguarc  -use_enable_dff -exemplar_eval 1  -new_ram_flow -new_mux_flow -latch_mux_opt -one_hot_enc -upper_enum_break 800  -if_els_if_mod -thru_reg_or_opt -var_partsel_opt -infer_counter 2  -new_rom_flow -preserve_mults -log_mux_merge -strict_drc_check -no_cross_share -cross_hier_mem -translucent_ps -muxnn_cond_opt -res_share_mux_opt -max_mesg_count 10000  -muxnn_data_push -aggressive_cse -mux_anded_sel_opt -enable_eval_free -ctrl_sub_prog_flat 1024  -fast_partition -xilinx_tech_map -smart_rmv_gendh -aggressive_rom -acceptance_level medium  -preserve_name_case -lower_enum_break 5  -fsm_opt_thru_func -dual_edge_ff_support -new_or_simplify -implicit_state binary  -infer_priority_dff -concat_transform -barrel_shifter_opt -rom_extensions -encoding_style auto  -fsm_bin_heur_one -extended_iftocase -fsm_opt_thru_hier -relaxed_mem_checks -new_mux_costing -enable_expr_node_del -std_generate_name -enable_case_pragmas -enable_size_check -fpga_technology cycloneii  -bundle_instances -case_const_sel_opt -prune_unread_donodes -support_greybox_flow -infer_var_shifters -share_mutex_read_ports -memory_opt_switch -backend_case_rom_heur -enable_time_support -aggressive_if2case -enable_BHV_messages -shifter_pattern_opt -extended_uncons_port -hdl_array_name_style %s(%d)  -enable_div_macro_opt -show_all_elab_errors -infer_syncasync_mem -share_const_port_func -enable_res_share_comm -bind_mem_instances -generic_shine_thru -res_share_over_counter -precision_port_style -fsm_thru_unique_funcs -aggressive_ram_flow -replicate_mult_for_dsps -create_write_pri_for_mem -compile_celldefines -mux_factor_sel_cone_opt -inline_flatten_proc -simple_vecwrite_impl -enhanced_messaging -mid_rom_miss_addr_percent 40  -big_rom_miss_addr_percent 65  -omit_const_port_for_proc -state_table_threshold 40  -infer_syncsetreset_mem -no_init_val_honour -mid_rom_reduc_lits_percent 10  -new_xilinx_retiming -if_else_if_for_condasgn -support_initial_block -across_blk_rom_inference -dont_infer_sel_counters -omit_const_port_for_func -new_instance_naming -legalize_module_names -set_evaluated_return_size -infer_latch_from_condops -lattice_ifelseif_flow -disable_svassigncheck -aggressive_mux_factor_opt -retain_bbox_param_value_type -enhanced_cross_share_flow -no_aggressive_sync_en_ff -enable_attrb_string_info -enable_unconstrained_port -gnd_hanging_terminals -evaluate_decls_in_generates -partial_sanity_for_techcells -allow_twod_to_oned_memories 
======================================================
