
---------- Begin Simulation Statistics ----------
simSeconds                                   0.041315                       # Number of seconds simulated (Second)
simTicks                                  41315124226                       # Number of ticks simulated (Tick)
finalTick                                 41315124226                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     51.06                       # Real time elapsed on the host (Second)
hostTickRate                                809093297                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     856716                       # Number of bytes of host memory used (Byte)
simInsts                                     62399958                       # Number of instructions simulated (Count)
simOps                                      114021014                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1222004                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    2232920                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          2500                       # Clock period in ticks (Tick)
system.cpu.numCycles                        131997581                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.115317                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.472742                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numInsts             62400851                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              114021964                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.115317                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.472742                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts           11486289                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         107644514                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         20448784                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        11751587                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass         4175      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     73957379     64.86%     64.87% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult       603840      0.53%     65.40% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv         3746      0.00%     65.40% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd      2720095      2.39%     67.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     67.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          400      0.00%     67.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     67.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     67.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     67.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     67.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     67.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd           16      0.00%     67.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     67.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu      1208468      1.06%     68.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     68.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt          494      0.00%     68.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       906852      0.80%     69.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     69.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     69.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     69.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     69.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     69.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     69.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     69.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd       603648      0.53%     70.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     70.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     70.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt      1208448      1.06%     71.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv       301824      0.26%     71.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult       302208      0.27%     71.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     71.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     71.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     71.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     71.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     71.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     71.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     71.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     71.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     71.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     71.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     71.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     71.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     71.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     71.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     71.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     71.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     71.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     71.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     71.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     71.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     17425463     15.28%     87.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     10541181      9.24%     96.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead      3023321      2.65%     98.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite      1210406      1.06%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    114021964                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     10291434                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl      7219049                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      3072385                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      4473168                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      5818266                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall      2692208                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn      2692204                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data       31762054                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          31762054                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      31762054                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         31762054                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       127508                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          127508                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       127508                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         127508                       # number of overall misses (Count)
system.cpu.dcache.demandAccesses::cpu.data     31889562                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      31889562                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     31889562                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     31889562                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.003998                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.003998                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.003998                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.003998                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        85597                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             85597                       # number of writebacks (Count)
system.cpu.dcache.replacements                 126998                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data          171                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total          171                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data            2                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total            2                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data          173                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total          173                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.011561                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.011561                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data          173                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total          173                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data          173                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total          173                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     20396160                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        20396160                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        48897                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         48897                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.accesses::cpu.data     20445057                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     20445057                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.002392                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.002392                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.WriteReq.hits::cpu.data     11365894                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       11365894                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        78611                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        78611                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.accesses::cpu.data     11444505                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     11444505                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.006869                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.006869                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  41315124226                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.816240                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             31889908                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             127510                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             250.097310                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                 939                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.816240                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999641                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999641                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          207                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          254                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           50                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           63907326                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          63907326                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41315124226                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  41315124226                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41315124226                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns      5384412                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles     0.003195                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles 131997580.996805                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       32200371                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpAluAccesses     11486289                       # Number of float alu accesses (Count)
system.cpu.executeStats0.numFpRegReads       10576430                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites       9368379                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses    107644514                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads     126737640                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     78179366                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          32200371                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     53479053                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          225                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts              62400851                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps               114021964                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.472742                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           10291434                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.077967                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst       80371428                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          80371428                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      80371428                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         80371428                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         5024                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            5024                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         5024                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           5024                       # number of overall misses (Count)
system.cpu.icache.demandAccesses::cpu.inst     80376452                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      80376452                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     80376452                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     80376452                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000063                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000063                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000063                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000063                       # miss rate for overall accesses (Ratio)
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         4512                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              4512                       # number of writebacks (Count)
system.cpu.icache.replacements                   4512                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     80371428                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        80371428                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         5024                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          5024                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.accesses::cpu.inst     80376452                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     80376452                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000063                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000063                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  41315124226                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.537043                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             80376452                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               5024                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           15998.497611                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.537043                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999096                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999096                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          128                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           33                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          351                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          160757928                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         160757928                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41315124226                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock           5008                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  41315124226                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41315124226                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.rdAccesses                20448798                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                11751603                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      1734                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      2062                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  41315124226                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                80376525                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       564                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  41315124226                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  41315124226                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   162                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       313                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                   3121                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  10132                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     13253                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                  3121                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 10132                       # number of overall hits (Count)
system.l2.overallHits::total                    13253                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 1903                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               117378                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  119281                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                1903                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              117378                       # number of overall misses (Count)
system.l2.overallMisses::total                 119281                       # number of overall misses (Count)
system.l2.demandAccesses::cpu.inst               5024                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             127510                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                132534                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              5024                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            127510                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               132534                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.378782                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.920540                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.900003                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.378782                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.920540                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.900003                       # miss rate for overall accesses (Ratio)
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                75389                       # number of writebacks (Count)
system.l2.writebacks::total                     75389                       # number of writebacks (Count)
system.l2.replacements                          86775                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu.inst            3121                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total               3121                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1903                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1903                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.accesses::cpu.inst         5024                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           5024                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.378782                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.378782                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadExReq.hits::cpu.data               1811                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  1811                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            76802                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               76802                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.accesses::cpu.data          78613                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             78613                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.976963                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.976963                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadSharedReq.hits::cpu.data           8321                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              8321                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        40576                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           40576                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.accesses::cpu.data        48897                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         48897                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.829826                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.829826                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.WritebackClean.hits::writebacks         4512                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             4512                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         4512                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         4512                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        85597                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            85597                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        85597                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        85597                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  41315124226                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 30001.835883                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       264040                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     119544                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.208726                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      37.559362                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       198.613207                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data     29765.663313                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.001146                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.006061                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.908376                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.915583                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          32768                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  398                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2527                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                23236                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                 6607                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    2231896                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   2231896                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41315124226                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.bytesRead::cpu.inst           121792                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.data          7540071                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total             7661863                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu.inst       121792                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total          121792                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesWritten::writebacks      4824896                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::cpu.data        338982                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::total          5163878                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.numReads::cpu.inst              1903                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.data            120876                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total               122779                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numWrites::writebacks          75389                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::cpu.data           306207                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::total              381596                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu.inst             2947879                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.data           182501472                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total              185449352                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu.inst         2947879                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total            2947879                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::writebacks        116782803                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::cpu.data            8204792                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::total             124987595                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::writebacks        116782803                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.inst            2947879                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.data          190706264                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total             310436946                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  41315124226                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                 3498                       # Transaction distribution (Count)
system.membus.transDist::ReadResp               45977                       # Transaction distribution (Count)
system.membus.transDist::WriteReq              306207                       # Transaction distribution (Count)
system.membus.transDist::WriteResp             306207                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         75389                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             10772                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              76802                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             76802                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          42479                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       944133                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total       944133                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  944133                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     12825741                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total     12825741                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 12825741                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             428986                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   428986    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               428986                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  41315124226                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.snoop_filter.totRequests         205442                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        86161                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadReq                3498                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadResp              57419                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq             306207                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp            306207                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        85597                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         4512                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            41401                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             78613                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            78613                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           5024                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         48897                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        14560                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1001428                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                1015988                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       610304                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     14005709                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                14616013                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           86776                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   4824896                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            529015                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.001170                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.034187                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  528396     99.88%     99.88% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     619      0.12%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              529015                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  41315124226                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.snoop_filter.totRequests        264044                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       131510                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             619                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          619                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
