# RTL2GDS-for-RISCV_Processor
Repo for GDS file generated for riscv openlane flow.

Verilog file for thr processor is taken from https://github.com/YosysHQ/picorv32

Abhishek Agarwal
23M1171
IIT Bombay
