// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
// Date        : Thu Mar 31 16:54:13 2022
// Host        : Jarvis running 64-bit major release  (build 9200)
// Command     : write_verilog -mode timesim -nolib -sdf_anno true -force -file {D:/Graduation
//               Project/Narrowband-IoT-Receiver/src/fft/fft.sim/sim_1/impl/timing/xsim/fft_top_tb_time_impl.v}
// Design      : fft_top
// Purpose     : This verilog netlist is a timing simulation representation of the design and should not be modified or
//               synthesized. Please ensure that this netlist is used with the corresponding SDF file.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps
`define XIL_TIMING

module RAM32X1S_UNIQ_BASE_
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD381
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD382
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD383
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD384
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD385
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD386
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD387
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD388
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD389
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD390
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD391
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD392
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD393
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD394
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD395
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD396
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD397
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD398
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD399
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD400
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD401
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD402
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD403
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD404
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD405
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD406
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD407
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD408
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD409
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD410
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD411
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD412
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD413
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD414
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD415
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD416
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD417
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD418
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD419
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD420
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD421
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD422
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD423
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD424
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD425
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD426
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD427
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD428
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD429
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD430
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD431
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD432
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD433
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD434
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD435
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD436
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD437
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD438
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD439
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD440
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD441
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD442
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD443
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD444
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD445
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD446
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD447
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD448
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD449
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD450
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD451
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD452
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD453
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD454
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD455
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD456
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD457
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD458
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD459
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD460
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD461
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD462
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD463
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD464
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD465
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD466
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD467
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD468
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD469
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD470
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD471
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD472
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD473
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD474
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD475
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module cmplx_mul
   (O,
    yi1__0_0,
    yi1__0_1,
    yi1__0_2,
    I_in__0,
    yi1__0_3,
    yr1__0_0,
    S,
    yi1__0_4,
    yi1__0_5,
    yr1__0_1,
    yr1__0_2,
    yr1__0_3,
    yr1__0_4,
    clk_IBUF_BUFG,
    B,
    A,
    yi1__0_6,
    yi1__0_7,
    Q_out0,
    I_out0);
  output [3:0]O;
  output [3:0]yi1__0_0;
  output [3:0]yi1__0_1;
  output [3:0]yi1__0_2;
  output [15:0]I_in__0;
  output [3:0]yi1__0_3;
  output [3:0]yr1__0_0;
  output [3:0]S;
  output [3:0]yi1__0_4;
  output [3:0]yi1__0_5;
  output [3:0]yr1__0_1;
  output [3:0]yr1__0_2;
  output [3:0]yr1__0_3;
  input yr1__0_4;
  input clk_IBUF_BUFG;
  input [15:0]B;
  input [9:0]A;
  input [15:0]yi1__0_6;
  input [8:0]yi1__0_7;
  input [15:0]Q_out0;
  input [15:0]I_out0;

  wire [9:0]A;
  wire [15:0]B;
  wire [15:0]I_in__0;
  wire [15:0]I_out0;
  wire [3:0]O;
  wire [15:0]Q_out0;
  wire [3:0]S;
  wire clk_IBUF_BUFG;
  wire [15:0]p_0_in;
  wire [15:0]p_1_in;
  wire [15:0]p_1_in1_in;
  wire yi0_carry__0_i_1_n_0;
  wire yi0_carry__0_i_2_n_0;
  wire yi0_carry__0_i_3_n_0;
  wire yi0_carry__0_i_4_n_0;
  wire yi0_carry__0_n_0;
  wire yi0_carry__1_i_1_n_0;
  wire yi0_carry__1_i_2_n_0;
  wire yi0_carry__1_i_3_n_0;
  wire yi0_carry__1_i_4_n_0;
  wire yi0_carry__1_n_0;
  wire yi0_carry__2_i_1_n_0;
  wire yi0_carry__2_i_2_n_0;
  wire yi0_carry__2_i_3_n_0;
  wire yi0_carry__2_i_4_n_0;
  wire yi0_carry_i_1_n_0;
  wire yi0_carry_i_2_n_0;
  wire yi0_carry_i_3_n_0;
  wire yi0_carry_i_4_n_0;
  wire yi0_carry_n_0;
  wire [3:0]yi1__0_0;
  wire [3:0]yi1__0_1;
  wire [3:0]yi1__0_2;
  wire [3:0]yi1__0_3;
  wire [3:0]yi1__0_4;
  wire [3:0]yi1__0_5;
  wire [15:0]yi1__0_6;
  wire [8:0]yi1__0_7;
  wire yr0_carry__0_i_1_n_0;
  wire yr0_carry__0_i_2_n_0;
  wire yr0_carry__0_i_3_n_0;
  wire yr0_carry__0_i_4_n_0;
  wire yr0_carry__0_n_0;
  wire yr0_carry__1_i_1_n_0;
  wire yr0_carry__1_i_2_n_0;
  wire yr0_carry__1_i_3_n_0;
  wire yr0_carry__1_i_4_n_0;
  wire yr0_carry__1_n_0;
  wire yr0_carry__2_i_1_n_0;
  wire yr0_carry__2_i_2_n_0;
  wire yr0_carry__2_i_3_n_0;
  wire yr0_carry__2_i_4_n_0;
  wire yr0_carry_i_1_n_0;
  wire yr0_carry_i_2_n_0;
  wire yr0_carry_i_3_n_0;
  wire yr0_carry_i_4_n_0;
  wire yr0_carry_n_0;
  wire [3:0]yr1__0_0;
  wire [3:0]yr1__0_1;
  wire [3:0]yr1__0_2;
  wire [3:0]yr1__0_3;
  wire yr1__0_4;
  wire yr1_n_80;
  wire yr1_n_81;
  wire yr1_n_82;
  wire yr1_n_83;
  wire yr1_n_84;
  wire yr1_n_85;
  wire yr1_n_86;
  wire yr1_n_87;
  wire yr1_n_88;
  wire yr1_n_89;
  wire yr1_n_90;
  wire yr1_n_91;
  wire yr1_n_92;
  wire yr1_n_93;
  wire yr1_n_94;
  wire yr1_n_95;
  wire [2:0]NLW_yi0_carry_CO_UNCONNECTED;
  wire [2:0]NLW_yi0_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_yi0_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_yi0_carry__2_CO_UNCONNECTED;
  wire NLW_yi1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_yi1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_yi1_OVERFLOW_UNCONNECTED;
  wire NLW_yi1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_yi1_PATTERNDETECT_UNCONNECTED;
  wire NLW_yi1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_yi1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_yi1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_yi1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_yi1_P_UNCONNECTED;
  wire [47:0]NLW_yi1_PCOUT_UNCONNECTED;
  wire NLW_yi1__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_yi1__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_yi1__0_OVERFLOW_UNCONNECTED;
  wire NLW_yi1__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_yi1__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_yi1__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_yi1__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_yi1__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_yi1__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_yi1__0_P_UNCONNECTED;
  wire [47:0]NLW_yi1__0_PCOUT_UNCONNECTED;
  wire [2:0]NLW_yr0_carry_CO_UNCONNECTED;
  wire [2:0]NLW_yr0_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_yr0_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_yr0_carry__2_CO_UNCONNECTED;
  wire NLW_yr1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_yr1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_yr1_OVERFLOW_UNCONNECTED;
  wire NLW_yr1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_yr1_PATTERNDETECT_UNCONNECTED;
  wire NLW_yr1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_yr1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_yr1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_yr1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_yr1_P_UNCONNECTED;
  wire [47:0]NLW_yr1_PCOUT_UNCONNECTED;
  wire NLW_yr1__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_yr1__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_yr1__0_OVERFLOW_UNCONNECTED;
  wire NLW_yr1__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_yr1__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_yr1__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_yr1__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_yr1__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_yr1__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_yr1__0_P_UNCONNECTED;
  wire [47:0]NLW_yr1__0_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    I_out0_carry__0_i_1__0
       (.I0(I_in__0[7]),
        .I1(I_out0[7]),
        .O(yr1__0_2[3]));
  LUT2 #(
    .INIT(4'h6)) 
    I_out0_carry__0_i_2__0
       (.I0(I_in__0[6]),
        .I1(I_out0[6]),
        .O(yr1__0_2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    I_out0_carry__0_i_3__0
       (.I0(I_in__0[5]),
        .I1(I_out0[5]),
        .O(yr1__0_2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    I_out0_carry__0_i_4__0
       (.I0(I_in__0[4]),
        .I1(I_out0[4]),
        .O(yr1__0_2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    I_out0_carry__1_i_1__0
       (.I0(I_in__0[11]),
        .I1(I_out0[11]),
        .O(yr1__0_3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    I_out0_carry__1_i_2__0
       (.I0(I_in__0[10]),
        .I1(I_out0[10]),
        .O(yr1__0_3[2]));
  LUT2 #(
    .INIT(4'h6)) 
    I_out0_carry__1_i_3__0
       (.I0(I_in__0[9]),
        .I1(I_out0[9]),
        .O(yr1__0_3[1]));
  LUT2 #(
    .INIT(4'h6)) 
    I_out0_carry__1_i_4__0
       (.I0(I_in__0[8]),
        .I1(I_out0[8]),
        .O(yr1__0_3[0]));
  LUT2 #(
    .INIT(4'h6)) 
    I_out0_carry__2_i_1__0
       (.I0(I_in__0[15]),
        .I1(I_out0[15]),
        .O(yr1__0_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    I_out0_carry__2_i_2__0
       (.I0(I_in__0[14]),
        .I1(I_out0[14]),
        .O(yr1__0_0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    I_out0_carry__2_i_3__0
       (.I0(I_in__0[13]),
        .I1(I_out0[13]),
        .O(yr1__0_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    I_out0_carry__2_i_4__0
       (.I0(I_in__0[12]),
        .I1(I_out0[12]),
        .O(yr1__0_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    I_out0_carry_i_1__0
       (.I0(I_in__0[3]),
        .I1(I_out0[3]),
        .O(yr1__0_1[3]));
  LUT2 #(
    .INIT(4'h6)) 
    I_out0_carry_i_2__0
       (.I0(I_in__0[2]),
        .I1(I_out0[2]),
        .O(yr1__0_1[2]));
  LUT2 #(
    .INIT(4'h6)) 
    I_out0_carry_i_3__0
       (.I0(I_in__0[1]),
        .I1(I_out0[1]),
        .O(yr1__0_1[1]));
  LUT2 #(
    .INIT(4'h6)) 
    I_out0_carry_i_4__0
       (.I0(I_in__0[0]),
        .I1(I_out0[0]),
        .O(yr1__0_1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0_carry__0_i_1__0
       (.I0(yi1__0_0[3]),
        .I1(Q_out0[7]),
        .O(yi1__0_4[3]));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0_carry__0_i_2__0
       (.I0(yi1__0_0[2]),
        .I1(Q_out0[6]),
        .O(yi1__0_4[2]));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0_carry__0_i_3__0
       (.I0(yi1__0_0[1]),
        .I1(Q_out0[5]),
        .O(yi1__0_4[1]));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0_carry__0_i_4__0
       (.I0(yi1__0_0[0]),
        .I1(Q_out0[4]),
        .O(yi1__0_4[0]));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0_carry__1_i_1__0
       (.I0(yi1__0_1[3]),
        .I1(Q_out0[11]),
        .O(yi1__0_5[3]));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0_carry__1_i_2__0
       (.I0(yi1__0_1[2]),
        .I1(Q_out0[10]),
        .O(yi1__0_5[2]));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0_carry__1_i_3__0
       (.I0(yi1__0_1[1]),
        .I1(Q_out0[9]),
        .O(yi1__0_5[1]));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0_carry__1_i_4__0
       (.I0(yi1__0_1[0]),
        .I1(Q_out0[8]),
        .O(yi1__0_5[0]));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0_carry__2_i_1__0
       (.I0(yi1__0_2[3]),
        .I1(Q_out0[15]),
        .O(yi1__0_3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0_carry__2_i_2__0
       (.I0(yi1__0_2[2]),
        .I1(Q_out0[14]),
        .O(yi1__0_3[2]));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0_carry__2_i_3__0
       (.I0(yi1__0_2[1]),
        .I1(Q_out0[13]),
        .O(yi1__0_3[1]));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0_carry__2_i_4__0
       (.I0(yi1__0_2[0]),
        .I1(Q_out0[12]),
        .O(yi1__0_3[0]));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0_carry_i_1__0
       (.I0(O[3]),
        .I1(Q_out0[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0_carry_i_2__0
       (.I0(O[2]),
        .I1(Q_out0[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0_carry_i_3__0
       (.I0(O[1]),
        .I1(Q_out0[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0_carry_i_4__0
       (.I0(O[0]),
        .I1(Q_out0[0]),
        .O(S[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 yi0_carry
       (.CI(1'b0),
        .CO({yi0_carry_n_0,NLW_yi0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(p_1_in1_in[3:0]),
        .O(O),
        .S({yi0_carry_i_1_n_0,yi0_carry_i_2_n_0,yi0_carry_i_3_n_0,yi0_carry_i_4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 yi0_carry__0
       (.CI(yi0_carry_n_0),
        .CO({yi0_carry__0_n_0,NLW_yi0_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(p_1_in1_in[7:4]),
        .O(yi1__0_0),
        .S({yi0_carry__0_i_1_n_0,yi0_carry__0_i_2_n_0,yi0_carry__0_i_3_n_0,yi0_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    yi0_carry__0_i_1
       (.I0(p_1_in1_in[7]),
        .I1(p_0_in[7]),
        .O(yi0_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    yi0_carry__0_i_2
       (.I0(p_1_in1_in[6]),
        .I1(p_0_in[6]),
        .O(yi0_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    yi0_carry__0_i_3
       (.I0(p_1_in1_in[5]),
        .I1(p_0_in[5]),
        .O(yi0_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    yi0_carry__0_i_4
       (.I0(p_1_in1_in[4]),
        .I1(p_0_in[4]),
        .O(yi0_carry__0_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 yi0_carry__1
       (.CI(yi0_carry__0_n_0),
        .CO({yi0_carry__1_n_0,NLW_yi0_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(p_1_in1_in[11:8]),
        .O(yi1__0_1),
        .S({yi0_carry__1_i_1_n_0,yi0_carry__1_i_2_n_0,yi0_carry__1_i_3_n_0,yi0_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    yi0_carry__1_i_1
       (.I0(p_1_in1_in[11]),
        .I1(p_0_in[11]),
        .O(yi0_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    yi0_carry__1_i_2
       (.I0(p_1_in1_in[10]),
        .I1(p_0_in[10]),
        .O(yi0_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    yi0_carry__1_i_3
       (.I0(p_1_in1_in[9]),
        .I1(p_0_in[9]),
        .O(yi0_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    yi0_carry__1_i_4
       (.I0(p_1_in1_in[8]),
        .I1(p_0_in[8]),
        .O(yi0_carry__1_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 yi0_carry__2
       (.CI(yi0_carry__1_n_0),
        .CO(NLW_yi0_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,p_1_in1_in[14:12]}),
        .O(yi1__0_2),
        .S({yi0_carry__2_i_1_n_0,yi0_carry__2_i_2_n_0,yi0_carry__2_i_3_n_0,yi0_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    yi0_carry__2_i_1
       (.I0(p_1_in1_in[15]),
        .I1(p_0_in[15]),
        .O(yi0_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    yi0_carry__2_i_2
       (.I0(p_1_in1_in[14]),
        .I1(p_0_in[14]),
        .O(yi0_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    yi0_carry__2_i_3
       (.I0(p_1_in1_in[13]),
        .I1(p_0_in[13]),
        .O(yi0_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    yi0_carry__2_i_4
       (.I0(p_1_in1_in[12]),
        .I1(p_0_in[12]),
        .O(yi0_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    yi0_carry_i_1
       (.I0(p_1_in1_in[3]),
        .I1(p_0_in[3]),
        .O(yi0_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    yi0_carry_i_2
       (.I0(p_1_in1_in[2]),
        .I1(p_0_in[2]),
        .O(yi0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    yi0_carry_i_3
       (.I0(p_1_in1_in[1]),
        .I1(p_0_in[1]),
        .O(yi0_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    yi0_carry_i_4
       (.I0(p_1_in1_in[0]),
        .I1(p_0_in[0]),
        .O(yi0_carry_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    yi1
       (.A({A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9:3],A[7],A[2:0],1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_yi1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_yi1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_yi1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_yi1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(yr1__0_4),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_yi1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_yi1_OVERFLOW_UNCONNECTED),
        .P({NLW_yi1_P_UNCONNECTED[47:26],p_0_in,NLW_yi1_P_UNCONNECTED[9:0]}),
        .PATTERNBDETECT(NLW_yi1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_yi1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_yi1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_yi1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    yi1__0
       (.A({yi1__0_7[8],yi1__0_7[8],yi1__0_7[8],yi1__0_7[8],yi1__0_7[8],yi1__0_7[8],yi1__0_7[8],yi1__0_7[8],yi1__0_7[8],yi1__0_7[8],yi1__0_7[8],yi1__0_7[8],yi1__0_7[8],yi1__0_7[8],yi1__0_7[8],yi1__0_7[8],yi1__0_7[8],yi1__0_7[8],yi1__0_7[8:6],A[1],yi1__0_7[5:3],yi1__0_7[6],yi1__0_7[2:0],1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_yi1__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({yi1__0_6[15],yi1__0_6[15],yi1__0_6}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_yi1__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_yi1__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_yi1__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(yr1__0_4),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_yi1__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_yi1__0_OVERFLOW_UNCONNECTED),
        .P({NLW_yi1__0_P_UNCONNECTED[47:26],p_1_in1_in,NLW_yi1__0_P_UNCONNECTED[9:0]}),
        .PATTERNBDETECT(NLW_yi1__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_yi1__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_yi1__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_yi1__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 yr0_carry
       (.CI(1'b0),
        .CO({yr0_carry_n_0,NLW_yr0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b1),
        .DI(p_1_in[3:0]),
        .O(I_in__0[3:0]),
        .S({yr0_carry_i_1_n_0,yr0_carry_i_2_n_0,yr0_carry_i_3_n_0,yr0_carry_i_4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 yr0_carry__0
       (.CI(yr0_carry_n_0),
        .CO({yr0_carry__0_n_0,NLW_yr0_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(p_1_in[7:4]),
        .O(I_in__0[7:4]),
        .S({yr0_carry__0_i_1_n_0,yr0_carry__0_i_2_n_0,yr0_carry__0_i_3_n_0,yr0_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    yr0_carry__0_i_1
       (.I0(p_1_in[7]),
        .I1(yr1_n_88),
        .O(yr0_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    yr0_carry__0_i_2
       (.I0(p_1_in[6]),
        .I1(yr1_n_89),
        .O(yr0_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    yr0_carry__0_i_3
       (.I0(p_1_in[5]),
        .I1(yr1_n_90),
        .O(yr0_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    yr0_carry__0_i_4
       (.I0(p_1_in[4]),
        .I1(yr1_n_91),
        .O(yr0_carry__0_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 yr0_carry__1
       (.CI(yr0_carry__0_n_0),
        .CO({yr0_carry__1_n_0,NLW_yr0_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(p_1_in[11:8]),
        .O(I_in__0[11:8]),
        .S({yr0_carry__1_i_1_n_0,yr0_carry__1_i_2_n_0,yr0_carry__1_i_3_n_0,yr0_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    yr0_carry__1_i_1
       (.I0(p_1_in[11]),
        .I1(yr1_n_84),
        .O(yr0_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    yr0_carry__1_i_2
       (.I0(p_1_in[10]),
        .I1(yr1_n_85),
        .O(yr0_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    yr0_carry__1_i_3
       (.I0(p_1_in[9]),
        .I1(yr1_n_86),
        .O(yr0_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    yr0_carry__1_i_4
       (.I0(p_1_in[8]),
        .I1(yr1_n_87),
        .O(yr0_carry__1_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 yr0_carry__2
       (.CI(yr0_carry__1_n_0),
        .CO(NLW_yr0_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,p_1_in[14:12]}),
        .O(I_in__0[15:12]),
        .S({yr0_carry__2_i_1_n_0,yr0_carry__2_i_2_n_0,yr0_carry__2_i_3_n_0,yr0_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    yr0_carry__2_i_1
       (.I0(p_1_in[15]),
        .I1(yr1_n_80),
        .O(yr0_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    yr0_carry__2_i_2
       (.I0(p_1_in[14]),
        .I1(yr1_n_81),
        .O(yr0_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    yr0_carry__2_i_3
       (.I0(p_1_in[13]),
        .I1(yr1_n_82),
        .O(yr0_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    yr0_carry__2_i_4
       (.I0(p_1_in[12]),
        .I1(yr1_n_83),
        .O(yr0_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    yr0_carry_i_1
       (.I0(p_1_in[3]),
        .I1(yr1_n_92),
        .O(yr0_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    yr0_carry_i_2
       (.I0(p_1_in[2]),
        .I1(yr1_n_93),
        .O(yr0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    yr0_carry_i_3
       (.I0(p_1_in[1]),
        .I1(yr1_n_94),
        .O(yr0_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    yr0_carry_i_4
       (.I0(p_1_in[0]),
        .I1(yr1_n_95),
        .O(yr0_carry_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    yr1
       (.A({yi1__0_7[8],yi1__0_7[8],yi1__0_7[8],yi1__0_7[8],yi1__0_7[8],yi1__0_7[8],yi1__0_7[8],yi1__0_7[8],yi1__0_7[8],yi1__0_7[8],yi1__0_7[8],yi1__0_7[8],yi1__0_7[8],yi1__0_7[8],yi1__0_7[8],yi1__0_7[8],yi1__0_7[8],yi1__0_7[8],yi1__0_7[8:6],A[1],yi1__0_7[5:3],yi1__0_7[6],yi1__0_7[2:0],1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_yr1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_yr1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_yr1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_yr1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(yr1__0_4),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_yr1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_yr1_OVERFLOW_UNCONNECTED),
        .P({NLW_yr1_P_UNCONNECTED[47:26],yr1_n_80,yr1_n_81,yr1_n_82,yr1_n_83,yr1_n_84,yr1_n_85,yr1_n_86,yr1_n_87,yr1_n_88,yr1_n_89,yr1_n_90,yr1_n_91,yr1_n_92,yr1_n_93,yr1_n_94,yr1_n_95,NLW_yr1_P_UNCONNECTED[9:0]}),
        .PATTERNBDETECT(NLW_yr1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_yr1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_yr1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_yr1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    yr1__0
       (.A({A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9:3],A[7],A[2:0],1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_yr1__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({yi1__0_6[15],yi1__0_6[15],yi1__0_6}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_yr1__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_yr1__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_yr1__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(yr1__0_4),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_yr1__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_yr1__0_OVERFLOW_UNCONNECTED),
        .P({NLW_yr1__0_P_UNCONNECTED[47:26],p_1_in,NLW_yr1__0_P_UNCONNECTED[9:0]}),
        .PATTERNBDETECT(NLW_yr1__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_yr1__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_yr1__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_yr1__0_UNDERFLOW_UNCONNECTED));
endmodule

module fft_ROM
   (A,
    \cycleCounter_reg[0]_0 ,
    fftEn_IBUF,
    clk_IBUF_BUFG,
    AR);
  output [9:0]A;
  output [8:0]\cycleCounter_reg[0]_0 ;
  input fftEn_IBUF;
  input clk_IBUF_BUFG;
  input [0:0]AR;

  wire [9:0]A;
  wire [0:0]AR;
  wire clk_IBUF_BUFG;
  wire \cycleCounter[0]_i_1__4_n_0 ;
  wire [4:0]cycleCounter_reg;
  wire [8:0]\cycleCounter_reg[0]_0 ;
  wire fftEn_IBUF;
  wire [4:1]p_0_in__0;

  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cycleCounter[0]_i_1__4 
       (.I0(fftEn_IBUF),
        .I1(cycleCounter_reg[0]),
        .O(\cycleCounter[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \cycleCounter[1]_i_1 
       (.I0(cycleCounter_reg[1]),
        .I1(cycleCounter_reg[0]),
        .I2(fftEn_IBUF),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \cycleCounter[2]_i_1 
       (.I0(cycleCounter_reg[2]),
        .I1(cycleCounter_reg[1]),
        .I2(cycleCounter_reg[0]),
        .I3(fftEn_IBUF),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \cycleCounter[3]_i_1 
       (.I0(cycleCounter_reg[3]),
        .I1(cycleCounter_reg[2]),
        .I2(cycleCounter_reg[0]),
        .I3(cycleCounter_reg[1]),
        .I4(fftEn_IBUF),
        .O(p_0_in__0[3]));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \cycleCounter[4]_i_1 
       (.I0(cycleCounter_reg[4]),
        .I1(cycleCounter_reg[3]),
        .I2(cycleCounter_reg[1]),
        .I3(cycleCounter_reg[0]),
        .I4(cycleCounter_reg[2]),
        .I5(fftEn_IBUF),
        .O(p_0_in__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \cycleCounter_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(\cycleCounter[0]_i_1__4_n_0 ),
        .Q(cycleCounter_reg[0]));
  FDCE #(
    .INIT(1'b0)) 
    \cycleCounter_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(p_0_in__0[1]),
        .Q(cycleCounter_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \cycleCounter_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(p_0_in__0[2]),
        .Q(cycleCounter_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \cycleCounter_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(p_0_in__0[3]),
        .Q(cycleCounter_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \cycleCounter_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(p_0_in__0[4]),
        .Q(cycleCounter_reg[4]));
  LUT5 #(
    .INIT(32'h37700000)) 
    yi1__0_i_17
       (.I0(cycleCounter_reg[0]),
        .I1(cycleCounter_reg[1]),
        .I2(cycleCounter_reg[3]),
        .I3(cycleCounter_reg[2]),
        .I4(cycleCounter_reg[4]),
        .O(\cycleCounter_reg[0]_0 [8]));
  LUT5 #(
    .INIT(32'hD77F7F0F)) 
    yi1__0_i_18
       (.I0(cycleCounter_reg[1]),
        .I1(cycleCounter_reg[0]),
        .I2(cycleCounter_reg[4]),
        .I3(cycleCounter_reg[2]),
        .I4(cycleCounter_reg[3]),
        .O(\cycleCounter_reg[0]_0 [7]));
  LUT5 #(
    .INIT(32'h01000000)) 
    yi1__0_i_19
       (.I0(cycleCounter_reg[2]),
        .I1(cycleCounter_reg[1]),
        .I2(cycleCounter_reg[0]),
        .I3(cycleCounter_reg[4]),
        .I4(cycleCounter_reg[3]),
        .O(\cycleCounter_reg[0]_0 [6]));
  LUT5 #(
    .INIT(32'h40000000)) 
    yi1__0_i_20
       (.I0(cycleCounter_reg[0]),
        .I1(cycleCounter_reg[3]),
        .I2(cycleCounter_reg[4]),
        .I3(cycleCounter_reg[1]),
        .I4(cycleCounter_reg[2]),
        .O(\cycleCounter_reg[0]_0 [5]));
  LUT5 #(
    .INIT(32'h15000000)) 
    yi1__0_i_21
       (.I0(cycleCounter_reg[0]),
        .I1(cycleCounter_reg[2]),
        .I2(cycleCounter_reg[1]),
        .I3(cycleCounter_reg[3]),
        .I4(cycleCounter_reg[4]),
        .O(\cycleCounter_reg[0]_0 [4]));
  LUT5 #(
    .INIT(32'h00208828)) 
    yi1__0_i_22
       (.I0(cycleCounter_reg[4]),
        .I1(cycleCounter_reg[3]),
        .I2(cycleCounter_reg[2]),
        .I3(cycleCounter_reg[0]),
        .I4(cycleCounter_reg[1]),
        .O(\cycleCounter_reg[0]_0 [3]));
  LUT5 #(
    .INIT(32'h20AA20A0)) 
    yi1__0_i_23
       (.I0(cycleCounter_reg[4]),
        .I1(cycleCounter_reg[1]),
        .I2(cycleCounter_reg[3]),
        .I3(cycleCounter_reg[0]),
        .I4(cycleCounter_reg[2]),
        .O(\cycleCounter_reg[0]_0 [2]));
  LUT5 #(
    .INIT(32'h306A0000)) 
    yi1__0_i_24
       (.I0(cycleCounter_reg[2]),
        .I1(cycleCounter_reg[1]),
        .I2(cycleCounter_reg[3]),
        .I3(cycleCounter_reg[0]),
        .I4(cycleCounter_reg[4]),
        .O(\cycleCounter_reg[0]_0 [1]));
  LUT5 #(
    .INIT(32'h14000000)) 
    yi1__0_i_25
       (.I0(cycleCounter_reg[0]),
        .I1(cycleCounter_reg[1]),
        .I2(cycleCounter_reg[2]),
        .I3(cycleCounter_reg[3]),
        .I4(cycleCounter_reg[4]),
        .O(\cycleCounter_reg[0]_0 [0]));
  LUT5 #(
    .INIT(32'h62000000)) 
    yi1_i_17
       (.I0(cycleCounter_reg[1]),
        .I1(cycleCounter_reg[0]),
        .I2(cycleCounter_reg[3]),
        .I3(cycleCounter_reg[2]),
        .I4(cycleCounter_reg[4]),
        .O(A[9]));
  LUT5 #(
    .INIT(32'hFDF7D5F7)) 
    yi1_i_18
       (.I0(cycleCounter_reg[4]),
        .I1(cycleCounter_reg[2]),
        .I2(cycleCounter_reg[1]),
        .I3(cycleCounter_reg[3]),
        .I4(cycleCounter_reg[0]),
        .O(A[8]));
  LUT5 #(
    .INIT(32'h00002600)) 
    yi1_i_19
       (.I0(cycleCounter_reg[3]),
        .I1(cycleCounter_reg[2]),
        .I2(cycleCounter_reg[0]),
        .I3(cycleCounter_reg[4]),
        .I4(cycleCounter_reg[1]),
        .O(A[7]));
  LUT5 #(
    .INIT(32'h14C40000)) 
    yi1_i_20
       (.I0(cycleCounter_reg[0]),
        .I1(cycleCounter_reg[3]),
        .I2(cycleCounter_reg[2]),
        .I3(cycleCounter_reg[1]),
        .I4(cycleCounter_reg[4]),
        .O(A[6]));
  LUT5 #(
    .INIT(32'h02022A00)) 
    yi1_i_21
       (.I0(cycleCounter_reg[4]),
        .I1(cycleCounter_reg[1]),
        .I2(cycleCounter_reg[0]),
        .I3(cycleCounter_reg[3]),
        .I4(cycleCounter_reg[2]),
        .O(A[5]));
  LUT5 #(
    .INIT(32'h42100000)) 
    yi1_i_22
       (.I0(cycleCounter_reg[0]),
        .I1(cycleCounter_reg[1]),
        .I2(cycleCounter_reg[2]),
        .I3(cycleCounter_reg[3]),
        .I4(cycleCounter_reg[4]),
        .O(A[4]));
  LUT5 #(
    .INIT(32'h00802008)) 
    yi1_i_23
       (.I0(cycleCounter_reg[4]),
        .I1(cycleCounter_reg[3]),
        .I2(cycleCounter_reg[2]),
        .I3(cycleCounter_reg[1]),
        .I4(cycleCounter_reg[0]),
        .O(A[3]));
  LUT5 #(
    .INIT(32'h0080A880)) 
    yi1_i_24
       (.I0(cycleCounter_reg[4]),
        .I1(cycleCounter_reg[2]),
        .I2(cycleCounter_reg[3]),
        .I3(cycleCounter_reg[1]),
        .I4(cycleCounter_reg[0]),
        .O(A[2]));
  LUT5 #(
    .INIT(32'h59080000)) 
    yi1_i_25
       (.I0(cycleCounter_reg[0]),
        .I1(cycleCounter_reg[3]),
        .I2(cycleCounter_reg[1]),
        .I3(cycleCounter_reg[2]),
        .I4(cycleCounter_reg[4]),
        .O(A[1]));
  LUT5 #(
    .INIT(32'h09000000)) 
    yi1_i_26
       (.I0(cycleCounter_reg[1]),
        .I1(cycleCounter_reg[2]),
        .I2(cycleCounter_reg[0]),
        .I3(cycleCounter_reg[3]),
        .I4(cycleCounter_reg[4]),
        .O(A[0]));
endmodule

module fft_stage1
   (S,
    Q_out,
    I_out,
    \currState_reg[3] ,
    I_in_IBUF,
    Q_in_IBUF,
    fftEn_IBUF,
    Q,
    clk_IBUF_BUFG,
    AR);
  output [0:0]S;
  output [15:0]Q_out;
  output [15:0]I_out;
  output [0:0]\currState_reg[3] ;
  input [15:0]I_in_IBUF;
  input [15:0]Q_in_IBUF;
  input fftEn_IBUF;
  input [0:0]Q;
  input clk_IBUF_BUFG;
  input [0:0]AR;

  wire [0:0]AR;
  wire [15:0]I_in_IBUF;
  wire [15:0]I_out;
  wire [15:0]I_out01_out;
  wire I_out0_carry__0_i_1_n_0;
  wire I_out0_carry__0_i_2_n_0;
  wire I_out0_carry__0_i_3_n_0;
  wire I_out0_carry__0_i_4_n_0;
  wire I_out0_carry__0_n_0;
  wire I_out0_carry__1_i_1_n_0;
  wire I_out0_carry__1_i_2_n_0;
  wire I_out0_carry__1_i_3_n_0;
  wire I_out0_carry__1_i_4_n_0;
  wire I_out0_carry__1_n_0;
  wire I_out0_carry__2_i_1_n_0;
  wire I_out0_carry__2_i_2_n_0;
  wire I_out0_carry__2_i_3_n_0;
  wire I_out0_carry__2_i_4_n_0;
  wire I_out0_carry_i_1_n_0;
  wire I_out0_carry_i_2_n_0;
  wire I_out0_carry_i_3_n_0;
  wire I_out0_carry_i_4_n_0;
  wire I_out0_carry_n_0;
  wire \I_out[0]_i_1_n_0 ;
  wire \I_out[10]_i_1_n_0 ;
  wire \I_out[11]_i_1_n_0 ;
  wire \I_out[12]_i_1_n_0 ;
  wire \I_out[13]_i_1_n_0 ;
  wire \I_out[14]_i_1_n_0 ;
  wire \I_out[15]_i_1_n_0 ;
  wire \I_out[1]_i_1_n_0 ;
  wire \I_out[2]_i_1_n_0 ;
  wire \I_out[3]_i_1_n_0 ;
  wire \I_out[4]_i_1_n_0 ;
  wire \I_out[5]_i_1_n_0 ;
  wire \I_out[6]_i_1_n_0 ;
  wire \I_out[7]_i_1_n_0 ;
  wire \I_out[8]_i_1_n_0 ;
  wire \I_out[9]_i_1_n_0 ;
  wire [0:0]Q;
  wire [15:0]Q_in_IBUF;
  wire [15:0]Q_out;
  wire [15:0]Q_out00_out;
  wire Q_out0_carry__0_i_1_n_0;
  wire Q_out0_carry__0_i_2_n_0;
  wire Q_out0_carry__0_i_3_n_0;
  wire Q_out0_carry__0_i_4_n_0;
  wire Q_out0_carry__0_n_0;
  wire Q_out0_carry__1_i_1_n_0;
  wire Q_out0_carry__1_i_2_n_0;
  wire Q_out0_carry__1_i_3_n_0;
  wire Q_out0_carry__1_i_4_n_0;
  wire Q_out0_carry__1_n_0;
  wire Q_out0_carry__2_i_1_n_0;
  wire Q_out0_carry__2_i_2_n_0;
  wire Q_out0_carry__2_i_3_n_0;
  wire Q_out0_carry__2_i_4_n_0;
  wire Q_out0_carry_i_1_n_0;
  wire Q_out0_carry_i_2_n_0;
  wire Q_out0_carry_i_3_n_0;
  wire Q_out0_carry_i_4_n_0;
  wire Q_out0_carry_n_0;
  wire \Q_out[0]_i_1_n_0 ;
  wire \Q_out[10]_i_1_n_0 ;
  wire \Q_out[11]_i_1_n_0 ;
  wire \Q_out[12]_i_1_n_0 ;
  wire \Q_out[13]_i_1_n_0 ;
  wire \Q_out[14]_i_1_n_0 ;
  wire \Q_out[15]_i_1_n_0 ;
  wire \Q_out[1]_i_1_n_0 ;
  wire \Q_out[2]_i_1_n_0 ;
  wire \Q_out[3]_i_1_n_0 ;
  wire \Q_out[4]_i_1_n_0 ;
  wire \Q_out[5]_i_1_n_0 ;
  wire \Q_out[6]_i_1_n_0 ;
  wire \Q_out[7]_i_1_n_0 ;
  wire \Q_out[8]_i_1_n_0 ;
  wire \Q_out[9]_i_1_n_0 ;
  wire [0:0]S;
  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_4 ;
  wire \_inferred__0/i__carry__0_n_5 ;
  wire \_inferred__0/i__carry__0_n_6 ;
  wire \_inferred__0/i__carry__0_n_7 ;
  wire \_inferred__0/i__carry__1_n_0 ;
  wire \_inferred__0/i__carry__1_n_4 ;
  wire \_inferred__0/i__carry__1_n_5 ;
  wire \_inferred__0/i__carry__1_n_6 ;
  wire \_inferred__0/i__carry__1_n_7 ;
  wire \_inferred__0/i__carry__2_n_4 ;
  wire \_inferred__0/i__carry__2_n_5 ;
  wire \_inferred__0/i__carry__2_n_6 ;
  wire \_inferred__0/i__carry__2_n_7 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_4 ;
  wire \_inferred__0/i__carry_n_5 ;
  wire \_inferred__0/i__carry_n_6 ;
  wire \_inferred__0/i__carry_n_7 ;
  wire \_inferred__2/i__carry__0_n_0 ;
  wire \_inferred__2/i__carry__0_n_4 ;
  wire \_inferred__2/i__carry__0_n_5 ;
  wire \_inferred__2/i__carry__0_n_6 ;
  wire \_inferred__2/i__carry__0_n_7 ;
  wire \_inferred__2/i__carry__1_n_0 ;
  wire \_inferred__2/i__carry__1_n_4 ;
  wire \_inferred__2/i__carry__1_n_5 ;
  wire \_inferred__2/i__carry__1_n_6 ;
  wire \_inferred__2/i__carry__1_n_7 ;
  wire \_inferred__2/i__carry__2_n_4 ;
  wire \_inferred__2/i__carry__2_n_5 ;
  wire \_inferred__2/i__carry__2_n_6 ;
  wire \_inferred__2/i__carry__2_n_7 ;
  wire \_inferred__2/i__carry_n_0 ;
  wire \_inferred__2/i__carry_n_4 ;
  wire \_inferred__2/i__carry_n_5 ;
  wire \_inferred__2/i__carry_n_6 ;
  wire \_inferred__2/i__carry_n_7 ;
  wire [2:0]addGen;
  wire \addGen[0]_i_1__0_n_0 ;
  wire \addGen[1]_i_1_n_0 ;
  wire \addGen[2]_i_1_n_0 ;
  wire clk_IBUF_BUFG;
  wire [2:0]currState;
  wire \currState[0]_i_1_n_0 ;
  wire \currState[1]_i_1_n_0 ;
  wire \currState[1]_i_2_n_0 ;
  wire \currState[2]_i_1_n_0 ;
  wire \currState[2]_i_2__1_n_0 ;
  wire [0:0]\currState_reg[3] ;
  wire [4:0]cycleCounter;
  wire \cycleCounter[0]_i_1__3_n_0 ;
  wire \cycleCounter[1]_i_1__0_n_0 ;
  wire \cycleCounter[2]_i_1__1_n_0 ;
  wire \cycleCounter[3]_i_1__1_n_0 ;
  wire \cycleCounter[4]_i_1__1_n_0 ;
  wire delayLine_I_reg_0_7_0_0_i_1_n_0;
  wire delayLine_I_reg_0_7_0_0_i_2_n_0;
  wire delayLine_I_reg_0_7_0_0_n_0;
  wire delayLine_I_reg_0_7_10_10_i_1_n_0;
  wire delayLine_I_reg_0_7_10_10_n_0;
  wire delayLine_I_reg_0_7_11_11_i_1_n_0;
  wire delayLine_I_reg_0_7_11_11_n_0;
  wire delayLine_I_reg_0_7_12_12_i_1_n_0;
  wire delayLine_I_reg_0_7_12_12_n_0;
  wire delayLine_I_reg_0_7_13_13_i_1_n_0;
  wire delayLine_I_reg_0_7_13_13_n_0;
  wire delayLine_I_reg_0_7_14_14_i_1_n_0;
  wire delayLine_I_reg_0_7_14_14_n_0;
  wire delayLine_I_reg_0_7_15_15_i_1_n_0;
  wire delayLine_I_reg_0_7_15_15_n_0;
  wire delayLine_I_reg_0_7_1_1_i_1_n_0;
  wire delayLine_I_reg_0_7_1_1_n_0;
  wire delayLine_I_reg_0_7_2_2_i_1_n_0;
  wire delayLine_I_reg_0_7_2_2_n_0;
  wire delayLine_I_reg_0_7_3_3_i_1_n_0;
  wire delayLine_I_reg_0_7_3_3_n_0;
  wire delayLine_I_reg_0_7_4_4_i_1_n_0;
  wire delayLine_I_reg_0_7_4_4_n_0;
  wire delayLine_I_reg_0_7_5_5_i_1_n_0;
  wire delayLine_I_reg_0_7_5_5_n_0;
  wire delayLine_I_reg_0_7_6_6_i_1_n_0;
  wire delayLine_I_reg_0_7_6_6_n_0;
  wire delayLine_I_reg_0_7_7_7_i_1_n_0;
  wire delayLine_I_reg_0_7_7_7_n_0;
  wire delayLine_I_reg_0_7_8_8_i_1_n_0;
  wire delayLine_I_reg_0_7_8_8_n_0;
  wire delayLine_I_reg_0_7_9_9_i_1_n_0;
  wire delayLine_I_reg_0_7_9_9_n_0;
  wire delayLine_Q_reg_0_7_0_0_i_1_n_0;
  wire delayLine_Q_reg_0_7_0_0_n_0;
  wire delayLine_Q_reg_0_7_10_10_i_1_n_0;
  wire delayLine_Q_reg_0_7_10_10_n_0;
  wire delayLine_Q_reg_0_7_11_11_i_1_n_0;
  wire delayLine_Q_reg_0_7_11_11_n_0;
  wire delayLine_Q_reg_0_7_12_12_i_1_n_0;
  wire delayLine_Q_reg_0_7_12_12_n_0;
  wire delayLine_Q_reg_0_7_13_13_i_1_n_0;
  wire delayLine_Q_reg_0_7_13_13_n_0;
  wire delayLine_Q_reg_0_7_14_14_i_1_n_0;
  wire delayLine_Q_reg_0_7_14_14_n_0;
  wire delayLine_Q_reg_0_7_15_15_i_1_n_0;
  wire delayLine_Q_reg_0_7_15_15_n_0;
  wire delayLine_Q_reg_0_7_1_1_i_1_n_0;
  wire delayLine_Q_reg_0_7_1_1_n_0;
  wire delayLine_Q_reg_0_7_2_2_i_1_n_0;
  wire delayLine_Q_reg_0_7_2_2_n_0;
  wire delayLine_Q_reg_0_7_3_3_i_1_n_0;
  wire delayLine_Q_reg_0_7_3_3_n_0;
  wire delayLine_Q_reg_0_7_4_4_i_1_n_0;
  wire delayLine_Q_reg_0_7_4_4_n_0;
  wire delayLine_Q_reg_0_7_5_5_i_1_n_0;
  wire delayLine_Q_reg_0_7_5_5_n_0;
  wire delayLine_Q_reg_0_7_6_6_i_1_n_0;
  wire delayLine_Q_reg_0_7_6_6_n_0;
  wire delayLine_Q_reg_0_7_7_7_i_1_n_0;
  wire delayLine_Q_reg_0_7_7_7_n_0;
  wire delayLine_Q_reg_0_7_8_8_i_1_n_0;
  wire delayLine_Q_reg_0_7_8_8_n_0;
  wire delayLine_Q_reg_0_7_9_9_i_1_n_0;
  wire delayLine_Q_reg_0_7_9_9_n_0;
  wire fftEn_IBUF;
  wire i__carry__0_i_1__1_n_0;
  wire i__carry__0_i_1__2_n_0;
  wire i__carry__0_i_2__1_n_0;
  wire i__carry__0_i_2__2_n_0;
  wire i__carry__0_i_3__1_n_0;
  wire i__carry__0_i_3__2_n_0;
  wire i__carry__0_i_4__1_n_0;
  wire i__carry__0_i_4__2_n_0;
  wire i__carry__1_i_1__1_n_0;
  wire i__carry__1_i_1__2_n_0;
  wire i__carry__1_i_2__1_n_0;
  wire i__carry__1_i_2__2_n_0;
  wire i__carry__1_i_3__1_n_0;
  wire i__carry__1_i_3__2_n_0;
  wire i__carry__1_i_4__1_n_0;
  wire i__carry__1_i_4__2_n_0;
  wire i__carry__2_i_1__1_n_0;
  wire i__carry__2_i_1__2_n_0;
  wire i__carry__2_i_2__1_n_0;
  wire i__carry__2_i_2__2_n_0;
  wire i__carry__2_i_3__1_n_0;
  wire i__carry__2_i_3__2_n_0;
  wire i__carry__2_i_4__1_n_0;
  wire i__carry__2_i_4__2_n_0;
  wire i__carry_i_1__1_n_0;
  wire i__carry_i_1__2_n_0;
  wire i__carry_i_2__1_n_0;
  wire i__carry_i_2__2_n_0;
  wire i__carry_i_3__1_n_0;
  wire i__carry_i_3__2_n_0;
  wire i__carry_i_4__1_n_0;
  wire i__carry_i_4__2_n_0;
  wire [2:0]NLW_I_out0_carry_CO_UNCONNECTED;
  wire [2:0]NLW_I_out0_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_I_out0_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_I_out0_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_Q_out0_carry_CO_UNCONNECTED;
  wire [2:0]NLW_Q_out0_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_Q_out0_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_Q_out0_carry__2_CO_UNCONNECTED;
  wire [2:0]\NLW__inferred__0/i__carry_CO_UNCONNECTED ;
  wire [2:0]\NLW__inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [2:0]\NLW__inferred__0/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW__inferred__0/i__carry__2_CO_UNCONNECTED ;
  wire [2:0]\NLW__inferred__2/i__carry_CO_UNCONNECTED ;
  wire [2:0]\NLW__inferred__2/i__carry__0_CO_UNCONNECTED ;
  wire [2:0]\NLW__inferred__2/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW__inferred__2/i__carry__2_CO_UNCONNECTED ;

  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 I_out0_carry
       (.CI(1'b0),
        .CO({I_out0_carry_n_0,NLW_I_out0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(I_in_IBUF[3:0]),
        .O(I_out01_out[3:0]),
        .S({I_out0_carry_i_1_n_0,I_out0_carry_i_2_n_0,I_out0_carry_i_3_n_0,I_out0_carry_i_4_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 I_out0_carry__0
       (.CI(I_out0_carry_n_0),
        .CO({I_out0_carry__0_n_0,NLW_I_out0_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(I_in_IBUF[7:4]),
        .O(I_out01_out[7:4]),
        .S({I_out0_carry__0_i_1_n_0,I_out0_carry__0_i_2_n_0,I_out0_carry__0_i_3_n_0,I_out0_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    I_out0_carry__0_i_1
       (.I0(I_in_IBUF[7]),
        .I1(delayLine_I_reg_0_7_7_7_n_0),
        .O(I_out0_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    I_out0_carry__0_i_2
       (.I0(I_in_IBUF[6]),
        .I1(delayLine_I_reg_0_7_6_6_n_0),
        .O(I_out0_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    I_out0_carry__0_i_3
       (.I0(I_in_IBUF[5]),
        .I1(delayLine_I_reg_0_7_5_5_n_0),
        .O(I_out0_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    I_out0_carry__0_i_4
       (.I0(I_in_IBUF[4]),
        .I1(delayLine_I_reg_0_7_4_4_n_0),
        .O(I_out0_carry__0_i_4_n_0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 I_out0_carry__1
       (.CI(I_out0_carry__0_n_0),
        .CO({I_out0_carry__1_n_0,NLW_I_out0_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(I_in_IBUF[11:8]),
        .O(I_out01_out[11:8]),
        .S({I_out0_carry__1_i_1_n_0,I_out0_carry__1_i_2_n_0,I_out0_carry__1_i_3_n_0,I_out0_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    I_out0_carry__1_i_1
       (.I0(I_in_IBUF[11]),
        .I1(delayLine_I_reg_0_7_11_11_n_0),
        .O(I_out0_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    I_out0_carry__1_i_2
       (.I0(I_in_IBUF[10]),
        .I1(delayLine_I_reg_0_7_10_10_n_0),
        .O(I_out0_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    I_out0_carry__1_i_3
       (.I0(I_in_IBUF[9]),
        .I1(delayLine_I_reg_0_7_9_9_n_0),
        .O(I_out0_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    I_out0_carry__1_i_4
       (.I0(I_in_IBUF[8]),
        .I1(delayLine_I_reg_0_7_8_8_n_0),
        .O(I_out0_carry__1_i_4_n_0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 I_out0_carry__2
       (.CI(I_out0_carry__1_n_0),
        .CO(NLW_I_out0_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,I_in_IBUF[14:12]}),
        .O(I_out01_out[15:12]),
        .S({I_out0_carry__2_i_1_n_0,I_out0_carry__2_i_2_n_0,I_out0_carry__2_i_3_n_0,I_out0_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    I_out0_carry__2_i_1
       (.I0(I_in_IBUF[15]),
        .I1(delayLine_I_reg_0_7_15_15_n_0),
        .O(I_out0_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    I_out0_carry__2_i_2
       (.I0(I_in_IBUF[14]),
        .I1(delayLine_I_reg_0_7_14_14_n_0),
        .O(I_out0_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    I_out0_carry__2_i_3
       (.I0(I_in_IBUF[13]),
        .I1(delayLine_I_reg_0_7_13_13_n_0),
        .O(I_out0_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    I_out0_carry__2_i_4
       (.I0(I_in_IBUF[12]),
        .I1(delayLine_I_reg_0_7_12_12_n_0),
        .O(I_out0_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    I_out0_carry_i_1
       (.I0(I_in_IBUF[3]),
        .I1(delayLine_I_reg_0_7_3_3_n_0),
        .O(I_out0_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    I_out0_carry_i_2
       (.I0(I_in_IBUF[2]),
        .I1(delayLine_I_reg_0_7_2_2_n_0),
        .O(I_out0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    I_out0_carry_i_3
       (.I0(I_in_IBUF[1]),
        .I1(delayLine_I_reg_0_7_1_1_n_0),
        .O(I_out0_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    I_out0_carry_i_4
       (.I0(I_in_IBUF[0]),
        .I1(delayLine_I_reg_0_7_0_0_n_0),
        .O(I_out0_carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \I_out[0]_i_1 
       (.I0(I_out01_out[0]),
        .I1(currState[2]),
        .I2(delayLine_I_reg_0_7_0_0_n_0),
        .O(\I_out[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \I_out[10]_i_1 
       (.I0(I_out01_out[10]),
        .I1(currState[2]),
        .I2(delayLine_I_reg_0_7_10_10_n_0),
        .O(\I_out[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \I_out[11]_i_1 
       (.I0(I_out01_out[11]),
        .I1(currState[2]),
        .I2(delayLine_I_reg_0_7_11_11_n_0),
        .O(\I_out[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \I_out[12]_i_1 
       (.I0(I_out01_out[12]),
        .I1(currState[2]),
        .I2(delayLine_I_reg_0_7_12_12_n_0),
        .O(\I_out[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \I_out[13]_i_1 
       (.I0(I_out01_out[13]),
        .I1(currState[2]),
        .I2(delayLine_I_reg_0_7_13_13_n_0),
        .O(\I_out[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \I_out[14]_i_1 
       (.I0(I_out01_out[14]),
        .I1(currState[2]),
        .I2(delayLine_I_reg_0_7_14_14_n_0),
        .O(\I_out[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \I_out[15]_i_1 
       (.I0(I_out01_out[15]),
        .I1(currState[2]),
        .I2(delayLine_I_reg_0_7_15_15_n_0),
        .O(\I_out[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \I_out[1]_i_1 
       (.I0(I_out01_out[1]),
        .I1(currState[2]),
        .I2(delayLine_I_reg_0_7_1_1_n_0),
        .O(\I_out[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \I_out[2]_i_1 
       (.I0(I_out01_out[2]),
        .I1(currState[2]),
        .I2(delayLine_I_reg_0_7_2_2_n_0),
        .O(\I_out[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \I_out[3]_i_1 
       (.I0(I_out01_out[3]),
        .I1(currState[2]),
        .I2(delayLine_I_reg_0_7_3_3_n_0),
        .O(\I_out[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \I_out[4]_i_1 
       (.I0(I_out01_out[4]),
        .I1(currState[2]),
        .I2(delayLine_I_reg_0_7_4_4_n_0),
        .O(\I_out[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \I_out[5]_i_1 
       (.I0(I_out01_out[5]),
        .I1(currState[2]),
        .I2(delayLine_I_reg_0_7_5_5_n_0),
        .O(\I_out[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \I_out[6]_i_1 
       (.I0(I_out01_out[6]),
        .I1(currState[2]),
        .I2(delayLine_I_reg_0_7_6_6_n_0),
        .O(\I_out[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \I_out[7]_i_1 
       (.I0(I_out01_out[7]),
        .I1(currState[2]),
        .I2(delayLine_I_reg_0_7_7_7_n_0),
        .O(\I_out[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \I_out[8]_i_1 
       (.I0(I_out01_out[8]),
        .I1(currState[2]),
        .I2(delayLine_I_reg_0_7_8_8_n_0),
        .O(\I_out[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \I_out[9]_i_1 
       (.I0(I_out01_out[9]),
        .I1(currState[2]),
        .I2(delayLine_I_reg_0_7_9_9_n_0),
        .O(\I_out[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_I_reg_0_7_0_0_i_2_n_0),
        .D(\I_out[0]_i_1_n_0 ),
        .Q(I_out[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_I_reg_0_7_0_0_i_2_n_0),
        .D(\I_out[10]_i_1_n_0 ),
        .Q(I_out[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_I_reg_0_7_0_0_i_2_n_0),
        .D(\I_out[11]_i_1_n_0 ),
        .Q(I_out[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_I_reg_0_7_0_0_i_2_n_0),
        .D(\I_out[12]_i_1_n_0 ),
        .Q(I_out[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_I_reg_0_7_0_0_i_2_n_0),
        .D(\I_out[13]_i_1_n_0 ),
        .Q(I_out[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_I_reg_0_7_0_0_i_2_n_0),
        .D(\I_out[14]_i_1_n_0 ),
        .Q(I_out[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_I_reg_0_7_0_0_i_2_n_0),
        .D(\I_out[15]_i_1_n_0 ),
        .Q(I_out[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_I_reg_0_7_0_0_i_2_n_0),
        .D(\I_out[1]_i_1_n_0 ),
        .Q(I_out[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_I_reg_0_7_0_0_i_2_n_0),
        .D(\I_out[2]_i_1_n_0 ),
        .Q(I_out[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_I_reg_0_7_0_0_i_2_n_0),
        .D(\I_out[3]_i_1_n_0 ),
        .Q(I_out[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_I_reg_0_7_0_0_i_2_n_0),
        .D(\I_out[4]_i_1_n_0 ),
        .Q(I_out[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_I_reg_0_7_0_0_i_2_n_0),
        .D(\I_out[5]_i_1_n_0 ),
        .Q(I_out[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_I_reg_0_7_0_0_i_2_n_0),
        .D(\I_out[6]_i_1_n_0 ),
        .Q(I_out[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_I_reg_0_7_0_0_i_2_n_0),
        .D(\I_out[7]_i_1_n_0 ),
        .Q(I_out[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_I_reg_0_7_0_0_i_2_n_0),
        .D(\I_out[8]_i_1_n_0 ),
        .Q(I_out[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_I_reg_0_7_0_0_i_2_n_0),
        .D(\I_out[9]_i_1_n_0 ),
        .Q(I_out[9]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 Q_out0_carry
       (.CI(1'b0),
        .CO({Q_out0_carry_n_0,NLW_Q_out0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(Q_in_IBUF[3:0]),
        .O(Q_out00_out[3:0]),
        .S({Q_out0_carry_i_1_n_0,Q_out0_carry_i_2_n_0,Q_out0_carry_i_3_n_0,Q_out0_carry_i_4_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 Q_out0_carry__0
       (.CI(Q_out0_carry_n_0),
        .CO({Q_out0_carry__0_n_0,NLW_Q_out0_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(Q_in_IBUF[7:4]),
        .O(Q_out00_out[7:4]),
        .S({Q_out0_carry__0_i_1_n_0,Q_out0_carry__0_i_2_n_0,Q_out0_carry__0_i_3_n_0,Q_out0_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0_carry__0_i_1
       (.I0(Q_in_IBUF[7]),
        .I1(delayLine_Q_reg_0_7_7_7_n_0),
        .O(Q_out0_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0_carry__0_i_2
       (.I0(Q_in_IBUF[6]),
        .I1(delayLine_Q_reg_0_7_6_6_n_0),
        .O(Q_out0_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0_carry__0_i_3
       (.I0(Q_in_IBUF[5]),
        .I1(delayLine_Q_reg_0_7_5_5_n_0),
        .O(Q_out0_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0_carry__0_i_4
       (.I0(Q_in_IBUF[4]),
        .I1(delayLine_Q_reg_0_7_4_4_n_0),
        .O(Q_out0_carry__0_i_4_n_0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 Q_out0_carry__1
       (.CI(Q_out0_carry__0_n_0),
        .CO({Q_out0_carry__1_n_0,NLW_Q_out0_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(Q_in_IBUF[11:8]),
        .O(Q_out00_out[11:8]),
        .S({Q_out0_carry__1_i_1_n_0,Q_out0_carry__1_i_2_n_0,Q_out0_carry__1_i_3_n_0,Q_out0_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0_carry__1_i_1
       (.I0(Q_in_IBUF[11]),
        .I1(delayLine_Q_reg_0_7_11_11_n_0),
        .O(Q_out0_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0_carry__1_i_2
       (.I0(Q_in_IBUF[10]),
        .I1(delayLine_Q_reg_0_7_10_10_n_0),
        .O(Q_out0_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0_carry__1_i_3
       (.I0(Q_in_IBUF[9]),
        .I1(delayLine_Q_reg_0_7_9_9_n_0),
        .O(Q_out0_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0_carry__1_i_4
       (.I0(Q_in_IBUF[8]),
        .I1(delayLine_Q_reg_0_7_8_8_n_0),
        .O(Q_out0_carry__1_i_4_n_0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 Q_out0_carry__2
       (.CI(Q_out0_carry__1_n_0),
        .CO(NLW_Q_out0_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,Q_in_IBUF[14:12]}),
        .O(Q_out00_out[15:12]),
        .S({Q_out0_carry__2_i_1_n_0,Q_out0_carry__2_i_2_n_0,Q_out0_carry__2_i_3_n_0,Q_out0_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0_carry__2_i_1
       (.I0(Q_in_IBUF[15]),
        .I1(delayLine_Q_reg_0_7_15_15_n_0),
        .O(Q_out0_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0_carry__2_i_2
       (.I0(Q_in_IBUF[14]),
        .I1(delayLine_Q_reg_0_7_14_14_n_0),
        .O(Q_out0_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0_carry__2_i_3
       (.I0(Q_in_IBUF[13]),
        .I1(delayLine_Q_reg_0_7_13_13_n_0),
        .O(Q_out0_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0_carry__2_i_4
       (.I0(Q_in_IBUF[12]),
        .I1(delayLine_Q_reg_0_7_12_12_n_0),
        .O(Q_out0_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0_carry_i_1
       (.I0(Q_in_IBUF[3]),
        .I1(delayLine_Q_reg_0_7_3_3_n_0),
        .O(Q_out0_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0_carry_i_2
       (.I0(Q_in_IBUF[2]),
        .I1(delayLine_Q_reg_0_7_2_2_n_0),
        .O(Q_out0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0_carry_i_3
       (.I0(Q_in_IBUF[1]),
        .I1(delayLine_Q_reg_0_7_1_1_n_0),
        .O(Q_out0_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0_carry_i_4
       (.I0(Q_in_IBUF[0]),
        .I1(delayLine_Q_reg_0_7_0_0_n_0),
        .O(Q_out0_carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Q_out[0]_i_1 
       (.I0(Q_out00_out[0]),
        .I1(currState[2]),
        .I2(delayLine_Q_reg_0_7_0_0_n_0),
        .O(\Q_out[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Q_out[10]_i_1 
       (.I0(Q_out00_out[10]),
        .I1(currState[2]),
        .I2(delayLine_Q_reg_0_7_10_10_n_0),
        .O(\Q_out[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Q_out[11]_i_1 
       (.I0(Q_out00_out[11]),
        .I1(currState[2]),
        .I2(delayLine_Q_reg_0_7_11_11_n_0),
        .O(\Q_out[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Q_out[12]_i_1 
       (.I0(Q_out00_out[12]),
        .I1(currState[2]),
        .I2(delayLine_Q_reg_0_7_12_12_n_0),
        .O(\Q_out[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Q_out[13]_i_1 
       (.I0(Q_out00_out[13]),
        .I1(currState[2]),
        .I2(delayLine_Q_reg_0_7_13_13_n_0),
        .O(\Q_out[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Q_out[14]_i_1 
       (.I0(Q_out00_out[14]),
        .I1(currState[2]),
        .I2(delayLine_Q_reg_0_7_14_14_n_0),
        .O(\Q_out[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Q_out[15]_i_1 
       (.I0(Q_out00_out[15]),
        .I1(currState[2]),
        .I2(delayLine_Q_reg_0_7_15_15_n_0),
        .O(\Q_out[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Q_out[1]_i_1 
       (.I0(Q_out00_out[1]),
        .I1(currState[2]),
        .I2(delayLine_Q_reg_0_7_1_1_n_0),
        .O(\Q_out[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Q_out[2]_i_1 
       (.I0(Q_out00_out[2]),
        .I1(currState[2]),
        .I2(delayLine_Q_reg_0_7_2_2_n_0),
        .O(\Q_out[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Q_out[3]_i_1 
       (.I0(Q_out00_out[3]),
        .I1(currState[2]),
        .I2(delayLine_Q_reg_0_7_3_3_n_0),
        .O(\Q_out[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Q_out[4]_i_1 
       (.I0(Q_out00_out[4]),
        .I1(currState[2]),
        .I2(delayLine_Q_reg_0_7_4_4_n_0),
        .O(\Q_out[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Q_out[5]_i_1 
       (.I0(Q_out00_out[5]),
        .I1(currState[2]),
        .I2(delayLine_Q_reg_0_7_5_5_n_0),
        .O(\Q_out[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Q_out[6]_i_1 
       (.I0(Q_out00_out[6]),
        .I1(currState[2]),
        .I2(delayLine_Q_reg_0_7_6_6_n_0),
        .O(\Q_out[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Q_out[7]_i_1 
       (.I0(Q_out00_out[7]),
        .I1(currState[2]),
        .I2(delayLine_Q_reg_0_7_7_7_n_0),
        .O(\Q_out[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Q_out[8]_i_1 
       (.I0(Q_out00_out[8]),
        .I1(currState[2]),
        .I2(delayLine_Q_reg_0_7_8_8_n_0),
        .O(\Q_out[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Q_out[9]_i_1 
       (.I0(Q_out00_out[9]),
        .I1(currState[2]),
        .I2(delayLine_Q_reg_0_7_9_9_n_0),
        .O(\Q_out[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_I_reg_0_7_0_0_i_2_n_0),
        .D(\Q_out[0]_i_1_n_0 ),
        .Q(Q_out[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_I_reg_0_7_0_0_i_2_n_0),
        .D(\Q_out[10]_i_1_n_0 ),
        .Q(Q_out[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_I_reg_0_7_0_0_i_2_n_0),
        .D(\Q_out[11]_i_1_n_0 ),
        .Q(Q_out[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_I_reg_0_7_0_0_i_2_n_0),
        .D(\Q_out[12]_i_1_n_0 ),
        .Q(Q_out[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_I_reg_0_7_0_0_i_2_n_0),
        .D(\Q_out[13]_i_1_n_0 ),
        .Q(Q_out[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_I_reg_0_7_0_0_i_2_n_0),
        .D(\Q_out[14]_i_1_n_0 ),
        .Q(Q_out[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_I_reg_0_7_0_0_i_2_n_0),
        .D(\Q_out[15]_i_1_n_0 ),
        .Q(Q_out[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_I_reg_0_7_0_0_i_2_n_0),
        .D(\Q_out[1]_i_1_n_0 ),
        .Q(Q_out[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_I_reg_0_7_0_0_i_2_n_0),
        .D(\Q_out[2]_i_1_n_0 ),
        .Q(Q_out[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_I_reg_0_7_0_0_i_2_n_0),
        .D(\Q_out[3]_i_1_n_0 ),
        .Q(Q_out[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_I_reg_0_7_0_0_i_2_n_0),
        .D(\Q_out[4]_i_1_n_0 ),
        .Q(Q_out[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_I_reg_0_7_0_0_i_2_n_0),
        .D(\Q_out[5]_i_1_n_0 ),
        .Q(Q_out[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_I_reg_0_7_0_0_i_2_n_0),
        .D(\Q_out[6]_i_1_n_0 ),
        .Q(Q_out[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_I_reg_0_7_0_0_i_2_n_0),
        .D(\Q_out[7]_i_1_n_0 ),
        .Q(Q_out[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_I_reg_0_7_0_0_i_2_n_0),
        .D(\Q_out[8]_i_1_n_0 ),
        .Q(Q_out[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_I_reg_0_7_0_0_i_2_n_0),
        .D(\Q_out[9]_i_1_n_0 ),
        .Q(Q_out[9]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\NLW__inferred__0/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({delayLine_I_reg_0_7_3_3_n_0,delayLine_I_reg_0_7_2_2_n_0,delayLine_I_reg_0_7_1_1_n_0,delayLine_I_reg_0_7_0_0_n_0}),
        .O({\_inferred__0/i__carry_n_4 ,\_inferred__0/i__carry_n_5 ,\_inferred__0/i__carry_n_6 ,\_inferred__0/i__carry_n_7 }),
        .S({i__carry_i_1__1_n_0,i__carry_i_2__1_n_0,i__carry_i_3__1_n_0,i__carry_i_4__1_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\NLW__inferred__0/i__carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({delayLine_I_reg_0_7_7_7_n_0,delayLine_I_reg_0_7_6_6_n_0,delayLine_I_reg_0_7_5_5_n_0,delayLine_I_reg_0_7_4_4_n_0}),
        .O({\_inferred__0/i__carry__0_n_4 ,\_inferred__0/i__carry__0_n_5 ,\_inferred__0/i__carry__0_n_6 ,\_inferred__0/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__1_n_0,i__carry__0_i_2__1_n_0,i__carry__0_i_3__1_n_0,i__carry__0_i_4__1_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\_inferred__0/i__carry__1_n_0 ,\NLW__inferred__0/i__carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({delayLine_I_reg_0_7_11_11_n_0,delayLine_I_reg_0_7_10_10_n_0,delayLine_I_reg_0_7_9_9_n_0,delayLine_I_reg_0_7_8_8_n_0}),
        .O({\_inferred__0/i__carry__1_n_4 ,\_inferred__0/i__carry__1_n_5 ,\_inferred__0/i__carry__1_n_6 ,\_inferred__0/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__1_n_0,i__carry__1_i_2__1_n_0,i__carry__1_i_3__1_n_0,i__carry__1_i_4__1_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_0 ),
        .CO(\NLW__inferred__0/i__carry__2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,delayLine_I_reg_0_7_14_14_n_0,delayLine_I_reg_0_7_13_13_n_0,delayLine_I_reg_0_7_12_12_n_0}),
        .O({\_inferred__0/i__carry__2_n_4 ,\_inferred__0/i__carry__2_n_5 ,\_inferred__0/i__carry__2_n_6 ,\_inferred__0/i__carry__2_n_7 }),
        .S({i__carry__2_i_1__1_n_0,i__carry__2_i_2__1_n_0,i__carry__2_i_3__1_n_0,i__carry__2_i_4__1_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__2/i__carry_n_0 ,\NLW__inferred__2/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({delayLine_Q_reg_0_7_3_3_n_0,delayLine_Q_reg_0_7_2_2_n_0,delayLine_Q_reg_0_7_1_1_n_0,delayLine_Q_reg_0_7_0_0_n_0}),
        .O({\_inferred__2/i__carry_n_4 ,\_inferred__2/i__carry_n_5 ,\_inferred__2/i__carry_n_6 ,\_inferred__2/i__carry_n_7 }),
        .S({i__carry_i_1__2_n_0,i__carry_i_2__2_n_0,i__carry_i_3__2_n_0,i__carry_i_4__2_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \_inferred__2/i__carry__0 
       (.CI(\_inferred__2/i__carry_n_0 ),
        .CO({\_inferred__2/i__carry__0_n_0 ,\NLW__inferred__2/i__carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({delayLine_Q_reg_0_7_7_7_n_0,delayLine_Q_reg_0_7_6_6_n_0,delayLine_Q_reg_0_7_5_5_n_0,delayLine_Q_reg_0_7_4_4_n_0}),
        .O({\_inferred__2/i__carry__0_n_4 ,\_inferred__2/i__carry__0_n_5 ,\_inferred__2/i__carry__0_n_6 ,\_inferred__2/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__2_n_0,i__carry__0_i_2__2_n_0,i__carry__0_i_3__2_n_0,i__carry__0_i_4__2_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \_inferred__2/i__carry__1 
       (.CI(\_inferred__2/i__carry__0_n_0 ),
        .CO({\_inferred__2/i__carry__1_n_0 ,\NLW__inferred__2/i__carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({delayLine_Q_reg_0_7_11_11_n_0,delayLine_Q_reg_0_7_10_10_n_0,delayLine_Q_reg_0_7_9_9_n_0,delayLine_Q_reg_0_7_8_8_n_0}),
        .O({\_inferred__2/i__carry__1_n_4 ,\_inferred__2/i__carry__1_n_5 ,\_inferred__2/i__carry__1_n_6 ,\_inferred__2/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__2_n_0,i__carry__1_i_2__2_n_0,i__carry__1_i_3__2_n_0,i__carry__1_i_4__2_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \_inferred__2/i__carry__2 
       (.CI(\_inferred__2/i__carry__1_n_0 ),
        .CO(\NLW__inferred__2/i__carry__2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,delayLine_Q_reg_0_7_14_14_n_0,delayLine_Q_reg_0_7_13_13_n_0,delayLine_Q_reg_0_7_12_12_n_0}),
        .O({\_inferred__2/i__carry__2_n_4 ,\_inferred__2/i__carry__2_n_5 ,\_inferred__2/i__carry__2_n_6 ,\_inferred__2/i__carry__2_n_7 }),
        .S({i__carry__2_i_1__2_n_0,i__carry__2_i_2__2_n_0,i__carry__2_i_3__2_n_0,i__carry__2_i_4__2_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \addGen[0]_i_1__0 
       (.I0(addGen[0]),
        .I1(fftEn_IBUF),
        .O(\addGen[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h6F)) 
    \addGen[1]_i_1 
       (.I0(addGen[0]),
        .I1(addGen[1]),
        .I2(fftEn_IBUF),
        .O(\addGen[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h78FF)) 
    \addGen[2]_i_1 
       (.I0(addGen[0]),
        .I1(addGen[1]),
        .I2(addGen[2]),
        .I3(fftEn_IBUF),
        .O(\addGen[2]_i_1_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \addGen_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\addGen[0]_i_1__0_n_0 ),
        .PRE(AR),
        .Q(addGen[0]));
  FDPE #(
    .INIT(1'b1)) 
    \addGen_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\addGen[1]_i_1_n_0 ),
        .PRE(AR),
        .Q(addGen[1]));
  FDPE #(
    .INIT(1'b1)) 
    \addGen_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\addGen[2]_i_1_n_0 ),
        .PRE(AR),
        .Q(addGen[2]));
  LUT6 #(
    .INIT(64'hFDE9E9E9FFFFFFFF)) 
    \currState[0]_i_1 
       (.I0(currState[2]),
        .I1(currState[0]),
        .I2(currState[1]),
        .I3(cycleCounter[3]),
        .I4(cycleCounter[4]),
        .I5(fftEn_IBUF),
        .O(\currState[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0004120600000000)) 
    \currState[1]_i_1 
       (.I0(currState[0]),
        .I1(currState[2]),
        .I2(currState[1]),
        .I3(\currState[2]_i_2__1_n_0 ),
        .I4(\currState[1]_i_2_n_0 ),
        .I5(fftEn_IBUF),
        .O(\currState[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \currState[1]_i_2 
       (.I0(cycleCounter[3]),
        .I1(cycleCounter[4]),
        .O(\currState[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2222088800000000)) 
    \currState[2]_i_1 
       (.I0(delayLine_I_reg_0_7_0_0_i_2_n_0),
        .I1(currState[1]),
        .I2(cycleCounter[3]),
        .I3(cycleCounter[4]),
        .I4(\currState[2]_i_2__1_n_0 ),
        .I5(fftEn_IBUF),
        .O(\currState[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \currState[2]_i_2__1 
       (.I0(addGen[2]),
        .I1(addGen[1]),
        .I2(addGen[0]),
        .O(\currState[2]_i_2__1_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \currState_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\currState[0]_i_1_n_0 ),
        .PRE(AR),
        .Q(currState[0]));
  FDCE #(
    .INIT(1'b0)) 
    \currState_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(\currState[1]_i_1_n_0 ),
        .Q(currState[1]));
  FDCE #(
    .INIT(1'b0)) 
    \currState_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(\currState[2]_i_1_n_0 ),
        .Q(currState[2]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \cycleCounter[0]_i_1__3 
       (.I0(cycleCounter[0]),
        .I1(fftEn_IBUF),
        .O(\cycleCounter[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \cycleCounter[1]_i_1__0 
       (.I0(cycleCounter[0]),
        .I1(cycleCounter[1]),
        .I2(fftEn_IBUF),
        .O(\cycleCounter[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h7800)) 
    \cycleCounter[2]_i_1__1 
       (.I0(cycleCounter[0]),
        .I1(cycleCounter[1]),
        .I2(cycleCounter[2]),
        .I3(fftEn_IBUF),
        .O(\cycleCounter[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h7F800000)) 
    \cycleCounter[3]_i_1__1 
       (.I0(cycleCounter[1]),
        .I1(cycleCounter[0]),
        .I2(cycleCounter[2]),
        .I3(cycleCounter[3]),
        .I4(fftEn_IBUF),
        .O(\cycleCounter[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF800000000000)) 
    \cycleCounter[4]_i_1__1 
       (.I0(cycleCounter[2]),
        .I1(cycleCounter[0]),
        .I2(cycleCounter[1]),
        .I3(cycleCounter[3]),
        .I4(cycleCounter[4]),
        .I5(fftEn_IBUF),
        .O(\cycleCounter[4]_i_1__1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \cycleCounter_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(\cycleCounter[0]_i_1__3_n_0 ),
        .Q(cycleCounter[0]));
  FDCE #(
    .INIT(1'b0)) 
    \cycleCounter_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(\cycleCounter[1]_i_1__0_n_0 ),
        .Q(cycleCounter[1]));
  FDCE #(
    .INIT(1'b0)) 
    \cycleCounter_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(\cycleCounter[2]_i_1__1_n_0 ),
        .Q(cycleCounter[2]));
  FDCE #(
    .INIT(1'b0)) 
    \cycleCounter_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(\cycleCounter[3]_i_1__1_n_0 ),
        .Q(cycleCounter[3]));
  FDCE #(
    .INIT(1'b0)) 
    \cycleCounter_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(\cycleCounter[4]_i_1__1_n_0 ),
        .Q(cycleCounter[4]));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_UNIQ_BASE_ delayLine_I_reg_0_7_0_0
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(addGen[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_I_reg_0_7_0_0_i_1_n_0),
        .O(delayLine_I_reg_0_7_0_0_n_0),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_I_reg_0_7_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_I_reg_0_7_0_0_i_1
       (.I0(\_inferred__0/i__carry_n_7 ),
        .I1(I_in_IBUF[0]),
        .I2(currState[2]),
        .O(delayLine_I_reg_0_7_0_0_i_1_n_0));
  LUT3 #(
    .INIT(8'h06)) 
    delayLine_I_reg_0_7_0_0_i_2
       (.I0(currState[2]),
        .I1(currState[1]),
        .I2(currState[0]),
        .O(delayLine_I_reg_0_7_0_0_i_2_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD381 delayLine_I_reg_0_7_10_10
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(addGen[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_I_reg_0_7_10_10_i_1_n_0),
        .O(delayLine_I_reg_0_7_10_10_n_0),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_I_reg_0_7_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_I_reg_0_7_10_10_i_1
       (.I0(\_inferred__0/i__carry__1_n_5 ),
        .I1(I_in_IBUF[10]),
        .I2(currState[2]),
        .O(delayLine_I_reg_0_7_10_10_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD382 delayLine_I_reg_0_7_11_11
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(addGen[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_I_reg_0_7_11_11_i_1_n_0),
        .O(delayLine_I_reg_0_7_11_11_n_0),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_I_reg_0_7_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_I_reg_0_7_11_11_i_1
       (.I0(\_inferred__0/i__carry__1_n_4 ),
        .I1(I_in_IBUF[11]),
        .I2(currState[2]),
        .O(delayLine_I_reg_0_7_11_11_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD383 delayLine_I_reg_0_7_12_12
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(addGen[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_I_reg_0_7_12_12_i_1_n_0),
        .O(delayLine_I_reg_0_7_12_12_n_0),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_I_reg_0_7_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_I_reg_0_7_12_12_i_1
       (.I0(\_inferred__0/i__carry__2_n_7 ),
        .I1(I_in_IBUF[12]),
        .I2(currState[2]),
        .O(delayLine_I_reg_0_7_12_12_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD384 delayLine_I_reg_0_7_13_13
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(addGen[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_I_reg_0_7_13_13_i_1_n_0),
        .O(delayLine_I_reg_0_7_13_13_n_0),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_I_reg_0_7_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_I_reg_0_7_13_13_i_1
       (.I0(\_inferred__0/i__carry__2_n_6 ),
        .I1(I_in_IBUF[13]),
        .I2(currState[2]),
        .O(delayLine_I_reg_0_7_13_13_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD385 delayLine_I_reg_0_7_14_14
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(addGen[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_I_reg_0_7_14_14_i_1_n_0),
        .O(delayLine_I_reg_0_7_14_14_n_0),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_I_reg_0_7_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_I_reg_0_7_14_14_i_1
       (.I0(\_inferred__0/i__carry__2_n_5 ),
        .I1(I_in_IBUF[14]),
        .I2(currState[2]),
        .O(delayLine_I_reg_0_7_14_14_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD386 delayLine_I_reg_0_7_15_15
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(addGen[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_I_reg_0_7_15_15_i_1_n_0),
        .O(delayLine_I_reg_0_7_15_15_n_0),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_I_reg_0_7_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_I_reg_0_7_15_15_i_1
       (.I0(\_inferred__0/i__carry__2_n_4 ),
        .I1(I_in_IBUF[15]),
        .I2(currState[2]),
        .O(delayLine_I_reg_0_7_15_15_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD387 delayLine_I_reg_0_7_1_1
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(addGen[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_I_reg_0_7_1_1_i_1_n_0),
        .O(delayLine_I_reg_0_7_1_1_n_0),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_I_reg_0_7_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_I_reg_0_7_1_1_i_1
       (.I0(\_inferred__0/i__carry_n_6 ),
        .I1(I_in_IBUF[1]),
        .I2(currState[2]),
        .O(delayLine_I_reg_0_7_1_1_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD388 delayLine_I_reg_0_7_2_2
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(addGen[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_I_reg_0_7_2_2_i_1_n_0),
        .O(delayLine_I_reg_0_7_2_2_n_0),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_I_reg_0_7_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_I_reg_0_7_2_2_i_1
       (.I0(\_inferred__0/i__carry_n_5 ),
        .I1(I_in_IBUF[2]),
        .I2(currState[2]),
        .O(delayLine_I_reg_0_7_2_2_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD389 delayLine_I_reg_0_7_3_3
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(addGen[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_I_reg_0_7_3_3_i_1_n_0),
        .O(delayLine_I_reg_0_7_3_3_n_0),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_I_reg_0_7_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_I_reg_0_7_3_3_i_1
       (.I0(\_inferred__0/i__carry_n_4 ),
        .I1(I_in_IBUF[3]),
        .I2(currState[2]),
        .O(delayLine_I_reg_0_7_3_3_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD390 delayLine_I_reg_0_7_4_4
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(addGen[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_I_reg_0_7_4_4_i_1_n_0),
        .O(delayLine_I_reg_0_7_4_4_n_0),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_I_reg_0_7_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_I_reg_0_7_4_4_i_1
       (.I0(\_inferred__0/i__carry__0_n_7 ),
        .I1(I_in_IBUF[4]),
        .I2(currState[2]),
        .O(delayLine_I_reg_0_7_4_4_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD391 delayLine_I_reg_0_7_5_5
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(addGen[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_I_reg_0_7_5_5_i_1_n_0),
        .O(delayLine_I_reg_0_7_5_5_n_0),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_I_reg_0_7_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_I_reg_0_7_5_5_i_1
       (.I0(\_inferred__0/i__carry__0_n_6 ),
        .I1(I_in_IBUF[5]),
        .I2(currState[2]),
        .O(delayLine_I_reg_0_7_5_5_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD392 delayLine_I_reg_0_7_6_6
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(addGen[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_I_reg_0_7_6_6_i_1_n_0),
        .O(delayLine_I_reg_0_7_6_6_n_0),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_I_reg_0_7_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_I_reg_0_7_6_6_i_1
       (.I0(\_inferred__0/i__carry__0_n_5 ),
        .I1(I_in_IBUF[6]),
        .I2(currState[2]),
        .O(delayLine_I_reg_0_7_6_6_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD393 delayLine_I_reg_0_7_7_7
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(addGen[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_I_reg_0_7_7_7_i_1_n_0),
        .O(delayLine_I_reg_0_7_7_7_n_0),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_I_reg_0_7_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_I_reg_0_7_7_7_i_1
       (.I0(\_inferred__0/i__carry__0_n_4 ),
        .I1(I_in_IBUF[7]),
        .I2(currState[2]),
        .O(delayLine_I_reg_0_7_7_7_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD394 delayLine_I_reg_0_7_8_8
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(addGen[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_I_reg_0_7_8_8_i_1_n_0),
        .O(delayLine_I_reg_0_7_8_8_n_0),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_I_reg_0_7_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_I_reg_0_7_8_8_i_1
       (.I0(\_inferred__0/i__carry__1_n_7 ),
        .I1(I_in_IBUF[8]),
        .I2(currState[2]),
        .O(delayLine_I_reg_0_7_8_8_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD395 delayLine_I_reg_0_7_9_9
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(addGen[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_I_reg_0_7_9_9_i_1_n_0),
        .O(delayLine_I_reg_0_7_9_9_n_0),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_I_reg_0_7_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_I_reg_0_7_9_9_i_1
       (.I0(\_inferred__0/i__carry__1_n_6 ),
        .I1(I_in_IBUF[9]),
        .I2(currState[2]),
        .O(delayLine_I_reg_0_7_9_9_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD396 delayLine_Q_reg_0_7_0_0
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(addGen[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_Q_reg_0_7_0_0_i_1_n_0),
        .O(delayLine_Q_reg_0_7_0_0_n_0),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_I_reg_0_7_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_Q_reg_0_7_0_0_i_1
       (.I0(\_inferred__2/i__carry_n_7 ),
        .I1(Q_in_IBUF[0]),
        .I2(currState[2]),
        .O(delayLine_Q_reg_0_7_0_0_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD397 delayLine_Q_reg_0_7_10_10
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(addGen[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_Q_reg_0_7_10_10_i_1_n_0),
        .O(delayLine_Q_reg_0_7_10_10_n_0),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_I_reg_0_7_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_Q_reg_0_7_10_10_i_1
       (.I0(\_inferred__2/i__carry__1_n_5 ),
        .I1(Q_in_IBUF[10]),
        .I2(currState[2]),
        .O(delayLine_Q_reg_0_7_10_10_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD398 delayLine_Q_reg_0_7_11_11
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(addGen[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_Q_reg_0_7_11_11_i_1_n_0),
        .O(delayLine_Q_reg_0_7_11_11_n_0),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_I_reg_0_7_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_Q_reg_0_7_11_11_i_1
       (.I0(\_inferred__2/i__carry__1_n_4 ),
        .I1(Q_in_IBUF[11]),
        .I2(currState[2]),
        .O(delayLine_Q_reg_0_7_11_11_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD399 delayLine_Q_reg_0_7_12_12
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(addGen[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_Q_reg_0_7_12_12_i_1_n_0),
        .O(delayLine_Q_reg_0_7_12_12_n_0),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_I_reg_0_7_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_Q_reg_0_7_12_12_i_1
       (.I0(\_inferred__2/i__carry__2_n_7 ),
        .I1(Q_in_IBUF[12]),
        .I2(currState[2]),
        .O(delayLine_Q_reg_0_7_12_12_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD400 delayLine_Q_reg_0_7_13_13
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(addGen[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_Q_reg_0_7_13_13_i_1_n_0),
        .O(delayLine_Q_reg_0_7_13_13_n_0),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_I_reg_0_7_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_Q_reg_0_7_13_13_i_1
       (.I0(\_inferred__2/i__carry__2_n_6 ),
        .I1(Q_in_IBUF[13]),
        .I2(currState[2]),
        .O(delayLine_Q_reg_0_7_13_13_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD401 delayLine_Q_reg_0_7_14_14
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(addGen[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_Q_reg_0_7_14_14_i_1_n_0),
        .O(delayLine_Q_reg_0_7_14_14_n_0),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_I_reg_0_7_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_Q_reg_0_7_14_14_i_1
       (.I0(\_inferred__2/i__carry__2_n_5 ),
        .I1(Q_in_IBUF[14]),
        .I2(currState[2]),
        .O(delayLine_Q_reg_0_7_14_14_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD402 delayLine_Q_reg_0_7_15_15
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(addGen[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_Q_reg_0_7_15_15_i_1_n_0),
        .O(delayLine_Q_reg_0_7_15_15_n_0),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_I_reg_0_7_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_Q_reg_0_7_15_15_i_1
       (.I0(\_inferred__2/i__carry__2_n_4 ),
        .I1(Q_in_IBUF[15]),
        .I2(currState[2]),
        .O(delayLine_Q_reg_0_7_15_15_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD403 delayLine_Q_reg_0_7_1_1
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(addGen[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_Q_reg_0_7_1_1_i_1_n_0),
        .O(delayLine_Q_reg_0_7_1_1_n_0),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_I_reg_0_7_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_Q_reg_0_7_1_1_i_1
       (.I0(\_inferred__2/i__carry_n_6 ),
        .I1(Q_in_IBUF[1]),
        .I2(currState[2]),
        .O(delayLine_Q_reg_0_7_1_1_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD404 delayLine_Q_reg_0_7_2_2
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(addGen[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_Q_reg_0_7_2_2_i_1_n_0),
        .O(delayLine_Q_reg_0_7_2_2_n_0),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_I_reg_0_7_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_Q_reg_0_7_2_2_i_1
       (.I0(\_inferred__2/i__carry_n_5 ),
        .I1(Q_in_IBUF[2]),
        .I2(currState[2]),
        .O(delayLine_Q_reg_0_7_2_2_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD405 delayLine_Q_reg_0_7_3_3
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(addGen[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_Q_reg_0_7_3_3_i_1_n_0),
        .O(delayLine_Q_reg_0_7_3_3_n_0),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_I_reg_0_7_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_Q_reg_0_7_3_3_i_1
       (.I0(\_inferred__2/i__carry_n_4 ),
        .I1(Q_in_IBUF[3]),
        .I2(currState[2]),
        .O(delayLine_Q_reg_0_7_3_3_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD406 delayLine_Q_reg_0_7_4_4
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(addGen[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_Q_reg_0_7_4_4_i_1_n_0),
        .O(delayLine_Q_reg_0_7_4_4_n_0),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_I_reg_0_7_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_Q_reg_0_7_4_4_i_1
       (.I0(\_inferred__2/i__carry__0_n_7 ),
        .I1(Q_in_IBUF[4]),
        .I2(currState[2]),
        .O(delayLine_Q_reg_0_7_4_4_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD407 delayLine_Q_reg_0_7_5_5
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(addGen[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_Q_reg_0_7_5_5_i_1_n_0),
        .O(delayLine_Q_reg_0_7_5_5_n_0),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_I_reg_0_7_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_Q_reg_0_7_5_5_i_1
       (.I0(\_inferred__2/i__carry__0_n_6 ),
        .I1(Q_in_IBUF[5]),
        .I2(currState[2]),
        .O(delayLine_Q_reg_0_7_5_5_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD408 delayLine_Q_reg_0_7_6_6
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(addGen[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_Q_reg_0_7_6_6_i_1_n_0),
        .O(delayLine_Q_reg_0_7_6_6_n_0),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_I_reg_0_7_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_Q_reg_0_7_6_6_i_1
       (.I0(\_inferred__2/i__carry__0_n_5 ),
        .I1(Q_in_IBUF[6]),
        .I2(currState[2]),
        .O(delayLine_Q_reg_0_7_6_6_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD409 delayLine_Q_reg_0_7_7_7
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(addGen[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_Q_reg_0_7_7_7_i_1_n_0),
        .O(delayLine_Q_reg_0_7_7_7_n_0),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_I_reg_0_7_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_Q_reg_0_7_7_7_i_1
       (.I0(\_inferred__2/i__carry__0_n_4 ),
        .I1(Q_in_IBUF[7]),
        .I2(currState[2]),
        .O(delayLine_Q_reg_0_7_7_7_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD410 delayLine_Q_reg_0_7_8_8
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(addGen[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_Q_reg_0_7_8_8_i_1_n_0),
        .O(delayLine_Q_reg_0_7_8_8_n_0),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_I_reg_0_7_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_Q_reg_0_7_8_8_i_1
       (.I0(\_inferred__2/i__carry__1_n_7 ),
        .I1(Q_in_IBUF[8]),
        .I2(currState[2]),
        .O(delayLine_Q_reg_0_7_8_8_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD411 delayLine_Q_reg_0_7_9_9
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(addGen[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_Q_reg_0_7_9_9_i_1_n_0),
        .O(delayLine_Q_reg_0_7_9_9_n_0),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_I_reg_0_7_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_Q_reg_0_7_9_9_i_1
       (.I0(\_inferred__2/i__carry__1_n_6 ),
        .I1(Q_in_IBUF[9]),
        .I2(currState[2]),
        .O(delayLine_Q_reg_0_7_9_9_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__1
       (.I0(delayLine_I_reg_0_7_7_7_n_0),
        .I1(I_in_IBUF[7]),
        .O(i__carry__0_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__2
       (.I0(delayLine_Q_reg_0_7_7_7_n_0),
        .I1(Q_in_IBUF[7]),
        .O(i__carry__0_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__1
       (.I0(delayLine_I_reg_0_7_6_6_n_0),
        .I1(I_in_IBUF[6]),
        .O(i__carry__0_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__2
       (.I0(delayLine_Q_reg_0_7_6_6_n_0),
        .I1(Q_in_IBUF[6]),
        .O(i__carry__0_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_3__1
       (.I0(delayLine_I_reg_0_7_5_5_n_0),
        .I1(I_in_IBUF[5]),
        .O(i__carry__0_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_3__2
       (.I0(delayLine_Q_reg_0_7_5_5_n_0),
        .I1(Q_in_IBUF[5]),
        .O(i__carry__0_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__1
       (.I0(delayLine_I_reg_0_7_4_4_n_0),
        .I1(I_in_IBUF[4]),
        .O(i__carry__0_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__2
       (.I0(delayLine_Q_reg_0_7_4_4_n_0),
        .I1(Q_in_IBUF[4]),
        .O(i__carry__0_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_1__1
       (.I0(delayLine_I_reg_0_7_11_11_n_0),
        .I1(I_in_IBUF[11]),
        .O(i__carry__1_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_1__2
       (.I0(delayLine_Q_reg_0_7_11_11_n_0),
        .I1(Q_in_IBUF[11]),
        .O(i__carry__1_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_2__1
       (.I0(delayLine_I_reg_0_7_10_10_n_0),
        .I1(I_in_IBUF[10]),
        .O(i__carry__1_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_2__2
       (.I0(delayLine_Q_reg_0_7_10_10_n_0),
        .I1(Q_in_IBUF[10]),
        .O(i__carry__1_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_3__1
       (.I0(delayLine_I_reg_0_7_9_9_n_0),
        .I1(I_in_IBUF[9]),
        .O(i__carry__1_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_3__2
       (.I0(delayLine_Q_reg_0_7_9_9_n_0),
        .I1(Q_in_IBUF[9]),
        .O(i__carry__1_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_4__1
       (.I0(delayLine_I_reg_0_7_8_8_n_0),
        .I1(I_in_IBUF[8]),
        .O(i__carry__1_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_4__2
       (.I0(delayLine_Q_reg_0_7_8_8_n_0),
        .I1(Q_in_IBUF[8]),
        .O(i__carry__1_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_1__1
       (.I0(delayLine_I_reg_0_7_15_15_n_0),
        .I1(I_in_IBUF[15]),
        .O(i__carry__2_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_1__2
       (.I0(delayLine_Q_reg_0_7_15_15_n_0),
        .I1(Q_in_IBUF[15]),
        .O(i__carry__2_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_2__1
       (.I0(delayLine_I_reg_0_7_14_14_n_0),
        .I1(I_in_IBUF[14]),
        .O(i__carry__2_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_2__2
       (.I0(delayLine_Q_reg_0_7_14_14_n_0),
        .I1(Q_in_IBUF[14]),
        .O(i__carry__2_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_3__1
       (.I0(delayLine_I_reg_0_7_13_13_n_0),
        .I1(I_in_IBUF[13]),
        .O(i__carry__2_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_3__2
       (.I0(delayLine_Q_reg_0_7_13_13_n_0),
        .I1(Q_in_IBUF[13]),
        .O(i__carry__2_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_4__1
       (.I0(delayLine_I_reg_0_7_12_12_n_0),
        .I1(I_in_IBUF[12]),
        .O(i__carry__2_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_4__2
       (.I0(delayLine_Q_reg_0_7_12_12_n_0),
        .I1(Q_in_IBUF[12]),
        .O(i__carry__2_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__1
       (.I0(delayLine_I_reg_0_7_3_3_n_0),
        .I1(I_in_IBUF[3]),
        .O(i__carry_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__2
       (.I0(delayLine_Q_reg_0_7_3_3_n_0),
        .I1(Q_in_IBUF[3]),
        .O(i__carry_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__1
       (.I0(delayLine_I_reg_0_7_2_2_n_0),
        .I1(I_in_IBUF[2]),
        .O(i__carry_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__2
       (.I0(delayLine_Q_reg_0_7_2_2_n_0),
        .I1(Q_in_IBUF[2]),
        .O(i__carry_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__1
       (.I0(delayLine_I_reg_0_7_1_1_n_0),
        .I1(I_in_IBUF[1]),
        .O(i__carry_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__2
       (.I0(delayLine_Q_reg_0_7_1_1_n_0),
        .I1(Q_in_IBUF[1]),
        .O(i__carry_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__1
       (.I0(delayLine_I_reg_0_7_0_0_n_0),
        .I1(I_in_IBUF[0]),
        .O(i__carry_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__2
       (.I0(delayLine_Q_reg_0_7_0_0_n_0),
        .I1(Q_in_IBUF[0]),
        .O(i__carry_i_4__2_n_0));
  LUT3 #(
    .INIT(8'hE4)) 
    p_2_out_carry_i_4__0
       (.I0(Q),
        .I1(Q_out[0]),
        .I2(I_out[0]),
        .O(S));
  LUT3 #(
    .INIT(8'hE4)) 
    p_5_out_carry_i_5
       (.I0(Q),
        .I1(Q_out[0]),
        .I2(I_out[0]),
        .O(\currState_reg[3] ));
endmodule

module fft_stage2
   (Q,
    B,
    \currState_reg[1]_0 ,
    \currState_reg[3]_0 ,
    delayLine_Q_reg_0_3_0_0_i_1_0,
    S,
    Q_out,
    I_out,
    fftEn_IBUF,
    clk_IBUF_BUFG,
    AR);
  output [0:0]Q;
  output [15:0]B;
  output [15:0]\currState_reg[1]_0 ;
  output \currState_reg[3]_0 ;
  input [0:0]delayLine_Q_reg_0_3_0_0_i_1_0;
  input [0:0]S;
  input [15:0]Q_out;
  input [15:0]I_out;
  input fftEn_IBUF;
  input clk_IBUF_BUFG;
  input [0:0]AR;

  wire [0:0]AR;
  wire [15:0]B;
  wire [15:0]I_out;
  wire [15:0]I_out0;
  wire [0:0]Q;
  wire [15:0]Q_out;
  wire [15:0]Q_out0;
  wire [0:0]S;
  wire \_inferred__3/i__carry__0_n_0 ;
  wire \_inferred__3/i__carry__0_n_4 ;
  wire \_inferred__3/i__carry__0_n_5 ;
  wire \_inferred__3/i__carry__0_n_6 ;
  wire \_inferred__3/i__carry__0_n_7 ;
  wire \_inferred__3/i__carry__1_n_0 ;
  wire \_inferred__3/i__carry__1_n_4 ;
  wire \_inferred__3/i__carry__1_n_5 ;
  wire \_inferred__3/i__carry__1_n_6 ;
  wire \_inferred__3/i__carry__1_n_7 ;
  wire \_inferred__3/i__carry__2_n_4 ;
  wire \_inferred__3/i__carry__2_n_5 ;
  wire \_inferred__3/i__carry__2_n_6 ;
  wire \_inferred__3/i__carry__2_n_7 ;
  wire \_inferred__3/i__carry_n_0 ;
  wire \_inferred__3/i__carry_n_4 ;
  wire \_inferred__3/i__carry_n_5 ;
  wire \_inferred__3/i__carry_n_6 ;
  wire \_inferred__3/i__carry_n_7 ;
  wire [1:0]addGen;
  wire \addGen[0]_i_1_n_0 ;
  wire \addGen[1]_i_1__0_n_0 ;
  wire clk_IBUF_BUFG;
  wire [2:0]currState;
  wire \currState[0]_i_1__0_n_0 ;
  wire \currState[0]_i_2__0_n_0 ;
  wire \currState[0]_i_3_n_0 ;
  wire \currState[1]_i_1__0_n_0 ;
  wire \currState[1]_i_2__0_n_0 ;
  wire \currState[1]_i_3_n_0 ;
  wire \currState[2]_i_1__0_n_0 ;
  wire \currState[2]_i_2_n_0 ;
  wire \currState[3]_i_1_n_0 ;
  wire \currState[3]_i_2_n_0 ;
  wire [15:0]\currState_reg[1]_0 ;
  wire \currState_reg[3]_0 ;
  wire [4:0]cycleCounter;
  wire \cycleCounter[0]_i_1__2_n_0 ;
  wire \cycleCounter[1]_i_1__1_n_0 ;
  wire \cycleCounter[2]_i_1__2_n_0 ;
  wire \cycleCounter[3]_i_1__2_n_0 ;
  wire \cycleCounter[4]_i_1__2_n_0 ;
  wire delayLine_I_reg_0_3_0_0_i_1_n_0;
  wire delayLine_I_reg_0_3_10_10_i_1_n_0;
  wire delayLine_I_reg_0_3_11_11_i_1_n_0;
  wire delayLine_I_reg_0_3_12_12_i_1_n_0;
  wire delayLine_I_reg_0_3_13_13_i_1_n_0;
  wire delayLine_I_reg_0_3_14_14_i_1_n_0;
  wire delayLine_I_reg_0_3_15_15_i_1_n_0;
  wire delayLine_I_reg_0_3_1_1_i_1_n_0;
  wire delayLine_I_reg_0_3_2_2_i_1_n_0;
  wire delayLine_I_reg_0_3_3_3_i_1_n_0;
  wire delayLine_I_reg_0_3_4_4_i_1_n_0;
  wire delayLine_I_reg_0_3_5_5_i_1_n_0;
  wire delayLine_I_reg_0_3_6_6_i_1_n_0;
  wire delayLine_I_reg_0_3_7_7_i_1_n_0;
  wire delayLine_I_reg_0_3_8_8_i_1_n_0;
  wire delayLine_I_reg_0_3_9_9_i_1_n_0;
  wire [0:0]delayLine_Q_reg_0_3_0_0_i_1_0;
  wire delayLine_Q_reg_0_3_0_0_i_1_n_0;
  wire delayLine_Q_reg_0_3_10_10_i_1_n_0;
  wire delayLine_Q_reg_0_3_11_11_i_1_n_0;
  wire delayLine_Q_reg_0_3_12_12_i_1_n_0;
  wire delayLine_Q_reg_0_3_13_13_i_1_n_0;
  wire delayLine_Q_reg_0_3_14_14_i_1_n_0;
  wire delayLine_Q_reg_0_3_15_15_i_1_n_0;
  wire delayLine_Q_reg_0_3_1_1_i_1_n_0;
  wire delayLine_Q_reg_0_3_2_2_i_1_n_0;
  wire delayLine_Q_reg_0_3_3_3_i_1_n_0;
  wire delayLine_Q_reg_0_3_4_4_i_1_n_0;
  wire delayLine_Q_reg_0_3_5_5_i_1_n_0;
  wire delayLine_Q_reg_0_3_6_6_i_1_n_0;
  wire delayLine_Q_reg_0_3_7_7_i_1_n_0;
  wire delayLine_Q_reg_0_3_8_8_i_1_n_0;
  wire delayLine_Q_reg_0_3_9_9_i_1_n_0;
  wire fftEn_IBUF;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry__0_i_3_n_0;
  wire i__carry__0_i_4_n_0;
  wire i__carry__1_i_1_n_0;
  wire i__carry__1_i_2_n_0;
  wire i__carry__1_i_3_n_0;
  wire i__carry__1_i_4_n_0;
  wire i__carry__2_i_1_n_0;
  wire i__carry__2_i_2_n_0;
  wire i__carry__2_i_3_n_0;
  wire i__carry__2_i_4_n_0;
  wire i__carry_i_1_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4_n_0;
  wire \nexState_inferred__2/i__n_0 ;
  wire [15:0]p_2_out;
  wire p_2_out_carry__0_i_1_n_0;
  wire p_2_out_carry__0_i_2_n_0;
  wire p_2_out_carry__0_i_3_n_0;
  wire p_2_out_carry__0_i_4_n_0;
  wire p_2_out_carry__0_n_0;
  wire p_2_out_carry__1_i_1_n_0;
  wire p_2_out_carry__1_i_2_n_0;
  wire p_2_out_carry__1_i_3_n_0;
  wire p_2_out_carry__1_i_4_n_0;
  wire p_2_out_carry__1_n_0;
  wire p_2_out_carry__2_i_1_n_0;
  wire p_2_out_carry__2_i_2_n_0;
  wire p_2_out_carry__2_i_3_n_0;
  wire p_2_out_carry__2_i_4_n_0;
  wire p_2_out_carry_i_1_n_0;
  wire p_2_out_carry_i_2_n_0;
  wire p_2_out_carry_i_3_n_0;
  wire p_2_out_carry_n_0;
  wire p_5_out_carry__0_i_1_n_0;
  wire p_5_out_carry__0_i_2_n_0;
  wire p_5_out_carry__0_i_3_n_0;
  wire p_5_out_carry__0_i_4_n_0;
  wire p_5_out_carry__0_n_0;
  wire p_5_out_carry__0_n_4;
  wire p_5_out_carry__0_n_5;
  wire p_5_out_carry__0_n_6;
  wire p_5_out_carry__0_n_7;
  wire p_5_out_carry__1_i_1_n_0;
  wire p_5_out_carry__1_i_2_n_0;
  wire p_5_out_carry__1_i_3_n_0;
  wire p_5_out_carry__1_i_4_n_0;
  wire p_5_out_carry__1_n_0;
  wire p_5_out_carry__1_n_4;
  wire p_5_out_carry__1_n_5;
  wire p_5_out_carry__1_n_6;
  wire p_5_out_carry__1_n_7;
  wire p_5_out_carry__2_i_1_n_0;
  wire p_5_out_carry__2_i_2_n_0;
  wire p_5_out_carry__2_i_3_n_0;
  wire p_5_out_carry__2_i_4_n_0;
  wire p_5_out_carry__2_n_4;
  wire p_5_out_carry__2_n_5;
  wire p_5_out_carry__2_n_6;
  wire p_5_out_carry__2_n_7;
  wire p_5_out_carry_i_1_n_0;
  wire p_5_out_carry_i_2_n_0;
  wire p_5_out_carry_i_3_n_0;
  wire p_5_out_carry_i_4_n_0;
  wire p_5_out_carry_n_0;
  wire p_5_out_carry_n_4;
  wire p_5_out_carry_n_5;
  wire p_5_out_carry_n_6;
  wire p_5_out_carry_n_7;
  wire [15:0]p_7_out;
  wire p_7_out_carry__0_i_1_n_0;
  wire p_7_out_carry__0_i_2_n_0;
  wire p_7_out_carry__0_i_3_n_0;
  wire p_7_out_carry__0_i_4_n_0;
  wire p_7_out_carry__0_n_0;
  wire p_7_out_carry__1_i_1_n_0;
  wire p_7_out_carry__1_i_2_n_0;
  wire p_7_out_carry__1_i_3_n_0;
  wire p_7_out_carry__1_i_4_n_0;
  wire p_7_out_carry__1_n_0;
  wire p_7_out_carry__2_i_1_n_0;
  wire p_7_out_carry__2_i_2_n_0;
  wire p_7_out_carry__2_i_3_n_0;
  wire p_7_out_carry__2_i_4_n_0;
  wire p_7_out_carry_i_1_n_0;
  wire p_7_out_carry_i_2_n_0;
  wire p_7_out_carry_i_3_n_0;
  wire p_7_out_carry_i_4_n_0;
  wire p_7_out_carry_n_0;
  wire [2:0]\NLW__inferred__3/i__carry_CO_UNCONNECTED ;
  wire [2:0]\NLW__inferred__3/i__carry__0_CO_UNCONNECTED ;
  wire [2:0]\NLW__inferred__3/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW__inferred__3/i__carry__2_CO_UNCONNECTED ;
  wire [2:0]NLW_p_2_out_carry_CO_UNCONNECTED;
  wire [2:0]NLW_p_2_out_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_p_2_out_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_p_2_out_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_p_5_out_carry_CO_UNCONNECTED;
  wire [2:0]NLW_p_5_out_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_p_5_out_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_p_5_out_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_p_7_out_carry_CO_UNCONNECTED;
  wire [2:0]NLW_p_7_out_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_p_7_out_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_p_7_out_carry__2_CO_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \_inferred__3/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__3/i__carry_n_0 ,\NLW__inferred__3/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI(I_out0[3:0]),
        .O({\_inferred__3/i__carry_n_4 ,\_inferred__3/i__carry_n_5 ,\_inferred__3/i__carry_n_6 ,\_inferred__3/i__carry_n_7 }),
        .S({i__carry_i_1_n_0,i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \_inferred__3/i__carry__0 
       (.CI(\_inferred__3/i__carry_n_0 ),
        .CO({\_inferred__3/i__carry__0_n_0 ,\NLW__inferred__3/i__carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(I_out0[7:4]),
        .O({\_inferred__3/i__carry__0_n_4 ,\_inferred__3/i__carry__0_n_5 ,\_inferred__3/i__carry__0_n_6 ,\_inferred__3/i__carry__0_n_7 }),
        .S({i__carry__0_i_1_n_0,i__carry__0_i_2_n_0,i__carry__0_i_3_n_0,i__carry__0_i_4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \_inferred__3/i__carry__1 
       (.CI(\_inferred__3/i__carry__0_n_0 ),
        .CO({\_inferred__3/i__carry__1_n_0 ,\NLW__inferred__3/i__carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(I_out0[11:8]),
        .O({\_inferred__3/i__carry__1_n_4 ,\_inferred__3/i__carry__1_n_5 ,\_inferred__3/i__carry__1_n_6 ,\_inferred__3/i__carry__1_n_7 }),
        .S({i__carry__1_i_1_n_0,i__carry__1_i_2_n_0,i__carry__1_i_3_n_0,i__carry__1_i_4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \_inferred__3/i__carry__2 
       (.CI(\_inferred__3/i__carry__1_n_0 ),
        .CO(\NLW__inferred__3/i__carry__2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,I_out0[14:12]}),
        .O({\_inferred__3/i__carry__2_n_4 ,\_inferred__3/i__carry__2_n_5 ,\_inferred__3/i__carry__2_n_6 ,\_inferred__3/i__carry__2_n_7 }),
        .S({i__carry__2_i_1_n_0,i__carry__2_i_2_n_0,i__carry__2_i_3_n_0,i__carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h4)) 
    \addGen[0]_i_1 
       (.I0(addGen[0]),
        .I1(fftEn_IBUF),
        .O(\addGen[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h6F)) 
    \addGen[1]_i_1__0 
       (.I0(addGen[0]),
        .I1(addGen[1]),
        .I2(fftEn_IBUF),
        .O(\addGen[1]_i_1__0_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \addGen_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(\addGen[0]_i_1_n_0 ),
        .Q(addGen[0]));
  FDPE #(
    .INIT(1'b1)) 
    \addGen_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\addGen[1]_i_1__0_n_0 ),
        .PRE(AR),
        .Q(addGen[1]));
  LUT6 #(
    .INIT(64'hF888FFFFFFFFFFFF)) 
    \currState[0]_i_1__0 
       (.I0(currState[1]),
        .I1(\currState[0]_i_2__0_n_0 ),
        .I2(currState[0]),
        .I3(\currState[0]_i_3_n_0 ),
        .I4(\nexState_inferred__2/i__n_0 ),
        .I5(fftEn_IBUF),
        .O(\currState[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h88800000)) 
    \currState[0]_i_2__0 
       (.I0(cycleCounter[3]),
        .I1(cycleCounter[2]),
        .I2(cycleCounter[1]),
        .I3(cycleCounter[0]),
        .I4(cycleCounter[4]),
        .O(\currState[0]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hA8015555)) 
    \currState[0]_i_3 
       (.I0(cycleCounter[4]),
        .I1(cycleCounter[0]),
        .I2(cycleCounter[1]),
        .I3(cycleCounter[2]),
        .I4(cycleCounter[3]),
        .O(\currState[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA800000000000)) 
    \currState[1]_i_1__0 
       (.I0(\nexState_inferred__2/i__n_0 ),
        .I1(Q),
        .I2(addGen[0]),
        .I3(addGen[1]),
        .I4(\currState[1]_i_2__0_n_0 ),
        .I5(fftEn_IBUF),
        .O(\currState[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4444444)) 
    \currState[1]_i_2__0 
       (.I0(\currState[0]_i_3_n_0 ),
        .I1(currState[0]),
        .I2(currState[2]),
        .I3(addGen[0]),
        .I4(addGen[1]),
        .I5(\currState[1]_i_3_n_0 ),
        .O(\currState[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h22A2A2AA2AAAAAAA)) 
    \currState[1]_i_3 
       (.I0(currState[1]),
        .I1(cycleCounter[2]),
        .I2(cycleCounter[1]),
        .I3(cycleCounter[3]),
        .I4(cycleCounter[4]),
        .I5(cycleCounter[0]),
        .O(\currState[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA088800000000)) 
    \currState[2]_i_1__0 
       (.I0(\nexState_inferred__2/i__n_0 ),
        .I1(currState[2]),
        .I2(addGen[0]),
        .I3(addGen[1]),
        .I4(\currState[2]_i_2_n_0 ),
        .I5(fftEn_IBUF),
        .O(\currState[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \currState[2]_i_2 
       (.I0(currState[1]),
        .I1(cycleCounter[3]),
        .I2(cycleCounter[2]),
        .I3(cycleCounter[1]),
        .I4(cycleCounter[0]),
        .I5(cycleCounter[4]),
        .O(\currState[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA088800000000)) 
    \currState[3]_i_1 
       (.I0(\nexState_inferred__2/i__n_0 ),
        .I1(Q),
        .I2(addGen[0]),
        .I3(addGen[1]),
        .I4(\currState[3]_i_2_n_0 ),
        .I5(fftEn_IBUF),
        .O(\currState[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \currState[3]_i_2 
       (.I0(currState[1]),
        .I1(cycleCounter[3]),
        .I2(cycleCounter[2]),
        .I3(cycleCounter[1]),
        .I4(cycleCounter[0]),
        .I5(cycleCounter[4]),
        .O(\currState[3]_i_2_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \currState_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\currState[0]_i_1__0_n_0 ),
        .PRE(AR),
        .Q(currState[0]));
  FDCE #(
    .INIT(1'b0)) 
    \currState_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(\currState[1]_i_1__0_n_0 ),
        .Q(currState[1]));
  FDCE #(
    .INIT(1'b0)) 
    \currState_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(\currState[2]_i_1__0_n_0 ),
        .Q(currState[2]));
  FDCE #(
    .INIT(1'b0)) 
    \currState_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(\currState[3]_i_1_n_0 ),
        .Q(Q));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \cycleCounter[0]_i_1__2 
       (.I0(cycleCounter[0]),
        .I1(fftEn_IBUF),
        .O(\cycleCounter[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \cycleCounter[1]_i_1__1 
       (.I0(cycleCounter[0]),
        .I1(cycleCounter[1]),
        .I2(fftEn_IBUF),
        .O(\cycleCounter[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h7800)) 
    \cycleCounter[2]_i_1__2 
       (.I0(cycleCounter[0]),
        .I1(cycleCounter[1]),
        .I2(cycleCounter[2]),
        .I3(fftEn_IBUF),
        .O(\cycleCounter[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h7F800000)) 
    \cycleCounter[3]_i_1__2 
       (.I0(cycleCounter[1]),
        .I1(cycleCounter[0]),
        .I2(cycleCounter[2]),
        .I3(cycleCounter[3]),
        .I4(fftEn_IBUF),
        .O(\cycleCounter[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF800000000000)) 
    \cycleCounter[4]_i_1__2 
       (.I0(cycleCounter[2]),
        .I1(cycleCounter[0]),
        .I2(cycleCounter[1]),
        .I3(cycleCounter[3]),
        .I4(cycleCounter[4]),
        .I5(fftEn_IBUF),
        .O(\cycleCounter[4]_i_1__2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \cycleCounter_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(\cycleCounter[0]_i_1__2_n_0 ),
        .Q(cycleCounter[0]));
  FDCE #(
    .INIT(1'b0)) 
    \cycleCounter_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(\cycleCounter[1]_i_1__1_n_0 ),
        .Q(cycleCounter[1]));
  FDCE #(
    .INIT(1'b0)) 
    \cycleCounter_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(\cycleCounter[2]_i_1__2_n_0 ),
        .Q(cycleCounter[2]));
  FDCE #(
    .INIT(1'b0)) 
    \cycleCounter_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(\cycleCounter[3]_i_1__2_n_0 ),
        .Q(cycleCounter[3]));
  FDCE #(
    .INIT(1'b0)) 
    \cycleCounter_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(\cycleCounter[4]_i_1__2_n_0 ),
        .Q(cycleCounter[4]));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD412 delayLine_I_reg_0_3_0_0
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_I_reg_0_3_0_0_i_1_n_0),
        .O(I_out0[0]),
        .WCLK(clk_IBUF_BUFG),
        .WE(\currState_reg[3]_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_I_reg_0_3_0_0_i_1
       (.I0(I_out[0]),
        .I1(\_inferred__3/i__carry_n_7 ),
        .I2(currState[1]),
        .O(delayLine_I_reg_0_3_0_0_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD413 delayLine_I_reg_0_3_10_10
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_I_reg_0_3_10_10_i_1_n_0),
        .O(I_out0[10]),
        .WCLK(clk_IBUF_BUFG),
        .WE(\currState_reg[3]_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_I_reg_0_3_10_10_i_1
       (.I0(I_out[10]),
        .I1(\_inferred__3/i__carry__1_n_5 ),
        .I2(currState[1]),
        .O(delayLine_I_reg_0_3_10_10_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD414 delayLine_I_reg_0_3_11_11
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_I_reg_0_3_11_11_i_1_n_0),
        .O(I_out0[11]),
        .WCLK(clk_IBUF_BUFG),
        .WE(\currState_reg[3]_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_I_reg_0_3_11_11_i_1
       (.I0(I_out[11]),
        .I1(\_inferred__3/i__carry__1_n_4 ),
        .I2(currState[1]),
        .O(delayLine_I_reg_0_3_11_11_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD415 delayLine_I_reg_0_3_12_12
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_I_reg_0_3_12_12_i_1_n_0),
        .O(I_out0[12]),
        .WCLK(clk_IBUF_BUFG),
        .WE(\currState_reg[3]_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_I_reg_0_3_12_12_i_1
       (.I0(I_out[12]),
        .I1(\_inferred__3/i__carry__2_n_7 ),
        .I2(currState[1]),
        .O(delayLine_I_reg_0_3_12_12_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD416 delayLine_I_reg_0_3_13_13
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_I_reg_0_3_13_13_i_1_n_0),
        .O(I_out0[13]),
        .WCLK(clk_IBUF_BUFG),
        .WE(\currState_reg[3]_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_I_reg_0_3_13_13_i_1
       (.I0(I_out[13]),
        .I1(\_inferred__3/i__carry__2_n_6 ),
        .I2(currState[1]),
        .O(delayLine_I_reg_0_3_13_13_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD417 delayLine_I_reg_0_3_14_14
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_I_reg_0_3_14_14_i_1_n_0),
        .O(I_out0[14]),
        .WCLK(clk_IBUF_BUFG),
        .WE(\currState_reg[3]_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_I_reg_0_3_14_14_i_1
       (.I0(I_out[14]),
        .I1(\_inferred__3/i__carry__2_n_5 ),
        .I2(currState[1]),
        .O(delayLine_I_reg_0_3_14_14_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD418 delayLine_I_reg_0_3_15_15
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_I_reg_0_3_15_15_i_1_n_0),
        .O(I_out0[15]),
        .WCLK(clk_IBUF_BUFG),
        .WE(\currState_reg[3]_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_I_reg_0_3_15_15_i_1
       (.I0(I_out[15]),
        .I1(\_inferred__3/i__carry__2_n_4 ),
        .I2(currState[1]),
        .O(delayLine_I_reg_0_3_15_15_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD419 delayLine_I_reg_0_3_1_1
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_I_reg_0_3_1_1_i_1_n_0),
        .O(I_out0[1]),
        .WCLK(clk_IBUF_BUFG),
        .WE(\currState_reg[3]_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_I_reg_0_3_1_1_i_1
       (.I0(I_out[1]),
        .I1(\_inferred__3/i__carry_n_6 ),
        .I2(currState[1]),
        .O(delayLine_I_reg_0_3_1_1_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD420 delayLine_I_reg_0_3_2_2
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_I_reg_0_3_2_2_i_1_n_0),
        .O(I_out0[2]),
        .WCLK(clk_IBUF_BUFG),
        .WE(\currState_reg[3]_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_I_reg_0_3_2_2_i_1
       (.I0(I_out[2]),
        .I1(\_inferred__3/i__carry_n_5 ),
        .I2(currState[1]),
        .O(delayLine_I_reg_0_3_2_2_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD421 delayLine_I_reg_0_3_3_3
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_I_reg_0_3_3_3_i_1_n_0),
        .O(I_out0[3]),
        .WCLK(clk_IBUF_BUFG),
        .WE(\currState_reg[3]_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_I_reg_0_3_3_3_i_1
       (.I0(I_out[3]),
        .I1(\_inferred__3/i__carry_n_4 ),
        .I2(currState[1]),
        .O(delayLine_I_reg_0_3_3_3_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD422 delayLine_I_reg_0_3_4_4
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_I_reg_0_3_4_4_i_1_n_0),
        .O(I_out0[4]),
        .WCLK(clk_IBUF_BUFG),
        .WE(\currState_reg[3]_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_I_reg_0_3_4_4_i_1
       (.I0(I_out[4]),
        .I1(\_inferred__3/i__carry__0_n_7 ),
        .I2(currState[1]),
        .O(delayLine_I_reg_0_3_4_4_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD423 delayLine_I_reg_0_3_5_5
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_I_reg_0_3_5_5_i_1_n_0),
        .O(I_out0[5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(\currState_reg[3]_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_I_reg_0_3_5_5_i_1
       (.I0(I_out[5]),
        .I1(\_inferred__3/i__carry__0_n_6 ),
        .I2(currState[1]),
        .O(delayLine_I_reg_0_3_5_5_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD424 delayLine_I_reg_0_3_6_6
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_I_reg_0_3_6_6_i_1_n_0),
        .O(I_out0[6]),
        .WCLK(clk_IBUF_BUFG),
        .WE(\currState_reg[3]_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_I_reg_0_3_6_6_i_1
       (.I0(I_out[6]),
        .I1(\_inferred__3/i__carry__0_n_5 ),
        .I2(currState[1]),
        .O(delayLine_I_reg_0_3_6_6_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD425 delayLine_I_reg_0_3_7_7
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_I_reg_0_3_7_7_i_1_n_0),
        .O(I_out0[7]),
        .WCLK(clk_IBUF_BUFG),
        .WE(\currState_reg[3]_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_I_reg_0_3_7_7_i_1
       (.I0(I_out[7]),
        .I1(\_inferred__3/i__carry__0_n_4 ),
        .I2(currState[1]),
        .O(delayLine_I_reg_0_3_7_7_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD426 delayLine_I_reg_0_3_8_8
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_I_reg_0_3_8_8_i_1_n_0),
        .O(I_out0[8]),
        .WCLK(clk_IBUF_BUFG),
        .WE(\currState_reg[3]_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_I_reg_0_3_8_8_i_1
       (.I0(I_out[8]),
        .I1(\_inferred__3/i__carry__1_n_7 ),
        .I2(currState[1]),
        .O(delayLine_I_reg_0_3_8_8_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD427 delayLine_I_reg_0_3_9_9
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_I_reg_0_3_9_9_i_1_n_0),
        .O(I_out0[9]),
        .WCLK(clk_IBUF_BUFG),
        .WE(\currState_reg[3]_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_I_reg_0_3_9_9_i_1
       (.I0(I_out[9]),
        .I1(\_inferred__3/i__carry__1_n_6 ),
        .I2(currState[1]),
        .O(delayLine_I_reg_0_3_9_9_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD428 delayLine_Q_reg_0_3_0_0
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_Q_reg_0_3_0_0_i_1_n_0),
        .O(Q_out0[0]),
        .WCLK(clk_IBUF_BUFG),
        .WE(\currState_reg[3]_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_Q_reg_0_3_0_0_i_1
       (.I0(Q_out[0]),
        .I1(p_5_out_carry_n_7),
        .I2(currState[1]),
        .O(delayLine_Q_reg_0_3_0_0_i_1_n_0));
  LUT4 #(
    .INIT(16'h0016)) 
    delayLine_Q_reg_0_3_0_0_i_2
       (.I0(Q),
        .I1(currState[2]),
        .I2(currState[1]),
        .I3(currState[0]),
        .O(\currState_reg[3]_0 ));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD429 delayLine_Q_reg_0_3_10_10
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_Q_reg_0_3_10_10_i_1_n_0),
        .O(Q_out0[10]),
        .WCLK(clk_IBUF_BUFG),
        .WE(\currState_reg[3]_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_Q_reg_0_3_10_10_i_1
       (.I0(Q_out[10]),
        .I1(p_5_out_carry__1_n_5),
        .I2(currState[1]),
        .O(delayLine_Q_reg_0_3_10_10_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD430 delayLine_Q_reg_0_3_11_11
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_Q_reg_0_3_11_11_i_1_n_0),
        .O(Q_out0[11]),
        .WCLK(clk_IBUF_BUFG),
        .WE(\currState_reg[3]_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_Q_reg_0_3_11_11_i_1
       (.I0(Q_out[11]),
        .I1(p_5_out_carry__1_n_4),
        .I2(currState[1]),
        .O(delayLine_Q_reg_0_3_11_11_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD431 delayLine_Q_reg_0_3_12_12
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_Q_reg_0_3_12_12_i_1_n_0),
        .O(Q_out0[12]),
        .WCLK(clk_IBUF_BUFG),
        .WE(\currState_reg[3]_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_Q_reg_0_3_12_12_i_1
       (.I0(Q_out[12]),
        .I1(p_5_out_carry__2_n_7),
        .I2(currState[1]),
        .O(delayLine_Q_reg_0_3_12_12_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD432 delayLine_Q_reg_0_3_13_13
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_Q_reg_0_3_13_13_i_1_n_0),
        .O(Q_out0[13]),
        .WCLK(clk_IBUF_BUFG),
        .WE(\currState_reg[3]_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_Q_reg_0_3_13_13_i_1
       (.I0(Q_out[13]),
        .I1(p_5_out_carry__2_n_6),
        .I2(currState[1]),
        .O(delayLine_Q_reg_0_3_13_13_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD433 delayLine_Q_reg_0_3_14_14
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_Q_reg_0_3_14_14_i_1_n_0),
        .O(Q_out0[14]),
        .WCLK(clk_IBUF_BUFG),
        .WE(\currState_reg[3]_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_Q_reg_0_3_14_14_i_1
       (.I0(Q_out[14]),
        .I1(p_5_out_carry__2_n_5),
        .I2(currState[1]),
        .O(delayLine_Q_reg_0_3_14_14_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD434 delayLine_Q_reg_0_3_15_15
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_Q_reg_0_3_15_15_i_1_n_0),
        .O(Q_out0[15]),
        .WCLK(clk_IBUF_BUFG),
        .WE(\currState_reg[3]_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_Q_reg_0_3_15_15_i_1
       (.I0(Q_out[15]),
        .I1(p_5_out_carry__2_n_4),
        .I2(currState[1]),
        .O(delayLine_Q_reg_0_3_15_15_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD435 delayLine_Q_reg_0_3_1_1
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_Q_reg_0_3_1_1_i_1_n_0),
        .O(Q_out0[1]),
        .WCLK(clk_IBUF_BUFG),
        .WE(\currState_reg[3]_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_Q_reg_0_3_1_1_i_1
       (.I0(Q_out[1]),
        .I1(p_5_out_carry_n_6),
        .I2(currState[1]),
        .O(delayLine_Q_reg_0_3_1_1_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD436 delayLine_Q_reg_0_3_2_2
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_Q_reg_0_3_2_2_i_1_n_0),
        .O(Q_out0[2]),
        .WCLK(clk_IBUF_BUFG),
        .WE(\currState_reg[3]_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_Q_reg_0_3_2_2_i_1
       (.I0(Q_out[2]),
        .I1(p_5_out_carry_n_5),
        .I2(currState[1]),
        .O(delayLine_Q_reg_0_3_2_2_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD437 delayLine_Q_reg_0_3_3_3
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_Q_reg_0_3_3_3_i_1_n_0),
        .O(Q_out0[3]),
        .WCLK(clk_IBUF_BUFG),
        .WE(\currState_reg[3]_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_Q_reg_0_3_3_3_i_1
       (.I0(Q_out[3]),
        .I1(p_5_out_carry_n_4),
        .I2(currState[1]),
        .O(delayLine_Q_reg_0_3_3_3_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD438 delayLine_Q_reg_0_3_4_4
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_Q_reg_0_3_4_4_i_1_n_0),
        .O(Q_out0[4]),
        .WCLK(clk_IBUF_BUFG),
        .WE(\currState_reg[3]_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_Q_reg_0_3_4_4_i_1
       (.I0(Q_out[4]),
        .I1(p_5_out_carry__0_n_7),
        .I2(currState[1]),
        .O(delayLine_Q_reg_0_3_4_4_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD439 delayLine_Q_reg_0_3_5_5
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_Q_reg_0_3_5_5_i_1_n_0),
        .O(Q_out0[5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(\currState_reg[3]_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_Q_reg_0_3_5_5_i_1
       (.I0(Q_out[5]),
        .I1(p_5_out_carry__0_n_6),
        .I2(currState[1]),
        .O(delayLine_Q_reg_0_3_5_5_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD440 delayLine_Q_reg_0_3_6_6
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_Q_reg_0_3_6_6_i_1_n_0),
        .O(Q_out0[6]),
        .WCLK(clk_IBUF_BUFG),
        .WE(\currState_reg[3]_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_Q_reg_0_3_6_6_i_1
       (.I0(Q_out[6]),
        .I1(p_5_out_carry__0_n_5),
        .I2(currState[1]),
        .O(delayLine_Q_reg_0_3_6_6_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD441 delayLine_Q_reg_0_3_7_7
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_Q_reg_0_3_7_7_i_1_n_0),
        .O(Q_out0[7]),
        .WCLK(clk_IBUF_BUFG),
        .WE(\currState_reg[3]_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_Q_reg_0_3_7_7_i_1
       (.I0(Q_out[7]),
        .I1(p_5_out_carry__0_n_4),
        .I2(currState[1]),
        .O(delayLine_Q_reg_0_3_7_7_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD442 delayLine_Q_reg_0_3_8_8
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_Q_reg_0_3_8_8_i_1_n_0),
        .O(Q_out0[8]),
        .WCLK(clk_IBUF_BUFG),
        .WE(\currState_reg[3]_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_Q_reg_0_3_8_8_i_1
       (.I0(Q_out[8]),
        .I1(p_5_out_carry__1_n_7),
        .I2(currState[1]),
        .O(delayLine_Q_reg_0_3_8_8_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD443 delayLine_Q_reg_0_3_9_9
       (.A0(addGen[0]),
        .A1(addGen[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_Q_reg_0_3_9_9_i_1_n_0),
        .O(Q_out0[9]),
        .WCLK(clk_IBUF_BUFG),
        .WE(\currState_reg[3]_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_Q_reg_0_3_9_9_i_1
       (.I0(Q_out[9]),
        .I1(p_5_out_carry__1_n_6),
        .I2(currState[1]),
        .O(delayLine_Q_reg_0_3_9_9_i_1_n_0));
  LUT4 #(
    .INIT(16'hE41B)) 
    i__carry__0_i_1
       (.I0(Q),
        .I1(I_out[7]),
        .I2(Q_out[7]),
        .I3(I_out0[7]),
        .O(i__carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'hE41B)) 
    i__carry__0_i_2
       (.I0(Q),
        .I1(I_out[6]),
        .I2(Q_out[6]),
        .I3(I_out0[6]),
        .O(i__carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'hE41B)) 
    i__carry__0_i_3
       (.I0(Q),
        .I1(I_out[5]),
        .I2(Q_out[5]),
        .I3(I_out0[5]),
        .O(i__carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'hE41B)) 
    i__carry__0_i_4
       (.I0(Q),
        .I1(I_out[4]),
        .I2(Q_out[4]),
        .I3(I_out0[4]),
        .O(i__carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'hE41B)) 
    i__carry__1_i_1
       (.I0(Q),
        .I1(I_out[11]),
        .I2(Q_out[11]),
        .I3(I_out0[11]),
        .O(i__carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'hE41B)) 
    i__carry__1_i_2
       (.I0(Q),
        .I1(I_out[10]),
        .I2(Q_out[10]),
        .I3(I_out0[10]),
        .O(i__carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'hE41B)) 
    i__carry__1_i_3
       (.I0(Q),
        .I1(I_out[9]),
        .I2(Q_out[9]),
        .I3(I_out0[9]),
        .O(i__carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'hE41B)) 
    i__carry__1_i_4
       (.I0(Q),
        .I1(I_out[8]),
        .I2(Q_out[8]),
        .I3(I_out0[8]),
        .O(i__carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'hE41B)) 
    i__carry__2_i_1
       (.I0(Q),
        .I1(I_out[15]),
        .I2(Q_out[15]),
        .I3(I_out0[15]),
        .O(i__carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'hE41B)) 
    i__carry__2_i_2
       (.I0(Q),
        .I1(I_out[14]),
        .I2(Q_out[14]),
        .I3(I_out0[14]),
        .O(i__carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'hE41B)) 
    i__carry__2_i_3
       (.I0(Q),
        .I1(I_out[13]),
        .I2(Q_out[13]),
        .I3(I_out0[13]),
        .O(i__carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'hE41B)) 
    i__carry__2_i_4
       (.I0(Q),
        .I1(I_out[12]),
        .I2(Q_out[12]),
        .I3(I_out0[12]),
        .O(i__carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'hE41B)) 
    i__carry_i_1
       (.I0(Q),
        .I1(I_out[3]),
        .I2(Q_out[3]),
        .I3(I_out0[3]),
        .O(i__carry_i_1_n_0));
  LUT4 #(
    .INIT(16'hE41B)) 
    i__carry_i_2
       (.I0(Q),
        .I1(I_out[2]),
        .I2(Q_out[2]),
        .I3(I_out0[2]),
        .O(i__carry_i_2_n_0));
  LUT4 #(
    .INIT(16'hE41B)) 
    i__carry_i_3
       (.I0(Q),
        .I1(I_out[1]),
        .I2(Q_out[1]),
        .I3(I_out0[1]),
        .O(i__carry_i_3_n_0));
  LUT4 #(
    .INIT(16'hE41B)) 
    i__carry_i_4
       (.I0(Q),
        .I1(I_out[0]),
        .I2(Q_out[0]),
        .I3(I_out0[0]),
        .O(i__carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h0116)) 
    \nexState_inferred__2/i_ 
       (.I0(currState[0]),
        .I1(currState[1]),
        .I2(currState[2]),
        .I3(Q),
        .O(\nexState_inferred__2/i__n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 p_2_out_carry
       (.CI(1'b0),
        .CO({p_2_out_carry_n_0,NLW_p_2_out_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(Q_out0[0]),
        .DI({Q_out0[3:1],Q}),
        .O(p_2_out[3:0]),
        .S({p_2_out_carry_i_1_n_0,p_2_out_carry_i_2_n_0,p_2_out_carry_i_3_n_0,S}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 p_2_out_carry__0
       (.CI(p_2_out_carry_n_0),
        .CO({p_2_out_carry__0_n_0,NLW_p_2_out_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(Q_out0[7:4]),
        .O(p_2_out[7:4]),
        .S({p_2_out_carry__0_i_1_n_0,p_2_out_carry__0_i_2_n_0,p_2_out_carry__0_i_3_n_0,p_2_out_carry__0_i_4_n_0}));
  LUT4 #(
    .INIT(16'hB14E)) 
    p_2_out_carry__0_i_1
       (.I0(Q),
        .I1(Q_out[7]),
        .I2(I_out[7]),
        .I3(Q_out0[7]),
        .O(p_2_out_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'hB14E)) 
    p_2_out_carry__0_i_2
       (.I0(Q),
        .I1(Q_out[6]),
        .I2(I_out[6]),
        .I3(Q_out0[6]),
        .O(p_2_out_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'hB14E)) 
    p_2_out_carry__0_i_3
       (.I0(Q),
        .I1(Q_out[5]),
        .I2(I_out[5]),
        .I3(Q_out0[5]),
        .O(p_2_out_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'hB14E)) 
    p_2_out_carry__0_i_4
       (.I0(Q),
        .I1(Q_out[4]),
        .I2(I_out[4]),
        .I3(Q_out0[4]),
        .O(p_2_out_carry__0_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 p_2_out_carry__1
       (.CI(p_2_out_carry__0_n_0),
        .CO({p_2_out_carry__1_n_0,NLW_p_2_out_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(Q_out0[11:8]),
        .O(p_2_out[11:8]),
        .S({p_2_out_carry__1_i_1_n_0,p_2_out_carry__1_i_2_n_0,p_2_out_carry__1_i_3_n_0,p_2_out_carry__1_i_4_n_0}));
  LUT4 #(
    .INIT(16'hB14E)) 
    p_2_out_carry__1_i_1
       (.I0(Q),
        .I1(Q_out[11]),
        .I2(I_out[11]),
        .I3(Q_out0[11]),
        .O(p_2_out_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'hB14E)) 
    p_2_out_carry__1_i_2
       (.I0(Q),
        .I1(Q_out[10]),
        .I2(I_out[10]),
        .I3(Q_out0[10]),
        .O(p_2_out_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'hB14E)) 
    p_2_out_carry__1_i_3
       (.I0(Q),
        .I1(Q_out[9]),
        .I2(I_out[9]),
        .I3(Q_out0[9]),
        .O(p_2_out_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'hB14E)) 
    p_2_out_carry__1_i_4
       (.I0(Q),
        .I1(Q_out[8]),
        .I2(I_out[8]),
        .I3(Q_out0[8]),
        .O(p_2_out_carry__1_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 p_2_out_carry__2
       (.CI(p_2_out_carry__1_n_0),
        .CO(NLW_p_2_out_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,Q_out0[14:12]}),
        .O(p_2_out[15:12]),
        .S({p_2_out_carry__2_i_1_n_0,p_2_out_carry__2_i_2_n_0,p_2_out_carry__2_i_3_n_0,p_2_out_carry__2_i_4_n_0}));
  LUT4 #(
    .INIT(16'hB14E)) 
    p_2_out_carry__2_i_1
       (.I0(Q),
        .I1(Q_out[15]),
        .I2(I_out[15]),
        .I3(Q_out0[15]),
        .O(p_2_out_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'hB14E)) 
    p_2_out_carry__2_i_2
       (.I0(Q),
        .I1(Q_out[14]),
        .I2(I_out[14]),
        .I3(Q_out0[14]),
        .O(p_2_out_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'hB14E)) 
    p_2_out_carry__2_i_3
       (.I0(Q),
        .I1(Q_out[13]),
        .I2(I_out[13]),
        .I3(Q_out0[13]),
        .O(p_2_out_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'hB14E)) 
    p_2_out_carry__2_i_4
       (.I0(Q),
        .I1(Q_out[12]),
        .I2(I_out[12]),
        .I3(Q_out0[12]),
        .O(p_2_out_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'hB14E)) 
    p_2_out_carry_i_1
       (.I0(Q),
        .I1(Q_out[3]),
        .I2(I_out[3]),
        .I3(Q_out0[3]),
        .O(p_2_out_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'hB14E)) 
    p_2_out_carry_i_2
       (.I0(Q),
        .I1(Q_out[2]),
        .I2(I_out[2]),
        .I3(Q_out0[2]),
        .O(p_2_out_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'hB14E)) 
    p_2_out_carry_i_3
       (.I0(Q),
        .I1(Q_out[1]),
        .I2(I_out[1]),
        .I3(Q_out0[1]),
        .O(p_2_out_carry_i_3_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 p_5_out_carry
       (.CI(1'b0),
        .CO({p_5_out_carry_n_0,NLW_p_5_out_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(Q_out0[0]),
        .DI({Q_out0[3:1],p_5_out_carry_i_1_n_0}),
        .O({p_5_out_carry_n_4,p_5_out_carry_n_5,p_5_out_carry_n_6,p_5_out_carry_n_7}),
        .S({p_5_out_carry_i_2_n_0,p_5_out_carry_i_3_n_0,p_5_out_carry_i_4_n_0,delayLine_Q_reg_0_3_0_0_i_1_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 p_5_out_carry__0
       (.CI(p_5_out_carry_n_0),
        .CO({p_5_out_carry__0_n_0,NLW_p_5_out_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(Q_out0[7:4]),
        .O({p_5_out_carry__0_n_4,p_5_out_carry__0_n_5,p_5_out_carry__0_n_6,p_5_out_carry__0_n_7}),
        .S({p_5_out_carry__0_i_1_n_0,p_5_out_carry__0_i_2_n_0,p_5_out_carry__0_i_3_n_0,p_5_out_carry__0_i_4_n_0}));
  LUT4 #(
    .INIT(16'h4EB1)) 
    p_5_out_carry__0_i_1
       (.I0(Q),
        .I1(Q_out[7]),
        .I2(I_out[7]),
        .I3(Q_out0[7]),
        .O(p_5_out_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h4EB1)) 
    p_5_out_carry__0_i_2
       (.I0(Q),
        .I1(Q_out[6]),
        .I2(I_out[6]),
        .I3(Q_out0[6]),
        .O(p_5_out_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h4EB1)) 
    p_5_out_carry__0_i_3
       (.I0(Q),
        .I1(Q_out[5]),
        .I2(I_out[5]),
        .I3(Q_out0[5]),
        .O(p_5_out_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h4EB1)) 
    p_5_out_carry__0_i_4
       (.I0(Q),
        .I1(Q_out[4]),
        .I2(I_out[4]),
        .I3(Q_out0[4]),
        .O(p_5_out_carry__0_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 p_5_out_carry__1
       (.CI(p_5_out_carry__0_n_0),
        .CO({p_5_out_carry__1_n_0,NLW_p_5_out_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(Q_out0[11:8]),
        .O({p_5_out_carry__1_n_4,p_5_out_carry__1_n_5,p_5_out_carry__1_n_6,p_5_out_carry__1_n_7}),
        .S({p_5_out_carry__1_i_1_n_0,p_5_out_carry__1_i_2_n_0,p_5_out_carry__1_i_3_n_0,p_5_out_carry__1_i_4_n_0}));
  LUT4 #(
    .INIT(16'h4EB1)) 
    p_5_out_carry__1_i_1
       (.I0(Q),
        .I1(Q_out[11]),
        .I2(I_out[11]),
        .I3(Q_out0[11]),
        .O(p_5_out_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h4EB1)) 
    p_5_out_carry__1_i_2
       (.I0(Q),
        .I1(Q_out[10]),
        .I2(I_out[10]),
        .I3(Q_out0[10]),
        .O(p_5_out_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h4EB1)) 
    p_5_out_carry__1_i_3
       (.I0(Q),
        .I1(Q_out[9]),
        .I2(I_out[9]),
        .I3(Q_out0[9]),
        .O(p_5_out_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h4EB1)) 
    p_5_out_carry__1_i_4
       (.I0(Q),
        .I1(Q_out[8]),
        .I2(I_out[8]),
        .I3(Q_out0[8]),
        .O(p_5_out_carry__1_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 p_5_out_carry__2
       (.CI(p_5_out_carry__1_n_0),
        .CO(NLW_p_5_out_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,Q_out0[14:12]}),
        .O({p_5_out_carry__2_n_4,p_5_out_carry__2_n_5,p_5_out_carry__2_n_6,p_5_out_carry__2_n_7}),
        .S({p_5_out_carry__2_i_1_n_0,p_5_out_carry__2_i_2_n_0,p_5_out_carry__2_i_3_n_0,p_5_out_carry__2_i_4_n_0}));
  LUT4 #(
    .INIT(16'h4EB1)) 
    p_5_out_carry__2_i_1
       (.I0(Q),
        .I1(Q_out[15]),
        .I2(I_out[15]),
        .I3(Q_out0[15]),
        .O(p_5_out_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h4EB1)) 
    p_5_out_carry__2_i_2
       (.I0(Q),
        .I1(Q_out[14]),
        .I2(I_out[14]),
        .I3(Q_out0[14]),
        .O(p_5_out_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h4EB1)) 
    p_5_out_carry__2_i_3
       (.I0(Q),
        .I1(Q_out[13]),
        .I2(I_out[13]),
        .I3(Q_out0[13]),
        .O(p_5_out_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h4EB1)) 
    p_5_out_carry__2_i_4
       (.I0(Q),
        .I1(Q_out[12]),
        .I2(I_out[12]),
        .I3(Q_out0[12]),
        .O(p_5_out_carry__2_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_5_out_carry_i_1
       (.I0(Q),
        .O(p_5_out_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h4EB1)) 
    p_5_out_carry_i_2
       (.I0(Q),
        .I1(Q_out[3]),
        .I2(I_out[3]),
        .I3(Q_out0[3]),
        .O(p_5_out_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h4EB1)) 
    p_5_out_carry_i_3
       (.I0(Q),
        .I1(Q_out[2]),
        .I2(I_out[2]),
        .I3(Q_out0[2]),
        .O(p_5_out_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h4EB1)) 
    p_5_out_carry_i_4
       (.I0(Q),
        .I1(Q_out[1]),
        .I2(I_out[1]),
        .I3(Q_out0[1]),
        .O(p_5_out_carry_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 p_7_out_carry
       (.CI(1'b0),
        .CO({p_7_out_carry_n_0,NLW_p_7_out_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(I_out0[3:0]),
        .O(p_7_out[3:0]),
        .S({p_7_out_carry_i_1_n_0,p_7_out_carry_i_2_n_0,p_7_out_carry_i_3_n_0,p_7_out_carry_i_4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 p_7_out_carry__0
       (.CI(p_7_out_carry_n_0),
        .CO({p_7_out_carry__0_n_0,NLW_p_7_out_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(I_out0[7:4]),
        .O(p_7_out[7:4]),
        .S({p_7_out_carry__0_i_1_n_0,p_7_out_carry__0_i_2_n_0,p_7_out_carry__0_i_3_n_0,p_7_out_carry__0_i_4_n_0}));
  LUT4 #(
    .INIT(16'h1BE4)) 
    p_7_out_carry__0_i_1
       (.I0(Q),
        .I1(I_out[7]),
        .I2(Q_out[7]),
        .I3(I_out0[7]),
        .O(p_7_out_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h1BE4)) 
    p_7_out_carry__0_i_2
       (.I0(Q),
        .I1(I_out[6]),
        .I2(Q_out[6]),
        .I3(I_out0[6]),
        .O(p_7_out_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h1BE4)) 
    p_7_out_carry__0_i_3
       (.I0(Q),
        .I1(I_out[5]),
        .I2(Q_out[5]),
        .I3(I_out0[5]),
        .O(p_7_out_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h1BE4)) 
    p_7_out_carry__0_i_4
       (.I0(Q),
        .I1(I_out[4]),
        .I2(Q_out[4]),
        .I3(I_out0[4]),
        .O(p_7_out_carry__0_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 p_7_out_carry__1
       (.CI(p_7_out_carry__0_n_0),
        .CO({p_7_out_carry__1_n_0,NLW_p_7_out_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(I_out0[11:8]),
        .O(p_7_out[11:8]),
        .S({p_7_out_carry__1_i_1_n_0,p_7_out_carry__1_i_2_n_0,p_7_out_carry__1_i_3_n_0,p_7_out_carry__1_i_4_n_0}));
  LUT4 #(
    .INIT(16'h1BE4)) 
    p_7_out_carry__1_i_1
       (.I0(Q),
        .I1(I_out[11]),
        .I2(Q_out[11]),
        .I3(I_out0[11]),
        .O(p_7_out_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h1BE4)) 
    p_7_out_carry__1_i_2
       (.I0(Q),
        .I1(I_out[10]),
        .I2(Q_out[10]),
        .I3(I_out0[10]),
        .O(p_7_out_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h1BE4)) 
    p_7_out_carry__1_i_3
       (.I0(Q),
        .I1(I_out[9]),
        .I2(Q_out[9]),
        .I3(I_out0[9]),
        .O(p_7_out_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h1BE4)) 
    p_7_out_carry__1_i_4
       (.I0(Q),
        .I1(I_out[8]),
        .I2(Q_out[8]),
        .I3(I_out0[8]),
        .O(p_7_out_carry__1_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 p_7_out_carry__2
       (.CI(p_7_out_carry__1_n_0),
        .CO(NLW_p_7_out_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,I_out0[14:12]}),
        .O(p_7_out[15:12]),
        .S({p_7_out_carry__2_i_1_n_0,p_7_out_carry__2_i_2_n_0,p_7_out_carry__2_i_3_n_0,p_7_out_carry__2_i_4_n_0}));
  LUT4 #(
    .INIT(16'h1BE4)) 
    p_7_out_carry__2_i_1
       (.I0(Q),
        .I1(I_out[15]),
        .I2(Q_out[15]),
        .I3(I_out0[15]),
        .O(p_7_out_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h1BE4)) 
    p_7_out_carry__2_i_2
       (.I0(Q),
        .I1(I_out[14]),
        .I2(Q_out[14]),
        .I3(I_out0[14]),
        .O(p_7_out_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h1BE4)) 
    p_7_out_carry__2_i_3
       (.I0(Q),
        .I1(I_out[13]),
        .I2(Q_out[13]),
        .I3(I_out0[13]),
        .O(p_7_out_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h1BE4)) 
    p_7_out_carry__2_i_4
       (.I0(Q),
        .I1(I_out[12]),
        .I2(Q_out[12]),
        .I3(I_out0[12]),
        .O(p_7_out_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'h1BE4)) 
    p_7_out_carry_i_1
       (.I0(Q),
        .I1(I_out[3]),
        .I2(Q_out[3]),
        .I3(I_out0[3]),
        .O(p_7_out_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h1BE4)) 
    p_7_out_carry_i_2
       (.I0(Q),
        .I1(I_out[2]),
        .I2(Q_out[2]),
        .I3(I_out0[2]),
        .O(p_7_out_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h1BE4)) 
    p_7_out_carry_i_3
       (.I0(Q),
        .I1(I_out[1]),
        .I2(Q_out[1]),
        .I3(I_out0[1]),
        .O(p_7_out_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h1BE4)) 
    p_7_out_carry_i_4
       (.I0(Q),
        .I1(I_out[0]),
        .I2(Q_out[0]),
        .I3(I_out0[0]),
        .O(p_7_out_carry_i_4_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    yi1__0_i_1
       (.I0(I_out0[15]),
        .I1(p_7_out[15]),
        .I2(currState[1]),
        .O(\currState_reg[1]_0 [15]));
  LUT3 #(
    .INIT(8'hAC)) 
    yi1__0_i_10
       (.I0(I_out0[6]),
        .I1(p_7_out[6]),
        .I2(currState[1]),
        .O(\currState_reg[1]_0 [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    yi1__0_i_11
       (.I0(I_out0[5]),
        .I1(p_7_out[5]),
        .I2(currState[1]),
        .O(\currState_reg[1]_0 [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    yi1__0_i_12
       (.I0(I_out0[4]),
        .I1(p_7_out[4]),
        .I2(currState[1]),
        .O(\currState_reg[1]_0 [4]));
  LUT3 #(
    .INIT(8'hAC)) 
    yi1__0_i_13
       (.I0(I_out0[3]),
        .I1(p_7_out[3]),
        .I2(currState[1]),
        .O(\currState_reg[1]_0 [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    yi1__0_i_14
       (.I0(I_out0[2]),
        .I1(p_7_out[2]),
        .I2(currState[1]),
        .O(\currState_reg[1]_0 [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    yi1__0_i_15
       (.I0(I_out0[1]),
        .I1(p_7_out[1]),
        .I2(currState[1]),
        .O(\currState_reg[1]_0 [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    yi1__0_i_16
       (.I0(I_out0[0]),
        .I1(p_7_out[0]),
        .I2(currState[1]),
        .O(\currState_reg[1]_0 [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    yi1__0_i_2
       (.I0(I_out0[14]),
        .I1(p_7_out[14]),
        .I2(currState[1]),
        .O(\currState_reg[1]_0 [14]));
  LUT3 #(
    .INIT(8'hAC)) 
    yi1__0_i_3
       (.I0(I_out0[13]),
        .I1(p_7_out[13]),
        .I2(currState[1]),
        .O(\currState_reg[1]_0 [13]));
  LUT3 #(
    .INIT(8'hAC)) 
    yi1__0_i_4
       (.I0(I_out0[12]),
        .I1(p_7_out[12]),
        .I2(currState[1]),
        .O(\currState_reg[1]_0 [12]));
  LUT3 #(
    .INIT(8'hAC)) 
    yi1__0_i_5
       (.I0(I_out0[11]),
        .I1(p_7_out[11]),
        .I2(currState[1]),
        .O(\currState_reg[1]_0 [11]));
  LUT3 #(
    .INIT(8'hAC)) 
    yi1__0_i_6
       (.I0(I_out0[10]),
        .I1(p_7_out[10]),
        .I2(currState[1]),
        .O(\currState_reg[1]_0 [10]));
  LUT3 #(
    .INIT(8'hAC)) 
    yi1__0_i_7
       (.I0(I_out0[9]),
        .I1(p_7_out[9]),
        .I2(currState[1]),
        .O(\currState_reg[1]_0 [9]));
  LUT3 #(
    .INIT(8'hAC)) 
    yi1__0_i_8
       (.I0(I_out0[8]),
        .I1(p_7_out[8]),
        .I2(currState[1]),
        .O(\currState_reg[1]_0 [8]));
  LUT3 #(
    .INIT(8'hAC)) 
    yi1__0_i_9
       (.I0(I_out0[7]),
        .I1(p_7_out[7]),
        .I2(currState[1]),
        .O(\currState_reg[1]_0 [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    yi1_i_1
       (.I0(Q_out0[15]),
        .I1(p_2_out[15]),
        .I2(currState[1]),
        .O(B[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    yi1_i_10
       (.I0(Q_out0[6]),
        .I1(p_2_out[6]),
        .I2(currState[1]),
        .O(B[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    yi1_i_11
       (.I0(Q_out0[5]),
        .I1(p_2_out[5]),
        .I2(currState[1]),
        .O(B[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    yi1_i_12
       (.I0(Q_out0[4]),
        .I1(p_2_out[4]),
        .I2(currState[1]),
        .O(B[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    yi1_i_13
       (.I0(Q_out0[3]),
        .I1(p_2_out[3]),
        .I2(currState[1]),
        .O(B[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    yi1_i_14
       (.I0(Q_out0[2]),
        .I1(p_2_out[2]),
        .I2(currState[1]),
        .O(B[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    yi1_i_15
       (.I0(Q_out0[1]),
        .I1(p_2_out[1]),
        .I2(currState[1]),
        .O(B[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    yi1_i_16
       (.I0(Q_out0[0]),
        .I1(p_2_out[0]),
        .I2(currState[1]),
        .O(B[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    yi1_i_2
       (.I0(Q_out0[14]),
        .I1(p_2_out[14]),
        .I2(currState[1]),
        .O(B[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    yi1_i_3
       (.I0(Q_out0[13]),
        .I1(p_2_out[13]),
        .I2(currState[1]),
        .O(B[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    yi1_i_4
       (.I0(Q_out0[12]),
        .I1(p_2_out[12]),
        .I2(currState[1]),
        .O(B[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    yi1_i_5
       (.I0(Q_out0[11]),
        .I1(p_2_out[11]),
        .I2(currState[1]),
        .O(B[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    yi1_i_6
       (.I0(Q_out0[10]),
        .I1(p_2_out[10]),
        .I2(currState[1]),
        .O(B[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    yi1_i_7
       (.I0(Q_out0[9]),
        .I1(p_2_out[9]),
        .I2(currState[1]),
        .O(B[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    yi1_i_8
       (.I0(Q_out0[8]),
        .I1(p_2_out[8]),
        .I2(currState[1]),
        .O(B[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    yi1_i_9
       (.I0(Q_out0[7]),
        .I1(p_2_out[7]),
        .I2(currState[1]),
        .O(B[7]));
endmodule

module fft_stage3
   (Q_out0,
    I_out0,
    \currState_reg[3] ,
    Q_out,
    I_out,
    \currState_reg[3]_0 ,
    clk_IBUF_BUFG,
    AR,
    O,
    S,
    \Q_out_reg[7]_0 ,
    \Q_out_reg[7]_1 ,
    \Q_out_reg[11]_0 ,
    \Q_out_reg[11]_1 ,
    delayLine_Q_reg_0_1_15_15_0,
    \Q_out_reg[15]_0 ,
    I_in__0,
    \I_out_reg[3]_0 ,
    \I_out_reg[7]_0 ,
    \I_out_reg[11]_0 ,
    \I_out_reg[15]_0 ,
    fftEn_IBUF,
    Q);
  output [15:0]Q_out0;
  output [15:0]I_out0;
  output [0:0]\currState_reg[3] ;
  output [15:0]Q_out;
  output [15:0]I_out;
  output [0:0]\currState_reg[3]_0 ;
  input clk_IBUF_BUFG;
  input [0:0]AR;
  input [3:0]O;
  input [3:0]S;
  input [3:0]\Q_out_reg[7]_0 ;
  input [3:0]\Q_out_reg[7]_1 ;
  input [3:0]\Q_out_reg[11]_0 ;
  input [3:0]\Q_out_reg[11]_1 ;
  input [3:0]delayLine_Q_reg_0_1_15_15_0;
  input [3:0]\Q_out_reg[15]_0 ;
  input [15:0]I_in__0;
  input [3:0]\I_out_reg[3]_0 ;
  input [3:0]\I_out_reg[7]_0 ;
  input [3:0]\I_out_reg[11]_0 ;
  input [3:0]\I_out_reg[15]_0 ;
  input fftEn_IBUF;
  input [0:0]Q;

  wire [0:0]AR;
  wire [15:0]I_in__0;
  wire [15:0]I_out;
  wire [15:0]I_out0;
  wire I_out0_carry__0_n_0;
  wire I_out0_carry__0_n_4;
  wire I_out0_carry__0_n_5;
  wire I_out0_carry__0_n_6;
  wire I_out0_carry__0_n_7;
  wire I_out0_carry__1_n_0;
  wire I_out0_carry__1_n_4;
  wire I_out0_carry__1_n_5;
  wire I_out0_carry__1_n_6;
  wire I_out0_carry__1_n_7;
  wire I_out0_carry__2_n_4;
  wire I_out0_carry__2_n_5;
  wire I_out0_carry__2_n_6;
  wire I_out0_carry__2_n_7;
  wire I_out0_carry_n_0;
  wire I_out0_carry_n_4;
  wire I_out0_carry_n_5;
  wire I_out0_carry_n_6;
  wire I_out0_carry_n_7;
  wire \I_out[0]_i_1__0_n_0 ;
  wire \I_out[10]_i_1__0_n_0 ;
  wire \I_out[11]_i_1__0_n_0 ;
  wire \I_out[12]_i_1__0_n_0 ;
  wire \I_out[13]_i_1__0_n_0 ;
  wire \I_out[14]_i_1__0_n_0 ;
  wire \I_out[15]_i_1__0_n_0 ;
  wire \I_out[1]_i_1__0_n_0 ;
  wire \I_out[2]_i_1__0_n_0 ;
  wire \I_out[3]_i_1__0_n_0 ;
  wire \I_out[4]_i_1__0_n_0 ;
  wire \I_out[5]_i_1__0_n_0 ;
  wire \I_out[6]_i_1__0_n_0 ;
  wire \I_out[7]_i_1__0_n_0 ;
  wire \I_out[8]_i_1__0_n_0 ;
  wire \I_out[9]_i_1__0_n_0 ;
  wire [3:0]\I_out_reg[11]_0 ;
  wire [3:0]\I_out_reg[15]_0 ;
  wire [3:0]\I_out_reg[3]_0 ;
  wire [3:0]\I_out_reg[7]_0 ;
  wire [3:0]O;
  wire [0:0]Q;
  wire [15:0]Q_out;
  wire [15:0]Q_out0;
  wire Q_out0_carry__0_n_0;
  wire Q_out0_carry__0_n_4;
  wire Q_out0_carry__0_n_5;
  wire Q_out0_carry__0_n_6;
  wire Q_out0_carry__0_n_7;
  wire Q_out0_carry__1_n_0;
  wire Q_out0_carry__1_n_4;
  wire Q_out0_carry__1_n_5;
  wire Q_out0_carry__1_n_6;
  wire Q_out0_carry__1_n_7;
  wire Q_out0_carry__2_n_4;
  wire Q_out0_carry__2_n_5;
  wire Q_out0_carry__2_n_6;
  wire Q_out0_carry__2_n_7;
  wire Q_out0_carry_n_0;
  wire Q_out0_carry_n_4;
  wire Q_out0_carry_n_5;
  wire Q_out0_carry_n_6;
  wire Q_out0_carry_n_7;
  wire \Q_out[0]_i_1__0_n_0 ;
  wire \Q_out[10]_i_1__0_n_0 ;
  wire \Q_out[11]_i_1__0_n_0 ;
  wire \Q_out[12]_i_1__0_n_0 ;
  wire \Q_out[13]_i_1__0_n_0 ;
  wire \Q_out[14]_i_1__0_n_0 ;
  wire \Q_out[15]_i_1__0_n_0 ;
  wire \Q_out[1]_i_1__0_n_0 ;
  wire \Q_out[2]_i_1__0_n_0 ;
  wire \Q_out[3]_i_1__0_n_0 ;
  wire \Q_out[4]_i_1__0_n_0 ;
  wire \Q_out[5]_i_1__0_n_0 ;
  wire \Q_out[6]_i_1__0_n_0 ;
  wire \Q_out[7]_i_1__0_n_0 ;
  wire \Q_out[8]_i_1__0_n_0 ;
  wire \Q_out[9]_i_1__0_n_0 ;
  wire [3:0]\Q_out_reg[11]_0 ;
  wire [3:0]\Q_out_reg[11]_1 ;
  wire [3:0]\Q_out_reg[15]_0 ;
  wire [3:0]\Q_out_reg[7]_0 ;
  wire [3:0]\Q_out_reg[7]_1 ;
  wire [3:0]S;
  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_4 ;
  wire \_inferred__0/i__carry__0_n_5 ;
  wire \_inferred__0/i__carry__0_n_6 ;
  wire \_inferred__0/i__carry__0_n_7 ;
  wire \_inferred__0/i__carry__1_n_0 ;
  wire \_inferred__0/i__carry__1_n_4 ;
  wire \_inferred__0/i__carry__1_n_5 ;
  wire \_inferred__0/i__carry__1_n_6 ;
  wire \_inferred__0/i__carry__1_n_7 ;
  wire \_inferred__0/i__carry__2_n_4 ;
  wire \_inferred__0/i__carry__2_n_5 ;
  wire \_inferred__0/i__carry__2_n_6 ;
  wire \_inferred__0/i__carry__2_n_7 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_4 ;
  wire \_inferred__0/i__carry_n_5 ;
  wire \_inferred__0/i__carry_n_6 ;
  wire \_inferred__0/i__carry_n_7 ;
  wire \_inferred__2/i__carry__0_n_0 ;
  wire \_inferred__2/i__carry__0_n_4 ;
  wire \_inferred__2/i__carry__0_n_5 ;
  wire \_inferred__2/i__carry__0_n_6 ;
  wire \_inferred__2/i__carry__0_n_7 ;
  wire \_inferred__2/i__carry__1_n_0 ;
  wire \_inferred__2/i__carry__1_n_4 ;
  wire \_inferred__2/i__carry__1_n_5 ;
  wire \_inferred__2/i__carry__1_n_6 ;
  wire \_inferred__2/i__carry__1_n_7 ;
  wire \_inferred__2/i__carry__2_n_4 ;
  wire \_inferred__2/i__carry__2_n_5 ;
  wire \_inferred__2/i__carry__2_n_6 ;
  wire \_inferred__2/i__carry__2_n_7 ;
  wire \_inferred__2/i__carry_n_0 ;
  wire \_inferred__2/i__carry_n_4 ;
  wire \_inferred__2/i__carry_n_5 ;
  wire \_inferred__2/i__carry_n_6 ;
  wire \_inferred__2/i__carry_n_7 ;
  wire addGen;
  wire addGen_i_1_n_0;
  wire clk_IBUF_BUFG;
  wire [2:0]currState;
  wire \currState[0]_i_1__2_n_0 ;
  wire \currState[1]_i_1__2_n_0 ;
  wire \currState[1]_i_2__2_n_0 ;
  wire \currState[1]_i_3__1_n_0 ;
  wire \currState[2]_i_1__2_n_0 ;
  wire [0:0]\currState_reg[3] ;
  wire [0:0]\currState_reg[3]_0 ;
  wire [5:0]cycleCounter;
  wire \cycleCounter[0]_i_1__1_n_0 ;
  wire \cycleCounter[1]_i_1__2_n_0 ;
  wire \cycleCounter[2]_i_1__3_n_0 ;
  wire \cycleCounter[3]_i_1__3_n_0 ;
  wire \cycleCounter[4]_i_1__3_n_0 ;
  wire \cycleCounter[5]_i_1__0_n_0 ;
  wire \cycleCounter[5]_i_2__0_n_0 ;
  wire delayLine_I_reg_0_1_0_0_i_1_n_0;
  wire delayLine_I_reg_0_1_10_10_i_1_n_0;
  wire delayLine_I_reg_0_1_11_11_i_1_n_0;
  wire delayLine_I_reg_0_1_12_12_i_1_n_0;
  wire delayLine_I_reg_0_1_13_13_i_1_n_0;
  wire delayLine_I_reg_0_1_14_14_i_1_n_0;
  wire delayLine_I_reg_0_1_15_15_i_1_n_0;
  wire delayLine_I_reg_0_1_1_1_i_1_n_0;
  wire delayLine_I_reg_0_1_2_2_i_1_n_0;
  wire delayLine_I_reg_0_1_3_3_i_1_n_0;
  wire delayLine_I_reg_0_1_4_4_i_1_n_0;
  wire delayLine_I_reg_0_1_5_5_i_1_n_0;
  wire delayLine_I_reg_0_1_6_6_i_1_n_0;
  wire delayLine_I_reg_0_1_7_7_i_1_n_0;
  wire delayLine_I_reg_0_1_8_8_i_1_n_0;
  wire delayLine_I_reg_0_1_9_9_i_1_n_0;
  wire delayLine_Q_reg_0_1_0_0_i_1_n_0;
  wire delayLine_Q_reg_0_1_0_0_i_2_n_0;
  wire delayLine_Q_reg_0_1_10_10_i_1_n_0;
  wire delayLine_Q_reg_0_1_11_11_i_1_n_0;
  wire delayLine_Q_reg_0_1_12_12_i_1_n_0;
  wire delayLine_Q_reg_0_1_13_13_i_1_n_0;
  wire delayLine_Q_reg_0_1_14_14_i_1_n_0;
  wire [3:0]delayLine_Q_reg_0_1_15_15_0;
  wire delayLine_Q_reg_0_1_15_15_i_1_n_0;
  wire delayLine_Q_reg_0_1_1_1_i_1_n_0;
  wire delayLine_Q_reg_0_1_2_2_i_1_n_0;
  wire delayLine_Q_reg_0_1_3_3_i_1_n_0;
  wire delayLine_Q_reg_0_1_4_4_i_1_n_0;
  wire delayLine_Q_reg_0_1_5_5_i_1_n_0;
  wire delayLine_Q_reg_0_1_6_6_i_1_n_0;
  wire delayLine_Q_reg_0_1_7_7_i_1_n_0;
  wire delayLine_Q_reg_0_1_8_8_i_1_n_0;
  wire delayLine_Q_reg_0_1_9_9_i_1_n_0;
  wire fftEn_IBUF;
  wire i__carry__0_i_1__3_n_0;
  wire i__carry__0_i_1__4_n_0;
  wire i__carry__0_i_2__3_n_0;
  wire i__carry__0_i_2__4_n_0;
  wire i__carry__0_i_3__3_n_0;
  wire i__carry__0_i_3__4_n_0;
  wire i__carry__0_i_4__3_n_0;
  wire i__carry__0_i_4__4_n_0;
  wire i__carry__1_i_1__3_n_0;
  wire i__carry__1_i_1__4_n_0;
  wire i__carry__1_i_2__3_n_0;
  wire i__carry__1_i_2__4_n_0;
  wire i__carry__1_i_3__3_n_0;
  wire i__carry__1_i_3__4_n_0;
  wire i__carry__1_i_4__3_n_0;
  wire i__carry__1_i_4__4_n_0;
  wire i__carry__2_i_1__3_n_0;
  wire i__carry__2_i_1__4_n_0;
  wire i__carry__2_i_2__3_n_0;
  wire i__carry__2_i_2__4_n_0;
  wire i__carry__2_i_3__3_n_0;
  wire i__carry__2_i_3__4_n_0;
  wire i__carry__2_i_4__3_n_0;
  wire i__carry__2_i_4__4_n_0;
  wire i__carry_i_1__3_n_0;
  wire i__carry_i_1__4_n_0;
  wire i__carry_i_2__3_n_0;
  wire i__carry_i_2__4_n_0;
  wire i__carry_i_3__3_n_0;
  wire i__carry_i_3__4_n_0;
  wire i__carry_i_4__3_n_0;
  wire i__carry_i_4__4_n_0;
  wire [2:0]NLW_I_out0_carry_CO_UNCONNECTED;
  wire [2:0]NLW_I_out0_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_I_out0_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_I_out0_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_Q_out0_carry_CO_UNCONNECTED;
  wire [2:0]NLW_Q_out0_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_Q_out0_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_Q_out0_carry__2_CO_UNCONNECTED;
  wire [2:0]\NLW__inferred__0/i__carry_CO_UNCONNECTED ;
  wire [2:0]\NLW__inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [2:0]\NLW__inferred__0/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW__inferred__0/i__carry__2_CO_UNCONNECTED ;
  wire [2:0]\NLW__inferred__2/i__carry_CO_UNCONNECTED ;
  wire [2:0]\NLW__inferred__2/i__carry__0_CO_UNCONNECTED ;
  wire [2:0]\NLW__inferred__2/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW__inferred__2/i__carry__2_CO_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 I_out0_carry
       (.CI(1'b0),
        .CO({I_out0_carry_n_0,NLW_I_out0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(I_in__0[3:0]),
        .O({I_out0_carry_n_4,I_out0_carry_n_5,I_out0_carry_n_6,I_out0_carry_n_7}),
        .S(\I_out_reg[3]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 I_out0_carry__0
       (.CI(I_out0_carry_n_0),
        .CO({I_out0_carry__0_n_0,NLW_I_out0_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(I_in__0[7:4]),
        .O({I_out0_carry__0_n_4,I_out0_carry__0_n_5,I_out0_carry__0_n_6,I_out0_carry__0_n_7}),
        .S(\I_out_reg[7]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 I_out0_carry__1
       (.CI(I_out0_carry__0_n_0),
        .CO({I_out0_carry__1_n_0,NLW_I_out0_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(I_in__0[11:8]),
        .O({I_out0_carry__1_n_4,I_out0_carry__1_n_5,I_out0_carry__1_n_6,I_out0_carry__1_n_7}),
        .S(\I_out_reg[11]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 I_out0_carry__2
       (.CI(I_out0_carry__1_n_0),
        .CO(NLW_I_out0_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,I_in__0[14:12]}),
        .O({I_out0_carry__2_n_4,I_out0_carry__2_n_5,I_out0_carry__2_n_6,I_out0_carry__2_n_7}),
        .S(\I_out_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \I_out[0]_i_1__0 
       (.I0(I_out0_carry_n_7),
        .I1(currState[2]),
        .I2(I_out0[0]),
        .O(\I_out[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \I_out[10]_i_1__0 
       (.I0(I_out0_carry__1_n_5),
        .I1(currState[2]),
        .I2(I_out0[10]),
        .O(\I_out[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \I_out[11]_i_1__0 
       (.I0(I_out0_carry__1_n_4),
        .I1(currState[2]),
        .I2(I_out0[11]),
        .O(\I_out[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \I_out[12]_i_1__0 
       (.I0(I_out0_carry__2_n_7),
        .I1(currState[2]),
        .I2(I_out0[12]),
        .O(\I_out[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \I_out[13]_i_1__0 
       (.I0(I_out0_carry__2_n_6),
        .I1(currState[2]),
        .I2(I_out0[13]),
        .O(\I_out[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \I_out[14]_i_1__0 
       (.I0(I_out0_carry__2_n_5),
        .I1(currState[2]),
        .I2(I_out0[14]),
        .O(\I_out[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \I_out[15]_i_1__0 
       (.I0(I_out0_carry__2_n_4),
        .I1(currState[2]),
        .I2(I_out0[15]),
        .O(\I_out[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \I_out[1]_i_1__0 
       (.I0(I_out0_carry_n_6),
        .I1(currState[2]),
        .I2(I_out0[1]),
        .O(\I_out[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \I_out[2]_i_1__0 
       (.I0(I_out0_carry_n_5),
        .I1(currState[2]),
        .I2(I_out0[2]),
        .O(\I_out[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \I_out[3]_i_1__0 
       (.I0(I_out0_carry_n_4),
        .I1(currState[2]),
        .I2(I_out0[3]),
        .O(\I_out[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \I_out[4]_i_1__0 
       (.I0(I_out0_carry__0_n_7),
        .I1(currState[2]),
        .I2(I_out0[4]),
        .O(\I_out[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \I_out[5]_i_1__0 
       (.I0(I_out0_carry__0_n_6),
        .I1(currState[2]),
        .I2(I_out0[5]),
        .O(\I_out[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \I_out[6]_i_1__0 
       (.I0(I_out0_carry__0_n_5),
        .I1(currState[2]),
        .I2(I_out0[6]),
        .O(\I_out[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \I_out[7]_i_1__0 
       (.I0(I_out0_carry__0_n_4),
        .I1(currState[2]),
        .I2(I_out0[7]),
        .O(\I_out[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \I_out[8]_i_1__0 
       (.I0(I_out0_carry__1_n_7),
        .I1(currState[2]),
        .I2(I_out0[8]),
        .O(\I_out[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \I_out[9]_i_1__0 
       (.I0(I_out0_carry__1_n_6),
        .I1(currState[2]),
        .I2(I_out0[9]),
        .O(\I_out[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_Q_reg_0_1_0_0_i_2_n_0),
        .D(\I_out[0]_i_1__0_n_0 ),
        .Q(I_out[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_Q_reg_0_1_0_0_i_2_n_0),
        .D(\I_out[10]_i_1__0_n_0 ),
        .Q(I_out[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_Q_reg_0_1_0_0_i_2_n_0),
        .D(\I_out[11]_i_1__0_n_0 ),
        .Q(I_out[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_Q_reg_0_1_0_0_i_2_n_0),
        .D(\I_out[12]_i_1__0_n_0 ),
        .Q(I_out[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_Q_reg_0_1_0_0_i_2_n_0),
        .D(\I_out[13]_i_1__0_n_0 ),
        .Q(I_out[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_Q_reg_0_1_0_0_i_2_n_0),
        .D(\I_out[14]_i_1__0_n_0 ),
        .Q(I_out[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_Q_reg_0_1_0_0_i_2_n_0),
        .D(\I_out[15]_i_1__0_n_0 ),
        .Q(I_out[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_Q_reg_0_1_0_0_i_2_n_0),
        .D(\I_out[1]_i_1__0_n_0 ),
        .Q(I_out[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_Q_reg_0_1_0_0_i_2_n_0),
        .D(\I_out[2]_i_1__0_n_0 ),
        .Q(I_out[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_Q_reg_0_1_0_0_i_2_n_0),
        .D(\I_out[3]_i_1__0_n_0 ),
        .Q(I_out[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_Q_reg_0_1_0_0_i_2_n_0),
        .D(\I_out[4]_i_1__0_n_0 ),
        .Q(I_out[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_Q_reg_0_1_0_0_i_2_n_0),
        .D(\I_out[5]_i_1__0_n_0 ),
        .Q(I_out[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_Q_reg_0_1_0_0_i_2_n_0),
        .D(\I_out[6]_i_1__0_n_0 ),
        .Q(I_out[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_Q_reg_0_1_0_0_i_2_n_0),
        .D(\I_out[7]_i_1__0_n_0 ),
        .Q(I_out[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_Q_reg_0_1_0_0_i_2_n_0),
        .D(\I_out[8]_i_1__0_n_0 ),
        .Q(I_out[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_Q_reg_0_1_0_0_i_2_n_0),
        .D(\I_out[9]_i_1__0_n_0 ),
        .Q(I_out[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 Q_out0_carry
       (.CI(1'b0),
        .CO({Q_out0_carry_n_0,NLW_Q_out0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(O),
        .O({Q_out0_carry_n_4,Q_out0_carry_n_5,Q_out0_carry_n_6,Q_out0_carry_n_7}),
        .S(S));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 Q_out0_carry__0
       (.CI(Q_out0_carry_n_0),
        .CO({Q_out0_carry__0_n_0,NLW_Q_out0_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(\Q_out_reg[7]_0 ),
        .O({Q_out0_carry__0_n_4,Q_out0_carry__0_n_5,Q_out0_carry__0_n_6,Q_out0_carry__0_n_7}),
        .S(\Q_out_reg[7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 Q_out0_carry__1
       (.CI(Q_out0_carry__0_n_0),
        .CO({Q_out0_carry__1_n_0,NLW_Q_out0_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(\Q_out_reg[11]_0 ),
        .O({Q_out0_carry__1_n_4,Q_out0_carry__1_n_5,Q_out0_carry__1_n_6,Q_out0_carry__1_n_7}),
        .S(\Q_out_reg[11]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 Q_out0_carry__2
       (.CI(Q_out0_carry__1_n_0),
        .CO(NLW_Q_out0_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,delayLine_Q_reg_0_1_15_15_0[2:0]}),
        .O({Q_out0_carry__2_n_4,Q_out0_carry__2_n_5,Q_out0_carry__2_n_6,Q_out0_carry__2_n_7}),
        .S(\Q_out_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Q_out[0]_i_1__0 
       (.I0(Q_out0_carry_n_7),
        .I1(currState[2]),
        .I2(Q_out0[0]),
        .O(\Q_out[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Q_out[10]_i_1__0 
       (.I0(Q_out0_carry__1_n_5),
        .I1(currState[2]),
        .I2(Q_out0[10]),
        .O(\Q_out[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Q_out[11]_i_1__0 
       (.I0(Q_out0_carry__1_n_4),
        .I1(currState[2]),
        .I2(Q_out0[11]),
        .O(\Q_out[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Q_out[12]_i_1__0 
       (.I0(Q_out0_carry__2_n_7),
        .I1(currState[2]),
        .I2(Q_out0[12]),
        .O(\Q_out[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Q_out[13]_i_1__0 
       (.I0(Q_out0_carry__2_n_6),
        .I1(currState[2]),
        .I2(Q_out0[13]),
        .O(\Q_out[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Q_out[14]_i_1__0 
       (.I0(Q_out0_carry__2_n_5),
        .I1(currState[2]),
        .I2(Q_out0[14]),
        .O(\Q_out[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Q_out[15]_i_1__0 
       (.I0(Q_out0_carry__2_n_4),
        .I1(currState[2]),
        .I2(Q_out0[15]),
        .O(\Q_out[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Q_out[1]_i_1__0 
       (.I0(Q_out0_carry_n_6),
        .I1(currState[2]),
        .I2(Q_out0[1]),
        .O(\Q_out[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Q_out[2]_i_1__0 
       (.I0(Q_out0_carry_n_5),
        .I1(currState[2]),
        .I2(Q_out0[2]),
        .O(\Q_out[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Q_out[3]_i_1__0 
       (.I0(Q_out0_carry_n_4),
        .I1(currState[2]),
        .I2(Q_out0[3]),
        .O(\Q_out[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Q_out[4]_i_1__0 
       (.I0(Q_out0_carry__0_n_7),
        .I1(currState[2]),
        .I2(Q_out0[4]),
        .O(\Q_out[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Q_out[5]_i_1__0 
       (.I0(Q_out0_carry__0_n_6),
        .I1(currState[2]),
        .I2(Q_out0[5]),
        .O(\Q_out[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Q_out[6]_i_1__0 
       (.I0(Q_out0_carry__0_n_5),
        .I1(currState[2]),
        .I2(Q_out0[6]),
        .O(\Q_out[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Q_out[7]_i_1__0 
       (.I0(Q_out0_carry__0_n_4),
        .I1(currState[2]),
        .I2(Q_out0[7]),
        .O(\Q_out[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Q_out[8]_i_1__0 
       (.I0(Q_out0_carry__1_n_7),
        .I1(currState[2]),
        .I2(Q_out0[8]),
        .O(\Q_out[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Q_out[9]_i_1__0 
       (.I0(Q_out0_carry__1_n_6),
        .I1(currState[2]),
        .I2(Q_out0[9]),
        .O(\Q_out[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_Q_reg_0_1_0_0_i_2_n_0),
        .D(\Q_out[0]_i_1__0_n_0 ),
        .Q(Q_out[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_Q_reg_0_1_0_0_i_2_n_0),
        .D(\Q_out[10]_i_1__0_n_0 ),
        .Q(Q_out[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_Q_reg_0_1_0_0_i_2_n_0),
        .D(\Q_out[11]_i_1__0_n_0 ),
        .Q(Q_out[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_Q_reg_0_1_0_0_i_2_n_0),
        .D(\Q_out[12]_i_1__0_n_0 ),
        .Q(Q_out[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_Q_reg_0_1_0_0_i_2_n_0),
        .D(\Q_out[13]_i_1__0_n_0 ),
        .Q(Q_out[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_Q_reg_0_1_0_0_i_2_n_0),
        .D(\Q_out[14]_i_1__0_n_0 ),
        .Q(Q_out[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_Q_reg_0_1_0_0_i_2_n_0),
        .D(\Q_out[15]_i_1__0_n_0 ),
        .Q(Q_out[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_Q_reg_0_1_0_0_i_2_n_0),
        .D(\Q_out[1]_i_1__0_n_0 ),
        .Q(Q_out[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_Q_reg_0_1_0_0_i_2_n_0),
        .D(\Q_out[2]_i_1__0_n_0 ),
        .Q(Q_out[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_Q_reg_0_1_0_0_i_2_n_0),
        .D(\Q_out[3]_i_1__0_n_0 ),
        .Q(Q_out[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_Q_reg_0_1_0_0_i_2_n_0),
        .D(\Q_out[4]_i_1__0_n_0 ),
        .Q(Q_out[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_Q_reg_0_1_0_0_i_2_n_0),
        .D(\Q_out[5]_i_1__0_n_0 ),
        .Q(Q_out[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_Q_reg_0_1_0_0_i_2_n_0),
        .D(\Q_out[6]_i_1__0_n_0 ),
        .Q(Q_out[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_Q_reg_0_1_0_0_i_2_n_0),
        .D(\Q_out[7]_i_1__0_n_0 ),
        .Q(Q_out[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_Q_reg_0_1_0_0_i_2_n_0),
        .D(\Q_out[8]_i_1__0_n_0 ),
        .Q(Q_out[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(delayLine_Q_reg_0_1_0_0_i_2_n_0),
        .D(\Q_out[9]_i_1__0_n_0 ),
        .Q(Q_out[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\NLW__inferred__0/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI(Q_out0[3:0]),
        .O({\_inferred__0/i__carry_n_4 ,\_inferred__0/i__carry_n_5 ,\_inferred__0/i__carry_n_6 ,\_inferred__0/i__carry_n_7 }),
        .S({i__carry_i_1__3_n_0,i__carry_i_2__3_n_0,i__carry_i_3__3_n_0,i__carry_i_4__3_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\NLW__inferred__0/i__carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Q_out0[7:4]),
        .O({\_inferred__0/i__carry__0_n_4 ,\_inferred__0/i__carry__0_n_5 ,\_inferred__0/i__carry__0_n_6 ,\_inferred__0/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__3_n_0,i__carry__0_i_2__3_n_0,i__carry__0_i_3__3_n_0,i__carry__0_i_4__3_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\_inferred__0/i__carry__1_n_0 ,\NLW__inferred__0/i__carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Q_out0[11:8]),
        .O({\_inferred__0/i__carry__1_n_4 ,\_inferred__0/i__carry__1_n_5 ,\_inferred__0/i__carry__1_n_6 ,\_inferred__0/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__3_n_0,i__carry__1_i_2__3_n_0,i__carry__1_i_3__3_n_0,i__carry__1_i_4__3_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_0 ),
        .CO(\NLW__inferred__0/i__carry__2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,Q_out0[14:12]}),
        .O({\_inferred__0/i__carry__2_n_4 ,\_inferred__0/i__carry__2_n_5 ,\_inferred__0/i__carry__2_n_6 ,\_inferred__0/i__carry__2_n_7 }),
        .S({i__carry__2_i_1__3_n_0,i__carry__2_i_2__3_n_0,i__carry__2_i_3__3_n_0,i__carry__2_i_4__3_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__2/i__carry_n_0 ,\NLW__inferred__2/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI(I_out0[3:0]),
        .O({\_inferred__2/i__carry_n_4 ,\_inferred__2/i__carry_n_5 ,\_inferred__2/i__carry_n_6 ,\_inferred__2/i__carry_n_7 }),
        .S({i__carry_i_1__4_n_0,i__carry_i_2__4_n_0,i__carry_i_3__4_n_0,i__carry_i_4__4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \_inferred__2/i__carry__0 
       (.CI(\_inferred__2/i__carry_n_0 ),
        .CO({\_inferred__2/i__carry__0_n_0 ,\NLW__inferred__2/i__carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(I_out0[7:4]),
        .O({\_inferred__2/i__carry__0_n_4 ,\_inferred__2/i__carry__0_n_5 ,\_inferred__2/i__carry__0_n_6 ,\_inferred__2/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__4_n_0,i__carry__0_i_2__4_n_0,i__carry__0_i_3__4_n_0,i__carry__0_i_4__4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \_inferred__2/i__carry__1 
       (.CI(\_inferred__2/i__carry__0_n_0 ),
        .CO({\_inferred__2/i__carry__1_n_0 ,\NLW__inferred__2/i__carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(I_out0[11:8]),
        .O({\_inferred__2/i__carry__1_n_4 ,\_inferred__2/i__carry__1_n_5 ,\_inferred__2/i__carry__1_n_6 ,\_inferred__2/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__4_n_0,i__carry__1_i_2__4_n_0,i__carry__1_i_3__4_n_0,i__carry__1_i_4__4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \_inferred__2/i__carry__2 
       (.CI(\_inferred__2/i__carry__1_n_0 ),
        .CO(\NLW__inferred__2/i__carry__2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,I_out0[14:12]}),
        .O({\_inferred__2/i__carry__2_n_4 ,\_inferred__2/i__carry__2_n_5 ,\_inferred__2/i__carry__2_n_6 ,\_inferred__2/i__carry__2_n_7 }),
        .S({i__carry__2_i_1__4_n_0,i__carry__2_i_2__4_n_0,i__carry__2_i_3__4_n_0,i__carry__2_i_4__4_n_0}));
  LUT2 #(
    .INIT(4'h7)) 
    addGen_i_1
       (.I0(addGen),
        .I1(fftEn_IBUF),
        .O(addGen_i_1_n_0));
  FDPE #(
    .INIT(1'b1)) 
    addGen_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(addGen_i_1_n_0),
        .PRE(AR),
        .Q(addGen));
  LUT6 #(
    .INIT(64'hFFE3FCE3FFFFFFFF)) 
    \currState[0]_i_1__2 
       (.I0(\currState[1]_i_2__2_n_0 ),
        .I1(currState[2]),
        .I2(currState[0]),
        .I3(currState[1]),
        .I4(cycleCounter[5]),
        .I5(fftEn_IBUF),
        .O(\currState[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h01FF010000000000)) 
    \currState[1]_i_1__2 
       (.I0(currState[1]),
        .I1(currState[2]),
        .I2(\currState[1]_i_2__2_n_0 ),
        .I3(currState[0]),
        .I4(\currState[1]_i_3__1_n_0 ),
        .I5(fftEn_IBUF),
        .O(\currState[1]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF007F)) 
    \currState[1]_i_2__2 
       (.I0(cycleCounter[1]),
        .I1(cycleCounter[3]),
        .I2(cycleCounter[2]),
        .I3(cycleCounter[4]),
        .I4(cycleCounter[5]),
        .O(\currState[1]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'h0A10)) 
    \currState[1]_i_3__1 
       (.I0(currState[2]),
        .I1(cycleCounter[5]),
        .I2(currState[1]),
        .I3(addGen),
        .O(\currState[1]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h0002100200000000)) 
    \currState[2]_i_1__2 
       (.I0(currState[2]),
        .I1(currState[0]),
        .I2(currState[1]),
        .I3(addGen),
        .I4(cycleCounter[5]),
        .I5(fftEn_IBUF),
        .O(\currState[2]_i_1__2_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \currState_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\currState[0]_i_1__2_n_0 ),
        .PRE(AR),
        .Q(currState[0]));
  FDCE #(
    .INIT(1'b0)) 
    \currState_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(\currState[1]_i_1__2_n_0 ),
        .Q(currState[1]));
  FDCE #(
    .INIT(1'b0)) 
    \currState_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(\currState[2]_i_1__2_n_0 ),
        .Q(currState[2]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \cycleCounter[0]_i_1__1 
       (.I0(cycleCounter[0]),
        .I1(fftEn_IBUF),
        .O(\cycleCounter[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \cycleCounter[1]_i_1__2 
       (.I0(cycleCounter[0]),
        .I1(cycleCounter[1]),
        .I2(fftEn_IBUF),
        .O(\cycleCounter[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h7800)) 
    \cycleCounter[2]_i_1__3 
       (.I0(cycleCounter[0]),
        .I1(cycleCounter[1]),
        .I2(cycleCounter[2]),
        .I3(fftEn_IBUF),
        .O(\cycleCounter[2]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h7F800000)) 
    \cycleCounter[3]_i_1__3 
       (.I0(cycleCounter[1]),
        .I1(cycleCounter[0]),
        .I2(cycleCounter[2]),
        .I3(cycleCounter[3]),
        .I4(fftEn_IBUF),
        .O(\cycleCounter[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF800000000000)) 
    \cycleCounter[4]_i_1__3 
       (.I0(cycleCounter[2]),
        .I1(cycleCounter[0]),
        .I2(cycleCounter[1]),
        .I3(cycleCounter[3]),
        .I4(cycleCounter[4]),
        .I5(fftEn_IBUF),
        .O(\cycleCounter[4]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h7800)) 
    \cycleCounter[5]_i_1__0 
       (.I0(\cycleCounter[5]_i_2__0_n_0 ),
        .I1(cycleCounter[4]),
        .I2(cycleCounter[5]),
        .I3(fftEn_IBUF),
        .O(\cycleCounter[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \cycleCounter[5]_i_2__0 
       (.I0(cycleCounter[3]),
        .I1(cycleCounter[1]),
        .I2(cycleCounter[0]),
        .I3(cycleCounter[2]),
        .O(\cycleCounter[5]_i_2__0_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \cycleCounter_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(\cycleCounter[0]_i_1__1_n_0 ),
        .Q(cycleCounter[0]));
  FDCE #(
    .INIT(1'b0)) 
    \cycleCounter_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(\cycleCounter[1]_i_1__2_n_0 ),
        .Q(cycleCounter[1]));
  FDCE #(
    .INIT(1'b0)) 
    \cycleCounter_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(\cycleCounter[2]_i_1__3_n_0 ),
        .Q(cycleCounter[2]));
  FDCE #(
    .INIT(1'b0)) 
    \cycleCounter_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(\cycleCounter[3]_i_1__3_n_0 ),
        .Q(cycleCounter[3]));
  FDCE #(
    .INIT(1'b0)) 
    \cycleCounter_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(\cycleCounter[4]_i_1__3_n_0 ),
        .Q(cycleCounter[4]));
  FDCE #(
    .INIT(1'b0)) 
    \cycleCounter_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(\cycleCounter[5]_i_1__0_n_0 ),
        .Q(cycleCounter[5]));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD444 delayLine_I_reg_0_1_0_0
       (.A0(addGen),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_I_reg_0_1_0_0_i_1_n_0),
        .O(I_out0[0]),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_Q_reg_0_1_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_I_reg_0_1_0_0_i_1
       (.I0(\_inferred__2/i__carry_n_7 ),
        .I1(I_in__0[0]),
        .I2(currState[2]),
        .O(delayLine_I_reg_0_1_0_0_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD445 delayLine_I_reg_0_1_10_10
       (.A0(addGen),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_I_reg_0_1_10_10_i_1_n_0),
        .O(I_out0[10]),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_Q_reg_0_1_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_I_reg_0_1_10_10_i_1
       (.I0(\_inferred__2/i__carry__1_n_5 ),
        .I1(I_in__0[10]),
        .I2(currState[2]),
        .O(delayLine_I_reg_0_1_10_10_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD446 delayLine_I_reg_0_1_11_11
       (.A0(addGen),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_I_reg_0_1_11_11_i_1_n_0),
        .O(I_out0[11]),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_Q_reg_0_1_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_I_reg_0_1_11_11_i_1
       (.I0(\_inferred__2/i__carry__1_n_4 ),
        .I1(I_in__0[11]),
        .I2(currState[2]),
        .O(delayLine_I_reg_0_1_11_11_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD447 delayLine_I_reg_0_1_12_12
       (.A0(addGen),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_I_reg_0_1_12_12_i_1_n_0),
        .O(I_out0[12]),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_Q_reg_0_1_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_I_reg_0_1_12_12_i_1
       (.I0(\_inferred__2/i__carry__2_n_7 ),
        .I1(I_in__0[12]),
        .I2(currState[2]),
        .O(delayLine_I_reg_0_1_12_12_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD448 delayLine_I_reg_0_1_13_13
       (.A0(addGen),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_I_reg_0_1_13_13_i_1_n_0),
        .O(I_out0[13]),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_Q_reg_0_1_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_I_reg_0_1_13_13_i_1
       (.I0(\_inferred__2/i__carry__2_n_6 ),
        .I1(I_in__0[13]),
        .I2(currState[2]),
        .O(delayLine_I_reg_0_1_13_13_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD449 delayLine_I_reg_0_1_14_14
       (.A0(addGen),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_I_reg_0_1_14_14_i_1_n_0),
        .O(I_out0[14]),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_Q_reg_0_1_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_I_reg_0_1_14_14_i_1
       (.I0(\_inferred__2/i__carry__2_n_5 ),
        .I1(I_in__0[14]),
        .I2(currState[2]),
        .O(delayLine_I_reg_0_1_14_14_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD450 delayLine_I_reg_0_1_15_15
       (.A0(addGen),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_I_reg_0_1_15_15_i_1_n_0),
        .O(I_out0[15]),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_Q_reg_0_1_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_I_reg_0_1_15_15_i_1
       (.I0(\_inferred__2/i__carry__2_n_4 ),
        .I1(I_in__0[15]),
        .I2(currState[2]),
        .O(delayLine_I_reg_0_1_15_15_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD451 delayLine_I_reg_0_1_1_1
       (.A0(addGen),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_I_reg_0_1_1_1_i_1_n_0),
        .O(I_out0[1]),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_Q_reg_0_1_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_I_reg_0_1_1_1_i_1
       (.I0(\_inferred__2/i__carry_n_6 ),
        .I1(I_in__0[1]),
        .I2(currState[2]),
        .O(delayLine_I_reg_0_1_1_1_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD452 delayLine_I_reg_0_1_2_2
       (.A0(addGen),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_I_reg_0_1_2_2_i_1_n_0),
        .O(I_out0[2]),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_Q_reg_0_1_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_I_reg_0_1_2_2_i_1
       (.I0(\_inferred__2/i__carry_n_5 ),
        .I1(I_in__0[2]),
        .I2(currState[2]),
        .O(delayLine_I_reg_0_1_2_2_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD453 delayLine_I_reg_0_1_3_3
       (.A0(addGen),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_I_reg_0_1_3_3_i_1_n_0),
        .O(I_out0[3]),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_Q_reg_0_1_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_I_reg_0_1_3_3_i_1
       (.I0(\_inferred__2/i__carry_n_4 ),
        .I1(I_in__0[3]),
        .I2(currState[2]),
        .O(delayLine_I_reg_0_1_3_3_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD454 delayLine_I_reg_0_1_4_4
       (.A0(addGen),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_I_reg_0_1_4_4_i_1_n_0),
        .O(I_out0[4]),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_Q_reg_0_1_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_I_reg_0_1_4_4_i_1
       (.I0(\_inferred__2/i__carry__0_n_7 ),
        .I1(I_in__0[4]),
        .I2(currState[2]),
        .O(delayLine_I_reg_0_1_4_4_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD455 delayLine_I_reg_0_1_5_5
       (.A0(addGen),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_I_reg_0_1_5_5_i_1_n_0),
        .O(I_out0[5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_Q_reg_0_1_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_I_reg_0_1_5_5_i_1
       (.I0(\_inferred__2/i__carry__0_n_6 ),
        .I1(I_in__0[5]),
        .I2(currState[2]),
        .O(delayLine_I_reg_0_1_5_5_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD456 delayLine_I_reg_0_1_6_6
       (.A0(addGen),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_I_reg_0_1_6_6_i_1_n_0),
        .O(I_out0[6]),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_Q_reg_0_1_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_I_reg_0_1_6_6_i_1
       (.I0(\_inferred__2/i__carry__0_n_5 ),
        .I1(I_in__0[6]),
        .I2(currState[2]),
        .O(delayLine_I_reg_0_1_6_6_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD457 delayLine_I_reg_0_1_7_7
       (.A0(addGen),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_I_reg_0_1_7_7_i_1_n_0),
        .O(I_out0[7]),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_Q_reg_0_1_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_I_reg_0_1_7_7_i_1
       (.I0(\_inferred__2/i__carry__0_n_4 ),
        .I1(I_in__0[7]),
        .I2(currState[2]),
        .O(delayLine_I_reg_0_1_7_7_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD458 delayLine_I_reg_0_1_8_8
       (.A0(addGen),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_I_reg_0_1_8_8_i_1_n_0),
        .O(I_out0[8]),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_Q_reg_0_1_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_I_reg_0_1_8_8_i_1
       (.I0(\_inferred__2/i__carry__1_n_7 ),
        .I1(I_in__0[8]),
        .I2(currState[2]),
        .O(delayLine_I_reg_0_1_8_8_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD459 delayLine_I_reg_0_1_9_9
       (.A0(addGen),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_I_reg_0_1_9_9_i_1_n_0),
        .O(I_out0[9]),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_Q_reg_0_1_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_I_reg_0_1_9_9_i_1
       (.I0(\_inferred__2/i__carry__1_n_6 ),
        .I1(I_in__0[9]),
        .I2(currState[2]),
        .O(delayLine_I_reg_0_1_9_9_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD460 delayLine_Q_reg_0_1_0_0
       (.A0(addGen),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_Q_reg_0_1_0_0_i_1_n_0),
        .O(Q_out0[0]),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_Q_reg_0_1_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_Q_reg_0_1_0_0_i_1
       (.I0(\_inferred__0/i__carry_n_7 ),
        .I1(O[0]),
        .I2(currState[2]),
        .O(delayLine_Q_reg_0_1_0_0_i_1_n_0));
  LUT3 #(
    .INIT(8'h06)) 
    delayLine_Q_reg_0_1_0_0_i_2
       (.I0(currState[2]),
        .I1(currState[1]),
        .I2(currState[0]),
        .O(delayLine_Q_reg_0_1_0_0_i_2_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD461 delayLine_Q_reg_0_1_10_10
       (.A0(addGen),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_Q_reg_0_1_10_10_i_1_n_0),
        .O(Q_out0[10]),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_Q_reg_0_1_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_Q_reg_0_1_10_10_i_1
       (.I0(\_inferred__0/i__carry__1_n_5 ),
        .I1(\Q_out_reg[11]_0 [2]),
        .I2(currState[2]),
        .O(delayLine_Q_reg_0_1_10_10_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD462 delayLine_Q_reg_0_1_11_11
       (.A0(addGen),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_Q_reg_0_1_11_11_i_1_n_0),
        .O(Q_out0[11]),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_Q_reg_0_1_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_Q_reg_0_1_11_11_i_1
       (.I0(\_inferred__0/i__carry__1_n_4 ),
        .I1(\Q_out_reg[11]_0 [3]),
        .I2(currState[2]),
        .O(delayLine_Q_reg_0_1_11_11_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD463 delayLine_Q_reg_0_1_12_12
       (.A0(addGen),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_Q_reg_0_1_12_12_i_1_n_0),
        .O(Q_out0[12]),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_Q_reg_0_1_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_Q_reg_0_1_12_12_i_1
       (.I0(\_inferred__0/i__carry__2_n_7 ),
        .I1(delayLine_Q_reg_0_1_15_15_0[0]),
        .I2(currState[2]),
        .O(delayLine_Q_reg_0_1_12_12_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD464 delayLine_Q_reg_0_1_13_13
       (.A0(addGen),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_Q_reg_0_1_13_13_i_1_n_0),
        .O(Q_out0[13]),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_Q_reg_0_1_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_Q_reg_0_1_13_13_i_1
       (.I0(\_inferred__0/i__carry__2_n_6 ),
        .I1(delayLine_Q_reg_0_1_15_15_0[1]),
        .I2(currState[2]),
        .O(delayLine_Q_reg_0_1_13_13_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD465 delayLine_Q_reg_0_1_14_14
       (.A0(addGen),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_Q_reg_0_1_14_14_i_1_n_0),
        .O(Q_out0[14]),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_Q_reg_0_1_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_Q_reg_0_1_14_14_i_1
       (.I0(\_inferred__0/i__carry__2_n_5 ),
        .I1(delayLine_Q_reg_0_1_15_15_0[2]),
        .I2(currState[2]),
        .O(delayLine_Q_reg_0_1_14_14_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD466 delayLine_Q_reg_0_1_15_15
       (.A0(addGen),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_Q_reg_0_1_15_15_i_1_n_0),
        .O(Q_out0[15]),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_Q_reg_0_1_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_Q_reg_0_1_15_15_i_1
       (.I0(\_inferred__0/i__carry__2_n_4 ),
        .I1(delayLine_Q_reg_0_1_15_15_0[3]),
        .I2(currState[2]),
        .O(delayLine_Q_reg_0_1_15_15_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD467 delayLine_Q_reg_0_1_1_1
       (.A0(addGen),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_Q_reg_0_1_1_1_i_1_n_0),
        .O(Q_out0[1]),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_Q_reg_0_1_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_Q_reg_0_1_1_1_i_1
       (.I0(\_inferred__0/i__carry_n_6 ),
        .I1(O[1]),
        .I2(currState[2]),
        .O(delayLine_Q_reg_0_1_1_1_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD468 delayLine_Q_reg_0_1_2_2
       (.A0(addGen),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_Q_reg_0_1_2_2_i_1_n_0),
        .O(Q_out0[2]),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_Q_reg_0_1_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_Q_reg_0_1_2_2_i_1
       (.I0(\_inferred__0/i__carry_n_5 ),
        .I1(O[2]),
        .I2(currState[2]),
        .O(delayLine_Q_reg_0_1_2_2_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD469 delayLine_Q_reg_0_1_3_3
       (.A0(addGen),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_Q_reg_0_1_3_3_i_1_n_0),
        .O(Q_out0[3]),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_Q_reg_0_1_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_Q_reg_0_1_3_3_i_1
       (.I0(\_inferred__0/i__carry_n_4 ),
        .I1(O[3]),
        .I2(currState[2]),
        .O(delayLine_Q_reg_0_1_3_3_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD470 delayLine_Q_reg_0_1_4_4
       (.A0(addGen),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_Q_reg_0_1_4_4_i_1_n_0),
        .O(Q_out0[4]),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_Q_reg_0_1_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_Q_reg_0_1_4_4_i_1
       (.I0(\_inferred__0/i__carry__0_n_7 ),
        .I1(\Q_out_reg[7]_0 [0]),
        .I2(currState[2]),
        .O(delayLine_Q_reg_0_1_4_4_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD471 delayLine_Q_reg_0_1_5_5
       (.A0(addGen),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_Q_reg_0_1_5_5_i_1_n_0),
        .O(Q_out0[5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_Q_reg_0_1_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_Q_reg_0_1_5_5_i_1
       (.I0(\_inferred__0/i__carry__0_n_6 ),
        .I1(\Q_out_reg[7]_0 [1]),
        .I2(currState[2]),
        .O(delayLine_Q_reg_0_1_5_5_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD472 delayLine_Q_reg_0_1_6_6
       (.A0(addGen),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_Q_reg_0_1_6_6_i_1_n_0),
        .O(Q_out0[6]),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_Q_reg_0_1_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_Q_reg_0_1_6_6_i_1
       (.I0(\_inferred__0/i__carry__0_n_5 ),
        .I1(\Q_out_reg[7]_0 [2]),
        .I2(currState[2]),
        .O(delayLine_Q_reg_0_1_6_6_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD473 delayLine_Q_reg_0_1_7_7
       (.A0(addGen),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_Q_reg_0_1_7_7_i_1_n_0),
        .O(Q_out0[7]),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_Q_reg_0_1_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_Q_reg_0_1_7_7_i_1
       (.I0(\_inferred__0/i__carry__0_n_4 ),
        .I1(\Q_out_reg[7]_0 [3]),
        .I2(currState[2]),
        .O(delayLine_Q_reg_0_1_7_7_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD474 delayLine_Q_reg_0_1_8_8
       (.A0(addGen),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_Q_reg_0_1_8_8_i_1_n_0),
        .O(Q_out0[8]),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_Q_reg_0_1_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_Q_reg_0_1_8_8_i_1
       (.I0(\_inferred__0/i__carry__1_n_7 ),
        .I1(\Q_out_reg[11]_0 [0]),
        .I2(currState[2]),
        .O(delayLine_Q_reg_0_1_8_8_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD475 delayLine_Q_reg_0_1_9_9
       (.A0(addGen),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(delayLine_Q_reg_0_1_9_9_i_1_n_0),
        .O(Q_out0[9]),
        .WCLK(clk_IBUF_BUFG),
        .WE(delayLine_Q_reg_0_1_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    delayLine_Q_reg_0_1_9_9_i_1
       (.I0(\_inferred__0/i__carry__1_n_6 ),
        .I1(\Q_out_reg[11]_0 [1]),
        .I2(currState[2]),
        .O(delayLine_Q_reg_0_1_9_9_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__3
       (.I0(Q_out0[7]),
        .I1(\Q_out_reg[7]_0 [3]),
        .O(i__carry__0_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__4
       (.I0(I_out0[7]),
        .I1(I_in__0[7]),
        .O(i__carry__0_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__3
       (.I0(Q_out0[6]),
        .I1(\Q_out_reg[7]_0 [2]),
        .O(i__carry__0_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__4
       (.I0(I_out0[6]),
        .I1(I_in__0[6]),
        .O(i__carry__0_i_2__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_3__3
       (.I0(Q_out0[5]),
        .I1(\Q_out_reg[7]_0 [1]),
        .O(i__carry__0_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_3__4
       (.I0(I_out0[5]),
        .I1(I_in__0[5]),
        .O(i__carry__0_i_3__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__3
       (.I0(Q_out0[4]),
        .I1(\Q_out_reg[7]_0 [0]),
        .O(i__carry__0_i_4__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__4
       (.I0(I_out0[4]),
        .I1(I_in__0[4]),
        .O(i__carry__0_i_4__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_1__3
       (.I0(Q_out0[11]),
        .I1(\Q_out_reg[11]_0 [3]),
        .O(i__carry__1_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_1__4
       (.I0(I_out0[11]),
        .I1(I_in__0[11]),
        .O(i__carry__1_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_2__3
       (.I0(Q_out0[10]),
        .I1(\Q_out_reg[11]_0 [2]),
        .O(i__carry__1_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_2__4
       (.I0(I_out0[10]),
        .I1(I_in__0[10]),
        .O(i__carry__1_i_2__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_3__3
       (.I0(Q_out0[9]),
        .I1(\Q_out_reg[11]_0 [1]),
        .O(i__carry__1_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_3__4
       (.I0(I_out0[9]),
        .I1(I_in__0[9]),
        .O(i__carry__1_i_3__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_4__3
       (.I0(Q_out0[8]),
        .I1(\Q_out_reg[11]_0 [0]),
        .O(i__carry__1_i_4__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_4__4
       (.I0(I_out0[8]),
        .I1(I_in__0[8]),
        .O(i__carry__1_i_4__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_1__3
       (.I0(Q_out0[15]),
        .I1(delayLine_Q_reg_0_1_15_15_0[3]),
        .O(i__carry__2_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_1__4
       (.I0(I_out0[15]),
        .I1(I_in__0[15]),
        .O(i__carry__2_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_2__3
       (.I0(Q_out0[14]),
        .I1(delayLine_Q_reg_0_1_15_15_0[2]),
        .O(i__carry__2_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_2__4
       (.I0(I_out0[14]),
        .I1(I_in__0[14]),
        .O(i__carry__2_i_2__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_3__3
       (.I0(Q_out0[13]),
        .I1(delayLine_Q_reg_0_1_15_15_0[1]),
        .O(i__carry__2_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_3__4
       (.I0(I_out0[13]),
        .I1(I_in__0[13]),
        .O(i__carry__2_i_3__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_4__3
       (.I0(Q_out0[12]),
        .I1(delayLine_Q_reg_0_1_15_15_0[0]),
        .O(i__carry__2_i_4__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_4__4
       (.I0(I_out0[12]),
        .I1(I_in__0[12]),
        .O(i__carry__2_i_4__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__3
       (.I0(Q_out0[3]),
        .I1(O[3]),
        .O(i__carry_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__4
       (.I0(I_out0[3]),
        .I1(I_in__0[3]),
        .O(i__carry_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__3
       (.I0(Q_out0[2]),
        .I1(O[2]),
        .O(i__carry_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__4
       (.I0(I_out0[2]),
        .I1(I_in__0[2]),
        .O(i__carry_i_2__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__3
       (.I0(Q_out0[1]),
        .I1(O[1]),
        .O(i__carry_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__4
       (.I0(I_out0[1]),
        .I1(I_in__0[1]),
        .O(i__carry_i_3__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__3
       (.I0(Q_out0[0]),
        .I1(O[0]),
        .O(i__carry_i_4__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__4
       (.I0(I_out0[0]),
        .I1(I_in__0[0]),
        .O(i__carry_i_4__4_n_0));
  LUT3 #(
    .INIT(8'hE4)) 
    p_2_out_carry_i_4
       (.I0(Q),
        .I1(Q_out[0]),
        .I2(I_out[0]),
        .O(\currState_reg[3] ));
  LUT3 #(
    .INIT(8'hE4)) 
    p_5_out_carry_i_5__0
       (.I0(Q),
        .I1(Q_out[0]),
        .I2(I_out[0]),
        .O(\currState_reg[3]_0 ));
endmodule

module fft_stage4
   (Q,
    AR,
    D,
    \Q_out_reg[15]_0 ,
    \delayLine_Q_reg[3]_0 ,
    \Q_out_reg[3]_0 ,
    rstn_IBUF,
    I_out,
    Q_out,
    fftEn_IBUF,
    clk_IBUF_BUFG);
  output [0:0]Q;
  output [0:0]AR;
  output [15:0]D;
  output [15:0]\Q_out_reg[15]_0 ;
  input [0:0]\delayLine_Q_reg[3]_0 ;
  input [0:0]\Q_out_reg[3]_0 ;
  input rstn_IBUF;
  input [15:0]I_out;
  input [15:0]Q_out;
  input fftEn_IBUF;
  input clk_IBUF_BUFG;

  wire [0:0]AR;
  wire [15:0]D;
  wire [15:0]I_out;
  wire \I_out[0]_i_1__1_n_0 ;
  wire \I_out[10]_i_1__1_n_0 ;
  wire \I_out[11]_i_1__1_n_0 ;
  wire \I_out[12]_i_1__1_n_0 ;
  wire \I_out[13]_i_1__1_n_0 ;
  wire \I_out[14]_i_1__1_n_0 ;
  wire \I_out[15]_i_1__1_n_0 ;
  wire \I_out[1]_i_1__1_n_0 ;
  wire \I_out[2]_i_1__1_n_0 ;
  wire \I_out[3]_i_1__1_n_0 ;
  wire \I_out[4]_i_1__1_n_0 ;
  wire \I_out[5]_i_1__1_n_0 ;
  wire \I_out[6]_i_1__1_n_0 ;
  wire \I_out[7]_i_1__1_n_0 ;
  wire \I_out[8]_i_1__1_n_0 ;
  wire \I_out[9]_i_1__1_n_0 ;
  wire \I_out_reg_n_0_[0] ;
  wire \I_out_reg_n_0_[10] ;
  wire \I_out_reg_n_0_[11] ;
  wire \I_out_reg_n_0_[12] ;
  wire \I_out_reg_n_0_[13] ;
  wire \I_out_reg_n_0_[14] ;
  wire \I_out_reg_n_0_[15] ;
  wire \I_out_reg_n_0_[1] ;
  wire \I_out_reg_n_0_[2] ;
  wire \I_out_reg_n_0_[3] ;
  wire \I_out_reg_n_0_[4] ;
  wire \I_out_reg_n_0_[5] ;
  wire \I_out_reg_n_0_[6] ;
  wire \I_out_reg_n_0_[7] ;
  wire \I_out_reg_n_0_[8] ;
  wire \I_out_reg_n_0_[9] ;
  wire [0:0]Q;
  wire [15:0]Q_out;
  wire \Q_out[0]_i_1__1_n_0 ;
  wire \Q_out[10]_i_1__1_n_0 ;
  wire \Q_out[11]_i_1__1_n_0 ;
  wire \Q_out[12]_i_1__1_n_0 ;
  wire \Q_out[13]_i_1__1_n_0 ;
  wire \Q_out[14]_i_1__1_n_0 ;
  wire \Q_out[15]_i_1__1_n_0 ;
  wire \Q_out[1]_i_1__1_n_0 ;
  wire \Q_out[2]_i_1__1_n_0 ;
  wire \Q_out[3]_i_1__1_n_0 ;
  wire \Q_out[4]_i_1__1_n_0 ;
  wire \Q_out[5]_i_1__1_n_0 ;
  wire \Q_out[6]_i_1__1_n_0 ;
  wire \Q_out[7]_i_1__1_n_0 ;
  wire \Q_out[8]_i_1__1_n_0 ;
  wire \Q_out[9]_i_1__1_n_0 ;
  wire [15:0]\Q_out_reg[15]_0 ;
  wire [0:0]\Q_out_reg[3]_0 ;
  wire \Q_out_reg_n_0_[0] ;
  wire \Q_out_reg_n_0_[10] ;
  wire \Q_out_reg_n_0_[11] ;
  wire \Q_out_reg_n_0_[12] ;
  wire \Q_out_reg_n_0_[13] ;
  wire \Q_out_reg_n_0_[14] ;
  wire \Q_out_reg_n_0_[15] ;
  wire \Q_out_reg_n_0_[1] ;
  wire \Q_out_reg_n_0_[2] ;
  wire \Q_out_reg_n_0_[3] ;
  wire \Q_out_reg_n_0_[4] ;
  wire \Q_out_reg_n_0_[5] ;
  wire \Q_out_reg_n_0_[6] ;
  wire \Q_out_reg_n_0_[7] ;
  wire \Q_out_reg_n_0_[8] ;
  wire \Q_out_reg_n_0_[9] ;
  wire \_inferred__2/i__carry__0_n_0 ;
  wire \_inferred__2/i__carry__0_n_4 ;
  wire \_inferred__2/i__carry__0_n_5 ;
  wire \_inferred__2/i__carry__0_n_6 ;
  wire \_inferred__2/i__carry__0_n_7 ;
  wire \_inferred__2/i__carry__1_n_0 ;
  wire \_inferred__2/i__carry__1_n_4 ;
  wire \_inferred__2/i__carry__1_n_5 ;
  wire \_inferred__2/i__carry__1_n_6 ;
  wire \_inferred__2/i__carry__1_n_7 ;
  wire \_inferred__2/i__carry__2_n_4 ;
  wire \_inferred__2/i__carry__2_n_5 ;
  wire \_inferred__2/i__carry__2_n_6 ;
  wire \_inferred__2/i__carry__2_n_7 ;
  wire \_inferred__2/i__carry_n_0 ;
  wire \_inferred__2/i__carry_n_4 ;
  wire \_inferred__2/i__carry_n_5 ;
  wire \_inferred__2/i__carry_n_6 ;
  wire \_inferred__2/i__carry_n_7 ;
  wire clk_IBUF_BUFG;
  wire [2:0]currState;
  wire \currState[0]_i_1__1_n_0 ;
  wire \currState[0]_i_2_n_0 ;
  wire \currState[1]_i_1__1_n_0 ;
  wire \currState[1]_i_2__1_n_0 ;
  wire \currState[1]_i_3__0_n_0 ;
  wire \currState[2]_i_1__1_n_0 ;
  wire \currState[2]_i_2__0_n_0 ;
  wire \currState[2]_i_3_n_0 ;
  wire \currState[3]_i_1__0_n_0 ;
  wire \currState[3]_i_2__0_n_0 ;
  wire \currState[3]_i_3_n_0 ;
  wire [5:0]cycleCounter;
  wire \cycleCounter[0]_i_1__0_n_0 ;
  wire \cycleCounter[1]_i_1__3_n_0 ;
  wire \cycleCounter[2]_i_1__4_n_0 ;
  wire \cycleCounter[3]_i_1__4_n_0 ;
  wire \cycleCounter[4]_i_1__4_n_0 ;
  wire \cycleCounter[5]_i_1__1_n_0 ;
  wire \cycleCounter[5]_i_2__1_n_0 ;
  wire [15:0]delayLine_I;
  wire \delayLine_I[0]_i_1_n_0 ;
  wire \delayLine_I[10]_i_1_n_0 ;
  wire \delayLine_I[11]_i_1_n_0 ;
  wire \delayLine_I[12]_i_1_n_0 ;
  wire \delayLine_I[13]_i_1_n_0 ;
  wire \delayLine_I[14]_i_1_n_0 ;
  wire \delayLine_I[15]_i_1_n_0 ;
  wire \delayLine_I[15]_i_2_n_0 ;
  wire \delayLine_I[1]_i_1_n_0 ;
  wire \delayLine_I[2]_i_1_n_0 ;
  wire \delayLine_I[3]_i_1_n_0 ;
  wire \delayLine_I[4]_i_1_n_0 ;
  wire \delayLine_I[5]_i_1_n_0 ;
  wire \delayLine_I[6]_i_1_n_0 ;
  wire \delayLine_I[7]_i_1_n_0 ;
  wire \delayLine_I[8]_i_1_n_0 ;
  wire \delayLine_I[9]_i_1_n_0 ;
  wire [15:0]delayLine_Q;
  wire \delayLine_Q[0]_i_1_n_0 ;
  wire \delayLine_Q[10]_i_1_n_0 ;
  wire \delayLine_Q[11]_i_1_n_0 ;
  wire \delayLine_Q[12]_i_1_n_0 ;
  wire \delayLine_Q[13]_i_1_n_0 ;
  wire \delayLine_Q[14]_i_1_n_0 ;
  wire \delayLine_Q[15]_i_1_n_0 ;
  wire \delayLine_Q[1]_i_1_n_0 ;
  wire \delayLine_Q[2]_i_1_n_0 ;
  wire \delayLine_Q[3]_i_1_n_0 ;
  wire \delayLine_Q[4]_i_1_n_0 ;
  wire \delayLine_Q[5]_i_1_n_0 ;
  wire \delayLine_Q[6]_i_1_n_0 ;
  wire \delayLine_Q[7]_i_1_n_0 ;
  wire \delayLine_Q[8]_i_1_n_0 ;
  wire \delayLine_Q[9]_i_1_n_0 ;
  wire [0:0]\delayLine_Q_reg[3]_0 ;
  wire fftEn_IBUF;
  wire i__carry__0_i_1__0_n_0;
  wire i__carry__0_i_2__0_n_0;
  wire i__carry__0_i_3__0_n_0;
  wire i__carry__0_i_4__0_n_0;
  wire i__carry__1_i_1__0_n_0;
  wire i__carry__1_i_2__0_n_0;
  wire i__carry__1_i_3__0_n_0;
  wire i__carry__1_i_4__0_n_0;
  wire i__carry__2_i_1__0_n_0;
  wire i__carry__2_i_2__0_n_0;
  wire i__carry__2_i_3__0_n_0;
  wire i__carry__2_i_4__0_n_0;
  wire i__carry_i_1__0_n_0;
  wire i__carry_i_2__0_n_0;
  wire i__carry_i_3__0_n_0;
  wire i__carry_i_4__0_n_0;
  wire [1:0]jCounter;
  wire \jCounter[0]_i_1_n_0 ;
  wire \jCounter[1]_i_1_n_0 ;
  wire p_2_out_carry__0_i_1__0_n_0;
  wire p_2_out_carry__0_i_2__0_n_0;
  wire p_2_out_carry__0_i_3__0_n_0;
  wire p_2_out_carry__0_i_4__0_n_0;
  wire p_2_out_carry__0_n_0;
  wire p_2_out_carry__0_n_4;
  wire p_2_out_carry__0_n_5;
  wire p_2_out_carry__0_n_6;
  wire p_2_out_carry__0_n_7;
  wire p_2_out_carry__1_i_1__0_n_0;
  wire p_2_out_carry__1_i_2__0_n_0;
  wire p_2_out_carry__1_i_3__0_n_0;
  wire p_2_out_carry__1_i_4__0_n_0;
  wire p_2_out_carry__1_n_0;
  wire p_2_out_carry__1_n_4;
  wire p_2_out_carry__1_n_5;
  wire p_2_out_carry__1_n_6;
  wire p_2_out_carry__1_n_7;
  wire p_2_out_carry__2_i_1__0_n_0;
  wire p_2_out_carry__2_i_2__0_n_0;
  wire p_2_out_carry__2_i_3__0_n_0;
  wire p_2_out_carry__2_i_4__0_n_0;
  wire p_2_out_carry__2_n_4;
  wire p_2_out_carry__2_n_5;
  wire p_2_out_carry__2_n_6;
  wire p_2_out_carry__2_n_7;
  wire p_2_out_carry_i_1__0_n_0;
  wire p_2_out_carry_i_2__0_n_0;
  wire p_2_out_carry_i_3__0_n_0;
  wire p_2_out_carry_n_0;
  wire p_2_out_carry_n_4;
  wire p_2_out_carry_n_5;
  wire p_2_out_carry_n_6;
  wire p_2_out_carry_n_7;
  wire [15:0]p_5_out;
  wire p_5_out_carry__0_i_1__0_n_0;
  wire p_5_out_carry__0_i_2__0_n_0;
  wire p_5_out_carry__0_i_3__0_n_0;
  wire p_5_out_carry__0_i_4__0_n_0;
  wire p_5_out_carry__0_n_0;
  wire p_5_out_carry__1_i_1__0_n_0;
  wire p_5_out_carry__1_i_2__0_n_0;
  wire p_5_out_carry__1_i_3__0_n_0;
  wire p_5_out_carry__1_i_4__0_n_0;
  wire p_5_out_carry__1_n_0;
  wire p_5_out_carry__2_i_1__0_n_0;
  wire p_5_out_carry__2_i_2__0_n_0;
  wire p_5_out_carry__2_i_3__0_n_0;
  wire p_5_out_carry__2_i_4__0_n_0;
  wire p_5_out_carry_i_1__0_n_0;
  wire p_5_out_carry_i_2__0_n_0;
  wire p_5_out_carry_i_3__0_n_0;
  wire p_5_out_carry_i_4__0_n_0;
  wire p_5_out_carry_n_0;
  wire p_7_out_carry__0_i_1__0_n_0;
  wire p_7_out_carry__0_i_2__0_n_0;
  wire p_7_out_carry__0_i_3__0_n_0;
  wire p_7_out_carry__0_i_4__0_n_0;
  wire p_7_out_carry__0_n_0;
  wire p_7_out_carry__0_n_4;
  wire p_7_out_carry__0_n_5;
  wire p_7_out_carry__0_n_6;
  wire p_7_out_carry__0_n_7;
  wire p_7_out_carry__1_i_1__0_n_0;
  wire p_7_out_carry__1_i_2__0_n_0;
  wire p_7_out_carry__1_i_3__0_n_0;
  wire p_7_out_carry__1_i_4__0_n_0;
  wire p_7_out_carry__1_n_0;
  wire p_7_out_carry__1_n_4;
  wire p_7_out_carry__1_n_5;
  wire p_7_out_carry__1_n_6;
  wire p_7_out_carry__1_n_7;
  wire p_7_out_carry__2_i_1__0_n_0;
  wire p_7_out_carry__2_i_2__0_n_0;
  wire p_7_out_carry__2_i_3__0_n_0;
  wire p_7_out_carry__2_i_4__0_n_0;
  wire p_7_out_carry__2_n_4;
  wire p_7_out_carry__2_n_5;
  wire p_7_out_carry__2_n_6;
  wire p_7_out_carry__2_n_7;
  wire p_7_out_carry_i_1__0_n_0;
  wire p_7_out_carry_i_2__0_n_0;
  wire p_7_out_carry_i_3__0_n_0;
  wire p_7_out_carry_i_4__0_n_0;
  wire p_7_out_carry_n_0;
  wire p_7_out_carry_n_4;
  wire p_7_out_carry_n_5;
  wire p_7_out_carry_n_6;
  wire p_7_out_carry_n_7;
  wire rstn_IBUF;
  wire [2:0]\NLW__inferred__2/i__carry_CO_UNCONNECTED ;
  wire [2:0]\NLW__inferred__2/i__carry__0_CO_UNCONNECTED ;
  wire [2:0]\NLW__inferred__2/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW__inferred__2/i__carry__2_CO_UNCONNECTED ;
  wire [2:0]NLW_p_2_out_carry_CO_UNCONNECTED;
  wire [2:0]NLW_p_2_out_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_p_2_out_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_p_2_out_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_p_5_out_carry_CO_UNCONNECTED;
  wire [2:0]NLW_p_5_out_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_p_5_out_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_p_5_out_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_p_7_out_carry_CO_UNCONNECTED;
  wire [2:0]NLW_p_7_out_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_p_7_out_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_p_7_out_carry__2_CO_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \I_out[0]_i_1__1 
       (.I0(delayLine_I[0]),
        .I1(p_7_out_carry_n_7),
        .I2(currState[1]),
        .O(\I_out[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \I_out[0]_i_1__2 
       (.I0(\I_out_reg_n_0_[0] ),
        .I1(fftEn_IBUF),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \I_out[10]_i_1__1 
       (.I0(delayLine_I[10]),
        .I1(p_7_out_carry__1_n_5),
        .I2(currState[1]),
        .O(\I_out[10]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \I_out[10]_i_1__2 
       (.I0(\I_out_reg_n_0_[10] ),
        .I1(fftEn_IBUF),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \I_out[11]_i_1__1 
       (.I0(delayLine_I[11]),
        .I1(p_7_out_carry__1_n_4),
        .I2(currState[1]),
        .O(\I_out[11]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \I_out[11]_i_1__2 
       (.I0(\I_out_reg_n_0_[11] ),
        .I1(fftEn_IBUF),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \I_out[12]_i_1__1 
       (.I0(delayLine_I[12]),
        .I1(p_7_out_carry__2_n_7),
        .I2(currState[1]),
        .O(\I_out[12]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \I_out[12]_i_1__2 
       (.I0(\I_out_reg_n_0_[12] ),
        .I1(fftEn_IBUF),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \I_out[13]_i_1__1 
       (.I0(delayLine_I[13]),
        .I1(p_7_out_carry__2_n_6),
        .I2(currState[1]),
        .O(\I_out[13]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \I_out[13]_i_1__2 
       (.I0(\I_out_reg_n_0_[13] ),
        .I1(fftEn_IBUF),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \I_out[14]_i_1__1 
       (.I0(delayLine_I[14]),
        .I1(p_7_out_carry__2_n_5),
        .I2(currState[1]),
        .O(\I_out[14]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \I_out[14]_i_1__2 
       (.I0(\I_out_reg_n_0_[14] ),
        .I1(fftEn_IBUF),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \I_out[15]_i_1__1 
       (.I0(delayLine_I[15]),
        .I1(p_7_out_carry__2_n_4),
        .I2(currState[1]),
        .O(\I_out[15]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \I_out[15]_i_1__2 
       (.I0(\I_out_reg_n_0_[15] ),
        .I1(fftEn_IBUF),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \I_out[1]_i_1__1 
       (.I0(delayLine_I[1]),
        .I1(p_7_out_carry_n_6),
        .I2(currState[1]),
        .O(\I_out[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \I_out[1]_i_1__2 
       (.I0(\I_out_reg_n_0_[1] ),
        .I1(fftEn_IBUF),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \I_out[2]_i_1__1 
       (.I0(delayLine_I[2]),
        .I1(p_7_out_carry_n_5),
        .I2(currState[1]),
        .O(\I_out[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \I_out[2]_i_1__2 
       (.I0(\I_out_reg_n_0_[2] ),
        .I1(fftEn_IBUF),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \I_out[3]_i_1__1 
       (.I0(delayLine_I[3]),
        .I1(p_7_out_carry_n_4),
        .I2(currState[1]),
        .O(\I_out[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \I_out[3]_i_1__2 
       (.I0(\I_out_reg_n_0_[3] ),
        .I1(fftEn_IBUF),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \I_out[4]_i_1__1 
       (.I0(delayLine_I[4]),
        .I1(p_7_out_carry__0_n_7),
        .I2(currState[1]),
        .O(\I_out[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \I_out[4]_i_1__2 
       (.I0(\I_out_reg_n_0_[4] ),
        .I1(fftEn_IBUF),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \I_out[5]_i_1__1 
       (.I0(delayLine_I[5]),
        .I1(p_7_out_carry__0_n_6),
        .I2(currState[1]),
        .O(\I_out[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \I_out[5]_i_1__2 
       (.I0(\I_out_reg_n_0_[5] ),
        .I1(fftEn_IBUF),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \I_out[6]_i_1__1 
       (.I0(delayLine_I[6]),
        .I1(p_7_out_carry__0_n_5),
        .I2(currState[1]),
        .O(\I_out[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \I_out[6]_i_1__2 
       (.I0(\I_out_reg_n_0_[6] ),
        .I1(fftEn_IBUF),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \I_out[7]_i_1__1 
       (.I0(delayLine_I[7]),
        .I1(p_7_out_carry__0_n_4),
        .I2(currState[1]),
        .O(\I_out[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \I_out[7]_i_1__2 
       (.I0(\I_out_reg_n_0_[7] ),
        .I1(fftEn_IBUF),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \I_out[8]_i_1__1 
       (.I0(delayLine_I[8]),
        .I1(p_7_out_carry__1_n_7),
        .I2(currState[1]),
        .O(\I_out[8]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \I_out[8]_i_1__2 
       (.I0(\I_out_reg_n_0_[8] ),
        .I1(fftEn_IBUF),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \I_out[9]_i_1__1 
       (.I0(delayLine_I[9]),
        .I1(p_7_out_carry__1_n_6),
        .I2(currState[1]),
        .O(\I_out[9]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \I_out[9]_i_1__2 
       (.I0(\I_out_reg_n_0_[9] ),
        .I1(fftEn_IBUF),
        .O(D[9]));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\I_out[0]_i_1__1_n_0 ),
        .Q(\I_out_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\I_out[10]_i_1__1_n_0 ),
        .Q(\I_out_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\I_out[11]_i_1__1_n_0 ),
        .Q(\I_out_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\I_out[12]_i_1__1_n_0 ),
        .Q(\I_out_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\I_out[13]_i_1__1_n_0 ),
        .Q(\I_out_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\I_out[14]_i_1__1_n_0 ),
        .Q(\I_out_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\I_out[15]_i_1__1_n_0 ),
        .Q(\I_out_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\I_out[1]_i_1__1_n_0 ),
        .Q(\I_out_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\I_out[2]_i_1__1_n_0 ),
        .Q(\I_out_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\I_out[3]_i_1__1_n_0 ),
        .Q(\I_out_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\I_out[4]_i_1__1_n_0 ),
        .Q(\I_out_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\I_out[5]_i_1__1_n_0 ),
        .Q(\I_out_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\I_out[6]_i_1__1_n_0 ),
        .Q(\I_out_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\I_out[7]_i_1__1_n_0 ),
        .Q(\I_out_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\I_out[8]_i_1__1_n_0 ),
        .Q(\I_out_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\I_out[9]_i_1__1_n_0 ),
        .Q(\I_out_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \Q_out[0]_i_1__1 
       (.I0(delayLine_Q[0]),
        .I1(p_2_out_carry_n_7),
        .I2(currState[1]),
        .O(\Q_out[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Q_out[0]_i_1__2 
       (.I0(\Q_out_reg_n_0_[0] ),
        .I1(fftEn_IBUF),
        .O(\Q_out_reg[15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \Q_out[10]_i_1__1 
       (.I0(delayLine_Q[10]),
        .I1(p_2_out_carry__1_n_5),
        .I2(currState[1]),
        .O(\Q_out[10]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Q_out[10]_i_1__2 
       (.I0(\Q_out_reg_n_0_[10] ),
        .I1(fftEn_IBUF),
        .O(\Q_out_reg[15]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \Q_out[11]_i_1__1 
       (.I0(delayLine_Q[11]),
        .I1(p_2_out_carry__1_n_4),
        .I2(currState[1]),
        .O(\Q_out[11]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Q_out[11]_i_1__2 
       (.I0(\Q_out_reg_n_0_[11] ),
        .I1(fftEn_IBUF),
        .O(\Q_out_reg[15]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \Q_out[12]_i_1__1 
       (.I0(delayLine_Q[12]),
        .I1(p_2_out_carry__2_n_7),
        .I2(currState[1]),
        .O(\Q_out[12]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Q_out[12]_i_1__2 
       (.I0(\Q_out_reg_n_0_[12] ),
        .I1(fftEn_IBUF),
        .O(\Q_out_reg[15]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \Q_out[13]_i_1__1 
       (.I0(delayLine_Q[13]),
        .I1(p_2_out_carry__2_n_6),
        .I2(currState[1]),
        .O(\Q_out[13]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Q_out[13]_i_1__2 
       (.I0(\Q_out_reg_n_0_[13] ),
        .I1(fftEn_IBUF),
        .O(\Q_out_reg[15]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \Q_out[14]_i_1__1 
       (.I0(delayLine_Q[14]),
        .I1(p_2_out_carry__2_n_5),
        .I2(currState[1]),
        .O(\Q_out[14]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Q_out[14]_i_1__2 
       (.I0(\Q_out_reg_n_0_[14] ),
        .I1(fftEn_IBUF),
        .O(\Q_out_reg[15]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \Q_out[15]_i_1__1 
       (.I0(delayLine_Q[15]),
        .I1(p_2_out_carry__2_n_4),
        .I2(currState[1]),
        .O(\Q_out[15]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Q_out[15]_i_1__2 
       (.I0(\Q_out_reg_n_0_[15] ),
        .I1(fftEn_IBUF),
        .O(\Q_out_reg[15]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \Q_out[1]_i_1__1 
       (.I0(delayLine_Q[1]),
        .I1(p_2_out_carry_n_6),
        .I2(currState[1]),
        .O(\Q_out[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Q_out[1]_i_1__2 
       (.I0(\Q_out_reg_n_0_[1] ),
        .I1(fftEn_IBUF),
        .O(\Q_out_reg[15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \Q_out[2]_i_1__1 
       (.I0(delayLine_Q[2]),
        .I1(p_2_out_carry_n_5),
        .I2(currState[1]),
        .O(\Q_out[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Q_out[2]_i_1__2 
       (.I0(\Q_out_reg_n_0_[2] ),
        .I1(fftEn_IBUF),
        .O(\Q_out_reg[15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \Q_out[3]_i_1__1 
       (.I0(delayLine_Q[3]),
        .I1(p_2_out_carry_n_4),
        .I2(currState[1]),
        .O(\Q_out[3]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Q_out[3]_i_1__2 
       (.I0(\Q_out_reg_n_0_[3] ),
        .I1(fftEn_IBUF),
        .O(\Q_out_reg[15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \Q_out[4]_i_1__1 
       (.I0(delayLine_Q[4]),
        .I1(p_2_out_carry__0_n_7),
        .I2(currState[1]),
        .O(\Q_out[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Q_out[4]_i_1__2 
       (.I0(\Q_out_reg_n_0_[4] ),
        .I1(fftEn_IBUF),
        .O(\Q_out_reg[15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \Q_out[5]_i_1__1 
       (.I0(delayLine_Q[5]),
        .I1(p_2_out_carry__0_n_6),
        .I2(currState[1]),
        .O(\Q_out[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Q_out[5]_i_1__2 
       (.I0(\Q_out_reg_n_0_[5] ),
        .I1(fftEn_IBUF),
        .O(\Q_out_reg[15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \Q_out[6]_i_1__1 
       (.I0(delayLine_Q[6]),
        .I1(p_2_out_carry__0_n_5),
        .I2(currState[1]),
        .O(\Q_out[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Q_out[6]_i_1__2 
       (.I0(\Q_out_reg_n_0_[6] ),
        .I1(fftEn_IBUF),
        .O(\Q_out_reg[15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \Q_out[7]_i_1__1 
       (.I0(delayLine_Q[7]),
        .I1(p_2_out_carry__0_n_4),
        .I2(currState[1]),
        .O(\Q_out[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Q_out[7]_i_1__2 
       (.I0(\Q_out_reg_n_0_[7] ),
        .I1(fftEn_IBUF),
        .O(\Q_out_reg[15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \Q_out[8]_i_1__1 
       (.I0(delayLine_Q[8]),
        .I1(p_2_out_carry__1_n_7),
        .I2(currState[1]),
        .O(\Q_out[8]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Q_out[8]_i_1__2 
       (.I0(\Q_out_reg_n_0_[8] ),
        .I1(fftEn_IBUF),
        .O(\Q_out_reg[15]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \Q_out[9]_i_1__1 
       (.I0(delayLine_Q[9]),
        .I1(p_2_out_carry__1_n_6),
        .I2(currState[1]),
        .O(\Q_out[9]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Q_out[9]_i_1__2 
       (.I0(\Q_out_reg_n_0_[9] ),
        .I1(fftEn_IBUF),
        .O(\Q_out_reg[15]_0 [9]));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\Q_out[0]_i_1__1_n_0 ),
        .Q(\Q_out_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\Q_out[10]_i_1__1_n_0 ),
        .Q(\Q_out_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\Q_out[11]_i_1__1_n_0 ),
        .Q(\Q_out_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\Q_out[12]_i_1__1_n_0 ),
        .Q(\Q_out_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\Q_out[13]_i_1__1_n_0 ),
        .Q(\Q_out_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\Q_out[14]_i_1__1_n_0 ),
        .Q(\Q_out_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\Q_out[15]_i_1__1_n_0 ),
        .Q(\Q_out_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\Q_out[1]_i_1__1_n_0 ),
        .Q(\Q_out_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\Q_out[2]_i_1__1_n_0 ),
        .Q(\Q_out_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\Q_out[3]_i_1__1_n_0 ),
        .Q(\Q_out_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\Q_out[4]_i_1__1_n_0 ),
        .Q(\Q_out_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\Q_out[5]_i_1__1_n_0 ),
        .Q(\Q_out_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\Q_out[6]_i_1__1_n_0 ),
        .Q(\Q_out_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\Q_out[7]_i_1__1_n_0 ),
        .Q(\Q_out_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\Q_out[8]_i_1__1_n_0 ),
        .Q(\Q_out_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\Q_out[9]_i_1__1_n_0 ),
        .Q(\Q_out_reg_n_0_[9] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__2/i__carry_n_0 ,\NLW__inferred__2/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI(delayLine_I[3:0]),
        .O({\_inferred__2/i__carry_n_4 ,\_inferred__2/i__carry_n_5 ,\_inferred__2/i__carry_n_6 ,\_inferred__2/i__carry_n_7 }),
        .S({i__carry_i_1__0_n_0,i__carry_i_2__0_n_0,i__carry_i_3__0_n_0,i__carry_i_4__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \_inferred__2/i__carry__0 
       (.CI(\_inferred__2/i__carry_n_0 ),
        .CO({\_inferred__2/i__carry__0_n_0 ,\NLW__inferred__2/i__carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(delayLine_I[7:4]),
        .O({\_inferred__2/i__carry__0_n_4 ,\_inferred__2/i__carry__0_n_5 ,\_inferred__2/i__carry__0_n_6 ,\_inferred__2/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__0_n_0,i__carry__0_i_2__0_n_0,i__carry__0_i_3__0_n_0,i__carry__0_i_4__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \_inferred__2/i__carry__1 
       (.CI(\_inferred__2/i__carry__0_n_0 ),
        .CO({\_inferred__2/i__carry__1_n_0 ,\NLW__inferred__2/i__carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(delayLine_I[11:8]),
        .O({\_inferred__2/i__carry__1_n_4 ,\_inferred__2/i__carry__1_n_5 ,\_inferred__2/i__carry__1_n_6 ,\_inferred__2/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__0_n_0,i__carry__1_i_2__0_n_0,i__carry__1_i_3__0_n_0,i__carry__1_i_4__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \_inferred__2/i__carry__2 
       (.CI(\_inferred__2/i__carry__1_n_0 ),
        .CO(\NLW__inferred__2/i__carry__2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,delayLine_I[14:12]}),
        .O({\_inferred__2/i__carry__2_n_4 ,\_inferred__2/i__carry__2_n_5 ,\_inferred__2/i__carry__2_n_6 ,\_inferred__2/i__carry__2_n_7 }),
        .S({i__carry__2_i_1__0_n_0,i__carry__2_i_2__0_n_0,i__carry__2_i_3__0_n_0,i__carry__2_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    \addGen[2]_i_2 
       (.I0(rstn_IBUF),
        .O(AR));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \currState[0]_i_1__1 
       (.I0(\currState[0]_i_2_n_0 ),
        .I1(fftEn_IBUF),
        .O(\currState[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFEFCFCCFC3)) 
    \currState[0]_i_2 
       (.I0(\currState[3]_i_3_n_0 ),
        .I1(currState[0]),
        .I2(Q),
        .I3(\currState[1]_i_3__0_n_0 ),
        .I4(currState[2]),
        .I5(currState[1]),
        .O(\currState[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h01FF010000000000)) 
    \currState[1]_i_1__1 
       (.I0(currState[1]),
        .I1(currState[0]),
        .I2(Q),
        .I3(currState[2]),
        .I4(\currState[1]_i_2__1_n_0 ),
        .I5(fftEn_IBUF),
        .O(\currState[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h001A001A001A051A)) 
    \currState[1]_i_2__1 
       (.I0(Q),
        .I1(\currState[1]_i_3__0_n_0 ),
        .I2(currState[0]),
        .I3(currState[1]),
        .I4(jCounter[0]),
        .I5(\currState[3]_i_3_n_0 ),
        .O(\currState[1]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFC0001FFFF)) 
    \currState[1]_i_3__0 
       (.I0(cycleCounter[0]),
        .I1(cycleCounter[3]),
        .I2(cycleCounter[2]),
        .I3(cycleCounter[1]),
        .I4(cycleCounter[4]),
        .I5(cycleCounter[5]),
        .O(\currState[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \currState[2]_i_1__1 
       (.I0(\currState[2]_i_2__0_n_0 ),
        .I1(jCounter[0]),
        .I2(\currState[2]_i_3_n_0 ),
        .I3(jCounter[1]),
        .I4(currState[0]),
        .I5(fftEn_IBUF),
        .O(\currState[2]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \currState[2]_i_2__0 
       (.I0(currState[2]),
        .I1(Q),
        .O(\currState[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000002AAAAAAAA)) 
    \currState[2]_i_3 
       (.I0(currState[1]),
        .I1(cycleCounter[3]),
        .I2(cycleCounter[2]),
        .I3(cycleCounter[1]),
        .I4(cycleCounter[4]),
        .I5(cycleCounter[5]),
        .O(\currState[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \currState[3]_i_1__0 
       (.I0(\currState[3]_i_2__0_n_0 ),
        .I1(currState[1]),
        .I2(jCounter[1]),
        .I3(\currState[3]_i_3_n_0 ),
        .I4(currState[0]),
        .I5(fftEn_IBUF),
        .O(\currState[3]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \currState[3]_i_2__0 
       (.I0(jCounter[0]),
        .I1(Q),
        .I2(currState[2]),
        .O(\currState[3]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \currState[3]_i_3 
       (.I0(cycleCounter[5]),
        .I1(cycleCounter[4]),
        .I2(cycleCounter[1]),
        .I3(cycleCounter[2]),
        .I4(cycleCounter[3]),
        .O(\currState[3]_i_3_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \currState_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\currState[0]_i_1__1_n_0 ),
        .PRE(AR),
        .Q(currState[0]));
  FDCE #(
    .INIT(1'b0)) 
    \currState_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(\currState[1]_i_1__1_n_0 ),
        .Q(currState[1]));
  FDCE #(
    .INIT(1'b0)) 
    \currState_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(\currState[2]_i_1__1_n_0 ),
        .Q(currState[2]));
  FDCE #(
    .INIT(1'b0)) 
    \currState_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(\currState[3]_i_1__0_n_0 ),
        .Q(Q));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \cycleCounter[0]_i_1__0 
       (.I0(cycleCounter[0]),
        .I1(fftEn_IBUF),
        .O(\cycleCounter[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \cycleCounter[1]_i_1__3 
       (.I0(cycleCounter[0]),
        .I1(cycleCounter[1]),
        .I2(fftEn_IBUF),
        .O(\cycleCounter[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h7800)) 
    \cycleCounter[2]_i_1__4 
       (.I0(cycleCounter[0]),
        .I1(cycleCounter[1]),
        .I2(cycleCounter[2]),
        .I3(fftEn_IBUF),
        .O(\cycleCounter[2]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'h7F800000)) 
    \cycleCounter[3]_i_1__4 
       (.I0(cycleCounter[1]),
        .I1(cycleCounter[0]),
        .I2(cycleCounter[2]),
        .I3(cycleCounter[3]),
        .I4(fftEn_IBUF),
        .O(\cycleCounter[3]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF800000000000)) 
    \cycleCounter[4]_i_1__4 
       (.I0(cycleCounter[2]),
        .I1(cycleCounter[0]),
        .I2(cycleCounter[1]),
        .I3(cycleCounter[3]),
        .I4(cycleCounter[4]),
        .I5(fftEn_IBUF),
        .O(\cycleCounter[4]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h7800)) 
    \cycleCounter[5]_i_1__1 
       (.I0(\cycleCounter[5]_i_2__1_n_0 ),
        .I1(cycleCounter[4]),
        .I2(cycleCounter[5]),
        .I3(fftEn_IBUF),
        .O(\cycleCounter[5]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \cycleCounter[5]_i_2__1 
       (.I0(cycleCounter[3]),
        .I1(cycleCounter[1]),
        .I2(cycleCounter[0]),
        .I3(cycleCounter[2]),
        .O(\cycleCounter[5]_i_2__1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \cycleCounter_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(\cycleCounter[0]_i_1__0_n_0 ),
        .Q(cycleCounter[0]));
  FDCE #(
    .INIT(1'b0)) 
    \cycleCounter_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(\cycleCounter[1]_i_1__3_n_0 ),
        .Q(cycleCounter[1]));
  FDCE #(
    .INIT(1'b0)) 
    \cycleCounter_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(\cycleCounter[2]_i_1__4_n_0 ),
        .Q(cycleCounter[2]));
  FDCE #(
    .INIT(1'b0)) 
    \cycleCounter_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(\cycleCounter[3]_i_1__4_n_0 ),
        .Q(cycleCounter[3]));
  FDCE #(
    .INIT(1'b0)) 
    \cycleCounter_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(\cycleCounter[4]_i_1__4_n_0 ),
        .Q(cycleCounter[4]));
  FDCE #(
    .INIT(1'b0)) 
    \cycleCounter_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(\cycleCounter[5]_i_1__1_n_0 ),
        .Q(cycleCounter[5]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayLine_I[0]_i_1 
       (.I0(I_out[0]),
        .I1(\_inferred__2/i__carry_n_7 ),
        .I2(currState[1]),
        .O(\delayLine_I[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayLine_I[10]_i_1 
       (.I0(I_out[10]),
        .I1(\_inferred__2/i__carry__1_n_5 ),
        .I2(currState[1]),
        .O(\delayLine_I[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayLine_I[11]_i_1 
       (.I0(I_out[11]),
        .I1(\_inferred__2/i__carry__1_n_4 ),
        .I2(currState[1]),
        .O(\delayLine_I[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayLine_I[12]_i_1 
       (.I0(I_out[12]),
        .I1(\_inferred__2/i__carry__2_n_7 ),
        .I2(currState[1]),
        .O(\delayLine_I[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayLine_I[13]_i_1 
       (.I0(I_out[13]),
        .I1(\_inferred__2/i__carry__2_n_6 ),
        .I2(currState[1]),
        .O(\delayLine_I[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayLine_I[14]_i_1 
       (.I0(I_out[14]),
        .I1(\_inferred__2/i__carry__2_n_5 ),
        .I2(currState[1]),
        .O(\delayLine_I[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0016)) 
    \delayLine_I[15]_i_1 
       (.I0(Q),
        .I1(currState[2]),
        .I2(currState[1]),
        .I3(currState[0]),
        .O(\delayLine_I[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayLine_I[15]_i_2 
       (.I0(I_out[15]),
        .I1(\_inferred__2/i__carry__2_n_4 ),
        .I2(currState[1]),
        .O(\delayLine_I[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayLine_I[1]_i_1 
       (.I0(I_out[1]),
        .I1(\_inferred__2/i__carry_n_6 ),
        .I2(currState[1]),
        .O(\delayLine_I[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayLine_I[2]_i_1 
       (.I0(I_out[2]),
        .I1(\_inferred__2/i__carry_n_5 ),
        .I2(currState[1]),
        .O(\delayLine_I[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayLine_I[3]_i_1 
       (.I0(I_out[3]),
        .I1(\_inferred__2/i__carry_n_4 ),
        .I2(currState[1]),
        .O(\delayLine_I[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayLine_I[4]_i_1 
       (.I0(I_out[4]),
        .I1(\_inferred__2/i__carry__0_n_7 ),
        .I2(currState[1]),
        .O(\delayLine_I[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayLine_I[5]_i_1 
       (.I0(I_out[5]),
        .I1(\_inferred__2/i__carry__0_n_6 ),
        .I2(currState[1]),
        .O(\delayLine_I[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayLine_I[6]_i_1 
       (.I0(I_out[6]),
        .I1(\_inferred__2/i__carry__0_n_5 ),
        .I2(currState[1]),
        .O(\delayLine_I[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayLine_I[7]_i_1 
       (.I0(I_out[7]),
        .I1(\_inferred__2/i__carry__0_n_4 ),
        .I2(currState[1]),
        .O(\delayLine_I[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayLine_I[8]_i_1 
       (.I0(I_out[8]),
        .I1(\_inferred__2/i__carry__1_n_7 ),
        .I2(currState[1]),
        .O(\delayLine_I[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayLine_I[9]_i_1 
       (.I0(I_out[9]),
        .I1(\_inferred__2/i__carry__1_n_6 ),
        .I2(currState[1]),
        .O(\delayLine_I[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \delayLine_I_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\delayLine_I[0]_i_1_n_0 ),
        .Q(delayLine_I[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delayLine_I_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\delayLine_I[10]_i_1_n_0 ),
        .Q(delayLine_I[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delayLine_I_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\delayLine_I[11]_i_1_n_0 ),
        .Q(delayLine_I[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delayLine_I_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\delayLine_I[12]_i_1_n_0 ),
        .Q(delayLine_I[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delayLine_I_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\delayLine_I[13]_i_1_n_0 ),
        .Q(delayLine_I[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delayLine_I_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\delayLine_I[14]_i_1_n_0 ),
        .Q(delayLine_I[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delayLine_I_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\delayLine_I[15]_i_2_n_0 ),
        .Q(delayLine_I[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delayLine_I_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\delayLine_I[1]_i_1_n_0 ),
        .Q(delayLine_I[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delayLine_I_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\delayLine_I[2]_i_1_n_0 ),
        .Q(delayLine_I[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delayLine_I_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\delayLine_I[3]_i_1_n_0 ),
        .Q(delayLine_I[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delayLine_I_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\delayLine_I[4]_i_1_n_0 ),
        .Q(delayLine_I[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delayLine_I_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\delayLine_I[5]_i_1_n_0 ),
        .Q(delayLine_I[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delayLine_I_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\delayLine_I[6]_i_1_n_0 ),
        .Q(delayLine_I[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delayLine_I_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\delayLine_I[7]_i_1_n_0 ),
        .Q(delayLine_I[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delayLine_I_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\delayLine_I[8]_i_1_n_0 ),
        .Q(delayLine_I[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delayLine_I_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\delayLine_I[9]_i_1_n_0 ),
        .Q(delayLine_I[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayLine_Q[0]_i_1 
       (.I0(Q_out[0]),
        .I1(p_5_out[0]),
        .I2(currState[1]),
        .O(\delayLine_Q[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayLine_Q[10]_i_1 
       (.I0(Q_out[10]),
        .I1(p_5_out[10]),
        .I2(currState[1]),
        .O(\delayLine_Q[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayLine_Q[11]_i_1 
       (.I0(Q_out[11]),
        .I1(p_5_out[11]),
        .I2(currState[1]),
        .O(\delayLine_Q[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayLine_Q[12]_i_1 
       (.I0(Q_out[12]),
        .I1(p_5_out[12]),
        .I2(currState[1]),
        .O(\delayLine_Q[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayLine_Q[13]_i_1 
       (.I0(Q_out[13]),
        .I1(p_5_out[13]),
        .I2(currState[1]),
        .O(\delayLine_Q[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayLine_Q[14]_i_1 
       (.I0(Q_out[14]),
        .I1(p_5_out[14]),
        .I2(currState[1]),
        .O(\delayLine_Q[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayLine_Q[15]_i_1 
       (.I0(Q_out[15]),
        .I1(p_5_out[15]),
        .I2(currState[1]),
        .O(\delayLine_Q[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayLine_Q[1]_i_1 
       (.I0(Q_out[1]),
        .I1(p_5_out[1]),
        .I2(currState[1]),
        .O(\delayLine_Q[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayLine_Q[2]_i_1 
       (.I0(Q_out[2]),
        .I1(p_5_out[2]),
        .I2(currState[1]),
        .O(\delayLine_Q[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayLine_Q[3]_i_1 
       (.I0(Q_out[3]),
        .I1(p_5_out[3]),
        .I2(currState[1]),
        .O(\delayLine_Q[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayLine_Q[4]_i_1 
       (.I0(Q_out[4]),
        .I1(p_5_out[4]),
        .I2(currState[1]),
        .O(\delayLine_Q[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayLine_Q[5]_i_1 
       (.I0(Q_out[5]),
        .I1(p_5_out[5]),
        .I2(currState[1]),
        .O(\delayLine_Q[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayLine_Q[6]_i_1 
       (.I0(Q_out[6]),
        .I1(p_5_out[6]),
        .I2(currState[1]),
        .O(\delayLine_Q[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayLine_Q[7]_i_1 
       (.I0(Q_out[7]),
        .I1(p_5_out[7]),
        .I2(currState[1]),
        .O(\delayLine_Q[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayLine_Q[8]_i_1 
       (.I0(Q_out[8]),
        .I1(p_5_out[8]),
        .I2(currState[1]),
        .O(\delayLine_Q[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayLine_Q[9]_i_1 
       (.I0(Q_out[9]),
        .I1(p_5_out[9]),
        .I2(currState[1]),
        .O(\delayLine_Q[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \delayLine_Q_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\delayLine_Q[0]_i_1_n_0 ),
        .Q(delayLine_Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delayLine_Q_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\delayLine_Q[10]_i_1_n_0 ),
        .Q(delayLine_Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delayLine_Q_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\delayLine_Q[11]_i_1_n_0 ),
        .Q(delayLine_Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delayLine_Q_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\delayLine_Q[12]_i_1_n_0 ),
        .Q(delayLine_Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delayLine_Q_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\delayLine_Q[13]_i_1_n_0 ),
        .Q(delayLine_Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delayLine_Q_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\delayLine_Q[14]_i_1_n_0 ),
        .Q(delayLine_Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delayLine_Q_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\delayLine_Q[15]_i_1_n_0 ),
        .Q(delayLine_Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delayLine_Q_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\delayLine_Q[1]_i_1_n_0 ),
        .Q(delayLine_Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delayLine_Q_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\delayLine_Q[2]_i_1_n_0 ),
        .Q(delayLine_Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delayLine_Q_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\delayLine_Q[3]_i_1_n_0 ),
        .Q(delayLine_Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delayLine_Q_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\delayLine_Q[4]_i_1_n_0 ),
        .Q(delayLine_Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delayLine_Q_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\delayLine_Q[5]_i_1_n_0 ),
        .Q(delayLine_Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delayLine_Q_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\delayLine_Q[6]_i_1_n_0 ),
        .Q(delayLine_Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delayLine_Q_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\delayLine_Q[7]_i_1_n_0 ),
        .Q(delayLine_Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delayLine_Q_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\delayLine_Q[8]_i_1_n_0 ),
        .Q(delayLine_Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delayLine_Q_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\delayLine_I[15]_i_1_n_0 ),
        .D(\delayLine_Q[9]_i_1_n_0 ),
        .Q(delayLine_Q[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hE41B)) 
    i__carry__0_i_1__0
       (.I0(Q),
        .I1(I_out[7]),
        .I2(Q_out[7]),
        .I3(delayLine_I[7]),
        .O(i__carry__0_i_1__0_n_0));
  LUT4 #(
    .INIT(16'hE41B)) 
    i__carry__0_i_2__0
       (.I0(Q),
        .I1(I_out[6]),
        .I2(Q_out[6]),
        .I3(delayLine_I[6]),
        .O(i__carry__0_i_2__0_n_0));
  LUT4 #(
    .INIT(16'hE41B)) 
    i__carry__0_i_3__0
       (.I0(Q),
        .I1(I_out[5]),
        .I2(Q_out[5]),
        .I3(delayLine_I[5]),
        .O(i__carry__0_i_3__0_n_0));
  LUT4 #(
    .INIT(16'hE41B)) 
    i__carry__0_i_4__0
       (.I0(Q),
        .I1(I_out[4]),
        .I2(Q_out[4]),
        .I3(delayLine_I[4]),
        .O(i__carry__0_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hE41B)) 
    i__carry__1_i_1__0
       (.I0(Q),
        .I1(I_out[11]),
        .I2(Q_out[11]),
        .I3(delayLine_I[11]),
        .O(i__carry__1_i_1__0_n_0));
  LUT4 #(
    .INIT(16'hE41B)) 
    i__carry__1_i_2__0
       (.I0(Q),
        .I1(I_out[10]),
        .I2(Q_out[10]),
        .I3(delayLine_I[10]),
        .O(i__carry__1_i_2__0_n_0));
  LUT4 #(
    .INIT(16'hE41B)) 
    i__carry__1_i_3__0
       (.I0(Q),
        .I1(I_out[9]),
        .I2(Q_out[9]),
        .I3(delayLine_I[9]),
        .O(i__carry__1_i_3__0_n_0));
  LUT4 #(
    .INIT(16'hE41B)) 
    i__carry__1_i_4__0
       (.I0(Q),
        .I1(I_out[8]),
        .I2(Q_out[8]),
        .I3(delayLine_I[8]),
        .O(i__carry__1_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hE41B)) 
    i__carry__2_i_1__0
       (.I0(Q),
        .I1(I_out[15]),
        .I2(Q_out[15]),
        .I3(delayLine_I[15]),
        .O(i__carry__2_i_1__0_n_0));
  LUT4 #(
    .INIT(16'hE41B)) 
    i__carry__2_i_2__0
       (.I0(Q),
        .I1(I_out[14]),
        .I2(Q_out[14]),
        .I3(delayLine_I[14]),
        .O(i__carry__2_i_2__0_n_0));
  LUT4 #(
    .INIT(16'hE41B)) 
    i__carry__2_i_3__0
       (.I0(Q),
        .I1(I_out[13]),
        .I2(Q_out[13]),
        .I3(delayLine_I[13]),
        .O(i__carry__2_i_3__0_n_0));
  LUT4 #(
    .INIT(16'hE41B)) 
    i__carry__2_i_4__0
       (.I0(Q),
        .I1(I_out[12]),
        .I2(Q_out[12]),
        .I3(delayLine_I[12]),
        .O(i__carry__2_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hE41B)) 
    i__carry_i_1__0
       (.I0(Q),
        .I1(I_out[3]),
        .I2(Q_out[3]),
        .I3(delayLine_I[3]),
        .O(i__carry_i_1__0_n_0));
  LUT4 #(
    .INIT(16'hE41B)) 
    i__carry_i_2__0
       (.I0(Q),
        .I1(I_out[2]),
        .I2(Q_out[2]),
        .I3(delayLine_I[2]),
        .O(i__carry_i_2__0_n_0));
  LUT4 #(
    .INIT(16'hE41B)) 
    i__carry_i_3__0
       (.I0(Q),
        .I1(I_out[1]),
        .I2(Q_out[1]),
        .I3(delayLine_I[1]),
        .O(i__carry_i_3__0_n_0));
  LUT4 #(
    .INIT(16'hE41B)) 
    i__carry_i_4__0
       (.I0(Q),
        .I1(I_out[0]),
        .I2(Q_out[0]),
        .I3(delayLine_I[0]),
        .O(i__carry_i_4__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \jCounter[0]_i_1 
       (.I0(fftEn_IBUF),
        .I1(jCounter[0]),
        .O(\jCounter[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h6F)) 
    \jCounter[1]_i_1 
       (.I0(jCounter[1]),
        .I1(jCounter[0]),
        .I2(fftEn_IBUF),
        .O(\jCounter[1]_i_1_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \jCounter_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\jCounter[0]_i_1_n_0 ),
        .PRE(AR),
        .Q(jCounter[0]));
  FDPE #(
    .INIT(1'b1)) 
    \jCounter_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\jCounter[1]_i_1_n_0 ),
        .PRE(AR),
        .Q(jCounter[1]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 p_2_out_carry
       (.CI(1'b0),
        .CO({p_2_out_carry_n_0,NLW_p_2_out_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(delayLine_Q[0]),
        .DI({delayLine_Q[3:1],Q}),
        .O({p_2_out_carry_n_4,p_2_out_carry_n_5,p_2_out_carry_n_6,p_2_out_carry_n_7}),
        .S({p_2_out_carry_i_1__0_n_0,p_2_out_carry_i_2__0_n_0,p_2_out_carry_i_3__0_n_0,\Q_out_reg[3]_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 p_2_out_carry__0
       (.CI(p_2_out_carry_n_0),
        .CO({p_2_out_carry__0_n_0,NLW_p_2_out_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(delayLine_Q[7:4]),
        .O({p_2_out_carry__0_n_4,p_2_out_carry__0_n_5,p_2_out_carry__0_n_6,p_2_out_carry__0_n_7}),
        .S({p_2_out_carry__0_i_1__0_n_0,p_2_out_carry__0_i_2__0_n_0,p_2_out_carry__0_i_3__0_n_0,p_2_out_carry__0_i_4__0_n_0}));
  LUT4 #(
    .INIT(16'hB14E)) 
    p_2_out_carry__0_i_1__0
       (.I0(Q),
        .I1(Q_out[7]),
        .I2(I_out[7]),
        .I3(delayLine_Q[7]),
        .O(p_2_out_carry__0_i_1__0_n_0));
  LUT4 #(
    .INIT(16'hB14E)) 
    p_2_out_carry__0_i_2__0
       (.I0(Q),
        .I1(Q_out[6]),
        .I2(I_out[6]),
        .I3(delayLine_Q[6]),
        .O(p_2_out_carry__0_i_2__0_n_0));
  LUT4 #(
    .INIT(16'hB14E)) 
    p_2_out_carry__0_i_3__0
       (.I0(Q),
        .I1(Q_out[5]),
        .I2(I_out[5]),
        .I3(delayLine_Q[5]),
        .O(p_2_out_carry__0_i_3__0_n_0));
  LUT4 #(
    .INIT(16'hB14E)) 
    p_2_out_carry__0_i_4__0
       (.I0(Q),
        .I1(Q_out[4]),
        .I2(I_out[4]),
        .I3(delayLine_Q[4]),
        .O(p_2_out_carry__0_i_4__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 p_2_out_carry__1
       (.CI(p_2_out_carry__0_n_0),
        .CO({p_2_out_carry__1_n_0,NLW_p_2_out_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(delayLine_Q[11:8]),
        .O({p_2_out_carry__1_n_4,p_2_out_carry__1_n_5,p_2_out_carry__1_n_6,p_2_out_carry__1_n_7}),
        .S({p_2_out_carry__1_i_1__0_n_0,p_2_out_carry__1_i_2__0_n_0,p_2_out_carry__1_i_3__0_n_0,p_2_out_carry__1_i_4__0_n_0}));
  LUT4 #(
    .INIT(16'hB14E)) 
    p_2_out_carry__1_i_1__0
       (.I0(Q),
        .I1(Q_out[11]),
        .I2(I_out[11]),
        .I3(delayLine_Q[11]),
        .O(p_2_out_carry__1_i_1__0_n_0));
  LUT4 #(
    .INIT(16'hB14E)) 
    p_2_out_carry__1_i_2__0
       (.I0(Q),
        .I1(Q_out[10]),
        .I2(I_out[10]),
        .I3(delayLine_Q[10]),
        .O(p_2_out_carry__1_i_2__0_n_0));
  LUT4 #(
    .INIT(16'hB14E)) 
    p_2_out_carry__1_i_3__0
       (.I0(Q),
        .I1(Q_out[9]),
        .I2(I_out[9]),
        .I3(delayLine_Q[9]),
        .O(p_2_out_carry__1_i_3__0_n_0));
  LUT4 #(
    .INIT(16'hB14E)) 
    p_2_out_carry__1_i_4__0
       (.I0(Q),
        .I1(Q_out[8]),
        .I2(I_out[8]),
        .I3(delayLine_Q[8]),
        .O(p_2_out_carry__1_i_4__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 p_2_out_carry__2
       (.CI(p_2_out_carry__1_n_0),
        .CO(NLW_p_2_out_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,delayLine_Q[14:12]}),
        .O({p_2_out_carry__2_n_4,p_2_out_carry__2_n_5,p_2_out_carry__2_n_6,p_2_out_carry__2_n_7}),
        .S({p_2_out_carry__2_i_1__0_n_0,p_2_out_carry__2_i_2__0_n_0,p_2_out_carry__2_i_3__0_n_0,p_2_out_carry__2_i_4__0_n_0}));
  LUT4 #(
    .INIT(16'hB14E)) 
    p_2_out_carry__2_i_1__0
       (.I0(Q),
        .I1(Q_out[15]),
        .I2(I_out[15]),
        .I3(delayLine_Q[15]),
        .O(p_2_out_carry__2_i_1__0_n_0));
  LUT4 #(
    .INIT(16'hB14E)) 
    p_2_out_carry__2_i_2__0
       (.I0(Q),
        .I1(Q_out[14]),
        .I2(I_out[14]),
        .I3(delayLine_Q[14]),
        .O(p_2_out_carry__2_i_2__0_n_0));
  LUT4 #(
    .INIT(16'hB14E)) 
    p_2_out_carry__2_i_3__0
       (.I0(Q),
        .I1(Q_out[13]),
        .I2(I_out[13]),
        .I3(delayLine_Q[13]),
        .O(p_2_out_carry__2_i_3__0_n_0));
  LUT4 #(
    .INIT(16'hB14E)) 
    p_2_out_carry__2_i_4__0
       (.I0(Q),
        .I1(Q_out[12]),
        .I2(I_out[12]),
        .I3(delayLine_Q[12]),
        .O(p_2_out_carry__2_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hB14E)) 
    p_2_out_carry_i_1__0
       (.I0(Q),
        .I1(Q_out[3]),
        .I2(I_out[3]),
        .I3(delayLine_Q[3]),
        .O(p_2_out_carry_i_1__0_n_0));
  LUT4 #(
    .INIT(16'hB14E)) 
    p_2_out_carry_i_2__0
       (.I0(Q),
        .I1(Q_out[2]),
        .I2(I_out[2]),
        .I3(delayLine_Q[2]),
        .O(p_2_out_carry_i_2__0_n_0));
  LUT4 #(
    .INIT(16'hB14E)) 
    p_2_out_carry_i_3__0
       (.I0(Q),
        .I1(Q_out[1]),
        .I2(I_out[1]),
        .I3(delayLine_Q[1]),
        .O(p_2_out_carry_i_3__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 p_5_out_carry
       (.CI(1'b0),
        .CO({p_5_out_carry_n_0,NLW_p_5_out_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(delayLine_Q[0]),
        .DI({delayLine_Q[3:1],p_5_out_carry_i_1__0_n_0}),
        .O(p_5_out[3:0]),
        .S({p_5_out_carry_i_2__0_n_0,p_5_out_carry_i_3__0_n_0,p_5_out_carry_i_4__0_n_0,\delayLine_Q_reg[3]_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 p_5_out_carry__0
       (.CI(p_5_out_carry_n_0),
        .CO({p_5_out_carry__0_n_0,NLW_p_5_out_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(delayLine_Q[7:4]),
        .O(p_5_out[7:4]),
        .S({p_5_out_carry__0_i_1__0_n_0,p_5_out_carry__0_i_2__0_n_0,p_5_out_carry__0_i_3__0_n_0,p_5_out_carry__0_i_4__0_n_0}));
  LUT4 #(
    .INIT(16'h4EB1)) 
    p_5_out_carry__0_i_1__0
       (.I0(Q),
        .I1(Q_out[7]),
        .I2(I_out[7]),
        .I3(delayLine_Q[7]),
        .O(p_5_out_carry__0_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h4EB1)) 
    p_5_out_carry__0_i_2__0
       (.I0(Q),
        .I1(Q_out[6]),
        .I2(I_out[6]),
        .I3(delayLine_Q[6]),
        .O(p_5_out_carry__0_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h4EB1)) 
    p_5_out_carry__0_i_3__0
       (.I0(Q),
        .I1(Q_out[5]),
        .I2(I_out[5]),
        .I3(delayLine_Q[5]),
        .O(p_5_out_carry__0_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h4EB1)) 
    p_5_out_carry__0_i_4__0
       (.I0(Q),
        .I1(Q_out[4]),
        .I2(I_out[4]),
        .I3(delayLine_Q[4]),
        .O(p_5_out_carry__0_i_4__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 p_5_out_carry__1
       (.CI(p_5_out_carry__0_n_0),
        .CO({p_5_out_carry__1_n_0,NLW_p_5_out_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(delayLine_Q[11:8]),
        .O(p_5_out[11:8]),
        .S({p_5_out_carry__1_i_1__0_n_0,p_5_out_carry__1_i_2__0_n_0,p_5_out_carry__1_i_3__0_n_0,p_5_out_carry__1_i_4__0_n_0}));
  LUT4 #(
    .INIT(16'h4EB1)) 
    p_5_out_carry__1_i_1__0
       (.I0(Q),
        .I1(Q_out[11]),
        .I2(I_out[11]),
        .I3(delayLine_Q[11]),
        .O(p_5_out_carry__1_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h4EB1)) 
    p_5_out_carry__1_i_2__0
       (.I0(Q),
        .I1(Q_out[10]),
        .I2(I_out[10]),
        .I3(delayLine_Q[10]),
        .O(p_5_out_carry__1_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h4EB1)) 
    p_5_out_carry__1_i_3__0
       (.I0(Q),
        .I1(Q_out[9]),
        .I2(I_out[9]),
        .I3(delayLine_Q[9]),
        .O(p_5_out_carry__1_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h4EB1)) 
    p_5_out_carry__1_i_4__0
       (.I0(Q),
        .I1(Q_out[8]),
        .I2(I_out[8]),
        .I3(delayLine_Q[8]),
        .O(p_5_out_carry__1_i_4__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 p_5_out_carry__2
       (.CI(p_5_out_carry__1_n_0),
        .CO(NLW_p_5_out_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,delayLine_Q[14:12]}),
        .O(p_5_out[15:12]),
        .S({p_5_out_carry__2_i_1__0_n_0,p_5_out_carry__2_i_2__0_n_0,p_5_out_carry__2_i_3__0_n_0,p_5_out_carry__2_i_4__0_n_0}));
  LUT4 #(
    .INIT(16'h4EB1)) 
    p_5_out_carry__2_i_1__0
       (.I0(Q),
        .I1(Q_out[15]),
        .I2(I_out[15]),
        .I3(delayLine_Q[15]),
        .O(p_5_out_carry__2_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h4EB1)) 
    p_5_out_carry__2_i_2__0
       (.I0(Q),
        .I1(Q_out[14]),
        .I2(I_out[14]),
        .I3(delayLine_Q[14]),
        .O(p_5_out_carry__2_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h4EB1)) 
    p_5_out_carry__2_i_3__0
       (.I0(Q),
        .I1(Q_out[13]),
        .I2(I_out[13]),
        .I3(delayLine_Q[13]),
        .O(p_5_out_carry__2_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h4EB1)) 
    p_5_out_carry__2_i_4__0
       (.I0(Q),
        .I1(Q_out[12]),
        .I2(I_out[12]),
        .I3(delayLine_Q[12]),
        .O(p_5_out_carry__2_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_5_out_carry_i_1__0
       (.I0(Q),
        .O(p_5_out_carry_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h4EB1)) 
    p_5_out_carry_i_2__0
       (.I0(Q),
        .I1(Q_out[3]),
        .I2(I_out[3]),
        .I3(delayLine_Q[3]),
        .O(p_5_out_carry_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h4EB1)) 
    p_5_out_carry_i_3__0
       (.I0(Q),
        .I1(Q_out[2]),
        .I2(I_out[2]),
        .I3(delayLine_Q[2]),
        .O(p_5_out_carry_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h4EB1)) 
    p_5_out_carry_i_4__0
       (.I0(Q),
        .I1(Q_out[1]),
        .I2(I_out[1]),
        .I3(delayLine_Q[1]),
        .O(p_5_out_carry_i_4__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 p_7_out_carry
       (.CI(1'b0),
        .CO({p_7_out_carry_n_0,NLW_p_7_out_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(delayLine_I[3:0]),
        .O({p_7_out_carry_n_4,p_7_out_carry_n_5,p_7_out_carry_n_6,p_7_out_carry_n_7}),
        .S({p_7_out_carry_i_1__0_n_0,p_7_out_carry_i_2__0_n_0,p_7_out_carry_i_3__0_n_0,p_7_out_carry_i_4__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 p_7_out_carry__0
       (.CI(p_7_out_carry_n_0),
        .CO({p_7_out_carry__0_n_0,NLW_p_7_out_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(delayLine_I[7:4]),
        .O({p_7_out_carry__0_n_4,p_7_out_carry__0_n_5,p_7_out_carry__0_n_6,p_7_out_carry__0_n_7}),
        .S({p_7_out_carry__0_i_1__0_n_0,p_7_out_carry__0_i_2__0_n_0,p_7_out_carry__0_i_3__0_n_0,p_7_out_carry__0_i_4__0_n_0}));
  LUT4 #(
    .INIT(16'h1BE4)) 
    p_7_out_carry__0_i_1__0
       (.I0(Q),
        .I1(I_out[7]),
        .I2(Q_out[7]),
        .I3(delayLine_I[7]),
        .O(p_7_out_carry__0_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h1BE4)) 
    p_7_out_carry__0_i_2__0
       (.I0(Q),
        .I1(I_out[6]),
        .I2(Q_out[6]),
        .I3(delayLine_I[6]),
        .O(p_7_out_carry__0_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h1BE4)) 
    p_7_out_carry__0_i_3__0
       (.I0(Q),
        .I1(I_out[5]),
        .I2(Q_out[5]),
        .I3(delayLine_I[5]),
        .O(p_7_out_carry__0_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h1BE4)) 
    p_7_out_carry__0_i_4__0
       (.I0(Q),
        .I1(I_out[4]),
        .I2(Q_out[4]),
        .I3(delayLine_I[4]),
        .O(p_7_out_carry__0_i_4__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 p_7_out_carry__1
       (.CI(p_7_out_carry__0_n_0),
        .CO({p_7_out_carry__1_n_0,NLW_p_7_out_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(delayLine_I[11:8]),
        .O({p_7_out_carry__1_n_4,p_7_out_carry__1_n_5,p_7_out_carry__1_n_6,p_7_out_carry__1_n_7}),
        .S({p_7_out_carry__1_i_1__0_n_0,p_7_out_carry__1_i_2__0_n_0,p_7_out_carry__1_i_3__0_n_0,p_7_out_carry__1_i_4__0_n_0}));
  LUT4 #(
    .INIT(16'h1BE4)) 
    p_7_out_carry__1_i_1__0
       (.I0(Q),
        .I1(I_out[11]),
        .I2(Q_out[11]),
        .I3(delayLine_I[11]),
        .O(p_7_out_carry__1_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h1BE4)) 
    p_7_out_carry__1_i_2__0
       (.I0(Q),
        .I1(I_out[10]),
        .I2(Q_out[10]),
        .I3(delayLine_I[10]),
        .O(p_7_out_carry__1_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h1BE4)) 
    p_7_out_carry__1_i_3__0
       (.I0(Q),
        .I1(I_out[9]),
        .I2(Q_out[9]),
        .I3(delayLine_I[9]),
        .O(p_7_out_carry__1_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h1BE4)) 
    p_7_out_carry__1_i_4__0
       (.I0(Q),
        .I1(I_out[8]),
        .I2(Q_out[8]),
        .I3(delayLine_I[8]),
        .O(p_7_out_carry__1_i_4__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 p_7_out_carry__2
       (.CI(p_7_out_carry__1_n_0),
        .CO(NLW_p_7_out_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,delayLine_I[14:12]}),
        .O({p_7_out_carry__2_n_4,p_7_out_carry__2_n_5,p_7_out_carry__2_n_6,p_7_out_carry__2_n_7}),
        .S({p_7_out_carry__2_i_1__0_n_0,p_7_out_carry__2_i_2__0_n_0,p_7_out_carry__2_i_3__0_n_0,p_7_out_carry__2_i_4__0_n_0}));
  LUT4 #(
    .INIT(16'h1BE4)) 
    p_7_out_carry__2_i_1__0
       (.I0(Q),
        .I1(I_out[15]),
        .I2(Q_out[15]),
        .I3(delayLine_I[15]),
        .O(p_7_out_carry__2_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h1BE4)) 
    p_7_out_carry__2_i_2__0
       (.I0(Q),
        .I1(I_out[14]),
        .I2(Q_out[14]),
        .I3(delayLine_I[14]),
        .O(p_7_out_carry__2_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h1BE4)) 
    p_7_out_carry__2_i_3__0
       (.I0(Q),
        .I1(I_out[13]),
        .I2(Q_out[13]),
        .I3(delayLine_I[13]),
        .O(p_7_out_carry__2_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h1BE4)) 
    p_7_out_carry__2_i_4__0
       (.I0(Q),
        .I1(I_out[12]),
        .I2(Q_out[12]),
        .I3(delayLine_I[12]),
        .O(p_7_out_carry__2_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h1BE4)) 
    p_7_out_carry_i_1__0
       (.I0(Q),
        .I1(I_out[3]),
        .I2(Q_out[3]),
        .I3(delayLine_I[3]),
        .O(p_7_out_carry_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h1BE4)) 
    p_7_out_carry_i_2__0
       (.I0(Q),
        .I1(I_out[2]),
        .I2(Q_out[2]),
        .I3(delayLine_I[2]),
        .O(p_7_out_carry_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h1BE4)) 
    p_7_out_carry_i_3__0
       (.I0(Q),
        .I1(I_out[1]),
        .I2(Q_out[1]),
        .I3(delayLine_I[1]),
        .O(p_7_out_carry_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h1BE4)) 
    p_7_out_carry_i_4__0
       (.I0(Q),
        .I1(I_out[0]),
        .I2(Q_out[0]),
        .I3(delayLine_I[0]),
        .O(p_7_out_carry_i_4__0_n_0));
endmodule

(* DATA_WIDTH = "16" *) (* ECO_CHECKSUM = "b7efc722" *) 
(* NotValidForBitStream *)
module fft_top
   (clk,
    rstn,
    fftEn,
    I_in,
    Q_in,
    fftValid,
    I_out,
    Q_out);
  input clk;
  input rstn;
  input fftEn;
  input [15:0]I_in;
  input [15:0]Q_in;
  output fftValid;
  output [15:0]I_out;
  output [15:0]Q_out;

  wire A0;
  wire BF1_n_0;
  wire BF1_n_1;
  wire BF1_n_10;
  wire BF1_n_11;
  wire BF1_n_12;
  wire BF1_n_13;
  wire BF1_n_14;
  wire BF1_n_15;
  wire BF1_n_16;
  wire BF1_n_17;
  wire BF1_n_18;
  wire BF1_n_19;
  wire BF1_n_2;
  wire BF1_n_20;
  wire BF1_n_21;
  wire BF1_n_22;
  wire BF1_n_23;
  wire BF1_n_24;
  wire BF1_n_25;
  wire BF1_n_26;
  wire BF1_n_27;
  wire BF1_n_28;
  wire BF1_n_29;
  wire BF1_n_3;
  wire BF1_n_30;
  wire BF1_n_31;
  wire BF1_n_32;
  wire BF1_n_33;
  wire BF1_n_4;
  wire BF1_n_5;
  wire BF1_n_6;
  wire BF1_n_7;
  wire BF1_n_8;
  wire BF1_n_9;
  wire BF2_n_1;
  wire BF2_n_10;
  wire BF2_n_11;
  wire BF2_n_12;
  wire BF2_n_13;
  wire BF2_n_14;
  wire BF2_n_15;
  wire BF2_n_16;
  wire BF2_n_2;
  wire BF2_n_3;
  wire BF2_n_33;
  wire BF2_n_4;
  wire BF2_n_5;
  wire BF2_n_6;
  wire BF2_n_7;
  wire BF2_n_8;
  wire BF2_n_9;
  wire BF3_n_0;
  wire BF3_n_1;
  wire BF3_n_10;
  wire BF3_n_11;
  wire BF3_n_12;
  wire BF3_n_13;
  wire BF3_n_14;
  wire BF3_n_15;
  wire BF3_n_16;
  wire BF3_n_17;
  wire BF3_n_18;
  wire BF3_n_19;
  wire BF3_n_2;
  wire BF3_n_20;
  wire BF3_n_21;
  wire BF3_n_22;
  wire BF3_n_23;
  wire BF3_n_24;
  wire BF3_n_25;
  wire BF3_n_26;
  wire BF3_n_27;
  wire BF3_n_28;
  wire BF3_n_29;
  wire BF3_n_3;
  wire BF3_n_30;
  wire BF3_n_31;
  wire BF3_n_32;
  wire BF3_n_33;
  wire BF3_n_34;
  wire BF3_n_35;
  wire BF3_n_36;
  wire BF3_n_37;
  wire BF3_n_38;
  wire BF3_n_39;
  wire BF3_n_4;
  wire BF3_n_40;
  wire BF3_n_41;
  wire BF3_n_42;
  wire BF3_n_43;
  wire BF3_n_44;
  wire BF3_n_45;
  wire BF3_n_46;
  wire BF3_n_47;
  wire BF3_n_48;
  wire BF3_n_49;
  wire BF3_n_5;
  wire BF3_n_50;
  wire BF3_n_51;
  wire BF3_n_52;
  wire BF3_n_53;
  wire BF3_n_54;
  wire BF3_n_55;
  wire BF3_n_56;
  wire BF3_n_57;
  wire BF3_n_58;
  wire BF3_n_59;
  wire BF3_n_6;
  wire BF3_n_60;
  wire BF3_n_61;
  wire BF3_n_62;
  wire BF3_n_63;
  wire BF3_n_64;
  wire BF3_n_65;
  wire BF3_n_7;
  wire BF3_n_8;
  wire BF3_n_9;
  wire BF4_n_1;
  wire BF4_n_10;
  wire BF4_n_11;
  wire BF4_n_12;
  wire BF4_n_13;
  wire BF4_n_14;
  wire BF4_n_15;
  wire BF4_n_16;
  wire BF4_n_17;
  wire BF4_n_18;
  wire BF4_n_19;
  wire BF4_n_2;
  wire BF4_n_20;
  wire BF4_n_21;
  wire BF4_n_22;
  wire BF4_n_23;
  wire BF4_n_24;
  wire BF4_n_25;
  wire BF4_n_26;
  wire BF4_n_27;
  wire BF4_n_28;
  wire BF4_n_29;
  wire BF4_n_3;
  wire BF4_n_30;
  wire BF4_n_31;
  wire BF4_n_32;
  wire BF4_n_33;
  wire BF4_n_4;
  wire BF4_n_5;
  wire BF4_n_6;
  wire BF4_n_7;
  wire BF4_n_8;
  wire BF4_n_9;
  wire CMPLX_MUL_n_0;
  wire CMPLX_MUL_n_1;
  wire CMPLX_MUL_n_10;
  wire CMPLX_MUL_n_11;
  wire CMPLX_MUL_n_12;
  wire CMPLX_MUL_n_13;
  wire CMPLX_MUL_n_14;
  wire CMPLX_MUL_n_15;
  wire CMPLX_MUL_n_2;
  wire CMPLX_MUL_n_3;
  wire CMPLX_MUL_n_32;
  wire CMPLX_MUL_n_33;
  wire CMPLX_MUL_n_34;
  wire CMPLX_MUL_n_35;
  wire CMPLX_MUL_n_36;
  wire CMPLX_MUL_n_37;
  wire CMPLX_MUL_n_38;
  wire CMPLX_MUL_n_39;
  wire CMPLX_MUL_n_4;
  wire CMPLX_MUL_n_40;
  wire CMPLX_MUL_n_41;
  wire CMPLX_MUL_n_42;
  wire CMPLX_MUL_n_43;
  wire CMPLX_MUL_n_44;
  wire CMPLX_MUL_n_45;
  wire CMPLX_MUL_n_46;
  wire CMPLX_MUL_n_47;
  wire CMPLX_MUL_n_48;
  wire CMPLX_MUL_n_49;
  wire CMPLX_MUL_n_5;
  wire CMPLX_MUL_n_50;
  wire CMPLX_MUL_n_51;
  wire CMPLX_MUL_n_52;
  wire CMPLX_MUL_n_53;
  wire CMPLX_MUL_n_54;
  wire CMPLX_MUL_n_55;
  wire CMPLX_MUL_n_56;
  wire CMPLX_MUL_n_57;
  wire CMPLX_MUL_n_58;
  wire CMPLX_MUL_n_59;
  wire CMPLX_MUL_n_6;
  wire CMPLX_MUL_n_60;
  wire CMPLX_MUL_n_61;
  wire CMPLX_MUL_n_62;
  wire CMPLX_MUL_n_63;
  wire CMPLX_MUL_n_7;
  wire CMPLX_MUL_n_8;
  wire CMPLX_MUL_n_9;
  wire [15:0]I_in;
  wire [15:0]I_in_IBUF;
  wire [15:0]I_in__0;
  wire [15:0]I_out;
  wire [15:0]I_out_OBUF;
  wire [15:0]I_out__0;
  wire [15:0]Q_in;
  wire [15:0]Q_in_IBUF;
  wire [15:0]Q_out;
  wire [15:0]Q_out_OBUF;
  wire ROM_n_11;
  wire ROM_n_12;
  wire ROM_n_13;
  wire ROM_n_14;
  wire ROM_n_15;
  wire ROM_n_16;
  wire ROM_n_17;
  wire ROM_n_18;
  wire ROM_n_3;
  wire ROM_n_8;
  wire clk;
  wire clk_IBUF;
  wire clk_IBUF_BUFG;
  wire [3:3]currState;
  wire [3:3]currState_0;
  wire \cycleCounter[0]_i_1_n_0 ;
  wire \cycleCounter[1]_i_1__4_n_0 ;
  wire \cycleCounter[2]_i_1__0_n_0 ;
  wire \cycleCounter[3]_i_1__0_n_0 ;
  wire \cycleCounter[4]_i_1__0_n_0 ;
  wire \cycleCounter[5]_i_1_n_0 ;
  wire \cycleCounter[5]_i_2_n_0 ;
  wire \cycleCounter_reg_n_0_[0] ;
  wire \cycleCounter_reg_n_0_[1] ;
  wire \cycleCounter_reg_n_0_[2] ;
  wire \cycleCounter_reg_n_0_[3] ;
  wire \cycleCounter_reg_n_0_[4] ;
  wire \cycleCounter_reg_n_0_[5] ;
  wire fftEn;
  wire fftEn_IBUF;
  wire fftValid;
  wire fftValid_OBUF;
  wire fftValid_i_1_n_0;
  wire rstn;
  wire rstn_IBUF;
  wire [11:1]twiddleFactorI;

initial begin
 $sdf_annotate("fft_top_tb_time_impl.sdf",,,,"tool_control");
end
  fft_stage1 BF1
       (.AR(BF4_n_1),
        .I_in_IBUF(I_in_IBUF),
        .I_out({BF1_n_17,BF1_n_18,BF1_n_19,BF1_n_20,BF1_n_21,BF1_n_22,BF1_n_23,BF1_n_24,BF1_n_25,BF1_n_26,BF1_n_27,BF1_n_28,BF1_n_29,BF1_n_30,BF1_n_31,BF1_n_32}),
        .Q(currState),
        .Q_in_IBUF(Q_in_IBUF),
        .Q_out({BF1_n_1,BF1_n_2,BF1_n_3,BF1_n_4,BF1_n_5,BF1_n_6,BF1_n_7,BF1_n_8,BF1_n_9,BF1_n_10,BF1_n_11,BF1_n_12,BF1_n_13,BF1_n_14,BF1_n_15,BF1_n_16}),
        .S(BF1_n_0),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\currState_reg[3] (BF1_n_33),
        .fftEn_IBUF(fftEn_IBUF));
  fft_stage2 BF2
       (.AR(BF4_n_1),
        .B({BF2_n_1,BF2_n_2,BF2_n_3,BF2_n_4,BF2_n_5,BF2_n_6,BF2_n_7,BF2_n_8,BF2_n_9,BF2_n_10,BF2_n_11,BF2_n_12,BF2_n_13,BF2_n_14,BF2_n_15,BF2_n_16}),
        .I_out({BF1_n_17,BF1_n_18,BF1_n_19,BF1_n_20,BF1_n_21,BF1_n_22,BF1_n_23,BF1_n_24,BF1_n_25,BF1_n_26,BF1_n_27,BF1_n_28,BF1_n_29,BF1_n_30,BF1_n_31,BF1_n_32}),
        .Q(currState),
        .Q_out({BF1_n_1,BF1_n_2,BF1_n_3,BF1_n_4,BF1_n_5,BF1_n_6,BF1_n_7,BF1_n_8,BF1_n_9,BF1_n_10,BF1_n_11,BF1_n_12,BF1_n_13,BF1_n_14,BF1_n_15,BF1_n_16}),
        .S(BF1_n_0),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\currState_reg[1]_0 (I_out__0),
        .\currState_reg[3]_0 (BF2_n_33),
        .delayLine_Q_reg_0_3_0_0_i_1_0(BF1_n_33),
        .fftEn_IBUF(fftEn_IBUF));
  fft_stage3 BF3
       (.AR(BF4_n_1),
        .I_in__0(I_in__0),
        .I_out({BF3_n_49,BF3_n_50,BF3_n_51,BF3_n_52,BF3_n_53,BF3_n_54,BF3_n_55,BF3_n_56,BF3_n_57,BF3_n_58,BF3_n_59,BF3_n_60,BF3_n_61,BF3_n_62,BF3_n_63,BF3_n_64}),
        .I_out0({BF3_n_16,BF3_n_17,BF3_n_18,BF3_n_19,BF3_n_20,BF3_n_21,BF3_n_22,BF3_n_23,BF3_n_24,BF3_n_25,BF3_n_26,BF3_n_27,BF3_n_28,BF3_n_29,BF3_n_30,BF3_n_31}),
        .\I_out_reg[11]_0 ({CMPLX_MUL_n_60,CMPLX_MUL_n_61,CMPLX_MUL_n_62,CMPLX_MUL_n_63}),
        .\I_out_reg[15]_0 ({CMPLX_MUL_n_36,CMPLX_MUL_n_37,CMPLX_MUL_n_38,CMPLX_MUL_n_39}),
        .\I_out_reg[3]_0 ({CMPLX_MUL_n_52,CMPLX_MUL_n_53,CMPLX_MUL_n_54,CMPLX_MUL_n_55}),
        .\I_out_reg[7]_0 ({CMPLX_MUL_n_56,CMPLX_MUL_n_57,CMPLX_MUL_n_58,CMPLX_MUL_n_59}),
        .O({CMPLX_MUL_n_0,CMPLX_MUL_n_1,CMPLX_MUL_n_2,CMPLX_MUL_n_3}),
        .Q(currState_0),
        .Q_out({BF3_n_33,BF3_n_34,BF3_n_35,BF3_n_36,BF3_n_37,BF3_n_38,BF3_n_39,BF3_n_40,BF3_n_41,BF3_n_42,BF3_n_43,BF3_n_44,BF3_n_45,BF3_n_46,BF3_n_47,BF3_n_48}),
        .Q_out0({BF3_n_0,BF3_n_1,BF3_n_2,BF3_n_3,BF3_n_4,BF3_n_5,BF3_n_6,BF3_n_7,BF3_n_8,BF3_n_9,BF3_n_10,BF3_n_11,BF3_n_12,BF3_n_13,BF3_n_14,BF3_n_15}),
        .\Q_out_reg[11]_0 ({CMPLX_MUL_n_8,CMPLX_MUL_n_9,CMPLX_MUL_n_10,CMPLX_MUL_n_11}),
        .\Q_out_reg[11]_1 ({CMPLX_MUL_n_48,CMPLX_MUL_n_49,CMPLX_MUL_n_50,CMPLX_MUL_n_51}),
        .\Q_out_reg[15]_0 ({CMPLX_MUL_n_32,CMPLX_MUL_n_33,CMPLX_MUL_n_34,CMPLX_MUL_n_35}),
        .\Q_out_reg[7]_0 ({CMPLX_MUL_n_4,CMPLX_MUL_n_5,CMPLX_MUL_n_6,CMPLX_MUL_n_7}),
        .\Q_out_reg[7]_1 ({CMPLX_MUL_n_44,CMPLX_MUL_n_45,CMPLX_MUL_n_46,CMPLX_MUL_n_47}),
        .S({CMPLX_MUL_n_40,CMPLX_MUL_n_41,CMPLX_MUL_n_42,CMPLX_MUL_n_43}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\currState_reg[3] (BF3_n_32),
        .\currState_reg[3]_0 (BF3_n_65),
        .delayLine_Q_reg_0_1_15_15_0({CMPLX_MUL_n_12,CMPLX_MUL_n_13,CMPLX_MUL_n_14,CMPLX_MUL_n_15}),
        .fftEn_IBUF(fftEn_IBUF));
  fft_stage4 BF4
       (.AR(BF4_n_1),
        .D({BF4_n_2,BF4_n_3,BF4_n_4,BF4_n_5,BF4_n_6,BF4_n_7,BF4_n_8,BF4_n_9,BF4_n_10,BF4_n_11,BF4_n_12,BF4_n_13,BF4_n_14,BF4_n_15,BF4_n_16,BF4_n_17}),
        .I_out({BF3_n_49,BF3_n_50,BF3_n_51,BF3_n_52,BF3_n_53,BF3_n_54,BF3_n_55,BF3_n_56,BF3_n_57,BF3_n_58,BF3_n_59,BF3_n_60,BF3_n_61,BF3_n_62,BF3_n_63,BF3_n_64}),
        .Q(currState_0),
        .Q_out({BF3_n_33,BF3_n_34,BF3_n_35,BF3_n_36,BF3_n_37,BF3_n_38,BF3_n_39,BF3_n_40,BF3_n_41,BF3_n_42,BF3_n_43,BF3_n_44,BF3_n_45,BF3_n_46,BF3_n_47,BF3_n_48}),
        .\Q_out_reg[15]_0 ({BF4_n_18,BF4_n_19,BF4_n_20,BF4_n_21,BF4_n_22,BF4_n_23,BF4_n_24,BF4_n_25,BF4_n_26,BF4_n_27,BF4_n_28,BF4_n_29,BF4_n_30,BF4_n_31,BF4_n_32,BF4_n_33}),
        .\Q_out_reg[3]_0 (BF3_n_32),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\delayLine_Q_reg[3]_0 (BF3_n_65),
        .fftEn_IBUF(fftEn_IBUF),
        .rstn_IBUF(rstn_IBUF));
  cmplx_mul CMPLX_MUL
       (.A({twiddleFactorI[11:9],ROM_n_3,twiddleFactorI[7:5],twiddleFactorI[3],ROM_n_8,twiddleFactorI[1]}),
        .B({BF2_n_1,BF2_n_2,BF2_n_3,BF2_n_4,BF2_n_5,BF2_n_6,BF2_n_7,BF2_n_8,BF2_n_9,BF2_n_10,BF2_n_11,BF2_n_12,BF2_n_13,BF2_n_14,BF2_n_15,BF2_n_16}),
        .I_in__0(I_in__0),
        .I_out0({BF3_n_16,BF3_n_17,BF3_n_18,BF3_n_19,BF3_n_20,BF3_n_21,BF3_n_22,BF3_n_23,BF3_n_24,BF3_n_25,BF3_n_26,BF3_n_27,BF3_n_28,BF3_n_29,BF3_n_30,BF3_n_31}),
        .O({CMPLX_MUL_n_0,CMPLX_MUL_n_1,CMPLX_MUL_n_2,CMPLX_MUL_n_3}),
        .Q_out0({BF3_n_0,BF3_n_1,BF3_n_2,BF3_n_3,BF3_n_4,BF3_n_5,BF3_n_6,BF3_n_7,BF3_n_8,BF3_n_9,BF3_n_10,BF3_n_11,BF3_n_12,BF3_n_13,BF3_n_14,BF3_n_15}),
        .S({CMPLX_MUL_n_40,CMPLX_MUL_n_41,CMPLX_MUL_n_42,CMPLX_MUL_n_43}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .yi1__0_0({CMPLX_MUL_n_4,CMPLX_MUL_n_5,CMPLX_MUL_n_6,CMPLX_MUL_n_7}),
        .yi1__0_1({CMPLX_MUL_n_8,CMPLX_MUL_n_9,CMPLX_MUL_n_10,CMPLX_MUL_n_11}),
        .yi1__0_2({CMPLX_MUL_n_12,CMPLX_MUL_n_13,CMPLX_MUL_n_14,CMPLX_MUL_n_15}),
        .yi1__0_3({CMPLX_MUL_n_32,CMPLX_MUL_n_33,CMPLX_MUL_n_34,CMPLX_MUL_n_35}),
        .yi1__0_4({CMPLX_MUL_n_44,CMPLX_MUL_n_45,CMPLX_MUL_n_46,CMPLX_MUL_n_47}),
        .yi1__0_5({CMPLX_MUL_n_48,CMPLX_MUL_n_49,CMPLX_MUL_n_50,CMPLX_MUL_n_51}),
        .yi1__0_6(I_out__0),
        .yi1__0_7({A0,ROM_n_11,ROM_n_12,ROM_n_13,ROM_n_14,ROM_n_15,ROM_n_16,ROM_n_17,ROM_n_18}),
        .yr1__0_0({CMPLX_MUL_n_36,CMPLX_MUL_n_37,CMPLX_MUL_n_38,CMPLX_MUL_n_39}),
        .yr1__0_1({CMPLX_MUL_n_52,CMPLX_MUL_n_53,CMPLX_MUL_n_54,CMPLX_MUL_n_55}),
        .yr1__0_2({CMPLX_MUL_n_56,CMPLX_MUL_n_57,CMPLX_MUL_n_58,CMPLX_MUL_n_59}),
        .yr1__0_3({CMPLX_MUL_n_60,CMPLX_MUL_n_61,CMPLX_MUL_n_62,CMPLX_MUL_n_63}),
        .yr1__0_4(BF2_n_33));
  IBUF \I_in_IBUF[0]_inst 
       (.I(I_in[0]),
        .O(I_in_IBUF[0]));
  IBUF \I_in_IBUF[10]_inst 
       (.I(I_in[10]),
        .O(I_in_IBUF[10]));
  IBUF \I_in_IBUF[11]_inst 
       (.I(I_in[11]),
        .O(I_in_IBUF[11]));
  IBUF \I_in_IBUF[12]_inst 
       (.I(I_in[12]),
        .O(I_in_IBUF[12]));
  IBUF \I_in_IBUF[13]_inst 
       (.I(I_in[13]),
        .O(I_in_IBUF[13]));
  IBUF \I_in_IBUF[14]_inst 
       (.I(I_in[14]),
        .O(I_in_IBUF[14]));
  IBUF \I_in_IBUF[15]_inst 
       (.I(I_in[15]),
        .O(I_in_IBUF[15]));
  IBUF \I_in_IBUF[1]_inst 
       (.I(I_in[1]),
        .O(I_in_IBUF[1]));
  IBUF \I_in_IBUF[2]_inst 
       (.I(I_in[2]),
        .O(I_in_IBUF[2]));
  IBUF \I_in_IBUF[3]_inst 
       (.I(I_in[3]),
        .O(I_in_IBUF[3]));
  IBUF \I_in_IBUF[4]_inst 
       (.I(I_in[4]),
        .O(I_in_IBUF[4]));
  IBUF \I_in_IBUF[5]_inst 
       (.I(I_in[5]),
        .O(I_in_IBUF[5]));
  IBUF \I_in_IBUF[6]_inst 
       (.I(I_in[6]),
        .O(I_in_IBUF[6]));
  IBUF \I_in_IBUF[7]_inst 
       (.I(I_in[7]),
        .O(I_in_IBUF[7]));
  IBUF \I_in_IBUF[8]_inst 
       (.I(I_in[8]),
        .O(I_in_IBUF[8]));
  IBUF \I_in_IBUF[9]_inst 
       (.I(I_in[9]),
        .O(I_in_IBUF[9]));
  OBUF \I_out_OBUF[0]_inst 
       (.I(I_out_OBUF[0]),
        .O(I_out[0]));
  OBUF \I_out_OBUF[10]_inst 
       (.I(I_out_OBUF[10]),
        .O(I_out[10]));
  OBUF \I_out_OBUF[11]_inst 
       (.I(I_out_OBUF[11]),
        .O(I_out[11]));
  OBUF \I_out_OBUF[12]_inst 
       (.I(I_out_OBUF[12]),
        .O(I_out[12]));
  OBUF \I_out_OBUF[13]_inst 
       (.I(I_out_OBUF[13]),
        .O(I_out[13]));
  OBUF \I_out_OBUF[14]_inst 
       (.I(I_out_OBUF[14]),
        .O(I_out[14]));
  OBUF \I_out_OBUF[15]_inst 
       (.I(I_out_OBUF[15]),
        .O(I_out[15]));
  OBUF \I_out_OBUF[1]_inst 
       (.I(I_out_OBUF[1]),
        .O(I_out[1]));
  OBUF \I_out_OBUF[2]_inst 
       (.I(I_out_OBUF[2]),
        .O(I_out[2]));
  OBUF \I_out_OBUF[3]_inst 
       (.I(I_out_OBUF[3]),
        .O(I_out[3]));
  OBUF \I_out_OBUF[4]_inst 
       (.I(I_out_OBUF[4]),
        .O(I_out[4]));
  OBUF \I_out_OBUF[5]_inst 
       (.I(I_out_OBUF[5]),
        .O(I_out[5]));
  OBUF \I_out_OBUF[6]_inst 
       (.I(I_out_OBUF[6]),
        .O(I_out[6]));
  OBUF \I_out_OBUF[7]_inst 
       (.I(I_out_OBUF[7]),
        .O(I_out[7]));
  OBUF \I_out_OBUF[8]_inst 
       (.I(I_out_OBUF[8]),
        .O(I_out[8]));
  OBUF \I_out_OBUF[9]_inst 
       (.I(I_out_OBUF[9]),
        .O(I_out[9]));
  FDCE #(
    .INIT(1'b0)) 
    \I_out_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(BF4_n_1),
        .D(BF4_n_17),
        .Q(I_out_OBUF[0]));
  FDCE #(
    .INIT(1'b0)) 
    \I_out_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(BF4_n_1),
        .D(BF4_n_7),
        .Q(I_out_OBUF[10]));
  FDCE #(
    .INIT(1'b0)) 
    \I_out_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(BF4_n_1),
        .D(BF4_n_6),
        .Q(I_out_OBUF[11]));
  FDCE #(
    .INIT(1'b0)) 
    \I_out_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(BF4_n_1),
        .D(BF4_n_5),
        .Q(I_out_OBUF[12]));
  FDCE #(
    .INIT(1'b0)) 
    \I_out_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(BF4_n_1),
        .D(BF4_n_4),
        .Q(I_out_OBUF[13]));
  FDCE #(
    .INIT(1'b0)) 
    \I_out_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(BF4_n_1),
        .D(BF4_n_3),
        .Q(I_out_OBUF[14]));
  FDCE #(
    .INIT(1'b0)) 
    \I_out_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(BF4_n_1),
        .D(BF4_n_2),
        .Q(I_out_OBUF[15]));
  FDCE #(
    .INIT(1'b0)) 
    \I_out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(BF4_n_1),
        .D(BF4_n_16),
        .Q(I_out_OBUF[1]));
  FDCE #(
    .INIT(1'b0)) 
    \I_out_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(BF4_n_1),
        .D(BF4_n_15),
        .Q(I_out_OBUF[2]));
  FDCE #(
    .INIT(1'b0)) 
    \I_out_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(BF4_n_1),
        .D(BF4_n_14),
        .Q(I_out_OBUF[3]));
  FDCE #(
    .INIT(1'b0)) 
    \I_out_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(BF4_n_1),
        .D(BF4_n_13),
        .Q(I_out_OBUF[4]));
  FDCE #(
    .INIT(1'b0)) 
    \I_out_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(BF4_n_1),
        .D(BF4_n_12),
        .Q(I_out_OBUF[5]));
  FDCE #(
    .INIT(1'b0)) 
    \I_out_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(BF4_n_1),
        .D(BF4_n_11),
        .Q(I_out_OBUF[6]));
  FDCE #(
    .INIT(1'b0)) 
    \I_out_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(BF4_n_1),
        .D(BF4_n_10),
        .Q(I_out_OBUF[7]));
  FDCE #(
    .INIT(1'b0)) 
    \I_out_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(BF4_n_1),
        .D(BF4_n_9),
        .Q(I_out_OBUF[8]));
  FDCE #(
    .INIT(1'b0)) 
    \I_out_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(BF4_n_1),
        .D(BF4_n_8),
        .Q(I_out_OBUF[9]));
  IBUF \Q_in_IBUF[0]_inst 
       (.I(Q_in[0]),
        .O(Q_in_IBUF[0]));
  IBUF \Q_in_IBUF[10]_inst 
       (.I(Q_in[10]),
        .O(Q_in_IBUF[10]));
  IBUF \Q_in_IBUF[11]_inst 
       (.I(Q_in[11]),
        .O(Q_in_IBUF[11]));
  IBUF \Q_in_IBUF[12]_inst 
       (.I(Q_in[12]),
        .O(Q_in_IBUF[12]));
  IBUF \Q_in_IBUF[13]_inst 
       (.I(Q_in[13]),
        .O(Q_in_IBUF[13]));
  IBUF \Q_in_IBUF[14]_inst 
       (.I(Q_in[14]),
        .O(Q_in_IBUF[14]));
  IBUF \Q_in_IBUF[15]_inst 
       (.I(Q_in[15]),
        .O(Q_in_IBUF[15]));
  IBUF \Q_in_IBUF[1]_inst 
       (.I(Q_in[1]),
        .O(Q_in_IBUF[1]));
  IBUF \Q_in_IBUF[2]_inst 
       (.I(Q_in[2]),
        .O(Q_in_IBUF[2]));
  IBUF \Q_in_IBUF[3]_inst 
       (.I(Q_in[3]),
        .O(Q_in_IBUF[3]));
  IBUF \Q_in_IBUF[4]_inst 
       (.I(Q_in[4]),
        .O(Q_in_IBUF[4]));
  IBUF \Q_in_IBUF[5]_inst 
       (.I(Q_in[5]),
        .O(Q_in_IBUF[5]));
  IBUF \Q_in_IBUF[6]_inst 
       (.I(Q_in[6]),
        .O(Q_in_IBUF[6]));
  IBUF \Q_in_IBUF[7]_inst 
       (.I(Q_in[7]),
        .O(Q_in_IBUF[7]));
  IBUF \Q_in_IBUF[8]_inst 
       (.I(Q_in[8]),
        .O(Q_in_IBUF[8]));
  IBUF \Q_in_IBUF[9]_inst 
       (.I(Q_in[9]),
        .O(Q_in_IBUF[9]));
  OBUF \Q_out_OBUF[0]_inst 
       (.I(Q_out_OBUF[0]),
        .O(Q_out[0]));
  OBUF \Q_out_OBUF[10]_inst 
       (.I(Q_out_OBUF[10]),
        .O(Q_out[10]));
  OBUF \Q_out_OBUF[11]_inst 
       (.I(Q_out_OBUF[11]),
        .O(Q_out[11]));
  OBUF \Q_out_OBUF[12]_inst 
       (.I(Q_out_OBUF[12]),
        .O(Q_out[12]));
  OBUF \Q_out_OBUF[13]_inst 
       (.I(Q_out_OBUF[13]),
        .O(Q_out[13]));
  OBUF \Q_out_OBUF[14]_inst 
       (.I(Q_out_OBUF[14]),
        .O(Q_out[14]));
  OBUF \Q_out_OBUF[15]_inst 
       (.I(Q_out_OBUF[15]),
        .O(Q_out[15]));
  OBUF \Q_out_OBUF[1]_inst 
       (.I(Q_out_OBUF[1]),
        .O(Q_out[1]));
  OBUF \Q_out_OBUF[2]_inst 
       (.I(Q_out_OBUF[2]),
        .O(Q_out[2]));
  OBUF \Q_out_OBUF[3]_inst 
       (.I(Q_out_OBUF[3]),
        .O(Q_out[3]));
  OBUF \Q_out_OBUF[4]_inst 
       (.I(Q_out_OBUF[4]),
        .O(Q_out[4]));
  OBUF \Q_out_OBUF[5]_inst 
       (.I(Q_out_OBUF[5]),
        .O(Q_out[5]));
  OBUF \Q_out_OBUF[6]_inst 
       (.I(Q_out_OBUF[6]),
        .O(Q_out[6]));
  OBUF \Q_out_OBUF[7]_inst 
       (.I(Q_out_OBUF[7]),
        .O(Q_out[7]));
  OBUF \Q_out_OBUF[8]_inst 
       (.I(Q_out_OBUF[8]),
        .O(Q_out[8]));
  OBUF \Q_out_OBUF[9]_inst 
       (.I(Q_out_OBUF[9]),
        .O(Q_out[9]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_out_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(BF4_n_1),
        .D(BF4_n_33),
        .Q(Q_out_OBUF[0]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_out_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(BF4_n_1),
        .D(BF4_n_23),
        .Q(Q_out_OBUF[10]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_out_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(BF4_n_1),
        .D(BF4_n_22),
        .Q(Q_out_OBUF[11]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_out_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(BF4_n_1),
        .D(BF4_n_21),
        .Q(Q_out_OBUF[12]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_out_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(BF4_n_1),
        .D(BF4_n_20),
        .Q(Q_out_OBUF[13]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_out_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(BF4_n_1),
        .D(BF4_n_19),
        .Q(Q_out_OBUF[14]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_out_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(BF4_n_1),
        .D(BF4_n_18),
        .Q(Q_out_OBUF[15]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(BF4_n_1),
        .D(BF4_n_32),
        .Q(Q_out_OBUF[1]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_out_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(BF4_n_1),
        .D(BF4_n_31),
        .Q(Q_out_OBUF[2]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_out_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(BF4_n_1),
        .D(BF4_n_30),
        .Q(Q_out_OBUF[3]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_out_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(BF4_n_1),
        .D(BF4_n_29),
        .Q(Q_out_OBUF[4]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_out_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(BF4_n_1),
        .D(BF4_n_28),
        .Q(Q_out_OBUF[5]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_out_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(BF4_n_1),
        .D(BF4_n_27),
        .Q(Q_out_OBUF[6]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_out_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(BF4_n_1),
        .D(BF4_n_26),
        .Q(Q_out_OBUF[7]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_out_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(BF4_n_1),
        .D(BF4_n_25),
        .Q(Q_out_OBUF[8]));
  FDCE #(
    .INIT(1'b0)) 
    \Q_out_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(BF4_n_1),
        .D(BF4_n_24),
        .Q(Q_out_OBUF[9]));
  fft_ROM ROM
       (.A({twiddleFactorI[11:9],ROM_n_3,twiddleFactorI[7:5],twiddleFactorI[3],ROM_n_8,twiddleFactorI[1]}),
        .AR(BF4_n_1),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\cycleCounter_reg[0]_0 ({A0,ROM_n_11,ROM_n_12,ROM_n_13,ROM_n_14,ROM_n_15,ROM_n_16,ROM_n_17,ROM_n_18}),
        .fftEn_IBUF(fftEn_IBUF));
  BUFG clk_IBUF_BUFG_inst
       (.I(clk_IBUF),
        .O(clk_IBUF_BUFG));
  IBUF clk_IBUF_inst
       (.I(clk),
        .O(clk_IBUF));
  LUT2 #(
    .INIT(4'h4)) 
    \cycleCounter[0]_i_1 
       (.I0(\cycleCounter_reg_n_0_[0] ),
        .I1(fftEn_IBUF),
        .O(\cycleCounter[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h60)) 
    \cycleCounter[1]_i_1__4 
       (.I0(\cycleCounter_reg_n_0_[0] ),
        .I1(\cycleCounter_reg_n_0_[1] ),
        .I2(fftEn_IBUF),
        .O(\cycleCounter[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h7800)) 
    \cycleCounter[2]_i_1__0 
       (.I0(\cycleCounter_reg_n_0_[0] ),
        .I1(\cycleCounter_reg_n_0_[1] ),
        .I2(\cycleCounter_reg_n_0_[2] ),
        .I3(fftEn_IBUF),
        .O(\cycleCounter[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h7F800000)) 
    \cycleCounter[3]_i_1__0 
       (.I0(\cycleCounter_reg_n_0_[1] ),
        .I1(\cycleCounter_reg_n_0_[0] ),
        .I2(\cycleCounter_reg_n_0_[2] ),
        .I3(\cycleCounter_reg_n_0_[3] ),
        .I4(fftEn_IBUF),
        .O(\cycleCounter[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF800000000000)) 
    \cycleCounter[4]_i_1__0 
       (.I0(\cycleCounter_reg_n_0_[2] ),
        .I1(\cycleCounter_reg_n_0_[0] ),
        .I2(\cycleCounter_reg_n_0_[1] ),
        .I3(\cycleCounter_reg_n_0_[3] ),
        .I4(\cycleCounter_reg_n_0_[4] ),
        .I5(fftEn_IBUF),
        .O(\cycleCounter[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF800000000000)) 
    \cycleCounter[5]_i_1 
       (.I0(\cycleCounter_reg_n_0_[3] ),
        .I1(\cycleCounter[5]_i_2_n_0 ),
        .I2(\cycleCounter_reg_n_0_[2] ),
        .I3(\cycleCounter_reg_n_0_[4] ),
        .I4(\cycleCounter_reg_n_0_[5] ),
        .I5(fftEn_IBUF),
        .O(\cycleCounter[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \cycleCounter[5]_i_2 
       (.I0(\cycleCounter_reg_n_0_[1] ),
        .I1(\cycleCounter_reg_n_0_[0] ),
        .O(\cycleCounter[5]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \cycleCounter_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(BF4_n_1),
        .D(\cycleCounter[0]_i_1_n_0 ),
        .Q(\cycleCounter_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \cycleCounter_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(BF4_n_1),
        .D(\cycleCounter[1]_i_1__4_n_0 ),
        .Q(\cycleCounter_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \cycleCounter_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(BF4_n_1),
        .D(\cycleCounter[2]_i_1__0_n_0 ),
        .Q(\cycleCounter_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \cycleCounter_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(BF4_n_1),
        .D(\cycleCounter[3]_i_1__0_n_0 ),
        .Q(\cycleCounter_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \cycleCounter_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(BF4_n_1),
        .D(\cycleCounter[4]_i_1__0_n_0 ),
        .Q(\cycleCounter_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \cycleCounter_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(BF4_n_1),
        .D(\cycleCounter[5]_i_1_n_0 ),
        .Q(\cycleCounter_reg_n_0_[5] ));
  IBUF fftEn_IBUF_inst
       (.I(fftEn),
        .O(fftEn_IBUF));
  OBUF fftValid_OBUF_inst
       (.I(fftValid_OBUF),
        .O(fftValid));
  LUT6 #(
    .INIT(64'h0F000F000F0008F0)) 
    fftValid_i_1
       (.I0(\cycleCounter_reg_n_0_[0] ),
        .I1(\cycleCounter_reg_n_0_[1] ),
        .I2(\cycleCounter_reg_n_0_[5] ),
        .I3(\cycleCounter_reg_n_0_[4] ),
        .I4(\cycleCounter_reg_n_0_[3] ),
        .I5(\cycleCounter_reg_n_0_[2] ),
        .O(fftValid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    fftValid_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(fftValid_i_1_n_0),
        .Q(fftValid_OBUF),
        .R(1'b0));
  IBUF rstn_IBUF_inst
       (.I(rstn),
        .O(rstn_IBUF));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
