This is the first homework assignment for ECE571, Introduction to System Verilog.

Erik Fox Winter Term 2021
