// Seed: 2601647462
program module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  output wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  id_18(
      .id_0(1'h0 & id_2), .id_1(id_9), .id_2(-1)
  );
  assign module_1.type_56 = 0;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    input wire id_2,
    output wire id_3,
    output uwire id_4,
    input supply1 id_5,
    input tri1 id_6,
    output logic id_7,
    input supply0 id_8,
    output uwire id_9,
    input uwire id_10,
    input supply1 id_11,
    output tri id_12,
    input supply1 id_13,
    output wand id_14,
    output wire id_15,
    input supply1 id_16,
    input wand id_17,
    input wand id_18,
    input uwire id_19,
    input wire id_20,
    input wand id_21,
    input tri0 id_22,
    input wor id_23,
    input uwire id_24,
    id_33,
    input wire id_25,
    input wire id_26,
    output tri0 id_27,
    input tri id_28,
    input uwire id_29,
    output tri0 id_30,
    input wire id_31
);
  assign id_12 = 1;
  wire id_34, id_35;
  module_0 modCall_1 (
      id_34,
      id_34,
      id_33,
      id_33,
      id_33,
      id_33,
      id_33,
      id_33,
      id_33,
      id_34,
      id_33,
      id_34,
      id_34,
      id_34,
      id_33,
      id_33,
      id_34
  );
  wire id_36;
  final $display(id_26);
  wire id_37;
  tri0 id_38 = -1;
  assign id_7 = id_13 <= 1;
  always id_7 <= 1;
  wire id_39;
  wire id_40 = id_33;
endmodule
