#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Nov  2 11:00:29 2019
# Process ID: 2240
# Current directory: C:/Users/ASUS/Desktop/FPGA/spdif/spdif.runs/synth_1
# Command line: vivado.exe -log spdif_topV2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source spdif_topV2.tcl
# Log file: C:/Users/ASUS/Desktop/FPGA/spdif/spdif.runs/synth_1/spdif_topV2.vds
# Journal file: C:/Users/ASUS/Desktop/FPGA/spdif/spdif.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source spdif_topV2.tcl -notrace
Command: synth_design -top spdif_topV2 -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5264 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 375.008 ; gain = 99.246
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'spdif_topV2' [C:/Users/ASUS/Desktop/FPGA/spdif/spdif.srcs/sources_1/new/spdif_topV2.v:23]
INFO: [Synth 8-638] synthesizing module 'serialiser' [C:/Users/ASUS/Desktop/FPGA/spdif/spdif.srcs/sources_1/imports/Spdif_out_VHDL/serialiser.vhd:23]
INFO: [Synth 8-3491] module 'Timebase' declared at 'C:/Users/ASUS/Desktop/FPGA/spdif/spdif.srcs/sources_1/imports/Spdif_out_VHDL/Timebase.vhd:12' bound to instance 'Inst_Timebase' of component 'Timebase' [C:/Users/ASUS/Desktop/FPGA/spdif/spdif.srcs/sources_1/imports/Spdif_out_VHDL/serialiser.vhd:47]
INFO: [Synth 8-638] synthesizing module 'Timebase' [C:/Users/ASUS/Desktop/FPGA/spdif/spdif.srcs/sources_1/imports/Spdif_out_VHDL/Timebase.vhd:18]
WARNING: [Synth 8-614] signal 'n' is read in the process but is not in the sensitivity list [C:/Users/ASUS/Desktop/FPGA/spdif/spdif.srcs/sources_1/imports/Spdif_out_VHDL/Timebase.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'Timebase' (1#1) [C:/Users/ASUS/Desktop/FPGA/spdif/spdif.srcs/sources_1/imports/Spdif_out_VHDL/Timebase.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'serialiser' (2#1) [C:/Users/ASUS/Desktop/FPGA/spdif/spdif.srcs/sources_1/imports/Spdif_out_VHDL/serialiser.vhd:23]
INFO: [Synth 8-638] synthesizing module 'soundSource' [C:/Users/ASUS/Desktop/FPGA/spdif/spdif.srcs/sources_1/imports/Spdif_out_VHDL/soundSource.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'soundSource' (3#1) [C:/Users/ASUS/Desktop/FPGA/spdif/spdif.srcs/sources_1/imports/Spdif_out_VHDL/soundSource.vhd:21]
INFO: [Synth 8-6155] done synthesizing module 'spdif_topV2' (4#1) [C:/Users/ASUS/Desktop/FPGA/spdif/spdif.srcs/sources_1/new/spdif_topV2.v:23]
WARNING: [Synth 8-3331] design serialiser has unconnected port sample[3]
WARNING: [Synth 8-3331] design serialiser has unconnected port sample[2]
WARNING: [Synth 8-3331] design serialiser has unconnected port sample[1]
WARNING: [Synth 8-3331] design serialiser has unconnected port sample[0]
WARNING: [Synth 8-3331] design spdif_topV2 has unconnected port i_reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 431.813 ; gain = 156.051
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 431.813 ; gain = 156.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 431.813 ; gain = 156.051
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ASUS/Desktop/FPGA/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/ASUS/Desktop/FPGA/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/FPGA/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/ASUS/Desktop/FPGA/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/FPGA/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/ASUS/Desktop/FPGA/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/FPGA/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/ASUS/Desktop/FPGA/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/FPGA/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/ASUS/Desktop/FPGA/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/FPGA/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/ASUS/Desktop/FPGA/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/FPGA/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/ASUS/Desktop/FPGA/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/FPGA/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/ASUS/Desktop/FPGA/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/FPGA/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [C:/Users/ASUS/Desktop/FPGA/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/FPGA/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [C:/Users/ASUS/Desktop/FPGA/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/FPGA/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [C:/Users/ASUS/Desktop/FPGA/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/FPGA/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [C:/Users/ASUS/Desktop/FPGA/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/FPGA/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/ASUS/Desktop/FPGA/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ASUS/Desktop/FPGA/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/spdif_topV2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/spdif_topV2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 749.754 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 749.754 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 749.754 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 749.754 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 749.754 ; gain = 473.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 749.754 ; gain = 473.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 749.754 ; gain = 473.992
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "n[errorTotal]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n[bitClock]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6040] Register sampleCounter_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 749.754 ; gain = 473.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	  24 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Timebase 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
Module serialiser 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	  24 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module soundSource 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "u_serializer/Inst_Timebase/n[bitClock]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6040] Register u_soundSource/sampleCounter_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-3331] design spdif_topV2 has unconnected port i_reset
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 749.754 ; gain = 473.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+----------------------+---------------+----------------+
|Module Name | RTL Object           | Depth x Width | Implemented As | 
+------------+----------------------+---------------+----------------+
|soundSource | Sample               | 256x20        | LUT            | 
|spdif_topV2 | u_soundSource/Sample | 256x20        | LUT            | 
+------------+----------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 756.090 ; gain = 480.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 777.066 ; gain = 501.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 779.922 ; gain = 504.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 779.922 ; gain = 504.160
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 779.922 ; gain = 504.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 779.922 ; gain = 504.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 779.922 ; gain = 504.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 779.922 ; gain = 504.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 779.922 ; gain = 504.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     3|
|3     |LUT1   |     4|
|4     |LUT2   |    12|
|5     |LUT3   |    27|
|6     |LUT4   |    15|
|7     |LUT5   |    10|
|8     |LUT6   |    74|
|9     |MUXF7  |    29|
|10    |MUXF8  |    14|
|11    |FDRE   |    82|
|12    |FDSE   |    30|
|13    |IBUF   |     1|
|14    |OBUF   |     2|
+------+-------+------+

Report Instance Areas: 
+------+------------------+------------+------+
|      |Instance          |Module      |Cells |
+------+------------------+------------+------+
|1     |top               |            |   304|
|2     |  u_serializer    |serialiser  |   164|
|3     |    Inst_Timebase |Timebase    |    80|
|4     |  u_soundSource   |soundSource |   136|
+------+------------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 779.922 ; gain = 504.160
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 779.922 ; gain = 186.219
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 779.922 ; gain = 504.160
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 779.922 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 21 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 779.922 ; gain = 516.219
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 779.922 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ASUS/Desktop/FPGA/spdif/spdif.runs/synth_1/spdif_topV2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file spdif_topV2_utilization_synth.rpt -pb spdif_topV2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov  2 11:01:15 2019...
