===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 2.6495 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.3091 (  9.3%)    0.3091 ( 11.7%)  Parser
    1.3380 ( 40.5%)    1.1020 ( 41.6%)  'firrtl.circuit' Pipeline
    0.7790 ( 23.6%)    0.7790 ( 29.4%)    LowerFIRRTLTypes
    0.5109 ( 15.4%)    0.2749 ( 10.4%)    'firrtl.module' Pipeline
    0.1088 (  3.3%)    0.0583 (  2.2%)      CSE
    0.0024 (  0.1%)    0.0014 (  0.1%)        (A) DominanceInfo
    0.3612 ( 10.9%)    0.2002 (  7.6%)      SimpleCanonicalizer
    0.0409 (  1.2%)    0.0243 (  0.9%)      CheckWidths
    0.2251 (  6.8%)    0.2251 (  8.5%)  LowerFIRRTLToRTL
    0.0688 (  2.1%)    0.0688 (  2.6%)  RTLMemSimImpl
    0.8412 ( 25.4%)    0.4427 ( 16.7%)  'rtl.module' Pipeline
    0.0654 (  2.0%)    0.0414 (  1.6%)    RTLCleanup
    0.1725 (  5.2%)    0.0909 (  3.4%)    CSE
    0.0067 (  0.2%)    0.0043 (  0.2%)      (A) DominanceInfo
    0.6032 ( 18.2%)    0.3104 ( 11.7%)    SimpleCanonicalizer
    0.0892 (  2.7%)    0.0892 (  3.4%)  RTLLegalizeNames
    0.0567 (  1.7%)    0.0338 (  1.3%)  'rtl.module' Pipeline
    0.0567 (  1.7%)    0.0338 (  1.3%)    PrettifyVerilog
    0.2046 (  6.2%)    0.2046 (  7.7%)  Output
    0.0037 (  0.1%)    0.0037 (  0.1%)  Rest
    3.3069 (100.0%)    2.6495 (100.0%)  Total

{
  totalTime: 2.658,
  maxMemory: 105115648
}
