# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../VHDL_Ethernet_Controller.srcs/sources_1/new/CRC32.vhd" \
"../../../../VHDL_Ethernet_Controller.srcs/sources_1/new/memory.vhd" \
"../../../../VHDL_Ethernet_Controller.srcs/sources_1/imports/Sources/receiver.vhd" \
"../../../../VHDL_Ethernet_Controller.srcs/sim_1/new/Test_Receiver.vhd" \

# Do not sort compile order
nosort
