Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue Apr  5 09:09:14 2022
| Host         : Ubuntu-ZBook-15-G2 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a15t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             126 |           38 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              46 |           21 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              12 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------+-------------------+-----------------------------+------------------+----------------+--------------+
|              Clock Signal              |   Enable Signal   |       Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------+-------------------+-----------------------------+------------------+----------------+--------------+
|  clock_eng_1280_720B/O_buff_clk5xpixel |                   | dvid_1/shift_red[9]_i_1_n_0 |                1 |              6 |         6.00 |
|  clock_eng_1280_720A/O_buff_clkpixel   |                   | Inst_vga_gen/eqOp           |                3 |             12 |         4.00 |
|  clock_eng_1280_720A/O_buff_clkpixel   | Inst_vga_gen/eqOp | Inst_vga_gen/n[vCounter]    |                3 |             12 |         4.00 |
|  clock_eng_1280_720A/O_buff_clkpixel   |                   | Inst_vga_gen/p_1_in[0]      |               17 |             28 |         1.65 |
|  CLK24MHZ_IBUF_BUFG                    |                   |                             |                9 |             29 |         3.22 |
|  clock_eng_1280_720B/O_buff_clk5xpixel |                   |                             |                9 |             34 |         3.78 |
|  clock_eng_1280_720A/O_buff_clkpixel   |                   |                             |               20 |             82 |         4.10 |
+----------------------------------------+-------------------+-----------------------------+------------------+----------------+--------------+


