// Seed: 4191698291
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  input id_3;
  input id_2;
  output id_1;
  logic id_4 = 1;
  assign id_1 = 1;
  logic id_5;
  logic id_6;
  always begin
    id_1 = id_4;
  end
  assign id_4 = 1'h0;
endmodule
