// Seed: 1026788704
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4, id_5, id_6;
  wire id_7;
endmodule
module module_1 (
    output tri  id_0,
    inout  tri  id_1,
    input  wand id_2,
    input  wire id_3,
    input  tri1 id_4,
    output tri0 id_5
);
  reg  id_7;
  wire id_8;
  reg  id_9;
  final $display;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8
  );
  always @(posedge id_3) begin : LABEL_0
    id_9 <= 1'b0;
    id_7 = id_9;
  end
endmodule
