<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ESP API: /home/zoe/Mbed Programs/esp_code/mbed-os/connectivity/drivers/wifi/COMPONENT_WHD/wifi-host-driver/src/bus_protocols/whd_sdio.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">ESP API
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('whd__sdio_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">whd_sdio.h</div></div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright 2021, Cypress Semiconductor Corporation (an Infineon company)</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> * SPDX-License-Identifier: Apache-2.0</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * </span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> * Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> * you may not use this file except in compliance with the License.</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment"> * You may obtain a copy of the License at</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment"> * </span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment"> *     http://www.apache.org/licenses/LICENSE-2.0</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment"> * </span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"> * Unless required by applicable law or agreed to in writing, software</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment"> * distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment"> * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment"> * See the License for the specific language governing permissions and</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment"> * limitations under the License.</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment"> */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span> </div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#ifndef INCLUDED_WHD_SDIO_H_</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#define INCLUDED_WHD_SDIO_H_</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span> </div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span> </div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">/******************************************************</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment">*             SDIO Constants</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">******************************************************/</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">/* CurrentSdiodProgGuide r23 */</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span> </div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment">/* Base registers */</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="preprocessor">#define SDIO_CORE(wd)                    ( (uint32_t)(GET_C_VAR(wd, SDIOD_CORE_BASE_ADDRESS) + 0x00) )</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="preprocessor">#define SDIO_INT_STATUS(wd)              ( (uint32_t)(GET_C_VAR(wd, SDIOD_CORE_BASE_ADDRESS) + 0x20) )</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="preprocessor">#define SDIO_TO_SB_MAILBOX(wd)           ( (uint32_t)(GET_C_VAR(wd, SDIOD_CORE_BASE_ADDRESS) + 0x40) )</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#define SDIO_TO_SB_MAILBOX_DATA(wd)      ( (uint32_t)(GET_C_VAR(wd, SDIOD_CORE_BASE_ADDRESS) + 0x48) )</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="preprocessor">#define SDIO_TO_HOST_MAILBOX_DATA(wd)    ( (uint32_t)(GET_C_VAR(wd, SDIOD_CORE_BASE_ADDRESS) + 0x4C) )</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="preprocessor">#define SDIO_INT_HOST_MASK(wd)           ( (uint32_t)(GET_C_VAR(wd, SDIOD_CORE_BASE_ADDRESS) + 0x24) )</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="preprocessor">#define SDIO_FUNCTION_INT_MASK(wd)       ( (uint32_t)(GET_C_VAR(wd, SDIOD_CORE_BASE_ADDRESS) + 0x34) )</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span> </div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment">/* SDIO Function 0 (SDIO Bus) register addresses */</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span> </div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">/* SDIO Device CCCR (Card Common Control Register) offsets */</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">/* CCCR accesses do not require backpane clock */</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="preprocessor">#define SDIOD_CCCR_REV             ( (uint32_t)0x00 )     </span><span class="comment">/* CCCR/SDIO Revision */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="preprocessor">#define SDIOD_CCCR_SDREV           ( (uint32_t)0x01 )     </span><span class="comment">/* SD Revision */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="preprocessor">#define SDIOD_CCCR_IOEN            ( (uint32_t)0x02 )     </span><span class="comment">/* I/O Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="preprocessor">#define SDIOD_CCCR_IORDY           ( (uint32_t)0x03 )     </span><span class="comment">/* I/O Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="preprocessor">#define SDIOD_CCCR_INTEN           ( (uint32_t)0x04 )     </span><span class="comment">/* Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="preprocessor">#define SDIOD_CCCR_INTPEND         ( (uint32_t)0x05 )     </span><span class="comment">/* Interrupt Pending */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="preprocessor">#define SDIOD_CCCR_IOABORT         ( (uint32_t)0x06 )     </span><span class="comment">/* I/O Abort */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="preprocessor">#define SDIOD_CCCR_BICTRL          ( (uint32_t)0x07 )     </span><span class="comment">/* Bus Interface control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="preprocessor">#define SDIOD_CCCR_CAPABLITIES     ( (uint32_t)0x08 )     </span><span class="comment">/* Card Capabilities */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="preprocessor">#define SDIOD_CCCR_CISPTR_0        ( (uint32_t)0x09 )     </span><span class="comment">/* Common CIS Base Address Pointer Register 0 (LSB) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="preprocessor">#define SDIOD_CCCR_CISPTR_1        ( (uint32_t)0x0A )     </span><span class="comment">/* Common CIS Base Address Pointer Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="preprocessor">#define SDIOD_CCCR_CISPTR_2        ( (uint32_t)0x0B )     </span><span class="comment">/* Common CIS Base Address Pointer Register 2 (MSB - only bit 1 valid)*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="preprocessor">#define SDIOD_CCCR_BUSSUSP         ( (uint32_t)0x0C )     </span><span class="comment">/* Bus Suspend. Valid only if SBS is set */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="preprocessor">#define SDIOD_CCCR_FUNCSEL         ( (uint32_t)0x0D )     </span><span class="comment">/* Function Select. Valid only if SBS is set */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="preprocessor">#define SDIOD_CCCR_EXECFLAGS       ( (uint32_t)0x0E )     </span><span class="comment">/* Exec Flags. Valid only if SBS is set */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="preprocessor">#define SDIOD_CCCR_RDYFLAGS        ( (uint32_t)0x0F )     </span><span class="comment">/* Ready Flags. Valid only if SBS is set */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="preprocessor">#define SDIOD_CCCR_BLKSIZE_0       ( (uint32_t)0x10 )     </span><span class="comment">/* Function 0 (Bus) SDIO Block Size Register 0 (LSB) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="preprocessor">#define SDIOD_CCCR_BLKSIZE_1       ( (uint32_t)0x11 )     </span><span class="comment">/* Function 0 (Bus) SDIO Block Size Register 1 (MSB) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="preprocessor">#define SDIOD_CCCR_POWER_CONTROL   ( (uint32_t)0x12 )     </span><span class="comment">/* Power Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="preprocessor">#define SDIOD_CCCR_SPEED_CONTROL   ( (uint32_t)0x13 )     </span><span class="comment">/* Bus Speed Select  (control device entry into high-speed clocking mode)  */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="preprocessor">#define SDIOD_CCCR_UHS_I           ( (uint32_t)0x14 )     </span><span class="comment">/* UHS-I Support */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="preprocessor">#define SDIOD_CCCR_DRIVE           ( (uint32_t)0x15 )     </span><span class="comment">/* Drive Strength */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="preprocessor">#define SDIOD_CCCR_INTEXT          ( (uint32_t)0x16 )     </span><span class="comment">/* Interrupt Extension */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="preprocessor">#define SDIOD_CCCR_BRCM_CARDCAP    ( (uint32_t)0xF0 )     </span><span class="comment">/* Brcm Card Capability */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="preprocessor">#define SDIOD_SEP_INT_CTL          ( (uint32_t)0xF2 )     </span><span class="comment">/* Separate Interrupt Control*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="preprocessor">#define SDIOD_CCCR_F1INFO          ( (uint32_t)0x100 )    </span><span class="comment">/* Function 1 (Backplane) Info */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="preprocessor">#define SDIOD_CCCR_F1HP            ( (uint32_t)0x102 )    </span><span class="comment">/* Function 1 (Backplane) High Power */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="preprocessor">#define SDIOD_CCCR_F1CISPTR_0      ( (uint32_t)0x109 )    </span><span class="comment">/* Function 1 (Backplane) CIS Base Address Pointer Register 0 (LSB) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="preprocessor">#define SDIOD_CCCR_F1CISPTR_1      ( (uint32_t)0x10A )    </span><span class="comment">/* Function 1 (Backplane) CIS Base Address Pointer Register 1       */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="preprocessor">#define SDIOD_CCCR_F1CISPTR_2      ( (uint32_t)0x10B )    </span><span class="comment">/* Function 1 (Backplane) CIS Base Address Pointer Register 2 (MSB - only bit 1 valid) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="preprocessor">#define SDIOD_CCCR_F1BLKSIZE_0     ( (uint32_t)0x110 )    </span><span class="comment">/* Function 1 (Backplane) SDIO Block Size Register 0 (LSB) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="preprocessor">#define SDIOD_CCCR_F1BLKSIZE_1     ( (uint32_t)0x111 )    </span><span class="comment">/* Function 1 (Backplane) SDIO Block Size Register 1 (MSB) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="preprocessor">#define SDIOD_CCCR_F2INFO          ( (uint32_t)0x200 )    </span><span class="comment">/* Function 2 (WLAN Data FIFO) Info */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="preprocessor">#define SDIOD_CCCR_F2HP            ( (uint32_t)0x202 )    </span><span class="comment">/* Function 2 (WLAN Data FIFO) High Power */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="preprocessor">#define SDIOD_CCCR_F2CISPTR_0      ( (uint32_t)0x209 )    </span><span class="comment">/* Function 2 (WLAN Data FIFO) CIS Base Address Pointer Register 0 (LSB) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="preprocessor">#define SDIOD_CCCR_F2CISPTR_1      ( (uint32_t)0x20A )    </span><span class="comment">/* Function 2 (WLAN Data FIFO) CIS Base Address Pointer Register 1       */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="preprocessor">#define SDIOD_CCCR_F2CISPTR_2      ( (uint32_t)0x20B )    </span><span class="comment">/* Function 2 (WLAN Data FIFO) CIS Base Address Pointer Register 2 (MSB - only bit 1 valid) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="preprocessor">#define SDIOD_CCCR_F2BLKSIZE_0     ( (uint32_t)0x210 )    </span><span class="comment">/* Function 2 (WLAN Data FIFO) SDIO Block Size Register 0 (LSB) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="preprocessor">#define SDIOD_CCCR_F2BLKSIZE_1     ( (uint32_t)0x211 )    </span><span class="comment">/* Function 2 (WLAN Data FIFO) SDIO Block Size Register 1 (MSB) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="preprocessor">#define SDIOD_CCCR_F3INFO          ( (uint32_t)0x300 )    </span><span class="comment">/* Function 3 (Bluetooth Data FIFO) Info */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="preprocessor">#define SDIOD_CCCR_F3HP            ( (uint32_t)0x302 )    </span><span class="comment">/* Function 3 (Bluetooth Data FIFO) High Power */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="preprocessor">#define SDIOD_CCCR_F3CISPTR_0      ( (uint32_t)0x309 )    </span><span class="comment">/* Function 3 (Bluetooth Data FIFO) CIS Base Address Pointer Register 0 (LSB) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="preprocessor">#define SDIOD_CCCR_F3CISPTR_1      ( (uint32_t)0x30A )    </span><span class="comment">/* Function 3 (Bluetooth Data FIFO) CIS Base Address Pointer Register 1       */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="preprocessor">#define SDIOD_CCCR_F3CISPTR_2      ( (uint32_t)0x30B )    </span><span class="comment">/* Function 3 (Bluetooth Data FIFO) CIS Base Address Pointer Register 2 (MSB - only bit 1 valid) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="preprocessor">#define SDIOD_CCCR_F3BLKSIZE_0     ( (uint32_t)0x310 )    </span><span class="comment">/* Function 3 (Bluetooth Data FIFO) SDIO Block Size Register 0 (LSB) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="preprocessor">#define SDIOD_CCCR_F3BLKSIZE_1     ( (uint32_t)0x311 )    </span><span class="comment">/* Function 3 (Bluetooth Data FIFO) SDIO Block Size Register 1 (MSB) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span> </div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span> </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment">/* SDIO Function 1 (Backplane) register addresses */</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment">/* Addresses 0x00000000 - 0x0000FFFF are directly access the backplane</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment"> * throught the backplane window. Addresses above 0x0000FFFF are</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment"> * registers relating to backplane access, and do not require a backpane</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment"> * clock to access them</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment"> */</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="preprocessor">#define SDIO_GPIO_SELECT              ( (uint32_t)0x10005 )</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="preprocessor">#define SDIO_GPIO_OUTPUT              ( (uint32_t)0x10006 )</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="preprocessor">#define SDIO_GPIO_ENABLE              ( (uint32_t)0x10007 )</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="preprocessor">#define SDIO_FUNCTION2_WATERMARK      ( (uint32_t)0x10008 )</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="preprocessor">#define SDIO_DEVICE_CONTROL           ( (uint32_t)0x10009 )</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="preprocessor">#define SDIO_BACKPLANE_ADDRESS_LOW    ( (uint32_t)0x1000A )</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="preprocessor">#define SDIO_BACKPLANE_ADDRESS_MID    ( (uint32_t)0x1000B )</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="preprocessor">#define SDIO_BACKPLANE_ADDRESS_HIGH   ( (uint32_t)0x1000C )</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="preprocessor">#define SDIO_FRAME_CONTROL            ( (uint32_t)0x1000D )</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="preprocessor">#define SDIO_CHIP_CLOCK_CSR           ( (uint32_t)0x1000E )</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="preprocessor">#define SDIO_PULL_UP                  ( (uint32_t)0x1000F )</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="preprocessor">#define SDIO_READ_FRAME_BC_LOW        ( (uint32_t)0x1001B )</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="preprocessor">#define SDIO_READ_FRAME_BC_HIGH       ( (uint32_t)0x1001C )</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="preprocessor">#define SDIO_WAKEUP_CTRL              ( (uint32_t)0x1001E )</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="preprocessor">#define SDIO_SLEEP_CSR                ( (uint32_t)0x1001F )</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="preprocessor">#define I_HMB_SW_MASK                 ( (uint32_t)0x000000F0 )</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="preprocessor">#define I_HMB_FRAME_IND               (1 &lt;&lt; 6)</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="preprocessor">#define I_HMB_HOST_INT                (1 &lt;&lt; 7)</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="preprocessor">#define FRAME_AVAILABLE_MASK          I_HMB_SW_MASK</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span> </div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment">/******************************************************</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment">*             Bit Masks</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment">******************************************************/</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span> </div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment">/* SDIOD_CCCR_REV Bits */</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="preprocessor">#define SDIO_REV_SDIOID_MASK       ( (uint32_t)0xF0 )     </span><span class="comment">/* SDIO spec revision number */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="preprocessor">#define SDIO_REV_CCCRID_MASK       ( (uint32_t)0x0F )     </span><span class="comment">/* CCCR format version number */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span> </div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment">/* SDIOD_CCCR_SDREV Bits */</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="preprocessor">#define SD_REV_PHY_MASK            ( (uint32_t)0x0F )     </span><span class="comment">/* SD format version number */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span> </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment">/* SDIOD_CCCR_IOEN Bits */</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="preprocessor">#define SDIO_FUNC_ENABLE_1         ( (uint32_t)0x02 )     </span><span class="comment">/* function 1 I/O enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="preprocessor">#define SDIO_FUNC_ENABLE_2         ( (uint32_t)0x04 )     </span><span class="comment">/* function 2 I/O enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="preprocessor">#define SDIO_FUNC_ENABLE_3         ( (uint32_t)0x08 )     </span><span class="comment">/* function 3 I/O enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span> </div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment">/* SDIOD_CCCR_IORDY Bits */</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="preprocessor">#define SDIO_FUNC_READY_1          ( (uint32_t)0x02 )     </span><span class="comment">/* function 1 I/O ready */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="preprocessor">#define SDIO_FUNC_READY_2          ( (uint32_t)0x04 )     </span><span class="comment">/* function 2 I/O ready */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="preprocessor">#define SDIO_FUNC_READY_3          ( (uint32_t)0x08 )     </span><span class="comment">/* function 3 I/O ready */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span> </div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment">/* SDIOD_CCCR_INTEN Bits */</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="preprocessor">#define INTR_CTL_MASTER_EN         ( (uint32_t)0x01 )     </span><span class="comment">/* interrupt enable master */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="preprocessor">#define INTR_CTL_FUNC1_EN          ( (uint32_t)0x02 )     </span><span class="comment">/* interrupt enable for function 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="preprocessor">#define INTR_CTL_FUNC2_EN          ( (uint32_t)0x04 )     </span><span class="comment">/* interrupt enable for function 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span> </div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment">/* SDIOD_SEP_INT_CTL Bits */</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="preprocessor">#define SEP_INTR_CTL_MASK          ( (uint32_t)0x01 )     </span><span class="comment">/* out-of-band interrupt mask */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="preprocessor">#define SEP_INTR_CTL_EN            ( (uint32_t)0x02 )     </span><span class="comment">/* out-of-band interrupt output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="preprocessor">#define SEP_INTR_CTL_POL           ( (uint32_t)0x04 )     </span><span class="comment">/* out-of-band interrupt polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span> </div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment">/* SDIOD_CCCR_INTPEND Bits */</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="preprocessor">#define INTR_STATUS_FUNC1          ( (uint32_t)0x02 )     </span><span class="comment">/* interrupt pending for function 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="preprocessor">#define INTR_STATUS_FUNC2          ( (uint32_t)0x04 )     </span><span class="comment">/* interrupt pending for function 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="preprocessor">#define INTR_STATUS_FUNC3          ( (uint32_t)0x08 )     </span><span class="comment">/* interrupt pending for function 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span> </div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment">/* SDIOD_CCCR_IOABORT Bits */</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="preprocessor">#define IO_ABORT_RESET_ALL         ( (uint32_t)0x08 )     </span><span class="comment">/* I/O card reset */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="preprocessor">#define IO_ABORT_FUNC_MASK         ( (uint32_t)0x07 )     </span><span class="comment">/* abort selction: function x */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span> </div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment">/* SDIOD_CCCR_BICTRL Bits */</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="preprocessor">#define BUS_CARD_DETECT_DIS        ( (uint32_t)0x80 )     </span><span class="comment">/* Card Detect disable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="preprocessor">#define BUS_SPI_CONT_INTR_CAP      ( (uint32_t)0x40 )     </span><span class="comment">/* support continuous SPI interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="preprocessor">#define BUS_SPI_CONT_INTR_EN       ( (uint32_t)0x20 )     </span><span class="comment">/* continuous SPI interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="preprocessor">#define BUS_SD_DATA_WIDTH_MASK     ( (uint32_t)0x03 )     </span><span class="comment">/* bus width mask */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="preprocessor">#define BUS_SD_DATA_WIDTH_4BIT     ( (uint32_t)0x02 )     </span><span class="comment">/* bus width 4-bit mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="preprocessor">#define BUS_SD_DATA_WIDTH_1BIT     ( (uint32_t)0x00 )     </span><span class="comment">/* bus width 1-bit mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span> </div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment">/* SDIOD_CCCR_CAPABLITIES Bits */</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="preprocessor">#define SDIO_CAP_4BLS              ( (uint32_t)0x80 )     </span><span class="comment">/* 4-bit support for low speed card */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="preprocessor">#define SDIO_CAP_LSC               ( (uint32_t)0x40 )     </span><span class="comment">/* low speed card */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="preprocessor">#define SDIO_CAP_E4MI              ( (uint32_t)0x20 )     </span><span class="comment">/* enable interrupt between block of data in 4-bit mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="preprocessor">#define SDIO_CAP_S4MI              ( (uint32_t)0x10 )     </span><span class="comment">/* support interrupt between block of data in 4-bit mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="preprocessor">#define SDIO_CAP_SBS               ( (uint32_t)0x08 )     </span><span class="comment">/* support suspend/resume */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="preprocessor">#define SDIO_CAP_SRW               ( (uint32_t)0x04 )     </span><span class="comment">/* support read wait */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="preprocessor">#define SDIO_CAP_SMB               ( (uint32_t)0x02 )     </span><span class="comment">/* support multi-block transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="preprocessor">#define SDIO_CAP_SDC               ( (uint32_t)0x01 )     </span><span class="comment">/* Support Direct commands during multi-byte transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span> </div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment">/* SDIOD_CCCR_POWER_CONTROL Bits */</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="preprocessor">#define SDIO_POWER_SMPC            ( (uint32_t)0x01 )     </span><span class="comment">/* supports master power control (RO) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="preprocessor">#define SDIO_POWER_EMPC            ( (uint32_t)0x02 )     </span><span class="comment">/* enable master power control (allow &gt; 200mA) (RW) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span> </div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment">/* SDIOD_CCCR_SPEED_CONTROL Bits */</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="preprocessor">#define SDIO_SPEED_SHS             ( (uint32_t)0x01 )     </span><span class="comment">/* supports high-speed [clocking] mode (RO) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="preprocessor">#define SDIO_SPEED_EHS             ( (uint32_t)0x02 )     </span><span class="comment">/* enable high-speed [clocking] mode (RW) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span> </div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment">/* SDIOD_CCCR_BRCM_CARDCAP Bits */</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="preprocessor">#define SDIOD_CCCR_BRCM_CARDCAP_CMD14_SUPPORT ( (uint32_t)0x02 )   </span><span class="comment">/* Supports CMD14 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="preprocessor">#define SDIOD_CCCR_BRCM_CARDCAP_CMD14_EXT     ( (uint32_t)0x04 )   </span><span class="comment">/* CMD14 is allowed in FSM command state */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="preprocessor">#define SDIOD_CCCR_BRCM_CARDCAP_CMD_NODEC     ( (uint32_t)0x08 )   </span><span class="comment">/* sdiod_aos does not decode any command */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span> </div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment">/* SDIO_FUNCTION_INT_MASK Bits*/</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="preprocessor">#define SDIO_FUNC_MASK_F1          ( (uint32_t)0x01 )     </span><span class="comment">/* interrupt mask enable for function 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="preprocessor">#define SDIO_FUNC_MASK_F2          ( (uint32_t)0x02 )     </span><span class="comment">/* interrupt mask enable for function 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span> </div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment">/* SDIO_DEVICE_CONTROL Bits */</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="preprocessor">#define SDIO_DATA_PAD_ISO          ( (uint32_t)0x08 )     </span><span class="comment">/* isolate internal SDIO data bus signals */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span> </div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment">/* SDIO_CHIP_CLOCK_CSR Bits */</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="preprocessor">#define SBSDIO_FORCE_ALP           ( (uint32_t)0x01 )     </span><span class="comment">/* Force ALP request to backplane */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="preprocessor">#define SBSDIO_FORCE_HT            ( (uint32_t)0x02 )     </span><span class="comment">/* Force HT request to backplane */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="preprocessor">#define SBSDIO_FORCE_ILP           ( (uint32_t)0x04 )     </span><span class="comment">/* Force ILP request to backplane */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="preprocessor">#define SBSDIO_ALP_AVAIL_REQ       ( (uint32_t)0x08 )     </span><span class="comment">/* Make ALP ready (power up xtal) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="preprocessor">#define SBSDIO_HT_AVAIL_REQ        ( (uint32_t)0x10 )     </span><span class="comment">/* Make HT ready (power up PLL) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="preprocessor">#define SBSDIO_FORCE_HW_CLKREQ_OFF ( (uint32_t)0x20 )     </span><span class="comment">/* Squelch clock requests from HW */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="preprocessor">#define SBSDIO_ALP_AVAIL           ( (uint32_t)0x40 )     </span><span class="comment">/* Status: ALP is ready */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="preprocessor">#define SBSDIO_HT_AVAIL            ( (uint32_t)0x80 )     </span><span class="comment">/* Status: HT is ready */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="preprocessor">#define SBSDIO_Rev8_HT_AVAIL       ( (uint32_t)0x40 )</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="preprocessor">#define SBSDIO_Rev8_ALP_AVAIL      ( (uint32_t)0x80 )</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span> </div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment">/* SDIO_FRAME_CONTROL Bits */</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="preprocessor">#define SFC_RF_TERM                ( (uint32_t)(1 &lt;&lt; 0) ) </span><span class="comment">/* Read Frame Terminate */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="preprocessor">#define SFC_WF_TERM                ( (uint32_t)(1 &lt;&lt; 1) ) </span><span class="comment">/* Write Frame Terminate */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="preprocessor">#define SFC_CRC4WOOS               ( (uint32_t)(1 &lt;&lt; 2) ) </span><span class="comment">/* HW reports CRC error for write out of sync */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="preprocessor">#define SFC_ABORTALL               ( (uint32_t)(1 &lt;&lt; 3) ) </span><span class="comment">/* Abort cancels all in-progress frames */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span> </div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment">/* SDIO_TO_SB_MAILBOX bits corresponding to intstatus bits */</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="preprocessor">#define SMB_NAK                    ( (uint32_t)(1 &lt;&lt; 0) ) </span><span class="comment">/* To SB Mailbox Frame NAK */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="preprocessor">#define SMB_INT_ACK                ( (uint32_t)(1 &lt;&lt; 1) ) </span><span class="comment">/* To SB Mailbox Host Interrupt ACK */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="preprocessor">#define SMB_USE_OOB                ( (uint32_t)(1 &lt;&lt; 2) ) </span><span class="comment">/* To SB Mailbox Use OOB Wakeup */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="preprocessor">#define SMB_DEV_INT                ( (uint32_t)(1 &lt;&lt; 3) ) </span><span class="comment">/* To SB Mailbox Miscellaneous Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span> </div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment">/* SDIO_WAKEUP_CTRL bits */</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="preprocessor">#define SBSDIO_WCTRL_WAKE_TILL_ALP_AVAIL     ( (uint32_t)(1 &lt;&lt; 0) ) </span><span class="comment">/* WakeTillAlpAvail bit */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="preprocessor">#define SBSDIO_WCTRL_WAKE_TILL_HT_AVAIL      ( (uint32_t)(1 &lt;&lt; 1) ) </span><span class="comment">/* WakeTillHTAvail bit */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span> </div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment">/* SDIO_SLEEP_CSR bits */</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="preprocessor">#define SBSDIO_SLPCSR_KEEP_SDIO_ON           ( (uint32_t)(1 &lt;&lt; 0) ) </span><span class="comment">/* KeepSdioOn bit */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="preprocessor">#define SBSDIO_SLPCSR_DEVICE_ON              ( (uint32_t)(1 &lt;&lt; 1) ) </span><span class="comment">/* DeviceOn bit */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span> </div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment">/* To hostmail box data */</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="preprocessor">#define I_HMB_DATA_NAKHANDLED       0x0001  </span><span class="comment">/* retransmit NAK&#39;d frame */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="preprocessor">#define I_HMB_DATA_DEVREADY         0x0002  </span><span class="comment">/* talk to host after enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="preprocessor">#define I_HMB_DATA_FC               0x0004  </span><span class="comment">/* per prio flowcontrol update flag */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="preprocessor">#define I_HMB_DATA_FWREADY          0x0008  </span><span class="comment">/* fw ready for protocol activity */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="preprocessor">#define I_HMB_DATA_FWHALT           0x0010  </span><span class="comment">/* firmware halted */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span> </div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>} <span class="comment">/* extern &quot;C&quot; */</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span> </div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="preprocessor">#endif </span><span class="comment">/* ifndef INCLUDED_WHD_SDIO_H_ */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span> </div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_5fdebfbd0a4b5643a5e85bf3c8b1558b.html">mbed-os</a></li><li class="navelem"><a class="el" href="dir_456207283565120b441ff9733579e7b8.html">connectivity</a></li><li class="navelem"><a class="el" href="dir_59977a0c207738c890dea4a1d368376e.html">drivers</a></li><li class="navelem"><a class="el" href="dir_465fc08ef7a88ed42de4e140d6385b82.html">wifi</a></li><li class="navelem"><a class="el" href="dir_1b9423912bf40438f61955ac9bacd04e.html">COMPONENT_WHD</a></li><li class="navelem"><a class="el" href="dir_feeac0630cc177413ad420a1ab1d854d.html">wifi-host-driver</a></li><li class="navelem"><a class="el" href="dir_1d773efb32e73e9571eede191b84f14c.html">src</a></li><li class="navelem"><a class="el" href="dir_12b6b4da10274d6675d43495b551b41f.html">bus_protocols</a></li><li class="navelem"><b>whd_sdio.h</b></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
