US5459742A - Solid state disk memory using storage devices with defects - Google Patents
Solid state disk memory using storage devices with defects Download PDFInfo
- Publication number
- US5459742A US5459742A US08/212,334 US21233494A US5459742A US 5459742 A US5459742 A US 5459742A US 21233494 A US21233494 A US 21233494A US 5459742 A US5459742 A US 5459742A
- Authority
- US
- United States
- Prior art keywords
- data
- memory
- bit
- symbols
- bits
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
- G06F11/1044—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices with specific ECC/EDC distribution
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/13—Linear codes
- H03M13/15—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
- H03M13/151—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes using error location or error correction polynomials
- H03M13/152—Bose-Chaudhuri-Hocquenghem [BCH] codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/13—Linear codes
- H03M13/15—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
- H03M13/151—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes using error location or error correction polynomials
- H03M13/1575—Direct decoding, e.g. by a direct determination of the error locator polynomial from syndromes and subsequent analysis or by matrix operations involving syndromes, e.g. for codes with a small minimum Hamming distance
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/65—Purpose and implementation aspects
- H03M13/6575—Implementations based on combinatorial logic, e.g. Boolean circuits
Definitions
- Error correcting codes have been used in memory sub-systems to enhance the reliability of memory. That is, ostensibly perfect memory elements have associated failure rates (usually soft errors caused by alpha particle hits in DRAMs) which could cause the memory system to return faulty data, if it were not for the error correcting code.
- the Hamming code single bit error correction normally used in memory has the virtue that it is not too complex to implement in a way that minimizes its impact on memory performance, while substantially improving the main memory reliability.
- FIG. 1 is a block diagram of a computer system which uses a memory arrangement according to one embodiment of the invention
- FIG. 9 is a block diagram of a circuit to provide exclusive or combinations of coefficients of an error location polynomial based on the number of errors in the data and a circuit to correct the errors in the raw data;
- FIGS. 15A-15D are diagrammatical representations of the array for various formatter functions.
- the solid-state disk 20 further includes banks of semiconductor memories here dynamic random access memories (DRAMs).
- DRAMs dynamic random access memories
- the "disk memory” provided by these banks of DRAMs is partitioned to define storage sectors and optionally "tracks" so that a magnetic disk is simulated. Data is stored as sequential blocks rather than as randomly addressed bytes or words.
- the response time of the solid-state disk to read and write requests however is orders of magnitude faster than a mechanical-driven magnetic disk.
- the banks of DRAMs used to provide the solid state disk 20 may be comprised of DRAM devices which have a rather high level of faulty bits, i.e., hard errors.
- the solid state disk 20 may be comprised of banks of DRAMs containing faulty bits, and ECC circuit 22 and EDC circuit 23 provide check bits and to detect and correct errors in data read from the solid state disk 20.
- the response time 28f of the solid-state disk 20 is only about a small multiple of that of the main memory 12, allowing for the latency due to the EDC function. In an example, the EDC latency is about 100- ⁇ sec.
- a 5-bit error correcting, 6-bit error detecting code is employed, with a 182-bit data width plus 41 check bits (ECC bits). That is, the data path width at the lines 32 is 182-bits, and the ECC circuit 14 adds 41-bits, so the lines 37 going to and from the memory 12 are 169-bits wide.
- the code employed for error detecting and correcting in the preferred embodiment uses Galois field arithmetic over GF(2 8 ).
- ⁇ be a root of G 1 (x). If the generator polynomial for the full code is G(x), then
- G(x) G 1 (x) G 3 (x) G 5 (x) G 7 (x) G 9 (x) (x+1)
- the read data D i and associated code words C i are applied to an error detection circuit 15 that uses combinatorial logic to correct any errors up to N errors.
- the maximum number of possible errors that may be corrected i.e. 2 errors up to 5 and more depends upon the number of data bits D i , check bits C i and complexity of the EDC circuit.
- a 5-bit error correcting cyclic, block, binary BCH codes implemented in combinatorial logic is used.
- Step #2 is reduced to the sub-steps of (a) calculating the determinants, (b) determining how many bits are in error, and (3) selecting a set of the determinants based on the number of errors.
- Each of these sub-steps can then be implemented in combinatorial logic.
- Equation coefficients (solutions to the determinants) are associated with X 5 , X 4 . . . X 0 in accordance with the error count as given by Table B below. Unused coefficients are outputted as zeros, "0".
- the circuit 56 is repeated 128-times, once for each data bit.
- the error count determined in circuit 51 is based on certain observations. Since x+1 is a factor of G(x), an overall parity check of all data and check bits will determine whether there are an odd or even number of bits in error: ##EQU10##
- FIG. 8 and FIGS. 8A through 8F an illustrative example of a multiplier circuit which can be adapted to provide a power circuit is shown to include a first bank 142 of here "nand" gates (for low level assertion logic) of which 8 of said gates are shown but it is to be understood that each gate shown represents a vector of 8 additional gates which can be viewed as coming out of the page towards the reader.
- the inputs to each of these gates are the bits of 2 polynomials A ⁇ 7:0> and B ⁇ 7:0>.
- This illustrative example of multiplication in GF(2 8 ) can be adapted to provide other multipliers to form the other products required by the multiplier bank 122.
- this multiplier circuit can be adapted to provide powers bank 124 by changing the inputs on the circuits.
- FIG. 10 An illustrative one of those circuits 162 i is shown in FIG. 10 to include a first bank 164 of exclusive or gates which are fed the polynomials A ⁇ 7:0>-E ⁇ 7:0> as well as X0 ⁇ 7:0>.
- the bank 164 is comprised of 8 levels of exclusive or gates. Thus, it can be pictured that the "exclusive or" gates have 8 levels of gates coming out of the page towards the reader.
- Each one of the exclusive or gates has one of the bits A0 -A7 and B0-B7 fed to the respective ones of the inputs of the gates as shown.
- controller 21 operates on blocks of data.
- 512 BYTEs of data can comprise one block.
- a preferred circuit for generating the ECC check bits is described in the U.S. Pat. No. 5,107,503, mentioned above.
- Other error encoder and decoder circuits can be used such as a 8-error Correcting Reed--Solomon Codec, part number L64710 from LSI Logic, Inc. Milpitas, Calif.
- a read request sent by the CPU 10 on bus 11 to the solid-state disk 20 via the storage adapter 24a and SCSI 24b is interpreted by the bus interface 33 and control circuit 42 to generate an address on lines 44 and controls on lines 43 to retrieve the sector requested, so data is returned on data I/O lines 40 and data interface 39 in I5 whatever format used in the DRAM banks 41, then converted back to 1 0-bit symbols in converter 45, producing 10-bit wide symbols clocked in sequence onto lines 46.
- the EDC circuit 23 receives the 41 0-symbols of data followed by 67-symbols of ECC check bits of this sector from lines 46, and produces corrected symbols on lines 47 ff errors are detected in the symbols.
- defect density is assumed to be 0.010%, or 400 bad bits in a 4 Mbit DRAM (one bad bit about every sixty 169-bit blocks), still a very large number of defects.
- the statistical prediction for this level of defect density is that there would be 16,496,049 code blocks with no defects (16 Meg is 16,777,216), 140,581 blocks with one bad bit, 590 with two bad bits, one with two bad bits, etc.
- Only one 256 MByte memory system in ten million such systems would exhibit a non-correctable hard error detection of 6-bits. This would of course be an acceptable level for economical production of such memory systems. Indeed, it is expected that defect densities of much lower than 0.010% can be produced by DRAM manufacturers at costs of substantially less than the current cost of DRAMs with zero bad bits.
- a given level of defects can be tolerated in the memory devices of the solid state disk.
- the distribution of faulty bits in 512-symbol code blocks of memory can be calculated. For example, assume that a 204-Mbyte solid-state disk is to be constructed, using 16-Mbit DRAMs. Referring to Table F, assume that 1% of the symbols have a bad bit or bits, which is a rather high fault rate. This 204-Mbyte disk will have 417,792 code blocks of 512-symbols per code block. In this case, calculating the distribution, only 2433 code blocks will have zero bad symbols.
- the described formatter 70 permits the memory controller 21 to be used with various configurations of DRAM. All that is necessary is to specify the memory type to the control logic of the formatter.
- data are fed into decoder 72 along lines MEMTYP. Three or four bits of data can be decoded to indicate the type of memory currently being serviced by the memory controller 21.
- the control logic 72 also is fed by a signal on line R/W which is used to indicate whether a read or write is occurring.
- elements 82 0 ,9 to 82 9 ,9 and elements 82 9 ,0 to 82 9 ,9 are elements having a three input MUX.
- the third input of these elements is from WI ⁇ 15:0> and bits 0 to 9 of WI ⁇ 15:0>.
- phase represents the operation cycle being performed on the array 80.
- FIG. 15A block “A SYMBOLS” are written into the array 80 at " ⁇ 1 BLOCK A SYMBOLS IN” during phase 1, while data words from a previous block “B WORDS” written during a previous phase 2 write cycle are read out as data words at " ⁇ 2 BLOCK B WORDS OUT".
- the memory transfer requires only ten clock intervals out of the sixteen required to transfer the symbol data, six clock intervals are available for the refresh time slot and address multiplexing required to use DRAM components as storage for the memory.
- data are fed out of the array 80 synchronously.
- the data (shown as formatter data ) are stored in a register (shown as array data) before it is presented to the memory or the ECC circuit (FIG. 12).
Abstract
Description
σ(α.sup.N)|.sub.N=41-168
α.sup.N.K=f.sub.7 (K,N)α.sup.7 +f.sub.6 (K,N)α.sup.6 +f.sub.5 (K,N)α.sup.5 +. . . f.sub.1 (K,N)α+f.sub.0
TABLE B ______________________________________ Error Count X.sub.5 X.sub.4 X.sub.3 X.sub.2 X.sub.1 X.sub.0 ______________________________________ 5/4F E D C B A 3/2 0 0J I H G 1/0 0 0 0 0 1 S1 ______________________________________
TABLE D ______________________________________ ASSUME 0.100% BAD BITS IN 16 Meg CODE BLOCKS OF 169 BITS NUMBER OF BAD BITS BINOMIAL DISTRIBUTION ______________________________________ 0 14167310.29897149233148 1 2396672.11263882101048 2 201521.97944110206663 3 11229.28614169637785 4 466.48185673713682 5 15.40931058290842 6 0.42160943203153 7 0.00982730407853 8 0.00019920210970 9 0.00000356707148 10 0.00000005713027 11 0.00000000082662 12 0.00000000001089 13 0.00000000000013 14 0.00000000000000 ______________________________________
TABLE E ______________________________________ ASSUME 0.010% BAD BITS IN 16 Meg CODE BLOCKS OF 169 BITS NUMBER OF BAD BITS BINOMIAL DISTRIBUTION ______________________________________ 0 16496049.53992908005603 1 278811.11833663511788 2 2342.24761878961397 3 13.03981572616813 4 0.05412064732833 5 0.00017861599778 6 0.00000048826589 7 0.00000000113708 8 0.00000000000230 9 0.00000000000000 10 0.00000000000000 11 0.00000000000000 12 0.00000000000000 13 0.00000000000000 14 0.00000000000000 ______________________________________
TABLE F ______________________________________ ASSUME 1.000% BAD SYMBOLS IN 417792 CODE BLOCKS OF 512 SYMBOLS NUMBER OF BAD SYMBOLS BINOMIAL DISTRIBUTION ______________________________________ 0 2433.21090213355205 1 12583.87860497352153 2 32476.57559162358302 3 55767.85707652534438 4 71681.41225240252606 5 73563.95439236461061 6 62789.43581974555127 7 45846.25472552849715 8 29232.77605605036752 9 16535.71170847293479 10 8401.47776703220802 11 3872.85751978895166 12 1633.25051970897707 13 634.51846142539901 14 228.44495833425260 15 76.60982441108269 16 24.03729970473996 17 7.08407644298932 18 1.96779901194148 19 0.51679570010584 20 0.12867690916777 21 0.03045167836005 22 0.00686491004352 23 0.00147729728648 24 0.00030403971931 25 0.00005994803355 26 0.00001134214931 27 0.00000206220897 28 0.00000036081217 29 0.00000006082657 30 0.00000000989200 31 0.00000000155358 32 0.00000000023588 33 0.00000000003466 34 0.00000000000493 ______________________________________
TABLE G ______________________________________ ASSUME 0.100% BAD SYMBOLS IN 417792 CODE BLOCKS OF 512 SYMBOLS NUMBER OF BAD SYMBOLS BINOMIAL DISTRIBUTION ______________________________________ 0 250316.85371417047645 1 128290.51962127655861 2 32811.03880203819972 3 5583.46005640289684 4 711.20649867594457 5 72.33091117665262 6 6.11808007450165 7 0.44269248072327 8 0.02797293578144 9 0.00156805245622 10 0.00007895199054 11 0.00000360668844 12 0.00000015072997 13 0.00000000580311 14 0.00000000020705 15 0.00000000000688 16 0.00000000000021 17 0.00000000000001 18 0.00000000000000 19 0.00000000000000 20 0.00000000000000 21 0.00000000000000 22 0.00000000000000 23 0.00000000000000 24 0.00000000000000 25 0.00000000000000 26 0.00000000000000 27 0.00000000000000 28 0.00000000000000 29 0.00000000000000 30 0.00000000000000 31 0.00000000000000 32 0.00000000000000 33 0.00000000000000 34 0.00000000000000 ______________________________________
TABLE A-1 ______________________________________ Appendix I CHECK(40:34) contributions of DATA bits BIT C40 C39 C38 C37 C36 C35 C34 ______________________________________ D 0 x x x x x x D 1 x x x D 2 x x x x D 3 x x x x D 4 x x x x x D 5 x x x x x D 6 x D 7 x x D 8 x x D 9 x x D 10 x x x x x D 11 x x x x D 12 x x x x D 13 x x x x x D 14 x x x x D 15 x x x x x D 16 x x x D 17 x x x D 18 x x x D 19 x x x D 20 x x x x D 21 x x x x x D 22 x x x x D 23 x x x x D 24 x x x x x D 25 x x x D 26 x x x x D 27 x x x x x D 28 x x x x D 29 x x x x D 30 x x D 31 x x D 32 x x x x x D 33 x x x x D 34 x x x x D 35 x x D 36 x x D 37 x x x D 38 x x x x x D 39 x x x x x x D 40 x x x D 41 x x x x D 42 x x x x x D 43 x x x x x D 44 x x x x x D 45 x D 46 x D 47 x D 48 x D 49 x D 50 x x x x x x D 51 x x x D 52 x x x x D 53 x x x x D 54 x x x x D 55 x x x x D 56 x x D 57 x x D 58 x x x D 59 x x x x D 60 x x x x x D 61 x x x x x D 62 x x D 63 x x x D 64 x x x D 65 x x x x D 66 x x x x D 67 x x x x x D 68 x x x x x x D 69 x x x D 70 x x x x D 71 x x x x D 72 x x x x D 73 x x D 74 x x x x D 75 x x x D 76 x x x x D 77 x x x x x D 78 x x x x D 79 x x x x D 80 x x D 81 x x x x x D 82 x x x x D 83 x x x x D 84 x x D 85 x x x x x D 86 x x x x x D 87 x x D 88 x x x D 89 x x x D 90 x x x D 91 x x x D 92 x x x x D 93 x x x x x D 94 x x x D 95 x x x x D 96 x x x x D 97 x x D 98 x x x x D 99 x x D 100 x x x x x D 101 x x x x D 102 x x x x x D 103 x x x x x x D 104 x x x D 105 x x x x x x D 106 x x x D 107 x x x D 108 x x x x D 109 x x x x D 110 x x x D 111 x x x x x x D 112 x x x D 113 x x x x D 114 x x x x D 115 x x D 116 x x D 117 x x x D 118 x x x x x D 119 x x x x x x D 120 x x x D 121 x x x x D 122 x x x x x D 123 x x x x x D 124 x x x x x x D 125 x x D 126 x x x D 127 x x x x ______________________________________
TABLE A-2 ______________________________________ Appendix I CHECK(33:27) contributions of DATA bits BIT C33 C32 C31 C30 C29 C28 C27 ______________________________________ D 0 x x x D 1 x x x x x D 2 x x x x x D 3 x x x x x D 4 x x x x D 5 x x x x D 6 x x x D 7 x x x D 8 x x x D 9 x x x x D 10 x x D 11 x D 12 x D 13 D 14 x x x D 15 x x x x D 16 x x x x D 17 x x x x x D 18 x x x x x D 19 x x x D 20 x x x D 21 x x D 22 x x x D 23 x x x x x D 24 x x x x x D 25 x x x D 26 x x x D 27 x x x D 28 x x x x D 29 x x x x x D 30 x x D 31 x x x D 32 x x D 33 x x x x x D 34 x x x x D 35 x x x x D 36 x x x x x D 37 x x x x x D 38 x x x x D 39 x x x x D 40 x x x x D 41 x x x x D 42 x x x D 43 x x x D 44 x x x x D 45 D 46 D 47 x D 48 x D 49 x D 50 x x x x x D 51 x x D 52 x D 53 x D 54 x D 55 x D 56 x x x D 57 x x x x D 58 x x x x D 59 x x x D 60 x x x x D 61 x x x x D 62 x x x x D 63 x x x x D 64 x x x x D 65 x x x x x D 66 x x x x x x D 67 x x x x x x D 68 x x x x x D 69 x x x x x D 70 x x x x x D 71 x x x x x x D 72 x x x x x x D 73 x x x x x D 74 x x x x D 75 x x x D 76 x x D 77 x D 78 x x x x D 79 x x x x D 80 x x x x x D 81 x x x D 82 x x x D 83 x x x D 84 x x x D 85 x x x x D 86 x x x x x D 87 x x x D 88 x x D 89 x x D 90 x x x D 91 x x D 92 x x x x D 93 x x x x D 94 x x x x D 95 x x x D 96 x x x D 97 x x x x x D 98 x x x x x x D 99 x x D 100 x x x x D 101 x x x x D 102 x x x x D 103 x x x x D 104 x x x x D 105 x D 106 x x x D 107 x x x x D 108 x x x D 109 x x x D 110 x x D 111 x x x x D 112 x x x x x x D 113 x x x x x D 114 x x x x D 115 x x x x D 116 x x x x x D 117 x x x x D 118 x x x x x D 119 x x x x D 120 x x x x x D 121 x x x x x D 122 x x x x x D 123 x x x x x x D 124 x x x x x D 125 x x x x x x D 126 x x x x x D 127 x x x x x ______________________________________
TABLE A-3 ______________________________________ Appendix I CHECK(26:20) contributions of DATA bits BIT C26 C25 C24 C23 C22 C21 C20 ______________________________________ D0 x x x D1 x x D2 x x D3 x x x D4 x x x x D5 x x x x D6 x x x x x D7 x x x x D8 x x x x x D9 x x x x D10 x x x x D11 x x D12 x x D13 x x x D14 x x D15 D16 x x x D17 x x D18 x x x D19 x x x D20 x x D21 x x x D22 x x D23 x x D24 x x D25 x x D26 x x D27 x x D28 x x D29 x x x x D30 x x x x D31 x x x D32 x x x x D33 x x x x D34 x x x x D35 x x x x D36 x x x D37 x x D38 x x x D39 x x D40 x x x x D41 x x x D42 x x x D43 x x x x D44 x x x D45 x x x x D46 x x x x D47 x x x D48 x x x D49 x x x x D50 x x D51 x D52 x D53 x D54 x x D55 x x D56 x x x x D57 x x x D58 x x D59 x x x D60 x D61 x x D62 x x D63 x D64 x D65 x x x x D66 x x x x D67 x x x D68 x x x D69 x x x x x D70 x x x x D71 x x x D72 x x x D73 x x x x x D74 x x x D75 x D76 x x D77 x x x D78 x D79 x x x x D80 x x x D81 x x x x D82 x x x D83 x x x D84 x x x D85 x x x x x D86 x x x x x D87 x x D88 x x x D89 x x x D90 x x D91 x x x x D92 x x x x D93 x x x x D94 x x D95 x x x D96 x D97 x x x D98 x x D99 x x x x x D100 x x x x x D101 x x x x D102 x x x D103 x x x D104 x D105 x x D106 x x D107 x x D108 x x x D109 x x x x D110 x x x x x D111 x x x x D112 x x x x D113 x x x x x D114 x x x D115 x x x x D116 x x x x D117 x x x x x D118 x x x D119 x x x D120 x x x x x x D121 x x x x x x D122 x x x x x D123 x x x x D124 x x x x x D125 x x x D126 x x x D127 x x x ______________________________________
TABLE A-4 ______________________________________ Appendix I CHECK(19:13) contributions of DATA bits BIT C19 C18 C17 C16 C15 C14 C13 ______________________________________ D0 x x x D1 x x x x x x D2 x x x x x x D3 x x x x x D4 x x x x D5 x x x x D6 x x D7 x x x D8 x x D9 x x D10 x x x x x x D11 x x D12 x x D13 x D14 x x x x x D15 x x x x D16 x x x D17 x x x x D18 x x x x D19 x x x D20 x x x D21 x x x D22 x x x x D23 x x x x x D24 x x x x x D25 x x x x x x D26 x x x x x x D27 x x x x x D28 x x x x x D29 x x x x x D30 x x x D31 x x x x D32 x x x D33 x x x x D34 x x x x D35 x x D36 x x D37 x x x D38 x D39 x D40 x x D41 x x x D42 x x x x D43 x x x D44 x x x D45 x x x D46 x x x x D47 x x x x D48 x x x x D49 x x x D50 x x D51 x x x D52 x x x D53 x x x x D54 x x x D55 x x x x D56 x x D57 x x D58 x x x D59 x x D60 x x x x x D61 x x x x D62 x x x x D63 x x x x x D64 x x x x x x D65 x x x D66 x x D67 x x x D68 x x x x D69 x x D70 x x D71 x x D72 x x D73 x x D74 x x x D75 x x x x x x D76 x x x x x D77 x x x x x D78 x D79 x x x D80 x x x x D81 x x x x D82 x x D83 x x D84 x x x x x D85 x x x x D86 x x x x D87 x x D88 x x D89 x x x D90 x x x D91 x x x x x D92 x x x x D93 x x x x D94 x x x D95 x x x D96 x x x x D97 x x x x D98 x x D99 x x x D100 x x x x x x D101 x x x x D102 x x x x D103 x x x x D104 x x D105 x D106 x x x x x D107 x x x x x D108 x x x x D109 x x x x D110 x x x x D111 D112 x x x x D113 x x x x D114 x x x D115 x x x x D116 x x x x D117 x x x D118 x x D119 x x D120 x x x x D121 x x x D122 x x x D123 x x x D124 x x x D125 x x D126 x x D127 x ______________________________________
TABLE A-5 ______________________________________ Appendix I CHECK(12:6) contributions of DATA bits BIT C12 C11 C10 C9 C8 C7 C6 ______________________________________ D0 x D1 x D2 D3 x D4 x x D5 x x x D6 x x x x D7 x x x x D8 x x x x D9 x x x x x D10 x x x D11 x x x D12 x x x x D13 x x x x x D14 x x x x x x D15 x x x x x D16 x x x x x x D17 x x x x x D18 x x x x x D19 x x x D20 x x x D21 x D22 x x D23 x x D24 x D25 x D26 D27 D28 x x D29 x x x D30 x x x x D31 x x x D32 x x x x x D33 x x x x x D34 x x x D35 x x x D36 x x x D37 x x D38 x x D39 x x D40 x x x D41 x x D42 x D43 x D44 x x D45 x x x D46 x x x D47 x x x D48 x x x x D49 x x x x D50 x x x x D51 x x x x D52 x x x x D53 x x x x D54 x x x x x D55 x x x x x D56 x x x x D57 x x x x x D58 x x x x D59 x x x x x D60 x x x D61 x x x x D62 x x x x x D63 x x x x x D64 x x x x D65 x x x D66 x x x x x D67 x x x x x D68 x x x x D69 x x x D70 x x x x D71 x x x x D72 x x x x D73 x x D74 x x x x D75 x x x D76 x x x x D77 x x x x D78 x x x x x D79 x x x x x D80 x x x D81 x x D82 x x D83 x x D84 x x x D85 x x x x D86 x x x D87 x x x x x D88 x x x x D89 x x x x D90 x x x x x D91 x x x x D92 x x x x x x D93 x x x x x x D94 x x x x x x x D95 x x x x x x x D96 x x x x x x D97 x x x x x x D98 x x x x x x D99 x x x x x D100 x x x x D101 x x x D102 x x x x D103 x x x x D104 x x x D105 x x x x D106 x x x x D107 x x x D108 x x x x D109 x x x D110 x D111 x x D112 x x x D113 x x x D114 x x x D115 x x x x D116 x x x D117 x x x x D118 x x x D119 x x x x D120 x x D121 x x D122 x x ______________________________________
TABLE A-6 ______________________________________ Appendix I CHECK(5:0) contributions of DATA bits BIT C5 C4 C3 C2 C1 C0 ______________________________________ D 0 x x x D 1 x x x x D 2 x x x x D 3 x x x D 4 x x D 5 x D 6 x x x x D 7 x x x D 8 x x x D 9 x x D 10 x x x x x D 11 x x x x x D 12 x x x x D 13 x x x D 14 x x x D 15 x x x D 16 x x D 17 x x D 18 x D 19 x x D 20 x x D 21 x x x D 22 x x D 23 x D 24 x D 25 x x x x D 26 x x x x D 27 x x x x D 28 x x x x D 29 x x x x D 30 x x D 31 x x D 32 x x x x D 33 x x x D 34 x x D 35 x x D 36 x x D 37 x x D 38 x x D 39 x x D 40 x x x D 41 x x x D 42 x x x D 43 x x x D 44 x x D 45 x x x X D 46 x x x D 47 x x x D 48 x x D 49 x x D 50 x x x x D 51 x x x x D 52 x x x x D 53 x x x D 54 x x D 55 x D 56 x x x x D 57 x x x D 58 x x x D 59 x x D 60 x x x x x D 61 x x x x D 62 x x x x D 63 x x x D 64 x x x D 65 x x x x D 66 x x x x D 67 x x x D 68 x x x D 69 x x x D 70 x x D 71 x x D 72 x x D 73 x x x x x D 74 x x x x x D 75 x x x D 76 x x D 77 x D 78 x x D 79 x x x D 80 x x D 81 x x x D 82 x x x D 83 x x x D 84 x x x x x D 85 x x x D 86 x x x D 87 x x x x x D 88 x x x x x D 89 x x x x D 90 x x x D 91 x x x x x D 92 x x x x x D 93 x x x x D 94 x x x x x x D 95 x x x x x D 96 x x x x x D 97 x x x D 98 x D 99 x x D 100 x x x D 101 x x x x D 102 x x x D 103 x x D 104 x x D 105 x x x D 106 x x D 107 x x D 108 x D 109 x D 110 x x x x D 111 x x x x x D 112 x x x D 113 x x D 114 x x x x D 115 x x x D 116 x x x D 117 x x D 118 x x x D 119 x x D 120 x x x D 121 x x x D 122 x x x D 123 x x x D 124 x x D 125 x x x x D 126 x x x D 127 x x x ______________________________________
TABLE C-1 ______________________________________ Appendix II Syndrome S1 contributions of CHECK and DATA bits in GF(2.sup.8) BIT α.sup.7 α.sup.6 α.sup.5 α.sup.4 α.sup.3 α.sup.2 α 1 ______________________________________ C 0 x C 1 x C 2 x C 3 x C 4 x C 5 x C 6 x C 7 x C 8 x x x x C 9 x x x x C 10 x x x x C 11 x x x C 12 x x x C 13 x x x x C 14 x x x x C 15 x x x x C 16 x x x x x C 17 x x x x x x C 18 x x x x x C 19 x x x x x x C 20 x x x x x x x C 21 x x x x x x C 22 x x x x x C 23 x x x x C 24 x x x x C 25 x x x x C 26 x x x x C 27 x x x x x C 28 x x x x C 29 x x x x C 30 x x x x C 31 x x x x C 32 x x x x x C 33 x x x x x C 34 x x x x C 35 x x x x C 36 x x x C 37 x x x C 38 x x C 39 x x C 40 x x D 0 x x D 1 x x D 2 x x x D 3 x x x D 4 x x x D 5 x x x D 6 x x x D 7 x x x x D 8 x x x x x D 9 x x x x x D 10 x x x x x D 11 x x x x D 12 x x x D 13 x x x D 14 x x x D 15 x x x D 16 x x x D 17 x x x D 18 x x x x x x D 19 x x x x x x x D 20 x x x x D 21 x x x x x D 22 x x x x x x D 23 x x x x x x D 24 x x x D 25 x x x x x x D 26 x x x x x D 27 x x x x x D 28 x x x x D 29 x x x x x x x D 30 x x x x x x D 31 x x x x x D 32 x x x x x x D 33 x x x x x D 34 x x x x x D 35 x x D 36 x x D 37 x x x D 38 x x x D 39 x x x D 40 x x x x D 41 x x x x D 42 x x x x x D 43 x x x x x x D 44 x x x x x x D 45 x x x D 46 x x x D 47 x x x x D 48 x x x x D 49 x x x D 50 x x x x x x D 51 x x x x x x D 52 x x x x x x D 53 x x x x x D 54 x x x x D 55 x x x D 56 x x x D 57 x x x D 58 x x x x D 59 x x x x D 60 x x x x D 61 x x x D 62 x x x x D 63 x x x x D 64 x x x x D 65 x x x D 66 x x x D 67 x x x D 68 x x x D 69 x x x x x x D 70 x x x x x x D 71 x x x x x D 72 x x x x x x D 73 x x x D 74 x x x D 75 x x x D 76 x x x D 77 x x x x D 78 x x x x D 79 x x x x D 80 x x x x D 81 x x x x x x x D 82 x x x x x x D 83 x x x D 84 x x x x D 85 x x x x D 86 x x x x D 87 x x x x x D 88 x x x x x D 89 x x x x x x D 90 x x x x x x x D 91 x x x x D 92 x x x D 93 x x x D 94 x x x D 95 x x x D 96 x x x D 97 x x x x D 98 x x x x D 99 x x x D 100 x x x D 101 x x x D 102 x x x D 103 x x x x x x D 104 x x x x x D 105 x x x x x D 106 x x x x D 107 x x x x D 108 x x x x x D 109 x x x x x x x x D 110 x x x x x D 111 x x x x D 112 x x x x x D 113 x x x x x D 114 x x x x x D 115 x x x x x x D 116 x x x x x D 117 x x x x D 118 x x x x x D 119 x x x x x D 120 x x D 121 x x x x x D 122 x x x x x D 123 x x x x x D 124 x x x x D 125 x x x x D 126 x x x x x D 127 x x x x x ______________________________________
TABLE C-2 ______________________________________ Appendix II Syndrome S3 Contributions of CHECK and DATA bits in GF(2.sup.8) BIT α.sup.7 α.sup.6 α.sup.5 α.sup.4 α.sup.3 α.sup.2 α 1 ______________________________________ C 0 x C 1 x C 2 x C 3 x x x x C 4 x x x C 5 x x x x C 6 x x x x x C 7 x x x x x x C 8 x x x x C 9 x x x x x C 10 x x x x C 11 x x x x x C 12 x x x C 13 x x C 14 x x C 15 x x x C 16 x x x x C 17 x x x x x C 18 x x x C 19 x x x C 20 x x x x x x x C 21 x x x x x x C 22 x x x x x x C 23 x x x x C 24 x x x x x C 25 x x x x x C 26 x x x C 27 x x x x C 28 x x x x x x C 29 x x x C 30 x x x C 31 x x x x x x C 32 x x x C 33 x x x x C 34 x x x C 35 x x x x C 36 x x x C 37 x x x x x x C 38 x x x C 39 x x x C 40 x x x x D 0 x x x x x x D 1 x x x x D 2 x x x x x D 3 x x x x D 4 x x x D 5 x x x x D 6 x x x D 7 x x x x x x D 8 x x x x D 9 x x x x x x x x D 10 x x x x x D 11 x x x x x x D 12 x x x x x D 13 x x x x x D 14 x x x x D 15 x x x x x D 16 x x x x D 17 x x x D 18 x x x x x x x D 19 x x x x D 20 x x x x x D 21 x x x D 22 x x x x D 23 x x x x D 24 x x D 25 x x D 26 x x x x x D 27 x x x x D 28 x x x x x x D 29 x x x x D 30 x x x x D 31 x x x x x x D 32 x x D 33 x x x D 34 x x D 35 x x D 36 x x x x x D 37 x x x x x D 38 x x x x x D 39 x x D 40 x x D 41 x x D 42 x x x x x x D 43 x x x x x D 44 x D 45 x D 46 x D 47 x x x x D 48 x x x D 49 x x x x D 50 x x x x x D 51 x x x x x x D 52 x x x x D 53 x x x x x D 54 x x x x D 55 x x x x x D 56 x x x D 57 x x D 58 x x D 59 x x x D 60 x x x x D 61 x x x x x D 62 x x x D 63 x x x D 64 x x x x x x x D 65 x x x x x x D 66 x x x x x x D 67 x x x x D 68 x x x x x D 69 x x x x x D 70 x x x D 71 x x x x D 72 x x x x x x D 73 x x x D 74 x x x D 75 x x x x x x D 76 x x x D 77 x x x x D 78 x x x D 79 x x x x D 80 x x x D 81 x x x x x x D 82 x x x D 83 x x x D 84 x x x x D 85 x x x x x x D 86 x x x x D 87 x x x x x D 88 x x x x D 89 x x x D 90 x x x x D 91 x x x D 92 x x x x x x D 93 x x x x D 94 x x x x x x x x D 95 x x x x x D 96 x x x x x x D 97 x x x x x D 98 x x x x x D 99 x x x x D 100 x x x x x D 101 x x x x D 102 x x x D 103 x x x x x x x D 104 x x x x D 105 x x x x x D 106 x x x D 107 x x x x D 108 x x x x D 109 x x D 110 x x D 111 x x x x x D 112 x x x x D 113 x x x x x x D 114 x x x x D 115 x x x x D 116 x x x x x x D 117 x x D 118 x x x D 119 x x D 120 x x D 121 x x x x x D 122 x x x x x D 123 x x x x x D 124 x x D 125 x x D 126 x x D 127 x x x x x x ______________________________________
TABLE C-3 ______________________________________ Appendix II Syndrome S5 contributions of CHECK and DATA bits in GF(2.sup.8) BIT α.sup.7 α.sup.6 α.sup.5 α.sup.4 α.sup.3 α.sup.2 α 1 ______________________________________ C0 x C1 x C2 x x x x C3 x x x x C4 x x x x x x C5 x x x x C6 x x x x C7 x x x x C8 x x C9 x x x C10 x x x x x C11 x x x C12 x x x x x x x C13 x x x C14 x x x x x x x C15 x x x x x C16 x x x C17 x x x x x x C18 x x x C19 x x x x C20 x x x x C21 x x x x C22 x x x x x x C23 x x x C24 x x x x C25 x x x x C26 x x x x x x C27 x x x C28 x x x C29 x x x x x C30 x x x x x x x C31 x x x x x C32 x x x x x C33 x x x x C34 x x x x x x x C35 x x x x C36 x x x x C37 x x x x C38 x x x x x C39 x x C40 x x x x x D0 x x x x D1 x x x x D2 x x x x x D3 x x D4 x x D5 x x D6 x x x x x D7 x x D8 x x D9 x x x x x D10 x D11 x D12 x x x x D13 x x x x D14 x x x x x x x D15 x x x x D16 x x x x D17 x x x x D18 x x D19 x x x D20 x x x x x D21 x x x D22 x x x x x x x D23 x x x D24 x x x x x x x D25 x x x x x D26 x x x D27 x x x x x x D28 x x x D29 x x x x D30 x x x x D31 x x x x D32 x x x x x x D33 x x x D34 x x x x D35 x x x x D36 x x x x x x D37 x x x D38 x x x D39 x x x x x D40 x x x x x x x x D41 x x x x x D42 x x x x x D43 x x x x D44 x x x x x x x D45 x x x x D46 x x x x D47 x x x x D48 x x x x x D49 x x D50 x x x x x D51 x x x x D52 x x x x D53 x x x x x D54 x x D55 x x D56 x x D57 x x x x x D58 x x D59 x x D60 x x x x x D61 x D62 x D63 x x x x D64 x x x x D65 x x x x x x x D66 x x x x D67 x x x x D68 x x x x D69 x x D70 x x x D71 x x x x x D72 x x x D73 x x x x x x x D74 x x x D75 x x x x x x x D76 x x x x x D77 x x x D78 x x x x x x D79 x x x D80 x x x x D81 x x x x D82 x x x x D83 x x x x x x D84 x x x D85 x x x x D86 x x x D87 x x x x x x D88 x x x D89 x x x D90 x x x x x D91 x x x x x x x x D92 x x x x x D93 x x x x x D94 x x x x D95 x x x x x x x D96 x x x x D97 x x x x D98 x x x x D99 x x x x x D100 x x D101 x x x x x D102 x x x x D103 x x x x D104 x x x x x D105 x x D106 x x D107 x x D108 x x x x x D109 x x D110 x x D111 x x x x x D112 x D113 x D114 x x x x D115 x x x x D116 x x x x x x x D117 x x x x D118 x x x x D119 x x x x D120 x x D121 x x x D122 x x x x x D123 x x x D124 x x x x x x x D125 x x x D126 x x x x x x x D127 x x x x x ______________________________________
TABLE C-4 ______________________________________ Appendix II Syndrome S7 contributions of CHECK and DATA bits in GF(2.sup.8) BIT α.sup.7 α.sup.6 α.sup.5 α.sup.4 α.sup.3 α.sup.2 α 1 ______________________________________ C0 x C1 x C2 x x x x C3 x x x x x x C4 x x x x C5 x x x x C6 x x C7 x x x x C8 x x x C9 x x x x x x C10 x x x x x x C11 x x C12 x x x x x x C13 x x x x x x C14 x x x C15 x x x x C16 x x x x x C17 x x x x C18 x x x x C19 x x x C20 x x x C21 x x x x C22 x x x x x C23 x x C24 x x x x x C25 x x x x C26 x x x x C27 x x x x C28 x x C29 x x x x x C30 x x x x C31 x x C32 x x x C33 x x x x x C34 x x x x x x C35 x x C36 x x x x x C37 x C38 x x x C39 x x x x x C40 x x x x D0 x x x x x D1 x x D2 x x x D3 x x x D4 x x x x x x x D5 x x x x x D6 x x x x x D7 x x x x D8 x x x x D9 x x x x D10 x x x D11 x x x D12 x x x D13 x x x x x x D14 x x x x x x D15 x x x D16 x x x x x x D17 x x x x x D18 x x x x D19 x x x x D20 x x x x D21 x x x x x D22 x x x D23 x x x x x D24 x x x x x D25 x x x x x x D26 x x x x D27 x x D28 x x D29 x x x x x D30 x x D31 x x x x x x D32 x D33 x x x x D34 x x x x D35 x x x x x D36 x x x x D37 x x x D38 x x x D39 x x x x x D40 x x x D41 x x x x x x D42 x x x x x x D43 x x x D44 x x x x x x D45 x x x x x D46 x x x x D47 x x x D48 x x x x x x D49 x x x x D50 x x x x D51 x x x D52 x x x D53 x x x x D54 x x x x x D55 x x x x x D56 x x x x D57 x x x x x x x D58 x x x x x D59 x x x x x D60 x x D61 x x x x D62 x x x x D63 x x x D64 x x D65 x x x x x D66 x x x x x D67 x x D68 x x x x D69 x D70 x x x D71 x x x x x x D72 x x x x D73 x x x x x D74 x x D75 x x x D76 x x x D77 x x x x D78 x x x x x D79 x x x x x D80 x x x x D81 x x x x D82 x x x D83 x x x x D84 x x x x x x D85 x x x D86 x x x D87 x x x x x x x D88 x x x x D89 x x x x x D90 x x x x D91 x x x x x D92 x x x x D93 x x x D94 x x x x D95 x x x D96 x x x x x D97 x x x x x D98 x x x x x x D99 x x x x x D100 x x x D101 x x D102 x x x x x D103 x x D104 x x x x x D105 x D106 x x x x D107 x x x x x D108 x x x x D109 x x x x D110 x x x D111 x x x D112 x x x x x D113 x x x D114 x x x D115 x x x x x D116 x x x D117 x x x D118 x x x x x x D119 x x x x D120 x x x D121 x x x D122 x x x x D123 x x x x x D124 x x x D125 x x x D126 x x x x x D127 x x x x x x ______________________________________
TABLE C-5 ______________________________________ Appendix II Syndrome S9 contributions of CHECK and DATA bits in GF(2.sup.8) BIT α.sup.7 α.sup.6 α.sup.5 α.sup.4 α.sup.3 α.sup.2 α 1 ______________________________________ C0 x C1 x x x x C2 x x x x x C3 x x x x x C4 x x x C5 x x x C6 x x x C7 x x x x x x C8 x x x x x C9 x x x x C10 x x x C11 x x x x C12 x x x C13 x x x C14 x x x x C15 x x x C16 x x x x x x C17 x x x x x C18 x x x x x C19 x x x x C20 x x x x C21 x x x x C22 x x C23 x x x x x x C24 x x x x x x C25 x x C26 x x x x x C27 x x C28 x x x x x C29 x C30 x x x x C31 x x x x C32 x x x x x C33 x x C34 x x x x x C35 x x x x x x x C36 x x x x C37 x x x C38 x x x C39 x x x C40 x x x x D0 x x x D1 x x x x x x D2 x x x x D3 x x x D4 x x x x x x x x D5 x x x x x D6 x x x x x D7 x x x x x x x D8 x x x D9 x x D10 x x x x D11 x x x x D12 x x x D13 x x x x x D14 x x D15 x x x x x x D16 x D17 x x x D18 x x x x x x D19 x x x x D20 x x D21 x x x x D22 x x x D23 x x x x x x D24 x x x x x D25 x x x x x x D26 x x x x x x D27 x x x D28 x x x x x x D29 x x x x D30 x x x x x D31 x x x x D32 x x x x D33 x x x x x x D34 x x x x D35 x x x D36 x x x x x D37 x x x x D38 x x x x x D39 x x x x D40 x x D41 x x D42 x x x x x D43 x x D44 x D45 x x x x D46 x x x x x D47 x x x x x D48 x x x D49 x x x D50 x x x D51 x x x x x x D52 x x x x x D53 x x x x D54 x x x D55 x x x x D56 x x x D57 x x x D58 x x x x D59 x x x D60 x x x x x x D61 x x x x x D62 x x x x x D63 x x x x D64 x x x x D65 x x x x D66 x x D67 x x x x x x D68 x x x x x x D69 x x D70 x x x x x D71 x x D72 x x x x x D73 x D74 x x x x D75 x x x x D76 x x x x x D77 x x D78 x x x x x D79 x x x x x x x D80 x x x x D81 x x x D82 x x x D83 x x x D84 x x x x D85 x x x D86 x x x x x x D87 x x x x D88 x x x D89 x x x x x x x x D90 x x x x x D91 x x x x x D92 x x x x x x x D93 x x x D94 x x D95 x x x x D96 x x x x D97 x x x D98 x x x x x D99 x x D100 x x x x x x D101 x D102 x x x D103 x x x x x x D104 x x x x D105 x x D106 x x x x D107 x x x D108 x x x x x x D109 x x x x x D110 x x x x x x D111 x x x x x x D112 x x x D113 x x x x x x D114 x x x x D115 x x x x x D116 x x x x D117 x x x x D118 x x x x x x D119 x x x x D120 x x x D121 x x x x x D122 x x x x D123 x x x x x D124 x x x x D125 x x D126 x x D127 x x x x ______________________________________
Claims (5)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/212,334 US5459742A (en) | 1992-06-11 | 1994-03-14 | Solid state disk memory using storage devices with defects |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US89696092A | 1992-06-11 | 1992-06-11 | |
US08/212,334 US5459742A (en) | 1992-06-11 | 1994-03-14 | Solid state disk memory using storage devices with defects |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US89696092A Continuation | 1992-06-11 | 1992-06-11 |
Publications (1)
Publication Number | Publication Date |
---|---|
US5459742A true US5459742A (en) | 1995-10-17 |
Family
ID=25407121
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/212,334 Expired - Lifetime US5459742A (en) | 1992-06-11 | 1994-03-14 | Solid state disk memory using storage devices with defects |
Country Status (1)
Country | Link |
---|---|
US (1) | US5459742A (en) |
Cited By (58)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5621736A (en) * | 1995-04-12 | 1997-04-15 | Winbond Electronics Corp. | Formatting of a memory having defective cells |
US5668976A (en) * | 1993-11-04 | 1997-09-16 | Cirrus Logic, Inc. | Error correction method and apparatus for disk drive emulator |
US5845145A (en) * | 1995-12-21 | 1998-12-01 | Apple Computer, Inc. | System for generating and sending a critical-world-first data response packet by creating response packet having data ordered in the order best matching the desired order |
US6009548A (en) * | 1997-12-03 | 1999-12-28 | International Business Machines Corporation | Error correcting code retrofit method and apparatus for multiple memory configurations |
US6041001A (en) * | 1999-02-25 | 2000-03-21 | Lexar Media, Inc. | Method of increasing data reliability of a flash memory device without compromising compatibility |
US6256762B1 (en) * | 1997-01-23 | 2001-07-03 | Oki Electric Industry Co., Ltd. | Semiconductor disk device |
EP1124332A1 (en) * | 2000-02-08 | 2001-08-16 | The Boeing Company | Error detection and correction interleave system |
US20020103974A1 (en) * | 2000-11-29 | 2002-08-01 | Giacomini Peter Joseph | Method and apparatus for economical cache population |
US20020172159A1 (en) * | 2001-02-28 | 2002-11-21 | Wilhelm Koenig | Receiver-end supplementary circuit for boundary scan in data transmission with differential signals |
US20030017337A1 (en) * | 2001-04-27 | 2003-01-23 | Gabriele Benkner | Porous fillers coated with polyalkene |
US20030023923A1 (en) * | 2001-07-25 | 2003-01-30 | Davis James Andrew | Error correction coding and decoding in a solid-state storage device |
US20030023922A1 (en) * | 2001-07-25 | 2003-01-30 | Davis James A. | Fault tolerant magnetoresistive solid-state storage device |
US6535955B1 (en) * | 2000-04-26 | 2003-03-18 | Accusys, Inc. | Redundant array of inexpensive disks controller |
US6732322B1 (en) * | 1998-01-21 | 2004-05-04 | Sony Corporation | Encoding method and memory device |
US6779148B2 (en) * | 2000-03-14 | 2004-08-17 | Hitachi, Ltd. | Error detection and correction method in a computer system and main memory controller of the same |
US20040243885A1 (en) * | 2003-06-02 | 2004-12-02 | Fujitsu Limited | Methods and apparatus for correcting data and error detection codes on the fly |
US20050050434A1 (en) * | 2003-03-19 | 2005-03-03 | Massimiliano Lunelli | Method for performing error corrections of digital information codified as a symbol sequence |
US20050094459A1 (en) * | 2003-11-03 | 2005-05-05 | Robert Sesek | Magnetic memory |
US20050216084A1 (en) * | 2003-04-22 | 2005-09-29 | Fleischmann Lewis W | Collapsible, rotatable, and tiltable hydraulic spinal disc prosthesis system with selectable modular components |
US20050216666A1 (en) * | 2004-03-24 | 2005-09-29 | Sih Gilbert C | Cached memory system and cache controller for embedded digital signal processor |
NL1018416C2 (en) * | 2000-10-25 | 2005-11-15 | Samsung Electronics Co Ltd | Memory device, method of accessing the memory device, and Reed-Solomonde encoder comprising the memory device. |
US20050268203A1 (en) * | 2004-05-26 | 2005-12-01 | Micron Technology, Inc. | Erasure pointer error correction |
US6973604B2 (en) | 2002-03-08 | 2005-12-06 | Hewlett-Packard Development Company, L.P. | Allocation of sparing resources in a magnetoresistive solid-state storage device |
US6981196B2 (en) | 2001-07-25 | 2005-12-27 | Hewlett-Packard Development Company, L.P. | Data storage method for use in a magnetoresistive solid-state storage device |
EP1612949A1 (en) * | 2004-06-30 | 2006-01-04 | STMicroelectronics S.r.l. | Method and system for correcting errors in electronic memory devices |
US20060004957A1 (en) * | 2002-09-16 | 2006-01-05 | Hand Leroy C Iii | Storage system architectures and multiple caching arrangements |
US20060158949A1 (en) * | 2004-07-15 | 2006-07-20 | Klein Dean A | Method and system for controlling refresh to avoid memory cell data losses |
US20060200723A1 (en) * | 2005-03-03 | 2006-09-07 | International Business Machines Corporation | Method and apparatus for implementing enhanced vertical ECC storage in a dynamic random access memory |
US7191379B2 (en) | 2003-09-10 | 2007-03-13 | Hewlett-Packard Development Company, L.P. | Magnetic memory with error correction coding |
US20070130496A1 (en) * | 2005-12-05 | 2007-06-07 | Kabushiki Kaisha Toshiba | Apparatus, method and computer program product for reading information stored in storage medium, and storage medium for storing information based on charge amount |
US20070198626A1 (en) * | 2006-02-20 | 2007-08-23 | Kabushiki Kaisha Toshiba | Semiconductor memory device |
US20070266296A1 (en) * | 2006-05-15 | 2007-11-15 | Conley Kevin M | Nonvolatile Memory with Convolutional Coding |
US20070266295A1 (en) * | 2006-05-15 | 2007-11-15 | Conley Kevin M | Convolutional Coding Methods for Nonvolatile Memory |
US20070266291A1 (en) * | 2006-05-15 | 2007-11-15 | Kabushiki Kaisha Toshiba | Semiconductor memory device |
US7340668B2 (en) * | 2004-06-25 | 2008-03-04 | Micron Technology, Inc. | Low power cost-effective ECC memory system and method |
US20080163030A1 (en) * | 2003-04-03 | 2008-07-03 | Samsung Electronics Co., Ltd. | Nonvolatile memory with error correction for page copy operation and method thereof |
US20080178025A1 (en) * | 2004-02-27 | 2008-07-24 | Hand Leroy C | System and method for data manipulation |
US20080222491A1 (en) * | 2007-02-07 | 2008-09-11 | Chang-Duck Lee | Flash memory system for improving read performance and read method thereof |
US7428687B2 (en) | 2004-05-06 | 2008-09-23 | Micron Technology, Inc. | Memory controller method and system compensating for memory cell data losses |
US7461320B2 (en) | 2004-06-24 | 2008-12-02 | Micron Technology, Inc. | Memory system and method having selective ECC during low power refresh |
US20080301532A1 (en) * | 2006-09-25 | 2008-12-04 | Kabushiki Kaisha Toshiba | Non-volatile semiconductor memory device |
US20090006899A1 (en) * | 2007-06-26 | 2009-01-01 | International Business Machines Corporation | Error correcting code with chip kill capability and power saving enhancement |
US20090077417A1 (en) * | 2007-09-17 | 2009-03-19 | Infineon Technologies Ag | Method, data processing apparatus and wireless device |
WO2009089716A1 (en) * | 2007-12-14 | 2009-07-23 | Huawei Technologies Co., Ltd. | Data checking method and device |
US20100211851A1 (en) * | 2009-02-17 | 2010-08-19 | Robert William Dixon | Data storage system with non-volatile memory for error correction |
US7894289B2 (en) | 2006-10-11 | 2011-02-22 | Micron Technology, Inc. | Memory system and method using partial ECC to achieve low power refresh and fast access to data |
US7900120B2 (en) | 2006-10-18 | 2011-03-01 | Micron Technology, Inc. | Memory system and method using ECC with flag bit to identify modified data |
US20110191652A1 (en) * | 2010-01-29 | 2011-08-04 | Dave Nirav P | Memory read-channel with selective transmission of error correction data |
US20120066560A1 (en) * | 2010-09-10 | 2012-03-15 | Hai-Feng Chuang | Access method of volatile memory and access apparatus of volatile memory |
US8181089B1 (en) * | 2007-08-24 | 2012-05-15 | Datadirect Networks, Inc. | Method for auto-correction of errors in a solid-state memory system |
US20120204079A1 (en) * | 2011-02-08 | 2012-08-09 | Diablo Technologies Inc. | System and method of interfacing co-processors and input/output devices via a main memory system |
US8347192B1 (en) | 2010-03-08 | 2013-01-01 | Altera Corporation | Parallel finite field vector operators |
US20140351629A1 (en) * | 2013-05-24 | 2014-11-27 | Rambus Inc. | Memory repair method and apparatus based on error code tracking |
US9262269B2 (en) * | 2006-01-11 | 2016-02-16 | Rambus Inc. | System and module comprising an electrically erasable programmable memory chip |
US9552175B2 (en) | 2011-02-08 | 2017-01-24 | Diablo Technologies Inc. | System and method for providing a command buffer in a memory system |
US9575908B2 (en) | 2011-02-08 | 2017-02-21 | Diablo Technologies Inc. | System and method for unlocking additional functions of a module |
US9779020B2 (en) | 2011-02-08 | 2017-10-03 | Diablo Technologies Inc. | System and method for providing an address cache for memory map learning |
US11204834B1 (en) * | 2020-09-26 | 2021-12-21 | Sage Microelectronics Corporation | Implementation of keeping data integrity in multiple dimensions |
Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4100403A (en) * | 1977-04-25 | 1978-07-11 | International Business Machines Corporation | Method and means for discriminating between systematic and noise-induced error in data extracted from word organized memory arrays |
US4413339A (en) * | 1981-06-24 | 1983-11-01 | Digital Equipment Corporation | Multiple error detecting and correcting system employing Reed-Solomon codes |
US4852100A (en) * | 1986-10-17 | 1989-07-25 | Amdahl Corporation | Error detection and correction scheme for main storage unit |
US5070474A (en) * | 1988-07-26 | 1991-12-03 | Disk Emulation Systems, Inc. | Disk emulation system |
US5077737A (en) * | 1989-08-18 | 1991-12-31 | Micron Technology, Inc. | Method and apparatus for storing digital data in off-specification dynamic random access memory devices |
US5099484A (en) * | 1989-06-09 | 1992-03-24 | Digital Equipment Corporation | Multiple bit error detection and correction system employing a modified Reed-Solomon code incorporating address parity and catastrophic failure detection |
US5107503A (en) * | 1987-08-24 | 1992-04-21 | Digital Equipment Corporation | High bandwidth reed-solomon encoding, decoding and error correcting circuit |
US5131089A (en) * | 1989-06-12 | 1992-07-14 | Grid Systems Corporation | Solid state disk drive emulation |
US5200961A (en) * | 1989-07-13 | 1993-04-06 | Canon Kabushiki Kaisha | Error detection and/or correction device |
US5218691A (en) * | 1988-07-26 | 1993-06-08 | Disk Emulation Systems, Inc. | Disk emulation system |
US5237460A (en) * | 1990-12-14 | 1993-08-17 | Ceram, Inc. | Storage of compressed data on random access storage devices |
US5291584A (en) * | 1991-07-23 | 1994-03-01 | Nexcom Technology, Inc. | Methods and apparatus for hard disk emulation |
US5297148A (en) * | 1989-04-13 | 1994-03-22 | Sundisk Corporation | Flash eeprom system |
-
1994
- 1994-03-14 US US08/212,334 patent/US5459742A/en not_active Expired - Lifetime
Patent Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4100403A (en) * | 1977-04-25 | 1978-07-11 | International Business Machines Corporation | Method and means for discriminating between systematic and noise-induced error in data extracted from word organized memory arrays |
US4413339A (en) * | 1981-06-24 | 1983-11-01 | Digital Equipment Corporation | Multiple error detecting and correcting system employing Reed-Solomon codes |
US4852100A (en) * | 1986-10-17 | 1989-07-25 | Amdahl Corporation | Error detection and correction scheme for main storage unit |
US5107503A (en) * | 1987-08-24 | 1992-04-21 | Digital Equipment Corporation | High bandwidth reed-solomon encoding, decoding and error correcting circuit |
US5070474A (en) * | 1988-07-26 | 1991-12-03 | Disk Emulation Systems, Inc. | Disk emulation system |
US5218691A (en) * | 1988-07-26 | 1993-06-08 | Disk Emulation Systems, Inc. | Disk emulation system |
US5297148A (en) * | 1989-04-13 | 1994-03-22 | Sundisk Corporation | Flash eeprom system |
US5099484A (en) * | 1989-06-09 | 1992-03-24 | Digital Equipment Corporation | Multiple bit error detection and correction system employing a modified Reed-Solomon code incorporating address parity and catastrophic failure detection |
US5131089A (en) * | 1989-06-12 | 1992-07-14 | Grid Systems Corporation | Solid state disk drive emulation |
US5200961A (en) * | 1989-07-13 | 1993-04-06 | Canon Kabushiki Kaisha | Error detection and/or correction device |
US5077737A (en) * | 1989-08-18 | 1991-12-31 | Micron Technology, Inc. | Method and apparatus for storing digital data in off-specification dynamic random access memory devices |
US5237460A (en) * | 1990-12-14 | 1993-08-17 | Ceram, Inc. | Storage of compressed data on random access storage devices |
US5291584A (en) * | 1991-07-23 | 1994-03-01 | Nexcom Technology, Inc. | Methods and apparatus for hard disk emulation |
Non-Patent Citations (6)
Title |
---|
LSI Logic Corporation, L64710 8 Error Correcting Reed Solomon Codec Preliminary, 1990, pp. 242 243. * |
LSI Logic Corporation, L64710 8-Error Correcting Reed-Solomon Codec Preliminary, 1990, pp. 242-243. |
Peter Alfke, et. al, The Programming Gate Array Data Book, 1989, pp. 1122 01 1122 02, XILINX. * |
Peter Alfke, et. al, The Programming Gate Array Data Book, 1989, pp. 1122 01-1122 02, XILINX. |
W. Wesley Peterson and E. J. Weldon, Jr., Error Correcting Codes, Second Edition, 1972, pp. 262 317 & 350 373, The Massachusetts Institute of Technology. * |
W. Wesley Peterson and E. J. Weldon, Jr., Error-Correcting Codes, Second Edition, 1972, pp. 262-317 & 350-373, The Massachusetts Institute of Technology. |
Cited By (137)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6018626A (en) * | 1993-11-04 | 2000-01-25 | Cirrus Logic, Inc. | Error correction method and apparatus for disk drive emulator |
US5668976A (en) * | 1993-11-04 | 1997-09-16 | Cirrus Logic, Inc. | Error correction method and apparatus for disk drive emulator |
US5621736A (en) * | 1995-04-12 | 1997-04-15 | Winbond Electronics Corp. | Formatting of a memory having defective cells |
US5845145A (en) * | 1995-12-21 | 1998-12-01 | Apple Computer, Inc. | System for generating and sending a critical-world-first data response packet by creating response packet having data ordered in the order best matching the desired order |
US6256762B1 (en) * | 1997-01-23 | 2001-07-03 | Oki Electric Industry Co., Ltd. | Semiconductor disk device |
US6009548A (en) * | 1997-12-03 | 1999-12-28 | International Business Machines Corporation | Error correcting code retrofit method and apparatus for multiple memory configurations |
US6018817A (en) * | 1997-12-03 | 2000-01-25 | International Business Machines Corporation | Error correcting code retrofit method and apparatus for multiple memory configurations |
US6732322B1 (en) * | 1998-01-21 | 2004-05-04 | Sony Corporation | Encoding method and memory device |
US6041001A (en) * | 1999-02-25 | 2000-03-21 | Lexar Media, Inc. | Method of increasing data reliability of a flash memory device without compromising compatibility |
EP1124332A1 (en) * | 2000-02-08 | 2001-08-16 | The Boeing Company | Error detection and correction interleave system |
US6779148B2 (en) * | 2000-03-14 | 2004-08-17 | Hitachi, Ltd. | Error detection and correction method in a computer system and main memory controller of the same |
US6535955B1 (en) * | 2000-04-26 | 2003-03-18 | Accusys, Inc. | Redundant array of inexpensive disks controller |
NL1018416C2 (en) * | 2000-10-25 | 2005-11-15 | Samsung Electronics Co Ltd | Memory device, method of accessing the memory device, and Reed-Solomonde encoder comprising the memory device. |
US20090222624A1 (en) * | 2000-11-29 | 2009-09-03 | Broadspider Networks, Inc. | Method and Apparatus For Economical Cache Population |
US20020103974A1 (en) * | 2000-11-29 | 2002-08-01 | Giacomini Peter Joseph | Method and apparatus for economical cache population |
US20020172159A1 (en) * | 2001-02-28 | 2002-11-21 | Wilhelm Koenig | Receiver-end supplementary circuit for boundary scan in data transmission with differential signals |
US20030017337A1 (en) * | 2001-04-27 | 2003-01-23 | Gabriele Benkner | Porous fillers coated with polyalkene |
US6990622B2 (en) | 2001-07-25 | 2006-01-24 | Hewlett-Packard Development Company, L.P. | Method for error correction decoding in an MRAM device (historical erasures) |
US7149948B2 (en) | 2001-07-25 | 2006-12-12 | Hewlett-Packard Development Company, L.P. | Manufacturing test for a fault tolerant magnetoresistive solid-state storage device |
US20030023923A1 (en) * | 2001-07-25 | 2003-01-30 | Davis James Andrew | Error correction coding and decoding in a solid-state storage device |
US7149949B2 (en) | 2001-07-25 | 2006-12-12 | Hewlett-Packard Development Company, L.P. | Method for error correction decoding in a magnetoresistive solid-state storage device |
US7107507B2 (en) | 2001-07-25 | 2006-09-12 | Hewlett-Packard Development Company, L.P. | Magnetoresistive solid-state storage device and data storage methods for use therewith |
US20030023927A1 (en) * | 2001-07-25 | 2003-01-30 | Jonathan Jedwab | Method for error correction decoding in a magnetoresistive solid-state storage device |
US20030023922A1 (en) * | 2001-07-25 | 2003-01-30 | Davis James A. | Fault tolerant magnetoresistive solid-state storage device |
US7036068B2 (en) | 2001-07-25 | 2006-04-25 | Hewlett-Packard Development Company, L.P. | Error correction coding and decoding in a solid-state storage device |
DE10233642B4 (en) * | 2001-07-25 | 2010-11-11 | Samsung Electronics Co., Ltd., Suwon | Error correction coding and decoding in a solid state storage device |
US6981196B2 (en) | 2001-07-25 | 2005-12-27 | Hewlett-Packard Development Company, L.P. | Data storage method for use in a magnetoresistive solid-state storage device |
US6973604B2 (en) | 2002-03-08 | 2005-12-06 | Hewlett-Packard Development Company, L.P. | Allocation of sparing resources in a magnetoresistive solid-state storage device |
US20060004957A1 (en) * | 2002-09-16 | 2006-01-05 | Hand Leroy C Iii | Storage system architectures and multiple caching arrangements |
US7328397B2 (en) * | 2003-03-19 | 2008-02-05 | Stmicroelectronics, S.R.L. | Method for performing error corrections of digital information codified as a symbol sequence |
US20080104477A1 (en) * | 2003-03-19 | 2008-05-01 | Stmicroelectronics S.R.I. | Method for performing error corrections of digital information codified as a symbol sequence |
US10630317B2 (en) | 2003-03-19 | 2020-04-21 | Micron Technology, Inc. | Method for performing error corrections of digital information codified as a symbol sequence |
US8966335B2 (en) * | 2003-03-19 | 2015-02-24 | Micron Technology, Inc. | Method for performing error corrections of digital information codified as a symbol sequence |
US20050050434A1 (en) * | 2003-03-19 | 2005-03-03 | Massimiliano Lunelli | Method for performing error corrections of digital information codified as a symbol sequence |
US20080163030A1 (en) * | 2003-04-03 | 2008-07-03 | Samsung Electronics Co., Ltd. | Nonvolatile memory with error correction for page copy operation and method thereof |
US20050216084A1 (en) * | 2003-04-22 | 2005-09-29 | Fleischmann Lewis W | Collapsible, rotatable, and tiltable hydraulic spinal disc prosthesis system with selectable modular components |
US20040243885A1 (en) * | 2003-06-02 | 2004-12-02 | Fujitsu Limited | Methods and apparatus for correcting data and error detection codes on the fly |
US7191382B2 (en) * | 2003-06-02 | 2007-03-13 | Fujitsu Limited | Methods and apparatus for correcting data and error detection codes on the fly |
US7191379B2 (en) | 2003-09-10 | 2007-03-13 | Hewlett-Packard Development Company, L.P. | Magnetic memory with error correction coding |
US20050094459A1 (en) * | 2003-11-03 | 2005-05-05 | Robert Sesek | Magnetic memory |
US7325157B2 (en) | 2003-11-03 | 2008-01-29 | Samsung Electronics Co., Ltd | Magnetic memory devices having selective error encoding capability based on fault probabilities |
US20080178025A1 (en) * | 2004-02-27 | 2008-07-24 | Hand Leroy C | System and method for data manipulation |
US8316185B2 (en) | 2004-03-24 | 2012-11-20 | Qualcomm Incorporated | Cached memory system and cache controller for embedded digital signal processor |
US20050216666A1 (en) * | 2004-03-24 | 2005-09-29 | Sih Gilbert C | Cached memory system and cache controller for embedded digital signal processor |
US20100235578A1 (en) * | 2004-03-24 | 2010-09-16 | Qualcomm Incorporated | Cached Memory System and Cache Controller for Embedded Digital Signal Processor |
US7769950B2 (en) * | 2004-03-24 | 2010-08-03 | Qualcomm Incorporated | Cached memory system and cache controller for embedded digital signal processor |
US7447974B2 (en) | 2004-05-06 | 2008-11-04 | Micron Technology, Inc. | Memory controller method and system compensating for memory cell data losses |
US7836374B2 (en) | 2004-05-06 | 2010-11-16 | Micron Technology, Inc. | Memory controller method and system compensating for memory cell data losses |
US8689077B2 (en) | 2004-05-06 | 2014-04-01 | Micron Technology, Inc. | Memory controller method and system compensating for memory cell data losses |
US9064600B2 (en) | 2004-05-06 | 2015-06-23 | Micron Technology, Inc. | Memory controller method and system compensating for memory cell data losses |
US7447973B2 (en) | 2004-05-06 | 2008-11-04 | Micron Technology, Inc. | Memory controller method and system compensating for memory cell data losses |
US7428687B2 (en) | 2004-05-06 | 2008-09-23 | Micron Technology, Inc. | Memory controller method and system compensating for memory cell data losses |
US7322002B2 (en) * | 2004-05-26 | 2008-01-22 | Micron Technology, Inc. | Erasure pointer error correction |
US20050268203A1 (en) * | 2004-05-26 | 2005-12-01 | Micron Technology, Inc. | Erasure pointer error correction |
US7461320B2 (en) | 2004-06-24 | 2008-12-02 | Micron Technology, Inc. | Memory system and method having selective ECC during low power refresh |
US7340668B2 (en) * | 2004-06-25 | 2008-03-04 | Micron Technology, Inc. | Low power cost-effective ECC memory system and method |
US7526713B2 (en) | 2004-06-25 | 2009-04-28 | Micron Technology, Inc. | Low power cost-effective ECC memory system and method |
EP1612949A1 (en) * | 2004-06-30 | 2006-01-04 | STMicroelectronics S.r.l. | Method and system for correcting errors in electronic memory devices |
US20060005109A1 (en) * | 2004-06-30 | 2006-01-05 | Stmicroelectronics S.R.L. | Method and system for correcting errors in electronic memory devices |
US7623392B2 (en) | 2004-07-15 | 2009-11-24 | Micron Technology, Inc. | Method and system for controlling refresh to avoid memory cell data losses |
US7277345B2 (en) | 2004-07-15 | 2007-10-02 | Micron Technology, Inc. | Method and system for controlling refresh to avoid memory cell data losses |
US8279683B2 (en) | 2004-07-15 | 2012-10-02 | Micron Technology, Inc. | Digit line comparison circuits |
US7280386B2 (en) | 2004-07-15 | 2007-10-09 | Micron Technology, Inc. | Method and system for controlling refresh to avoid memory cell data losses |
US8446783B2 (en) | 2004-07-15 | 2013-05-21 | Micron Technology, Inc. | Digit line comparison circuits |
US7898892B2 (en) | 2004-07-15 | 2011-03-01 | Micron Technology, Inc. | Method and system for controlling refresh to avoid memory cell data losses |
US7558142B2 (en) | 2004-07-15 | 2009-07-07 | Micron Technology, Inc. | Method and system for controlling refresh to avoid memory cell data losses |
US20110134708A1 (en) * | 2004-07-15 | 2011-06-09 | Micron Technology, Inc. | Method and system for controlling refresh to avoid memory cell data losses |
US20060158949A1 (en) * | 2004-07-15 | 2006-07-20 | Klein Dean A | Method and system for controlling refresh to avoid memory cell data losses |
US7272066B2 (en) | 2004-07-15 | 2007-09-18 | Micron Technology, Inc. | Method and system for controlling refresh to avoid memory cell data losses |
US20060200723A1 (en) * | 2005-03-03 | 2006-09-07 | International Business Machines Corporation | Method and apparatus for implementing enhanced vertical ECC storage in a dynamic random access memory |
US7783957B2 (en) | 2005-03-03 | 2010-08-24 | International Business Machines Corporation | Apparatus for implementing enhanced vertical ECC storage in a dynamic random access memory |
US7451380B2 (en) * | 2005-03-03 | 2008-11-11 | International Business Machines Corporation | Method for implementing enhanced vertical ECC storage in a dynamic random access memory |
US20080294841A1 (en) * | 2005-03-03 | 2008-11-27 | International Business Machines Corporation | Apparatus for implementing enhanced vertical ecc storage in a dynamic random access memory |
US7590919B2 (en) * | 2005-12-05 | 2009-09-15 | Kabushiki Kaisha Toshiba | Apparatus, method and computer program product for reading information stored in storage medium, and storage medium for storing information based on charge amount |
US20070130496A1 (en) * | 2005-12-05 | 2007-06-07 | Kabushiki Kaisha Toshiba | Apparatus, method and computer program product for reading information stored in storage medium, and storage medium for storing information based on charge amount |
US9298543B2 (en) | 2006-01-11 | 2016-03-29 | Rambus Inc. | Electrically erasable programmable memory device that generates error-detection information |
US9262269B2 (en) * | 2006-01-11 | 2016-02-16 | Rambus Inc. | System and module comprising an electrically erasable programmable memory chip |
US10180865B2 (en) | 2006-01-11 | 2019-01-15 | Rambus Inc. | Memory device with unidirectional cyclic redundancy check (CRC) code transfer for both read and write data transmitted via bidirectional data link |
US11669379B2 (en) | 2006-01-11 | 2023-06-06 | Rambus Inc. | Controller that receives a cyclic redundancy check (CRC) code for both read and write data transmitted via bidirectional data link |
US9875151B2 (en) | 2006-01-11 | 2018-01-23 | Rambus Inc. | Controller that receives a cyclic redundancy check (CRC) code from an electrically erasable programmable memory device |
US11340973B2 (en) | 2006-01-11 | 2022-05-24 | Rambus Inc. | Controller that receives a cyclic redundancy check (CRC) code for both read and write data transmitted via bidirectional data link |
US10241849B2 (en) | 2006-01-11 | 2019-03-26 | Rambus Inc. | Controller that receives a cyclic redundancy check (CRC) code for both read and write data transmitted via bidirectional data link |
US9477547B2 (en) | 2006-01-11 | 2016-10-25 | Rambus Inc. | Controller device with retransmission upon error |
US10838793B2 (en) | 2006-01-11 | 2020-11-17 | Rambus Inc. | Memory device with unidirectional error detection code transfer for both read and write data transmitted via bidirectional data link |
US7941733B2 (en) * | 2006-02-20 | 2011-05-10 | Kabushiki Kaisha Toshiba | Semiconductor memory device |
US20110185261A1 (en) * | 2006-02-20 | 2011-07-28 | Kabushiki Kaisha Toshiba | Semiconductor memory device |
US20070198626A1 (en) * | 2006-02-20 | 2007-08-23 | Kabushiki Kaisha Toshiba | Semiconductor memory device |
US8201055B2 (en) | 2006-02-20 | 2012-06-12 | Kabushiki Kaisha Toshiba | Semiconductor memory device |
US20070266295A1 (en) * | 2006-05-15 | 2007-11-15 | Conley Kevin M | Convolutional Coding Methods for Nonvolatile Memory |
US20070266291A1 (en) * | 2006-05-15 | 2007-11-15 | Kabushiki Kaisha Toshiba | Semiconductor memory device |
US7840875B2 (en) * | 2006-05-15 | 2010-11-23 | Sandisk Corporation | Convolutional coding methods for nonvolatile memory |
US20070266296A1 (en) * | 2006-05-15 | 2007-11-15 | Conley Kevin M | Nonvolatile Memory with Convolutional Coding |
US8136014B2 (en) * | 2006-09-25 | 2012-03-13 | Kabushiki Kaisha Toshiba | Non-volatile semiconductor memory device |
US8239730B2 (en) | 2006-09-25 | 2012-08-07 | Kabushiki Kaisha Toshiba | Non-volatile semiconductor memory device |
US20080301532A1 (en) * | 2006-09-25 | 2008-12-04 | Kabushiki Kaisha Toshiba | Non-volatile semiconductor memory device |
US8359517B2 (en) | 2006-10-11 | 2013-01-22 | Micron Technology, Inc. | Memory system and method using partial ECC to achieve low power refresh and fast access to data |
US9286161B2 (en) | 2006-10-11 | 2016-03-15 | Micron Technology, Inc. | Memory system and method using partial ECC to achieve low power refresh and fast access to data |
US7894289B2 (en) | 2006-10-11 | 2011-02-22 | Micron Technology, Inc. | Memory system and method using partial ECC to achieve low power refresh and fast access to data |
US8832522B2 (en) | 2006-10-11 | 2014-09-09 | Micron Technology, Inc. | Memory system and method using partial ECC to achieve low power refresh and fast access to data |
US7900120B2 (en) | 2006-10-18 | 2011-03-01 | Micron Technology, Inc. | Memory system and method using ECC with flag bit to identify modified data |
US8413007B2 (en) | 2006-10-18 | 2013-04-02 | Micron Technology, Inc. | Memory system and method using ECC with flag bit to identify modified data |
US20110138252A1 (en) * | 2006-10-18 | 2011-06-09 | Pawlowski J Thomas | Memory system and method using ecc with flag bit to identify modified data |
US8880974B2 (en) | 2006-10-18 | 2014-11-04 | Micron Technology, Inc. | Memory system and method using ECC with flag bit to identify modified data |
US8601341B2 (en) | 2006-10-18 | 2013-12-03 | Micron Technologies, Inc. | Memory system and method using ECC with flag bit to identify modified data |
US20080222491A1 (en) * | 2007-02-07 | 2008-09-11 | Chang-Duck Lee | Flash memory system for improving read performance and read method thereof |
US20090006899A1 (en) * | 2007-06-26 | 2009-01-01 | International Business Machines Corporation | Error correcting code with chip kill capability and power saving enhancement |
US8010875B2 (en) * | 2007-06-26 | 2011-08-30 | International Business Machines Corporation | Error correcting code with chip kill capability and power saving enhancement |
US8181089B1 (en) * | 2007-08-24 | 2012-05-15 | Datadirect Networks, Inc. | Method for auto-correction of errors in a solid-state memory system |
US8127203B2 (en) * | 2007-09-17 | 2012-02-28 | Infineon Technologies Ag | Method, data processing apparatus and wireless device |
US20090077417A1 (en) * | 2007-09-17 | 2009-03-19 | Infineon Technologies Ag | Method, data processing apparatus and wireless device |
WO2009089716A1 (en) * | 2007-12-14 | 2009-07-23 | Huawei Technologies Co., Ltd. | Data checking method and device |
US20100211851A1 (en) * | 2009-02-17 | 2010-08-19 | Robert William Dixon | Data storage system with non-volatile memory for error correction |
US8255774B2 (en) * | 2009-02-17 | 2012-08-28 | Seagate Technology | Data storage system with non-volatile memory for error correction |
US20110191652A1 (en) * | 2010-01-29 | 2011-08-04 | Dave Nirav P | Memory read-channel with selective transmission of error correction data |
US9069687B2 (en) * | 2010-01-29 | 2015-06-30 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Memory read-channel with selective transmission of error correction data |
US8347192B1 (en) | 2010-03-08 | 2013-01-01 | Altera Corporation | Parallel finite field vector operators |
US20120066560A1 (en) * | 2010-09-10 | 2012-03-15 | Hai-Feng Chuang | Access method of volatile memory and access apparatus of volatile memory |
US9779020B2 (en) | 2011-02-08 | 2017-10-03 | Diablo Technologies Inc. | System and method for providing an address cache for memory map learning |
US11789662B2 (en) | 2011-02-08 | 2023-10-17 | Rambus Inc. | System and method of interfacing co-processors and input/output devices via a main memory system |
US9575908B2 (en) | 2011-02-08 | 2017-02-21 | Diablo Technologies Inc. | System and method for unlocking additional functions of a module |
US8972805B2 (en) | 2011-02-08 | 2015-03-03 | Diablo Technologies Inc. | System and method of interfacing co-processors and input/output devices via a main memory system |
US10168954B2 (en) | 2011-02-08 | 2019-01-01 | Rambus Inc. | System and method of interfacing co-processors and input/output devices via a main memory system |
US9552175B2 (en) | 2011-02-08 | 2017-01-24 | Diablo Technologies Inc. | System and method for providing a command buffer in a memory system |
US20120204079A1 (en) * | 2011-02-08 | 2012-08-09 | Diablo Technologies Inc. | System and method of interfacing co-processors and input/output devices via a main memory system |
KR20190089172A (en) * | 2011-02-08 | 2019-07-30 | 램버스 인코포레이티드 | System and method of interfacing co-processors and input/output devices via a main memory system |
KR20140061304A (en) * | 2011-02-08 | 2014-05-21 | 디아블로 테크놀로지즈 인코포레이티드 | System and method of interfacing co-processors and input/output devices via a main memory system |
US11422749B2 (en) | 2011-02-08 | 2022-08-23 | Rambus Inc. | System and method of interfacing co-processors and input/output devices via a main memory system |
US10725704B2 (en) | 2011-02-08 | 2020-07-28 | Rambus Inc. | System and method of interfacing co-processors and input/output devices via a main memory system |
US8713379B2 (en) * | 2011-02-08 | 2014-04-29 | Diablo Technologies Inc. | System and method of interfacing co-processors and input/output devices via a main memory system |
US10942682B2 (en) | 2011-02-08 | 2021-03-09 | Rambus Inc. | System and method of interfacing co-processors and input/output devices via a main memory system |
US20140351629A1 (en) * | 2013-05-24 | 2014-11-27 | Rambus Inc. | Memory repair method and apparatus based on error code tracking |
US11385959B2 (en) | 2013-05-24 | 2022-07-12 | Rambus Inc. | Memory repair method and apparatus based on error code tracking |
US10664344B2 (en) | 2013-05-24 | 2020-05-26 | Rambus Inc. | Memory repair method and apparatus based on error code tracking |
US9836348B2 (en) | 2013-05-24 | 2017-12-05 | Rambus Inc. | Memory repair method and apparatus based on error code tracking |
US11734106B2 (en) | 2013-05-24 | 2023-08-22 | Rambus Inc. | Memory repair method and apparatus based on error code tracking |
US9430324B2 (en) * | 2013-05-24 | 2016-08-30 | Rambus Inc. | Memory repair method and apparatus based on error code tracking |
US11204834B1 (en) * | 2020-09-26 | 2021-12-21 | Sage Microelectronics Corporation | Implementation of keeping data integrity in multiple dimensions |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5459742A (en) | Solid state disk memory using storage devices with defects | |
US5754753A (en) | Multiple-bit error correction in computer main memory | |
US5343426A (en) | Data formater/converter for use with solid-state disk memory using storage devices with defects | |
US7644348B2 (en) | Method and apparatus for error detection and correction | |
US7370264B2 (en) | H-matrix for error correcting circuitry | |
US6996766B2 (en) | Error detection/correction code which detects and corrects a first failing component and optionally a second failing component | |
US5077737A (en) | Method and apparatus for storing digital data in off-specification dynamic random access memory devices | |
US6976194B2 (en) | Memory/Transmission medium failure handling controller and method | |
JP4071940B2 (en) | Shared error correction for memory design | |
US6973613B2 (en) | Error detection/correction code which detects and corrects component failure and which provides single bit error correction subsequent to component failure | |
US7398449B1 (en) | Encoding 64-bit data nibble error correct and cyclic-redundancy code (CRC) address error detect for use on a 76-bit memory module | |
US7941696B2 (en) | Flash-based memory system with static or variable length page stripes including data protection information and auxiliary protection stripes | |
EP0535086B1 (en) | Multiple error correction in a computer memory | |
US20040177309A1 (en) | Familial correction with non-familial double bit error detection | |
US8291303B2 (en) | Memory device with error correction system for detection and correction errors in read out data | |
JP2007115390A (en) | Memory device, data-transmitting method, and data-storing method | |
JPH05241975A (en) | Data processing system having error/detecting correcting mechanism | |
JPH0778746B2 (en) | Error correction device | |
JP2001005736A (en) | Memory error correcting device | |
EP0620524A2 (en) | Improvements in or relating to memories and their manufacture | |
US4631725A (en) | Error correcting and detecting system | |
JP5134569B2 (en) | Memory device | |
US6487685B1 (en) | System and method for minimizing error correction code bits in variable sized data formats | |
US20040225944A1 (en) | Systems and methods for processing an error correction code word for storage in memory components | |
US5751740A (en) | Error detection and correction system for use with address translation memory controller |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: CANADIAN IMPERIAL BANK OF COMMERCE, AS ADMINISTFree format text: SECURITY INTEREST;ASSIGNOR:QUANTUM CORPORATION;REEL/FRAME:007152/0815Effective date: 19941003Owner name: QUANTUM CORPORATIONFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:DIGITAL EQUIPMENT CORPORATION;REEL/FRAME:007156/0665Effective date: 19941003 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: CANADIAN IMPERIAL BANK OF COMMERCE, NEW YORKFree format text: SECURITY INTEREST;ASSIGNOR:QUANTUM CORPORATION;REEL/FRAME:008222/0215Effective date: 19961003 |
|
AS | Assignment |
Owner name: CANADIAN IMPERIAL BANK, AS ADMINISTRATIVE AGENT, NFree format text: RELEASE;ASSIGNOR:QUANTUM CORPORATION;REEL/FRAME:008744/0904Effective date: 19970818 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: KEYBANK NATIONAL ASSOCIATION, IDAHOFree format text: SECURITY AGREEMENT;ASSIGNOR:QUANTUM CORP.;REEL/FRAME:013616/0759Effective date: 20021217 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: KEYBANK NATIONAL ASSOCIATION, AS ADMINISTRATIVE AGFree format text: INTELLECTUAL PROPERTY SECURITY AGREEMENT (SECOND LIEN);ASSIGNOR:QUANTUM CORPORATION;REEL/FRAME:018268/0475Effective date: 20060822 |
|
AS | Assignment |
Owner name: KEYBANK NATIONAL ASSOCIATION, AS ADMINISTRATIVE AGFree format text: INTELLECTUAL PROPERTY SECURITY AGREEMENT (FIRST LIEN);ASSIGNOR:QUANTUM CORPORATION;REEL/FRAME:018303/0228Effective date: 20060822 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: QUANTUM CORPORATION, CALIFORNIAFree format text: TERMINATION OF SECURITY INTEREST IN PATENTS REEL 018269 FRAME 0005 AND REEL 018268 FRAME 0475;ASSIGNOR:KEY BANK, NATIONAL ASSOCIATION;REEL/FRAME:019550/0659Effective date: 20070712Owner name: QUANTUM CORPORATION,CALIFORNIAFree format text: TERMINATION OF SECURITY INTEREST IN PATENTS REEL 018269 FRAME 0005 AND REEL 018268 FRAME 0475;ASSIGNOR:KEY BANK, NATIONAL ASSOCIATION;REEL/FRAME:019550/0659Effective date: 20070712 |
|
AS | Assignment |
Owner name: QUANTUM CORPORATION, CALIFORNIAFree format text: RELEASE OF INTELLECTUAL PROPERTY SECURITY AGREEMENT AT REEL 018303 FRAME 0228;ASSIGNOR:KEYBANK NATIONAL ASSOCIATION;REEL/FRAME:019562/0926Effective date: 20070712 |
|
AS | Assignment |
Owner name: CREDIT SUISSE, NEW YORKFree format text: SECURITY AGREEMENT;ASSIGNORS:QUANTUM CORPORATION;ADVANCED DIGITAL INFORMATION CORPORATION;CERTANCE HOLDINGS CORPORATION;AND OTHERS;REEL/FRAME:019605/0159Effective date: 20070712Owner name: CREDIT SUISSE,NEW YORKFree format text: SECURITY AGREEMENT;ASSIGNORS:QUANTUM CORPORATION;ADVANCED DIGITAL INFORMATION CORPORATION;CERTANCE HOLDINGS CORPORATION;AND OTHERS;REEL/FRAME:019605/0159Effective date: 20070712 |
|
AS | Assignment |
Owner name: GOOGLE INC., CALIFORNIAFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:QUANTUM CORPORATION;REEL/FRAME:027014/0947Effective date: 20110926 |
|
AS | Assignment |
Owner name: QUANTUM CORPORATION, CALIFORNIAFree format text: RELEASE OF SECURITY INTEREST IN PATENT COLLATERAL RECORDED AT REEL/FRAME NO 013616/0759;ASSIGNOR:KEYBANK NATIONAL ASSOCIATION;REEL/FRAME:027941/0352Effective date: 20120327 |
|
AS | Assignment |
Owner name: QUANTUM CORPORATION, WASHINGTONFree format text: RELEASE BY SECURED PARTY;ASSIGNOR:CREDIT SUISSE, CAYMAN ISLANDS BRANCH (FORMERLY KNOWN AS CREDIT SUISSE), AS COLLATERAL AGENT;REEL/FRAME:027968/0007Effective date: 20120329Owner name: CERTANCE, LLC, WASHINGTONFree format text: RELEASE BY SECURED PARTY;ASSIGNOR:CREDIT SUISSE, CAYMAN ISLANDS BRANCH (FORMERLY KNOWN AS CREDIT SUISSE), AS COLLATERAL AGENT;REEL/FRAME:027968/0007Effective date: 20120329Owner name: CERTANCE HOLDINGS CORPORATION, WASHINGTONFree format text: RELEASE BY SECURED PARTY;ASSIGNOR:CREDIT SUISSE, CAYMAN ISLANDS BRANCH (FORMERLY KNOWN AS CREDIT SUISSE), AS COLLATERAL AGENT;REEL/FRAME:027968/0007Effective date: 20120329Owner name: ADVANCED DIGITAL INFORMATION CORPORATION, WASHINGTFree format text: RELEASE BY SECURED PARTY;ASSIGNOR:CREDIT SUISSE, CAYMAN ISLANDS BRANCH (FORMERLY KNOWN AS CREDIT SUISSE), AS COLLATERAL AGENT;REEL/FRAME:027968/0007Effective date: 20120329Owner name: QUANTUM INTERNATIONAL, INC., WASHINGTONFree format text: RELEASE BY SECURED PARTY;ASSIGNOR:CREDIT SUISSE, CAYMAN ISLANDS BRANCH (FORMERLY KNOWN AS CREDIT SUISSE), AS COLLATERAL AGENT;REEL/FRAME:027968/0007Effective date: 20120329Owner name: CERTANCE (US) HOLDINGS, INC., WASHINGTONFree format text: RELEASE BY SECURED PARTY;ASSIGNOR:CREDIT SUISSE, CAYMAN ISLANDS BRANCH (FORMERLY KNOWN AS CREDIT SUISSE), AS COLLATERAL AGENT;REEL/FRAME:027968/0007Effective date: 20120329 |
|
AS | Assignment |
Owner name: GOOGLE LLC, CALIFORNIAFree format text: CHANGE OF NAME;ASSIGNOR:GOOGLE INC.;REEL/FRAME:044144/0001Effective date: 20170929 |