--------------------------------------------------------------------------------
Release 12.4 Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml system.twx system.ncd -o system.twr system.pcf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.15 2010-12-02)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 66.6667 MHz 
HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.999ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 66.6667 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.999ns (period - (min low pulse limit / (low pulse / period)))
  Period: 14.999ns
  Low pulse: 7.500ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Logical resource: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.999ns (period - (min high pulse limit / (high pulse / period)))
  Period: 14.999ns
  High pulse: 7.500ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Logical resource: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.779ns (period - min period limit)
  Period: 14.999ns
  Min period limit: 2.220ns (450.450MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Logical resource: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = 
PERIOD TIMEGRP         "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" 
TS_sys_clk_pin         HIGH 50%;

 252973 paths analyzed, 9671 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.639ns.
--------------------------------------------------------------------------------

Paths for end point lmb_bram/lmb_bram/ramb16bwer_14 (RAMB16_X1Y28.ADDRA11), 196 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_12 (FF)
  Destination:          lmb_bram/lmb_bram/ramb16bwer_14 (RAM)
  Requirement:          14.999ns
  Data Path Delay:      14.543ns (Levels of Logic = 3)
  Clock Path Skew:      0.013ns (0.454 - 0.441)
  Source Clock:         clk_66_6667MHz rising at 0.000ns
  Destination Clock:    clk_66_6667MHz rising at 14.999ns
  Clock Uncertainty:    0.109ns

  Clock Uncertainty:          0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.205ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_12 to lmb_bram/lmb_bram/ramb16bwer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y40.DQ      Tcko                  0.633   microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1<12>
                                                       microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_12
    SLICE_X20Y43.A2      net (fanout=1)        2.565   microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1<12>
    SLICE_X20Y43.COUT    Topcya                0.682   microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY/O
                                                       microblaze_0/microblaze_0/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.nibble_Zero<3>1
                                                       microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY
    SLICE_X20Y44.CIN     net (fanout=1)        0.003   microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY/O
    SLICE_X20Y44.CMUX    Tcinc                 0.442   microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/ex_jump_q
                                                       microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY4
    SLICE_X7Y38.D2       net (fanout=32)       2.552   microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY4/O
    SLICE_X7Y38.D        Tilo                  0.341   mb_plb_M_ABus<51>
                                                       microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Mmux_new_pc111
    RAMB16_X1Y28.ADDRA11 net (fanout=17)       6.925   ilmb_LMB_ABus<19>
    RAMB16_X1Y28.CLKA    Trcck_ADDRA           0.400   lmb_bram/lmb_bram/ramb16bwer_14
                                                       lmb_bram/lmb_bram/ramb16bwer_14
    -------------------------------------------------  ---------------------------
    Total                                     14.543ns (2.498ns logic, 12.045ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/Performance.Decode_I/EX_ALU_Op_0 (FF)
  Destination:          lmb_bram/lmb_bram/ramb16bwer_14 (RAM)
  Requirement:          14.999ns
  Data Path Delay:      14.530ns (Levels of Logic = 5)
  Clock Path Skew:      0.017ns (0.334 - 0.317)
  Source Clock:         clk_66_6667MHz rising at 0.000ns
  Destination Clock:    clk_66_6667MHz rising at 14.999ns
  Clock Uncertainty:    0.109ns

  Clock Uncertainty:          0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.205ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/Performance.Decode_I/EX_ALU_Op_0 to lmb_bram/lmb_bram/ramb16bwer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y48.AQ      Tcko                  0.548   microblaze_0/microblaze_0/Performance.Decode_I/EX_ALU_Op<0>
                                                       microblaze_0/microblaze_0/Performance.Decode_I/EX_ALU_Op_0
    SLICE_X12Y34.B2      net (fanout=35)       3.604   microblaze_0/microblaze_0/Performance.Decode_I/EX_ALU_Op<0>
    SLICE_X12Y34.COUT    Topcyb                0.660   mb_plb_M_ABus<29>
                                                       microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                       microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X12Y35.COUT    Tbyp                  0.123   mb_plb_M_ABus<25>
                                                       microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X12Y36.COUT    Tbyp                  0.123   mb_plb_M_ABus<21>
                                                       microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X12Y37.BMUX    Tcinb                 0.409   mb_plb_M_ABus<17>
                                                       microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X7Y38.D1       net (fanout=18)       1.388   dlmb_LMB_ABus<19>
    SLICE_X7Y38.D        Tilo                  0.341   mb_plb_M_ABus<51>
                                                       microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Mmux_new_pc111
    RAMB16_X1Y28.ADDRA11 net (fanout=17)       6.925   ilmb_LMB_ABus<19>
    RAMB16_X1Y28.CLKA    Trcck_ADDRA           0.400   lmb_bram/lmb_bram/ramb16bwer_14
                                                       lmb_bram/lmb_bram/ramb16bwer_14
    -------------------------------------------------  ---------------------------
    Total                                     14.530ns (2.604ns logic, 11.926ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/Performance.Decode_I/EX_ALU_Op_0 (FF)
  Destination:          lmb_bram/lmb_bram/ramb16bwer_14 (RAM)
  Requirement:          14.999ns
  Data Path Delay:      14.458ns (Levels of Logic = 5)
  Clock Path Skew:      0.017ns (0.334 - 0.317)
  Source Clock:         clk_66_6667MHz rising at 0.000ns
  Destination Clock:    clk_66_6667MHz rising at 14.999ns
  Clock Uncertainty:    0.109ns

  Clock Uncertainty:          0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.205ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/Performance.Decode_I/EX_ALU_Op_0 to lmb_bram/lmb_bram/ramb16bwer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y48.AQ      Tcko                  0.548   microblaze_0/microblaze_0/Performance.Decode_I/EX_ALU_Op<0>
                                                       microblaze_0/microblaze_0/Performance.Decode_I/EX_ALU_Op_0
    SLICE_X12Y34.B2      net (fanout=35)       3.604   microblaze_0/microblaze_0/Performance.Decode_I/EX_ALU_Op<0>
    SLICE_X12Y34.COUT    Topcyb                0.588   mb_plb_M_ABus<29>
                                                       microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT5
                                                       microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X12Y35.COUT    Tbyp                  0.123   mb_plb_M_ABus<25>
                                                       microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X12Y36.COUT    Tbyp                  0.123   mb_plb_M_ABus<21>
                                                       microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X12Y37.BMUX    Tcinb                 0.409   mb_plb_M_ABus<17>
                                                       microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X7Y38.D1       net (fanout=18)       1.388   dlmb_LMB_ABus<19>
    SLICE_X7Y38.D        Tilo                  0.341   mb_plb_M_ABus<51>
                                                       microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Mmux_new_pc111
    RAMB16_X1Y28.ADDRA11 net (fanout=17)       6.925   ilmb_LMB_ABus<19>
    RAMB16_X1Y28.CLKA    Trcck_ADDRA           0.400   lmb_bram/lmb_bram/ramb16bwer_14
                                                       lmb_bram/lmb_bram/ramb16bwer_14
    -------------------------------------------------  ---------------------------
    Total                                     14.458ns (2.532ns logic, 11.926ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Paths for end point lmb_bram/lmb_bram/ramb16bwer_15 (RAMB16_X1Y26.ADDRA11), 196 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_12 (FF)
  Destination:          lmb_bram/lmb_bram/ramb16bwer_15 (RAM)
  Requirement:          14.999ns
  Data Path Delay:      13.369ns (Levels of Logic = 3)
  Clock Path Skew:      0.016ns (0.457 - 0.441)
  Source Clock:         clk_66_6667MHz rising at 0.000ns
  Destination Clock:    clk_66_6667MHz rising at 14.999ns
  Clock Uncertainty:    0.109ns

  Clock Uncertainty:          0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.205ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_12 to lmb_bram/lmb_bram/ramb16bwer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y40.DQ      Tcko                  0.633   microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1<12>
                                                       microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_12
    SLICE_X20Y43.A2      net (fanout=1)        2.565   microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1<12>
    SLICE_X20Y43.COUT    Topcya                0.682   microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY/O
                                                       microblaze_0/microblaze_0/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.nibble_Zero<3>1
                                                       microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY
    SLICE_X20Y44.CIN     net (fanout=1)        0.003   microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY/O
    SLICE_X20Y44.CMUX    Tcinc                 0.442   microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/ex_jump_q
                                                       microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY4
    SLICE_X7Y38.D2       net (fanout=32)       2.552   microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY4/O
    SLICE_X7Y38.D        Tilo                  0.341   mb_plb_M_ABus<51>
                                                       microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Mmux_new_pc111
    RAMB16_X1Y26.ADDRA11 net (fanout=17)       5.751   ilmb_LMB_ABus<19>
    RAMB16_X1Y26.CLKA    Trcck_ADDRA           0.400   lmb_bram/lmb_bram/ramb16bwer_15
                                                       lmb_bram/lmb_bram/ramb16bwer_15
    -------------------------------------------------  ---------------------------
    Total                                     13.369ns (2.498ns logic, 10.871ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/Performance.Decode_I/EX_ALU_Op_0 (FF)
  Destination:          lmb_bram/lmb_bram/ramb16bwer_15 (RAM)
  Requirement:          14.999ns
  Data Path Delay:      13.356ns (Levels of Logic = 5)
  Clock Path Skew:      0.020ns (0.337 - 0.317)
  Source Clock:         clk_66_6667MHz rising at 0.000ns
  Destination Clock:    clk_66_6667MHz rising at 14.999ns
  Clock Uncertainty:    0.109ns

  Clock Uncertainty:          0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.205ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/Performance.Decode_I/EX_ALU_Op_0 to lmb_bram/lmb_bram/ramb16bwer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y48.AQ      Tcko                  0.548   microblaze_0/microblaze_0/Performance.Decode_I/EX_ALU_Op<0>
                                                       microblaze_0/microblaze_0/Performance.Decode_I/EX_ALU_Op_0
    SLICE_X12Y34.B2      net (fanout=35)       3.604   microblaze_0/microblaze_0/Performance.Decode_I/EX_ALU_Op<0>
    SLICE_X12Y34.COUT    Topcyb                0.660   mb_plb_M_ABus<29>
                                                       microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                       microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X12Y35.COUT    Tbyp                  0.123   mb_plb_M_ABus<25>
                                                       microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X12Y36.COUT    Tbyp                  0.123   mb_plb_M_ABus<21>
                                                       microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X12Y37.BMUX    Tcinb                 0.409   mb_plb_M_ABus<17>
                                                       microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X7Y38.D1       net (fanout=18)       1.388   dlmb_LMB_ABus<19>
    SLICE_X7Y38.D        Tilo                  0.341   mb_plb_M_ABus<51>
                                                       microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Mmux_new_pc111
    RAMB16_X1Y26.ADDRA11 net (fanout=17)       5.751   ilmb_LMB_ABus<19>
    RAMB16_X1Y26.CLKA    Trcck_ADDRA           0.400   lmb_bram/lmb_bram/ramb16bwer_15
                                                       lmb_bram/lmb_bram/ramb16bwer_15
    -------------------------------------------------  ---------------------------
    Total                                     13.356ns (2.604ns logic, 10.752ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/Performance.Decode_I/EX_ALU_Op_0 (FF)
  Destination:          lmb_bram/lmb_bram/ramb16bwer_15 (RAM)
  Requirement:          14.999ns
  Data Path Delay:      13.284ns (Levels of Logic = 5)
  Clock Path Skew:      0.020ns (0.337 - 0.317)
  Source Clock:         clk_66_6667MHz rising at 0.000ns
  Destination Clock:    clk_66_6667MHz rising at 14.999ns
  Clock Uncertainty:    0.109ns

  Clock Uncertainty:          0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.205ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/Performance.Decode_I/EX_ALU_Op_0 to lmb_bram/lmb_bram/ramb16bwer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y48.AQ      Tcko                  0.548   microblaze_0/microblaze_0/Performance.Decode_I/EX_ALU_Op<0>
                                                       microblaze_0/microblaze_0/Performance.Decode_I/EX_ALU_Op_0
    SLICE_X12Y34.B2      net (fanout=35)       3.604   microblaze_0/microblaze_0/Performance.Decode_I/EX_ALU_Op<0>
    SLICE_X12Y34.COUT    Topcyb                0.588   mb_plb_M_ABus<29>
                                                       microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT5
                                                       microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X12Y35.COUT    Tbyp                  0.123   mb_plb_M_ABus<25>
                                                       microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X12Y36.COUT    Tbyp                  0.123   mb_plb_M_ABus<21>
                                                       microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X12Y37.BMUX    Tcinb                 0.409   mb_plb_M_ABus<17>
                                                       microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X7Y38.D1       net (fanout=18)       1.388   dlmb_LMB_ABus<19>
    SLICE_X7Y38.D        Tilo                  0.341   mb_plb_M_ABus<51>
                                                       microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Mmux_new_pc111
    RAMB16_X1Y26.ADDRA11 net (fanout=17)       5.751   ilmb_LMB_ABus<19>
    RAMB16_X1Y26.CLKA    Trcck_ADDRA           0.400   lmb_bram/lmb_bram/ramb16bwer_15
                                                       lmb_bram/lmb_bram/ramb16bwer_15
    -------------------------------------------------  ---------------------------
    Total                                     13.284ns (2.532ns logic, 10.752ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Paths for end point lmb_bram/lmb_bram/ramb16bwer_0 (RAMB16_X1Y10.ADDRA8), 166 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/Performance.Decode_I/EX_ALU_Op_0 (FF)
  Destination:          lmb_bram/lmb_bram/ramb16bwer_0 (RAM)
  Requirement:          14.999ns
  Data Path Delay:      13.152ns (Levels of Logic = 4)
  Clock Path Skew:      0.009ns (0.545 - 0.536)
  Source Clock:         clk_66_6667MHz rising at 0.000ns
  Destination Clock:    clk_66_6667MHz rising at 14.999ns
  Clock Uncertainty:    0.109ns

  Clock Uncertainty:          0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.205ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/Performance.Decode_I/EX_ALU_Op_0 to lmb_bram/lmb_bram/ramb16bwer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y48.AQ      Tcko                  0.548   microblaze_0/microblaze_0/Performance.Decode_I/EX_ALU_Op<0>
                                                       microblaze_0/microblaze_0/Performance.Decode_I/EX_ALU_Op_0
    SLICE_X12Y34.B2      net (fanout=35)       3.604   microblaze_0/microblaze_0/Performance.Decode_I/EX_ALU_Op<0>
    SLICE_X12Y34.COUT    Topcyb                0.660   mb_plb_M_ABus<29>
                                                       microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                       microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X12Y35.COUT    Tbyp                  0.123   mb_plb_M_ABus<25>
                                                       microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X12Y36.CMUX    Tcinc                 0.434   mb_plb_M_ABus<21>
                                                       microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X3Y41.D3       net (fanout=18)       2.328   dlmb_LMB_ABus<22>
    SLICE_X3Y41.DMUX     Tilo                  0.455   microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc<23>
                                                       microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Mmux_new_pc151
    RAMB16_X1Y10.ADDRA8  net (fanout=18)       4.594   ilmb_LMB_ABus<22>
    RAMB16_X1Y10.CLKA    Trcck_ADDRA           0.400   lmb_bram/lmb_bram/ramb16bwer_0
                                                       lmb_bram/lmb_bram/ramb16bwer_0
    -------------------------------------------------  ---------------------------
    Total                                     13.152ns (2.620ns logic, 10.532ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/Performance.Decode_I/EX_ALU_Op_0 (FF)
  Destination:          lmb_bram/lmb_bram/ramb16bwer_0 (RAM)
  Requirement:          14.999ns
  Data Path Delay:      13.080ns (Levels of Logic = 4)
  Clock Path Skew:      0.009ns (0.545 - 0.536)
  Source Clock:         clk_66_6667MHz rising at 0.000ns
  Destination Clock:    clk_66_6667MHz rising at 14.999ns
  Clock Uncertainty:    0.109ns

  Clock Uncertainty:          0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.205ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/Performance.Decode_I/EX_ALU_Op_0 to lmb_bram/lmb_bram/ramb16bwer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y48.AQ      Tcko                  0.548   microblaze_0/microblaze_0/Performance.Decode_I/EX_ALU_Op<0>
                                                       microblaze_0/microblaze_0/Performance.Decode_I/EX_ALU_Op_0
    SLICE_X12Y34.B2      net (fanout=35)       3.604   microblaze_0/microblaze_0/Performance.Decode_I/EX_ALU_Op<0>
    SLICE_X12Y34.COUT    Topcyb                0.588   mb_plb_M_ABus<29>
                                                       microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT5
                                                       microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X12Y35.COUT    Tbyp                  0.123   mb_plb_M_ABus<25>
                                                       microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X12Y36.CMUX    Tcinc                 0.434   mb_plb_M_ABus<21>
                                                       microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X3Y41.D3       net (fanout=18)       2.328   dlmb_LMB_ABus<22>
    SLICE_X3Y41.DMUX     Tilo                  0.455   microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc<23>
                                                       microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Mmux_new_pc151
    RAMB16_X1Y10.ADDRA8  net (fanout=18)       4.594   ilmb_LMB_ABus<22>
    RAMB16_X1Y10.CLKA    Trcck_ADDRA           0.400   lmb_bram/lmb_bram/ramb16bwer_0
                                                       lmb_bram/lmb_bram/ramb16bwer_0
    -------------------------------------------------  ---------------------------
    Total                                     13.080ns (2.548ns logic, 10.532ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/Performance.Decode_I/EX_ALU_Op_0 (FF)
  Destination:          lmb_bram/lmb_bram/ramb16bwer_0 (RAM)
  Requirement:          14.999ns
  Data Path Delay:      12.613ns (Levels of Logic = 3)
  Clock Path Skew:      0.009ns (0.545 - 0.536)
  Source Clock:         clk_66_6667MHz rising at 0.000ns
  Destination Clock:    clk_66_6667MHz rising at 14.999ns
  Clock Uncertainty:    0.109ns

  Clock Uncertainty:          0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.205ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/Performance.Decode_I/EX_ALU_Op_0 to lmb_bram/lmb_bram/ramb16bwer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y48.AQ      Tcko                  0.548   microblaze_0/microblaze_0/Performance.Decode_I/EX_ALU_Op<0>
                                                       microblaze_0/microblaze_0/Performance.Decode_I/EX_ALU_Op_0
    SLICE_X12Y35.A2      net (fanout=35)       3.156   microblaze_0/microblaze_0/Performance.Decode_I/EX_ALU_Op<0>
    SLICE_X12Y35.COUT    Topcya                0.695   mb_plb_M_ABus<25>
                                                       microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[28].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT5
                                                       microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X12Y36.CMUX    Tcinc                 0.434   mb_plb_M_ABus<21>
                                                       microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X3Y41.D3       net (fanout=18)       2.328   dlmb_LMB_ABus<22>
    SLICE_X3Y41.DMUX     Tilo                  0.455   microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc<23>
                                                       microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Mmux_new_pc151
    RAMB16_X1Y10.ADDRA8  net (fanout=18)       4.594   ilmb_LMB_ABus<22>
    RAMB16_X1Y10.CLKA    Trcck_ADDRA           0.400   lmb_bram/lmb_bram/ramb16bwer_0
                                                       lmb_bram/lmb_bram/ramb16bwer_0
    -------------------------------------------------  ---------------------------
    Total                                     12.613ns (2.532ns logic, 10.081ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD TIMEGRP
        "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_0_0 (SLICE_X30Y24.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.257ns (requirement - (clock path skew + uncertainty - data path))
  Source:               USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_1 (FF)
  Destination:          USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.259ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.032 - 0.030)
  Source Clock:         clk_66_6667MHz rising at 0.000ns
  Destination Clock:    clk_66_6667MHz rising at 14.999ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_1 to USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y24.AQ      Tcko                  0.198   USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_4
                                                       USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_1
    SLICE_X30Y24.AI      net (fanout=2)        0.031   USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_1
    SLICE_X30Y24.CLK     Tdh         (-Th)    -0.030   USB_UART/USB_UART/UARTLITE_CORE_I/rx_Data<6>
                                                       USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.259ns (0.228ns logic, 0.031ns route)
                                                       (88.0% logic, 12.0% route)

--------------------------------------------------------------------------------

Paths for end point USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_15 (SLICE_X34Y21.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.258ns (requirement - (clock path skew + uncertainty - data path))
  Source:               USB_UART/USB_UART/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud (FF)
  Destination:          USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.258ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_66_6667MHz rising at 0.000ns
  Destination Clock:    clk_66_6667MHz rising at 14.999ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: USB_UART/USB_UART/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud to USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y20.CQ      Tcko                  0.200   USB_UART/USB_UART/UARTLITE_CORE_I/BAUD_RATE_I/count<5>
                                                       USB_UART/USB_UART/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud
    SLICE_X34Y21.CE      net (fanout=11)       0.166   USB_UART/USB_UART/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud
    SLICE_X34Y21.CLK     Tckce       (-Th)     0.108   USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_15
                                                       USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_15
    -------------------------------------------------  ---------------------------
    Total                                      0.258ns (0.092ns logic, 0.166ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Paths for end point mips_kult_0/mips_kult_0/USER_LOGIC_I/tdt4255_toplevel/INST_MEM/Mram_MEM (RAMB8_X1Y9.DIBDI9), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.279ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mips_kult_0/mips_kult_0/USER_LOGIC_I/tdt4255_toplevel/TDT4255_COM/write_data_25 (FF)
  Destination:          mips_kult_0/mips_kult_0/USER_LOGIC_I/tdt4255_toplevel/INST_MEM/Mram_MEM (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.286ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.126 - 0.119)
  Source Clock:         clk_66_6667MHz rising at 0.000ns
  Destination Clock:    clk_66_6667MHz rising at 14.999ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mips_kult_0/mips_kult_0/USER_LOGIC_I/tdt4255_toplevel/TDT4255_COM/write_data_25 to mips_kult_0/mips_kult_0/USER_LOGIC_I/tdt4255_toplevel/INST_MEM/Mram_MEM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y19.BQ      Tcko                  0.198   mips_kult_0/mips_kult_0/USER_LOGIC_I/tdt4255_toplevel/TDT4255_COM/write_data<27>
                                                       mips_kult_0/mips_kult_0/USER_LOGIC_I/tdt4255_toplevel/TDT4255_COM/write_data_25
    RAMB8_X1Y9.DIBDI9    net (fanout=2)        0.141   mips_kult_0/mips_kult_0/USER_LOGIC_I/tdt4255_toplevel/TDT4255_COM/write_data<25>
    RAMB8_X1Y9.CLKBRDCLK Trckd_DIB   (-Th)     0.053   mips_kult_0/mips_kult_0/USER_LOGIC_I/tdt4255_toplevel/INST_MEM/Mram_MEM
                                                       mips_kult_0/mips_kult_0/USER_LOGIC_I/tdt4255_toplevel/INST_MEM/Mram_MEM
    -------------------------------------------------  ---------------------------
    Total                                      0.286ns (0.145ns logic, 0.141ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.279ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mips_kult_0/mips_kult_0/USER_LOGIC_I/tdt4255_toplevel/TDT4255_COM/write_data_25 (FF)
  Destination:          mips_kult_0/mips_kult_0/USER_LOGIC_I/tdt4255_toplevel/INST_MEM/Mram_MEM (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.286ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.126 - 0.119)
  Source Clock:         clk_66_6667MHz rising at 0.000ns
  Destination Clock:    clk_66_6667MHz rising at 14.999ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mips_kult_0/mips_kult_0/USER_LOGIC_I/tdt4255_toplevel/TDT4255_COM/write_data_25 to mips_kult_0/mips_kult_0/USER_LOGIC_I/tdt4255_toplevel/INST_MEM/Mram_MEM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y19.BQ      Tcko                  0.198   mips_kult_0/mips_kult_0/USER_LOGIC_I/tdt4255_toplevel/TDT4255_COM/write_data<27>
                                                       mips_kult_0/mips_kult_0/USER_LOGIC_I/tdt4255_toplevel/TDT4255_COM/write_data_25
    RAMB8_X1Y9.DIBDI9    net (fanout=2)        0.141   mips_kult_0/mips_kult_0/USER_LOGIC_I/tdt4255_toplevel/TDT4255_COM/write_data<25>
    RAMB8_X1Y9.CLKAWRCLK Trckd_DIB   (-Th)     0.053   mips_kult_0/mips_kult_0/USER_LOGIC_I/tdt4255_toplevel/INST_MEM/Mram_MEM
                                                       mips_kult_0/mips_kult_0/USER_LOGIC_I/tdt4255_toplevel/INST_MEM/Mram_MEM
    -------------------------------------------------  ---------------------------
    Total                                      0.286ns (0.145ns logic, 0.141ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD TIMEGRP
        "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 11.154ns (period - min period limit)
  Period: 14.999ns
  Min period limit: 3.845ns (260.078MHz) (Trper_CLKA(Fmax))
  Physical resource: lmb_bram/lmb_bram/ramb16bwer_0/CLKA
  Logical resource: lmb_bram/lmb_bram/ramb16bwer_0/CLKA
  Location pin: RAMB16_X1Y10.CLKA
  Clock network: clk_66_6667MHz
--------------------------------------------------------------------------------
Slack: 11.154ns (period - min period limit)
  Period: 14.999ns
  Min period limit: 3.845ns (260.078MHz) (Trper_CLKB(Fmax))
  Physical resource: lmb_bram/lmb_bram/ramb16bwer_0/CLKB
  Logical resource: lmb_bram/lmb_bram/ramb16bwer_0/CLKB
  Location pin: RAMB16_X1Y10.CLKB
  Clock network: clk_66_6667MHz
--------------------------------------------------------------------------------
Slack: 11.154ns (period - min period limit)
  Period: 14.999ns
  Min period limit: 3.845ns (260.078MHz) (Trper_CLKA(Fmax))
  Physical resource: lmb_bram/lmb_bram/ramb16bwer_1/CLKA
  Logical resource: lmb_bram/lmb_bram/ramb16bwer_1/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: clk_66_6667MHz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     15.000ns|      4.999ns|     14.639ns|            0|            0|            0|       252973|
| TS_clock_generator_0_clock_gen|     15.000ns|     14.639ns|          N/A|            0|            0|       252973|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fpga_0_clk_1_sys_clk_pin
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
fpga_0_clk_1_sys_clk_pin|   14.639|    3.605|    2.354|    1.789|
------------------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 252973 paths, 0 nets, and 11327 connections

Design statistics:
   Minimum period:  14.639ns{1}   (Maximum frequency:  68.311MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 01 14:32:10 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 258 MB



