// Defining a module named "counter"
module counter(input clk, input rst, output reg[7:0] count);

    // Defining a parameter for the maximum value of the counter
    parameter MAX = 255;

    // Defining a register for the counter
    reg [7:0] cnt_reg;

    // Assigning initial value of 0 to the counter
    // Using an always block to always check for clock and reset signal
    always @(posedge clk, posedge rst) begin
        if (rst) // If reset is 1, set the counter value to 0
            cnt_reg <= 0;
        else if (cnt_reg == MAX) // If counter reaches maximum value, reset to 0
            cnt_reg <= 0;
        else // Otherwise, increment the counter by 1
            cnt_reg <= cnt_reg + 1;
    end

    // Assigning the value of the counter register to the output port
    assign count = cnt_reg;
endmodule