# DIC
Digital IC Design
The files:
1. RTL category: All of my verilog RTL code.
2. Gate-Level category: Gate-Level netlist generates by Quartus.
                        SDF timing information generated by Quartus.
3. Documentary category: The report file of my design.
