// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "10/16/2017 13:47:56"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Processador (
	CLOCK_50,
	KEY,
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7);
input 	CLOCK_50;
input 	[3:0] KEY;
input 	[17:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[6:0] HEX6;
output 	[6:0] HEX7;

// Design Ports Information
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Processador_7_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \SW[16]~input_o ;
wire \SW[17]~input_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \HEX4[0]~output_o ;
wire \HEX4[1]~output_o ;
wire \HEX4[2]~output_o ;
wire \HEX4[3]~output_o ;
wire \HEX4[4]~output_o ;
wire \HEX4[5]~output_o ;
wire \HEX4[6]~output_o ;
wire \HEX5[0]~output_o ;
wire \HEX5[1]~output_o ;
wire \HEX5[2]~output_o ;
wire \HEX5[3]~output_o ;
wire \HEX5[4]~output_o ;
wire \HEX5[5]~output_o ;
wire \HEX5[6]~output_o ;
wire \HEX6[0]~output_o ;
wire \HEX6[1]~output_o ;
wire \HEX6[2]~output_o ;
wire \HEX6[3]~output_o ;
wire \HEX6[4]~output_o ;
wire \HEX6[5]~output_o ;
wire \HEX6[6]~output_o ;
wire \HEX7[0]~output_o ;
wire \HEX7[1]~output_o ;
wire \HEX7[2]~output_o ;
wire \HEX7[3]~output_o ;
wire \HEX7[4]~output_o ;
wire \HEX7[5]~output_o ;
wire \HEX7[6]~output_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \SW[11]~input_o ;
wire \SW[12]~input_o ;
wire \SW[15]~input_o ;
wire \SW[14]~input_o ;
wire \SW[13]~input_o ;
wire \endRegC~0_combout ;
wire \KEY[3]~input_o ;
wire \endRegA~0_combout ;
wire \endRegB~1_combout ;
wire \banco|registradores_rtl_1_bypass[7]~feeder_combout ;
wire \SW[3]~input_o ;
wire \KEY[0]~input_o ;
wire \SW[7]~input_o ;
wire \endRegB~7_combout ;
wire \endRegB~8_combout ;
wire \banco|registradores_rtl_1_bypass[8]~feeder_combout ;
wire \SW[6]~input_o ;
wire \endRegB~5_combout ;
wire \SW[2]~input_o ;
wire \endRegB~6_combout ;
wire \SW[10]~input_o ;
wire \banco|registradores_rtl_1_bypass[5]~feeder_combout ;
wire \banco|registradores~1_combout ;
wire \bancoRW~0_combout ;
wire \bancoRW~q ;
wire \SW[4]~input_o ;
wire \endRegB~0_combout ;
wire \SW[0]~input_o ;
wire \endRegB~2_combout ;
wire \banco|registradores_rtl_1_bypass[2]~feeder_combout ;
wire \SW[9]~input_o ;
wire \banco|registradores_rtl_1_bypass[3]~feeder_combout ;
wire \SW[1]~input_o ;
wire \SW[5]~input_o ;
wire \endRegB~3_combout ;
wire \endRegB~4_combout ;
wire \SW[8]~input_o ;
wire \banco|registradores_rtl_1_bypass[1]~feeder_combout ;
wire \banco|registradores~0_combout ;
wire \banco|registradores~2_combout ;
wire \banco|registradores_rtl_1_bypass[17]~feeder_combout ;
wire \banco|registradores_rtl_1_bypass[18]~feeder_combout ;
wire \alu|resultado[0]~21_combout ;
wire \alu|Mux15~0_combout ;
wire \alu|resultado[0]~8_combout ;
wire \imm[0]~0_combout ;
wire \banco|registradores_rtl_1_bypass[12]~feeder_combout ;
wire \banco|registradores_rtl_1_bypass[11]~feeder_combout ;
wire \banco|registradores_rtl_1_bypass[14]~feeder_combout ;
wire \banco|registradores_rtl_1_bypass[15]~feeder_combout ;
wire \banco|registradores_rtl_1_bypass[16]~feeder_combout ;
wire \banco|registradores_rtl_1_bypass[20]~feeder_combout ;
wire \banco|registradores_rtl_1_bypass[19]~feeder_combout ;
wire \alu|resultado[4]~19_combout ;
wire \banco|registradores_rtl_1_bypass[22]~feeder_combout ;
wire \banco|registradores_rtl_1_bypass[21]~feeder_combout ;
wire \banco|registradores_rtl_1_bypass[24]~feeder_combout ;
wire \banco|registradores_rtl_1_bypass[23]~feeder_combout ;
wire \alu|Mux11~1_combout ;
wire \alu|resultado[4]~18_combout ;
wire \banco|registradores_rtl_0_bypass[3]~feeder_combout ;
wire \endRegA~1_combout ;
wire \endRegA~2_combout ;
wire \banco|registradores_rtl_0_bypass[2]~feeder_combout ;
wire \endRegA~3_combout ;
wire \endRegA~4_combout ;
wire \banco|registradores_rtl_0_bypass[1]~feeder_combout ;
wire \banco|registradores~11_combout ;
wire \endRegA~7_combout ;
wire \endRegA~8_combout ;
wire \banco|registradores_rtl_0_bypass[8]~feeder_combout ;
wire \banco|registradores_rtl_0_bypass[5]~feeder_combout ;
wire \endRegA~5_combout ;
wire \endRegA~6_combout ;
wire \banco|registradores_rtl_0_bypass[7]~feeder_combout ;
wire \banco|registradores~12_combout ;
wire \banco|registradores~13_combout ;
wire \banco|registradores_rtl_0_bypass[26]~feeder_combout ;
wire \banco|registradores_rtl_1_bypass[27]~feeder_combout ;
wire \banco|registradores_rtl_1_bypass[28]~feeder_combout ;
wire \banco|registradores_rtl_0_bypass[30]~feeder_combout ;
wire \banco|registradores_rtl_0_bypass[32]~feeder_combout ;
wire \banco|registradores_rtl_0_bypass[31]~feeder_combout ;
wire \banco|registradores_rtl_0_bypass[34]~feeder_combout ;
wire \banco|registradores_rtl_0_bypass[33]~feeder_combout ;
wire \banco|registradores_rtl_0_bypass[36]~feeder_combout ;
wire \banco|registradores_rtl_1_bypass[38]~feeder_combout ;
wire \banco|registradores_rtl_1_bypass[37]~feeder_combout ;
wire \banco|registradores_rtl_0_bypass[40]~feeder_combout ;
wire \banco|registradores_rtl_0_bypass[39]~feeder_combout ;
wire \banco|registradores_rtl_1_bypass[42]~feeder_combout ;
wire \banco|registradores_rtl_1|auto_generated|ram_block1a15 ;
wire \banco|registradores_rtl_1_bypass[41]~feeder_combout ;
wire \banco|registradores~22_combout ;
wire \banco|registradores_rtl_0_bypass[42]~feeder_combout ;
wire \banco|registradores_rtl_0|auto_generated|ram_block1a15 ;
wire \banco|registradores_rtl_0_bypass[41]~feeder_combout ;
wire \banco|registradores~23_combout ;
wire \flagimm~0_combout ;
wire \flagimm~q ;
wire \alu|resultado[4]~20_combout ;
wire \alu|Mux0~0_combout ;
wire \alu|Add0~63_combout ;
wire \alu|Add0~62_combout ;
wire \banco|registradores_rtl_1_bypass[40]~feeder_combout ;
wire \banco|registradores_rtl_1_bypass[39]~feeder_combout ;
wire \banco|registradores_rtl_1|auto_generated|ram_block1a14 ;
wire \banco|registradores~24_combout ;
wire \alu|Add0~58_combout ;
wire \alu|Add0~54_combout ;
wire \banco|registradores_rtl_0_bypass[38]~feeder_combout ;
wire \banco|registradores_rtl_0|auto_generated|ram_block1a13 ;
wire \banco|registradores_rtl_0_bypass[37]~feeder_combout ;
wire \banco|registradores~27_combout ;
wire \alu|Add0~55_combout ;
wire \alu|Add0~51_combout ;
wire \banco|registradores_rtl_1_bypass[36]~feeder_combout ;
wire \banco|registradores_rtl_1_bypass[35]~feeder_combout ;
wire \banco|registradores_rtl_1|auto_generated|ram_block1a12 ;
wire \banco|registradores~28_combout ;
wire \alu|Add0~50_combout ;
wire \alu|Add0~47_combout ;
wire \banco|registradores_rtl_1_bypass[34]~feeder_combout ;
wire \banco|registradores_rtl_1_bypass[33]~feeder_combout ;
wire \banco|registradores_rtl_1|auto_generated|ram_block1a11 ;
wire \banco|registradores~30_combout ;
wire \alu|Add0~46_combout ;
wire \banco|registradores_rtl_1_bypass[32]~feeder_combout ;
wire \banco|registradores_rtl_1_bypass[31]~feeder_combout ;
wire \banco|registradores_rtl_1|auto_generated|ram_block1a10 ;
wire \banco|registradores~32_combout ;
wire \alu|Add0~42_combout ;
wire \alu|Add0~43_combout ;
wire \banco|registradores_rtl_1_bypass[30]~feeder_combout ;
wire \banco|registradores_rtl_1_bypass[29]~feeder_combout ;
wire \banco|registradores_rtl_1|auto_generated|ram_block1a9 ;
wire \banco|registradores~34_combout ;
wire \alu|Add0~38_combout ;
wire \alu|Add0~39_combout ;
wire \banco|registradores_rtl_0_bypass[28]~feeder_combout ;
wire \banco|registradores_rtl_0|auto_generated|ram_block1a8 ;
wire \banco|registradores_rtl_0_bypass[27]~feeder_combout ;
wire \banco|registradores~37_combout ;
wire \alu|Add0~35_combout ;
wire \alu|Add0~34_combout ;
wire \alu|Add0~31_combout ;
wire \banco|registradores_rtl_1_bypass[25]~feeder_combout ;
wire \banco|registradores_rtl_1_bypass[26]~feeder_combout ;
wire \banco|registradores_rtl_1|auto_generated|ram_block1a7 ;
wire \banco|registradores~10_combout ;
wire \alu|Add0~30_combout ;
wire \alu|Add0~26_combout ;
wire \banco|registradores_rtl_0_bypass[23]~feeder_combout ;
wire \banco|registradores_rtl_0_bypass[24]~feeder_combout ;
wire \banco|registradores_rtl_0|auto_generated|ram_block1a6 ;
wire \banco|registradores~20_combout ;
wire \alu|Add0~27_combout ;
wire \banco|registradores_rtl_0_bypass[21]~feeder_combout ;
wire \banco|registradores_rtl_0_bypass[22]~feeder_combout ;
wire \banco|registradores_rtl_0|auto_generated|ram_block1a5 ;
wire \banco|registradores~19_combout ;
wire \alu|Add0~23_combout ;
wire \alu|Add0~22_combout ;
wire \banco|registradores_rtl_0_bypass[20]~feeder_combout ;
wire \banco|registradores_rtl_0_bypass[19]~feeder_combout ;
wire \banco|registradores_rtl_0|auto_generated|ram_block1a4 ;
wire \banco|registradores~18_combout ;
wire \alu|Add0~19_combout ;
wire \alu|Add0~14_combout ;
wire \banco|registradores_rtl_0_bypass[18]~feeder_combout ;
wire \banco|registradores_rtl_0|auto_generated|ram_block1a3 ;
wire \banco|registradores~17_combout ;
wire \banco|regsaidaA[3]~feeder_combout ;
wire \alu|Add0~15_combout ;
wire \alu|Add0~10_combout ;
wire \banco|registradores_rtl_0_bypass[16]~feeder_combout ;
wire \banco|registradores_rtl_0|auto_generated|ram_block1a2 ;
wire \banco|registradores~16_combout ;
wire \banco|regsaidaA[2]~feeder_combout ;
wire \alu|Add0~11_combout ;
wire \banco|registradores_rtl_0_bypass[14]~feeder_combout ;
wire \banco|registradores_rtl_0|auto_generated|ram_block1a1 ;
wire \banco|registradores~15_combout ;
wire \banco|regsaidaA[1]~feeder_combout ;
wire \alu|Add0~7_combout ;
wire \alu|Add0~6_combout ;
wire \banco|registradores_rtl_0_bypass[12]~feeder_combout ;
wire \banco|registradores_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \banco|registradores~14_combout ;
wire \banco|regsaidaA[0]~feeder_combout ;
wire \alu|Add0~1_combout ;
wire \alu|Add0~0_combout ;
wire \alu|Add0~3_cout ;
wire \alu|Add0~5 ;
wire \alu|Add0~9 ;
wire \alu|Add0~13 ;
wire \alu|Add0~17 ;
wire \alu|Add0~21 ;
wire \alu|Add0~25 ;
wire \alu|Add0~29 ;
wire \alu|Add0~33 ;
wire \alu|Add0~37 ;
wire \alu|Add0~41 ;
wire \alu|Add0~45 ;
wire \alu|Add0~49 ;
wire \alu|Add0~53 ;
wire \alu|Add0~57 ;
wire \alu|Add0~61 ;
wire \alu|Add0~64_combout ;
wire \alu|Mux0~1_combout ;
wire \alu|resultado[1]~17_combout ;
wire \dadoBanco[15]~feeder_combout ;
wire \banco|registradores_rtl_0|auto_generated|ram_block1a14 ;
wire \banco|registradores~25_combout ;
wire \alu|Add0~59_combout ;
wire \alu|Add0~60_combout ;
wire \alu|Mux1~0_combout ;
wire \alu|Mux1~1_combout ;
wire \dadoBanco[14]~feeder_combout ;
wire \banco|registradores_rtl_1|auto_generated|ram_block1a13 ;
wire \banco|registradores~26_combout ;
wire \alu|Mux2~0_combout ;
wire \alu|Add0~56_combout ;
wire \alu|Mux2~1_combout ;
wire \dadoBanco[13]~feeder_combout ;
wire \banco|registradores_rtl_0|auto_generated|ram_block1a12 ;
wire \banco|registradores_rtl_0_bypass[35]~feeder_combout ;
wire \banco|registradores~29_combout ;
wire \alu|Mux3~0_combout ;
wire \alu|Add0~52_combout ;
wire \alu|Mux3~1_combout ;
wire \dadoBanco[12]~feeder_combout ;
wire \banco|registradores_rtl_0|auto_generated|ram_block1a11 ;
wire \banco|registradores~31_combout ;
wire \alu|Mux4~0_combout ;
wire \alu|Add0~48_combout ;
wire \alu|Mux4~1_combout ;
wire \banco|registradores_rtl_0|auto_generated|ram_block1a10 ;
wire \banco|registradores~33_combout ;
wire \alu|Mux5~0_combout ;
wire \alu|Add0~44_combout ;
wire \alu|Mux5~1_combout ;
wire \dadoBanco[10]~feeder_combout ;
wire \banco|registradores_rtl_0|auto_generated|ram_block1a9 ;
wire \banco|registradores_rtl_0_bypass[29]~feeder_combout ;
wire \banco|registradores~35_combout ;
wire \alu|Mux6~0_combout ;
wire \alu|Add0~40_combout ;
wire \alu|Mux6~1_combout ;
wire \dadoBanco[9]~feeder_combout ;
wire \banco|registradores_rtl_1|auto_generated|ram_block1a8 ;
wire \banco|registradores~36_combout ;
wire \alu|Mux7~0_combout ;
wire \alu|Add0~36_combout ;
wire \alu|Mux7~1_combout ;
wire \banco|registradores_rtl_0|auto_generated|ram_block1a7 ;
wire \banco|registradores~21_combout ;
wire \alu|Mux8~0_combout ;
wire \alu|Add0~32_combout ;
wire \alu|Mux8~1_combout ;
wire \banco|registradores_rtl_1|auto_generated|ram_block1a6 ;
wire \banco|registradores~9_combout ;
wire \alu|Mux9~0_combout ;
wire \alu|Add0~28_combout ;
wire \alu|Mux9~1_combout ;
wire \banco|registradores_rtl_1|auto_generated|ram_block1a5 ;
wire \banco|registradores~8_combout ;
wire \alu|Mux10~0_combout ;
wire \alu|Add0~24_combout ;
wire \alu|Mux10~1_combout ;
wire \dadoBanco[5]~feeder_combout ;
wire \banco|registradores_rtl_1|auto_generated|ram_block1a4 ;
wire \banco|registradores~7_combout ;
wire \alu|Add0~18_combout ;
wire \alu|Add0~20_combout ;
wire \alu|Mux11~0_combout ;
wire \alu|Mux11~2_combout ;
wire \banco|registradores_rtl_1|auto_generated|ram_block1a2 ;
wire \banco|registradores~5_combout ;
wire \alu|resultado[1]~15_combout ;
wire \alu|resultado[1]~14_combout ;
wire \alu|Mux14~1_combout ;
wire \alu|Add0~12_combout ;
wire \alu|Mux13~0_combout ;
wire \alu|Mux13~1_combout ;
wire \alu|resultado[1]~16_combout ;
wire \alu|Mux13~4_combout ;
wire \alu|Mux13~3_combout ;
wire \alu|Mux13~2_combout ;
wire \alu|Mux13~5_combout ;
wire \alu|Mux13~6_combout ;
wire \dadoBanco[2]~feeder_combout ;
wire \banco|registradores_rtl_1|auto_generated|ram_block1a1 ;
wire \banco|registradores_rtl_1_bypass[13]~feeder_combout ;
wire \banco|registradores~4_combout ;
wire \alu|Add0~8_combout ;
wire \alu|Mux14~0_combout ;
wire \alu|Mux14~2_combout ;
wire \alu|Mux14~4_combout ;
wire \alu|Mux14~5_combout ;
wire \alu|Mux14~3_combout ;
wire \alu|Mux14~6_combout ;
wire \alu|Mux14~7_combout ;
wire \banco|registradores_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \banco|registradores~3_combout ;
wire \alu|resultado[0]~10_combout ;
wire \alu|resultado[0]~11_combout ;
wire \alu|Add0~4_combout ;
wire \alu|resultado[0]~24_combout ;
wire \alu|resultado[0]~25_combout ;
wire \alu|resultado[0]~9_combout ;
wire \alu|resultado[0]~12_combout ;
wire \alu|resultado[0]~13_combout ;
wire \alu|LessThan0~1_cout ;
wire \alu|LessThan0~3_cout ;
wire \alu|LessThan0~5_cout ;
wire \alu|LessThan0~7_cout ;
wire \alu|LessThan0~9_cout ;
wire \alu|LessThan0~11_cout ;
wire \alu|LessThan0~13_cout ;
wire \alu|LessThan0~15_cout ;
wire \alu|LessThan0~17_cout ;
wire \alu|LessThan0~19_cout ;
wire \alu|LessThan0~21_cout ;
wire \alu|LessThan0~23_cout ;
wire \alu|LessThan0~25_cout ;
wire \alu|LessThan0~27_cout ;
wire \alu|LessThan0~29_cout ;
wire \alu|LessThan0~30_combout ;
wire \alu|resultado[0]~22_combout ;
wire \alu|resultado[0]~23_combout ;
wire \banco|registradores_rtl_1|auto_generated|ram_block1a3 ;
wire \banco|registradores~6_combout ;
wire \alu|Mux12~4_combout ;
wire \alu|Add0~16_combout ;
wire \alu|Mux12~0_combout ;
wire \alu|Mux12~1_combout ;
wire \alu|Mux12~3_combout ;
wire \alu|Mux12~2_combout ;
wire \alu|Mux12~5_combout ;
wire \alu|Mux12~6_combout ;
wire \conversor0|WideOr6~0_combout ;
wire \conversor0|WideOr5~0_combout ;
wire \conversor0|WideOr4~0_combout ;
wire \conversor0|WideOr3~0_combout ;
wire \conversor0|WideOr2~0_combout ;
wire \conversor0|WideOr1~0_combout ;
wire \conversor0|WideOr0~0_combout ;
wire \conversor1|WideOr6~0_combout ;
wire \conversor1|WideOr5~0_combout ;
wire \conversor1|WideOr4~0_combout ;
wire \conversor1|WideOr3~0_combout ;
wire \conversor1|WideOr2~0_combout ;
wire \conversor1|WideOr1~0_combout ;
wire \conversor1|WideOr0~0_combout ;
wire \conversor2|WideOr6~0_combout ;
wire \conversor2|WideOr5~0_combout ;
wire \conversor2|WideOr4~0_combout ;
wire \conversor2|WideOr3~0_combout ;
wire \conversor2|WideOr2~0_combout ;
wire \conversor2|WideOr1~0_combout ;
wire \conversor2|WideOr0~0_combout ;
wire \conversor3|WideOr6~0_combout ;
wire \conversor3|WideOr5~0_combout ;
wire \conversor3|WideOr4~0_combout ;
wire \conversor3|WideOr3~0_combout ;
wire \conversor3|WideOr2~0_combout ;
wire \conversor3|WideOr1~0_combout ;
wire \conversor3|WideOr0~0_combout ;
wire \conversor4|WideOr6~0_combout ;
wire \conversor4|WideOr5~0_combout ;
wire \conversor4|WideOr4~0_combout ;
wire \conversor4|WideOr3~0_combout ;
wire \conversor4|WideOr2~0_combout ;
wire \conversor4|WideOr1~0_combout ;
wire \conversor4|WideOr0~0_combout ;
wire \conversor5|WideOr6~0_combout ;
wire \conversor5|WideOr5~0_combout ;
wire \conversor5|WideOr4~0_combout ;
wire \conversor5|WideOr3~0_combout ;
wire \conversor5|WideOr2~0_combout ;
wire \conversor5|WideOr1~0_combout ;
wire \conversor5|WideOr0~0_combout ;
wire \conversor6|WideOr6~0_combout ;
wire \conversor6|WideOr5~0_combout ;
wire \conversor6|WideOr4~0_combout ;
wire \conversor6|WideOr3~0_combout ;
wire \conversor6|WideOr2~0_combout ;
wire \conversor6|WideOr1~0_combout ;
wire \conversor6|WideOr0~0_combout ;
wire \conversor7|WideOr6~0_combout ;
wire \conversor7|WideOr5~0_combout ;
wire \conversor7|WideOr4~0_combout ;
wire \conversor7|WideOr3~0_combout ;
wire \conversor7|WideOr2~0_combout ;
wire \conversor7|WideOr1~0_combout ;
wire \conversor7|WideOr0~0_combout ;
wire [4:0] endRegA;
wire [4:0] endRegB;
wire [4:0] endRegC;
wire [15:0] dadoBanco;
wire [0:42] \banco|registradores_rtl_0_bypass ;
wire [0:42] \banco|registradores_rtl_1_bypass ;
wire [4:0] codop;
wire [15:0] \banco|regsaidaB ;
wire [15:0] \banco|regsaidaA ;
wire [31:0] aux;
wire [6:0] \conversor0|z ;
wire [6:0] \conversor1|z ;
wire [6:0] \conversor2|z ;
wire [6:0] \conversor7|z ;
wire [6:0] \conversor4|z ;
wire [6:0] \conversor3|z ;
wire [15:0] \alu|resultado ;
wire [15:0] imm;
wire [6:0] \conversor5|z ;
wire [6:0] \conversor6|z ;

wire [35:0] \banco|registradores_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \banco|registradores_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \banco|registradores_rtl_1|auto_generated|ram_block1a0~portbdataout  = \banco|registradores_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \banco|registradores_rtl_1|auto_generated|ram_block1a1  = \banco|registradores_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \banco|registradores_rtl_1|auto_generated|ram_block1a2  = \banco|registradores_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \banco|registradores_rtl_1|auto_generated|ram_block1a3  = \banco|registradores_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \banco|registradores_rtl_1|auto_generated|ram_block1a4  = \banco|registradores_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \banco|registradores_rtl_1|auto_generated|ram_block1a5  = \banco|registradores_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \banco|registradores_rtl_1|auto_generated|ram_block1a6  = \banco|registradores_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \banco|registradores_rtl_1|auto_generated|ram_block1a7  = \banco|registradores_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \banco|registradores_rtl_1|auto_generated|ram_block1a8  = \banco|registradores_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \banco|registradores_rtl_1|auto_generated|ram_block1a9  = \banco|registradores_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \banco|registradores_rtl_1|auto_generated|ram_block1a10  = \banco|registradores_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \banco|registradores_rtl_1|auto_generated|ram_block1a11  = \banco|registradores_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \banco|registradores_rtl_1|auto_generated|ram_block1a12  = \banco|registradores_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \banco|registradores_rtl_1|auto_generated|ram_block1a13  = \banco|registradores_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \banco|registradores_rtl_1|auto_generated|ram_block1a14  = \banco|registradores_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \banco|registradores_rtl_1|auto_generated|ram_block1a15  = \banco|registradores_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];

assign \banco|registradores_rtl_0|auto_generated|ram_block1a0~portbdataout  = \banco|registradores_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \banco|registradores_rtl_0|auto_generated|ram_block1a1  = \banco|registradores_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \banco|registradores_rtl_0|auto_generated|ram_block1a2  = \banco|registradores_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \banco|registradores_rtl_0|auto_generated|ram_block1a3  = \banco|registradores_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \banco|registradores_rtl_0|auto_generated|ram_block1a4  = \banco|registradores_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \banco|registradores_rtl_0|auto_generated|ram_block1a5  = \banco|registradores_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \banco|registradores_rtl_0|auto_generated|ram_block1a6  = \banco|registradores_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \banco|registradores_rtl_0|auto_generated|ram_block1a7  = \banco|registradores_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \banco|registradores_rtl_0|auto_generated|ram_block1a8  = \banco|registradores_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \banco|registradores_rtl_0|auto_generated|ram_block1a9  = \banco|registradores_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \banco|registradores_rtl_0|auto_generated|ram_block1a10  = \banco|registradores_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \banco|registradores_rtl_0|auto_generated|ram_block1a11  = \banco|registradores_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \banco|registradores_rtl_0|auto_generated|ram_block1a12  = \banco|registradores_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \banco|registradores_rtl_0|auto_generated|ram_block1a13  = \banco|registradores_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \banco|registradores_rtl_0|auto_generated|ram_block1a14  = \banco|registradores_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \banco|registradores_rtl_0|auto_generated|ram_block1a15  = \banco|registradores_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(\conversor0|z [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(\conversor0|z [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(\conversor0|z [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(\conversor0|z [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(\conversor0|z [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(\conversor0|z [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(\conversor0|z [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(\conversor1|z [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(\conversor1|z [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(\conversor1|z [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(\conversor1|z [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(\conversor1|z [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(\conversor1|z [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(\conversor1|z [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(\conversor2|z [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(\conversor2|z [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(\conversor2|z [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(\conversor2|z [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(\conversor2|z [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(\conversor2|z [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(\conversor2|z [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(\conversor3|z [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(\conversor3|z [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(\conversor3|z [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(\conversor3|z [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(\conversor3|z [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(\conversor3|z [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(\conversor3|z [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \HEX4[0]~output (
	.i(\conversor4|z [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \HEX4[1]~output (
	.i(\conversor4|z [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \HEX4[2]~output (
	.i(\conversor4|z [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \HEX4[3]~output (
	.i(\conversor4|z [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \HEX4[4]~output (
	.i(\conversor4|z [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \HEX4[5]~output (
	.i(\conversor4|z [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \HEX4[6]~output (
	.i(\conversor4|z [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \HEX5[0]~output (
	.i(\conversor5|z [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \HEX5[1]~output (
	.i(\conversor5|z [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \HEX5[2]~output (
	.i(\conversor5|z [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \HEX5[3]~output (
	.i(\conversor5|z [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \HEX5[4]~output (
	.i(\conversor5|z [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \HEX5[5]~output (
	.i(\conversor5|z [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \HEX5[6]~output (
	.i(\conversor5|z [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \HEX6[0]~output (
	.i(\conversor6|z [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[0]~output .bus_hold = "false";
defparam \HEX6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \HEX6[1]~output (
	.i(\conversor6|z [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[1]~output .bus_hold = "false";
defparam \HEX6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \HEX6[2]~output (
	.i(\conversor6|z [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[2]~output .bus_hold = "false";
defparam \HEX6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \HEX6[3]~output (
	.i(\conversor6|z [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[3]~output .bus_hold = "false";
defparam \HEX6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \HEX6[4]~output (
	.i(\conversor6|z [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[4]~output .bus_hold = "false";
defparam \HEX6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \HEX6[5]~output (
	.i(\conversor6|z [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[5]~output .bus_hold = "false";
defparam \HEX6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \HEX6[6]~output (
	.i(\conversor6|z [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[6]~output .bus_hold = "false";
defparam \HEX6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \HEX7[0]~output (
	.i(\conversor7|z [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[0]~output .bus_hold = "false";
defparam \HEX7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \HEX7[1]~output (
	.i(\conversor7|z [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[1]~output .bus_hold = "false";
defparam \HEX7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \HEX7[2]~output (
	.i(\conversor7|z [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[2]~output .bus_hold = "false";
defparam \HEX7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \HEX7[3]~output (
	.i(\conversor7|z [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[3]~output .bus_hold = "false";
defparam \HEX7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \HEX7[4]~output (
	.i(\conversor7|z [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[4]~output .bus_hold = "false";
defparam \HEX7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \HEX7[5]~output (
	.i(\conversor7|z [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[5]~output .bus_hold = "false";
defparam \HEX7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \HEX7[6]~output (
	.i(\conversor7|z [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[6]~output .bus_hold = "false";
defparam \HEX7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \SW[11]~input (
	.i(SW[11]),
	.ibar(gnd),
	.o(\SW[11]~input_o ));
// synopsys translate_off
defparam \SW[11]~input .bus_hold = "false";
defparam \SW[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \SW[12]~input (
	.i(SW[12]),
	.ibar(gnd),
	.o(\SW[12]~input_o ));
// synopsys translate_off
defparam \SW[12]~input .bus_hold = "false";
defparam \SW[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \SW[15]~input (
	.i(SW[15]),
	.ibar(gnd),
	.o(\SW[15]~input_o ));
// synopsys translate_off
defparam \SW[15]~input .bus_hold = "false";
defparam \SW[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \SW[14]~input (
	.i(SW[14]),
	.ibar(gnd),
	.o(\SW[14]~input_o ));
// synopsys translate_off
defparam \SW[14]~input .bus_hold = "false";
defparam \SW[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \SW[13]~input (
	.i(SW[13]),
	.ibar(gnd),
	.o(\SW[13]~input_o ));
// synopsys translate_off
defparam \SW[13]~input .bus_hold = "false";
defparam \SW[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y12_N18
cycloneive_lcell_comb \endRegC~0 (
// Equation(s):
// \endRegC~0_combout  = (\SW[15]~input_o  & (!\SW[14]~input_o  & ((!\SW[13]~input_o ) # (!\SW[12]~input_o )))) # (!\SW[15]~input_o  & (((\SW[14]~input_o  & \SW[13]~input_o ))))

	.dataa(\SW[12]~input_o ),
	.datab(\SW[15]~input_o ),
	.datac(\SW[14]~input_o ),
	.datad(\SW[13]~input_o ),
	.cin(gnd),
	.combout(\endRegC~0_combout ),
	.cout());
// synopsys translate_off
defparam \endRegC~0 .lut_mask = 16'h340C;
defparam \endRegC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y12_N16
cycloneive_lcell_comb \endRegA~0 (
// Equation(s):
// \endRegA~0_combout  = (!\SW[15]~input_o  & ((!\SW[13]~input_o ) # (!\SW[14]~input_o )))

	.dataa(gnd),
	.datab(\SW[15]~input_o ),
	.datac(\SW[14]~input_o ),
	.datad(\SW[13]~input_o ),
	.cin(gnd),
	.combout(\endRegA~0_combout ),
	.cout());
// synopsys translate_off
defparam \endRegA~0 .lut_mask = 16'h0333;
defparam \endRegA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y12_N8
cycloneive_lcell_comb \endRegB~1 (
// Equation(s):
// \endRegB~1_combout  = (!\KEY[3]~input_o  & ((\endRegC~0_combout ) # (\endRegA~0_combout )))

	.dataa(gnd),
	.datab(\endRegC~0_combout ),
	.datac(\KEY[3]~input_o ),
	.datad(\endRegA~0_combout ),
	.cin(gnd),
	.combout(\endRegB~1_combout ),
	.cout());
// synopsys translate_off
defparam \endRegB~1 .lut_mask = 16'h0F0C;
defparam \endRegB~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y5_N17
dffeas \endRegC[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SW[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\endRegB~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(endRegC[3]),
	.prn(vcc));
// synopsys translate_off
defparam \endRegC[3] .is_wysiwyg = "true";
defparam \endRegC[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y14_N10
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[7]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[7]~feeder_combout  = endRegC[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(endRegC[3]),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[7]~feeder .lut_mask = 16'hFF00;
defparam \banco|registradores_rtl_1_bypass[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y14_N11
dffeas \banco|registradores_rtl_1_bypass[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[7] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X114_Y14_N17
dffeas \endRegB[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\endRegB~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(endRegB[3]),
	.prn(vcc));
// synopsys translate_off
defparam \endRegB[3] .is_wysiwyg = "true";
defparam \endRegB[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y14_N6
cycloneive_lcell_comb \endRegB~7 (
// Equation(s):
// \endRegB~7_combout  = (\KEY[0]~input_o  & ((endRegB[3]))) # (!\KEY[0]~input_o  & (\SW[7]~input_o ))

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(\SW[7]~input_o ),
	.datad(endRegB[3]),
	.cin(gnd),
	.combout(\endRegB~7_combout ),
	.cout());
// synopsys translate_off
defparam \endRegB~7 .lut_mask = 16'hFA50;
defparam \endRegB~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y14_N16
cycloneive_lcell_comb \endRegB~8 (
// Equation(s):
// \endRegB~8_combout  = (\endRegB~1_combout  & (\SW[3]~input_o )) # (!\endRegB~1_combout  & ((\endRegB~7_combout )))

	.dataa(\SW[3]~input_o ),
	.datab(gnd),
	.datac(\endRegB~1_combout ),
	.datad(\endRegB~7_combout ),
	.cin(gnd),
	.combout(\endRegB~8_combout ),
	.cout());
// synopsys translate_off
defparam \endRegB~8 .lut_mask = 16'hAFA0;
defparam \endRegB~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y14_N4
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[8]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[8]~feeder_combout  = \endRegB~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\endRegB~8_combout ),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[8]~feeder .lut_mask = 16'hFF00;
defparam \banco|registradores_rtl_1_bypass[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y14_N5
dffeas \banco|registradores_rtl_1_bypass[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[8] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y14_N21
dffeas \endRegB[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\endRegB~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(endRegB[2]),
	.prn(vcc));
// synopsys translate_off
defparam \endRegB[2] .is_wysiwyg = "true";
defparam \endRegB[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y14_N22
cycloneive_lcell_comb \endRegB~5 (
// Equation(s):
// \endRegB~5_combout  = (\KEY[0]~input_o  & (endRegB[2])) # (!\KEY[0]~input_o  & ((\SW[6]~input_o )))

	.dataa(gnd),
	.datab(endRegB[2]),
	.datac(\SW[6]~input_o ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\endRegB~5_combout ),
	.cout());
// synopsys translate_off
defparam \endRegB~5 .lut_mask = 16'hCCF0;
defparam \endRegB~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y14_N20
cycloneive_lcell_comb \endRegB~6 (
// Equation(s):
// \endRegB~6_combout  = (\endRegB~1_combout  & ((\SW[2]~input_o ))) # (!\endRegB~1_combout  & (\endRegB~5_combout ))

	.dataa(\endRegB~5_combout ),
	.datab(\SW[2]~input_o ),
	.datac(\endRegB~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\endRegB~6_combout ),
	.cout());
// synopsys translate_off
defparam \endRegB~6 .lut_mask = 16'hCACA;
defparam \endRegB~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y14_N3
dffeas \banco|registradores_rtl_1_bypass[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\endRegB~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[6] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \SW[10]~input (
	.i(SW[10]),
	.ibar(gnd),
	.o(\SW[10]~input_o ));
// synopsys translate_off
defparam \SW[10]~input .bus_hold = "false";
defparam \SW[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X115_Y4_N17
dffeas \endRegC[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SW[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\endRegB~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(endRegC[2]),
	.prn(vcc));
// synopsys translate_off
defparam \endRegC[2] .is_wysiwyg = "true";
defparam \endRegC[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y14_N12
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[5]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[5]~feeder_combout  = endRegC[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(endRegC[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[5]~feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores_rtl_1_bypass[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y14_N13
dffeas \banco|registradores_rtl_1_bypass[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[5] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y14_N2
cycloneive_lcell_comb \banco|registradores~1 (
// Equation(s):
// \banco|registradores~1_combout  = (\banco|registradores_rtl_1_bypass [7] & (\banco|registradores_rtl_1_bypass [8] & (\banco|registradores_rtl_1_bypass [6] $ (!\banco|registradores_rtl_1_bypass [5])))) # (!\banco|registradores_rtl_1_bypass [7] & 
// (!\banco|registradores_rtl_1_bypass [8] & (\banco|registradores_rtl_1_bypass [6] $ (!\banco|registradores_rtl_1_bypass [5]))))

	.dataa(\banco|registradores_rtl_1_bypass [7]),
	.datab(\banco|registradores_rtl_1_bypass [8]),
	.datac(\banco|registradores_rtl_1_bypass [6]),
	.datad(\banco|registradores_rtl_1_bypass [5]),
	.cin(gnd),
	.combout(\banco|registradores~1_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~1 .lut_mask = 16'h9009;
defparam \banco|registradores~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y35_N24
dffeas \aux[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\KEY[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aux[0]),
	.prn(vcc));
// synopsys translate_off
defparam \aux[0] .is_wysiwyg = "true";
defparam \aux[0] .power_up = "high";
// synopsys translate_on

// Location: LCCOMB_X114_Y15_N20
cycloneive_lcell_comb \bancoRW~0 (
// Equation(s):
// \bancoRW~0_combout  = (\KEY[0]~input_o  & ((\bancoRW~q ) # (!aux[0])))

	.dataa(aux[0]),
	.datab(gnd),
	.datac(\bancoRW~q ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\bancoRW~0_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRW~0 .lut_mask = 16'hF500;
defparam \bancoRW~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y15_N21
dffeas bancoRW(
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bancoRW~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRW~q ),
	.prn(vcc));
// synopsys translate_off
defparam bancoRW.is_wysiwyg = "true";
defparam bancoRW.power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y14_N11
dffeas \banco|registradores_rtl_1_bypass[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bancoRW~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[0] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y14_N25
dffeas \endRegB[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\endRegB~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(endRegB[0]),
	.prn(vcc));
// synopsys translate_off
defparam \endRegB[0] .is_wysiwyg = "true";
defparam \endRegB[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y14_N30
cycloneive_lcell_comb \endRegB~0 (
// Equation(s):
// \endRegB~0_combout  = (\KEY[0]~input_o  & (endRegB[0])) # (!\KEY[0]~input_o  & ((\SW[4]~input_o )))

	.dataa(gnd),
	.datab(endRegB[0]),
	.datac(\SW[4]~input_o ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\endRegB~0_combout ),
	.cout());
// synopsys translate_off
defparam \endRegB~0 .lut_mask = 16'hCCF0;
defparam \endRegB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y14_N24
cycloneive_lcell_comb \endRegB~2 (
// Equation(s):
// \endRegB~2_combout  = (\endRegB~1_combout  & ((\SW[0]~input_o ))) # (!\endRegB~1_combout  & (\endRegB~0_combout ))

	.dataa(\endRegB~0_combout ),
	.datab(gnd),
	.datac(\endRegB~1_combout ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\endRegB~2_combout ),
	.cout());
// synopsys translate_off
defparam \endRegB~2 .lut_mask = 16'hFA0A;
defparam \endRegB~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y14_N22
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[2]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[2]~feeder_combout  = \endRegB~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\endRegB~2_combout ),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[2]~feeder .lut_mask = 16'hFF00;
defparam \banco|registradores_rtl_1_bypass[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y14_N23
dffeas \banco|registradores_rtl_1_bypass[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[2] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X115_Y16_N10
dffeas \endRegC[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SW[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\endRegB~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(endRegC[1]),
	.prn(vcc));
// synopsys translate_off
defparam \endRegC[1] .is_wysiwyg = "true";
defparam \endRegC[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y14_N18
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[3]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[3]~feeder_combout  = endRegC[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(endRegC[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[3]~feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores_rtl_1_bypass[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y14_N19
dffeas \banco|registradores_rtl_1_bypass[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[3] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X114_Y14_N5
dffeas \endRegB[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\endRegB~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(endRegB[1]),
	.prn(vcc));
// synopsys translate_off
defparam \endRegB[1] .is_wysiwyg = "true";
defparam \endRegB[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y14_N2
cycloneive_lcell_comb \endRegB~3 (
// Equation(s):
// \endRegB~3_combout  = (\KEY[0]~input_o  & ((endRegB[1]))) # (!\KEY[0]~input_o  & (\SW[5]~input_o ))

	.dataa(\SW[5]~input_o ),
	.datab(gnd),
	.datac(endRegB[1]),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\endRegB~3_combout ),
	.cout());
// synopsys translate_off
defparam \endRegB~3 .lut_mask = 16'hF0AA;
defparam \endRegB~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y14_N4
cycloneive_lcell_comb \endRegB~4 (
// Equation(s):
// \endRegB~4_combout  = (\endRegB~1_combout  & (\SW[1]~input_o )) # (!\endRegB~1_combout  & ((\endRegB~3_combout )))

	.dataa(\SW[1]~input_o ),
	.datab(gnd),
	.datac(\endRegB~1_combout ),
	.datad(\endRegB~3_combout ),
	.cin(gnd),
	.combout(\endRegB~4_combout ),
	.cout());
// synopsys translate_off
defparam \endRegB~4 .lut_mask = 16'hAFA0;
defparam \endRegB~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y14_N29
dffeas \banco|registradores_rtl_1_bypass[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\endRegB~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[4] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X115_Y4_N24
dffeas \endRegC[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SW[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\endRegB~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(endRegC[0]),
	.prn(vcc));
// synopsys translate_off
defparam \endRegC[0] .is_wysiwyg = "true";
defparam \endRegC[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y14_N24
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[1]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[1]~feeder_combout  = endRegC[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(endRegC[0]),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[1]~feeder .lut_mask = 16'hFF00;
defparam \banco|registradores_rtl_1_bypass[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y14_N25
dffeas \banco|registradores_rtl_1_bypass[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[1] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y14_N28
cycloneive_lcell_comb \banco|registradores~0 (
// Equation(s):
// \banco|registradores~0_combout  = (\banco|registradores_rtl_1_bypass [2] & (\banco|registradores_rtl_1_bypass [1] & (\banco|registradores_rtl_1_bypass [3] $ (!\banco|registradores_rtl_1_bypass [4])))) # (!\banco|registradores_rtl_1_bypass [2] & 
// (!\banco|registradores_rtl_1_bypass [1] & (\banco|registradores_rtl_1_bypass [3] $ (!\banco|registradores_rtl_1_bypass [4]))))

	.dataa(\banco|registradores_rtl_1_bypass [2]),
	.datab(\banco|registradores_rtl_1_bypass [3]),
	.datac(\banco|registradores_rtl_1_bypass [4]),
	.datad(\banco|registradores_rtl_1_bypass [1]),
	.cin(gnd),
	.combout(\banco|registradores~0_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~0 .lut_mask = 16'h8241;
defparam \banco|registradores~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y14_N10
cycloneive_lcell_comb \banco|registradores~2 (
// Equation(s):
// \banco|registradores~2_combout  = (\banco|registradores~1_combout  & (\banco|registradores_rtl_1_bypass [0] & \banco|registradores~0_combout ))

	.dataa(\banco|registradores~1_combout ),
	.datab(gnd),
	.datac(\banco|registradores_rtl_1_bypass [0]),
	.datad(\banco|registradores~0_combout ),
	.cin(gnd),
	.combout(\banco|registradores~2_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~2 .lut_mask = 16'hA000;
defparam \banco|registradores~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y15_N23
dffeas \dadoBanco[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|resultado [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dadoBanco[3]),
	.prn(vcc));
// synopsys translate_off
defparam \dadoBanco[3] .is_wysiwyg = "true";
defparam \dadoBanco[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y14_N16
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[17]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[17]~feeder_combout  = dadoBanco[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(dadoBanco[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[17]~feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores_rtl_1_bypass[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y14_N17
dffeas \banco|registradores_rtl_1_bypass[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[17] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y14_N10
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[18]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[18]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[18]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_1_bypass[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y14_N11
dffeas \banco|registradores_rtl_1_bypass[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[18] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X115_Y6_N17
dffeas \codop[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SW[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(codop[3]),
	.prn(vcc));
// synopsys translate_off
defparam \codop[3] .is_wysiwyg = "true";
defparam \codop[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X115_Y9_N24
dffeas \codop[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SW[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(codop[1]),
	.prn(vcc));
// synopsys translate_off
defparam \codop[1] .is_wysiwyg = "true";
defparam \codop[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X115_Y10_N10
dffeas \codop[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SW[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(codop[2]),
	.prn(vcc));
// synopsys translate_off
defparam \codop[2] .is_wysiwyg = "true";
defparam \codop[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y15_N22
cycloneive_lcell_comb \alu|resultado[0]~21 (
// Equation(s):
// \alu|resultado[0]~21_combout  = (!codop[3] & (codop[1] & !codop[2]))

	.dataa(codop[3]),
	.datab(gnd),
	.datac(codop[1]),
	.datad(codop[2]),
	.cin(gnd),
	.combout(\alu|resultado[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \alu|resultado[0]~21 .lut_mask = 16'h0050;
defparam \alu|resultado[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y7_N17
dffeas \codop[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SW[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(codop[0]),
	.prn(vcc));
// synopsys translate_off
defparam \codop[0] .is_wysiwyg = "true";
defparam \codop[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y15_N12
cycloneive_lcell_comb \alu|Mux15~0 (
// Equation(s):
// \alu|Mux15~0_combout  = (codop[3] & ((codop[2]) # ((codop[0] & codop[1]))))

	.dataa(codop[0]),
	.datab(codop[1]),
	.datac(codop[3]),
	.datad(codop[2]),
	.cin(gnd),
	.combout(\alu|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux15~0 .lut_mask = 16'hF080;
defparam \alu|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y15_N6
cycloneive_lcell_comb \alu|resultado[0]~8 (
// Equation(s):
// \alu|resultado[0]~8_combout  = (!codop[2] & (codop[1] $ (((codop[0]) # (!codop[3])))))

	.dataa(codop[0]),
	.datab(codop[2]),
	.datac(codop[1]),
	.datad(codop[3]),
	.cin(gnd),
	.combout(\alu|resultado[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu|resultado[0]~8 .lut_mask = 16'h1203;
defparam \alu|resultado[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y12_N2
cycloneive_lcell_comb \imm[0]~0 (
// Equation(s):
// \imm[0]~0_combout  = (\endRegC~0_combout  & (!\KEY[3]~input_o  & !\endRegA~0_combout ))

	.dataa(gnd),
	.datab(\endRegC~0_combout ),
	.datac(\KEY[3]~input_o ),
	.datad(\endRegA~0_combout ),
	.cin(gnd),
	.combout(\imm[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \imm[0]~0 .lut_mask = 16'h000C;
defparam \imm[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y18_N10
dffeas \imm[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SW[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\imm[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(imm[0]),
	.prn(vcc));
// synopsys translate_off
defparam \imm[0] .is_wysiwyg = "true";
defparam \imm[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y14_N16
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[12]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[12]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[12]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_1_bypass[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y14_N17
dffeas \banco|registradores_rtl_1_bypass[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[12] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y14_N26
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[11]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[11]~feeder_combout  = dadoBanco[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(dadoBanco[0]),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[11]~feeder .lut_mask = 16'hFF00;
defparam \banco|registradores_rtl_1_bypass[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y14_N27
dffeas \banco|registradores_rtl_1_bypass[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[11] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y14_N6
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[14]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[14]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[14]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_1_bypass[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y14_N7
dffeas \banco|registradores_rtl_1_bypass[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[14] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y14_N4
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[15]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[15]~feeder_combout  = dadoBanco[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(dadoBanco[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[15]~feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores_rtl_1_bypass[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y14_N5
dffeas \banco|registradores_rtl_1_bypass[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[15] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y14_N14
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[16]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[16]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[16]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_1_bypass[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y14_N15
dffeas \banco|registradores_rtl_1_bypass[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[16] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y14_N18
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[20]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[20]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[20]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_1_bypass[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y14_N19
dffeas \banco|registradores_rtl_1_bypass[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[20] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y14_N12
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[19]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[19]~feeder_combout  = dadoBanco[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(dadoBanco[4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[19]~feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores_rtl_1_bypass[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y14_N13
dffeas \banco|registradores_rtl_1_bypass[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[19] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y11_N12
cycloneive_lcell_comb \alu|resultado[4]~19 (
// Equation(s):
// \alu|resultado[4]~19_combout  = (codop[1]) # (codop[3])

	.dataa(gnd),
	.datab(gnd),
	.datac(codop[1]),
	.datad(codop[3]),
	.cin(gnd),
	.combout(\alu|resultado[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \alu|resultado[4]~19 .lut_mask = 16'hFFF0;
defparam \alu|resultado[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y14_N0
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[22]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[22]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_1_bypass[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y14_N1
dffeas \banco|registradores_rtl_1_bypass[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[22] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y14_N14
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[21]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[21]~feeder_combout  = dadoBanco[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(dadoBanco[5]),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[21]~feeder .lut_mask = 16'hFF00;
defparam \banco|registradores_rtl_1_bypass[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y14_N15
dffeas \banco|registradores_rtl_1_bypass[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[21] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y14_N8
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[24]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[24]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[24]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_1_bypass[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y14_N9
dffeas \banco|registradores_rtl_1_bypass[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[24] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y14_N6
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[23]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[23]~feeder_combout  = dadoBanco[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(dadoBanco[6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[23]~feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores_rtl_1_bypass[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y14_N7
dffeas \banco|registradores_rtl_1_bypass[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[23] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y11_N12
cycloneive_lcell_comb \alu|Mux11~1 (
// Equation(s):
// \alu|Mux11~1_combout  = (codop[3] & (((codop[1]) # (codop[0])))) # (!codop[3] & ((codop[1] & ((!codop[0]))) # (!codop[1] & (!codop[2]))))

	.dataa(codop[2]),
	.datab(codop[3]),
	.datac(codop[1]),
	.datad(codop[0]),
	.cin(gnd),
	.combout(\alu|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux11~1 .lut_mask = 16'hCDF1;
defparam \alu|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y11_N14
cycloneive_lcell_comb \alu|resultado[4]~18 (
// Equation(s):
// \alu|resultado[4]~18_combout  = (codop[3] & (((codop[1]) # (codop[0])))) # (!codop[3] & (!codop[2] & (!codop[1])))

	.dataa(codop[2]),
	.datab(codop[3]),
	.datac(codop[1]),
	.datad(codop[0]),
	.cin(gnd),
	.combout(\alu|resultado[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \alu|resultado[4]~18 .lut_mask = 16'hCDC1;
defparam \alu|resultado[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y15_N26
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[3]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[3]~feeder_combout  = endRegC[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(endRegC[1]),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[3]~feeder .lut_mask = 16'hFF00;
defparam \banco|registradores_rtl_0_bypass[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y15_N27
dffeas \banco|registradores_rtl_0_bypass[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_0_bypass[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y14_N1
dffeas \endRegA[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\endRegA~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(endRegA[0]),
	.prn(vcc));
// synopsys translate_off
defparam \endRegA[0] .is_wysiwyg = "true";
defparam \endRegA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y14_N18
cycloneive_lcell_comb \endRegA~1 (
// Equation(s):
// \endRegA~1_combout  = (\KEY[0]~input_o  & ((endRegA[0]))) # (!\KEY[0]~input_o  & (\SW[8]~input_o ))

	.dataa(\KEY[0]~input_o ),
	.datab(\SW[8]~input_o ),
	.datac(gnd),
	.datad(endRegA[0]),
	.cin(gnd),
	.combout(\endRegA~1_combout ),
	.cout());
// synopsys translate_off
defparam \endRegA~1 .lut_mask = 16'hEE44;
defparam \endRegA~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y14_N0
cycloneive_lcell_comb \endRegA~2 (
// Equation(s):
// \endRegA~2_combout  = (\KEY[3]~input_o  & (\endRegA~1_combout )) # (!\KEY[3]~input_o  & ((\endRegA~0_combout  & ((\SW[4]~input_o ))) # (!\endRegA~0_combout  & (\endRegA~1_combout ))))

	.dataa(\KEY[3]~input_o ),
	.datab(\endRegA~1_combout ),
	.datac(\SW[4]~input_o ),
	.datad(\endRegA~0_combout ),
	.cin(gnd),
	.combout(\endRegA~2_combout ),
	.cout());
// synopsys translate_off
defparam \endRegA~2 .lut_mask = 16'hD8CC;
defparam \endRegA~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y15_N14
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[2]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[2]~feeder_combout  = \endRegA~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\endRegA~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[2]~feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores_rtl_0_bypass[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y15_N15
dffeas \banco|registradores_rtl_0_bypass[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_0_bypass[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y14_N9
dffeas \endRegA[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\endRegA~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(endRegA[1]),
	.prn(vcc));
// synopsys translate_off
defparam \endRegA[1] .is_wysiwyg = "true";
defparam \endRegA[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y14_N14
cycloneive_lcell_comb \endRegA~3 (
// Equation(s):
// \endRegA~3_combout  = (\KEY[0]~input_o  & ((endRegA[1]))) # (!\KEY[0]~input_o  & (\SW[9]~input_o ))

	.dataa(gnd),
	.datab(\SW[9]~input_o ),
	.datac(endRegA[1]),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\endRegA~3_combout ),
	.cout());
// synopsys translate_off
defparam \endRegA~3 .lut_mask = 16'hF0CC;
defparam \endRegA~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y14_N8
cycloneive_lcell_comb \endRegA~4 (
// Equation(s):
// \endRegA~4_combout  = (\endRegA~0_combout  & ((\KEY[3]~input_o  & (\endRegA~3_combout )) # (!\KEY[3]~input_o  & ((\SW[5]~input_o ))))) # (!\endRegA~0_combout  & (\endRegA~3_combout ))

	.dataa(\endRegA~0_combout ),
	.datab(\endRegA~3_combout ),
	.datac(\KEY[3]~input_o ),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\endRegA~4_combout ),
	.cout());
// synopsys translate_off
defparam \endRegA~4 .lut_mask = 16'hCEC4;
defparam \endRegA~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y15_N5
dffeas \banco|registradores_rtl_0_bypass[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\endRegA~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y15_N16
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[1]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[1]~feeder_combout  = endRegC[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(endRegC[0]),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[1]~feeder .lut_mask = 16'hFF00;
defparam \banco|registradores_rtl_0_bypass[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y15_N17
dffeas \banco|registradores_rtl_0_bypass[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_0_bypass[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y15_N4
cycloneive_lcell_comb \banco|registradores~11 (
// Equation(s):
// \banco|registradores~11_combout  = (\banco|registradores_rtl_0_bypass [3] & (\banco|registradores_rtl_0_bypass [4] & (\banco|registradores_rtl_0_bypass [2] $ (!\banco|registradores_rtl_0_bypass [1])))) # (!\banco|registradores_rtl_0_bypass [3] & 
// (!\banco|registradores_rtl_0_bypass [4] & (\banco|registradores_rtl_0_bypass [2] $ (!\banco|registradores_rtl_0_bypass [1]))))

	.dataa(\banco|registradores_rtl_0_bypass [3]),
	.datab(\banco|registradores_rtl_0_bypass [2]),
	.datac(\banco|registradores_rtl_0_bypass [4]),
	.datad(\banco|registradores_rtl_0_bypass [1]),
	.cin(gnd),
	.combout(\banco|registradores~11_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~11 .lut_mask = 16'h8421;
defparam \banco|registradores~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y15_N9
dffeas \banco|registradores_rtl_0_bypass[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bancoRW~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y14_N13
dffeas \endRegA[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\endRegA~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(endRegA[3]),
	.prn(vcc));
// synopsys translate_off
defparam \endRegA[3] .is_wysiwyg = "true";
defparam \endRegA[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y14_N10
cycloneive_lcell_comb \endRegA~7 (
// Equation(s):
// \endRegA~7_combout  = (\KEY[0]~input_o  & (endRegA[3])) # (!\KEY[0]~input_o  & ((\SW[11]~input_o )))

	.dataa(endRegA[3]),
	.datab(\SW[11]~input_o ),
	.datac(gnd),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\endRegA~7_combout ),
	.cout());
// synopsys translate_off
defparam \endRegA~7 .lut_mask = 16'hAACC;
defparam \endRegA~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y14_N12
cycloneive_lcell_comb \endRegA~8 (
// Equation(s):
// \endRegA~8_combout  = (\endRegA~0_combout  & ((\KEY[3]~input_o  & ((\endRegA~7_combout ))) # (!\KEY[3]~input_o  & (\SW[7]~input_o )))) # (!\endRegA~0_combout  & (((\endRegA~7_combout ))))

	.dataa(\SW[7]~input_o ),
	.datab(\endRegA~0_combout ),
	.datac(\KEY[3]~input_o ),
	.datad(\endRegA~7_combout ),
	.cin(gnd),
	.combout(\endRegA~8_combout ),
	.cout());
// synopsys translate_off
defparam \endRegA~8 .lut_mask = 16'hFB08;
defparam \endRegA~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y15_N30
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[8]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[8]~feeder_combout  = \endRegA~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\endRegA~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[8]~feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores_rtl_0_bypass[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y15_N31
dffeas \banco|registradores_rtl_0_bypass[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_0_bypass[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y15_N18
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[5]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[5]~feeder_combout  = endRegC[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(endRegC[2]),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[5]~feeder .lut_mask = 16'hFF00;
defparam \banco|registradores_rtl_0_bypass[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y15_N19
dffeas \banco|registradores_rtl_0_bypass[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_0_bypass[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y14_N29
dffeas \endRegA[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\endRegA~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(endRegA[2]),
	.prn(vcc));
// synopsys translate_off
defparam \endRegA[2] .is_wysiwyg = "true";
defparam \endRegA[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y14_N26
cycloneive_lcell_comb \endRegA~5 (
// Equation(s):
// \endRegA~5_combout  = (\KEY[0]~input_o  & ((endRegA[2]))) # (!\KEY[0]~input_o  & (\SW[10]~input_o ))

	.dataa(\KEY[0]~input_o ),
	.datab(\SW[10]~input_o ),
	.datac(gnd),
	.datad(endRegA[2]),
	.cin(gnd),
	.combout(\endRegA~5_combout ),
	.cout());
// synopsys translate_off
defparam \endRegA~5 .lut_mask = 16'hEE44;
defparam \endRegA~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y14_N28
cycloneive_lcell_comb \endRegA~6 (
// Equation(s):
// \endRegA~6_combout  = (\KEY[3]~input_o  & (\endRegA~5_combout )) # (!\KEY[3]~input_o  & ((\endRegA~0_combout  & ((\SW[6]~input_o ))) # (!\endRegA~0_combout  & (\endRegA~5_combout ))))

	.dataa(\endRegA~5_combout ),
	.datab(\SW[6]~input_o ),
	.datac(\KEY[3]~input_o ),
	.datad(\endRegA~0_combout ),
	.cin(gnd),
	.combout(\endRegA~6_combout ),
	.cout());
// synopsys translate_off
defparam \endRegA~6 .lut_mask = 16'hACAA;
defparam \endRegA~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y15_N21
dffeas \banco|registradores_rtl_0_bypass[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\endRegA~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y15_N28
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[7]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[7]~feeder_combout  = endRegC[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(endRegC[3]),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[7]~feeder .lut_mask = 16'hFF00;
defparam \banco|registradores_rtl_0_bypass[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y15_N29
dffeas \banco|registradores_rtl_0_bypass[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_0_bypass[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y15_N20
cycloneive_lcell_comb \banco|registradores~12 (
// Equation(s):
// \banco|registradores~12_combout  = (\banco|registradores_rtl_0_bypass [8] & (\banco|registradores_rtl_0_bypass [7] & (\banco|registradores_rtl_0_bypass [5] $ (!\banco|registradores_rtl_0_bypass [6])))) # (!\banco|registradores_rtl_0_bypass [8] & 
// (!\banco|registradores_rtl_0_bypass [7] & (\banco|registradores_rtl_0_bypass [5] $ (!\banco|registradores_rtl_0_bypass [6]))))

	.dataa(\banco|registradores_rtl_0_bypass [8]),
	.datab(\banco|registradores_rtl_0_bypass [5]),
	.datac(\banco|registradores_rtl_0_bypass [6]),
	.datad(\banco|registradores_rtl_0_bypass [7]),
	.cin(gnd),
	.combout(\banco|registradores~12_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~12 .lut_mask = 16'h8241;
defparam \banco|registradores~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y15_N8
cycloneive_lcell_comb \banco|registradores~13 (
// Equation(s):
// \banco|registradores~13_combout  = (\banco|registradores~11_combout  & (\banco|registradores_rtl_0_bypass [0] & \banco|registradores~12_combout ))

	.dataa(gnd),
	.datab(\banco|registradores~11_combout ),
	.datac(\banco|registradores_rtl_0_bypass [0]),
	.datad(\banco|registradores~12_combout ),
	.cin(gnd),
	.combout(\banco|registradores~13_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~13 .lut_mask = 16'hC000;
defparam \banco|registradores~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y12_N17
dffeas \banco|registradores_rtl_0_bypass[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(dadoBanco[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y12_N24
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[26]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[26]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[26]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_0_bypass[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y12_N25
dffeas \banco|registradores_rtl_0_bypass[26] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_0_bypass[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y14_N20
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[27]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[27]~feeder_combout  = dadoBanco[8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(dadoBanco[8]),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[27]~feeder .lut_mask = 16'hFF00;
defparam \banco|registradores_rtl_1_bypass[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y14_N21
dffeas \banco|registradores_rtl_1_bypass[27] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[27] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y14_N30
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[28]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[28]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[28]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_1_bypass[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y14_N31
dffeas \banco|registradores_rtl_1_bypass[28] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[28] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y15_N16
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[30]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[30]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_0_bypass[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y15_N17
dffeas \banco|registradores_rtl_0_bypass[30] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_0_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y15_N4
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[32]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[32]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_0_bypass[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y15_N5
dffeas \banco|registradores_rtl_0_bypass[32] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y15_N22
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[31]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[31]~feeder_combout  = dadoBanco[10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(dadoBanco[10]),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[31]~feeder .lut_mask = 16'hFF00;
defparam \banco|registradores_rtl_0_bypass[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y15_N23
dffeas \banco|registradores_rtl_0_bypass[31] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_0_bypass[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y15_N24
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[34]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[34]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_0_bypass[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y15_N25
dffeas \banco|registradores_rtl_0_bypass[34] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_0_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y15_N22
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[33]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[33]~feeder_combout  = dadoBanco[11]

	.dataa(gnd),
	.datab(gnd),
	.datac(dadoBanco[11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[33]~feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores_rtl_0_bypass[33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y15_N23
dffeas \banco|registradores_rtl_0_bypass[33] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_0_bypass[33]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y15_N28
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[36]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[36]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_0_bypass[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y15_N29
dffeas \banco|registradores_rtl_0_bypass[36] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_0_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y14_N28
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[38]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[38]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_1_bypass[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y14_N29
dffeas \banco|registradores_rtl_1_bypass[38] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[38] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y14_N4
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[37]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[37]~feeder_combout  = dadoBanco[13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(dadoBanco[13]),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[37]~feeder .lut_mask = 16'hFF00;
defparam \banco|registradores_rtl_1_bypass[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y14_N5
dffeas \banco|registradores_rtl_1_bypass[37] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[37] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y15_N12
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[40]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[40]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_0_bypass[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y15_N13
dffeas \banco|registradores_rtl_0_bypass[40] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_0_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y15_N26
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[39]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[39]~feeder_combout  = dadoBanco[14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(dadoBanco[14]),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[39]~feeder .lut_mask = 16'hFF00;
defparam \banco|registradores_rtl_0_bypass[39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y15_N27
dffeas \banco|registradores_rtl_0_bypass[39] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_0_bypass[39]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y14_N24
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[42]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[42]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[42]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_1_bypass[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y14_N25
dffeas \banco|registradores_rtl_1_bypass[42] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[42] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: M9K_X104_Y14_N0
cycloneive_ram_block \banco|registradores_rtl_1|auto_generated|ram_block1a0 (
	.portawe(\bancoRW~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,dadoBanco[15],dadoBanco[14],dadoBanco[13],dadoBanco[12],dadoBanco[11],dadoBanco[10],dadoBanco[9],dadoBanco[8],dadoBanco[7],dadoBanco[6],dadoBanco[5],dadoBanco[4],dadoBanco[3],dadoBanco[2],dadoBanco[1],dadoBanco[0]}),
	.portaaddr({endRegC[3],endRegC[2],endRegC[1],endRegC[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\endRegB~8_combout ,\endRegB~6_combout ,\endRegB~4_combout ,\endRegB~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\banco|registradores_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .init_file = "db/Processador.ram0_Banco_registradores_10cb5bbb.hdl.mif";
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_d8n1:auto_generated|ALTSYNCRAM";
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .mem_init0 = 576'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X105_Y14_N8
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[41]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[41]~feeder_combout  = dadoBanco[15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(dadoBanco[15]),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[41]~feeder .lut_mask = 16'hFF00;
defparam \banco|registradores_rtl_1_bypass[41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y14_N9
dffeas \banco|registradores_rtl_1_bypass[41] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[41]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[41] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y14_N24
cycloneive_lcell_comb \banco|registradores~22 (
// Equation(s):
// \banco|registradores~22_combout  = (\banco|registradores_rtl_1_bypass [42] & ((\banco|registradores~2_combout  & ((\banco|registradores_rtl_1_bypass [41]))) # (!\banco|registradores~2_combout  & (\banco|registradores_rtl_1|auto_generated|ram_block1a15 
// )))) # (!\banco|registradores_rtl_1_bypass [42] & (((\banco|registradores_rtl_1_bypass [41]))))

	.dataa(\banco|registradores_rtl_1_bypass [42]),
	.datab(\banco|registradores_rtl_1|auto_generated|ram_block1a15 ),
	.datac(\banco|registradores_rtl_1_bypass [41]),
	.datad(\banco|registradores~2_combout ),
	.cin(gnd),
	.combout(\banco|registradores~22_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~22 .lut_mask = 16'hF0D8;
defparam \banco|registradores~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y14_N25
dffeas \banco|regsaidaB[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\bancoRW~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|regsaidaB [15]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|regsaidaB[15] .is_wysiwyg = "true";
defparam \banco|regsaidaB[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y15_N28
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[42]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[42]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[42]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_0_bypass[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y15_N29
dffeas \banco|registradores_rtl_0_bypass[42] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_0_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: M9K_X104_Y15_N0
cycloneive_ram_block \banco|registradores_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\bancoRW~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,dadoBanco[15],dadoBanco[14],dadoBanco[13],dadoBanco[12],dadoBanco[11],dadoBanco[10],dadoBanco[9],dadoBanco[8],dadoBanco[7],dadoBanco[6],dadoBanco[5],dadoBanco[4],dadoBanco[3],dadoBanco[2],dadoBanco[1],dadoBanco[0]}),
	.portaaddr({endRegC[3],endRegC[2],endRegC[1],endRegC[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\endRegA~8_combout ,\endRegA~6_combout ,\endRegA~4_combout ,\endRegA~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\banco|registradores_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Processador.ram0_Banco_registradores_10cb5bbb.hdl.mif";
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "Banco_registradores:banco|altsyncram:registradores_rtl_0|altsyncram_d8n1:auto_generated|ALTSYNCRAM";
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 576'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X106_Y15_N2
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[41]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[41]~feeder_combout  = dadoBanco[15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(dadoBanco[15]),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[41]~feeder .lut_mask = 16'hFF00;
defparam \banco|registradores_rtl_0_bypass[41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y15_N3
dffeas \banco|registradores_rtl_0_bypass[41] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_0_bypass[41]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y15_N8
cycloneive_lcell_comb \banco|registradores~23 (
// Equation(s):
// \banco|registradores~23_combout  = (\banco|registradores~13_combout  & (((\banco|registradores_rtl_0_bypass [41])))) # (!\banco|registradores~13_combout  & ((\banco|registradores_rtl_0_bypass [42] & (\banco|registradores_rtl_0|auto_generated|ram_block1a15 
// )) # (!\banco|registradores_rtl_0_bypass [42] & ((\banco|registradores_rtl_0_bypass [41])))))

	.dataa(\banco|registradores~13_combout ),
	.datab(\banco|registradores_rtl_0_bypass [42]),
	.datac(\banco|registradores_rtl_0|auto_generated|ram_block1a15 ),
	.datad(\banco|registradores_rtl_0_bypass [41]),
	.cin(gnd),
	.combout(\banco|registradores~23_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~23 .lut_mask = 16'hFB40;
defparam \banco|registradores~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y12_N0
cycloneive_lcell_comb \flagimm~0 (
// Equation(s):
// \flagimm~0_combout  = (\SW[15]~input_o  & (!\SW[14]~input_o  & ((!\SW[13]~input_o ) # (!\SW[12]~input_o )))) # (!\SW[15]~input_o  & (((\SW[14]~input_o  & \SW[13]~input_o ))))

	.dataa(\SW[12]~input_o ),
	.datab(\SW[15]~input_o ),
	.datac(\SW[14]~input_o ),
	.datad(\SW[13]~input_o ),
	.cin(gnd),
	.combout(\flagimm~0_combout ),
	.cout());
// synopsys translate_off
defparam \flagimm~0 .lut_mask = 16'h340C;
defparam \flagimm~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y12_N1
dffeas flagimm(
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\flagimm~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flagimm~q ),
	.prn(vcc));
// synopsys translate_off
defparam flagimm.is_wysiwyg = "true";
defparam flagimm.power_up = "low";
// synopsys translate_on

// Location: FF_X106_Y15_N9
dffeas \banco|regsaidaA[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\flagimm~q ),
	.sload(gnd),
	.ena(!\bancoRW~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|regsaidaA [15]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|regsaidaA[15] .is_wysiwyg = "true";
defparam \banco|regsaidaA[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y11_N18
cycloneive_lcell_comb \alu|resultado[4]~20 (
// Equation(s):
// \alu|resultado[4]~20_combout  = (codop[3]) # ((codop[0] & ((codop[2]) # (!codop[1]))))

	.dataa(codop[0]),
	.datab(codop[3]),
	.datac(codop[1]),
	.datad(codop[2]),
	.cin(gnd),
	.combout(\alu|resultado[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \alu|resultado[4]~20 .lut_mask = 16'hEECE;
defparam \alu|resultado[4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y11_N2
cycloneive_lcell_comb \alu|Mux0~0 (
// Equation(s):
// \alu|Mux0~0_combout  = (\alu|resultado[4]~19_combout  & (\banco|regsaidaB [15] & ((\banco|regsaidaA [15]) # (\alu|resultado[4]~20_combout )))) # (!\alu|resultado[4]~19_combout  & ((\banco|regsaidaB [15] & ((!\alu|resultado[4]~20_combout ) # 
// (!\banco|regsaidaA [15]))) # (!\banco|regsaidaB [15] & (\banco|regsaidaA [15]))))

	.dataa(\alu|resultado[4]~19_combout ),
	.datab(\banco|regsaidaB [15]),
	.datac(\banco|regsaidaA [15]),
	.datad(\alu|resultado[4]~20_combout ),
	.cin(gnd),
	.combout(\alu|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux0~0 .lut_mask = 16'h9CD4;
defparam \alu|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y11_N20
cycloneive_lcell_comb \alu|Add0~63 (
// Equation(s):
// \alu|Add0~63_combout  = (codop[3] & ((codop[1]))) # (!codop[3] & (\banco|regsaidaA [15]))

	.dataa(\banco|regsaidaA [15]),
	.datab(gnd),
	.datac(codop[3]),
	.datad(codop[1]),
	.cin(gnd),
	.combout(\alu|Add0~63_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~63 .lut_mask = 16'hFA0A;
defparam \alu|Add0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y11_N10
cycloneive_lcell_comb \alu|Add0~62 (
// Equation(s):
// \alu|Add0~62_combout  = \banco|regsaidaB [15] $ (((codop[3]) # (!codop[0])))

	.dataa(gnd),
	.datab(codop[3]),
	.datac(codop[0]),
	.datad(\banco|regsaidaB [15]),
	.cin(gnd),
	.combout(\alu|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~62 .lut_mask = 16'h30CF;
defparam \alu|Add0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y14_N26
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[40]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[40]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_1_bypass[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y14_N27
dffeas \banco|registradores_rtl_1_bypass[40] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[40] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y14_N26
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[39]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[39]~feeder_combout  = dadoBanco[14]

	.dataa(gnd),
	.datab(gnd),
	.datac(dadoBanco[14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[39]~feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores_rtl_1_bypass[39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y14_N27
dffeas \banco|registradores_rtl_1_bypass[39] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[39]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[39] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y14_N6
cycloneive_lcell_comb \banco|registradores~24 (
// Equation(s):
// \banco|registradores~24_combout  = (\banco|registradores~2_combout  & (((\banco|registradores_rtl_1_bypass [39])))) # (!\banco|registradores~2_combout  & ((\banco|registradores_rtl_1_bypass [40] & ((\banco|registradores_rtl_1|auto_generated|ram_block1a14 
// ))) # (!\banco|registradores_rtl_1_bypass [40] & (\banco|registradores_rtl_1_bypass [39]))))

	.dataa(\banco|registradores~2_combout ),
	.datab(\banco|registradores_rtl_1_bypass [40]),
	.datac(\banco|registradores_rtl_1_bypass [39]),
	.datad(\banco|registradores_rtl_1|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\banco|registradores~24_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~24 .lut_mask = 16'hF4B0;
defparam \banco|registradores~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y14_N7
dffeas \banco|regsaidaB[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\bancoRW~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|regsaidaB [14]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|regsaidaB[14] .is_wysiwyg = "true";
defparam \banco|regsaidaB[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y11_N4
cycloneive_lcell_comb \alu|Add0~58 (
// Equation(s):
// \alu|Add0~58_combout  = \banco|regsaidaB [14] $ (((codop[3]) # (!codop[0])))

	.dataa(codop[0]),
	.datab(gnd),
	.datac(codop[3]),
	.datad(\banco|regsaidaB [14]),
	.cin(gnd),
	.combout(\alu|Add0~58_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~58 .lut_mask = 16'h0AF5;
defparam \alu|Add0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y11_N16
cycloneive_lcell_comb \alu|Add0~54 (
// Equation(s):
// \alu|Add0~54_combout  = \banco|regsaidaB [13] $ (((codop[3]) # (!codop[0])))

	.dataa(codop[0]),
	.datab(codop[3]),
	.datac(gnd),
	.datad(\banco|regsaidaB [13]),
	.cin(gnd),
	.combout(\alu|Add0~54_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~54 .lut_mask = 16'h22DD;
defparam \alu|Add0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y15_N4
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[38]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[38]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_0_bypass[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y15_N5
dffeas \banco|registradores_rtl_0_bypass[38] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_0_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y15_N10
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[37]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[37]~feeder_combout  = dadoBanco[13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(dadoBanco[13]),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[37]~feeder .lut_mask = 16'hFF00;
defparam \banco|registradores_rtl_0_bypass[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y15_N11
dffeas \banco|registradores_rtl_0_bypass[37] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_0_bypass[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y15_N20
cycloneive_lcell_comb \banco|registradores~27 (
// Equation(s):
// \banco|registradores~27_combout  = (\banco|registradores~13_combout  & (((\banco|registradores_rtl_0_bypass [37])))) # (!\banco|registradores~13_combout  & ((\banco|registradores_rtl_0_bypass [38] & (\banco|registradores_rtl_0|auto_generated|ram_block1a13 
// )) # (!\banco|registradores_rtl_0_bypass [38] & ((\banco|registradores_rtl_0_bypass [37])))))

	.dataa(\banco|registradores~13_combout ),
	.datab(\banco|registradores_rtl_0_bypass [38]),
	.datac(\banco|registradores_rtl_0|auto_generated|ram_block1a13 ),
	.datad(\banco|registradores_rtl_0_bypass [37]),
	.cin(gnd),
	.combout(\banco|registradores~27_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~27 .lut_mask = 16'hFB40;
defparam \banco|registradores~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y15_N21
dffeas \banco|regsaidaA[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\flagimm~q ),
	.sload(gnd),
	.ena(!\bancoRW~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|regsaidaA [13]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|regsaidaA[13] .is_wysiwyg = "true";
defparam \banco|regsaidaA[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y11_N30
cycloneive_lcell_comb \alu|Add0~55 (
// Equation(s):
// \alu|Add0~55_combout  = (codop[3] & ((codop[1]))) # (!codop[3] & (\banco|regsaidaA [13]))

	.dataa(gnd),
	.datab(codop[3]),
	.datac(\banco|regsaidaA [13]),
	.datad(codop[1]),
	.cin(gnd),
	.combout(\alu|Add0~55_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~55 .lut_mask = 16'hFC30;
defparam \alu|Add0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y11_N0
cycloneive_lcell_comb \alu|Add0~51 (
// Equation(s):
// \alu|Add0~51_combout  = (codop[3] & ((codop[1]))) # (!codop[3] & (\banco|regsaidaA [12]))

	.dataa(\banco|regsaidaA [12]),
	.datab(gnd),
	.datac(codop[3]),
	.datad(codop[1]),
	.cin(gnd),
	.combout(\alu|Add0~51_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~51 .lut_mask = 16'hFA0A;
defparam \alu|Add0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y14_N2
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[36]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[36]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_1_bypass[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y14_N3
dffeas \banco|registradores_rtl_1_bypass[36] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[36] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y14_N8
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[35]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[35]~feeder_combout  = dadoBanco[12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(dadoBanco[12]),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[35]~feeder .lut_mask = 16'hFF00;
defparam \banco|registradores_rtl_1_bypass[35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y14_N9
dffeas \banco|registradores_rtl_1_bypass[35] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[35]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[35] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y14_N12
cycloneive_lcell_comb \banco|registradores~28 (
// Equation(s):
// \banco|registradores~28_combout  = (\banco|registradores~2_combout  & (((\banco|registradores_rtl_1_bypass [35])))) # (!\banco|registradores~2_combout  & ((\banco|registradores_rtl_1_bypass [36] & ((\banco|registradores_rtl_1|auto_generated|ram_block1a12 
// ))) # (!\banco|registradores_rtl_1_bypass [36] & (\banco|registradores_rtl_1_bypass [35]))))

	.dataa(\banco|registradores~2_combout ),
	.datab(\banco|registradores_rtl_1_bypass [36]),
	.datac(\banco|registradores_rtl_1_bypass [35]),
	.datad(\banco|registradores_rtl_1|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\banco|registradores~28_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~28 .lut_mask = 16'hF4B0;
defparam \banco|registradores~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y14_N13
dffeas \banco|regsaidaB[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\bancoRW~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|regsaidaB [12]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|regsaidaB[12] .is_wysiwyg = "true";
defparam \banco|regsaidaB[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y11_N6
cycloneive_lcell_comb \alu|Add0~50 (
// Equation(s):
// \alu|Add0~50_combout  = \banco|regsaidaB [12] $ (((codop[3]) # (!codop[0])))

	.dataa(gnd),
	.datab(\banco|regsaidaB [12]),
	.datac(codop[3]),
	.datad(codop[0]),
	.cin(gnd),
	.combout(\alu|Add0~50_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~50 .lut_mask = 16'h3C33;
defparam \alu|Add0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y11_N26
cycloneive_lcell_comb \alu|Add0~47 (
// Equation(s):
// \alu|Add0~47_combout  = (codop[3] & (codop[1])) # (!codop[3] & ((\banco|regsaidaA [11])))

	.dataa(codop[1]),
	.datab(\banco|regsaidaA [11]),
	.datac(codop[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu|Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~47 .lut_mask = 16'hACAC;
defparam \alu|Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y14_N20
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[34]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[34]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_1_bypass[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y14_N21
dffeas \banco|registradores_rtl_1_bypass[34] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[34] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y14_N22
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[33]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[33]~feeder_combout  = dadoBanco[11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(dadoBanco[11]),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[33]~feeder .lut_mask = 16'hFF00;
defparam \banco|registradores_rtl_1_bypass[33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y14_N23
dffeas \banco|registradores_rtl_1_bypass[33] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[33]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[33] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y14_N10
cycloneive_lcell_comb \banco|registradores~30 (
// Equation(s):
// \banco|registradores~30_combout  = (\banco|registradores_rtl_1_bypass [34] & ((\banco|registradores~2_combout  & (\banco|registradores_rtl_1_bypass [33])) # (!\banco|registradores~2_combout  & ((\banco|registradores_rtl_1|auto_generated|ram_block1a11 
// ))))) # (!\banco|registradores_rtl_1_bypass [34] & (\banco|registradores_rtl_1_bypass [33]))

	.dataa(\banco|registradores_rtl_1_bypass [34]),
	.datab(\banco|registradores_rtl_1_bypass [33]),
	.datac(\banco|registradores_rtl_1|auto_generated|ram_block1a11 ),
	.datad(\banco|registradores~2_combout ),
	.cin(gnd),
	.combout(\banco|registradores~30_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~30 .lut_mask = 16'hCCE4;
defparam \banco|registradores~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y14_N11
dffeas \banco|regsaidaB[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\bancoRW~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|regsaidaB [11]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|regsaidaB[11] .is_wysiwyg = "true";
defparam \banco|regsaidaB[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y11_N28
cycloneive_lcell_comb \alu|Add0~46 (
// Equation(s):
// \alu|Add0~46_combout  = \banco|regsaidaB [11] $ (((codop[3]) # (!codop[0])))

	.dataa(\banco|regsaidaB [11]),
	.datab(codop[3]),
	.datac(codop[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu|Add0~46_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~46 .lut_mask = 16'h6565;
defparam \alu|Add0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y14_N2
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[32]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[32]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_1_bypass[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y14_N3
dffeas \banco|registradores_rtl_1_bypass[32] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[32] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y14_N22
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[31]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[31]~feeder_combout  = dadoBanco[10]

	.dataa(gnd),
	.datab(gnd),
	.datac(dadoBanco[10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[31]~feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores_rtl_1_bypass[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y14_N23
dffeas \banco|registradores_rtl_1_bypass[31] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[31] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y14_N12
cycloneive_lcell_comb \banco|registradores~32 (
// Equation(s):
// \banco|registradores~32_combout  = (\banco|registradores~2_combout  & (((\banco|registradores_rtl_1_bypass [31])))) # (!\banco|registradores~2_combout  & ((\banco|registradores_rtl_1_bypass [32] & ((\banco|registradores_rtl_1|auto_generated|ram_block1a10 
// ))) # (!\banco|registradores_rtl_1_bypass [32] & (\banco|registradores_rtl_1_bypass [31]))))

	.dataa(\banco|registradores~2_combout ),
	.datab(\banco|registradores_rtl_1_bypass [32]),
	.datac(\banco|registradores_rtl_1_bypass [31]),
	.datad(\banco|registradores_rtl_1|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\banco|registradores~32_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~32 .lut_mask = 16'hF4B0;
defparam \banco|registradores~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y14_N13
dffeas \banco|regsaidaB[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\bancoRW~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|regsaidaB [10]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|regsaidaB[10] .is_wysiwyg = "true";
defparam \banco|regsaidaB[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y11_N4
cycloneive_lcell_comb \alu|Add0~42 (
// Equation(s):
// \alu|Add0~42_combout  = \banco|regsaidaB [10] $ (((codop[3]) # (!codop[0])))

	.dataa(gnd),
	.datab(codop[0]),
	.datac(codop[3]),
	.datad(\banco|regsaidaB [10]),
	.cin(gnd),
	.combout(\alu|Add0~42_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~42 .lut_mask = 16'h0CF3;
defparam \alu|Add0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y11_N18
cycloneive_lcell_comb \alu|Add0~43 (
// Equation(s):
// \alu|Add0~43_combout  = (codop[3] & (codop[1])) # (!codop[3] & ((\banco|regsaidaA [10])))

	.dataa(gnd),
	.datab(codop[1]),
	.datac(codop[3]),
	.datad(\banco|regsaidaA [10]),
	.cin(gnd),
	.combout(\alu|Add0~43_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~43 .lut_mask = 16'hCFC0;
defparam \alu|Add0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y14_N14
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[30]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[30]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_1_bypass[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y14_N15
dffeas \banco|registradores_rtl_1_bypass[30] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[30] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y14_N4
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[29]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[29]~feeder_combout  = dadoBanco[9]

	.dataa(gnd),
	.datab(gnd),
	.datac(dadoBanco[9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[29]~feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores_rtl_1_bypass[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y14_N5
dffeas \banco|registradores_rtl_1_bypass[29] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[29] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y14_N22
cycloneive_lcell_comb \banco|registradores~34 (
// Equation(s):
// \banco|registradores~34_combout  = (\banco|registradores~2_combout  & (((\banco|registradores_rtl_1_bypass [29])))) # (!\banco|registradores~2_combout  & ((\banco|registradores_rtl_1_bypass [30] & ((\banco|registradores_rtl_1|auto_generated|ram_block1a9 
// ))) # (!\banco|registradores_rtl_1_bypass [30] & (\banco|registradores_rtl_1_bypass [29]))))

	.dataa(\banco|registradores~2_combout ),
	.datab(\banco|registradores_rtl_1_bypass [30]),
	.datac(\banco|registradores_rtl_1_bypass [29]),
	.datad(\banco|registradores_rtl_1|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\banco|registradores~34_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~34 .lut_mask = 16'hF4B0;
defparam \banco|registradores~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y14_N23
dffeas \banco|regsaidaB[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\bancoRW~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|regsaidaB [9]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|regsaidaB[9] .is_wysiwyg = "true";
defparam \banco|regsaidaB[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y11_N30
cycloneive_lcell_comb \alu|Add0~38 (
// Equation(s):
// \alu|Add0~38_combout  = \banco|regsaidaB [9] $ (((codop[3]) # (!codop[0])))

	.dataa(gnd),
	.datab(codop[0]),
	.datac(codop[3]),
	.datad(\banco|regsaidaB [9]),
	.cin(gnd),
	.combout(\alu|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~38 .lut_mask = 16'h0CF3;
defparam \alu|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y11_N18
cycloneive_lcell_comb \alu|Add0~39 (
// Equation(s):
// \alu|Add0~39_combout  = (codop[3] & ((codop[1]))) # (!codop[3] & (\banco|regsaidaA [9]))

	.dataa(\banco|regsaidaA [9]),
	.datab(gnd),
	.datac(codop[3]),
	.datad(codop[1]),
	.cin(gnd),
	.combout(\alu|Add0~39_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~39 .lut_mask = 16'hFA0A;
defparam \alu|Add0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y15_N24
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[28]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[28]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[28]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_0_bypass[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y15_N25
dffeas \banco|registradores_rtl_0_bypass[28] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_0_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y15_N10
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[27]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[27]~feeder_combout  = dadoBanco[8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(dadoBanco[8]),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[27]~feeder .lut_mask = 16'hFF00;
defparam \banco|registradores_rtl_0_bypass[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y15_N11
dffeas \banco|registradores_rtl_0_bypass[27] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_0_bypass[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y15_N16
cycloneive_lcell_comb \banco|registradores~37 (
// Equation(s):
// \banco|registradores~37_combout  = (\banco|registradores~13_combout  & (((\banco|registradores_rtl_0_bypass [27])))) # (!\banco|registradores~13_combout  & ((\banco|registradores_rtl_0_bypass [28] & (\banco|registradores_rtl_0|auto_generated|ram_block1a8 
// )) # (!\banco|registradores_rtl_0_bypass [28] & ((\banco|registradores_rtl_0_bypass [27])))))

	.dataa(\banco|registradores~13_combout ),
	.datab(\banco|registradores_rtl_0_bypass [28]),
	.datac(\banco|registradores_rtl_0|auto_generated|ram_block1a8 ),
	.datad(\banco|registradores_rtl_0_bypass [27]),
	.cin(gnd),
	.combout(\banco|registradores~37_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~37 .lut_mask = 16'hFB40;
defparam \banco|registradores~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y15_N17
dffeas \banco|regsaidaA[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\flagimm~q ),
	.sload(gnd),
	.ena(!\bancoRW~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|regsaidaA [8]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|regsaidaA[8] .is_wysiwyg = "true";
defparam \banco|regsaidaA[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y11_N14
cycloneive_lcell_comb \alu|Add0~35 (
// Equation(s):
// \alu|Add0~35_combout  = (codop[3] & ((codop[1]))) # (!codop[3] & (\banco|regsaidaA [8]))

	.dataa(\banco|regsaidaA [8]),
	.datab(gnd),
	.datac(codop[3]),
	.datad(codop[1]),
	.cin(gnd),
	.combout(\alu|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~35 .lut_mask = 16'hFA0A;
defparam \alu|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y11_N4
cycloneive_lcell_comb \alu|Add0~34 (
// Equation(s):
// \alu|Add0~34_combout  = \banco|regsaidaB [8] $ (((codop[3]) # (!codop[0])))

	.dataa(codop[0]),
	.datab(gnd),
	.datac(codop[3]),
	.datad(\banco|regsaidaB [8]),
	.cin(gnd),
	.combout(\alu|Add0~34_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~34 .lut_mask = 16'h0AF5;
defparam \alu|Add0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y11_N20
cycloneive_lcell_comb \alu|Add0~31 (
// Equation(s):
// \alu|Add0~31_combout  = (codop[3] & (codop[1])) # (!codop[3] & ((\banco|regsaidaA [7])))

	.dataa(gnd),
	.datab(codop[1]),
	.datac(codop[3]),
	.datad(\banco|regsaidaA [7]),
	.cin(gnd),
	.combout(\alu|Add0~31_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~31 .lut_mask = 16'hCFC0;
defparam \alu|Add0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y14_N12
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[25]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[25]~feeder_combout  = dadoBanco[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(dadoBanco[7]),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[25]~feeder .lut_mask = 16'hFF00;
defparam \banco|registradores_rtl_1_bypass[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y14_N13
dffeas \banco|registradores_rtl_1_bypass[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[25] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y14_N30
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[26]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[26]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[26]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_1_bypass[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y14_N31
dffeas \banco|registradores_rtl_1_bypass[26] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[26] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y14_N2
cycloneive_lcell_comb \banco|registradores~10 (
// Equation(s):
// \banco|registradores~10_combout  = (\banco|registradores~2_combout  & (\banco|registradores_rtl_1_bypass [25])) # (!\banco|registradores~2_combout  & ((\banco|registradores_rtl_1_bypass [26] & ((\banco|registradores_rtl_1|auto_generated|ram_block1a7 ))) # 
// (!\banco|registradores_rtl_1_bypass [26] & (\banco|registradores_rtl_1_bypass [25]))))

	.dataa(\banco|registradores~2_combout ),
	.datab(\banco|registradores_rtl_1_bypass [25]),
	.datac(\banco|registradores_rtl_1_bypass [26]),
	.datad(\banco|registradores_rtl_1|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\banco|registradores~10_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~10 .lut_mask = 16'hDC8C;
defparam \banco|registradores~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y14_N3
dffeas \banco|regsaidaB[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\bancoRW~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|regsaidaB [7]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|regsaidaB[7] .is_wysiwyg = "true";
defparam \banco|regsaidaB[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y11_N22
cycloneive_lcell_comb \alu|Add0~30 (
// Equation(s):
// \alu|Add0~30_combout  = \banco|regsaidaB [7] $ (((codop[3]) # (!codop[0])))

	.dataa(gnd),
	.datab(\banco|regsaidaB [7]),
	.datac(codop[3]),
	.datad(codop[0]),
	.cin(gnd),
	.combout(\alu|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~30 .lut_mask = 16'h3C33;
defparam \alu|Add0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y10_N0
cycloneive_lcell_comb \alu|Add0~26 (
// Equation(s):
// \alu|Add0~26_combout  = \banco|regsaidaB [6] $ (((codop[3]) # (!codop[0])))

	.dataa(gnd),
	.datab(\banco|regsaidaB [6]),
	.datac(codop[3]),
	.datad(codop[0]),
	.cin(gnd),
	.combout(\alu|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~26 .lut_mask = 16'h3C33;
defparam \alu|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y12_N24
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[23]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[23]~feeder_combout  = dadoBanco[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(dadoBanco[6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[23]~feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores_rtl_0_bypass[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y12_N25
dffeas \banco|registradores_rtl_0_bypass[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_0_bypass[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y12_N2
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[24]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[24]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[24]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_0_bypass[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y12_N3
dffeas \banco|registradores_rtl_0_bypass[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_0_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y12_N0
cycloneive_lcell_comb \banco|registradores~20 (
// Equation(s):
// \banco|registradores~20_combout  = (\banco|registradores~13_combout  & (\banco|registradores_rtl_0_bypass [23])) # (!\banco|registradores~13_combout  & ((\banco|registradores_rtl_0_bypass [24] & ((\banco|registradores_rtl_0|auto_generated|ram_block1a6 ))) 
// # (!\banco|registradores_rtl_0_bypass [24] & (\banco|registradores_rtl_0_bypass [23]))))

	.dataa(\banco|registradores~13_combout ),
	.datab(\banco|registradores_rtl_0_bypass [23]),
	.datac(\banco|registradores_rtl_0_bypass [24]),
	.datad(\banco|registradores_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\banco|registradores~20_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~20 .lut_mask = 16'hDC8C;
defparam \banco|registradores~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y12_N1
dffeas \banco|regsaidaA[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\flagimm~q ),
	.sload(gnd),
	.ena(!\bancoRW~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|regsaidaA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|regsaidaA[6] .is_wysiwyg = "true";
defparam \banco|regsaidaA[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N6
cycloneive_lcell_comb \alu|Add0~27 (
// Equation(s):
// \alu|Add0~27_combout  = (codop[3] & ((codop[1]))) # (!codop[3] & (\banco|regsaidaA [6]))

	.dataa(codop[3]),
	.datab(\banco|regsaidaA [6]),
	.datac(gnd),
	.datad(codop[1]),
	.cin(gnd),
	.combout(\alu|Add0~27_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~27 .lut_mask = 16'hEE44;
defparam \alu|Add0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y12_N20
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[21]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[21]~feeder_combout  = dadoBanco[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(dadoBanco[5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[21]~feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores_rtl_0_bypass[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y12_N21
dffeas \banco|registradores_rtl_0_bypass[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_0_bypass[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y12_N14
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[22]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[22]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_0_bypass[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y12_N15
dffeas \banco|registradores_rtl_0_bypass[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_0_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y12_N10
cycloneive_lcell_comb \banco|registradores~19 (
// Equation(s):
// \banco|registradores~19_combout  = (\banco|registradores~13_combout  & (\banco|registradores_rtl_0_bypass [21])) # (!\banco|registradores~13_combout  & ((\banco|registradores_rtl_0_bypass [22] & ((\banco|registradores_rtl_0|auto_generated|ram_block1a5 ))) 
// # (!\banco|registradores_rtl_0_bypass [22] & (\banco|registradores_rtl_0_bypass [21]))))

	.dataa(\banco|registradores~13_combout ),
	.datab(\banco|registradores_rtl_0_bypass [21]),
	.datac(\banco|registradores_rtl_0_bypass [22]),
	.datad(\banco|registradores_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\banco|registradores~19_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~19 .lut_mask = 16'hDC8C;
defparam \banco|registradores~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y12_N11
dffeas \banco|regsaidaA[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\flagimm~q ),
	.sload(gnd),
	.ena(!\bancoRW~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|regsaidaA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|regsaidaA[5] .is_wysiwyg = "true";
defparam \banco|regsaidaA[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N16
cycloneive_lcell_comb \alu|Add0~23 (
// Equation(s):
// \alu|Add0~23_combout  = (codop[3] & ((codop[1]))) # (!codop[3] & (\banco|regsaidaA [5]))

	.dataa(codop[3]),
	.datab(\banco|regsaidaA [5]),
	.datac(gnd),
	.datad(codop[1]),
	.cin(gnd),
	.combout(\alu|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~23 .lut_mask = 16'hEE44;
defparam \alu|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y10_N14
cycloneive_lcell_comb \alu|Add0~22 (
// Equation(s):
// \alu|Add0~22_combout  = \banco|regsaidaB [5] $ (((codop[3]) # (!codop[0])))

	.dataa(\banco|regsaidaB [5]),
	.datab(gnd),
	.datac(codop[3]),
	.datad(codop[0]),
	.cin(gnd),
	.combout(\alu|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~22 .lut_mask = 16'h5A55;
defparam \alu|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y12_N30
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[20]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[20]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[20]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_0_bypass[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y12_N31
dffeas \banco|registradores_rtl_0_bypass[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_0_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y12_N16
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[19]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[19]~feeder_combout  = dadoBanco[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(dadoBanco[4]),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[19]~feeder .lut_mask = 16'hFF00;
defparam \banco|registradores_rtl_0_bypass[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y12_N17
dffeas \banco|registradores_rtl_0_bypass[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_0_bypass[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y12_N8
cycloneive_lcell_comb \banco|registradores~18 (
// Equation(s):
// \banco|registradores~18_combout  = (\banco|registradores_rtl_0_bypass [20] & ((\banco|registradores~13_combout  & (\banco|registradores_rtl_0_bypass [19])) # (!\banco|registradores~13_combout  & ((\banco|registradores_rtl_0|auto_generated|ram_block1a4 
// ))))) # (!\banco|registradores_rtl_0_bypass [20] & (\banco|registradores_rtl_0_bypass [19]))

	.dataa(\banco|registradores_rtl_0_bypass [20]),
	.datab(\banco|registradores_rtl_0_bypass [19]),
	.datac(\banco|registradores_rtl_0|auto_generated|ram_block1a4 ),
	.datad(\banco|registradores~13_combout ),
	.cin(gnd),
	.combout(\banco|registradores~18_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~18 .lut_mask = 16'hCCE4;
defparam \banco|registradores~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y12_N9
dffeas \banco|regsaidaA[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\flagimm~q ),
	.sload(gnd),
	.ena(!\bancoRW~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|regsaidaA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|regsaidaA[4] .is_wysiwyg = "true";
defparam \banco|regsaidaA[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N18
cycloneive_lcell_comb \alu|Add0~19 (
// Equation(s):
// \alu|Add0~19_combout  = (codop[3] & ((codop[1]))) # (!codop[3] & (\banco|regsaidaA [4]))

	.dataa(codop[3]),
	.datab(\banco|regsaidaA [4]),
	.datac(gnd),
	.datad(codop[1]),
	.cin(gnd),
	.combout(\alu|Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~19 .lut_mask = 16'hEE44;
defparam \alu|Add0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N0
cycloneive_lcell_comb \alu|Add0~14 (
// Equation(s):
// \alu|Add0~14_combout  = \banco|regsaidaB [3] $ (((codop[3]) # (!codop[0])))

	.dataa(codop[3]),
	.datab(gnd),
	.datac(codop[0]),
	.datad(\banco|regsaidaB [3]),
	.cin(gnd),
	.combout(\alu|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~14 .lut_mask = 16'h50AF;
defparam \alu|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y15_N4
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[18]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[18]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[18]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_0_bypass[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y15_N5
dffeas \banco|registradores_rtl_0_bypass[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_0_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y15_N25
dffeas \banco|registradores_rtl_0_bypass[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(dadoBanco[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y15_N24
cycloneive_lcell_comb \banco|registradores~17 (
// Equation(s):
// \banco|registradores~17_combout  = (\banco|registradores~13_combout  & (((\banco|registradores_rtl_0_bypass [17])))) # (!\banco|registradores~13_combout  & ((\banco|registradores_rtl_0_bypass [18] & ((\banco|registradores_rtl_0|auto_generated|ram_block1a3 
// ))) # (!\banco|registradores_rtl_0_bypass [18] & (\banco|registradores_rtl_0_bypass [17]))))

	.dataa(\banco|registradores~13_combout ),
	.datab(\banco|registradores_rtl_0_bypass [18]),
	.datac(\banco|registradores_rtl_0_bypass [17]),
	.datad(\banco|registradores_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\banco|registradores~17_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~17 .lut_mask = 16'hF4B0;
defparam \banco|registradores~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y12_N20
cycloneive_lcell_comb \banco|regsaidaA[3]~feeder (
// Equation(s):
// \banco|regsaidaA[3]~feeder_combout  = \banco|registradores~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\banco|registradores~17_combout ),
	.cin(gnd),
	.combout(\banco|regsaidaA[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|regsaidaA[3]~feeder .lut_mask = 16'hFF00;
defparam \banco|regsaidaA[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y15_N3
dffeas \imm[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SW[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\imm[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(imm[3]),
	.prn(vcc));
// synopsys translate_off
defparam \imm[3] .is_wysiwyg = "true";
defparam \imm[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y12_N21
dffeas \banco|regsaidaA[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|regsaidaA[3]~feeder_combout ),
	.asdata(imm[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flagimm~q ),
	.ena(!\bancoRW~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|regsaidaA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|regsaidaA[3] .is_wysiwyg = "true";
defparam \banco|regsaidaA[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y12_N28
cycloneive_lcell_comb \alu|Add0~15 (
// Equation(s):
// \alu|Add0~15_combout  = (codop[3] & ((codop[1] $ (imm[3])))) # (!codop[3] & (\banco|regsaidaA [3]))

	.dataa(codop[3]),
	.datab(\banco|regsaidaA [3]),
	.datac(codop[1]),
	.datad(imm[3]),
	.cin(gnd),
	.combout(\alu|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~15 .lut_mask = 16'h4EE4;
defparam \alu|Add0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y12_N2
cycloneive_lcell_comb \alu|Add0~10 (
// Equation(s):
// \alu|Add0~10_combout  = \banco|regsaidaB [2] $ (((codop[3]) # (!codop[0])))

	.dataa(\banco|regsaidaB [2]),
	.datab(gnd),
	.datac(codop[0]),
	.datad(codop[3]),
	.cin(gnd),
	.combout(\alu|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~10 .lut_mask = 16'h55A5;
defparam \alu|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y10_N3
dffeas \imm[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SW[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\imm[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(imm[2]),
	.prn(vcc));
// synopsys translate_off
defparam \imm[2] .is_wysiwyg = "true";
defparam \imm[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y15_N12
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[16]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[16]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[16]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_0_bypass[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y15_N13
dffeas \banco|registradores_rtl_0_bypass[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y15_N11
dffeas \banco|registradores_rtl_0_bypass[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(dadoBanco[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y15_N10
cycloneive_lcell_comb \banco|registradores~16 (
// Equation(s):
// \banco|registradores~16_combout  = (\banco|registradores_rtl_0_bypass [16] & ((\banco|registradores~13_combout  & (\banco|registradores_rtl_0_bypass [15])) # (!\banco|registradores~13_combout  & ((\banco|registradores_rtl_0|auto_generated|ram_block1a2 
// ))))) # (!\banco|registradores_rtl_0_bypass [16] & (((\banco|registradores_rtl_0_bypass [15]))))

	.dataa(\banco|registradores_rtl_0_bypass [16]),
	.datab(\banco|registradores~13_combout ),
	.datac(\banco|registradores_rtl_0_bypass [15]),
	.datad(\banco|registradores_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\banco|registradores~16_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~16 .lut_mask = 16'hF2D0;
defparam \banco|registradores~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y12_N26
cycloneive_lcell_comb \banco|regsaidaA[2]~feeder (
// Equation(s):
// \banco|regsaidaA[2]~feeder_combout  = \banco|registradores~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\banco|registradores~16_combout ),
	.cin(gnd),
	.combout(\banco|regsaidaA[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|regsaidaA[2]~feeder .lut_mask = 16'hFF00;
defparam \banco|regsaidaA[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y12_N27
dffeas \banco|regsaidaA[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|regsaidaA[2]~feeder_combout ),
	.asdata(imm[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flagimm~q ),
	.ena(!\bancoRW~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|regsaidaA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|regsaidaA[2] .is_wysiwyg = "true";
defparam \banco|regsaidaA[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N14
cycloneive_lcell_comb \alu|Add0~11 (
// Equation(s):
// \alu|Add0~11_combout  = (codop[3] & (imm[2] $ (((codop[1]))))) # (!codop[3] & (((\banco|regsaidaA [2]))))

	.dataa(imm[2]),
	.datab(\banco|regsaidaA [2]),
	.datac(codop[1]),
	.datad(codop[3]),
	.cin(gnd),
	.combout(\alu|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~11 .lut_mask = 16'h5ACC;
defparam \alu|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y15_N20
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[14]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[14]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[14]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_0_bypass[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y15_N21
dffeas \banco|registradores_rtl_0_bypass[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_0_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y15_N15
dffeas \banco|registradores_rtl_0_bypass[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(dadoBanco[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y15_N14
cycloneive_lcell_comb \banco|registradores~15 (
// Equation(s):
// \banco|registradores~15_combout  = (\banco|registradores~13_combout  & (((\banco|registradores_rtl_0_bypass [13])))) # (!\banco|registradores~13_combout  & ((\banco|registradores_rtl_0_bypass [14] & ((\banco|registradores_rtl_0|auto_generated|ram_block1a1 
// ))) # (!\banco|registradores_rtl_0_bypass [14] & (\banco|registradores_rtl_0_bypass [13]))))

	.dataa(\banco|registradores~13_combout ),
	.datab(\banco|registradores_rtl_0_bypass [14]),
	.datac(\banco|registradores_rtl_0_bypass [13]),
	.datad(\banco|registradores_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\banco|registradores~15_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~15 .lut_mask = 16'hF4B0;
defparam \banco|registradores~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y12_N24
cycloneive_lcell_comb \banco|regsaidaA[1]~feeder (
// Equation(s):
// \banco|regsaidaA[1]~feeder_combout  = \banco|registradores~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\banco|registradores~15_combout ),
	.cin(gnd),
	.combout(\banco|regsaidaA[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|regsaidaA[1]~feeder .lut_mask = 16'hFF00;
defparam \banco|regsaidaA[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y11_N10
dffeas \imm[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SW[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\imm[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(imm[1]),
	.prn(vcc));
// synopsys translate_off
defparam \imm[1] .is_wysiwyg = "true";
defparam \imm[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y12_N25
dffeas \banco|regsaidaA[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|regsaidaA[1]~feeder_combout ),
	.asdata(imm[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flagimm~q ),
	.ena(!\bancoRW~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|regsaidaA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|regsaidaA[1] .is_wysiwyg = "true";
defparam \banco|regsaidaA[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y12_N4
cycloneive_lcell_comb \alu|Add0~7 (
// Equation(s):
// \alu|Add0~7_combout  = (codop[3] & (codop[1] $ (((imm[1]))))) # (!codop[3] & (((\banco|regsaidaA [1]))))

	.dataa(codop[1]),
	.datab(\banco|regsaidaA [1]),
	.datac(imm[1]),
	.datad(codop[3]),
	.cin(gnd),
	.combout(\alu|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~7 .lut_mask = 16'h5ACC;
defparam \alu|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N8
cycloneive_lcell_comb \alu|Add0~6 (
// Equation(s):
// \alu|Add0~6_combout  = \banco|regsaidaB [1] $ (((codop[3]) # (!codop[0])))

	.dataa(gnd),
	.datab(\banco|regsaidaB [1]),
	.datac(codop[3]),
	.datad(codop[0]),
	.cin(gnd),
	.combout(\alu|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~6 .lut_mask = 16'h3C33;
defparam \alu|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y15_N22
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[12]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[12]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[12]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_0_bypass[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y15_N23
dffeas \banco|registradores_rtl_0_bypass[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y15_N25
dffeas \banco|registradores_rtl_0_bypass[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(dadoBanco[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y15_N24
cycloneive_lcell_comb \banco|registradores~14 (
// Equation(s):
// \banco|registradores~14_combout  = (\banco|registradores_rtl_0_bypass [12] & ((\banco|registradores~13_combout  & (\banco|registradores_rtl_0_bypass [11])) # (!\banco|registradores~13_combout  & 
// ((\banco|registradores_rtl_0|auto_generated|ram_block1a0~portbdataout ))))) # (!\banco|registradores_rtl_0_bypass [12] & (((\banco|registradores_rtl_0_bypass [11]))))

	.dataa(\banco|registradores_rtl_0_bypass [12]),
	.datab(\banco|registradores~13_combout ),
	.datac(\banco|registradores_rtl_0_bypass [11]),
	.datad(\banco|registradores_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\banco|registradores~14_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~14 .lut_mask = 16'hF2D0;
defparam \banco|registradores~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y15_N20
cycloneive_lcell_comb \banco|regsaidaA[0]~feeder (
// Equation(s):
// \banco|regsaidaA[0]~feeder_combout  = \banco|registradores~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\banco|registradores~14_combout ),
	.cin(gnd),
	.combout(\banco|regsaidaA[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|regsaidaA[0]~feeder .lut_mask = 16'hFF00;
defparam \banco|regsaidaA[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y15_N21
dffeas \banco|regsaidaA[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|regsaidaA[0]~feeder_combout ),
	.asdata(imm[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flagimm~q ),
	.ena(!\bancoRW~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|regsaidaA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|regsaidaA[0] .is_wysiwyg = "true";
defparam \banco|regsaidaA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N10
cycloneive_lcell_comb \alu|Add0~1 (
// Equation(s):
// \alu|Add0~1_combout  = (codop[3] & (codop[1] $ (((imm[0]))))) # (!codop[3] & (((\banco|regsaidaA [0]))))

	.dataa(codop[1]),
	.datab(\banco|regsaidaA [0]),
	.datac(codop[3]),
	.datad(imm[0]),
	.cin(gnd),
	.combout(\alu|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~1 .lut_mask = 16'h5CAC;
defparam \alu|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N0
cycloneive_lcell_comb \alu|Add0~0 (
// Equation(s):
// \alu|Add0~0_combout  = \banco|regsaidaB [0] $ (((codop[3]) # (!codop[0])))

	.dataa(gnd),
	.datab(\banco|regsaidaB [0]),
	.datac(codop[3]),
	.datad(codop[0]),
	.cin(gnd),
	.combout(\alu|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~0 .lut_mask = 16'h3C33;
defparam \alu|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N16
cycloneive_lcell_comb \alu|Add0~3 (
// Equation(s):
// \alu|Add0~3_cout  = CARRY(codop[0] $ (codop[3]))

	.dataa(codop[0]),
	.datab(codop[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\alu|Add0~3_cout ));
// synopsys translate_off
defparam \alu|Add0~3 .lut_mask = 16'h0066;
defparam \alu|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N18
cycloneive_lcell_comb \alu|Add0~4 (
// Equation(s):
// \alu|Add0~4_combout  = (\alu|Add0~1_combout  & ((\alu|Add0~0_combout  & (!\alu|Add0~3_cout )) # (!\alu|Add0~0_combout  & (\alu|Add0~3_cout  & VCC)))) # (!\alu|Add0~1_combout  & ((\alu|Add0~0_combout  & ((\alu|Add0~3_cout ) # (GND))) # 
// (!\alu|Add0~0_combout  & (!\alu|Add0~3_cout ))))
// \alu|Add0~5  = CARRY((\alu|Add0~1_combout  & (\alu|Add0~0_combout  & !\alu|Add0~3_cout )) # (!\alu|Add0~1_combout  & ((\alu|Add0~0_combout ) # (!\alu|Add0~3_cout ))))

	.dataa(\alu|Add0~1_combout ),
	.datab(\alu|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~3_cout ),
	.combout(\alu|Add0~4_combout ),
	.cout(\alu|Add0~5 ));
// synopsys translate_off
defparam \alu|Add0~4 .lut_mask = 16'h694D;
defparam \alu|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N20
cycloneive_lcell_comb \alu|Add0~8 (
// Equation(s):
// \alu|Add0~8_combout  = ((\alu|Add0~7_combout  $ (\alu|Add0~6_combout  $ (\alu|Add0~5 )))) # (GND)
// \alu|Add0~9  = CARRY((\alu|Add0~7_combout  & ((!\alu|Add0~5 ) # (!\alu|Add0~6_combout ))) # (!\alu|Add0~7_combout  & (!\alu|Add0~6_combout  & !\alu|Add0~5 )))

	.dataa(\alu|Add0~7_combout ),
	.datab(\alu|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~5 ),
	.combout(\alu|Add0~8_combout ),
	.cout(\alu|Add0~9 ));
// synopsys translate_off
defparam \alu|Add0~8 .lut_mask = 16'h962B;
defparam \alu|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N22
cycloneive_lcell_comb \alu|Add0~12 (
// Equation(s):
// \alu|Add0~12_combout  = (\alu|Add0~10_combout  & ((\alu|Add0~11_combout  & (!\alu|Add0~9 )) # (!\alu|Add0~11_combout  & ((\alu|Add0~9 ) # (GND))))) # (!\alu|Add0~10_combout  & ((\alu|Add0~11_combout  & (\alu|Add0~9  & VCC)) # (!\alu|Add0~11_combout  & 
// (!\alu|Add0~9 ))))
// \alu|Add0~13  = CARRY((\alu|Add0~10_combout  & ((!\alu|Add0~9 ) # (!\alu|Add0~11_combout ))) # (!\alu|Add0~10_combout  & (!\alu|Add0~11_combout  & !\alu|Add0~9 )))

	.dataa(\alu|Add0~10_combout ),
	.datab(\alu|Add0~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~9 ),
	.combout(\alu|Add0~12_combout ),
	.cout(\alu|Add0~13 ));
// synopsys translate_off
defparam \alu|Add0~12 .lut_mask = 16'h692B;
defparam \alu|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N24
cycloneive_lcell_comb \alu|Add0~16 (
// Equation(s):
// \alu|Add0~16_combout  = ((\alu|Add0~14_combout  $ (\alu|Add0~15_combout  $ (\alu|Add0~13 )))) # (GND)
// \alu|Add0~17  = CARRY((\alu|Add0~14_combout  & (\alu|Add0~15_combout  & !\alu|Add0~13 )) # (!\alu|Add0~14_combout  & ((\alu|Add0~15_combout ) # (!\alu|Add0~13 ))))

	.dataa(\alu|Add0~14_combout ),
	.datab(\alu|Add0~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~13 ),
	.combout(\alu|Add0~16_combout ),
	.cout(\alu|Add0~17 ));
// synopsys translate_off
defparam \alu|Add0~16 .lut_mask = 16'h964D;
defparam \alu|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N26
cycloneive_lcell_comb \alu|Add0~20 (
// Equation(s):
// \alu|Add0~20_combout  = (\alu|Add0~18_combout  & ((\alu|Add0~19_combout  & (!\alu|Add0~17 )) # (!\alu|Add0~19_combout  & ((\alu|Add0~17 ) # (GND))))) # (!\alu|Add0~18_combout  & ((\alu|Add0~19_combout  & (\alu|Add0~17  & VCC)) # (!\alu|Add0~19_combout  & 
// (!\alu|Add0~17 ))))
// \alu|Add0~21  = CARRY((\alu|Add0~18_combout  & ((!\alu|Add0~17 ) # (!\alu|Add0~19_combout ))) # (!\alu|Add0~18_combout  & (!\alu|Add0~19_combout  & !\alu|Add0~17 )))

	.dataa(\alu|Add0~18_combout ),
	.datab(\alu|Add0~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~17 ),
	.combout(\alu|Add0~20_combout ),
	.cout(\alu|Add0~21 ));
// synopsys translate_off
defparam \alu|Add0~20 .lut_mask = 16'h692B;
defparam \alu|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N28
cycloneive_lcell_comb \alu|Add0~24 (
// Equation(s):
// \alu|Add0~24_combout  = ((\alu|Add0~23_combout  $ (\alu|Add0~22_combout  $ (\alu|Add0~21 )))) # (GND)
// \alu|Add0~25  = CARRY((\alu|Add0~23_combout  & ((!\alu|Add0~21 ) # (!\alu|Add0~22_combout ))) # (!\alu|Add0~23_combout  & (!\alu|Add0~22_combout  & !\alu|Add0~21 )))

	.dataa(\alu|Add0~23_combout ),
	.datab(\alu|Add0~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~21 ),
	.combout(\alu|Add0~24_combout ),
	.cout(\alu|Add0~25 ));
// synopsys translate_off
defparam \alu|Add0~24 .lut_mask = 16'h962B;
defparam \alu|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N30
cycloneive_lcell_comb \alu|Add0~28 (
// Equation(s):
// \alu|Add0~28_combout  = (\alu|Add0~26_combout  & ((\alu|Add0~27_combout  & (!\alu|Add0~25 )) # (!\alu|Add0~27_combout  & ((\alu|Add0~25 ) # (GND))))) # (!\alu|Add0~26_combout  & ((\alu|Add0~27_combout  & (\alu|Add0~25  & VCC)) # (!\alu|Add0~27_combout  & 
// (!\alu|Add0~25 ))))
// \alu|Add0~29  = CARRY((\alu|Add0~26_combout  & ((!\alu|Add0~25 ) # (!\alu|Add0~27_combout ))) # (!\alu|Add0~26_combout  & (!\alu|Add0~27_combout  & !\alu|Add0~25 )))

	.dataa(\alu|Add0~26_combout ),
	.datab(\alu|Add0~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~25 ),
	.combout(\alu|Add0~28_combout ),
	.cout(\alu|Add0~29 ));
// synopsys translate_off
defparam \alu|Add0~28 .lut_mask = 16'h692B;
defparam \alu|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y11_N0
cycloneive_lcell_comb \alu|Add0~32 (
// Equation(s):
// \alu|Add0~32_combout  = ((\alu|Add0~31_combout  $ (\alu|Add0~30_combout  $ (\alu|Add0~29 )))) # (GND)
// \alu|Add0~33  = CARRY((\alu|Add0~31_combout  & ((!\alu|Add0~29 ) # (!\alu|Add0~30_combout ))) # (!\alu|Add0~31_combout  & (!\alu|Add0~30_combout  & !\alu|Add0~29 )))

	.dataa(\alu|Add0~31_combout ),
	.datab(\alu|Add0~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~29 ),
	.combout(\alu|Add0~32_combout ),
	.cout(\alu|Add0~33 ));
// synopsys translate_off
defparam \alu|Add0~32 .lut_mask = 16'h962B;
defparam \alu|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y11_N2
cycloneive_lcell_comb \alu|Add0~36 (
// Equation(s):
// \alu|Add0~36_combout  = (\alu|Add0~35_combout  & ((\alu|Add0~34_combout  & (!\alu|Add0~33 )) # (!\alu|Add0~34_combout  & (\alu|Add0~33  & VCC)))) # (!\alu|Add0~35_combout  & ((\alu|Add0~34_combout  & ((\alu|Add0~33 ) # (GND))) # (!\alu|Add0~34_combout  & 
// (!\alu|Add0~33 ))))
// \alu|Add0~37  = CARRY((\alu|Add0~35_combout  & (\alu|Add0~34_combout  & !\alu|Add0~33 )) # (!\alu|Add0~35_combout  & ((\alu|Add0~34_combout ) # (!\alu|Add0~33 ))))

	.dataa(\alu|Add0~35_combout ),
	.datab(\alu|Add0~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~33 ),
	.combout(\alu|Add0~36_combout ),
	.cout(\alu|Add0~37 ));
// synopsys translate_off
defparam \alu|Add0~36 .lut_mask = 16'h694D;
defparam \alu|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y11_N4
cycloneive_lcell_comb \alu|Add0~40 (
// Equation(s):
// \alu|Add0~40_combout  = ((\alu|Add0~38_combout  $ (\alu|Add0~39_combout  $ (\alu|Add0~37 )))) # (GND)
// \alu|Add0~41  = CARRY((\alu|Add0~38_combout  & (\alu|Add0~39_combout  & !\alu|Add0~37 )) # (!\alu|Add0~38_combout  & ((\alu|Add0~39_combout ) # (!\alu|Add0~37 ))))

	.dataa(\alu|Add0~38_combout ),
	.datab(\alu|Add0~39_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~37 ),
	.combout(\alu|Add0~40_combout ),
	.cout(\alu|Add0~41 ));
// synopsys translate_off
defparam \alu|Add0~40 .lut_mask = 16'h964D;
defparam \alu|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y11_N6
cycloneive_lcell_comb \alu|Add0~44 (
// Equation(s):
// \alu|Add0~44_combout  = (\alu|Add0~42_combout  & ((\alu|Add0~43_combout  & (!\alu|Add0~41 )) # (!\alu|Add0~43_combout  & ((\alu|Add0~41 ) # (GND))))) # (!\alu|Add0~42_combout  & ((\alu|Add0~43_combout  & (\alu|Add0~41  & VCC)) # (!\alu|Add0~43_combout  & 
// (!\alu|Add0~41 ))))
// \alu|Add0~45  = CARRY((\alu|Add0~42_combout  & ((!\alu|Add0~41 ) # (!\alu|Add0~43_combout ))) # (!\alu|Add0~42_combout  & (!\alu|Add0~43_combout  & !\alu|Add0~41 )))

	.dataa(\alu|Add0~42_combout ),
	.datab(\alu|Add0~43_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~41 ),
	.combout(\alu|Add0~44_combout ),
	.cout(\alu|Add0~45 ));
// synopsys translate_off
defparam \alu|Add0~44 .lut_mask = 16'h692B;
defparam \alu|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y11_N8
cycloneive_lcell_comb \alu|Add0~48 (
// Equation(s):
// \alu|Add0~48_combout  = ((\alu|Add0~47_combout  $ (\alu|Add0~46_combout  $ (\alu|Add0~45 )))) # (GND)
// \alu|Add0~49  = CARRY((\alu|Add0~47_combout  & ((!\alu|Add0~45 ) # (!\alu|Add0~46_combout ))) # (!\alu|Add0~47_combout  & (!\alu|Add0~46_combout  & !\alu|Add0~45 )))

	.dataa(\alu|Add0~47_combout ),
	.datab(\alu|Add0~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~45 ),
	.combout(\alu|Add0~48_combout ),
	.cout(\alu|Add0~49 ));
// synopsys translate_off
defparam \alu|Add0~48 .lut_mask = 16'h962B;
defparam \alu|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y11_N10
cycloneive_lcell_comb \alu|Add0~52 (
// Equation(s):
// \alu|Add0~52_combout  = (\alu|Add0~51_combout  & ((\alu|Add0~50_combout  & (!\alu|Add0~49 )) # (!\alu|Add0~50_combout  & (\alu|Add0~49  & VCC)))) # (!\alu|Add0~51_combout  & ((\alu|Add0~50_combout  & ((\alu|Add0~49 ) # (GND))) # (!\alu|Add0~50_combout  & 
// (!\alu|Add0~49 ))))
// \alu|Add0~53  = CARRY((\alu|Add0~51_combout  & (\alu|Add0~50_combout  & !\alu|Add0~49 )) # (!\alu|Add0~51_combout  & ((\alu|Add0~50_combout ) # (!\alu|Add0~49 ))))

	.dataa(\alu|Add0~51_combout ),
	.datab(\alu|Add0~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~49 ),
	.combout(\alu|Add0~52_combout ),
	.cout(\alu|Add0~53 ));
// synopsys translate_off
defparam \alu|Add0~52 .lut_mask = 16'h694D;
defparam \alu|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y11_N12
cycloneive_lcell_comb \alu|Add0~56 (
// Equation(s):
// \alu|Add0~56_combout  = ((\alu|Add0~54_combout  $ (\alu|Add0~55_combout  $ (\alu|Add0~53 )))) # (GND)
// \alu|Add0~57  = CARRY((\alu|Add0~54_combout  & (\alu|Add0~55_combout  & !\alu|Add0~53 )) # (!\alu|Add0~54_combout  & ((\alu|Add0~55_combout ) # (!\alu|Add0~53 ))))

	.dataa(\alu|Add0~54_combout ),
	.datab(\alu|Add0~55_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~53 ),
	.combout(\alu|Add0~56_combout ),
	.cout(\alu|Add0~57 ));
// synopsys translate_off
defparam \alu|Add0~56 .lut_mask = 16'h964D;
defparam \alu|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y11_N14
cycloneive_lcell_comb \alu|Add0~60 (
// Equation(s):
// \alu|Add0~60_combout  = (\alu|Add0~59_combout  & ((\alu|Add0~58_combout  & (!\alu|Add0~57 )) # (!\alu|Add0~58_combout  & (\alu|Add0~57  & VCC)))) # (!\alu|Add0~59_combout  & ((\alu|Add0~58_combout  & ((\alu|Add0~57 ) # (GND))) # (!\alu|Add0~58_combout  & 
// (!\alu|Add0~57 ))))
// \alu|Add0~61  = CARRY((\alu|Add0~59_combout  & (\alu|Add0~58_combout  & !\alu|Add0~57 )) # (!\alu|Add0~59_combout  & ((\alu|Add0~58_combout ) # (!\alu|Add0~57 ))))

	.dataa(\alu|Add0~59_combout ),
	.datab(\alu|Add0~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~57 ),
	.combout(\alu|Add0~60_combout ),
	.cout(\alu|Add0~61 ));
// synopsys translate_off
defparam \alu|Add0~60 .lut_mask = 16'h694D;
defparam \alu|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y11_N16
cycloneive_lcell_comb \alu|Add0~64 (
// Equation(s):
// \alu|Add0~64_combout  = \alu|Add0~63_combout  $ (\alu|Add0~61  $ (\alu|Add0~62_combout ))

	.dataa(gnd),
	.datab(\alu|Add0~63_combout ),
	.datac(gnd),
	.datad(\alu|Add0~62_combout ),
	.cin(\alu|Add0~61 ),
	.combout(\alu|Add0~64_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~64 .lut_mask = 16'hC33C;
defparam \alu|Add0~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y11_N18
cycloneive_lcell_comb \alu|Mux0~1 (
// Equation(s):
// \alu|Mux0~1_combout  = (\alu|Mux0~0_combout  & (((\alu|resultado[4]~18_combout  & \alu|Add0~64_combout )) # (!\alu|Mux11~1_combout ))) # (!\alu|Mux0~0_combout  & (((\alu|resultado[4]~18_combout  & \alu|Add0~64_combout ))))

	.dataa(\alu|Mux0~0_combout ),
	.datab(\alu|Mux11~1_combout ),
	.datac(\alu|resultado[4]~18_combout ),
	.datad(\alu|Add0~64_combout ),
	.cin(gnd),
	.combout(\alu|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux0~1 .lut_mask = 16'hF222;
defparam \alu|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y11_N24
cycloneive_lcell_comb \alu|resultado[1]~17 (
// Equation(s):
// \alu|resultado[1]~17_combout  = ((!codop[2] & ((!codop[0]) # (!codop[1])))) # (!codop[3])

	.dataa(codop[2]),
	.datab(codop[3]),
	.datac(codop[1]),
	.datad(codop[0]),
	.cin(gnd),
	.combout(\alu|resultado[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \alu|resultado[1]~17 .lut_mask = 16'h3777;
defparam \alu|resultado[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y11_N19
dffeas \alu|resultado[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\alu|Mux0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu|resultado[1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu|resultado [15]),
	.prn(vcc));
// synopsys translate_off
defparam \alu|resultado[15] .is_wysiwyg = "true";
defparam \alu|resultado[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y14_N14
cycloneive_lcell_comb \dadoBanco[15]~feeder (
// Equation(s):
// \dadoBanco[15]~feeder_combout  = \alu|resultado [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|resultado [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dadoBanco[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dadoBanco[15]~feeder .lut_mask = 16'hF0F0;
defparam \dadoBanco[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y14_N15
dffeas \dadoBanco[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dadoBanco[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dadoBanco[15]),
	.prn(vcc));
// synopsys translate_off
defparam \dadoBanco[15] .is_wysiwyg = "true";
defparam \dadoBanco[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y15_N14
cycloneive_lcell_comb \banco|registradores~25 (
// Equation(s):
// \banco|registradores~25_combout  = (\banco|registradores_rtl_0_bypass [40] & ((\banco|registradores~13_combout  & (\banco|registradores_rtl_0_bypass [39])) # (!\banco|registradores~13_combout  & ((\banco|registradores_rtl_0|auto_generated|ram_block1a14 
// ))))) # (!\banco|registradores_rtl_0_bypass [40] & (((\banco|registradores_rtl_0_bypass [39]))))

	.dataa(\banco|registradores_rtl_0_bypass [40]),
	.datab(\banco|registradores~13_combout ),
	.datac(\banco|registradores_rtl_0_bypass [39]),
	.datad(\banco|registradores_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\banco|registradores~25_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~25 .lut_mask = 16'hF2D0;
defparam \banco|registradores~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y15_N15
dffeas \banco|regsaidaA[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\flagimm~q ),
	.sload(gnd),
	.ena(!\bancoRW~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|regsaidaA [14]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|regsaidaA[14] .is_wysiwyg = "true";
defparam \banco|regsaidaA[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y11_N22
cycloneive_lcell_comb \alu|Add0~59 (
// Equation(s):
// \alu|Add0~59_combout  = (codop[3] & (codop[1])) # (!codop[3] & ((\banco|regsaidaA [14])))

	.dataa(gnd),
	.datab(codop[1]),
	.datac(\banco|regsaidaA [14]),
	.datad(codop[3]),
	.cin(gnd),
	.combout(\alu|Add0~59_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~59 .lut_mask = 16'hCCF0;
defparam \alu|Add0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y11_N28
cycloneive_lcell_comb \alu|Mux1~0 (
// Equation(s):
// \alu|Mux1~0_combout  = (\banco|regsaidaB [14] & ((\alu|resultado[4]~20_combout  & ((\alu|resultado[4]~19_combout ) # (!\banco|regsaidaA [14]))) # (!\alu|resultado[4]~20_combout  & ((\banco|regsaidaA [14]) # (!\alu|resultado[4]~19_combout ))))) # 
// (!\banco|regsaidaB [14] & (((\banco|regsaidaA [14] & !\alu|resultado[4]~19_combout ))))

	.dataa(\banco|regsaidaB [14]),
	.datab(\alu|resultado[4]~20_combout ),
	.datac(\banco|regsaidaA [14]),
	.datad(\alu|resultado[4]~19_combout ),
	.cin(gnd),
	.combout(\alu|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux1~0 .lut_mask = 16'hA87A;
defparam \alu|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y11_N28
cycloneive_lcell_comb \alu|Mux1~1 (
// Equation(s):
// \alu|Mux1~1_combout  = (\alu|resultado[4]~18_combout  & ((\alu|Add0~60_combout ) # ((!\alu|Mux11~1_combout  & \alu|Mux1~0_combout )))) # (!\alu|resultado[4]~18_combout  & (!\alu|Mux11~1_combout  & ((\alu|Mux1~0_combout ))))

	.dataa(\alu|resultado[4]~18_combout ),
	.datab(\alu|Mux11~1_combout ),
	.datac(\alu|Add0~60_combout ),
	.datad(\alu|Mux1~0_combout ),
	.cin(gnd),
	.combout(\alu|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux1~1 .lut_mask = 16'hB3A0;
defparam \alu|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y11_N29
dffeas \alu|resultado[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\alu|Mux1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu|resultado[1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu|resultado [14]),
	.prn(vcc));
// synopsys translate_off
defparam \alu|resultado[14] .is_wysiwyg = "true";
defparam \alu|resultado[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y14_N4
cycloneive_lcell_comb \dadoBanco[14]~feeder (
// Equation(s):
// \dadoBanco[14]~feeder_combout  = \alu|resultado [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|resultado [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dadoBanco[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dadoBanco[14]~feeder .lut_mask = 16'hF0F0;
defparam \dadoBanco[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y14_N5
dffeas \dadoBanco[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dadoBanco[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dadoBanco[14]),
	.prn(vcc));
// synopsys translate_off
defparam \dadoBanco[14] .is_wysiwyg = "true";
defparam \dadoBanco[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y14_N28
cycloneive_lcell_comb \banco|registradores~26 (
// Equation(s):
// \banco|registradores~26_combout  = (\banco|registradores~2_combout  & (((\banco|registradores_rtl_1_bypass [37])))) # (!\banco|registradores~2_combout  & ((\banco|registradores_rtl_1_bypass [38] & ((\banco|registradores_rtl_1|auto_generated|ram_block1a13 
// ))) # (!\banco|registradores_rtl_1_bypass [38] & (\banco|registradores_rtl_1_bypass [37]))))

	.dataa(\banco|registradores~2_combout ),
	.datab(\banco|registradores_rtl_1_bypass [38]),
	.datac(\banco|registradores_rtl_1_bypass [37]),
	.datad(\banco|registradores_rtl_1|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\banco|registradores~26_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~26 .lut_mask = 16'hF4B0;
defparam \banco|registradores~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y14_N29
dffeas \banco|regsaidaB[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\bancoRW~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|regsaidaB [13]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|regsaidaB[13] .is_wysiwyg = "true";
defparam \banco|regsaidaB[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y11_N24
cycloneive_lcell_comb \alu|Mux2~0 (
// Equation(s):
// \alu|Mux2~0_combout  = (\alu|resultado[4]~19_combout  & (\banco|regsaidaB [13] & ((\banco|regsaidaA [13]) # (\alu|resultado[4]~20_combout )))) # (!\alu|resultado[4]~19_combout  & ((\banco|regsaidaB [13] & ((!\alu|resultado[4]~20_combout ) # 
// (!\banco|regsaidaA [13]))) # (!\banco|regsaidaB [13] & (\banco|regsaidaA [13]))))

	.dataa(\alu|resultado[4]~19_combout ),
	.datab(\banco|regsaidaB [13]),
	.datac(\banco|regsaidaA [13]),
	.datad(\alu|resultado[4]~20_combout ),
	.cin(gnd),
	.combout(\alu|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux2~0 .lut_mask = 16'h9CD4;
defparam \alu|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y11_N10
cycloneive_lcell_comb \alu|Mux2~1 (
// Equation(s):
// \alu|Mux2~1_combout  = (\alu|Mux11~1_combout  & (\alu|resultado[4]~18_combout  & ((\alu|Add0~56_combout )))) # (!\alu|Mux11~1_combout  & ((\alu|Mux2~0_combout ) # ((\alu|resultado[4]~18_combout  & \alu|Add0~56_combout ))))

	.dataa(\alu|Mux11~1_combout ),
	.datab(\alu|resultado[4]~18_combout ),
	.datac(\alu|Mux2~0_combout ),
	.datad(\alu|Add0~56_combout ),
	.cin(gnd),
	.combout(\alu|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux2~1 .lut_mask = 16'hDC50;
defparam \alu|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y11_N11
dffeas \alu|resultado[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\alu|Mux2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu|resultado[1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu|resultado [13]),
	.prn(vcc));
// synopsys translate_off
defparam \alu|resultado[13] .is_wysiwyg = "true";
defparam \alu|resultado[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y14_N26
cycloneive_lcell_comb \dadoBanco[13]~feeder (
// Equation(s):
// \dadoBanco[13]~feeder_combout  = \alu|resultado [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|resultado [13]),
	.cin(gnd),
	.combout(\dadoBanco[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dadoBanco[13]~feeder .lut_mask = 16'hFF00;
defparam \dadoBanco[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y14_N27
dffeas \dadoBanco[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dadoBanco[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dadoBanco[13]),
	.prn(vcc));
// synopsys translate_off
defparam \dadoBanco[13] .is_wysiwyg = "true";
defparam \dadoBanco[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y15_N18
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[35]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[35]~feeder_combout  = dadoBanco[12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(dadoBanco[12]),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[35]~feeder .lut_mask = 16'hFF00;
defparam \banco|registradores_rtl_0_bypass[35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y15_N19
dffeas \banco|registradores_rtl_0_bypass[35] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_0_bypass[35]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y15_N8
cycloneive_lcell_comb \banco|registradores~29 (
// Equation(s):
// \banco|registradores~29_combout  = (\banco|registradores~13_combout  & (((\banco|registradores_rtl_0_bypass [35])))) # (!\banco|registradores~13_combout  & ((\banco|registradores_rtl_0_bypass [36] & (\banco|registradores_rtl_0|auto_generated|ram_block1a12 
// )) # (!\banco|registradores_rtl_0_bypass [36] & ((\banco|registradores_rtl_0_bypass [35])))))

	.dataa(\banco|registradores~13_combout ),
	.datab(\banco|registradores_rtl_0_bypass [36]),
	.datac(\banco|registradores_rtl_0|auto_generated|ram_block1a12 ),
	.datad(\banco|registradores_rtl_0_bypass [35]),
	.cin(gnd),
	.combout(\banco|registradores~29_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~29 .lut_mask = 16'hFB40;
defparam \banco|registradores~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y15_N9
dffeas \banco|regsaidaA[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\flagimm~q ),
	.sload(gnd),
	.ena(!\bancoRW~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|regsaidaA [12]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|regsaidaA[12] .is_wysiwyg = "true";
defparam \banco|regsaidaA[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y11_N22
cycloneive_lcell_comb \alu|Mux3~0 (
// Equation(s):
// \alu|Mux3~0_combout  = (\banco|regsaidaA [12] & ((\banco|regsaidaB [12] & ((\alu|resultado[4]~19_combout ) # (!\alu|resultado[4]~20_combout ))) # (!\banco|regsaidaB [12] & ((!\alu|resultado[4]~19_combout ))))) # (!\banco|regsaidaA [12] & (\banco|regsaidaB 
// [12] & ((\alu|resultado[4]~20_combout ) # (!\alu|resultado[4]~19_combout ))))

	.dataa(\banco|regsaidaA [12]),
	.datab(\alu|resultado[4]~20_combout ),
	.datac(\banco|regsaidaB [12]),
	.datad(\alu|resultado[4]~19_combout ),
	.cin(gnd),
	.combout(\alu|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux3~0 .lut_mask = 16'hE07A;
defparam \alu|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y11_N30
cycloneive_lcell_comb \alu|Mux3~1 (
// Equation(s):
// \alu|Mux3~1_combout  = (\alu|resultado[4]~18_combout  & ((\alu|Add0~52_combout ) # ((\alu|Mux3~0_combout  & !\alu|Mux11~1_combout )))) # (!\alu|resultado[4]~18_combout  & (\alu|Mux3~0_combout  & (!\alu|Mux11~1_combout )))

	.dataa(\alu|resultado[4]~18_combout ),
	.datab(\alu|Mux3~0_combout ),
	.datac(\alu|Mux11~1_combout ),
	.datad(\alu|Add0~52_combout ),
	.cin(gnd),
	.combout(\alu|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux3~1 .lut_mask = 16'hAE0C;
defparam \alu|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y11_N31
dffeas \alu|resultado[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\alu|Mux3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu|resultado[1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu|resultado [12]),
	.prn(vcc));
// synopsys translate_off
defparam \alu|resultado[12] .is_wysiwyg = "true";
defparam \alu|resultado[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y14_N20
cycloneive_lcell_comb \dadoBanco[12]~feeder (
// Equation(s):
// \dadoBanco[12]~feeder_combout  = \alu|resultado [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|resultado [12]),
	.cin(gnd),
	.combout(\dadoBanco[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dadoBanco[12]~feeder .lut_mask = 16'hFF00;
defparam \dadoBanco[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y14_N21
dffeas \dadoBanco[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dadoBanco[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dadoBanco[12]),
	.prn(vcc));
// synopsys translate_off
defparam \dadoBanco[12] .is_wysiwyg = "true";
defparam \dadoBanco[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y15_N18
cycloneive_lcell_comb \banco|registradores~31 (
// Equation(s):
// \banco|registradores~31_combout  = (\banco|registradores~13_combout  & (((\banco|registradores_rtl_0_bypass [33])))) # (!\banco|registradores~13_combout  & ((\banco|registradores_rtl_0_bypass [34] & 
// ((\banco|registradores_rtl_0|auto_generated|ram_block1a11 ))) # (!\banco|registradores_rtl_0_bypass [34] & (\banco|registradores_rtl_0_bypass [33]))))

	.dataa(\banco|registradores~13_combout ),
	.datab(\banco|registradores_rtl_0_bypass [34]),
	.datac(\banco|registradores_rtl_0_bypass [33]),
	.datad(\banco|registradores_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\banco|registradores~31_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~31 .lut_mask = 16'hF4B0;
defparam \banco|registradores~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y15_N19
dffeas \banco|regsaidaA[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\flagimm~q ),
	.sload(gnd),
	.ena(!\bancoRW~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|regsaidaA [11]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|regsaidaA[11] .is_wysiwyg = "true";
defparam \banco|regsaidaA[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y11_N12
cycloneive_lcell_comb \alu|Mux4~0 (
// Equation(s):
// \alu|Mux4~0_combout  = (\alu|resultado[4]~19_combout  & (\banco|regsaidaB [11] & ((\banco|regsaidaA [11]) # (\alu|resultado[4]~20_combout )))) # (!\alu|resultado[4]~19_combout  & ((\banco|regsaidaA [11] & ((!\alu|resultado[4]~20_combout ) # 
// (!\banco|regsaidaB [11]))) # (!\banco|regsaidaA [11] & (\banco|regsaidaB [11]))))

	.dataa(\alu|resultado[4]~19_combout ),
	.datab(\banco|regsaidaA [11]),
	.datac(\banco|regsaidaB [11]),
	.datad(\alu|resultado[4]~20_combout ),
	.cin(gnd),
	.combout(\alu|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux4~0 .lut_mask = 16'hB4D4;
defparam \alu|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y11_N20
cycloneive_lcell_comb \alu|Mux4~1 (
// Equation(s):
// \alu|Mux4~1_combout  = (\alu|Mux4~0_combout  & (((\alu|resultado[4]~18_combout  & \alu|Add0~48_combout )) # (!\alu|Mux11~1_combout ))) # (!\alu|Mux4~0_combout  & (((\alu|resultado[4]~18_combout  & \alu|Add0~48_combout ))))

	.dataa(\alu|Mux4~0_combout ),
	.datab(\alu|Mux11~1_combout ),
	.datac(\alu|resultado[4]~18_combout ),
	.datad(\alu|Add0~48_combout ),
	.cin(gnd),
	.combout(\alu|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux4~1 .lut_mask = 16'hF222;
defparam \alu|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y11_N21
dffeas \alu|resultado[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\alu|Mux4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu|resultado[1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu|resultado [11]),
	.prn(vcc));
// synopsys translate_off
defparam \alu|resultado[11] .is_wysiwyg = "true";
defparam \alu|resultado[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y15_N7
dffeas \dadoBanco[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|resultado [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dadoBanco[11]),
	.prn(vcc));
// synopsys translate_off
defparam \dadoBanco[11] .is_wysiwyg = "true";
defparam \dadoBanco[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y15_N26
cycloneive_lcell_comb \banco|registradores~33 (
// Equation(s):
// \banco|registradores~33_combout  = (\banco|registradores~13_combout  & (((\banco|registradores_rtl_0_bypass [31])))) # (!\banco|registradores~13_combout  & ((\banco|registradores_rtl_0_bypass [32] & 
// ((\banco|registradores_rtl_0|auto_generated|ram_block1a10 ))) # (!\banco|registradores_rtl_0_bypass [32] & (\banco|registradores_rtl_0_bypass [31]))))

	.dataa(\banco|registradores~13_combout ),
	.datab(\banco|registradores_rtl_0_bypass [32]),
	.datac(\banco|registradores_rtl_0_bypass [31]),
	.datad(\banco|registradores_rtl_0|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\banco|registradores~33_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~33 .lut_mask = 16'hF4B0;
defparam \banco|registradores~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y15_N27
dffeas \banco|regsaidaA[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\flagimm~q ),
	.sload(gnd),
	.ena(!\bancoRW~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|regsaidaA [10]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|regsaidaA[10] .is_wysiwyg = "true";
defparam \banco|regsaidaA[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y11_N2
cycloneive_lcell_comb \alu|Mux5~0 (
// Equation(s):
// \alu|Mux5~0_combout  = (\alu|resultado[4]~19_combout  & (\banco|regsaidaB [10] & ((\banco|regsaidaA [10]) # (\alu|resultado[4]~20_combout )))) # (!\alu|resultado[4]~19_combout  & ((\banco|regsaidaA [10] & ((!\alu|resultado[4]~20_combout ) # 
// (!\banco|regsaidaB [10]))) # (!\banco|regsaidaA [10] & (\banco|regsaidaB [10]))))

	.dataa(\alu|resultado[4]~19_combout ),
	.datab(\banco|regsaidaA [10]),
	.datac(\banco|regsaidaB [10]),
	.datad(\alu|resultado[4]~20_combout ),
	.cin(gnd),
	.combout(\alu|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux5~0 .lut_mask = 16'hB4D4;
defparam \alu|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y11_N26
cycloneive_lcell_comb \alu|Mux5~1 (
// Equation(s):
// \alu|Mux5~1_combout  = (\alu|Mux5~0_combout  & (((\alu|resultado[4]~18_combout  & \alu|Add0~44_combout )) # (!\alu|Mux11~1_combout ))) # (!\alu|Mux5~0_combout  & (\alu|resultado[4]~18_combout  & ((\alu|Add0~44_combout ))))

	.dataa(\alu|Mux5~0_combout ),
	.datab(\alu|resultado[4]~18_combout ),
	.datac(\alu|Mux11~1_combout ),
	.datad(\alu|Add0~44_combout ),
	.cin(gnd),
	.combout(\alu|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux5~1 .lut_mask = 16'hCE0A;
defparam \alu|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y11_N27
dffeas \alu|resultado[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\alu|Mux5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu|resultado[1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu|resultado [10]),
	.prn(vcc));
// synopsys translate_off
defparam \alu|resultado[10] .is_wysiwyg = "true";
defparam \alu|resultado[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y15_N18
cycloneive_lcell_comb \dadoBanco[10]~feeder (
// Equation(s):
// \dadoBanco[10]~feeder_combout  = \alu|resultado [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|resultado [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dadoBanco[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dadoBanco[10]~feeder .lut_mask = 16'hF0F0;
defparam \dadoBanco[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y15_N19
dffeas \dadoBanco[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dadoBanco[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dadoBanco[10]),
	.prn(vcc));
// synopsys translate_off
defparam \dadoBanco[10] .is_wysiwyg = "true";
defparam \dadoBanco[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y15_N6
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[29]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[29]~feeder_combout  = dadoBanco[9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(dadoBanco[9]),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[29]~feeder .lut_mask = 16'hFF00;
defparam \banco|registradores_rtl_0_bypass[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y15_N7
dffeas \banco|registradores_rtl_0_bypass[29] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_0_bypass[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y15_N0
cycloneive_lcell_comb \banco|registradores~35 (
// Equation(s):
// \banco|registradores~35_combout  = (\banco|registradores~13_combout  & (((\banco|registradores_rtl_0_bypass [29])))) # (!\banco|registradores~13_combout  & ((\banco|registradores_rtl_0_bypass [30] & (\banco|registradores_rtl_0|auto_generated|ram_block1a9 
// )) # (!\banco|registradores_rtl_0_bypass [30] & ((\banco|registradores_rtl_0_bypass [29])))))

	.dataa(\banco|registradores~13_combout ),
	.datab(\banco|registradores_rtl_0_bypass [30]),
	.datac(\banco|registradores_rtl_0|auto_generated|ram_block1a9 ),
	.datad(\banco|registradores_rtl_0_bypass [29]),
	.cin(gnd),
	.combout(\banco|registradores~35_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~35 .lut_mask = 16'hFB40;
defparam \banco|registradores~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y15_N1
dffeas \banco|regsaidaA[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\flagimm~q ),
	.sload(gnd),
	.ena(!\bancoRW~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|regsaidaA [9]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|regsaidaA[9] .is_wysiwyg = "true";
defparam \banco|regsaidaA[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y11_N20
cycloneive_lcell_comb \alu|Mux6~0 (
// Equation(s):
// \alu|Mux6~0_combout  = (\alu|resultado[4]~19_combout  & (\banco|regsaidaB [9] & ((\banco|regsaidaA [9]) # (\alu|resultado[4]~20_combout )))) # (!\alu|resultado[4]~19_combout  & ((\banco|regsaidaA [9] & ((!\alu|resultado[4]~20_combout ) # 
// (!\banco|regsaidaB [9]))) # (!\banco|regsaidaA [9] & (\banco|regsaidaB [9]))))

	.dataa(\alu|resultado[4]~19_combout ),
	.datab(\banco|regsaidaA [9]),
	.datac(\banco|regsaidaB [9]),
	.datad(\alu|resultado[4]~20_combout ),
	.cin(gnd),
	.combout(\alu|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux6~0 .lut_mask = 16'hB4D4;
defparam \alu|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y11_N24
cycloneive_lcell_comb \alu|Mux6~1 (
// Equation(s):
// \alu|Mux6~1_combout  = (\alu|Mux6~0_combout  & (((\alu|Add0~40_combout  & \alu|resultado[4]~18_combout )) # (!\alu|Mux11~1_combout ))) # (!\alu|Mux6~0_combout  & (((\alu|Add0~40_combout  & \alu|resultado[4]~18_combout ))))

	.dataa(\alu|Mux6~0_combout ),
	.datab(\alu|Mux11~1_combout ),
	.datac(\alu|Add0~40_combout ),
	.datad(\alu|resultado[4]~18_combout ),
	.cin(gnd),
	.combout(\alu|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux6~1 .lut_mask = 16'hF222;
defparam \alu|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y11_N25
dffeas \alu|resultado[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\alu|Mux6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu|resultado[1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu|resultado [9]),
	.prn(vcc));
// synopsys translate_off
defparam \alu|resultado[9] .is_wysiwyg = "true";
defparam \alu|resultado[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y15_N30
cycloneive_lcell_comb \dadoBanco[9]~feeder (
// Equation(s):
// \dadoBanco[9]~feeder_combout  = \alu|resultado [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|resultado [9]),
	.cin(gnd),
	.combout(\dadoBanco[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dadoBanco[9]~feeder .lut_mask = 16'hFF00;
defparam \dadoBanco[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y15_N31
dffeas \dadoBanco[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dadoBanco[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dadoBanco[9]),
	.prn(vcc));
// synopsys translate_off
defparam \dadoBanco[9] .is_wysiwyg = "true";
defparam \dadoBanco[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y14_N24
cycloneive_lcell_comb \banco|registradores~36 (
// Equation(s):
// \banco|registradores~36_combout  = (\banco|registradores~2_combout  & (\banco|registradores_rtl_1_bypass [27])) # (!\banco|registradores~2_combout  & ((\banco|registradores_rtl_1_bypass [28] & ((\banco|registradores_rtl_1|auto_generated|ram_block1a8 ))) # 
// (!\banco|registradores_rtl_1_bypass [28] & (\banco|registradores_rtl_1_bypass [27]))))

	.dataa(\banco|registradores~2_combout ),
	.datab(\banco|registradores_rtl_1_bypass [27]),
	.datac(\banco|registradores_rtl_1_bypass [28]),
	.datad(\banco|registradores_rtl_1|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\banco|registradores~36_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~36 .lut_mask = 16'hDC8C;
defparam \banco|registradores~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y14_N25
dffeas \banco|regsaidaB[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\bancoRW~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|regsaidaB [8]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|regsaidaB[8] .is_wysiwyg = "true";
defparam \banco|regsaidaB[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y11_N8
cycloneive_lcell_comb \alu|Mux7~0 (
// Equation(s):
// \alu|Mux7~0_combout  = (\alu|resultado[4]~19_combout  & (\banco|regsaidaB [8] & ((\banco|regsaidaA [8]) # (\alu|resultado[4]~20_combout )))) # (!\alu|resultado[4]~19_combout  & ((\banco|regsaidaB [8] & ((!\alu|resultado[4]~20_combout ) # 
// (!\banco|regsaidaA [8]))) # (!\banco|regsaidaB [8] & (\banco|regsaidaA [8]))))

	.dataa(\alu|resultado[4]~19_combout ),
	.datab(\banco|regsaidaB [8]),
	.datac(\banco|regsaidaA [8]),
	.datad(\alu|resultado[4]~20_combout ),
	.cin(gnd),
	.combout(\alu|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux7~0 .lut_mask = 16'h9CD4;
defparam \alu|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y11_N22
cycloneive_lcell_comb \alu|Mux7~1 (
// Equation(s):
// \alu|Mux7~1_combout  = (\alu|Mux7~0_combout  & (((\alu|resultado[4]~18_combout  & \alu|Add0~36_combout )) # (!\alu|Mux11~1_combout ))) # (!\alu|Mux7~0_combout  & (\alu|resultado[4]~18_combout  & ((\alu|Add0~36_combout ))))

	.dataa(\alu|Mux7~0_combout ),
	.datab(\alu|resultado[4]~18_combout ),
	.datac(\alu|Mux11~1_combout ),
	.datad(\alu|Add0~36_combout ),
	.cin(gnd),
	.combout(\alu|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux7~1 .lut_mask = 16'hCE0A;
defparam \alu|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y11_N23
dffeas \alu|resultado[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\alu|Mux7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu|resultado[1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu|resultado [8]),
	.prn(vcc));
// synopsys translate_off
defparam \alu|resultado[8] .is_wysiwyg = "true";
defparam \alu|resultado[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y15_N29
dffeas \dadoBanco[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|resultado [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dadoBanco[8]),
	.prn(vcc));
// synopsys translate_off
defparam \dadoBanco[8] .is_wysiwyg = "true";
defparam \dadoBanco[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y12_N6
cycloneive_lcell_comb \banco|registradores~21 (
// Equation(s):
// \banco|registradores~21_combout  = (\banco|registradores~13_combout  & (\banco|registradores_rtl_0_bypass [25])) # (!\banco|registradores~13_combout  & ((\banco|registradores_rtl_0_bypass [26] & ((\banco|registradores_rtl_0|auto_generated|ram_block1a7 ))) 
// # (!\banco|registradores_rtl_0_bypass [26] & (\banco|registradores_rtl_0_bypass [25]))))

	.dataa(\banco|registradores~13_combout ),
	.datab(\banco|registradores_rtl_0_bypass [25]),
	.datac(\banco|registradores_rtl_0_bypass [26]),
	.datad(\banco|registradores_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\banco|registradores~21_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~21 .lut_mask = 16'hDC8C;
defparam \banco|registradores~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y12_N7
dffeas \banco|regsaidaA[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\flagimm~q ),
	.sload(gnd),
	.ena(!\bancoRW~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|regsaidaA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|regsaidaA[7] .is_wysiwyg = "true";
defparam \banco|regsaidaA[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y11_N10
cycloneive_lcell_comb \alu|Mux8~0 (
// Equation(s):
// \alu|Mux8~0_combout  = (\banco|regsaidaA [7] & ((\banco|regsaidaB [7] & ((\alu|resultado[4]~19_combout ) # (!\alu|resultado[4]~20_combout ))) # (!\banco|regsaidaB [7] & ((!\alu|resultado[4]~19_combout ))))) # (!\banco|regsaidaA [7] & (\banco|regsaidaB [7] 
// & ((\alu|resultado[4]~20_combout ) # (!\alu|resultado[4]~19_combout ))))

	.dataa(\banco|regsaidaA [7]),
	.datab(\alu|resultado[4]~20_combout ),
	.datac(\banco|regsaidaB [7]),
	.datad(\alu|resultado[4]~19_combout ),
	.cin(gnd),
	.combout(\alu|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux8~0 .lut_mask = 16'hE07A;
defparam \alu|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y11_N28
cycloneive_lcell_comb \alu|Mux8~1 (
// Equation(s):
// \alu|Mux8~1_combout  = (\alu|Mux11~1_combout  & (\alu|resultado[4]~18_combout  & ((\alu|Add0~32_combout )))) # (!\alu|Mux11~1_combout  & ((\alu|Mux8~0_combout ) # ((\alu|resultado[4]~18_combout  & \alu|Add0~32_combout ))))

	.dataa(\alu|Mux11~1_combout ),
	.datab(\alu|resultado[4]~18_combout ),
	.datac(\alu|Mux8~0_combout ),
	.datad(\alu|Add0~32_combout ),
	.cin(gnd),
	.combout(\alu|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux8~1 .lut_mask = 16'hDC50;
defparam \alu|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y11_N29
dffeas \alu|resultado[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\alu|Mux8~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu|resultado[1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu|resultado [7]),
	.prn(vcc));
// synopsys translate_off
defparam \alu|resultado[7] .is_wysiwyg = "true";
defparam \alu|resultado[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y12_N17
dffeas \dadoBanco[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|resultado [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dadoBanco[7]),
	.prn(vcc));
// synopsys translate_off
defparam \dadoBanco[7] .is_wysiwyg = "true";
defparam \dadoBanco[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y14_N20
cycloneive_lcell_comb \banco|registradores~9 (
// Equation(s):
// \banco|registradores~9_combout  = (\banco|registradores~2_combout  & (((\banco|registradores_rtl_1_bypass [23])))) # (!\banco|registradores~2_combout  & ((\banco|registradores_rtl_1_bypass [24] & ((\banco|registradores_rtl_1|auto_generated|ram_block1a6 
// ))) # (!\banco|registradores_rtl_1_bypass [24] & (\banco|registradores_rtl_1_bypass [23]))))

	.dataa(\banco|registradores~2_combout ),
	.datab(\banco|registradores_rtl_1_bypass [24]),
	.datac(\banco|registradores_rtl_1_bypass [23]),
	.datad(\banco|registradores_rtl_1|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\banco|registradores~9_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~9 .lut_mask = 16'hF4B0;
defparam \banco|registradores~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y14_N21
dffeas \banco|regsaidaB[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\bancoRW~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|regsaidaB [6]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|regsaidaB[6] .is_wysiwyg = "true";
defparam \banco|regsaidaB[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y11_N0
cycloneive_lcell_comb \alu|Mux9~0 (
// Equation(s):
// \alu|Mux9~0_combout  = (\alu|resultado[4]~19_combout  & (\banco|regsaidaB [6] & ((\banco|regsaidaA [6]) # (\alu|resultado[4]~20_combout )))) # (!\alu|resultado[4]~19_combout  & ((\banco|regsaidaB [6] & ((!\alu|resultado[4]~20_combout ) # 
// (!\banco|regsaidaA [6]))) # (!\banco|regsaidaB [6] & (\banco|regsaidaA [6]))))

	.dataa(\alu|resultado[4]~19_combout ),
	.datab(\banco|regsaidaB [6]),
	.datac(\banco|regsaidaA [6]),
	.datad(\alu|resultado[4]~20_combout ),
	.cin(gnd),
	.combout(\alu|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux9~0 .lut_mask = 16'h9CD4;
defparam \alu|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y12_N0
cycloneive_lcell_comb \alu|Mux9~1 (
// Equation(s):
// \alu|Mux9~1_combout  = (\alu|Mux9~0_combout  & (((\alu|resultado[4]~18_combout  & \alu|Add0~28_combout )) # (!\alu|Mux11~1_combout ))) # (!\alu|Mux9~0_combout  & (\alu|resultado[4]~18_combout  & ((\alu|Add0~28_combout ))))

	.dataa(\alu|Mux9~0_combout ),
	.datab(\alu|resultado[4]~18_combout ),
	.datac(\alu|Mux11~1_combout ),
	.datad(\alu|Add0~28_combout ),
	.cin(gnd),
	.combout(\alu|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux9~1 .lut_mask = 16'hCE0A;
defparam \alu|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y12_N1
dffeas \alu|resultado[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\alu|Mux9~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu|resultado[1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu|resultado [6]),
	.prn(vcc));
// synopsys translate_off
defparam \alu|resultado[6] .is_wysiwyg = "true";
defparam \alu|resultado[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y12_N7
dffeas \dadoBanco[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|resultado [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dadoBanco[6]),
	.prn(vcc));
// synopsys translate_off
defparam \dadoBanco[6] .is_wysiwyg = "true";
defparam \dadoBanco[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y14_N18
cycloneive_lcell_comb \banco|registradores~8 (
// Equation(s):
// \banco|registradores~8_combout  = (\banco|registradores~2_combout  & (((\banco|registradores_rtl_1_bypass [21])))) # (!\banco|registradores~2_combout  & ((\banco|registradores_rtl_1_bypass [22] & ((\banco|registradores_rtl_1|auto_generated|ram_block1a5 
// ))) # (!\banco|registradores_rtl_1_bypass [22] & (\banco|registradores_rtl_1_bypass [21]))))

	.dataa(\banco|registradores~2_combout ),
	.datab(\banco|registradores_rtl_1_bypass [22]),
	.datac(\banco|registradores_rtl_1_bypass [21]),
	.datad(\banco|registradores_rtl_1|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\banco|registradores~8_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~8 .lut_mask = 16'hF4B0;
defparam \banco|registradores~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y14_N19
dffeas \banco|regsaidaB[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\bancoRW~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|regsaidaB [5]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|regsaidaB[5] .is_wysiwyg = "true";
defparam \banco|regsaidaB[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y11_N30
cycloneive_lcell_comb \alu|Mux10~0 (
// Equation(s):
// \alu|Mux10~0_combout  = (\alu|resultado[4]~19_combout  & (\banco|regsaidaB [5] & ((\banco|regsaidaA [5]) # (\alu|resultado[4]~20_combout )))) # (!\alu|resultado[4]~19_combout  & ((\banco|regsaidaB [5] & ((!\alu|resultado[4]~20_combout ) # 
// (!\banco|regsaidaA [5]))) # (!\banco|regsaidaB [5] & (\banco|regsaidaA [5]))))

	.dataa(\alu|resultado[4]~19_combout ),
	.datab(\banco|regsaidaB [5]),
	.datac(\banco|regsaidaA [5]),
	.datad(\alu|resultado[4]~20_combout ),
	.cin(gnd),
	.combout(\alu|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux10~0 .lut_mask = 16'h9CD4;
defparam \alu|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y12_N14
cycloneive_lcell_comb \alu|Mux10~1 (
// Equation(s):
// \alu|Mux10~1_combout  = (\alu|Mux10~0_combout  & (((\alu|resultado[4]~18_combout  & \alu|Add0~24_combout )) # (!\alu|Mux11~1_combout ))) # (!\alu|Mux10~0_combout  & (\alu|resultado[4]~18_combout  & ((\alu|Add0~24_combout ))))

	.dataa(\alu|Mux10~0_combout ),
	.datab(\alu|resultado[4]~18_combout ),
	.datac(\alu|Mux11~1_combout ),
	.datad(\alu|Add0~24_combout ),
	.cin(gnd),
	.combout(\alu|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux10~1 .lut_mask = 16'hCE0A;
defparam \alu|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y12_N15
dffeas \alu|resultado[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\alu|Mux10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu|resultado[1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu|resultado [5]),
	.prn(vcc));
// synopsys translate_off
defparam \alu|resultado[5] .is_wysiwyg = "true";
defparam \alu|resultado[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y14_N28
cycloneive_lcell_comb \dadoBanco[5]~feeder (
// Equation(s):
// \dadoBanco[5]~feeder_combout  = \alu|resultado [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|resultado [5]),
	.cin(gnd),
	.combout(\dadoBanco[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dadoBanco[5]~feeder .lut_mask = 16'hFF00;
defparam \dadoBanco[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y14_N29
dffeas \dadoBanco[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dadoBanco[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dadoBanco[5]),
	.prn(vcc));
// synopsys translate_off
defparam \dadoBanco[5] .is_wysiwyg = "true";
defparam \dadoBanco[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y14_N0
cycloneive_lcell_comb \banco|registradores~7 (
// Equation(s):
// \banco|registradores~7_combout  = (\banco|registradores~2_combout  & (((\banco|registradores_rtl_1_bypass [19])))) # (!\banco|registradores~2_combout  & ((\banco|registradores_rtl_1_bypass [20] & ((\banco|registradores_rtl_1|auto_generated|ram_block1a4 
// ))) # (!\banco|registradores_rtl_1_bypass [20] & (\banco|registradores_rtl_1_bypass [19]))))

	.dataa(\banco|registradores~2_combout ),
	.datab(\banco|registradores_rtl_1_bypass [20]),
	.datac(\banco|registradores_rtl_1_bypass [19]),
	.datad(\banco|registradores_rtl_1|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\banco|registradores~7_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~7 .lut_mask = 16'hF4B0;
defparam \banco|registradores~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y14_N1
dffeas \banco|regsaidaB[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\bancoRW~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|regsaidaB [4]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|regsaidaB[4] .is_wysiwyg = "true";
defparam \banco|regsaidaB[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y10_N24
cycloneive_lcell_comb \alu|Add0~18 (
// Equation(s):
// \alu|Add0~18_combout  = \banco|regsaidaB [4] $ (((codop[3]) # (!codop[0])))

	.dataa(codop[3]),
	.datab(gnd),
	.datac(\banco|regsaidaB [4]),
	.datad(codop[0]),
	.cin(gnd),
	.combout(\alu|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~18 .lut_mask = 16'h5A0F;
defparam \alu|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y11_N24
cycloneive_lcell_comb \alu|Mux11~0 (
// Equation(s):
// \alu|Mux11~0_combout  = (\banco|regsaidaB [4] & ((\alu|resultado[4]~20_combout  & ((\alu|resultado[4]~19_combout ) # (!\banco|regsaidaA [4]))) # (!\alu|resultado[4]~20_combout  & ((\banco|regsaidaA [4]) # (!\alu|resultado[4]~19_combout ))))) # 
// (!\banco|regsaidaB [4] & (((\banco|regsaidaA [4] & !\alu|resultado[4]~19_combout ))))

	.dataa(\banco|regsaidaB [4]),
	.datab(\alu|resultado[4]~20_combout ),
	.datac(\banco|regsaidaA [4]),
	.datad(\alu|resultado[4]~19_combout ),
	.cin(gnd),
	.combout(\alu|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux11~0 .lut_mask = 16'hA87A;
defparam \alu|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y12_N16
cycloneive_lcell_comb \alu|Mux11~2 (
// Equation(s):
// \alu|Mux11~2_combout  = (\alu|Add0~20_combout  & ((\alu|resultado[4]~18_combout ) # ((!\alu|Mux11~1_combout  & \alu|Mux11~0_combout )))) # (!\alu|Add0~20_combout  & (!\alu|Mux11~1_combout  & ((\alu|Mux11~0_combout ))))

	.dataa(\alu|Add0~20_combout ),
	.datab(\alu|Mux11~1_combout ),
	.datac(\alu|resultado[4]~18_combout ),
	.datad(\alu|Mux11~0_combout ),
	.cin(gnd),
	.combout(\alu|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux11~2 .lut_mask = 16'hB3A0;
defparam \alu|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y12_N17
dffeas \alu|resultado[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\alu|Mux11~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu|resultado[1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu|resultado [4]),
	.prn(vcc));
// synopsys translate_off
defparam \alu|resultado[4] .is_wysiwyg = "true";
defparam \alu|resultado[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y12_N19
dffeas \dadoBanco[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|resultado [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dadoBanco[4]),
	.prn(vcc));
// synopsys translate_off
defparam \dadoBanco[4] .is_wysiwyg = "true";
defparam \dadoBanco[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y14_N16
cycloneive_lcell_comb \banco|registradores~5 (
// Equation(s):
// \banco|registradores~5_combout  = (\banco|registradores_rtl_1_bypass [16] & ((\banco|registradores~2_combout  & (\banco|registradores_rtl_1_bypass [15])) # (!\banco|registradores~2_combout  & ((\banco|registradores_rtl_1|auto_generated|ram_block1a2 ))))) 
// # (!\banco|registradores_rtl_1_bypass [16] & (\banco|registradores_rtl_1_bypass [15]))

	.dataa(\banco|registradores_rtl_1_bypass [15]),
	.datab(\banco|registradores_rtl_1_bypass [16]),
	.datac(\banco|registradores_rtl_1|auto_generated|ram_block1a2 ),
	.datad(\banco|registradores~2_combout ),
	.cin(gnd),
	.combout(\banco|registradores~5_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~5 .lut_mask = 16'hAAE2;
defparam \banco|registradores~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y14_N17
dffeas \banco|regsaidaB[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\bancoRW~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|regsaidaB [2]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|regsaidaB[2] .is_wysiwyg = "true";
defparam \banco|regsaidaB[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y12_N26
cycloneive_lcell_comb \alu|resultado[1]~15 (
// Equation(s):
// \alu|resultado[1]~15_combout  = (codop[2]) # ((!codop[1] & (!codop[0] & codop[3])))

	.dataa(codop[1]),
	.datab(codop[2]),
	.datac(codop[0]),
	.datad(codop[3]),
	.cin(gnd),
	.combout(\alu|resultado[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \alu|resultado[1]~15 .lut_mask = 16'hCDCC;
defparam \alu|resultado[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y12_N16
cycloneive_lcell_comb \alu|resultado[1]~14 (
// Equation(s):
// \alu|resultado[1]~14_combout  = (!codop[2] & ((codop[1] & ((!codop[3]))) # (!codop[1] & (!codop[0] & codop[3]))))

	.dataa(codop[1]),
	.datab(codop[2]),
	.datac(codop[0]),
	.datad(codop[3]),
	.cin(gnd),
	.combout(\alu|resultado[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \alu|resultado[1]~14 .lut_mask = 16'h0122;
defparam \alu|resultado[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y12_N24
cycloneive_lcell_comb \alu|Mux14~1 (
// Equation(s):
// \alu|Mux14~1_combout  = (\alu|resultado[1]~15_combout  & !\alu|resultado[1]~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|resultado[1]~15_combout ),
	.datad(\alu|resultado[1]~14_combout ),
	.cin(gnd),
	.combout(\alu|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux14~1 .lut_mask = 16'h00F0;
defparam \alu|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N12
cycloneive_lcell_comb \alu|Mux13~0 (
// Equation(s):
// \alu|Mux13~0_combout  = (\alu|resultado[1]~14_combout  & (((\alu|resultado[1]~15_combout )))) # (!\alu|resultado[1]~14_combout  & ((\alu|resultado[1]~15_combout  & (codop[1])) # (!\alu|resultado[1]~15_combout  & ((\alu|Add0~12_combout )))))

	.dataa(codop[1]),
	.datab(\alu|resultado[1]~14_combout ),
	.datac(\alu|Add0~12_combout ),
	.datad(\alu|resultado[1]~15_combout ),
	.cin(gnd),
	.combout(\alu|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux13~0 .lut_mask = 16'hEE30;
defparam \alu|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y12_N12
cycloneive_lcell_comb \alu|Mux13~1 (
// Equation(s):
// \alu|Mux13~1_combout  = (\alu|Mux14~1_combout  & ((codop[0] & ((\alu|Mux13~0_combout ))) # (!codop[0] & (\banco|regsaidaB [2])))) # (!\alu|Mux14~1_combout  & (((\alu|Mux13~0_combout ))))

	.dataa(\banco|regsaidaB [2]),
	.datab(\alu|Mux14~1_combout ),
	.datac(codop[0]),
	.datad(\alu|Mux13~0_combout ),
	.cin(gnd),
	.combout(\alu|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux13~1 .lut_mask = 16'hFB08;
defparam \alu|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y12_N22
cycloneive_lcell_comb \alu|resultado[1]~16 (
// Equation(s):
// \alu|resultado[1]~16_combout  = (!codop[2] & ((codop[3] & (!codop[0] & !codop[1])) # (!codop[3] & (codop[0] & codop[1]))))

	.dataa(codop[3]),
	.datab(codop[0]),
	.datac(codop[1]),
	.datad(codop[2]),
	.cin(gnd),
	.combout(\alu|resultado[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \alu|resultado[1]~16 .lut_mask = 16'h0042;
defparam \alu|resultado[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y12_N18
cycloneive_lcell_comb \alu|Mux13~4 (
// Equation(s):
// \alu|Mux13~4_combout  = (\alu|resultado[1]~16_combout  & ((\banco|regsaidaB [2] & ((imm[2]) # (\banco|regsaidaA [2]))) # (!\banco|regsaidaB [2] & (!imm[2]))))

	.dataa(\banco|regsaidaB [2]),
	.datab(imm[2]),
	.datac(\banco|regsaidaA [2]),
	.datad(\alu|resultado[1]~16_combout ),
	.cin(gnd),
	.combout(\alu|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux13~4 .lut_mask = 16'hB900;
defparam \alu|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y12_N8
cycloneive_lcell_comb \alu|Mux13~3 (
// Equation(s):
// \alu|Mux13~3_combout  = (\alu|Mux14~1_combout  & ((\banco|regsaidaB [2] & (codop[0] $ (\alu|Mux13~0_combout ))) # (!\banco|regsaidaB [2] & ((codop[0]) # (!\alu|Mux13~0_combout )))))

	.dataa(\banco|regsaidaB [2]),
	.datab(\alu|Mux14~1_combout ),
	.datac(codop[0]),
	.datad(\alu|Mux13~0_combout ),
	.cin(gnd),
	.combout(\alu|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux13~3 .lut_mask = 16'h48C4;
defparam \alu|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y12_N30
cycloneive_lcell_comb \alu|Mux13~2 (
// Equation(s):
// \alu|Mux13~2_combout  = (\alu|resultado[1]~16_combout  & ((imm[2] & ((\banco|regsaidaA [2]))) # (!imm[2] & (\banco|regsaidaB [2])))) # (!\alu|resultado[1]~16_combout  & (\banco|regsaidaB [2] $ (((\banco|regsaidaA [2])))))

	.dataa(\banco|regsaidaB [2]),
	.datab(imm[2]),
	.datac(\banco|regsaidaA [2]),
	.datad(\alu|resultado[1]~16_combout ),
	.cin(gnd),
	.combout(\alu|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux13~2 .lut_mask = 16'hE25A;
defparam \alu|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y12_N10
cycloneive_lcell_comb \alu|Mux13~5 (
// Equation(s):
// \alu|Mux13~5_combout  = (\alu|Mux13~1_combout  & ((\alu|Mux13~4_combout  & (\alu|Mux13~2_combout  & !imm[2])) # (!\alu|Mux13~4_combout  & ((imm[2]))))) # (!\alu|Mux13~1_combout  & (\alu|Mux13~2_combout ))

	.dataa(\alu|Mux13~2_combout ),
	.datab(\alu|Mux13~4_combout ),
	.datac(imm[2]),
	.datad(\alu|Mux13~1_combout ),
	.cin(gnd),
	.combout(\alu|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux13~5 .lut_mask = 16'h38AA;
defparam \alu|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y12_N6
cycloneive_lcell_comb \alu|Mux13~6 (
// Equation(s):
// \alu|Mux13~6_combout  = (\alu|Mux13~4_combout  & (((\alu|Mux13~5_combout )))) # (!\alu|Mux13~4_combout  & ((\alu|Mux13~3_combout  & ((\alu|Mux13~5_combout ))) # (!\alu|Mux13~3_combout  & (\alu|Mux13~1_combout ))))

	.dataa(\alu|Mux13~1_combout ),
	.datab(\alu|Mux13~4_combout ),
	.datac(\alu|Mux13~3_combout ),
	.datad(\alu|Mux13~5_combout ),
	.cin(gnd),
	.combout(\alu|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux13~6 .lut_mask = 16'hFE02;
defparam \alu|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y12_N7
dffeas \alu|resultado[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\alu|Mux13~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu|resultado[1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu|resultado [2]),
	.prn(vcc));
// synopsys translate_off
defparam \alu|resultado[2] .is_wysiwyg = "true";
defparam \alu|resultado[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y15_N10
cycloneive_lcell_comb \dadoBanco[2]~feeder (
// Equation(s):
// \dadoBanco[2]~feeder_combout  = \alu|resultado [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|resultado [2]),
	.cin(gnd),
	.combout(\dadoBanco[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dadoBanco[2]~feeder .lut_mask = 16'hFF00;
defparam \dadoBanco[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y15_N11
dffeas \dadoBanco[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dadoBanco[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dadoBanco[2]),
	.prn(vcc));
// synopsys translate_off
defparam \dadoBanco[2] .is_wysiwyg = "true";
defparam \dadoBanco[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y14_N28
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[13]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[13]~feeder_combout  = dadoBanco[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(dadoBanco[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[13]~feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores_rtl_1_bypass[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y14_N29
dffeas \banco|registradores_rtl_1_bypass[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[13] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y14_N18
cycloneive_lcell_comb \banco|registradores~4 (
// Equation(s):
// \banco|registradores~4_combout  = (\banco|registradores~2_combout  & (((\banco|registradores_rtl_1_bypass [13])))) # (!\banco|registradores~2_combout  & ((\banco|registradores_rtl_1_bypass [14] & (\banco|registradores_rtl_1|auto_generated|ram_block1a1 )) 
// # (!\banco|registradores_rtl_1_bypass [14] & ((\banco|registradores_rtl_1_bypass [13])))))

	.dataa(\banco|registradores~2_combout ),
	.datab(\banco|registradores_rtl_1_bypass [14]),
	.datac(\banco|registradores_rtl_1|auto_generated|ram_block1a1 ),
	.datad(\banco|registradores_rtl_1_bypass [13]),
	.cin(gnd),
	.combout(\banco|registradores~4_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~4 .lut_mask = 16'hFB40;
defparam \banco|registradores~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y14_N19
dffeas \banco|regsaidaB[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\bancoRW~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|regsaidaB [1]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|regsaidaB[1] .is_wysiwyg = "true";
defparam \banco|regsaidaB[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N6
cycloneive_lcell_comb \alu|Mux14~0 (
// Equation(s):
// \alu|Mux14~0_combout  = (\alu|resultado[1]~14_combout  & (((\alu|resultado[1]~15_combout )))) # (!\alu|resultado[1]~14_combout  & ((\alu|resultado[1]~15_combout  & (codop[1])) # (!\alu|resultado[1]~15_combout  & ((\alu|Add0~8_combout )))))

	.dataa(codop[1]),
	.datab(\alu|resultado[1]~14_combout ),
	.datac(\alu|resultado[1]~15_combout ),
	.datad(\alu|Add0~8_combout ),
	.cin(gnd),
	.combout(\alu|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux14~0 .lut_mask = 16'hE3E0;
defparam \alu|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N4
cycloneive_lcell_comb \alu|Mux14~2 (
// Equation(s):
// \alu|Mux14~2_combout  = (codop[0] & (((\alu|Mux14~0_combout )))) # (!codop[0] & ((\alu|Mux14~1_combout  & (\banco|regsaidaB [1])) # (!\alu|Mux14~1_combout  & ((\alu|Mux14~0_combout )))))

	.dataa(codop[0]),
	.datab(\banco|regsaidaB [1]),
	.datac(\alu|Mux14~1_combout ),
	.datad(\alu|Mux14~0_combout ),
	.cin(gnd),
	.combout(\alu|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux14~2 .lut_mask = 16'hEF40;
defparam \alu|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N8
cycloneive_lcell_comb \alu|Mux14~4 (
// Equation(s):
// \alu|Mux14~4_combout  = (\alu|Mux14~1_combout  & ((\banco|regsaidaB [1] & (codop[0] $ (\alu|Mux14~0_combout ))) # (!\banco|regsaidaB [1] & ((codop[0]) # (!\alu|Mux14~0_combout )))))

	.dataa(\banco|regsaidaB [1]),
	.datab(\alu|Mux14~1_combout ),
	.datac(codop[0]),
	.datad(\alu|Mux14~0_combout ),
	.cin(gnd),
	.combout(\alu|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux14~4 .lut_mask = 16'h48C4;
defparam \alu|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N26
cycloneive_lcell_comb \alu|Mux14~5 (
// Equation(s):
// \alu|Mux14~5_combout  = (\alu|resultado[1]~16_combout  & ((\banco|regsaidaB [1] & ((imm[1]) # (\banco|regsaidaA [1]))) # (!\banco|regsaidaB [1] & (!imm[1]))))

	.dataa(\banco|regsaidaB [1]),
	.datab(imm[1]),
	.datac(\banco|regsaidaA [1]),
	.datad(\alu|resultado[1]~16_combout ),
	.cin(gnd),
	.combout(\alu|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux14~5 .lut_mask = 16'hB900;
defparam \alu|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N30
cycloneive_lcell_comb \alu|Mux14~3 (
// Equation(s):
// \alu|Mux14~3_combout  = (\alu|resultado[1]~16_combout  & ((imm[1] & ((\banco|regsaidaA [1]))) # (!imm[1] & (\banco|regsaidaB [1])))) # (!\alu|resultado[1]~16_combout  & (\banco|regsaidaB [1] $ (((\banco|regsaidaA [1])))))

	.dataa(\banco|regsaidaB [1]),
	.datab(imm[1]),
	.datac(\banco|regsaidaA [1]),
	.datad(\alu|resultado[1]~16_combout ),
	.cin(gnd),
	.combout(\alu|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux14~3 .lut_mask = 16'hE25A;
defparam \alu|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N10
cycloneive_lcell_comb \alu|Mux14~6 (
// Equation(s):
// \alu|Mux14~6_combout  = (\alu|Mux14~2_combout  & ((\alu|Mux14~5_combout  & (!imm[1] & \alu|Mux14~3_combout )) # (!\alu|Mux14~5_combout  & (imm[1])))) # (!\alu|Mux14~2_combout  & (((\alu|Mux14~3_combout ))))

	.dataa(\alu|Mux14~5_combout ),
	.datab(imm[1]),
	.datac(\alu|Mux14~3_combout ),
	.datad(\alu|Mux14~2_combout ),
	.cin(gnd),
	.combout(\alu|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux14~6 .lut_mask = 16'h64F0;
defparam \alu|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N20
cycloneive_lcell_comb \alu|Mux14~7 (
// Equation(s):
// \alu|Mux14~7_combout  = (\alu|Mux14~4_combout  & (((\alu|Mux14~6_combout )))) # (!\alu|Mux14~4_combout  & ((\alu|Mux14~5_combout  & ((\alu|Mux14~6_combout ))) # (!\alu|Mux14~5_combout  & (\alu|Mux14~2_combout ))))

	.dataa(\alu|Mux14~2_combout ),
	.datab(\alu|Mux14~4_combout ),
	.datac(\alu|Mux14~5_combout ),
	.datad(\alu|Mux14~6_combout ),
	.cin(gnd),
	.combout(\alu|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux14~7 .lut_mask = 16'hFE02;
defparam \alu|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y12_N21
dffeas \alu|resultado[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\alu|Mux14~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu|resultado[1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu|resultado [1]),
	.prn(vcc));
// synopsys translate_off
defparam \alu|resultado[1] .is_wysiwyg = "true";
defparam \alu|resultado[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y15_N27
dffeas \dadoBanco[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|resultado [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dadoBanco[1]),
	.prn(vcc));
// synopsys translate_off
defparam \dadoBanco[1] .is_wysiwyg = "true";
defparam \dadoBanco[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y14_N0
cycloneive_lcell_comb \banco|registradores~3 (
// Equation(s):
// \banco|registradores~3_combout  = (\banco|registradores~2_combout  & (((\banco|registradores_rtl_1_bypass [11])))) # (!\banco|registradores~2_combout  & ((\banco|registradores_rtl_1_bypass [12] & 
// ((\banco|registradores_rtl_1|auto_generated|ram_block1a0~portbdataout ))) # (!\banco|registradores_rtl_1_bypass [12] & (\banco|registradores_rtl_1_bypass [11]))))

	.dataa(\banco|registradores~2_combout ),
	.datab(\banco|registradores_rtl_1_bypass [12]),
	.datac(\banco|registradores_rtl_1_bypass [11]),
	.datad(\banco|registradores_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\banco|registradores~3_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~3 .lut_mask = 16'hF4B0;
defparam \banco|registradores~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y14_N1
dffeas \banco|regsaidaB[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\bancoRW~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|regsaidaB [0]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|regsaidaB[0] .is_wysiwyg = "true";
defparam \banco|regsaidaB[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y15_N14
cycloneive_lcell_comb \alu|resultado[0]~10 (
// Equation(s):
// \alu|resultado[0]~10_combout  = (!codop[0] & (!codop[2] & (!codop[1] & codop[3])))

	.dataa(codop[0]),
	.datab(codop[2]),
	.datac(codop[1]),
	.datad(codop[3]),
	.cin(gnd),
	.combout(\alu|resultado[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu|resultado[0]~10 .lut_mask = 16'h0100;
defparam \alu|resultado[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y15_N24
cycloneive_lcell_comb \alu|resultado[0]~11 (
// Equation(s):
// \alu|resultado[0]~11_combout  = (\alu|resultado[0]~10_combout  & (imm[0] $ (\banco|regsaidaB [0])))

	.dataa(imm[0]),
	.datab(\banco|regsaidaB [0]),
	.datac(\alu|resultado[0]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu|resultado[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu|resultado[0]~11 .lut_mask = 16'h6060;
defparam \alu|resultado[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y15_N26
cycloneive_lcell_comb \alu|resultado[0]~24 (
// Equation(s):
// \alu|resultado[0]~24_combout  = (codop[1] & (codop[0])) # (!codop[1] & ((\banco|regsaidaA [0] & ((!\banco|regsaidaB [0]) # (!codop[0]))) # (!\banco|regsaidaA [0] & ((\banco|regsaidaB [0])))))

	.dataa(codop[0]),
	.datab(\banco|regsaidaA [0]),
	.datac(codop[1]),
	.datad(\banco|regsaidaB [0]),
	.cin(gnd),
	.combout(\alu|resultado[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \alu|resultado[0]~24 .lut_mask = 16'hA7AC;
defparam \alu|resultado[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y15_N28
cycloneive_lcell_comb \alu|resultado[0]~25 (
// Equation(s):
// \alu|resultado[0]~25_combout  = (imm[0] & ((\alu|resultado[0]~24_combout ) # ((\banco|regsaidaB [0] & codop[1])))) # (!imm[0] & (\alu|resultado[0]~24_combout  & ((\banco|regsaidaB [0]) # (!codop[1]))))

	.dataa(imm[0]),
	.datab(\banco|regsaidaB [0]),
	.datac(codop[1]),
	.datad(\alu|resultado[0]~24_combout ),
	.cin(gnd),
	.combout(\alu|resultado[0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \alu|resultado[0]~25 .lut_mask = 16'hEF80;
defparam \alu|resultado[0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y15_N16
cycloneive_lcell_comb \alu|resultado[0]~9 (
// Equation(s):
// \alu|resultado[0]~9_combout  = (codop[2] & (!codop[3] & \alu|resultado[0]~25_combout ))

	.dataa(gnd),
	.datab(codop[2]),
	.datac(codop[3]),
	.datad(\alu|resultado[0]~25_combout ),
	.cin(gnd),
	.combout(\alu|resultado[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu|resultado[0]~9 .lut_mask = 16'h0C00;
defparam \alu|resultado[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y15_N18
cycloneive_lcell_comb \alu|resultado[0]~12 (
// Equation(s):
// \alu|resultado[0]~12_combout  = (\alu|resultado[0]~11_combout ) # ((\alu|resultado[0]~9_combout ) # ((\alu|resultado[0]~8_combout  & \alu|Add0~4_combout )))

	.dataa(\alu|resultado[0]~8_combout ),
	.datab(\alu|resultado[0]~11_combout ),
	.datac(\alu|Add0~4_combout ),
	.datad(\alu|resultado[0]~9_combout ),
	.cin(gnd),
	.combout(\alu|resultado[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu|resultado[0]~12 .lut_mask = 16'hFFEC;
defparam \alu|resultado[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y15_N8
cycloneive_lcell_comb \alu|resultado[0]~13 (
// Equation(s):
// \alu|resultado[0]~13_combout  = (\alu|Mux15~0_combout  & (\alu|resultado [0])) # (!\alu|Mux15~0_combout  & ((\alu|resultado[0]~12_combout )))

	.dataa(\alu|resultado [0]),
	.datab(gnd),
	.datac(\alu|Mux15~0_combout ),
	.datad(\alu|resultado[0]~12_combout ),
	.cin(gnd),
	.combout(\alu|resultado[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu|resultado[0]~13 .lut_mask = 16'hAFA0;
defparam \alu|resultado[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y12_N0
cycloneive_lcell_comb \alu|LessThan0~1 (
// Equation(s):
// \alu|LessThan0~1_cout  = CARRY((\banco|regsaidaA [0] & !\banco|regsaidaB [0]))

	.dataa(\banco|regsaidaA [0]),
	.datab(\banco|regsaidaB [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\alu|LessThan0~1_cout ));
// synopsys translate_off
defparam \alu|LessThan0~1 .lut_mask = 16'h0022;
defparam \alu|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y12_N2
cycloneive_lcell_comb \alu|LessThan0~3 (
// Equation(s):
// \alu|LessThan0~3_cout  = CARRY((\banco|regsaidaB [1] & ((!\alu|LessThan0~1_cout ) # (!\banco|regsaidaA [1]))) # (!\banco|regsaidaB [1] & (!\banco|regsaidaA [1] & !\alu|LessThan0~1_cout )))

	.dataa(\banco|regsaidaB [1]),
	.datab(\banco|regsaidaA [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan0~1_cout ),
	.combout(),
	.cout(\alu|LessThan0~3_cout ));
// synopsys translate_off
defparam \alu|LessThan0~3 .lut_mask = 16'h002B;
defparam \alu|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y12_N4
cycloneive_lcell_comb \alu|LessThan0~5 (
// Equation(s):
// \alu|LessThan0~5_cout  = CARRY((\banco|regsaidaA [2] & ((!\alu|LessThan0~3_cout ) # (!\banco|regsaidaB [2]))) # (!\banco|regsaidaA [2] & (!\banco|regsaidaB [2] & !\alu|LessThan0~3_cout )))

	.dataa(\banco|regsaidaA [2]),
	.datab(\banco|regsaidaB [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan0~3_cout ),
	.combout(),
	.cout(\alu|LessThan0~5_cout ));
// synopsys translate_off
defparam \alu|LessThan0~5 .lut_mask = 16'h002B;
defparam \alu|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y12_N6
cycloneive_lcell_comb \alu|LessThan0~7 (
// Equation(s):
// \alu|LessThan0~7_cout  = CARRY((\banco|regsaidaB [3] & ((!\alu|LessThan0~5_cout ) # (!\banco|regsaidaA [3]))) # (!\banco|regsaidaB [3] & (!\banco|regsaidaA [3] & !\alu|LessThan0~5_cout )))

	.dataa(\banco|regsaidaB [3]),
	.datab(\banco|regsaidaA [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan0~5_cout ),
	.combout(),
	.cout(\alu|LessThan0~7_cout ));
// synopsys translate_off
defparam \alu|LessThan0~7 .lut_mask = 16'h002B;
defparam \alu|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y12_N8
cycloneive_lcell_comb \alu|LessThan0~9 (
// Equation(s):
// \alu|LessThan0~9_cout  = CARRY((\banco|regsaidaA [4] & ((!\alu|LessThan0~7_cout ) # (!\banco|regsaidaB [4]))) # (!\banco|regsaidaA [4] & (!\banco|regsaidaB [4] & !\alu|LessThan0~7_cout )))

	.dataa(\banco|regsaidaA [4]),
	.datab(\banco|regsaidaB [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan0~7_cout ),
	.combout(),
	.cout(\alu|LessThan0~9_cout ));
// synopsys translate_off
defparam \alu|LessThan0~9 .lut_mask = 16'h002B;
defparam \alu|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y12_N10
cycloneive_lcell_comb \alu|LessThan0~11 (
// Equation(s):
// \alu|LessThan0~11_cout  = CARRY((\banco|regsaidaA [5] & (\banco|regsaidaB [5] & !\alu|LessThan0~9_cout )) # (!\banco|regsaidaA [5] & ((\banco|regsaidaB [5]) # (!\alu|LessThan0~9_cout ))))

	.dataa(\banco|regsaidaA [5]),
	.datab(\banco|regsaidaB [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan0~9_cout ),
	.combout(),
	.cout(\alu|LessThan0~11_cout ));
// synopsys translate_off
defparam \alu|LessThan0~11 .lut_mask = 16'h004D;
defparam \alu|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y12_N12
cycloneive_lcell_comb \alu|LessThan0~13 (
// Equation(s):
// \alu|LessThan0~13_cout  = CARRY((\banco|regsaidaA [6] & ((!\alu|LessThan0~11_cout ) # (!\banco|regsaidaB [6]))) # (!\banco|regsaidaA [6] & (!\banco|regsaidaB [6] & !\alu|LessThan0~11_cout )))

	.dataa(\banco|regsaidaA [6]),
	.datab(\banco|regsaidaB [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan0~11_cout ),
	.combout(),
	.cout(\alu|LessThan0~13_cout ));
// synopsys translate_off
defparam \alu|LessThan0~13 .lut_mask = 16'h002B;
defparam \alu|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y12_N14
cycloneive_lcell_comb \alu|LessThan0~15 (
// Equation(s):
// \alu|LessThan0~15_cout  = CARRY((\banco|regsaidaB [7] & ((!\alu|LessThan0~13_cout ) # (!\banco|regsaidaA [7]))) # (!\banco|regsaidaB [7] & (!\banco|regsaidaA [7] & !\alu|LessThan0~13_cout )))

	.dataa(\banco|regsaidaB [7]),
	.datab(\banco|regsaidaA [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan0~13_cout ),
	.combout(),
	.cout(\alu|LessThan0~15_cout ));
// synopsys translate_off
defparam \alu|LessThan0~15 .lut_mask = 16'h002B;
defparam \alu|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y12_N16
cycloneive_lcell_comb \alu|LessThan0~17 (
// Equation(s):
// \alu|LessThan0~17_cout  = CARRY((\banco|regsaidaB [8] & (\banco|regsaidaA [8] & !\alu|LessThan0~15_cout )) # (!\banco|regsaidaB [8] & ((\banco|regsaidaA [8]) # (!\alu|LessThan0~15_cout ))))

	.dataa(\banco|regsaidaB [8]),
	.datab(\banco|regsaidaA [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan0~15_cout ),
	.combout(),
	.cout(\alu|LessThan0~17_cout ));
// synopsys translate_off
defparam \alu|LessThan0~17 .lut_mask = 16'h004D;
defparam \alu|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y12_N18
cycloneive_lcell_comb \alu|LessThan0~19 (
// Equation(s):
// \alu|LessThan0~19_cout  = CARRY((\banco|regsaidaB [9] & ((!\alu|LessThan0~17_cout ) # (!\banco|regsaidaA [9]))) # (!\banco|regsaidaB [9] & (!\banco|regsaidaA [9] & !\alu|LessThan0~17_cout )))

	.dataa(\banco|regsaidaB [9]),
	.datab(\banco|regsaidaA [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan0~17_cout ),
	.combout(),
	.cout(\alu|LessThan0~19_cout ));
// synopsys translate_off
defparam \alu|LessThan0~19 .lut_mask = 16'h002B;
defparam \alu|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y12_N20
cycloneive_lcell_comb \alu|LessThan0~21 (
// Equation(s):
// \alu|LessThan0~21_cout  = CARRY((\banco|regsaidaB [10] & (\banco|regsaidaA [10] & !\alu|LessThan0~19_cout )) # (!\banco|regsaidaB [10] & ((\banco|regsaidaA [10]) # (!\alu|LessThan0~19_cout ))))

	.dataa(\banco|regsaidaB [10]),
	.datab(\banco|regsaidaA [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan0~19_cout ),
	.combout(),
	.cout(\alu|LessThan0~21_cout ));
// synopsys translate_off
defparam \alu|LessThan0~21 .lut_mask = 16'h004D;
defparam \alu|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y12_N22
cycloneive_lcell_comb \alu|LessThan0~23 (
// Equation(s):
// \alu|LessThan0~23_cout  = CARRY((\banco|regsaidaA [11] & (\banco|regsaidaB [11] & !\alu|LessThan0~21_cout )) # (!\banco|regsaidaA [11] & ((\banco|regsaidaB [11]) # (!\alu|LessThan0~21_cout ))))

	.dataa(\banco|regsaidaA [11]),
	.datab(\banco|regsaidaB [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan0~21_cout ),
	.combout(),
	.cout(\alu|LessThan0~23_cout ));
// synopsys translate_off
defparam \alu|LessThan0~23 .lut_mask = 16'h004D;
defparam \alu|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y12_N24
cycloneive_lcell_comb \alu|LessThan0~25 (
// Equation(s):
// \alu|LessThan0~25_cout  = CARRY((\banco|regsaidaA [12] & ((!\alu|LessThan0~23_cout ) # (!\banco|regsaidaB [12]))) # (!\banco|regsaidaA [12] & (!\banco|regsaidaB [12] & !\alu|LessThan0~23_cout )))

	.dataa(\banco|regsaidaA [12]),
	.datab(\banco|regsaidaB [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan0~23_cout ),
	.combout(),
	.cout(\alu|LessThan0~25_cout ));
// synopsys translate_off
defparam \alu|LessThan0~25 .lut_mask = 16'h002B;
defparam \alu|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y12_N26
cycloneive_lcell_comb \alu|LessThan0~27 (
// Equation(s):
// \alu|LessThan0~27_cout  = CARRY((\banco|regsaidaA [13] & (\banco|regsaidaB [13] & !\alu|LessThan0~25_cout )) # (!\banco|regsaidaA [13] & ((\banco|regsaidaB [13]) # (!\alu|LessThan0~25_cout ))))

	.dataa(\banco|regsaidaA [13]),
	.datab(\banco|regsaidaB [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan0~25_cout ),
	.combout(),
	.cout(\alu|LessThan0~27_cout ));
// synopsys translate_off
defparam \alu|LessThan0~27 .lut_mask = 16'h004D;
defparam \alu|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y12_N28
cycloneive_lcell_comb \alu|LessThan0~29 (
// Equation(s):
// \alu|LessThan0~29_cout  = CARRY((\banco|regsaidaB [14] & (\banco|regsaidaA [14] & !\alu|LessThan0~27_cout )) # (!\banco|regsaidaB [14] & ((\banco|regsaidaA [14]) # (!\alu|LessThan0~27_cout ))))

	.dataa(\banco|regsaidaB [14]),
	.datab(\banco|regsaidaA [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan0~27_cout ),
	.combout(),
	.cout(\alu|LessThan0~29_cout ));
// synopsys translate_off
defparam \alu|LessThan0~29 .lut_mask = 16'h004D;
defparam \alu|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y12_N30
cycloneive_lcell_comb \alu|LessThan0~30 (
// Equation(s):
// \alu|LessThan0~30_combout  = (\banco|regsaidaB [15] & (\alu|LessThan0~29_cout  & \banco|regsaidaA [15])) # (!\banco|regsaidaB [15] & ((\alu|LessThan0~29_cout ) # (\banco|regsaidaA [15])))

	.dataa(gnd),
	.datab(\banco|regsaidaB [15]),
	.datac(gnd),
	.datad(\banco|regsaidaA [15]),
	.cin(\alu|LessThan0~29_cout ),
	.combout(\alu|LessThan0~30_combout ),
	.cout());
// synopsys translate_off
defparam \alu|LessThan0~30 .lut_mask = 16'hF330;
defparam \alu|LessThan0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y15_N0
cycloneive_lcell_comb \alu|resultado[0]~22 (
// Equation(s):
// \alu|resultado[0]~22_combout  = (codop[0] & (\banco|regsaidaB [0] & ((\banco|regsaidaA [0])))) # (!codop[0] & (((\alu|LessThan0~30_combout ))))

	.dataa(codop[0]),
	.datab(\banco|regsaidaB [0]),
	.datac(\alu|LessThan0~30_combout ),
	.datad(\banco|regsaidaA [0]),
	.cin(gnd),
	.combout(\alu|resultado[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \alu|resultado[0]~22 .lut_mask = 16'hD850;
defparam \alu|resultado[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y15_N30
cycloneive_lcell_comb \alu|resultado[0]~23 (
// Equation(s):
// \alu|resultado[0]~23_combout  = (\alu|resultado[0]~13_combout ) # ((\alu|resultado[0]~21_combout  & \alu|resultado[0]~22_combout ))

	.dataa(\alu|resultado[0]~21_combout ),
	.datab(gnd),
	.datac(\alu|resultado[0]~13_combout ),
	.datad(\alu|resultado[0]~22_combout ),
	.cin(gnd),
	.combout(\alu|resultado[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \alu|resultado[0]~23 .lut_mask = 16'hFAF0;
defparam \alu|resultado[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y15_N31
dffeas \alu|resultado[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\alu|resultado[0]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu|resultado [0]),
	.prn(vcc));
// synopsys translate_off
defparam \alu|resultado[0] .is_wysiwyg = "true";
defparam \alu|resultado[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y15_N9
dffeas \dadoBanco[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|resultado [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dadoBanco[0]),
	.prn(vcc));
// synopsys translate_off
defparam \dadoBanco[0] .is_wysiwyg = "true";
defparam \dadoBanco[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y14_N30
cycloneive_lcell_comb \banco|registradores~6 (
// Equation(s):
// \banco|registradores~6_combout  = (\banco|registradores~2_combout  & (\banco|registradores_rtl_1_bypass [17])) # (!\banco|registradores~2_combout  & ((\banco|registradores_rtl_1_bypass [18] & ((\banco|registradores_rtl_1|auto_generated|ram_block1a3 ))) # 
// (!\banco|registradores_rtl_1_bypass [18] & (\banco|registradores_rtl_1_bypass [17]))))

	.dataa(\banco|registradores~2_combout ),
	.datab(\banco|registradores_rtl_1_bypass [17]),
	.datac(\banco|registradores_rtl_1_bypass [18]),
	.datad(\banco|registradores_rtl_1|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\banco|registradores~6_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~6 .lut_mask = 16'hDC8C;
defparam \banco|registradores~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y14_N31
dffeas \banco|regsaidaB[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\bancoRW~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|regsaidaB [3]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|regsaidaB[3] .is_wysiwyg = "true";
defparam \banco|regsaidaB[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N12
cycloneive_lcell_comb \alu|Mux12~4 (
// Equation(s):
// \alu|Mux12~4_combout  = (\alu|resultado[1]~16_combout  & ((\banco|regsaidaB [3] & ((imm[3]) # (\banco|regsaidaA [3]))) # (!\banco|regsaidaB [3] & (!imm[3]))))

	.dataa(\banco|regsaidaB [3]),
	.datab(imm[3]),
	.datac(\banco|regsaidaA [3]),
	.datad(\alu|resultado[1]~16_combout ),
	.cin(gnd),
	.combout(\alu|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux12~4 .lut_mask = 16'hB900;
defparam \alu|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N2
cycloneive_lcell_comb \alu|Mux12~0 (
// Equation(s):
// \alu|Mux12~0_combout  = (\alu|resultado[1]~14_combout  & (((\alu|resultado[1]~15_combout )))) # (!\alu|resultado[1]~14_combout  & ((\alu|resultado[1]~15_combout  & (codop[1])) # (!\alu|resultado[1]~15_combout  & ((\alu|Add0~16_combout )))))

	.dataa(codop[1]),
	.datab(\alu|resultado[1]~14_combout ),
	.datac(\alu|resultado[1]~15_combout ),
	.datad(\alu|Add0~16_combout ),
	.cin(gnd),
	.combout(\alu|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux12~0 .lut_mask = 16'hE3E0;
defparam \alu|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N2
cycloneive_lcell_comb \alu|Mux12~1 (
// Equation(s):
// \alu|Mux12~1_combout  = (\alu|Mux14~1_combout  & ((codop[0] & ((\alu|Mux12~0_combout ))) # (!codop[0] & (\banco|regsaidaB [3])))) # (!\alu|Mux14~1_combout  & (((\alu|Mux12~0_combout ))))

	.dataa(\banco|regsaidaB [3]),
	.datab(\alu|Mux14~1_combout ),
	.datac(codop[0]),
	.datad(\alu|Mux12~0_combout ),
	.cin(gnd),
	.combout(\alu|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux12~1 .lut_mask = 16'hFB08;
defparam \alu|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N14
cycloneive_lcell_comb \alu|Mux12~3 (
// Equation(s):
// \alu|Mux12~3_combout  = (\alu|Mux14~1_combout  & ((\banco|regsaidaB [3] & (codop[0] $ (\alu|Mux12~0_combout ))) # (!\banco|regsaidaB [3] & ((codop[0]) # (!\alu|Mux12~0_combout )))))

	.dataa(\banco|regsaidaB [3]),
	.datab(\alu|Mux14~1_combout ),
	.datac(codop[0]),
	.datad(\alu|Mux12~0_combout ),
	.cin(gnd),
	.combout(\alu|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux12~3 .lut_mask = 16'h48C4;
defparam \alu|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N4
cycloneive_lcell_comb \alu|Mux12~2 (
// Equation(s):
// \alu|Mux12~2_combout  = (\alu|resultado[1]~16_combout  & ((imm[3] & ((\banco|regsaidaA [3]))) # (!imm[3] & (\banco|regsaidaB [3])))) # (!\alu|resultado[1]~16_combout  & (\banco|regsaidaB [3] $ (((\banco|regsaidaA [3])))))

	.dataa(\banco|regsaidaB [3]),
	.datab(imm[3]),
	.datac(\banco|regsaidaA [3]),
	.datad(\alu|resultado[1]~16_combout ),
	.cin(gnd),
	.combout(\alu|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux12~2 .lut_mask = 16'hE25A;
defparam \alu|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N24
cycloneive_lcell_comb \alu|Mux12~5 (
// Equation(s):
// \alu|Mux12~5_combout  = (\alu|Mux12~1_combout  & ((\alu|Mux12~4_combout  & (!imm[3] & \alu|Mux12~2_combout )) # (!\alu|Mux12~4_combout  & (imm[3])))) # (!\alu|Mux12~1_combout  & (((\alu|Mux12~2_combout ))))

	.dataa(\alu|Mux12~4_combout ),
	.datab(imm[3]),
	.datac(\alu|Mux12~2_combout ),
	.datad(\alu|Mux12~1_combout ),
	.cin(gnd),
	.combout(\alu|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux12~5 .lut_mask = 16'h64F0;
defparam \alu|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N22
cycloneive_lcell_comb \alu|Mux12~6 (
// Equation(s):
// \alu|Mux12~6_combout  = (\alu|Mux12~4_combout  & (((\alu|Mux12~5_combout )))) # (!\alu|Mux12~4_combout  & ((\alu|Mux12~3_combout  & ((\alu|Mux12~5_combout ))) # (!\alu|Mux12~3_combout  & (\alu|Mux12~1_combout ))))

	.dataa(\alu|Mux12~4_combout ),
	.datab(\alu|Mux12~1_combout ),
	.datac(\alu|Mux12~3_combout ),
	.datad(\alu|Mux12~5_combout ),
	.cin(gnd),
	.combout(\alu|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux12~6 .lut_mask = 16'hFE04;
defparam \alu|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y12_N23
dffeas \alu|resultado[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\alu|Mux12~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu|resultado[1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu|resultado [3]),
	.prn(vcc));
// synopsys translate_off
defparam \alu|resultado[3] .is_wysiwyg = "true";
defparam \alu|resultado[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N28
cycloneive_lcell_comb \conversor0|WideOr6~0 (
// Equation(s):
// \conversor0|WideOr6~0_combout  = (\alu|resultado [3] & (\alu|resultado [0] & (\alu|resultado [1] $ (\alu|resultado [2])))) # (!\alu|resultado [3] & (!\alu|resultado [1] & (\alu|resultado [2] $ (\alu|resultado [0]))))

	.dataa(\alu|resultado [3]),
	.datab(\alu|resultado [1]),
	.datac(\alu|resultado [2]),
	.datad(\alu|resultado [0]),
	.cin(gnd),
	.combout(\conversor0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor0|WideOr6~0 .lut_mask = 16'h2910;
defparam \conversor0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X69_Y73_N25
dffeas \conversor0|z[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor0|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor0|z [0]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor0|z[0] .is_wysiwyg = "true";
defparam \conversor0|z[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y15_N2
cycloneive_lcell_comb \conversor0|WideOr5~0 (
// Equation(s):
// \conversor0|WideOr5~0_combout  = (\alu|resultado [3] & ((\alu|resultado [0] & (\alu|resultado [1])) # (!\alu|resultado [0] & ((\alu|resultado [2]))))) # (!\alu|resultado [3] & (\alu|resultado [2] & (\alu|resultado [0] $ (\alu|resultado [1]))))

	.dataa(\alu|resultado [0]),
	.datab(\alu|resultado [3]),
	.datac(\alu|resultado [1]),
	.datad(\alu|resultado [2]),
	.cin(gnd),
	.combout(\conversor0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor0|WideOr5~0 .lut_mask = 16'hD680;
defparam \conversor0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X107_Y73_N25
dffeas \conversor0|z[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor0|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor0|z [1]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor0|z[1] .is_wysiwyg = "true";
defparam \conversor0|z[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y15_N8
cycloneive_lcell_comb \conversor0|WideOr4~0 (
// Equation(s):
// \conversor0|WideOr4~0_combout  = (\alu|resultado [2] & (\alu|resultado [3] & ((\alu|resultado [1]) # (!\alu|resultado [0])))) # (!\alu|resultado [2] & (\alu|resultado [1] & (!\alu|resultado [0] & !\alu|resultado [3])))

	.dataa(\alu|resultado [1]),
	.datab(\alu|resultado [2]),
	.datac(\alu|resultado [0]),
	.datad(\alu|resultado [3]),
	.cin(gnd),
	.combout(\conversor0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor0|WideOr4~0 .lut_mask = 16'h8C02;
defparam \conversor0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X67_Y73_N25
dffeas \conversor0|z[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor0|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor0|z [2]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor0|z[2] .is_wysiwyg = "true";
defparam \conversor0|z[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y15_N26
cycloneive_lcell_comb \conversor0|WideOr3~0 (
// Equation(s):
// \conversor0|WideOr3~0_combout  = (\alu|resultado [1] & ((\alu|resultado [0] & ((\alu|resultado [2]))) # (!\alu|resultado [0] & (\alu|resultado [3] & !\alu|resultado [2])))) # (!\alu|resultado [1] & (!\alu|resultado [3] & (\alu|resultado [0] $ 
// (\alu|resultado [2]))))

	.dataa(\alu|resultado [0]),
	.datab(\alu|resultado [3]),
	.datac(\alu|resultado [1]),
	.datad(\alu|resultado [2]),
	.cin(gnd),
	.combout(\conversor0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor0|WideOr3~0 .lut_mask = 16'hA142;
defparam \conversor0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y50_N4
dffeas \conversor0|z[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor0|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor0|z [3]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor0|z[3] .is_wysiwyg = "true";
defparam \conversor0|z[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y15_N12
cycloneive_lcell_comb \conversor0|WideOr2~0 (
// Equation(s):
// \conversor0|WideOr2~0_combout  = (\alu|resultado [1] & (\alu|resultado [0] & (!\alu|resultado [3]))) # (!\alu|resultado [1] & ((\alu|resultado [2] & ((!\alu|resultado [3]))) # (!\alu|resultado [2] & (\alu|resultado [0]))))

	.dataa(\alu|resultado [0]),
	.datab(\alu|resultado [3]),
	.datac(\alu|resultado [1]),
	.datad(\alu|resultado [2]),
	.cin(gnd),
	.combout(\conversor0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor0|WideOr2~0 .lut_mask = 16'h232A;
defparam \conversor0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y54_N18
dffeas \conversor0|z[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor0|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor0|z [4]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor0|z[4] .is_wysiwyg = "true";
defparam \conversor0|z[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y15_N22
cycloneive_lcell_comb \conversor0|WideOr1~0 (
// Equation(s):
// \conversor0|WideOr1~0_combout  = (\alu|resultado [1] & (!\alu|resultado [3] & ((\alu|resultado [0]) # (!\alu|resultado [2])))) # (!\alu|resultado [1] & (\alu|resultado [0] & (\alu|resultado [3] $ (!\alu|resultado [2]))))

	.dataa(\alu|resultado [1]),
	.datab(\alu|resultado [0]),
	.datac(\alu|resultado [3]),
	.datad(\alu|resultado [2]),
	.cin(gnd),
	.combout(\conversor0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor0|WideOr1~0 .lut_mask = 16'h480E;
defparam \conversor0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y67_N18
dffeas \conversor0|z[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor0|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor0|z [5]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor0|z[5] .is_wysiwyg = "true";
defparam \conversor0|z[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y15_N0
cycloneive_lcell_comb \conversor0|WideOr0~0 (
// Equation(s):
// \conversor0|WideOr0~0_combout  = (\alu|resultado [0] & (!\alu|resultado [3] & (\alu|resultado [1] $ (!\alu|resultado [2])))) # (!\alu|resultado [0] & (!\alu|resultado [1] & (\alu|resultado [3] $ (!\alu|resultado [2]))))

	.dataa(\alu|resultado [0]),
	.datab(\alu|resultado [3]),
	.datac(\alu|resultado [1]),
	.datad(\alu|resultado [2]),
	.cin(gnd),
	.combout(\conversor0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor0|WideOr0~0 .lut_mask = 16'h2403;
defparam \conversor0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y69_N4
dffeas \conversor0|z[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor0|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor0|z [6]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor0|z[6] .is_wysiwyg = "true";
defparam \conversor0|z[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y11_N2
cycloneive_lcell_comb \conversor1|WideOr6~0 (
// Equation(s):
// \conversor1|WideOr6~0_combout  = (\alu|resultado [7] & (\alu|resultado [4] & (\alu|resultado [5] $ (\alu|resultado [6])))) # (!\alu|resultado [7] & (!\alu|resultado [5] & (\alu|resultado [6] $ (\alu|resultado [4]))))

	.dataa(\alu|resultado [5]),
	.datab(\alu|resultado [7]),
	.datac(\alu|resultado [6]),
	.datad(\alu|resultado [4]),
	.cin(gnd),
	.combout(\conversor1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor1|WideOr6~0 .lut_mask = 16'h4910;
defparam \conversor1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y41_N4
dffeas \conversor1|z[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor1|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor1|z [0]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor1|z[0] .is_wysiwyg = "true";
defparam \conversor1|z[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y11_N16
cycloneive_lcell_comb \conversor1|WideOr5~0 (
// Equation(s):
// \conversor1|WideOr5~0_combout  = (\alu|resultado [5] & ((\alu|resultado [4] & (\alu|resultado [7])) # (!\alu|resultado [4] & ((\alu|resultado [6]))))) # (!\alu|resultado [5] & (\alu|resultado [6] & (\alu|resultado [7] $ (\alu|resultado [4]))))

	.dataa(\alu|resultado [5]),
	.datab(\alu|resultado [7]),
	.datac(\alu|resultado [6]),
	.datad(\alu|resultado [4]),
	.cin(gnd),
	.combout(\conversor1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor1|WideOr5~0 .lut_mask = 16'h98E0;
defparam \conversor1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y30_N11
dffeas \conversor1|z[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor1|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor1|z [1]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor1|z[1] .is_wysiwyg = "true";
defparam \conversor1|z[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y11_N26
cycloneive_lcell_comb \conversor1|WideOr4~0 (
// Equation(s):
// \conversor1|WideOr4~0_combout  = (\alu|resultado [7] & (\alu|resultado [6] & ((\alu|resultado [5]) # (!\alu|resultado [4])))) # (!\alu|resultado [7] & (\alu|resultado [5] & (!\alu|resultado [6] & !\alu|resultado [4])))

	.dataa(\alu|resultado [5]),
	.datab(\alu|resultado [7]),
	.datac(\alu|resultado [6]),
	.datad(\alu|resultado [4]),
	.cin(gnd),
	.combout(\conversor1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor1|WideOr4~0 .lut_mask = 16'h80C2;
defparam \conversor1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y25_N25
dffeas \conversor1|z[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor1|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor1|z [2]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor1|z[2] .is_wysiwyg = "true";
defparam \conversor1|z[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y11_N8
cycloneive_lcell_comb \conversor1|WideOr3~0 (
// Equation(s):
// \conversor1|WideOr3~0_combout  = (\alu|resultado [5] & ((\alu|resultado [6] & ((\alu|resultado [4]))) # (!\alu|resultado [6] & (\alu|resultado [7] & !\alu|resultado [4])))) # (!\alu|resultado [5] & (!\alu|resultado [7] & (\alu|resultado [6] $ 
// (\alu|resultado [4]))))

	.dataa(\alu|resultado [5]),
	.datab(\alu|resultado [7]),
	.datac(\alu|resultado [6]),
	.datad(\alu|resultado [4]),
	.cin(gnd),
	.combout(\conversor1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor1|WideOr3~0 .lut_mask = 16'hA118;
defparam \conversor1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y30_N4
dffeas \conversor1|z[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor1|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor1|z [3]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor1|z[3] .is_wysiwyg = "true";
defparam \conversor1|z[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y11_N6
cycloneive_lcell_comb \conversor1|WideOr2~0 (
// Equation(s):
// \conversor1|WideOr2~0_combout  = (\alu|resultado [5] & (!\alu|resultado [7] & ((\alu|resultado [4])))) # (!\alu|resultado [5] & ((\alu|resultado [6] & (!\alu|resultado [7])) # (!\alu|resultado [6] & ((\alu|resultado [4])))))

	.dataa(\alu|resultado [5]),
	.datab(\alu|resultado [7]),
	.datac(\alu|resultado [6]),
	.datad(\alu|resultado [4]),
	.cin(gnd),
	.combout(\conversor1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor1|WideOr2~0 .lut_mask = 16'h3710;
defparam \conversor1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y20_N11
dffeas \conversor1|z[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor1|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor1|z [4]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor1|z[4] .is_wysiwyg = "true";
defparam \conversor1|z[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y11_N0
cycloneive_lcell_comb \conversor1|WideOr1~0 (
// Equation(s):
// \conversor1|WideOr1~0_combout  = (\alu|resultado [5] & (!\alu|resultado [7] & ((\alu|resultado [4]) # (!\alu|resultado [6])))) # (!\alu|resultado [5] & (\alu|resultado [4] & (\alu|resultado [7] $ (!\alu|resultado [6]))))

	.dataa(\alu|resultado [5]),
	.datab(\alu|resultado [7]),
	.datac(\alu|resultado [6]),
	.datad(\alu|resultado [4]),
	.cin(gnd),
	.combout(\conversor1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor1|WideOr1~0 .lut_mask = 16'h6302;
defparam \conversor1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y22_N4
dffeas \conversor1|z[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor1|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor1|z [5]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor1|z[5] .is_wysiwyg = "true";
defparam \conversor1|z[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y12_N22
cycloneive_lcell_comb \conversor1|WideOr0~0 (
// Equation(s):
// \conversor1|WideOr0~0_combout  = (\alu|resultado [4] & (!\alu|resultado [7] & (\alu|resultado [6] $ (!\alu|resultado [5])))) # (!\alu|resultado [4] & (!\alu|resultado [5] & (\alu|resultado [6] $ (!\alu|resultado [7]))))

	.dataa(\alu|resultado [6]),
	.datab(\alu|resultado [4]),
	.datac(\alu|resultado [7]),
	.datad(\alu|resultado [5]),
	.cin(gnd),
	.combout(\conversor1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor1|WideOr0~0 .lut_mask = 16'h0825;
defparam \conversor1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y28_N11
dffeas \conversor1|z[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor1|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor1|z [6]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor1|z[6] .is_wysiwyg = "true";
defparam \conversor1|z[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y17_N24
cycloneive_lcell_comb \conversor2|WideOr6~0 (
// Equation(s):
// \conversor2|WideOr6~0_combout  = (\alu|resultado [11] & (\alu|resultado [8] & (\alu|resultado [10] $ (\alu|resultado [9])))) # (!\alu|resultado [11] & (!\alu|resultado [9] & (\alu|resultado [8] $ (\alu|resultado [10]))))

	.dataa(\alu|resultado [11]),
	.datab(\alu|resultado [8]),
	.datac(\alu|resultado [10]),
	.datad(\alu|resultado [9]),
	.cin(gnd),
	.combout(\conversor2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor2|WideOr6~0 .lut_mask = 16'h0894;
defparam \conversor2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y17_N11
dffeas \conversor2|z[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor2|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor2|z [0]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor2|z[0] .is_wysiwyg = "true";
defparam \conversor2|z[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y15_N6
cycloneive_lcell_comb \conversor2|WideOr5~0 (
// Equation(s):
// \conversor2|WideOr5~0_combout  = (\alu|resultado [9] & ((\alu|resultado [8] & ((\alu|resultado [11]))) # (!\alu|resultado [8] & (\alu|resultado [10])))) # (!\alu|resultado [9] & (\alu|resultado [10] & (\alu|resultado [11] $ (\alu|resultado [8]))))

	.dataa(\alu|resultado [10]),
	.datab(\alu|resultado [9]),
	.datac(\alu|resultado [11]),
	.datad(\alu|resultado [8]),
	.cin(gnd),
	.combout(\conversor2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor2|WideOr5~0 .lut_mask = 16'hC2A8;
defparam \conversor2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y16_N4
dffeas \conversor2|z[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor2|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor2|z [1]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor2|z[1] .is_wysiwyg = "true";
defparam \conversor2|z[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y15_N16
cycloneive_lcell_comb \conversor2|WideOr4~0 (
// Equation(s):
// \conversor2|WideOr4~0_combout  = (\alu|resultado [10] & (\alu|resultado [11] & ((\alu|resultado [9]) # (!\alu|resultado [8])))) # (!\alu|resultado [10] & (!\alu|resultado [11] & (!\alu|resultado [8] & \alu|resultado [9])))

	.dataa(\alu|resultado [10]),
	.datab(\alu|resultado [11]),
	.datac(\alu|resultado [8]),
	.datad(\alu|resultado [9]),
	.cin(gnd),
	.combout(\conversor2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor2|WideOr4~0 .lut_mask = 16'h8908;
defparam \conversor2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y19_N11
dffeas \conversor2|z[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor2|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor2|z [2]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor2|z[2] .is_wysiwyg = "true";
defparam \conversor2|z[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y15_N28
cycloneive_lcell_comb \conversor2|WideOr3~0 (
// Equation(s):
// \conversor2|WideOr3~0_combout  = (\alu|resultado [9] & ((\alu|resultado [10] & ((\alu|resultado [8]))) # (!\alu|resultado [10] & (\alu|resultado [11] & !\alu|resultado [8])))) # (!\alu|resultado [9] & (!\alu|resultado [11] & (\alu|resultado [10] $ 
// (\alu|resultado [8]))))

	.dataa(\alu|resultado [10]),
	.datab(\alu|resultado [11]),
	.datac(\alu|resultado [8]),
	.datad(\alu|resultado [9]),
	.cin(gnd),
	.combout(\conversor2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor2|WideOr3~0 .lut_mask = 16'hA412;
defparam \conversor2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y19_N4
dffeas \conversor2|z[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor2|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor2|z [3]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor2|z[3] .is_wysiwyg = "true";
defparam \conversor2|z[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y17_N6
cycloneive_lcell_comb \conversor2|WideOr2~0 (
// Equation(s):
// \conversor2|WideOr2~0_combout  = (\alu|resultado [9] & (!\alu|resultado [11] & (\alu|resultado [8]))) # (!\alu|resultado [9] & ((\alu|resultado [10] & (!\alu|resultado [11])) # (!\alu|resultado [10] & ((\alu|resultado [8])))))

	.dataa(\alu|resultado [11]),
	.datab(\alu|resultado [8]),
	.datac(\alu|resultado [10]),
	.datad(\alu|resultado [9]),
	.cin(gnd),
	.combout(\conversor2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor2|WideOr2~0 .lut_mask = 16'h445C;
defparam \conversor2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y18_N4
dffeas \conversor2|z[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor2|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor2|z [4]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor2|z[4] .is_wysiwyg = "true";
defparam \conversor2|z[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y17_N4
cycloneive_lcell_comb \conversor2|WideOr1~0 (
// Equation(s):
// \conversor2|WideOr1~0_combout  = (\alu|resultado [8] & (\alu|resultado [11] $ (((\alu|resultado [9]) # (!\alu|resultado [10]))))) # (!\alu|resultado [8] & (!\alu|resultado [11] & (!\alu|resultado [10] & \alu|resultado [9])))

	.dataa(\alu|resultado [11]),
	.datab(\alu|resultado [8]),
	.datac(\alu|resultado [10]),
	.datad(\alu|resultado [9]),
	.cin(gnd),
	.combout(\conversor2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor2|WideOr1~0 .lut_mask = 16'h4584;
defparam \conversor2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y20_N4
dffeas \conversor2|z[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor2|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor2|z [5]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor2|z[5] .is_wysiwyg = "true";
defparam \conversor2|z[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y17_N10
cycloneive_lcell_comb \conversor2|WideOr0~0 (
// Equation(s):
// \conversor2|WideOr0~0_combout  = (\alu|resultado [8] & (!\alu|resultado [11] & (\alu|resultado [10] $ (!\alu|resultado [9])))) # (!\alu|resultado [8] & (!\alu|resultado [9] & (\alu|resultado [11] $ (!\alu|resultado [10]))))

	.dataa(\alu|resultado [11]),
	.datab(\alu|resultado [8]),
	.datac(\alu|resultado [10]),
	.datad(\alu|resultado [9]),
	.cin(gnd),
	.combout(\conversor2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor2|WideOr0~0 .lut_mask = 16'h4025;
defparam \conversor2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y21_N18
dffeas \conversor2|z[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor2|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor2|z [6]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor2|z[6] .is_wysiwyg = "true";
defparam \conversor2|z[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y14_N12
cycloneive_lcell_comb \conversor3|WideOr6~0 (
// Equation(s):
// \conversor3|WideOr6~0_combout  = (\alu|resultado [15] & (\alu|resultado [12] & (\alu|resultado [14] $ (\alu|resultado [13])))) # (!\alu|resultado [15] & (!\alu|resultado [13] & (\alu|resultado [12] $ (\alu|resultado [14]))))

	.dataa(\alu|resultado [15]),
	.datab(\alu|resultado [12]),
	.datac(\alu|resultado [14]),
	.datad(\alu|resultado [13]),
	.cin(gnd),
	.combout(\conversor3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor3|WideOr6~0 .lut_mask = 16'h0894;
defparam \conversor3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y25_N18
dffeas \conversor3|z[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor3|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor3|z [0]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor3|z[0] .is_wysiwyg = "true";
defparam \conversor3|z[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y14_N22
cycloneive_lcell_comb \conversor3|WideOr5~0 (
// Equation(s):
// \conversor3|WideOr5~0_combout  = (\alu|resultado [15] & ((\alu|resultado [12] & ((\alu|resultado [13]))) # (!\alu|resultado [12] & (\alu|resultado [14])))) # (!\alu|resultado [15] & (\alu|resultado [14] & (\alu|resultado [12] $ (\alu|resultado [13]))))

	.dataa(\alu|resultado [15]),
	.datab(\alu|resultado [12]),
	.datac(\alu|resultado [14]),
	.datad(\alu|resultado [13]),
	.cin(gnd),
	.combout(\conversor3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor3|WideOr5~0 .lut_mask = 16'hB860;
defparam \conversor3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y29_N4
dffeas \conversor3|z[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor3|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor3|z [1]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor3|z[1] .is_wysiwyg = "true";
defparam \conversor3|z[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y8_N24
cycloneive_lcell_comb \conversor3|WideOr4~0 (
// Equation(s):
// \conversor3|WideOr4~0_combout  = (\alu|resultado [15] & (\alu|resultado [14] & ((\alu|resultado [13]) # (!\alu|resultado [12])))) # (!\alu|resultado [15] & (!\alu|resultado [14] & (!\alu|resultado [12] & \alu|resultado [13])))

	.dataa(\alu|resultado [15]),
	.datab(\alu|resultado [14]),
	.datac(\alu|resultado [12]),
	.datad(\alu|resultado [13]),
	.cin(gnd),
	.combout(\conversor3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor3|WideOr4~0 .lut_mask = 16'h8908;
defparam \conversor3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X100_Y0_N4
dffeas \conversor3|z[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor3|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor3|z [2]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor3|z[2] .is_wysiwyg = "true";
defparam \conversor3|z[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y8_N6
cycloneive_lcell_comb \conversor3|WideOr3~0 (
// Equation(s):
// \conversor3|WideOr3~0_combout  = (\alu|resultado [13] & ((\alu|resultado [14] & ((\alu|resultado [12]))) # (!\alu|resultado [14] & (\alu|resultado [15] & !\alu|resultado [12])))) # (!\alu|resultado [13] & (!\alu|resultado [15] & (\alu|resultado [14] $ 
// (\alu|resultado [12]))))

	.dataa(\alu|resultado [15]),
	.datab(\alu|resultado [14]),
	.datac(\alu|resultado [12]),
	.datad(\alu|resultado [13]),
	.cin(gnd),
	.combout(\conversor3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor3|WideOr3~0 .lut_mask = 16'hC214;
defparam \conversor3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X111_Y0_N4
dffeas \conversor3|z[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor3|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor3|z [3]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor3|z[3] .is_wysiwyg = "true";
defparam \conversor3|z[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y8_N4
cycloneive_lcell_comb \conversor3|WideOr2~0 (
// Equation(s):
// \conversor3|WideOr2~0_combout  = (\alu|resultado [13] & (!\alu|resultado [15] & ((\alu|resultado [12])))) # (!\alu|resultado [13] & ((\alu|resultado [14] & (!\alu|resultado [15])) # (!\alu|resultado [14] & ((\alu|resultado [12])))))

	.dataa(\alu|resultado [15]),
	.datab(\alu|resultado [14]),
	.datac(\alu|resultado [12]),
	.datad(\alu|resultado [13]),
	.cin(gnd),
	.combout(\conversor3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor3|WideOr2~0 .lut_mask = 16'h5074;
defparam \conversor3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X105_Y0_N25
dffeas \conversor3|z[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor3|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor3|z [4]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor3|z[4] .is_wysiwyg = "true";
defparam \conversor3|z[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y8_N2
cycloneive_lcell_comb \conversor3|WideOr1~0 (
// Equation(s):
// \conversor3|WideOr1~0_combout  = (\alu|resultado [14] & (\alu|resultado [12] & (\alu|resultado [15] $ (\alu|resultado [13])))) # (!\alu|resultado [14] & (!\alu|resultado [15] & ((\alu|resultado [12]) # (\alu|resultado [13]))))

	.dataa(\alu|resultado [15]),
	.datab(\alu|resultado [14]),
	.datac(\alu|resultado [12]),
	.datad(\alu|resultado [13]),
	.cin(gnd),
	.combout(\conversor3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor3|WideOr1~0 .lut_mask = 16'h5190;
defparam \conversor3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X105_Y0_N11
dffeas \conversor3|z[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor3|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor3|z [5]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor3|z[5] .is_wysiwyg = "true";
defparam \conversor3|z[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y8_N0
cycloneive_lcell_comb \conversor3|WideOr0~0 (
// Equation(s):
// \conversor3|WideOr0~0_combout  = (\alu|resultado [12] & (!\alu|resultado [15] & (\alu|resultado [14] $ (!\alu|resultado [13])))) # (!\alu|resultado [12] & (!\alu|resultado [13] & (\alu|resultado [15] $ (!\alu|resultado [14]))))

	.dataa(\alu|resultado [15]),
	.datab(\alu|resultado [14]),
	.datac(\alu|resultado [12]),
	.datad(\alu|resultado [13]),
	.cin(gnd),
	.combout(\conversor3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor3|WideOr0~0 .lut_mask = 16'h4019;
defparam \conversor3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X105_Y0_N4
dffeas \conversor3|z[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor3|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor3|z [6]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor3|z[6] .is_wysiwyg = "true";
defparam \conversor3|z[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y13_N4
cycloneive_lcell_comb \conversor4|WideOr6~0 (
// Equation(s):
// \conversor4|WideOr6~0_combout  = (\banco|regsaidaB [2] & (!\banco|regsaidaB [1] & (\banco|regsaidaB [0] $ (!\banco|regsaidaB [3])))) # (!\banco|regsaidaB [2] & (\banco|regsaidaB [0] & (\banco|regsaidaB [3] $ (!\banco|regsaidaB [1]))))

	.dataa(\banco|regsaidaB [0]),
	.datab(\banco|regsaidaB [2]),
	.datac(\banco|regsaidaB [3]),
	.datad(\banco|regsaidaB [1]),
	.cin(gnd),
	.combout(\conversor4|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor4|WideOr6~0 .lut_mask = 16'h2086;
defparam \conversor4|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X98_Y0_N25
dffeas \conversor4|z[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor4|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor4|z [0]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor4|z[0] .is_wysiwyg = "true";
defparam \conversor4|z[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y13_N28
cycloneive_lcell_comb \conversor4|WideOr5~0 (
// Equation(s):
// \conversor4|WideOr5~0_combout  = (\banco|regsaidaB [1] & ((\banco|regsaidaB [0] & ((\banco|regsaidaB [3]))) # (!\banco|regsaidaB [0] & (\banco|regsaidaB [2])))) # (!\banco|regsaidaB [1] & (\banco|regsaidaB [2] & (\banco|regsaidaB [3] $ (\banco|regsaidaB 
// [0]))))

	.dataa(\banco|regsaidaB [2]),
	.datab(\banco|regsaidaB [1]),
	.datac(\banco|regsaidaB [3]),
	.datad(\banco|regsaidaB [0]),
	.cin(gnd),
	.combout(\conversor4|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor4|WideOr5~0 .lut_mask = 16'hC2A8;
defparam \conversor4|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X107_Y0_N11
dffeas \conversor4|z[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor4|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor4|z [1]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor4|z[1] .is_wysiwyg = "true";
defparam \conversor4|z[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y13_N18
cycloneive_lcell_comb \conversor4|WideOr4~0 (
// Equation(s):
// \conversor4|WideOr4~0_combout  = (\banco|regsaidaB [2] & (\banco|regsaidaB [3] & ((\banco|regsaidaB [1]) # (!\banco|regsaidaB [0])))) # (!\banco|regsaidaB [2] & (!\banco|regsaidaB [0] & (!\banco|regsaidaB [3] & \banco|regsaidaB [1])))

	.dataa(\banco|regsaidaB [0]),
	.datab(\banco|regsaidaB [2]),
	.datac(\banco|regsaidaB [3]),
	.datad(\banco|regsaidaB [1]),
	.cin(gnd),
	.combout(\conversor4|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor4|WideOr4~0 .lut_mask = 16'hC140;
defparam \conversor4|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X74_Y0_N11
dffeas \conversor4|z[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor4|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor4|z [2]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor4|z[2] .is_wysiwyg = "true";
defparam \conversor4|z[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y13_N24
cycloneive_lcell_comb \conversor4|WideOr3~0 (
// Equation(s):
// \conversor4|WideOr3~0_combout  = (\banco|regsaidaB [1] & ((\banco|regsaidaB [0] & (\banco|regsaidaB [2])) # (!\banco|regsaidaB [0] & (!\banco|regsaidaB [2] & \banco|regsaidaB [3])))) # (!\banco|regsaidaB [1] & (!\banco|regsaidaB [3] & (\banco|regsaidaB 
// [0] $ (\banco|regsaidaB [2]))))

	.dataa(\banco|regsaidaB [0]),
	.datab(\banco|regsaidaB [2]),
	.datac(\banco|regsaidaB [3]),
	.datad(\banco|regsaidaB [1]),
	.cin(gnd),
	.combout(\conversor4|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor4|WideOr3~0 .lut_mask = 16'h9806;
defparam \conversor4|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X74_Y0_N4
dffeas \conversor4|z[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor4|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor4|z [3]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor4|z[3] .is_wysiwyg = "true";
defparam \conversor4|z[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y13_N6
cycloneive_lcell_comb \conversor4|WideOr2~0 (
// Equation(s):
// \conversor4|WideOr2~0_combout  = (\banco|regsaidaB [1] & (\banco|regsaidaB [0] & ((!\banco|regsaidaB [3])))) # (!\banco|regsaidaB [1] & ((\banco|regsaidaB [2] & ((!\banco|regsaidaB [3]))) # (!\banco|regsaidaB [2] & (\banco|regsaidaB [0]))))

	.dataa(\banco|regsaidaB [0]),
	.datab(\banco|regsaidaB [2]),
	.datac(\banco|regsaidaB [3]),
	.datad(\banco|regsaidaB [1]),
	.cin(gnd),
	.combout(\conversor4|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor4|WideOr2~0 .lut_mask = 16'h0A2E;
defparam \conversor4|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X83_Y0_N25
dffeas \conversor4|z[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor4|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor4|z [4]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor4|z[4] .is_wysiwyg = "true";
defparam \conversor4|z[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y13_N12
cycloneive_lcell_comb \conversor4|WideOr1~0 (
// Equation(s):
// \conversor4|WideOr1~0_combout  = (\banco|regsaidaB [0] & (\banco|regsaidaB [3] $ (((\banco|regsaidaB [1]) # (!\banco|regsaidaB [2]))))) # (!\banco|regsaidaB [0] & (!\banco|regsaidaB [2] & (!\banco|regsaidaB [3] & \banco|regsaidaB [1])))

	.dataa(\banco|regsaidaB [0]),
	.datab(\banco|regsaidaB [2]),
	.datac(\banco|regsaidaB [3]),
	.datad(\banco|regsaidaB [1]),
	.cin(gnd),
	.combout(\conversor4|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor4|WideOr1~0 .lut_mask = 16'h0B82;
defparam \conversor4|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X83_Y0_N18
dffeas \conversor4|z[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor4|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor4|z [5]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor4|z[5] .is_wysiwyg = "true";
defparam \conversor4|z[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y13_N22
cycloneive_lcell_comb \conversor4|WideOr0~0 (
// Equation(s):
// \conversor4|WideOr0~0_combout  = (\banco|regsaidaB [0] & (!\banco|regsaidaB [3] & (\banco|regsaidaB [2] $ (!\banco|regsaidaB [1])))) # (!\banco|regsaidaB [0] & (!\banco|regsaidaB [1] & (\banco|regsaidaB [2] $ (!\banco|regsaidaB [3]))))

	.dataa(\banco|regsaidaB [0]),
	.datab(\banco|regsaidaB [2]),
	.datac(\banco|regsaidaB [3]),
	.datad(\banco|regsaidaB [1]),
	.cin(gnd),
	.combout(\conversor4|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor4|WideOr0~0 .lut_mask = 16'h0843;
defparam \conversor4|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X79_Y0_N25
dffeas \conversor4|z[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor4|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor4|z [6]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor4|z[6] .is_wysiwyg = "true";
defparam \conversor4|z[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y11_N12
cycloneive_lcell_comb \conversor5|WideOr6~0 (
// Equation(s):
// \conversor5|WideOr6~0_combout  = (\banco|regsaidaB [7] & (\banco|regsaidaB [4] & (\banco|regsaidaB [6] $ (\banco|regsaidaB [5])))) # (!\banco|regsaidaB [7] & (!\banco|regsaidaB [5] & (\banco|regsaidaB [4] $ (\banco|regsaidaB [6]))))

	.dataa(\banco|regsaidaB [4]),
	.datab(\banco|regsaidaB [7]),
	.datac(\banco|regsaidaB [6]),
	.datad(\banco|regsaidaB [5]),
	.cin(gnd),
	.combout(\conversor5|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor5|WideOr6~0 .lut_mask = 16'h0892;
defparam \conversor5|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X85_Y0_N11
dffeas \conversor5|z[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor5|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor5|z [0]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor5|z[0] .is_wysiwyg = "true";
defparam \conversor5|z[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y11_N14
cycloneive_lcell_comb \conversor5|WideOr5~0 (
// Equation(s):
// \conversor5|WideOr5~0_combout  = (\banco|regsaidaB [7] & ((\banco|regsaidaB [4] & ((\banco|regsaidaB [5]))) # (!\banco|regsaidaB [4] & (\banco|regsaidaB [6])))) # (!\banco|regsaidaB [7] & (\banco|regsaidaB [6] & (\banco|regsaidaB [4] $ (\banco|regsaidaB 
// [5]))))

	.dataa(\banco|regsaidaB [4]),
	.datab(\banco|regsaidaB [7]),
	.datac(\banco|regsaidaB [6]),
	.datad(\banco|regsaidaB [5]),
	.cin(gnd),
	.combout(\conversor5|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor5|WideOr5~0 .lut_mask = 16'hD860;
defparam \conversor5|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X87_Y0_N18
dffeas \conversor5|z[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor5|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor5|z [1]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor5|z[1] .is_wysiwyg = "true";
defparam \conversor5|z[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y11_N20
cycloneive_lcell_comb \conversor5|WideOr4~0 (
// Equation(s):
// \conversor5|WideOr4~0_combout  = (\banco|regsaidaB [7] & (\banco|regsaidaB [6] & ((\banco|regsaidaB [5]) # (!\banco|regsaidaB [4])))) # (!\banco|regsaidaB [7] & (!\banco|regsaidaB [4] & (!\banco|regsaidaB [6] & \banco|regsaidaB [5])))

	.dataa(\banco|regsaidaB [4]),
	.datab(\banco|regsaidaB [7]),
	.datac(\banco|regsaidaB [6]),
	.datad(\banco|regsaidaB [5]),
	.cin(gnd),
	.combout(\conversor5|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor5|WideOr4~0 .lut_mask = 16'hC140;
defparam \conversor5|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X98_Y0_N18
dffeas \conversor5|z[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor5|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor5|z [2]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor5|z[2] .is_wysiwyg = "true";
defparam \conversor5|z[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y11_N2
cycloneive_lcell_comb \conversor5|WideOr3~0 (
// Equation(s):
// \conversor5|WideOr3~0_combout  = (\banco|regsaidaB [5] & ((\banco|regsaidaB [6] & ((\banco|regsaidaB [4]))) # (!\banco|regsaidaB [6] & (\banco|regsaidaB [7] & !\banco|regsaidaB [4])))) # (!\banco|regsaidaB [5] & (!\banco|regsaidaB [7] & (\banco|regsaidaB 
// [6] $ (\banco|regsaidaB [4]))))

	.dataa(\banco|regsaidaB [6]),
	.datab(\banco|regsaidaB [5]),
	.datac(\banco|regsaidaB [7]),
	.datad(\banco|regsaidaB [4]),
	.cin(gnd),
	.combout(\conversor5|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor5|WideOr3~0 .lut_mask = 16'h8942;
defparam \conversor5|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X72_Y0_N4
dffeas \conversor5|z[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor5|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor5|z [3]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor5|z[3] .is_wysiwyg = "true";
defparam \conversor5|z[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y11_N24
cycloneive_lcell_comb \conversor5|WideOr2~0 (
// Equation(s):
// \conversor5|WideOr2~0_combout  = (\banco|regsaidaB [5] & (((!\banco|regsaidaB [7] & \banco|regsaidaB [4])))) # (!\banco|regsaidaB [5] & ((\banco|regsaidaB [6] & (!\banco|regsaidaB [7])) # (!\banco|regsaidaB [6] & ((\banco|regsaidaB [4])))))

	.dataa(\banco|regsaidaB [6]),
	.datab(\banco|regsaidaB [5]),
	.datac(\banco|regsaidaB [7]),
	.datad(\banco|regsaidaB [4]),
	.cin(gnd),
	.combout(\conversor5|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor5|WideOr2~0 .lut_mask = 16'h1F02;
defparam \conversor5|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X72_Y0_N11
dffeas \conversor5|z[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor5|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor5|z [4]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor5|z[4] .is_wysiwyg = "true";
defparam \conversor5|z[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y11_N26
cycloneive_lcell_comb \conversor5|WideOr1~0 (
// Equation(s):
// \conversor5|WideOr1~0_combout  = (\banco|regsaidaB [4] & (\banco|regsaidaB [7] $ (((\banco|regsaidaB [5]) # (!\banco|regsaidaB [6]))))) # (!\banco|regsaidaB [4] & (!\banco|regsaidaB [7] & (!\banco|regsaidaB [6] & \banco|regsaidaB [5])))

	.dataa(\banco|regsaidaB [4]),
	.datab(\banco|regsaidaB [7]),
	.datac(\banco|regsaidaB [6]),
	.datad(\banco|regsaidaB [5]),
	.cin(gnd),
	.combout(\conversor5|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor5|WideOr1~0 .lut_mask = 16'h2382;
defparam \conversor5|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X79_Y0_N18
dffeas \conversor5|z[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor5|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor5|z [5]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor5|z[5] .is_wysiwyg = "true";
defparam \conversor5|z[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y11_N16
cycloneive_lcell_comb \conversor5|WideOr0~0 (
// Equation(s):
// \conversor5|WideOr0~0_combout  = (\banco|regsaidaB [4] & (!\banco|regsaidaB [7] & (\banco|regsaidaB [6] $ (!\banco|regsaidaB [5])))) # (!\banco|regsaidaB [4] & (!\banco|regsaidaB [5] & (\banco|regsaidaB [6] $ (!\banco|regsaidaB [7]))))

	.dataa(\banco|regsaidaB [6]),
	.datab(\banco|regsaidaB [5]),
	.datac(\banco|regsaidaB [7]),
	.datad(\banco|regsaidaB [4]),
	.cin(gnd),
	.combout(\conversor5|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor5|WideOr0~0 .lut_mask = 16'h0921;
defparam \conversor5|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X69_Y0_N4
dffeas \conversor5|z[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor5|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor5|z [6]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor5|z[6] .is_wysiwyg = "true";
defparam \conversor5|z[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y4_N12
cycloneive_lcell_comb \conversor6|WideOr6~0 (
// Equation(s):
// \conversor6|WideOr6~0_combout  = (\banco|regsaidaA [2] & (!\banco|regsaidaA [1] & (\banco|regsaidaA [0] $ (!\banco|regsaidaA [3])))) # (!\banco|regsaidaA [2] & (\banco|regsaidaA [0] & (\banco|regsaidaA [3] $ (!\banco|regsaidaA [1]))))

	.dataa(\banco|regsaidaA [0]),
	.datab(\banco|regsaidaA [2]),
	.datac(\banco|regsaidaA [3]),
	.datad(\banco|regsaidaA [1]),
	.cin(gnd),
	.combout(\conversor6|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor6|WideOr6~0 .lut_mask = 16'h2086;
defparam \conversor6|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y0_N25
dffeas \conversor6|z[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor6|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor6|z [0]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor6|z[0] .is_wysiwyg = "true";
defparam \conversor6|z[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y4_N6
cycloneive_lcell_comb \conversor6|WideOr5~0 (
// Equation(s):
// \conversor6|WideOr5~0_combout  = (\banco|regsaidaA [3] & ((\banco|regsaidaA [0] & ((\banco|regsaidaA [1]))) # (!\banco|regsaidaA [0] & (\banco|regsaidaA [2])))) # (!\banco|regsaidaA [3] & (\banco|regsaidaA [2] & (\banco|regsaidaA [0] $ (\banco|regsaidaA 
// [1]))))

	.dataa(\banco|regsaidaA [3]),
	.datab(\banco|regsaidaA [2]),
	.datac(\banco|regsaidaA [0]),
	.datad(\banco|regsaidaA [1]),
	.cin(gnd),
	.combout(\conversor6|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor6|WideOr5~0 .lut_mask = 16'hAC48;
defparam \conversor6|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X65_Y0_N4
dffeas \conversor6|z[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor6|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor6|z [1]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor6|z[1] .is_wysiwyg = "true";
defparam \conversor6|z[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y4_N20
cycloneive_lcell_comb \conversor6|WideOr4~0 (
// Equation(s):
// \conversor6|WideOr4~0_combout  = (\banco|regsaidaA [3] & (\banco|regsaidaA [2] & ((\banco|regsaidaA [1]) # (!\banco|regsaidaA [0])))) # (!\banco|regsaidaA [3] & (!\banco|regsaidaA [2] & (!\banco|regsaidaA [0] & \banco|regsaidaA [1])))

	.dataa(\banco|regsaidaA [3]),
	.datab(\banco|regsaidaA [2]),
	.datac(\banco|regsaidaA [0]),
	.datad(\banco|regsaidaA [1]),
	.cin(gnd),
	.combout(\conversor6|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor6|WideOr4~0 .lut_mask = 16'h8908;
defparam \conversor6|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X65_Y0_N11
dffeas \conversor6|z[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor6|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor6|z [2]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor6|z[2] .is_wysiwyg = "true";
defparam \conversor6|z[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y4_N10
cycloneive_lcell_comb \conversor6|WideOr3~0 (
// Equation(s):
// \conversor6|WideOr3~0_combout  = (\banco|regsaidaA [1] & ((\banco|regsaidaA [0] & (\banco|regsaidaA [2])) # (!\banco|regsaidaA [0] & (!\banco|regsaidaA [2] & \banco|regsaidaA [3])))) # (!\banco|regsaidaA [1] & (!\banco|regsaidaA [3] & (\banco|regsaidaA 
// [0] $ (\banco|regsaidaA [2]))))

	.dataa(\banco|regsaidaA [0]),
	.datab(\banco|regsaidaA [2]),
	.datac(\banco|regsaidaA [3]),
	.datad(\banco|regsaidaA [1]),
	.cin(gnd),
	.combout(\conversor6|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor6|WideOr3~0 .lut_mask = 16'h9806;
defparam \conversor6|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y0_N18
dffeas \conversor6|z[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor6|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor6|z [3]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor6|z[3] .is_wysiwyg = "true";
defparam \conversor6|z[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y4_N8
cycloneive_lcell_comb \conversor6|WideOr2~0 (
// Equation(s):
// \conversor6|WideOr2~0_combout  = (\banco|regsaidaA [1] & (!\banco|regsaidaA [3] & ((\banco|regsaidaA [0])))) # (!\banco|regsaidaA [1] & ((\banco|regsaidaA [2] & (!\banco|regsaidaA [3])) # (!\banco|regsaidaA [2] & ((\banco|regsaidaA [0])))))

	.dataa(\banco|regsaidaA [3]),
	.datab(\banco|regsaidaA [2]),
	.datac(\banco|regsaidaA [0]),
	.datad(\banco|regsaidaA [1]),
	.cin(gnd),
	.combout(\conversor6|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor6|WideOr2~0 .lut_mask = 16'h5074;
defparam \conversor6|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X67_Y0_N18
dffeas \conversor6|z[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor6|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor6|z [4]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor6|z[4] .is_wysiwyg = "true";
defparam \conversor6|z[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y4_N18
cycloneive_lcell_comb \conversor6|WideOr1~0 (
// Equation(s):
// \conversor6|WideOr1~0_combout  = (\banco|regsaidaA [2] & (\banco|regsaidaA [0] & (\banco|regsaidaA [3] $ (\banco|regsaidaA [1])))) # (!\banco|regsaidaA [2] & (!\banco|regsaidaA [3] & ((\banco|regsaidaA [0]) # (\banco|regsaidaA [1]))))

	.dataa(\banco|regsaidaA [3]),
	.datab(\banco|regsaidaA [2]),
	.datac(\banco|regsaidaA [0]),
	.datad(\banco|regsaidaA [1]),
	.cin(gnd),
	.combout(\conversor6|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor6|WideOr1~0 .lut_mask = 16'h5190;
defparam \conversor6|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X67_Y0_N25
dffeas \conversor6|z[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor6|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor6|z [5]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor6|z[5] .is_wysiwyg = "true";
defparam \conversor6|z[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y4_N16
cycloneive_lcell_comb \conversor6|WideOr0~0 (
// Equation(s):
// \conversor6|WideOr0~0_combout  = (\banco|regsaidaA [0] & (!\banco|regsaidaA [3] & (\banco|regsaidaA [2] $ (!\banco|regsaidaA [1])))) # (!\banco|regsaidaA [0] & (!\banco|regsaidaA [1] & (\banco|regsaidaA [3] $ (!\banco|regsaidaA [2]))))

	.dataa(\banco|regsaidaA [3]),
	.datab(\banco|regsaidaA [2]),
	.datac(\banco|regsaidaA [0]),
	.datad(\banco|regsaidaA [1]),
	.cin(gnd),
	.combout(\conversor6|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor6|WideOr0~0 .lut_mask = 16'h4019;
defparam \conversor6|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X74_Y0_N25
dffeas \conversor6|z[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor6|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor6|z [6]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor6|z[6] .is_wysiwyg = "true";
defparam \conversor6|z[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y12_N12
cycloneive_lcell_comb \conversor7|WideOr6~0 (
// Equation(s):
// \conversor7|WideOr6~0_combout  = (\banco|regsaidaA [7] & (\banco|regsaidaA [4] & (\banco|regsaidaA [5] $ (\banco|regsaidaA [6])))) # (!\banco|regsaidaA [7] & (!\banco|regsaidaA [5] & (\banco|regsaidaA [4] $ (\banco|regsaidaA [6]))))

	.dataa(\banco|regsaidaA [5]),
	.datab(\banco|regsaidaA [7]),
	.datac(\banco|regsaidaA [4]),
	.datad(\banco|regsaidaA [6]),
	.cin(gnd),
	.combout(\conversor7|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor7|WideOr6~0 .lut_mask = 16'h4190;
defparam \conversor7|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X74_Y0_N18
dffeas \conversor7|z[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor7|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor7|z [0]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor7|z[0] .is_wysiwyg = "true";
defparam \conversor7|z[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y11_N6
cycloneive_lcell_comb \conversor7|WideOr5~0 (
// Equation(s):
// \conversor7|WideOr5~0_combout  = (\banco|regsaidaA [5] & ((\banco|regsaidaA [4] & ((\banco|regsaidaA [7]))) # (!\banco|regsaidaA [4] & (\banco|regsaidaA [6])))) # (!\banco|regsaidaA [5] & (\banco|regsaidaA [6] & (\banco|regsaidaA [4] $ (\banco|regsaidaA 
// [7]))))

	.dataa(\banco|regsaidaA [6]),
	.datab(\banco|regsaidaA [4]),
	.datac(\banco|regsaidaA [5]),
	.datad(\banco|regsaidaA [7]),
	.cin(gnd),
	.combout(\conversor7|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor7|WideOr5~0 .lut_mask = 16'hE228;
defparam \conversor7|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X67_Y0_N11
dffeas \conversor7|z[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor7|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor7|z [1]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor7|z[1] .is_wysiwyg = "true";
defparam \conversor7|z[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y12_N18
cycloneive_lcell_comb \conversor7|WideOr4~0 (
// Equation(s):
// \conversor7|WideOr4~0_combout  = (\banco|regsaidaA [7] & (\banco|regsaidaA [6] & ((\banco|regsaidaA [5]) # (!\banco|regsaidaA [4])))) # (!\banco|regsaidaA [7] & (\banco|regsaidaA [5] & (!\banco|regsaidaA [4] & !\banco|regsaidaA [6])))

	.dataa(\banco|regsaidaA [5]),
	.datab(\banco|regsaidaA [7]),
	.datac(\banco|regsaidaA [4]),
	.datad(\banco|regsaidaA [6]),
	.cin(gnd),
	.combout(\conversor7|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor7|WideOr4~0 .lut_mask = 16'h8C02;
defparam \conversor7|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X62_Y0_N25
dffeas \conversor7|z[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor7|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor7|z [2]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor7|z[2] .is_wysiwyg = "true";
defparam \conversor7|z[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y12_N28
cycloneive_lcell_comb \conversor7|WideOr3~0 (
// Equation(s):
// \conversor7|WideOr3~0_combout  = (\banco|regsaidaA [5] & ((\banco|regsaidaA [6] & (\banco|regsaidaA [4])) # (!\banco|regsaidaA [6] & (!\banco|regsaidaA [4] & \banco|regsaidaA [7])))) # (!\banco|regsaidaA [5] & (!\banco|regsaidaA [7] & (\banco|regsaidaA 
// [6] $ (\banco|regsaidaA [4]))))

	.dataa(\banco|regsaidaA [5]),
	.datab(\banco|regsaidaA [6]),
	.datac(\banco|regsaidaA [4]),
	.datad(\banco|regsaidaA [7]),
	.cin(gnd),
	.combout(\conversor7|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor7|WideOr3~0 .lut_mask = 16'h8294;
defparam \conversor7|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X62_Y0_N18
dffeas \conversor7|z[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor7|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor7|z [3]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor7|z[3] .is_wysiwyg = "true";
defparam \conversor7|z[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y12_N22
cycloneive_lcell_comb \conversor7|WideOr2~0 (
// Equation(s):
// \conversor7|WideOr2~0_combout  = (\banco|regsaidaA [5] & (!\banco|regsaidaA [7] & (\banco|regsaidaA [4]))) # (!\banco|regsaidaA [5] & ((\banco|regsaidaA [6] & (!\banco|regsaidaA [7])) # (!\banco|regsaidaA [6] & ((\banco|regsaidaA [4])))))

	.dataa(\banco|regsaidaA [5]),
	.datab(\banco|regsaidaA [7]),
	.datac(\banco|regsaidaA [4]),
	.datad(\banco|regsaidaA [6]),
	.cin(gnd),
	.combout(\conversor7|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor7|WideOr2~0 .lut_mask = 16'h3170;
defparam \conversor7|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X67_Y0_N4
dffeas \conversor7|z[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor7|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor7|z [4]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor7|z[4] .is_wysiwyg = "true";
defparam \conversor7|z[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y12_N4
cycloneive_lcell_comb \conversor7|WideOr1~0 (
// Equation(s):
// \conversor7|WideOr1~0_combout  = (\banco|regsaidaA [5] & (!\banco|regsaidaA [7] & ((\banco|regsaidaA [4]) # (!\banco|regsaidaA [6])))) # (!\banco|regsaidaA [5] & (\banco|regsaidaA [4] & (\banco|regsaidaA [7] $ (!\banco|regsaidaA [6]))))

	.dataa(\banco|regsaidaA [5]),
	.datab(\banco|regsaidaA [7]),
	.datac(\banco|regsaidaA [4]),
	.datad(\banco|regsaidaA [6]),
	.cin(gnd),
	.combout(\conversor7|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor7|WideOr1~0 .lut_mask = 16'h6032;
defparam \conversor7|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X69_Y0_N11
dffeas \conversor7|z[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor7|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor7|z [5]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor7|z[5] .is_wysiwyg = "true";
defparam \conversor7|z[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y12_N26
cycloneive_lcell_comb \conversor7|WideOr0~0 (
// Equation(s):
// \conversor7|WideOr0~0_combout  = (\banco|regsaidaA [4] & (!\banco|regsaidaA [7] & (\banco|regsaidaA [5] $ (!\banco|regsaidaA [6])))) # (!\banco|regsaidaA [4] & (!\banco|regsaidaA [5] & (\banco|regsaidaA [7] $ (!\banco|regsaidaA [6]))))

	.dataa(\banco|regsaidaA [5]),
	.datab(\banco|regsaidaA [4]),
	.datac(\banco|regsaidaA [7]),
	.datad(\banco|regsaidaA [6]),
	.cin(gnd),
	.combout(\conversor7|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor7|WideOr0~0 .lut_mask = 16'h1805;
defparam \conversor7|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X54_Y0_N25
dffeas \conversor7|z[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor7|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor7|z [6]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor7|z[6] .is_wysiwyg = "true";
defparam \conversor7|z[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \SW[16]~input (
	.i(SW[16]),
	.ibar(gnd),
	.o(\SW[16]~input_o ));
// synopsys translate_off
defparam \SW[16]~input .bus_hold = "false";
defparam \SW[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \SW[17]~input (
	.i(SW[17]),
	.ibar(gnd),
	.o(\SW[17]~input_o ));
// synopsys translate_off
defparam \SW[17]~input .bus_hold = "false";
defparam \SW[17]~input .simulate_z_as = "z";
// synopsys translate_on

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign HEX4[0] = \HEX4[0]~output_o ;

assign HEX4[1] = \HEX4[1]~output_o ;

assign HEX4[2] = \HEX4[2]~output_o ;

assign HEX4[3] = \HEX4[3]~output_o ;

assign HEX4[4] = \HEX4[4]~output_o ;

assign HEX4[5] = \HEX4[5]~output_o ;

assign HEX4[6] = \HEX4[6]~output_o ;

assign HEX5[0] = \HEX5[0]~output_o ;

assign HEX5[1] = \HEX5[1]~output_o ;

assign HEX5[2] = \HEX5[2]~output_o ;

assign HEX5[3] = \HEX5[3]~output_o ;

assign HEX5[4] = \HEX5[4]~output_o ;

assign HEX5[5] = \HEX5[5]~output_o ;

assign HEX5[6] = \HEX5[6]~output_o ;

assign HEX6[0] = \HEX6[0]~output_o ;

assign HEX6[1] = \HEX6[1]~output_o ;

assign HEX6[2] = \HEX6[2]~output_o ;

assign HEX6[3] = \HEX6[3]~output_o ;

assign HEX6[4] = \HEX6[4]~output_o ;

assign HEX6[5] = \HEX6[5]~output_o ;

assign HEX6[6] = \HEX6[6]~output_o ;

assign HEX7[0] = \HEX7[0]~output_o ;

assign HEX7[1] = \HEX7[1]~output_o ;

assign HEX7[2] = \HEX7[2]~output_o ;

assign HEX7[3] = \HEX7[3]~output_o ;

assign HEX7[4] = \HEX7[4]~output_o ;

assign HEX7[5] = \HEX7[5]~output_o ;

assign HEX7[6] = \HEX7[6]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
