<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Description</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part131.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part133.htm">Next &gt;</a></p><p class="s7" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark137">&zwnj;</a>Description</p><p style="text-indent: 0pt;text-align: left;"><span><img width="72" height="21" alt="image" src="Image_748.png"/></span></p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">ac7t1500</p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">ac7t1500</p><p style="text-indent: 0pt;text-align: left;"/><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">ac7t1500</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The DSM provides full RTL code for the NoC, combined with BFMs of the surrounding interface subsystems. The</p><p style="padding-top: 4pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">structure is wrapped within a SystemVerilog module named per device (i.e.,</p><p style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">of this module within the top-level testbench.</p><p style="padding-top: 4pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">). Instantiate one instance</p><p style="text-indent: 0pt;text-align: left;"><span><img width="192" height="44" alt="image" src="Image_749.png"/></span></p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">`ACX_BIND_NAP_INITIATOR</p><p class="s8" style="padding-top: 5pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">`ACX_BIND_NAP_ETHERNET</p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">`ACX_BIND_NAP_INITIATOR</p><p class="s8" style="padding-top: 5pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">`ACX_BIND_NAP_ETHERNET</p><p style="text-indent: 0pt;text-align: left;"/><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">`ACX_BIND_NAP_INITIATOR</p><p class="s8" style="padding-top: 5pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">`ACX_BIND_NAP_ETHERNET</p><p style="text-indent: 0pt;text-align: left;"><span><img width="200" height="21" alt="image" src="Image_750.png"/></span></p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">`ACX_BIND_NAP_HORIZONTAL</p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">`ACX_BIND_NAP_HORIZONTAL</p><p style="text-indent: 0pt;text-align: left;"/><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">`ACX_BIND_NAP_HORIZONTAL</p><p style="padding-top: 6pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">In addition, the DSM provides binding macros such that binding between elements of a design and the same elements within the device is possible. For example, the design might instantiate a 2D NoC access point (NAP). It is then necessary to bind this NAP instance to the NAP in the correct location within the 2D NoC by using the</p><p style="text-indent: 0pt;text-align: left;"><span><img width="192" height="44" alt="image" src="Image_751.png"/></span></p><p class="s8" style="padding-top: 3pt;padding-left: 14pt;text-indent: 0pt;text-align: left;">`ACX_BIND_NAP_RESPONDER <span class="p">,</span></p><p style="padding-top: 3pt;padding-left: 14pt;text-indent: 0pt;text-align: left;">,                  ,</p><p class="s8" style="padding-top: 4pt;padding-left: 14pt;text-indent: 0pt;text-align: left;">`ACX_BIND_NAP_VERTICAL <span class="p">or</span></p><p style="padding-top: 4pt;padding-left: 14pt;text-indent: 0pt;text-align: left;">macro, whichever is appropriate for the design.</p><p style="padding-top: 10pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">Similarly, it is necessary to bind between the ports on the design and the direct-connection interface (DCI) for the interface subsystem. Each DCI within the device is connected to a SystemVerilog interface. This interface can then be directly accessed from the top-level testbench, and signals assigned between the SystemVerilog interface and the ports on the design.</p><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part131.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part133.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
