
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;


entity avr_core_sim is
end avr_core_sim;

architecture sim of avr_core_sim is

begin

end sim;