$date
	Sun Jan 14 18:15:11 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module PPU $end
$var wire 1 ! stall_NPC $end
$var wire 1 " stall_PC $end
$var wire 32 # nPC_PLUS_4 [31:0] $end
$var wire 32 $ nPC_MUX [31:0] $end
$var wire 32 % nPC [31:0] $end
$var wire 32 & PC [31:0] $end
$var wire 32 ' DataOut_InstructionMemory [31:0] $end
$var reg 8 ( Addr [7:0] $end
$var reg 1 ) Clk $end
$var reg 1 * Reset $end
$var reg 8 + data [7:0] $end
$var integer 32 , code [31:0] $end
$var integer 32 - fi [31:0] $end
$scope module AddPlusFour $end
$var wire 32 . nPC [31:0] $end
$var reg 32 / result [31:0] $end
$upscope $end
$scope module Instruction_Memory $end
$var wire 9 0 Address [8:0] $end
$var reg 32 1 DataOut [31:0] $end
$upscope $end
$scope module NPC_SELECTOR_MUX $end
$var wire 32 2 Input_One [31:0] $end
$var wire 1 3 S $end
$var wire 32 4 Input_Two [31:0] $end
$var reg 32 5 Out [31:0] $end
$upscope $end
$scope module PC_reg $end
$var wire 1 ) Clk $end
$var wire 32 6 DS [31:0] $end
$var wire 1 * Reset $end
$var wire 1 " stallPC $end
$var reg 32 7 QS [31:0] $end
$upscope $end
$scope module nPC_reg $end
$var wire 1 ) Clk $end
$var wire 32 8 DS [31:0] $end
$var wire 1 * Reset $end
$var wire 1 ! stallnPC $end
$var reg 32 9 QS [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx 9
bx 8
bx 7
bx 6
bx 5
bx 4
13
b10001100101001 2
bx 1
bx 0
bx /
bx .
b10000000000000000000000000000011 -
b1 ,
b0 +
1*
0)
b111000 (
bx '
bx &
bx %
bx $
bx #
z"
z!
$end
#2
b100100000001010000000000110100 '
b100100000001010000000000110100 1
b1000 #
b1000 /
b1000 8
b0 0
b100 $
b100 .
b100 5
b100 6
b0 &
b0 7
b100 %
b100 4
b100 9
1)
#3
0*
#4
0)
#6
b10000000101100000000000000000000 '
b10000000101100000000000000000000 1
b100 0
b100 &
b100 7
1)
#8
0)
#10
1)
#12
0)
#14
1)
#16
0)
#18
1)
#20
0)
#22
1)
#24
0)
#26
1)
#28
0)
#30
1)
#32
0)
#34
1)
#36
0)
#38
1)
#40
0)
#42
1)
#44
0)
#46
1)
#48
0)
#50
1)
#52
0)
