{
  "creator": "Yosys 0.60 (git sha1 5bafeb77dc71e054fa331ab9efa613e6fb0a1c49, clang++ 17.0.0 -fPIC -O3)",
  "modules": {
    "top": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "designs/834/top.sv:1.1-48.10"
      },
      "ports": {
        "input_data": {
          "direction": "input",
          "bits": [ 2, 3, 4 ]
        },
        "output_data": {
          "direction": "output",
          "bits": [ 5, 6, 7, 8, 9 ]
        }
      },
      "cells": {
        "$add$designs/834/top.sv:31$12": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000001111",
            "B_SIGNED": "00000000000000000000000000000001",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000001111"
          },
          "attributes": {
            "src": "designs/834/top.sv:31.22-31.71"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24 ],
            "B": [ 2, 3, 4 ],
            "Y": [ 25, 26, 7, 8, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
          }
        },
        "$auto$opt_expr.cc:716:replace_const_cells$55": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 25, 26, 27 ],
            "Y": [ 5, 6, 9 ]
          }
        },
        "$gt$designs/834/top.sv:30$10": {
          "hide_name": 1,
          "type": "$gt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000011111",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "designs/834/top.sv:30.30-30.59"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4 ],
            "B": [ "0", "0", "1" ],
            "Y": [ 38 ]
          }
        },
        "$mul$designs/834/top.sv:31$11": {
          "hide_name": 1,
          "type": "$mul",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000010001",
            "B_SIGNED": "00000000000000000000000000000001",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000001111"
          },
          "attributes": {
            "src": "designs/834/top.sv:31.33-31.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1", "1", "0", "0", "1", "0", "0", "1", "0", "1", "1", "0", "0", "0", "0", "1", "0" ],
            "B": [ 38 ],
            "Y": [ 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24 ]
          }
        }
      },
      "netnames": {
        "$mul$designs/834/top.sv:31$11_Y": {
          "hide_name": 1,
          "bits": [ 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 39, 40, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41 ],
          "attributes": {
            "src": "designs/834/top.sv:31.33-31.60",
            "unused_bits": "15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30"
          }
        },
        "expr_4888": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 35, 36, 37 ],
          "attributes": {
            "unused_bits": "12 13 14"
          }
        },
        "input_data": {
          "hide_name": 0,
          "bits": [ 2, 3, 4 ],
          "attributes": {
            "src": "designs/834/top.sv:2.17-2.27"
          }
        },
        "output_data": {
          "hide_name": 0,
          "bits": [ 5, 6, 7, 8, 9 ],
          "attributes": {
            "src": "designs/834/top.sv:3.18-3.29"
          }
        },
        "temp_5": {
          "hide_name": 0,
          "bits": [ 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38 ],
          "attributes": {
            "src": "designs/834/top.sv:11.18-11.24"
          }
        },
        "temp_6": {
          "hide_name": 0,
          "bits": [ 25, 26, 7, 8, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, "x", "x" ],
          "attributes": {
            "src": "designs/834/top.sv:12.18-12.24",
            "unused_bits": "5 6 7 8 9 10 11 12 13 14"
          }
        }
      }
    }
  }
}
