#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Jun 20 15:07:29 2024
# Process ID: 17092
# Current directory: C:/Harman/Verilog/SoC_06_20_blaze_w5500/SoC_06_20_blaze_w5500.runs/impl_1
# Command line: vivado.exe -log blaze_w5500Top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source blaze_w5500Top.tcl -notrace
# Log file: C:/Harman/Verilog/SoC_06_20_blaze_w5500/SoC_06_20_blaze_w5500.runs/impl_1/blaze_w5500Top.vdi
# Journal file: C:/Harman/Verilog/SoC_06_20_blaze_w5500/SoC_06_20_blaze_w5500.runs/impl_1\vivado.jou
# Running On        :ST04
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :Intel(R) Core(TM) i7-6700 CPU @ 3.40GHz
# CPU Frequency     :3408 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :8541 MB
# Swap memory       :7956 MB
# Total Virtual     :16497 MB
# Available Virtual :3411 MB
#-----------------------------------------------------------
source blaze_w5500Top.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 664.539 ; gain = 236.309
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
Command: link_design -top blaze_w5500Top -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Project 1-454] Reading design checkpoint 'c:/Harman/Verilog/SoC_06_20_blaze_w5500/SoC_06_20_blaze_w5500.gen/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.dcp' for cell 'system_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Harman/Verilog/SoC_06_20_blaze_w5500/SoC_06_20_blaze_w5500.gen/sources_1/bd/system/ip/system_axi_quad_spi_0_1/system_axi_quad_spi_0_1.dcp' for cell 'system_i/axi_quad_spi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Harman/Verilog/SoC_06_20_blaze_w5500/SoC_06_20_blaze_w5500.gen/sources_1/bd/system/ip/system_axi_uartlite_0_1/system_axi_uartlite_0_1.dcp' for cell 'system_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Harman/Verilog/SoC_06_20_blaze_w5500/SoC_06_20_blaze_w5500.gen/sources_1/bd/system/ip/system_clk_wiz_1_1/system_clk_wiz_1_1.dcp' for cell 'system_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Harman/Verilog/SoC_06_20_blaze_w5500/SoC_06_20_blaze_w5500.gen/sources_1/bd/system/ip/system_mdm_1_1/system_mdm_1_1.dcp' for cell 'system_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Harman/Verilog/SoC_06_20_blaze_w5500/SoC_06_20_blaze_w5500.gen/sources_1/bd/system/ip/system_microblaze_0_1/system_microblaze_0_1.dcp' for cell 'system_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Harman/Verilog/SoC_06_20_blaze_w5500/SoC_06_20_blaze_w5500.gen/sources_1/bd/system/ip/system_microblaze_0_axi_intc_1/system_microblaze_0_axi_intc_1.dcp' for cell 'system_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Harman/Verilog/SoC_06_20_blaze_w5500/SoC_06_20_blaze_w5500.gen/sources_1/bd/system/ip/system_reset_inv_0_2/system_reset_inv_0_2.dcp' for cell 'system_i/reset_inv_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Harman/Verilog/SoC_06_20_blaze_w5500/SoC_06_20_blaze_w5500.gen/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_1/system_rst_clk_wiz_1_100M_1.dcp' for cell 'system_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Harman/Verilog/SoC_06_20_blaze_w5500/SoC_06_20_blaze_w5500.gen/sources_1/bd/system/ip/system_xbar_1/system_xbar_1.dcp' for cell 'system_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Harman/Verilog/SoC_06_20_blaze_w5500/SoC_06_20_blaze_w5500.gen/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_1/system_dlmb_bram_if_cntlr_1.dcp' for cell 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Harman/Verilog/SoC_06_20_blaze_w5500/SoC_06_20_blaze_w5500.gen/sources_1/bd/system/ip/system_dlmb_v10_1/system_dlmb_v10_1.dcp' for cell 'system_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Harman/Verilog/SoC_06_20_blaze_w5500/SoC_06_20_blaze_w5500.gen/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_1/system_ilmb_bram_if_cntlr_1.dcp' for cell 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Harman/Verilog/SoC_06_20_blaze_w5500/SoC_06_20_blaze_w5500.gen/sources_1/bd/system/ip/system_ilmb_v10_1/system_ilmb_v10_1.dcp' for cell 'system_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Harman/Verilog/SoC_06_20_blaze_w5500/SoC_06_20_blaze_w5500.gen/sources_1/bd/system/ip/system_lmb_bram_1/system_lmb_bram_1.dcp' for cell 'system_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.255 . Memory (MB): peak = 1175.496 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 316 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Harman/Verilog/SoC_06_20_blaze_w5500/SoC_06_20_blaze_w5500.gen/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Harman/Verilog/SoC_06_20_blaze_w5500/SoC_06_20_blaze_w5500.gen/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [c:/Harman/Verilog/SoC_06_20_blaze_w5500/SoC_06_20_blaze_w5500.gen/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Harman/Verilog/SoC_06_20_blaze_w5500/SoC_06_20_blaze_w5500.gen/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [c:/Harman/Verilog/SoC_06_20_blaze_w5500/SoC_06_20_blaze_w5500.gen/sources_1/bd/system/ip/system_axi_quad_spi_0_1/system_axi_quad_spi_0_1_board.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Harman/Verilog/SoC_06_20_blaze_w5500/SoC_06_20_blaze_w5500.gen/sources_1/bd/system/ip/system_axi_quad_spi_0_1/system_axi_quad_spi_0_1_board.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/Harman/Verilog/SoC_06_20_blaze_w5500/SoC_06_20_blaze_w5500.gen/sources_1/bd/system/ip/system_axi_quad_spi_0_1/system_axi_quad_spi_0_1.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Harman/Verilog/SoC_06_20_blaze_w5500/SoC_06_20_blaze_w5500.gen/sources_1/bd/system/ip/system_axi_quad_spi_0_1/system_axi_quad_spi_0_1.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/Harman/Verilog/SoC_06_20_blaze_w5500/SoC_06_20_blaze_w5500.gen/sources_1/bd/system/ip/system_axi_uartlite_0_1/system_axi_uartlite_0_1_board.xdc] for cell 'system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Harman/Verilog/SoC_06_20_blaze_w5500/SoC_06_20_blaze_w5500.gen/sources_1/bd/system/ip/system_axi_uartlite_0_1/system_axi_uartlite_0_1_board.xdc] for cell 'system_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Harman/Verilog/SoC_06_20_blaze_w5500/SoC_06_20_blaze_w5500.gen/sources_1/bd/system/ip/system_axi_uartlite_0_1/system_axi_uartlite_0_1.xdc] for cell 'system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Harman/Verilog/SoC_06_20_blaze_w5500/SoC_06_20_blaze_w5500.gen/sources_1/bd/system/ip/system_axi_uartlite_0_1/system_axi_uartlite_0_1.xdc] for cell 'system_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Harman/Verilog/SoC_06_20_blaze_w5500/SoC_06_20_blaze_w5500.gen/sources_1/bd/system/ip/system_microblaze_0_axi_intc_1/system_microblaze_0_axi_intc_1.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Harman/Verilog/SoC_06_20_blaze_w5500/SoC_06_20_blaze_w5500.gen/sources_1/bd/system/ip/system_microblaze_0_axi_intc_1/system_microblaze_0_axi_intc_1.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Harman/Verilog/SoC_06_20_blaze_w5500/SoC_06_20_blaze_w5500.gen/sources_1/bd/system/ip/system_clk_wiz_1_1/system_clk_wiz_1_1_board.xdc] for cell 'system_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Harman/Verilog/SoC_06_20_blaze_w5500/SoC_06_20_blaze_w5500.gen/sources_1/bd/system/ip/system_clk_wiz_1_1/system_clk_wiz_1_1_board.xdc] for cell 'system_i/clk_wiz_1/inst'
Parsing XDC File [c:/Harman/Verilog/SoC_06_20_blaze_w5500/SoC_06_20_blaze_w5500.gen/sources_1/bd/system/ip/system_clk_wiz_1_1/system_clk_wiz_1_1.xdc] for cell 'system_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Harman/Verilog/SoC_06_20_blaze_w5500/SoC_06_20_blaze_w5500.gen/sources_1/bd/system/ip/system_clk_wiz_1_1/system_clk_wiz_1_1.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Harman/Verilog/SoC_06_20_blaze_w5500/SoC_06_20_blaze_w5500.gen/sources_1/bd/system/ip/system_clk_wiz_1_1/system_clk_wiz_1_1.xdc:54]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1882.703 ; gain = 578.078
Finished Parsing XDC File [c:/Harman/Verilog/SoC_06_20_blaze_w5500/SoC_06_20_blaze_w5500.gen/sources_1/bd/system/ip/system_clk_wiz_1_1/system_clk_wiz_1_1.xdc] for cell 'system_i/clk_wiz_1/inst'
Parsing XDC File [c:/Harman/Verilog/SoC_06_20_blaze_w5500/SoC_06_20_blaze_w5500.gen/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_1/system_rst_clk_wiz_1_100M_1_board.xdc] for cell 'system_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Harman/Verilog/SoC_06_20_blaze_w5500/SoC_06_20_blaze_w5500.gen/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_1/system_rst_clk_wiz_1_100M_1_board.xdc] for cell 'system_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Harman/Verilog/SoC_06_20_blaze_w5500/SoC_06_20_blaze_w5500.gen/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_1/system_rst_clk_wiz_1_100M_1.xdc] for cell 'system_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Harman/Verilog/SoC_06_20_blaze_w5500/SoC_06_20_blaze_w5500.gen/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_1/system_rst_clk_wiz_1_100M_1.xdc] for cell 'system_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Harman/Verilog/SoC_06_20_blaze_w5500/SoC_06_20_blaze_w5500.gen/sources_1/bd/system/ip/system_microblaze_0_1/system_microblaze_0_1.xdc] for cell 'system_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Harman/Verilog/SoC_06_20_blaze_w5500/SoC_06_20_blaze_w5500.gen/sources_1/bd/system/ip/system_microblaze_0_1/system_microblaze_0_1.xdc] for cell 'system_i/microblaze_0/U0'
Parsing XDC File [C:/Harman/Verilog/SoC_06_20_blaze_w5500/SoC_06_20_blaze_w5500.srcs/constrs_1/new/blaze_w5500.xdc]
Finished Parsing XDC File [C:/Harman/Verilog/SoC_06_20_blaze_w5500/SoC_06_20_blaze_w5500.srcs/constrs_1/new/blaze_w5500.xdc]
Parsing XDC File [c:/Harman/Verilog/SoC_06_20_blaze_w5500/SoC_06_20_blaze_w5500.gen/sources_1/bd/system/ip/system_axi_quad_spi_0_1/system_axi_quad_spi_0_1_clocks.xdc] for cell 'system_i/axi_quad_spi_0/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Harman/Verilog/SoC_06_20_blaze_w5500/SoC_06_20_blaze_w5500.gen/sources_1/bd/system/ip/system_axi_quad_spi_0_1/system_axi_quad_spi_0_1_clocks.xdc:50]
Finished Parsing XDC File [c:/Harman/Verilog/SoC_06_20_blaze_w5500/SoC_06_20_blaze_w5500.gen/sources_1/bd/system/ip/system_axi_quad_spi_0_1/system_axi_quad_spi_0_1_clocks.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/Harman/Verilog/SoC_06_20_blaze_w5500/SoC_06_20_blaze_w5500.gen/sources_1/bd/system/ip/system_microblaze_0_axi_intc_1/system_microblaze_0_axi_intc_1_clocks.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Harman/Verilog/SoC_06_20_blaze_w5500/SoC_06_20_blaze_w5500.gen/sources_1/bd/system/ip/system_microblaze_0_axi_intc_1/system_microblaze_0_axi_intc_1_clocks.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Harman/Verilog/SoC_06_20_blaze_w5500/SoC_06_20_blaze_w5500.gen/sources_1/bd/system/ip/system_mdm_1_1/system_mdm_1_1.xdc] for cell 'system_i/mdm_1/U0'
Finished Parsing XDC File [c:/Harman/Verilog/SoC_06_20_blaze_w5500/SoC_06_20_blaze_w5500.gen/sources_1/bd/system/ip/system_mdm_1_1/system_mdm_1_1.xdc] for cell 'system_i/mdm_1/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Generating merged BMM file for the design top 'blaze_w5500Top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Harman/Verilog/SoC_06_20_blaze_w5500/SoC_06_20_blaze_w5500.gen/sources_1/bd/system/ip/system_microblaze_0_1/data/mb_bootloop_le.elf 
INFO: [Project 1-1687] 4 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1882.703 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

32 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1882.703 ; gain = 1174.750
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1882.703 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 29e2b3e32

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.311 . Memory (MB): peak = 1882.703 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 29e2b3e32

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2227.793 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 29e2b3e32

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2227.793 ; gain = 0.000
Phase 1 Initialization | Checksum: 29e2b3e32

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2227.793 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 29e2b3e32

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.252 . Memory (MB): peak = 2227.793 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 29e2b3e32

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.277 . Memory (MB): peak = 2227.793 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 29e2b3e32

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.278 . Memory (MB): peak = 2227.793 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 5 inverters resulting in an inversion of 22 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 27d2f4369

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.501 . Memory (MB): peak = 2227.793 ; gain = 0.000
Retarget | Checksum: 27d2f4369
INFO: [Opt 31-389] Phase Retarget created 106 cells and removed 178 cells
INFO: [Opt 31-1021] In phase Retarget, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 25aab5f22

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.546 . Memory (MB): peak = 2227.793 ; gain = 0.000
Constant propagation | Checksum: 25aab5f22
INFO: [Opt 31-389] Phase Constant propagation created 8 cells and removed 38 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 2913f857f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.972 . Memory (MB): peak = 2227.793 ; gain = 0.000
Sweep | Checksum: 2913f857f
INFO: [Opt 31-389] Phase Sweep created 5 cells and removed 390 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 1adffde97

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2227.793 ; gain = 0.000
BUFG optimization | Checksum: 1adffde97
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1adffde97

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2227.793 ; gain = 0.000
Shift Register Optimization | Checksum: 1adffde97
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2781253a7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2227.793 ; gain = 0.000
Post Processing Netlist | Checksum: 2781253a7
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2373a82ff

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2227.793 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2227.793 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2373a82ff

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2227.793 ; gain = 0.000
Phase 9 Finalization | Checksum: 2373a82ff

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2227.793 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             106  |             178  |                                              3  |
|  Constant propagation         |               8  |              38  |                                              2  |
|  Sweep                        |               5  |             390  |                                              2  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              2  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2373a82ff

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2227.793 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 18 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 36
Ending PowerOpt Patch Enables Task | Checksum: 1e8488518

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 2374.434 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1e8488518

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2374.434 ; gain = 146.641

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1e8488518

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2374.434 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2374.434 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 291ee25d2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2374.434 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.434 ; gain = 491.730
INFO: [Vivado 12-24828] Executing command : report_drc -file blaze_w5500Top_drc_opted.rpt -pb blaze_w5500Top_drc_opted.pb -rpx blaze_w5500Top_drc_opted.rpx
Command: report_drc -file blaze_w5500Top_drc_opted.rpt -pb blaze_w5500Top_drc_opted.pb -rpx blaze_w5500Top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Harman/Verilog/SoC_06_20_blaze_w5500/SoC_06_20_blaze_w5500.runs/impl_1/blaze_w5500Top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2374.434 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2374.434 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2374.434 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 2374.434 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2374.434 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2374.434 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 2374.434 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Harman/Verilog/SoC_06_20_blaze_w5500/SoC_06_20_blaze_w5500.runs/impl_1/blaze_w5500Top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2374.434 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1e3c6948d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2374.434 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2374.434 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 20a592f28

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.497 . Memory (MB): peak = 2374.434 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 254e245c3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2374.434 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 254e245c3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2374.434 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 254e245c3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2374.434 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2163fe0ac

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2374.434 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 274d423ed

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2374.434 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 274d423ed

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2374.434 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1c47ed00b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2374.434 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 185 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 81 nets or LUTs. Breaked 0 LUT, combined 81 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2374.434 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             81  |                    81  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             81  |                    81  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 22906641c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2374.434 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 2c1d9f3f3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2374.434 ; gain = 0.000
Phase 2 Global Placement | Checksum: 2c1d9f3f3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2374.434 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2d7fd846f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2374.434 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 29fd6294f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2374.434 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 26998db26

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2374.434 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2cd9f1920

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2374.434 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 3116debec

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.434 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2ac4914dc

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2374.434 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 26034667f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2374.434 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 26034667f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2374.434 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 252714eea

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.829 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 20c3ce130

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.293 . Memory (MB): peak = 2374.434 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2205d2114

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.325 . Memory (MB): peak = 2374.434 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 252714eea

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2374.434 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.829. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 226a015db

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2374.434 ; gain = 0.000

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2374.434 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 226a015db

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2374.434 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 226a015db

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2374.434 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 226a015db

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2374.434 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 226a015db

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2374.434 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2374.434 ; gain = 0.000

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2374.434 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 238f28af6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2374.434 ; gain = 0.000
Ending Placer Task | Checksum: 1848804ea

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2374.434 ; gain = 0.000
97 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2374.434 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file blaze_w5500Top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2374.434 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file blaze_w5500Top_utilization_placed.rpt -pb blaze_w5500Top_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file blaze_w5500Top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2374.434 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 2374.434 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.378 . Memory (MB): peak = 2374.434 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2374.434 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2374.434 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2374.434 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2374.434 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.423 . Memory (MB): peak = 2374.434 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Harman/Verilog/SoC_06_20_blaze_w5500/SoC_06_20_blaze_w5500.runs/impl_1/blaze_w5500Top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2374.434 ; gain = 0.000
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 1.829 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2374.434 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.549 . Memory (MB): peak = 2374.434 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2374.434 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2374.434 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2374.434 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2374.434 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.595 . Memory (MB): peak = 2374.434 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Harman/Verilog/SoC_06_20_blaze_w5500/SoC_06_20_blaze_w5500.runs/impl_1/blaze_w5500Top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 53daa2a8 ConstDB: 0 ShapeSum: 902c05eb RouteDB: a0815c57
Post Restoration Checksum: NetGraph: 3598a17b | NumContArr: 2e37ac58 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1e922430d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 2438.352 ; gain = 63.918

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1e922430d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 2438.352 ; gain = 63.918

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1e922430d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 2438.352 ; gain = 63.918
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 185c8f414

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2466.309 ; gain = 91.875
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.993  | TNS=0.000  | WHS=-0.302 | THS=-212.359|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00334848 %
  Global Horizontal Routing Utilization  = 0.000650703 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3848
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3848
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1ad383d02

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2466.309 ; gain = 91.875

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1ad383d02

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2466.309 ; gain = 91.875

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 29161d3fa

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 2517.855 ; gain = 143.422
Phase 4 Initial Routing | Checksum: 29161d3fa

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 2517.855 ; gain = 143.422

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 405
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.895  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 292eebc1f

Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 2517.855 ; gain = 143.422

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.895  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 1b9a37f4c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 2517.855 ; gain = 143.422
Phase 5 Rip-up And Reroute | Checksum: 1b9a37f4c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 2517.855 ; gain = 143.422

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 1b9a37f4c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 2517.855 ; gain = 143.422

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1b9a37f4c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 2517.855 ; gain = 143.422
Phase 6 Delay and Skew Optimization | Checksum: 1b9a37f4c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 2517.855 ; gain = 143.422

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.903  | TNS=0.000  | WHS=0.028  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1735c9ed3

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 2517.855 ; gain = 143.422
Phase 7 Post Hold Fix | Checksum: 1735c9ed3

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 2517.855 ; gain = 143.422

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.55186 %
  Global Horizontal Routing Utilization  = 1.84448 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1735c9ed3

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 2517.855 ; gain = 143.422

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1735c9ed3

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 2517.855 ; gain = 143.422

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1a3b8a835

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 2517.855 ; gain = 143.422

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 1a3b8a835

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 2517.855 ; gain = 143.422

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.903  | TNS=0.000  | WHS=0.028  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 1a3b8a835

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 2517.855 ; gain = 143.422
Total Elapsed time in route_design: 27.926 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1926ae0d0

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 2517.855 ; gain = 143.422
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1926ae0d0

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 2517.855 ; gain = 143.422

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
123 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:29 . Memory (MB): peak = 2517.855 ; gain = 143.422
INFO: [Vivado 12-24828] Executing command : report_drc -file blaze_w5500Top_drc_routed.rpt -pb blaze_w5500Top_drc_routed.pb -rpx blaze_w5500Top_drc_routed.rpx
Command: report_drc -file blaze_w5500Top_drc_routed.rpt -pb blaze_w5500Top_drc_routed.pb -rpx blaze_w5500Top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Harman/Verilog/SoC_06_20_blaze_w5500/SoC_06_20_blaze_w5500.runs/impl_1/blaze_w5500Top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file blaze_w5500Top_methodology_drc_routed.rpt -pb blaze_w5500Top_methodology_drc_routed.pb -rpx blaze_w5500Top_methodology_drc_routed.rpx
Command: report_methodology -file blaze_w5500Top_methodology_drc_routed.rpt -pb blaze_w5500Top_methodology_drc_routed.pb -rpx blaze_w5500Top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Harman/Verilog/SoC_06_20_blaze_w5500/SoC_06_20_blaze_w5500.runs/impl_1/blaze_w5500Top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file blaze_w5500Top_timing_summary_routed.rpt -pb blaze_w5500Top_timing_summary_routed.pb -rpx blaze_w5500Top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file blaze_w5500Top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file blaze_w5500Top_route_status.rpt -pb blaze_w5500Top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file blaze_w5500Top_power_routed.rpt -pb blaze_w5500Top_power_summary_routed.pb -rpx blaze_w5500Top_power_routed.rpx
Command: report_power -file blaze_w5500Top_power_routed.rpt -pb blaze_w5500Top_power_summary_routed.pb -rpx blaze_w5500Top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
140 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file blaze_w5500Top_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file blaze_w5500Top_bus_skew_routed.rpt -pb blaze_w5500Top_bus_skew_routed.pb -rpx blaze_w5500Top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2517.855 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 2517.855 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.418 . Memory (MB): peak = 2517.855 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2517.855 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 2517.855 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2517.855 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2517.855 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.552 . Memory (MB): peak = 2517.855 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Harman/Verilog/SoC_06_20_blaze_w5500/SoC_06_20_blaze_w5500.runs/impl_1/blaze_w5500Top_routed.dcp' has been generated.
INFO: [Memdata 28-208] The XPM instance: <system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <system_i/axi_quad_spi_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <system_i/axi_quad_spi_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force blaze_w5500Top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 10877184 bits.
Writing bitstream ./blaze_w5500Top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
157 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2934.172 ; gain = 416.316
INFO: [Common 17-206] Exiting Vivado at Thu Jun 20 15:09:40 2024...
