C:\Program Files\lscc\diamond\3.10_x64\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\Gustas\Documents\KTU\Logika\L1\L1\impl1   -part LAXP2_5E  -package TN144E  -grade -5    -maxfan 1000 -pipe -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -summaryfile C:\Users\Gustas\Documents\KTU\Logika\L1\L1\impl1\synlog\report\L1_impl1_fpga_mapper.xml  -top_level_module  UZD3  -flow mapping  -multisrs  -oedif  C:\Users\Gustas\Documents\KTU\Logika\L1\L1\impl1\L1_impl1.edi   -autoconstraint  -freq 1.000   C:\Users\Gustas\Documents\KTU\Logika\L1\L1\impl1\synwork\L1_impl1_prem.srd  -devicelib  "C:\Program Files\lscc\diamond\3.10_x64\synpbase\lib\lucent\xp2.v"  -devicelib  "C:\Program Files\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v"  -ologparam  C:\Users\Gustas\Documents\KTU\Logika\L1\L1\impl1\syntmp\L1_impl1.plg  -osyn  C:\Users\Gustas\Documents\KTU\Logika\L1\L1\impl1\L1_impl1.srm  -prjdir  C:\Users\Gustas\Documents\KTU\Logika\L1\L1\impl1\  -prjname  proj_1  -log  C:\Users\Gustas\Documents\KTU\Logika\L1\L1\impl1\synlog\L1_impl1_fpga_mapper.srr  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\..\..\..\Program Files\lscc\diamond\3.10_x64\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\impl1 -part LAXP2_5E -package TN144E -grade -5 -maxfan 1000 -pipe -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -summaryfile ..\synlog\report\L1_impl1_fpga_mapper.xml -top_level_module UZD3 -flow mapping -multisrs -oedif ..\L1_impl1.edi -autoconstraint -freq 1.000 ..\synwork\L1_impl1_prem.srd -devicelib "C:\Program Files\lscc\diamond\3.10_x64\synpbase\lib\lucent\xp2.v" -devicelib "C:\Program Files\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v" -ologparam L1_impl1.plg -osyn ..\L1_impl1.srm -prjdir ..\ -prjname proj_1 -log ..\synlog\L1_impl1_fpga_mapper.srr -jobname "fpga_mapper"
rc:1 success:1 runtime:2
file:..\L1_impl1.edi|io:o|time:1552550686|size:12294|exec:0|csum:
file:..\synwork\L1_impl1_prem.srd|io:i|time:1552550685|size:4196|exec:0|csum:A50DBAD2DB11851E0A5F13AEB88EA7A2
file:..\..\..\..\..\..\..\..\..\Program Files\lscc\diamond\3.10_x64\synpbase\lib\lucent\xp2.v|io:i|time:1501885416|size:89401|exec:0|csum:9C50C722B4712FE8C7F1408AA30BC217
file:..\..\..\..\..\..\..\..\..\Program Files\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v|io:i|time:1501885416|size:40584|exec:0|csum:530CC5906D70AB3C6A4AA0861AC94BDF
file:L1_impl1.plg|io:o|time:1552550687|size:280|exec:0|csum:
file:..\L1_impl1.srm|io:o|time:1552550686|size:5575|exec:0|csum:
file:..\synlog\L1_impl1_fpga_mapper.srr|io:o|time:1552550687|size:13185|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\Program Files\lscc\diamond\3.10_x64\synpbase\bin64\m_gen_lattice.exe|io:i|time:1501888314|size:29299200|exec:1|csum:5C77397B47E7811864C32F4FC7D86D2F
