{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1353447400516 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1353447400516 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 20 22:36:40 2012 " "Processing started: Tue Nov 20 22:36:40 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1353447400516 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1353447400516 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off System -c System " "Command: quartus_map --read_settings_files=on --write_settings_files=off System -c System" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1353447400516 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1353447400980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extled.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file extled.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ExtLED-bhv " "Found design unit 1: ExtLED-bhv" {  } { { "ExtLED.vhdl" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/quartus/ExtLED.vhdl" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1353447401633 ""} { "Info" "ISGN_ENTITY_NAME" "1 ExtLED " "Found entity 1: ExtLED" {  } { { "ExtLED.vhdl" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/quartus/ExtLED.vhdl" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1353447401633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1353447401633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system.bdf 1 1 " "Found 1 design units, including 1 entities, in source file system.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 System " "Found entity 1: System" {  } { { "System.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/quartus/System.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1353447401638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1353447401638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/quartus/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1353447401643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1353447401643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/quartus/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1353447401648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1353447401648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub-synth " "Found design unit 1: add_sub-synth" {  } { { "../vhdl/add_sub.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/add_sub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1353447401654 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "../vhdl/add_sub.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/add_sub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1353447401654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1353447401654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/buttons.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/buttons.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buttons-synth " "Found design unit 1: buttons-synth" {  } { { "../vhdl/buttons.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/buttons.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1353447401660 ""} { "Info" "ISGN_ENTITY_NAME" "1 buttons " "Found entity 1: buttons" {  } { { "../vhdl/buttons.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/buttons.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1353447401660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1353447401660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-synth " "Found design unit 1: comparator-synth" {  } { { "../vhdl/comparator.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/comparator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1353447401667 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "../vhdl/comparator.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/comparator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1353447401667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1353447401667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-synth " "Found design unit 1: controller-synth" {  } { { "../vhdl/controller.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/controller.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1353447401673 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../vhdl/controller.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1353447401673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1353447401673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-synth " "Found design unit 1: decoder-synth" {  } { { "../vhdl/decoder.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/decoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1353447401680 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../vhdl/decoder.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1353447401680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1353447401680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extend-synth " "Found design unit 1: extend-synth" {  } { { "../vhdl/extend.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/extend.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1353447401686 ""} { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "../vhdl/extend.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/extend.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1353447401686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1353447401686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-synth " "Found design unit 1: IR-synth" {  } { { "../vhdl/IR.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/IR.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1353447401692 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "../vhdl/IR.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/IR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1353447401692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1353447401692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/leds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/leds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEDs-synth " "Found design unit 1: LEDs-synth" {  } { { "../vhdl/LEDs.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/LEDs.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1353447401698 ""} { "Info" "ISGN_ENTITY_NAME" "1 LEDs " "Found entity 1: LEDs" {  } { { "../vhdl/LEDs.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/LEDs.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1353447401698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1353447401698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/logic_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/logic_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic_unit-synth " "Found design unit 1: logic_unit-synth" {  } { { "../vhdl/logic_unit.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/logic_unit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1353447401705 ""} { "Info" "ISGN_ENTITY_NAME" "1 logic_unit " "Found entity 1: logic_unit" {  } { { "../vhdl/logic_unit.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/logic_unit.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1353447401705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1353447401705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/multiplexer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/multiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer-synth " "Found design unit 1: multiplexer-synth" {  } { { "../vhdl/multiplexer.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/multiplexer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1353447401710 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "../vhdl/multiplexer.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/multiplexer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1353447401710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1353447401710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/mux2x5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/mux2x5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x5-synth " "Found design unit 1: mux2x5-synth" {  } { { "../vhdl/mux2x5.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/mux2x5.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1353447401716 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x5 " "Found entity 1: mux2x5" {  } { { "../vhdl/mux2x5.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/mux2x5.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1353447401716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1353447401716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/mux2x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/mux2x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x16-synth " "Found design unit 1: mux2x16-synth" {  } { { "../vhdl/mux2x16.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/mux2x16.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1353447401722 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x16 " "Found entity 1: mux2x16" {  } { { "../vhdl/mux2x16.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/mux2x16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1353447401722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1353447401722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/mux2x32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/mux2x32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x32-synth " "Found design unit 1: mux2x32-synth" {  } { { "../vhdl/mux2x32.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/mux2x32.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1353447401728 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x32 " "Found entity 1: mux2x32" {  } { { "../vhdl/mux2x32.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/mux2x32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1353447401728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1353447401728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-synth " "Found design unit 1: PC-synth" {  } { { "../vhdl/PC.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/PC.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1353447401734 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../vhdl/PC.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1353447401734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1353447401734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-synth " "Found design unit 1: RAM-synth" {  } { { "../vhdl/RAM.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/RAM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1353447401739 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../vhdl/RAM.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/RAM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1353447401739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1353447401739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-synth " "Found design unit 1: register_file-synth" {  } { { "../vhdl/register_file.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/register_file.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1353447401739 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../vhdl/register_file.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/register_file.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1353447401739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1353447401739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-synth " "Found design unit 1: ROM-synth" {  } { { "../vhdl/ROM.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/ROM.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1353447401739 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "../vhdl/ROM.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/ROM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1353447401739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1353447401739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/rom_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/rom_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_block-SYN " "Found design unit 1: rom_block-SYN" {  } { { "../vhdl/ROM_Block.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/ROM_Block.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1353447401754 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_Block " "Found entity 1: ROM_Block" {  } { { "../vhdl/ROM_Block.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/ROM_Block.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1353447401754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1353447401754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/shift_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/shift_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_unit-synth " "Found design unit 1: shift_unit-synth" {  } { { "../vhdl/shift_unit.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/shift_unit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1353447401754 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_unit " "Found entity 1: shift_unit" {  } { { "../vhdl/shift_unit.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/shift_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1353447401754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1353447401754 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "System " "Elaborating entity \"System\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1353447401818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExtLED ExtLED:inst1 " "Elaborating entity \"ExtLED\" for hierarchy \"ExtLED:inst1\"" {  } { { "System.bdf" "inst1" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/quartus/System.bdf" { { -48 432 712 80 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1353447401824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDs LEDs:LEDs_0 " "Elaborating entity \"LEDs\" for hierarchy \"LEDs:LEDs_0\"" {  } { { "System.bdf" "LEDs_0" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/quartus/System.bdf" { { 160 960 1096 336 "LEDs_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1353447401831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:decoder_0 " "Elaborating entity \"decoder\" for hierarchy \"decoder:decoder_0\"" {  } { { "System.bdf" "decoder_0" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/quartus/System.bdf" { { 96 328 464 232 "decoder_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1353447401838 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cs_Buttons decoder.vhd(16) " "VHDL Process Statement warning at decoder.vhd(16): inferring latch(es) for signal or variable \"cs_Buttons\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/decoder.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/decoder.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1353447401840 "|System|decoder:decoder_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cs_Buttons decoder.vhd(16) " "Inferred latch for \"cs_Buttons\" at decoder.vhd(16)" {  } { { "../vhdl/decoder.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/decoder.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1353447401840 "|System|decoder:decoder_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:inst " "Elaborating entity \"CPU\" for hierarchy \"CPU:inst\"" {  } { { "System.bdf" "inst" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/quartus/System.bdf" { { 328 88 296 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1353447401843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller CPU:inst\|controller:controller_0 " "Elaborating entity \"controller\" for hierarchy \"CPU:inst\|controller:controller_0\"" {  } { { "CPU.bdf" "controller_0" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/quartus/CPU.bdf" { { -208 240 400 112 "controller_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1353447401849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR CPU:inst\|IR:IR_0 " "Elaborating entity \"IR\" for hierarchy \"CPU:inst\|IR:IR_0\"" {  } { { "CPU.bdf" "IR_0" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1353447401856 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg IR.vhd(21) " "VHDL Process Statement warning at IR.vhd(21): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/IR.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/IR.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1353447401858 "|System|CPU:inst|IR:IR_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x16 CPU:inst\|mux2x16:mux_addr " "Elaborating entity \"mux2x16\" for hierarchy \"CPU:inst\|mux2x16:mux_addr\"" {  } { { "CPU.bdf" "mux_addr" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/quartus/CPU.bdf" { { -40 1088 1144 56 "mux_addr" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1353447401861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC CPU:inst\|PC:PC_0 " "Elaborating entity \"PC\" for hierarchy \"CPU:inst\|PC:PC_0\"" {  } { { "CPU.bdf" "PC_0" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/quartus/CPU.bdf" { { -184 808 968 -8 "PC_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1353447401866 ""}
{ "Error" "EVRFX_VHDL_OTHERS_ILLEGAL_AGGREGATE_CHOICE_UNCONST_TARGET" "PC.vhd(23) " "VHDL aggregate error at PC.vhd(23): OTHERS choice used in aggregate for unconstrained record or array type is not supported" {  } { { "../vhdl/PC.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/PC.vhd" 23 0 0 } }  } 0 10427 "VHDL aggregate error at %1!s!: OTHERS choice used in aggregate for unconstrained record or array type is not supported" 0 0 "" 0 -1 1353447401868 ""}
{ "Error" "EVRFX_VHDL_OPERATOR_CALL_FAILED" "\"&\" PC.vhd(23) " "VHDL Operator error at PC.vhd(23): failed to evaluate call to operator \"\"&\"\"" {  } { { "../vhdl/PC.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/PC.vhd" 23 0 0 } }  } 0 10658 "VHDL Operator error at %2!s!: failed to evaluate call to operator \"%1!s!\"" 0 0 "" 0 -1 1353447401868 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "16 32 PC.vhd(23) " "VHDL expression error at PC.vhd(23): expression has 16 elements, but must have 32 elements" {  } { { "../vhdl/PC.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/PC.vhd" 23 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "" 0 -1 1353447401868 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "CPU:inst\|PC:PC_0 " "Can't elaborate user hierarchy \"CPU:inst\|PC:PC_0\"" {  } { { "CPU.bdf" "PC_0" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/quartus/CPU.bdf" { { -184 808 968 -8 "PC_0" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "" 0 -1 1353447401869 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 3 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 4 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "340 " "Peak virtual memory: 340 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1353447402013 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 20 22:36:42 2012 " "Processing ended: Tue Nov 20 22:36:42 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1353447402013 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1353447402013 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1353447402013 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1353447402013 ""}
