// ==============================================================
// Generated by Vitis HLS v2024.1.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Infeasi_Res_S2_loadDDR_data_special (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        m_axi_gmem7_AWVALID,
        m_axi_gmem7_AWREADY,
        m_axi_gmem7_AWADDR,
        m_axi_gmem7_AWID,
        m_axi_gmem7_AWLEN,
        m_axi_gmem7_AWSIZE,
        m_axi_gmem7_AWBURST,
        m_axi_gmem7_AWLOCK,
        m_axi_gmem7_AWCACHE,
        m_axi_gmem7_AWPROT,
        m_axi_gmem7_AWQOS,
        m_axi_gmem7_AWREGION,
        m_axi_gmem7_AWUSER,
        m_axi_gmem7_WVALID,
        m_axi_gmem7_WREADY,
        m_axi_gmem7_WDATA,
        m_axi_gmem7_WSTRB,
        m_axi_gmem7_WLAST,
        m_axi_gmem7_WID,
        m_axi_gmem7_WUSER,
        m_axi_gmem7_ARVALID,
        m_axi_gmem7_ARREADY,
        m_axi_gmem7_ARADDR,
        m_axi_gmem7_ARID,
        m_axi_gmem7_ARLEN,
        m_axi_gmem7_ARSIZE,
        m_axi_gmem7_ARBURST,
        m_axi_gmem7_ARLOCK,
        m_axi_gmem7_ARCACHE,
        m_axi_gmem7_ARPROT,
        m_axi_gmem7_ARQOS,
        m_axi_gmem7_ARREGION,
        m_axi_gmem7_ARUSER,
        m_axi_gmem7_RVALID,
        m_axi_gmem7_RREADY,
        m_axi_gmem7_RDATA,
        m_axi_gmem7_RLAST,
        m_axi_gmem7_RID,
        m_axi_gmem7_RFIFONUM,
        m_axi_gmem7_RUSER,
        m_axi_gmem7_RRESP,
        m_axi_gmem7_BVALID,
        m_axi_gmem7_BREADY,
        m_axi_gmem7_BRESP,
        m_axi_gmem7_BID,
        m_axi_gmem7_BUSER,
        mem,
        colScale_fifo_lb_din,
        colScale_fifo_lb_num_data_valid,
        colScale_fifo_lb_fifo_cap,
        colScale_fifo_lb_full_n,
        colScale_fifo_lb_write,
        colScale_fifo_ub_din,
        colScale_fifo_ub_num_data_valid,
        colScale_fifo_ub_fifo_cap,
        colScale_fifo_ub_full_n,
        colScale_fifo_ub_write,
        n,
        nCols_c2_din,
        nCols_c2_num_data_valid,
        nCols_c2_fifo_cap,
        nCols_c2_full_n,
        nCols_c2_write,
        nCols_c3_din,
        nCols_c3_num_data_valid,
        nCols_c3_fifo_cap,
        nCols_c3_full_n,
        nCols_c3_write
);

parameter    ap_ST_fsm_state1 = 14'd1;
parameter    ap_ST_fsm_state2 = 14'd2;
parameter    ap_ST_fsm_state3 = 14'd4;
parameter    ap_ST_fsm_state4 = 14'd8;
parameter    ap_ST_fsm_state5 = 14'd16;
parameter    ap_ST_fsm_state6 = 14'd32;
parameter    ap_ST_fsm_state7 = 14'd64;
parameter    ap_ST_fsm_state8 = 14'd128;
parameter    ap_ST_fsm_state9 = 14'd256;
parameter    ap_ST_fsm_state10 = 14'd512;
parameter    ap_ST_fsm_state11 = 14'd1024;
parameter    ap_ST_fsm_state12 = 14'd2048;
parameter    ap_ST_fsm_state13 = 14'd4096;
parameter    ap_ST_fsm_state14 = 14'd8192;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
output   m_axi_gmem7_AWVALID;
input   m_axi_gmem7_AWREADY;
output  [63:0] m_axi_gmem7_AWADDR;
output  [0:0] m_axi_gmem7_AWID;
output  [31:0] m_axi_gmem7_AWLEN;
output  [2:0] m_axi_gmem7_AWSIZE;
output  [1:0] m_axi_gmem7_AWBURST;
output  [1:0] m_axi_gmem7_AWLOCK;
output  [3:0] m_axi_gmem7_AWCACHE;
output  [2:0] m_axi_gmem7_AWPROT;
output  [3:0] m_axi_gmem7_AWQOS;
output  [3:0] m_axi_gmem7_AWREGION;
output  [0:0] m_axi_gmem7_AWUSER;
output   m_axi_gmem7_WVALID;
input   m_axi_gmem7_WREADY;
output  [511:0] m_axi_gmem7_WDATA;
output  [63:0] m_axi_gmem7_WSTRB;
output   m_axi_gmem7_WLAST;
output  [0:0] m_axi_gmem7_WID;
output  [0:0] m_axi_gmem7_WUSER;
output   m_axi_gmem7_ARVALID;
input   m_axi_gmem7_ARREADY;
output  [63:0] m_axi_gmem7_ARADDR;
output  [0:0] m_axi_gmem7_ARID;
output  [31:0] m_axi_gmem7_ARLEN;
output  [2:0] m_axi_gmem7_ARSIZE;
output  [1:0] m_axi_gmem7_ARBURST;
output  [1:0] m_axi_gmem7_ARLOCK;
output  [3:0] m_axi_gmem7_ARCACHE;
output  [2:0] m_axi_gmem7_ARPROT;
output  [3:0] m_axi_gmem7_ARQOS;
output  [3:0] m_axi_gmem7_ARREGION;
output  [0:0] m_axi_gmem7_ARUSER;
input   m_axi_gmem7_RVALID;
output   m_axi_gmem7_RREADY;
input  [511:0] m_axi_gmem7_RDATA;
input   m_axi_gmem7_RLAST;
input  [0:0] m_axi_gmem7_RID;
input  [12:0] m_axi_gmem7_RFIFONUM;
input  [0:0] m_axi_gmem7_RUSER;
input  [1:0] m_axi_gmem7_RRESP;
input   m_axi_gmem7_BVALID;
output   m_axi_gmem7_BREADY;
input  [1:0] m_axi_gmem7_BRESP;
input  [0:0] m_axi_gmem7_BID;
input  [0:0] m_axi_gmem7_BUSER;
input  [63:0] mem;
output  [511:0] colScale_fifo_lb_din;
input  [2:0] colScale_fifo_lb_num_data_valid;
input  [2:0] colScale_fifo_lb_fifo_cap;
input   colScale_fifo_lb_full_n;
output   colScale_fifo_lb_write;
output  [511:0] colScale_fifo_ub_din;
input  [2:0] colScale_fifo_ub_num_data_valid;
input  [2:0] colScale_fifo_ub_fifo_cap;
input   colScale_fifo_ub_full_n;
output   colScale_fifo_ub_write;
input  [31:0] n;
output  [31:0] nCols_c2_din;
input  [2:0] nCols_c2_num_data_valid;
input  [2:0] nCols_c2_fifo_cap;
input   nCols_c2_full_n;
output   nCols_c2_write;
output  [31:0] nCols_c3_din;
input  [2:0] nCols_c3_num_data_valid;
input  [2:0] nCols_c3_fifo_cap;
input   nCols_c3_full_n;
output   nCols_c3_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg m_axi_gmem7_ARVALID;
reg[63:0] m_axi_gmem7_ARADDR;
reg[0:0] m_axi_gmem7_ARID;
reg[31:0] m_axi_gmem7_ARLEN;
reg[2:0] m_axi_gmem7_ARSIZE;
reg[1:0] m_axi_gmem7_ARBURST;
reg[1:0] m_axi_gmem7_ARLOCK;
reg[3:0] m_axi_gmem7_ARCACHE;
reg[2:0] m_axi_gmem7_ARPROT;
reg[3:0] m_axi_gmem7_ARQOS;
reg[3:0] m_axi_gmem7_ARREGION;
reg[0:0] m_axi_gmem7_ARUSER;
reg m_axi_gmem7_RREADY;
reg colScale_fifo_lb_write;
reg colScale_fifo_ub_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [13:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    gmem7_blk_n_AR;
wire    ap_CS_fsm_state2;
reg    nCols_c2_blk_n;
reg    nCols_c3_blk_n;
reg    ap_block_state1;
wire   [30:0] empty_fu_128_p3;
reg   [30:0] empty_reg_166;
wire  signed [57:0] trunc_ln_fu_136_p4;
reg   [57:0] trunc_ln_reg_171;
wire   [63:0] zext_ln73_fu_157_p1;
wire    grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_ap_start;
wire    grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_ap_done;
wire    grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_ap_idle;
wire    grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_ap_ready;
wire    grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_AWVALID;
wire   [63:0] grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_AWADDR;
wire   [0:0] grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_AWID;
wire   [31:0] grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_AWLEN;
wire   [2:0] grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_AWSIZE;
wire   [1:0] grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_AWBURST;
wire   [1:0] grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_AWLOCK;
wire   [3:0] grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_AWCACHE;
wire   [2:0] grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_AWPROT;
wire   [3:0] grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_AWQOS;
wire   [3:0] grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_AWREGION;
wire   [0:0] grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_AWUSER;
wire    grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_WVALID;
wire   [511:0] grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_WDATA;
wire   [63:0] grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_WSTRB;
wire    grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_WLAST;
wire   [0:0] grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_WID;
wire   [0:0] grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_WUSER;
wire    grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_ARVALID;
wire   [63:0] grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_ARADDR;
wire   [0:0] grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_ARID;
wire   [31:0] grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_ARLEN;
wire   [2:0] grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_ARSIZE;
wire   [1:0] grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_ARBURST;
wire   [1:0] grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_ARLOCK;
wire   [3:0] grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_ARCACHE;
wire   [2:0] grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_ARPROT;
wire   [3:0] grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_ARQOS;
wire   [3:0] grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_ARREGION;
wire   [0:0] grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_ARUSER;
wire    grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_RREADY;
wire    grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_BREADY;
wire   [511:0] grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_colScale_fifo_lb_din;
wire    grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_colScale_fifo_lb_write;
wire   [511:0] grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_colScale_fifo_ub_din;
wire    grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_colScale_fifo_ub_write;
reg    grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_ap_start_reg;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire  signed [63:0] sext_ln73_fu_146_p1;
reg    nCols_c3_write_local;
reg    nCols_c2_write_local;
wire   [0:0] icmp_ln73_fu_118_p2;
wire   [30:0] trunc_ln73_fu_124_p1;
reg   [13:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 14'd1;
#0 grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_ap_start_reg = 1'b0;
end

Infeasi_Res_S2_loadDDR_data_special_Pipeline_loadDDR_data grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_ap_start),
    .ap_done(grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_ap_done),
    .ap_idle(grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_ap_idle),
    .ap_ready(grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_ap_ready),
    .m_axi_gmem7_AWVALID(grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_AWVALID),
    .m_axi_gmem7_AWREADY(1'b0),
    .m_axi_gmem7_AWADDR(grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_AWADDR),
    .m_axi_gmem7_AWID(grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_AWID),
    .m_axi_gmem7_AWLEN(grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_AWLEN),
    .m_axi_gmem7_AWSIZE(grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_AWSIZE),
    .m_axi_gmem7_AWBURST(grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_AWBURST),
    .m_axi_gmem7_AWLOCK(grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_AWLOCK),
    .m_axi_gmem7_AWCACHE(grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_AWCACHE),
    .m_axi_gmem7_AWPROT(grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_AWPROT),
    .m_axi_gmem7_AWQOS(grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_AWQOS),
    .m_axi_gmem7_AWREGION(grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_AWREGION),
    .m_axi_gmem7_AWUSER(grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_AWUSER),
    .m_axi_gmem7_WVALID(grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_WVALID),
    .m_axi_gmem7_WREADY(1'b0),
    .m_axi_gmem7_WDATA(grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_WDATA),
    .m_axi_gmem7_WSTRB(grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_WSTRB),
    .m_axi_gmem7_WLAST(grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_WLAST),
    .m_axi_gmem7_WID(grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_WID),
    .m_axi_gmem7_WUSER(grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_WUSER),
    .m_axi_gmem7_ARVALID(grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_ARVALID),
    .m_axi_gmem7_ARREADY(m_axi_gmem7_ARREADY),
    .m_axi_gmem7_ARADDR(grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_ARADDR),
    .m_axi_gmem7_ARID(grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_ARID),
    .m_axi_gmem7_ARLEN(grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_ARLEN),
    .m_axi_gmem7_ARSIZE(grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_ARSIZE),
    .m_axi_gmem7_ARBURST(grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_ARBURST),
    .m_axi_gmem7_ARLOCK(grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_ARLOCK),
    .m_axi_gmem7_ARCACHE(grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_ARCACHE),
    .m_axi_gmem7_ARPROT(grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_ARPROT),
    .m_axi_gmem7_ARQOS(grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_ARQOS),
    .m_axi_gmem7_ARREGION(grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_ARREGION),
    .m_axi_gmem7_ARUSER(grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_ARUSER),
    .m_axi_gmem7_RVALID(m_axi_gmem7_RVALID),
    .m_axi_gmem7_RREADY(grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_RREADY),
    .m_axi_gmem7_RDATA(m_axi_gmem7_RDATA),
    .m_axi_gmem7_RLAST(m_axi_gmem7_RLAST),
    .m_axi_gmem7_RID(m_axi_gmem7_RID),
    .m_axi_gmem7_RFIFONUM(m_axi_gmem7_RFIFONUM),
    .m_axi_gmem7_RUSER(m_axi_gmem7_RUSER),
    .m_axi_gmem7_RRESP(m_axi_gmem7_RRESP),
    .m_axi_gmem7_BVALID(1'b0),
    .m_axi_gmem7_BREADY(grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_BREADY),
    .m_axi_gmem7_BRESP(2'd0),
    .m_axi_gmem7_BID(1'd0),
    .m_axi_gmem7_BUSER(1'd0),
    .colScale_fifo_lb_din(grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_colScale_fifo_lb_din),
    .colScale_fifo_lb_num_data_valid(3'd0),
    .colScale_fifo_lb_fifo_cap(3'd0),
    .colScale_fifo_lb_full_n(colScale_fifo_lb_full_n),
    .colScale_fifo_lb_write(grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_colScale_fifo_lb_write),
    .colScale_fifo_ub_din(grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_colScale_fifo_ub_din),
    .colScale_fifo_ub_num_data_valid(3'd0),
    .colScale_fifo_ub_fifo_cap(3'd0),
    .colScale_fifo_ub_full_n(colScale_fifo_ub_full_n),
    .colScale_fifo_ub_write(grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_colScale_fifo_ub_write),
    .n(n),
    .sext_ln73(trunc_ln_reg_171)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state14) & (grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_ap_done == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_ap_start_reg <= 1'b1;
        end else if ((grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_ap_ready == 1'b1)) begin
            grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        empty_reg_166 <= empty_fu_128_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((m_axi_gmem7_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        trunc_ln_reg_171 <= {{mem[63:6]}};
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_ap_done == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_gmem7_ARREADY == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) & (grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_ap_done == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        colScale_fifo_lb_write = grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_colScale_fifo_lb_write;
    end else begin
        colScale_fifo_lb_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        colScale_fifo_ub_write = grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_colScale_fifo_ub_write;
    end else begin
        colScale_fifo_ub_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        gmem7_blk_n_AR = m_axi_gmem7_ARREADY;
    end else begin
        gmem7_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) & (grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_ap_done == 1'b1))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_gmem7_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_gmem7_ARADDR = sext_ln73_fu_146_p1;
    end else if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        m_axi_gmem7_ARADDR = grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_ARADDR;
    end else begin
        m_axi_gmem7_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        m_axi_gmem7_ARBURST = grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_ARBURST;
    end else begin
        m_axi_gmem7_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        m_axi_gmem7_ARCACHE = grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_ARCACHE;
    end else begin
        m_axi_gmem7_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        m_axi_gmem7_ARID = grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_ARID;
    end else begin
        m_axi_gmem7_ARID = 1'd0;
    end
end

always @ (*) begin
    if (((m_axi_gmem7_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_gmem7_ARLEN = zext_ln73_fu_157_p1;
    end else if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        m_axi_gmem7_ARLEN = grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_ARLEN;
    end else begin
        m_axi_gmem7_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        m_axi_gmem7_ARLOCK = grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_ARLOCK;
    end else begin
        m_axi_gmem7_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        m_axi_gmem7_ARPROT = grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_ARPROT;
    end else begin
        m_axi_gmem7_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        m_axi_gmem7_ARQOS = grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_ARQOS;
    end else begin
        m_axi_gmem7_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        m_axi_gmem7_ARREGION = grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_ARREGION;
    end else begin
        m_axi_gmem7_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        m_axi_gmem7_ARSIZE = grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_ARSIZE;
    end else begin
        m_axi_gmem7_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        m_axi_gmem7_ARUSER = grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_ARUSER;
    end else begin
        m_axi_gmem7_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if (((m_axi_gmem7_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_gmem7_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        m_axi_gmem7_ARVALID = grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_ARVALID;
    end else begin
        m_axi_gmem7_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        m_axi_gmem7_RREADY = grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_m_axi_gmem7_RREADY;
    end else begin
        m_axi_gmem7_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        nCols_c2_blk_n = nCols_c2_full_n;
    end else begin
        nCols_c2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        nCols_c2_write_local = 1'b1;
    end else begin
        nCols_c2_write_local = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        nCols_c3_blk_n = nCols_c3_full_n;
    end else begin
        nCols_c3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        nCols_c3_write_local = 1'b1;
    end else begin
        nCols_c3_write_local = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((m_axi_gmem7_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & (grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0) | (nCols_c3_full_n == 1'b0) | (nCols_c2_full_n == 1'b0));
end

assign ap_ready = internal_ap_ready;

assign colScale_fifo_lb_din = grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_colScale_fifo_lb_din;

assign colScale_fifo_ub_din = grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_colScale_fifo_ub_din;

assign empty_fu_128_p3 = ((icmp_ln73_fu_118_p2[0:0] == 1'b1) ? trunc_ln73_fu_124_p1 : 31'd0);

assign grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_ap_start = grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_ap_start_reg;

assign icmp_ln73_fu_118_p2 = (($signed(n) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign m_axi_gmem7_AWADDR = 64'd0;

assign m_axi_gmem7_AWBURST = 2'd0;

assign m_axi_gmem7_AWCACHE = 4'd0;

assign m_axi_gmem7_AWID = 1'd0;

assign m_axi_gmem7_AWLEN = 32'd0;

assign m_axi_gmem7_AWLOCK = 2'd0;

assign m_axi_gmem7_AWPROT = 3'd0;

assign m_axi_gmem7_AWQOS = 4'd0;

assign m_axi_gmem7_AWREGION = 4'd0;

assign m_axi_gmem7_AWSIZE = 3'd0;

assign m_axi_gmem7_AWUSER = 1'd0;

assign m_axi_gmem7_AWVALID = 1'b0;

assign m_axi_gmem7_BREADY = 1'b0;

assign m_axi_gmem7_WDATA = 512'd0;

assign m_axi_gmem7_WID = 1'd0;

assign m_axi_gmem7_WLAST = 1'b0;

assign m_axi_gmem7_WSTRB = 64'd0;

assign m_axi_gmem7_WUSER = 1'd0;

assign m_axi_gmem7_WVALID = 1'b0;

assign nCols_c2_din = n;

assign nCols_c2_write = nCols_c2_write_local;

assign nCols_c3_din = n;

assign nCols_c3_write = nCols_c3_write_local;

assign sext_ln73_fu_146_p1 = trunc_ln_fu_136_p4;

assign start_out = real_start;

assign trunc_ln73_fu_124_p1 = n[30:0];

assign trunc_ln_fu_136_p4 = {{mem[63:6]}};

assign zext_ln73_fu_157_p1 = empty_reg_166;

endmodule //Infeasi_Res_S2_loadDDR_data_special
