name: implicit_port
description: implicit port signal tests
should_fail: 0
tags: 6.10
files: /home/travis/build/SymbiFlow/sv-tests/tests/chapter-6/6.10--implicit_port.sv
incdirs: 
top_module: 
rc: 0

--------------
Odin has decided you MAY fail ... :

WARNING (1)::ARG_ERROR Permissive flag is ON. Undefined behaviour may occur

WARNING (2)::ARG_ERROR /home/travis/build/SymbiFlow/sv-tests/tests/chapter-6/6.10--implicit_port.sv::1 File (/home/travis/build/SymbiFlow/sv-tests/tests/chapter-6/6.10--implicit_port.sv) has an unsupported extension (.sv), Odin only supports {  .v .vh }

--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree. Note this tree can be viewed using Grap Viz (see documentation)
Adding file /home/travis/build/SymbiFlow/sv-tests/tests/chapter-6/6.10--implicit_port.sv to parse list
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
==========================
Detected Top Level Module: 	top
==========================
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin
	Blif file available at  odin.blif
	Ran in 0.6ms
--------------------------------------------------------------------
--------------------------------------------------------------------
Odin ran with exit status: 0
Odin II took 0.00 seconds (max_rss 7.0 MiB)
