They have thresholds:

$NM_H = V_{OH(U)-V_{IH}}$

$NM_L = V_{IL} - V_{OL(U)}$

Power dissipation (Resistor Load)

$i_{D,max} = \frac{V_{DD}-I_D}{R_D}$

$P_{D,max}=i_{D,max}\cdot V_{DD}$


Power dissipation (NMOS Load)

$i_{D,max} = K_n(2(v_I - V_{TND})v_o -v_0^2)$

$P_{D,max}=i_{D,max}\cdot V_{DD}$
