Analysis & Elaboration report for CPU
Thu Dec 26 09:44:38 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: N_DFF:PC_com
  5. Parameter Settings for User Entity Instance: INST_Mem:Int_Mem
  6. Parameter Settings for User Entity Instance: INST_Mem:Int_Mem|N_bit_adder:u0
  7. Parameter Settings for User Entity Instance: N_bit_adder:PC_Add
  8. Parameter Settings for User Entity Instance: FetchDecode:fetc_decode
  9. Parameter Settings for User Entity Instance: Reg_File:Registers
 10. Parameter Settings for User Entity Instance: DecodeExecute:decode_execute
 11. Parameter Settings for User Entity Instance: ALU:ALU_C
 12. Parameter Settings for User Entity Instance: ALU:ALU_C|N_bit_adder:adder0
 13. Parameter Settings for User Entity Instance: ALU:ALU_C|N_bit_adder:adder1
 14. Parameter Settings for User Entity Instance: ALU:ALU_C|N_bit_adder:temp_adder
 15. Parameter Settings for User Entity Instance: ALU:ALU_C|N_bit_adder:adder2
 16. Parameter Settings for User Entity Instance: ALU:ALU_C|N_bit_adder:adder3
 17. Parameter Settings for User Entity Instance: CCR:Flags
 18. Parameter Settings for User Entity Instance: N_DFF:EX_MEM
 19. Parameter Settings for User Entity Instance: SP:Stack_P
 20. Parameter Settings for User Entity Instance: SP:Stack_P|N_bit_adder:u0
 21. Parameter Settings for User Entity Instance: Exception_Handling:exception_unit
 22. Parameter Settings for User Entity Instance: EPC:epc_register
 23. Parameter Settings for User Entity Instance: Data_Mem:DM
 24. Parameter Settings for User Entity Instance: N_DFF:MEM_WB
 25. Parameter Settings for User Entity Instance: N_DFF:Output_Reg
 26. Analysis & Elaboration Settings
 27. Port Connectivity Checks: "N_DFF:MEM_WB"
 28. Port Connectivity Checks: "EPC:epc_register"
 29. Port Connectivity Checks: "SP:Stack_P|N_bit_adder:u0"
 30. Port Connectivity Checks: "N_DFF:EX_MEM"
 31. Port Connectivity Checks: "ALU:ALU_C|N_bit_adder:adder3"
 32. Port Connectivity Checks: "ALU:ALU_C|N_bit_adder:temp_adder"
 33. Port Connectivity Checks: "ALU:ALU_C|N_bit_adder:adder1"
 34. Port Connectivity Checks: "N_bit_adder:PC_Add"
 35. Port Connectivity Checks: "INST_Mem:Int_Mem|N_bit_adder:u0"
 36. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Thu Dec 26 09:44:38 2024       ;
; Quartus Prime Version         ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                 ; CPU                                         ;
; Top-level Entity Name         ; CPU                                         ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: N_DFF:PC_com ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; width          ; 16    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: INST_Mem:Int_Mem ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; width          ; 16    ; Signed Integer                       ;
; address_bits   ; 12    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: INST_Mem:Int_Mem|N_bit_adder:u0 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; n              ; 12    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: N_bit_adder:PC_Add ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 16    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FetchDecode:fetc_decode ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; data_width     ; 16    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg_File:Registers ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; width          ; 16    ; Signed Integer                         ;
; address_bits   ; 3     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DecodeExecute:decode_execute ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                   ;
; word           ; 3     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALU_C ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; n              ; 16    ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALU_C|N_bit_adder:adder0 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; n              ; 16    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALU_C|N_bit_adder:adder1 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; n              ; 16    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALU_C|N_bit_adder:temp_adder ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 16    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALU_C|N_bit_adder:adder2 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; n              ; 16    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALU_C|N_bit_adder:adder3 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; n              ; 16    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: CCR:Flags ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; width          ; 3     ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: N_DFF:EX_MEM ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; width          ; 86    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: SP:Stack_P ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; width          ; 16    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SP:Stack_P|N_bit_adder:u0 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 16    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Exception_Handling:exception_unit ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; width          ; 16    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EPC:epc_register ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; width          ; 16    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Mem:DM ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; width          ; 16    ; Signed Integer                  ;
; address_bits   ; 12    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: N_DFF:MEM_WB ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; width          ; 44    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: N_DFF:Output_Reg ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; width          ; 16    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; CPU                ; CPU                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "N_DFF:MEM_WB"                                                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; en      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q[5..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EPC:epc_register"                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; epc  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SP:Stack_P|N_bit_adder:u0"                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; op1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; cin  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "N_DFF:EX_MEM"                                                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; q[84..81] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[0]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALU_C|N_bit_adder:adder3"                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALU_C|N_bit_adder:temp_adder"                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; op0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; cin  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALU_C|N_bit_adder:adder1" ;
+------+-------+----------+--------------------------------+
; Port ; Type  ; Severity ; Details                        ;
+------+-------+----------+--------------------------------+
; op1  ; Input ; Info     ; Stuck at GND                   ;
; cin  ; Input ; Info     ; Stuck at VCC                   ;
+------+-------+----------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "N_bit_adder:PC_Add"                                                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; op1[15..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; cin        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cout       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "INST_Mem:Int_Mem|N_bit_adder:u0"                                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; op1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; cin  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Dec 26 09:44:23 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file exception_handling.vhd
    Info (12022): Found design unit 1: Exception_Handling-behavioural File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/Exception_Handling.vhd Line: 21
    Info (12023): Found entity 1: Exception_Handling File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/Exception_Handling.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file epc.vhd
    Info (12022): Found design unit 1: EPC-behavioural File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/EPC.vhd Line: 20
    Info (12023): Found entity 1: EPC File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/EPC.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file fetchdecode.vhd
    Info (12022): Found design unit 1: FetchDecode-Behavioral File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/FetchDecode.vhd Line: 26
    Info (12023): Found entity 1: FetchDecode File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/FetchDecode.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file decodeexecute.vhd
    Info (12022): Found design unit 1: DecodeExecute-Behavioral File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/DecodeExecute.vhd Line: 85
    Info (12023): Found entity 1: DecodeExecute File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/DecodeExecute.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file reg_file.vhd
    Info (12022): Found design unit 1: Reg_File-Reg_File_arch File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/Reg_File.vhd Line: 19
    Info (12023): Found entity 1: Reg_File File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/Reg_File.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file n_bit_adder.vhd
    Info (12022): Found design unit 1: N_bit_adder-N_bit_adder_arch File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/N_bit_adder.vhd Line: 16
    Info (12023): Found entity 1: N_bit_adder File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/N_bit_adder.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux_4x1.vhd
    Info (12022): Found design unit 1: Mux_4x1-Mux_4x1_arch File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/Mux_4x1.vhd Line: 17
    Info (12023): Found entity 1: Mux_4x1 File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/Mux_4x1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux_2x1.vhd
    Info (12022): Found design unit 1: Mux_2x1-Mux_2x1_arch File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/Mux_2x1.vhd Line: 15
    Info (12023): Found entity 1: Mux_2x1 File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/Mux_2x1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file inst_mem.vhd
    Info (12022): Found design unit 1: INST_Mem-INST_Mem_arch File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/INST_Mem.vhd Line: 16
    Info (12023): Found entity 1: INST_Mem File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/INST_Mem.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file full_adder.vhd
    Info (12022): Found design unit 1: Full_adder-Full_adder_arch File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/Full_adder.vhd Line: 15
    Info (12023): Found entity 1: Full_adder File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/Full_adder.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file n_dff.vhd
    Info (12022): Found design unit 1: N_DFF-N_DFF_arch File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/N_DFF.vhd Line: 14
    Info (12023): Found entity 1: N_DFF File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/N_DFF.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU-ALU_arch File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/ALU.vhd Line: 20
    Info (12023): Found entity 1: ALU File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/ALU.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file cpu.vhd
    Info (12022): Found design unit 1: CPU-CPU_arch File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/CPU.vhd Line: 12
    Info (12023): Found entity 1: CPU File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/CPU.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file controller.vhd
    Info (12022): Found design unit 1: Controller-Controller_arch File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/Controller.vhd Line: 34
    Info (12023): Found entity 1: Controller File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/Controller.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file data_mem.vhd
    Info (12022): Found design unit 1: Data_Mem-Data_Mem_arch File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/Data_Mem.vhd Line: 19
    Info (12023): Found entity 1: Data_Mem File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/Data_Mem.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file sp.vhd
    Info (12022): Found design unit 1: SP-SP_arch File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/SP.vhd Line: 18
    Info (12023): Found entity 1: SP File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/SP.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file ccr.vhd
    Info (12022): Found design unit 1: CCR-CCR_arch File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/CCR.vhd Line: 15
    Info (12023): Found entity 1: CCR File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/CCR.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file forward_unit.vhd
    Info (12022): Found design unit 1: Forward_Unit-behaviour File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/Forward_Unit.vhd Line: 15
    Info (12023): Found entity 1: Forward_Unit File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/Forward_Unit.vhd Line: 5
Info (12127): Elaborating entity "CPU" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at CPU.vhd(288): object "epc_out" assigned a value but never read File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/CPU.vhd Line: 288
Warning (10036): Verilog HDL or VHDL warning at CPU.vhd(315): object "trash" assigned a value but never read File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/CPU.vhd Line: 315
Info (12128): Elaborating entity "N_DFF" for hierarchy "N_DFF:PC_com" File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/CPU.vhd Line: 342
Warning (10492): VHDL Process Statement warning at N_DFF.vhd(20): signal "en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/N_DFF.vhd Line: 20
Info (12128): Elaborating entity "INST_Mem" for hierarchy "INST_Mem:Int_Mem" File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/CPU.vhd Line: 343
Warning (10036): Verilog HDL or VHDL warning at INST_Mem.vhd(33): object "trash" assigned a value but never read File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/INST_Mem.vhd Line: 33
Info (12128): Elaborating entity "N_bit_adder" for hierarchy "INST_Mem:Int_Mem|N_bit_adder:u0" File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/INST_Mem.vhd Line: 50
Info (12128): Elaborating entity "Full_adder" for hierarchy "INST_Mem:Int_Mem|N_bit_adder:u0|Full_adder:\loop1:0:fx" File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/N_bit_adder.vhd Line: 30
Info (12128): Elaborating entity "N_bit_adder" for hierarchy "N_bit_adder:PC_Add" File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/CPU.vhd Line: 345
Info (12128): Elaborating entity "FetchDecode" for hierarchy "FetchDecode:fetc_decode" File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/CPU.vhd Line: 364
Info (12128): Elaborating entity "Reg_File" for hierarchy "Reg_File:Registers" File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/CPU.vhd Line: 370
Warning (10492): VHDL Process Statement warning at Reg_File.vhd(29): signal "WE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/Reg_File.vhd Line: 29
Info (12128): Elaborating entity "Controller" for hierarchy "Controller:Control" File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/CPU.vhd Line: 374
Info (12128): Elaborating entity "DecodeExecute" for hierarchy "DecodeExecute:decode_execute" File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/CPU.vhd Line: 431
Info (12128): Elaborating entity "Forward_Unit" for hierarchy "Forward_Unit:forwardu" File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/CPU.vhd Line: 445
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:ALU_C" File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/CPU.vhd Line: 462
Warning (10036): Verilog HDL or VHDL warning at ALU.vhd(35): object "trash" assigned a value but never read File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/ALU.vhd Line: 35
Info (12128): Elaborating entity "CCR" for hierarchy "CCR:Flags" File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/CPU.vhd Line: 463
Info (12128): Elaborating entity "N_DFF" for hierarchy "N_DFF:EX_MEM" File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/CPU.vhd Line: 476
Warning (10492): VHDL Process Statement warning at N_DFF.vhd(20): signal "en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/N_DFF.vhd Line: 20
Info (12128): Elaborating entity "SP" for hierarchy "SP:Stack_P" File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/CPU.vhd Line: 503
Warning (10036): Verilog HDL or VHDL warning at SP.vhd(30): object "trash" assigned a value but never read File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/SP.vhd Line: 30
Info (12128): Elaborating entity "Exception_Handling" for hierarchy "Exception_Handling:exception_unit" File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/CPU.vhd Line: 515
Info (12128): Elaborating entity "EPC" for hierarchy "EPC:epc_register" File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/CPU.vhd Line: 519
Info (12128): Elaborating entity "Data_Mem" for hierarchy "Data_Mem:DM" File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/CPU.vhd Line: 520
Warning (10492): VHDL Process Statement warning at Data_Mem.vhd(29): signal "WE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/Data_Mem.vhd Line: 29
Info (12128): Elaborating entity "N_DFF" for hierarchy "N_DFF:MEM_WB" File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/CPU.vhd Line: 548
Warning (10492): VHDL Process Statement warning at N_DFF.vhd(20): signal "en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/N_DFF.vhd Line: 20
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 4990 megabytes
    Info: Processing ended: Thu Dec 26 09:44:38 2024
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:14


