<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.6 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml system.twx system.ncd -o system.twr system.pcf

</twCmdLine><twDesign>system.ncd</twDesign><twDesignPath>system.ncd</twDesignPath><twPCF>system.pcf</twPCF><twPcfPath>system.pcf</twPcfPath><twDevInfo arch="virtex5" pkg="ff1136"><twDevName>xc5vlx110t</twDevName><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.73 2013-06-08, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn anchorID="2">WARNING:Timing:3223 - Timing constraint TS_rx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP &quot;rx_fifo_rd_to_wr_0&quot; TO TIMEGRP        &quot;clk_125_eth&quot; 8 ns DATAPATHONLY; ignored during timing analysis.</twWarn><twInfo anchorID="3">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="4">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="5">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="6">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twCycles twNum="128"><twSigConn><twSig>Ring[0].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X40Y108.B</twDriver><twLoad>SLICE_X40Y107.A5</twLoad></twSigConn><twSigConn><twSig>Ring[1].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X41Y108.D</twDriver><twLoad>SLICE_X40Y107.B1</twLoad></twSigConn><twSigConn><twSig>Ring[2].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X41Y108.B</twDriver><twLoad>SLICE_X40Y107.C5</twLoad></twSigConn><twSigConn><twSig>Ring[3].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X41Y107.C</twDriver><twLoad>SLICE_X40Y107.D1</twLoad></twSigConn><twSigConn><twSig>Ring[4].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X45Y109.A</twDriver><twLoad>SLICE_X44Y108.A4</twLoad></twSigConn><twSigConn><twSig>Ring[5].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X45Y108.D</twDriver><twLoad>SLICE_X44Y108.B1</twLoad></twSigConn><twSigConn><twSig>Ring[6].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X44Y109.C</twDriver><twLoad>SLICE_X44Y108.C3</twLoad></twSigConn><twSigConn><twSig>Ring[7].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X45Y109.B</twDriver><twLoad>SLICE_X44Y108.D5</twLoad></twSigConn><twSigConn><twSig>Ring[12].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X53Y103.C</twDriver><twLoad>SLICE_X50Y103.A3</twLoad></twSigConn><twSigConn><twSig>Ring[13].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X53Y102.B</twDriver><twLoad>SLICE_X50Y103.B4</twLoad></twSigConn><twSigConn><twSig>Ring[14].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X53Y103.B</twDriver><twLoad>SLICE_X50Y103.C2</twLoad></twSigConn><twSigConn><twSig>Ring[15].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X52Y103.D</twDriver><twLoad>SLICE_X50Y103.D1</twLoad></twSigConn><twSigConn><twSig>Ring[8].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X50Y102.A</twDriver><twLoad>SLICE_X51Y103.A4</twLoad></twSigConn><twSigConn><twSig>Ring[9].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X50Y102.D</twDriver><twLoad>SLICE_X51Y103.B6</twLoad></twSigConn><twSigConn><twSig>Ring[10].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X53Y103.A</twDriver><twLoad>SLICE_X51Y103.C1</twLoad></twSigConn><twSigConn><twSig>Ring[11].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X51Y102.A</twDriver><twLoad>SLICE_X51Y103.D2</twLoad></twSigConn><twSigConn><twSig>Ring[8].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X1Y100.C</twDriver><twLoad>SLICE_X0Y100.A3</twLoad></twSigConn><twSigConn><twSig>Ring[9].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X0Y99.A</twDriver><twLoad>SLICE_X0Y100.B3</twLoad></twSigConn><twSigConn><twSig>Ring[10].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X0Y99.B</twDriver><twLoad>SLICE_X0Y100.C5</twLoad></twSigConn><twSigConn><twSig>Ring[11].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X1Y100.B</twDriver><twLoad>SLICE_X0Y100.D3</twLoad></twSigConn><twSigConn><twSig>Ring[12].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X1Y100.D</twDriver><twLoad>SLICE_X0Y101.A6</twLoad></twSigConn><twSigConn><twSig>Ring[13].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X1Y101.C</twDriver><twLoad>SLICE_X0Y101.B6</twLoad></twSigConn><twSigConn><twSig>Ring[14].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X0Y102.D</twDriver><twLoad>SLICE_X0Y101.C4</twLoad></twSigConn><twSigConn><twSig>Ring[15].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X0Y102.B</twDriver><twLoad>SLICE_X0Y101.D5</twLoad></twSigConn><twSigConn><twSig>Ring[0].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X1Y107.A</twDriver><twLoad>SLICE_X1Y108.A4</twLoad></twSigConn><twSigConn><twSig>Ring[1].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X1Y110.B</twDriver><twLoad>SLICE_X1Y108.B6</twLoad></twSigConn><twSigConn><twSig>Ring[2].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X0Y107.A</twDriver><twLoad>SLICE_X1Y108.C2</twLoad></twSigConn><twSigConn><twSig>Ring[3].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X3Y109.D</twDriver><twLoad>SLICE_X1Y108.D4</twLoad></twSigConn><twSigConn><twSig>Ring[4].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X0Y109.D</twDriver><twLoad>SLICE_X1Y109.A5</twLoad></twSigConn><twSigConn><twSig>Ring[5].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X3Y109.B</twDriver><twLoad>SLICE_X1Y109.B4</twLoad></twSigConn><twSigConn><twSig>Ring[6].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X1Y110.D</twDriver><twLoad>SLICE_X1Y109.C6</twLoad></twSigConn><twSigConn><twSig>Ring[7].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X0Y109.C</twDriver><twLoad>SLICE_X1Y109.D1</twLoad></twSigConn><twSigConn><twSig>Ring[0].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X49Y113.D</twDriver><twLoad>SLICE_X50Y113.A1</twLoad></twSigConn><twSigConn><twSig>Ring[1].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X49Y113.B</twDriver><twLoad>SLICE_X50Y113.B4</twLoad></twSigConn><twSigConn><twSig>Ring[2].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X51Y113.C</twDriver><twLoad>SLICE_X50Y113.C5</twLoad></twSigConn><twSigConn><twSig>Ring[3].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X49Y114.B</twDriver><twLoad>SLICE_X50Y113.D5</twLoad></twSigConn><twSigConn><twSig>Ring[4].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X54Y116.B</twDriver><twLoad>SLICE_X54Y115.A3</twLoad></twSigConn><twSigConn><twSig>Ring[5].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X55Y115.B</twDriver><twLoad>SLICE_X54Y115.B5</twLoad></twSigConn><twSigConn><twSig>Ring[6].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X54Y116.D</twDriver><twLoad>SLICE_X54Y115.C4</twLoad></twSigConn><twSigConn><twSig>Ring[7].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X55Y115.D</twDriver><twLoad>SLICE_X54Y115.D6</twLoad></twSigConn><twSigConn><twSig>Ring[12].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X67Y113.B</twDriver><twLoad>SLICE_X66Y113.A1</twLoad></twSigConn><twSigConn><twSig>Ring[13].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X69Y113.C</twDriver><twLoad>SLICE_X66Y113.B3</twLoad></twSigConn><twSigConn><twSig>Ring[14].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X68Y113.A</twDriver><twLoad>SLICE_X66Y113.C1</twLoad></twSigConn><twSigConn><twSig>Ring[15].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X69Y114.B</twDriver><twLoad>SLICE_X66Y113.D3</twLoad></twSigConn><twSigConn><twSig>Ring[8].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X68Y112.B</twDriver><twLoad>SLICE_X69Y112.A1</twLoad></twSigConn><twSigConn><twSig>Ring[9].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X69Y111.D</twDriver><twLoad>SLICE_X69Y112.B6</twLoad></twSigConn><twSigConn><twSig>Ring[10].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X69Y111.A</twDriver><twLoad>SLICE_X69Y112.C2</twLoad></twSigConn><twSigConn><twSig>Ring[11].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X68Y112.A</twDriver><twLoad>SLICE_X69Y112.D5</twLoad></twSigConn><twSigConn><twSig>Ring[4].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X42Y115.A</twDriver><twLoad>SLICE_X40Y115.A6</twLoad></twSigConn><twSigConn><twSig>Ring[5].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X41Y115.A</twDriver><twLoad>SLICE_X40Y115.B3</twLoad></twSigConn><twSigConn><twSig>Ring[6].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X40Y117.B</twDriver><twLoad>SLICE_X40Y115.C3</twLoad></twSigConn><twSigConn><twSig>Ring[7].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X42Y116.D</twDriver><twLoad>SLICE_X40Y115.D3</twLoad></twSigConn><twSigConn><twSig>Ring[0].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X41Y117.D</twDriver><twLoad>SLICE_X40Y116.A2</twLoad></twSigConn><twSigConn><twSig>Ring[1].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X40Y117.C</twDriver><twLoad>SLICE_X40Y116.B3</twLoad></twSigConn><twSigConn><twSig>Ring[2].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X41Y117.C</twDriver><twLoad>SLICE_X40Y116.C6</twLoad></twSigConn><twSigConn><twSig>Ring[3].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X41Y117.A</twDriver><twLoad>SLICE_X40Y116.D2</twLoad></twSigConn><twSigConn><twSig>Ring[8].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X58Y110.A</twDriver><twLoad>SLICE_X59Y111.A4</twLoad></twSigConn><twSigConn><twSig>Ring[9].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X58Y111.A</twDriver><twLoad>SLICE_X59Y111.B3</twLoad></twSigConn><twSigConn><twSig>Ring[10].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X60Y111.B</twDriver><twLoad>SLICE_X59Y111.C2</twLoad></twSigConn><twSigConn><twSig>Ring[11].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X58Y111.B</twDriver><twLoad>SLICE_X59Y111.D3</twLoad></twSigConn><twSigConn><twSig>Ring[12].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X63Y112.B</twDriver><twLoad>SLICE_X61Y112.A4</twLoad></twSigConn><twSigConn><twSig>Ring[13].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X62Y113.A</twDriver><twLoad>SLICE_X61Y112.B6</twLoad></twSigConn><twSigConn><twSig>Ring[14].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X63Y113.A</twDriver><twLoad>SLICE_X61Y112.C4</twLoad></twSigConn><twSigConn><twSig>Ring[15].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X63Y112.A</twDriver><twLoad>SLICE_X61Y112.D1</twLoad></twSigConn><twSigConn><twSig>Ring[0].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X46Y119.A</twDriver><twLoad>SLICE_X46Y120.A4</twLoad></twSigConn><twSigConn><twSig>Ring[1].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X47Y120.D</twDriver><twLoad>SLICE_X46Y120.B1</twLoad></twSigConn><twSigConn><twSig>Ring[2].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X47Y120.B</twDriver><twLoad>SLICE_X46Y120.C6</twLoad></twSigConn><twSigConn><twSig>Ring[3].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X46Y122.C</twDriver><twLoad>SLICE_X46Y120.D3</twLoad></twSigConn><twSigConn><twSig>Ring[4].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X44Y121.B</twDriver><twLoad>SLICE_X46Y121.A3</twLoad></twSigConn><twSigConn><twSig>Ring[5].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X46Y122.B</twDriver><twLoad>SLICE_X46Y121.B3</twLoad></twSigConn><twSigConn><twSig>Ring[6].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X46Y122.A</twDriver><twLoad>SLICE_X46Y121.C4</twLoad></twSigConn><twSigConn><twSig>Ring[7].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X47Y123.B</twDriver><twLoad>SLICE_X46Y121.D1</twLoad></twSigConn><twSigConn><twSig>Ring[8].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X69Y118.A</twDriver><twLoad>SLICE_X68Y119.A4</twLoad></twSigConn><twSigConn><twSig>Ring[9].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X69Y119.B</twDriver><twLoad>SLICE_X68Y119.B5</twLoad></twSigConn><twSigConn><twSig>Ring[10].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X71Y120.C</twDriver><twLoad>SLICE_X68Y119.C4</twLoad></twSigConn><twSigConn><twSig>Ring[11].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X69Y119.C</twDriver><twLoad>SLICE_X68Y119.D1</twLoad></twSigConn><twSigConn><twSig>Ring[12].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X71Y120.D</twDriver><twLoad>SLICE_X68Y120.A3</twLoad></twSigConn><twSigConn><twSig>Ring[13].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X70Y120.B</twDriver><twLoad>SLICE_X68Y120.B4</twLoad></twSigConn><twSigConn><twSig>Ring[14].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X69Y120.B</twDriver><twLoad>SLICE_X68Y120.C6</twLoad></twSigConn><twSigConn><twSig>Ring[15].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X70Y120.D</twDriver><twLoad>SLICE_X68Y120.D1</twLoad></twSigConn><twSigConn><twSig>Ring[0].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X47Y130.C</twDriver><twLoad>SLICE_X46Y130.A3</twLoad></twSigConn><twSigConn><twSig>Ring[1].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X45Y130.C</twDriver><twLoad>SLICE_X46Y130.B3</twLoad></twSigConn><twSigConn><twSig>Ring[2].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X44Y130.A</twDriver><twLoad>SLICE_X46Y130.C6</twLoad></twSigConn><twSigConn><twSig>Ring[3].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X47Y131.A</twDriver><twLoad>SLICE_X46Y130.D1</twLoad></twSigConn><twSigConn><twSig>Ring[4].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X47Y132.B</twDriver><twLoad>SLICE_X46Y131.A3</twLoad></twSigConn><twSigConn><twSig>Ring[5].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X46Y132.A</twDriver><twLoad>SLICE_X46Y131.B6</twLoad></twSigConn><twSigConn><twSig>Ring[6].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X47Y133.A</twDriver><twLoad>SLICE_X46Y131.C1</twLoad></twSigConn><twSigConn><twSig>Ring[7].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X47Y132.A</twDriver><twLoad>SLICE_X46Y131.D2</twLoad></twSigConn><twSigConn><twSig>Ring[8].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X67Y130.A</twDriver><twLoad>SLICE_X64Y130.A6</twLoad></twSigConn><twSigConn><twSig>Ring[9].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X64Y129.A</twDriver><twLoad>SLICE_X64Y130.B4</twLoad></twSigConn><twSigConn><twSig>Ring[10].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X67Y131.A</twDriver><twLoad>SLICE_X64Y130.C1</twLoad></twSigConn><twSigConn><twSig>Ring[11].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X63Y130.A</twDriver><twLoad>SLICE_X64Y130.D2</twLoad></twSigConn><twSigConn><twSig>Ring[12].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X64Y132.A</twDriver><twLoad>SLICE_X64Y131.A2</twLoad></twSigConn><twSigConn><twSig>Ring[13].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X65Y131.A</twDriver><twLoad>SLICE_X64Y131.B3</twLoad></twSigConn><twSigConn><twSig>Ring[14].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X65Y131.B</twDriver><twLoad>SLICE_X64Y131.C6</twLoad></twSigConn><twSigConn><twSig>Ring[15].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X64Y132.B</twDriver><twLoad>SLICE_X64Y131.D3</twLoad></twSigConn><twSigConn><twSig>Ring[0].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X47Y140.A</twDriver><twLoad>SLICE_X46Y141.A4</twLoad></twSigConn><twSigConn><twSig>Ring[1].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X47Y141.C</twDriver><twLoad>SLICE_X46Y141.B6</twLoad></twSigConn><twSigConn><twSig>Ring[2].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X47Y141.A</twDriver><twLoad>SLICE_X46Y141.C1</twLoad></twSigConn><twSigConn><twSig>Ring[3].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X47Y142.D</twDriver><twLoad>SLICE_X46Y141.D6</twLoad></twSigConn><twSigConn><twSig>Ring[4].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X47Y144.B</twDriver><twLoad>SLICE_X46Y144.A1</twLoad></twSigConn><twSigConn><twSig>Ring[5].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X47Y144.A</twDriver><twLoad>SLICE_X46Y144.B3</twLoad></twSigConn><twSigConn><twSig>Ring[6].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X47Y145.C</twDriver><twLoad>SLICE_X46Y144.C6</twLoad></twSigConn><twSigConn><twSig>Ring[7].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X46Y145.C</twDriver><twLoad>SLICE_X46Y144.D5</twLoad></twSigConn><twSigConn><twSig>Ring[8].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X68Y141.B</twDriver><twLoad>SLICE_X66Y141.A4</twLoad></twSigConn><twSigConn><twSig>Ring[9].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X69Y141.A</twDriver><twLoad>SLICE_X66Y141.B6</twLoad></twSigConn><twSigConn><twSig>Ring[10].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X69Y142.A</twDriver><twLoad>SLICE_X66Y141.C1</twLoad></twSigConn><twSigConn><twSig>Ring[11].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X67Y142.A</twDriver><twLoad>SLICE_X66Y141.D2</twLoad></twSigConn><twSigConn><twSig>Ring[12].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X69Y142.B</twDriver><twLoad>SLICE_X67Y141.A5</twLoad></twSigConn><twSigConn><twSig>Ring[13].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X67Y143.A</twDriver><twLoad>SLICE_X67Y141.B2</twLoad></twSigConn><twSigConn><twSig>Ring[14].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X67Y143.B</twDriver><twLoad>SLICE_X67Y141.C1</twLoad></twSigConn><twSigConn><twSig>Ring[15].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X66Y143.A</twDriver><twLoad>SLICE_X67Y141.D4</twLoad></twSigConn><twSigConn><twSig>Ring[12].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X2Y61.A</twDriver><twLoad>SLICE_X0Y62.A6</twLoad></twSigConn><twSigConn><twSig>Ring[13].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X1Y61.D</twDriver><twLoad>SLICE_X0Y62.B6</twLoad></twSigConn><twSigConn><twSig>Ring[14].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X1Y62.D</twDriver><twLoad>SLICE_X0Y62.C3</twLoad></twSigConn><twSigConn><twSig>Ring[15].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X0Y61.C</twDriver><twLoad>SLICE_X0Y62.D5</twLoad></twSigConn><twSigConn><twSig>Ring[8].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X1Y62.A</twDriver><twLoad>SLICE_X0Y63.A3</twLoad></twSigConn><twSigConn><twSig>Ring[9].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X1Y61.B</twDriver><twLoad>SLICE_X0Y63.B4</twLoad></twSigConn><twSigConn><twSig>Ring[10].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X1Y61.C</twDriver><twLoad>SLICE_X0Y63.C5</twLoad></twSigConn><twSigConn><twSig>Ring[11].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X0Y64.B</twDriver><twLoad>SLICE_X0Y63.D5</twLoad></twSigConn><twSigConn><twSig>Ring[0].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X1Y82.C</twDriver><twLoad>SLICE_X1Y83.A3</twLoad></twSigConn><twSigConn><twSig>Ring[1].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X0Y83.B</twDriver><twLoad>SLICE_X1Y83.B5</twLoad></twSigConn><twSigConn><twSig>Ring[2].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X0Y84.D</twDriver><twLoad>SLICE_X1Y83.C4</twLoad></twSigConn><twSigConn><twSig>Ring[3].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X0Y85.B</twDriver><twLoad>SLICE_X1Y83.D3</twLoad></twSigConn><twSigConn><twSig>Ring[4].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X0Y83.A</twDriver><twLoad>SLICE_X1Y84.A4</twLoad></twSigConn><twSigConn><twSig>Ring[5].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X1Y85.D</twDriver><twLoad>SLICE_X1Y84.B1</twLoad></twSigConn><twSigConn><twSig>Ring[6].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X2Y84.A</twDriver><twLoad>SLICE_X1Y84.C1</twLoad></twSigConn><twSigConn><twSig>Ring[7].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X1Y85.A</twDriver><twLoad>SLICE_X1Y84.D2</twLoad></twSigConn></twCycles><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_CLK_125 = PERIOD TIMEGRP &quot;clk_125_eth&quot; 7.9 ns HIGH 50%;</twConstName><twItemCnt>128699</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5192</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.862</twMinPer></twConstHead><twPathRptBanner iPaths="366" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_src_add_7 (SLICE_X47Y55.D2), 366 paths
</twPathRptBanner><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.038</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_1</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_src_add_7</twDest><twTotPathDel>7.709</twTotPathDel><twClkSkew dest = "1.263" src = "1.334">0.071</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_1</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_src_add_7</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X84Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X84Y73.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y67.D1</twSite><twDelType>net</twDelType><twFanCnt>47</twFanCnt><twDelInfo twEdge="twRising">2.259</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/rx_state_cmp_eq0027</twComp><twBEL>E2M/EC/tx_state_cmp_eq003311</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y67.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>E2M/EC/rx_state_cmp_eq0027</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N2821</twComp><twBEL>E2M/EC/tx_header_counter_mux0000&lt;3&gt;412</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y57.B2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.407</twDelInfo><twComp>E2M/EC/N2821</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N389</twComp><twBEL>E2M/EC/tx_header_buffer_src_add_mux0000&lt;11&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y54.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>E2M/EC/N389</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y54.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>E2M/EC/tx_packet_payload_69_mux0000253</twComp><twBEL>E2M/EC/tx_header_buffer_src_add_mux0000&lt;11&gt;536_G</twBEL><twBEL>E2M/EC/tx_header_buffer_src_add_mux0000&lt;11&gt;536</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y55.D2</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.297</twDelInfo><twComp>E2M/EC/N13</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y55.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_src_add&lt;7&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_src_add_mux0000&lt;7&gt;1</twBEL><twBEL>E2M/EC/tx_header_buffer_src_add_7</twBEL></twPathDel><twLogDel>1.157</twLogDel><twRouteDel>6.552</twRouteDel><twTotDel>7.709</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.039</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_1</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_src_add_7</twDest><twTotPathDel>7.708</twTotPathDel><twClkSkew dest = "1.263" src = "1.334">0.071</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_1</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_src_add_7</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X84Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X84Y73.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y67.D1</twSite><twDelType>net</twDelType><twFanCnt>47</twFanCnt><twDelInfo twEdge="twRising">2.259</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/rx_state_cmp_eq0027</twComp><twBEL>E2M/EC/tx_state_cmp_eq003311</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y67.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>E2M/EC/rx_state_cmp_eq0027</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N2821</twComp><twBEL>E2M/EC/tx_header_counter_mux0000&lt;3&gt;412</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y57.B2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.407</twDelInfo><twComp>E2M/EC/N2821</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N389</twComp><twBEL>E2M/EC/tx_header_buffer_src_add_mux0000&lt;11&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y54.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>E2M/EC/N389</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y54.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>E2M/EC/tx_packet_payload_69_mux0000253</twComp><twBEL>E2M/EC/tx_header_buffer_src_add_mux0000&lt;11&gt;536_F</twBEL><twBEL>E2M/EC/tx_header_buffer_src_add_mux0000&lt;11&gt;536</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y55.D2</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.297</twDelInfo><twComp>E2M/EC/N13</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y55.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_src_add&lt;7&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_src_add_mux0000&lt;7&gt;1</twBEL><twBEL>E2M/EC/tx_header_buffer_src_add_7</twBEL></twPathDel><twLogDel>1.155</twLogDel><twRouteDel>6.553</twRouteDel><twTotDel>7.708</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.128</twSlack><twSrc BELType="FF">E2M/EC/rx_header_buffer_len_13</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_src_add_7</twDest><twTotPathDel>7.635</twTotPathDel><twClkSkew dest = "1.263" src = "1.318">0.055</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/EC/rx_header_buffer_len_13</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_src_add_7</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X76Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X76Y62.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/EC/rx_header_buffer_len&lt;14&gt;</twComp><twBEL>E2M/EC/rx_header_buffer_len_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y65.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>E2M/EC/rx_header_buffer_len&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y65.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/rx_error_status&lt;6&gt;</twComp><twBEL>E2M/EC/rx_state_and0015171</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y65.C1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.063</twDelInfo><twComp>E2M/EC/rx_state_and0015171</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y65.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/rx_state_and0015135</twComp><twBEL>E2M/EC/rx_state_and00191</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y67.D6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>E2M/EC/rx_state_and0019</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N2821</twComp><twBEL>E2M/EC/tx_header_counter_mux0000&lt;3&gt;412</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y57.B2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.407</twDelInfo><twComp>E2M/EC/N2821</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N389</twComp><twBEL>E2M/EC/tx_header_buffer_src_add_mux0000&lt;11&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y54.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>E2M/EC/N389</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y54.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>E2M/EC/tx_packet_payload_69_mux0000253</twComp><twBEL>E2M/EC/tx_header_buffer_src_add_mux0000&lt;11&gt;536_G</twBEL><twBEL>E2M/EC/tx_header_buffer_src_add_mux0000&lt;11&gt;536</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y55.D2</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.297</twDelInfo><twComp>E2M/EC/N13</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y55.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_src_add&lt;7&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_src_add_mux0000&lt;7&gt;1</twBEL><twBEL>E2M/EC/tx_header_buffer_src_add_7</twBEL></twPathDel><twLogDel>1.251</twLogDel><twRouteDel>6.384</twRouteDel><twTotDel>7.635</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="85" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_packet_payload_56 (SLICE_X61Y74.A2), 85 paths
</twPathRptBanner><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.095</twSlack><twSrc BELType="FF">E2M/EC/rx_state_0</twSrc><twDest BELType="FF">E2M/EC/tx_packet_payload_56</twDest><twTotPathDel>7.671</twTotPathDel><twClkSkew dest = "0.455" src = "0.507">0.052</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/rx_state_0</twSrc><twDest BELType='FF'>E2M/EC/tx_packet_payload_56</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X68Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X68Y66.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/EC/rx_state&lt;1&gt;</twComp><twBEL>E2M/EC/rx_state_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y73.B1</twSite><twDelType>net</twDelType><twFanCnt>128</twFanCnt><twDelInfo twEdge="twRising">1.797</twDelInfo><twComp>E2M/EC/rx_state&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y73.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N349</twComp><twBEL>E2M/EC/tx_header_counter_mux0000&lt;4&gt;6221</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y70.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.336</twDelInfo><twComp>E2M/EC/N349</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/rx_state_cmp_eq0029</twComp><twBEL>E2M/EC/ethToFifoCommand_mux0000&lt;1&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y78.A3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.069</twDelInfo><twComp>E2M/EC/N378</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y78.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N396</twComp><twBEL>E2M/EC/tx_packet_payload_56_mux000091</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y81.A1</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.454</twDelInfo><twComp>E2M/EC/N396</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_packet_payload_57_mux000010</twComp><twBEL>E2M/EC/tx_packet_payload_56_mux000034</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y74.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>E2M/EC/tx_packet_payload_56_mux000034</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y74.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>E2M/EC/tx_packet_payload&lt;59&gt;</twComp><twBEL>E2M/EC/tx_packet_payload_56_mux00001011</twBEL><twBEL>E2M/EC/tx_packet_payload_56</twBEL></twPathDel><twLogDel>0.873</twLogDel><twRouteDel>6.798</twRouteDel><twTotDel>7.671</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.421</twSlack><twSrc BELType="FF">E2M/EC/rx_state_1</twSrc><twDest BELType="FF">E2M/EC/tx_packet_payload_56</twDest><twTotPathDel>7.345</twTotPathDel><twClkSkew dest = "0.455" src = "0.507">0.052</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/rx_state_1</twSrc><twDest BELType='FF'>E2M/EC/tx_packet_payload_56</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X68Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X68Y66.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/EC/rx_state&lt;1&gt;</twComp><twBEL>E2M/EC/rx_state_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y73.B3</twSite><twDelType>net</twDelType><twFanCnt>144</twFanCnt><twDelInfo twEdge="twRising">1.471</twDelInfo><twComp>E2M/EC/rx_state&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y73.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N349</twComp><twBEL>E2M/EC/tx_header_counter_mux0000&lt;4&gt;6221</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y70.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.336</twDelInfo><twComp>E2M/EC/N349</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/rx_state_cmp_eq0029</twComp><twBEL>E2M/EC/ethToFifoCommand_mux0000&lt;1&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y78.A3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.069</twDelInfo><twComp>E2M/EC/N378</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y78.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N396</twComp><twBEL>E2M/EC/tx_packet_payload_56_mux000091</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y81.A1</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.454</twDelInfo><twComp>E2M/EC/N396</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_packet_payload_57_mux000010</twComp><twBEL>E2M/EC/tx_packet_payload_56_mux000034</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y74.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>E2M/EC/tx_packet_payload_56_mux000034</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y74.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>E2M/EC/tx_packet_payload&lt;59&gt;</twComp><twBEL>E2M/EC/tx_packet_payload_56_mux00001011</twBEL><twBEL>E2M/EC/tx_packet_payload_56</twBEL></twPathDel><twLogDel>0.873</twLogDel><twRouteDel>6.472</twRouteDel><twTotDel>7.345</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>11.9</twPctLog><twPctRoute>88.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.874</twSlack><twSrc BELType="FF">E2M/EC/tx_read_len_11</twSrc><twDest BELType="FF">E2M/EC/tx_packet_payload_56</twDest><twTotPathDel>6.820</twTotPathDel><twClkSkew dest = "1.144" src = "1.268">0.124</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/tx_read_len_11</twSrc><twDest BELType='FF'>E2M/EC/tx_packet_payload_56</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X43Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X43Y66.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/tx_read_len&lt;13&gt;</twComp><twBEL>E2M/EC/tx_read_len_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y67.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.757</twDelInfo><twComp>E2M/EC/tx_read_len&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N847</twComp><twBEL>E2M/EC/tx_read_len_cmp_eq0000195_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y66.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>N847</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y66.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_read_len_cmp_eq0000177</twComp><twBEL>E2M/EC/tx_read_len_cmp_eq0000195</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y65.B2</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.771</twDelInfo><twComp>E2M/EC/tx_state_and0001</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y65.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N305</twComp><twBEL>E2M/EC/N305</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y81.A6</twSite><twDelType>net</twDelType><twFanCnt>91</twFanCnt><twDelInfo twEdge="twRising">1.795</twDelInfo><twComp>E2M/EC/N305</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_packet_payload_57_mux000010</twComp><twBEL>E2M/EC/tx_packet_payload_56_mux000034</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y74.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>E2M/EC/tx_packet_payload_56_mux000034</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y74.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>E2M/EC/tx_packet_payload&lt;59&gt;</twComp><twBEL>E2M/EC/tx_packet_payload_56_mux00001011</twBEL><twBEL>E2M/EC/tx_packet_payload_56</twBEL></twPathDel><twLogDel>0.852</twLogDel><twRouteDel>5.968</twRouteDel><twTotDel>6.820</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="130" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_save_dest_add_0 (SLICE_X73Y53.A1), 130 paths
</twPathRptBanner><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.152</twSlack><twSrc BELType="FF">E2M/EC/rx_mem_length_11</twSrc><twDest BELType="FF">E2M/EC/tx_save_dest_add_0</twDest><twTotPathDel>7.703</twTotPathDel><twClkSkew dest = "1.294" src = "1.257">-0.037</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/EC/rx_mem_length_11</twSrc><twDest BELType='FF'>E2M/EC/tx_save_dest_add_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X47Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X47Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/rx_mem_length&lt;14&gt;</twComp><twBEL>E2M/EC/rx_mem_length_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y72.D1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.351</twDelInfo><twComp>E2M/EC/rx_mem_length&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y72.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy&lt;3&gt;</twComp><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_lut&lt;3&gt;</twBEL><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y73.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy&lt;6&gt;</twComp><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y63.D1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.459</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N326</twComp><twBEL>E2M/EC/tx_save_dest_add_mux0000&lt;0&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y55.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.069</twDelInfo><twComp>N326</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_save_dest_add&lt;10&gt;</twComp><twBEL>E2M/EC/tx_save_dest_add_mux0000&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y53.A1</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">1.418</twDelInfo><twComp>E2M/EC/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y53.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>E2M/EC/tx_save_dest_add&lt;3&gt;</twComp><twBEL>E2M/EC/tx_save_dest_add_mux0000&lt;0&gt;2</twBEL><twBEL>E2M/EC/tx_save_dest_add_0</twBEL></twPathDel><twLogDel>1.406</twLogDel><twRouteDel>6.297</twRouteDel><twTotDel>7.703</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.195</twSlack><twSrc BELType="FF">E2M/EC/rx_mem_length_9</twSrc><twDest BELType="FF">E2M/EC/tx_save_dest_add_0</twDest><twTotPathDel>7.666</twTotPathDel><twClkSkew dest = "1.294" src = "1.251">-0.043</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/EC/rx_mem_length_9</twSrc><twDest BELType='FF'>E2M/EC/tx_save_dest_add_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X44Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X44Y71.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/EC/rx_mem_length&lt;10&gt;</twComp><twBEL>E2M/EC/rx_mem_length_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y72.D3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.293</twDelInfo><twComp>E2M/EC/rx_mem_length&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y72.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy&lt;3&gt;</twComp><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_lut&lt;3&gt;</twBEL><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y73.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy&lt;6&gt;</twComp><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y63.D1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.459</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N326</twComp><twBEL>E2M/EC/tx_save_dest_add_mux0000&lt;0&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y55.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.069</twDelInfo><twComp>N326</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_save_dest_add&lt;10&gt;</twComp><twBEL>E2M/EC/tx_save_dest_add_mux0000&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y53.A1</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">1.418</twDelInfo><twComp>E2M/EC/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y53.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>E2M/EC/tx_save_dest_add&lt;3&gt;</twComp><twBEL>E2M/EC/tx_save_dest_add_mux0000&lt;0&gt;2</twBEL><twBEL>E2M/EC/tx_save_dest_add_0</twBEL></twPathDel><twLogDel>1.427</twLogDel><twRouteDel>6.239</twRouteDel><twTotDel>7.666</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.291</twSlack><twSrc BELType="FF">E2M/EC/rx_mem_length_22</twSrc><twDest BELType="FF">E2M/EC/tx_save_dest_add_0</twDest><twTotPathDel>7.555</twTotPathDel><twClkSkew dest = "1.294" src = "1.266">-0.028</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/EC/rx_mem_length_22</twSrc><twDest BELType='FF'>E2M/EC/tx_save_dest_add_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X47Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X47Y74.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/rx_mem_length&lt;22&gt;</twComp><twBEL>E2M/EC/rx_mem_length_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y73.B2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.258</twDelInfo><twComp>E2M/EC/rx_mem_length&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y73.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy&lt;6&gt;</twComp><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_lut&lt;5&gt;</twBEL><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y63.D1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.459</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N326</twComp><twBEL>E2M/EC/tx_save_dest_add_mux0000&lt;0&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y55.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.069</twDelInfo><twComp>N326</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_save_dest_add&lt;10&gt;</twComp><twBEL>E2M/EC/tx_save_dest_add_mux0000&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y53.A1</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">1.418</twDelInfo><twComp>E2M/EC/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y53.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>E2M/EC/tx_save_dest_add&lt;3&gt;</twComp><twBEL>E2M/EC/tx_save_dest_add_mux0000&lt;0&gt;2</twBEL><twBEL>E2M/EC/tx_save_dest_add_0</twBEL></twPathDel><twLogDel>1.351</twLogDel><twRouteDel>6.204</twRouteDel><twTotDel>7.555</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_125 = PERIOD TIMEGRP &quot;clk_125_eth&quot; 7.9 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_start_addr_1 (SLICE_X103Y73.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.377</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_start_addr_1</twDest><twTotPathDel>0.362</twTotPathDel><twClkSkew dest = "0.141" src = "0.156">0.015</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_start_addr_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X102Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X102Y73.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;2&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y73.DX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.167</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X103Y73.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_start_addr&lt;1&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_start_addr_1</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.167</twRouteDel><twTotDel>0.362</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>53.9</twPctLog><twPctRoute>46.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAMB36_X3Y20.ADDRBL11), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.394</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_7</twSrc><twDest BELType="RAM">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u</twDest><twTotPathDel>0.599</twTotPathDel><twClkSkew dest = "0.778" src = "0.573">-0.205</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_7</twSrc><twDest BELType='RAM'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X88Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X88Y104.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_7</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y20.ADDRBL11</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.460</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y20.CLKBWRCLKL</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u</twBEL></twPathDel><twLogDel>0.139</twLogDel><twRouteDel>0.460</twRouteDel><twTotDel>0.599</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAMB36_X3Y20.ADDRBL13), 1 path
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.397</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_9</twSrc><twDest BELType="RAM">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u</twDest><twTotPathDel>0.605</twTotPathDel><twClkSkew dest = "0.778" src = "0.570">-0.208</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_9</twSrc><twDest BELType='RAM'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X88Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X88Y105.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_9</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y20.ADDRBL13</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.466</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y20.CLKBWRCLKL</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u</twBEL></twPathDel><twLogDel>0.139</twLogDel><twRouteDel>0.466</twRouteDel><twTotDel>0.605</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="32"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP &quot;clk_125_eth&quot; 7.9 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="33" type="MINPERIOD" name="Trper_CLKA" slack="5.400" period="7.900" constraintValue="7.900" deviceLimit="2.500" freqLimit="400.000" physResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL" logResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL" locationPin="RAMB36_X2Y7.CLKARDCLKL" clockNet="clk_125_eth"/><twPinLimit anchorID="34" type="MINPERIOD" name="Trper_CLKA" slack="5.400" period="7.900" constraintValue="7.900" deviceLimit="2.500" freqLimit="400.000" physResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAU" logResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAU" locationPin="RAMB36_X2Y7.CLKARDCLKU" clockNet="clk_125_eth"/><twPinLimit anchorID="35" type="MINPERIOD" name="Trper_CLKA" slack="5.400" period="7.900" constraintValue="7.900" deviceLimit="2.500" freqLimit="400.000" physResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL" logResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL" locationPin="RAMB36_X3Y6.CLKARDCLKL" clockNet="clk_125_eth"/></twPinLimitRpt></twConst><twConst anchorID="36" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_CLK_200 = PERIOD TIMEGRP &quot;clk_200&quot; 4.9 ns HIGH 50%;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.054</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X62Y63.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.055</twSlack><twSrc BELType="FF">E2M/delayCtrl0Reset_0</twSrc><twDest BELType="FF">E2M/delayCtrl0Reset_1</twDest><twTotPathDel>0.769</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.900</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.076</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/delayCtrl0Reset_0</twSrc><twDest BELType='FF'>E2M/delayCtrl0Reset_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X62Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_200</twSrcClk><twPathDel><twSite>SLICE_X62Y63.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;3&gt;</twComp><twBEL>E2M/delayCtrl0Reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y63.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y63.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;3&gt;</twComp><twBEL>E2M/delayCtrl0Reset_1</twBEL></twPathDel><twLogDel>0.439</twLogDel><twRouteDel>0.330</twRouteDel><twTotDel>0.769</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.900">clk_200</twDestClk><twPctLog>57.1</twPctLog><twPctRoute>42.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_200 = PERIOD TIMEGRP &quot;clk_200&quot; 4.9 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X62Y63.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.486</twSlack><twSrc BELType="FF">E2M/delayCtrl0Reset_0</twSrc><twDest BELType="FF">E2M/delayCtrl0Reset_1</twDest><twTotPathDel>0.486</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/delayCtrl0Reset_0</twSrc><twDest BELType='FF'>E2M/delayCtrl0Reset_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X62Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.900">clk_200</twSrcClk><twPathDel><twSite>SLICE_X62Y63.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;3&gt;</twComp><twBEL>E2M/delayCtrl0Reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y63.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.303</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X62Y63.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;3&gt;</twComp><twBEL>E2M/delayCtrl0Reset_1</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.303</twRouteDel><twTotDel>0.486</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.900">clk_200</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="41"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_200 = PERIOD TIMEGRP &quot;clk_200&quot; 4.9 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="42" type="MINLOWPULSE" name="Trpw" slack="3.846" period="4.900" constraintValue="2.450" deviceLimit="0.527" physResource="E2M/delayCtrl0Reset&lt;3&gt;/SR" logResource="E2M/delayCtrl0Reset_0/SR" locationPin="SLICE_X62Y63.SR" clockNet="E2M/hardResetClockLockLow_inv"/><twPinLimit anchorID="43" type="MINHIGHPULSE" name="Trpw" slack="3.846" period="4.900" constraintValue="2.450" deviceLimit="0.527" physResource="E2M/delayCtrl0Reset&lt;3&gt;/SR" logResource="E2M/delayCtrl0Reset_0/SR" locationPin="SLICE_X62Y63.SR" clockNet="E2M/hardResetClockLockLow_inv"/><twPinLimit anchorID="44" type="MINLOWPULSE" name="Trpw" slack="3.846" period="4.900" constraintValue="2.450" deviceLimit="0.527" physResource="E2M/delayCtrl0Reset&lt;3&gt;/SR" logResource="E2M/delayCtrl0Reset_1/SR" locationPin="SLICE_X62Y63.SR" clockNet="E2M/hardResetClockLockLow_inv"/></twPinLimitRpt></twConst><twConst anchorID="45" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_CLK_USER_INTERFACE = PERIOD TIMEGRP &quot;clk_user_interface&quot; 5.888 ns HIGH 50%;</twConstName><twItemCnt>7226</twItemCnt><twErrCntSetup>49</twErrCntSetup><twErrCntEndPt>49</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2109</twEndPtCnt><twPathErrCnt>49</twPathErrCnt><twMinPer>23.794</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point sh/outputMemoryWriteData_2 (SLICE_X6Y72.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.970</twSlack><twSrc BELType="RAM">sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twSrc><twDest BELType="FF">sh/outputMemoryWriteData_2</twDest><twTotPathDel>2.873</twTotPathDel><twClkSkew dest = "1.693" src = "6.584">4.891</twClkSkew><twDelConst>1.963</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.329" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.169</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='RAM'>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twSrc><twDest BELType='FF'>sh/outputMemoryWriteData_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X0Y14.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="62.805">sh/mem_clk</twSrcClk><twPathDel><twSite>RAMB36_X0Y14.DOADOL1</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twComp><twBEL>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y72.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>sh/douta&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y72.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>sh/outputMemoryWriteData&lt;3&gt;</twComp><twBEL>sh/outputMemoryWriteData_mux0000&lt;2&gt;1</twBEL><twBEL>sh/outputMemoryWriteData_2</twBEL></twPathDel><twLogDel>2.209</twLogDel><twRouteDel>0.664</twRouteDel><twTotDel>2.873</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="64.768">clk_user_interface</twDestClk><twPctLog>76.9</twPctLog><twPctRoute>23.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point sh/outputMemoryWriteData_7 (SLICE_X6Y76.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.914</twSlack><twSrc BELType="RAM">sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twSrc><twDest BELType="FF">sh/outputMemoryWriteData_7</twDest><twTotPathDel>2.806</twTotPathDel><twClkSkew dest = "1.706" src = "6.608">4.902</twClkSkew><twDelConst>1.963</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.329" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.169</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='RAM'>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twSrc><twDest BELType='FF'>sh/outputMemoryWriteData_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X0Y15.CLKARDCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="62.805">sh/mem_clk</twSrcClk><twPathDel><twSite>RAMB36_X0Y15.DOADOU1</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twComp><twBEL>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y76.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>sh/douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y76.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>sh/outputMemoryWriteData&lt;7&gt;</twComp><twBEL>sh/outputMemoryWriteData_mux0000&lt;7&gt;1</twBEL><twBEL>sh/outputMemoryWriteData_7</twBEL></twPathDel><twLogDel>2.208</twLogDel><twRouteDel>0.598</twRouteDel><twTotDel>2.806</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="64.768">clk_user_interface</twDestClk><twPctLog>78.7</twPctLog><twPctRoute>21.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point sh/outputMemoryWriteData_5 (SLICE_X6Y76.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.891</twSlack><twSrc BELType="RAM">sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twSrc><twDest BELType="FF">sh/outputMemoryWriteData_5</twDest><twTotPathDel>2.783</twTotPathDel><twClkSkew dest = "1.706" src = "6.608">4.902</twClkSkew><twDelConst>1.963</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.329" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.169</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='RAM'>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twSrc><twDest BELType='FF'>sh/outputMemoryWriteData_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X0Y15.CLKARDCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="62.805">sh/mem_clk</twSrcClk><twPathDel><twSite>RAMB36_X0Y15.DOADOU0</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twComp><twBEL>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y76.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>sh/douta&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y76.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>sh/outputMemoryWriteData&lt;7&gt;</twComp><twBEL>sh/outputMemoryWriteData_mux0000&lt;5&gt;1</twBEL><twBEL>sh/outputMemoryWriteData_5</twBEL></twPathDel><twLogDel>2.207</twLogDel><twRouteDel>0.576</twRouteDel><twTotDel>2.783</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="64.768">clk_user_interface</twDestClk><twPctLog>79.3</twPctLog><twPctRoute>20.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP &quot;clk_user_interface&quot; 5.888 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sh/is_calibrate_mode_3 (SLICE_X18Y95.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.439</twSlack><twSrc BELType="FF">sh/pc_challenge_3</twSrc><twDest BELType="FF">sh/is_calibrate_mode_3</twDest><twTotPathDel>0.520</twTotPathDel><twClkSkew dest = "0.691" src = "0.610">-0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>sh/pc_challenge_3</twSrc><twDest BELType='FF'>sh/is_calibrate_mode_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X20Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X20Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>sh/pc_challenge&lt;3&gt;</twComp><twBEL>sh/pc_challenge_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y95.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.306</twDelInfo><twComp>sh/pc_challenge&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y95.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>sh/is_calibrate_mode&lt;3&gt;</twComp><twBEL>sh/is_calibrate_mode_3</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.306</twRouteDel><twTotDel>0.520</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>41.2</twPctLog><twPctRoute>58.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sh/is_calibrate_mode_31 (SLICE_X24Y98.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.441</twSlack><twSrc BELType="FF">sh/pc_challenge_31</twSrc><twDest BELType="FF">sh/is_calibrate_mode_31</twDest><twTotPathDel>0.468</twTotPathDel><twClkSkew dest = "0.659" src = "0.632">-0.027</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>sh/pc_challenge_31</twSrc><twDest BELType='FF'>sh/is_calibrate_mode_31</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X26Y97.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>sh/pc_challenge&lt;31&gt;</twComp><twBEL>sh/pc_challenge_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y98.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.284</twDelInfo><twComp>sh/pc_challenge&lt;31&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y98.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.230</twDelInfo><twComp>sh/is_calibrate_mode&lt;31&gt;</twComp><twBEL>sh/is_calibrate_mode_31</twBEL></twPathDel><twLogDel>0.184</twLogDel><twRouteDel>0.284</twRouteDel><twTotDel>0.468</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sh/is_calibrate_mode_28 (SLICE_X24Y98.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.443</twSlack><twSrc BELType="FF">sh/pc_challenge_28</twSrc><twDest BELType="FF">sh/is_calibrate_mode_28</twDest><twTotPathDel>0.470</twTotPathDel><twClkSkew dest = "0.659" src = "0.632">-0.027</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>sh/pc_challenge_28</twSrc><twDest BELType='FF'>sh/is_calibrate_mode_28</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X26Y97.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>sh/pc_challenge&lt;31&gt;</twComp><twBEL>sh/pc_challenge_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y98.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.292</twDelInfo><twComp>sh/pc_challenge&lt;28&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y98.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.236</twDelInfo><twComp>sh/is_calibrate_mode&lt;31&gt;</twComp><twBEL>sh/is_calibrate_mode_28</twBEL></twPathDel><twLogDel>0.178</twLogDel><twRouteDel>0.292</twRouteDel><twTotDel>0.470</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="58"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP &quot;clk_user_interface&quot; 5.888 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="59" type="MINLOWPULSE" name="Tdcmpw_CLKIN_150_200" slack="2.888" period="5.888" constraintValue="2.944" deviceLimit="1.500" physResource="sh/CLOCK_TRNG1/PLL_ADV_INST/CLKIN1" logResource="sh/CLOCK_TRNG1/PLL_ADV_INST/CLKIN1" locationPin="PLL_ADV_X0Y5.CLKIN1" clockNet="clk_user_interface"/><twPinLimit anchorID="60" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_150_200" slack="2.888" period="5.888" constraintValue="2.944" deviceLimit="1.500" physResource="sh/CLOCK_TRNG1/PLL_ADV_INST/CLKIN1" logResource="sh/CLOCK_TRNG1/PLL_ADV_INST/CLKIN1" locationPin="PLL_ADV_X0Y5.CLKIN1" clockNet="clk_user_interface"/><twPinLimit anchorID="61" type="MINPERIOD" name="Trper_CLKB" slack="3.388" period="5.888" constraintValue="5.888" deviceLimit="2.500" freqLimit="400.000" physResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBL" logResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBL" locationPin="RAMB36_X2Y7.CLKBWRCLKL" clockNet="clk_user_interface"/></twPinLimitRpt></twConst><twConst anchorID="62" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_sysACE_clk_o = PERIOD TIMEGRP &quot;sysACE_clk_o&quot; 30.2 ns HIGH 50%;</twConstName><twItemCnt>10</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>9</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.222</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIBDIL2), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>28.300</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPADD_2</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twTotPathDel>1.803</twTotPathDel><twClkSkew dest = "0.699" src = "0.650">-0.049</twClkSkew><twDelConst>30.200</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.282" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.146</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>E2M/EC/sysACE_MPADD_2</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X92Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X92Y85.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/EC/sysACE_MPADD&lt;3&gt;</twComp><twBEL>E2M/EC/sysACE_MPADD_2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y18.DIBDIL2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.990</twDelInfo><twComp>E2M/EC/sysACE_MPADD&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y18.CLKBWRCLKL</twSite><twDelType>Trdck_DI</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>0.813</twLogDel><twRouteDel>0.990</twRouteDel><twTotDel>1.803</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>45.1</twPctLog><twPctRoute>54.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIBDIL3), 1 path
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>28.474</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPADD_3</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twTotPathDel>1.629</twTotPathDel><twClkSkew dest = "0.699" src = "0.650">-0.049</twClkSkew><twDelConst>30.200</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.282" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.146</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>E2M/EC/sysACE_MPADD_3</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X92Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X92Y85.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/EC/sysACE_MPADD&lt;3&gt;</twComp><twBEL>E2M/EC/sysACE_MPADD_3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y18.DIBDIL3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>E2M/EC/sysACE_MPADD&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y18.CLKBWRCLKL</twSite><twDelType>Trdck_DI</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>0.813</twLogDel><twRouteDel>0.816</twRouteDel><twTotDel>1.629</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>49.9</twPctLog><twPctRoute>50.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIBDIL0), 1 path
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>28.485</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPADD_0</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twTotPathDel>1.618</twTotPathDel><twClkSkew dest = "0.699" src = "0.650">-0.049</twClkSkew><twDelConst>30.200</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.282" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.146</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>E2M/EC/sysACE_MPADD_0</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X92Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X92Y85.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/EC/sysACE_MPADD&lt;3&gt;</twComp><twBEL>E2M/EC/sysACE_MPADD_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y18.DIBDIL0</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>E2M/EC/sysACE_MPADD&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y18.CLKBWRCLKL</twSite><twDelType>Trdck_DI</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>0.813</twLogDel><twRouteDel>0.805</twRouteDel><twTotDel>1.618</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>50.2</twPctLog><twPctRoute>49.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_sysACE_clk_o = PERIOD TIMEGRP &quot;sysACE_clk_o&quot; 30.2 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/EthToSysACEFifo/FIFO18_inst (RAMB36_X3Y16.ENARDENL), 2 paths
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.402</twSlack><twSrc BELType="FF">E2M/EC/fifoToSysACERead</twSrc><twDest BELType="RAM">E2M/EC/EthToSysACEFifo/FIFO18_inst</twDest><twTotPathDel>0.605</twTotPathDel><twClkSkew dest = "0.775" src = "0.572">-0.203</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>E2M/EC/fifoToSysACERead</twSrc><twDest BELType='RAM'>E2M/EC/EthToSysACEFifo/FIFO18_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X88Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X88Y83.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>E2M/EC/fifoToSysACERead</twComp><twBEL>E2M/EC/fifoToSysACERead</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y16.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.567</twDelInfo><twComp>E2M/EC/fifoToSysACERead</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y16.CLKARDCLKL</twSite><twDelType>Trckc_RDEN</twDelType><twDelInfo twEdge="twFalling">-0.395</twDelInfo><twComp>E2M/EC/EthToSysACEFifo/FIFO18_inst</twComp><twBEL>E2M/EC/EthToSysACEFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>0.038</twLogDel><twRouteDel>0.567</twRouteDel><twTotDel>0.605</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>6.3</twPctLog><twPctRoute>93.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.418</twSlack><twSrc BELType="FF">E2M/EC/fifoToSysACERead</twSrc><twDest BELType="RAM">E2M/EC/EthToSysACEFifo/FIFO18_inst</twDest><twTotPathDel>0.605</twTotPathDel><twClkSkew dest = "0.759" src = "0.572">-0.187</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="27"><twSrc BELType='FF'>E2M/EC/fifoToSysACERead</twSrc><twDest BELType='RAM'>E2M/EC/EthToSysACEFifo/FIFO18_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X88Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X88Y83.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>E2M/EC/fifoToSysACERead</twComp><twBEL>E2M/EC/fifoToSysACERead</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y16.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.567</twDelInfo><twComp>E2M/EC/fifoToSysACERead</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y16.REGCLKARDRCLKL</twSite><twDelType>Trckc_RDEN</twDelType><twDelInfo twEdge="twFalling">-0.395</twDelInfo><twComp>E2M/EC/EthToSysACEFifo/FIFO18_inst</twComp><twBEL>E2M/EC/EthToSysACEFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>0.038</twLogDel><twRouteDel>0.567</twRouteDel><twTotDel>0.605</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>6.3</twPctLog><twPctRoute>93.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.ENBWRENL), 1 path
</twPathRptBanner><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.416</twSlack><twSrc BELType="FF">E2M/EC/sysACEToFifoWrite</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twTotPathDel>0.582</twTotPathDel><twClkSkew dest = "0.751" src = "0.585">-0.166</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>E2M/EC/sysACEToFifoWrite</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X90Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X90Y89.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>E2M/EC/sysACEToFifoWrite</twComp><twBEL>E2M/EC/sysACEToFifoWrite</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y18.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.563</twDelInfo><twComp>E2M/EC/sysACEToFifoWrite</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y18.CLKBWRCLKL</twSite><twDelType>Trckc_WREN</twDelType><twDelInfo twEdge="twFalling">-0.395</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>0.019</twLogDel><twRouteDel>0.563</twRouteDel><twTotDel>0.582</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>3.3</twPctLog><twPctRoute>96.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIBDIL1), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.573</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPADD_1</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twTotPathDel>0.719</twTotPathDel><twClkSkew dest = "0.751" src = "0.605">-0.146</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>E2M/EC/sysACE_MPADD_1</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X92Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X92Y85.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>E2M/EC/sysACE_MPADD&lt;3&gt;</twComp><twBEL>E2M/EC/sysACE_MPADD_1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y18.DIBDIL1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.572</twDelInfo><twComp>E2M/EC/sysACE_MPADD&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y18.CLKBWRCLKL</twSite><twDelType>Trckd_DI</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.572</twRouteDel><twTotDel>0.719</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="77"><twPinLimitBanner>Component Switching Limit Checks: TS_sysACE_clk_o = PERIOD TIMEGRP &quot;sysACE_clk_o&quot; 30.2 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="78" type="MINPERIOD" name="Trper_WRCLK" slack="27.978" period="30.200" constraintValue="30.200" deviceLimit="2.222" freqLimit="450.045" physResource="E2M/EC/SysACEToEthFifo/FIFO18_inst/WRCLK" logResource="E2M/EC/SysACEToEthFifo/FIFO18_inst/WRCLK" locationPin="RAMB36_X3Y18.CLKBWRCLKL" clockNet="E2M/EC/sysACE_clk_o"/><twPinLimit anchorID="79" type="MINPERIOD" name="Trper_RDCLK" slack="27.978" period="30.200" constraintValue="30.200" deviceLimit="2.222" freqLimit="450.045" physResource="E2M/EC/EthToSysACEFifo/FIFO18_inst/RDCLK" logResource="E2M/EC/EthToSysACEFifo/FIFO18_inst/RDCLK" locationPin="RAMB36_X3Y16.CLKARDCLKL" clockNet="E2M/EC/sysACE_clk_o"/><twPinLimit anchorID="80" type="MINLOWPULSE" name="Tcl" slack="29.382" period="30.200" constraintValue="15.100" deviceLimit="0.409" physResource="E2M/EC/sysACECounter&lt;1&gt;/CLK" logResource="E2M/EC/sysACECounter_1/CK" locationPin="SLICE_X86Y79.CLK" clockNet="E2M/EC/sysACE_clk_o"/></twPinLimitRpt></twConst><twConst anchorID="81" twConstType="PATHDELAY" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_sysACE_WE = MAXDELAY FROM TIMEGRP &quot;sysACE_clk_o&quot; TO TIMEGRP &quot;sysACE_MPWE&quot;         23.44 ns DATAPATHONLY;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.840</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sysACE_MPWE (R9.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathFromToDelay"><twSlack>19.600</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPWE</twSrc><twDest BELType="PAD">sysACE_MPWE</twDest><twTotPathDel>3.840</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>23.440</twDelConst><twDetPath maxSiteLen="15"><twSrc BELType='FF'>E2M/EC/sysACE_MPWE</twSrc><twDest BELType='PAD'>sysACE_MPWE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X95Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X95Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/sysACE_MPWE</twComp><twBEL>E2M/EC/sysACE_MPWE</twBEL></twPathDel><twPathDel><twSite>R9.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.456</twDelInfo><twComp>E2M/EC/sysACE_MPWE</twComp></twPathDel><twPathDel><twSite>R9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.934</twDelInfo><twComp>sysACE_MPWE</twComp><twBEL>sysACE_MPWE_OBUF</twBEL><twBEL>sysACE_MPWE</twBEL></twPathDel><twLogDel>2.384</twLogDel><twRouteDel>1.456</twRouteDel><twTotDel>3.840</twTotDel><twPctLog>62.1</twPctLog><twPctRoute>37.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_sysACE_WE = MAXDELAY FROM TIMEGRP &quot;sysACE_clk_o&quot; TO TIMEGRP &quot;sysACE_MPWE&quot;
        23.44 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sysACE_MPWE (R9.PAD), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="84"><twSlack>3.530</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPWE</twSrc><twDest BELType="PAD">sysACE_MPWE</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>E2M/EC/sysACE_MPWE</twSrc><twDest BELType='PAD'>sysACE_MPWE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X95Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X95Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/EC/sysACE_MPWE</twComp><twBEL>E2M/EC/sysACE_MPWE</twBEL></twPathDel><twPathDel><twSite>R9.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.339</twDelInfo><twComp>E2M/EC/sysACE_MPWE</twComp></twPathDel><twPathDel><twSite>R9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.777</twDelInfo><twComp>sysACE_MPWE</twComp><twBEL>sysACE_MPWE_OBUF</twBEL><twBEL>sysACE_MPWE</twBEL></twPathDel><twLogDel>2.191</twLogDel><twRouteDel>1.339</twRouteDel><twTotDel>3.530</twTotDel><twPctLog>62.1</twPctLog><twPctRoute>37.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="85" twConstType="PATHDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_sysACE_OE = MAXDELAY FROM TIMEGRP &quot;sysACE_clk_o&quot; TO TIMEGRP &quot;sysACE_MPOE&quot;         23.44 ns DATAPATHONLY;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.075</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sysACE_MPOE (N8.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathFromToDelay"><twSlack>19.365</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPOE</twSrc><twDest BELType="PAD">sysACE_MPOE</twDest><twTotPathDel>4.075</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>23.440</twDelConst><twDetPath maxSiteLen="15"><twSrc BELType='FF'>E2M/EC/sysACE_MPOE</twSrc><twDest BELType='PAD'>sysACE_MPOE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X95Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X95Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/sysACE_MPOE</twComp><twBEL>E2M/EC/sysACE_MPOE</twBEL></twPathDel><twPathDel><twSite>N8.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.672</twDelInfo><twComp>E2M/EC/sysACE_MPOE</twComp></twPathDel><twPathDel><twSite>N8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.953</twDelInfo><twComp>sysACE_MPOE</twComp><twBEL>sysACE_MPOE_OBUF</twBEL><twBEL>sysACE_MPOE</twBEL></twPathDel><twLogDel>2.403</twLogDel><twRouteDel>1.672</twRouteDel><twTotDel>4.075</twTotDel><twPctLog>59.0</twPctLog><twPctRoute>41.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_sysACE_OE = MAXDELAY FROM TIMEGRP &quot;sysACE_clk_o&quot; TO TIMEGRP &quot;sysACE_MPOE&quot;
        23.44 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sysACE_MPOE (N8.PAD), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="88"><twSlack>3.745</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPOE</twSrc><twDest BELType="PAD">sysACE_MPOE</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>E2M/EC/sysACE_MPOE</twSrc><twDest BELType='PAD'>sysACE_MPOE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X95Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X95Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/EC/sysACE_MPOE</twComp><twBEL>E2M/EC/sysACE_MPOE</twBEL></twPathDel><twPathDel><twSite>N8.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.538</twDelInfo><twComp>E2M/EC/sysACE_MPOE</twComp></twPathDel><twPathDel><twSite>N8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.793</twDelInfo><twComp>sysACE_MPOE</twComp><twBEL>sysACE_MPOE_OBUF</twBEL><twBEL>sysACE_MPOE</twBEL></twPathDel><twLogDel>2.207</twLogDel><twRouteDel>1.538</twRouteDel><twTotDel>3.745</twTotDel><twPctLog>58.9</twPctLog><twPctRoute>41.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="89" twConstType="PATHDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP &quot;sysACE_MPDATA&quot; TO TIMEGRP         &quot;sysACE_clk_o&quot; 3.16 ns DATAPATHONLY;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.506</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL10), 1 path
</twPathRptBanner><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathFromToDelay"><twSlack>0.654</twSlack><twSrc BELType="PAD">sysACE_MPDATA&lt;10&gt;</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twTotPathDel>2.506</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.160</twDelConst><twDetPath maxSiteLen="23"><twSrc BELType='PAD'>sysACE_MPDATA&lt;10&gt;</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twLogLvls>1</twLogLvls><twSrcSite>L4.PAD</twSrcSite><twPathDel><twSite>L4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.912</twDelInfo><twComp>sysACE_MPDATA&lt;10&gt;</twComp><twBEL>sysACE_MPDATA&lt;10&gt;</twBEL><twBEL>E2M/EC/sysACEIO/IOBUF_B10/IBUF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y18.DIADIL10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>E2M/EC/sysACE_MPDATA_Out&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y18.CLKBWRCLKL</twSite><twDelType>Trdck_DI</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>1.254</twLogDel><twRouteDel>1.252</twRouteDel><twTotDel>2.506</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>50.0</twPctLog><twPctRoute>50.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL5), 1 path
</twPathRptBanner><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathFromToDelay"><twSlack>0.675</twSlack><twSrc BELType="PAD">sysACE_MPDATA&lt;5&gt;</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twTotPathDel>2.485</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.160</twDelConst><twDetPath maxSiteLen="23"><twSrc BELType='PAD'>sysACE_MPDATA&lt;5&gt;</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twLogLvls>1</twLogLvls><twSrcSite>U7.PAD</twSrcSite><twPathDel><twSite>U7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.881</twDelInfo><twComp>sysACE_MPDATA&lt;5&gt;</twComp><twBEL>sysACE_MPDATA&lt;5&gt;</twBEL><twBEL>E2M/EC/sysACEIO/IOBUF_B5/IBUF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y18.DIADIL5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>E2M/EC/sysACE_MPDATA_Out&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y18.CLKBWRCLKL</twSite><twDelType>Trdck_DI</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>1.223</twLogDel><twRouteDel>1.262</twRouteDel><twTotDel>2.485</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>49.2</twPctLog><twPctRoute>50.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL2), 1 path
</twPathRptBanner><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathFromToDelay"><twSlack>0.737</twSlack><twSrc BELType="PAD">sysACE_MPDATA&lt;2&gt;</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twTotPathDel>2.423</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.160</twDelConst><twDetPath maxSiteLen="23"><twSrc BELType='PAD'>sysACE_MPDATA&lt;2&gt;</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twLogLvls>1</twLogLvls><twSrcSite>J7.PAD</twSrcSite><twPathDel><twSite>J7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.915</twDelInfo><twComp>sysACE_MPDATA&lt;2&gt;</twComp><twBEL>sysACE_MPDATA&lt;2&gt;</twBEL><twBEL>E2M/EC/sysACEIO/IOBUF_B2/IBUF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y18.DIADIL2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>E2M/EC/sysACE_MPDATA_Out&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y18.CLKBWRCLKL</twSite><twDelType>Trdck_DI</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>1.257</twLogDel><twRouteDel>1.166</twRouteDel><twTotDel>2.423</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>51.9</twPctLog><twPctRoute>48.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP &quot;sysACE_MPDATA&quot; TO TIMEGRP
        &quot;sysACE_clk_o&quot; 3.16 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/sysACE_state_FSM_FFd1 (SLICE_X91Y89.A6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="96"><twSlack>1.235</twSlack><twSrc BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twSrc><twDest BELType="FF">E2M/EC/sysACE_state_FSM_FFd1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twSrc><twDest BELType='FF'>E2M/EC/sysACE_state_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X3Y18.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>RAMB36_X3Y18.FULL</twSite><twDelType>Trcko_FULL</twDelType><twDelInfo twEdge="twRising">0.948</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y89.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>E2M/EC/fromSysACEFifoFull</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X91Y89.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.197</twDelInfo><twComp>E2M/EC/sysACE_state_FSM_FFd1</twComp><twBEL>E2M/EC/sysACE_state_FSM_FFd1-In1</twBEL><twBEL>E2M/EC/sysACE_state_FSM_FFd1</twBEL></twPathDel><twLogDel>0.751</twLogDel><twRouteDel>0.484</twRouteDel><twTotDel>1.235</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>60.8</twPctLog><twPctRoute>39.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL15), 1 path
</twPathRptBanner><twRacePath anchorID="97"><twSlack>1.490</twSlack><twSrc BELType="PAD">sysACE_MPDATA&lt;15&gt;</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='PAD'>sysACE_MPDATA&lt;15&gt;</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twLogLvls>1</twLogLvls><twSrcSite>J6.PAD</twSrcSite><twPathDel><twSite>J6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.876</twDelInfo><twComp>sysACE_MPDATA&lt;15&gt;</twComp><twBEL>sysACE_MPDATA&lt;15&gt;</twBEL><twBEL>E2M/EC/sysACEIO/IOBUF_B15/IBUF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y18.DIADIL15</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>E2M/EC/sysACE_MPDATA_Out&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y18.CLKBWRCLKL</twSite><twDelType>Trckd_DI</twDelType><twDelInfo twEdge="twRising">-0.286</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>0.590</twLogDel><twRouteDel>0.900</twRouteDel><twTotDel>1.490</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL3), 1 path
</twPathRptBanner><twRacePath anchorID="98"><twSlack>1.511</twSlack><twSrc BELType="PAD">sysACE_MPDATA&lt;3&gt;</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='PAD'>sysACE_MPDATA&lt;3&gt;</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twLogLvls>1</twLogLvls><twSrcSite>H7.PAD</twSrcSite><twPathDel><twSite>H7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.889</twDelInfo><twComp>sysACE_MPDATA&lt;3&gt;</twComp><twBEL>sysACE_MPDATA&lt;3&gt;</twBEL><twBEL>E2M/EC/sysACEIO/IOBUF_B3/IBUF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y18.DIADIL3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.908</twDelInfo><twComp>E2M/EC/sysACE_MPDATA_Out&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y18.CLKBWRCLKL</twSite><twDelType>Trckd_DI</twDelType><twDelInfo twEdge="twRising">-0.286</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>0.603</twLogDel><twRouteDel>0.908</twRouteDel><twTotDel>1.511</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>39.9</twPctLog><twPctRoute>60.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="99" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP &quot;Emac0_clk_phy_rx0&quot; 7.9 ns HIGH 50%;</twConstName><twItemCnt>1872</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>437</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.235</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD6), 1 path
</twPathRptBanner><twPathRpt anchorID="100"><twConstPath anchorID="101" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.665</twSlack><twSrc BELType="FF">E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_6</twSrc><twDest BELType="CPU">E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twTotPathDel>7.287</twTotPathDel><twClkSkew dest = "1.598" src = "1.511">-0.087</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_6</twSrc><twDest BELType='CPU'>E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y192.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>ILOGIC_X0Y192.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC&lt;6&gt;</twComp><twBEL>E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_6</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXD6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">6.520</twDelInfo><twComp>E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twComp><twBEL>E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>6.520</twRouteDel><twTotDel>7.287</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>10.5</twPctLog><twPctRoute>89.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXER), 1 path
</twPathRptBanner><twPathRpt anchorID="102"><twConstPath anchorID="103" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.932</twSlack><twSrc BELType="FF">E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC</twSrc><twDest BELType="CPU">E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twTotPathDel>7.026</twTotPathDel><twClkSkew dest = "1.598" src = "1.505">-0.093</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC</twSrc><twDest BELType='CPU'>E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y186.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>ILOGIC_X0Y186.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC</twComp><twBEL>E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXER</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">6.259</twDelInfo><twComp>E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXCLK</twSite><twDelType>Tmacdck_ERROR</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twComp><twBEL>E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>6.259</twRouteDel><twTotDel>7.026</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>10.9</twPctLog><twPctRoute>89.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD5), 1 path
</twPathRptBanner><twPathRpt anchorID="104"><twConstPath anchorID="105" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.245</twSlack><twSrc BELType="FF">E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_5</twSrc><twDest BELType="CPU">E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twTotPathDel>6.707</twTotPathDel><twClkSkew dest = "1.598" src = "1.511">-0.087</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_5</twSrc><twDest BELType='CPU'>E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y193.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>ILOGIC_X0Y193.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC&lt;5&gt;</twComp><twBEL>E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_5</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXD5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.940</twDelInfo><twComp>E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twComp><twBEL>E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>5.940</twRouteDel><twTotDel>6.707</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP &quot;Emac0_clk_phy_rx0&quot; 7.9 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAMB36_X3Y20.DIADIL2), 1 path
</twPathRptBanner><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.373</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_2</twSrc><twDest BELType="RAM">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u</twDest><twTotPathDel>0.521</twTotPathDel><twClkSkew dest = "0.778" src = "0.630">-0.148</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_2</twSrc><twDest BELType='RAM'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X92Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X92Y100.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram&lt;2&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y20.DIADIL2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.374</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y20.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.374</twRouteDel><twTotDel>0.521</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAMB36_X3Y20.DIADIL1), 1 path
</twPathRptBanner><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.381</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_1</twSrc><twDest BELType="RAM">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u</twDest><twTotPathDel>0.529</twTotPathDel><twClkSkew dest = "0.778" src = "0.630">-0.148</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_1</twSrc><twDest BELType='RAM'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X92Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X92Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram&lt;2&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y20.DIADIL1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.382</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y20.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.382</twRouteDel><twTotDel>0.529</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l (RAMB36_X3Y21.ADDRAL14), 1 path
</twPathRptBanner><twPathRpt anchorID="110"><twConstPath anchorID="111" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.382</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_10</twSrc><twDest BELType="RAM">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l</twDest><twTotPathDel>0.538</twTotPathDel><twClkSkew dest = "0.763" src = "0.607">-0.156</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_10</twSrc><twDest BELType='RAM'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X92Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X92Y107.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_10</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y21.ADDRAL14</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.399</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y21.CLKARDCLKL</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l</twBEL></twPathDel><twLogDel>0.139</twLogDel><twRouteDel>0.399</twRouteDel><twTotDel>0.538</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="112"><twPinLimitBanner>Component Switching Limit Checks: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP &quot;Emac0_clk_phy_rx0&quot; 7.9 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="113" type="MINPERIOD" name="Trper_CLKA" slack="5.678" period="7.900" constraintValue="7.900" deviceLimit="2.222" freqLimit="450.045" physResource="E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/CLKAL" logResource="E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/CLKAL" locationPin="RAMB36_X3Y21.CLKARDCLKL" clockNet="E2M/gmii_rx_clk_delay"/><twPinLimit anchorID="114" type="MINPERIOD" name="Trper_CLKA" slack="5.678" period="7.900" constraintValue="7.900" deviceLimit="2.222" freqLimit="450.045" physResource="E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/REGCLKAL" logResource="E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/REGCLKAL" locationPin="RAMB36_X3Y21.REGCLKARDRCLKL" clockNet="E2M/gmii_rx_clk_delay"/><twPinLimit anchorID="115" type="MINPERIOD" name="Trper_CLKA" slack="5.678" period="7.900" constraintValue="7.900" deviceLimit="2.222" freqLimit="450.045" physResource="E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL" logResource="E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL" locationPin="RAMB36_X3Y20.CLKARDCLKL" clockNet="E2M/gmii_rx_clk_delay"/></twPinLimitRpt></twConst><twConst anchorID="116" twConstType="PATHDELAY" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_tx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP &quot;tx_fifo_rd_to_wr_0&quot; TO TIMEGRP         &quot;clk_125_eth&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>7</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>7</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.130</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog (SLICE_X94Y73.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathFromToDelay"><twSlack>6.870</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog</twDest><twTotPathDel>1.130</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X98Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X98Y78.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y73.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.678</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y73.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog</twBEL></twPathDel><twLogDel>0.452</twLogDel><twRouteDel>0.678</twRouteDel><twTotDel>1.130</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>40.0</twPctLog><twPctRoute>60.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog (SLICE_X91Y68.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathFromToDelay"><twSlack>7.000</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twDest><twTotPathDel>1.000</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X93Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X93Y68.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y68.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y68.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.546</twRouteDel><twTotDel>1.000</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>45.4</twPctLog><twPctRoute>54.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0 (SLICE_X90Y72.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathFromToDelay"><twSlack>7.106</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0</twDest><twTotPathDel>0.894</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X92Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X92Y72.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y72.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y72.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0</twBEL></twPathDel><twLogDel>0.473</twLogDel><twRouteDel>0.421</twRouteDel><twTotDel>0.894</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>52.9</twPctLog><twPctRoute>47.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP &quot;tx_fifo_rd_to_wr_0&quot; TO TIMEGRP
        &quot;clk_125_eth&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog (SLICE_X96Y66.CX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="123"><twSlack>0.338</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X97Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X97Y66.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y66.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.154</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X96Y66.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.230</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog</twBEL></twPathDel><twLogDel>0.184</twLogDel><twRouteDel>0.154</twRouteDel><twTotDel>0.338</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>54.4</twPctLog><twPctRoute>45.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (SLICE_X97Y66.D4), 1 path
</twPathRptBanner><twRacePath anchorID="124"><twSlack>0.552</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X97Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X97Y66.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y66.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X97Y66.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog_not00011_INV_0</twBEL><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.333</twRouteDel><twTotDel>0.552</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (SLICE_X93Y68.D4), 1 path
</twPathRptBanner><twRacePath anchorID="125"><twSlack>0.556</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X93Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X93Y68.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y68.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X93Y68.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog_not00011_INV_0</twBEL><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.337</twRouteDel><twTotDel>0.556</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="126" twConstType="PATHDELAY" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_tx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP &quot;tx_fifo_wr_to_rd_0&quot; TO TIMEGRP         &quot;clk_125_eth&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.204</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X46Y80.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="127"><twConstPath anchorID="128" twDataPathType="twDataPathFromToDelay"><twSlack>3.796</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twDest><twTotPathDel>4.204</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X90Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X90Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y75.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.531</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y75.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or00001</twBEL><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y80.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.304</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y80.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twBEL></twPathDel><twLogDel>1.369</twLogDel><twRouteDel>2.835</twRouteDel><twTotDel>4.204</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>32.6</twPctLog><twPctRoute>67.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X60Y74.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="129"><twConstPath anchorID="130" twDataPathType="twDataPathFromToDelay"><twSlack>5.934</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1</twDest><twTotPathDel>2.066</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X90Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X90Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y74.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.271</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y74.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>N20</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y74.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In</twBEL><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1</twBEL></twPathDel><twLogDel>0.551</twLogDel><twRouteDel>1.515</twRouteDel><twTotDel>2.066</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (SLICE_X92Y75.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="131"><twConstPath anchorID="132" twDataPathType="twDataPathFromToDelay"><twSlack>7.011</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync</twDest><twTotPathDel>0.989</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X90Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X90Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y75.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y75.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.018</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync</twBEL></twPathDel><twLogDel>0.432</twLogDel><twRouteDel>0.557</twRouteDel><twTotDel>0.989</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>43.7</twPctLog><twPctRoute>56.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP &quot;tx_fifo_wr_to_rd_0&quot; TO TIMEGRP
        &quot;clk_125_eth&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (SLICE_X92Y75.BX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="133"><twSlack>0.684</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X90Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X90Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y75.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X92Y75.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.242</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync</twBEL></twPathDel><twLogDel>0.172</twLogDel><twRouteDel>0.512</twRouteDel><twTotDel>0.684</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X60Y74.A5), 1 path
</twPathRptBanner><twRacePath anchorID="134"><twSlack>1.676</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X90Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X90Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y74.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.170</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y74.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>N20</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X60Y74.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In</twBEL><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1</twBEL></twPathDel><twLogDel>0.282</twLogDel><twRouteDel>1.394</twRouteDel><twTotDel>1.676</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X46Y80.SR), 1 path
</twPathRptBanner><twRacePath anchorID="135"><twSlack>3.573</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X90Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X90Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y75.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.408</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y75.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.344</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or00001</twBEL><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y80.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y80.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.207</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twBEL></twPathDel><twLogDel>0.965</twLogDel><twRouteDel>2.608</twRouteDel><twTotDel>3.573</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="136" twConstType="PATHDELAY" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP &quot;tx_metastable_0&quot; 5 ns         DATAPATHONLY;</twConstName><twItemCnt>170</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>82</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.333</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0 (SLICE_X102Y73.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathFromToDelay"><twSlack>0.667</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0</twDest><twTotPathDel>4.333</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X99Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X99Y76.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y76.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y73.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.487</twDelInfo><twComp>N4</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;2&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y79.A6</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000141</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y73.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.799</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y73.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;2&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0</twBEL></twPathDel><twLogDel>0.961</twLogDel><twRouteDel>3.372</twRouteDel><twTotDel>4.333</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1 (SLICE_X102Y73.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathFromToDelay"><twSlack>0.667</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1</twDest><twTotPathDel>4.333</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X99Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X99Y76.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y76.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y73.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.487</twDelInfo><twComp>N4</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;2&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y79.A6</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000141</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y73.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.799</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y73.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;2&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1</twBEL></twPathDel><twLogDel>0.961</twLogDel><twRouteDel>3.372</twRouteDel><twTotDel>4.333</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2 (SLICE_X102Y73.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathFromToDelay"><twSlack>0.667</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2</twDest><twTotPathDel>4.333</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X99Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X99Y76.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y76.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y73.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.487</twDelInfo><twComp>N4</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;2&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y79.A6</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000141</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y73.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.799</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y73.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;2&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2</twBEL></twPathDel><twLogDel>0.961</twLogDel><twRouteDel>3.372</twRouteDel><twTotDel>4.333</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP &quot;tx_metastable_0&quot; 5 ns
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync (SLICE_X90Y67.DX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="143"><twSlack>0.488</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X91Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X91Y68.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y67.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.293</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X90Y67.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.293</twRouteDel><twTotDel>0.488</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>40.0</twPctLog><twPctRoute>60.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync (SLICE_X94Y71.DX), 1 path
</twPathRptBanner><twRacePath anchorID="144"><twSlack>0.621</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X94Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X94Y73.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y71.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X94Y71.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.426</twRouteDel><twTotDel>0.621</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync (SLICE_X96Y67.CX), 1 path
</twPathRptBanner><twRacePath anchorID="145"><twSlack>0.648</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X96Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X96Y66.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y67.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X96Y67.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.230</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync</twBEL></twPathDel><twLogDel>0.203</twLogDel><twRouteDel>0.445</twRouteDel><twTotDel>0.648</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="146" twConstType="PATHDELAY" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP &quot;tx_addr_rd_0&quot; TO TIMEGRP         &quot;tx_addr_wr_0&quot; 10 ns;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>12</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.583</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3 (SLICE_X99Y68.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathFromToDelay"><twSlack>8.417</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3</twDest><twTotPathDel>1.400</twTotPathDel><twClkSkew dest = "0.612" src = "0.713">0.101</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X100Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X100Y64.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y68.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y68.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3</twBEL></twPathDel><twLogDel>0.473</twLogDel><twRouteDel>0.927</twRouteDel><twTotDel>1.400</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4 (SLICE_X98Y66.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathFromToDelay"><twSlack>8.459</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_4</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4</twDest><twTotPathDel>1.389</twTotPathDel><twClkSkew dest = "0.646" src = "0.716">0.070</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_4</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X100Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X100Y63.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y66.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.926</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y66.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4</twBEL></twPathDel><twLogDel>0.463</twLogDel><twRouteDel>0.926</twRouteDel><twTotDel>1.389</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2 (SLICE_X99Y68.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathFromToDelay"><twSlack>8.465</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2</twDest><twTotPathDel>1.352</twTotPathDel><twClkSkew dest = "0.612" src = "0.713">0.101</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X100Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X100Y64.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y68.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y68.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2</twBEL></twPathDel><twLogDel>0.475</twLogDel><twRouteDel>0.877</twRouteDel><twTotDel>1.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP &quot;tx_addr_rd_0&quot; TO TIMEGRP
        &quot;tx_addr_wr_0&quot; 10 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9 (SLICE_X99Y71.BX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="153"><twSlack>0.862</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_9</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9</twDest><twClkSkew dest = "0.659" src = "0.641">0.018</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_9</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X100Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X100Y69.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y71.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.678</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X99Y71.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.231</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9</twBEL></twPathDel><twLogDel>0.202</twLogDel><twRouteDel>0.678</twRouteDel><twTotDel>0.880</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11 (SLICE_X99Y71.DX), 1 path
</twPathRptBanner><twRacePath anchorID="154"><twSlack>0.864</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11</twDest><twClkSkew dest = "0.659" src = "0.641">0.018</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X100Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X100Y69.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y71.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X99Y71.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.668</twRouteDel><twTotDel>0.882</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8 (SLICE_X99Y71.AX), 1 path
</twPathRptBanner><twRacePath anchorID="155"><twSlack>0.874</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_8</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8</twDest><twClkSkew dest = "0.659" src = "0.641">0.018</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_8</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X100Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X100Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y71.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.688</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X99Y71.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8</twBEL></twPathDel><twLogDel>0.204</twLogDel><twRouteDel>0.688</twRouteDel><twTotDel>0.892</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="156" twConstType="PATHDELAY" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">TS_rx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP &quot;rx_fifo_wr_to_rd_0&quot; TO TIMEGRP         &quot;clk_125_eth&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.079</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (SLICE_X84Y93.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathFromToDelay"><twSlack>6.921</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twDest><twTotPathDel>1.079</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X86Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X86Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y93.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y93.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twBEL></twPathDel><twLogDel>0.438</twLogDel><twRouteDel>0.641</twRouteDel><twTotDel>1.079</twTotDel><twDestClk twEdge ="twRising">clk_125_eth</twDestClk><twPctLog>40.6</twPctLog><twPctRoute>59.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_rx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP &quot;rx_fifo_wr_to_rd_0&quot; TO TIMEGRP
        &quot;clk_125_eth&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (SLICE_X84Y93.AX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="159"><twSlack>0.768</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X86Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X86Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y93.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X84Y93.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.236</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twBEL></twPathDel><twLogDel>0.178</twLogDel><twRouteDel>0.590</twRouteDel><twTotDel>0.768</twTotDel><twDestClk twEdge ="twRising">clk_125_eth</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="160" twConstType="PATHDELAY" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">TS_rx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP &quot;rx_fifo_rd_to_wr_0&quot; TO TIMEGRP         &quot;clk_125_eth&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="161" twConstType="PATHDELAY" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP &quot;rx_metastable_0&quot; 5 ns;</twConstName><twItemCnt>13</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>13</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.332</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9 (SLICE_X87Y107.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="162"><twConstPath anchorID="163" twDataPathType="twDataPathFromToDelay"><twSlack>3.668</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9</twDest><twTotPathDel>1.255</twTotPathDel><twClkSkew dest = "0.127" src = "0.169">0.042</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X86Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X86Y106.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y107.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y107.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9</twBEL></twPathDel><twLogDel>0.439</twLogDel><twRouteDel>0.816</twRouteDel><twTotDel>1.255</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync (SLICE_X79Y92.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="164"><twConstPath anchorID="165" twDataPathType="twDataPathFromToDelay"><twSlack>3.739</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync</twDest><twTotPathDel>1.112</twTotPathDel><twClkSkew dest = "0.535" src = "0.602">0.067</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X84Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X84Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y92.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.639</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y92.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync</twBEL></twPathDel><twLogDel>0.473</twLogDel><twRouteDel>0.639</twRouteDel><twTotDel>1.112</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>42.5</twPctLog><twPctRoute>57.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10 (SLICE_X87Y107.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="166"><twConstPath anchorID="167" twDataPathType="twDataPathFromToDelay"><twSlack>3.984</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_10</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10</twDest><twTotPathDel>0.939</twTotPathDel><twClkSkew dest = "0.127" src = "0.169">0.042</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_10</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X86Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X86Y106.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y107.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y107.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.485</twRouteDel><twTotDel>0.939</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>48.3</twPctLog><twPctRoute>51.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP &quot;rx_metastable_0&quot; 5 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4 (SLICE_X85Y106.AX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="168"><twSlack>0.453</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4</twDest><twClkSkew dest = "0.138" src = "0.131">0.007</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X85Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X85Y105.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y106.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X85Y106.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.275</twRouteDel><twTotDel>0.460</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5 (SLICE_X85Y106.BX), 1 path
</twPathRptBanner><twRacePath anchorID="169"><twSlack>0.462</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5</twDest><twClkSkew dest = "0.138" src = "0.131">0.007</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X85Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X85Y105.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y106.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X85Y106.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.231</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>0.469</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_6 (SLICE_X85Y106.CX), 1 path
</twPathRptBanner><twRacePath anchorID="170"><twSlack>0.464</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_6</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_6</twDest><twClkSkew dest = "0.138" src = "0.131">0.007</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_6</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X85Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X85Y105.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y106.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X85Y106.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.218</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_6</twBEL></twPathDel><twLogDel>0.196</twLogDel><twRouteDel>0.275</twRouteDel><twTotDel>0.471</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>41.6</twPctLog><twPctRoute>58.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="171" twConstType="PATHDELAY" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">TS_tx_max_output_1 = MAXDELAY FROM TIMEGRP &quot;tx_max_output&quot; TO TIMEGRP         &quot;tx_max_output_target&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>48358</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>609</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>7.966</twMaxDel></twConstHead><twPathRptBanner iPaths="1094" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_len_4 (SLICE_X49Y66.D2), 1094 paths
</twPathRptBanner><twPathRpt anchorID="172"><twConstPath anchorID="173" twDataPathType="twDataPathFromToDelay"><twSlack>0.034</twSlack><twSrc BELType="FF">E2M/EC/tx_curr_bytes_left_3</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_4</twDest><twTotPathDel>7.966</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/EC/tx_curr_bytes_left_3</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_4</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X40Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X40Y71.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;3&gt;</twComp><twBEL>E2M/EC/tx_curr_bytes_left_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y67.D2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.191</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y67.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;3&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_lut&lt;3&gt;_INV_0</twBEL><twBEL>E2M/EC/Msub__sub0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;7&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/resetUserClockDomain</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y71.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y72.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y73.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y74.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y74.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;31&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y71.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.249</twDelInfo><twComp>E2M/EC/_sub0001&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y71.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;1</twComp><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut&lt;5&gt;1</twBEL><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y66.D2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.492</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N53</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y66.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.393</twDelInfo><twComp>E2M/EC/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y66.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;4&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;4&gt;1</twBEL><twBEL>E2M/EC/tx_header_buffer_len_4</twBEL></twPathDel><twLogDel>2.631</twLogDel><twRouteDel>5.335</twRouteDel><twTotDel>7.966</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>33.0</twPctLog><twPctRoute>67.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="174"><twConstPath anchorID="175" twDataPathType="twDataPathFromToDelay"><twSlack>0.058</twSlack><twSrc BELType="FF">E2M/EC/tx_curr_bytes_left_3</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_4</twDest><twTotPathDel>7.942</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/EC/tx_curr_bytes_left_3</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_4</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X40Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X40Y71.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;3&gt;</twComp><twBEL>E2M/EC/tx_curr_bytes_left_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y67.D2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.191</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y67.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;3&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_lut&lt;3&gt;_INV_0</twBEL><twBEL>E2M/EC/Msub__sub0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;7&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/resetUserClockDomain</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y71.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y72.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y73.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y74.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y74.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;31&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y71.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.407</twDelInfo><twComp>E2M/EC/_sub0001&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y71.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;</twComp><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut&lt;5&gt;</twBEL><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y66.D4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.363</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N53</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y66.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.393</twDelInfo><twComp>E2M/EC/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y66.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;4&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;4&gt;1</twBEL><twBEL>E2M/EC/tx_header_buffer_len_4</twBEL></twPathDel><twLogDel>2.578</twLogDel><twRouteDel>5.364</twRouteDel><twTotDel>7.942</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="176"><twConstPath anchorID="177" twDataPathType="twDataPathFromToDelay"><twSlack>0.149</twSlack><twSrc BELType="FF">E2M/EC/tx_curr_bytes_left_4</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_4</twDest><twTotPathDel>7.851</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/EC/tx_curr_bytes_left_4</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_4</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X38Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X38Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;5&gt;</twComp><twBEL>E2M/EC/tx_curr_bytes_left_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y68.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y68.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;7&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_lut&lt;4&gt;_INV_0</twBEL><twBEL>E2M/EC/Msub__sub0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/resetUserClockDomain</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y71.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y72.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y73.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y74.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y74.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;31&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y71.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.249</twDelInfo><twComp>E2M/EC/_sub0001&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y71.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;1</twComp><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut&lt;5&gt;1</twBEL><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y66.D2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.492</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N53</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y66.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.393</twDelInfo><twComp>E2M/EC/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y66.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;4&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;4&gt;1</twBEL><twBEL>E2M/EC/tx_header_buffer_len_4</twBEL></twPathDel><twLogDel>2.623</twLogDel><twRouteDel>5.228</twRouteDel><twTotDel>7.851</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1094" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_len_0 (SLICE_X49Y65.A1), 1094 paths
</twPathRptBanner><twPathRpt anchorID="178"><twConstPath anchorID="179" twDataPathType="twDataPathFromToDelay"><twSlack>0.110</twSlack><twSrc BELType="FF">E2M/EC/tx_curr_bytes_left_3</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_0</twDest><twTotPathDel>7.890</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/EC/tx_curr_bytes_left_3</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_0</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X40Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X40Y71.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;3&gt;</twComp><twBEL>E2M/EC/tx_curr_bytes_left_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y67.D2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.191</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y67.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;3&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_lut&lt;3&gt;_INV_0</twBEL><twBEL>E2M/EC/Msub__sub0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;7&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/resetUserClockDomain</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y71.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y72.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y73.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y74.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y74.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;31&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y71.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.249</twDelInfo><twComp>E2M/EC/_sub0001&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y71.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;1</twComp><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut&lt;5&gt;1</twBEL><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y66.D2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.492</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N53</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y65.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.319</twDelInfo><twComp>E2M/EC/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y65.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;1&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;0&gt;76</twBEL><twBEL>E2M/EC/tx_header_buffer_len_0</twBEL></twPathDel><twLogDel>2.629</twLogDel><twRouteDel>5.261</twRouteDel><twTotDel>7.890</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="180"><twConstPath anchorID="181" twDataPathType="twDataPathFromToDelay"><twSlack>0.134</twSlack><twSrc BELType="FF">E2M/EC/tx_curr_bytes_left_3</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_0</twDest><twTotPathDel>7.866</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/EC/tx_curr_bytes_left_3</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_0</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X40Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X40Y71.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;3&gt;</twComp><twBEL>E2M/EC/tx_curr_bytes_left_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y67.D2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.191</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y67.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;3&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_lut&lt;3&gt;_INV_0</twBEL><twBEL>E2M/EC/Msub__sub0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;7&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/resetUserClockDomain</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y71.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y72.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y73.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y74.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y74.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;31&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y71.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.407</twDelInfo><twComp>E2M/EC/_sub0001&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y71.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;</twComp><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut&lt;5&gt;</twBEL><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y66.D4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.363</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N53</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y65.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.319</twDelInfo><twComp>E2M/EC/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y65.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;1&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;0&gt;76</twBEL><twBEL>E2M/EC/tx_header_buffer_len_0</twBEL></twPathDel><twLogDel>2.576</twLogDel><twRouteDel>5.290</twRouteDel><twTotDel>7.866</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="182"><twConstPath anchorID="183" twDataPathType="twDataPathFromToDelay"><twSlack>0.225</twSlack><twSrc BELType="FF">E2M/EC/tx_curr_bytes_left_4</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_0</twDest><twTotPathDel>7.775</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/EC/tx_curr_bytes_left_4</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_0</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X38Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X38Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;5&gt;</twComp><twBEL>E2M/EC/tx_curr_bytes_left_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y68.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y68.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;7&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_lut&lt;4&gt;_INV_0</twBEL><twBEL>E2M/EC/Msub__sub0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/resetUserClockDomain</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y71.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y72.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y73.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y74.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y74.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;31&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y71.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.249</twDelInfo><twComp>E2M/EC/_sub0001&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y71.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;1</twComp><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut&lt;5&gt;1</twBEL><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y66.D2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.492</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N53</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y65.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.319</twDelInfo><twComp>E2M/EC/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y65.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;1&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;0&gt;76</twBEL><twBEL>E2M/EC/tx_header_buffer_len_0</twBEL></twPathDel><twLogDel>2.621</twLogDel><twRouteDel>5.154</twRouteDel><twTotDel>7.775</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>33.7</twPctLog><twPctRoute>66.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="890" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_read_len_15 (SLICE_X39Y66.D1), 890 paths
</twPathRptBanner><twPathRpt anchorID="184"><twConstPath anchorID="185" twDataPathType="twDataPathFromToDelay"><twSlack>0.370</twSlack><twSrc BELType="FF">E2M/EC/tx_curr_bytes_left_3</twSrc><twDest BELType="FF">E2M/EC/tx_read_len_15</twDest><twTotPathDel>7.630</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/EC/tx_curr_bytes_left_3</twSrc><twDest BELType='FF'>E2M/EC/tx_read_len_15</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X40Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X40Y71.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;3&gt;</twComp><twBEL>E2M/EC/tx_curr_bytes_left_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y67.D2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.191</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y67.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;3&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_lut&lt;3&gt;_INV_0</twBEL><twBEL>E2M/EC/Msub__sub0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;7&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/resetUserClockDomain</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y71.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y72.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y73.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y74.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y74.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;31&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y71.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.407</twDelInfo><twComp>E2M/EC/_sub0001&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y71.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;</twComp><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut&lt;5&gt;</twBEL><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y66.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.392</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y66.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_read_len&lt;13&gt;</twComp><twBEL>E2M/EC/tx_read_len_mux0000&lt;10&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y66.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.052</twDelInfo><twComp>E2M/EC/N350</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y66.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_read_len&lt;15&gt;</twComp><twBEL>E2M/EC/tx_read_len_mux0000&lt;0&gt;</twBEL><twBEL>E2M/EC/tx_read_len_15</twBEL></twPathDel><twLogDel>2.578</twLogDel><twRouteDel>5.052</twRouteDel><twTotDel>7.630</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="186"><twConstPath anchorID="187" twDataPathType="twDataPathFromToDelay"><twSlack>0.485</twSlack><twSrc BELType="FF">E2M/EC/tx_curr_bytes_left_4</twSrc><twDest BELType="FF">E2M/EC/tx_read_len_15</twDest><twTotPathDel>7.515</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/EC/tx_curr_bytes_left_4</twSrc><twDest BELType='FF'>E2M/EC/tx_read_len_15</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X38Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X38Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;5&gt;</twComp><twBEL>E2M/EC/tx_curr_bytes_left_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y68.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y68.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;7&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_lut&lt;4&gt;_INV_0</twBEL><twBEL>E2M/EC/Msub__sub0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/resetUserClockDomain</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y71.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y72.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y73.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y74.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y74.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;31&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y71.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.407</twDelInfo><twComp>E2M/EC/_sub0001&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y71.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;</twComp><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut&lt;5&gt;</twBEL><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y66.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.392</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y66.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_read_len&lt;13&gt;</twComp><twBEL>E2M/EC/tx_read_len_mux0000&lt;10&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y66.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.052</twDelInfo><twComp>E2M/EC/N350</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y66.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_read_len&lt;15&gt;</twComp><twBEL>E2M/EC/tx_read_len_mux0000&lt;0&gt;</twBEL><twBEL>E2M/EC/tx_read_len_15</twBEL></twPathDel><twLogDel>2.570</twLogDel><twRouteDel>4.945</twRouteDel><twTotDel>7.515</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="188"><twConstPath anchorID="189" twDataPathType="twDataPathFromToDelay"><twSlack>0.504</twSlack><twSrc BELType="FF">E2M/EC/tx_curr_bytes_left_0</twSrc><twDest BELType="FF">E2M/EC/tx_read_len_15</twDest><twTotPathDel>7.496</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/EC/tx_curr_bytes_left_0</twSrc><twDest BELType='FF'>E2M/EC/tx_read_len_15</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X39Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X39Y68.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;0&gt;</twComp><twBEL>E2M/EC/tx_curr_bytes_left_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y67.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y67.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;3&gt;</twComp><twBEL>E2M/EC/tx_curr_bytes_left&lt;0&gt;_rt.1</twBEL><twBEL>E2M/EC/Msub__sub0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;7&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/resetUserClockDomain</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y71.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y72.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y73.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y74.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y74.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;31&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y71.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.407</twDelInfo><twComp>E2M/EC/_sub0001&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y71.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;</twComp><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut&lt;5&gt;</twBEL><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y66.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.392</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y66.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_read_len&lt;13&gt;</twComp><twBEL>E2M/EC/tx_read_len_mux0000&lt;10&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y66.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.052</twDelInfo><twComp>E2M/EC/N350</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y66.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_read_len&lt;15&gt;</twComp><twBEL>E2M/EC/tx_read_len_mux0000&lt;0&gt;</twBEL><twBEL>E2M/EC/tx_read_len_15</twBEL></twPathDel><twLogDel>2.674</twLogDel><twRouteDel>4.822</twRouteDel><twTotDel>7.496</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_max_output_1 = MAXDELAY FROM TIMEGRP &quot;tx_max_output&quot; TO TIMEGRP
        &quot;tx_max_output_target&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_len_15 (SLICE_X47Y63.D6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="190"><twSlack>0.479</twSlack><twSrc BELType="FF">E2M/EC/tx_header_buffer_len_7</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_15</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/tx_header_buffer_len_7</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_15</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X46Y63.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;8&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y63.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y63.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;15&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;15&gt;1</twBEL><twBEL>E2M/EC/tx_header_buffer_len_15</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.260</twRouteDel><twTotDel>0.479</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>45.7</twPctLog><twPctRoute>54.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_packet_payload_13 (SLICE_X41Y74.B6), 1 path
</twPathRptBanner><twRacePath anchorID="191"><twSlack>0.484</twSlack><twSrc BELType="FF">E2M/EC/tx_packet_payload_13</twSrc><twDest BELType="FF">E2M/EC/tx_packet_payload_13</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/tx_packet_payload_13</twSrc><twDest BELType='FF'>E2M/EC/tx_packet_payload_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X41Y74.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/EC/tx_packet_payload&lt;15&gt;</twComp><twBEL>E2M/EC/tx_packet_payload_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y74.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.266</twDelInfo><twComp>E2M/EC/tx_packet_payload&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X41Y74.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.196</twDelInfo><twComp>E2M/EC/tx_packet_payload&lt;15&gt;</twComp><twBEL>E2M/EC/tx_packet_payload_13_mux0000</twBEL><twBEL>E2M/EC/tx_packet_payload_13</twBEL></twPathDel><twLogDel>0.218</twLogDel><twRouteDel>0.266</twRouteDel><twTotDel>0.484</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>45.0</twPctLog><twPctRoute>55.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_len_7 (SLICE_X46Y63.C6), 1 path
</twPathRptBanner><twRacePath anchorID="192"><twSlack>0.493</twSlack><twSrc BELType="FF">E2M/EC/tx_header_buffer_len_7</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_7</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/tx_header_buffer_len_7</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X46Y63.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;8&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y63.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y63.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;8&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;7&gt;</twBEL><twBEL>E2M/EC/tx_header_buffer_len_7</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.274</twRouteDel><twTotDel>0.493</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>44.4</twPctLog><twPctRoute>55.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="193" twConstType="PATHDELAY" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">TS_userRunClearToggle = MAXDELAY FROM TIMEGRP &quot;userRunSetTogCS&quot; TO TIMEGRP         &quot;userRunSetTogUS&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.169</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/userLogicReset (SLICE_X31Y69.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="194"><twConstPath anchorID="195" twDataPathType="twDataPathFromToDelay"><twSlack>5.831</twSlack><twSrc BELType="FF">E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType="FF">E2M/EC/userLogicReset</twDest><twTotPathDel>2.169</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType='FF'>E2M/EC/userLogicReset</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X29Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;1&gt;</twComp><twBEL>E2M/EC/userRunRegisterSetToggleUserSide_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y72.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y72.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/userLogicReset_not0001</twComp><twBEL>E2M/EC/userLogicReset_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y69.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>E2M/EC/userLogicReset_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y69.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>E2M/EC/userLogicReset</twComp><twBEL>E2M/EC/userLogicReset</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>1.396</twRouteDel><twTotDel>2.169</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X28Y70.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="196"><twConstPath anchorID="197" twDataPathType="twDataPathFromToDelay"><twSlack>6.212</twSlack><twSrc BELType="FF">E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType="FF">E2M/EC/userRunRegisterUserSide</twDest><twTotPathDel>1.788</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType='FF'>E2M/EC/userRunRegisterUserSide</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X29Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;1&gt;</twComp><twBEL>E2M/EC/userRunRegisterSetToggleUserSide_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y72.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.589</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/userRunRegisterUserSide_xor0000</twComp><twBEL>E2M/EC/userRunRegisterUserSide_xor00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y70.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>E2M/EC/userRunRegisterUserSide_xor0000</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y70.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>E2M/EC/userRunRegisterUserSide</twComp><twBEL>E2M/EC/userRunRegisterUserSide</twBEL></twPathDel><twLogDel>0.770</twLogDel><twRouteDel>1.018</twRouteDel><twTotDel>1.788</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>43.1</twPctLog><twPctRoute>56.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_userRunClearToggle = MAXDELAY FROM TIMEGRP &quot;userRunSetTogCS&quot; TO TIMEGRP
        &quot;userRunSetTogUS&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X28Y70.CE), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="198"><twSlack>1.482</twSlack><twSrc BELType="FF">E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType="FF">E2M/EC/userRunRegisterUserSide</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType='FF'>E2M/EC/userRunRegisterUserSide</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X29Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;1&gt;</twComp><twBEL>E2M/EC/userRunRegisterSetToggleUserSide_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y72.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>E2M/EC/userRunRegisterUserSide_xor0000</twComp><twBEL>E2M/EC/userRunRegisterUserSide_xor00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y70.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>E2M/EC/userRunRegisterUserSide_xor0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y70.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">0.044</twDelInfo><twComp>E2M/EC/userRunRegisterUserSide</twComp><twBEL>E2M/EC/userRunRegisterUserSide</twBEL></twPathDel><twLogDel>0.545</twLogDel><twRouteDel>0.937</twRouteDel><twTotDel>1.482</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>36.8</twPctLog><twPctRoute>63.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/userLogicReset (SLICE_X31Y69.CE), 1 path
</twPathRptBanner><twRacePath anchorID="199"><twSlack>1.832</twSlack><twSrc BELType="FF">E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType="FF">E2M/EC/userLogicReset</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType='FF'>E2M/EC/userLogicReset</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X29Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;1&gt;</twComp><twBEL>E2M/EC/userRunRegisterSetToggleUserSide_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y72.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y72.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>E2M/EC/userLogicReset_not0001</twComp><twBEL>E2M/EC/userLogicReset_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y69.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>E2M/EC/userLogicReset_not0001</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y69.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">0.046</twDelInfo><twComp>E2M/EC/userLogicReset</twComp><twBEL>E2M/EC/userLogicReset</twBEL></twPathDel><twLogDel>0.547</twLogDel><twRouteDel>1.285</twRouteDel><twTotDel>1.832</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="200" twConstType="PATHDELAY" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">TS_hard_reset_IG = MAXDELAY FROM TIMEGRP &quot;hard_reset&quot; TO TIMEGRP &quot;FFS&quot; 8 ns         DATAPATHONLY;</twConstName><twItemCnt>12318</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3237</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>7.714</twMaxDel></twConstHead><twPathRptBanner iPaths="17" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_len_1 (SLICE_X49Y65.C1), 17 paths
</twPathRptBanner><twPathRpt anchorID="201"><twConstPath anchorID="202" twDataPathType="twDataPathFromToDelay"><twSlack>0.286</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_1</twDest><twTotPathDel>7.714</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X46Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X46Y80.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y76.A2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.093</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_reload_inv</twComp><twBEL>E2M/EC/tx_read_len_mux0000&lt;14&gt;51</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y76.B4</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">1.928</twDelInfo><twComp>E2M/EC/tx_read_len_mux0000&lt;14&gt;49</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N2831</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;0&gt;231</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y65.D4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.817</twDelInfo><twComp>E2M/EC/N2831</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y65.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>E2M/EC/N1641</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;1&gt;30_SW0_F</twBEL><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;1&gt;30_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y65.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.835</twDelInfo><twComp>N863</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y65.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;1&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;1&gt;118</twBEL><twBEL>E2M/EC/tx_header_buffer_len_1</twBEL></twPathDel><twLogDel>1.041</twLogDel><twRouteDel>6.673</twRouteDel><twTotDel>7.714</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="203"><twConstPath anchorID="204" twDataPathType="twDataPathFromToDelay"><twSlack>1.334</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_1</twDest><twTotPathDel>6.666</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X60Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X60Y74.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y76.B3</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_reload_inv</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_reload_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y76.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_reload_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_reload_inv</twComp><twBEL>E2M/EC/tx_read_len_mux0000&lt;14&gt;51</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y76.B4</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">1.928</twDelInfo><twComp>E2M/EC/tx_read_len_mux0000&lt;14&gt;49</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N2831</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;0&gt;231</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y65.D4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.817</twDelInfo><twComp>E2M/EC/N2831</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y65.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>E2M/EC/N1641</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;1&gt;30_SW0_F</twBEL><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;1&gt;30_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y65.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.835</twDelInfo><twComp>N863</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y65.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;1&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;1&gt;118</twBEL><twBEL>E2M/EC/tx_header_buffer_len_1</twBEL></twPathDel><twLogDel>1.156</twLogDel><twRouteDel>5.510</twRouteDel><twTotDel>6.666</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>17.3</twPctLog><twPctRoute>82.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="205"><twConstPath anchorID="206" twDataPathType="twDataPathFromToDelay"><twSlack>1.417</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_1</twDest><twTotPathDel>6.583</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X60Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X60Y74.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y76.B4</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_reload_inv</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_reload_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y76.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_reload_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_reload_inv</twComp><twBEL>E2M/EC/tx_read_len_mux0000&lt;14&gt;51</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y76.B4</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">1.928</twDelInfo><twComp>E2M/EC/tx_read_len_mux0000&lt;14&gt;49</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N2831</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;0&gt;231</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y65.D4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.817</twDelInfo><twComp>E2M/EC/N2831</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y65.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>E2M/EC/N1641</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;1&gt;30_SW0_F</twBEL><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;1&gt;30_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y65.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.835</twDelInfo><twComp>N863</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y65.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;1&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;1&gt;118</twBEL><twBEL>E2M/EC/tx_header_buffer_len_1</twBEL></twPathDel><twLogDel>1.156</twLogDel><twRouteDel>5.427</twRouteDel><twTotDel>6.583</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_len_4 (SLICE_X49Y66.D2), 5 paths
</twPathRptBanner><twPathRpt anchorID="207"><twConstPath anchorID="208" twDataPathType="twDataPathFromToDelay"><twSlack>0.345</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_4</twDest><twTotPathDel>7.655</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X46Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X46Y80.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y76.A2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.093</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_reload_inv</twComp><twBEL>E2M/EC/tx_read_len_mux0000&lt;14&gt;51</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y76.B4</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">1.928</twDelInfo><twComp>E2M/EC/tx_read_len_mux0000&lt;14&gt;49</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N2831</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;0&gt;231</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y66.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>E2M/EC/N2831</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y66.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N53</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;0&gt;211_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y66.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>N950</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N53</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y66.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.393</twDelInfo><twComp>E2M/EC/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y66.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;4&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;4&gt;1</twBEL><twBEL>E2M/EC/tx_header_buffer_len_4</twBEL></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>6.801</twRouteDel><twTotDel>7.655</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="209"><twConstPath anchorID="210" twDataPathType="twDataPathFromToDelay"><twSlack>1.228</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_4</twDest><twTotPathDel>6.772</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X69Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X69Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y71.D4</twSite><twDelType>net</twDelType><twFanCnt>112</twFanCnt><twDelInfo twEdge="twRising">1.892</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y71.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N143</twComp><twBEL>E2M/EC/tx_ll_sof_out_mux0000211</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y68.C4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>E2M/EC/N143</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y68.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_len_mux0000&lt;3&gt;30</twComp><twBEL>E2M/EC/tx_packet_payload_68_mux0000912</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y68.A1</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>E2M/EC/N304</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/softReset</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;0&gt;2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y66.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.866</twDelInfo><twComp>N548</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N53</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y66.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.393</twDelInfo><twComp>E2M/EC/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y66.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;4&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;4&gt;1</twBEL><twBEL>E2M/EC/tx_header_buffer_len_4</twBEL></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>5.918</twRouteDel><twTotDel>6.772</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>12.6</twPctLog><twPctRoute>87.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="211"><twConstPath anchorID="212" twDataPathType="twDataPathFromToDelay"><twSlack>1.393</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_4</twDest><twTotPathDel>6.607</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X60Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X60Y74.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y76.B3</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_reload_inv</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_reload_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y76.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_reload_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_reload_inv</twComp><twBEL>E2M/EC/tx_read_len_mux0000&lt;14&gt;51</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y76.B4</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">1.928</twDelInfo><twComp>E2M/EC/tx_read_len_mux0000&lt;14&gt;49</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N2831</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;0&gt;231</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y66.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>E2M/EC/N2831</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y66.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N53</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;0&gt;211_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y66.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>N950</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N53</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y66.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.393</twDelInfo><twComp>E2M/EC/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y66.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;4&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;4&gt;1</twBEL><twBEL>E2M/EC/tx_header_buffer_len_4</twBEL></twPathDel><twLogDel>0.969</twLogDel><twRouteDel>5.638</twRouteDel><twTotDel>6.607</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>14.7</twPctLog><twPctRoute>85.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_len_0 (SLICE_X49Y65.A1), 5 paths
</twPathRptBanner><twPathRpt anchorID="213"><twConstPath anchorID="214" twDataPathType="twDataPathFromToDelay"><twSlack>0.421</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_0</twDest><twTotPathDel>7.579</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X46Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X46Y80.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y76.A2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.093</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_reload_inv</twComp><twBEL>E2M/EC/tx_read_len_mux0000&lt;14&gt;51</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y76.B4</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">1.928</twDelInfo><twComp>E2M/EC/tx_read_len_mux0000&lt;14&gt;49</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N2831</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;0&gt;231</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y66.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>E2M/EC/N2831</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y66.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N53</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;0&gt;211_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y66.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>N950</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N53</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y65.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.319</twDelInfo><twComp>E2M/EC/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y65.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;1&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;0&gt;76</twBEL><twBEL>E2M/EC/tx_header_buffer_len_0</twBEL></twPathDel><twLogDel>0.852</twLogDel><twRouteDel>6.727</twRouteDel><twTotDel>7.579</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="215"><twConstPath anchorID="216" twDataPathType="twDataPathFromToDelay"><twSlack>1.304</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_0</twDest><twTotPathDel>6.696</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X69Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X69Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y71.D4</twSite><twDelType>net</twDelType><twFanCnt>112</twFanCnt><twDelInfo twEdge="twRising">1.892</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y71.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N143</twComp><twBEL>E2M/EC/tx_ll_sof_out_mux0000211</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y68.C4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>E2M/EC/N143</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y68.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_len_mux0000&lt;3&gt;30</twComp><twBEL>E2M/EC/tx_packet_payload_68_mux0000912</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y68.A1</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>E2M/EC/N304</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/softReset</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;0&gt;2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y66.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.866</twDelInfo><twComp>N548</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N53</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y65.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.319</twDelInfo><twComp>E2M/EC/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y65.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;1&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;0&gt;76</twBEL><twBEL>E2M/EC/tx_header_buffer_len_0</twBEL></twPathDel><twLogDel>0.852</twLogDel><twRouteDel>5.844</twRouteDel><twTotDel>6.696</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="217"><twConstPath anchorID="218" twDataPathType="twDataPathFromToDelay"><twSlack>1.469</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_0</twDest><twTotPathDel>6.531</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X60Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X60Y74.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y76.B3</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_reload_inv</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_reload_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y76.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_reload_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_reload_inv</twComp><twBEL>E2M/EC/tx_read_len_mux0000&lt;14&gt;51</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y76.B4</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">1.928</twDelInfo><twComp>E2M/EC/tx_read_len_mux0000&lt;14&gt;49</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N2831</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;0&gt;231</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y66.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>E2M/EC/N2831</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y66.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N53</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;0&gt;211_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y66.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>N950</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N53</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y65.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.319</twDelInfo><twComp>E2M/EC/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y65.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;1&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;0&gt;76</twBEL><twBEL>E2M/EC/tx_header_buffer_len_0</twBEL></twPathDel><twLogDel>0.967</twLogDel><twRouteDel>5.564</twRouteDel><twTotDel>6.531</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_hard_reset_IG = MAXDELAY FROM TIMEGRP &quot;hard_reset&quot; TO TIMEGRP &quot;FFS&quot; 8 ns
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/rx_pre_reset_0_i_1 (SLICE_X80Y97.BX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="219"><twSlack>0.476</twSlack><twSrc BELType="FF">E2M/emac_ll/rx_pre_reset_0_i_0</twSrc><twDest BELType="FF">E2M/emac_ll/rx_pre_reset_0_i_1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/rx_pre_reset_0_i_0</twSrc><twDest BELType='FF'>E2M/emac_ll/rx_pre_reset_0_i_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X80Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X80Y97.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>E2M/emac_ll/rx_pre_reset_0_i&lt;3&gt;</twComp><twBEL>E2M/emac_ll/rx_pre_reset_0_i_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y97.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>E2M/emac_ll/rx_pre_reset_0_i&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X80Y97.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.242</twDelInfo><twComp>E2M/emac_ll/rx_pre_reset_0_i&lt;3&gt;</twComp><twBEL>E2M/emac_ll/rx_pre_reset_0_i_1</twBEL></twPathDel><twLogDel>0.191</twLogDel><twRouteDel>0.285</twRouteDel><twTotDel>0.476</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/rx_pre_reset_0_i_5 (SLICE_X80Y100.BX), 1 path
</twPathRptBanner><twRacePath anchorID="220"><twSlack>0.476</twSlack><twSrc BELType="FF">E2M/emac_ll/rx_pre_reset_0_i_4</twSrc><twDest BELType="FF">E2M/emac_ll/rx_pre_reset_0_i_5</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/rx_pre_reset_0_i_4</twSrc><twDest BELType='FF'>E2M/emac_ll/rx_pre_reset_0_i_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X80Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X80Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>E2M/emac_ll/rx_pre_reset_0_i&lt;5&gt;</twComp><twBEL>E2M/emac_ll/rx_pre_reset_0_i_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y100.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>E2M/emac_ll/rx_pre_reset_0_i&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X80Y100.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.242</twDelInfo><twComp>E2M/emac_ll/rx_pre_reset_0_i&lt;5&gt;</twComp><twBEL>E2M/emac_ll/rx_pre_reset_0_i_5</twBEL></twPathDel><twLogDel>0.191</twLogDel><twRouteDel>0.285</twRouteDel><twTotDel>0.476</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5 (SLICE_X85Y105.BX), 1 path
</twPathRptBanner><twRacePath anchorID="221"><twSlack>0.480</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_5</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_5</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X84Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X84Y104.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y105.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.278</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X85Y105.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.231</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5</twBEL></twPathDel><twLogDel>0.202</twLogDel><twRouteDel>0.278</twRouteDel><twTotDel>0.480</twTotDel><twDestClk twEdge ="twRising">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="222" twConstType="PERIOD" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">TS_sh_CLOCK_TRNG1_CLKOUT0_BUF = PERIOD TIMEGRP &quot;sh_CLOCK_TRNG1_CLKOUT0_BUF&quot;         TS_CLK_USER_INTERFACE / 0.09375 HIGH 50%;</twConstName><twItemCnt>1577</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>929</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>20.454</twMinPer></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAMB36_X0Y14.ADDRAL8), 3 paths
</twPathRptBanner><twPathRpt anchorID="223"><twConstPath anchorID="224" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.323</twSlack><twSrc BELType="FF">sh/raddr_6</twSrc><twDest BELType="RAM">sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twDest><twTotPathDel>3.277</twTotPathDel><twClkSkew dest = "4.577" src = "1.770">-2.807</twClkSkew><twDelConst>1.962</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.329" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.169</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>sh/raddr_6</twSrc><twDest BELType='RAM'>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="123.648">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X16Y76.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>sh/raddr&lt;8&gt;</twComp><twBEL>sh/raddr_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y78.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.742</twDelInfo><twComp>sh/raddr&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/addra&lt;10&gt;</twComp><twBEL>sh/addra&lt;6&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y14.ADDRAL8</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>sh/addra&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y14.CLKARDCLKL</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twComp><twBEL>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twBEL></twPathDel><twLogDel>0.912</twLogDel><twRouteDel>2.365</twRouteDel><twTotDel>3.277</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="125.610">sh/mem_clk</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="225"><twConstPath anchorID="226" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>59.832</twSlack><twSrc BELType="FF">sh/testPUF/mem_waddr_6</twSrc><twDest BELType="RAM">sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twDest><twTotPathDel>3.719</twTotPathDel><twClkSkew dest = "2.800" src = "1.790">-1.010</twClkSkew><twDelConst>62.805</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.203" fPhaseErr="0.156" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.264</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>sh/testPUF/mem_waddr_6</twSrc><twDest BELType='RAM'>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sh/clk_1</twSrcClk><twPathDel><twSite>SLICE_X8Y77.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>sh/testPUF/mem_waddr&lt;7&gt;</twComp><twBEL>sh/testPUF/mem_waddr_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y78.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.184</twDelInfo><twComp>sh/testPUF/mem_waddr&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/addra&lt;10&gt;</twComp><twBEL>sh/addra&lt;6&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y14.ADDRAL8</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>sh/addra&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y14.CLKARDCLKL</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twComp><twBEL>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twBEL></twPathDel><twLogDel>0.912</twLogDel><twRouteDel>2.807</twRouteDel><twTotDel>3.719</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.805">sh/mem_clk</twDestClk><twPctLog>24.5</twPctLog><twPctRoute>75.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="227"><twConstPath anchorID="228" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>60.243</twSlack><twSrc BELType="FF">sh/testPUF/mem_we</twSrc><twDest BELType="RAM">sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twDest><twTotPathDel>3.469</twTotPathDel><twClkSkew dest = "2.800" src = "1.629">-1.171</twClkSkew><twDelConst>62.805</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.203" fPhaseErr="0.156" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.264</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>sh/testPUF/mem_we</twSrc><twDest BELType='RAM'>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sh/clk_1</twSrcClk><twPathDel><twSite>SLICE_X41Y85.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>sh/testPUF/mem_we</twComp><twBEL>sh/testPUF/mem_we</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y78.B5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.955</twDelInfo><twComp>sh/testPUF/mem_we</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/addra&lt;10&gt;</twComp><twBEL>sh/addra&lt;6&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y14.ADDRAL8</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>sh/addra&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y14.CLKARDCLKL</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twComp><twBEL>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twBEL></twPathDel><twLogDel>0.891</twLogDel><twRouteDel>2.578</twRouteDel><twTotDel>3.469</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.805">sh/mem_clk</twDestClk><twPctLog>25.7</twPctLog><twPctRoute>74.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAMB36_X0Y14.ADDRAU8), 3 paths
</twPathRptBanner><twPathRpt anchorID="229"><twConstPath anchorID="230" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.332</twSlack><twSrc BELType="FF">sh/raddr_6</twSrc><twDest BELType="RAM">sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twDest><twTotPathDel>3.277</twTotPathDel><twClkSkew dest = "4.586" src = "1.770">-2.816</twClkSkew><twDelConst>1.962</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.329" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.169</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>sh/raddr_6</twSrc><twDest BELType='RAM'>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="123.648">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X16Y76.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>sh/raddr&lt;8&gt;</twComp><twBEL>sh/raddr_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y78.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.742</twDelInfo><twComp>sh/raddr&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/addra&lt;10&gt;</twComp><twBEL>sh/addra&lt;6&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y14.ADDRAU8</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>sh/addra&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y14.CLKARDCLKU</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twComp><twBEL>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twBEL></twPathDel><twLogDel>0.912</twLogDel><twRouteDel>2.365</twRouteDel><twTotDel>3.277</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="125.610">sh/mem_clk</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="231"><twConstPath anchorID="232" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>59.841</twSlack><twSrc BELType="FF">sh/testPUF/mem_waddr_6</twSrc><twDest BELType="RAM">sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twDest><twTotPathDel>3.719</twTotPathDel><twClkSkew dest = "2.809" src = "1.790">-1.019</twClkSkew><twDelConst>62.805</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.203" fPhaseErr="0.156" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.264</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>sh/testPUF/mem_waddr_6</twSrc><twDest BELType='RAM'>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sh/clk_1</twSrcClk><twPathDel><twSite>SLICE_X8Y77.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>sh/testPUF/mem_waddr&lt;7&gt;</twComp><twBEL>sh/testPUF/mem_waddr_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y78.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.184</twDelInfo><twComp>sh/testPUF/mem_waddr&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/addra&lt;10&gt;</twComp><twBEL>sh/addra&lt;6&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y14.ADDRAU8</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>sh/addra&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y14.CLKARDCLKU</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twComp><twBEL>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twBEL></twPathDel><twLogDel>0.912</twLogDel><twRouteDel>2.807</twRouteDel><twTotDel>3.719</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.805">sh/mem_clk</twDestClk><twPctLog>24.5</twPctLog><twPctRoute>75.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="233"><twConstPath anchorID="234" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>60.252</twSlack><twSrc BELType="FF">sh/testPUF/mem_we</twSrc><twDest BELType="RAM">sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twDest><twTotPathDel>3.469</twTotPathDel><twClkSkew dest = "2.809" src = "1.629">-1.180</twClkSkew><twDelConst>62.805</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.203" fPhaseErr="0.156" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.264</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>sh/testPUF/mem_we</twSrc><twDest BELType='RAM'>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sh/clk_1</twSrcClk><twPathDel><twSite>SLICE_X41Y85.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>sh/testPUF/mem_we</twComp><twBEL>sh/testPUF/mem_we</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y78.B5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.955</twDelInfo><twComp>sh/testPUF/mem_we</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/addra&lt;10&gt;</twComp><twBEL>sh/addra&lt;6&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y14.ADDRAU8</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>sh/addra&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y14.CLKARDCLKU</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twComp><twBEL>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twBEL></twPathDel><twLogDel>0.891</twLogDel><twRouteDel>2.578</twRouteDel><twTotDel>3.469</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.805">sh/mem_clk</twDestClk><twPctLog>25.7</twPctLog><twPctRoute>74.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAMB36_X0Y15.ADDRAL8), 3 paths
</twPathRptBanner><twPathRpt anchorID="235"><twConstPath anchorID="236" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.538</twSlack><twSrc BELType="FF">sh/raddr_6</twSrc><twDest BELType="RAM">sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twDest><twTotPathDel>3.080</twTotPathDel><twClkSkew dest = "4.595" src = "1.770">-2.825</twClkSkew><twDelConst>1.962</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.329" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.169</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>sh/raddr_6</twSrc><twDest BELType='RAM'>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="123.648">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X16Y76.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>sh/raddr&lt;8&gt;</twComp><twBEL>sh/raddr_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y78.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.742</twDelInfo><twComp>sh/raddr&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/addra&lt;10&gt;</twComp><twBEL>sh/addra&lt;6&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y15.ADDRAL8</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>sh/addra&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y15.CLKARDCLKL</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twComp><twBEL>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twBEL></twPathDel><twLogDel>0.912</twLogDel><twRouteDel>2.168</twRouteDel><twTotDel>3.080</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="125.610">sh/mem_clk</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="237"><twConstPath anchorID="238" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>60.047</twSlack><twSrc BELType="FF">sh/testPUF/mem_waddr_6</twSrc><twDest BELType="RAM">sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twDest><twTotPathDel>3.522</twTotPathDel><twClkSkew dest = "2.818" src = "1.790">-1.028</twClkSkew><twDelConst>62.805</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.203" fPhaseErr="0.156" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.264</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>sh/testPUF/mem_waddr_6</twSrc><twDest BELType='RAM'>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sh/clk_1</twSrcClk><twPathDel><twSite>SLICE_X8Y77.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>sh/testPUF/mem_waddr&lt;7&gt;</twComp><twBEL>sh/testPUF/mem_waddr_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y78.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.184</twDelInfo><twComp>sh/testPUF/mem_waddr&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/addra&lt;10&gt;</twComp><twBEL>sh/addra&lt;6&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y15.ADDRAL8</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>sh/addra&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y15.CLKARDCLKL</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twComp><twBEL>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twBEL></twPathDel><twLogDel>0.912</twLogDel><twRouteDel>2.610</twRouteDel><twTotDel>3.522</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.805">sh/mem_clk</twDestClk><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="239"><twConstPath anchorID="240" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>60.458</twSlack><twSrc BELType="FF">sh/testPUF/mem_we</twSrc><twDest BELType="RAM">sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twDest><twTotPathDel>3.272</twTotPathDel><twClkSkew dest = "2.818" src = "1.629">-1.189</twClkSkew><twDelConst>62.805</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.203" fPhaseErr="0.156" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.264</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>sh/testPUF/mem_we</twSrc><twDest BELType='RAM'>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sh/clk_1</twSrcClk><twPathDel><twSite>SLICE_X41Y85.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>sh/testPUF/mem_we</twComp><twBEL>sh/testPUF/mem_we</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y78.B5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.955</twDelInfo><twComp>sh/testPUF/mem_we</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/addra&lt;10&gt;</twComp><twBEL>sh/addra&lt;6&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y15.ADDRAL8</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>sh/addra&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y15.CLKARDCLKL</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twComp><twBEL>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twBEL></twPathDel><twLogDel>0.891</twLogDel><twRouteDel>2.381</twRouteDel><twTotDel>3.272</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.805">sh/mem_clk</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_sh_CLOCK_TRNG1_CLKOUT0_BUF = PERIOD TIMEGRP &quot;sh_CLOCK_TRNG1_CLKOUT0_BUF&quot;
        TS_CLK_USER_INTERFACE / 0.09375 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAMB36_X0Y14.DIADIL1), 1 path
</twPathRptBanner><twPathRpt anchorID="241"><twConstPath anchorID="242" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.004</twSlack><twSrc BELType="FF">sh/testPUF/mem_din_2</twSrc><twDest BELType="RAM">sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twDest><twTotPathDel>1.518</twTotPathDel><twClkSkew dest = "3.012" src = "1.762">-1.250</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.203" fPhaseErr="0.156" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.264</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>sh/testPUF/mem_din_2</twSrc><twDest BELType='RAM'>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X14Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="62.805">sh/clk_1</twSrcClk><twPathDel><twSite>SLICE_X14Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>sh/testPUF/mem_din&lt;3&gt;</twComp><twBEL>sh/testPUF/mem_din_2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y14.DIADIL1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">1.390</twDelInfo><twComp>sh/testPUF/mem_din&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y14.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twComp><twBEL>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twBEL></twPathDel><twLogDel>0.128</twLogDel><twRouteDel>1.390</twRouteDel><twTotDel>1.518</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.805">sh/mem_clk</twDestClk><twPctLog>8.4</twPctLog><twPctRoute>91.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sh/testPUF/gen_challenge_16 (SLICE_X16Y107.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="243"><twConstPath anchorID="244" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.010</twSlack><twSrc BELType="FF">sh/testPUF/challenge_gen/C_16</twSrc><twDest BELType="FF">sh/testPUF/gen_challenge_16</twDest><twTotPathDel>0.511</twTotPathDel><twClkSkew dest = "3.760" src = "3.487">-0.273</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.203" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.228</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>sh/testPUF/challenge_gen/C_16</twSrc><twDest BELType='FF'>sh/testPUF/gen_challenge_16</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="62.805">sh/clk_RNG</twSrcClk><twPathDel><twSite>SLICE_X20Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>sh/testPUF/challenge_gen/C&lt;19&gt;</twComp><twBEL>sh/testPUF/challenge_gen/C_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y107.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.300</twDelInfo><twComp>sh/testPUF/challenge_gen/C&lt;16&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y107.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.222</twDelInfo><twComp>sh/testPUF/gen_challenge&lt;18&gt;</twComp><twBEL>sh/testPUF/gen_challenge_mux0000&lt;16&gt;1</twBEL><twBEL>sh/testPUF/gen_challenge_16</twBEL></twPathDel><twLogDel>0.211</twLogDel><twRouteDel>0.300</twRouteDel><twTotDel>0.511</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.805">sh/clk_1</twDestClk><twPctLog>41.3</twPctLog><twPctRoute>58.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sh/testPUF/gen_challenge_6 (SLICE_X16Y108.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="245"><twConstPath anchorID="246" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.013</twSlack><twSrc BELType="FF">sh/testPUF/challenge_gen/C_6</twSrc><twDest BELType="FF">sh/testPUF/gen_challenge_6</twDest><twTotPathDel>0.472</twTotPathDel><twClkSkew dest = "3.755" src = "3.524">-0.231</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.203" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.228</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>sh/testPUF/challenge_gen/C_6</twSrc><twDest BELType='FF'>sh/testPUF/gen_challenge_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="62.805">sh/clk_RNG</twSrcClk><twPathDel><twSite>SLICE_X14Y107.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>sh/testPUF/challenge_gen/C&lt;7&gt;</twComp><twBEL>sh/testPUF/challenge_gen/C_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y108.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.275</twDelInfo><twComp>sh/testPUF/challenge_gen/C&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y108.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.217</twDelInfo><twComp>sh/testPUF/gen_challenge&lt;7&gt;</twComp><twBEL>sh/testPUF/gen_challenge_mux0000&lt;6&gt;1</twBEL><twBEL>sh/testPUF/gen_challenge_6</twBEL></twPathDel><twLogDel>0.197</twLogDel><twRouteDel>0.275</twRouteDel><twTotDel>0.472</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.805">sh/clk_1</twDestClk><twPctLog>41.7</twPctLog><twPctRoute>58.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="247"><twPinLimitBanner>Component Switching Limit Checks: TS_sh_CLOCK_TRNG1_CLKOUT0_BUF = PERIOD TIMEGRP &quot;sh_CLOCK_TRNG1_CLKOUT0_BUF&quot;
        TS_CLK_USER_INTERFACE / 0.09375 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="248" type="MINPERIOD" name="Tdspper_P" slack="60.583" period="62.805" constraintValue="62.805" deviceLimit="2.222" freqLimit="450.045" physResource="sh/testPUF/NIST/test2/Mmac_chi_sqr_mult0000/CLK" logResource="sh/testPUF/NIST/test2/Mmac_chi_sqr_mult0000/CLK" locationPin="DSP48_X0Y13.CLK" clockNet="sh/testPUF/clk_test"/><twPinLimit anchorID="249" type="MINPERIOD" name="Tdspper_P" slack="60.583" period="62.805" constraintValue="62.805" deviceLimit="2.222" freqLimit="450.045" physResource="sh/testPUF/NIST/test7/Mmac_chi_sqr_mult0001/CLK" logResource="sh/testPUF/NIST/test7/Mmac_chi_sqr_mult0001/CLK" locationPin="DSP48_X0Y25.CLK" clockNet="sh/testPUF/clk_test"/><twPinLimit anchorID="250" type="MINPERIOD" name="Trper_CLKA" slack="60.583" period="62.805" constraintValue="62.805" deviceLimit="2.222" freqLimit="450.045" physResource="sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP/CLKAL" logResource="sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP/CLKAL" locationPin="RAMB36_X0Y15.CLKARDCLKL" clockNet="sh/mem_clk"/></twPinLimitRpt></twConst><twConst anchorID="251" twConstType="PERIOD" ><twConstHead uID="20"><twConstName UCFConstName="" ScopeName="">TS_sh_CLOCK_TRNG1_CLKOUT1_BUF = PERIOD TIMEGRP &quot;sh_CLOCK_TRNG1_CLKOUT1_BUF&quot;         TS_CLK_USER_INTERFACE / 0.046875 HIGH 50%;</twConstName><twItemCnt>51242</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1893</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.844</twMinPer></twConstHead><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point sh/testPUF/NIST/test4/count_run_0 (SLICE_X37Y39.DX), 9 paths
</twPathRptBanner><twPathRpt anchorID="252"><twConstPath anchorID="253" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>59.081</twSlack><twSrc BELType="FF">sh/testPUF/test_data</twSrc><twDest BELType="FF">sh/testPUF/NIST/test4/count_run_0</twDest><twTotPathDel>4.174</twTotPathDel><twClkSkew dest = "2.708" src = "2.015">-0.693</twClkSkew><twDelConst>62.805</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.243</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>sh/testPUF/test_data</twSrc><twDest BELType='FF'>sh/testPUF/NIST/test4/count_run_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X15Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="62.805">sh/clk_1</twSrcClk><twPathDel><twSite>SLICE_X15Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>sh/testPUF/test_data</twComp><twBEL>sh/testPUF/test_data</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y40.A1</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">2.354</twDelInfo><twComp>sh/testPUF/test_data</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/NIST/test4/count_run_or0000</twComp><twBEL>sh/testPUF/NIST/test4/count_run_cst_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y40.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.154</twDelInfo><twComp>N83</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/NIST/test4/count_run_or0000</twComp><twBEL>sh/testPUF/NIST/test4/count_run_cst</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y39.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>sh/testPUF/NIST/test4/count_run_cst</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y39.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>sh/testPUF/NIST/test4/count_run&lt;0&gt;</twComp><twBEL>sh/testPUF/NIST/test4/count_run_0</twBEL></twPathDel><twLogDel>1.224</twLogDel><twRouteDel>2.950</twRouteDel><twTotDel>4.174</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="125.610">sh/testPUF/clk_test</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="254"><twConstPath anchorID="255" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>122.651</twSlack><twSrc BELType="FF">sh/testPUF/NIST/test4/count_bits0_4</twSrc><twDest BELType="FF">sh/testPUF/NIST/test4/count_run_0</twDest><twTotPathDel>2.657</twTotPathDel><twClkSkew dest = "0.519" src = "0.578">0.059</twClkSkew><twDelConst>125.610</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.243</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>sh/testPUF/NIST/test4/count_bits0_4</twSrc><twDest BELType='FF'>sh/testPUF/NIST/test4/count_run_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sh/testPUF/clk_test</twSrcClk><twPathDel><twSite>SLICE_X38Y39.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>sh/testPUF/NIST/test4/count_bits0&lt;7&gt;</twComp><twBEL>sh/testPUF/NIST/test4/count_bits0_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y40.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>sh/testPUF/NIST/test4/count_bits0&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/NIST/test4/count_run_or0000</twComp><twBEL>sh/testPUF/NIST/test4/count_run_cst</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y39.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>sh/testPUF/NIST/test4/count_run_cst</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y39.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>sh/testPUF/NIST/test4/count_run&lt;0&gt;</twComp><twBEL>sh/testPUF/NIST/test4/count_run_0</twBEL></twPathDel><twLogDel>1.130</twLogDel><twRouteDel>1.527</twRouteDel><twTotDel>2.657</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="125.610">sh/testPUF/clk_test</twDestClk><twPctLog>42.5</twPctLog><twPctRoute>57.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="256"><twConstPath anchorID="257" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>122.679</twSlack><twSrc BELType="FF">sh/testPUF/NIST/test4/count_bits0_7</twSrc><twDest BELType="FF">sh/testPUF/NIST/test4/count_run_0</twDest><twTotPathDel>2.629</twTotPathDel><twClkSkew dest = "0.519" src = "0.578">0.059</twClkSkew><twDelConst>125.610</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.243</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>sh/testPUF/NIST/test4/count_bits0_7</twSrc><twDest BELType='FF'>sh/testPUF/NIST/test4/count_run_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X38Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sh/testPUF/clk_test</twSrcClk><twPathDel><twSite>SLICE_X38Y39.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>sh/testPUF/NIST/test4/count_bits0&lt;7&gt;</twComp><twBEL>sh/testPUF/NIST/test4/count_bits0_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y40.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>sh/testPUF/NIST/test4/count_bits0&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/NIST/test4/count_run_or0000</twComp><twBEL>sh/testPUF/NIST/test4/count_run_cst_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y40.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.154</twDelInfo><twComp>N83</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/NIST/test4/count_run_or0000</twComp><twBEL>sh/testPUF/NIST/test4/count_run_cst</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y39.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>sh/testPUF/NIST/test4/count_run_cst</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y39.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>sh/testPUF/NIST/test4/count_run&lt;0&gt;</twComp><twBEL>sh/testPUF/NIST/test4/count_run_0</twBEL></twPathDel><twLogDel>1.224</twLogDel><twRouteDel>1.405</twRouteDel><twTotDel>2.629</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="125.610">sh/testPUF/clk_test</twDestClk><twPctLog>46.6</twPctLog><twPctRoute>53.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point sh/testPUF/NIST/test4/count_run_max_0 (SLICE_X32Y42.CE), 15 paths
</twPathRptBanner><twPathRpt anchorID="258"><twConstPath anchorID="259" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>59.632</twSlack><twSrc BELType="FF">sh/testPUF/test_data</twSrc><twDest BELType="FF">sh/testPUF/NIST/test4/count_run_max_0</twDest><twTotPathDel>3.565</twTotPathDel><twClkSkew dest = "2.650" src = "2.015">-0.635</twClkSkew><twDelConst>62.805</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.243</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>sh/testPUF/test_data</twSrc><twDest BELType='FF'>sh/testPUF/NIST/test4/count_run_max_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="62.805">sh/clk_1</twSrcClk><twPathDel><twSite>SLICE_X15Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>sh/testPUF/test_data</twComp><twBEL>sh/testPUF/test_data</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y42.A1</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">2.346</twDelInfo><twComp>sh/testPUF/test_data</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/NIST/test4/count_bits2&lt;7&gt;</twComp><twBEL>sh/testPUF/NIST/test4/count_run_max_not0001109</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y42.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>sh/testPUF/NIST/test4/count_run_max_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y42.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>sh/testPUF/NIST/test4/count_run_max&lt;2&gt;</twComp><twBEL>sh/testPUF/NIST/test4/count_run_max_0</twBEL></twPathDel><twLogDel>0.770</twLogDel><twRouteDel>2.795</twRouteDel><twTotDel>3.565</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="125.610">sh/testPUF/clk_test</twDestClk><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="260"><twConstPath anchorID="261" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>122.424</twSlack><twSrc BELType="FF">sh/testPUF/NIST/test4/count_run_0</twSrc><twDest BELType="FF">sh/testPUF/NIST/test4/count_run_max_0</twDest><twTotPathDel>2.782</twTotPathDel><twClkSkew dest = "1.311" src = "1.472">0.161</twClkSkew><twDelConst>125.610</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.243</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>sh/testPUF/NIST/test4/count_run_0</twSrc><twDest BELType='FF'>sh/testPUF/NIST/test4/count_run_max_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X37Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sh/testPUF/clk_test</twSrcClk><twPathDel><twSite>SLICE_X37Y39.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>sh/testPUF/NIST/test4/count_run&lt;0&gt;</twComp><twBEL>sh/testPUF/NIST/test4/count_run_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y42.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.950</twDelInfo><twComp>sh/testPUF/NIST/test4/count_run&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/NIST/test4/count_run_max_not0001105</twComp><twBEL>sh/testPUF/NIST/test4/count_run_max_not0001105</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y42.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>sh/testPUF/NIST/test4/count_run_max_not0001105</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/NIST/test4/count_bits2&lt;7&gt;</twComp><twBEL>sh/testPUF/NIST/test4/count_run_max_not0001109</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y42.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>sh/testPUF/NIST/test4/count_run_max_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y42.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>sh/testPUF/NIST/test4/count_run_max&lt;2&gt;</twComp><twBEL>sh/testPUF/NIST/test4/count_run_max_0</twBEL></twPathDel><twLogDel>0.864</twLogDel><twRouteDel>1.918</twRouteDel><twTotDel>2.782</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="125.610">sh/testPUF/clk_test</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="262"><twConstPath anchorID="263" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>122.641</twSlack><twSrc BELType="FF">sh/testPUF/NIST/test4/count_run_max_0</twSrc><twDest BELType="FF">sh/testPUF/NIST/test4/count_run_max_0</twDest><twTotPathDel>2.726</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>125.610</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.243</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>sh/testPUF/NIST/test4/count_run_max_0</twSrc><twDest BELType='FF'>sh/testPUF/NIST/test4/count_run_max_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X32Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sh/testPUF/clk_test</twSrcClk><twPathDel><twSite>SLICE_X32Y42.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>sh/testPUF/NIST/test4/count_run_max&lt;2&gt;</twComp><twBEL>sh/testPUF/NIST/test4/count_run_max_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y42.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.873</twDelInfo><twComp>sh/testPUF/NIST/test4/count_run_max&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/NIST/test4/count_run_max_not0001105</twComp><twBEL>sh/testPUF/NIST/test4/count_run_max_not0001105</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y42.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>sh/testPUF/NIST/test4/count_run_max_not0001105</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/NIST/test4/count_bits2&lt;7&gt;</twComp><twBEL>sh/testPUF/NIST/test4/count_run_max_not0001109</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y42.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>sh/testPUF/NIST/test4/count_run_max_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y42.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>sh/testPUF/NIST/test4/count_run_max&lt;2&gt;</twComp><twBEL>sh/testPUF/NIST/test4/count_run_max_0</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>1.841</twRouteDel><twTotDel>2.726</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="125.610">sh/testPUF/clk_test</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point sh/testPUF/NIST/test4/count_run_max_1 (SLICE_X32Y42.CE), 15 paths
</twPathRptBanner><twPathRpt anchorID="264"><twConstPath anchorID="265" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>59.632</twSlack><twSrc BELType="FF">sh/testPUF/test_data</twSrc><twDest BELType="FF">sh/testPUF/NIST/test4/count_run_max_1</twDest><twTotPathDel>3.565</twTotPathDel><twClkSkew dest = "2.650" src = "2.015">-0.635</twClkSkew><twDelConst>62.805</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.243</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>sh/testPUF/test_data</twSrc><twDest BELType='FF'>sh/testPUF/NIST/test4/count_run_max_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="62.805">sh/clk_1</twSrcClk><twPathDel><twSite>SLICE_X15Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>sh/testPUF/test_data</twComp><twBEL>sh/testPUF/test_data</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y42.A1</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">2.346</twDelInfo><twComp>sh/testPUF/test_data</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/NIST/test4/count_bits2&lt;7&gt;</twComp><twBEL>sh/testPUF/NIST/test4/count_run_max_not0001109</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y42.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>sh/testPUF/NIST/test4/count_run_max_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y42.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>sh/testPUF/NIST/test4/count_run_max&lt;2&gt;</twComp><twBEL>sh/testPUF/NIST/test4/count_run_max_1</twBEL></twPathDel><twLogDel>0.770</twLogDel><twRouteDel>2.795</twRouteDel><twTotDel>3.565</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="125.610">sh/testPUF/clk_test</twDestClk><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="266"><twConstPath anchorID="267" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>122.424</twSlack><twSrc BELType="FF">sh/testPUF/NIST/test4/count_run_0</twSrc><twDest BELType="FF">sh/testPUF/NIST/test4/count_run_max_1</twDest><twTotPathDel>2.782</twTotPathDel><twClkSkew dest = "1.311" src = "1.472">0.161</twClkSkew><twDelConst>125.610</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.243</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>sh/testPUF/NIST/test4/count_run_0</twSrc><twDest BELType='FF'>sh/testPUF/NIST/test4/count_run_max_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X37Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sh/testPUF/clk_test</twSrcClk><twPathDel><twSite>SLICE_X37Y39.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>sh/testPUF/NIST/test4/count_run&lt;0&gt;</twComp><twBEL>sh/testPUF/NIST/test4/count_run_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y42.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.950</twDelInfo><twComp>sh/testPUF/NIST/test4/count_run&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/NIST/test4/count_run_max_not0001105</twComp><twBEL>sh/testPUF/NIST/test4/count_run_max_not0001105</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y42.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>sh/testPUF/NIST/test4/count_run_max_not0001105</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/NIST/test4/count_bits2&lt;7&gt;</twComp><twBEL>sh/testPUF/NIST/test4/count_run_max_not0001109</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y42.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>sh/testPUF/NIST/test4/count_run_max_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y42.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>sh/testPUF/NIST/test4/count_run_max&lt;2&gt;</twComp><twBEL>sh/testPUF/NIST/test4/count_run_max_1</twBEL></twPathDel><twLogDel>0.864</twLogDel><twRouteDel>1.918</twRouteDel><twTotDel>2.782</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="125.610">sh/testPUF/clk_test</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="268"><twConstPath anchorID="269" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>122.641</twSlack><twSrc BELType="FF">sh/testPUF/NIST/test4/count_run_max_0</twSrc><twDest BELType="FF">sh/testPUF/NIST/test4/count_run_max_1</twDest><twTotPathDel>2.726</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>125.610</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.243</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>sh/testPUF/NIST/test4/count_run_max_0</twSrc><twDest BELType='FF'>sh/testPUF/NIST/test4/count_run_max_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X32Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sh/testPUF/clk_test</twSrcClk><twPathDel><twSite>SLICE_X32Y42.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>sh/testPUF/NIST/test4/count_run_max&lt;2&gt;</twComp><twBEL>sh/testPUF/NIST/test4/count_run_max_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y42.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.873</twDelInfo><twComp>sh/testPUF/NIST/test4/count_run_max&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/NIST/test4/count_run_max_not0001105</twComp><twBEL>sh/testPUF/NIST/test4/count_run_max_not0001105</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y42.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>sh/testPUF/NIST/test4/count_run_max_not0001105</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/NIST/test4/count_bits2&lt;7&gt;</twComp><twBEL>sh/testPUF/NIST/test4/count_run_max_not0001109</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y42.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>sh/testPUF/NIST/test4/count_run_max_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y42.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>sh/testPUF/NIST/test4/count_run_max&lt;2&gt;</twComp><twBEL>sh/testPUF/NIST/test4/count_run_max_1</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>1.841</twRouteDel><twTotDel>2.726</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="125.610">sh/testPUF/clk_test</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_sh_CLOCK_TRNG1_CLKOUT1_BUF = PERIOD TIMEGRP &quot;sh_CLOCK_TRNG1_CLKOUT1_BUF&quot;
        TS_CLK_USER_INTERFACE / 0.046875 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sh/testPUF/NIST/test13/cum_sum_13 (SLICE_X20Y12.B3), 1 path
</twPathRptBanner><twPathRpt anchorID="270"><twConstPath anchorID="271" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.000</twSlack><twSrc BELType="FF">sh/testPUF/test_data</twSrc><twDest BELType="FF">sh/testPUF/NIST/test13/cum_sum_13</twDest><twTotPathDel>1.440</twTotPathDel><twClkSkew dest = "3.071" src = "1.874">-1.197</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.243</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>sh/testPUF/test_data</twSrc><twDest BELType='FF'>sh/testPUF/NIST/test13/cum_sum_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="125.610">sh/clk_1</twSrcClk><twPathDel><twSite>SLICE_X15Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>sh/testPUF/test_data</twComp><twBEL>sh/testPUF/test_data</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y12.B3</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twFalling">1.119</twDelInfo><twComp>sh/testPUF/test_data</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y12.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.093</twDelInfo><twComp>sh/testPUF/NIST/test13/cum_sum&lt;15&gt;</twComp><twBEL>sh/testPUF/NIST/test13/Mcount_cum_sum_lut&lt;13&gt;</twBEL><twBEL>sh/testPUF/NIST/test13/Mcount_cum_sum_xor&lt;15&gt;</twBEL><twBEL>sh/testPUF/NIST/test13/cum_sum_13</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>1.119</twRouteDel><twTotDel>1.440</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="125.610">sh/testPUF/clk_test</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sh/testPUF/NIST/test13/cum_sum_12 (SLICE_X20Y12.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="272"><twConstPath anchorID="273" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.001</twSlack><twSrc BELType="FF">sh/testPUF/test_data</twSrc><twDest BELType="FF">sh/testPUF/NIST/test13/cum_sum_12</twDest><twTotPathDel>1.441</twTotPathDel><twClkSkew dest = "3.071" src = "1.874">-1.197</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.243</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>sh/testPUF/test_data</twSrc><twDest BELType='FF'>sh/testPUF/NIST/test13/cum_sum_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="125.610">sh/clk_1</twSrcClk><twPathDel><twSite>SLICE_X15Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>sh/testPUF/test_data</twComp><twBEL>sh/testPUF/test_data</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y12.A3</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twFalling">1.124</twDelInfo><twComp>sh/testPUF/test_data</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y12.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.097</twDelInfo><twComp>sh/testPUF/NIST/test13/cum_sum&lt;15&gt;</twComp><twBEL>sh/testPUF/NIST/test13/Mcount_cum_sum_lut&lt;12&gt;</twBEL><twBEL>sh/testPUF/NIST/test13/Mcount_cum_sum_xor&lt;15&gt;</twBEL><twBEL>sh/testPUF/NIST/test13/cum_sum_12</twBEL></twPathDel><twLogDel>0.317</twLogDel><twRouteDel>1.124</twRouteDel><twTotDel>1.441</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="125.610">sh/testPUF/clk_test</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sh/testPUF/NIST/test13/cum_sum_11 (SLICE_X20Y11.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="274"><twConstPath anchorID="275" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.043</twSlack><twSrc BELType="FF">sh/testPUF/test_data</twSrc><twDest BELType="FF">sh/testPUF/NIST/test13/cum_sum_11</twDest><twTotPathDel>1.478</twTotPathDel><twClkSkew dest = "3.066" src = "1.874">-1.192</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.243</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>sh/testPUF/test_data</twSrc><twDest BELType='FF'>sh/testPUF/NIST/test13/cum_sum_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="125.610">sh/clk_1</twSrcClk><twPathDel><twSite>SLICE_X15Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>sh/testPUF/test_data</twComp><twBEL>sh/testPUF/test_data</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y11.D2</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twFalling">1.155</twDelInfo><twComp>sh/testPUF/test_data</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y11.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.091</twDelInfo><twComp>sh/testPUF/NIST/test13/cum_sum&lt;11&gt;</twComp><twBEL>sh/testPUF/NIST/test13/Mcount_cum_sum_lut&lt;11&gt;</twBEL><twBEL>sh/testPUF/NIST/test13/Mcount_cum_sum_cy&lt;11&gt;</twBEL><twBEL>sh/testPUF/NIST/test13/cum_sum_11</twBEL></twPathDel><twLogDel>0.323</twLogDel><twRouteDel>1.155</twRouteDel><twTotDel>1.478</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="125.610">sh/testPUF/clk_test</twDestClk><twPctLog>21.9</twPctLog><twPctRoute>78.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="276"><twPinLimitBanner>Component Switching Limit Checks: TS_sh_CLOCK_TRNG1_CLKOUT1_BUF = PERIOD TIMEGRP &quot;sh_CLOCK_TRNG1_CLKOUT1_BUF&quot;
        TS_CLK_USER_INTERFACE / 0.046875 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="277" type="MINPERIOD" name="Tdspper_P" slack="123.388" period="125.610" constraintValue="125.610" deviceLimit="2.222" freqLimit="450.045" physResource="sh/testPUF/NIST/test2/Mmac_chi_sqr_mult0000/CLK" logResource="sh/testPUF/NIST/test2/Mmac_chi_sqr_mult0000/CLK" locationPin="DSP48_X0Y13.CLK" clockNet="sh/testPUF/clk_test"/><twPinLimit anchorID="278" type="MINPERIOD" name="Tdspper_P" slack="123.388" period="125.610" constraintValue="125.610" deviceLimit="2.222" freqLimit="450.045" physResource="sh/testPUF/NIST/test7/Mmac_chi_sqr_mult0001/CLK" logResource="sh/testPUF/NIST/test7/Mmac_chi_sqr_mult0001/CLK" locationPin="DSP48_X0Y25.CLK" clockNet="sh/testPUF/clk_test"/><twPinLimit anchorID="279" type="MINPERIOD" name="Tbcper_I" slack="123.944" period="125.610" constraintValue="125.610" deviceLimit="1.666" freqLimit="600.240" physResource="sh/testPUF/mux_clk_test/I0" logResource="sh/testPUF/mux_clk_test/I0" locationPin="BUFGCTRL_X0Y30.I0" clockNet="sh/clk_1"/></twPinLimitRpt></twConst><twConst anchorID="280" twConstType="PERIOD" ><twConstHead uID="21"><twConstName UCFConstName="" ScopeName="">TS_sh_CLOCK_TRNG1_CLKOUT2_BUF = PERIOD TIMEGRP &quot;sh_CLOCK_TRNG1_CLKOUT2_BUF&quot;         TS_CLK_USER_INTERFACE / 0.75 HIGH 50%;</twConstName><twItemCnt>160</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>80</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.211</twMinPer></twConstHead><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point sh/testPUF/challenge_gen/TRNG[3].TRNG/Capture (SLICE_X40Y114.B1), 8 paths
</twPathRptBanner><twPathRpt anchorID="281"><twConstPath anchorID="282" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.639</twSlack><twSrc BELType="FF">sh/testPUF/challenge_gen/TRNG[3].TRNG/Ring[12].Ring/Sample</twSrc><twDest BELType="FF">sh/testPUF/challenge_gen/TRNG[3].TRNG/Capture</twDest><twTotPathDel>4.100</twTotPathDel><twClkSkew dest = "1.276" src = "1.309">0.033</twClkSkew><twDelConst>7.850</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.139" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>sh/testPUF/challenge_gen/TRNG[3].TRNG/Ring[12].Ring/Sample</twSrc><twDest BELType='FF'>sh/testPUF/challenge_gen/TRNG[3].TRNG/Capture</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X61Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sh/clk_RNG</twSrcClk><twPathDel><twSite>SLICE_X61Y112.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[3].TRNG/R&lt;15&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[3].TRNG/Ring[12].Ring/Sample</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y112.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[3].TRNG/R&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y112.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/X&lt;2&gt;&lt;3&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y112.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/X&lt;2&gt;&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y112.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/X&lt;2&gt;&lt;3&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y114.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.189</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/X&lt;1&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y114.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sh/testPUF/challenge_gen/RAND&lt;3&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR</twBEL><twBEL>sh/testPUF/challenge_gen/TRNG[3].TRNG/Capture</twBEL></twPathDel><twLogDel>0.641</twLogDel><twRouteDel>3.459</twRouteDel><twTotDel>4.100</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.850">sh/clk_RNG</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="283"><twConstPath anchorID="284" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.735</twSlack><twSrc BELType="FF">sh/testPUF/challenge_gen/TRNG[3].TRNG/Ring[13].Ring/Sample</twSrc><twDest BELType="FF">sh/testPUF/challenge_gen/TRNG[3].TRNG/Capture</twDest><twTotPathDel>4.004</twTotPathDel><twClkSkew dest = "1.276" src = "1.309">0.033</twClkSkew><twDelConst>7.850</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.139" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>sh/testPUF/challenge_gen/TRNG[3].TRNG/Ring[13].Ring/Sample</twSrc><twDest BELType='FF'>sh/testPUF/challenge_gen/TRNG[3].TRNG/Capture</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X61Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sh/clk_RNG</twSrcClk><twPathDel><twSite>SLICE_X61Y112.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[3].TRNG/R&lt;15&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[3].TRNG/Ring[13].Ring/Sample</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y112.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[3].TRNG/R&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y112.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/X&lt;2&gt;&lt;3&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y112.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/X&lt;2&gt;&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y112.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/X&lt;2&gt;&lt;3&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y114.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.189</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/X&lt;1&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y114.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sh/testPUF/challenge_gen/RAND&lt;3&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR</twBEL><twBEL>sh/testPUF/challenge_gen/TRNG[3].TRNG/Capture</twBEL></twPathDel><twLogDel>0.641</twLogDel><twRouteDel>3.363</twRouteDel><twTotDel>4.004</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.850">sh/clk_RNG</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="285"><twConstPath anchorID="286" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.895</twSlack><twSrc BELType="FF">sh/testPUF/challenge_gen/TRNG[3].TRNG/Ring[15].Ring/Sample</twSrc><twDest BELType="FF">sh/testPUF/challenge_gen/TRNG[3].TRNG/Capture</twDest><twTotPathDel>3.844</twTotPathDel><twClkSkew dest = "1.276" src = "1.309">0.033</twClkSkew><twDelConst>7.850</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.139" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>sh/testPUF/challenge_gen/TRNG[3].TRNG/Ring[15].Ring/Sample</twSrc><twDest BELType='FF'>sh/testPUF/challenge_gen/TRNG[3].TRNG/Capture</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X61Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sh/clk_RNG</twSrcClk><twPathDel><twSite>SLICE_X61Y112.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[3].TRNG/R&lt;15&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[3].TRNG/Ring[15].Ring/Sample</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y112.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[3].TRNG/R&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y112.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/X&lt;2&gt;&lt;3&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y112.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/X&lt;2&gt;&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y112.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/X&lt;2&gt;&lt;3&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y114.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.189</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/X&lt;1&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y114.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sh/testPUF/challenge_gen/RAND&lt;3&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR</twBEL><twBEL>sh/testPUF/challenge_gen/TRNG[3].TRNG/Capture</twBEL></twPathDel><twLogDel>0.641</twLogDel><twRouteDel>3.203</twRouteDel><twTotDel>3.844</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.850">sh/clk_RNG</twDestClk><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture (SLICE_X0Y84.A4), 8 paths
</twPathRptBanner><twPathRpt anchorID="287"><twConstPath anchorID="288" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.179</twSlack><twSrc BELType="FF">sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[14].Ring/Sample</twSrc><twDest BELType="FF">sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture</twDest><twTotPathDel>3.488</twTotPathDel><twClkSkew dest = "1.356" src = "1.461">0.105</twClkSkew><twDelConst>7.850</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.139" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[14].Ring/Sample</twSrc><twDest BELType='FF'>sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X0Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sh/clk_RNG</twSrcClk><twPathDel><twSite>SLICE_X0Y62.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[7].TRNG/R&lt;15&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[14].Ring/Sample</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y63.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[7].TRNG/R&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y63.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/X&lt;2&gt;&lt;3&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y63.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/X&lt;2&gt;&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y63.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/X&lt;2&gt;&lt;3&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y84.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.498</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/X&lt;1&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y84.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>sh/testPUF/challenge_gen/RAND&lt;7&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR</twBEL><twBEL>sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture</twBEL></twPathDel><twLogDel>0.666</twLogDel><twRouteDel>2.822</twRouteDel><twTotDel>3.488</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.850">sh/clk_RNG</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="289"><twConstPath anchorID="290" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.279</twSlack><twSrc BELType="FF">sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[12].Ring/Sample</twSrc><twDest BELType="FF">sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture</twDest><twTotPathDel>3.388</twTotPathDel><twClkSkew dest = "1.356" src = "1.461">0.105</twClkSkew><twDelConst>7.850</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.139" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[12].Ring/Sample</twSrc><twDest BELType='FF'>sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X0Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sh/clk_RNG</twSrcClk><twPathDel><twSite>SLICE_X0Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[7].TRNG/R&lt;15&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[12].Ring/Sample</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y63.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.792</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[7].TRNG/R&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y63.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/X&lt;2&gt;&lt;3&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y63.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/X&lt;2&gt;&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y63.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/X&lt;2&gt;&lt;3&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y84.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.498</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/X&lt;1&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y84.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>sh/testPUF/challenge_gen/RAND&lt;7&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR</twBEL><twBEL>sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture</twBEL></twPathDel><twLogDel>0.666</twLogDel><twRouteDel>2.722</twRouteDel><twTotDel>3.388</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.850">sh/clk_RNG</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="291"><twConstPath anchorID="292" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.498</twSlack><twSrc BELType="FF">sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[13].Ring/Sample</twSrc><twDest BELType="FF">sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture</twDest><twTotPathDel>3.169</twTotPathDel><twClkSkew dest = "1.356" src = "1.461">0.105</twClkSkew><twDelConst>7.850</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.139" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[13].Ring/Sample</twSrc><twDest BELType='FF'>sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X0Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sh/clk_RNG</twSrcClk><twPathDel><twSite>SLICE_X0Y62.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[7].TRNG/R&lt;15&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[13].Ring/Sample</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y63.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[7].TRNG/R&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y63.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/X&lt;2&gt;&lt;3&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y63.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/X&lt;2&gt;&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y63.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/X&lt;2&gt;&lt;3&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y84.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.498</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/X&lt;1&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y84.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>sh/testPUF/challenge_gen/RAND&lt;7&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR</twBEL><twBEL>sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture</twBEL></twPathDel><twLogDel>0.666</twLogDel><twRouteDel>2.503</twRouteDel><twTotDel>3.169</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.850">sh/clk_RNG</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point sh/testPUF/challenge_gen/TRNG[4].TRNG/Capture (SLICE_X47Y121.C2), 8 paths
</twPathRptBanner><twPathRpt anchorID="293"><twConstPath anchorID="294" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.262</twSlack><twSrc BELType="FF">sh/testPUF/challenge_gen/TRNG[4].TRNG/Ring[14].Ring/Sample</twSrc><twDest BELType="FF">sh/testPUF/challenge_gen/TRNG[4].TRNG/Capture</twDest><twTotPathDel>3.426</twTotPathDel><twClkSkew dest = "1.344" src = "1.428">0.084</twClkSkew><twDelConst>7.850</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.139" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>sh/testPUF/challenge_gen/TRNG[4].TRNG/Ring[14].Ring/Sample</twSrc><twDest BELType='FF'>sh/testPUF/challenge_gen/TRNG[4].TRNG/Capture</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X68Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sh/clk_RNG</twSrcClk><twPathDel><twSite>SLICE_X68Y120.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[4].TRNG/R&lt;15&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[4].TRNG/Ring[14].Ring/Sample</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y120.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[4].TRNG/R&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y120.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/X&lt;2&gt;&lt;3&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y120.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/X&lt;2&gt;&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y120.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/X&lt;2&gt;&lt;3&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y121.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.902</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/X&lt;1&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y121.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>sh/testPUF/challenge_gen/RAND&lt;4&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR</twBEL><twBEL>sh/testPUF/challenge_gen/TRNG[4].TRNG/Capture</twBEL></twPathDel><twLogDel>0.688</twLogDel><twRouteDel>2.738</twRouteDel><twTotDel>3.426</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.850">sh/clk_RNG</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="295"><twConstPath anchorID="296" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.333</twSlack><twSrc BELType="FF">sh/testPUF/challenge_gen/TRNG[4].TRNG/Ring[12].Ring/Sample</twSrc><twDest BELType="FF">sh/testPUF/challenge_gen/TRNG[4].TRNG/Capture</twDest><twTotPathDel>3.355</twTotPathDel><twClkSkew dest = "1.344" src = "1.428">0.084</twClkSkew><twDelConst>7.850</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.139" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>sh/testPUF/challenge_gen/TRNG[4].TRNG/Ring[12].Ring/Sample</twSrc><twDest BELType='FF'>sh/testPUF/challenge_gen/TRNG[4].TRNG/Capture</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X68Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sh/clk_RNG</twSrcClk><twPathDel><twSite>SLICE_X68Y120.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[4].TRNG/R&lt;15&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[4].TRNG/Ring[12].Ring/Sample</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y120.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[4].TRNG/R&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y120.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/X&lt;2&gt;&lt;3&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y120.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/X&lt;2&gt;&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y120.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/X&lt;2&gt;&lt;3&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y121.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.902</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/X&lt;1&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y121.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>sh/testPUF/challenge_gen/RAND&lt;4&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR</twBEL><twBEL>sh/testPUF/challenge_gen/TRNG[4].TRNG/Capture</twBEL></twPathDel><twLogDel>0.688</twLogDel><twRouteDel>2.667</twRouteDel><twTotDel>3.355</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.850">sh/clk_RNG</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="297"><twConstPath anchorID="298" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.467</twSlack><twSrc BELType="FF">sh/testPUF/challenge_gen/TRNG[4].TRNG/Ring[15].Ring/Sample</twSrc><twDest BELType="FF">sh/testPUF/challenge_gen/TRNG[4].TRNG/Capture</twDest><twTotPathDel>3.221</twTotPathDel><twClkSkew dest = "1.344" src = "1.428">0.084</twClkSkew><twDelConst>7.850</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.139" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>sh/testPUF/challenge_gen/TRNG[4].TRNG/Ring[15].Ring/Sample</twSrc><twDest BELType='FF'>sh/testPUF/challenge_gen/TRNG[4].TRNG/Capture</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X68Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sh/clk_RNG</twSrcClk><twPathDel><twSite>SLICE_X68Y120.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[4].TRNG/R&lt;15&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[4].TRNG/Ring[15].Ring/Sample</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y120.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[4].TRNG/R&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y120.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/X&lt;2&gt;&lt;3&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y120.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/X&lt;2&gt;&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y120.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/X&lt;2&gt;&lt;3&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y121.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.902</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/X&lt;1&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y121.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>sh/testPUF/challenge_gen/RAND&lt;4&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR</twBEL><twBEL>sh/testPUF/challenge_gen/TRNG[4].TRNG/Capture</twBEL></twPathDel><twLogDel>0.688</twLogDel><twRouteDel>2.533</twRouteDel><twTotDel>3.221</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.850">sh/clk_RNG</twDestClk><twPctLog>21.4</twPctLog><twPctRoute>78.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_sh_CLOCK_TRNG1_CLKOUT2_BUF = PERIOD TIMEGRP &quot;sh_CLOCK_TRNG1_CLKOUT2_BUF&quot;
        TS_CLK_USER_INTERFACE / 0.75 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sh/testPUF/challenge_gen/C_2 (SLICE_X14Y105.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="299"><twConstPath anchorID="300" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.418</twSlack><twSrc BELType="FF">sh/testPUF/challenge_gen/C_10</twSrc><twDest BELType="FF">sh/testPUF/challenge_gen/C_2</twDest><twTotPathDel>0.502</twTotPathDel><twClkSkew dest = "0.698" src = "0.614">-0.084</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>sh/testPUF/challenge_gen/C_10</twSrc><twDest BELType='FF'>sh/testPUF/challenge_gen/C_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sh/clk_RNG</twSrcClk><twPathDel><twSite>SLICE_X16Y106.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>sh/testPUF/challenge_gen/C&lt;11&gt;</twComp><twBEL>sh/testPUF/challenge_gen/C_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y105.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.287</twDelInfo><twComp>sh/testPUF/challenge_gen/C&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y105.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.218</twDelInfo><twComp>sh/testPUF/challenge_gen/C&lt;3&gt;</twComp><twBEL>sh/testPUF/challenge_gen/C_2</twBEL></twPathDel><twLogDel>0.215</twLogDel><twRouteDel>0.287</twRouteDel><twTotDel>0.502</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">sh/clk_RNG</twDestClk><twPctLog>42.8</twPctLog><twPctRoute>57.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sh/testPUF/challenge_gen/C_3 (SLICE_X14Y105.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="301"><twConstPath anchorID="302" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.442</twSlack><twSrc BELType="FF">sh/testPUF/challenge_gen/C_11</twSrc><twDest BELType="FF">sh/testPUF/challenge_gen/C_3</twDest><twTotPathDel>0.526</twTotPathDel><twClkSkew dest = "0.698" src = "0.614">-0.084</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>sh/testPUF/challenge_gen/C_11</twSrc><twDest BELType='FF'>sh/testPUF/challenge_gen/C_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sh/clk_RNG</twSrcClk><twPathDel><twSite>SLICE_X16Y106.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>sh/testPUF/challenge_gen/C&lt;11&gt;</twComp><twBEL>sh/testPUF/challenge_gen/C_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y105.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.312</twDelInfo><twComp>sh/testPUF/challenge_gen/C&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y105.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>sh/testPUF/challenge_gen/C&lt;3&gt;</twComp><twBEL>sh/testPUF/challenge_gen/C_3</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.312</twRouteDel><twTotDel>0.526</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">sh/clk_RNG</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture (SLICE_X52Y113.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="303"><twConstPath anchorID="304" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.458</twSlack><twSrc BELType="FF">sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[1].Ring/Sample</twSrc><twDest BELType="FF">sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture</twDest><twTotPathDel>0.468</twTotPathDel><twClkSkew dest = "0.451" src = "0.441">-0.010</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[1].Ring/Sample</twSrc><twDest BELType='FF'>sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sh/clk_RNG</twSrcClk><twPathDel><twSite>SLICE_X50Y113.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[2].TRNG/R&lt;3&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[1].Ring/Sample</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y113.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.273</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[2].TRNG/R&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y113.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>sh/testPUF/challenge_gen/RAND&lt;2&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR</twBEL><twBEL>sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.273</twRouteDel><twTotDel>0.468</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">sh/clk_RNG</twDestClk><twPctLog>41.7</twPctLog><twPctRoute>58.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="305"><twPinLimitBanner>Component Switching Limit Checks: TS_sh_CLOCK_TRNG1_CLKOUT2_BUF = PERIOD TIMEGRP &quot;sh_CLOCK_TRNG1_CLKOUT2_BUF&quot;
        TS_CLK_USER_INTERFACE / 0.75 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="306" type="MINLOWPULSE" name="Twpl" slack="6.150" period="7.850" constraintValue="3.925" deviceLimit="0.850" physResource="sh/testPUF/challenge_gen/C&lt;31&gt;/CLK" logResource="sh/testPUF/challenge_gen/Mshreg_C_31/CLK" locationPin="SLICE_X8Y95.CLK" clockNet="sh/clk_RNG"/><twPinLimit anchorID="307" type="MINHIGHPULSE" name="Twph" slack="6.150" period="7.850" constraintValue="3.925" deviceLimit="0.850" physResource="sh/testPUF/challenge_gen/C&lt;31&gt;/CLK" logResource="sh/testPUF/challenge_gen/Mshreg_C_31/CLK" locationPin="SLICE_X8Y95.CLK" clockNet="sh/clk_RNG"/><twPinLimit anchorID="308" type="MINLOWPULSE" name="Twpl" slack="6.150" period="7.850" constraintValue="3.925" deviceLimit="0.850" physResource="sh/testPUF/challenge_gen/C&lt;25&gt;/CLK" logResource="sh/testPUF/challenge_gen/Mshreg_C_25/CLK" locationPin="SLICE_X20Y108.CLK" clockNet="sh/clk_RNG"/></twPinLimitRpt></twConst><twConstRollupTable uID="3" anchorID="309"><twConstRollup name="TS_CLK_USER_INTERFACE" fullName="TS_CLK_USER_INTERFACE = PERIOD TIMEGRP &quot;clk_user_interface&quot; 5.888 ns HIGH 50%;" type="origin" depth="0" requirement="5.888" prefType="period" actual="23.794" actualRollup="3.158" errors="49" errorRollup="0" items="7226" itemsRollup="52979"/><twConstRollup name="TS_sh_CLOCK_TRNG1_CLKOUT0_BUF" fullName="TS_sh_CLOCK_TRNG1_CLKOUT0_BUF = PERIOD TIMEGRP &quot;sh_CLOCK_TRNG1_CLKOUT0_BUF&quot;         TS_CLK_USER_INTERFACE / 0.09375 HIGH 50%;" type="child" depth="1" requirement="62.805" prefType="period" actual="20.454" actualRollup="N/A" errors="0" errorRollup="0" items="1577" itemsRollup="0"/><twConstRollup name="TS_sh_CLOCK_TRNG1_CLKOUT1_BUF" fullName="TS_sh_CLOCK_TRNG1_CLKOUT1_BUF = PERIOD TIMEGRP &quot;sh_CLOCK_TRNG1_CLKOUT1_BUF&quot;         TS_CLK_USER_INTERFACE / 0.046875 HIGH 50%;" type="child" depth="1" requirement="125.611" prefType="period" actual="10.844" actualRollup="N/A" errors="0" errorRollup="0" items="51242" itemsRollup="0"/><twConstRollup name="TS_sh_CLOCK_TRNG1_CLKOUT2_BUF" fullName="TS_sh_CLOCK_TRNG1_CLKOUT2_BUF = PERIOD TIMEGRP &quot;sh_CLOCK_TRNG1_CLKOUT2_BUF&quot;         TS_CLK_USER_INTERFACE / 0.75 HIGH 50%;" type="child" depth="1" requirement="7.851" prefType="period" actual="4.211" actualRollup="N/A" errors="0" errorRollup="0" items="160" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="310">1</twUnmetConstCnt><twDataSheet anchorID="311" twNameLen="17"><twSUH2ClkList anchorID="312" twDestWidth="17" twPhaseWidth="19"><twDest>sysACE_CLK</twDest><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;0&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-1.159</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.899</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;1&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-1.191</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.930</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;2&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-1.057</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.809</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;3&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-1.222</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.961</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;4&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-1.145</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.887</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;5&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.995</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.750</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;6&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-1.152</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.893</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;7&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-1.079</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.826</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;8&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-1.132</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.874</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;9&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-1.068</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.818</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;10&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.974</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.733</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;11&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-1.071</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.821</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;12&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-1.070</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.821</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;13&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-1.060</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.810</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;14&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-1.095</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.842</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;15&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-1.244</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.982</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="313" twDestWidth="11" twPhaseWidth="19"><twSrc>sysACE_CLK</twSrc><twClk2Out  twOutPad = "sysACE_MPOE" twMinTime = "7.218" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "9.432" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="E2M/EC/sysACE_clk_o" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sysACE_MPWE" twMinTime = "7.004" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "9.208" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="E2M/EC/sysACE_clk_o" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="314" twDestWidth="13"><twDest>CLK_100</twDest><twClk2SU><twSrc>CLK_100</twSrc><twRiseRise>10.844</twRiseRise><twRiseFall>4.584</twRiseFall></twClk2SU><twClk2SU><twSrc>GMII_RX_CLK_0</twSrc><twRiseRise>1.079</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="315" twDestWidth="13"><twDest>GMII_RX_CLK_0</twDest><twClk2SU><twSrc>CLK_100</twSrc><twRiseRise>0.982</twRiseRise></twClk2SU><twClk2SU><twSrc>GMII_RX_CLK_0</twSrc><twRiseRise>7.235</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="316" twDestWidth="10"><twDest>sysACE_CLK</twDest><twClk2SU><twSrc>CLK_100</twSrc><twRiseRise>5.077</twRiseRise></twClk2SU><twClk2SU><twSrc>sysACE_CLK</twSrc><twRiseRise>3.385</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="317"><twErrCnt>49</twErrCnt><twScore>206036</twScore><twSetupScore>206036</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>251691</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>20270</twConnCnt></twConstCov><twStats anchorID="318"><twMinPer>23.794</twMinPer><twFootnote number="1" /><twMaxFreq>42.027</twMaxFreq><twMaxFromToDel>7.966</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Jul 17 19:21:03 2014 </twTimestamp></twFoot><twClientInfo anchorID="319"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 541 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
