// Seed: 293484332
module module_0 (
    input tri0 id_0
);
  assign module_1.id_2 = 0;
  id_2 :
  assert property (@(posedge 1'h0 or posedge 1 or this) 1'b0 == id_0 * id_2)
  else id_2 = id_0;
  module_2 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
module module_1 (
    output wand id_0,
    output wire id_1,
    input  wand id_2
);
  always_comb @* id_1 = 1;
  module_0 modCall_1 (id_2);
  wire id_4;
endmodule
module module_2 (
    input  tri0 id_0,
    output wire id_1,
    input  wor  id_2,
    input  wand id_3,
    input  wor  id_4,
    output tri0 id_5,
    output tri0 id_6
);
  wire id_8;
  assign module_0.id_2 = 0;
  assign id_6 = id_0;
endmodule
