

================================================================
== Vitis HLS Report for 'xFSobelFilter3x3_Pipeline_Col_Loop'
================================================================
* Date:           Tue Jun 24 19:14:48 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        stereolbm_axis_cambm.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.888 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      807|      807|  8.070 us|  8.070 us|  807|  807|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Col_Loop  |      805|      805|         7|          1|          1|   800|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.66>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%col_4 = alloca i32 1"   --->   Operation 10 'alloca' 'col_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%src_buf1 = alloca i32 1"   --->   Operation 11 'alloca' 'src_buf1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%src_buf2 = alloca i32 1"   --->   Operation 12 'alloca' 'src_buf2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%src_buf3_1 = alloca i32 1"   --->   Operation 13 'alloca' 'src_buf3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%src_buf2_1 = alloca i32 1"   --->   Operation 14 'alloca' 'src_buf2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%src_buf1_1 = alloca i32 1"   --->   Operation 15 'alloca' 'src_buf1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%src_buf3 = alloca i32 1"   --->   Operation 16 'alloca' 'src_buf3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_r, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_2, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_sobel_y_i_data, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_sobel_x_i_data, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %rightRemappedMat_data, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%cmp_i_i633_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp_i_i633_i"   --->   Operation 23 'read' 'cmp_i_i633_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %trunc_ln"   --->   Operation 24 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%bottom_1_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %bottom_1"   --->   Operation 25 'read' 'bottom_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mid_1_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %mid_1"   --->   Operation 26 'read' 'mid_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tp_1_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %tp_1"   --->   Operation 27 'read' 'tp_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%img_width_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %img_width"   --->   Operation 28 'read' 'img_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %src_buf3"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %src_buf1_1"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %src_buf2_1"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %src_buf3_1"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %src_buf2"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %src_buf1"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %col_4"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i1273"   --->   Operation 36 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%col = load i13 %col_4" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:225->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 37 'load' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln225 = zext i13 %col" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:225->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 38 'zext' 'zext_ln225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (2.07ns)   --->   "%icmp_ln225 = icmp_ult  i16 %zext_ln225, i16 %img_width_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:225->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 39 'icmp' 'icmp_ln225' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.67ns)   --->   "%col_5 = add i13 %col, i13 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:225->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 40 'add' 'col_5' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln225 = br i1 %icmp_ln225, void %for.inc316.0.exitStub, void %for.body.i1273.split" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:225->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 41 'br' 'br_ln225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln228 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_84" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:228->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 42 'specpipeline' 'specpipeline_ln228' <Predicate = (icmp_ln225)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%speclooptripcount_ln227 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 800, i64 800, i64 800" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:227->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 43 'speclooptripcount' 'speclooptripcount_ln227' <Predicate = (icmp_ln225)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln225 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:225->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 44 'specloopname' 'specloopname_ln225' <Predicate = (icmp_ln225)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln230 = br i1 %cmp_i_i633_i_read, void %if.else.i, void %if.then.i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:230->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 45 'br' 'br_ln230' <Predicate = (icmp_ln225)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end.i"   --->   Operation 46 'br' 'br_ln0' <Predicate = (icmp_ln225 & !cmp_i_i633_i_read)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.86ns)   --->   "%switch_ln231 = switch i2 %trunc_ln_read, void %arrayidx45.i1926.case.2, i2 0, void %arrayidx45.i1926.case.0, i2 1, void %arrayidx45.i1926.case.1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:231->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 47 'switch' 'switch_ln231' <Predicate = (icmp_ln225 & cmp_i_i633_i_read)> <Delay = 1.86>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln231 = br void %if.end.i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:231->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 48 'br' 'br_ln231' <Predicate = (icmp_ln225 & cmp_i_i633_i_read)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln225 = store i13 %col_5, i13 %col_4" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:225->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 49 'store' 'store_ln225' <Predicate = (icmp_ln225)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.88>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln233 = zext i13 %col" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:233->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 50 'zext' 'zext_ln233' <Predicate = (icmp_ln225 & !cmp_i_i633_i_read)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%buf_addr_5 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln233" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:233->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 51 'getelementptr' 'buf_addr_5' <Predicate = (icmp_ln225 & !cmp_i_i633_i_read)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%buf_1_addr_3 = getelementptr i8 %buf_1, i64 0, i64 %zext_ln233" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:233->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 52 'getelementptr' 'buf_1_addr_3' <Predicate = (icmp_ln225 & !cmp_i_i633_i_read)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%buf_2_addr_3 = getelementptr i8 %buf_2, i64 0, i64 %zext_ln233" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:233->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 53 'getelementptr' 'buf_2_addr_3' <Predicate = (icmp_ln225 & !cmp_i_i633_i_read)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.86ns)   --->   "%switch_ln233 = switch i2 %bottom_1_read, void %arrayidx91.i1736.case.2, i2 0, void %arrayidx91.i1736.case.0, i2 1, void %arrayidx91.i1736.case.1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:233->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 54 'switch' 'switch_ln233' <Predicate = (icmp_ln225 & !cmp_i_i633_i_read)> <Delay = 1.86>
ST_2 : Operation 55 [1/1] (3.25ns)   --->   "%store_ln233 = store i8 0, i10 %buf_1_addr_3" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:233->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 55 'store' 'store_ln233' <Predicate = (icmp_ln225 & !cmp_i_i633_i_read & bottom_1_read == 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln233 = br void %arrayidx91.i1736.exit" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:233->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 56 'br' 'br_ln233' <Predicate = (icmp_ln225 & !cmp_i_i633_i_read & bottom_1_read == 1)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (3.25ns)   --->   "%store_ln233 = store i8 0, i10 %buf_addr_5" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:233->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 57 'store' 'store_ln233' <Predicate = (icmp_ln225 & !cmp_i_i633_i_read & bottom_1_read == 0)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln233 = br void %arrayidx91.i1736.exit" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:233->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 58 'br' 'br_ln233' <Predicate = (icmp_ln225 & !cmp_i_i633_i_read & bottom_1_read == 0)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (3.25ns)   --->   "%store_ln233 = store i8 0, i10 %buf_2_addr_3" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:233->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 59 'store' 'store_ln233' <Predicate = (icmp_ln225 & !cmp_i_i633_i_read & bottom_1_read != 0 & bottom_1_read != 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln233 = br void %arrayidx91.i1736.exit" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:233->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 60 'br' 'br_ln233' <Predicate = (icmp_ln225 & !cmp_i_i633_i_read & bottom_1_read != 0 & bottom_1_read != 1)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (3.63ns)   --->   "%rightRemappedMat_data_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %rightRemappedMat_data" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:542->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:231->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 61 'read' 'rightRemappedMat_data_read' <Predicate = (icmp_ln225 & cmp_i_i633_i_read)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln231 = zext i13 %col" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:231->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 62 'zext' 'zext_ln231' <Predicate = (icmp_ln225 & cmp_i_i633_i_read)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr i8 %buf_r, i64 0, i64 %zext_ln231" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:231->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 63 'getelementptr' 'buf_addr' <Predicate = (icmp_ln225 & cmp_i_i633_i_read)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%buf_1_addr = getelementptr i8 %buf_1, i64 0, i64 %zext_ln231" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:231->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 64 'getelementptr' 'buf_1_addr' <Predicate = (icmp_ln225 & cmp_i_i633_i_read)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%buf_2_addr = getelementptr i8 %buf_2, i64 0, i64 %zext_ln231" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:231->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 65 'getelementptr' 'buf_2_addr' <Predicate = (icmp_ln225 & cmp_i_i633_i_read)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (3.25ns)   --->   "%store_ln231 = store i8 %rightRemappedMat_data_read, i10 %buf_1_addr" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:231->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 66 'store' 'store_ln231' <Predicate = (icmp_ln225 & cmp_i_i633_i_read & trunc_ln_read == 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln231 = br void %arrayidx45.i1926.exit" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:231->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 67 'br' 'br_ln231' <Predicate = (icmp_ln225 & cmp_i_i633_i_read & trunc_ln_read == 1)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (3.25ns)   --->   "%store_ln231 = store i8 %rightRemappedMat_data_read, i10 %buf_addr" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:231->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 68 'store' 'store_ln231' <Predicate = (icmp_ln225 & cmp_i_i633_i_read & trunc_ln_read == 0)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln231 = br void %arrayidx45.i1926.exit" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:231->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 69 'br' 'br_ln231' <Predicate = (icmp_ln225 & cmp_i_i633_i_read & trunc_ln_read == 0)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (3.25ns)   --->   "%store_ln231 = store i8 %rightRemappedMat_data_read, i10 %buf_2_addr" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:231->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 70 'store' 'store_ln231' <Predicate = (icmp_ln225 & cmp_i_i633_i_read & trunc_ln_read != 0 & trunc_ln_read != 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln231 = br void %arrayidx45.i1926.exit" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:231->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 71 'br' 'br_ln231' <Predicate = (icmp_ln225 & cmp_i_i633_i_read & trunc_ln_read != 0 & trunc_ln_read != 1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln234 = zext i13 %col" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:234->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 72 'zext' 'zext_ln234' <Predicate = (icmp_ln225)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%buf_addr_6 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln234" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:234->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 73 'getelementptr' 'buf_addr_6' <Predicate = (icmp_ln225)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%buf_1_addr_4 = getelementptr i8 %buf_1, i64 0, i64 %zext_ln234" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:234->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 74 'getelementptr' 'buf_1_addr_4' <Predicate = (icmp_ln225)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%buf_2_addr_4 = getelementptr i8 %buf_2, i64 0, i64 %zext_ln234" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:234->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 75 'getelementptr' 'buf_2_addr_4' <Predicate = (icmp_ln225)> <Delay = 0.00>
ST_3 : Operation 76 [2/2] (3.25ns)   --->   "%buf_load = load i10 %buf_addr_6" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:243->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 76 'load' 'buf_load' <Predicate = (icmp_ln225 & mid_1_read == 0) | (icmp_ln225 & tp_1_read == 0) | (icmp_ln225 & bottom_1_read == 0)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_3 : Operation 77 [2/2] (3.25ns)   --->   "%buf_1_load = load i10 %buf_1_addr_4" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:243->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 77 'load' 'buf_1_load' <Predicate = (icmp_ln225 & mid_1_read != 0 & mid_1_read == 1) | (icmp_ln225 & tp_1_read != 0 & tp_1_read == 1) | (icmp_ln225 & bottom_1_read == 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_3 : Operation 78 [2/2] (3.25ns)   --->   "%buf_2_load = load i10 %buf_2_addr_4" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:243->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 78 'load' 'buf_2_load' <Predicate = (icmp_ln225 & mid_1_read != 0 & mid_1_read != 1 & mid_1_read == 2) | (icmp_ln225 & tp_1_read != 0 & tp_1_read != 1 & tp_1_read == 2) | (icmp_ln225 & bottom_1_read == 2)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_3 : Operation 79 [1/1] (1.67ns)   --->   "%icmp_ln250 = icmp_eq  i13 %col, i13 0" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:250->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 79 'icmp' 'icmp_ln250' <Predicate = (icmp_ln225)> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln250 = br i1 %icmp_ln250, void %for.body.i335.i, void %if.end50.i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:250->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 80 'br' 'br_ln250' <Predicate = (icmp_ln225)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.96>
ST_4 : Operation 81 [1/2] (3.25ns)   --->   "%buf_load = load i10 %buf_addr_6" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:243->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 81 'load' 'buf_load' <Predicate = (icmp_ln225 & mid_1_read == 0) | (icmp_ln225 & tp_1_read == 0) | (icmp_ln225 & bottom_1_read == 0)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_4 : Operation 82 [1/2] (3.25ns)   --->   "%buf_1_load = load i10 %buf_1_addr_4" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:243->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 82 'load' 'buf_1_load' <Predicate = (icmp_ln225 & mid_1_read != 0 & mid_1_read == 1) | (icmp_ln225 & tp_1_read != 0 & tp_1_read == 1) | (icmp_ln225 & bottom_1_read == 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_4 : Operation 83 [1/2] (3.25ns)   --->   "%buf_2_load = load i10 %buf_2_addr_4" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:243->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 83 'load' 'buf_2_load' <Predicate = (icmp_ln225 & mid_1_read != 0 & mid_1_read != 1 & mid_1_read == 2) | (icmp_ln225 & tp_1_read != 0 & tp_1_read != 1 & tp_1_read == 2) | (icmp_ln225 & bottom_1_read == 2)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_4 : Operation 84 [1/1] (1.70ns)   --->   "%src_buf1_2 = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_load, i8 %buf_1_load, i8 %buf_2_load, i2 %tp_1_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:243->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 84 'mux' 'src_buf1_2' <Predicate = (icmp_ln225)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (1.70ns)   --->   "%src_buf2_2 = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_load, i8 %buf_1_load, i8 %buf_2_load, i2 %mid_1_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:244->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 85 'mux' 'src_buf2_2' <Predicate = (icmp_ln225)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (1.70ns)   --->   "%src_buf3_2 = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_load, i8 %buf_1_load, i8 %buf_2_load, i2 %bottom_1_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:245->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 86 'mux' 'src_buf3_2' <Predicate = (icmp_ln225)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.67>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%src_buf2_3 = load i8 %src_buf2_1"   --->   Operation 87 'load' 'src_buf2_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%src_buf1_3 = load i8 %src_buf1_1"   --->   Operation 88 'load' 'src_buf1_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%src_buf3_3 = load i8 %src_buf3"   --->   Operation 89 'load' 'src_buf3_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%src_buf1_load_1 = load i8 %src_buf1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:248->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 90 'load' 'src_buf1_load_1' <Predicate = (icmp_ln225)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%src_buf2_load_1 = load i8 %src_buf2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:248->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 91 'load' 'src_buf2_load_1' <Predicate = (icmp_ln225)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%src_buf3_1_load_1 = load i8 %src_buf3_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:248->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 92 'load' 'src_buf3_1_load_1' <Predicate = (icmp_ln225)> <Delay = 0.00>
ST_5 : Operation 93 [2/2] (5.67ns)   --->   "%call_ret = call i32 @xFSobel3x3<1, 1, 0, 4>, i8 %src_buf1_load_1, i8 %src_buf1_3, i8 %src_buf1_2, i8 %src_buf2_load_1, i8 %src_buf2_2, i8 %src_buf3_1_load_1, i8 %src_buf3_3, i8 %src_buf3_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:248->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 93 'call' 'call_ret' <Predicate = (icmp_ln225)> <Delay = 5.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 94 [1/1] (1.58ns)   --->   "%store_ln225 = store i8 %src_buf3_2, i8 %src_buf3" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:225->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 94 'store' 'store_ln225' <Predicate = (icmp_ln225)> <Delay = 1.58>
ST_5 : Operation 95 [1/1] (1.58ns)   --->   "%store_ln225 = store i8 %src_buf1_2, i8 %src_buf1_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:225->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 95 'store' 'store_ln225' <Predicate = (icmp_ln225)> <Delay = 1.58>
ST_5 : Operation 96 [1/1] (1.58ns)   --->   "%store_ln225 = store i8 %src_buf2_2, i8 %src_buf2_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:225->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 96 'store' 'store_ln225' <Predicate = (icmp_ln225)> <Delay = 1.58>
ST_5 : Operation 97 [1/1] (1.58ns)   --->   "%store_ln225 = store i8 %src_buf3_3, i8 %src_buf3_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:225->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 97 'store' 'store_ln225' <Predicate = (icmp_ln225)> <Delay = 1.58>
ST_5 : Operation 98 [1/1] (1.58ns)   --->   "%store_ln225 = store i8 %src_buf2_3, i8 %src_buf2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:225->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 98 'store' 'store_ln225' <Predicate = (icmp_ln225)> <Delay = 1.58>
ST_5 : Operation 99 [1/1] (1.58ns)   --->   "%store_ln225 = store i8 %src_buf1_3, i8 %src_buf1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:225->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 99 'store' 'store_ln225' <Predicate = (icmp_ln225)> <Delay = 1.58>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln225 = br void %for.body.i1273" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:225->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 100 'br' 'br_ln225' <Predicate = (icmp_ln225)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.75>
ST_6 : Operation 101 [1/2] (3.75ns)   --->   "%call_ret = call i32 @xFSobel3x3<1, 1, 0, 4>, i8 %src_buf1_load_1, i8 %src_buf1_3, i8 %src_buf1_2, i8 %src_buf2_load_1, i8 %src_buf2_2, i8 %src_buf3_1_load_1, i8 %src_buf3_3, i8 %src_buf3_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:248->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 101 'call' 'call_ret' <Predicate = (icmp_ln225)> <Delay = 3.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%GradientValuesX = extractvalue i32 %call_ret" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:248->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 102 'extractvalue' 'GradientValuesX' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%GradientValuesY = extractvalue i32 %call_ret" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:248->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 103 'extractvalue' 'GradientValuesY' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%src_buf1_load = load i8 %src_buf1"   --->   Operation 107 'load' 'src_buf1_load' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%src_buf2_load = load i8 %src_buf2"   --->   Operation 108 'load' 'src_buf2_load' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%src_buf3_1_load = load i8 %src_buf3_1"   --->   Operation 109 'load' 'src_buf3_1_load' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %src_buf3_1_out, i8 %src_buf3_1_load"   --->   Operation 110 'write' 'write_ln0' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %src_buf2_out, i8 %src_buf2_load"   --->   Operation 111 'write' 'write_ln0' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %src_buf3_out, i8 %src_buf3_3"   --->   Operation 112 'write' 'write_ln0' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %src_buf1_1_out, i8 %src_buf1_3"   --->   Operation 113 'write' 'write_ln0' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %src_buf1_out, i8 %src_buf1_load"   --->   Operation 114 'write' 'write_ln0' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 115 'ret' 'ret_ln0' <Predicate = (!icmp_ln225)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.63>
ST_7 : Operation 104 [1/1] (3.63ns)   --->   "%write_ln553 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_sobel_x_i_data, i16 %GradientValuesX" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:553->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:263->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 104 'write' 'write_ln553' <Predicate = (!icmp_ln250)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_7 : Operation 105 [1/1] (3.63ns)   --->   "%write_ln553 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_sobel_y_i_data, i16 %GradientValuesY" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:553->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:264->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 105 'write' 'write_ln553' <Predicate = (!icmp_ln250)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end50.i"   --->   Operation 106 'br' 'br_ln0' <Predicate = (!icmp_ln250)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.665ns
The critical path consists of the following:
	'alloca' operation ('col') [18]  (0.000 ns)
	'load' operation ('col', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:225->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392) on local variable 'col' [46]  (0.000 ns)
	'add' operation ('col', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:225->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392) [52]  (1.679 ns)
	'store' operation ('store_ln225', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:225->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392) of variable 'col', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:225->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392 on local variable 'col' [124]  (1.588 ns)
	blocking operation 0.3975 ns on control path)

 <State 2>: 6.888ns
The critical path consists of the following:
	fifo read operation ('rightRemappedMat_data_read', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:542->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:231->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392) on port 'rightRemappedMat_data' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:542->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:231->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392) [77]  (3.634 ns)
	'store' operation ('store_ln231', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:231->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392) of variable 'rightRemappedMat_data_read', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:542->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:231->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392 on array 'buf_1' [84]  (3.254 ns)

 <State 3>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation ('buf_addr_6', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:234->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392) [99]  (0.000 ns)
	'load' operation ('buf_load', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:243->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392) on array 'buf_r' [102]  (3.254 ns)

 <State 4>: 4.961ns
The critical path consists of the following:
	'load' operation ('buf_load', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:243->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392) on array 'buf_r' [102]  (3.254 ns)
	'mux' operation ('src_buf1', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:243->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392) [105]  (1.707 ns)

 <State 5>: 5.672ns
The critical path consists of the following:
	'load' operation ('src_buf1') on local variable 'src_buf1' [48]  (0.000 ns)
	'call' operation ('call_ret', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:248->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392) to 'xFSobel3x3<1, 1, 0, 4>' [108]  (5.672 ns)

 <State 6>: 3.757ns
The critical path consists of the following:
	'call' operation ('call_ret', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:248->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392) to 'xFSobel3x3<1, 1, 0, 4>' [108]  (3.757 ns)

 <State 7>: 3.634ns
The critical path consists of the following:
	fifo write operation ('write_ln553', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:553->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:263->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392) on port 'in_sobel_x_i_data' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:553->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:263->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392) [114]  (3.634 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
