# Reading C:/Program Files/Modelsim/tcl/vsim/pref.tcl 
# //  ModelSim SE-64 10.1c Jul 28 2012 
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# do {C:/Users/RSPC/Dropbox/ConstantWeightCoding/hardware/10-38/decoder/decoder_top_tb.do} 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module mul_11bits
# -- Compiling module glbl
# 
# Top level modules:
# 	mul_11bits
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module best_d
# 
# Top level modules:
# 	best_d
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_10_to_10
# 
# Top level modules:
# 	fifo_10_to_10
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module decoder_main
# 
# Top level modules:
# 	decoder_main
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module decoder_top
# 
# Top level modules:
# 	decoder_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module decoder_top_tb
# 
# Top level modules:
# 	decoder_top_tb
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# vsim -L xilinxcorelib_ver -L unisims_ver -L secureip -lib work -voptargs=\"+acc\" -t 1ps work.decoder_top_tb glbl 
# ** Note: (vsim-3812) Design is being optimized...
# 
# ** Note: (vopt-143) Recognized 1 FSM in module "decoder_main(fast)".
# 
# Loading work.decoder_top_tb(fast)
# Loading work.decoder_top(fast)
# Loading work.fifo_10_to_10(fast)
# Loading xilinxcorelib_ver.FIFO_GENERATOR_V8_2(fast)
# Loading xilinxcorelib_ver.FIFO_GENERATOR_V8_2_CONV_VER(fast)
# Loading xilinxcorelib_ver.fifo_generator_v8_2_bhv_ver_ss(fast)
# Loading work.decoder_main(fast)
# Loading work.best_d(fast)
# Loading work.mul_11bits(fast)
# Loading unisims_ver.GND(fast)
# Loading unisims_ver.XORCY(fast)
# Loading unisims_ver.MUXCY(fast)
# Loading unisims_ver.MULT_AND(fast)
# Loading unisims_ver.LUT2(fast)
# Loading unisims_ver.FD(fast)
# Loading unisims_ver.LUT4(fast)
# Loading unisims_ver.LUT2(fast__1)
# Loading unisims_ver.LUT1(fast)
# Loading unisims_ver.LUT3(fast)
# Loading work.glbl(fast)
add wave -r sim:/decoder_top_tb/uut/*
do wave.do
run 6us
