Script started on 2021-07-05 14:47:42+0500

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2016  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.7 (git sha1 61f6811, gcc 6.2.0-11ubuntu1 -O2 -fdebug-prefix-map=/build/yosys-OIL3SR/yosys-0.7=. -fstack-protector-strong -fPIC -Os)


-- Executing script file `ys_script.ys' --

1. Executing Verilog-2005 frontend.
Parsing Verilog input from `./vga_enh_top.v' to AST representation.
Warning: Found one of those horrible `(synopsys|synthesis) translate_off' comments.
Yosys does support them but it is recommended to use `ifdef constructs instead!
Warning: Found one of those horrible `(synopsys|synthesis) full_case' comments.
Yosys does support them but it is recommended to use Verilog `full_case' attributes instead!
Warning: Found one of those horrible `(synopsys|synthesis) parallel_case' comments.
Yosys does support them but it is recommended to use Verilog `parallel_case' attributes instead!
Generating RTLIL representation for module `\vga_fifo'.
Generating RTLIL representation for module `\vga_wb_slave'.
Note: Assuming pure combinatorial block at vga_wb_slave.v:432 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\vga_vtim'.
Generating RTLIL representation for module `\vga_clkgen'.
Generating RTLIL representation for module `\vga_wb_master'.
Note: Assuming pure combinatorial block at vga_wb_master.v:272 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\generic_dpram'.
Generating RTLIL representation for module `\vga_colproc'.
Note: Assuming pure combinatorial block at vga_colproc.v:133 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at vga_colproc.v:245 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at vga_colproc.v:486 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\vga_csm_pb'.
Generating RTLIL representation for module `\vga_pgen'.
Warning: Identifier `\dvi_pclk_p_o' is implicitly declared at vga_pgen.v:208.
Warning: Identifier `\dvi_pclk_m_o' is implicitly declared at vga_pgen.v:209.
Warning: Identifier `\gate' is implicitly declared at vga_pgen.v:234.
Generating RTLIL representation for module `\vga_curproc'.
Generating RTLIL representation for module `\generic_spram'.
Generating RTLIL representation for module `\vga_fifo_dc'.
Generating RTLIL representation for module `\vga_cur_cregs'.
Generating RTLIL representation for module `\vga_tgen'.
Generating RTLIL representation for module `\vga_enh_top'.
Warning: Identifier `\wbm_busy' is implicitly declared at ./vga_enh_top.v:232.
Warning: Identifier `\line_fifo_full_wr' is implicitly declared at ./vga_enh_top.v:398.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \vga_enh_top
Used module:     \vga_fifo_dc
Used module:         \generic_dpram
Used module:     \vga_pgen
Used module:         \vga_fifo
Used module:         \vga_colproc
Used module:         \vga_tgen
Used module:             \vga_vtim
Used module:         \vga_clkgen
Used module:     \vga_csm_pb
Used module:         \generic_spram
Used module:     \vga_wb_master
Used module:     \vga_wb_slave

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\vga_fifo'.
Parameter 1 (\aw) = 4
Parameter 2 (\dw) = 32
Generating RTLIL representation for module `$paramod\vga_fifo\aw=4\dw=32'.

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\vga_fifo'.
Parameter 1 (\aw) = 4
Parameter 2 (\dw) = 1
Generating RTLIL representation for module `$paramod\vga_fifo\aw=4\dw=1'.

2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\generic_spram'.
Parameter 1 (\aw) = 8
Parameter 2 (\dw) = 32
Generating RTLIL representation for module `$paramod\generic_spram\aw=8\dw=32'.

2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\vga_fifo'.
Parameter 1 (\aw) = 4
Parameter 2 (\dw) = 24
Generating RTLIL representation for module `$paramod\vga_fifo\aw=4\dw=24'.

2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\generic_dpram'.
Parameter 1 (\aw) = 7
Parameter 2 (\dw) = 16
Generating RTLIL representation for module `$paramod\generic_dpram\aw=7\dw=16'.

2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\vga_fifo_dc'.
Parameter 1 (\AWIDTH) = 7
Parameter 2 (\DWIDTH) = 24
Generating RTLIL representation for module `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24'.

2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\vga_csm_pb'.
Parameter 1 (\DWIDTH) = 24
Parameter 2 (\AWIDTH) = 9
Generating RTLIL representation for module `$paramod\vga_csm_pb\DWIDTH=24\AWIDTH=9'.

2.9. Analyzing design hierarchy..
Top module:  \vga_enh_top
Used module:     $paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24
Used module:         \generic_dpram
Used module:     \vga_pgen
Used module:         $paramod\vga_fifo\aw=4\dw=24
Used module:         \vga_colproc
Used module:         \vga_tgen
Used module:             \vga_vtim
Used module:         \vga_clkgen
Used module:     $paramod\vga_csm_pb\DWIDTH=24\AWIDTH=9
Used module:         \generic_spram
Used module:     \vga_wb_master
Used module:         $paramod\vga_fifo\aw=4\dw=32
Used module:         $paramod\vga_fifo\aw=4\dw=1
Used module:     \vga_wb_slave

2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\generic_dpram'.
Parameter 1 (\aw) = 7
Parameter 2 (\dw) = 24
Generating RTLIL representation for module `$paramod\generic_dpram\aw=7\dw=24'.

2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\generic_spram'.
Parameter 1 (\aw) = 9
Parameter 2 (\dw) = 24
Generating RTLIL representation for module `$paramod\generic_spram\aw=9\dw=24'.

2.12. Analyzing design hierarchy..
Top module:  \vga_enh_top
Used module:     $paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24
Used module:         $paramod\generic_dpram\aw=7\dw=24
Used module:     \vga_pgen
Used module:         $paramod\vga_fifo\aw=4\dw=24
Used module:         \vga_colproc
Used module:         \vga_tgen
Used module:             \vga_vtim
Used module:         \vga_clkgen
Used module:     $paramod\vga_csm_pb\DWIDTH=24\AWIDTH=9
Used module:         $paramod\generic_spram\aw=9\dw=24
Used module:     \vga_wb_master
Used module:         $paramod\vga_fifo\aw=4\dw=32
Used module:         $paramod\vga_fifo\aw=4\dw=1
Used module:     \vga_wb_slave

2.13. Analyzing design hierarchy..
Top module:  \vga_enh_top
Used module:     $paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24
Used module:         $paramod\generic_dpram\aw=7\dw=24
Used module:     \vga_pgen
Used module:         $paramod\vga_fifo\aw=4\dw=24
Used module:         \vga_colproc
Used module:         \vga_tgen
Used module:             \vga_vtim
Used module:         \vga_clkgen
Used module:     $paramod\vga_csm_pb\DWIDTH=24\AWIDTH=9
Used module:         $paramod\generic_spram\aw=9\dw=24
Used module:     \vga_wb_master
Used module:         $paramod\vga_fifo\aw=4\dw=32
Used module:         $paramod\vga_fifo\aw=4\dw=1
Used module:     \vga_wb_slave
Removing unused module `$paramod\generic_dpram\aw=7\dw=16'.
Removing unused module `$paramod\generic_spram\aw=8\dw=32'.
Removing unused module `\vga_cur_cregs'.
Removing unused module `\vga_fifo_dc'.
Removing unused module `\generic_spram'.
Removing unused module `\vga_curproc'.
Removing unused module `\vga_csm_pb'.
Removing unused module `\generic_dpram'.
Removing unused module `\vga_fifo'.
Removed 9 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod\vga_fifo\aw=4\dw=24.$proc$vga_fifo.v:125$891'.
Found and cleaned up 1 empty switch in `$paramod\vga_fifo\aw=4\dw=24.$proc$vga_fifo.v:125$882'.
Found and cleaned up 1 empty switch in `$paramod\vga_fifo\aw=4\dw=24.$proc$vga_fifo.v:187$830'.
Found and cleaned up 1 empty switch in `$paramod\vga_fifo\aw=4\dw=24.$proc$vga_fifo.v:179$815'.
Found and cleaned up 1 empty switch in `$paramod\vga_fifo\aw=4\dw=1.$proc$vga_fifo.v:125$789'.
Found and cleaned up 1 empty switch in `$paramod\vga_fifo\aw=4\dw=1.$proc$vga_fifo.v:125$780'.
Found and cleaned up 1 empty switch in `$paramod\vga_fifo\aw=4\dw=1.$proc$vga_fifo.v:187$728'.
Found and cleaned up 1 empty switch in `$paramod\vga_fifo\aw=4\dw=1.$proc$vga_fifo.v:179$713'.
Found and cleaned up 1 empty switch in `$paramod\vga_fifo\aw=4\dw=32.$proc$vga_fifo.v:125$696'.
Found and cleaned up 1 empty switch in `$paramod\vga_fifo\aw=4\dw=32.$proc$vga_fifo.v:125$687'.
Found and cleaned up 1 empty switch in `$paramod\vga_fifo\aw=4\dw=32.$proc$vga_fifo.v:187$635'.
Found and cleaned up 1 empty switch in `$paramod\vga_fifo\aw=4\dw=32.$proc$vga_fifo.v:179$620'.
Cleaned up 12 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$vga_colproc.v:486$349 in module vga_colproc.
Removed 1 dead cases from process $proc$vga_colproc.v:133$300 in module vga_colproc.
Removed 1 dead cases from process $proc$vga_wb_master.v:249$218 in module vga_wb_master.
Removed a total of 3 dead cases.

3.3. Executing PROC_INIT pass (extract init attributes).

3.4. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \aclr in `$paramod\vga_fifo\aw=4\dw=24.$proc$vga_fifo.v:226$874'.
Found async reset \aclr in `$paramod\vga_fifo\aw=4\dw=24.$proc$vga_fifo.v:217$868'.
Found async reset \aclr in `$paramod\vga_fifo\aw=4\dw=24.$proc$vga_fifo.v:208$856'.
Found async reset \aclr in `$paramod\vga_fifo\aw=4\dw=24.$proc$vga_fifo.v:187$830'.
Found async reset \aclr in `$paramod\vga_fifo\aw=4\dw=24.$proc$vga_fifo.v:179$815'.
Found async reset \aclr in `$paramod\vga_fifo\aw=4\dw=1.$proc$vga_fifo.v:226$772'.
Found async reset \aclr in `$paramod\vga_fifo\aw=4\dw=1.$proc$vga_fifo.v:217$766'.
Found async reset \aclr in `$paramod\vga_fifo\aw=4\dw=1.$proc$vga_fifo.v:208$754'.
Found async reset \aclr in `$paramod\vga_fifo\aw=4\dw=1.$proc$vga_fifo.v:187$728'.
Found async reset \aclr in `$paramod\vga_fifo\aw=4\dw=1.$proc$vga_fifo.v:179$713'.
Found async reset \nrst_i in `\vga_wb_master.$proc$vga_wb_master.v:403$278'.
Found async reset \arst_i in `\vga_wb_slave.$proc$vga_wb_slave.v:307$147'.
Found async reset \arst_i in `\vga_wb_slave.$proc$vga_wb_slave.v:293$137'.
Found async reset \arst_i in `\vga_wb_slave.$proc$vga_wb_slave.v:246$130'.
Found async reset \aclr in `$paramod\vga_fifo\aw=4\dw=32.$proc$vga_fifo.v:226$679'.
Found async reset \aclr in `$paramod\vga_fifo\aw=4\dw=32.$proc$vga_fifo.v:217$673'.
Found async reset \aclr in `$paramod\vga_fifo\aw=4\dw=32.$proc$vga_fifo.v:208$661'.
Found async reset \aclr in `$paramod\vga_fifo\aw=4\dw=32.$proc$vga_fifo.v:187$635'.
Found async reset \aclr in `$paramod\vga_fifo\aw=4\dw=32.$proc$vga_fifo.v:179$620'.

3.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\vga_enh_top.$proc$./vga_enh_top.v:443$611'.
     1/2: $0\sluint[0:0]
     2/2: $0\luint[0:0]
Creating decoders for process `\vga_enh_top.$proc$./vga_enh_top.v:440$609'.
     1/1: $0\luint_pclk[0:0]
Creating decoders for process `$paramod\vga_csm_pb\DWIDTH=24\AWIDTH=9.$proc$vga_csm_pb.v:122$1039'.
     1/2: $0\ack1[0:0]
     2/2: $0\ack0[0:0]
Creating decoders for process `$paramod\vga_csm_pb\DWIDTH=24\AWIDTH=9.$proc$vga_csm_pb.v:113$1030'.
     1/2: $0\dacc1[0:0]
     2/2: $0\dacc0[0:0]
Creating decoders for process `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.$proc$vga_fifo_dc.v:203$998'.
     1/25: $2$func$\bin2gray$vga_fifo_dc.v:209$938$\bin2gray[6:0]$1009 [6]
     2/25: $2$func$\bin2gray$vga_fifo_dc.v:209$938$\bin2gray[6:0]$1009 [5]
     3/25: $2$func$\bin2gray$vga_fifo_dc.v:209$938$\bin2gray[6:0]$1009 [4]
     4/25: $2$func$\bin2gray$vga_fifo_dc.v:209$938$\bin2gray[6:0]$1009 [3]
     5/25: $2$func$\bin2gray$vga_fifo_dc.v:209$938$\bin2gray[6:0]$1009 [2]
     6/25: $2$func$\bin2gray$vga_fifo_dc.v:209$938$\bin2gray[6:0]$1009 [1]
     7/25: $2$func$\bin2gray$vga_fifo_dc.v:209$938$\bin2gray[6:0]$1009 [0]
     8/25: $2$func$\bin2gray$vga_fifo_dc.v:207$931$\bin2gray[6:0]$1007 [4]
     9/25: $2$func$\bin2gray$vga_fifo_dc.v:207$931$\bin2gray[6:0]$1007 [3]
    10/25: $2$func$\bin2gray$vga_fifo_dc.v:207$931$\bin2gray[6:0]$1007 [2]
    11/25: $2$func$\bin2gray$vga_fifo_dc.v:207$931$\bin2gray[6:0]$1007 [1]
    12/25: $2$func$\bin2gray$vga_fifo_dc.v:207$931$\bin2gray[6:0]$1007 [0]
    13/25: $2$func$\bin2gray$vga_fifo_dc.v:207$931$\bin2gray[6:0]$1007 [5]
    14/25: $2$func$\bin2gray$vga_fifo_dc.v:207$931$\bin[6:0]$1008
    15/25: $2$func$\bin2gray$vga_fifo_dc.v:209$938$\bin[6:0]$1010
    16/25: $2$func$\bin2gray$vga_fifo_dc.v:207$931$\bin2gray[6:0]$1007 [6]
    17/25: $1$func$\bin2gray$vga_fifo_dc.v:209$938$\bin[6:0]$1006
    18/25: $1$func$\bin2gray$vga_fifo_dc.v:209$938$\bin2gray[6:0]$1005
    19/25: $1$func$\bin2gray$vga_fifo_dc.v:207$931$\bin[6:0]$1004
    20/25: $1$func$\bin2gray$vga_fifo_dc.v:207$931$\bin2gray[6:0]$1003
    21/25: $0$func$\bin2gray$vga_fifo_dc.v:209$938$\bin[6:0]$1002
    22/25: $0$func$\bin2gray$vga_fifo_dc.v:209$938$\bin2gray[6:0]$1001
    23/25: $0$func$\bin2gray$vga_fifo_dc.v:207$931$\bin[6:0]$1000
    24/25: $0$func$\bin2gray$vga_fifo_dc.v:207$931$\bin2gray[6:0]$999
    25/25: $0\full[0:0]
Creating decoders for process `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.$proc$vga_fifo_dc.v:192$981'.
     1/13: $2$func$\bin2gray$vga_fifo_dc.v:196$924$\bin2gray[6:0]$986 [6]
     2/13: $2$func$\bin2gray$vga_fifo_dc.v:196$924$\bin2gray[6:0]$986 [4]
     3/13: $2$func$\bin2gray$vga_fifo_dc.v:196$924$\bin2gray[6:0]$986 [3]
     4/13: $2$func$\bin2gray$vga_fifo_dc.v:196$924$\bin2gray[6:0]$986 [2]
     5/13: $2$func$\bin2gray$vga_fifo_dc.v:196$924$\bin2gray[6:0]$986 [1]
     6/13: $2$func$\bin2gray$vga_fifo_dc.v:196$924$\bin2gray[6:0]$986 [0]
     7/13: $2$func$\bin2gray$vga_fifo_dc.v:196$924$\bin2gray[6:0]$986 [5]
     8/13: $2$func$\bin2gray$vga_fifo_dc.v:196$924$\bin[6:0]$987
     9/13: $1$func$\bin2gray$vga_fifo_dc.v:196$924$\bin[6:0]$985
    10/13: $1$func$\bin2gray$vga_fifo_dc.v:196$924$\bin2gray[6:0]$984
    11/13: $0$func$\bin2gray$vga_fifo_dc.v:196$924$\bin[6:0]$983
    12/13: $0$func$\bin2gray$vga_fifo_dc.v:196$924$\bin2gray[6:0]$982
    13/13: $0\empty[0:0]
Creating decoders for process `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.$proc$vga_fifo_dc.v:184$980'.
     1/2: $0\ssrptr_gray[6:0]
     2/2: $0\srptr_gray[6:0]
Creating decoders for process `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.$proc$vga_fifo_dc.v:178$979'.
     1/2: $0\sswptr_gray[6:0]
     2/2: $0\swptr_gray[6:0]
Creating decoders for process `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.$proc$vga_fifo_dc.v:162$964'.
     1/14: $2$func$\bin2gray$vga_fifo_dc.v:168$917$\bin2gray[6:0]$969 [6]
     2/14: $2$func$\bin2gray$vga_fifo_dc.v:168$917$\bin2gray[6:0]$969 [4]
     3/14: $2$func$\bin2gray$vga_fifo_dc.v:168$917$\bin2gray[6:0]$969 [3]
     4/14: $2$func$\bin2gray$vga_fifo_dc.v:168$917$\bin2gray[6:0]$969 [2]
     5/14: $2$func$\bin2gray$vga_fifo_dc.v:168$917$\bin2gray[6:0]$969 [1]
     6/14: $2$func$\bin2gray$vga_fifo_dc.v:168$917$\bin2gray[6:0]$969 [0]
     7/14: $2$func$\bin2gray$vga_fifo_dc.v:168$917$\bin2gray[6:0]$969 [5]
     8/14: $2$func$\bin2gray$vga_fifo_dc.v:168$917$\bin[6:0]$970
     9/14: $1$func$\bin2gray$vga_fifo_dc.v:168$917$\bin[6:0]$968
    10/14: $1$func$\bin2gray$vga_fifo_dc.v:168$917$\bin2gray[6:0]$967
    11/14: $0$func$\bin2gray$vga_fifo_dc.v:168$917$\bin[6:0]$966
    12/14: $0$func$\bin2gray$vga_fifo_dc.v:168$917$\bin2gray[6:0]$965
    13/14: $0\wptr_gray[6:0]
    14/14: $0\wptr[6:0]
Creating decoders for process `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.$proc$vga_fifo_dc.v:152$949'.
     1/14: $2$func$\bin2gray$vga_fifo_dc.v:158$910$\bin2gray[6:0]$955 [6]
     2/14: $2$func$\bin2gray$vga_fifo_dc.v:158$910$\bin2gray[6:0]$955 [4]
     3/14: $2$func$\bin2gray$vga_fifo_dc.v:158$910$\bin2gray[6:0]$955 [3]
     4/14: $2$func$\bin2gray$vga_fifo_dc.v:158$910$\bin2gray[6:0]$955 [2]
     5/14: $2$func$\bin2gray$vga_fifo_dc.v:158$910$\bin2gray[6:0]$955 [1]
     6/14: $2$func$\bin2gray$vga_fifo_dc.v:158$910$\bin2gray[6:0]$955 [0]
     7/14: $2$func$\bin2gray$vga_fifo_dc.v:158$910$\bin2gray[6:0]$955 [5]
     8/14: $2$func$\bin2gray$vga_fifo_dc.v:158$910$\bin[6:0]$954
     9/14: $1$func$\bin2gray$vga_fifo_dc.v:158$910$\bin2gray[6:0]$953
    10/14: $1$func$\bin2gray$vga_fifo_dc.v:158$910$\bin[6:0]$952
    11/14: $0$func$\bin2gray$vga_fifo_dc.v:158$910$\bin2gray[6:0]$951
    12/14: $0$func$\bin2gray$vga_fifo_dc.v:158$910$\bin[6:0]$950
    13/14: $0\rptr_gray[6:0]
    14/14: $0\rptr[6:0]
Creating decoders for process `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.$proc$vga_fifo_dc.v:143$947'.
     1/3: $0\wrst[0:0]
     2/3: $0\ssrclr[0:0]
     3/3: $0\srclr[0:0]
Creating decoders for process `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.$proc$vga_fifo_dc.v:136$945'.
     1/3: $0\rrst[0:0]
     2/3: $0\sswclr[0:0]
     3/3: $0\swclr[0:0]
Creating decoders for process `$paramod\generic_spram\aw=9\dw=24.$proc$generic_spram.v:129$1065'.
     1/3: $0$memwr$\mem$generic_spram.v:131$1062_EN[23:0]$1068
     2/3: $0$memwr$\mem$generic_spram.v:131$1062_DATA[23:0]$1067
     3/3: $0$memwr$\mem$generic_spram.v:131$1062_ADDR[8:0]$1066
Creating decoders for process `$paramod\generic_spram\aw=9\dw=24.$proc$generic_spram.v:122$1063'.
     1/1: $0\ra[8:0]
Creating decoders for process `$paramod\vga_fifo\aw=4\dw=24.$proc$vga_fifo.v:125$891'.
     1/4: $1$func$\lsb$vga_fifo.v:216$813$\lsb[0:0]$895
     2/4: $0$func$\lsb$vga_fifo.v:216$811$\lsb[0:0]$892
     3/4: $0$func$\lsb$vga_fifo.v:216$813$\lsb[0:0]$893
     4/4: $0$func$\lsb$vga_fifo.v:216$813$\q[3:0]$894
Creating decoders for process `$paramod\vga_fifo\aw=4\dw=24.$proc$vga_fifo.v:125$882'.
     1/4: $1$func$\lsb$vga_fifo.v:207$812$\lsb[0:0]$886
     2/4: $0$func$\lsb$vga_fifo.v:207$810$\lsb[0:0]$883
     3/4: $0$func$\lsb$vga_fifo.v:207$812$\lsb[0:0]$884
     4/4: $0$func$\lsb$vga_fifo.v:207$812$\q[3:0]$885
Creating decoders for process `$paramod\vga_fifo\aw=4\dw=24.$proc$vga_fifo.v:226$874'.
     1/1: $0\nword[4:0]
Creating decoders for process `$paramod\vga_fifo\aw=4\dw=24.$proc$vga_fifo.v:217$868'.
     1/1: $0\full[0:0]
Creating decoders for process `$paramod\vga_fifo\aw=4\dw=24.$proc$vga_fifo.v:208$856'.
     1/1: $0\empty[0:0]
Creating decoders for process `$paramod\vga_fifo\aw=4\dw=24.$proc$vga_fifo.v:199$845'.
     1/3: $0$memwr$\mem$vga_fifo.v:201$814_EN[23:0]$848
     2/3: $0$memwr$\mem$vga_fifo.v:201$814_DATA[23:0]$847
     3/3: $0$memwr$\mem$vga_fifo.v:201$814_ADDR[3:0]$846
Creating decoders for process `$paramod\vga_fifo\aw=4\dw=24.$proc$vga_fifo.v:187$830'.
     1/10: $4$func$\lsb$vga_fifo.v:190$809$\lsb[0:0]$840
     2/10: $3$func$\lsb$vga_fifo.v:190$809$\lsb[0:0]$838
     3/10: $3$func$\lsb$vga_fifo.v:190$809$\q[3:0]$839
     4/10: $2$func$\lsb$vga_fifo.v:190$809$\q[3:0]$837
     5/10: $2$func$\lsb$vga_fifo.v:190$809$\lsb[0:0]$836
     6/10: $1$func$\lsb$vga_fifo.v:190$809$\q[3:0]$835
     7/10: $1$func$\lsb$vga_fifo.v:190$809$\lsb[0:0]$834
     8/10: $0$func$\lsb$vga_fifo.v:190$809$\q[3:0]$832
     9/10: $0$func$\lsb$vga_fifo.v:190$809$\lsb[0:0]$831
    10/10: $0\wp[3:0]
Creating decoders for process `$paramod\vga_fifo\aw=4\dw=24.$proc$vga_fifo.v:179$815'.
     1/10: $4$func$\lsb$vga_fifo.v:182$808$\lsb[0:0]$825
     2/10: $3$func$\lsb$vga_fifo.v:182$808$\lsb[0:0]$824
     3/10: $3$func$\lsb$vga_fifo.v:182$808$\q[3:0]$823
     4/10: $2$func$\lsb$vga_fifo.v:182$808$\lsb[0:0]$822
     5/10: $2$func$\lsb$vga_fifo.v:182$808$\q[3:0]$821
     6/10: $1$func$\lsb$vga_fifo.v:182$808$\lsb[0:0]$820
     7/10: $1$func$\lsb$vga_fifo.v:182$808$\q[3:0]$819
     8/10: $0$func$\lsb$vga_fifo.v:182$808$\lsb[0:0]$817
     9/10: $0$func$\lsb$vga_fifo.v:182$808$\q[3:0]$816
    10/10: $0\rp[3:0]
Creating decoders for process `\vga_pgen.$proc$vga_pgen.v:517$401'.
     1/3: $0\b_o[7:0]
     2/3: $0\g_o[7:0]
     3/3: $0\r_o[7:0]
Creating decoders for process `\vga_pgen.$proc$vga_pgen.v:356$395'.
     1/1: $0\stat_acmp[0:0]
Creating decoders for process `\vga_pgen.$proc$vga_pgen.v:348$392'.
     1/1: $0\ddImDoneFifoQ[0:0]
Creating decoders for process `\vga_pgen.$proc$vga_pgen.v:342$391'.
     1/1: $0\dImDoneFifoQ[0:0]
Creating decoders for process `\vga_pgen.$proc$vga_pgen.v:283$385'.
     1/8: $0\blank_o[0:0]
     2/8: $0\csync_o[0:0]
     3/8: $0\vsync_o[0:0]
     4/8: $0\hsync_o[0:0]
     5/8: $0\blank[0:0]
     6/8: $0\csync[0:0]
     7/8: $0\vsync[0:0]
     8/8: $0\hsync[0:0]
Creating decoders for process `\vga_pgen.$proc$vga_pgen.v:247$379'.
     1/6: $0\dseof[0:0]
     2/6: $0\dseol[0:0]
     3/6: $0\seof[0:0]
     4/6: $0\seol[0:0]
     5/6: $0\eov[0:0]
     6/6: $0\eoh[0:0]
Creating decoders for process `\vga_pgen.$proc$vga_pgen.v:195$377'.
     1/1: $0\nVen[0:0]
Creating decoders for process `$paramod\generic_dpram\aw=7\dw=24.$proc$generic_dpram.v:166$1056'.
     1/3: $0$memwr$\mem$generic_dpram.v:168$1053_EN[23:0]$1059
     2/3: $0$memwr$\mem$generic_dpram.v:168$1053_DATA[23:0]$1058
     3/3: $0$memwr$\mem$generic_dpram.v:168$1053_ADDR[6:0]$1057
Creating decoders for process `$paramod\generic_dpram\aw=7\dw=24.$proc$generic_dpram.v:159$1054'.
     1/1: $0\ra[6:0]
Creating decoders for process `\vga_colproc.$proc$vga_colproc.v:498$350'.
     1/1: $0\colcnt[1:0]
Creating decoders for process `\vga_colproc.$proc$vga_colproc.v:486$349'.
     1/2: $1\clut_offs[7:0]
     2/2: $0\clut_offs[7:0]
Creating decoders for process `\vga_colproc.$proc$vga_colproc.v:458$348'.
     1/9: $0\b[7:0]
     2/9: $0\g[7:0]
     3/9: $0\r[7:0]
     4/9: $0\Ba[7:0]
     5/9: $0\Ga[7:0]
     6/9: $0\Ra[7:0]
     7/9: $0\clut_req[0:0]
     8/9: $0\rgb_fifo_wreq[0:0]
     9/9: $0\vdat_buffer_rreq[0:0]
Creating decoders for process `\vga_colproc.$proc$vga_colproc.v:245$323'.
     1/47: $1\iB[7:0] [7:3]
     2/47: $12\ivdat_buf_rreq[0:0]
     3/47: $6\RGBbuf_wreq[0:0]
     4/47: $1\iB[7:0] [2:0]
     5/47: $3\iB[7:0]
     6/47: $3\iG[7:0]
     7/47: $3\iR[7:0]
     8/47: $2\iBa[7:0]
     9/47: $2\iGa[7:0]
    10/47: $11\ivdat_buf_rreq[0:0]
    11/47: $10\ivdat_buf_rreq[0:0]
    12/47: $5\RGBbuf_wreq[0:0]
    13/47: $1\iG[7:0] [7:2]
    14/47: $8\ivdat_buf_rreq[0:0]
    15/47: $4\RGBbuf_wreq[0:0]
    16/47: $3\RGBbuf_wreq[0:0]
    17/47: $1\iG[7:0] [1:0]
    18/47: $1\iR[7:0] [7:3]
    19/47: $13\ivdat_buf_rreq[0:0]
    20/47: $9\ivdat_buf_rreq[0:0]
    21/47: $6\ivdat_buf_rreq[0:0]
    22/47: $2\iB[7:0]
    23/47: $2\iG[7:0]
    24/47: $2\iR[7:0]
    25/47: $5\ivdat_buf_rreq[0:0]
    26/47: $4\ivdat_buf_rreq[0:0]
    27/47: $2\RGBbuf_wreq[0:0]
    28/47: $3\ivdat_buf_rreq[0:0]
    29/47: $2\ivdat_buf_rreq[0:0]
    30/47: $1\iR[7:0] [2:0]
    31/47: $2\iRa[7:0]
    32/47: $7\ivdat_buf_rreq[0:0]
    33/47: $1\RGBbuf_wreq[0:0]
    34/47: $1\ivdat_buf_rreq[0:0]
    35/47: $1\iBa[7:0]
    36/47: $1\iGa[7:0]
    37/47: $1\iRa[7:0]
    38/47: $1\iclut_req[0:0]
    39/47: $0\iBa[7:0]
    40/47: $0\iGa[7:0]
    41/47: $0\iRa[7:0]
    42/47: $0\iB[7:0]
    43/47: $0\iG[7:0]
    44/47: $0\iR[7:0]
    45/47: $0\ivdat_buf_rreq[0:0]
    46/47: $0\iclut_req[0:0]
    47/47: $0\RGBbuf_wreq[0:0]
Creating decoders for process `\vga_colproc.$proc$vga_colproc.v:233$322'.
     1/1: $0\c_state[6:0]
Creating decoders for process `\vga_colproc.$proc$vga_colproc.v:133$300'.
     1/17: $16\nxt_state[6:0]
     2/17: $15\nxt_state[6:0]
     3/17: $14\nxt_state[6:0]
     4/17: $13\nxt_state[6:0]
     5/17: $12\nxt_state[6:0]
     6/17: $11\nxt_state[6:0]
     7/17: $10\nxt_state[6:0]
     8/17: $9\nxt_state[6:0]
     9/17: $8\nxt_state[6:0]
    10/17: $7\nxt_state[6:0]
    11/17: $6\nxt_state[6:0]
    12/17: $5\nxt_state[6:0]
    13/17: $4\nxt_state[6:0]
    14/17: $3\nxt_state[6:0]
    15/17: $2\nxt_state[6:0]
    16/17: $1\nxt_state[6:0]
    17/17: $0\nxt_state[6:0]
Creating decoders for process `\vga_colproc.$proc$vga_colproc.v:112$299'.
     1/1: $0\DataBuffer[31:0]
Creating decoders for process `$paramod\vga_fifo\aw=4\dw=1.$proc$vga_fifo.v:125$789'.
     1/4: $1$func$\lsb$vga_fifo.v:216$711$\lsb[0:0]$793
     2/4: $0$func$\lsb$vga_fifo.v:216$709$\lsb[0:0]$790
     3/4: $0$func$\lsb$vga_fifo.v:216$711$\lsb[0:0]$791
     4/4: $0$func$\lsb$vga_fifo.v:216$711$\q[3:0]$792
Creating decoders for process `$paramod\vga_fifo\aw=4\dw=1.$proc$vga_fifo.v:125$780'.
     1/4: $1$func$\lsb$vga_fifo.v:207$710$\lsb[0:0]$784
     2/4: $0$func$\lsb$vga_fifo.v:207$708$\lsb[0:0]$781
     3/4: $0$func$\lsb$vga_fifo.v:207$710$\lsb[0:0]$782
     4/4: $0$func$\lsb$vga_fifo.v:207$710$\q[3:0]$783
Creating decoders for process `$paramod\vga_fifo\aw=4\dw=1.$proc$vga_fifo.v:226$772'.
     1/1: $0\nword[4:0]
Creating decoders for process `$paramod\vga_fifo\aw=4\dw=1.$proc$vga_fifo.v:217$766'.
     1/1: $0\full[0:0]
Creating decoders for process `$paramod\vga_fifo\aw=4\dw=1.$proc$vga_fifo.v:208$754'.
     1/1: $0\empty[0:0]
Creating decoders for process `$paramod\vga_fifo\aw=4\dw=1.$proc$vga_fifo.v:199$743'.
     1/3: $0$memwr$\mem$vga_fifo.v:201$712_EN[0:0]$746
     2/3: $0$memwr$\mem$vga_fifo.v:201$712_DATA[0:0]$745
     3/3: $0$memwr$\mem$vga_fifo.v:201$712_ADDR[3:0]$744
Creating decoders for process `$paramod\vga_fifo\aw=4\dw=1.$proc$vga_fifo.v:187$728'.
     1/10: $4$func$\lsb$vga_fifo.v:190$707$\lsb[0:0]$738
     2/10: $3$func$\lsb$vga_fifo.v:190$707$\lsb[0:0]$736
     3/10: $3$func$\lsb$vga_fifo.v:190$707$\q[3:0]$737
     4/10: $2$func$\lsb$vga_fifo.v:190$707$\q[3:0]$735
     5/10: $2$func$\lsb$vga_fifo.v:190$707$\lsb[0:0]$734
     6/10: $1$func$\lsb$vga_fifo.v:190$707$\q[3:0]$733
     7/10: $1$func$\lsb$vga_fifo.v:190$707$\lsb[0:0]$732
     8/10: $0$func$\lsb$vga_fifo.v:190$707$\q[3:0]$730
     9/10: $0$func$\lsb$vga_fifo.v:190$707$\lsb[0:0]$729
    10/10: $0\wp[3:0]
Creating decoders for process `$paramod\vga_fifo\aw=4\dw=1.$proc$vga_fifo.v:179$713'.
     1/10: $4$func$\lsb$vga_fifo.v:182$706$\lsb[0:0]$723
     2/10: $3$func$\lsb$vga_fifo.v:182$706$\lsb[0:0]$722
     3/10: $3$func$\lsb$vga_fifo.v:182$706$\q[3:0]$721
     4/10: $2$func$\lsb$vga_fifo.v:182$706$\lsb[0:0]$720
     5/10: $2$func$\lsb$vga_fifo.v:182$706$\q[3:0]$719
     6/10: $1$func$\lsb$vga_fifo.v:182$706$\lsb[0:0]$718
     7/10: $1$func$\lsb$vga_fifo.v:182$706$\q[3:0]$717
     8/10: $0$func$\lsb$vga_fifo.v:182$706$\lsb[0:0]$715
     9/10: $0$func$\lsb$vga_fifo.v:182$706$\q[3:0]$714
    10/10: $0\rp[3:0]
Creating decoders for process `\vga_wb_master.$proc$vga_wb_master.v:403$278'.
     1/6: $0\sel_o[3:0]
     2/6: $0\we_o[0:0]
     3/6: $0\bte_o[1:0]
     4/6: $0\cti_o[2:0]
     5/6: $0\stb_o[0:0]
     6/6: $0\cyc_o[0:0]
Creating decoders for process `\vga_wb_master.$proc$vga_wb_master.v:385$262'.
     1/1: $0\cursor_adr[8:0]
Creating decoders for process `\vga_wb_master.$proc$vga_wb_master.v:377$257'.
     1/1: $0\cursor_ba[20:0]
Creating decoders for process `\vga_wb_master.$proc$vga_wb_master.v:364$247'.
     1/2: $0\ld_cursor1[0:0]
     2/2: $0\ld_cursor0[0:0]
Creating decoders for process `\vga_wb_master.$proc$vga_wb_master.v:360$246'.
     1/1: $0\cur_acc_sel[0:0]
Creating decoders for process `\vga_wb_master.$proc$vga_wb_master.v:347$242'.
     1/1: $0\vmemA[29:0]
Creating decoders for process `\vga_wb_master.$proc$vga_wb_master.v:336$241'.
     1/2: $0\dImDoneStrb[0:0]
     2/2: $0\dImDone[0:0]
Creating decoders for process `\vga_wb_master.$proc$vga_wb_master.v:326$236'.
     1/1: $0\vgate_cnt[15:0]
Creating decoders for process `\vga_wb_master.$proc$vga_wb_master.v:284$228'.
     1/2: $0\hgate_div_cnt[1:0]
     2/2: $0\hgate_cnt[15:0]
Creating decoders for process `\vga_wb_master.$proc$vga_wb_master.v:272$223'.
     1/4: $2\hgate_cnt_val[16:0]
     2/4: $1\hgate_cnt_val[16:0]
     3/4: $0\hgate_cnt_val[16:0]
     4/4: $0\hgate_div_val[2:0]
Creating decoders for process `\vga_wb_master.$proc$vga_wb_master.v:249$218'.
     1/1: $0\burst_cnt[2:0]
Creating decoders for process `\vga_wb_master.$proc$vga_wb_master.v:217$215'.
     1/1: $0\sel_VBA[0:0]
Creating decoders for process `\vga_wb_master.$proc$vga_wb_master.v:201$204'.
     1/1: $0\cur_acc[0:0]
Creating decoders for process `\vga_wb_master.$proc$vga_wb_master.v:195$195'.
     1/1: $0\vmem_acc[0:0]
Creating decoders for process `\vga_wb_master.$proc$vga_wb_master.v:183$193'.
     1/1: $0\sclr[0:0]
Creating decoders for process `\vga_clkgen.$proc$vga_clkgen.v:98$191'.
     1/2: $0\dvi_pclk_m_o[0:0]
     2/2: $0\dvi_pclk_p_o[0:0]
Creating decoders for process `\vga_vtim.$proc$vga_vtim.v:108$190'.
     1/6: $0\state[4:0]
     2/6: $0\cnt_len[15:0]
     3/6: $0\cnt[15:0]
     4/6: $0\Done[0:0]
     5/6: $0\Gate[0:0]
     6/6: $0\Sync[0:0]
Creating decoders for process `\vga_wb_slave.$proc$vga_wb_slave.v:455$178'.
     1/1: $0\inta_o[0:0]
Creating decoders for process `\vga_wb_slave.$proc$vga_wb_slave.v:451$176'.
     1/1: $0\dat_o[31:0]
Creating decoders for process `\vga_wb_slave.$proc$vga_wb_slave.v:432$175'.
     1/2: $1\reg_dato[31:0]
     2/2: $0\reg_dato[31:0]
Creating decoders for process `\vga_wb_slave.$proc$vga_wb_slave.v:307$147'.
     1/14: $0\stat[31:0] [3:2]
     2/14: $0\stat[31:0] [1]
     3/14: $0\stat[31:0] [0]
     4/14: $0\stat[31:0] [4]
     5/14: $0\stat[31:0] [5]
     6/14: $0\stat[31:0] [6]
     7/14: $0\stat[31:0] [7]
     8/14: $0\stat[31:0] [15:8]
     9/14: $0\stat[31:0] [16]
    10/14: $0\stat[31:0] [17]
    11/14: $0\stat[31:0] [19:18]
    12/14: $0\stat[31:0] [20]
    13/14: $0\stat[31:0] [21]
    14/14: $0\stat[31:0] [31:22]
Creating decoders for process `\vga_wb_slave.$proc$vga_wb_slave.v:293$137'.
     1/4: $0\ctrl[31:0] [5]
     2/4: $0\ctrl[31:0] [4:0]
     3/4: $0\ctrl[31:0] [6]
     4/4: $0\ctrl[31:0] [31:7]
Creating decoders for process `\vga_wb_slave.$proc$vga_wb_slave.v:286$132'.
     1/2: $0\cursor1_ld[0:0]
     2/2: $0\cursor0_ld[0:0]
Creating decoders for process `\vga_wb_slave.$proc$vga_wb_slave.v:246$130'.
     1/9: $0\hvlen[31:0]
     2/9: $0\vtim[31:0]
     3/9: $0\htim[31:0]
     4/9: $0\VBARb[29:0]
     5/9: $0\VBARa[29:0]
     6/9: $0\cursor1_ba[20:0]
     7/9: $0\cursor1_xy[31:0]
     8/9: $0\cursor0_ba[20:0]
     9/9: $0\cursor0_xy[31:0]
Creating decoders for process `\vga_wb_slave.$proc$vga_wb_slave.v:241$125'.
     1/1: $0\err_o[0:0]
Creating decoders for process `\vga_wb_slave.$proc$vga_wb_slave.v:238$117'.
     1/1: $0\rty_o[0:0]
Creating decoders for process `\vga_wb_slave.$proc$vga_wb_slave.v:235$108'.
     1/1: $0\ack_o[0:0]
Creating decoders for process `$paramod\vga_fifo\aw=4\dw=32.$proc$vga_fifo.v:125$696'.
     1/4: $1$func$\lsb$vga_fifo.v:216$618$\lsb[0:0]$700
     2/4: $0$func$\lsb$vga_fifo.v:216$616$\lsb[0:0]$697
     3/4: $0$func$\lsb$vga_fifo.v:216$618$\lsb[0:0]$698
     4/4: $0$func$\lsb$vga_fifo.v:216$618$\q[3:0]$699
Creating decoders for process `$paramod\vga_fifo\aw=4\dw=32.$proc$vga_fifo.v:125$687'.
     1/4: $1$func$\lsb$vga_fifo.v:207$617$\lsb[0:0]$691
     2/4: $0$func$\lsb$vga_fifo.v:207$615$\lsb[0:0]$688
     3/4: $0$func$\lsb$vga_fifo.v:207$617$\lsb[0:0]$689
     4/4: $0$func$\lsb$vga_fifo.v:207$617$\q[3:0]$690
Creating decoders for process `$paramod\vga_fifo\aw=4\dw=32.$proc$vga_fifo.v:226$679'.
     1/1: $0\nword[4:0]
Creating decoders for process `$paramod\vga_fifo\aw=4\dw=32.$proc$vga_fifo.v:217$673'.
     1/1: $0\full[0:0]
Creating decoders for process `$paramod\vga_fifo\aw=4\dw=32.$proc$vga_fifo.v:208$661'.
     1/1: $0\empty[0:0]
Creating decoders for process `$paramod\vga_fifo\aw=4\dw=32.$proc$vga_fifo.v:199$650'.
     1/3: $0$memwr$\mem$vga_fifo.v:201$619_EN[31:0]$653
     2/3: $0$memwr$\mem$vga_fifo.v:201$619_DATA[31:0]$652
     3/3: $0$memwr$\mem$vga_fifo.v:201$619_ADDR[3:0]$651
Creating decoders for process `$paramod\vga_fifo\aw=4\dw=32.$proc$vga_fifo.v:187$635'.
     1/10: $4$func$\lsb$vga_fifo.v:190$614$\lsb[0:0]$645
     2/10: $3$func$\lsb$vga_fifo.v:190$614$\lsb[0:0]$643
     3/10: $3$func$\lsb$vga_fifo.v:190$614$\q[3:0]$644
     4/10: $2$func$\lsb$vga_fifo.v:190$614$\q[3:0]$642
     5/10: $2$func$\lsb$vga_fifo.v:190$614$\lsb[0:0]$641
     6/10: $1$func$\lsb$vga_fifo.v:190$614$\q[3:0]$640
     7/10: $1$func$\lsb$vga_fifo.v:190$614$\lsb[0:0]$639
     8/10: $0$func$\lsb$vga_fifo.v:190$614$\q[3:0]$637
     9/10: $0$func$\lsb$vga_fifo.v:190$614$\lsb[0:0]$636
    10/10: $0\wp[3:0]
Creating decoders for process `$paramod\vga_fifo\aw=4\dw=32.$proc$vga_fifo.v:179$620'.
     1/10: $4$func$\lsb$vga_fifo.v:182$613$\lsb[0:0]$630
     2/10: $3$func$\lsb$vga_fifo.v:182$613$\lsb[0:0]$629
     3/10: $3$func$\lsb$vga_fifo.v:182$613$\q[3:0]$628
     4/10: $2$func$\lsb$vga_fifo.v:182$613$\lsb[0:0]$627
     5/10: $2$func$\lsb$vga_fifo.v:182$613$\q[3:0]$626
     6/10: $1$func$\lsb$vga_fifo.v:182$613$\lsb[0:0]$625
     7/10: $1$func$\lsb$vga_fifo.v:182$613$\q[3:0]$624
     8/10: $0$func$\lsb$vga_fifo.v:182$613$\lsb[0:0]$622
     9/10: $0$func$\lsb$vga_fifo.v:182$613$\q[3:0]$621
    10/10: $0\rp[3:0]

3.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\vga_fifo\aw=4\dw=24.$func$\lsb$vga_fifo.v:216$811$\lsb' from process `$paramod\vga_fifo\aw=4\dw=24.$proc$vga_fifo.v:125$891'.
No latch inferred for signal `$paramod\vga_fifo\aw=4\dw=24.$func$\lsb$vga_fifo.v:216$813$\lsb' from process `$paramod\vga_fifo\aw=4\dw=24.$proc$vga_fifo.v:125$891'.
No latch inferred for signal `$paramod\vga_fifo\aw=4\dw=24.$func$\lsb$vga_fifo.v:216$813$\q' from process `$paramod\vga_fifo\aw=4\dw=24.$proc$vga_fifo.v:125$891'.
No latch inferred for signal `$paramod\vga_fifo\aw=4\dw=24.$func$\lsb$vga_fifo.v:207$810$\lsb' from process `$paramod\vga_fifo\aw=4\dw=24.$proc$vga_fifo.v:125$882'.
No latch inferred for signal `$paramod\vga_fifo\aw=4\dw=24.$func$\lsb$vga_fifo.v:207$812$\lsb' from process `$paramod\vga_fifo\aw=4\dw=24.$proc$vga_fifo.v:125$882'.
No latch inferred for signal `$paramod\vga_fifo\aw=4\dw=24.$func$\lsb$vga_fifo.v:207$812$\q' from process `$paramod\vga_fifo\aw=4\dw=24.$proc$vga_fifo.v:125$882'.
No latch inferred for signal `\vga_colproc.\clut_offs' from process `\vga_colproc.$proc$vga_colproc.v:486$349'.
No latch inferred for signal `\vga_colproc.\RGBbuf_wreq' from process `\vga_colproc.$proc$vga_colproc.v:245$323'.
No latch inferred for signal `\vga_colproc.\iclut_req' from process `\vga_colproc.$proc$vga_colproc.v:245$323'.
No latch inferred for signal `\vga_colproc.\ivdat_buf_rreq' from process `\vga_colproc.$proc$vga_colproc.v:245$323'.
No latch inferred for signal `\vga_colproc.\iR' from process `\vga_colproc.$proc$vga_colproc.v:245$323'.
No latch inferred for signal `\vga_colproc.\iG' from process `\vga_colproc.$proc$vga_colproc.v:245$323'.
No latch inferred for signal `\vga_colproc.\iB' from process `\vga_colproc.$proc$vga_colproc.v:245$323'.
No latch inferred for signal `\vga_colproc.\iRa' from process `\vga_colproc.$proc$vga_colproc.v:245$323'.
No latch inferred for signal `\vga_colproc.\iGa' from process `\vga_colproc.$proc$vga_colproc.v:245$323'.
No latch inferred for signal `\vga_colproc.\iBa' from process `\vga_colproc.$proc$vga_colproc.v:245$323'.
No latch inferred for signal `\vga_colproc.\nxt_state' from process `\vga_colproc.$proc$vga_colproc.v:133$300'.
No latch inferred for signal `$paramod\vga_fifo\aw=4\dw=1.$func$\lsb$vga_fifo.v:216$709$\lsb' from process `$paramod\vga_fifo\aw=4\dw=1.$proc$vga_fifo.v:125$789'.
No latch inferred for signal `$paramod\vga_fifo\aw=4\dw=1.$func$\lsb$vga_fifo.v:216$711$\lsb' from process `$paramod\vga_fifo\aw=4\dw=1.$proc$vga_fifo.v:125$789'.
No latch inferred for signal `$paramod\vga_fifo\aw=4\dw=1.$func$\lsb$vga_fifo.v:216$711$\q' from process `$paramod\vga_fifo\aw=4\dw=1.$proc$vga_fifo.v:125$789'.
No latch inferred for signal `$paramod\vga_fifo\aw=4\dw=1.$func$\lsb$vga_fifo.v:207$708$\lsb' from process `$paramod\vga_fifo\aw=4\dw=1.$proc$vga_fifo.v:125$780'.
No latch inferred for signal `$paramod\vga_fifo\aw=4\dw=1.$func$\lsb$vga_fifo.v:207$710$\lsb' from process `$paramod\vga_fifo\aw=4\dw=1.$proc$vga_fifo.v:125$780'.
No latch inferred for signal `$paramod\vga_fifo\aw=4\dw=1.$func$\lsb$vga_fifo.v:207$710$\q' from process `$paramod\vga_fifo\aw=4\dw=1.$proc$vga_fifo.v:125$780'.
No latch inferred for signal `\vga_wb_master.\hgate_cnt_val' from process `\vga_wb_master.$proc$vga_wb_master.v:272$223'.
No latch inferred for signal `\vga_wb_master.\hgate_div_val' from process `\vga_wb_master.$proc$vga_wb_master.v:272$223'.
No latch inferred for signal `\vga_wb_slave.\reg_dato' from process `\vga_wb_slave.$proc$vga_wb_slave.v:432$175'.
No latch inferred for signal `$paramod\vga_fifo\aw=4\dw=32.$func$\lsb$vga_fifo.v:216$616$\lsb' from process `$paramod\vga_fifo\aw=4\dw=32.$proc$vga_fifo.v:125$696'.
No latch inferred for signal `$paramod\vga_fifo\aw=4\dw=32.$func$\lsb$vga_fifo.v:216$618$\lsb' from process `$paramod\vga_fifo\aw=4\dw=32.$proc$vga_fifo.v:125$696'.
No latch inferred for signal `$paramod\vga_fifo\aw=4\dw=32.$func$\lsb$vga_fifo.v:216$618$\q' from process `$paramod\vga_fifo\aw=4\dw=32.$proc$vga_fifo.v:125$696'.
No latch inferred for signal `$paramod\vga_fifo\aw=4\dw=32.$func$\lsb$vga_fifo.v:207$615$\lsb' from process `$paramod\vga_fifo\aw=4\dw=32.$proc$vga_fifo.v:125$687'.
No latch inferred for signal `$paramod\vga_fifo\aw=4\dw=32.$func$\lsb$vga_fifo.v:207$617$\lsb' from process `$paramod\vga_fifo\aw=4\dw=32.$proc$vga_fifo.v:125$687'.
No latch inferred for signal `$paramod\vga_fifo\aw=4\dw=32.$func$\lsb$vga_fifo.v:207$617$\q' from process `$paramod\vga_fifo\aw=4\dw=32.$proc$vga_fifo.v:125$687'.

3.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\vga_enh_top.\luint' using process `\vga_enh_top.$proc$./vga_enh_top.v:443$611'.
  created $dff cell `$procdff$2713' with positive edge clock.
Creating register for signal `\vga_enh_top.\sluint' using process `\vga_enh_top.$proc$./vga_enh_top.v:443$611'.
  created $dff cell `$procdff$2714' with positive edge clock.
Creating register for signal `\vga_enh_top.\luint_pclk' using process `\vga_enh_top.$proc$./vga_enh_top.v:440$609'.
  created $dff cell `$procdff$2715' with positive edge clock.
Creating register for signal `$paramod\vga_csm_pb\DWIDTH=24\AWIDTH=9.\ack0' using process `$paramod\vga_csm_pb\DWIDTH=24\AWIDTH=9.$proc$vga_csm_pb.v:122$1039'.
  created $dff cell `$procdff$2716' with positive edge clock.
Creating register for signal `$paramod\vga_csm_pb\DWIDTH=24\AWIDTH=9.\ack1' using process `$paramod\vga_csm_pb\DWIDTH=24\AWIDTH=9.$proc$vga_csm_pb.v:122$1039'.
  created $dff cell `$procdff$2717' with positive edge clock.
Creating register for signal `$paramod\vga_csm_pb\DWIDTH=24\AWIDTH=9.\dacc0' using process `$paramod\vga_csm_pb\DWIDTH=24\AWIDTH=9.$proc$vga_csm_pb.v:113$1030'.
  created $dff cell `$procdff$2718' with positive edge clock.
Creating register for signal `$paramod\vga_csm_pb\DWIDTH=24\AWIDTH=9.\dacc1' using process `$paramod\vga_csm_pb\DWIDTH=24\AWIDTH=9.$proc$vga_csm_pb.v:113$1030'.
  created $dff cell `$procdff$2719' with positive edge clock.
Creating register for signal `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.\full' using process `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.$proc$vga_fifo_dc.v:203$998'.
  created $dff cell `$procdff$2720' with positive edge clock.
Creating register for signal `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.$func$\bin2gray$vga_fifo_dc.v:207$931$\bin2gray' using process `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.$proc$vga_fifo_dc.v:203$998'.
  created $dff cell `$procdff$2721' with positive edge clock.
Creating register for signal `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.$func$\bin2gray$vga_fifo_dc.v:207$931$\bin' using process `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.$proc$vga_fifo_dc.v:203$998'.
  created $dff cell `$procdff$2722' with positive edge clock.
Creating register for signal `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.$func$\bin2gray$vga_fifo_dc.v:209$938$\bin2gray' using process `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.$proc$vga_fifo_dc.v:203$998'.
  created $dff cell `$procdff$2723' with positive edge clock.
Creating register for signal `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.$func$\bin2gray$vga_fifo_dc.v:209$938$\bin' using process `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.$proc$vga_fifo_dc.v:203$998'.
  created $dff cell `$procdff$2724' with positive edge clock.
Creating register for signal `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.\empty' using process `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.$proc$vga_fifo_dc.v:192$981'.
  created $dff cell `$procdff$2725' with positive edge clock.
Creating register for signal `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.$func$\bin2gray$vga_fifo_dc.v:196$924$\bin2gray' using process `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.$proc$vga_fifo_dc.v:192$981'.
  created $dff cell `$procdff$2726' with positive edge clock.
Creating register for signal `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.$func$\bin2gray$vga_fifo_dc.v:196$924$\bin' using process `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.$proc$vga_fifo_dc.v:192$981'.
  created $dff cell `$procdff$2727' with positive edge clock.
Creating register for signal `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.\srptr_gray' using process `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.$proc$vga_fifo_dc.v:184$980'.
  created $dff cell `$procdff$2728' with positive edge clock.
Creating register for signal `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.\ssrptr_gray' using process `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.$proc$vga_fifo_dc.v:184$980'.
  created $dff cell `$procdff$2729' with positive edge clock.
Creating register for signal `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.\swptr_gray' using process `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.$proc$vga_fifo_dc.v:178$979'.
  created $dff cell `$procdff$2730' with positive edge clock.
Creating register for signal `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.\sswptr_gray' using process `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.$proc$vga_fifo_dc.v:178$979'.
  created $dff cell `$procdff$2731' with positive edge clock.
Creating register for signal `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.\wptr' using process `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.$proc$vga_fifo_dc.v:162$964'.
  created $dff cell `$procdff$2732' with positive edge clock.
Creating register for signal `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.\wptr_gray' using process `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.$proc$vga_fifo_dc.v:162$964'.
  created $dff cell `$procdff$2733' with positive edge clock.
Creating register for signal `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.$func$\bin2gray$vga_fifo_dc.v:168$917$\bin2gray' using process `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.$proc$vga_fifo_dc.v:162$964'.
  created $dff cell `$procdff$2734' with positive edge clock.
Creating register for signal `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.$func$\bin2gray$vga_fifo_dc.v:168$917$\bin' using process `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.$proc$vga_fifo_dc.v:162$964'.
  created $dff cell `$procdff$2735' with positive edge clock.
Creating register for signal `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.\rptr' using process `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.$proc$vga_fifo_dc.v:152$949'.
  created $dff cell `$procdff$2736' with positive edge clock.
Creating register for signal `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.\rptr_gray' using process `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.$proc$vga_fifo_dc.v:152$949'.
  created $dff cell `$procdff$2737' with positive edge clock.
Creating register for signal `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.$func$\bin2gray$vga_fifo_dc.v:158$910$\bin' using process `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.$proc$vga_fifo_dc.v:152$949'.
  created $dff cell `$procdff$2738' with positive edge clock.
Creating register for signal `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.$func$\bin2gray$vga_fifo_dc.v:158$910$\bin2gray' using process `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.$proc$vga_fifo_dc.v:152$949'.
  created $dff cell `$procdff$2739' with positive edge clock.
Creating register for signal `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.\wrst' using process `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.$proc$vga_fifo_dc.v:143$947'.
  created $dff cell `$procdff$2740' with positive edge clock.
Creating register for signal `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.\srclr' using process `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.$proc$vga_fifo_dc.v:143$947'.
  created $dff cell `$procdff$2741' with positive edge clock.
Creating register for signal `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.\ssrclr' using process `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.$proc$vga_fifo_dc.v:143$947'.
  created $dff cell `$procdff$2742' with positive edge clock.
Creating register for signal `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.\rrst' using process `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.$proc$vga_fifo_dc.v:136$945'.
  created $dff cell `$procdff$2743' with positive edge clock.
Creating register for signal `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.\swclr' using process `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.$proc$vga_fifo_dc.v:136$945'.
  created $dff cell `$procdff$2744' with positive edge clock.
Creating register for signal `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.\sswclr' using process `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.$proc$vga_fifo_dc.v:136$945'.
  created $dff cell `$procdff$2745' with positive edge clock.
Creating register for signal `$paramod\generic_spram\aw=9\dw=24.$memwr$\mem$generic_spram.v:131$1062_ADDR' using process `$paramod\generic_spram\aw=9\dw=24.$proc$generic_spram.v:129$1065'.
  created $dff cell `$procdff$2746' with positive edge clock.
Creating register for signal `$paramod\generic_spram\aw=9\dw=24.$memwr$\mem$generic_spram.v:131$1062_DATA' using process `$paramod\generic_spram\aw=9\dw=24.$proc$generic_spram.v:129$1065'.
  created $dff cell `$procdff$2747' with positive edge clock.
Creating register for signal `$paramod\generic_spram\aw=9\dw=24.$memwr$\mem$generic_spram.v:131$1062_EN' using process `$paramod\generic_spram\aw=9\dw=24.$proc$generic_spram.v:129$1065'.
  created $dff cell `$procdff$2748' with positive edge clock.
Creating register for signal `$paramod\generic_spram\aw=9\dw=24.\ra' using process `$paramod\generic_spram\aw=9\dw=24.$proc$generic_spram.v:122$1063'.
  created $dff cell `$procdff$2749' with positive edge clock.
Creating register for signal `$paramod\vga_fifo\aw=4\dw=24.\nword' using process `$paramod\vga_fifo\aw=4\dw=24.$proc$vga_fifo.v:226$874'.
  created $adff cell `$procdff$2750' with positive edge clock and negative level reset.
Creating register for signal `$paramod\vga_fifo\aw=4\dw=24.\full' using process `$paramod\vga_fifo\aw=4\dw=24.$proc$vga_fifo.v:217$868'.
  created $adff cell `$procdff$2751' with positive edge clock and negative level reset.
Creating register for signal `$paramod\vga_fifo\aw=4\dw=24.\empty' using process `$paramod\vga_fifo\aw=4\dw=24.$proc$vga_fifo.v:208$856'.
  created $adff cell `$procdff$2752' with positive edge clock and negative level reset.
Creating register for signal `$paramod\vga_fifo\aw=4\dw=24.$memwr$\mem$vga_fifo.v:201$814_ADDR' using process `$paramod\vga_fifo\aw=4\dw=24.$proc$vga_fifo.v:199$845'.
  created $dff cell `$procdff$2753' with positive edge clock.
Creating register for signal `$paramod\vga_fifo\aw=4\dw=24.$memwr$\mem$vga_fifo.v:201$814_DATA' using process `$paramod\vga_fifo\aw=4\dw=24.$proc$vga_fifo.v:199$845'.
  created $dff cell `$procdff$2754' with positive edge clock.
Creating register for signal `$paramod\vga_fifo\aw=4\dw=24.$memwr$\mem$vga_fifo.v:201$814_EN' using process `$paramod\vga_fifo\aw=4\dw=24.$proc$vga_fifo.v:199$845'.
  created $dff cell `$procdff$2755' with positive edge clock.
Creating register for signal `$paramod\vga_fifo\aw=4\dw=24.\wp' using process `$paramod\vga_fifo\aw=4\dw=24.$proc$vga_fifo.v:187$830'.
  created $adff cell `$procdff$2756' with positive edge clock and negative level reset.
Creating register for signal `$paramod\vga_fifo\aw=4\dw=24.$func$\lsb$vga_fifo.v:190$809$\lsb' using process `$paramod\vga_fifo\aw=4\dw=24.$proc$vga_fifo.v:187$830'.
  created $adff cell `$procdff$2757' with positive edge clock and negative level reset.
Creating register for signal `$paramod\vga_fifo\aw=4\dw=24.$func$\lsb$vga_fifo.v:190$809$\q' using process `$paramod\vga_fifo\aw=4\dw=24.$proc$vga_fifo.v:187$830'.
  created $adff cell `$procdff$2758' with positive edge clock and negative level reset.
Creating register for signal `$paramod\vga_fifo\aw=4\dw=24.\rp' using process `$paramod\vga_fifo\aw=4\dw=24.$proc$vga_fifo.v:179$815'.
  created $adff cell `$procdff$2759' with positive edge clock and negative level reset.
Creating register for signal `$paramod\vga_fifo\aw=4\dw=24.$func$\lsb$vga_fifo.v:182$808$\q' using process `$paramod\vga_fifo\aw=4\dw=24.$proc$vga_fifo.v:179$815'.
  created $adff cell `$procdff$2760' with positive edge clock and negative level reset.
Creating register for signal `$paramod\vga_fifo\aw=4\dw=24.$func$\lsb$vga_fifo.v:182$808$\lsb' using process `$paramod\vga_fifo\aw=4\dw=24.$proc$vga_fifo.v:179$815'.
  created $adff cell `$procdff$2761' with positive edge clock and negative level reset.
Creating register for signal `\vga_pgen.\r_o' using process `\vga_pgen.$proc$vga_pgen.v:517$401'.
  created $dff cell `$procdff$2762' with positive edge clock.
Creating register for signal `\vga_pgen.\g_o' using process `\vga_pgen.$proc$vga_pgen.v:517$401'.
  created $dff cell `$procdff$2763' with positive edge clock.
Creating register for signal `\vga_pgen.\b_o' using process `\vga_pgen.$proc$vga_pgen.v:517$401'.
  created $dff cell `$procdff$2764' with positive edge clock.
Creating register for signal `\vga_pgen.\stat_acmp' using process `\vga_pgen.$proc$vga_pgen.v:356$395'.
  created $dff cell `$procdff$2765' with positive edge clock.
Creating register for signal `\vga_pgen.\ddImDoneFifoQ' using process `\vga_pgen.$proc$vga_pgen.v:348$392'.
  created $dff cell `$procdff$2766' with positive edge clock.
Creating register for signal `\vga_pgen.\dImDoneFifoQ' using process `\vga_pgen.$proc$vga_pgen.v:342$391'.
  created $dff cell `$procdff$2767' with positive edge clock.
Creating register for signal `\vga_pgen.\hsync_o' using process `\vga_pgen.$proc$vga_pgen.v:283$385'.
  created $dff cell `$procdff$2768' with positive edge clock.
Creating register for signal `\vga_pgen.\vsync_o' using process `\vga_pgen.$proc$vga_pgen.v:283$385'.
  created $dff cell `$procdff$2769' with positive edge clock.
Creating register for signal `\vga_pgen.\csync_o' using process `\vga_pgen.$proc$vga_pgen.v:283$385'.
  created $dff cell `$procdff$2770' with positive edge clock.
Creating register for signal `\vga_pgen.\blank_o' using process `\vga_pgen.$proc$vga_pgen.v:283$385'.
  created $dff cell `$procdff$2771' with positive edge clock.
Creating register for signal `\vga_pgen.\hsync' using process `\vga_pgen.$proc$vga_pgen.v:283$385'.
  created $dff cell `$procdff$2772' with positive edge clock.
Creating register for signal `\vga_pgen.\vsync' using process `\vga_pgen.$proc$vga_pgen.v:283$385'.
  created $dff cell `$procdff$2773' with positive edge clock.
Creating register for signal `\vga_pgen.\csync' using process `\vga_pgen.$proc$vga_pgen.v:283$385'.
  created $dff cell `$procdff$2774' with positive edge clock.
Creating register for signal `\vga_pgen.\blank' using process `\vga_pgen.$proc$vga_pgen.v:283$385'.
  created $dff cell `$procdff$2775' with positive edge clock.
Creating register for signal `\vga_pgen.\eoh' using process `\vga_pgen.$proc$vga_pgen.v:247$379'.
  created $dff cell `$procdff$2776' with positive edge clock.
Creating register for signal `\vga_pgen.\eov' using process `\vga_pgen.$proc$vga_pgen.v:247$379'.
  created $dff cell `$procdff$2777' with positive edge clock.
Creating register for signal `\vga_pgen.\seol' using process `\vga_pgen.$proc$vga_pgen.v:247$379'.
  created $dff cell `$procdff$2778' with positive edge clock.
Creating register for signal `\vga_pgen.\seof' using process `\vga_pgen.$proc$vga_pgen.v:247$379'.
  created $dff cell `$procdff$2779' with positive edge clock.
Creating register for signal `\vga_pgen.\dseol' using process `\vga_pgen.$proc$vga_pgen.v:247$379'.
  created $dff cell `$procdff$2780' with positive edge clock.
Creating register for signal `\vga_pgen.\dseof' using process `\vga_pgen.$proc$vga_pgen.v:247$379'.
  created $dff cell `$procdff$2781' with positive edge clock.
Creating register for signal `\vga_pgen.\nVen' using process `\vga_pgen.$proc$vga_pgen.v:195$377'.
  created $dff cell `$procdff$2782' with positive edge clock.
Creating register for signal `$paramod\generic_dpram\aw=7\dw=24.$memwr$\mem$generic_dpram.v:168$1053_ADDR' using process `$paramod\generic_dpram\aw=7\dw=24.$proc$generic_dpram.v:166$1056'.
  created $dff cell `$procdff$2783' with positive edge clock.
Creating register for signal `$paramod\generic_dpram\aw=7\dw=24.$memwr$\mem$generic_dpram.v:168$1053_DATA' using process `$paramod\generic_dpram\aw=7\dw=24.$proc$generic_dpram.v:166$1056'.
  created $dff cell `$procdff$2784' with positive edge clock.
Creating register for signal `$paramod\generic_dpram\aw=7\dw=24.$memwr$\mem$generic_dpram.v:168$1053_EN' using process `$paramod\generic_dpram\aw=7\dw=24.$proc$generic_dpram.v:166$1056'.
  created $dff cell `$procdff$2785' with positive edge clock.
Creating register for signal `$paramod\generic_dpram\aw=7\dw=24.\ra' using process `$paramod\generic_dpram\aw=7\dw=24.$proc$generic_dpram.v:159$1054'.
  created $dff cell `$procdff$2786' with positive edge clock.
Creating register for signal `\vga_colproc.\colcnt' using process `\vga_colproc.$proc$vga_colproc.v:498$350'.
  created $dff cell `$procdff$2787' with positive edge clock.
Creating register for signal `\vga_colproc.\vdat_buffer_rreq' using process `\vga_colproc.$proc$vga_colproc.v:458$348'.
  created $dff cell `$procdff$2788' with positive edge clock.
Creating register for signal `\vga_colproc.\rgb_fifo_wreq' using process `\vga_colproc.$proc$vga_colproc.v:458$348'.
  created $dff cell `$procdff$2789' with positive edge clock.
Creating register for signal `\vga_colproc.\r' using process `\vga_colproc.$proc$vga_colproc.v:458$348'.
  created $dff cell `$procdff$2790' with positive edge clock.
Creating register for signal `\vga_colproc.\g' using process `\vga_colproc.$proc$vga_colproc.v:458$348'.
  created $dff cell `$procdff$2791' with positive edge clock.
Creating register for signal `\vga_colproc.\b' using process `\vga_colproc.$proc$vga_colproc.v:458$348'.
  created $dff cell `$procdff$2792' with positive edge clock.
Creating register for signal `\vga_colproc.\clut_req' using process `\vga_colproc.$proc$vga_colproc.v:458$348'.
  created $dff cell `$procdff$2793' with positive edge clock.
Creating register for signal `\vga_colproc.\Ra' using process `\vga_colproc.$proc$vga_colproc.v:458$348'.
  created $dff cell `$procdff$2794' with positive edge clock.
Creating register for signal `\vga_colproc.\Ga' using process `\vga_colproc.$proc$vga_colproc.v:458$348'.
  created $dff cell `$procdff$2795' with positive edge clock.
Creating register for signal `\vga_colproc.\Ba' using process `\vga_colproc.$proc$vga_colproc.v:458$348'.
  created $dff cell `$procdff$2796' with positive edge clock.
Creating register for signal `\vga_colproc.\c_state' using process `\vga_colproc.$proc$vga_colproc.v:233$322'.
  created $dff cell `$procdff$2797' with positive edge clock.
Creating register for signal `\vga_colproc.\DataBuffer' using process `\vga_colproc.$proc$vga_colproc.v:112$299'.
  created $dff cell `$procdff$2798' with positive edge clock.
Creating register for signal `$paramod\vga_fifo\aw=4\dw=1.\nword' using process `$paramod\vga_fifo\aw=4\dw=1.$proc$vga_fifo.v:226$772'.
  created $adff cell `$procdff$2799' with positive edge clock and negative level reset.
Creating register for signal `$paramod\vga_fifo\aw=4\dw=1.\full' using process `$paramod\vga_fifo\aw=4\dw=1.$proc$vga_fifo.v:217$766'.
  created $adff cell `$procdff$2800' with positive edge clock and negative level reset.
Creating register for signal `$paramod\vga_fifo\aw=4\dw=1.\empty' using process `$paramod\vga_fifo\aw=4\dw=1.$proc$vga_fifo.v:208$754'.
  created $adff cell `$procdff$2801' with positive edge clock and negative level reset.
Creating register for signal `$paramod\vga_fifo\aw=4\dw=1.$memwr$\mem$vga_fifo.v:201$712_ADDR' using process `$paramod\vga_fifo\aw=4\dw=1.$proc$vga_fifo.v:199$743'.
  created $dff cell `$procdff$2802' with positive edge clock.
Creating register for signal `$paramod\vga_fifo\aw=4\dw=1.$memwr$\mem$vga_fifo.v:201$712_DATA' using process `$paramod\vga_fifo\aw=4\dw=1.$proc$vga_fifo.v:199$743'.
  created $dff cell `$procdff$2803' with positive edge clock.
Creating register for signal `$paramod\vga_fifo\aw=4\dw=1.$memwr$\mem$vga_fifo.v:201$712_EN' using process `$paramod\vga_fifo\aw=4\dw=1.$proc$vga_fifo.v:199$743'.
  created $dff cell `$procdff$2804' with positive edge clock.
Creating register for signal `$paramod\vga_fifo\aw=4\dw=1.\wp' using process `$paramod\vga_fifo\aw=4\dw=1.$proc$vga_fifo.v:187$728'.
  created $adff cell `$procdff$2805' with positive edge clock and negative level reset.
Creating register for signal `$paramod\vga_fifo\aw=4\dw=1.$func$\lsb$vga_fifo.v:190$707$\lsb' using process `$paramod\vga_fifo\aw=4\dw=1.$proc$vga_fifo.v:187$728'.
  created $adff cell `$procdff$2806' with positive edge clock and negative level reset.
Creating register for signal `$paramod\vga_fifo\aw=4\dw=1.$func$\lsb$vga_fifo.v:190$707$\q' using process `$paramod\vga_fifo\aw=4\dw=1.$proc$vga_fifo.v:187$728'.
  created $adff cell `$procdff$2807' with positive edge clock and negative level reset.
Creating register for signal `$paramod\vga_fifo\aw=4\dw=1.\rp' using process `$paramod\vga_fifo\aw=4\dw=1.$proc$vga_fifo.v:179$713'.
  created $adff cell `$procdff$2808' with positive edge clock and negative level reset.
Creating register for signal `$paramod\vga_fifo\aw=4\dw=1.$func$\lsb$vga_fifo.v:182$706$\q' using process `$paramod\vga_fifo\aw=4\dw=1.$proc$vga_fifo.v:179$713'.
  created $adff cell `$procdff$2809' with positive edge clock and negative level reset.
Creating register for signal `$paramod\vga_fifo\aw=4\dw=1.$func$\lsb$vga_fifo.v:182$706$\lsb' using process `$paramod\vga_fifo\aw=4\dw=1.$proc$vga_fifo.v:179$713'.
  created $adff cell `$procdff$2810' with positive edge clock and negative level reset.
Creating register for signal `\vga_wb_master.\cyc_o' using process `\vga_wb_master.$proc$vga_wb_master.v:403$278'.
  created $adff cell `$procdff$2811' with positive edge clock and negative level reset.
Creating register for signal `\vga_wb_master.\stb_o' using process `\vga_wb_master.$proc$vga_wb_master.v:403$278'.
  created $adff cell `$procdff$2812' with positive edge clock and negative level reset.
Creating register for signal `\vga_wb_master.\cti_o' using process `\vga_wb_master.$proc$vga_wb_master.v:403$278'.
  created $adff cell `$procdff$2813' with positive edge clock and negative level reset.
Creating register for signal `\vga_wb_master.\bte_o' using process `\vga_wb_master.$proc$vga_wb_master.v:403$278'.
  created $adff cell `$procdff$2814' with positive edge clock and negative level reset.
Creating register for signal `\vga_wb_master.\we_o' using process `\vga_wb_master.$proc$vga_wb_master.v:403$278'.
  created $adff cell `$procdff$2815' with positive edge clock and negative level reset.
Creating register for signal `\vga_wb_master.\sel_o' using process `\vga_wb_master.$proc$vga_wb_master.v:403$278'.
  created $adff cell `$procdff$2816' with positive edge clock and negative level reset.
Creating register for signal `\vga_wb_master.\cursor_adr' using process `\vga_wb_master.$proc$vga_wb_master.v:385$262'.
  created $dff cell `$procdff$2817' with positive edge clock.
Creating register for signal `\vga_wb_master.\cursor_ba' using process `\vga_wb_master.$proc$vga_wb_master.v:377$257'.
  created $dff cell `$procdff$2818' with positive edge clock.
Creating register for signal `\vga_wb_master.\ld_cursor0' using process `\vga_wb_master.$proc$vga_wb_master.v:364$247'.
  created $dff cell `$procdff$2819' with positive edge clock.
Creating register for signal `\vga_wb_master.\ld_cursor1' using process `\vga_wb_master.$proc$vga_wb_master.v:364$247'.
  created $dff cell `$procdff$2820' with positive edge clock.
Creating register for signal `\vga_wb_master.\cur_acc_sel' using process `\vga_wb_master.$proc$vga_wb_master.v:360$246'.
  created $dff cell `$procdff$2821' with positive edge clock.
Creating register for signal `\vga_wb_master.\vmemA' using process `\vga_wb_master.$proc$vga_wb_master.v:347$242'.
  created $dff cell `$procdff$2822' with positive edge clock.
Creating register for signal `\vga_wb_master.\dImDone' using process `\vga_wb_master.$proc$vga_wb_master.v:336$241'.
  created $dff cell `$procdff$2823' with positive edge clock.
Creating register for signal `\vga_wb_master.\dImDoneStrb' using process `\vga_wb_master.$proc$vga_wb_master.v:336$241'.
  created $dff cell `$procdff$2824' with positive edge clock.
Creating register for signal `\vga_wb_master.\vgate_cnt' using process `\vga_wb_master.$proc$vga_wb_master.v:326$236'.
  created $dff cell `$procdff$2825' with positive edge clock.
Creating register for signal `\vga_wb_master.\hgate_cnt' using process `\vga_wb_master.$proc$vga_wb_master.v:284$228'.
  created $dff cell `$procdff$2826' with positive edge clock.
Creating register for signal `\vga_wb_master.\hgate_div_cnt' using process `\vga_wb_master.$proc$vga_wb_master.v:284$228'.
  created $dff cell `$procdff$2827' with positive edge clock.
Creating register for signal `\vga_wb_master.\burst_cnt' using process `\vga_wb_master.$proc$vga_wb_master.v:249$218'.
  created $dff cell `$procdff$2828' with positive edge clock.
Creating register for signal `\vga_wb_master.\sel_VBA' using process `\vga_wb_master.$proc$vga_wb_master.v:217$215'.
  created $dff cell `$procdff$2829' with positive edge clock.
Creating register for signal `\vga_wb_master.\cur_acc' using process `\vga_wb_master.$proc$vga_wb_master.v:201$204'.
  created $dff cell `$procdff$2830' with positive edge clock.
Creating register for signal `\vga_wb_master.\vmem_acc' using process `\vga_wb_master.$proc$vga_wb_master.v:195$195'.
  created $dff cell `$procdff$2831' with positive edge clock.
Creating register for signal `\vga_wb_master.\sclr' using process `\vga_wb_master.$proc$vga_wb_master.v:183$193'.
  created $dff cell `$procdff$2832' with positive edge clock.
Creating register for signal `\vga_clkgen.\dvi_pclk_p_o' using process `\vga_clkgen.$proc$vga_clkgen.v:98$191'.
  created $dff cell `$procdff$2833' with positive edge clock.
Creating register for signal `\vga_clkgen.\dvi_pclk_m_o' using process `\vga_clkgen.$proc$vga_clkgen.v:98$191'.
  created $dff cell `$procdff$2834' with positive edge clock.
Creating register for signal `\vga_vtim.\Sync' using process `\vga_vtim.$proc$vga_vtim.v:108$190'.
  created $dff cell `$procdff$2835' with positive edge clock.
Creating register for signal `\vga_vtim.\Gate' using process `\vga_vtim.$proc$vga_vtim.v:108$190'.
  created $dff cell `$procdff$2836' with positive edge clock.
Creating register for signal `\vga_vtim.\Done' using process `\vga_vtim.$proc$vga_vtim.v:108$190'.
  created $dff cell `$procdff$2837' with positive edge clock.
Creating register for signal `\vga_vtim.\cnt' using process `\vga_vtim.$proc$vga_vtim.v:108$190'.
  created $dff cell `$procdff$2838' with positive edge clock.
Creating register for signal `\vga_vtim.\cnt_len' using process `\vga_vtim.$proc$vga_vtim.v:108$190'.
  created $dff cell `$procdff$2839' with positive edge clock.
Creating register for signal `\vga_vtim.\state' using process `\vga_vtim.$proc$vga_vtim.v:108$190'.
  created $dff cell `$procdff$2840' with positive edge clock.
Creating register for signal `\vga_wb_slave.\inta_o' using process `\vga_wb_slave.$proc$vga_wb_slave.v:455$178'.
  created $dff cell `$procdff$2841' with positive edge clock.
Creating register for signal `\vga_wb_slave.\dat_o' using process `\vga_wb_slave.$proc$vga_wb_slave.v:451$176'.
  created $dff cell `$procdff$2842' with positive edge clock.
Creating register for signal `\vga_wb_slave.\stat' using process `\vga_wb_slave.$proc$vga_wb_slave.v:307$147'.
  created $adff cell `$procdff$2843' with positive edge clock and negative level reset.
Creating register for signal `\vga_wb_slave.\ctrl' using process `\vga_wb_slave.$proc$vga_wb_slave.v:293$137'.
  created $adff cell `$procdff$2844' with positive edge clock and negative level reset.
Creating register for signal `\vga_wb_slave.\cursor0_ld' using process `\vga_wb_slave.$proc$vga_wb_slave.v:286$132'.
  created $dff cell `$procdff$2845' with positive edge clock.
Creating register for signal `\vga_wb_slave.\cursor1_ld' using process `\vga_wb_slave.$proc$vga_wb_slave.v:286$132'.
  created $dff cell `$procdff$2846' with positive edge clock.
Creating register for signal `\vga_wb_slave.\cursor0_xy' using process `\vga_wb_slave.$proc$vga_wb_slave.v:246$130'.
  created $adff cell `$procdff$2847' with positive edge clock and negative level reset.
Creating register for signal `\vga_wb_slave.\cursor0_ba' using process `\vga_wb_slave.$proc$vga_wb_slave.v:246$130'.
  created $adff cell `$procdff$2848' with positive edge clock and negative level reset.
Creating register for signal `\vga_wb_slave.\cursor1_xy' using process `\vga_wb_slave.$proc$vga_wb_slave.v:246$130'.
  created $adff cell `$procdff$2849' with positive edge clock and negative level reset.
Creating register for signal `\vga_wb_slave.\cursor1_ba' using process `\vga_wb_slave.$proc$vga_wb_slave.v:246$130'.
  created $adff cell `$procdff$2850' with positive edge clock and negative level reset.
Creating register for signal `\vga_wb_slave.\VBARa' using process `\vga_wb_slave.$proc$vga_wb_slave.v:246$130'.
  created $adff cell `$procdff$2851' with positive edge clock and negative level reset.
Creating register for signal `\vga_wb_slave.\VBARb' using process `\vga_wb_slave.$proc$vga_wb_slave.v:246$130'.
  created $adff cell `$procdff$2852' with positive edge clock and negative level reset.
Creating register for signal `\vga_wb_slave.\htim' using process `\vga_wb_slave.$proc$vga_wb_slave.v:246$130'.
  created $adff cell `$procdff$2853' with positive edge clock and negative level reset.
Creating register for signal `\vga_wb_slave.\vtim' using process `\vga_wb_slave.$proc$vga_wb_slave.v:246$130'.
  created $adff cell `$procdff$2854' with positive edge clock and negative level reset.
Creating register for signal `\vga_wb_slave.\hvlen' using process `\vga_wb_slave.$proc$vga_wb_slave.v:246$130'.
  created $adff cell `$procdff$2855' with positive edge clock and negative level reset.
Creating register for signal `\vga_wb_slave.\err_o' using process `\vga_wb_slave.$proc$vga_wb_slave.v:241$125'.
  created $dff cell `$procdff$2856' with positive edge clock.
Creating register for signal `\vga_wb_slave.\rty_o' using process `\vga_wb_slave.$proc$vga_wb_slave.v:238$117'.
  created $dff cell `$procdff$2857' with positive edge clock.
Creating register for signal `\vga_wb_slave.\ack_o' using process `\vga_wb_slave.$proc$vga_wb_slave.v:235$108'.
  created $dff cell `$procdff$2858' with positive edge clock.
Creating register for signal `$paramod\vga_fifo\aw=4\dw=32.\nword' using process `$paramod\vga_fifo\aw=4\dw=32.$proc$vga_fifo.v:226$679'.
  created $adff cell `$procdff$2859' with positive edge clock and negative level reset.
Creating register for signal `$paramod\vga_fifo\aw=4\dw=32.\full' using process `$paramod\vga_fifo\aw=4\dw=32.$proc$vga_fifo.v:217$673'.
  created $adff cell `$procdff$2860' with positive edge clock and negative level reset.
Creating register for signal `$paramod\vga_fifo\aw=4\dw=32.\empty' using process `$paramod\vga_fifo\aw=4\dw=32.$proc$vga_fifo.v:208$661'.
  created $adff cell `$procdff$2861' with positive edge clock and negative level reset.
Creating register for signal `$paramod\vga_fifo\aw=4\dw=32.$memwr$\mem$vga_fifo.v:201$619_ADDR' using process `$paramod\vga_fifo\aw=4\dw=32.$proc$vga_fifo.v:199$650'.
  created $dff cell `$procdff$2862' with positive edge clock.
Creating register for signal `$paramod\vga_fifo\aw=4\dw=32.$memwr$\mem$vga_fifo.v:201$619_DATA' using process `$paramod\vga_fifo\aw=4\dw=32.$proc$vga_fifo.v:199$650'.
  created $dff cell `$procdff$2863' with positive edge clock.
Creating register for signal `$paramod\vga_fifo\aw=4\dw=32.$memwr$\mem$vga_fifo.v:201$619_EN' using process `$paramod\vga_fifo\aw=4\dw=32.$proc$vga_fifo.v:199$650'.
  created $dff cell `$procdff$2864' with positive edge clock.
Creating register for signal `$paramod\vga_fifo\aw=4\dw=32.\wp' using process `$paramod\vga_fifo\aw=4\dw=32.$proc$vga_fifo.v:187$635'.
  created $adff cell `$procdff$2865' with positive edge clock and negative level reset.
Creating register for signal `$paramod\vga_fifo\aw=4\dw=32.$func$\lsb$vga_fifo.v:190$614$\lsb' using process `$paramod\vga_fifo\aw=4\dw=32.$proc$vga_fifo.v:187$635'.
  created $adff cell `$procdff$2866' with positive edge clock and negative level reset.
Creating register for signal `$paramod\vga_fifo\aw=4\dw=32.$func$\lsb$vga_fifo.v:190$614$\q' using process `$paramod\vga_fifo\aw=4\dw=32.$proc$vga_fifo.v:187$635'.
  created $adff cell `$procdff$2867' with positive edge clock and negative level reset.
Creating register for signal `$paramod\vga_fifo\aw=4\dw=32.\rp' using process `$paramod\vga_fifo\aw=4\dw=32.$proc$vga_fifo.v:179$620'.
  created $adff cell `$procdff$2868' with positive edge clock and negative level reset.
Creating register for signal `$paramod\vga_fifo\aw=4\dw=32.$func$\lsb$vga_fifo.v:182$613$\q' using process `$paramod\vga_fifo\aw=4\dw=32.$proc$vga_fifo.v:179$620'.
  created $adff cell `$procdff$2869' with positive edge clock and negative level reset.
Creating register for signal `$paramod\vga_fifo\aw=4\dw=32.$func$\lsb$vga_fifo.v:182$613$\lsb' using process `$paramod\vga_fifo\aw=4\dw=32.$proc$vga_fifo.v:179$620'.
  created $adff cell `$procdff$2870' with positive edge clock and negative level reset.

3.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\vga_enh_top.$proc$./vga_enh_top.v:443$611'.
Removing empty process `vga_enh_top.$proc$./vga_enh_top.v:443$611'.
Removing empty process `vga_enh_top.$proc$./vga_enh_top.v:440$609'.
Removing empty process `$paramod\vga_csm_pb\DWIDTH=24\AWIDTH=9.$proc$vga_csm_pb.v:122$1039'.
Removing empty process `$paramod\vga_csm_pb\DWIDTH=24\AWIDTH=9.$proc$vga_csm_pb.v:113$1030'.
Found and cleaned up 2 empty switches in `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.$proc$vga_fifo_dc.v:203$998'.
Removing empty process `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.$proc$vga_fifo_dc.v:203$998'.
Found and cleaned up 2 empty switches in `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.$proc$vga_fifo_dc.v:192$981'.
Removing empty process `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.$proc$vga_fifo_dc.v:192$981'.
Removing empty process `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.$proc$vga_fifo_dc.v:184$980'.
Removing empty process `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.$proc$vga_fifo_dc.v:178$979'.
Found and cleaned up 2 empty switches in `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.$proc$vga_fifo_dc.v:162$964'.
Removing empty process `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.$proc$vga_fifo_dc.v:162$964'.
Found and cleaned up 2 empty switches in `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.$proc$vga_fifo_dc.v:152$949'.
Removing empty process `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.$proc$vga_fifo_dc.v:152$949'.
Removing empty process `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.$proc$vga_fifo_dc.v:143$947'.
Removing empty process `$paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.$proc$vga_fifo_dc.v:136$945'.
Found and cleaned up 1 empty switch in `$paramod\generic_spram\aw=9\dw=24.$proc$generic_spram.v:129$1065'.
Removing empty process `$paramod\generic_spram\aw=9\dw=24.$proc$generic_spram.v:129$1065'.
Found and cleaned up 1 empty switch in `$paramod\generic_spram\aw=9\dw=24.$proc$generic_spram.v:122$1063'.
Removing empty process `$paramod\generic_spram\aw=9\dw=24.$proc$generic_spram.v:122$1063'.
Removing empty process `$paramod\vga_fifo\aw=4\dw=24.$proc$vga_fifo.v:125$891'.
Removing empty process `$paramod\vga_fifo\aw=4\dw=24.$proc$vga_fifo.v:125$882'.
Found and cleaned up 3 empty switches in `$paramod\vga_fifo\aw=4\dw=24.$proc$vga_fifo.v:226$874'.
Removing empty process `$paramod\vga_fifo\aw=4\dw=24.$proc$vga_fifo.v:226$874'.
Found and cleaned up 1 empty switch in `$paramod\vga_fifo\aw=4\dw=24.$proc$vga_fifo.v:217$868'.
Removing empty process `$paramod\vga_fifo\aw=4\dw=24.$proc$vga_fifo.v:217$868'.
Found and cleaned up 1 empty switch in `$paramod\vga_fifo\aw=4\dw=24.$proc$vga_fifo.v:208$856'.
Removing empty process `$paramod\vga_fifo\aw=4\dw=24.$proc$vga_fifo.v:208$856'.
Found and cleaned up 1 empty switch in `$paramod\vga_fifo\aw=4\dw=24.$proc$vga_fifo.v:199$845'.
Removing empty process `$paramod\vga_fifo\aw=4\dw=24.$proc$vga_fifo.v:199$845'.
Found and cleaned up 2 empty switches in `$paramod\vga_fifo\aw=4\dw=24.$proc$vga_fifo.v:187$830'.
Removing empty process `$paramod\vga_fifo\aw=4\dw=24.$proc$vga_fifo.v:187$830'.
Found and cleaned up 2 empty switches in `$paramod\vga_fifo\aw=4\dw=24.$proc$vga_fifo.v:179$815'.
Removing empty process `$paramod\vga_fifo\aw=4\dw=24.$proc$vga_fifo.v:179$815'.
Found and cleaned up 1 empty switch in `\vga_pgen.$proc$vga_pgen.v:517$401'.
Removing empty process `vga_pgen.$proc$vga_pgen.v:517$401'.
Found and cleaned up 2 empty switches in `\vga_pgen.$proc$vga_pgen.v:356$395'.
Removing empty process `vga_pgen.$proc$vga_pgen.v:356$395'.
Found and cleaned up 1 empty switch in `\vga_pgen.$proc$vga_pgen.v:348$392'.
Removing empty process `vga_pgen.$proc$vga_pgen.v:348$392'.
Found and cleaned up 2 empty switches in `\vga_pgen.$proc$vga_pgen.v:342$391'.
Removing empty process `vga_pgen.$proc$vga_pgen.v:342$391'.
Removing empty process `vga_pgen.$proc$vga_pgen.v:283$385'.
Found and cleaned up 1 empty switch in `\vga_pgen.$proc$vga_pgen.v:247$379'.
Removing empty process `vga_pgen.$proc$vga_pgen.v:247$379'.
Removing empty process `vga_pgen.$proc$vga_pgen.v:195$377'.
Found and cleaned up 1 empty switch in `$paramod\generic_dpram\aw=7\dw=24.$proc$generic_dpram.v:166$1056'.
Removing empty process `$paramod\generic_dpram\aw=7\dw=24.$proc$generic_dpram.v:166$1056'.
Found and cleaned up 1 empty switch in `$paramod\generic_dpram\aw=7\dw=24.$proc$generic_dpram.v:159$1054'.
Removing empty process `$paramod\generic_dpram\aw=7\dw=24.$proc$generic_dpram.v:159$1054'.
Found and cleaned up 2 empty switches in `\vga_colproc.$proc$vga_colproc.v:498$350'.
Removing empty process `vga_colproc.$proc$vga_colproc.v:498$350'.
Found and cleaned up 1 empty switch in `\vga_colproc.$proc$vga_colproc.v:486$349'.
Removing empty process `vga_colproc.$proc$vga_colproc.v:486$349'.
Found and cleaned up 2 empty switches in `\vga_colproc.$proc$vga_colproc.v:458$348'.
Removing empty process `vga_colproc.$proc$vga_colproc.v:458$348'.
Found and cleaned up 16 empty switches in `\vga_colproc.$proc$vga_colproc.v:245$323'.
Removing empty process `vga_colproc.$proc$vga_colproc.v:245$323'.
Found and cleaned up 1 empty switch in `\vga_colproc.$proc$vga_colproc.v:233$322'.
Removing empty process `vga_colproc.$proc$vga_colproc.v:233$322'.
Found and cleaned up 16 empty switches in `\vga_colproc.$proc$vga_colproc.v:133$300'.
Removing empty process `vga_colproc.$proc$vga_colproc.v:133$300'.
Found and cleaned up 1 empty switch in `\vga_colproc.$proc$vga_colproc.v:112$299'.
Removing empty process `vga_colproc.$proc$vga_colproc.v:112$299'.
Removing empty process `$paramod\vga_fifo\aw=4\dw=1.$proc$vga_fifo.v:125$789'.
Removing empty process `$paramod\vga_fifo\aw=4\dw=1.$proc$vga_fifo.v:125$780'.
Found and cleaned up 3 empty switches in `$paramod\vga_fifo\aw=4\dw=1.$proc$vga_fifo.v:226$772'.
Removing empty process `$paramod\vga_fifo\aw=4\dw=1.$proc$vga_fifo.v:226$772'.
Found and cleaned up 1 empty switch in `$paramod\vga_fifo\aw=4\dw=1.$proc$vga_fifo.v:217$766'.
Removing empty process `$paramod\vga_fifo\aw=4\dw=1.$proc$vga_fifo.v:217$766'.
Found and cleaned up 1 empty switch in `$paramod\vga_fifo\aw=4\dw=1.$proc$vga_fifo.v:208$754'.
Removing empty process `$paramod\vga_fifo\aw=4\dw=1.$proc$vga_fifo.v:208$754'.
Found and cleaned up 1 empty switch in `$paramod\vga_fifo\aw=4\dw=1.$proc$vga_fifo.v:199$743'.
Removing empty process `$paramod\vga_fifo\aw=4\dw=1.$proc$vga_fifo.v:199$743'.
Found and cleaned up 2 empty switches in `$paramod\vga_fifo\aw=4\dw=1.$proc$vga_fifo.v:187$728'.
Removing empty process `$paramod\vga_fifo\aw=4\dw=1.$proc$vga_fifo.v:187$728'.
Found and cleaned up 2 empty switches in `$paramod\vga_fifo\aw=4\dw=1.$proc$vga_fifo.v:179$713'.
Removing empty process `$paramod\vga_fifo\aw=4\dw=1.$proc$vga_fifo.v:179$713'.
Found and cleaned up 5 empty switches in `\vga_wb_master.$proc$vga_wb_master.v:403$278'.
Removing empty process `vga_wb_master.$proc$vga_wb_master.v:403$278'.
Found and cleaned up 2 empty switches in `\vga_wb_master.$proc$vga_wb_master.v:385$262'.
Removing empty process `vga_wb_master.$proc$vga_wb_master.v:385$262'.
Found and cleaned up 1 empty switch in `\vga_wb_master.$proc$vga_wb_master.v:377$257'.
Removing empty process `vga_wb_master.$proc$vga_wb_master.v:377$257'.
Found and cleaned up 1 empty switch in `\vga_wb_master.$proc$vga_wb_master.v:364$247'.
Removing empty process `vga_wb_master.$proc$vga_wb_master.v:364$247'.
Found and cleaned up 1 empty switch in `\vga_wb_master.$proc$vga_wb_master.v:360$246'.
Removing empty process `vga_wb_master.$proc$vga_wb_master.v:360$246'.
Found and cleaned up 3 empty switches in `\vga_wb_master.$proc$vga_wb_master.v:347$242'.
Removing empty process `vga_wb_master.$proc$vga_wb_master.v:347$242'.
Removing empty process `vga_wb_master.$proc$vga_wb_master.v:336$241'.
Found and cleaned up 2 empty switches in `\vga_wb_master.$proc$vga_wb_master.v:326$236'.
Removing empty process `vga_wb_master.$proc$vga_wb_master.v:326$236'.
Found and cleaned up 6 empty switches in `\vga_wb_master.$proc$vga_wb_master.v:284$228'.
Removing empty process `vga_wb_master.$proc$vga_wb_master.v:284$228'.
Found and cleaned up 2 empty switches in `\vga_wb_master.$proc$vga_wb_master.v:272$223'.
Removing empty process `vga_wb_master.$proc$vga_wb_master.v:272$223'.
Found and cleaned up 3 empty switches in `\vga_wb_master.$proc$vga_wb_master.v:249$218'.
Removing empty process `vga_wb_master.$proc$vga_wb_master.v:249$218'.
Found and cleaned up 2 empty switches in `\vga_wb_master.$proc$vga_wb_master.v:217$215'.
Removing empty process `vga_wb_master.$proc$vga_wb_master.v:217$215'.
Found and cleaned up 1 empty switch in `\vga_wb_master.$proc$vga_wb_master.v:201$204'.
Removing empty process `vga_wb_master.$proc$vga_wb_master.v:201$204'.
Found and cleaned up 1 empty switch in `\vga_wb_master.$proc$vga_wb_master.v:195$195'.
Removing empty process `vga_wb_master.$proc$vga_wb_master.v:195$195'.
Removing empty process `vga_wb_master.$proc$vga_wb_master.v:183$193'.
Found and cleaned up 1 empty switch in `\vga_clkgen.$proc$vga_clkgen.v:98$191'.
Removing empty process `vga_clkgen.$proc$vga_clkgen.v:98$191'.
Found and cleaned up 7 empty switches in `\vga_vtim.$proc$vga_vtim.v:108$190'.
Removing empty process `vga_vtim.$proc$vga_vtim.v:108$190'.
Removing empty process `vga_wb_slave.$proc$vga_wb_slave.v:455$178'.
Removing empty process `vga_wb_slave.$proc$vga_wb_slave.v:451$176'.
Found and cleaned up 1 empty switch in `\vga_wb_slave.$proc$vga_wb_slave.v:432$175'.
Removing empty process `vga_wb_slave.$proc$vga_wb_slave.v:432$175'.
Found and cleaned up 2 empty switches in `\vga_wb_slave.$proc$vga_wb_slave.v:307$147'.
Removing empty process `vga_wb_slave.$proc$vga_wb_slave.v:307$147'.
Found and cleaned up 2 empty switches in `\vga_wb_slave.$proc$vga_wb_slave.v:293$137'.
Removing empty process `vga_wb_slave.$proc$vga_wb_slave.v:293$137'.
Removing empty process `vga_wb_slave.$proc$vga_wb_slave.v:286$132'.
Found and cleaned up 3 empty switches in `\vga_wb_slave.$proc$vga_wb_slave.v:246$130'.
Removing empty process `vga_wb_slave.$proc$vga_wb_slave.v:246$130'.
Removing empty process `vga_wb_slave.$proc$vga_wb_slave.v:241$125'.
Removing empty process `vga_wb_slave.$proc$vga_wb_slave.v:238$117'.
Removing empty process `vga_wb_slave.$proc$vga_wb_slave.v:235$108'.
Removing empty process `$paramod\vga_fifo\aw=4\dw=32.$proc$vga_fifo.v:125$696'.
Removing empty process `$paramod\vga_fifo\aw=4\dw=32.$proc$vga_fifo.v:125$687'.
Found and cleaned up 3 empty switches in `$paramod\vga_fifo\aw=4\dw=32.$proc$vga_fifo.v:226$679'.
Removing empty process `$paramod\vga_fifo\aw=4\dw=32.$proc$vga_fifo.v:226$679'.
Found and cleaned up 1 empty switch in `$paramod\vga_fifo\aw=4\dw=32.$proc$vga_fifo.v:217$673'.
Removing empty process `$paramod\vga_fifo\aw=4\dw=32.$proc$vga_fifo.v:217$673'.
Found and cleaned up 1 empty switch in `$paramod\vga_fifo\aw=4\dw=32.$proc$vga_fifo.v:208$661'.
Removing empty process `$paramod\vga_fifo\aw=4\dw=32.$proc$vga_fifo.v:208$661'.
Found and cleaned up 1 empty switch in `$paramod\vga_fifo\aw=4\dw=32.$proc$vga_fifo.v:199$650'.
Removing empty process `$paramod\vga_fifo\aw=4\dw=32.$proc$vga_fifo.v:199$650'.
Found and cleaned up 2 empty switches in `$paramod\vga_fifo\aw=4\dw=32.$proc$vga_fifo.v:187$635'.
Removing empty process `$paramod\vga_fifo\aw=4\dw=32.$proc$vga_fifo.v:187$635'.
Found and cleaned up 2 empty switches in `$paramod\vga_fifo\aw=4\dw=32.$proc$vga_fifo.v:179$620'.
Removing empty process `$paramod\vga_fifo\aw=4\dw=32.$proc$vga_fifo.v:179$620'.
Cleaned up 135 empty switches.

4. Executing TECHMAP pass (map to technology primitives).

4.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/bin/../share/yosys/adff2dff.v' to AST representation.
Generating RTLIL representation for module `\adff2dff'.
Successfully finished Verilog frontend.

4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\adff2dff'.
Parameter \WIDTH = 32
Parameter \CLK_POLARITY = 1'1
Parameter \ARST_POLARITY = 1'0
Parameter \ARST_VALUE = 0
Generating RTLIL representation for module `$paramod\adff2dff\WIDTH=32\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=0'.

4.3. Executing PROC pass (convert processes to netlists).

4.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.3.3. Executing PROC_INIT pass (extract init attributes).

4.3.4. Executing PROC_ARST pass (detect async resets in processes).

4.3.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\adff2dff\WIDTH=32\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=0.$proc$/usr/bin/../share/yosys/adff2dff.v:22$2876'.
     1/1: $0\Q[31:0]
Creating decoders for process `$paramod\adff2dff\WIDTH=32\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=0.$proc$/usr/bin/../share/yosys/adff2dff.v:15$2874'.
     1/1: $0\NEXT_Q[31:0]

4.3.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\adff2dff\WIDTH=32\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=0.\NEXT_Q' from process `$paramod\adff2dff\WIDTH=32\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=0.$proc$/usr/bin/../share/yosys/adff2dff.v:15$2874'.

4.3.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\adff2dff\WIDTH=32\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=0.\Q' using process `$paramod\adff2dff\WIDTH=32\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=0.$proc$/usr/bin/../share/yosys/adff2dff.v:22$2876'.
  created $dff cell `$procdff$2880' with positive edge clock.

4.3.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\adff2dff\WIDTH=32\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=0.$proc$/usr/bin/../share/yosys/adff2dff.v:22$2876'.
Found and cleaned up 1 empty switch in `$paramod\adff2dff\WIDTH=32\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=0.$proc$/usr/bin/../share/yosys/adff2dff.v:15$2874'.
Removing empty process `$paramod\adff2dff\WIDTH=32\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=0.$proc$/usr/bin/../share/yosys/adff2dff.v:15$2874'.
Cleaned up 1 empty switch.
Removed 0 unused cells and 4 unused wires.

4.4. Continuing TECHMAP pass.
Mapping vga_wb_slave.$procdff$2843 using $paramod\adff2dff\WIDTH=32\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=0.
Mapping vga_wb_slave.$procdff$2844 using $paramod\adff2dff\WIDTH=32\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=0.
Mapping vga_wb_slave.$procdff$2847 using $paramod\adff2dff\WIDTH=32\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=0.

4.5. Executing AST frontend in derive mode using pre-parsed AST for module `\adff2dff'.
Parameter \WIDTH = 21
Parameter \CLK_POLARITY = 1'1
Parameter \ARST_POLARITY = 1'0
Parameter \ARST_VALUE = 21'000000000000000000000
Generating RTLIL representation for module `$paramod$0e2d12fadeb04fa8592373c8b39c3699b6742e22\adff2dff'.

4.6. Executing PROC pass (convert processes to netlists).

4.6.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.6.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.6.3. Executing PROC_INIT pass (extract init attributes).

4.6.4. Executing PROC_ARST pass (detect async resets in processes).

4.6.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$0e2d12fadeb04fa8592373c8b39c3699b6742e22\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:22$2883'.
     1/1: $0\Q[20:0]
Creating decoders for process `$paramod$0e2d12fadeb04fa8592373c8b39c3699b6742e22\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:15$2881'.
     1/1: $0\NEXT_Q[20:0]

4.6.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$0e2d12fadeb04fa8592373c8b39c3699b6742e22\adff2dff.\NEXT_Q' from process `$paramod$0e2d12fadeb04fa8592373c8b39c3699b6742e22\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:15$2881'.

4.6.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$0e2d12fadeb04fa8592373c8b39c3699b6742e22\adff2dff.\Q' using process `$paramod$0e2d12fadeb04fa8592373c8b39c3699b6742e22\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:22$2883'.
  created $dff cell `$procdff$2887' with positive edge clock.

4.6.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$0e2d12fadeb04fa8592373c8b39c3699b6742e22\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:22$2883'.
Found and cleaned up 1 empty switch in `$paramod$0e2d12fadeb04fa8592373c8b39c3699b6742e22\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:15$2881'.
Removing empty process `$paramod$0e2d12fadeb04fa8592373c8b39c3699b6742e22\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:15$2881'.
Cleaned up 1 empty switch.
Removed 0 unused cells and 4 unused wires.

4.7. Continuing TECHMAP pass.
Mapping vga_wb_slave.$procdff$2848 using $paramod$0e2d12fadeb04fa8592373c8b39c3699b6742e22\adff2dff.
Mapping vga_wb_slave.$procdff$2849 using $paramod\adff2dff\WIDTH=32\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=0.
Mapping vga_wb_slave.$procdff$2850 using $paramod$0e2d12fadeb04fa8592373c8b39c3699b6742e22\adff2dff.

4.8. Executing AST frontend in derive mode using pre-parsed AST for module `\adff2dff'.
Parameter \WIDTH = 30
Parameter \CLK_POLARITY = 1'1
Parameter \ARST_POLARITY = 1'0
Parameter \ARST_VALUE = 30'000000000000000000000000000000
Generating RTLIL representation for module `$paramod$67199bdf8e0efa7e2cb9f46fdff590cf193a973a\adff2dff'.

4.9. Executing PROC pass (convert processes to netlists).

4.9.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.9.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.9.3. Executing PROC_INIT pass (extract init attributes).

4.9.4. Executing PROC_ARST pass (detect async resets in processes).

4.9.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$67199bdf8e0efa7e2cb9f46fdff590cf193a973a\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:22$2890'.
     1/1: $0\Q[29:0]
Creating decoders for process `$paramod$67199bdf8e0efa7e2cb9f46fdff590cf193a973a\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:15$2888'.
     1/1: $0\NEXT_Q[29:0]

4.9.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$67199bdf8e0efa7e2cb9f46fdff590cf193a973a\adff2dff.\NEXT_Q' from process `$paramod$67199bdf8e0efa7e2cb9f46fdff590cf193a973a\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:15$2888'.

4.9.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$67199bdf8e0efa7e2cb9f46fdff590cf193a973a\adff2dff.\Q' using process `$paramod$67199bdf8e0efa7e2cb9f46fdff590cf193a973a\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:22$2890'.
  created $dff cell `$procdff$2894' with positive edge clock.

4.9.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$67199bdf8e0efa7e2cb9f46fdff590cf193a973a\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:22$2890'.
Found and cleaned up 1 empty switch in `$paramod$67199bdf8e0efa7e2cb9f46fdff590cf193a973a\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:15$2888'.
Removing empty process `$paramod$67199bdf8e0efa7e2cb9f46fdff590cf193a973a\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:15$2888'.
Cleaned up 1 empty switch.
Removed 0 unused cells and 4 unused wires.

4.10. Continuing TECHMAP pass.
Mapping vga_wb_slave.$procdff$2851 using $paramod$67199bdf8e0efa7e2cb9f46fdff590cf193a973a\adff2dff.
Mapping vga_wb_slave.$procdff$2852 using $paramod$67199bdf8e0efa7e2cb9f46fdff590cf193a973a\adff2dff.
Mapping vga_wb_slave.$procdff$2853 using $paramod\adff2dff\WIDTH=32\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=0.
Mapping vga_wb_slave.$procdff$2854 using $paramod\adff2dff\WIDTH=32\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=0.
Mapping vga_wb_slave.$procdff$2855 using $paramod\adff2dff\WIDTH=32\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=0.

4.11. Executing AST frontend in derive mode using pre-parsed AST for module `\adff2dff'.
Parameter \WIDTH = 1
Parameter \CLK_POLARITY = 1'1
Parameter \ARST_POLARITY = 1'0
Parameter \ARST_VALUE = 1'0
Generating RTLIL representation for module `$paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'0'.

4.12. Executing PROC pass (convert processes to netlists).

4.12.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.12.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.12.3. Executing PROC_INIT pass (extract init attributes).

4.12.4. Executing PROC_ARST pass (detect async resets in processes).

4.12.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'0.$proc$/usr/bin/../share/yosys/adff2dff.v:22$2897'.
     1/1: $0\Q[0:0]
Creating decoders for process `$paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'0.$proc$/usr/bin/../share/yosys/adff2dff.v:15$2895'.
     1/1: $0\NEXT_Q[0:0]

4.12.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'0.\NEXT_Q' from process `$paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'0.$proc$/usr/bin/../share/yosys/adff2dff.v:15$2895'.

4.12.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'0.\Q' using process `$paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'0.$proc$/usr/bin/../share/yosys/adff2dff.v:22$2897'.
  created $dff cell `$procdff$2901' with positive edge clock.

4.12.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'0.$proc$/usr/bin/../share/yosys/adff2dff.v:22$2897'.
Found and cleaned up 1 empty switch in `$paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'0.$proc$/usr/bin/../share/yosys/adff2dff.v:15$2895'.
Removing empty process `$paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'0.$proc$/usr/bin/../share/yosys/adff2dff.v:15$2895'.
Cleaned up 1 empty switch.
Removed 0 unused cells and 4 unused wires.

4.13. Continuing TECHMAP pass.
Mapping vga_wb_master.$procdff$2811 using $paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'0.
Mapping vga_wb_master.$procdff$2812 using $paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'0.

4.14. Executing AST frontend in derive mode using pre-parsed AST for module `\adff2dff'.
Parameter \WIDTH = 3
Parameter \CLK_POLARITY = 1'1
Parameter \ARST_POLARITY = 1'0
Parameter \ARST_VALUE = 3'000
Generating RTLIL representation for module `$paramod\adff2dff\WIDTH=3\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=3'000'.

4.15. Executing PROC pass (convert processes to netlists).

4.15.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.15.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.15.3. Executing PROC_INIT pass (extract init attributes).

4.15.4. Executing PROC_ARST pass (detect async resets in processes).

4.15.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\adff2dff\WIDTH=3\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=3'000.$proc$/usr/bin/../share/yosys/adff2dff.v:22$2904'.
     1/1: $0\Q[2:0]
Creating decoders for process `$paramod\adff2dff\WIDTH=3\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=3'000.$proc$/usr/bin/../share/yosys/adff2dff.v:15$2902'.
     1/1: $0\NEXT_Q[2:0]

4.15.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\adff2dff\WIDTH=3\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=3'000.\NEXT_Q' from process `$paramod\adff2dff\WIDTH=3\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=3'000.$proc$/usr/bin/../share/yosys/adff2dff.v:15$2902'.

4.15.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\adff2dff\WIDTH=3\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=3'000.\Q' using process `$paramod\adff2dff\WIDTH=3\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=3'000.$proc$/usr/bin/../share/yosys/adff2dff.v:22$2904'.
  created $dff cell `$procdff$2908' with positive edge clock.

4.15.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\adff2dff\WIDTH=3\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=3'000.$proc$/usr/bin/../share/yosys/adff2dff.v:22$2904'.
Found and cleaned up 1 empty switch in `$paramod\adff2dff\WIDTH=3\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=3'000.$proc$/usr/bin/../share/yosys/adff2dff.v:15$2902'.
Removing empty process `$paramod\adff2dff\WIDTH=3\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=3'000.$proc$/usr/bin/../share/yosys/adff2dff.v:15$2902'.
Cleaned up 1 empty switch.
Removed 0 unused cells and 4 unused wires.

4.16. Continuing TECHMAP pass.
Mapping vga_wb_master.$procdff$2813 using $paramod\adff2dff\WIDTH=3\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=3'000.

4.17. Executing AST frontend in derive mode using pre-parsed AST for module `\adff2dff'.
Parameter \WIDTH = 2
Parameter \CLK_POLARITY = 1'1
Parameter \ARST_POLARITY = 1'0
Parameter \ARST_VALUE = 2'00
Generating RTLIL representation for module `$paramod\adff2dff\WIDTH=2\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=2'00'.

4.18. Executing PROC pass (convert processes to netlists).

4.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.18.3. Executing PROC_INIT pass (extract init attributes).

4.18.4. Executing PROC_ARST pass (detect async resets in processes).

4.18.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\adff2dff\WIDTH=2\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=2'00.$proc$/usr/bin/../share/yosys/adff2dff.v:22$2911'.
     1/1: $0\Q[1:0]
Creating decoders for process `$paramod\adff2dff\WIDTH=2\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=2'00.$proc$/usr/bin/../share/yosys/adff2dff.v:15$2909'.
     1/1: $0\NEXT_Q[1:0]

4.18.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\adff2dff\WIDTH=2\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=2'00.\NEXT_Q' from process `$paramod\adff2dff\WIDTH=2\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=2'00.$proc$/usr/bin/../share/yosys/adff2dff.v:15$2909'.

4.18.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\adff2dff\WIDTH=2\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=2'00.\Q' using process `$paramod\adff2dff\WIDTH=2\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=2'00.$proc$/usr/bin/../share/yosys/adff2dff.v:22$2911'.
  created $dff cell `$procdff$2915' with positive edge clock.

4.18.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\adff2dff\WIDTH=2\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=2'00.$proc$/usr/bin/../share/yosys/adff2dff.v:22$2911'.
Found and cleaned up 1 empty switch in `$paramod\adff2dff\WIDTH=2\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=2'00.$proc$/usr/bin/../share/yosys/adff2dff.v:15$2909'.
Removing empty process `$paramod\adff2dff\WIDTH=2\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=2'00.$proc$/usr/bin/../share/yosys/adff2dff.v:15$2909'.
Cleaned up 1 empty switch.
Removed 0 unused cells and 4 unused wires.

4.19. Continuing TECHMAP pass.
Mapping vga_wb_master.$procdff$2814 using $paramod\adff2dff\WIDTH=2\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=2'00.
Mapping vga_wb_master.$procdff$2815 using $paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'0.

4.20. Executing AST frontend in derive mode using pre-parsed AST for module `\adff2dff'.
Parameter \WIDTH = 4
Parameter \CLK_POLARITY = 1'1
Parameter \ARST_POLARITY = 1'0
Parameter \ARST_VALUE = 4'1111
Generating RTLIL representation for module `$paramod$bd0c59720deedcac5025dcf58297fc2681342753\adff2dff'.

4.21. Executing PROC pass (convert processes to netlists).

4.21.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.21.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.21.3. Executing PROC_INIT pass (extract init attributes).

4.21.4. Executing PROC_ARST pass (detect async resets in processes).

4.21.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$bd0c59720deedcac5025dcf58297fc2681342753\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:22$2918'.
     1/1: $0\Q[3:0]
Creating decoders for process `$paramod$bd0c59720deedcac5025dcf58297fc2681342753\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:15$2916'.
     1/1: $0\NEXT_Q[3:0]

4.21.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$bd0c59720deedcac5025dcf58297fc2681342753\adff2dff.\NEXT_Q' from process `$paramod$bd0c59720deedcac5025dcf58297fc2681342753\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:15$2916'.

4.21.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$bd0c59720deedcac5025dcf58297fc2681342753\adff2dff.\Q' using process `$paramod$bd0c59720deedcac5025dcf58297fc2681342753\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:22$2918'.
  created $dff cell `$procdff$2922' with positive edge clock.

4.21.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$bd0c59720deedcac5025dcf58297fc2681342753\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:22$2918'.
Found and cleaned up 1 empty switch in `$paramod$bd0c59720deedcac5025dcf58297fc2681342753\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:15$2916'.
Removing empty process `$paramod$bd0c59720deedcac5025dcf58297fc2681342753\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:15$2916'.
Cleaned up 1 empty switch.
Removed 0 unused cells and 4 unused wires.

4.22. Continuing TECHMAP pass.
Mapping vga_wb_master.$procdff$2816 using $paramod$bd0c59720deedcac5025dcf58297fc2681342753\adff2dff.

4.23. Executing AST frontend in derive mode using pre-parsed AST for module `\adff2dff'.
Parameter \WIDTH = 5
Parameter \CLK_POLARITY = 1'1
Parameter \ARST_POLARITY = 1'0
Parameter \ARST_VALUE = 5'00000
Generating RTLIL representation for module `$paramod$8b5678f94d5b9cc32ec150a65f24e822b31bd57a\adff2dff'.

4.24. Executing PROC pass (convert processes to netlists).

4.24.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.24.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.24.3. Executing PROC_INIT pass (extract init attributes).

4.24.4. Executing PROC_ARST pass (detect async resets in processes).

4.24.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$8b5678f94d5b9cc32ec150a65f24e822b31bd57a\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:22$2925'.
     1/1: $0\Q[4:0]
Creating decoders for process `$paramod$8b5678f94d5b9cc32ec150a65f24e822b31bd57a\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:15$2923'.
     1/1: $0\NEXT_Q[4:0]

4.24.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$8b5678f94d5b9cc32ec150a65f24e822b31bd57a\adff2dff.\NEXT_Q' from process `$paramod$8b5678f94d5b9cc32ec150a65f24e822b31bd57a\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:15$2923'.

4.24.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$8b5678f94d5b9cc32ec150a65f24e822b31bd57a\adff2dff.\Q' using process `$paramod$8b5678f94d5b9cc32ec150a65f24e822b31bd57a\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:22$2925'.
  created $dff cell `$procdff$2929' with positive edge clock.

4.24.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$8b5678f94d5b9cc32ec150a65f24e822b31bd57a\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:22$2925'.
Found and cleaned up 1 empty switch in `$paramod$8b5678f94d5b9cc32ec150a65f24e822b31bd57a\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:15$2923'.
Removing empty process `$paramod$8b5678f94d5b9cc32ec150a65f24e822b31bd57a\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:15$2923'.
Cleaned up 1 empty switch.
Removed 0 unused cells and 4 unused wires.

4.25. Continuing TECHMAP pass.
Mapping $paramod\vga_fifo\aw=4\dw=32.$procdff$2859 using $paramod$8b5678f94d5b9cc32ec150a65f24e822b31bd57a\adff2dff.
Mapping $paramod\vga_fifo\aw=4\dw=32.$procdff$2860 using $paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'0.

4.26. Executing AST frontend in derive mode using pre-parsed AST for module `\adff2dff'.
Parameter \WIDTH = 1
Parameter \CLK_POLARITY = 1'1
Parameter \ARST_POLARITY = 1'0
Parameter \ARST_VALUE = 1'1
Generating RTLIL representation for module `$paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'1'.

4.27. Executing PROC pass (convert processes to netlists).

4.27.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.27.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.27.3. Executing PROC_INIT pass (extract init attributes).

4.27.4. Executing PROC_ARST pass (detect async resets in processes).

4.27.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'1.$proc$/usr/bin/../share/yosys/adff2dff.v:22$2932'.
     1/1: $0\Q[0:0]
Creating decoders for process `$paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'1.$proc$/usr/bin/../share/yosys/adff2dff.v:15$2930'.
     1/1: $0\NEXT_Q[0:0]

4.27.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'1.\NEXT_Q' from process `$paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'1.$proc$/usr/bin/../share/yosys/adff2dff.v:15$2930'.

4.27.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'1.\Q' using process `$paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'1.$proc$/usr/bin/../share/yosys/adff2dff.v:22$2932'.
  created $dff cell `$procdff$2936' with positive edge clock.

4.27.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'1.$proc$/usr/bin/../share/yosys/adff2dff.v:22$2932'.
Found and cleaned up 1 empty switch in `$paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'1.$proc$/usr/bin/../share/yosys/adff2dff.v:15$2930'.
Removing empty process `$paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'1.$proc$/usr/bin/../share/yosys/adff2dff.v:15$2930'.
Cleaned up 1 empty switch.
Removed 0 unused cells and 4 unused wires.

4.28. Continuing TECHMAP pass.
Mapping $paramod\vga_fifo\aw=4\dw=32.$procdff$2861 using $paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'1.

4.29. Executing AST frontend in derive mode using pre-parsed AST for module `\adff2dff'.
Parameter \WIDTH = 4
Parameter \CLK_POLARITY = 1'1
Parameter \ARST_POLARITY = 1'0
Parameter \ARST_VALUE = 4'0000
Generating RTLIL representation for module `$paramod$ee4877b9c8f07d3deb2e6af27da48d17de604056\adff2dff'.

4.30. Executing PROC pass (convert processes to netlists).

4.30.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.30.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.30.3. Executing PROC_INIT pass (extract init attributes).

4.30.4. Executing PROC_ARST pass (detect async resets in processes).

4.30.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$ee4877b9c8f07d3deb2e6af27da48d17de604056\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:22$2939'.
     1/1: $0\Q[3:0]
Creating decoders for process `$paramod$ee4877b9c8f07d3deb2e6af27da48d17de604056\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:15$2937'.
     1/1: $0\NEXT_Q[3:0]

4.30.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$ee4877b9c8f07d3deb2e6af27da48d17de604056\adff2dff.\NEXT_Q' from process `$paramod$ee4877b9c8f07d3deb2e6af27da48d17de604056\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:15$2937'.

4.30.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$ee4877b9c8f07d3deb2e6af27da48d17de604056\adff2dff.\Q' using process `$paramod$ee4877b9c8f07d3deb2e6af27da48d17de604056\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:22$2939'.
  created $dff cell `$procdff$2943' with positive edge clock.

4.30.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$ee4877b9c8f07d3deb2e6af27da48d17de604056\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:22$2939'.
Found and cleaned up 1 empty switch in `$paramod$ee4877b9c8f07d3deb2e6af27da48d17de604056\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:15$2937'.
Removing empty process `$paramod$ee4877b9c8f07d3deb2e6af27da48d17de604056\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:15$2937'.
Cleaned up 1 empty switch.
Removed 0 unused cells and 4 unused wires.

4.31. Continuing TECHMAP pass.
Mapping $paramod\vga_fifo\aw=4\dw=32.$procdff$2865 using $paramod$ee4877b9c8f07d3deb2e6af27da48d17de604056\adff2dff.

4.32. Executing AST frontend in derive mode using pre-parsed AST for module `\adff2dff'.
Parameter \WIDTH = 1
Parameter \CLK_POLARITY = 1'1
Parameter \ARST_POLARITY = 1'0
Parameter \ARST_VALUE = 1'x
Generating RTLIL representation for module `$paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'x'.

4.33. Executing PROC pass (convert processes to netlists).

4.33.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.33.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.33.3. Executing PROC_INIT pass (extract init attributes).

4.33.4. Executing PROC_ARST pass (detect async resets in processes).

4.33.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'x.$proc$/usr/bin/../share/yosys/adff2dff.v:22$2946'.
     1/1: $0\Q[0:0]
Creating decoders for process `$paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'x.$proc$/usr/bin/../share/yosys/adff2dff.v:15$2944'.
     1/1: $0\NEXT_Q[0:0]

4.33.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'x.\NEXT_Q' from process `$paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'x.$proc$/usr/bin/../share/yosys/adff2dff.v:15$2944'.

4.33.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'x.\Q' using process `$paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'x.$proc$/usr/bin/../share/yosys/adff2dff.v:22$2946'.
  created $dff cell `$procdff$2950' with positive edge clock.

4.33.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'x.$proc$/usr/bin/../share/yosys/adff2dff.v:22$2946'.
Found and cleaned up 1 empty switch in `$paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'x.$proc$/usr/bin/../share/yosys/adff2dff.v:15$2944'.
Removing empty process `$paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'x.$proc$/usr/bin/../share/yosys/adff2dff.v:15$2944'.
Cleaned up 1 empty switch.
Removed 0 unused cells and 4 unused wires.

4.34. Continuing TECHMAP pass.
Mapping $paramod\vga_fifo\aw=4\dw=32.$procdff$2866 using $paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'x.

4.35. Executing AST frontend in derive mode using pre-parsed AST for module `\adff2dff'.
Parameter \WIDTH = 4
Parameter \CLK_POLARITY = 1'1
Parameter \ARST_POLARITY = 1'0
Parameter \ARST_VALUE = 4'xxxx
Generating RTLIL representation for module `$paramod$efefe3f9b14730fa054db72fa93686a597f79ab8\adff2dff'.

4.36. Executing PROC pass (convert processes to netlists).

4.36.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.36.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.36.3. Executing PROC_INIT pass (extract init attributes).

4.36.4. Executing PROC_ARST pass (detect async resets in processes).

4.36.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$efefe3f9b14730fa054db72fa93686a597f79ab8\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:22$2953'.
     1/1: $0\Q[3:0]
Creating decoders for process `$paramod$efefe3f9b14730fa054db72fa93686a597f79ab8\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:15$2951'.
     1/1: $0\NEXT_Q[3:0]

4.36.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$efefe3f9b14730fa054db72fa93686a597f79ab8\adff2dff.\NEXT_Q' from process `$paramod$efefe3f9b14730fa054db72fa93686a597f79ab8\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:15$2951'.

4.36.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$efefe3f9b14730fa054db72fa93686a597f79ab8\adff2dff.\Q' using process `$paramod$efefe3f9b14730fa054db72fa93686a597f79ab8\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:22$2953'.
  created $dff cell `$procdff$2957' with positive edge clock.

4.36.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$efefe3f9b14730fa054db72fa93686a597f79ab8\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:22$2953'.
Found and cleaned up 1 empty switch in `$paramod$efefe3f9b14730fa054db72fa93686a597f79ab8\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:15$2951'.
Removing empty process `$paramod$efefe3f9b14730fa054db72fa93686a597f79ab8\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:15$2951'.
Cleaned up 1 empty switch.
Removed 0 unused cells and 4 unused wires.

4.37. Continuing TECHMAP pass.
Mapping $paramod\vga_fifo\aw=4\dw=32.$procdff$2867 using $paramod$efefe3f9b14730fa054db72fa93686a597f79ab8\adff2dff.
Mapping $paramod\vga_fifo\aw=4\dw=32.$procdff$2868 using $paramod$ee4877b9c8f07d3deb2e6af27da48d17de604056\adff2dff.
Mapping $paramod\vga_fifo\aw=4\dw=32.$procdff$2869 using $paramod$efefe3f9b14730fa054db72fa93686a597f79ab8\adff2dff.
Mapping $paramod\vga_fifo\aw=4\dw=32.$procdff$2870 using $paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'x.
Mapping $paramod\vga_fifo\aw=4\dw=1.$procdff$2799 using $paramod$8b5678f94d5b9cc32ec150a65f24e822b31bd57a\adff2dff.
Mapping $paramod\vga_fifo\aw=4\dw=1.$procdff$2800 using $paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'0.
Mapping $paramod\vga_fifo\aw=4\dw=1.$procdff$2801 using $paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'1.
Mapping $paramod\vga_fifo\aw=4\dw=1.$procdff$2805 using $paramod$ee4877b9c8f07d3deb2e6af27da48d17de604056\adff2dff.
Mapping $paramod\vga_fifo\aw=4\dw=1.$procdff$2806 using $paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'x.
Mapping $paramod\vga_fifo\aw=4\dw=1.$procdff$2807 using $paramod$efefe3f9b14730fa054db72fa93686a597f79ab8\adff2dff.
Mapping $paramod\vga_fifo\aw=4\dw=1.$procdff$2808 using $paramod$ee4877b9c8f07d3deb2e6af27da48d17de604056\adff2dff.
Mapping $paramod\vga_fifo\aw=4\dw=1.$procdff$2809 using $paramod$efefe3f9b14730fa054db72fa93686a597f79ab8\adff2dff.
Mapping $paramod\vga_fifo\aw=4\dw=1.$procdff$2810 using $paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'x.
Mapping $paramod\vga_fifo\aw=4\dw=24.$procdff$2750 using $paramod$8b5678f94d5b9cc32ec150a65f24e822b31bd57a\adff2dff.
Mapping $paramod\vga_fifo\aw=4\dw=24.$procdff$2751 using $paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'0.
Mapping $paramod\vga_fifo\aw=4\dw=24.$procdff$2752 using $paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'1.
Mapping $paramod\vga_fifo\aw=4\dw=24.$procdff$2756 using $paramod$ee4877b9c8f07d3deb2e6af27da48d17de604056\adff2dff.
Mapping $paramod\vga_fifo\aw=4\dw=24.$procdff$2757 using $paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'x.
Mapping $paramod\vga_fifo\aw=4\dw=24.$procdff$2758 using $paramod$efefe3f9b14730fa054db72fa93686a597f79ab8\adff2dff.
Mapping $paramod\vga_fifo\aw=4\dw=24.$procdff$2759 using $paramod$ee4877b9c8f07d3deb2e6af27da48d17de604056\adff2dff.
Mapping $paramod\vga_fifo\aw=4\dw=24.$procdff$2760 using $paramod$efefe3f9b14730fa054db72fa93686a597f79ab8\adff2dff.
Mapping $paramod\vga_fifo\aw=4\dw=24.$procdff$2761 using $paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'x.
No more expansions possible.

5. Executing SYNTH pass.

5.1. Executing HIERARCHY pass (managing design hierarchy).

5.1.1. Analyzing design hierarchy..
Top module:  \vga_enh_top
Used module:     $paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24
Used module:         $paramod\generic_dpram\aw=7\dw=24
Used module:     \vga_pgen
Used module:         $paramod\vga_fifo\aw=4\dw=24
Used module:         \vga_colproc
Used module:         \vga_tgen
Used module:             \vga_vtim
Used module:         \vga_clkgen
Used module:     $paramod\vga_csm_pb\DWIDTH=24\AWIDTH=9
Used module:         $paramod\generic_spram\aw=9\dw=24
Used module:     \vga_wb_master
Used module:         $paramod\vga_fifo\aw=4\dw=32
Used module:         $paramod\vga_fifo\aw=4\dw=1
Used module:     \vga_wb_slave

5.1.2. Analyzing design hierarchy..
Top module:  \vga_enh_top
Used module:     $paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24
Used module:         $paramod\generic_dpram\aw=7\dw=24
Used module:     \vga_pgen
Used module:         $paramod\vga_fifo\aw=4\dw=24
Used module:         \vga_colproc
Used module:         \vga_tgen
Used module:             \vga_vtim
Used module:         \vga_clkgen
Used module:     $paramod\vga_csm_pb\DWIDTH=24\AWIDTH=9
Used module:         $paramod\generic_spram\aw=9\dw=24
Used module:     \vga_wb_master
Used module:         $paramod\vga_fifo\aw=4\dw=32
Used module:         $paramod\vga_fifo\aw=4\dw=1
Used module:     \vga_wb_slave
Removed 0 unused modules.

5.2. Executing PROC pass (convert processes to netlists).

5.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

5.2.3. Executing PROC_INIT pass (extract init attributes).

5.2.4. Executing PROC_ARST pass (detect async resets in processes).

5.2.5. Executing PROC_MUX pass (convert decision trees to multiplexers).

5.2.6. Executing PROC_DLATCH pass (convert process syncs to latches).

5.2.7. Executing PROC_DFF pass (convert process syncs to FFs).

5.2.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.3. Executing FLATTEN pass (flatten design).
Mapping vga_enh_top.line_fifo using $paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.
Mapping vga_enh_top.pixel_generator using vga_pgen.
Mapping vga_enh_top.wbm using vga_wb_master.
Mapping vga_enh_top.wbs using vga_wb_slave.
Mapping vga_enh_top.clut_mem using $paramod\vga_csm_pb\DWIDTH=24\AWIDTH=9.
Mapping vga_enh_top.wbm.data_fifo using $paramod\vga_fifo\aw=4\dw=32.
Mapping vga_enh_top.clut_mem.clut_mem using $paramod\generic_spram\aw=9\dw=24.
Mapping vga_enh_top.pixel_generator.color_proc using vga_colproc.
Mapping vga_enh_top.pixel_generator.rgb_fifo using $paramod\vga_fifo\aw=4\dw=24.
Mapping vga_enh_top.line_fifo.fifo_dc_mem using $paramod\generic_dpram\aw=7\dw=24.
Mapping vga_enh_top.pixel_generator.clk_gen using vga_clkgen.
Mapping vga_enh_top.pixel_generator.vtgen using vga_tgen.
Mapping vga_enh_top.wbm.clut_sw_fifo using $paramod\vga_fifo\aw=4\dw=1.
Mapping vga_enh_top.pixel_generator.vtgen.ver_gen using vga_vtim.
Mapping vga_enh_top.pixel_generator.vtgen.hor_gen using vga_vtim.
No more expansions possible.
Deleting now unused module vga_tgen.
Deleting now unused module $paramod\vga_csm_pb\DWIDTH=24\AWIDTH=9.
Deleting now unused module $paramod\vga_fifo_dc\AWIDTH=7\DWIDTH=24.
Deleting now unused module $paramod\generic_spram\aw=9\dw=24.
Deleting now unused module $paramod\vga_fifo\aw=4\dw=24.
Deleting now unused module vga_pgen.
Deleting now unused module $paramod\generic_dpram\aw=7\dw=24.
Deleting now unused module vga_colproc.
Deleting now unused module $paramod\vga_fifo\aw=4\dw=1.
Deleting now unused module vga_wb_master.
Deleting now unused module vga_clkgen.
Deleting now unused module vga_vtim.
Deleting now unused module vga_wb_slave.
Deleting now unused module $paramod\vga_fifo\aw=4\dw=32.

5.4. Executing OPT_EXPR pass (perform const folding).
Optimizing away select inverter for $mux cell `$procmux$1075' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$procmux$1072' in module `vga_enh_top'.
Replacing $xor cell `$xor$./vga_enh_top.v:170$607' in module `\vga_enh_top' with identity for port A.
Replacing $or cell `$techmap\line_fifo.$or$vga_fifo_dc.v:140$946' in module `\vga_enh_top' with identity for port B.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.$procmux$1519' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.$procmux$1516' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.$procmux$1513' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.$procmux$1510' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.$procmux$1507' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.$procmux$1504' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.$procmux$1501' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.$procmux$1495' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.$procmux$1492' in module `vga_enh_top'.
Replacing $mux cell `$techmap\pixel_generator.$procmux$1486' (1) in module `\vga_enh_top' with constant driver `$techmap\pixel_generator.$procmux$1486_Y = \pixel_generator.r'.
Replacing $mux cell `$techmap\pixel_generator.$procmux$1483' (1) in module `\vga_enh_top' with constant driver `$techmap\pixel_generator.$procmux$1483_Y = \pixel_generator.g'.
Replacing $mux cell `$techmap\pixel_generator.$procmux$1480' (1) in module `\vga_enh_top' with constant driver `$techmap\pixel_generator.$procmux$1480_Y = \pixel_generator.b'.
Replacing $eq cell `$techmap\wbm.$techmap$procdff$2816.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2917' in module `vga_enh_top' with inverter.
Replacing $eq cell `$techmap\wbm.$techmap$procdff$2815.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2896' in module `vga_enh_top' with inverter.
Replacing $eq cell `$techmap\wbm.$techmap$procdff$2814.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2910' in module `vga_enh_top' with inverter.
Replacing $eq cell `$techmap\wbm.$techmap$procdff$2813.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2903' in module `vga_enh_top' with inverter.
Replacing $eq cell `$techmap\wbm.$techmap$procdff$2812.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2896' in module `vga_enh_top' with inverter.
Replacing $eq cell `$techmap\wbm.$techmap$procdff$2811.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2896' in module `vga_enh_top' with inverter.
Replacing $mux cell `$techmap\wbm.$techmap$procdff$2816.$procmux$2920' (?) in module `\vga_enh_top' with constant driver `$techmap\wbm.$procdff$2816.NEXT_Q = 4'1111'.
Replacing $mux cell `$techmap\wbm.$techmap$procdff$2815.$procmux$2899' (?) in module `\vga_enh_top' with constant driver `$techmap\wbm.$procdff$2815.NEXT_Q = 1'0'.
Replacing $mux cell `$techmap\wbm.$techmap$procdff$2814.$procmux$2913' (?) in module `\vga_enh_top' with constant driver `$techmap\wbm.$procdff$2814.NEXT_Q = 2'00'.
Replacing $eq cell `$techmap\wbm.$eq$vga_wb_master.v:432$282' in module `vga_enh_top' with $logic_not.
Replacing $eq cell `$techmap\wbm.$eq$vga_wb_master.v:437$285' in module `vga_enh_top' with $logic_not.
Replacing $eq cell `$techmap\wbm.$procmux$2285_CMP0' in module `vga_enh_top' with $logic_not.
Replacing $eq cell `$techmap\wbm.$procmux$2265_CMP0' in module `vga_enh_top' with $logic_not.
Replacing $shr cell `$techmap\wbm.$shr$vga_wb_master.v:290$231' (B=2, SHR=2) in module `vga_enh_top' with fixed wiring: { 2'00 \wbs.htim [15:2] }
Replacing $shr cell `$techmap\wbm.$shr$vga_wb_master.v:289$230' (B=1, SHR=1) in module `vga_enh_top' with fixed wiring: { 1'0 \wbs.htim [15:1] }
Replacing $shr cell `$techmap\wbm.$shr$vga_wb_master.v:288$229' (B=2, SHR=2) in module `vga_enh_top' with fixed wiring: { 2'00 \wbs.htim [15:2] }
Replacing $eq cell `$techmap\wbm.$procmux$2255_CMP0' in module `vga_enh_top' with $logic_not.
Replacing $shr cell `$techmap\wbm.$shr$vga_wb_master.v:302$234' (B=2, SHR=2) in module `vga_enh_top' with fixed wiring: { 2'00 \wbs.htim [15:2] }
Replacing $shr cell `$techmap\wbm.$shr$vga_wb_master.v:301$233' (B=1, SHR=1) in module `vga_enh_top' with fixed wiring: { 1'0 \wbs.htim [15:1] }
Replacing $shr cell `$techmap\wbm.$shr$vga_wb_master.v:300$232' (B=2, SHR=2) in module `vga_enh_top' with fixed wiring: { 2'00 \wbs.htim [15:2] }
Optimizing away select inverter for $mux cell `$techmap\wbm.$procmux$2227' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\wbm.$procmux$2211' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\wbm.$procmux$2208' in module `vga_enh_top'.
Replacing $eq cell `$techmap\wbs.$techmap$procdff$2855.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2875' in module `vga_enh_top' with inverter.
Replacing $eq cell `$techmap\wbs.$techmap$procdff$2854.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2875' in module `vga_enh_top' with inverter.
Replacing $eq cell `$techmap\wbs.$techmap$procdff$2853.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2875' in module `vga_enh_top' with inverter.
Replacing $eq cell `$techmap\wbs.$techmap$procdff$2852.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2889' in module `vga_enh_top' with inverter.
Replacing $eq cell `$techmap\wbs.$techmap$procdff$2851.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2889' in module `vga_enh_top' with inverter.
Replacing $eq cell `$techmap\wbs.$techmap$procdff$2850.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2882' in module `vga_enh_top' with inverter.
Replacing $eq cell `$techmap\wbs.$techmap$procdff$2849.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2875' in module `vga_enh_top' with inverter.
Replacing $eq cell `$techmap\wbs.$techmap$procdff$2848.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2882' in module `vga_enh_top' with inverter.
Replacing $eq cell `$techmap\wbs.$techmap$procdff$2847.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2875' in module `vga_enh_top' with inverter.
Replacing $eq cell `$techmap\wbs.$techmap$procdff$2844.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2875' in module `vga_enh_top' with inverter.
Replacing $eq cell `$techmap\wbs.$techmap$procdff$2843.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2875' in module `vga_enh_top' with inverter.
Replacing $eq cell `$techmap\wbs.$eq$vga_wb_slave.v:298$139' in module `vga_enh_top' with $logic_not.
Replacing $eq cell `$techmap\wbs.$procmux$2429_CMP0' in module `vga_enh_top' with $logic_not.
Replacing $eq cell `$techmap\wbs.$eq$vga_wb_slave.v:239$120' in module `vga_enh_top' with $logic_not.
Replacing $eq cell `$techmap\wbs.$eq$vga_wb_slave.v:236$111' in module `vga_enh_top' with $logic_not.
Replacing $logic_and cell `$techmap\clut_mem.$logic_and$vga_csm_pb.v:149$1049' (const_and) in module `\vga_enh_top' with constant driver `$techmap\clut_mem.$logic_and$vga_csm_pb.v:149$1049_Y = 1'0'.
Replacing $logic_and cell `$techmap\clut_mem.$logic_and$vga_csm_pb.v:130$1046' (const_and) in module `\vga_enh_top' with constant driver `$techmap\clut_mem.$logic_and$vga_csm_pb.v:130$1046_Y = 1'0'.
Replacing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1540_CMP0' in module `vga_enh_top' with $logic_not.
Replacing $eq cell `$techmap\wbm.data_fifo.$techmap$procdff$2870.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2945' in module `vga_enh_top' with inverter.
Replacing $eq cell `$techmap\wbm.data_fifo.$techmap$procdff$2869.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2952' in module `vga_enh_top' with inverter.
Replacing $eq cell `$techmap\wbm.data_fifo.$techmap$procdff$2868.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2938' in module `vga_enh_top' with inverter.
Replacing $eq cell `$techmap\wbm.data_fifo.$techmap$procdff$2867.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2952' in module `vga_enh_top' with inverter.
Replacing $eq cell `$techmap\wbm.data_fifo.$techmap$procdff$2866.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2945' in module `vga_enh_top' with inverter.
Replacing $eq cell `$techmap\wbm.data_fifo.$techmap$procdff$2865.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2938' in module `vga_enh_top' with inverter.
Replacing $eq cell `$techmap\wbm.data_fifo.$techmap$procdff$2861.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2931' in module `vga_enh_top' with inverter.
Replacing $eq cell `$techmap\wbm.data_fifo.$techmap$procdff$2860.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2896' in module `vga_enh_top' with inverter.
Replacing $eq cell `$techmap\wbm.data_fifo.$techmap$procdff$2859.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2924' in module `vga_enh_top' with inverter.
Replacing $mux cell `$techmap\wbm.data_fifo.$techmap$procdff$2870.$procmux$2948' (?) in module `\vga_enh_top' with constant driver `$techmap\wbm.data_fifo.$procdff$2870.NEXT_Q = 1'x'.
Replacing $mux cell `$techmap\wbm.data_fifo.$techmap$procdff$2869.$procmux$2955' (?) in module `\vga_enh_top' with constant driver `$techmap\wbm.data_fifo.$procdff$2869.NEXT_Q = 4'xxxx'.
Replacing $mux cell `$techmap\wbm.data_fifo.$techmap$procdff$2867.$procmux$2955' (?) in module `\vga_enh_top' with constant driver `$techmap\wbm.data_fifo.$procdff$2867.NEXT_Q = 4'xxxx'.
Replacing $mux cell `$techmap\wbm.data_fifo.$techmap$procdff$2866.$procmux$2948' (?) in module `\vga_enh_top' with constant driver `$techmap\wbm.data_fifo.$procdff$2866.NEXT_Q = 1'x'.
Replacing $not cell `$techmap\wbm.data_fifo.$not$vga_fifo.v:227$680' (1'1) in module `\vga_enh_top' with constant driver `$techmap\wbm.data_fifo.$not$vga_fifo.v:227$680_Y = 1'0'.
Replacing $not cell `$techmap\wbm.data_fifo.$not$vga_fifo.v:218$674' (1'1) in module `\vga_enh_top' with constant driver `$techmap\wbm.data_fifo.$not$vga_fifo.v:218$674_Y = 1'0'.
Replacing $not cell `$techmap\wbm.data_fifo.$not$vga_fifo.v:209$662' (1'1) in module `\vga_enh_top' with constant driver `$techmap\wbm.data_fifo.$not$vga_fifo.v:209$662_Y = 1'0'.
Replacing $not cell `$techmap\wbm.data_fifo.$not$vga_fifo.v:188$638' (1'1) in module `\vga_enh_top' with constant driver `$techmap\wbm.data_fifo.$not$vga_fifo.v:188$638_Y = 1'0'.
Replacing $not cell `$techmap\wbm.data_fifo.$not$vga_fifo.v:180$623' (1'1) in module `\vga_enh_top' with constant driver `$techmap\wbm.data_fifo.$not$vga_fifo.v:180$623_Y = 1'0'.
Replacing $mux cell `$techmap\clut_mem.clut_mem.$procmux$1393' (1) in module `\vga_enh_top' with constant driver `$techmap\clut_mem.clut_mem.$procmux$1393_Y = \clut_mem.clut_mem.addr'.
Replacing $eq cell `$techmap\pixel_generator.color_proc.$procmux$2089_CMP0' in module `vga_enh_top' with $logic_not.
Replacing $eq cell `$techmap\pixel_generator.color_proc.$procmux$2079_CMP0' in module `vga_enh_top' with $logic_not.
Replacing $eq cell `$techmap\pixel_generator.color_proc.$procmux$2064_CMP0' in module `vga_enh_top' with $logic_not.
Replacing $eq cell `$techmap\pixel_generator.color_proc.$procmux$2050_CMP0' in module `vga_enh_top' with $logic_not.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.color_proc.$procmux$2019' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.color_proc.$procmux$1997' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.color_proc.$procmux$2007' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.color_proc.$procmux$1984' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.color_proc.$procmux$1965' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.color_proc.$procmux$1967' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.color_proc.$procmux$1975' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.color_proc.$procmux$1934' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.color_proc.$procmux$1939' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.color_proc.$procmux$1949' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.color_proc.$procmux$1956' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.color_proc.$procmux$1918' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.color_proc.$procmux$1920' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.color_proc.$procmux$1926' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.color_proc.$procmux$1913' in module `vga_enh_top'.
Replacing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1892_CMP0' in module `vga_enh_top' with $logic_not.
Replacing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1844_CMP0' in module `vga_enh_top' with $logic_not.
Replacing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1831_CMP0' in module `vga_enh_top' with $logic_not.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.color_proc.$procmux$1826' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.color_proc.$procmux$1828' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.color_proc.$procmux$1841' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.color_proc.$procmux$1790' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.color_proc.$procmux$1801' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.color_proc.$procmux$1871' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.color_proc.$procmux$1737' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.color_proc.$procmux$1725' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.color_proc.$procmux$1727' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.color_proc.$procmux$1672' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.color_proc.$procmux$1640' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.color_proc.$procmux$1647' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.color_proc.$procmux$1714' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.color_proc.$procmux$1716' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.color_proc.$procmux$1574' in module `vga_enh_top'.
Replacing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1884_CMP0' in module `vga_enh_top' with $logic_not.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.color_proc.$procmux$1812' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.color_proc.$procmux$1689' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.color_proc.$procmux$1680' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.color_proc.$procmux$1654' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.color_proc.$procmux$1580' in module `vga_enh_top'.
Replacing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1852_CMP0' in module `vga_enh_top' with $logic_not.
Replacing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1710_CMP0' in module `vga_enh_top' with $logic_not.
Replacing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1700_CMP0' in module `vga_enh_top' with $logic_not.
Replacing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1667_CMP0' in module `vga_enh_top' with $logic_not.
Replacing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1591_CMP0' in module `vga_enh_top' with $logic_not.
Replacing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1571_CMP0' in module `vga_enh_top' with $logic_not.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.color_proc.$procmux$1560' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.color_proc.$procmux$1557' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.color_proc.$procmux$1554' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.color_proc.$procmux$1537' in module `vga_enh_top'.
Replacing $eq cell `$techmap\pixel_generator.rgb_fifo.$techmap$procdff$2761.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2945' in module `vga_enh_top' with inverter.
Replacing $eq cell `$techmap\pixel_generator.rgb_fifo.$techmap$procdff$2760.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2952' in module `vga_enh_top' with inverter.
Replacing $eq cell `$techmap\pixel_generator.rgb_fifo.$techmap$procdff$2759.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2938' in module `vga_enh_top' with inverter.
Replacing $eq cell `$techmap\pixel_generator.rgb_fifo.$techmap$procdff$2758.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2952' in module `vga_enh_top' with inverter.
Replacing $eq cell `$techmap\pixel_generator.rgb_fifo.$techmap$procdff$2757.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2945' in module `vga_enh_top' with inverter.
Replacing $eq cell `$techmap\pixel_generator.rgb_fifo.$techmap$procdff$2756.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2938' in module `vga_enh_top' with inverter.
Replacing $eq cell `$techmap\pixel_generator.rgb_fifo.$techmap$procdff$2752.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2931' in module `vga_enh_top' with inverter.
Replacing $eq cell `$techmap\pixel_generator.rgb_fifo.$techmap$procdff$2751.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2896' in module `vga_enh_top' with inverter.
Replacing $eq cell `$techmap\pixel_generator.rgb_fifo.$techmap$procdff$2750.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2924' in module `vga_enh_top' with inverter.
Replacing $mux cell `$techmap\pixel_generator.rgb_fifo.$techmap$procdff$2761.$procmux$2948' (?) in module `\vga_enh_top' with constant driver `$techmap\pixel_generator.rgb_fifo.$procdff$2761.NEXT_Q = 1'x'.
Replacing $mux cell `$techmap\pixel_generator.rgb_fifo.$techmap$procdff$2760.$procmux$2955' (?) in module `\vga_enh_top' with constant driver `$techmap\pixel_generator.rgb_fifo.$procdff$2760.NEXT_Q = 4'xxxx'.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.rgb_fifo.$procmux$1453' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.rgb_fifo.$procmux$1477' in module `vga_enh_top'.
Replacing $mux cell `$techmap\pixel_generator.rgb_fifo.$techmap$procdff$2758.$procmux$2955' (?) in module `\vga_enh_top' with constant driver `$techmap\pixel_generator.rgb_fifo.$procdff$2758.NEXT_Q = 4'xxxx'.
Replacing $mux cell `$techmap\pixel_generator.rgb_fifo.$techmap$procdff$2757.$procmux$2948' (?) in module `\vga_enh_top' with constant driver `$techmap\pixel_generator.rgb_fifo.$procdff$2757.NEXT_Q = 1'x'.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.rgb_fifo.$procmux$1423' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.rgb_fifo.$procmux$1447' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.rgb_fifo.$procmux$1408' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.rgb_fifo.$procmux$1405' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.rgb_fifo.$procmux$1402' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.rgb_fifo.$procmux$1465' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.rgb_fifo.$procmux$1471' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.rgb_fifo.$procmux$1459' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.rgb_fifo.$procmux$1468' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.rgb_fifo.$procmux$1429' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.rgb_fifo.$procmux$1441' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.rgb_fifo.$procmux$1435' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\pixel_generator.rgb_fifo.$procmux$1438' in module `vga_enh_top'.
Replacing $not cell `$techmap\pixel_generator.rgb_fifo.$not$vga_fifo.v:227$875' (1'1) in module `\vga_enh_top' with constant driver `$techmap\pixel_generator.rgb_fifo.$not$vga_fifo.v:227$875_Y = 1'0'.
Replacing $not cell `$techmap\pixel_generator.rgb_fifo.$not$vga_fifo.v:218$869' (1'1) in module `\vga_enh_top' with constant driver `$techmap\pixel_generator.rgb_fifo.$not$vga_fifo.v:218$869_Y = 1'0'.
Replacing $not cell `$techmap\pixel_generator.rgb_fifo.$not$vga_fifo.v:209$857' (1'1) in module `\vga_enh_top' with constant driver `$techmap\pixel_generator.rgb_fifo.$not$vga_fifo.v:209$857_Y = 1'0'.
Replacing $not cell `$techmap\pixel_generator.rgb_fifo.$not$vga_fifo.v:188$833' (1'1) in module `\vga_enh_top' with constant driver `$techmap\pixel_generator.rgb_fifo.$not$vga_fifo.v:188$833_Y = 1'0'.
Replacing $not cell `$techmap\pixel_generator.rgb_fifo.$not$vga_fifo.v:180$818' (1'1) in module `\vga_enh_top' with constant driver `$techmap\pixel_generator.rgb_fifo.$not$vga_fifo.v:180$818_Y = 1'0'.
Replacing $mux cell `$techmap\line_fifo.fifo_dc_mem.$procmux$1531' (1) in module `\vga_enh_top' with constant driver `$techmap\line_fifo.fifo_dc_mem.$procmux$1531_Y = \line_fifo.fifo_dc_mem.raddr'.
Replacing $eq cell `$techmap\wbm.clut_sw_fifo.$techmap$procdff$2810.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2945' in module `vga_enh_top' with inverter.
Replacing $eq cell `$techmap\wbm.clut_sw_fifo.$techmap$procdff$2809.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2952' in module `vga_enh_top' with inverter.
Replacing $eq cell `$techmap\wbm.clut_sw_fifo.$techmap$procdff$2808.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2938' in module `vga_enh_top' with inverter.
Replacing $eq cell `$techmap\wbm.clut_sw_fifo.$techmap$procdff$2807.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2952' in module `vga_enh_top' with inverter.
Replacing $eq cell `$techmap\wbm.clut_sw_fifo.$techmap$procdff$2806.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2945' in module `vga_enh_top' with inverter.
Replacing $eq cell `$techmap\wbm.clut_sw_fifo.$techmap$procdff$2805.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2938' in module `vga_enh_top' with inverter.
Replacing $eq cell `$techmap\wbm.clut_sw_fifo.$techmap$procdff$2801.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2931' in module `vga_enh_top' with inverter.
Replacing $eq cell `$techmap\wbm.clut_sw_fifo.$techmap$procdff$2800.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2896' in module `vga_enh_top' with inverter.
Replacing $eq cell `$techmap\wbm.clut_sw_fifo.$techmap$procdff$2799.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2924' in module `vga_enh_top' with inverter.
Replacing $mux cell `$techmap\wbm.clut_sw_fifo.$techmap$procdff$2810.$procmux$2948' (?) in module `\vga_enh_top' with constant driver `$techmap\wbm.clut_sw_fifo.$procdff$2810.NEXT_Q = 1'x'.
Replacing $mux cell `$techmap\wbm.clut_sw_fifo.$techmap$procdff$2809.$procmux$2955' (?) in module `\vga_enh_top' with constant driver `$techmap\wbm.clut_sw_fifo.$procdff$2809.NEXT_Q = 4'xxxx'.
Replacing $mux cell `$techmap\wbm.clut_sw_fifo.$techmap$procdff$2807.$procmux$2955' (?) in module `\vga_enh_top' with constant driver `$techmap\wbm.clut_sw_fifo.$procdff$2807.NEXT_Q = 4'xxxx'.
Replacing $mux cell `$techmap\wbm.clut_sw_fifo.$techmap$procdff$2806.$procmux$2948' (?) in module `\vga_enh_top' with constant driver `$techmap\wbm.clut_sw_fifo.$procdff$2806.NEXT_Q = 1'x'.
Replacing $not cell `$techmap\wbm.clut_sw_fifo.$not$vga_fifo.v:227$773' (1'1) in module `\vga_enh_top' with constant driver `$techmap\wbm.clut_sw_fifo.$not$vga_fifo.v:227$773_Y = 1'0'.
Replacing $not cell `$techmap\wbm.clut_sw_fifo.$not$vga_fifo.v:218$767' (1'1) in module `\vga_enh_top' with constant driver `$techmap\wbm.clut_sw_fifo.$not$vga_fifo.v:218$767_Y = 1'0'.
Replacing $not cell `$techmap\wbm.clut_sw_fifo.$not$vga_fifo.v:209$755' (1'1) in module `\vga_enh_top' with constant driver `$techmap\wbm.clut_sw_fifo.$not$vga_fifo.v:209$755_Y = 1'0'.
Replacing $not cell `$techmap\wbm.clut_sw_fifo.$not$vga_fifo.v:188$731' (1'1) in module `\vga_enh_top' with constant driver `$techmap\wbm.clut_sw_fifo.$not$vga_fifo.v:188$731_Y = 1'0'.
Replacing $not cell `$techmap\wbm.clut_sw_fifo.$not$vga_fifo.v:180$716' (1'1) in module `\vga_enh_top' with constant driver `$techmap\wbm.clut_sw_fifo.$not$vga_fifo.v:180$716_Y = 1'0'.
Replacing $mux cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2410' (1) in module `\vga_enh_top' with constant driver `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2410_Y = $techmap\pixel_generator.vtgen.hor_gen.$procmux$2402_Y'.
Replacing $mux cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2392' (1) in module `\vga_enh_top' with constant driver `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2392_Y = $techmap\pixel_generator.vtgen.hor_gen.$procmux$2386_Y'.
Replacing $mux cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2376' (1) in module `\vga_enh_top' with constant driver `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2376_Y = $techmap\pixel_generator.vtgen.hor_gen.$procmux$2371_Y'.
Replacing $mux cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2361' (1) in module `\vga_enh_top' with constant driver `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2361_Y = $techmap\pixel_generator.vtgen.hor_gen.$procmux$2350_Y'.
Replacing $mux cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2340' (1) in module `\vga_enh_top' with constant driver `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2340_Y = $techmap\pixel_generator.vtgen.hor_gen.$procmux$2335_Y'.
Replacing $mux cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2325' (1) in module `\vga_enh_top' with constant driver `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2325_Y = $techmap\pixel_generator.vtgen.hor_gen.$procmux$2314_Y'.
Optimizing away select inverter for $mux cell `$techmap\wbm.$techmap$procdff$2813.$procmux$2906' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\wbm.$techmap$procdff$2812.$procmux$2899' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\wbm.$techmap$procdff$2811.$procmux$2899' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\wbs.$techmap$procdff$2855.$procmux$2878' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\wbs.$techmap$procdff$2854.$procmux$2878' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\wbs.$techmap$procdff$2853.$procmux$2878' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\wbs.$techmap$procdff$2852.$procmux$2892' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\wbs.$techmap$procdff$2851.$procmux$2892' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\wbs.$techmap$procdff$2850.$procmux$2885' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\wbs.$techmap$procdff$2849.$procmux$2878' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\wbs.$techmap$procdff$2848.$procmux$2885' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\wbs.$techmap$procdff$2847.$procmux$2878' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\wbs.$techmap$procdff$2844.$procmux$2878' in module `vga_enh_top'.
Optimizing away select inverter for $mux cell `$techmap\wbs.$techmap$procdff$2843.$procmux$2878' in module `vga_enh_top'.
Replacing $not cell `$techmap\wbm.data_fifo.$techmap$procdff$2870.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2945' (1'1) in module `\vga_enh_top' with constant driver `$techmap\wbm.data_fifo.$techmap$procdff$2870.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2945_Y = 1'0'.
Replacing $not cell `$techmap\wbm.data_fifo.$techmap$procdff$2869.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2952' (1'1) in module `\vga_enh_top' with constant driver `$techmap\wbm.data_fifo.$techmap$procdff$2869.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2952_Y = 1'0'.
Replacing $not cell `$techmap\wbm.data_fifo.$techmap$procdff$2868.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2938' (1'1) in module `\vga_enh_top' with constant driver `$techmap\wbm.data_fifo.$techmap$procdff$2868.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2938_Y = 1'0'.
Replacing $not cell `$techmap\wbm.data_fifo.$techmap$procdff$2867.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2952' (1'1) in module `\vga_enh_top' with constant driver `$techmap\wbm.data_fifo.$techmap$procdff$2867.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2952_Y = 1'0'.
Replacing $not cell `$techmap\wbm.data_fifo.$techmap$procdff$2866.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2945' (1'1) in module `\vga_enh_top' with constant driver `$techmap\wbm.data_fifo.$techmap$procdff$2866.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2945_Y = 1'0'.
Replacing $not cell `$techmap\wbm.data_fifo.$techmap$procdff$2865.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2938' (1'1) in module `\vga_enh_top' with constant driver `$techmap\wbm.data_fifo.$techmap$procdff$2865.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2938_Y = 1'0'.
Replacing $not cell `$techmap\wbm.data_fifo.$techmap$procdff$2861.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2931' (1'1) in module `\vga_enh_top' with constant driver `$techmap\wbm.data_fifo.$techmap$procdff$2861.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2931_Y = 1'0'.
Replacing $not cell `$techmap\wbm.data_fifo.$techmap$procdff$2860.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2896' (1'1) in module `\vga_enh_top' with constant driver `$techmap\wbm.data_fifo.$techmap$procdff$2860.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2896_Y = 1'0'.
Replacing $not cell `$techmap\wbm.data_fifo.$techmap$procdff$2859.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2924' (1'1) in module `\vga_enh_top' with constant driver `$techmap\wbm.data_fifo.$techmap$procdff$2859.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2924_Y = 1'0'.
Replacing $mux cell `$techmap\wbm.data_fifo.$techmap$procdff$2868.$procmux$2941' (0) in module `\vga_enh_top' with constant driver `$techmap\wbm.data_fifo.$procdff$2868.NEXT_Q = $techmap\wbm.data_fifo.$procmux$2711_Y'.
Replacing $mux cell `$techmap\wbm.data_fifo.$techmap$procdff$2865.$procmux$2941' (0) in module `\vga_enh_top' with constant driver `$techmap\wbm.data_fifo.$procdff$2865.NEXT_Q = $techmap\wbm.data_fifo.$procmux$2681_Y'.
Replacing $mux cell `$techmap\wbm.data_fifo.$techmap$procdff$2861.$procmux$2934' (0) in module `\vga_enh_top' with constant driver `$techmap\wbm.data_fifo.$procdff$2861.NEXT_Q = $techmap\wbm.data_fifo.$procmux$2642_Y'.
Replacing $mux cell `$techmap\wbm.data_fifo.$techmap$procdff$2860.$procmux$2899' (0) in module `\vga_enh_top' with constant driver `$techmap\wbm.data_fifo.$procdff$2860.NEXT_Q = $techmap\wbm.data_fifo.$procmux$2639_Y'.
Replacing $mux cell `$techmap\wbm.data_fifo.$techmap$procdff$2859.$procmux$2927' (0) in module `\vga_enh_top' with constant driver `$techmap\wbm.data_fifo.$procdff$2859.NEXT_Q = $techmap\wbm.data_fifo.$procmux$2636_Y'.
Replacing $not cell `$techmap\pixel_generator.rgb_fifo.$techmap$procdff$2761.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2945' (1'1) in module `\vga_enh_top' with constant driver `$techmap\pixel_generator.rgb_fifo.$techmap$procdff$2761.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2945_Y = 1'0'.
Replacing $not cell `$techmap\pixel_generator.rgb_fifo.$techmap$procdff$2760.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2952' (1'1) in module `\vga_enh_top' with constant driver `$techmap\pixel_generator.rgb_fifo.$techmap$procdff$2760.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2952_Y = 1'0'.
Replacing $not cell `$techmap\pixel_generator.rgb_fifo.$techmap$procdff$2759.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2938' (1'1) in module `\vga_enh_top' with constant driver `$techmap\pixel_generator.rgb_fifo.$techmap$procdff$2759.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2938_Y = 1'0'.
Replacing $not cell `$techmap\pixel_generator.rgb_fifo.$techmap$procdff$2758.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2952' (1'1) in module `\vga_enh_top' with constant driver `$techmap\pixel_generator.rgb_fifo.$techmap$procdff$2758.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2952_Y = 1'0'.
Replacing $not cell `$techmap\pixel_generator.rgb_fifo.$techmap$procdff$2757.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2945' (1'1) in module `\vga_enh_top' with constant driver `$techmap\pixel_generator.rgb_fifo.$techmap$procdff$2757.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2945_Y = 1'0'.
Replacing $not cell `$techmap\pixel_generator.rgb_fifo.$techmap$procdff$2756.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2938' (1'1) in module `\vga_enh_top' with constant driver `$techmap\pixel_generator.rgb_fifo.$techmap$procdff$2756.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2938_Y = 1'0'.
Replacing $not cell `$techmap\pixel_generator.rgb_fifo.$techmap$procdff$2752.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2931' (1'1) in module `\vga_enh_top' with constant driver `$techmap\pixel_generator.rgb_fifo.$techmap$procdff$2752.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2931_Y = 1'0'.
Replacing $not cell `$techmap\pixel_generator.rgb_fifo.$techmap$procdff$2751.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2896' (1'1) in module `\vga_enh_top' with constant driver `$techmap\pixel_generator.rgb_fifo.$techmap$procdff$2751.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2896_Y = 1'0'.
Replacing $not cell `$techmap\pixel_generator.rgb_fifo.$techmap$procdff$2750.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2924' (1'1) in module `\vga_enh_top' with constant driver `$techmap\pixel_generator.rgb_fifo.$techmap$procdff$2750.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2924_Y = 1'0'.
Replacing $mux cell `$techmap\pixel_generator.rgb_fifo.$techmap$procdff$2759.$procmux$2941' (0) in module `\vga_enh_top' with constant driver `$techmap\pixel_generator.rgb_fifo.$procdff$2759.NEXT_Q = $techmap\pixel_generator.rgb_fifo.$procmux$1477_Y'.
Replacing $mux cell `$techmap\pixel_generator.rgb_fifo.$techmap$procdff$2756.$procmux$2941' (0) in module `\vga_enh_top' with constant driver `$techmap\pixel_generator.rgb_fifo.$procdff$2756.NEXT_Q = $techmap\pixel_generator.rgb_fifo.$procmux$1447_Y'.
Replacing $mux cell `$techmap\pixel_generator.rgb_fifo.$techmap$procdff$2752.$procmux$2934' (0) in module `\vga_enh_top' with constant driver `$techmap\pixel_generator.rgb_fifo.$procdff$2752.NEXT_Q = $techmap\pixel_generator.rgb_fifo.$procmux$1408_Y'.
Replacing $mux cell `$techmap\pixel_generator.rgb_fifo.$techmap$procdff$2751.$procmux$2899' (0) in module `\vga_enh_top' with constant driver `$techmap\pixel_generator.rgb_fifo.$procdff$2751.NEXT_Q = $techmap\pixel_generator.rgb_fifo.$procmux$1405_Y'.
Replacing $mux cell `$techmap\pixel_generator.rgb_fifo.$techmap$procdff$2750.$procmux$2927' (0) in module `\vga_enh_top' with constant driver `$techmap\pixel_generator.rgb_fifo.$procdff$2750.NEXT_Q = $techmap\pixel_generator.rgb_fifo.$procmux$1402_Y'.
Replacing $not cell `$techmap\wbm.clut_sw_fifo.$techmap$procdff$2810.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2945' (1'1) in module `\vga_enh_top' with constant driver `$techmap\wbm.clut_sw_fifo.$techmap$procdff$2810.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2945_Y = 1'0'.
Replacing $not cell `$techmap\wbm.clut_sw_fifo.$techmap$procdff$2809.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2952' (1'1) in module `\vga_enh_top' with constant driver `$techmap\wbm.clut_sw_fifo.$techmap$procdff$2809.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2952_Y = 1'0'.
Replacing $not cell `$techmap\wbm.clut_sw_fifo.$techmap$procdff$2808.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2938' (1'1) in module `\vga_enh_top' with constant driver `$techmap\wbm.clut_sw_fifo.$techmap$procdff$2808.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2938_Y = 1'0'.
Replacing $not cell `$techmap\wbm.clut_sw_fifo.$techmap$procdff$2807.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2952' (1'1) in module `\vga_enh_top' with constant driver `$techmap\wbm.clut_sw_fifo.$techmap$procdff$2807.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2952_Y = 1'0'.
Replacing $not cell `$techmap\wbm.clut_sw_fifo.$techmap$procdff$2806.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2945' (1'1) in module `\vga_enh_top' with constant driver `$techmap\wbm.clut_sw_fifo.$techmap$procdff$2806.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2945_Y = 1'0'.
Replacing $not cell `$techmap\wbm.clut_sw_fifo.$techmap$procdff$2805.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2938' (1'1) in module `\vga_enh_top' with constant driver `$techmap\wbm.clut_sw_fifo.$techmap$procdff$2805.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2938_Y = 1'0'.
Replacing $not cell `$techmap\wbm.clut_sw_fifo.$techmap$procdff$2801.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2931' (1'1) in module `\vga_enh_top' with constant driver `$techmap\wbm.clut_sw_fifo.$techmap$procdff$2801.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2931_Y = 1'0'.
Replacing $not cell `$techmap\wbm.clut_sw_fifo.$techmap$procdff$2800.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2896' (1'1) in module `\vga_enh_top' with constant driver `$techmap\wbm.clut_sw_fifo.$techmap$procdff$2800.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2896_Y = 1'0'.
Replacing $not cell `$techmap\wbm.clut_sw_fifo.$techmap$procdff$2799.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2924' (1'1) in module `\vga_enh_top' with constant driver `$techmap\wbm.clut_sw_fifo.$techmap$procdff$2799.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2924_Y = 1'0'.
Replacing $mux cell `$techmap\wbm.clut_sw_fifo.$techmap$procdff$2808.$procmux$2941' (0) in module `\vga_enh_top' with constant driver `$techmap\wbm.clut_sw_fifo.$procdff$2808.NEXT_Q = $techmap\wbm.clut_sw_fifo.$procmux$2175_Y'.
Replacing $mux cell `$techmap\wbm.clut_sw_fifo.$techmap$procdff$2805.$procmux$2941' (0) in module `\vga_enh_top' with constant driver `$techmap\wbm.clut_sw_fifo.$procdff$2805.NEXT_Q = $techmap\wbm.clut_sw_fifo.$procmux$2145_Y'.
Replacing $mux cell `$techmap\wbm.clut_sw_fifo.$techmap$procdff$2801.$procmux$2934' (0) in module `\vga_enh_top' with constant driver `$techmap\wbm.clut_sw_fifo.$procdff$2801.NEXT_Q = $techmap\wbm.clut_sw_fifo.$procmux$2106_Y'.
Replacing $mux cell `$techmap\wbm.clut_sw_fifo.$techmap$procdff$2800.$procmux$2899' (0) in module `\vga_enh_top' with constant driver `$techmap\wbm.clut_sw_fifo.$procdff$2800.NEXT_Q = $techmap\wbm.clut_sw_fifo.$procmux$2103_Y'.
Replacing $mux cell `$techmap\wbm.clut_sw_fifo.$techmap$procdff$2799.$procmux$2927' (0) in module `\vga_enh_top' with constant driver `$techmap\wbm.clut_sw_fifo.$procdff$2799.NEXT_Q = $techmap\wbm.clut_sw_fifo.$procmux$2100_Y'.

5.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vga_enh_top..
  removing buffer cell `$techmap\line_fifo.$or$vga_fifo_dc.v:140$946': $techmap\line_fifo.$or$vga_fifo_dc.v:140$946_Y = \line_fifo.sswclr
  removing buffer cell `$xor$./vga_enh_top.v:170$607': $xor$./vga_enh_top.v:170$607_Y = \rst_i
  removing unused `$logic_not' cell `$logic_not$./vga_enh_top.v:444$612'.
  removing unused `$dff' cell `$techmap\line_fifo.$procdff$2739'.
  removing unused `$dff' cell `$techmap\line_fifo.$procdff$2738'.
  removing unused `$dff' cell `$techmap\line_fifo.$procdff$2735'.
  removing unused `$dff' cell `$techmap\line_fifo.$procdff$2734'.
  removing unused `$dff' cell `$techmap\line_fifo.$procdff$2727'.
  removing unused `$dff' cell `$techmap\line_fifo.$procdff$2726'.
  removing unused `$dff' cell `$techmap\line_fifo.$procdff$2724'.
  removing unused `$dff' cell `$techmap\line_fifo.$procdff$2723'.
  removing unused `$dff' cell `$techmap\line_fifo.$procdff$2722'.
  removing unused `$dff' cell `$techmap\line_fifo.$procdff$2721'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1369'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1366'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1363'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1360'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1357'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1354'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1351'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1348'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1345'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1342'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1339'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1336'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1333'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1330'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1327'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1324'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1321'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1318'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1303'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1300'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1297'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1294'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1291'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1288'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1285'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1282'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1279'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1276'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1273'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1270'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1267'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1264'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1261'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1258'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1255'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1252'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1243'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1240'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1237'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1234'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1231'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1228'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1225'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1222'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1219'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1216'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1213'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1210'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1207'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1204'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1201'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1198'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1195'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1192'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1183'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1180'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1177'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1174'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1171'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1168'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1165'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1162'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1159'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1156'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1153'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1150'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1147'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1144'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1141'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1138'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1135'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1132'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1129'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1126'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1123'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1120'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1117'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1114'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1111'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1108'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1105'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1102'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1099'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1096'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1093'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1090'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1087'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1084'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1081'.
  removing unused `$mux' cell `$techmap\line_fifo.$procmux$1078'.
  removing unused `$not' cell `$techmap\pixel_generator.$not$vga_pgen.v:317$390'.
  removing unused `$not' cell `$techmap\pixel_generator.$not$vga_pgen.v:248$380'.
  removing unused `$not' cell `$techmap\wbm.$techmap$procdff$2816.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2917'.
  removing unused `$not' cell `$techmap\wbm.$techmap$procdff$2815.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2896'.
  removing unused `$not' cell `$techmap\wbm.$techmap$procdff$2814.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2910'.
  removing unused `$not' cell `$techmap\wbm.$techmap$procdff$2813.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2903'.
  removing unused `$not' cell `$techmap\wbm.$techmap$procdff$2812.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2896'.
  removing unused `$not' cell `$techmap\wbm.$techmap$procdff$2811.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2896'.
  removing unused `$logic_not' cell `$techmap\wbm.$logic_not$vga_wb_master.v:404$279'.
  removing unused `$and' cell `$techmap\wbm.$and$vga_wb_master.v:393$266'.
  removing unused `$and' cell `$techmap\wbm.$and$vga_wb_master.v:392$265'.
  removing unused `$logic_not' cell `$techmap\wbm.$logic_not$vga_wb_master.v:392$264'.
  removing unused `$logic_not' cell `$techmap\wbm.$logic_not$vga_wb_master.v:386$263'.
  removing unused `$logic_not' cell `$techmap\wbm.$logic_not$vga_wb_master.v:378$258'.
  removing unused `$logic_not' cell `$techmap\wbm.$logic_not$vga_wb_master.v:349$244'.
  removing unused `$not' cell `$techmap\wbs.$techmap$procdff$2855.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2875'.
  removing unused `$not' cell `$techmap\wbs.$techmap$procdff$2854.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2875'.
  removing unused `$not' cell `$techmap\wbs.$techmap$procdff$2853.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2875'.
  removing unused `$not' cell `$techmap\wbs.$techmap$procdff$2852.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2889'.
  removing unused `$not' cell `$techmap\wbs.$techmap$procdff$2851.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2889'.
  removing unused `$not' cell `$techmap\wbs.$techmap$procdff$2850.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2882'.
  removing unused `$not' cell `$techmap\wbs.$techmap$procdff$2849.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2875'.
  removing unused `$not' cell `$techmap\wbs.$techmap$procdff$2848.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2882'.
  removing unused `$not' cell `$techmap\wbs.$techmap$procdff$2847.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2875'.
  removing unused `$not' cell `$techmap\wbs.$techmap$procdff$2844.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2875'.
  removing unused `$not' cell `$techmap\wbs.$techmap$procdff$2843.$eq$/usr/bin/../share/yosys/adff2dff.v:16$2875'.
  removing unused `$logic_not' cell `$techmap\wbs.$logic_not$vga_wb_slave.v:308$148'.
  removing unused `$logic_not' cell `$techmap\wbs.$logic_not$vga_wb_slave.v:294$138'.
  removing unused `$logic_not' cell `$techmap\wbs.$logic_not$vga_wb_slave.v:248$131'.
  removing unused `$and' cell `$techmap\wbs.$and$vga_wb_slave.v:233$107'.
  removing unused `$and' cell `$techmap\wbs.$and$vga_wb_slave.v:233$106'.
  removing unused `$eq' cell `$techmap\wbs.$eq$vga_wb_slave.v:233$105'.
  removing unused `$and' cell `$techmap\wbs.$and$vga_wb_slave.v:232$104'.
  removing unused `$and' cell `$techmap\wbs.$and$vga_wb_slave.v:232$103'.
  removing unused `$eq' cell `$techmap\wbs.$eq$vga_wb_slave.v:232$102'.
  removing unused `$dff' cell `$techmap\wbm.data_fifo.$techmap$procdff$2870.$procdff$2950'.
  removing unused `$dff' cell `$techmap\wbm.data_fifo.$techmap$procdff$2869.$procdff$2957'.
  removing unused `$dff' cell `$techmap\wbm.data_fifo.$techmap$procdff$2867.$procdff$2957'.
  removing unused `$dff' cell `$techmap\wbm.data_fifo.$techmap$procdff$2866.$procdff$2950'.
  removing unused `$dff' cell `$techmap\wbm.data_fifo.$techmap$procdff$2860.$procdff$2901'.
  removing unused `$mux' cell `$techmap\wbm.data_fifo.$procmux$2705'.
  removing unused `$mux' cell `$techmap\wbm.data_fifo.$procmux$2702'.
  removing unused `$mux' cell `$techmap\wbm.data_fifo.$procmux$2699'.
  removing unused `$mux' cell `$techmap\wbm.data_fifo.$procmux$2696'.
  removing unused `$mux' cell `$techmap\wbm.data_fifo.$procmux$2693'.
  removing unused `$mux' cell `$techmap\wbm.data_fifo.$procmux$2690'.
  removing unused `$mux' cell `$techmap\wbm.data_fifo.$procmux$2675'.
  removing unused `$mux' cell `$techmap\wbm.data_fifo.$procmux$2672'.
  removing unused `$mux' cell `$techmap\wbm.data_fifo.$procmux$2669'.
  removing unused `$mux' cell `$techmap\wbm.data_fifo.$procmux$2666'.
  removing unused `$mux' cell `$techmap\wbm.data_fifo.$procmux$2663'.
  removing unused `$mux' cell `$techmap\wbm.data_fifo.$procmux$2660'.
  removing unused `$mux' cell `$techmap\wbm.data_fifo.$procmux$2639'.
  removing unused `$xor' cell `$techmap\wbm.data_fifo.$xor$vga_fifo.v:130$704'.
  removing unused `$not' cell `$techmap\wbm.data_fifo.$not$vga_fifo.v:130$703'.
  removing unused `$xor' cell `$techmap\wbm.data_fifo.$xor$vga_fifo.v:130$702'.
  removing unused `$reduce_and' cell `$techmap\wbm.data_fifo.$reduce_and$vga_fifo.v:130$701'.
  removing unused `$or' cell `$techmap\wbm.data_fifo.$or$vga_fifo.v:223$678'.
  removing unused `$and' cell `$techmap\wbm.data_fifo.$and$vga_fifo.v:223$677'.
  removing unused `$add' cell `$techmap\wbm.data_fifo.$add$vga_fifo.v:223$676'.
  removing unused `$not' cell `$techmap\wbm.data_fifo.$not$vga_fifo.v:223$675'.
  removing unused `$and' cell `$techmap\wbm.data_fifo.$and$vga_fifo.v:216$672'.
  removing unused `$not' cell `$techmap\wbm.data_fifo.$not$vga_fifo.v:216$671'.
  removing unused `$and' cell `$techmap\wbm.data_fifo.$and$vga_fifo.v:216$670'.
  removing unused `$and' cell `$techmap\wbm.data_fifo.$and$vga_fifo.v:216$669'.
  removing unused `$eq' cell `$techmap\wbm.data_fifo.$eq$vga_fifo.v:216$668'.
  removing unused `$eq' cell `$techmap\wbm.data_fifo.$eq$vga_fifo.v:216$667'.
  removing unused `$logic_not' cell `$techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:445$347'.
  removing unused `$logic_not' cell `$techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:441$346'.
  removing unused `$logic_not' cell `$techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:390$342'.
  removing unused `$logic_not' cell `$techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:376$341'.
  removing unused `$logic_not' cell `$techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:372$340'.
  removing unused `$logic_not' cell `$techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:362$339'.
  removing unused `$logic_not' cell `$techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:344$332'.
  removing unused `$logic_not' cell `$techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:290$326'.
  removing unused `$logic_not' cell `$techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:264$325'.
  removing unused `$logic_not' cell `$techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:263$324'.
  removing unused `$logic_not' cell `$techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:225$321'.
  removing unused `$logic_not' cell `$techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:224$320'.
  removing unused `$logic_not' cell `$techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:215$319'.
  removing unused `$logic_not' cell `$techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:212$317'.
  removing unused `$logic_not' cell `$techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:203$316'.
  removing unused `$logic_not' cell `$techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:202$315'.
  removing unused `$logic_not' cell `$techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:198$314'.
  removing unused `$logic_not' cell `$techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:188$310'.
  removing unused `$logic_not' cell `$techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:169$308'.
  removing unused `$dff' cell `$techmap\pixel_generator.rgb_fifo.$techmap$procdff$2761.$procdff$2950'.
  removing unused `$dff' cell `$techmap\pixel_generator.rgb_fifo.$techmap$procdff$2760.$procdff$2957'.
  removing unused `$dff' cell `$techmap\pixel_generator.rgb_fifo.$techmap$procdff$2758.$procdff$2957'.
  removing unused `$dff' cell `$techmap\pixel_generator.rgb_fifo.$techmap$procdff$2757.$procdff$2950'.
  removing unused `$dff' cell `$techmap\pixel_generator.rgb_fifo.$techmap$procdff$2751.$procdff$2901'.
  removing unused `$mux' cell `$techmap\pixel_generator.rgb_fifo.$procmux$1471'.
  removing unused `$mux' cell `$techmap\pixel_generator.rgb_fifo.$procmux$1468'.
  removing unused `$mux' cell `$techmap\pixel_generator.rgb_fifo.$procmux$1465'.
  removing unused `$mux' cell `$techmap\pixel_generator.rgb_fifo.$procmux$1462'.
  removing unused `$mux' cell `$techmap\pixel_generator.rgb_fifo.$procmux$1459'.
  removing unused `$mux' cell `$techmap\pixel_generator.rgb_fifo.$procmux$1456'.
  removing unused `$mux' cell `$techmap\pixel_generator.rgb_fifo.$procmux$1441'.
  removing unused `$mux' cell `$techmap\pixel_generator.rgb_fifo.$procmux$1438'.
  removing unused `$mux' cell `$techmap\pixel_generator.rgb_fifo.$procmux$1435'.
  removing unused `$mux' cell `$techmap\pixel_generator.rgb_fifo.$procmux$1432'.
  removing unused `$mux' cell `$techmap\pixel_generator.rgb_fifo.$procmux$1429'.
  removing unused `$mux' cell `$techmap\pixel_generator.rgb_fifo.$procmux$1426'.
  removing unused `$mux' cell `$techmap\pixel_generator.rgb_fifo.$procmux$1405'.
  removing unused `$xor' cell `$techmap\pixel_generator.rgb_fifo.$xor$vga_fifo.v:130$899'.
  removing unused `$not' cell `$techmap\pixel_generator.rgb_fifo.$not$vga_fifo.v:130$898'.
  removing unused `$xor' cell `$techmap\pixel_generator.rgb_fifo.$xor$vga_fifo.v:130$897'.
  removing unused `$reduce_and' cell `$techmap\pixel_generator.rgb_fifo.$reduce_and$vga_fifo.v:130$896'.
  removing unused `$or' cell `$techmap\pixel_generator.rgb_fifo.$or$vga_fifo.v:223$873'.
  removing unused `$and' cell `$techmap\pixel_generator.rgb_fifo.$and$vga_fifo.v:223$872'.
  removing unused `$add' cell `$techmap\pixel_generator.rgb_fifo.$add$vga_fifo.v:223$871'.
  removing unused `$not' cell `$techmap\pixel_generator.rgb_fifo.$not$vga_fifo.v:223$870'.
  removing unused `$and' cell `$techmap\pixel_generator.rgb_fifo.$and$vga_fifo.v:216$867'.
  removing unused `$not' cell `$techmap\pixel_generator.rgb_fifo.$not$vga_fifo.v:216$866'.
  removing unused `$and' cell `$techmap\pixel_generator.rgb_fifo.$and$vga_fifo.v:216$865'.
  removing unused `$and' cell `$techmap\pixel_generator.rgb_fifo.$and$vga_fifo.v:216$864'.
  removing unused `$eq' cell `$techmap\pixel_generator.rgb_fifo.$eq$vga_fifo.v:216$863'.
  removing unused `$eq' cell `$techmap\pixel_generator.rgb_fifo.$eq$vga_fifo.v:216$862'.
  removing unused `$dff' cell `$techmap\pixel_generator.clk_gen.$procdff$2833'.
  removing unused `$dff' cell `$techmap\pixel_generator.clk_gen.$procdff$2834'.
  removing unused `$mux' cell `$techmap\pixel_generator.clk_gen.$procmux$2304'.
  removing unused `$mux' cell `$techmap\pixel_generator.clk_gen.$procmux$2301'.
  removing unused `$not' cell `$techmap\pixel_generator.clk_gen.$not$vga_clkgen.v:103$192'.
  removing unused `$dff' cell `$techmap\wbm.clut_sw_fifo.$techmap$procdff$2810.$procdff$2950'.
  removing unused `$dff' cell `$techmap\wbm.clut_sw_fifo.$techmap$procdff$2809.$procdff$2957'.
  removing unused `$dff' cell `$techmap\wbm.clut_sw_fifo.$techmap$procdff$2807.$procdff$2957'.
  removing unused `$dff' cell `$techmap\wbm.clut_sw_fifo.$techmap$procdff$2806.$procdff$2950'.
  removing unused `$dff' cell `$techmap\wbm.clut_sw_fifo.$techmap$procdff$2801.$procdff$2936'.
  removing unused `$dff' cell `$techmap\wbm.clut_sw_fifo.$techmap$procdff$2800.$procdff$2901'.
  removing unused `$dff' cell `$techmap\wbm.clut_sw_fifo.$techmap$procdff$2799.$procdff$2929'.
  removing unused `$mux' cell `$techmap\wbm.clut_sw_fifo.$procmux$2169'.
  removing unused `$mux' cell `$techmap\wbm.clut_sw_fifo.$procmux$2166'.
  removing unused `$mux' cell `$techmap\wbm.clut_sw_fifo.$procmux$2163'.
  removing unused `$mux' cell `$techmap\wbm.clut_sw_fifo.$procmux$2160'.
  removing unused `$mux' cell `$techmap\wbm.clut_sw_fifo.$procmux$2157'.
  removing unused `$mux' cell `$techmap\wbm.clut_sw_fifo.$procmux$2154'.
  removing unused `$mux' cell `$techmap\wbm.clut_sw_fifo.$procmux$2139'.
  removing unused `$mux' cell `$techmap\wbm.clut_sw_fifo.$procmux$2136'.
  removing unused `$mux' cell `$techmap\wbm.clut_sw_fifo.$procmux$2133'.
  removing unused `$mux' cell `$techmap\wbm.clut_sw_fifo.$procmux$2130'.
  removing unused `$mux' cell `$techmap\wbm.clut_sw_fifo.$procmux$2127'.
  removing unused `$mux' cell `$techmap\wbm.clut_sw_fifo.$procmux$2124'.
  removing unused `$mux' cell `$techmap\wbm.clut_sw_fifo.$procmux$2106'.
  removing unused `$mux' cell `$techmap\wbm.clut_sw_fifo.$procmux$2103'.
  removing unused `$mux' cell `$techmap\wbm.clut_sw_fifo.$procmux$2100'.
  removing unused `$mux' cell `$techmap\wbm.clut_sw_fifo.$procmux$2097'.
  removing unused `$mux' cell `$techmap\wbm.clut_sw_fifo.$procmux$2094'.
  removing unused `$xor' cell `$techmap\wbm.clut_sw_fifo.$xor$vga_fifo.v:130$797'.
  removing unused `$not' cell `$techmap\wbm.clut_sw_fifo.$not$vga_fifo.v:130$796'.
  removing unused `$xor' cell `$techmap\wbm.clut_sw_fifo.$xor$vga_fifo.v:130$795'.
  removing unused `$reduce_and' cell `$techmap\wbm.clut_sw_fifo.$reduce_and$vga_fifo.v:130$794'.
  removing unused `$xor' cell `$techmap\wbm.clut_sw_fifo.$xor$vga_fifo.v:130$788'.
  removing unused `$not' cell `$techmap\wbm.clut_sw_fifo.$not$vga_fifo.v:130$787'.
  removing unused `$xor' cell `$techmap\wbm.clut_sw_fifo.$xor$vga_fifo.v:130$786'.
  removing unused `$reduce_and' cell `$techmap\wbm.clut_sw_fifo.$reduce_and$vga_fifo.v:130$785'.
  removing unused `$sub' cell `$techmap\wbm.clut_sw_fifo.$sub$vga_fifo.v:236$779'.
  removing unused `$and' cell `$techmap\wbm.clut_sw_fifo.$and$vga_fifo.v:235$778'.
  removing unused `$logic_not' cell `$techmap\wbm.clut_sw_fifo.$logic_not$vga_fifo.v:235$777'.
  removing unused `$add' cell `$techmap\wbm.clut_sw_fifo.$add$vga_fifo.v:234$776'.
  removing unused `$and' cell `$techmap\wbm.clut_sw_fifo.$and$vga_fifo.v:233$775'.
  removing unused `$logic_not' cell `$techmap\wbm.clut_sw_fifo.$logic_not$vga_fifo.v:233$774'.
  removing unused `$or' cell `$techmap\wbm.clut_sw_fifo.$or$vga_fifo.v:223$771'.
  removing unused `$and' cell `$techmap\wbm.clut_sw_fifo.$and$vga_fifo.v:223$770'.
  removing unused `$add' cell `$techmap\wbm.clut_sw_fifo.$add$vga_fifo.v:223$769'.
  removing unused `$not' cell `$techmap\wbm.clut_sw_fifo.$not$vga_fifo.v:223$768'.
  removing unused `$and' cell `$techmap\wbm.clut_sw_fifo.$and$vga_fifo.v:216$765'.
  removing unused `$not' cell `$techmap\wbm.clut_sw_fifo.$not$vga_fifo.v:216$764'.
  removing unused `$and' cell `$techmap\wbm.clut_sw_fifo.$and$vga_fifo.v:216$763'.
  removing unused `$and' cell `$techmap\wbm.clut_sw_fifo.$and$vga_fifo.v:216$762'.
  removing unused `$eq' cell `$techmap\wbm.clut_sw_fifo.$eq$vga_fifo.v:216$761'.
  removing unused `$eq' cell `$techmap\wbm.clut_sw_fifo.$eq$vga_fifo.v:216$760'.
  removing unused `$or' cell `$techmap\wbm.clut_sw_fifo.$or$vga_fifo.v:214$759'.
  removing unused `$and' cell `$techmap\wbm.clut_sw_fifo.$and$vga_fifo.v:214$758'.
  removing unused `$add' cell `$techmap\wbm.clut_sw_fifo.$add$vga_fifo.v:214$757'.
  removing unused `$not' cell `$techmap\wbm.clut_sw_fifo.$not$vga_fifo.v:214$756'.
  removing unused `$and' cell `$techmap\wbm.clut_sw_fifo.$and$vga_fifo.v:207$753'.
  removing unused `$not' cell `$techmap\wbm.clut_sw_fifo.$not$vga_fifo.v:207$752'.
  removing unused `$and' cell `$techmap\wbm.clut_sw_fifo.$and$vga_fifo.v:207$751'.
  removing unused `$and' cell `$techmap\wbm.clut_sw_fifo.$and$vga_fifo.v:207$750'.
  removing unused `$eq' cell `$techmap\wbm.clut_sw_fifo.$eq$vga_fifo.v:207$749'.
  removing unused `$eq' cell `$techmap\wbm.clut_sw_fifo.$eq$vga_fifo.v:207$748'.
  removing unused non-port wire \pixel_generator.vtgen.hor_gen.ena.
  removing unused non-port wire \wbm.clut_sw_fifo.aclr.
  removing unused non-port wire \wbm.clut_sw_fifo.nword.
  removing unused non-port wire \wbm.clut_sw_fifo.empty.
  removing unused non-port wire \wbm.clut_sw_fifo.full.
  removing unused non-port wire \wbm.clut_sw_fifo.aempty.
  removing unused non-port wire \wbm.clut_sw_fifo.afull.
  removing unused non-port wire \wbm.clut_sw_fifo.ramq.
  removing unused non-port wire \pixel_generator.vtgen.clk_ena.
  removing unused non-port wire \pixel_generator.clk_gen.dvi_pclk_p_o.
  removing unused non-port wire \pixel_generator.clk_gen.dvi_pclk_m_o.
  removing unused non-port wire \pixel_generator.clk_gen.pclk_ena_o.
  removing unused non-port wire \line_fifo.fifo_dc_mem.rrst.
  removing unused non-port wire \line_fifo.fifo_dc_mem.rce.
  removing unused non-port wire \line_fifo.fifo_dc_mem.oe.
  removing unused non-port wire \line_fifo.fifo_dc_mem.wrst.
  removing unused non-port wire \line_fifo.fifo_dc_mem.wce.
  removing unused non-port wire \pixel_generator.rgb_fifo.aclr.
  removing unused non-port wire \pixel_generator.rgb_fifo.sclr.
  removing unused non-port wire \pixel_generator.rgb_fifo.full.
  removing unused non-port wire \pixel_generator.rgb_fifo.afull.
  removing unused non-port wire \pixel_generator.rgb_fifo.ramq.
  removing unused non-port wire \pixel_generator.color_proc.srst.
  removing unused non-port wire \clut_mem.clut_mem.rst.
  removing unused non-port wire \clut_mem.clut_mem.ce.
  removing unused non-port wire \clut_mem.clut_mem.oe.
  removing unused non-port wire \wbm.data_fifo.aclr.
  removing unused non-port wire \wbm.data_fifo.full.
  removing unused non-port wire \wbm.data_fifo.afull.
  removing unused non-port wire \wbm.data_fifo.ramq.
  removing unused non-port wire \clut_mem.dat0_i.
  removing unused non-port wire \clut_mem.we0_i.
  removing unused non-port wire \wbs.cc0_adr_i.
  removing unused non-port wire \wbs.cc0_dat_o.
  removing unused non-port wire \wbs.cc1_adr_i.
  removing unused non-port wire \wbs.cc1_dat_o.
  removing unused non-port wire \wbs.cc0_acc.
  removing unused non-port wire \wbs.cc1_acc.
  removing unused non-port wire \wbs.ccr0_dat_o.
  removing unused non-port wire \wbs.ccr1_dat_o.
  removing unused non-port wire \wbm.cursor0_we.
  removing unused non-port wire \wbm.cursor1_we.
  removing unused non-port wire \pixel_generator.cc0_adr_o.
  removing unused non-port wire \pixel_generator.cc0_dat_i.
  removing unused non-port wire \pixel_generator.cc1_adr_o.
  removing unused non-port wire \pixel_generator.cc1_dat_i.
  removing unused non-port wire \pixel_generator.pclk_ena.
  removing unused non-port wire \pixel_generator.sclr.
  removing unused non-port wire \pixel_generator.dvi_pclk_p_o.
  removing unused non-port wire \pixel_generator.dvi_pclk_m_o.
  removing unused non-port wire \line_fifo.rclr.
  removing unused non-port wire \cc1_adr_i.
  removing unused non-port wire \cc0_adr_i.
  removing unused non-port wire \wmb_busy.
  removing unused non-port wire \cc1_dat_o.
  removing unused non-port wire \cc0_dat_o.
  removed 56 unused temporary wires.

5.6. Executing CHECK pass (checking for obvious problems).
checking module vga_enh_top..
found and reported 0 problems.

5.7. Executing OPT pass (performing simple optimizations).

5.7.1. Executing OPT_EXPR pass (perform const folding).

5.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vga_enh_top'.
  Cell `$techmap\clut_mem.$logic_not$vga_csm_pb.v:124$1040' is identical to cell `$techmap\clut_mem.$logic_not$vga_csm_pb.v:115$1031'.
    Redirecting output \Y: $techmap\clut_mem.$logic_not$vga_csm_pb.v:124$1040_Y = $techmap\clut_mem.$logic_not$vga_csm_pb.v:115$1031_Y
    Removing $logic_not cell `$techmap\clut_mem.$logic_not$vga_csm_pb.v:124$1040' from module `\vga_enh_top'.
  Cell `$techmap\clut_mem.$logic_not$vga_csm_pb.v:125$1042' is identical to cell `$techmap\clut_mem.$logic_not$vga_csm_pb.v:116$1033'.
    Redirecting output \Y: $techmap\clut_mem.$logic_not$vga_csm_pb.v:125$1042_Y = $techmap\clut_mem.$logic_not$vga_csm_pb.v:116$1033_Y
    Removing $logic_not cell `$techmap\clut_mem.$logic_not$vga_csm_pb.v:125$1042' from module `\vga_enh_top'.
  Cell `$techmap\line_fifo.$add$vga_fifo_dc.v:158$957' is identical to cell `$techmap\line_fifo.$add$vga_fifo_dc.v:157$956'.
    Redirecting output \Y: $techmap\line_fifo.$add$vga_fifo_dc.v:158$957_Y = $techmap\line_fifo.$add$vga_fifo_dc.v:157$956_Y
    Removing $add cell `$techmap\line_fifo.$add$vga_fifo_dc.v:158$957' from module `\vga_enh_top'.
  Cell `$techmap\line_fifo.$add$vga_fifo_dc.v:168$972' is identical to cell `$techmap\line_fifo.$add$vga_fifo_dc.v:167$971'.
    Redirecting output \Y: $techmap\line_fifo.$add$vga_fifo_dc.v:168$972_Y = $techmap\line_fifo.$add$vga_fifo_dc.v:167$971_Y
    Removing $add cell `$techmap\line_fifo.$add$vga_fifo_dc.v:168$972' from module `\vga_enh_top'.
  Cell `$techmap\line_fifo.$add$vga_fifo_dc.v:196$988' is identical to cell `$techmap\line_fifo.$add$vga_fifo_dc.v:157$956'.
    Redirecting output \Y: $techmap\line_fifo.$add$vga_fifo_dc.v:196$988_Y = $techmap\line_fifo.$add$vga_fifo_dc.v:157$956_Y
    Removing $add cell `$techmap\line_fifo.$add$vga_fifo_dc.v:196$988' from module `\vga_enh_top'.
  Cell `$techmap\line_fifo.$xor$vga_fifo_dc.v:117$989' is identical to cell `$techmap\line_fifo.$xor$vga_fifo_dc.v:117$958'.
    Redirecting output \Y: $techmap\line_fifo.$xor$vga_fifo_dc.v:117$989_Y = $techmap\line_fifo.$xor$vga_fifo_dc.v:117$958_Y
    Removing $xor cell `$techmap\line_fifo.$xor$vga_fifo_dc.v:117$989' from module `\vga_enh_top'.
  Cell `$techmap\line_fifo.$xor$vga_fifo_dc.v:117$990' is identical to cell `$techmap\line_fifo.$xor$vga_fifo_dc.v:117$959'.
    Redirecting output \Y: $techmap\line_fifo.$xor$vga_fifo_dc.v:117$990_Y = $techmap\line_fifo.$xor$vga_fifo_dc.v:117$959_Y
    Removing $xor cell `$techmap\line_fifo.$xor$vga_fifo_dc.v:117$990' from module `\vga_enh_top'.
  Cell `$techmap\line_fifo.$xor$vga_fifo_dc.v:117$991' is identical to cell `$techmap\line_fifo.$xor$vga_fifo_dc.v:117$960'.
    Redirecting output \Y: $techmap\line_fifo.$xor$vga_fifo_dc.v:117$991_Y = $techmap\line_fifo.$xor$vga_fifo_dc.v:117$960_Y
    Removing $xor cell `$techmap\line_fifo.$xor$vga_fifo_dc.v:117$991' from module `\vga_enh_top'.
  Cell `$techmap\line_fifo.$xor$vga_fifo_dc.v:117$992' is identical to cell `$techmap\line_fifo.$xor$vga_fifo_dc.v:117$961'.
    Redirecting output \Y: $techmap\line_fifo.$xor$vga_fifo_dc.v:117$992_Y = $techmap\line_fifo.$xor$vga_fifo_dc.v:117$961_Y
    Removing $xor cell `$techmap\line_fifo.$xor$vga_fifo_dc.v:117$992' from module `\vga_enh_top'.
  Cell `$techmap\line_fifo.$xor$vga_fifo_dc.v:117$993' is identical to cell `$techmap\line_fifo.$xor$vga_fifo_dc.v:117$962'.
    Redirecting output \Y: $techmap\line_fifo.$xor$vga_fifo_dc.v:117$993_Y = $techmap\line_fifo.$xor$vga_fifo_dc.v:117$962_Y
    Removing $xor cell `$techmap\line_fifo.$xor$vga_fifo_dc.v:117$993' from module `\vga_enh_top'.
  Cell `$techmap\line_fifo.$xor$vga_fifo_dc.v:117$994' is identical to cell `$techmap\line_fifo.$xor$vga_fifo_dc.v:117$963'.
    Redirecting output \Y: $techmap\line_fifo.$xor$vga_fifo_dc.v:117$994_Y = $techmap\line_fifo.$xor$vga_fifo_dc.v:117$963_Y
    Removing $xor cell `$techmap\line_fifo.$xor$vga_fifo_dc.v:117$994' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.$not$vga_pgen.v:196$378' is identical to cell `$not$./vga_enh_top.v:423$608'.
    Redirecting output \Y: $techmap\pixel_generator.$0\nVen[0:0] = \line_fifo.wclr
    Removing $not cell `$techmap\pixel_generator.$not$vga_pgen.v:196$378' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.$procdff$2782' is identical to cell `$techmap\line_fifo.$procdff$2744'.
    Redirecting output \Q: \pixel_generator.nVen = \line_fifo.swclr
    Removing $dff cell `$techmap\pixel_generator.$procdff$2782' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:168$304' is identical to cell `$techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:141$302'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:168$304_Y = $techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:141$302_Y
    Removing $logic_not cell `$techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:168$304' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:189$311' is identical to cell `$techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:141$301'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:189$311_Y = $techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:141$301_Y
    Removing $logic_not cell `$techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:189$311' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:189$312' is identical to cell `$techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:141$302'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:189$312_Y = $techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:141$302_Y
    Removing $logic_not cell `$techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:189$312' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:294$327' is identical to cell `$techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:141$301'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:294$327_Y = $techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:141$301_Y
    Removing $logic_not cell `$techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:294$327' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:345$333' is identical to cell `$techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:141$301'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:345$333_Y = $techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:141$301_Y
    Removing $logic_not cell `$techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:345$333' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:345$334' is identical to cell `$techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:141$302'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:345$334_Y = $techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:141$302_Y
    Removing $logic_not cell `$techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:345$334' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:354$336' is identical to cell `$techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:141$302'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:354$336_Y = $techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:141$302_Y
    Removing $logic_not cell `$techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:354$336' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:394$344' is identical to cell `$techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:141$301'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:394$344_Y = $techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:141$301_Y
    Removing $logic_not cell `$techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:394$344' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1541_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$eq$vga_colproc.v:213$318'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1541_CMP = $techmap\pixel_generator.color_proc.$eq$vga_colproc.v:213$318_Y
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1541_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1577_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1564_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1577_CMP = $techmap\pixel_generator.color_proc.$procmux$1564_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1577_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1583_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1564_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1583_CMP = $techmap\pixel_generator.color_proc.$procmux$1564_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1583_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1586_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1564_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1586_CMP = $techmap\pixel_generator.color_proc.$procmux$1564_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1586_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1587_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1565_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1587_CMP = $techmap\pixel_generator.color_proc.$procmux$1565_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1587_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1588_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1568_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1588_CMP = $techmap\pixel_generator.color_proc.$procmux$1568_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1588_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1589_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1569_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1589_CMP = $techmap\pixel_generator.color_proc.$procmux$1569_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1589_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1590_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1570_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1590_CMP = $techmap\pixel_generator.color_proc.$procmux$1570_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1590_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1591_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1571_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1591_CMP = $techmap\pixel_generator.color_proc.$procmux$1571_CMP
    Removing $logic_not cell `$techmap\pixel_generator.color_proc.$procmux$1591_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1596_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$eq$vga_colproc.v:213$318'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1596_CMP = $techmap\pixel_generator.color_proc.$eq$vga_colproc.v:213$318_Y
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1596_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1597_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1542_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1597_CMP = $techmap\pixel_generator.color_proc.$procmux$1542_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1597_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1598_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1543_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1598_CMP = $techmap\pixel_generator.color_proc.$procmux$1543_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1598_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1600_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1565_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1600_CMP = $techmap\pixel_generator.color_proc.$procmux$1565_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1600_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1606_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1542_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1606_CMP = $techmap\pixel_generator.color_proc.$procmux$1542_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1606_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1607_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1543_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1607_CMP = $techmap\pixel_generator.color_proc.$procmux$1543_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1607_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1609_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1565_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1609_CMP = $techmap\pixel_generator.color_proc.$procmux$1565_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1609_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1616_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1543_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1616_CMP = $techmap\pixel_generator.color_proc.$procmux$1543_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1616_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1618_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1565_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1618_CMP = $techmap\pixel_generator.color_proc.$procmux$1565_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1618_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1623_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$eq$vga_colproc.v:213$318'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1623_CMP = $techmap\pixel_generator.color_proc.$eq$vga_colproc.v:213$318_Y
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1623_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1625_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1565_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1625_CMP = $techmap\pixel_generator.color_proc.$procmux$1565_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1625_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1630_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$eq$vga_colproc.v:213$318'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1630_CMP = $techmap\pixel_generator.color_proc.$eq$vga_colproc.v:213$318_Y
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1630_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1631_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1542_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1631_CMP = $techmap\pixel_generator.color_proc.$procmux$1542_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1631_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1633_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1565_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1633_CMP = $techmap\pixel_generator.color_proc.$procmux$1565_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1633_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1643_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1565_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1643_CMP = $techmap\pixel_generator.color_proc.$procmux$1565_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1643_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1650_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1565_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1650_CMP = $techmap\pixel_generator.color_proc.$procmux$1565_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1650_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1657_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1565_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1657_CMP = $techmap\pixel_generator.color_proc.$procmux$1565_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1657_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1660_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1564_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1660_CMP = $techmap\pixel_generator.color_proc.$procmux$1564_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1660_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1661_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1565_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1661_CMP = $techmap\pixel_generator.color_proc.$procmux$1565_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1661_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1662_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1566_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1662_CMP = $techmap\pixel_generator.color_proc.$procmux$1566_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1662_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1663_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1567_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1663_CMP = $techmap\pixel_generator.color_proc.$procmux$1567_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1663_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1664_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1568_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1664_CMP = $techmap\pixel_generator.color_proc.$procmux$1568_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1664_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1665_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1569_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1665_CMP = $techmap\pixel_generator.color_proc.$procmux$1569_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1665_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1666_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1570_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1666_CMP = $techmap\pixel_generator.color_proc.$procmux$1570_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1666_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1667_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1571_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1667_CMP = $techmap\pixel_generator.color_proc.$procmux$1571_CMP
    Removing $logic_not cell `$techmap\pixel_generator.color_proc.$procmux$1667_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1675_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1566_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1675_CMP = $techmap\pixel_generator.color_proc.$procmux$1566_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1675_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1683_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1566_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1683_CMP = $techmap\pixel_generator.color_proc.$procmux$1566_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1683_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1692_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1567_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1692_CMP = $techmap\pixel_generator.color_proc.$procmux$1567_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1692_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1695_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1564_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1695_CMP = $techmap\pixel_generator.color_proc.$procmux$1564_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1695_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1696_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1565_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1696_CMP = $techmap\pixel_generator.color_proc.$procmux$1565_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1696_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1697_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1568_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1697_CMP = $techmap\pixel_generator.color_proc.$procmux$1568_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1697_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1698_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1569_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1698_CMP = $techmap\pixel_generator.color_proc.$procmux$1569_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1698_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1699_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1570_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1699_CMP = $techmap\pixel_generator.color_proc.$procmux$1570_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1699_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1700_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1571_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1700_CMP = $techmap\pixel_generator.color_proc.$procmux$1571_CMP
    Removing $logic_not cell `$techmap\pixel_generator.color_proc.$procmux$1700_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1703_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1564_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1703_CMP = $techmap\pixel_generator.color_proc.$procmux$1564_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1703_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1704_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1565_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1704_CMP = $techmap\pixel_generator.color_proc.$procmux$1565_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1704_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1705_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1566_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1705_CMP = $techmap\pixel_generator.color_proc.$procmux$1566_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1705_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1706_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1567_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1706_CMP = $techmap\pixel_generator.color_proc.$procmux$1567_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1706_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1707_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1568_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1707_CMP = $techmap\pixel_generator.color_proc.$procmux$1568_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1707_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1708_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1569_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1708_CMP = $techmap\pixel_generator.color_proc.$procmux$1569_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1708_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1709_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1570_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1709_CMP = $techmap\pixel_generator.color_proc.$procmux$1570_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1709_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1710_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1571_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1710_CMP = $techmap\pixel_generator.color_proc.$procmux$1571_CMP
    Removing $logic_not cell `$techmap\pixel_generator.color_proc.$procmux$1710_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1719_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1564_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1719_CMP = $techmap\pixel_generator.color_proc.$procmux$1564_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1719_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1730_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1566_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1730_CMP = $techmap\pixel_generator.color_proc.$procmux$1566_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1730_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1740_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1568_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1740_CMP = $techmap\pixel_generator.color_proc.$procmux$1568_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1740_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1749_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$eq$vga_colproc.v:213$318'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1749_CMP = $techmap\pixel_generator.color_proc.$eq$vga_colproc.v:213$318_Y
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1749_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1750_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1542_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1750_CMP = $techmap\pixel_generator.color_proc.$procmux$1542_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1750_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1751_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1543_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1751_CMP = $techmap\pixel_generator.color_proc.$procmux$1543_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1751_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1753_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1569_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1753_CMP = $techmap\pixel_generator.color_proc.$procmux$1569_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1753_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1762_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$eq$vga_colproc.v:213$318'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1762_CMP = $techmap\pixel_generator.color_proc.$eq$vga_colproc.v:213$318_Y
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1762_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1763_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1542_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1763_CMP = $techmap\pixel_generator.color_proc.$procmux$1542_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1763_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1764_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1543_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1764_CMP = $techmap\pixel_generator.color_proc.$procmux$1543_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1764_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1766_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1569_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1766_CMP = $techmap\pixel_generator.color_proc.$procmux$1569_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1766_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1775_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$eq$vga_colproc.v:213$318'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1775_CMP = $techmap\pixel_generator.color_proc.$eq$vga_colproc.v:213$318_Y
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1775_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1776_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1542_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1776_CMP = $techmap\pixel_generator.color_proc.$procmux$1542_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1776_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1777_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1543_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1777_CMP = $techmap\pixel_generator.color_proc.$procmux$1543_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1777_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1779_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1569_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1779_CMP = $techmap\pixel_generator.color_proc.$procmux$1569_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1779_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1793_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1569_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1793_CMP = $techmap\pixel_generator.color_proc.$procmux$1569_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1793_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1804_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1569_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1804_CMP = $techmap\pixel_generator.color_proc.$procmux$1569_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1804_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1815_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1569_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1815_CMP = $techmap\pixel_generator.color_proc.$procmux$1569_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1815_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1831_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1571_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1831_CMP = $techmap\pixel_generator.color_proc.$procmux$1571_CMP
    Removing $logic_not cell `$techmap\pixel_generator.color_proc.$procmux$1831_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1844_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1571_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1844_CMP = $techmap\pixel_generator.color_proc.$procmux$1571_CMP
    Removing $logic_not cell `$techmap\pixel_generator.color_proc.$procmux$1844_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1847_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1564_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1847_CMP = $techmap\pixel_generator.color_proc.$procmux$1564_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1847_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1848_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1565_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1848_CMP = $techmap\pixel_generator.color_proc.$procmux$1565_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1848_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1849_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1568_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1849_CMP = $techmap\pixel_generator.color_proc.$procmux$1568_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1849_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1850_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1569_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1850_CMP = $techmap\pixel_generator.color_proc.$procmux$1569_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1850_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1851_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1570_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1851_CMP = $techmap\pixel_generator.color_proc.$procmux$1570_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1851_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1852_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1571_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1852_CMP = $techmap\pixel_generator.color_proc.$procmux$1571_CMP
    Removing $logic_not cell `$techmap\pixel_generator.color_proc.$procmux$1852_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1857_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$eq$vga_colproc.v:213$318'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1857_CMP = $techmap\pixel_generator.color_proc.$eq$vga_colproc.v:213$318_Y
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1857_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1858_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1542_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1858_CMP = $techmap\pixel_generator.color_proc.$procmux$1542_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1858_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1859_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1543_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1859_CMP = $techmap\pixel_generator.color_proc.$procmux$1543_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1859_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1861_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1565_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1861_CMP = $techmap\pixel_generator.color_proc.$procmux$1565_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1861_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1874_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1568_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1874_CMP = $techmap\pixel_generator.color_proc.$procmux$1568_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1874_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1877_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1564_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1877_CMP = $techmap\pixel_generator.color_proc.$procmux$1564_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1877_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1878_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1565_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1878_CMP = $techmap\pixel_generator.color_proc.$procmux$1565_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1878_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1879_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1566_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1879_CMP = $techmap\pixel_generator.color_proc.$procmux$1566_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1879_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1880_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1567_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1880_CMP = $techmap\pixel_generator.color_proc.$procmux$1567_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1880_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1881_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1568_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1881_CMP = $techmap\pixel_generator.color_proc.$procmux$1568_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1881_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1882_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1569_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1882_CMP = $techmap\pixel_generator.color_proc.$procmux$1569_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1882_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1883_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1570_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1883_CMP = $techmap\pixel_generator.color_proc.$procmux$1570_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1883_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1884_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1571_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1884_CMP = $techmap\pixel_generator.color_proc.$procmux$1571_CMP
    Removing $logic_not cell `$techmap\pixel_generator.color_proc.$procmux$1884_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1887_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1564_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1887_CMP = $techmap\pixel_generator.color_proc.$procmux$1564_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1887_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1888_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1565_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1888_CMP = $techmap\pixel_generator.color_proc.$procmux$1565_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1888_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1889_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1566_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1889_CMP = $techmap\pixel_generator.color_proc.$procmux$1566_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1889_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1890_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1568_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1890_CMP = $techmap\pixel_generator.color_proc.$procmux$1568_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1890_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1891_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1569_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1891_CMP = $techmap\pixel_generator.color_proc.$procmux$1569_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1891_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1892_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1571_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1892_CMP = $techmap\pixel_generator.color_proc.$procmux$1571_CMP
    Removing $logic_not cell `$techmap\pixel_generator.color_proc.$procmux$1892_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1896_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1565_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1896_CMP = $techmap\pixel_generator.color_proc.$procmux$1565_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1896_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1900_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1565_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1900_CMP = $techmap\pixel_generator.color_proc.$procmux$1565_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1900_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1904_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1565_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1904_CMP = $techmap\pixel_generator.color_proc.$procmux$1565_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1904_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1911_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1568_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1911_CMP = $techmap\pixel_generator.color_proc.$procmux$1568_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1911_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1923_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1564_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1923_CMP = $techmap\pixel_generator.color_proc.$procmux$1564_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1923_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1929_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1564_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1929_CMP = $techmap\pixel_generator.color_proc.$procmux$1564_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1929_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1942_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1565_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1942_CMP = $techmap\pixel_generator.color_proc.$procmux$1565_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1942_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1952_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1565_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1952_CMP = $techmap\pixel_generator.color_proc.$procmux$1565_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1952_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1959_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1565_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1959_CMP = $techmap\pixel_generator.color_proc.$procmux$1565_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1959_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1970_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1566_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1970_CMP = $techmap\pixel_generator.color_proc.$procmux$1566_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1970_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1978_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1566_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1978_CMP = $techmap\pixel_generator.color_proc.$procmux$1566_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1978_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1987_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1567_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1987_CMP = $techmap\pixel_generator.color_proc.$procmux$1567_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$1987_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$2000_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1568_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$2000_CMP = $techmap\pixel_generator.color_proc.$procmux$1568_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$2000_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$2010_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1568_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$2010_CMP = $techmap\pixel_generator.color_proc.$procmux$1568_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$2010_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$2024_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1569_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$2024_CMP = $techmap\pixel_generator.color_proc.$procmux$1569_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$2024_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$2035_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1569_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$2035_CMP = $techmap\pixel_generator.color_proc.$procmux$1569_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$2035_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$2052_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1570_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$2052_CMP = $techmap\pixel_generator.color_proc.$procmux$1570_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$2052_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$2064_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$2050_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$2064_CMP = $techmap\pixel_generator.color_proc.$procmux$2050_CMP
    Removing $logic_not cell `$techmap\pixel_generator.color_proc.$procmux$2064_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$2066_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1570_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$2066_CMP = $techmap\pixel_generator.color_proc.$procmux$1570_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$2066_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$2079_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1571_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$2079_CMP = $techmap\pixel_generator.color_proc.$procmux$1571_CMP
    Removing $logic_not cell `$techmap\pixel_generator.color_proc.$procmux$2079_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$2082_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1564_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$2082_CMP = $techmap\pixel_generator.color_proc.$procmux$1564_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$2082_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$2083_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1565_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$2083_CMP = $techmap\pixel_generator.color_proc.$procmux$1565_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$2083_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$2084_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1566_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$2084_CMP = $techmap\pixel_generator.color_proc.$procmux$1566_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$2084_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$2085_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1567_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$2085_CMP = $techmap\pixel_generator.color_proc.$procmux$1567_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$2085_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$2086_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1568_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$2086_CMP = $techmap\pixel_generator.color_proc.$procmux$1568_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$2086_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$2087_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1569_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$2087_CMP = $techmap\pixel_generator.color_proc.$procmux$1569_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$2087_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$2088_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1570_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$2088_CMP = $techmap\pixel_generator.color_proc.$procmux$1570_CMP
    Removing $eq cell `$techmap\pixel_generator.color_proc.$procmux$2088_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$2089_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1571_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$2089_CMP = $techmap\pixel_generator.color_proc.$procmux$1571_CMP
    Removing $logic_not cell `$techmap\pixel_generator.color_proc.$procmux$2089_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$reduce_or$vga_colproc.v:188$309' is identical to cell `$techmap\pixel_generator.color_proc.$reduce_or$vga_colproc.v:168$305'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$reduce_or$vga_colproc.v:188$309_Y = $techmap\pixel_generator.color_proc.$reduce_or$vga_colproc.v:168$305_Y
    Removing $reduce_or cell `$techmap\pixel_generator.color_proc.$reduce_or$vga_colproc.v:188$309' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$reduce_or$vga_colproc.v:294$328' is identical to cell `$techmap\pixel_generator.color_proc.$reduce_or$vga_colproc.v:168$305'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$reduce_or$vga_colproc.v:294$328_Y = $techmap\pixel_generator.color_proc.$reduce_or$vga_colproc.v:168$305_Y
    Removing $reduce_or cell `$techmap\pixel_generator.color_proc.$reduce_or$vga_colproc.v:294$328' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$reduce_or$vga_colproc.v:344$331' is identical to cell `$techmap\pixel_generator.color_proc.$reduce_or$vga_colproc.v:168$305'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$reduce_or$vga_colproc.v:344$331_Y = $techmap\pixel_generator.color_proc.$reduce_or$vga_colproc.v:168$305_Y
    Removing $reduce_or cell `$techmap\pixel_generator.color_proc.$reduce_or$vga_colproc.v:344$331' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.rgb_fifo.$not$vga_fifo.v:214$858' is identical to cell `$techmap\pixel_generator.rgb_fifo.$not$vga_fifo.v:207$854'.
    Redirecting output \Y: $techmap\pixel_generator.rgb_fifo.$not$vga_fifo.v:214$858_Y = $techmap\pixel_generator.rgb_fifo.$not$vga_fifo.v:207$854_Y
    Removing $not cell `$techmap\pixel_generator.rgb_fifo.$not$vga_fifo.v:214$858' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.rgb_fifo.$reduce_and$vga_fifo.v:130$887' is identical to cell `$techmap\pixel_generator.rgb_fifo.$reduce_and$vga_fifo.v:130$826'.
    Redirecting output \Y: $techmap\pixel_generator.rgb_fifo.$reduce_and$vga_fifo.v:130$887_Y = $techmap\pixel_generator.rgb_fifo.$reduce_and$vga_fifo.v:130$826_Y
    Removing $reduce_and cell `$techmap\pixel_generator.rgb_fifo.$reduce_and$vga_fifo.v:130$887' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.rgb_fifo.$xor$vga_fifo.v:130$888' is identical to cell `$techmap\pixel_generator.rgb_fifo.$xor$vga_fifo.v:130$827'.
    Redirecting output \Y: $techmap\pixel_generator.rgb_fifo.$xor$vga_fifo.v:130$888_Y = $techmap\pixel_generator.rgb_fifo.$xor$vga_fifo.v:130$827_Y
    Removing $xor cell `$techmap\pixel_generator.rgb_fifo.$xor$vga_fifo.v:130$888' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2336_CMP0' is identical to cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2315_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2336_CMP = $techmap\pixel_generator.vtgen.hor_gen.$procmux$2315_CMP
    Removing $eq cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2336_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2337_CMP0' is identical to cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2319_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2337_CMP = $techmap\pixel_generator.vtgen.hor_gen.$procmux$2319_CMP
    Removing $eq cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2337_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2338_CMP0' is identical to cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2323_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2338_CMP = $techmap\pixel_generator.vtgen.hor_gen.$procmux$2323_CMP
    Removing $eq cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2338_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2339_CMP0' is identical to cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2324_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2339_CMP = $techmap\pixel_generator.vtgen.hor_gen.$procmux$2324_CMP
    Removing $eq cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2339_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2351_CMP0' is identical to cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2315_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2351_CMP = $techmap\pixel_generator.vtgen.hor_gen.$procmux$2315_CMP
    Removing $eq cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2351_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2355_CMP0' is identical to cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2319_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2355_CMP = $techmap\pixel_generator.vtgen.hor_gen.$procmux$2319_CMP
    Removing $eq cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2355_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2359_CMP0' is identical to cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2323_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2359_CMP = $techmap\pixel_generator.vtgen.hor_gen.$procmux$2323_CMP
    Removing $eq cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2359_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2360_CMP0' is identical to cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2324_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2360_CMP = $techmap\pixel_generator.vtgen.hor_gen.$procmux$2324_CMP
    Removing $eq cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2360_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2372_CMP0' is identical to cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2315_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2372_CMP = $techmap\pixel_generator.vtgen.hor_gen.$procmux$2315_CMP
    Removing $eq cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2372_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2373_CMP0' is identical to cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2319_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2373_CMP = $techmap\pixel_generator.vtgen.hor_gen.$procmux$2319_CMP
    Removing $eq cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2373_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2374_CMP0' is identical to cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2323_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2374_CMP = $techmap\pixel_generator.vtgen.hor_gen.$procmux$2323_CMP
    Removing $eq cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2374_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2375_CMP0' is identical to cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2324_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2375_CMP = $techmap\pixel_generator.vtgen.hor_gen.$procmux$2324_CMP
    Removing $eq cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2375_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2387_CMP0' is identical to cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2315_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2387_CMP = $techmap\pixel_generator.vtgen.hor_gen.$procmux$2315_CMP
    Removing $eq cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2387_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2391_CMP0' is identical to cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2319_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2391_CMP = $techmap\pixel_generator.vtgen.hor_gen.$procmux$2319_CMP
    Removing $eq cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2391_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2403_CMP0' is identical to cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2315_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2403_CMP = $techmap\pixel_generator.vtgen.hor_gen.$procmux$2315_CMP
    Removing $eq cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2403_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2404_CMP0' is identical to cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2319_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2404_CMP = $techmap\pixel_generator.vtgen.hor_gen.$procmux$2319_CMP
    Removing $eq cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2404_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2408_CMP0' is identical to cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2323_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2408_CMP = $techmap\pixel_generator.vtgen.hor_gen.$procmux$2323_CMP
    Removing $eq cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2408_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2409_CMP0' is identical to cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2324_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2409_CMP = $techmap\pixel_generator.vtgen.hor_gen.$procmux$2324_CMP
    Removing $eq cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2409_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2336_CMP0' is identical to cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2315_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2336_CMP = $techmap\pixel_generator.vtgen.ver_gen.$procmux$2315_CMP
    Removing $eq cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2336_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2337_CMP0' is identical to cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2319_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2337_CMP = $techmap\pixel_generator.vtgen.ver_gen.$procmux$2319_CMP
    Removing $eq cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2337_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2338_CMP0' is identical to cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2323_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2338_CMP = $techmap\pixel_generator.vtgen.ver_gen.$procmux$2323_CMP
    Removing $eq cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2338_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2339_CMP0' is identical to cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2324_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2339_CMP = $techmap\pixel_generator.vtgen.ver_gen.$procmux$2324_CMP
    Removing $eq cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2339_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2351_CMP0' is identical to cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2315_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2351_CMP = $techmap\pixel_generator.vtgen.ver_gen.$procmux$2315_CMP
    Removing $eq cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2351_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2355_CMP0' is identical to cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2319_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2355_CMP = $techmap\pixel_generator.vtgen.ver_gen.$procmux$2319_CMP
    Removing $eq cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2355_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2359_CMP0' is identical to cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2323_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2359_CMP = $techmap\pixel_generator.vtgen.ver_gen.$procmux$2323_CMP
    Removing $eq cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2359_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2360_CMP0' is identical to cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2324_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2360_CMP = $techmap\pixel_generator.vtgen.ver_gen.$procmux$2324_CMP
    Removing $eq cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2360_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2372_CMP0' is identical to cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2315_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2372_CMP = $techmap\pixel_generator.vtgen.ver_gen.$procmux$2315_CMP
    Removing $eq cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2372_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2373_CMP0' is identical to cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2319_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2373_CMP = $techmap\pixel_generator.vtgen.ver_gen.$procmux$2319_CMP
    Removing $eq cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2373_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2374_CMP0' is identical to cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2323_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2374_CMP = $techmap\pixel_generator.vtgen.ver_gen.$procmux$2323_CMP
    Removing $eq cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2374_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2375_CMP0' is identical to cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2324_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2375_CMP = $techmap\pixel_generator.vtgen.ver_gen.$procmux$2324_CMP
    Removing $eq cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2375_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2387_CMP0' is identical to cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2315_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2387_CMP = $techmap\pixel_generator.vtgen.ver_gen.$procmux$2315_CMP
    Removing $eq cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2387_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2391_CMP0' is identical to cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2319_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2391_CMP = $techmap\pixel_generator.vtgen.ver_gen.$procmux$2319_CMP
    Removing $eq cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2391_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2403_CMP0' is identical to cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2315_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2403_CMP = $techmap\pixel_generator.vtgen.ver_gen.$procmux$2315_CMP
    Removing $eq cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2403_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2404_CMP0' is identical to cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2319_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2404_CMP = $techmap\pixel_generator.vtgen.ver_gen.$procmux$2319_CMP
    Removing $eq cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2404_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2408_CMP0' is identical to cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2323_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2408_CMP = $techmap\pixel_generator.vtgen.ver_gen.$procmux$2323_CMP
    Removing $eq cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2408_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2409_CMP0' is identical to cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2324_CMP0'.
    Redirecting output \Y: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2409_CMP = $techmap\pixel_generator.vtgen.ver_gen.$procmux$2324_CMP
    Removing $eq cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2409_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\wbm.$and$vga_wb_master.v:210$213' is identical to cell `$techmap\wbm.$and$vga_wb_master.v:209$211'.
    Redirecting output \Y: $techmap\wbm.$and$vga_wb_master.v:210$213_Y = $techmap\wbm.$and$vga_wb_master.v:209$211_Y
    Removing $and cell `$techmap\wbm.$and$vga_wb_master.v:210$213' from module `\vga_enh_top'.
  Cell `$techmap\wbm.$and$vga_wb_master.v:250$219' is identical to cell `$techmap\wbm.$and$vga_wb_master.v:199$196'.
    Redirecting output \Y: $techmap\wbm.$and$vga_wb_master.v:250$219_Y = $techmap\wbm.$and$vga_wb_master.v:199$196_Y
    Removing $and cell `$techmap\wbm.$and$vga_wb_master.v:250$219' from module `\vga_enh_top'.
  Cell `$techmap\wbm.$and$vga_wb_master.v:400$268' is identical to cell `$techmap\wbm.$and$vga_wb_master.v:199$196'.
    Redirecting output \Y: $techmap\wbm.$and$vga_wb_master.v:400$268_Y = $techmap\wbm.$and$vga_wb_master.v:199$196_Y
    Removing $and cell `$techmap\wbm.$and$vga_wb_master.v:400$268' from module `\vga_enh_top'.
  Cell `$techmap\wbm.$eq$vga_wb_master.v:437$285' is identical to cell `$techmap\wbm.$eq$vga_wb_master.v:432$282'.
    Redirecting output \Y: $techmap\wbm.$eq$vga_wb_master.v:437$285_Y = $techmap\wbm.$eq$vga_wb_master.v:432$282_Y
    Removing $logic_not cell `$techmap\wbm.$eq$vga_wb_master.v:437$285' from module `\vga_enh_top'.
  Cell `$techmap\wbm.$logic_not$vga_wb_master.v:400$273' is identical to cell `$techmap\wbm.$logic_not$vga_wb_master.v:199$200'.
    Redirecting output \Y: $techmap\wbm.$logic_not$vga_wb_master.v:400$273_Y = $techmap\wbm.$logic_not$vga_wb_master.v:199$200_Y
    Removing $logic_not cell `$techmap\wbm.$logic_not$vga_wb_master.v:400$273' from module `\vga_enh_top'.
  Cell `$techmap\wbm.$logic_not$vga_wb_master.v:401$275' is identical to cell `$techmap\wbm.$logic_not$vga_wb_master.v:205$208'.
    Redirecting output \Y: $techmap\wbm.$logic_not$vga_wb_master.v:401$275_Y = $techmap\wbm.$logic_not$vga_wb_master.v:205$208_Y
    Removing $logic_not cell `$techmap\wbm.$logic_not$vga_wb_master.v:401$275' from module `\vga_enh_top'.
  Cell `$techmap\wbm.$not$vga_wb_master.v:184$194' is identical to cell `$not$./vga_enh_top.v:423$608'.
    Redirecting output \Y: $techmap\wbm.$0\sclr[0:0] = \line_fifo.wclr
    Removing $not cell `$techmap\wbm.$not$vga_wb_master.v:184$194' from module `\vga_enh_top'.
  Cell `$techmap\wbm.$procmux$2253_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$2062_CMP0'.
    Redirecting output \Y: $techmap\wbm.$procmux$2253_CMP = $techmap\pixel_generator.color_proc.$procmux$2062_CMP
    Removing $eq cell `$techmap\wbm.$procmux$2253_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\wbm.$procmux$2254_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$2063_CMP0'.
    Redirecting output \Y: $techmap\wbm.$procmux$2254_CMP = $techmap\pixel_generator.color_proc.$procmux$2063_CMP
    Removing $eq cell `$techmap\wbm.$procmux$2254_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\wbm.$procmux$2255_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$2050_CMP0'.
    Redirecting output \Y: $techmap\wbm.$procmux$2255_CMP = $techmap\pixel_generator.color_proc.$procmux$2050_CMP
    Removing $logic_not cell `$techmap\wbm.$procmux$2255_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\wbm.$procmux$2263_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$2062_CMP0'.
    Redirecting output \Y: $techmap\wbm.$procmux$2263_CMP = $techmap\pixel_generator.color_proc.$procmux$2062_CMP
    Removing $eq cell `$techmap\wbm.$procmux$2263_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\wbm.$procmux$2264_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$2063_CMP0'.
    Redirecting output \Y: $techmap\wbm.$procmux$2264_CMP = $techmap\pixel_generator.color_proc.$procmux$2063_CMP
    Removing $eq cell `$techmap\wbm.$procmux$2264_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\wbm.$procmux$2265_CMP0' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$2050_CMP0'.
    Redirecting output \Y: $techmap\wbm.$procmux$2265_CMP = $techmap\pixel_generator.color_proc.$procmux$2050_CMP
    Removing $logic_not cell `$techmap\wbm.$procmux$2265_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\wbm.$procmux$2285_CMP0' is identical to cell `$techmap\wbm.$eq$vga_wb_master.v:432$282'.
    Redirecting output \Y: $techmap\wbm.$procmux$2285_CMP = $techmap\wbm.$eq$vga_wb_master.v:432$282_Y
    Removing $logic_not cell `$techmap\wbm.$procmux$2285_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\wbm.$sub$vga_wb_master.v:279$227' is identical to cell `$techmap\wbm.$sub$vga_wb_master.v:277$226'.
    Redirecting output \Y: $techmap\wbm.$sub$vga_wb_master.v:279$227_Y = $techmap\wbm.$sub$vga_wb_master.v:277$226_Y
    Removing $sub cell `$techmap\wbm.$sub$vga_wb_master.v:279$227' from module `\vga_enh_top'.
  Cell `$techmap\wbm.$techmap$procdff$2815.$procdff$2901' is identical to cell `$techmap\line_fifo.$procdff$2741'.
    Redirecting output \Q: \wbm.we_o = \line_fifo.srclr
    Removing $dff cell `$techmap\wbm.$techmap$procdff$2815.$procdff$2901' from module `\vga_enh_top'.
  Cell `$techmap\wbm.data_fifo.$not$vga_fifo.v:214$663' is identical to cell `$techmap\wbm.data_fifo.$not$vga_fifo.v:207$659'.
    Redirecting output \Y: $techmap\wbm.data_fifo.$not$vga_fifo.v:214$663_Y = $techmap\wbm.data_fifo.$not$vga_fifo.v:207$659_Y
    Removing $not cell `$techmap\wbm.data_fifo.$not$vga_fifo.v:214$663' from module `\vga_enh_top'.
  Cell `$techmap\wbm.data_fifo.$reduce_and$vga_fifo.v:130$692' is identical to cell `$techmap\wbm.data_fifo.$reduce_and$vga_fifo.v:130$631'.
    Redirecting output \Y: $techmap\wbm.data_fifo.$reduce_and$vga_fifo.v:130$692_Y = $techmap\wbm.data_fifo.$reduce_and$vga_fifo.v:130$631_Y
    Removing $reduce_and cell `$techmap\wbm.data_fifo.$reduce_and$vga_fifo.v:130$692' from module `\vga_enh_top'.
  Cell `$techmap\wbm.data_fifo.$xor$vga_fifo.v:130$693' is identical to cell `$techmap\wbm.data_fifo.$xor$vga_fifo.v:130$632'.
    Redirecting output \Y: $techmap\wbm.data_fifo.$xor$vga_fifo.v:130$693_Y = $techmap\wbm.data_fifo.$xor$vga_fifo.v:130$632_Y
    Removing $xor cell `$techmap\wbm.data_fifo.$xor$vga_fifo.v:130$693' from module `\vga_enh_top'.
  Cell `$techmap\wbs.$and$vga_wb_slave.v:239$118' is identical to cell `$techmap\wbs.$and$vga_wb_slave.v:236$109'.
    Redirecting output \Y: $techmap\wbs.$and$vga_wb_slave.v:239$118_Y = $techmap\wbs.$and$vga_wb_slave.v:236$109_Y
    Removing $and cell `$techmap\wbs.$and$vga_wb_slave.v:239$118' from module `\vga_enh_top'.
  Cell `$techmap\wbs.$eq$vga_wb_slave.v:239$120' is identical to cell `$techmap\wbs.$eq$vga_wb_slave.v:236$111'.
    Redirecting output \Y: $techmap\wbs.$eq$vga_wb_slave.v:239$120_Y = $techmap\wbs.$eq$vga_wb_slave.v:236$111_Y
    Removing $logic_not cell `$techmap\wbs.$eq$vga_wb_slave.v:239$120' from module `\vga_enh_top'.
  Cell `$techmap\wbs.$eq$vga_wb_slave.v:298$139' is identical to cell `$techmap\wbs.$eq$vga_wb_slave.v:236$111'.
    Redirecting output \Y: $techmap\wbs.$eq$vga_wb_slave.v:298$139_Y = $techmap\wbs.$eq$vga_wb_slave.v:236$111_Y
    Removing $logic_not cell `$techmap\wbs.$eq$vga_wb_slave.v:298$139' from module `\vga_enh_top'.
  Cell `$techmap\wbs.$or$vga_wb_slave.v:239$119' is identical to cell `$techmap\wbs.$or$vga_wb_slave.v:236$110'.
    Redirecting output \Y: $techmap\wbs.$or$vga_wb_slave.v:239$119_Y = $techmap\wbs.$or$vga_wb_slave.v:236$110_Y
    Removing $or cell `$techmap\wbs.$or$vga_wb_slave.v:239$119' from module `\vga_enh_top'.
  Cell `$techmap\wbs.$procmux$2428_CMP0' is identical to cell `$techmap\wbs.$eq$vga_wb_slave.v:327$149'.
    Redirecting output \Y: $techmap\wbs.$procmux$2428_CMP = $techmap\wbs.$eq$vga_wb_slave.v:327$149_Y
    Removing $eq cell `$techmap\wbs.$procmux$2428_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\wbs.$procmux$2429_CMP0' is identical to cell `$techmap\wbs.$eq$vga_wb_slave.v:236$111'.
    Redirecting output \Y: $techmap\wbs.$procmux$2429_CMP = $techmap\wbs.$eq$vga_wb_slave.v:236$111_Y
    Removing $logic_not cell `$techmap\wbs.$procmux$2429_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.rgb_fifo.$not$vga_fifo.v:130$889' is identical to cell `$techmap\pixel_generator.rgb_fifo.$not$vga_fifo.v:130$828'.
    Redirecting output \Y: $techmap\pixel_generator.rgb_fifo.$not$vga_fifo.v:130$889_Y = $techmap\pixel_generator.rgb_fifo.$not$vga_fifo.v:130$828_Y
    Removing $not cell `$techmap\pixel_generator.rgb_fifo.$not$vga_fifo.v:130$889' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.rgb_fifo.$xor$vga_fifo.v:130$890' is identical to cell `$techmap\pixel_generator.rgb_fifo.$xor$vga_fifo.v:130$829'.
    Redirecting output \Y: $techmap\pixel_generator.rgb_fifo.$0$func$\lsb$vga_fifo.v:207$810$\lsb[0:0]$883 = $techmap\pixel_generator.rgb_fifo.$xor$vga_fifo.v:130$829_Y
    Removing $xor cell `$techmap\pixel_generator.rgb_fifo.$xor$vga_fifo.v:130$890' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$logic_and$vga_colproc.v:189$313' is identical to cell `$techmap\pixel_generator.color_proc.$logic_and$vga_colproc.v:141$303'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$logic_and$vga_colproc.v:189$313_Y = $techmap\pixel_generator.color_proc.$logic_and$vga_colproc.v:141$303_Y
    Removing $logic_and cell `$techmap\pixel_generator.color_proc.$logic_and$vga_colproc.v:189$313' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$logic_and$vga_colproc.v:345$335' is identical to cell `$techmap\pixel_generator.color_proc.$logic_and$vga_colproc.v:141$303'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$logic_and$vga_colproc.v:345$335_Y = $techmap\pixel_generator.color_proc.$logic_and$vga_colproc.v:141$303_Y
    Removing $logic_and cell `$techmap\pixel_generator.color_proc.$logic_and$vga_colproc.v:345$335' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:294$329' is identical to cell `$techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:168$306'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:294$329_Y = $techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:168$306_Y
    Removing $logic_not cell `$techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:294$329' from module `\vga_enh_top'.
  Cell `$techmap\wbm.data_fifo.$not$vga_fifo.v:130$694' is identical to cell `$techmap\wbm.data_fifo.$not$vga_fifo.v:130$633'.
    Redirecting output \Y: $techmap\wbm.data_fifo.$not$vga_fifo.v:130$694_Y = $techmap\wbm.data_fifo.$not$vga_fifo.v:130$633_Y
    Removing $not cell `$techmap\wbm.data_fifo.$not$vga_fifo.v:130$694' from module `\vga_enh_top'.
  Cell `$techmap\wbm.data_fifo.$xor$vga_fifo.v:130$695' is identical to cell `$techmap\wbm.data_fifo.$xor$vga_fifo.v:130$634'.
    Redirecting output \Y: $techmap\wbm.data_fifo.$0$func$\lsb$vga_fifo.v:207$615$\lsb[0:0]$688 = $techmap\wbm.data_fifo.$xor$vga_fifo.v:130$634_Y
    Removing $xor cell `$techmap\wbm.data_fifo.$xor$vga_fifo.v:130$695' from module `\vga_enh_top'.
  Cell `$techmap\wbs.$and$vga_wb_slave.v:239$121' is identical to cell `$techmap\wbs.$and$vga_wb_slave.v:236$112'.
    Redirecting output \Y: $techmap\wbs.$and$vga_wb_slave.v:239$121_Y = $techmap\wbs.$and$vga_wb_slave.v:236$112_Y
    Removing $and cell `$techmap\wbs.$and$vga_wb_slave.v:239$121' from module `\vga_enh_top'.
Removed a total of 220 cells.

5.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vga_enh_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1585 (pure)
    Root of a mux tree: $techmap\clut_mem.$ternary$vga_csm_pb.v:128$1044 (pure)
    Root of a mux tree: $techmap\clut_mem.$ternary$vga_csm_pb.v:130$1048 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1599
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1608
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1617
    Root of a mux tree: $techmap\clut_mem.clut_mem.$procmux$1384 (pure)
    Root of a mux tree: $techmap\clut_mem.clut_mem.$procmux$1387 (pure)
    Root of a mux tree: $techmap\clut_mem.clut_mem.$procmux$1390 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1659 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1694 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1702 (pure)
    Root of a mux tree: $techmap\line_fifo.$procmux$1189 (pure)
    Root of a mux tree: $techmap\line_fifo.$procmux$1249 (pure)
    Root of a mux tree: $techmap\line_fifo.$procmux$1309 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1752
    Root of a mux tree: $techmap\line_fifo.$procmux$1315 (pure)
    Root of a mux tree: $techmap\line_fifo.$procmux$1375 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1765
    Root of a mux tree: $techmap\line_fifo.$procmux$1381 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1778
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1846 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1876 (pure)
    Root of a mux tree: $procmux$1072 (pure)
    Root of a mux tree: $procmux$1075 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1913 (pure)
    Root of a mux tree: $techmap\line_fifo.fifo_dc_mem.$procmux$1522 (pure)
    Root of a mux tree: $techmap\line_fifo.fifo_dc_mem.$procmux$1525 (pure)
    Root of a mux tree: $techmap\line_fifo.fifo_dc_mem.$procmux$1528 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$2091 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1545 (pure)
    Root of a mux tree: $techmap\pixel_generator.rgb_fifo.$procmux$1402 (pure)
    Root of a mux tree: $techmap\pixel_generator.rgb_fifo.$procmux$1408 (pure)
    Root of a mux tree: $techmap\pixel_generator.rgb_fifo.$procmux$1411 (pure)
    Root of a mux tree: $techmap\pixel_generator.rgb_fifo.$procmux$1414 (pure)
    Root of a mux tree: $techmap\pixel_generator.rgb_fifo.$procmux$1417 (pure)
    Root of a mux tree: $techmap\pixel_generator.rgb_fifo.$procmux$1447 (pure)
    Root of a mux tree: $techmap\pixel_generator.rgb_fifo.$procmux$1477 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1548 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2328 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2343 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1492 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1495 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2364 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1501 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1504 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1507 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2379 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1510 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1513 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2395 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1516 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1519 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2413 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2328 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2343 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1551 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2364 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1554 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2379 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2395 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1557 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2413 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2208 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2211 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2214 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2217 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2220 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2229 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2235 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2247 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2266 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2275 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2286 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2292 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2295 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2298 (pure)
    Root of a mux tree: $techmap\wbm.$techmap$procdff$2811.$procmux$2899 (pure)
    Root of a mux tree: $techmap\wbm.$techmap$procdff$2812.$procmux$2899 (pure)
    Root of a mux tree: $techmap\wbm.$techmap$procdff$2813.$procmux$2906 (pure)
    Root of a mux tree: $techmap\wbm.$ternary$vga_wb_master.v:399$267 (pure)
    Root of a mux tree: $techmap\wbm.clut_sw_fifo.$procmux$2109 (pure)
    Root of a mux tree: $techmap\wbm.clut_sw_fifo.$procmux$2112 (pure)
    Root of a mux tree: $techmap\wbm.clut_sw_fifo.$procmux$2115 (pure)
    Root of a mux tree: $techmap\wbm.clut_sw_fifo.$procmux$2145 (pure)
    Root of a mux tree: $techmap\wbm.clut_sw_fifo.$procmux$2175 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1560 (pure)
    Root of a mux tree: $techmap\wbm.data_fifo.$procmux$2636 (pure)
    Root of a mux tree: $techmap\wbm.data_fifo.$procmux$2642 (pure)
    Root of a mux tree: $techmap\wbm.data_fifo.$procmux$2645 (pure)
    Root of a mux tree: $techmap\wbm.data_fifo.$procmux$2648 (pure)
    Root of a mux tree: $techmap\wbm.data_fifo.$procmux$2651 (pure)
    Root of a mux tree: $techmap\wbm.data_fifo.$procmux$2681 (pure)
    Root of a mux tree: $techmap\wbm.data_fifo.$procmux$2711 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1563 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1537 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2843.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2844.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2847.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2848.$procmux$2885 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2849.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2850.$procmux$2885 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2851.$procmux$2892 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2852.$procmux$2892 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2853.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2854.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2855.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$ternary$vga_wb_slave.v:452$177 (pure)
  Analyzing evaluation results.
    dead port 2/2 on $mux $techmap\pixel_generator.color_proc.$procmux$1576.
    dead port 2/2 on $mux $techmap\pixel_generator.color_proc.$procmux$1582.
    dead port 2/2 on $mux $techmap\pixel_generator.color_proc.$procmux$1599.
    dead port 2/2 on $mux $techmap\pixel_generator.color_proc.$procmux$1608.
    dead port 2/2 on $mux $techmap\pixel_generator.color_proc.$procmux$1617.
    dead port 2/2 on $mux $techmap\pixel_generator.color_proc.$procmux$1624.
    dead port 2/2 on $mux $techmap\pixel_generator.color_proc.$procmux$1632.
    dead port 1/2 on $mux $techmap\pixel_generator.color_proc.$procmux$1640.
    dead port 2/2 on $mux $techmap\pixel_generator.color_proc.$procmux$1642.
    dead port 2/2 on $mux $techmap\pixel_generator.color_proc.$procmux$1649.
    dead port 2/2 on $mux $techmap\pixel_generator.color_proc.$procmux$1656.
    dead port 2/2 on $mux $techmap\pixel_generator.color_proc.$procmux$1674.
    dead port 2/2 on $mux $techmap\pixel_generator.color_proc.$procmux$1682.
    dead port 2/2 on $mux $techmap\pixel_generator.color_proc.$procmux$1691.
    dead port 1/2 on $mux $techmap\pixel_generator.color_proc.$procmux$1716.
    dead port 2/2 on $mux $techmap\pixel_generator.color_proc.$procmux$1718.
    dead port 1/2 on $mux $techmap\pixel_generator.color_proc.$procmux$1727.
    dead port 2/2 on $mux $techmap\pixel_generator.color_proc.$procmux$1729.
    dead port 2/2 on $mux $techmap\pixel_generator.color_proc.$procmux$1739.
    dead port 2/2 on $mux $techmap\pixel_generator.color_proc.$procmux$1752.
    dead port 2/2 on $mux $techmap\pixel_generator.color_proc.$procmux$1765.
    dead port 2/2 on $mux $techmap\pixel_generator.color_proc.$procmux$1778.
    dead port 1/2 on $mux $techmap\pixel_generator.color_proc.$procmux$1790.
    dead port 2/2 on $mux $techmap\pixel_generator.color_proc.$procmux$1792.
    dead port 2/2 on $mux $techmap\pixel_generator.color_proc.$procmux$1803.
    dead port 2/2 on $mux $techmap\pixel_generator.color_proc.$procmux$1814.
    dead port 1/2 on $mux $techmap\pixel_generator.color_proc.$procmux$1828.
    dead port 2/2 on $mux $techmap\pixel_generator.color_proc.$procmux$1830.
    dead port 2/2 on $mux $techmap\pixel_generator.color_proc.$procmux$1843.
    dead port 2/2 on $mux $techmap\pixel_generator.color_proc.$procmux$1860.
    dead port 1/2 on $mux $techmap\pixel_generator.color_proc.$procmux$1871.
    dead port 2/2 on $mux $techmap\pixel_generator.color_proc.$procmux$1873.
    dead port 1/2 on $mux $techmap\pixel_generator.color_proc.$procmux$1920.
    dead port 2/2 on $mux $techmap\pixel_generator.color_proc.$procmux$1922.
    dead port 2/2 on $mux $techmap\pixel_generator.color_proc.$procmux$1928.
    dead port 1/2 on $mux $techmap\pixel_generator.color_proc.$procmux$1937.
    dead port 1/2 on $mux $techmap\pixel_generator.color_proc.$procmux$1939.
    dead port 2/2 on $mux $techmap\pixel_generator.color_proc.$procmux$1941.
    dead port 1/2 on $mux $techmap\pixel_generator.color_proc.$procmux$1949.
    dead port 2/2 on $mux $techmap\pixel_generator.color_proc.$procmux$1951.
    dead port 2/2 on $mux $techmap\pixel_generator.color_proc.$procmux$1958.
    dead port 1/2 on $mux $techmap\pixel_generator.color_proc.$procmux$1967.
    dead port 2/2 on $mux $techmap\pixel_generator.color_proc.$procmux$1969.
    dead port 2/2 on $mux $techmap\pixel_generator.color_proc.$procmux$1977.
    dead port 2/2 on $mux $techmap\pixel_generator.color_proc.$procmux$1986.
    dead port 1/2 on $mux $techmap\pixel_generator.color_proc.$procmux$1997.
    dead port 2/2 on $mux $techmap\pixel_generator.color_proc.$procmux$1999.
    dead port 2/2 on $mux $techmap\pixel_generator.color_proc.$procmux$2009.
    dead port 2/2 on $mux $techmap\pixel_generator.color_proc.$procmux$2021.
    dead port 2/2 on $mux $techmap\pixel_generator.color_proc.$procmux$2023.
    dead port 2/2 on $mux $techmap\pixel_generator.color_proc.$procmux$2034.
    dead port 2/2 on $mux $techmap\pixel_generator.color_proc.$procmux$2049.
    dead port 2/2 on $mux $techmap\pixel_generator.color_proc.$procmux$2051.
    dead port 2/2 on $mux $techmap\pixel_generator.color_proc.$procmux$2065.
    dead port 2/2 on $mux $techmap\pixel_generator.color_proc.$procmux$2078.
    dead port 2/2 on $mux $techmap\pixel_generator.rgb_fifo.$procmux$1420.
    dead port 2/2 on $mux $techmap\pixel_generator.rgb_fifo.$procmux$1423.
    dead port 2/2 on $mux $techmap\pixel_generator.rgb_fifo.$procmux$1450.
    dead port 2/2 on $mux $techmap\pixel_generator.rgb_fifo.$procmux$1453.
    dead port 1/2 on $mux $techmap\wbm.$procmux$2272.
    dead port 2/2 on $mux $techmap\wbm.clut_sw_fifo.$procmux$2118.
    dead port 1/2 on $mux $techmap\wbm.clut_sw_fifo.$procmux$2121.
    dead port 2/2 on $mux $techmap\wbm.clut_sw_fifo.$procmux$2148.
    dead port 1/2 on $mux $techmap\wbm.clut_sw_fifo.$procmux$2151.
    dead port 2/2 on $mux $techmap\wbm.data_fifo.$procmux$2654.
    dead port 1/2 on $mux $techmap\wbm.data_fifo.$procmux$2657.
    dead port 2/2 on $mux $techmap\wbm.data_fifo.$procmux$2684.
    dead port 1/2 on $mux $techmap\wbm.data_fifo.$procmux$2687.
Removed 68 multiplexer ports.

5.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vga_enh_top.
    New input vector for $reduce_or cell $techmap\pixel_generator.color_proc.$reduce_or$vga_colproc.v:168$305: { \pixel_generator.color_proc.colcnt [0] \pixel_generator.color_proc.colcnt [1] }
    New input vector for $reduce_and cell $techmap\wbm.data_fifo.$reduce_and$vga_fifo.v:130$646: { \wbm.data_fifo.wp [0] \wbm.data_fifo.wp [1] \wbm.data_fifo.wp [2] }
    New input vector for $reduce_and cell $techmap\wbm.data_fifo.$reduce_and$vga_fifo.v:130$631: { \wbm.data_fifo.rp [0] \wbm.data_fifo.rp [1] \wbm.data_fifo.rp [2] }
    New input vector for $reduce_and cell $techmap\wbm.clut_sw_fifo.$reduce_and$vga_fifo.v:130$739: { \wbm.clut_sw_fifo.wp [0] \wbm.clut_sw_fifo.wp [1] \wbm.clut_sw_fifo.wp [2] }
    New input vector for $reduce_and cell $techmap\wbm.clut_sw_fifo.$reduce_and$vga_fifo.v:130$724: { \wbm.clut_sw_fifo.rp [0] \wbm.clut_sw_fifo.rp [1] \wbm.clut_sw_fifo.rp [2] }
    New input vector for $reduce_and cell $techmap\wbm.$reduce_and$vga_wb_master.v:431$280: { \wbm.next_cursor_adr [0] \wbm.next_cursor_adr [1] \wbm.next_cursor_adr [2] \wbm.next_cursor_adr [3] \wbm.next_cursor_adr [4] \wbm.next_cursor_adr [5] \wbm.next_cursor_adr [6] \wbm.next_cursor_adr [7] \wbm.next_cursor_adr [8] }
    New input vector for $reduce_and cell $techmap\pixel_generator.rgb_fifo.$reduce_and$vga_fifo.v:130$841: { \pixel_generator.rgb_fifo.wp [0] \pixel_generator.rgb_fifo.wp [1] \pixel_generator.rgb_fifo.wp [2] }
    New input vector for $reduce_and cell $techmap\pixel_generator.rgb_fifo.$reduce_and$vga_fifo.v:130$826: { \pixel_generator.rgb_fifo.rp [0] \pixel_generator.rgb_fifo.rp [1] \pixel_generator.rgb_fifo.rp [2] }
    New ctrl vector for $pmux cell $techmap\pixel_generator.color_proc.$procmux$1585: { $techmap\pixel_generator.color_proc.$procmux$1569_CMP $auto$opt_reduce.cc:132:opt_mux$2959 $techmap\pixel_generator.color_proc.$procmux$1565_CMP $techmap\pixel_generator.color_proc.$procmux$1564_CMP }
    New ctrl vector for $pmux cell $techmap\pixel_generator.color_proc.$procmux$1694: { $techmap\pixel_generator.color_proc.$procmux$1569_CMP $auto$opt_reduce.cc:132:opt_mux$2961 $techmap\pixel_generator.color_proc.$procmux$1565_CMP $techmap\pixel_generator.color_proc.$procmux$1564_CMP }
    New ctrl vector for $pmux cell $techmap\pixel_generator.color_proc.$procmux$1702: { $techmap\pixel_generator.color_proc.$procmux$1569_CMP $auto$opt_reduce.cc:132:opt_mux$2963 $techmap\pixel_generator.color_proc.$procmux$1567_CMP $techmap\pixel_generator.color_proc.$procmux$1566_CMP $techmap\pixel_generator.color_proc.$procmux$1565_CMP $techmap\pixel_generator.color_proc.$procmux$1564_CMP }
    New ctrl vector for $pmux cell $techmap\pixel_generator.color_proc.$procmux$1846: { $techmap\pixel_generator.color_proc.$procmux$1569_CMP $auto$opt_reduce.cc:132:opt_mux$2965 $techmap\pixel_generator.color_proc.$procmux$1565_CMP $techmap\pixel_generator.color_proc.$procmux$1564_CMP }
    New ctrl vector for $pmux cell $techmap\pixel_generator.color_proc.$procmux$1876: { $techmap\pixel_generator.color_proc.$procmux$1569_CMP $auto$opt_reduce.cc:132:opt_mux$2967 $techmap\pixel_generator.color_proc.$procmux$1567_CMP $techmap\pixel_generator.color_proc.$procmux$1566_CMP $techmap\pixel_generator.color_proc.$procmux$1565_CMP $techmap\pixel_generator.color_proc.$procmux$1564_CMP }
    Consolidated identical input bits for $mux cell $techmap\line_fifo.fifo_dc_mem.$procmux$1522:
      Old ports: A=24'000000000000000000000000, B=24'111111111111111111111111, Y=$techmap\line_fifo.fifo_dc_mem.$0$memwr$\mem$generic_dpram.v:168$1053_EN[23:0]$1059
      New ports: A=1'0, B=1'1, Y=$techmap\line_fifo.fifo_dc_mem.$0$memwr$\mem$generic_dpram.v:168$1053_EN[23:0]$1059 [0]
      New connections: $techmap\line_fifo.fifo_dc_mem.$0$memwr$\mem$generic_dpram.v:168$1053_EN[23:0]$1059 [23:1] = { $techmap\line_fifo.fifo_dc_mem.$0$memwr$\mem$generic_dpram.v:168$1053_EN[23:0]$1059 [0] $techmap\line_fifo.fifo_dc_mem.$0$memwr$\mem$generic_dpram.v:168$1053_EN[23:0]$1059 [0] $techmap\line_fifo.fifo_dc_mem.$0$memwr$\mem$generic_dpram.v:168$1053_EN[23:0]$1059 [0] $techmap\line_fifo.fifo_dc_mem.$0$memwr$\mem$generic_dpram.v:168$1053_EN[23:0]$1059 [0] $techmap\line_fifo.fifo_dc_mem.$0$memwr$\mem$generic_dpram.v:168$1053_EN[23:0]$1059 [0] $techmap\line_fifo.fifo_dc_mem.$0$memwr$\mem$generic_dpram.v:168$1053_EN[23:0]$1059 [0] $techmap\line_fifo.fifo_dc_mem.$0$memwr$\mem$generic_dpram.v:168$1053_EN[23:0]$1059 [0] $techmap\line_fifo.fifo_dc_mem.$0$memwr$\mem$generic_dpram.v:168$1053_EN[23:0]$1059 [0] $techmap\line_fifo.fifo_dc_mem.$0$memwr$\mem$generic_dpram.v:168$1053_EN[23:0]$1059 [0] $techmap\line_fifo.fifo_dc_mem.$0$memwr$\mem$generic_dpram.v:168$1053_EN[23:0]$1059 [0] $techmap\line_fifo.fifo_dc_mem.$0$memwr$\mem$generic_dpram.v:168$1053_EN[23:0]$1059 [0] $techmap\line_fifo.fifo_dc_mem.$0$memwr$\mem$generic_dpram.v:168$1053_EN[23:0]$1059 [0] $techmap\line_fifo.fifo_dc_mem.$0$memwr$\mem$generic_dpram.v:168$1053_EN[23:0]$1059 [0] $techmap\line_fifo.fifo_dc_mem.$0$memwr$\mem$generic_dpram.v:168$1053_EN[23:0]$1059 [0] $techmap\line_fifo.fifo_dc_mem.$0$memwr$\mem$generic_dpram.v:168$1053_EN[23:0]$1059 [0] $techmap\line_fifo.fifo_dc_mem.$0$memwr$\mem$generic_dpram.v:168$1053_EN[23:0]$1059 [0] $techmap\line_fifo.fifo_dc_mem.$0$memwr$\mem$generic_dpram.v:168$1053_EN[23:0]$1059 [0] $techmap\line_fifo.fifo_dc_mem.$0$memwr$\mem$generic_dpram.v:168$1053_EN[23:0]$1059 [0] $techmap\line_fifo.fifo_dc_mem.$0$memwr$\mem$generic_dpram.v:168$1053_EN[23:0]$1059 [0] $techmap\line_fifo.fifo_dc_mem.$0$memwr$\mem$generic_dpram.v:168$1053_EN[23:0]$1059 [0] $techmap\line_fifo.fifo_dc_mem.$0$memwr$\mem$generic_dpram.v:168$1053_EN[23:0]$1059 [0] $techmap\line_fifo.fifo_dc_mem.$0$memwr$\mem$generic_dpram.v:168$1053_EN[23:0]$1059 [0] $techmap\line_fifo.fifo_dc_mem.$0$memwr$\mem$generic_dpram.v:168$1053_EN[23:0]$1059 [0] }
    Consolidated identical input bits for $mux cell $techmap\clut_mem.clut_mem.$procmux$1384:
      Old ports: A=24'000000000000000000000000, B=24'111111111111111111111111, Y=$techmap\clut_mem.clut_mem.$0$memwr$\mem$generic_spram.v:131$1062_EN[23:0]$1068
      New ports: A=1'0, B=1'1, Y=$techmap\clut_mem.clut_mem.$0$memwr$\mem$generic_spram.v:131$1062_EN[23:0]$1068 [0]
      New connections: $techmap\clut_mem.clut_mem.$0$memwr$\mem$generic_spram.v:131$1062_EN[23:0]$1068 [23:1] = { $techmap\clut_mem.clut_mem.$0$memwr$\mem$generic_spram.v:131$1062_EN[23:0]$1068 [0] $techmap\clut_mem.clut_mem.$0$memwr$\mem$generic_spram.v:131$1062_EN[23:0]$1068 [0] $techmap\clut_mem.clut_mem.$0$memwr$\mem$generic_spram.v:131$1062_EN[23:0]$1068 [0] $techmap\clut_mem.clut_mem.$0$memwr$\mem$generic_spram.v:131$1062_EN[23:0]$1068 [0] $techmap\clut_mem.clut_mem.$0$memwr$\mem$generic_spram.v:131$1062_EN[23:0]$1068 [0] $techmap\clut_mem.clut_mem.$0$memwr$\mem$generic_spram.v:131$1062_EN[23:0]$1068 [0] $techmap\clut_mem.clut_mem.$0$memwr$\mem$generic_spram.v:131$1062_EN[23:0]$1068 [0] $techmap\clut_mem.clut_mem.$0$memwr$\mem$generic_spram.v:131$1062_EN[23:0]$1068 [0] $techmap\clut_mem.clut_mem.$0$memwr$\mem$generic_spram.v:131$1062_EN[23:0]$1068 [0] $techmap\clut_mem.clut_mem.$0$memwr$\mem$generic_spram.v:131$1062_EN[23:0]$1068 [0] $techmap\clut_mem.clut_mem.$0$memwr$\mem$generic_spram.v:131$1062_EN[23:0]$1068 [0] $techmap\clut_mem.clut_mem.$0$memwr$\mem$generic_spram.v:131$1062_EN[23:0]$1068 [0] $techmap\clut_mem.clut_mem.$0$memwr$\mem$generic_spram.v:131$1062_EN[23:0]$1068 [0] $techmap\clut_mem.clut_mem.$0$memwr$\mem$generic_spram.v:131$1062_EN[23:0]$1068 [0] $techmap\clut_mem.clut_mem.$0$memwr$\mem$generic_spram.v:131$1062_EN[23:0]$1068 [0] $techmap\clut_mem.clut_mem.$0$memwr$\mem$generic_spram.v:131$1062_EN[23:0]$1068 [0] $techmap\clut_mem.clut_mem.$0$memwr$\mem$generic_spram.v:131$1062_EN[23:0]$1068 [0] $techmap\clut_mem.clut_mem.$0$memwr$\mem$generic_spram.v:131$1062_EN[23:0]$1068 [0] $techmap\clut_mem.clut_mem.$0$memwr$\mem$generic_spram.v:131$1062_EN[23:0]$1068 [0] $techmap\clut_mem.clut_mem.$0$memwr$\mem$generic_spram.v:131$1062_EN[23:0]$1068 [0] $techmap\clut_mem.clut_mem.$0$memwr$\mem$generic_spram.v:131$1062_EN[23:0]$1068 [0] $techmap\clut_mem.clut_mem.$0$memwr$\mem$generic_spram.v:131$1062_EN[23:0]$1068 [0] $techmap\clut_mem.clut_mem.$0$memwr$\mem$generic_spram.v:131$1062_EN[23:0]$1068 [0] }
    New ctrl vector for $pmux cell $techmap\pixel_generator.color_proc.$procmux$1659: { $techmap\pixel_generator.color_proc.$procmux$1569_CMP $auto$opt_reduce.cc:132:opt_mux$2969 $techmap\pixel_generator.color_proc.$procmux$1567_CMP $techmap\pixel_generator.color_proc.$procmux$1566_CMP $techmap\pixel_generator.color_proc.$procmux$1565_CMP $techmap\pixel_generator.color_proc.$procmux$1564_CMP }
    Consolidated identical input bits for $mux cell $techmap\pixel_generator.rgb_fifo.$procmux$1411:
      Old ports: A=24'000000000000000000000000, B=24'111111111111111111111111, Y=$techmap\pixel_generator.rgb_fifo.$0$memwr$\mem$vga_fifo.v:201$814_EN[23:0]$848
      New ports: A=1'0, B=1'1, Y=$techmap\pixel_generator.rgb_fifo.$0$memwr$\mem$vga_fifo.v:201$814_EN[23:0]$848 [0]
      New connections: $techmap\pixel_generator.rgb_fifo.$0$memwr$\mem$vga_fifo.v:201$814_EN[23:0]$848 [23:1] = { $techmap\pixel_generator.rgb_fifo.$0$memwr$\mem$vga_fifo.v:201$814_EN[23:0]$848 [0] $techmap\pixel_generator.rgb_fifo.$0$memwr$\mem$vga_fifo.v:201$814_EN[23:0]$848 [0] $techmap\pixel_generator.rgb_fifo.$0$memwr$\mem$vga_fifo.v:201$814_EN[23:0]$848 [0] $techmap\pixel_generator.rgb_fifo.$0$memwr$\mem$vga_fifo.v:201$814_EN[23:0]$848 [0] $techmap\pixel_generator.rgb_fifo.$0$memwr$\mem$vga_fifo.v:201$814_EN[23:0]$848 [0] $techmap\pixel_generator.rgb_fifo.$0$memwr$\mem$vga_fifo.v:201$814_EN[23:0]$848 [0] $techmap\pixel_generator.rgb_fifo.$0$memwr$\mem$vga_fifo.v:201$814_EN[23:0]$848 [0] $techmap\pixel_generator.rgb_fifo.$0$memwr$\mem$vga_fifo.v:201$814_EN[23:0]$848 [0] $techmap\pixel_generator.rgb_fifo.$0$memwr$\mem$vga_fifo.v:201$814_EN[23:0]$848 [0] $techmap\pixel_generator.rgb_fifo.$0$memwr$\mem$vga_fifo.v:201$814_EN[23:0]$848 [0] $techmap\pixel_generator.rgb_fifo.$0$memwr$\mem$vga_fifo.v:201$814_EN[23:0]$848 [0] $techmap\pixel_generator.rgb_fifo.$0$memwr$\mem$vga_fifo.v:201$814_EN[23:0]$848 [0] $techmap\pixel_generator.rgb_fifo.$0$memwr$\mem$vga_fifo.v:201$814_EN[23:0]$848 [0] $techmap\pixel_generator.rgb_fifo.$0$memwr$\mem$vga_fifo.v:201$814_EN[23:0]$848 [0] $techmap\pixel_generator.rgb_fifo.$0$memwr$\mem$vga_fifo.v:201$814_EN[23:0]$848 [0] $techmap\pixel_generator.rgb_fifo.$0$memwr$\mem$vga_fifo.v:201$814_EN[23:0]$848 [0] $techmap\pixel_generator.rgb_fifo.$0$memwr$\mem$vga_fifo.v:201$814_EN[23:0]$848 [0] $techmap\pixel_generator.rgb_fifo.$0$memwr$\mem$vga_fifo.v:201$814_EN[23:0]$848 [0] $techmap\pixel_generator.rgb_fifo.$0$memwr$\mem$vga_fifo.v:201$814_EN[23:0]$848 [0] $techmap\pixel_generator.rgb_fifo.$0$memwr$\mem$vga_fifo.v:201$814_EN[23:0]$848 [0] $techmap\pixel_generator.rgb_fifo.$0$memwr$\mem$vga_fifo.v:201$814_EN[23:0]$848 [0] $techmap\pixel_generator.rgb_fifo.$0$memwr$\mem$vga_fifo.v:201$814_EN[23:0]$848 [0] $techmap\pixel_generator.rgb_fifo.$0$memwr$\mem$vga_fifo.v:201$814_EN[23:0]$848 [0] }
    New ctrl vector for $pmux cell $techmap\pixel_generator.vtgen.hor_gen.$procmux$2335: { $techmap\pixel_generator.vtgen.hor_gen.$procmux$2324_CMP $auto$opt_reduce.cc:132:opt_mux$2971 }
    New ctrl vector for $pmux cell $techmap\pixel_generator.vtgen.hor_gen.$procmux$2371: $auto$opt_reduce.cc:132:opt_mux$2973
    New ctrl vector for $pmux cell $techmap\pixel_generator.vtgen.hor_gen.$procmux$2402: { $techmap\pixel_generator.vtgen.hor_gen.$procmux$2324_CMP $techmap\pixel_generator.vtgen.hor_gen.$procmux$2323_CMP $auto$opt_reduce.cc:132:opt_mux$2975 }
    New ctrl vector for $pmux cell $techmap\pixel_generator.vtgen.ver_gen.$procmux$2335: { $techmap\pixel_generator.vtgen.ver_gen.$procmux$2324_CMP $auto$opt_reduce.cc:132:opt_mux$2977 }
    New ctrl vector for $pmux cell $techmap\pixel_generator.vtgen.ver_gen.$procmux$2371: $auto$opt_reduce.cc:132:opt_mux$2979
    New ctrl vector for $pmux cell $techmap\pixel_generator.vtgen.ver_gen.$procmux$2402: { $techmap\pixel_generator.vtgen.ver_gen.$procmux$2324_CMP $techmap\pixel_generator.vtgen.ver_gen.$procmux$2323_CMP $auto$opt_reduce.cc:132:opt_mux$2981 }
    New ctrl vector for $pmux cell $techmap\wbm.$procmux$2252: { $techmap\pixel_generator.color_proc.$procmux$2063_CMP $auto$opt_reduce.cc:132:opt_mux$2983 }
    New ctrl vector for $pmux cell $techmap\wbm.$procmux$2262: { $techmap\pixel_generator.color_proc.$procmux$2063_CMP $auto$opt_reduce.cc:132:opt_mux$2985 }
    Consolidated identical input bits for $mux cell $techmap\wbm.data_fifo.$procmux$2645:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\wbm.data_fifo.$0$memwr$\mem$vga_fifo.v:201$619_EN[31:0]$653
      New ports: A=1'0, B=1'1, Y=$techmap\wbm.data_fifo.$0$memwr$\mem$vga_fifo.v:201$619_EN[31:0]$653 [0]
      New connections: $techmap\wbm.data_fifo.$0$memwr$\mem$vga_fifo.v:201$619_EN[31:0]$653 [31:1] = { $techmap\wbm.data_fifo.$0$memwr$\mem$vga_fifo.v:201$619_EN[31:0]$653 [0] $techmap\wbm.data_fifo.$0$memwr$\mem$vga_fifo.v:201$619_EN[31:0]$653 [0] $techmap\wbm.data_fifo.$0$memwr$\mem$vga_fifo.v:201$619_EN[31:0]$653 [0] $techmap\wbm.data_fifo.$0$memwr$\mem$vga_fifo.v:201$619_EN[31:0]$653 [0] $techmap\wbm.data_fifo.$0$memwr$\mem$vga_fifo.v:201$619_EN[31:0]$653 [0] $techmap\wbm.data_fifo.$0$memwr$\mem$vga_fifo.v:201$619_EN[31:0]$653 [0] $techmap\wbm.data_fifo.$0$memwr$\mem$vga_fifo.v:201$619_EN[31:0]$653 [0] $techmap\wbm.data_fifo.$0$memwr$\mem$vga_fifo.v:201$619_EN[31:0]$653 [0] $techmap\wbm.data_fifo.$0$memwr$\mem$vga_fifo.v:201$619_EN[31:0]$653 [0] $techmap\wbm.data_fifo.$0$memwr$\mem$vga_fifo.v:201$619_EN[31:0]$653 [0] $techmap\wbm.data_fifo.$0$memwr$\mem$vga_fifo.v:201$619_EN[31:0]$653 [0] $techmap\wbm.data_fifo.$0$memwr$\mem$vga_fifo.v:201$619_EN[31:0]$653 [0] $techmap\wbm.data_fifo.$0$memwr$\mem$vga_fifo.v:201$619_EN[31:0]$653 [0] $techmap\wbm.data_fifo.$0$memwr$\mem$vga_fifo.v:201$619_EN[31:0]$653 [0] $techmap\wbm.data_fifo.$0$memwr$\mem$vga_fifo.v:201$619_EN[31:0]$653 [0] $techmap\wbm.data_fifo.$0$memwr$\mem$vga_fifo.v:201$619_EN[31:0]$653 [0] $techmap\wbm.data_fifo.$0$memwr$\mem$vga_fifo.v:201$619_EN[31:0]$653 [0] $techmap\wbm.data_fifo.$0$memwr$\mem$vga_fifo.v:201$619_EN[31:0]$653 [0] $techmap\wbm.data_fifo.$0$memwr$\mem$vga_fifo.v:201$619_EN[31:0]$653 [0] $techmap\wbm.data_fifo.$0$memwr$\mem$vga_fifo.v:201$619_EN[31:0]$653 [0] $techmap\wbm.data_fifo.$0$memwr$\mem$vga_fifo.v:201$619_EN[31:0]$653 [0] $techmap\wbm.data_fifo.$0$memwr$\mem$vga_fifo.v:201$619_EN[31:0]$653 [0] $techmap\wbm.data_fifo.$0$memwr$\mem$vga_fifo.v:201$619_EN[31:0]$653 [0] $techmap\wbm.data_fifo.$0$memwr$\mem$vga_fifo.v:201$619_EN[31:0]$653 [0] $techmap\wbm.data_fifo.$0$memwr$\mem$vga_fifo.v:201$619_EN[31:0]$653 [0] $techmap\wbm.data_fifo.$0$memwr$\mem$vga_fifo.v:201$619_EN[31:0]$653 [0] $techmap\wbm.data_fifo.$0$memwr$\mem$vga_fifo.v:201$619_EN[31:0]$653 [0] $techmap\wbm.data_fifo.$0$memwr$\mem$vga_fifo.v:201$619_EN[31:0]$653 [0] $techmap\wbm.data_fifo.$0$memwr$\mem$vga_fifo.v:201$619_EN[31:0]$653 [0] $techmap\wbm.data_fifo.$0$memwr$\mem$vga_fifo.v:201$619_EN[31:0]$653 [0] $techmap\wbm.data_fifo.$0$memwr$\mem$vga_fifo.v:201$619_EN[31:0]$653 [0] }
    New ctrl vector for $pmux cell $techmap\pixel_generator.color_proc.$procmux$1563: { $techmap\pixel_generator.color_proc.$procmux$1569_CMP $auto$opt_reduce.cc:132:opt_mux$2987 $techmap\pixel_generator.color_proc.$procmux$1567_CMP $techmap\pixel_generator.color_proc.$procmux$1566_CMP $techmap\pixel_generator.color_proc.$procmux$1565_CMP $techmap\pixel_generator.color_proc.$procmux$1564_CMP }
    New ctrl vector for $pmux cell $techmap\wbs.$procmux$2416: { $techmap\wbs.$eq$vga_wb_slave.v:236$111_Y $techmap\wbs.$eq$vga_wb_slave.v:327$149_Y $techmap\wbs.$procmux$2427_CMP $techmap\wbs.$procmux$2426_CMP $techmap\wbs.$procmux$2425_CMP $techmap\wbs.$procmux$2424_CMP $techmap\wbs.$procmux$2423_CMP $techmap\wbs.$procmux$2422_CMP $techmap\wbs.$procmux$2421_CMP $techmap\wbs.$procmux$2419_CMP $techmap\wbs.$procmux$2418_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2982: { $techmap\pixel_generator.color_proc.$procmux$2062_CMP $techmap\pixel_generator.color_proc.$procmux$2050_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2984: { $techmap\pixel_generator.color_proc.$procmux$2062_CMP $techmap\pixel_generator.color_proc.$procmux$2050_CMP }
  Optimizing cells in module \vga_enh_top.
Performed a total of 30 changes.

5.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vga_enh_top'.
  Cell `$auto$opt_reduce.cc:126:opt_mux$2982' is identical to cell `$auto$opt_reduce.cc:126:opt_mux$2984'.
    Redirecting output \Y: $auto$opt_reduce.cc:132:opt_mux$2983 = $auto$opt_reduce.cc:132:opt_mux$2985
    Removing $reduce_or cell `$auto$opt_reduce.cc:126:opt_mux$2982' from module `\vga_enh_top'.
  Cell `$auto$opt_reduce.cc:126:opt_mux$2968' is identical to cell `$auto$opt_reduce.cc:126:opt_mux$2986'.
    Redirecting output \Y: $auto$opt_reduce.cc:132:opt_mux$2969 = $auto$opt_reduce.cc:132:opt_mux$2987
    Removing $reduce_or cell `$auto$opt_reduce.cc:126:opt_mux$2968' from module `\vga_enh_top'.
  Cell `$auto$opt_reduce.cc:126:opt_mux$2966' is identical to cell `$auto$opt_reduce.cc:126:opt_mux$2986'.
    Redirecting output \Y: $auto$opt_reduce.cc:132:opt_mux$2967 = $auto$opt_reduce.cc:132:opt_mux$2987
    Removing $reduce_or cell `$auto$opt_reduce.cc:126:opt_mux$2966' from module `\vga_enh_top'.
  Cell `$auto$opt_reduce.cc:126:opt_mux$2964' is identical to cell `$auto$opt_reduce.cc:126:opt_mux$2986'.
    Redirecting output \Y: $auto$opt_reduce.cc:132:opt_mux$2965 = $auto$opt_reduce.cc:132:opt_mux$2987
    Removing $reduce_or cell `$auto$opt_reduce.cc:126:opt_mux$2964' from module `\vga_enh_top'.
  Cell `$auto$opt_reduce.cc:126:opt_mux$2962' is identical to cell `$auto$opt_reduce.cc:126:opt_mux$2986'.
    Redirecting output \Y: $auto$opt_reduce.cc:132:opt_mux$2963 = $auto$opt_reduce.cc:132:opt_mux$2987
    Removing $reduce_or cell `$auto$opt_reduce.cc:126:opt_mux$2962' from module `\vga_enh_top'.
  Cell `$auto$opt_reduce.cc:126:opt_mux$2960' is identical to cell `$auto$opt_reduce.cc:126:opt_mux$2986'.
    Redirecting output \Y: $auto$opt_reduce.cc:132:opt_mux$2961 = $auto$opt_reduce.cc:132:opt_mux$2987
    Removing $reduce_or cell `$auto$opt_reduce.cc:126:opt_mux$2960' from module `\vga_enh_top'.
  Cell `$auto$opt_reduce.cc:126:opt_mux$2958' is identical to cell `$auto$opt_reduce.cc:126:opt_mux$2986'.
    Redirecting output \Y: $auto$opt_reduce.cc:132:opt_mux$2959 = $auto$opt_reduce.cc:132:opt_mux$2987
    Removing $reduce_or cell `$auto$opt_reduce.cc:126:opt_mux$2958' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1725' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1714'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1725_Y = $techmap\pixel_generator.color_proc.$procmux$1714_Y
    Removing $mux cell `$techmap\pixel_generator.color_proc.$procmux$1725' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1761' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1748'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1761_Y = $techmap\pixel_generator.color_proc.$procmux$1748_Y
    Removing $pmux cell `$techmap\pixel_generator.color_proc.$procmux$1761' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1774' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1748'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1774_Y = $techmap\pixel_generator.color_proc.$procmux$1748_Y
    Removing $pmux cell `$techmap\pixel_generator.color_proc.$procmux$1774' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1812' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1689'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1812_Y = $techmap\pixel_generator.color_proc.$procmux$1689_Y
    Removing $mux cell `$techmap\pixel_generator.color_proc.$procmux$1812' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1826' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1714'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1826_Y = $techmap\pixel_generator.color_proc.$procmux$1714_Y
    Removing $mux cell `$techmap\pixel_generator.color_proc.$procmux$1826' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1934' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1918'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1934_Y = $techmap\pixel_generator.color_proc.$procmux$1918_Y
    Removing $mux cell `$techmap\pixel_generator.color_proc.$procmux$1934' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1965' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1918'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1965_Y = $techmap\pixel_generator.color_proc.$procmux$1918_Y
    Removing $mux cell `$techmap\pixel_generator.color_proc.$procmux$1965' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1975' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1926'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1975_Y = $techmap\pixel_generator.color_proc.$procmux$1926_Y
    Removing $mux cell `$techmap\pixel_generator.color_proc.$procmux$1975' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1574' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1841'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1574_Y = $techmap\pixel_generator.color_proc.$procmux$1841_Y
    Removing $mux cell `$techmap\pixel_generator.color_proc.$procmux$1574' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$2019' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1918'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$2019_Y = $techmap\pixel_generator.color_proc.$procmux$1918_Y
    Removing $mux cell `$techmap\pixel_generator.color_proc.$procmux$2019' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1654' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1689'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1654_Y = $techmap\pixel_generator.color_proc.$procmux$1689_Y
    Removing $mux cell `$techmap\pixel_generator.color_proc.$procmux$1654' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1580' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1689'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1580_Y = $techmap\pixel_generator.color_proc.$procmux$1689_Y
    Removing $mux cell `$techmap\pixel_generator.color_proc.$procmux$1580' from module `\vga_enh_top'.
  Cell `$techmap\wbm.$procmux$2202' is identical to cell `$techmap\wbm.$procmux$2199'.
    Redirecting output \Y: $techmap\wbm.$0\cyc_o[0:0] = $techmap\wbm.$0\stb_o[0:0]
    Removing $mux cell `$techmap\wbm.$procmux$2202' from module `\vga_enh_top'.
  Cell `$techmap\wbm.$procmux$2262' is identical to cell `$techmap\wbm.$procmux$2252'.
    Redirecting output \Y: $techmap\wbm.$procmux$2262_Y = $techmap\wbm.$procmux$2252_Y
    Removing $pmux cell `$techmap\wbm.$procmux$2262' from module `\vga_enh_top'.
  Cell `$techmap\wbm.$techmap$procdff$2812.$procmux$2899' is identical to cell `$techmap\wbm.$techmap$procdff$2811.$procmux$2899'.
    Redirecting output \Y: $techmap\wbm.$procdff$2812.NEXT_Q = $techmap\wbm.$procdff$2811.NEXT_Q
    Removing $mux cell `$techmap\wbm.$techmap$procdff$2812.$procmux$2899' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1672' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1841'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1672_Y = $techmap\pixel_generator.color_proc.$procmux$1841_Y
    Removing $mux cell `$techmap\pixel_generator.color_proc.$procmux$1672' from module `\vga_enh_top'.
  Cell `$techmap\wbm.data_fifo.$procmux$2645' is identical to cell `$techmap\wbm.clut_sw_fifo.$procmux$2109'.
    Redirecting output \Y: $techmap\wbm.data_fifo.$0$memwr$\mem$vga_fifo.v:201$619_EN[31:0]$653 [0] = $techmap\wbm.clut_sw_fifo.$0$memwr$\mem$vga_fifo.v:201$712_EN[0:0]$746
    Removing $mux cell `$techmap\wbm.data_fifo.$procmux$2645' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1680' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1689'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1680_Y = $techmap\pixel_generator.color_proc.$procmux$1689_Y
    Removing $mux cell `$techmap\pixel_generator.color_proc.$procmux$1680' from module `\vga_enh_top'.
  Cell `$techmap\wbm.$techmap$procdff$2812.$procdff$2901' is identical to cell `$techmap\wbm.$techmap$procdff$2811.$procdff$2901'.
    Redirecting output \Q: \wbm.stb_o = \wbm.cyc_o
    Removing $dff cell `$techmap\wbm.$techmap$procdff$2812.$procdff$2901' from module `\vga_enh_top'.
Removed a total of 26 cells.

5.7.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $techmap\line_fifo.$procdff$2741 ($dff) from module vga_enh_top.
Removing $techmap\wbm.$techmap$procdff$2814.$procdff$2915 ($dff) from module vga_enh_top.
Removing $techmap\wbm.$techmap$procdff$2816.$procdff$2922 ($dff) from module vga_enh_top.
Replaced 3 DFF cells.

5.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vga_enh_top..
  removing unused `$eq' cell `$techmap\wbs.$procmux$2420_CMP0'.
  removing unused `$eq' cell `$techmap\wbs.$procmux$2417_CMP0'.
  removing unused non-port wire \line_fifo.srclr.
  removing unused non-port wire \wbm.bte_o.
  removing unused non-port wire \wbm.sel_o.
  removing unused non-port wire \wbm.we_o.
  removed 4 unused temporary wires.

5.7.8. Executing OPT_EXPR pass (perform const folding).

5.7.9. Rerunning OPT passes. (Maybe there is more to do..)

5.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vga_enh_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1072 (pure)
    Root of a mux tree: $procmux$1075 (pure)
    Root of a mux tree: $techmap\clut_mem.$ternary$vga_csm_pb.v:128$1044 (pure)
    Root of a mux tree: $techmap\clut_mem.$ternary$vga_csm_pb.v:130$1048 (pure)
    Root of a mux tree: $techmap\clut_mem.clut_mem.$procmux$1384 (pure)
    Root of a mux tree: $techmap\clut_mem.clut_mem.$procmux$1387 (pure)
    Root of a mux tree: $techmap\clut_mem.clut_mem.$procmux$1390 (pure)
    Root of a mux tree: $techmap\line_fifo.$procmux$1189 (pure)
    Root of a mux tree: $techmap\line_fifo.$procmux$1249 (pure)
    Root of a mux tree: $techmap\line_fifo.$procmux$1309 (pure)
    Root of a mux tree: $techmap\line_fifo.$procmux$1315 (pure)
    Root of a mux tree: $techmap\line_fifo.$procmux$1375 (pure)
    Root of a mux tree: $techmap\line_fifo.$procmux$1381 (pure)
    Root of a mux tree: $techmap\line_fifo.fifo_dc_mem.$procmux$1522 (pure)
    Root of a mux tree: $techmap\line_fifo.fifo_dc_mem.$procmux$1525 (pure)
    Root of a mux tree: $techmap\line_fifo.fifo_dc_mem.$procmux$1528 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1492 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1495 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1501 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1504 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1507 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1510 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1513 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1516 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1519 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1537 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1545 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1548 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1551 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1554 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1557 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1560 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1563 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1585 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1595
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1605
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1615
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1659 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1694 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1702 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1748
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1846 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1876 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1913 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1918
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$2091 (pure)
    Root of a mux tree: $techmap\pixel_generator.rgb_fifo.$procmux$1402 (pure)
    Root of a mux tree: $techmap\pixel_generator.rgb_fifo.$procmux$1408 (pure)
    Root of a mux tree: $techmap\pixel_generator.rgb_fifo.$procmux$1411 (pure)
    Root of a mux tree: $techmap\pixel_generator.rgb_fifo.$procmux$1414 (pure)
    Root of a mux tree: $techmap\pixel_generator.rgb_fifo.$procmux$1417 (pure)
    Root of a mux tree: $techmap\pixel_generator.rgb_fifo.$procmux$1447 (pure)
    Root of a mux tree: $techmap\pixel_generator.rgb_fifo.$procmux$1477 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2328 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2343 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2364 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2379 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2395 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2413 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2328 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2343 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2364 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2379 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2395 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2413 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2208 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2211 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2214 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2217 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2220 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2229 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2235 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2247 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2252
    Root of a mux tree: $techmap\wbm.$procmux$2266 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2275 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2286 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2292 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2295 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2298 (pure)
    Root of a mux tree: $techmap\wbm.$techmap$procdff$2811.$procmux$2899 (pure)
    Root of a mux tree: $techmap\wbm.$techmap$procdff$2813.$procmux$2906 (pure)
    Root of a mux tree: $techmap\wbm.$ternary$vga_wb_master.v:399$267 (pure)
    Root of a mux tree: $techmap\wbm.clut_sw_fifo.$procmux$2109 (pure)
    Root of a mux tree: $techmap\wbm.clut_sw_fifo.$procmux$2112 (pure)
    Root of a mux tree: $techmap\wbm.clut_sw_fifo.$procmux$2115 (pure)
    Root of a mux tree: $techmap\wbm.clut_sw_fifo.$procmux$2145 (pure)
    Root of a mux tree: $techmap\wbm.clut_sw_fifo.$procmux$2175 (pure)
    Root of a mux tree: $techmap\wbm.data_fifo.$procmux$2636 (pure)
    Root of a mux tree: $techmap\wbm.data_fifo.$procmux$2642 (pure)
    Root of a mux tree: $techmap\wbm.data_fifo.$procmux$2648 (pure)
    Root of a mux tree: $techmap\wbm.data_fifo.$procmux$2651 (pure)
    Root of a mux tree: $techmap\wbm.data_fifo.$procmux$2681 (pure)
    Root of a mux tree: $techmap\wbm.data_fifo.$procmux$2711 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2843.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2844.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2847.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2848.$procmux$2885 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2849.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2850.$procmux$2885 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2851.$procmux$2892 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2852.$procmux$2892 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2853.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2854.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2855.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$ternary$vga_wb_slave.v:452$177 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

5.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vga_enh_top.
    New ctrl vector for $pmux cell $techmap\pixel_generator.color_proc.$procmux$1876: { $auto$opt_reduce.cc:132:opt_mux$2959 $auto$opt_reduce.cc:132:opt_mux$2989 }
    New ctrl vector for $pmux cell $techmap\pixel_generator.color_proc.$procmux$1886: { $techmap\pixel_generator.color_proc.$procmux$1569_CMP $techmap\pixel_generator.color_proc.$procmux$1568_CMP $techmap\pixel_generator.color_proc.$procmux$1565_CMP $auto$opt_reduce.cc:132:opt_mux$2991 }
    New ctrl vector for $pmux cell $techmap\pixel_generator.color_proc.$procmux$2081: { $techmap\pixel_generator.color_proc.$procmux$1571_CMP $techmap\pixel_generator.color_proc.$procmux$1570_CMP $techmap\pixel_generator.color_proc.$procmux$1569_CMP $techmap\pixel_generator.color_proc.$procmux$1568_CMP $techmap\pixel_generator.color_proc.$procmux$1567_CMP $techmap\pixel_generator.color_proc.$procmux$1565_CMP $auto$opt_reduce.cc:132:opt_mux$2993 }
  Optimizing cells in module \vga_enh_top.
Performed a total of 3 changes.

5.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vga_enh_top'.
Removed a total of 0 cells.

5.7.13. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $techmap\line_fifo.$procdff$2742 ($dff) from module vga_enh_top.
Replaced 1 DFF cells.

5.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vga_enh_top..
  removing unused non-port wire \line_fifo.ssrclr.
  removed 1 unused temporary wires.

5.7.15. Executing OPT_EXPR pass (perform const folding).
Replacing $or cell `$techmap\line_fifo.$or$vga_fifo_dc.v:147$948' in module `\vga_enh_top' with identity for port A.

5.7.16. Rerunning OPT passes. (Maybe there is more to do..)

5.7.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vga_enh_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1072 (pure)
    Root of a mux tree: $procmux$1075 (pure)
    Root of a mux tree: $techmap\clut_mem.$ternary$vga_csm_pb.v:128$1044 (pure)
    Root of a mux tree: $techmap\clut_mem.$ternary$vga_csm_pb.v:130$1048 (pure)
    Root of a mux tree: $techmap\clut_mem.clut_mem.$procmux$1384 (pure)
    Root of a mux tree: $techmap\clut_mem.clut_mem.$procmux$1387 (pure)
    Root of a mux tree: $techmap\clut_mem.clut_mem.$procmux$1390 (pure)
    Root of a mux tree: $techmap\line_fifo.$procmux$1189 (pure)
    Root of a mux tree: $techmap\line_fifo.$procmux$1249 (pure)
    Root of a mux tree: $techmap\line_fifo.$procmux$1309 (pure)
    Root of a mux tree: $techmap\line_fifo.$procmux$1315 (pure)
    Root of a mux tree: $techmap\line_fifo.$procmux$1375 (pure)
    Root of a mux tree: $techmap\line_fifo.$procmux$1381 (pure)
    Root of a mux tree: $techmap\line_fifo.fifo_dc_mem.$procmux$1522 (pure)
    Root of a mux tree: $techmap\line_fifo.fifo_dc_mem.$procmux$1525 (pure)
    Root of a mux tree: $techmap\line_fifo.fifo_dc_mem.$procmux$1528 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1492 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1495 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1501 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1504 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1507 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1510 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1513 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1516 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1519 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1537 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1545 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1548 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1551 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1554 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1557 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1560 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1563 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1585 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1595
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1605
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1615
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1659 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1694 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1702 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1748
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1846 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1876 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1913 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1918
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$2091 (pure)
    Root of a mux tree: $techmap\pixel_generator.rgb_fifo.$procmux$1402 (pure)
    Root of a mux tree: $techmap\pixel_generator.rgb_fifo.$procmux$1408 (pure)
    Root of a mux tree: $techmap\pixel_generator.rgb_fifo.$procmux$1411 (pure)
    Root of a mux tree: $techmap\pixel_generator.rgb_fifo.$procmux$1414 (pure)
    Root of a mux tree: $techmap\pixel_generator.rgb_fifo.$procmux$1417 (pure)
    Root of a mux tree: $techmap\pixel_generator.rgb_fifo.$procmux$1447 (pure)
    Root of a mux tree: $techmap\pixel_generator.rgb_fifo.$procmux$1477 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2328 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2343 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2364 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2379 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2395 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2413 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2328 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2343 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2364 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2379 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2395 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2413 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2208 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2211 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2214 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2217 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2220 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2229 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2235 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2247 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2252
    Root of a mux tree: $techmap\wbm.$procmux$2266 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2275 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2286 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2292 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2295 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2298 (pure)
    Root of a mux tree: $techmap\wbm.$techmap$procdff$2811.$procmux$2899 (pure)
    Root of a mux tree: $techmap\wbm.$techmap$procdff$2813.$procmux$2906 (pure)
    Root of a mux tree: $techmap\wbm.$ternary$vga_wb_master.v:399$267 (pure)
    Root of a mux tree: $techmap\wbm.clut_sw_fifo.$procmux$2109 (pure)
    Root of a mux tree: $techmap\wbm.clut_sw_fifo.$procmux$2112 (pure)
    Root of a mux tree: $techmap\wbm.clut_sw_fifo.$procmux$2115 (pure)
    Root of a mux tree: $techmap\wbm.clut_sw_fifo.$procmux$2145 (pure)
    Root of a mux tree: $techmap\wbm.clut_sw_fifo.$procmux$2175 (pure)
    Root of a mux tree: $techmap\wbm.data_fifo.$procmux$2636 (pure)
    Root of a mux tree: $techmap\wbm.data_fifo.$procmux$2642 (pure)
    Root of a mux tree: $techmap\wbm.data_fifo.$procmux$2648 (pure)
    Root of a mux tree: $techmap\wbm.data_fifo.$procmux$2651 (pure)
    Root of a mux tree: $techmap\wbm.data_fifo.$procmux$2681 (pure)
    Root of a mux tree: $techmap\wbm.data_fifo.$procmux$2711 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2843.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2844.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2847.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2848.$procmux$2885 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2849.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2850.$procmux$2885 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2851.$procmux$2892 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2852.$procmux$2892 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2853.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2854.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2855.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$ternary$vga_wb_slave.v:452$177 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

5.7.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vga_enh_top.
Performed a total of 0 changes.

5.7.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vga_enh_top'.
Removed a total of 0 cells.

5.7.20. Executing OPT_RMDFF pass (remove dff with constant values).

5.7.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vga_enh_top..
  removing buffer cell `$techmap\line_fifo.$or$vga_fifo_dc.v:147$948': $techmap\line_fifo.$0\wrst[0:0] = \line_fifo.wclr

5.7.22. Executing OPT_EXPR pass (perform const folding).

5.7.23. Rerunning OPT passes. (Maybe there is more to do..)

5.7.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vga_enh_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1072 (pure)
    Root of a mux tree: $procmux$1075 (pure)
    Root of a mux tree: $techmap\clut_mem.$ternary$vga_csm_pb.v:128$1044 (pure)
    Root of a mux tree: $techmap\clut_mem.$ternary$vga_csm_pb.v:130$1048 (pure)
    Root of a mux tree: $techmap\clut_mem.clut_mem.$procmux$1384 (pure)
    Root of a mux tree: $techmap\clut_mem.clut_mem.$procmux$1387 (pure)
    Root of a mux tree: $techmap\clut_mem.clut_mem.$procmux$1390 (pure)
    Root of a mux tree: $techmap\line_fifo.$procmux$1189 (pure)
    Root of a mux tree: $techmap\line_fifo.$procmux$1249 (pure)
    Root of a mux tree: $techmap\line_fifo.$procmux$1309 (pure)
    Root of a mux tree: $techmap\line_fifo.$procmux$1315 (pure)
    Root of a mux tree: $techmap\line_fifo.$procmux$1375 (pure)
    Root of a mux tree: $techmap\line_fifo.$procmux$1381 (pure)
    Root of a mux tree: $techmap\line_fifo.fifo_dc_mem.$procmux$1522 (pure)
    Root of a mux tree: $techmap\line_fifo.fifo_dc_mem.$procmux$1525 (pure)
    Root of a mux tree: $techmap\line_fifo.fifo_dc_mem.$procmux$1528 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1492 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1495 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1501 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1504 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1507 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1510 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1513 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1516 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1519 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1537 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1545 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1548 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1551 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1554 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1557 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1560 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1563 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1585 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1595
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1605
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1615
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1659 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1694 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1702 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1748
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1846 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1876 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1913 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1918
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$2091 (pure)
    Root of a mux tree: $techmap\pixel_generator.rgb_fifo.$procmux$1402 (pure)
    Root of a mux tree: $techmap\pixel_generator.rgb_fifo.$procmux$1408 (pure)
    Root of a mux tree: $techmap\pixel_generator.rgb_fifo.$procmux$1411 (pure)
    Root of a mux tree: $techmap\pixel_generator.rgb_fifo.$procmux$1414 (pure)
    Root of a mux tree: $techmap\pixel_generator.rgb_fifo.$procmux$1417 (pure)
    Root of a mux tree: $techmap\pixel_generator.rgb_fifo.$procmux$1447 (pure)
    Root of a mux tree: $techmap\pixel_generator.rgb_fifo.$procmux$1477 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2328 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2343 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2364 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2379 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2395 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2413 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2328 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2343 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2364 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2379 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2395 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2413 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2208 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2211 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2214 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2217 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2220 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2229 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2235 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2247 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2252
    Root of a mux tree: $techmap\wbm.$procmux$2266 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2275 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2286 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2292 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2295 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2298 (pure)
    Root of a mux tree: $techmap\wbm.$techmap$procdff$2811.$procmux$2899 (pure)
    Root of a mux tree: $techmap\wbm.$techmap$procdff$2813.$procmux$2906 (pure)
    Root of a mux tree: $techmap\wbm.$ternary$vga_wb_master.v:399$267 (pure)
    Root of a mux tree: $techmap\wbm.clut_sw_fifo.$procmux$2109 (pure)
    Root of a mux tree: $techmap\wbm.clut_sw_fifo.$procmux$2112 (pure)
    Root of a mux tree: $techmap\wbm.clut_sw_fifo.$procmux$2115 (pure)
    Root of a mux tree: $techmap\wbm.clut_sw_fifo.$procmux$2145 (pure)
    Root of a mux tree: $techmap\wbm.clut_sw_fifo.$procmux$2175 (pure)
    Root of a mux tree: $techmap\wbm.data_fifo.$procmux$2636 (pure)
    Root of a mux tree: $techmap\wbm.data_fifo.$procmux$2642 (pure)
    Root of a mux tree: $techmap\wbm.data_fifo.$procmux$2648 (pure)
    Root of a mux tree: $techmap\wbm.data_fifo.$procmux$2651 (pure)
    Root of a mux tree: $techmap\wbm.data_fifo.$procmux$2681 (pure)
    Root of a mux tree: $techmap\wbm.data_fifo.$procmux$2711 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2843.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2844.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2847.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2848.$procmux$2885 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2849.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2850.$procmux$2885 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2851.$procmux$2892 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2852.$procmux$2892 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2853.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2854.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2855.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$ternary$vga_wb_slave.v:452$177 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

5.7.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vga_enh_top.
Performed a total of 0 changes.

5.7.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vga_enh_top'.
  Cell `$techmap\wbm.$procdff$2832' is identical to cell `$techmap\line_fifo.$procdff$2740'.
    Redirecting output \Q: \wbm.sclr = \line_fifo.wrst
    Removing $dff cell `$techmap\wbm.$procdff$2832' from module `\vga_enh_top'.
Removed a total of 1 cells.

5.7.27. Executing OPT_RMDFF pass (remove dff with constant values).

5.7.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vga_enh_top..

5.7.29. Executing OPT_EXPR pass (perform const folding).

5.7.30. Rerunning OPT passes. (Maybe there is more to do..)

5.7.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vga_enh_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1072 (pure)
    Root of a mux tree: $procmux$1075 (pure)
    Root of a mux tree: $techmap\clut_mem.$ternary$vga_csm_pb.v:128$1044 (pure)
    Root of a mux tree: $techmap\clut_mem.$ternary$vga_csm_pb.v:130$1048 (pure)
    Root of a mux tree: $techmap\clut_mem.clut_mem.$procmux$1384 (pure)
    Root of a mux tree: $techmap\clut_mem.clut_mem.$procmux$1387 (pure)
    Root of a mux tree: $techmap\clut_mem.clut_mem.$procmux$1390 (pure)
    Root of a mux tree: $techmap\line_fifo.$procmux$1189 (pure)
    Root of a mux tree: $techmap\line_fifo.$procmux$1249 (pure)
    Root of a mux tree: $techmap\line_fifo.$procmux$1309 (pure)
    Root of a mux tree: $techmap\line_fifo.$procmux$1315 (pure)
    Root of a mux tree: $techmap\line_fifo.$procmux$1375 (pure)
    Root of a mux tree: $techmap\line_fifo.$procmux$1381 (pure)
    Root of a mux tree: $techmap\line_fifo.fifo_dc_mem.$procmux$1522 (pure)
    Root of a mux tree: $techmap\line_fifo.fifo_dc_mem.$procmux$1525 (pure)
    Root of a mux tree: $techmap\line_fifo.fifo_dc_mem.$procmux$1528 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1492 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1495 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1501 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1504 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1507 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1510 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1513 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1516 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1519 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1537 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1545 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1548 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1551 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1554 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1557 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1560 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1563 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1585 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1595
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1605
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1615
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1659 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1694 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1702 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1748
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1846 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1876 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1913 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1918
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$2091 (pure)
    Root of a mux tree: $techmap\pixel_generator.rgb_fifo.$procmux$1402 (pure)
    Root of a mux tree: $techmap\pixel_generator.rgb_fifo.$procmux$1408 (pure)
    Root of a mux tree: $techmap\pixel_generator.rgb_fifo.$procmux$1411 (pure)
    Root of a mux tree: $techmap\pixel_generator.rgb_fifo.$procmux$1414 (pure)
    Root of a mux tree: $techmap\pixel_generator.rgb_fifo.$procmux$1417 (pure)
    Root of a mux tree: $techmap\pixel_generator.rgb_fifo.$procmux$1447 (pure)
    Root of a mux tree: $techmap\pixel_generator.rgb_fifo.$procmux$1477 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2328 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2343 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2364 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2379 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2395 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2413 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2328 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2343 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2364 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2379 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2395 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2413 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2208 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2211 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2214 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2217 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2220 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2229 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2235 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2247 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2252
    Root of a mux tree: $techmap\wbm.$procmux$2266 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2275 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2286 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2292 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2295 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2298 (pure)
    Root of a mux tree: $techmap\wbm.$techmap$procdff$2811.$procmux$2899 (pure)
    Root of a mux tree: $techmap\wbm.$techmap$procdff$2813.$procmux$2906 (pure)
    Root of a mux tree: $techmap\wbm.$ternary$vga_wb_master.v:399$267 (pure)
    Root of a mux tree: $techmap\wbm.clut_sw_fifo.$procmux$2109 (pure)
    Root of a mux tree: $techmap\wbm.clut_sw_fifo.$procmux$2112 (pure)
    Root of a mux tree: $techmap\wbm.clut_sw_fifo.$procmux$2115 (pure)
    Root of a mux tree: $techmap\wbm.clut_sw_fifo.$procmux$2145 (pure)
    Root of a mux tree: $techmap\wbm.clut_sw_fifo.$procmux$2175 (pure)
    Root of a mux tree: $techmap\wbm.data_fifo.$procmux$2636 (pure)
    Root of a mux tree: $techmap\wbm.data_fifo.$procmux$2642 (pure)
    Root of a mux tree: $techmap\wbm.data_fifo.$procmux$2648 (pure)
    Root of a mux tree: $techmap\wbm.data_fifo.$procmux$2651 (pure)
    Root of a mux tree: $techmap\wbm.data_fifo.$procmux$2681 (pure)
    Root of a mux tree: $techmap\wbm.data_fifo.$procmux$2711 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2843.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2844.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2847.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2848.$procmux$2885 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2849.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2850.$procmux$2885 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2851.$procmux$2892 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2852.$procmux$2892 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2853.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2854.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2855.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$ternary$vga_wb_slave.v:452$177 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

5.7.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vga_enh_top.
Performed a total of 0 changes.

5.7.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vga_enh_top'.
Removed a total of 0 cells.

5.7.34. Executing OPT_RMDFF pass (remove dff with constant values).

5.7.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vga_enh_top..

5.7.36. Executing OPT_EXPR pass (perform const folding).

5.7.37. Finished OPT passes. (There is nothing left to do.)

5.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 2) from port B of cell vga_enh_top.$techmap\line_fifo.$add$vga_fifo_dc.v:209$1019 ($add).
Removed top 1 bits (of 2) from port B of cell vga_enh_top.$techmap\wbm.$procmux$2284_CMP0 ($eq).
Removed top 1 bits (of 3) from mux cell vga_enh_top.$techmap\wbm.$ternary$vga_wb_master.v:437$286 ($mux).
Removed top 2 bits (of 3) from port B of cell vga_enh_top.$techmap\wbm.$eq$vga_wb_master.v:435$283 ($eq).
Removed top 1 bits (of 10) from port A of cell vga_enh_top.$techmap\wbm.$add$vga_wb_master.v:382$260 ($add).
Removed top 9 bits (of 10) from port B of cell vga_enh_top.$techmap\wbm.$add$vga_wb_master.v:382$260 ($add).
Removed top 29 bits (of 30) from port B of cell vga_enh_top.$techmap\wbm.$add$vga_wb_master.v:354$245 ($add).
Removed top 1 bits (of 17) from port A of cell vga_enh_top.$techmap\wbm.$sub$vga_wb_master.v:323$235 ($sub).
Removed top 16 bits (of 17) from port B of cell vga_enh_top.$techmap\wbm.$sub$vga_wb_master.v:323$235 ($sub).
Removed top 1 bits (of 17) from port A of cell vga_enh_top.$techmap\wbm.$sub$vga_wb_master.v:277$226 ($sub).
Removed top 16 bits (of 17) from port B of cell vga_enh_top.$techmap\wbm.$sub$vga_wb_master.v:277$226 ($sub).
Removed top 1 bits (of 3) from port A of cell vga_enh_top.$techmap\wbm.$sub$vga_wb_master.v:274$224 ($sub).
Removed top 2 bits (of 3) from port B of cell vga_enh_top.$techmap\wbm.$sub$vga_wb_master.v:274$224 ($sub).
Removed top 1 bits (of 4) from port A of cell vga_enh_top.$techmap\wbm.$sub$vga_wb_master.v:246$217 ($sub).
Removed top 3 bits (of 4) from port B of cell vga_enh_top.$techmap\wbm.$sub$vga_wb_master.v:246$217 ($sub).
Removed top 6 bits (of 10) from port B of cell vga_enh_top.$techmap\wbs.$procmux$2623_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell vga_enh_top.$techmap\wbs.$procmux$2611_CMP0 ($eq).
Removed top 5 bits (of 10) from port B of cell vga_enh_top.$techmap\wbs.$procmux$2600_CMP0 ($eq).
Removed top 5 bits (of 10) from port B of cell vga_enh_top.$techmap\wbs.$procmux$2590_CMP0 ($eq).
Removed top 7 bits (of 10) from port B of cell vga_enh_top.$techmap\wbs.$procmux$2581_CMP0 ($eq).
Removed top 7 bits (of 10) from port B of cell vga_enh_top.$techmap\wbs.$procmux$2567_CMP0 ($eq).
Removed top 8 bits (of 10) from port B of cell vga_enh_top.$techmap\wbs.$procmux$2554_CMP0 ($eq).
Removed top 8 bits (of 10) from port B of cell vga_enh_top.$techmap\wbs.$procmux$2537_CMP0 ($eq).
Removed top 7 bits (of 10) from port B of cell vga_enh_top.$techmap\wbs.$procmux$2521_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell vga_enh_top.$techmap\wbs.$procmux$2427_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell vga_enh_top.$techmap\wbs.$procmux$2426_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell vga_enh_top.$techmap\wbs.$procmux$2425_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell vga_enh_top.$techmap\wbs.$procmux$2424_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell vga_enh_top.$techmap\wbs.$procmux$2423_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell vga_enh_top.$techmap\wbs.$procmux$2422_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell vga_enh_top.$techmap\wbs.$procmux$2421_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell vga_enh_top.$techmap\wbs.$procmux$2419_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell vga_enh_top.$techmap\wbs.$procmux$2418_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell vga_enh_top.$techmap\wbs.$eq$vga_wb_slave.v:327$149 ($eq).
Removed top 3 bits (of 8) from port B of cell vga_enh_top.$techmap\wbs.$eq$vga_wb_slave.v:289$135 ($eq).
Removed top 4 bits (of 8) from port B of cell vga_enh_top.$techmap\wbs.$eq$vga_wb_slave.v:288$133 ($eq).
Removed cell vga_enh_top.$techmap\wbm.data_fifo.$procmux$2651 ($mux).
Removed cell vga_enh_top.$techmap\wbm.data_fifo.$procmux$2648 ($mux).
Removed top 31 bits (of 32) from port B of cell vga_enh_top.$techmap\wbm.data_fifo.$sub$vga_fifo.v:236$686 ($sub).
Removed top 27 bits (of 32) from port Y of cell vga_enh_top.$techmap\wbm.data_fifo.$sub$vga_fifo.v:236$686 ($sub).
Removed top 31 bits (of 32) from port B of cell vga_enh_top.$techmap\wbm.data_fifo.$add$vga_fifo.v:234$683 ($add).
Removed top 27 bits (of 32) from port Y of cell vga_enh_top.$techmap\wbm.data_fifo.$add$vga_fifo.v:234$683 ($add).
Removed cell vga_enh_top.$techmap\clut_mem.clut_mem.$procmux$1390 ($mux).
Removed cell vga_enh_top.$techmap\clut_mem.clut_mem.$procmux$1387 ($mux).
Removed top 1 bits (of 2) from port B of cell vga_enh_top.$techmap\pixel_generator.color_proc.$procmux$2063_CMP0 ($eq).
Removed top 4 bits (of 7) from mux cell vga_enh_top.$techmap\pixel_generator.color_proc.$procmux$2047 ($mux).
Removed top 6 bits (of 7) from mux cell vga_enh_top.$techmap\pixel_generator.color_proc.$procmux$1995 ($mux).
Removed top 6 bits (of 7) from mux cell vga_enh_top.$techmap\pixel_generator.color_proc.$procmux$1918 ($mux).
Removed top 6 bits (of 7) from port B of cell vga_enh_top.$techmap\pixel_generator.color_proc.$procmux$1570_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell vga_enh_top.$techmap\pixel_generator.color_proc.$procmux$1569_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell vga_enh_top.$techmap\pixel_generator.color_proc.$procmux$1568_CMP0 ($eq).
Removed top 3 bits (of 7) from port B of cell vga_enh_top.$techmap\pixel_generator.color_proc.$procmux$1567_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell vga_enh_top.$techmap\pixel_generator.color_proc.$procmux$1566_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell vga_enh_top.$techmap\pixel_generator.color_proc.$procmux$1565_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell vga_enh_top.$techmap\pixel_generator.color_proc.$sub$vga_colproc.v:502$351 ($sub).
Removed top 1 bits (of 2) from port B of cell vga_enh_top.$techmap\pixel_generator.color_proc.$ne$vga_colproc.v:394$343 ($ne).
Removed top 1 bits (of 2) from port B of cell vga_enh_top.$techmap\pixel_generator.color_proc.$eq$vga_colproc.v:213$318 ($eq).
Removed cell vga_enh_top.$techmap\pixel_generator.rgb_fifo.$procmux$1417 ($mux).
Removed cell vga_enh_top.$techmap\pixel_generator.rgb_fifo.$procmux$1414 ($mux).
Removed top 31 bits (of 32) from port B of cell vga_enh_top.$techmap\pixel_generator.rgb_fifo.$sub$vga_fifo.v:236$881 ($sub).
Removed top 27 bits (of 32) from port Y of cell vga_enh_top.$techmap\pixel_generator.rgb_fifo.$sub$vga_fifo.v:236$881 ($sub).
Removed top 31 bits (of 32) from port B of cell vga_enh_top.$techmap\pixel_generator.rgb_fifo.$add$vga_fifo.v:234$878 ($add).
Removed top 27 bits (of 32) from port Y of cell vga_enh_top.$techmap\pixel_generator.rgb_fifo.$add$vga_fifo.v:234$878 ($add).
Removed cell vga_enh_top.$techmap\line_fifo.fifo_dc_mem.$procmux$1528 ($mux).
Removed cell vga_enh_top.$techmap\line_fifo.fifo_dc_mem.$procmux$1525 ($mux).
Removed cell vga_enh_top.$techmap\wbm.clut_sw_fifo.$procmux$2115 ($mux).
Removed cell vga_enh_top.$techmap\wbm.clut_sw_fifo.$procmux$2112 ($mux).
Removed top 4 bits (of 5) from port B of cell vga_enh_top.$techmap\pixel_generator.vtgen.ver_gen.$procmux$2324_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell vga_enh_top.$techmap\pixel_generator.vtgen.ver_gen.$procmux$2323_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell vga_enh_top.$techmap\pixel_generator.vtgen.ver_gen.$procmux$2319_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell vga_enh_top.$techmap\pixel_generator.vtgen.ver_gen.$procmux$2315_CMP0 ($eq).
Removed top 1 bits (of 17) from port A of cell vga_enh_top.$techmap\pixel_generator.vtgen.ver_gen.$sub$vga_vtim.v:98$189 ($sub).
Removed top 16 bits (of 17) from port B of cell vga_enh_top.$techmap\pixel_generator.vtgen.ver_gen.$sub$vga_vtim.v:98$189 ($sub).
Removed top 1 bits (of 17) from port A of cell vga_enh_top.$techmap\pixel_generator.vtgen.ver_gen.$sub$vga_vtim.v:95$188 ($sub).
Removed top 16 bits (of 17) from port B of cell vga_enh_top.$techmap\pixel_generator.vtgen.ver_gen.$sub$vga_vtim.v:95$188 ($sub).
Removed top 4 bits (of 5) from port B of cell vga_enh_top.$techmap\pixel_generator.vtgen.hor_gen.$procmux$2324_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell vga_enh_top.$techmap\pixel_generator.vtgen.hor_gen.$procmux$2323_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell vga_enh_top.$techmap\pixel_generator.vtgen.hor_gen.$procmux$2319_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell vga_enh_top.$techmap\pixel_generator.vtgen.hor_gen.$procmux$2315_CMP0 ($eq).
Removed top 1 bits (of 17) from port A of cell vga_enh_top.$techmap\pixel_generator.vtgen.hor_gen.$sub$vga_vtim.v:98$189 ($sub).
Removed top 16 bits (of 17) from port B of cell vga_enh_top.$techmap\pixel_generator.vtgen.hor_gen.$sub$vga_vtim.v:98$189 ($sub).
Removed top 1 bits (of 17) from port A of cell vga_enh_top.$techmap\pixel_generator.vtgen.hor_gen.$sub$vga_vtim.v:95$188 ($sub).
Removed top 16 bits (of 17) from port B of cell vga_enh_top.$techmap\pixel_generator.vtgen.hor_gen.$sub$vga_vtim.v:95$188 ($sub).
Removed top 6 bits (of 7) from wire vga_enh_top.$techmap\pixel_generator.color_proc.$11\nxt_state[6:0].
Removed top 4 bits (of 7) from wire vga_enh_top.$techmap\pixel_generator.color_proc.$4\nxt_state[6:0].
Removed top 6 bits (of 7) from wire vga_enh_top.$techmap\pixel_generator.color_proc.$8\nxt_state[6:0].
Removed top 27 bits (of 32) from wire vga_enh_top.$techmap\pixel_generator.rgb_fifo.$add$vga_fifo.v:234$878_Y.
Removed top 1 bits (of 3) from wire vga_enh_top.$techmap\wbm.$ternary$vga_wb_master.v:437$286_Y.
Removed top 27 bits (of 32) from wire vga_enh_top.$techmap\wbm.data_fifo.$add$vga_fifo.v:234$683_Y.
Removed top 27 bits (of 32) from wire vga_enh_top.$techmap\wbm.data_fifo.$sub$vga_fifo.v:236$686_Y.
Removed top 2 bits (of 8) from wire vga_enh_top.wbs.REG_ADR.

5.9. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module vga_enh_top:
  creating $macc model for $techmap\line_fifo.$add$vga_fifo_dc.v:157$956 ($add).
  creating $macc model for $techmap\line_fifo.$add$vga_fifo_dc.v:167$971 ($add).
  creating $macc model for $techmap\line_fifo.$add$vga_fifo_dc.v:207$1011 ($add).
  creating $macc model for $techmap\line_fifo.$add$vga_fifo_dc.v:209$1019 ($add).
  creating $macc model for $techmap\pixel_generator.color_proc.$sub$vga_colproc.v:502$351 ($sub).
  creating $macc model for $techmap\pixel_generator.rgb_fifo.$add$vga_fifo.v:214$859 ($add).
  creating $macc model for $techmap\pixel_generator.rgb_fifo.$add$vga_fifo.v:234$878 ($add).
  creating $macc model for $techmap\pixel_generator.rgb_fifo.$sub$vga_fifo.v:236$881 ($sub).
  creating $macc model for $techmap\pixel_generator.vtgen.hor_gen.$sub$vga_vtim.v:95$188 ($sub).
  creating $macc model for $techmap\pixel_generator.vtgen.hor_gen.$sub$vga_vtim.v:98$189 ($sub).
  creating $macc model for $techmap\pixel_generator.vtgen.ver_gen.$sub$vga_vtim.v:95$188 ($sub).
  creating $macc model for $techmap\pixel_generator.vtgen.ver_gen.$sub$vga_vtim.v:98$189 ($sub).
  creating $macc model for $techmap\wbm.$add$vga_wb_master.v:354$245 ($add).
  creating $macc model for $techmap\wbm.$add$vga_wb_master.v:382$260 ($add).
  creating $macc model for $techmap\wbm.$sub$vga_wb_master.v:246$217 ($sub).
  creating $macc model for $techmap\wbm.$sub$vga_wb_master.v:274$224 ($sub).
  creating $macc model for $techmap\wbm.$sub$vga_wb_master.v:277$226 ($sub).
  creating $macc model for $techmap\wbm.$sub$vga_wb_master.v:323$235 ($sub).
  creating $macc model for $techmap\wbm.data_fifo.$add$vga_fifo.v:214$664 ($add).
  creating $macc model for $techmap\wbm.data_fifo.$add$vga_fifo.v:234$683 ($add).
  creating $macc model for $techmap\wbm.data_fifo.$sub$vga_fifo.v:236$686 ($sub).
  creating $alu model for $macc $techmap\wbm.data_fifo.$sub$vga_fifo.v:236$686.
  creating $alu model for $macc $techmap\wbm.data_fifo.$add$vga_fifo.v:234$683.
  creating $alu model for $macc $techmap\wbm.data_fifo.$add$vga_fifo.v:214$664.
  creating $alu model for $macc $techmap\wbm.$sub$vga_wb_master.v:323$235.
  creating $alu model for $macc $techmap\wbm.$sub$vga_wb_master.v:277$226.
  creating $alu model for $macc $techmap\wbm.$sub$vga_wb_master.v:274$224.
  creating $alu model for $macc $techmap\wbm.$sub$vga_wb_master.v:246$217.
  creating $alu model for $macc $techmap\wbm.$add$vga_wb_master.v:382$260.
  creating $alu model for $macc $techmap\wbm.$add$vga_wb_master.v:354$245.
  creating $alu model for $macc $techmap\pixel_generator.vtgen.ver_gen.$sub$vga_vtim.v:98$189.
  creating $alu model for $macc $techmap\pixel_generator.vtgen.ver_gen.$sub$vga_vtim.v:95$188.
  creating $alu model for $macc $techmap\pixel_generator.vtgen.hor_gen.$sub$vga_vtim.v:98$189.
  creating $alu model for $macc $techmap\pixel_generator.vtgen.hor_gen.$sub$vga_vtim.v:95$188.
  creating $alu model for $macc $techmap\pixel_generator.rgb_fifo.$sub$vga_fifo.v:236$881.
  creating $alu model for $macc $techmap\pixel_generator.rgb_fifo.$add$vga_fifo.v:234$878.
  creating $alu model for $macc $techmap\pixel_generator.rgb_fifo.$add$vga_fifo.v:214$859.
  creating $alu model for $macc $techmap\pixel_generator.color_proc.$sub$vga_colproc.v:502$351.
  creating $alu model for $macc $techmap\line_fifo.$add$vga_fifo_dc.v:209$1019.
  creating $alu model for $macc $techmap\line_fifo.$add$vga_fifo_dc.v:207$1011.
  creating $alu model for $macc $techmap\line_fifo.$add$vga_fifo_dc.v:167$971.
  creating $alu model for $macc $techmap\line_fifo.$add$vga_fifo_dc.v:157$956.
  creating $alu cell for $techmap\line_fifo.$add$vga_fifo_dc.v:157$956: $auto$alumacc.cc:470:replace_alu$3002
  creating $alu cell for $techmap\line_fifo.$add$vga_fifo_dc.v:207$1011: $auto$alumacc.cc:470:replace_alu$3005
  creating $alu cell for $techmap\line_fifo.$add$vga_fifo_dc.v:167$971: $auto$alumacc.cc:470:replace_alu$3008
  creating $alu cell for $techmap\line_fifo.$add$vga_fifo_dc.v:209$1019: $auto$alumacc.cc:470:replace_alu$3011
  creating $alu cell for $techmap\pixel_generator.color_proc.$sub$vga_colproc.v:502$351: $auto$alumacc.cc:470:replace_alu$3014
  creating $alu cell for $techmap\pixel_generator.rgb_fifo.$add$vga_fifo.v:214$859: $auto$alumacc.cc:470:replace_alu$3017
  creating $alu cell for $techmap\pixel_generator.rgb_fifo.$add$vga_fifo.v:234$878: $auto$alumacc.cc:470:replace_alu$3020
  creating $alu cell for $techmap\pixel_generator.rgb_fifo.$sub$vga_fifo.v:236$881: $auto$alumacc.cc:470:replace_alu$3023
  creating $alu cell for $techmap\pixel_generator.vtgen.hor_gen.$sub$vga_vtim.v:95$188: $auto$alumacc.cc:470:replace_alu$3026
  creating $alu cell for $techmap\pixel_generator.vtgen.hor_gen.$sub$vga_vtim.v:98$189: $auto$alumacc.cc:470:replace_alu$3029
  creating $alu cell for $techmap\pixel_generator.vtgen.ver_gen.$sub$vga_vtim.v:95$188: $auto$alumacc.cc:470:replace_alu$3032
  creating $alu cell for $techmap\pixel_generator.vtgen.ver_gen.$sub$vga_vtim.v:98$189: $auto$alumacc.cc:470:replace_alu$3035
  creating $alu cell for $techmap\wbm.$add$vga_wb_master.v:354$245: $auto$alumacc.cc:470:replace_alu$3038
  creating $alu cell for $techmap\wbm.$add$vga_wb_master.v:382$260: $auto$alumacc.cc:470:replace_alu$3041
  creating $alu cell for $techmap\wbm.$sub$vga_wb_master.v:246$217: $auto$alumacc.cc:470:replace_alu$3044
  creating $alu cell for $techmap\wbm.$sub$vga_wb_master.v:274$224: $auto$alumacc.cc:470:replace_alu$3047
  creating $alu cell for $techmap\wbm.$sub$vga_wb_master.v:277$226: $auto$alumacc.cc:470:replace_alu$3050
  creating $alu cell for $techmap\wbm.$sub$vga_wb_master.v:323$235: $auto$alumacc.cc:470:replace_alu$3053
  creating $alu cell for $techmap\wbm.data_fifo.$add$vga_fifo.v:214$664: $auto$alumacc.cc:470:replace_alu$3056
  creating $alu cell for $techmap\wbm.data_fifo.$add$vga_fifo.v:234$683: $auto$alumacc.cc:470:replace_alu$3059
  creating $alu cell for $techmap\wbm.data_fifo.$sub$vga_fifo.v:236$686: $auto$alumacc.cc:470:replace_alu$3062
  created 21 $alu and 0 $macc cells.

5.10. Executing SHARE pass (SAT-based resource sharing).
Found 3 cells in module vga_enh_top that may be considered for resource sharing.
  Analyzing resource sharing options for $techmap\wbm.data_fifo.$memrd$\mem$vga_fifo.v:203$654 ($memrd):
    Found 1 activation_patterns using ctrl signal \pixel_generator.color_proc.vdat_buffer_rreq.
    No candidates found.
  Analyzing resource sharing options for $techmap\wbm.clut_sw_fifo.$memrd$\mem$vga_fifo.v:203$747 ($memrd):
    Found 1 activation_patterns using ctrl signal { \pixel_generator.color_proc.vdat_buffer_rreq \wbs.ctrl [0] }.
    No candidates found.
  Analyzing resource sharing options for $techmap\clut_mem.clut_mem.$memrd$\mem$generic_spram.v:126$1064 ($memrd):
    Found 2 activation_patterns using ctrl signal { $auto$opt_reduce.cc:132:opt_mux$2959 \wbs.reg_acc }.
    No candidates found.

5.11. Executing OPT pass (performing simple optimizations).

5.11.1. Executing OPT_EXPR pass (perform const folding).

5.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vga_enh_top'.
  Cell `$techmap\clut_mem.clut_mem.$procdff$2749' is identical to cell `$techmap\clut_mem.clut_mem.$procdff$2746'.
    Redirecting output \Q: \clut_mem.clut_mem.ra = $techmap\clut_mem.clut_mem.$memwr$\mem$generic_spram.v:131$1062_ADDR
    Removing $dff cell `$techmap\clut_mem.clut_mem.$procdff$2749' from module `\vga_enh_top'.
  Cell `$auto$alumacc.cc:470:replace_alu$3011' is identical to cell `$auto$alumacc.cc:470:replace_alu$3008'.
    Redirecting output \CO: $auto$alumacc.cc:484:replace_alu$3013 = $auto$alumacc.cc:484:replace_alu$3010
    Redirecting output \X: $auto$alumacc.cc:483:replace_alu$3012 = $auto$alumacc.cc:483:replace_alu$3009
    Redirecting output \Y: $techmap\line_fifo.$add$vga_fifo_dc.v:209$1019_Y = $techmap\line_fifo.$add$vga_fifo_dc.v:167$971_Y
    Removing $alu cell `$auto$alumacc.cc:470:replace_alu$3011' from module `\vga_enh_top'.
  Cell `$techmap\line_fifo.$xor$vga_fifo_dc.v:117$973' is identical to cell `$techmap\line_fifo.$xor$vga_fifo_dc.v:117$1020'.
    Redirecting output \Y: $techmap\line_fifo.$xor$vga_fifo_dc.v:117$973_Y = $techmap\line_fifo.$xor$vga_fifo_dc.v:117$1020_Y
    Removing $xor cell `$techmap\line_fifo.$xor$vga_fifo_dc.v:117$973' from module `\vga_enh_top'.
  Cell `$techmap\line_fifo.$xor$vga_fifo_dc.v:117$974' is identical to cell `$techmap\line_fifo.$xor$vga_fifo_dc.v:117$1021'.
    Redirecting output \Y: $techmap\line_fifo.$xor$vga_fifo_dc.v:117$974_Y = $techmap\line_fifo.$xor$vga_fifo_dc.v:117$1021_Y
    Removing $xor cell `$techmap\line_fifo.$xor$vga_fifo_dc.v:117$974' from module `\vga_enh_top'.
  Cell `$techmap\line_fifo.$xor$vga_fifo_dc.v:117$975' is identical to cell `$techmap\line_fifo.$xor$vga_fifo_dc.v:117$1022'.
    Redirecting output \Y: $techmap\line_fifo.$xor$vga_fifo_dc.v:117$975_Y = $techmap\line_fifo.$xor$vga_fifo_dc.v:117$1022_Y
    Removing $xor cell `$techmap\line_fifo.$xor$vga_fifo_dc.v:117$975' from module `\vga_enh_top'.
  Cell `$techmap\line_fifo.$xor$vga_fifo_dc.v:117$976' is identical to cell `$techmap\line_fifo.$xor$vga_fifo_dc.v:117$1023'.
    Redirecting output \Y: $techmap\line_fifo.$xor$vga_fifo_dc.v:117$976_Y = $techmap\line_fifo.$xor$vga_fifo_dc.v:117$1023_Y
    Removing $xor cell `$techmap\line_fifo.$xor$vga_fifo_dc.v:117$976' from module `\vga_enh_top'.
  Cell `$techmap\line_fifo.$xor$vga_fifo_dc.v:117$977' is identical to cell `$techmap\line_fifo.$xor$vga_fifo_dc.v:117$1024'.
    Redirecting output \Y: $techmap\line_fifo.$xor$vga_fifo_dc.v:117$977_Y = $techmap\line_fifo.$xor$vga_fifo_dc.v:117$1024_Y
    Removing $xor cell `$techmap\line_fifo.$xor$vga_fifo_dc.v:117$977' from module `\vga_enh_top'.
  Cell `$techmap\line_fifo.$xor$vga_fifo_dc.v:117$978' is identical to cell `$techmap\line_fifo.$xor$vga_fifo_dc.v:117$1025'.
    Redirecting output \Y: $techmap\line_fifo.$xor$vga_fifo_dc.v:117$978_Y = $techmap\line_fifo.$xor$vga_fifo_dc.v:117$1025_Y
    Removing $xor cell `$techmap\line_fifo.$xor$vga_fifo_dc.v:117$978' from module `\vga_enh_top'.
  Cell `$techmap\wbm.clut_sw_fifo.$procdff$2803' is identical to cell `$techmap\wbm.$procdff$2823'.
    Redirecting output \Q: $techmap\wbm.clut_sw_fifo.$memwr$\mem$vga_fifo.v:201$712_DATA = \wbm.dImDone
    Removing $dff cell `$techmap\wbm.clut_sw_fifo.$procdff$2803' from module `\vga_enh_top'.
  Cell `$techmap\wbs.$procmux$2590_CMP0' is identical to cell `$techmap\wbs.$eq$vga_wb_slave.v:289$135'.
    Redirecting output \Y: $techmap\wbs.$procmux$2590_CMP = $techmap\wbs.$eq$vga_wb_slave.v:289$135_Y
    Removing $eq cell `$techmap\wbs.$procmux$2590_CMP0' from module `\vga_enh_top'.
  Cell `$techmap\wbs.$procmux$2611_CMP0' is identical to cell `$techmap\wbs.$eq$vga_wb_slave.v:288$133'.
    Redirecting output \Y: $techmap\wbs.$procmux$2611_CMP = $techmap\wbs.$eq$vga_wb_slave.v:288$133_Y
    Removing $eq cell `$techmap\wbs.$procmux$2611_CMP0' from module `\vga_enh_top'.
Removed a total of 11 cells.

5.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vga_enh_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $techmap\clut_mem.$ternary$vga_csm_pb.v:128$1044 (pure)
    Root of a mux tree: $techmap\clut_mem.$ternary$vga_csm_pb.v:129$1045 (pure)
    Root of a mux tree: $techmap\clut_mem.$ternary$vga_csm_pb.v:130$1048 (pure)
    Root of a mux tree: $techmap\clut_mem.clut_mem.$procmux$1384 (pure)
    Root of a mux tree: $techmap\line_fifo.$procmux$1189 (pure)
    Root of a mux tree: $techmap\line_fifo.$procmux$1249 (pure)
    Root of a mux tree: $techmap\line_fifo.$procmux$1309 (pure)
    Root of a mux tree: $techmap\line_fifo.$procmux$1315 (pure)
    Root of a mux tree: $techmap\line_fifo.$procmux$1375 (pure)
    Root of a mux tree: $techmap\line_fifo.$procmux$1381 (pure)
    Root of a mux tree: $procmux$1072 (pure)
    Root of a mux tree: $procmux$1075 (pure)
    Root of a mux tree: $techmap\line_fifo.fifo_dc_mem.$procmux$1522 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1492 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1495 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1501 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1504 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1507 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1510 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1513 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1516 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1519 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1537 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1545 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1548 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1551 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1554 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1557 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1560 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1563 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1585 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1595
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1605
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1615
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1659 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1694 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1702 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1748
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1846 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1876 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1913 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1918
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$2091 (pure)
    Root of a mux tree: $techmap\pixel_generator.rgb_fifo.$procmux$1402 (pure)
    Root of a mux tree: $techmap\pixel_generator.rgb_fifo.$procmux$1408 (pure)
    Root of a mux tree: $techmap\pixel_generator.rgb_fifo.$procmux$1411 (pure)
    Root of a mux tree: $techmap\pixel_generator.rgb_fifo.$procmux$1447 (pure)
    Root of a mux tree: $techmap\pixel_generator.rgb_fifo.$procmux$1477 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2328 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2343 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2364 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2379 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2395 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2413 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2328 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2343 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2364 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2379 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2395 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2413 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2208 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2211 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2214 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2217 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2220 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2229 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2235 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2247 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2252
    Root of a mux tree: $techmap\wbm.$procmux$2266 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2275 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2286 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2292 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2295 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2298 (pure)
    Root of a mux tree: $techmap\wbm.$techmap$procdff$2811.$procmux$2899 (pure)
    Root of a mux tree: $techmap\wbm.$techmap$procdff$2813.$procmux$2906 (pure)
    Root of a mux tree: $techmap\wbm.$ternary$vga_wb_master.v:399$267 (pure)
    Root of a mux tree: $techmap\wbm.clut_sw_fifo.$procmux$2109 (pure)
    Root of a mux tree: $techmap\wbm.clut_sw_fifo.$procmux$2145 (pure)
    Root of a mux tree: $techmap\wbm.clut_sw_fifo.$procmux$2175 (pure)
    Root of a mux tree: $techmap\wbm.data_fifo.$procmux$2636 (pure)
    Root of a mux tree: $techmap\wbm.data_fifo.$procmux$2642 (pure)
    Root of a mux tree: $techmap\wbm.data_fifo.$procmux$2681 (pure)
    Root of a mux tree: $techmap\wbm.data_fifo.$procmux$2711 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2843.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2844.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2847.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2848.$procmux$2885 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2849.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2850.$procmux$2885 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2851.$procmux$2892 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2852.$procmux$2892 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2853.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2854.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2855.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$ternary$vga_wb_slave.v:452$177 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

5.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vga_enh_top.
Performed a total of 0 changes.

5.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1918' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1714'.
    Redirecting output \Y: $auto$wreduce.cc:347:run$2994 [0] = $techmap\pixel_generator.color_proc.$13\ivdat_buf_rreq[0:0]
    Removing $mux cell `$techmap\pixel_generator.color_proc.$procmux$1918' from module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.color_proc.$procmux$1995' is identical to cell `$techmap\pixel_generator.color_proc.$procmux$1869'.
    Redirecting output \Y: $auto$wreduce.cc:347:run$2996 [0] = $techmap\pixel_generator.color_proc.$7\ivdat_buf_rreq[0:0]
    Removing $mux cell `$techmap\pixel_generator.color_proc.$procmux$1995' from module `\vga_enh_top'.
Removed a total of 2 cells.

5.11.6. Executing OPT_RMDFF pass (remove dff with constant values).

5.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vga_enh_top..

5.11.8. Executing OPT_EXPR pass (perform const folding).

5.11.9. Rerunning OPT passes. (Maybe there is more to do..)

5.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vga_enh_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1072 (pure)
    Root of a mux tree: $procmux$1075 (pure)
    Root of a mux tree: $techmap\clut_mem.$ternary$vga_csm_pb.v:128$1044 (pure)
    Root of a mux tree: $techmap\clut_mem.$ternary$vga_csm_pb.v:129$1045 (pure)
    Root of a mux tree: $techmap\clut_mem.$ternary$vga_csm_pb.v:130$1048 (pure)
    Root of a mux tree: $techmap\clut_mem.clut_mem.$procmux$1384 (pure)
    Root of a mux tree: $techmap\line_fifo.$procmux$1189 (pure)
    Root of a mux tree: $techmap\line_fifo.$procmux$1249 (pure)
    Root of a mux tree: $techmap\line_fifo.$procmux$1309 (pure)
    Root of a mux tree: $techmap\line_fifo.$procmux$1315 (pure)
    Root of a mux tree: $techmap\line_fifo.$procmux$1375 (pure)
    Root of a mux tree: $techmap\line_fifo.$procmux$1381 (pure)
    Root of a mux tree: $techmap\line_fifo.fifo_dc_mem.$procmux$1522 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1492 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1495 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1501 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1504 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1507 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1510 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1513 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1516 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1519 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1537 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1545 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1548 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1551 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1554 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1557 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1560 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1563 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1585 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1595
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1605
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1615
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1659 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1694 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1702 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1714
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1748
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1846 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1869
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1876 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1913 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$2091 (pure)
    Root of a mux tree: $techmap\pixel_generator.rgb_fifo.$procmux$1402 (pure)
    Root of a mux tree: $techmap\pixel_generator.rgb_fifo.$procmux$1408 (pure)
    Root of a mux tree: $techmap\pixel_generator.rgb_fifo.$procmux$1411 (pure)
    Root of a mux tree: $techmap\pixel_generator.rgb_fifo.$procmux$1447 (pure)
    Root of a mux tree: $techmap\pixel_generator.rgb_fifo.$procmux$1477 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2328 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2343 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2364 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2379 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2395 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2413 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2328 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2343 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2364 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2379 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2395 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2413 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2208 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2211 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2214 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2217 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2220 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2229 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2235 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2247 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2252
    Root of a mux tree: $techmap\wbm.$procmux$2266 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2275 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2286 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2292 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2295 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2298 (pure)
    Root of a mux tree: $techmap\wbm.$techmap$procdff$2811.$procmux$2899 (pure)
    Root of a mux tree: $techmap\wbm.$techmap$procdff$2813.$procmux$2906 (pure)
    Root of a mux tree: $techmap\wbm.$ternary$vga_wb_master.v:399$267 (pure)
    Root of a mux tree: $techmap\wbm.clut_sw_fifo.$procmux$2109 (pure)
    Root of a mux tree: $techmap\wbm.clut_sw_fifo.$procmux$2145 (pure)
    Root of a mux tree: $techmap\wbm.clut_sw_fifo.$procmux$2175 (pure)
    Root of a mux tree: $techmap\wbm.data_fifo.$procmux$2636 (pure)
    Root of a mux tree: $techmap\wbm.data_fifo.$procmux$2642 (pure)
    Root of a mux tree: $techmap\wbm.data_fifo.$procmux$2681 (pure)
    Root of a mux tree: $techmap\wbm.data_fifo.$procmux$2711 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2843.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2844.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2847.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2848.$procmux$2885 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2849.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2850.$procmux$2885 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2851.$procmux$2892 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2852.$procmux$2892 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2853.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2854.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2855.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$ternary$vga_wb_slave.v:452$177 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

5.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vga_enh_top.
Performed a total of 0 changes.

5.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vga_enh_top'.
Removed a total of 0 cells.

5.11.13. Executing OPT_RMDFF pass (remove dff with constant values).

5.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vga_enh_top..

5.11.15. Executing OPT_EXPR pass (perform const folding).

5.11.16. Finished OPT passes. (There is nothing left to do.)

5.12. Executing FSM pass (extract and optimize FSM).

5.12.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking vga_enh_top.$techmap\clut_mem.clut_mem.$memwr$\mem$generic_spram.v:131$1062_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking vga_enh_top.$techmap\line_fifo.fifo_dc_mem.$memwr$\mem$generic_dpram.v:168$1053_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking vga_enh_top.$techmap\pixel_generator.rgb_fifo.$memwr$\mem$vga_fifo.v:201$814_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking vga_enh_top.$techmap\wbm.data_fifo.$memwr$\mem$vga_fifo.v:201$619_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register vga_enh_top.pixel_generator.color_proc.c_state.
Found FSM state register vga_enh_top.pixel_generator.vtgen.hor_gen.state.
Found FSM state register vga_enh_top.pixel_generator.vtgen.ver_gen.state.
Not marking vga_enh_top.wbm.cti_o as FSM state register:
    Register is connected to module port.
    Users of register don't seem to benefit from recoding.

5.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\pixel_generator.color_proc.c_state' from module `\vga_enh_top'.
  found $dff cell for state register: $techmap\pixel_generator.color_proc.$procdff$2797
  root of input selection tree: $techmap\pixel_generator.color_proc.$0\c_state[6:0]
  found reset state: 7'0000000 (guessed from mux tree)
  found ctrl input: \wbs.ctrl [0]
  found state code: 7'0000000
  found ctrl input: $auto$opt_reduce.cc:132:opt_mux$2993
  found ctrl input: $techmap\pixel_generator.color_proc.$procmux$1565_CMP
  found ctrl input: $techmap\pixel_generator.color_proc.$procmux$1567_CMP
  found ctrl input: $techmap\pixel_generator.color_proc.$procmux$1568_CMP
  found ctrl input: $techmap\pixel_generator.color_proc.$procmux$1569_CMP
  found ctrl input: $techmap\pixel_generator.color_proc.$procmux$1570_CMP
  found ctrl input: $techmap\pixel_generator.color_proc.$procmux$1571_CMP
  found ctrl input: \pixel_generator.rgb_fifo.nword [3]
  found ctrl input: \wbm.data_fifo.empty
  found state code: 7'0000001
  found ctrl input: $techmap\pixel_generator.color_proc.$eq$vga_colproc.v:213$318_Y
  found state code: 7'0100000
  found state code: 7'0010000
  found ctrl input: $techmap\pixel_generator.color_proc.$reduce_or$vga_colproc.v:168$305_Y
  found ctrl input: $techmap\pixel_generator.color_proc.$logic_and$vga_colproc.v:141$303_Y
  found ctrl input: $techmap\pixel_generator.color_proc.$logic_and$vga_colproc.v:168$307_Y
  found ctrl input: $techmap\pixel_generator.color_proc.$procmux$2061_CMP
  found ctrl input: $techmap\pixel_generator.color_proc.$procmux$2062_CMP
  found ctrl input: $techmap\pixel_generator.color_proc.$procmux$2063_CMP
  found ctrl input: $techmap\pixel_generator.color_proc.$procmux$2050_CMP
  found state code: 7'1000000
  found state code: 7'0001000
  found ctrl input: \wbs.ctrl [11]
  found state code: 7'0000010
  found state code: 7'0000100
  found ctrl output: $techmap\pixel_generator.color_proc.$procmux$1571_CMP
  found ctrl output: $techmap\pixel_generator.color_proc.$procmux$1570_CMP
  found ctrl output: $techmap\pixel_generator.color_proc.$procmux$1569_CMP
  found ctrl output: $techmap\pixel_generator.color_proc.$procmux$1568_CMP
  found ctrl output: $techmap\pixel_generator.color_proc.$procmux$1567_CMP
  found ctrl output: $techmap\pixel_generator.color_proc.$procmux$1566_CMP
  found ctrl output: $techmap\pixel_generator.color_proc.$procmux$1565_CMP
  found ctrl output: $techmap\pixel_generator.color_proc.$procmux$1564_CMP
  ctrl inputs: { \pixel_generator.rgb_fifo.nword [3] $techmap\pixel_generator.color_proc.$logic_and$vga_colproc.v:141$303_Y $techmap\pixel_generator.color_proc.$reduce_or$vga_colproc.v:168$305_Y $techmap\pixel_generator.color_proc.$logic_and$vga_colproc.v:168$307_Y $techmap\pixel_generator.color_proc.$eq$vga_colproc.v:213$318_Y $techmap\pixel_generator.color_proc.$procmux$2050_CMP $techmap\pixel_generator.color_proc.$procmux$2061_CMP $techmap\pixel_generator.color_proc.$procmux$2062_CMP $techmap\pixel_generator.color_proc.$procmux$2063_CMP \wbm.data_fifo.empty \wbs.ctrl [11] \wbs.ctrl [0] $auto$opt_reduce.cc:132:opt_mux$2993 }
  ctrl outputs: { $techmap\pixel_generator.color_proc.$0\c_state[6:0] $techmap\pixel_generator.color_proc.$procmux$1564_CMP $techmap\pixel_generator.color_proc.$procmux$1565_CMP $techmap\pixel_generator.color_proc.$procmux$1566_CMP $techmap\pixel_generator.color_proc.$procmux$1567_CMP $techmap\pixel_generator.color_proc.$procmux$1568_CMP $techmap\pixel_generator.color_proc.$procmux$1569_CMP $techmap\pixel_generator.color_proc.$procmux$1570_CMP $techmap\pixel_generator.color_proc.$procmux$1571_CMP }
  transition:  7'0000000 13'-----------0- ->  7'0000000 15'000000000000001
  transition:  7'0000000 13'-0---------1- ->  7'0000000 15'000000000000001
  transition:  7'0000000 13'-1---------1- ->  7'0000001 15'000000100000001
  transition:  7'1000000 13'-----------0- ->  7'0000000 15'000000010000000
  transition:  7'1000000 13'0--------0-1- ->  7'0000001 15'000000110000000
  transition:  7'1000000 13'0--------1-1- ->  7'0000000 15'000000010000000
  transition:  7'1000000 13'1----------1- ->  7'1000000 15'100000010000000
  transition:  7'0100000 13'-----------0- ->  7'0000000 15'000000001000000
  transition:  7'0100000 13'0---0----0-1- ->  7'0000001 15'000000101000000
  transition:  7'0100000 13'0---0----1-1- ->  7'0000000 15'000000001000000
  transition:  7'0100000 13'0---1------1- ->  7'0100000 15'010000001000000
  transition:  7'0100000 13'1----------1- ->  7'0100000 15'010000001000000
  transition:  7'0010000 13'-----------0- ->  7'0000000 15'000000000100000
  transition:  7'0010000 13'0--------0-1- ->  7'0000001 15'000000100100000
  transition:  7'0010000 13'0--------1-1- ->  7'0000000 15'000000000100000
  transition:  7'0010000 13'1----------1- ->  7'0010000 15'001000000100000
  transition:  7'0001000 13'-----------0- ->  7'0000000 15'000000000010000
  transition:  7'0001000 13'0----------1- ->  7'0010000 15'001000000010000
  transition:  7'0001000 13'1----------1- ->  7'0001000 15'000100000010000
  transition:  7'0000100 13'-----------0- ->  7'0000000 15'000000000001000
  transition:  7'0000100 13'-00--------1- ->  7'0000000 15'000000000001000
  transition:  7'0000100 13'-10--------1- ->  7'0000001 15'000000100001000
  transition:  7'0000100 13'--1--------1- ->  7'0000100 15'000010000001000
  transition:  7'0000010 13'-----------0- ->  7'0000000 15'000000000000100
  transition:  7'0000010 13'---0-------1- ->  7'0000010 15'000001000000100
  transition:  7'0000010 13'---1-----0-1- ->  7'0000001 15'000000100000100
  transition:  7'0000010 13'---1-----1-1- ->  7'0000000 15'000000000000100
  transition:  7'0000001 13'-----------0- ->  7'0000000 15'000000000000010
  transition:  7'0000001 13'-----0000--1- -> INVALID_STATE(7'xxxxxxx) 15'xxxxxxx00000010  <ignored invalid transistion!>
  transition:  7'0000001 13'-----1----01- ->  7'0000010 15'000001000000010
  transition:  7'0000001 13'-----1----11- ->  7'0000100 15'000010000000010
  transition:  7'0000001 13'--------1--1- ->  7'0001000 15'000100000000010
  transition:  7'0000001 13'-------1---1- ->  7'0100000 15'010000000000010
  transition:  7'0000001 13'------1----1- ->  7'1000000 15'100000000000010
Extracting FSM `\pixel_generator.vtgen.hor_gen.state' from module `\vga_enh_top'.
  found $dff cell for state register: $techmap\pixel_generator.vtgen.hor_gen.$procdff$2840
  root of input selection tree: $techmap\pixel_generator.vtgen.hor_gen.$0\state[4:0]
  found reset state: 5'00001 (guessed from mux tree)
  found ctrl input: \line_fifo.swclr
  found ctrl input: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2315_CMP
  found ctrl input: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2319_CMP
  found ctrl input: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2323_CMP
  found ctrl input: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2324_CMP
  found ctrl input: \pixel_generator.vtgen.hor_gen.cnt_len_nxt [16]
  found state code: 5'00010
  found ctrl input: \pixel_generator.vtgen.hor_gen.cnt_nxt [16]
  found state code: 5'10000
  found state code: 5'01000
  found state code: 5'00100
  found state code: 5'00001
  found ctrl output: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2324_CMP
  found ctrl output: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2323_CMP
  found ctrl output: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2319_CMP
  found ctrl output: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2315_CMP
  ctrl inputs: { \pixel_generator.vtgen.hor_gen.cnt_nxt [16] \pixel_generator.vtgen.hor_gen.cnt_len_nxt [16] \line_fifo.swclr }
  ctrl outputs: { $techmap\pixel_generator.vtgen.hor_gen.$0\state[4:0] $techmap\pixel_generator.vtgen.hor_gen.$procmux$2315_CMP $techmap\pixel_generator.vtgen.hor_gen.$procmux$2319_CMP $techmap\pixel_generator.vtgen.hor_gen.$procmux$2323_CMP $techmap\pixel_generator.vtgen.hor_gen.$procmux$2324_CMP }
  transition:    5'10000 3'-00 ->    5'10000 9'100000000
  transition:    5'10000 3'-10 ->    5'00010 9'000100000
  transition:    5'10000 3'--1 ->    5'00001 9'000010000
  transition:    5'01000 3'0-0 ->    5'01000 9'010001000
  transition:    5'01000 3'1-0 ->    5'10000 9'100001000
  transition:    5'01000 3'--1 ->    5'00001 9'000011000
  transition:    5'00100 3'0-0 ->    5'00100 9'001000100
  transition:    5'00100 3'1-0 ->    5'01000 9'010000100
  transition:    5'00100 3'--1 ->    5'00001 9'000010100
  transition:    5'00010 3'0-0 ->    5'00010 9'000100010
  transition:    5'00010 3'1-0 ->    5'00100 9'001000010
  transition:    5'00010 3'--1 ->    5'00001 9'000010010
  transition:    5'00001 3'--0 ->    5'00010 9'000100001
  transition:    5'00001 3'--1 ->    5'00001 9'000010001
Extracting FSM `\pixel_generator.vtgen.ver_gen.state' from module `\vga_enh_top'.
  found $dff cell for state register: $techmap\pixel_generator.vtgen.ver_gen.$procdff$2840
  root of input selection tree: $techmap\pixel_generator.vtgen.ver_gen.$0\state[4:0]
  found reset state: 5'00001 (guessed from mux tree)
  found ctrl input: \line_fifo.swclr
  found ctrl input: \pixel_generator.vtgen.vclk_ena
  found ctrl input: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2315_CMP
  found ctrl input: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2319_CMP
  found ctrl input: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2323_CMP
  found ctrl input: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2324_CMP
  found ctrl input: \pixel_generator.vtgen.ver_gen.cnt_len_nxt [16]
  found state code: 5'00010
  found ctrl input: \pixel_generator.vtgen.ver_gen.cnt_nxt [16]
  found state code: 5'10000
  found state code: 5'01000
  found state code: 5'00100
  found state code: 5'00001
  found ctrl output: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2324_CMP
  found ctrl output: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2323_CMP
  found ctrl output: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2319_CMP
  found ctrl output: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2315_CMP
  ctrl inputs: { \pixel_generator.vtgen.ver_gen.cnt_nxt [16] \pixel_generator.vtgen.ver_gen.cnt_len_nxt [16] \pixel_generator.vtgen.vclk_ena \line_fifo.swclr }
  ctrl outputs: { $techmap\pixel_generator.vtgen.ver_gen.$0\state[4:0] $techmap\pixel_generator.vtgen.ver_gen.$procmux$2315_CMP $techmap\pixel_generator.vtgen.ver_gen.$procmux$2319_CMP $techmap\pixel_generator.vtgen.ver_gen.$procmux$2323_CMP $techmap\pixel_generator.vtgen.ver_gen.$procmux$2324_CMP }
  transition:    5'10000 4'--00 ->    5'10000 9'100000000
  transition:    5'10000 4'-010 ->    5'10000 9'100000000
  transition:    5'10000 4'-110 ->    5'00010 9'000100000
  transition:    5'10000 4'---1 ->    5'00001 9'000010000
  transition:    5'01000 4'--00 ->    5'01000 9'010001000
  transition:    5'01000 4'0-10 ->    5'01000 9'010001000
  transition:    5'01000 4'1-10 ->    5'10000 9'100001000
  transition:    5'01000 4'---1 ->    5'00001 9'000011000
  transition:    5'00100 4'--00 ->    5'00100 9'001000100
  transition:    5'00100 4'0-10 ->    5'00100 9'001000100
  transition:    5'00100 4'1-10 ->    5'01000 9'010000100
  transition:    5'00100 4'---1 ->    5'00001 9'000010100
  transition:    5'00010 4'--00 ->    5'00010 9'000100010
  transition:    5'00010 4'0-10 ->    5'00010 9'000100010
  transition:    5'00010 4'1-10 ->    5'00100 9'001000010
  transition:    5'00010 4'---1 ->    5'00001 9'000010010
  transition:    5'00001 4'--00 ->    5'00001 9'000010001
  transition:    5'00001 4'--10 ->    5'00010 9'000100001
  transition:    5'00001 4'---1 ->    5'00001 9'000010001

5.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\pixel_generator.vtgen.ver_gen.state$3081' from module `\vga_enh_top'.
Optimizing FSM `$fsm$\pixel_generator.vtgen.hor_gen.state$3075' from module `\vga_enh_top'.
Optimizing FSM `$fsm$\pixel_generator.color_proc.c_state$3065' from module `\vga_enh_top'.
  Removing unused input signal $auto$opt_reduce.cc:132:opt_mux$2993.

5.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vga_enh_top..
  removing unused `$reduce_or' cell `$auto$opt_reduce.cc:126:opt_mux$2992'.
  removing unused `$dff' cell `$techmap\pixel_generator.color_proc.$procdff$2797'.
  removing unused `$pmux' cell `$techmap\pixel_generator.color_proc.$procmux$2081'.
  removing unused `$mux' cell `$techmap\pixel_generator.color_proc.$procmux$2076'.
  removing unused `$pmux' cell `$techmap\pixel_generator.color_proc.$procmux$2060'.
  removing unused `$mux' cell `$techmap\pixel_generator.color_proc.$procmux$2047'.
  removing unused `$mux' cell `$techmap\pixel_generator.color_proc.$procmux$2032'.
  removing unused `$mux' cell `$techmap\pixel_generator.color_proc.$procmux$2007'.
  removing unused `$mux' cell `$techmap\pixel_generator.color_proc.$procmux$1984'.
  removing unused `$mux' cell `$techmap\pixel_generator.color_proc.$procmux$1956'.
  removing unused `$mux' cell `$techmap\pixel_generator.color_proc.$procmux$1947'.
  removing unused `$mux' cell `$techmap\pixel_generator.color_proc.$procmux$1926'.
  removing unused `$mux' cell `$techmap\pixel_generator.color_proc.$procmux$1913'.
  removing unused `$logic_not' cell `$techmap\pixel_generator.color_proc.$procmux$1571_CMP0'.
  removing unused `$eq' cell `$techmap\pixel_generator.color_proc.$procmux$1570_CMP0'.
  removing unused `$eq' cell `$techmap\pixel_generator.color_proc.$procmux$1569_CMP0'.
  removing unused `$eq' cell `$techmap\pixel_generator.color_proc.$procmux$1568_CMP0'.
  removing unused `$eq' cell `$techmap\pixel_generator.color_proc.$procmux$1567_CMP0'.
  removing unused `$eq' cell `$techmap\pixel_generator.color_proc.$procmux$1566_CMP0'.
  removing unused `$eq' cell `$techmap\pixel_generator.color_proc.$procmux$1565_CMP0'.
  removing unused `$eq' cell `$techmap\pixel_generator.color_proc.$procmux$1564_CMP0'.
  removing unused `$dff' cell `$techmap\pixel_generator.vtgen.ver_gen.$procdff$2840'.
  removing unused `$mux' cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2328'.
  removing unused `$mux' cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2325'.
  removing unused `$eq' cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2324_CMP0'.
  removing unused `$eq' cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2323_CMP0'.
  removing unused `$mux' cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2321'.
  removing unused `$eq' cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2319_CMP0'.
  removing unused `$mux' cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2317'.
  removing unused `$pmux' cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2314'.
  removing unused `$eq' cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2315_CMP0'.
  removing unused `$mux' cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2312'.
  removing unused `$mux' cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2308'.
  removing unused `$dff' cell `$techmap\pixel_generator.vtgen.hor_gen.$procdff$2840'.
  removing unused `$mux' cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2328'.
  removing unused `$eq' cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2324_CMP0'.
  removing unused `$eq' cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2323_CMP0'.
  removing unused `$mux' cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2321'.
  removing unused `$eq' cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2319_CMP0'.
  removing unused `$mux' cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2317'.
  removing unused `$pmux' cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2314'.
  removing unused `$eq' cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2315_CMP0'.
  removing unused `$mux' cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2312'.
  removing unused `$mux' cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2308'.
  removing unused non-port wire \pixel_generator.color_proc.nxt_state.
  removed 1 unused temporary wires.

5.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\pixel_generator.color_proc.c_state$3065' from module `\vga_enh_top'.
  Removing unused output signal $techmap\pixel_generator.color_proc.$0\c_state[6:0] [0].
  Removing unused output signal $techmap\pixel_generator.color_proc.$0\c_state[6:0] [1].
  Removing unused output signal $techmap\pixel_generator.color_proc.$0\c_state[6:0] [2].
  Removing unused output signal $techmap\pixel_generator.color_proc.$0\c_state[6:0] [3].
  Removing unused output signal $techmap\pixel_generator.color_proc.$0\c_state[6:0] [4].
  Removing unused output signal $techmap\pixel_generator.color_proc.$0\c_state[6:0] [5].
  Removing unused output signal $techmap\pixel_generator.color_proc.$0\c_state[6:0] [6].
Optimizing FSM `$fsm$\pixel_generator.vtgen.hor_gen.state$3075' from module `\vga_enh_top'.
  Removing unused output signal $techmap\pixel_generator.vtgen.hor_gen.$0\state[4:0] [0].
  Removing unused output signal $techmap\pixel_generator.vtgen.hor_gen.$0\state[4:0] [1].
  Removing unused output signal $techmap\pixel_generator.vtgen.hor_gen.$0\state[4:0] [2].
  Removing unused output signal $techmap\pixel_generator.vtgen.hor_gen.$0\state[4:0] [3].
  Removing unused output signal $techmap\pixel_generator.vtgen.hor_gen.$0\state[4:0] [4].
Optimizing FSM `$fsm$\pixel_generator.vtgen.ver_gen.state$3081' from module `\vga_enh_top'.
  Removing unused output signal $techmap\pixel_generator.vtgen.ver_gen.$0\state[4:0] [0].
  Removing unused output signal $techmap\pixel_generator.vtgen.ver_gen.$0\state[4:0] [1].
  Removing unused output signal $techmap\pixel_generator.vtgen.ver_gen.$0\state[4:0] [2].
  Removing unused output signal $techmap\pixel_generator.vtgen.ver_gen.$0\state[4:0] [3].
  Removing unused output signal $techmap\pixel_generator.vtgen.ver_gen.$0\state[4:0] [4].

5.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\pixel_generator.color_proc.c_state$3065' from module `\vga_enh_top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000000 -> -------1
  1000000 -> ------1-
  0100000 -> -----1--
  0010000 -> ----1---
  0001000 -> ---1----
  0000100 -> --1-----
  0000010 -> -1------
  0000001 -> 1-------
Recoding FSM `$fsm$\pixel_generator.vtgen.hor_gen.state$3075' from module `\vga_enh_top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  10000 -> ---1-
  01000 -> --1--
  00100 -> -1---
  00010 -> 1----
  00001 -> ----1
Recoding FSM `$fsm$\pixel_generator.vtgen.ver_gen.state$3081' from module `\vga_enh_top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  10000 -> ---1-
  01000 -> --1--
  00100 -> -1---
  00010 -> 1----
  00001 -> ----1

5.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\pixel_generator.color_proc.c_state$3065' from module `\vga_enh_top':
-------------------------------------

  Information on FSM $fsm$\pixel_generator.color_proc.c_state$3065 (\pixel_generator.color_proc.c_state):

  Number of input signals:   12
  Number of output signals:   8
  Number of state bits:       8

  Input signals:
    0: \wbs.ctrl [0]
    1: \wbs.ctrl [11]
    2: \wbm.data_fifo.empty
    3: $techmap\pixel_generator.color_proc.$procmux$2063_CMP
    4: $techmap\pixel_generator.color_proc.$procmux$2062_CMP
    5: $techmap\pixel_generator.color_proc.$procmux$2061_CMP
    6: $techmap\pixel_generator.color_proc.$procmux$2050_CMP
    7: $techmap\pixel_generator.color_proc.$eq$vga_colproc.v:213$318_Y
    8: $techmap\pixel_generator.color_proc.$logic_and$vga_colproc.v:168$307_Y
    9: $techmap\pixel_generator.color_proc.$reduce_or$vga_colproc.v:168$305_Y
   10: $techmap\pixel_generator.color_proc.$logic_and$vga_colproc.v:141$303_Y
   11: \pixel_generator.rgb_fifo.nword [3]

  Output signals:
    0: $techmap\pixel_generator.color_proc.$procmux$1571_CMP
    1: $techmap\pixel_generator.color_proc.$procmux$1570_CMP
    2: $techmap\pixel_generator.color_proc.$procmux$1569_CMP
    3: $techmap\pixel_generator.color_proc.$procmux$1568_CMP
    4: $techmap\pixel_generator.color_proc.$procmux$1567_CMP
    5: $techmap\pixel_generator.color_proc.$procmux$1566_CMP
    6: $techmap\pixel_generator.color_proc.$procmux$1565_CMP
    7: $techmap\pixel_generator.color_proc.$procmux$1564_CMP

  State encoding:
    0: 8'-------1  <RESET STATE>
    1: 8'------1-
    2: 8'-----1--
    3: 8'----1---
    4: 8'---1----
    5: 8'--1-----
    6: 8'-1------
    7: 8'1-------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 12'-----------0   ->     0 8'00000001
      1:     0 12'-0---------1   ->     0 8'00000001
      2:     0 12'-1---------1   ->     7 8'00000001
      3:     1 12'-----------0   ->     0 8'10000000
      4:     1 12'0--------1-1   ->     0 8'10000000
      5:     1 12'1----------1   ->     1 8'10000000
      6:     1 12'0--------0-1   ->     7 8'10000000
      7:     2 12'-----------0   ->     0 8'01000000
      8:     2 12'0---0----1-1   ->     0 8'01000000
      9:     2 12'0---1------1   ->     2 8'01000000
     10:     2 12'1----------1   ->     2 8'01000000
     11:     2 12'0---0----0-1   ->     7 8'01000000
     12:     3 12'-----------0   ->     0 8'00100000
     13:     3 12'0--------1-1   ->     0 8'00100000
     14:     3 12'1----------1   ->     3 8'00100000
     15:     3 12'0--------0-1   ->     7 8'00100000
     16:     4 12'-----------0   ->     0 8'00010000
     17:     4 12'0----------1   ->     3 8'00010000
     18:     4 12'1----------1   ->     4 8'00010000
     19:     5 12'-----------0   ->     0 8'00001000
     20:     5 12'-00--------1   ->     0 8'00001000
     21:     5 12'--1--------1   ->     5 8'00001000
     22:     5 12'-10--------1   ->     7 8'00001000
     23:     6 12'-----------0   ->     0 8'00000100
     24:     6 12'---1-----1-1   ->     0 8'00000100
     25:     6 12'---0-------1   ->     6 8'00000100
     26:     6 12'---1-----0-1   ->     7 8'00000100
     27:     7 12'-----------0   ->     0 8'00000010
     28:     7 12'------1----1   ->     1 8'00000010
     29:     7 12'-------1---1   ->     2 8'00000010
     30:     7 12'--------1--1   ->     4 8'00000010
     31:     7 12'-----1----11   ->     5 8'00000010
     32:     7 12'-----1----01   ->     6 8'00000010

-------------------------------------

FSM `$fsm$\pixel_generator.vtgen.hor_gen.state$3075' from module `\vga_enh_top':
-------------------------------------

  Information on FSM $fsm$\pixel_generator.vtgen.hor_gen.state$3075 (\pixel_generator.vtgen.hor_gen.state):

  Number of input signals:    3
  Number of output signals:   4
  Number of state bits:       5

  Input signals:
    0: \line_fifo.swclr
    1: \pixel_generator.vtgen.hor_gen.cnt_len_nxt [16]
    2: \pixel_generator.vtgen.hor_gen.cnt_nxt [16]

  Output signals:
    0: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2324_CMP
    1: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2323_CMP
    2: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2319_CMP
    3: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2315_CMP

  State encoding:
    0:    5'---1-
    1:    5'--1--
    2:    5'-1---
    3:    5'1----
    4:    5'----1  <RESET STATE>

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 3'-00   ->     0 4'0000
      1:     0 3'-10   ->     3 4'0000
      2:     0 3'--1   ->     4 4'0000
      3:     1 3'1-0   ->     0 4'1000
      4:     1 3'0-0   ->     1 4'1000
      5:     1 3'--1   ->     4 4'1000
      6:     2 3'1-0   ->     1 4'0100
      7:     2 3'0-0   ->     2 4'0100
      8:     2 3'--1   ->     4 4'0100
      9:     3 3'1-0   ->     2 4'0010
     10:     3 3'0-0   ->     3 4'0010
     11:     3 3'--1   ->     4 4'0010
     12:     4 3'--0   ->     3 4'0001
     13:     4 3'--1   ->     4 4'0001

-------------------------------------

FSM `$fsm$\pixel_generator.vtgen.ver_gen.state$3081' from module `\vga_enh_top':
-------------------------------------

  Information on FSM $fsm$\pixel_generator.vtgen.ver_gen.state$3081 (\pixel_generator.vtgen.ver_gen.state):

  Number of input signals:    4
  Number of output signals:   4
  Number of state bits:       5

  Input signals:
    0: \line_fifo.swclr
    1: \pixel_generator.vtgen.vclk_ena
    2: \pixel_generator.vtgen.ver_gen.cnt_len_nxt [16]
    3: \pixel_generator.vtgen.ver_gen.cnt_nxt [16]

  Output signals:
    0: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2324_CMP
    1: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2323_CMP
    2: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2319_CMP
    3: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2315_CMP

  State encoding:
    0:    5'---1-
    1:    5'--1--
    2:    5'-1---
    3:    5'1----
    4:    5'----1  <RESET STATE>

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'--00   ->     0 4'0000
      1:     0 4'-010   ->     0 4'0000
      2:     0 4'-110   ->     3 4'0000
      3:     0 4'---1   ->     4 4'0000
      4:     1 4'1-10   ->     0 4'1000
      5:     1 4'--00   ->     1 4'1000
      6:     1 4'0-10   ->     1 4'1000
      7:     1 4'---1   ->     4 4'1000
      8:     2 4'1-10   ->     1 4'0100
      9:     2 4'--00   ->     2 4'0100
     10:     2 4'0-10   ->     2 4'0100
     11:     2 4'---1   ->     4 4'0100
     12:     3 4'1-10   ->     2 4'0010
     13:     3 4'--00   ->     3 4'0010
     14:     3 4'0-10   ->     3 4'0010
     15:     3 4'---1   ->     4 4'0010
     16:     4 4'--10   ->     3 4'0001
     17:     4 4'--00   ->     4 4'0001
     18:     4 4'---1   ->     4 4'0001

-------------------------------------

5.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\pixel_generator.color_proc.c_state$3065' from module `\vga_enh_top'.
Mapping FSM `$fsm$\pixel_generator.vtgen.hor_gen.state$3075' from module `\vga_enh_top'.
Mapping FSM `$fsm$\pixel_generator.vtgen.ver_gen.state$3081' from module `\vga_enh_top'.

5.13. Executing OPT pass (performing simple optimizations).

5.13.1. Executing OPT_EXPR pass (perform const folding).
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$3211' in module `vga_enh_top' with $logic_not.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$3202' in module `vga_enh_top' with $logic_not.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$3092' in module `vga_enh_top' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$3308' (1) in module `\vga_enh_top' with constant driver `$auto$fsm_map.cc:74:implement_pattern_cache$3307 = \line_fifo.swclr'.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$3304' in module `vga_enh_top' with $logic_not.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$3287' in module `vga_enh_top' with $logic_not.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$3274' in module `vga_enh_top' with $logic_not.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$3261' in module `vga_enh_top' with $logic_not.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$3248' in module `vga_enh_top' with $logic_not.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$3242' (1) in module `\vga_enh_top' with constant driver `$auto$fsm_map.cc:74:implement_pattern_cache$3241 = \line_fifo.swclr'.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$3237' in module `vga_enh_top' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$3233' in module `vga_enh_top' with $logic_not.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$3220' in module `vga_enh_top' with $logic_not.

5.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vga_enh_top'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$3287' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$3304'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$3286 = $auto$fsm_map.cc:74:implement_pattern_cache$3303
    Removing $logic_not cell `$auto$fsm_map.cc:77:implement_pattern_cache$3287' from module `\vga_enh_top'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$3278' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$3295'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$3277 = $auto$fsm_map.cc:74:implement_pattern_cache$3294
    Removing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$3278' from module `\vga_enh_top'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$3274' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$3304'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$3273 = $auto$fsm_map.cc:74:implement_pattern_cache$3303
    Removing $logic_not cell `$auto$fsm_map.cc:77:implement_pattern_cache$3274' from module `\vga_enh_top'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$3269' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$3282'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$3268 = $auto$fsm_map.cc:74:implement_pattern_cache$3281
    Removing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$3269' from module `\vga_enh_top'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$3265' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$3295'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$3264 = $auto$fsm_map.cc:74:implement_pattern_cache$3294
    Removing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$3265' from module `\vga_enh_top'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$3261' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$3304'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$3260 = $auto$fsm_map.cc:74:implement_pattern_cache$3303
    Removing $logic_not cell `$auto$fsm_map.cc:77:implement_pattern_cache$3261' from module `\vga_enh_top'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$3256' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$3282'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$3255 = $auto$fsm_map.cc:74:implement_pattern_cache$3281
    Removing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$3256' from module `\vga_enh_top'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$3248' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$3304'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$3247 = $auto$fsm_map.cc:74:implement_pattern_cache$3303
    Removing $logic_not cell `$auto$fsm_map.cc:77:implement_pattern_cache$3248' from module `\vga_enh_top'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$3220' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$3233'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$3219 = $auto$fsm_map.cc:74:implement_pattern_cache$3232
    Removing $logic_not cell `$auto$fsm_map.cc:77:implement_pattern_cache$3220' from module `\vga_enh_top'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$3215' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$3224'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$3214 = $auto$fsm_map.cc:74:implement_pattern_cache$3223
    Removing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$3215' from module `\vga_enh_top'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$3211' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$3233'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$3210 = $auto$fsm_map.cc:74:implement_pattern_cache$3232
    Removing $logic_not cell `$auto$fsm_map.cc:77:implement_pattern_cache$3211' from module `\vga_enh_top'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$3206' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$3224'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$3205 = $auto$fsm_map.cc:74:implement_pattern_cache$3223
    Removing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$3206' from module `\vga_enh_top'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$3143' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$3152'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$3142 = $auto$fsm_map.cc:74:implement_pattern_cache$3151
    Removing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$3143' from module `\vga_enh_top'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$3134' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$3152'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$3133 = $auto$fsm_map.cc:74:implement_pattern_cache$3151
    Removing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$3134' from module `\vga_enh_top'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$3121' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$3152'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$3120 = $auto$fsm_map.cc:74:implement_pattern_cache$3151
    Removing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$3121' from module `\vga_enh_top'.
  Cell `$auto$fsm_map.cc:105:implement_pattern_cache$3104' is identical to cell `$auto$fsm_map.cc:105:implement_pattern_cache$3185'.
    Redirecting output \Y: $auto$fsm_map.cc:102:implement_pattern_cache$3103 = $auto$fsm_map.cc:102:implement_pattern_cache$3184
    Removing $reduce_or cell `$auto$fsm_map.cc:105:implement_pattern_cache$3104' from module `\vga_enh_top'.
Removed a total of 16 cells.

5.13.3. Executing OPT_RMDFF pass (remove dff with constant values).

5.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vga_enh_top..

5.13.5. Finished fast OPT passes.

5.14. Executing MEMORY pass.

5.14.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$techmap\clut_mem.clut_mem.$memwr$\mem$generic_spram.v:131$1070' in module `\vga_enh_top': merged $dff to cell.
Checking cell `$techmap\line_fifo.fifo_dc_mem.$memwr$\mem$generic_dpram.v:168$1061' in module `\vga_enh_top': merged $dff to cell.
Checking cell `$techmap\pixel_generator.rgb_fifo.$memwr$\mem$vga_fifo.v:201$900' in module `\vga_enh_top': merged $dff to cell.
Checking cell `$techmap\wbm.clut_sw_fifo.$memwr$\mem$vga_fifo.v:201$798' in module `\vga_enh_top': merged $dff to cell.
Checking cell `$techmap\wbm.data_fifo.$memwr$\mem$vga_fifo.v:201$705' in module `\vga_enh_top': merged $dff to cell.
Checking cell `$techmap\clut_mem.clut_mem.$memrd$\mem$generic_spram.v:126$1064' in module `\vga_enh_top': merged address $dff to cell.
Checking cell `$techmap\line_fifo.fifo_dc_mem.$memrd$\mem$generic_dpram.v:163$1055' in module `\vga_enh_top': merged data $dff to cell.
Checking cell `$techmap\pixel_generator.rgb_fifo.$memrd$\mem$vga_fifo.v:203$849' in module `\vga_enh_top': merged address $dff to cell.
Checking cell `$techmap\wbm.clut_sw_fifo.$memrd$\mem$vga_fifo.v:203$747' in module `\vga_enh_top': merged address $dff to cell.
Checking cell `$techmap\wbm.data_fifo.$memrd$\mem$vga_fifo.v:203$654' in module `\vga_enh_top': merged data $dff with rd enable to cell.

5.14.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vga_enh_top..
  removing unused `$dff' cell `$techmap\pixel_generator.$procdff$2764'.
  removing unused `$dff' cell `$techmap\pixel_generator.$procdff$2763'.
  removing unused `$dff' cell `$techmap\pixel_generator.$procdff$2762'.
  removing unused `$dff' cell `$techmap\wbm.data_fifo.$procdff$2864'.
  removing unused `$dff' cell `$techmap\wbm.data_fifo.$procdff$2863'.
  removing unused `$dff' cell `$techmap\wbm.data_fifo.$procdff$2862'.
  removing unused `$dff' cell `$techmap\clut_mem.clut_mem.$procdff$2748'.
  removing unused `$dff' cell `$techmap\clut_mem.clut_mem.$procdff$2747'.
  removing unused `$dff' cell `$techmap\clut_mem.clut_mem.$procdff$2746'.
  removing unused `$dff' cell `$techmap\pixel_generator.color_proc.$procdff$2798'.
  removing unused `$mux' cell `$techmap\pixel_generator.color_proc.$procmux$2091'.
  removing unused `$dff' cell `$techmap\pixel_generator.rgb_fifo.$procdff$2755'.
  removing unused `$dff' cell `$techmap\pixel_generator.rgb_fifo.$procdff$2754'.
  removing unused `$dff' cell `$techmap\pixel_generator.rgb_fifo.$procdff$2753'.
  removing unused `$dff' cell `$techmap\line_fifo.fifo_dc_mem.$procdff$2785'.
  removing unused `$dff' cell `$techmap\line_fifo.fifo_dc_mem.$procdff$2784'.
  removing unused `$dff' cell `$techmap\line_fifo.fifo_dc_mem.$procdff$2783'.
  removing unused `$dff' cell `$techmap\wbm.clut_sw_fifo.$procdff$2804'.
  removing unused `$dff' cell `$techmap\wbm.clut_sw_fifo.$procdff$2802'.
  removing unused non-port wire \clut_mem.clut_mem.ra.
  removing unused non-port wire \fb_data_fifo_q.
  removing unused non-port wire \line_fifo.fifo_dc_mem.do.
  removing unused non-port wire \line_fifo.q.
  removing unused non-port wire \line_fifo_q.
  removing unused non-port wire \pixel_generator.b.
  removing unused non-port wire \pixel_generator.color_proc.vdat_buffer_di.
  removing unused non-port wire \pixel_generator.fb_data_fifo_q.
  removing unused non-port wire \pixel_generator.g.
  removing unused non-port wire \pixel_generator.line_fifo_q.
  removing unused non-port wire \pixel_generator.r.
  removing unused non-port wire \wbm.data_fifo.q.
  removing unused non-port wire \wbm.fb_data_fifo_q.
  removed 13 unused temporary wires.

5.14.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

5.14.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vga_enh_top..

5.14.5. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\clut_mem.clut_mem.mem' in module `\vga_enh_top':
  $techmap\clut_mem.clut_mem.$memwr$\mem$generic_spram.v:131$1070 ($memwr)
  $techmap\clut_mem.clut_mem.$memrd$\mem$generic_spram.v:126$1064 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\line_fifo.fifo_dc_mem.mem' in module `\vga_enh_top':
  $techmap\line_fifo.fifo_dc_mem.$memwr$\mem$generic_dpram.v:168$1061 ($memwr)
  $techmap\line_fifo.fifo_dc_mem.$memrd$\mem$generic_dpram.v:163$1055 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\pixel_generator.rgb_fifo.mem' in module `\vga_enh_top':
  $techmap\pixel_generator.rgb_fifo.$memwr$\mem$vga_fifo.v:201$900 ($memwr)
  $techmap\pixel_generator.rgb_fifo.$memrd$\mem$vga_fifo.v:203$849 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\wbm.clut_sw_fifo.mem' in module `\vga_enh_top':
  $techmap\wbm.clut_sw_fifo.$memwr$\mem$vga_fifo.v:201$798 ($memwr)
  $techmap\wbm.clut_sw_fifo.$memrd$\mem$vga_fifo.v:203$747 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\wbm.data_fifo.mem' in module `\vga_enh_top':
  $techmap\wbm.data_fifo.$memwr$\mem$vga_fifo.v:201$705 ($memwr)
  $techmap\wbm.data_fifo.$memrd$\mem$vga_fifo.v:203$654 ($memrd)

5.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vga_enh_top..

5.16. Executing OPT pass (performing simple optimizations).

5.16.1. Executing OPT_EXPR pass (perform const folding).
Optimized away 1 select inputs of $pmux cell `$techmap\pixel_generator.color_proc.$procmux$1539' in module `vga_enh_top'.
Replacing $mux cell `$techmap\clut_mem.clut_mem.$procmux$1384' (mux_bool) in module `\vga_enh_top' with constant driver `$techmap\clut_mem.clut_mem.$0$memwr$\mem$generic_spram.v:131$1062_EN[23:0]$1068 [23] = $techmap\clut_mem.clut_mem.$logic_and$generic_spram.v:130$1069_Y'.
Replacing $mux cell `$techmap\pixel_generator.color_proc.$procmux$1714' in module `vga_enh_top' with inverter.
Replacing $mux cell `$techmap\pixel_generator.color_proc.$procmux$1788' (mux_bool) in module `\vga_enh_top' with constant driver `$techmap\pixel_generator.color_proc.$5\ivdat_buf_rreq[0:0] = $techmap\pixel_generator.color_proc.$logic_and$vga_colproc.v:294$330_Y'.
Replacing $mux cell `$techmap\pixel_generator.color_proc.$procmux$1869' (mux_bool) in module `\vga_enh_top' with constant driver `$auto$wreduce.cc:347:run$2996 [0] = $techmap\pixel_generator.color_proc.$logic_and$vga_colproc.v:141$303_Y'.
Replacing $mux cell `$techmap\pixel_generator.color_proc.$procmux$1638' (mux_bool) in module `\vga_enh_top' with constant driver `$techmap\pixel_generator.color_proc.$11\ivdat_buf_rreq[0:0] = $techmap\pixel_generator.color_proc.$logic_and$vga_colproc.v:394$345_Y'.
Replacing $mux cell `$techmap\pixel_generator.color_proc.$procmux$1689' in module `vga_enh_top' with inverter.
Replacing $mux cell `$techmap\pixel_generator.rgb_fifo.$procmux$1411' (mux_bool) in module `\vga_enh_top' with constant driver `$techmap\pixel_generator.rgb_fifo.$0$memwr$\mem$vga_fifo.v:201$814_EN[23:0]$848 [23] = \pixel_generator.color_proc.rgb_fifo_wreq'.
Replacing $mux cell `$techmap\line_fifo.fifo_dc_mem.$procmux$1522' (mux_bool) in module `\vga_enh_top' with constant driver `$techmap\line_fifo.fifo_dc_mem.$0$memwr$\mem$generic_dpram.v:168$1053_EN[23:0]$1059 [23] = $techmap\line_fifo.fifo_dc_mem.$logic_and$generic_dpram.v:167$1060_Y'.
Replacing $mux cell `$techmap\wbm.clut_sw_fifo.$procmux$2109' (mux_bool) in module `\vga_enh_top' with constant driver `$techmap\wbm.clut_sw_fifo.$0$memwr$\mem$vga_fifo.v:201$712_EN[0:0]$746 = \wbm.data_fifo.fwreq'.
Replacing $mux cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2368' (mux_bool) in module `\vga_enh_top' with constant driver `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2368_Y = \pixel_generator.vtgen.ver_gen.cnt_len_nxt [16]'.
Replacing $mux cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2368' (mux_bool) in module `\vga_enh_top' with constant driver `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2368_Y = \pixel_generator.vtgen.hor_gen.cnt_len_nxt [16]'.
Replacing $mux cell `$procmux$1075' in module `vga_enh_top' with and-gate.
Replacing $mux cell `$procmux$1072' in module `vga_enh_top' with and-gate.
Replacing $mux cell `$techmap\line_fifo.$procmux$1249' in module `vga_enh_top' with or-gate.
Replacing $mux cell `$techmap\pixel_generator.$procmux$1519' in module `vga_enh_top' with and-gate.
Replacing $mux cell `$techmap\pixel_generator.$procmux$1516' in module `vga_enh_top' with and-gate.
Replacing $mux cell `$techmap\pixel_generator.$procmux$1513' in module `vga_enh_top' with and-gate.
Replacing $mux cell `$techmap\pixel_generator.$procmux$1510' in module `vga_enh_top' with and-gate.
Replacing $mux cell `$techmap\pixel_generator.$procmux$1507' in module `vga_enh_top' with and-gate.
Replacing $mux cell `$techmap\pixel_generator.$procmux$1504' in module `vga_enh_top' with and-gate.
Replacing $mux cell `$techmap\pixel_generator.$procmux$1501' in module `vga_enh_top' with and-gate.
Replacing $mux cell `$techmap\pixel_generator.$procmux$1495' in module `vga_enh_top' with and-gate.
Replacing $mux cell `$techmap\pixel_generator.$procmux$1492' in module `vga_enh_top' with and-gate.
Replacing $mux cell `$techmap\wbm.$techmap$procdff$2811.$procmux$2899' in module `vga_enh_top' with and-gate.
Replacing $mux cell `$techmap\wbm.data_fifo.$procmux$2642' in module `vga_enh_top' with or-gate.
Replacing $mux cell `$techmap\pixel_generator.color_proc.$procmux$1910' in module `vga_enh_top' with and-gate.
Replacing $mux cell `$techmap\pixel_generator.color_proc.$procmux$1560' in module `vga_enh_top' with and-gate.
Replacing $mux cell `$techmap\pixel_generator.color_proc.$procmux$1557' in module `vga_enh_top' with and-gate.
Replacing $mux cell `$techmap\pixel_generator.color_proc.$procmux$1554' in module `vga_enh_top' with and-gate.
Replacing $mux cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2399' in module `vga_enh_top' with or-gate.
Replacing $mux cell `$techmap\pixel_generator.vtgen.ver_gen.$procmux$2389' in module `vga_enh_top' with or-gate.
Replacing $mux cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2399' in module `vga_enh_top' with or-gate.
Replacing $mux cell `$techmap\pixel_generator.vtgen.hor_gen.$procmux$2389' in module `vga_enh_top' with or-gate.

5.16.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vga_enh_top'.
  Cell `$not$./vga_enh_top.v:423$608' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$3092'.
    Redirecting output \Y: \line_fifo.wclr = $auto$fsm_map.cc:74:implement_pattern_cache$3091
    Removing $not cell `$not$./vga_enh_top.v:423$608' from module `\vga_enh_top'.
Removed a total of 1 cells.

5.16.3. Executing OPT_RMDFF pass (remove dff with constant values).

5.16.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vga_enh_top..

5.16.5. Finished fast OPT passes.

5.17. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).
Mapping memory cell \clut_mem.clut_mem.mem in module \vga_enh_top:
  created 512 $dff cells and 0 static cells of width 24.
  read interface: 1 $dff and 511 $mux cells.
  write interface: 512 write mux blocks.
Mapping memory cell \line_fifo.fifo_dc_mem.mem in module \vga_enh_top:
  created 128 $dff cells and 0 static cells of width 24.
  read interface: 1 $dff and 127 $mux cells.
  write interface: 128 write mux blocks.
Mapping memory cell \pixel_generator.rgb_fifo.mem in module \vga_enh_top:
  created 16 $dff cells and 0 static cells of width 24.
  read interface: 1 $dff and 15 $mux cells.
  write interface: 16 write mux blocks.
Mapping memory cell \wbm.clut_sw_fifo.mem in module \vga_enh_top:
  created 16 $dff cells and 0 static cells of width 1.
  read interface: 1 $dff and 15 $mux cells.
  write interface: 16 write mux blocks.
Mapping memory cell \wbm.data_fifo.mem in module \vga_enh_top:
  created 16 $dff cells and 0 static cells of width 32.
  read interface: 1 $dff and 15 $mux cells.
  write interface: 16 write mux blocks.

5.18. Executing OPT pass (performing simple optimizations).

5.18.1. Executing OPT_EXPR pass (perform const folding).
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$6156' (1) in module `\vga_enh_top' with constant driver `$auto$rtlil.cc:1641:Eq$6157 = \clut_mem.clut_mem.addr [5]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$5890' in module `vga_enh_top' with inverter.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$5896' in module `vga_enh_top' with inverter.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$6754' (1) in module `\vga_enh_top' with constant driver `$auto$rtlil.cc:1641:Eq$6755 = \clut_mem.clut_mem.addr [7]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$7546' (1) in module `\vga_enh_top' with constant driver `$auto$rtlil.cc:1641:Eq$7547 = \clut_mem.clut_mem.addr [8]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$5878' in module `vga_enh_top' with inverter.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$5876' in module `vga_enh_top' with inverter.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$5884' in module `vga_enh_top' with inverter.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$5948' (1) in module `\vga_enh_top' with constant driver `$auto$rtlil.cc:1641:Eq$5949 = \clut_mem.clut_mem.addr [2]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$5914' (1) in module `\vga_enh_top' with constant driver `$auto$rtlil.cc:1641:Eq$5915 = \clut_mem.clut_mem.addr [0]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$5882' in module `vga_enh_top' with inverter.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$5984' (1) in module `\vga_enh_top' with constant driver `$auto$rtlil.cc:1641:Eq$5985 = \clut_mem.clut_mem.addr [3]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$5926' (1) in module `\vga_enh_top' with constant driver `$auto$rtlil.cc:1641:Eq$5927 = \clut_mem.clut_mem.addr [1]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$6358' (1) in module `\vga_enh_top' with constant driver `$auto$rtlil.cc:1641:Eq$6359 = \clut_mem.clut_mem.addr [6]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$5892' in module `vga_enh_top' with inverter.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$6054' (1) in module `\vga_enh_top' with constant driver `$auto$rtlil.cc:1641:Eq$6055 = \clut_mem.clut_mem.addr [4]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$5900' in module `vga_enh_top' with inverter.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$5898' in module `vga_enh_top' with inverter.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$9767' in module `vga_enh_top' with inverter.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$9769' in module `vga_enh_top' with inverter.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$9771' in module `vga_enh_top' with inverter.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$9777' in module `vga_enh_top' with inverter.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$9779' in module `vga_enh_top' with inverter.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$9783' in module `vga_enh_top' with inverter.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$9785' in module `vga_enh_top' with inverter.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$9797' (1) in module `\vga_enh_top' with constant driver `$auto$rtlil.cc:1641:Eq$9798 = \line_fifo.wptr [0]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$9807' (1) in module `\vga_enh_top' with constant driver `$auto$rtlil.cc:1641:Eq$9808 = \line_fifo.wptr [1]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$9827' (1) in module `\vga_enh_top' with constant driver `$auto$rtlil.cc:1641:Eq$9828 = \line_fifo.wptr [2]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$9865' (1) in module `\vga_enh_top' with constant driver `$auto$rtlil.cc:1641:Eq$9866 = \line_fifo.wptr [3]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$9919' (1) in module `\vga_enh_top' with constant driver `$auto$rtlil.cc:1641:Eq$9920 = \line_fifo.wptr [4]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$10025' (1) in module `\vga_enh_top' with constant driver `$auto$rtlil.cc:1641:Eq$10026 = \line_fifo.wptr [5]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$10229' (1) in module `\vga_enh_top' with constant driver `$auto$rtlil.cc:1641:Eq$10230 = \line_fifo.wptr [6]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$10714' in module `vga_enh_top' with inverter.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$10716' in module `vga_enh_top' with inverter.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$10720' in module `vga_enh_top' with inverter.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$10722' in module `vga_enh_top' with inverter.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$10732' (1) in module `\vga_enh_top' with constant driver `$auto$rtlil.cc:1641:Eq$10733 = \pixel_generator.rgb_fifo.wp [0]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$10742' (1) in module `\vga_enh_top' with constant driver `$auto$rtlil.cc:1641:Eq$10743 = \pixel_generator.rgb_fifo.wp [1]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$10760' (1) in module `\vga_enh_top' with constant driver `$auto$rtlil.cc:1641:Eq$10761 = \pixel_generator.rgb_fifo.wp [2]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$10788' (1) in module `\vga_enh_top' with constant driver `$auto$rtlil.cc:1641:Eq$10789 = \pixel_generator.rgb_fifo.wp [3]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$10921' in module `vga_enh_top' with inverter.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$10923' in module `vga_enh_top' with inverter.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$10927' in module `vga_enh_top' with inverter.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$10929' in module `vga_enh_top' with inverter.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$10939' (1) in module `\vga_enh_top' with constant driver `$auto$rtlil.cc:1641:Eq$10940 = \wbm.clut_sw_fifo.wp [0]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$10949' (1) in module `\vga_enh_top' with constant driver `$auto$rtlil.cc:1641:Eq$10950 = \wbm.clut_sw_fifo.wp [1]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$10967' (1) in module `\vga_enh_top' with constant driver `$auto$rtlil.cc:1641:Eq$10968 = \wbm.clut_sw_fifo.wp [2]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$10995' (1) in module `\vga_enh_top' with constant driver `$auto$rtlil.cc:1641:Eq$10996 = \wbm.clut_sw_fifo.wp [3]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$11130' in module `vga_enh_top' with inverter.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$11132' in module `vga_enh_top' with inverter.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$11136' in module `vga_enh_top' with inverter.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$11138' in module `vga_enh_top' with inverter.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$11148' (1) in module `\vga_enh_top' with constant driver `$auto$rtlil.cc:1641:Eq$11149 = \wbm.data_fifo.wp [0]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$11158' (1) in module `\vga_enh_top' with constant driver `$auto$rtlil.cc:1641:Eq$11159 = \wbm.data_fifo.wp [1]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$11176' (1) in module `\vga_enh_top' with constant driver `$auto$rtlil.cc:1641:Eq$11177 = \wbm.data_fifo.wp [2]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$11204' (1) in module `\vga_enh_top' with constant driver `$auto$rtlil.cc:1641:Eq$11205 = \wbm.data_fifo.wp [3]'.

5.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vga_enh_top'.
  Cell `$techmap\pixel_generator.rgb_fifo.$techmap$procdff$2759.$procdff$2943' is identical to cell `$memory\pixel_generator.rgb_fifo.mem$rdreg[0]$10667'.
    Redirecting output \Q: \pixel_generator.rgb_fifo.rp = $memory\pixel_generator.rgb_fifo.mem$rdreg[0]$q$10668
    Removing $dff cell `$techmap\pixel_generator.rgb_fifo.$techmap$procdff$2759.$procdff$2943' from module `\vga_enh_top'.
  Cell `$techmap\wbm.clut_sw_fifo.$techmap$procdff$2808.$procdff$2943' is identical to cell `$memory\wbm.clut_sw_fifo.mem$rdreg[0]$10874'.
    Redirecting output \Q: \wbm.clut_sw_fifo.rp = $memory\wbm.clut_sw_fifo.mem$rdreg[0]$q$10875
    Removing $dff cell `$techmap\wbm.clut_sw_fifo.$techmap$procdff$2808.$procdff$2943' from module `\vga_enh_top'.
Removed a total of 2 cells.

5.18.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vga_enh_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $memory\wbm.data_fifo.mem$wrmux[5][0][0]$11190 (pure)
    Root of a mux tree: $memory\wbm.data_fifo.mem$wrmux[4][0][0]$11184 (pure)
    Root of a mux tree: $memory\wbm.data_fifo.mem$wrmux[7][0][0]$11202 (pure)
    Root of a mux tree: $memory\wbm.data_fifo.mem$wrmux[3][0][0]$11174 (pure)
    Root of a mux tree: $memory\wbm.data_fifo.mem$wrmux[2][0][0]$11166 (pure)
    Root of a mux tree: $memory\wbm.data_fifo.mem$wrmux[1][0][0]$11156 (pure)
    Root of a mux tree: $memory\wbm.data_fifo.mem$wrmux[0][0][0]$11146 (pure)
    Root of a mux tree: $memory\wbm.data_fifo.mem$rdenmux[0]$11083 (pure)
    Root of a mux tree: $memory\wbm.clut_sw_fifo.mem$wrmux[14][0][0]$11041 (pure)
    Root of a mux tree: $memory\wbm.clut_sw_fifo.mem$wrmux[13][0][0]$11035 (pure)
    Root of a mux tree: $memory\wbm.clut_sw_fifo.mem$wrmux[12][0][0]$11029 (pure)
    Root of a mux tree: $memory\wbm.clut_sw_fifo.mem$wrmux[11][0][0]$11021 (pure)
    Root of a mux tree: $memory\wbm.clut_sw_fifo.mem$wrmux[10][0][0]$11015 (pure)
    Root of a mux tree: $memory\wbm.clut_sw_fifo.mem$wrmux[9][0][0]$11009 (pure)
    Root of a mux tree: $memory\wbm.clut_sw_fifo.mem$wrmux[8][0][0]$11003 (pure)
    Root of a mux tree: $memory\wbm.clut_sw_fifo.mem$wrmux[7][0][0]$10993 (pure)
    Root of a mux tree: $memory\wbm.clut_sw_fifo.mem$wrmux[6][0][0]$10987 (pure)
    Root of a mux tree: $memory\wbm.clut_sw_fifo.mem$wrmux[5][0][0]$10981 (pure)
    Root of a mux tree: $memory\wbm.clut_sw_fifo.mem$wrmux[4][0][0]$10975 (pure)
    Root of a mux tree: $memory\wbm.clut_sw_fifo.mem$wrmux[3][0][0]$10965 (pure)
    Root of a mux tree: $memory\wbm.clut_sw_fifo.mem$wrmux[2][0][0]$10957 (pure)
    Root of a mux tree: $memory\wbm.data_fifo.mem$wrmux[8][0][0]$11212 (pure)
    Root of a mux tree: $memory\wbm.clut_sw_fifo.mem$wrmux[1][0][0]$10947 (pure)
    Root of a mux tree: $memory\wbm.clut_sw_fifo.mem$wrmux[0][0][0]$10937 (pure)
    Root of a mux tree: $memory\pixel_generator.rgb_fifo.mem$wrmux[14][0][0]$10834 (pure)
    Root of a mux tree: $memory\pixel_generator.rgb_fifo.mem$wrmux[13][0][0]$10828 (pure)
    Root of a mux tree: $memory\pixel_generator.rgb_fifo.mem$wrmux[12][0][0]$10822 (pure)
    Root of a mux tree: $memory\pixel_generator.rgb_fifo.mem$wrmux[11][0][0]$10814 (pure)
    Root of a mux tree: $memory\pixel_generator.rgb_fifo.mem$wrmux[10][0][0]$10808 (pure)
    Root of a mux tree: $memory\pixel_generator.rgb_fifo.mem$wrmux[9][0][0]$10802 (pure)
    Root of a mux tree: $memory\pixel_generator.rgb_fifo.mem$wrmux[8][0][0]$10796 (pure)
    Root of a mux tree: $memory\pixel_generator.rgb_fifo.mem$wrmux[7][0][0]$10786 (pure)
    Root of a mux tree: $memory\pixel_generator.rgb_fifo.mem$wrmux[6][0][0]$10780 (pure)
    Root of a mux tree: $memory\pixel_generator.rgb_fifo.mem$wrmux[5][0][0]$10774 (pure)
    Root of a mux tree: $memory\pixel_generator.rgb_fifo.mem$wrmux[4][0][0]$10768 (pure)
    Root of a mux tree: $memory\wbm.data_fifo.mem$wrmux[9][0][0]$11218 (pure)
    Root of a mux tree: $memory\pixel_generator.rgb_fifo.mem$wrmux[3][0][0]$10758 (pure)
    Root of a mux tree: $memory\pixel_generator.rgb_fifo.mem$wrmux[2][0][0]$10750 (pure)
    Root of a mux tree: $memory\pixel_generator.rgb_fifo.mem$wrmux[1][0][0]$10740 (pure)
    Root of a mux tree: $memory\pixel_generator.rgb_fifo.mem$wrmux[0][0][0]$10730 (pure)
    Root of a mux tree: $memory\pixel_generator.rgb_fifo.mem$rdmux[0][0][0]$10669
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[126][0][0]$10627 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[125][0][0]$10621 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[124][0][0]$10615 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[123][0][0]$10609 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[122][0][0]$10603 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[121][0][0]$10597 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[120][0][0]$10591 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[119][0][0]$10583 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[118][0][0]$10577 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[117][0][0]$10571 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[116][0][0]$10565 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[115][0][0]$10559 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[114][0][0]$10553 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[113][0][0]$10547 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[112][0][0]$10541 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[111][0][0]$10533 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[110][0][0]$10527 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[109][0][0]$10521 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[108][0][0]$10515 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[107][0][0]$10509 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[106][0][0]$10503 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[105][0][0]$10497 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[104][0][0]$10491 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[103][0][0]$10483 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[102][0][0]$10477 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[101][0][0]$10471 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[100][0][0]$10465 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[99][0][0]$10459 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[98][0][0]$10453 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[97][0][0]$10447 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[96][0][0]$10441 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[95][0][0]$10431 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[94][0][0]$10425 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[93][0][0]$10419 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[92][0][0]$10413 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[91][0][0]$10407 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[90][0][0]$10401 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[89][0][0]$10395 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[88][0][0]$10389 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[87][0][0]$10381 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[86][0][0]$10375 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[85][0][0]$10369 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[84][0][0]$10363 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[83][0][0]$10357 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[82][0][0]$10351 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[81][0][0]$10345 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[80][0][0]$10339 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[79][0][0]$10331 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[78][0][0]$10325 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[77][0][0]$10319 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[76][0][0]$10313 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[75][0][0]$10307 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[74][0][0]$10301 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[73][0][0]$10295 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[72][0][0]$10289 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[71][0][0]$10281 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[70][0][0]$10275 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[69][0][0]$10269 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[68][0][0]$10263 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[67][0][0]$10257 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[66][0][0]$10251 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[65][0][0]$10245 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[64][0][0]$10239 (pure)
    Root of a mux tree: $memory\wbm.data_fifo.mem$wrmux[10][0][0]$11224 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[63][0][0]$10227 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[62][0][0]$10221 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[61][0][0]$10215 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[60][0][0]$10209 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[59][0][0]$10203 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[58][0][0]$10197 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[57][0][0]$10191 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[56][0][0]$10185 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[55][0][0]$10177 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[54][0][0]$10171 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[53][0][0]$10165 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[52][0][0]$10159 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[51][0][0]$10153 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[50][0][0]$10147 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[49][0][0]$10141 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[48][0][0]$10135 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[47][0][0]$10127 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[46][0][0]$10121 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[45][0][0]$10115 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[44][0][0]$10109 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[43][0][0]$10103 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[42][0][0]$10097 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[41][0][0]$10091 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[40][0][0]$10085 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[39][0][0]$10077 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[38][0][0]$10071 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[37][0][0]$10065 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[36][0][0]$10059 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[35][0][0]$10053 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[34][0][0]$10047 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[33][0][0]$10041 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[32][0][0]$10035 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[31][0][0]$10023 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[30][0][0]$10017 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[29][0][0]$10011 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[28][0][0]$10005 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[27][0][0]$9999 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[26][0][0]$9993 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[25][0][0]$9987 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[24][0][0]$9981 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[23][0][0]$9971 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[22][0][0]$9965 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[21][0][0]$9959 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[20][0][0]$9953 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[19][0][0]$9947 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[18][0][0]$9941 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[17][0][0]$9935 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[16][0][0]$9929 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[15][0][0]$9917 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[14][0][0]$9911 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[13][0][0]$9905 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[12][0][0]$9899 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[11][0][0]$9893 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[10][0][0]$9887 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[9][0][0]$9881 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[8][0][0]$9875 (pure)
    Root of a mux tree: $memory\wbm.data_fifo.mem$wrmux[11][0][0]$11230 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[7][0][0]$9863 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[6][0][0]$9855 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[5][0][0]$9845 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[4][0][0]$9837 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[3][0][0]$9825 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[2][0][0]$9817 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[1][0][0]$9805 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[0][0][0]$9795 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$rdmux[0][0][0]$9386 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[510][0][0]$9120 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[509][0][0]$9114 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[508][0][0]$9108 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[507][0][0]$9102 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[506][0][0]$9096 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[505][0][0]$9090 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[504][0][0]$9084 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[503][0][0]$9078 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[502][0][0]$9072 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[501][0][0]$9066 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[500][0][0]$9060 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[499][0][0]$9054 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[498][0][0]$9048 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[497][0][0]$9042 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[496][0][0]$9036 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[495][0][0]$9028 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[494][0][0]$9022 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[493][0][0]$9016 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[492][0][0]$9010 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[491][0][0]$9004 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[490][0][0]$8998 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[489][0][0]$8992 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[488][0][0]$8986 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[487][0][0]$8980 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[486][0][0]$8974 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[485][0][0]$8968 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[484][0][0]$8962 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[483][0][0]$8956 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[482][0][0]$8950 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[481][0][0]$8944 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[480][0][0]$8938 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[479][0][0]$8930 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[478][0][0]$8924 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[477][0][0]$8918 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[476][0][0]$8912 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[475][0][0]$8906 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[474][0][0]$8900 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[473][0][0]$8894 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[472][0][0]$8888 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[471][0][0]$8882 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[470][0][0]$8876 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[469][0][0]$8870 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[468][0][0]$8864 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[467][0][0]$8858 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[466][0][0]$8852 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[465][0][0]$8846 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[464][0][0]$8840 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[463][0][0]$8832 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[462][0][0]$8826 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[461][0][0]$8820 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[460][0][0]$8814 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[459][0][0]$8808 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[458][0][0]$8802 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[457][0][0]$8796 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[456][0][0]$8790 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[455][0][0]$8784 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[454][0][0]$8778 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[453][0][0]$8772 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[452][0][0]$8766 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[451][0][0]$8760 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[450][0][0]$8754 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[449][0][0]$8748 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[448][0][0]$8742 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[447][0][0]$8732 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[446][0][0]$8726 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[445][0][0]$8720 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[444][0][0]$8714 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[443][0][0]$8708 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[442][0][0]$8702 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[441][0][0]$8696 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[440][0][0]$8690 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[439][0][0]$8684 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[438][0][0]$8678 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[437][0][0]$8672 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[436][0][0]$8666 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[435][0][0]$8660 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[434][0][0]$8654 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[433][0][0]$8648 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[432][0][0]$8642 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[431][0][0]$8634 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[430][0][0]$8628 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[429][0][0]$8622 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[428][0][0]$8616 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[427][0][0]$8610 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[426][0][0]$8604 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[425][0][0]$8598 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[424][0][0]$8592 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[423][0][0]$8586 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[422][0][0]$8580 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[421][0][0]$8574 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[420][0][0]$8568 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[419][0][0]$8562 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[418][0][0]$8556 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[417][0][0]$8550 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[416][0][0]$8544 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[415][0][0]$8536 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[414][0][0]$8530 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[413][0][0]$8524 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[412][0][0]$8518 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[411][0][0]$8512 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[410][0][0]$8506 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[409][0][0]$8500 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[408][0][0]$8494 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[407][0][0]$8488 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[406][0][0]$8482 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[405][0][0]$8476 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[404][0][0]$8470 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[403][0][0]$8464 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[402][0][0]$8458 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[401][0][0]$8452 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[400][0][0]$8446 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[399][0][0]$8438 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[398][0][0]$8432 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[397][0][0]$8426 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[396][0][0]$8420 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[395][0][0]$8414 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[394][0][0]$8408 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[393][0][0]$8402 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[392][0][0]$8396 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[391][0][0]$8390 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[390][0][0]$8384 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[389][0][0]$8378 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[388][0][0]$8372 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[387][0][0]$8366 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[386][0][0]$8360 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[385][0][0]$8354 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[384][0][0]$8348 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[383][0][0]$8336 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[382][0][0]$8330 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[381][0][0]$8324 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[380][0][0]$8318 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[379][0][0]$8312 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[378][0][0]$8306 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[377][0][0]$8300 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[376][0][0]$8294 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[375][0][0]$8288 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[374][0][0]$8282 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[373][0][0]$8276 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[372][0][0]$8270 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[371][0][0]$8264 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[370][0][0]$8258 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[369][0][0]$8252 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[368][0][0]$8246 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[367][0][0]$8238 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[366][0][0]$8232 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[365][0][0]$8226 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[364][0][0]$8220 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[363][0][0]$8214 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[362][0][0]$8208 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[361][0][0]$8202 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[360][0][0]$8196 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[359][0][0]$8190 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[358][0][0]$8184 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[357][0][0]$8178 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[356][0][0]$8172 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[355][0][0]$8166 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[354][0][0]$8160 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[353][0][0]$8154 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[352][0][0]$8148 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[351][0][0]$8140 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[350][0][0]$8134 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[349][0][0]$8128 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[348][0][0]$8122 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[347][0][0]$8116 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[346][0][0]$8110 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[345][0][0]$8104 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[344][0][0]$8098 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[343][0][0]$8092 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[342][0][0]$8086 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[341][0][0]$8080 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[340][0][0]$8074 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[339][0][0]$8068 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[338][0][0]$8062 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[337][0][0]$8056 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[336][0][0]$8050 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[335][0][0]$8042 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[334][0][0]$8036 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[333][0][0]$8030 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[332][0][0]$8024 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[331][0][0]$8018 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[330][0][0]$8012 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[329][0][0]$8006 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[328][0][0]$8000 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[327][0][0]$7994 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[326][0][0]$7988 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[325][0][0]$7982 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[324][0][0]$7976 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[323][0][0]$7970 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[322][0][0]$7964 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[321][0][0]$7958 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[320][0][0]$7952 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[319][0][0]$7942 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[318][0][0]$7936 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[317][0][0]$7930 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[316][0][0]$7924 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[315][0][0]$7918 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[314][0][0]$7912 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[313][0][0]$7906 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[312][0][0]$7900 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[311][0][0]$7894 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[310][0][0]$7888 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[309][0][0]$7882 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[308][0][0]$7876 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[307][0][0]$7870 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[306][0][0]$7864 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[305][0][0]$7858 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[304][0][0]$7852 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[303][0][0]$7844 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[302][0][0]$7838 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[301][0][0]$7832 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[300][0][0]$7826 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[299][0][0]$7820 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[298][0][0]$7814 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[297][0][0]$7808 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[296][0][0]$7802 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[295][0][0]$7796 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[294][0][0]$7790 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[293][0][0]$7784 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[292][0][0]$7778 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[291][0][0]$7772 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[290][0][0]$7766 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[289][0][0]$7760 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[288][0][0]$7754 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[287][0][0]$7746 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[286][0][0]$7740 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[285][0][0]$7734 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[284][0][0]$7728 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[283][0][0]$7722 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[282][0][0]$7716 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[281][0][0]$7710 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[280][0][0]$7704 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[279][0][0]$7698 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[278][0][0]$7692 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[277][0][0]$7686 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[276][0][0]$7680 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[275][0][0]$7674 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[274][0][0]$7668 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[273][0][0]$7662 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[272][0][0]$7656 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[271][0][0]$7648 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[270][0][0]$7642 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[269][0][0]$7636 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[268][0][0]$7630 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[267][0][0]$7624 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[266][0][0]$7618 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[265][0][0]$7612 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[264][0][0]$7606 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[263][0][0]$7600 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[262][0][0]$7594 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[261][0][0]$7588 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[260][0][0]$7582 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[259][0][0]$7576 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[258][0][0]$7570 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[257][0][0]$7564 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[256][0][0]$7558 (pure)
    Root of a mux tree: $memory\wbm.data_fifo.mem$wrmux[14][0][0]$11250 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[255][0][0]$7544 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[254][0][0]$7538 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[253][0][0]$7532 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[252][0][0]$7526 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[251][0][0]$7520 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[250][0][0]$7514 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[249][0][0]$7508 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[248][0][0]$7502 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[247][0][0]$7496 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[246][0][0]$7490 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[245][0][0]$7484 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[244][0][0]$7478 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[243][0][0]$7472 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[242][0][0]$7466 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[241][0][0]$7460 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[240][0][0]$7454 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[239][0][0]$7446 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[238][0][0]$7440 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[237][0][0]$7434 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[236][0][0]$7428 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[235][0][0]$7422 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[234][0][0]$7416 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[233][0][0]$7410 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[232][0][0]$7404 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[231][0][0]$7398 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[230][0][0]$7392 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[229][0][0]$7386 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[228][0][0]$7380 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[227][0][0]$7374 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[226][0][0]$7368 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[225][0][0]$7362 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[224][0][0]$7356 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[223][0][0]$7348 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[222][0][0]$7342 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[221][0][0]$7336 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[220][0][0]$7330 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[219][0][0]$7324 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[218][0][0]$7318 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[217][0][0]$7312 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[216][0][0]$7306 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[215][0][0]$7300 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[214][0][0]$7294 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[213][0][0]$7288 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[212][0][0]$7282 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[211][0][0]$7276 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[210][0][0]$7270 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[209][0][0]$7264 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[208][0][0]$7258 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[207][0][0]$7250 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[206][0][0]$7244 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[205][0][0]$7238 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[204][0][0]$7232 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[203][0][0]$7226 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[202][0][0]$7220 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[201][0][0]$7214 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[200][0][0]$7208 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[199][0][0]$7202 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[198][0][0]$7196 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[197][0][0]$7190 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[196][0][0]$7184 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[195][0][0]$7178 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[194][0][0]$7172 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[193][0][0]$7166 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[192][0][0]$7160 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[191][0][0]$7150 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[190][0][0]$7144 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[189][0][0]$7138 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[188][0][0]$7132 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[187][0][0]$7126 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[186][0][0]$7120 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[185][0][0]$7114 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[184][0][0]$7108 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[183][0][0]$7102 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[182][0][0]$7096 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[181][0][0]$7090 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[180][0][0]$7084 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[179][0][0]$7078 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[178][0][0]$7072 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[177][0][0]$7066 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[176][0][0]$7060 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[175][0][0]$7052 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[174][0][0]$7046 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[173][0][0]$7040 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[172][0][0]$7034 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[171][0][0]$7028 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[170][0][0]$7022 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[169][0][0]$7016 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[168][0][0]$7010 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[167][0][0]$7004 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[166][0][0]$6998 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[165][0][0]$6992 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[164][0][0]$6986 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[163][0][0]$6980 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[162][0][0]$6974 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[161][0][0]$6968 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[160][0][0]$6962 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[159][0][0]$6954 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[158][0][0]$6948 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[157][0][0]$6942 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[156][0][0]$6936 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[155][0][0]$6930 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[154][0][0]$6924 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[153][0][0]$6918 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[152][0][0]$6912 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[151][0][0]$6906 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[150][0][0]$6900 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[149][0][0]$6894 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[148][0][0]$6888 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[147][0][0]$6882 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[146][0][0]$6876 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[145][0][0]$6870 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[144][0][0]$6864 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[143][0][0]$6856 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[142][0][0]$6850 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[141][0][0]$6844 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[140][0][0]$6838 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[139][0][0]$6832 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[138][0][0]$6826 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[137][0][0]$6820 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[136][0][0]$6814 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[135][0][0]$6808 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[134][0][0]$6802 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[133][0][0]$6796 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[132][0][0]$6790 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[131][0][0]$6784 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[130][0][0]$6778 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[129][0][0]$6772 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[128][0][0]$6766 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[127][0][0]$6752 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[126][0][0]$6746 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[125][0][0]$6740 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[124][0][0]$6734 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[123][0][0]$6728 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[122][0][0]$6722 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[121][0][0]$6716 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[120][0][0]$6710 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[119][0][0]$6704 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[118][0][0]$6698 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[117][0][0]$6692 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[116][0][0]$6686 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[115][0][0]$6680 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[114][0][0]$6674 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[113][0][0]$6668 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[112][0][0]$6662 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[111][0][0]$6654 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[110][0][0]$6648 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[109][0][0]$6642 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[108][0][0]$6636 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[107][0][0]$6630 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[106][0][0]$6624 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[105][0][0]$6618 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[104][0][0]$6612 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[103][0][0]$6606 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[102][0][0]$6600 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[101][0][0]$6594 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[100][0][0]$6588 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[99][0][0]$6582 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[98][0][0]$6576 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[97][0][0]$6570 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[96][0][0]$6564 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[95][0][0]$6556 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[94][0][0]$6550 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[93][0][0]$6544 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[92][0][0]$6538 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[91][0][0]$6532 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[90][0][0]$6526 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[89][0][0]$6520 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[88][0][0]$6514 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[87][0][0]$6508 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[86][0][0]$6502 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[85][0][0]$6496 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[84][0][0]$6490 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[83][0][0]$6484 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[82][0][0]$6478 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[81][0][0]$6472 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[80][0][0]$6466 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[79][0][0]$6458 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[78][0][0]$6452 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[77][0][0]$6446 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[76][0][0]$6440 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[75][0][0]$6434 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[74][0][0]$6428 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[73][0][0]$6422 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[72][0][0]$6416 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[71][0][0]$6410 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[70][0][0]$6404 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[69][0][0]$6398 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[68][0][0]$6392 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[67][0][0]$6386 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[66][0][0]$6380 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[65][0][0]$6374 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[64][0][0]$6368 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[63][0][0]$6356 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[62][0][0]$6350 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[61][0][0]$6344 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[60][0][0]$6338 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[59][0][0]$6332 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[58][0][0]$6326 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[57][0][0]$6320 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[56][0][0]$6314 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[55][0][0]$6308 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[54][0][0]$6302 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[53][0][0]$6296 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[52][0][0]$6290 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[51][0][0]$6284 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[50][0][0]$6278 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[49][0][0]$6272 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[48][0][0]$6266 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[47][0][0]$6256 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[46][0][0]$6250 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[45][0][0]$6244 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[44][0][0]$6238 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[43][0][0]$6232 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[42][0][0]$6226 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[41][0][0]$6220 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[40][0][0]$6214 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[39][0][0]$6208 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[38][0][0]$6202 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[37][0][0]$6196 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[36][0][0]$6190 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[35][0][0]$6184 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[34][0][0]$6178 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[33][0][0]$6172 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[32][0][0]$6166 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[31][0][0]$6154 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[30][0][0]$6148 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[29][0][0]$6142 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[28][0][0]$6136 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[27][0][0]$6130 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[26][0][0]$6124 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[25][0][0]$6118 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[24][0][0]$6112 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[23][0][0]$6106 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[22][0][0]$6100 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[21][0][0]$6094 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[20][0][0]$6088 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[19][0][0]$6082 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[18][0][0]$6076 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[17][0][0]$6070 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[16][0][0]$6064 (pure)
    Root of a mux tree: $memory\wbm.data_fifo.mem$wrmux[12][0][0]$11238 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[15][0][0]$6052 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[14][0][0]$6044 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[13][0][0]$6036 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[12][0][0]$6028 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[11][0][0]$6018 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[10][0][0]$6010 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[9][0][0]$6002 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[8][0][0]$5994 (pure)
    Root of a mux tree: $memory\wbm.data_fifo.mem$wrmux[13][0][0]$11244 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[7][0][0]$5982 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[6][0][0]$5974 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[5][0][0]$5966 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[4][0][0]$5958 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[3][0][0]$5946 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[2][0][0]$5936 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[1][0][0]$5924 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[0][0][0]$5912 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$rdmux[0][0][0]$4343
    Root of a mux tree: $techmap\clut_mem.$ternary$vga_csm_pb.v:128$1044 (pure)
    Root of a mux tree: $techmap\clut_mem.$ternary$vga_csm_pb.v:129$1045
    Root of a mux tree: $techmap\clut_mem.$ternary$vga_csm_pb.v:130$1048 (pure)
    Root of a mux tree: $techmap\line_fifo.$procmux$1189 (pure)
    Root of a mux tree: $techmap\line_fifo.$procmux$1246 (pure)
    Root of a mux tree: $techmap\line_fifo.$procmux$1309 (pure)
    Root of a mux tree: $techmap\line_fifo.$procmux$1315 (pure)
    Root of a mux tree: $techmap\line_fifo.$procmux$1375 (pure)
    Root of a mux tree: $techmap\line_fifo.$procmux$1381 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1489 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1498 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1537 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1545 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1548 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1551 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1563 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1585 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1595
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1605
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1615
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1659 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1694 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1702 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1748
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1846 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1876 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1886 (pure)
    Root of a mux tree: $techmap\pixel_generator.rgb_fifo.$procmux$1402 (pure)
    Root of a mux tree: $techmap\pixel_generator.rgb_fifo.$procmux$1408 (pure)
    Root of a mux tree: $techmap\pixel_generator.rgb_fifo.$procmux$1447 (pure)
    Root of a mux tree: $techmap\pixel_generator.rgb_fifo.$procmux$1477 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2343 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2364 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2379 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2395 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2413 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2343 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2364 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2379 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2395 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2413 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2199 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2208 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2211 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2214 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2217 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2220 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2229 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2235 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2247 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2252
    Root of a mux tree: $techmap\wbm.$procmux$2266 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2275 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2286 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2292 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2295 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2298 (pure)
    Root of a mux tree: $techmap\wbm.$techmap$procdff$2813.$procmux$2906 (pure)
    Root of a mux tree: $techmap\wbm.$ternary$vga_wb_master.v:399$267 (pure)
    Root of a mux tree: $techmap\wbm.clut_sw_fifo.$procmux$2145 (pure)
    Root of a mux tree: $techmap\wbm.clut_sw_fifo.$procmux$2175 (pure)
    Root of a mux tree: $memory\wbm.data_fifo.mem$wrmux[6][0][0]$11196 (pure)
    Root of a mux tree: $techmap\wbm.data_fifo.$procmux$2636 (pure)
    Root of a mux tree: $techmap\wbm.data_fifo.$procmux$2681 (pure)
    Root of a mux tree: $techmap\wbm.data_fifo.$procmux$2711 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2843.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2844.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2847.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2848.$procmux$2885 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2849.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2850.$procmux$2885 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2851.$procmux$2892 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2852.$procmux$2892 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2853.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2854.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2855.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$ternary$vga_wb_slave.v:452$177 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[511][0][0]$9126 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[127][0][0]$10633 (pure)
    Root of a mux tree: $memory\pixel_generator.rgb_fifo.mem$wrmux[15][0][0]$10840 (pure)
    Root of a mux tree: $memory\wbm.clut_sw_fifo.mem$wrmux[15][0][0]$11047 (pure)
    Root of a mux tree: $memory\wbm.data_fifo.mem$wrmux[15][0][0]$11256 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

5.18.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vga_enh_top.
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2990: { \pixel_generator.color_proc.c_state [0] \pixel_generator.color_proc.c_state [1] \pixel_generator.color_proc.c_state [3] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2988: { \pixel_generator.color_proc.c_state [1] \pixel_generator.color_proc.c_state [2] \pixel_generator.color_proc.c_state [3] \pixel_generator.color_proc.c_state [4] \pixel_generator.color_proc.c_state [6] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2986: { \pixel_generator.color_proc.c_state [0] \pixel_generator.color_proc.c_state [5] \pixel_generator.color_proc.c_state [7] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2980: { \pixel_generator.vtgen.ver_gen.state [2] \pixel_generator.vtgen.ver_gen.state [3] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2978: { \pixel_generator.vtgen.ver_gen.state [0] \pixel_generator.vtgen.ver_gen.state [2] \pixel_generator.vtgen.ver_gen.state [3] \pixel_generator.vtgen.ver_gen.state [4] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2976: { \pixel_generator.vtgen.ver_gen.state [2] \pixel_generator.vtgen.ver_gen.state [3] \pixel_generator.vtgen.ver_gen.state [4] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2974: { \pixel_generator.vtgen.hor_gen.state [2] \pixel_generator.vtgen.hor_gen.state [3] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2972: { \pixel_generator.vtgen.hor_gen.state [0] \pixel_generator.vtgen.hor_gen.state [2] \pixel_generator.vtgen.hor_gen.state [3] \pixel_generator.vtgen.hor_gen.state [4] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2970: { \pixel_generator.vtgen.hor_gen.state [2] \pixel_generator.vtgen.hor_gen.state [3] \pixel_generator.vtgen.hor_gen.state [4] }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$3218: { $auto$fsm_map.cc:118:implement_pattern_cache$3212 $auto$fsm_map.cc:118:implement_pattern_cache$3216 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$3196: { $auto$fsm_map.cc:118:implement_pattern_cache$3180 $auto$fsm_map.cc:118:implement_pattern_cache$3176 $auto$fsm_map.cc:118:implement_pattern_cache$3186 $auto$fsm_map.cc:118:implement_pattern_cache$3194 $auto$fsm_map.cc:118:implement_pattern_cache$3190 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$3137: { $auto$fsm_map.cc:118:implement_pattern_cache$3131 $auto$fsm_map.cc:118:implement_pattern_cache$3127 $auto$fsm_map.cc:118:implement_pattern_cache$3135 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$3124: { $auto$fsm_map.cc:118:implement_pattern_cache$3118 $auto$fsm_map.cc:118:implement_pattern_cache$3122 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$3115: { \line_fifo.wclr $auto$fsm_map.cc:118:implement_pattern_cache$3109 $auto$fsm_map.cc:118:implement_pattern_cache$3095 $auto$fsm_map.cc:118:implement_pattern_cache$3113 $auto$fsm_map.cc:118:implement_pattern_cache$3099 $auto$fsm_map.cc:118:implement_pattern_cache$3105 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:105:implement_pattern_cache$3185: { \pixel_generator.color_proc.c_state [1] \pixel_generator.color_proc.c_state [3] }
    Consolidated identical input bits for $mux cell $techmap\wbm.$ternary$vga_wb_master.v:399$267:
      Old ports: A={ \wbm.vmemA 2'00 }, B={ \wbm.cursor_ba \wbm.cursor_adr 2'00 }, Y=\wbm_adr_o
      New ports: A=\wbm.vmemA, B={ \wbm.cursor_ba \wbm.cursor_adr }, Y=\wbm_adr_o [31:2]
      New connections: \wbm_adr_o [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\wbm.$ternary$vga_wb_master.v:431$281:
      Old ports: A=3'010, B=3'111, Y=$techmap\wbm.$ternary$vga_wb_master.v:431$281_Y
      New ports: A=1'0, B=1'1, Y=$techmap\wbm.$ternary$vga_wb_master.v:431$281_Y [0]
      New connections: $techmap\wbm.$ternary$vga_wb_master.v:431$281_Y [2:1] = { $techmap\wbm.$ternary$vga_wb_master.v:431$281_Y [0] 1'1 }
    Consolidated identical input bits for $mux cell $techmap\wbm.$ternary$vga_wb_master.v:435$284:
      Old ports: A=3'010, B=3'111, Y=$techmap\wbm.$ternary$vga_wb_master.v:435$284_Y
      New ports: A=1'0, B=1'1, Y=$techmap\wbm.$ternary$vga_wb_master.v:435$284_Y [0]
      New connections: $techmap\wbm.$ternary$vga_wb_master.v:435$284_Y [2:1] = { $techmap\wbm.$ternary$vga_wb_master.v:435$284_Y [0] 1'1 }
    Consolidated identical input bits for $mux cell $techmap\wbm.$ternary$vga_wb_master.v:437$286:
      Old ports: A=2'10, B=2'00, Y=$auto$wreduce.cc:347:run$2998 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:347:run$2998 [1]
      New connections: $auto$wreduce.cc:347:run$2998 [0] = 1'0
    Consolidated identical input bits for $mux cell $techmap\wbs.$techmap$procdff$2843.$procmux$2878:
      Old ports: A=0, B={ $techmap\wbs.$0\stat[31:0] [31:22] 2'00 $techmap\wbs.$0\stat[31:0] [19:0] }, Y=$techmap\wbs.$procdff$2843.NEXT_Q
      New ports: A=30'000000000000000000000000000000, B={ $techmap\wbs.$0\stat[31:0] [31:22] $techmap\wbs.$0\stat[31:0] [19:0] }, Y={ $techmap\wbs.$procdff$2843.NEXT_Q [31:22] $techmap\wbs.$procdff$2843.NEXT_Q [19:0] }
      New connections: $techmap\wbs.$procdff$2843.NEXT_Q [21:20] = 2'00
  Optimizing cells in module \vga_enh_top.
Performed a total of 20 changes.

5.18.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vga_enh_top'.
Removed a total of 0 cells.

5.18.6. Executing OPT_RMDFF pass (remove dff with constant values).

5.18.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vga_enh_top..

5.18.8. Executing OPT_EXPR pass (perform const folding).
Replacing $mux cell `$techmap\wbm.$ternary$vga_wb_master.v:435$284' (mux_bool) in module `\vga_enh_top' with constant driver `$techmap\wbm.$ternary$vga_wb_master.v:435$284_Y [2] = $techmap\wbm.$eq$vga_wb_master.v:435$283_Y'.
Replacing $mux cell `$techmap\wbm.$ternary$vga_wb_master.v:431$281' (mux_bool) in module `\vga_enh_top' with constant driver `$techmap\wbm.$ternary$vga_wb_master.v:431$281_Y [2] = $techmap\wbm.$reduce_and$vga_wb_master.v:431$280_Y'.
Replacing $mux cell `$techmap\wbm.$ternary$vga_wb_master.v:437$286' in module `vga_enh_top' with inverter.

5.18.9. Rerunning OPT passes. (Maybe there is more to do..)

5.18.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vga_enh_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$rdmux[0][0][0]$4343
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[0][0][0]$5912 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[100][0][0]$6588 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[101][0][0]$6594 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[102][0][0]$6600 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[103][0][0]$6606 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[104][0][0]$6612 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[105][0][0]$6618 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[106][0][0]$6624 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[107][0][0]$6630 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[108][0][0]$6636 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[109][0][0]$6642 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[10][0][0]$6010 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[110][0][0]$6648 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[111][0][0]$6654 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[112][0][0]$6662 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[113][0][0]$6668 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[114][0][0]$6674 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[115][0][0]$6680 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[116][0][0]$6686 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[117][0][0]$6692 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[118][0][0]$6698 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[119][0][0]$6704 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[11][0][0]$6018 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[120][0][0]$6710 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[121][0][0]$6716 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[122][0][0]$6722 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[123][0][0]$6728 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[124][0][0]$6734 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[125][0][0]$6740 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[126][0][0]$6746 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[127][0][0]$6752 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[128][0][0]$6766 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[129][0][0]$6772 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[12][0][0]$6028 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[130][0][0]$6778 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[131][0][0]$6784 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[132][0][0]$6790 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[133][0][0]$6796 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[134][0][0]$6802 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[135][0][0]$6808 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[136][0][0]$6814 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[137][0][0]$6820 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[138][0][0]$6826 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[139][0][0]$6832 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[13][0][0]$6036 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[140][0][0]$6838 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[141][0][0]$6844 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[142][0][0]$6850 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[143][0][0]$6856 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[144][0][0]$6864 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[145][0][0]$6870 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[146][0][0]$6876 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[147][0][0]$6882 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[148][0][0]$6888 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[149][0][0]$6894 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[14][0][0]$6044 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[150][0][0]$6900 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[151][0][0]$6906 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[152][0][0]$6912 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[153][0][0]$6918 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[154][0][0]$6924 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[155][0][0]$6930 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[156][0][0]$6936 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[157][0][0]$6942 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[158][0][0]$6948 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[159][0][0]$6954 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[15][0][0]$6052 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[160][0][0]$6962 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[161][0][0]$6968 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[162][0][0]$6974 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[163][0][0]$6980 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[164][0][0]$6986 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[165][0][0]$6992 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[166][0][0]$6998 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[167][0][0]$7004 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[168][0][0]$7010 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[169][0][0]$7016 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[16][0][0]$6064 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[170][0][0]$7022 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[171][0][0]$7028 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[172][0][0]$7034 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[173][0][0]$7040 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[174][0][0]$7046 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[175][0][0]$7052 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[176][0][0]$7060 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[177][0][0]$7066 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[178][0][0]$7072 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[179][0][0]$7078 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[17][0][0]$6070 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[180][0][0]$7084 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[181][0][0]$7090 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[182][0][0]$7096 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[183][0][0]$7102 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[184][0][0]$7108 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[185][0][0]$7114 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[186][0][0]$7120 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[187][0][0]$7126 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[188][0][0]$7132 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[189][0][0]$7138 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[18][0][0]$6076 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[190][0][0]$7144 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[191][0][0]$7150 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[192][0][0]$7160 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[193][0][0]$7166 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[194][0][0]$7172 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[195][0][0]$7178 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[196][0][0]$7184 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[197][0][0]$7190 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[198][0][0]$7196 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[199][0][0]$7202 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[19][0][0]$6082 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[1][0][0]$5924 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[200][0][0]$7208 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[201][0][0]$7214 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[202][0][0]$7220 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[203][0][0]$7226 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[204][0][0]$7232 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[205][0][0]$7238 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[206][0][0]$7244 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[207][0][0]$7250 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[208][0][0]$7258 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[209][0][0]$7264 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[20][0][0]$6088 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[210][0][0]$7270 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[211][0][0]$7276 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[212][0][0]$7282 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[213][0][0]$7288 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[214][0][0]$7294 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[215][0][0]$7300 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[216][0][0]$7306 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[217][0][0]$7312 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[218][0][0]$7318 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[219][0][0]$7324 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[21][0][0]$6094 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[220][0][0]$7330 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[221][0][0]$7336 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[222][0][0]$7342 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[223][0][0]$7348 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[224][0][0]$7356 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[225][0][0]$7362 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[226][0][0]$7368 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[227][0][0]$7374 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[228][0][0]$7380 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[229][0][0]$7386 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[22][0][0]$6100 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[230][0][0]$7392 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[231][0][0]$7398 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[232][0][0]$7404 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[233][0][0]$7410 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[234][0][0]$7416 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[235][0][0]$7422 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[236][0][0]$7428 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[237][0][0]$7434 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[238][0][0]$7440 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[239][0][0]$7446 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[23][0][0]$6106 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[240][0][0]$7454 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[241][0][0]$7460 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[242][0][0]$7466 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[243][0][0]$7472 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[244][0][0]$7478 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[245][0][0]$7484 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[246][0][0]$7490 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[247][0][0]$7496 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[248][0][0]$7502 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[249][0][0]$7508 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[24][0][0]$6112 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[250][0][0]$7514 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[251][0][0]$7520 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[252][0][0]$7526 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[253][0][0]$7532 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[254][0][0]$7538 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[255][0][0]$7544 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[256][0][0]$7558 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[257][0][0]$7564 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[258][0][0]$7570 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[259][0][0]$7576 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[25][0][0]$6118 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[260][0][0]$7582 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[261][0][0]$7588 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[262][0][0]$7594 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[263][0][0]$7600 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[264][0][0]$7606 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[265][0][0]$7612 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[266][0][0]$7618 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[267][0][0]$7624 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[268][0][0]$7630 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[269][0][0]$7636 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[26][0][0]$6124 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[270][0][0]$7642 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[271][0][0]$7648 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[272][0][0]$7656 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[273][0][0]$7662 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[274][0][0]$7668 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[275][0][0]$7674 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[276][0][0]$7680 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[277][0][0]$7686 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[278][0][0]$7692 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[279][0][0]$7698 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[27][0][0]$6130 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[280][0][0]$7704 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[281][0][0]$7710 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[282][0][0]$7716 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[283][0][0]$7722 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[284][0][0]$7728 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[285][0][0]$7734 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[286][0][0]$7740 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[287][0][0]$7746 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[288][0][0]$7754 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[289][0][0]$7760 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[28][0][0]$6136 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[290][0][0]$7766 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[291][0][0]$7772 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[292][0][0]$7778 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[293][0][0]$7784 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[294][0][0]$7790 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[295][0][0]$7796 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[296][0][0]$7802 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[297][0][0]$7808 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[298][0][0]$7814 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[299][0][0]$7820 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[29][0][0]$6142 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[2][0][0]$5936 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[300][0][0]$7826 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[301][0][0]$7832 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[302][0][0]$7838 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[303][0][0]$7844 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[304][0][0]$7852 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[305][0][0]$7858 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[306][0][0]$7864 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[307][0][0]$7870 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[308][0][0]$7876 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[309][0][0]$7882 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[30][0][0]$6148 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[310][0][0]$7888 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[311][0][0]$7894 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[312][0][0]$7900 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[313][0][0]$7906 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[314][0][0]$7912 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[315][0][0]$7918 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[316][0][0]$7924 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[317][0][0]$7930 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[318][0][0]$7936 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[319][0][0]$7942 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[31][0][0]$6154 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[320][0][0]$7952 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[321][0][0]$7958 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[322][0][0]$7964 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[323][0][0]$7970 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[324][0][0]$7976 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[325][0][0]$7982 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[326][0][0]$7988 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[327][0][0]$7994 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[328][0][0]$8000 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[329][0][0]$8006 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[32][0][0]$6166 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[330][0][0]$8012 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[331][0][0]$8018 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[332][0][0]$8024 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[333][0][0]$8030 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[334][0][0]$8036 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[335][0][0]$8042 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[336][0][0]$8050 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[337][0][0]$8056 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[338][0][0]$8062 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[339][0][0]$8068 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[33][0][0]$6172 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[340][0][0]$8074 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[341][0][0]$8080 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[342][0][0]$8086 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[343][0][0]$8092 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[344][0][0]$8098 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[345][0][0]$8104 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[346][0][0]$8110 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[347][0][0]$8116 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[348][0][0]$8122 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[349][0][0]$8128 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[34][0][0]$6178 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[350][0][0]$8134 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[351][0][0]$8140 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[352][0][0]$8148 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[353][0][0]$8154 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[354][0][0]$8160 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[355][0][0]$8166 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[356][0][0]$8172 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[357][0][0]$8178 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[358][0][0]$8184 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[359][0][0]$8190 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[35][0][0]$6184 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[360][0][0]$8196 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[361][0][0]$8202 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[362][0][0]$8208 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[363][0][0]$8214 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[364][0][0]$8220 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[365][0][0]$8226 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[366][0][0]$8232 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[367][0][0]$8238 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[368][0][0]$8246 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[369][0][0]$8252 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[36][0][0]$6190 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[370][0][0]$8258 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[371][0][0]$8264 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[372][0][0]$8270 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[373][0][0]$8276 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[374][0][0]$8282 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[375][0][0]$8288 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[376][0][0]$8294 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[377][0][0]$8300 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[378][0][0]$8306 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[379][0][0]$8312 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[37][0][0]$6196 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[380][0][0]$8318 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[381][0][0]$8324 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[382][0][0]$8330 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[383][0][0]$8336 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[384][0][0]$8348 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[385][0][0]$8354 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[386][0][0]$8360 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[387][0][0]$8366 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[388][0][0]$8372 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[389][0][0]$8378 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[38][0][0]$6202 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[390][0][0]$8384 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[391][0][0]$8390 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[392][0][0]$8396 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[393][0][0]$8402 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[394][0][0]$8408 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[395][0][0]$8414 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[396][0][0]$8420 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[397][0][0]$8426 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[398][0][0]$8432 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[399][0][0]$8438 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[39][0][0]$6208 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[3][0][0]$5946 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[400][0][0]$8446 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[401][0][0]$8452 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[402][0][0]$8458 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[403][0][0]$8464 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[404][0][0]$8470 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[405][0][0]$8476 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[406][0][0]$8482 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[407][0][0]$8488 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[408][0][0]$8494 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[409][0][0]$8500 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[40][0][0]$6214 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[410][0][0]$8506 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[411][0][0]$8512 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[412][0][0]$8518 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[413][0][0]$8524 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[414][0][0]$8530 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[415][0][0]$8536 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[416][0][0]$8544 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[417][0][0]$8550 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[418][0][0]$8556 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[419][0][0]$8562 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[41][0][0]$6220 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[420][0][0]$8568 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[421][0][0]$8574 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[422][0][0]$8580 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[423][0][0]$8586 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[424][0][0]$8592 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[425][0][0]$8598 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[426][0][0]$8604 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[427][0][0]$8610 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[428][0][0]$8616 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[429][0][0]$8622 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[42][0][0]$6226 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[430][0][0]$8628 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[431][0][0]$8634 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[432][0][0]$8642 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[433][0][0]$8648 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[434][0][0]$8654 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[435][0][0]$8660 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[436][0][0]$8666 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[437][0][0]$8672 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[438][0][0]$8678 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[439][0][0]$8684 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[43][0][0]$6232 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[440][0][0]$8690 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[441][0][0]$8696 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[442][0][0]$8702 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[443][0][0]$8708 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[444][0][0]$8714 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[445][0][0]$8720 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[446][0][0]$8726 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[447][0][0]$8732 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[448][0][0]$8742 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[449][0][0]$8748 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[44][0][0]$6238 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[450][0][0]$8754 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[451][0][0]$8760 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[452][0][0]$8766 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[453][0][0]$8772 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[454][0][0]$8778 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[455][0][0]$8784 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[456][0][0]$8790 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[457][0][0]$8796 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[458][0][0]$8802 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[459][0][0]$8808 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[45][0][0]$6244 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[460][0][0]$8814 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[461][0][0]$8820 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[462][0][0]$8826 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[463][0][0]$8832 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[464][0][0]$8840 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[465][0][0]$8846 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[466][0][0]$8852 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[467][0][0]$8858 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[468][0][0]$8864 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[469][0][0]$8870 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[46][0][0]$6250 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[470][0][0]$8876 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[471][0][0]$8882 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[472][0][0]$8888 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[473][0][0]$8894 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[474][0][0]$8900 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[475][0][0]$8906 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[476][0][0]$8912 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[477][0][0]$8918 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[478][0][0]$8924 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[479][0][0]$8930 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[47][0][0]$6256 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[480][0][0]$8938 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[481][0][0]$8944 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[482][0][0]$8950 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[483][0][0]$8956 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[484][0][0]$8962 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[485][0][0]$8968 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[486][0][0]$8974 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[487][0][0]$8980 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[488][0][0]$8986 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[489][0][0]$8992 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[48][0][0]$6266 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[490][0][0]$8998 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[491][0][0]$9004 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[492][0][0]$9010 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[493][0][0]$9016 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[494][0][0]$9022 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[495][0][0]$9028 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[496][0][0]$9036 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[497][0][0]$9042 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[498][0][0]$9048 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[499][0][0]$9054 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[49][0][0]$6272 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[4][0][0]$5958 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[500][0][0]$9060 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[501][0][0]$9066 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[502][0][0]$9072 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[503][0][0]$9078 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[504][0][0]$9084 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[505][0][0]$9090 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[506][0][0]$9096 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[507][0][0]$9102 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[508][0][0]$9108 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[509][0][0]$9114 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[50][0][0]$6278 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[510][0][0]$9120 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[511][0][0]$9126 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[51][0][0]$6284 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[52][0][0]$6290 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[53][0][0]$6296 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[54][0][0]$6302 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[55][0][0]$6308 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[56][0][0]$6314 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[57][0][0]$6320 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[58][0][0]$6326 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[59][0][0]$6332 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[5][0][0]$5966 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[60][0][0]$6338 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[61][0][0]$6344 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[62][0][0]$6350 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[63][0][0]$6356 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[64][0][0]$6368 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[65][0][0]$6374 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[66][0][0]$6380 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[67][0][0]$6386 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[68][0][0]$6392 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[69][0][0]$6398 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[6][0][0]$5974 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[70][0][0]$6404 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[71][0][0]$6410 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[72][0][0]$6416 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[73][0][0]$6422 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[74][0][0]$6428 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[75][0][0]$6434 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[76][0][0]$6440 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[77][0][0]$6446 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[78][0][0]$6452 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[79][0][0]$6458 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[7][0][0]$5982 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[80][0][0]$6466 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[81][0][0]$6472 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[82][0][0]$6478 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[83][0][0]$6484 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[84][0][0]$6490 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[85][0][0]$6496 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[86][0][0]$6502 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[87][0][0]$6508 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[88][0][0]$6514 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[89][0][0]$6520 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[8][0][0]$5994 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[90][0][0]$6526 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[91][0][0]$6532 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[92][0][0]$6538 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[93][0][0]$6544 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[94][0][0]$6550 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[95][0][0]$6556 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[96][0][0]$6564 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[97][0][0]$6570 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[98][0][0]$6576 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[99][0][0]$6582 (pure)
    Root of a mux tree: $memory\clut_mem.clut_mem.mem$wrmux[9][0][0]$6002 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$rdmux[0][0][0]$9386 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[0][0][0]$9795 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[100][0][0]$10465 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[101][0][0]$10471 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[102][0][0]$10477 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[103][0][0]$10483 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[104][0][0]$10491 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[105][0][0]$10497 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[106][0][0]$10503 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[107][0][0]$10509 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[108][0][0]$10515 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[109][0][0]$10521 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[10][0][0]$9887 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[110][0][0]$10527 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[111][0][0]$10533 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[112][0][0]$10541 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[113][0][0]$10547 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[114][0][0]$10553 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[115][0][0]$10559 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[116][0][0]$10565 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[117][0][0]$10571 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[118][0][0]$10577 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[119][0][0]$10583 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[11][0][0]$9893 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[120][0][0]$10591 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[121][0][0]$10597 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[122][0][0]$10603 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[123][0][0]$10609 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[124][0][0]$10615 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[125][0][0]$10621 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[126][0][0]$10627 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[127][0][0]$10633 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[12][0][0]$9899 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[13][0][0]$9905 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[14][0][0]$9911 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[15][0][0]$9917 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[16][0][0]$9929 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[17][0][0]$9935 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[18][0][0]$9941 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[19][0][0]$9947 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[1][0][0]$9805 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[20][0][0]$9953 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[21][0][0]$9959 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[22][0][0]$9965 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[23][0][0]$9971 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[24][0][0]$9981 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[25][0][0]$9987 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[26][0][0]$9993 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[27][0][0]$9999 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[28][0][0]$10005 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[29][0][0]$10011 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[2][0][0]$9817 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[30][0][0]$10017 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[31][0][0]$10023 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[32][0][0]$10035 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[33][0][0]$10041 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[34][0][0]$10047 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[35][0][0]$10053 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[36][0][0]$10059 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[37][0][0]$10065 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[38][0][0]$10071 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[39][0][0]$10077 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[3][0][0]$9825 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[40][0][0]$10085 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[41][0][0]$10091 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[42][0][0]$10097 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[43][0][0]$10103 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[44][0][0]$10109 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[45][0][0]$10115 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[46][0][0]$10121 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[47][0][0]$10127 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[48][0][0]$10135 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[49][0][0]$10141 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[4][0][0]$9837 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[50][0][0]$10147 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[51][0][0]$10153 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[52][0][0]$10159 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[53][0][0]$10165 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[54][0][0]$10171 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[55][0][0]$10177 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[56][0][0]$10185 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[57][0][0]$10191 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[58][0][0]$10197 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[59][0][0]$10203 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[5][0][0]$9845 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[60][0][0]$10209 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[61][0][0]$10215 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[62][0][0]$10221 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[63][0][0]$10227 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[64][0][0]$10239 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[65][0][0]$10245 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[66][0][0]$10251 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[67][0][0]$10257 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[68][0][0]$10263 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[69][0][0]$10269 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[6][0][0]$9855 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[70][0][0]$10275 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[71][0][0]$10281 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[72][0][0]$10289 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[73][0][0]$10295 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[74][0][0]$10301 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[75][0][0]$10307 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[76][0][0]$10313 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[77][0][0]$10319 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[78][0][0]$10325 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[79][0][0]$10331 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[7][0][0]$9863 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[80][0][0]$10339 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[81][0][0]$10345 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[82][0][0]$10351 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[83][0][0]$10357 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[84][0][0]$10363 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[85][0][0]$10369 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[86][0][0]$10375 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[87][0][0]$10381 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[88][0][0]$10389 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[89][0][0]$10395 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[8][0][0]$9875 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[90][0][0]$10401 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[91][0][0]$10407 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[92][0][0]$10413 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[93][0][0]$10419 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[94][0][0]$10425 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[95][0][0]$10431 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[96][0][0]$10441 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[97][0][0]$10447 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[98][0][0]$10453 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[99][0][0]$10459 (pure)
    Root of a mux tree: $memory\line_fifo.fifo_dc_mem.mem$wrmux[9][0][0]$9881 (pure)
    Root of a mux tree: $memory\pixel_generator.rgb_fifo.mem$rdmux[0][0][0]$10669
    Root of a mux tree: $memory\pixel_generator.rgb_fifo.mem$wrmux[0][0][0]$10730 (pure)
    Root of a mux tree: $memory\pixel_generator.rgb_fifo.mem$wrmux[10][0][0]$10808 (pure)
    Root of a mux tree: $memory\pixel_generator.rgb_fifo.mem$wrmux[11][0][0]$10814 (pure)
    Root of a mux tree: $memory\pixel_generator.rgb_fifo.mem$wrmux[12][0][0]$10822 (pure)
    Root of a mux tree: $memory\pixel_generator.rgb_fifo.mem$wrmux[13][0][0]$10828 (pure)
    Root of a mux tree: $memory\pixel_generator.rgb_fifo.mem$wrmux[14][0][0]$10834 (pure)
    Root of a mux tree: $memory\pixel_generator.rgb_fifo.mem$wrmux[15][0][0]$10840 (pure)
    Root of a mux tree: $memory\pixel_generator.rgb_fifo.mem$wrmux[1][0][0]$10740 (pure)
    Root of a mux tree: $memory\pixel_generator.rgb_fifo.mem$wrmux[2][0][0]$10750 (pure)
    Root of a mux tree: $memory\pixel_generator.rgb_fifo.mem$wrmux[3][0][0]$10758 (pure)
    Root of a mux tree: $memory\pixel_generator.rgb_fifo.mem$wrmux[4][0][0]$10768 (pure)
    Root of a mux tree: $memory\pixel_generator.rgb_fifo.mem$wrmux[5][0][0]$10774 (pure)
    Root of a mux tree: $memory\pixel_generator.rgb_fifo.mem$wrmux[6][0][0]$10780 (pure)
    Root of a mux tree: $memory\pixel_generator.rgb_fifo.mem$wrmux[7][0][0]$10786 (pure)
    Root of a mux tree: $memory\pixel_generator.rgb_fifo.mem$wrmux[8][0][0]$10796 (pure)
    Root of a mux tree: $memory\pixel_generator.rgb_fifo.mem$wrmux[9][0][0]$10802 (pure)
    Root of a mux tree: $memory\wbm.clut_sw_fifo.mem$wrmux[0][0][0]$10937 (pure)
    Root of a mux tree: $memory\wbm.clut_sw_fifo.mem$wrmux[10][0][0]$11015 (pure)
    Root of a mux tree: $memory\wbm.clut_sw_fifo.mem$wrmux[11][0][0]$11021 (pure)
    Root of a mux tree: $memory\wbm.clut_sw_fifo.mem$wrmux[12][0][0]$11029 (pure)
    Root of a mux tree: $memory\wbm.clut_sw_fifo.mem$wrmux[13][0][0]$11035 (pure)
    Root of a mux tree: $memory\wbm.clut_sw_fifo.mem$wrmux[14][0][0]$11041 (pure)
    Root of a mux tree: $memory\wbm.clut_sw_fifo.mem$wrmux[15][0][0]$11047 (pure)
    Root of a mux tree: $memory\wbm.clut_sw_fifo.mem$wrmux[1][0][0]$10947 (pure)
    Root of a mux tree: $memory\wbm.clut_sw_fifo.mem$wrmux[2][0][0]$10957 (pure)
    Root of a mux tree: $memory\wbm.clut_sw_fifo.mem$wrmux[3][0][0]$10965 (pure)
    Root of a mux tree: $memory\wbm.clut_sw_fifo.mem$wrmux[4][0][0]$10975 (pure)
    Root of a mux tree: $memory\wbm.clut_sw_fifo.mem$wrmux[5][0][0]$10981 (pure)
    Root of a mux tree: $memory\wbm.clut_sw_fifo.mem$wrmux[6][0][0]$10987 (pure)
    Root of a mux tree: $memory\wbm.clut_sw_fifo.mem$wrmux[7][0][0]$10993 (pure)
    Root of a mux tree: $memory\wbm.clut_sw_fifo.mem$wrmux[8][0][0]$11003 (pure)
    Root of a mux tree: $memory\wbm.clut_sw_fifo.mem$wrmux[9][0][0]$11009 (pure)
    Root of a mux tree: $memory\wbm.data_fifo.mem$rdenmux[0]$11083 (pure)
    Root of a mux tree: $memory\wbm.data_fifo.mem$wrmux[0][0][0]$11146 (pure)
    Root of a mux tree: $memory\wbm.data_fifo.mem$wrmux[10][0][0]$11224 (pure)
    Root of a mux tree: $memory\wbm.data_fifo.mem$wrmux[11][0][0]$11230 (pure)
    Root of a mux tree: $memory\wbm.data_fifo.mem$wrmux[12][0][0]$11238 (pure)
    Root of a mux tree: $memory\wbm.data_fifo.mem$wrmux[13][0][0]$11244 (pure)
    Root of a mux tree: $memory\wbm.data_fifo.mem$wrmux[14][0][0]$11250 (pure)
    Root of a mux tree: $memory\wbm.data_fifo.mem$wrmux[15][0][0]$11256 (pure)
    Root of a mux tree: $memory\wbm.data_fifo.mem$wrmux[1][0][0]$11156 (pure)
    Root of a mux tree: $memory\wbm.data_fifo.mem$wrmux[2][0][0]$11166 (pure)
    Root of a mux tree: $memory\wbm.data_fifo.mem$wrmux[3][0][0]$11174 (pure)
    Root of a mux tree: $memory\wbm.data_fifo.mem$wrmux[4][0][0]$11184 (pure)
    Root of a mux tree: $memory\wbm.data_fifo.mem$wrmux[5][0][0]$11190 (pure)
    Root of a mux tree: $memory\wbm.data_fifo.mem$wrmux[6][0][0]$11196 (pure)
    Root of a mux tree: $memory\wbm.data_fifo.mem$wrmux[7][0][0]$11202 (pure)
    Root of a mux tree: $memory\wbm.data_fifo.mem$wrmux[8][0][0]$11212 (pure)
    Root of a mux tree: $memory\wbm.data_fifo.mem$wrmux[9][0][0]$11218 (pure)
    Root of a mux tree: $techmap\clut_mem.$ternary$vga_csm_pb.v:128$1044 (pure)
    Root of a mux tree: $techmap\clut_mem.$ternary$vga_csm_pb.v:129$1045
    Root of a mux tree: $techmap\clut_mem.$ternary$vga_csm_pb.v:130$1048 (pure)
    Root of a mux tree: $techmap\line_fifo.$procmux$1189 (pure)
    Root of a mux tree: $techmap\line_fifo.$procmux$1246 (pure)
    Root of a mux tree: $techmap\line_fifo.$procmux$1309 (pure)
    Root of a mux tree: $techmap\line_fifo.$procmux$1315 (pure)
    Root of a mux tree: $techmap\line_fifo.$procmux$1375 (pure)
    Root of a mux tree: $techmap\line_fifo.$procmux$1381 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1489 (pure)
    Root of a mux tree: $techmap\pixel_generator.$procmux$1498 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1537 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1545 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1548 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1551 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1563 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1585 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1595
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1605
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1615
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1659 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1694 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1702 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1748
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1846 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1876 (pure)
    Root of a mux tree: $techmap\pixel_generator.color_proc.$procmux$1886 (pure)
    Root of a mux tree: $techmap\pixel_generator.rgb_fifo.$procmux$1402 (pure)
    Root of a mux tree: $techmap\pixel_generator.rgb_fifo.$procmux$1408 (pure)
    Root of a mux tree: $techmap\pixel_generator.rgb_fifo.$procmux$1447 (pure)
    Root of a mux tree: $techmap\pixel_generator.rgb_fifo.$procmux$1477 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2343 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2364 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2379 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2395 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.hor_gen.$procmux$2413 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2343 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2364 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2379 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2395 (pure)
    Root of a mux tree: $techmap\pixel_generator.vtgen.ver_gen.$procmux$2413 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2199 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2208 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2211 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2214 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2217 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2220 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2229 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2235 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2247 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2252
    Root of a mux tree: $techmap\wbm.$procmux$2266 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2275 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2286 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2292 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2295 (pure)
    Root of a mux tree: $techmap\wbm.$procmux$2298 (pure)
    Root of a mux tree: $techmap\wbm.$techmap$procdff$2813.$procmux$2906 (pure)
    Root of a mux tree: $techmap\wbm.$ternary$vga_wb_master.v:399$267 (pure)
    Root of a mux tree: $techmap\wbm.clut_sw_fifo.$procmux$2145 (pure)
    Root of a mux tree: $techmap\wbm.clut_sw_fifo.$procmux$2175 (pure)
    Root of a mux tree: $techmap\wbm.data_fifo.$procmux$2636 (pure)
    Root of a mux tree: $techmap\wbm.data_fifo.$procmux$2681 (pure)
    Root of a mux tree: $techmap\wbm.data_fifo.$procmux$2711 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2843.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2844.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2847.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2848.$procmux$2885 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2849.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2850.$procmux$2885 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2851.$procmux$2892 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2852.$procmux$2892 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2853.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2854.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$techmap$procdff$2855.$procmux$2878 (pure)
    Root of a mux tree: $techmap\wbs.$ternary$vga_wb_slave.v:452$177 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

5.18.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vga_enh_top.
Performed a total of 0 changes.

5.18.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vga_enh_top'.
Removed a total of 0 cells.

5.18.13. Executing OPT_RMDFF pass (remove dff with constant values).

5.18.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vga_enh_top..

5.18.15. Executing OPT_EXPR pass (perform const folding).

5.18.16. Finished OPT passes. (There is nothing left to do.)

5.19. Executing TECHMAP pass (map to technology primitives).

5.19.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `<techmap.v>' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8564 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][123]$5477 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][122]$5474 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][121]$5471 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][120]$5468 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][119]$5465 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[425][0][0]$8598 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[470][0][0]$8874 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8600 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[426][0][0]$8602 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[470][0][0]$8876 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[426][0][0]$8604 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][160]$5588 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8606 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8878 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[427][0][0]$8608 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[427][0][0]$8610 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[471][0][0]$8880 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8612 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[420][0][0]$8566 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[428][0][0]$8614 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[467][0][0]$8858 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[471][0][0]$8882 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8854 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[428][0][0]$8616 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8618 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[420][0][0]$8568 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8884 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[429][0][0]$8620 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[429][0][0]$8622 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[472][0][0]$8886 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8624 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8570 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[419][0][0]$8560 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[430][0][0]$8626 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[472][0][0]$8888 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[430][0][0]$8628 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8860 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[12]$3341 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[421][0][0]$8572 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8630 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[421][0][0]$8574 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8890 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[468][0][0]$8862 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[431][0][0]$8632 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8576 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[431][0][0]$8634 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[422][0][0]$8578 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[473][0][0]$8892 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[468][0][0]$8864 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8636 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[422][0][0]$8580 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8638 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8582 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[473][0][0]$8894 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[432][0][0]$8640 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8866 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[423][0][0]$8584 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[432][0][0]$8642 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[423][0][0]$8586 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[419][0][0]$8562 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8896 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8644 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[469][0][0]$8868 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8588 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[433][0][0]$8646 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[424][0][0]$8590 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[474][0][0]$8898 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[433][0][0]$8648 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8650 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[469][0][0]$8870 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[474][0][0]$8900 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[424][0][0]$8592 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[434][0][0]$8652 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[467][0][0]$8856 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[434][0][0]$8654 ($mux) with simplemap.
Mapping vga_enh_top.$procmux$1075 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8594 ($and) with simplemap.
Mapping vga_enh_top.$procmux$1072 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8872 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][37]$4835 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[425][0][0]$8596 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[3][0][0]$5946 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[3][0][0]$5944 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$5942 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$5940 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$5938 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[2][0][0]$5936 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[2][0][0]$5934 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$5932 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$5930 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$5928 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[1][0][0]$5924 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][39]$4841 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][40]$4844 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[1][0][0]$5922 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$5920 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$5918 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$5916 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[0][0][0]$5912 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[0][0][0]$5910 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$5908 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$5906 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$5904 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$5902 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:65:addr_decode$5900 ($not) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:65:addr_decode$5898 ($not) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:65:addr_decode$5896 ($not) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$5894 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:65:addr_decode$5892 ($not) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6160 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6158 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[31][0][0]$6154 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[31][0][0]$6152 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6150 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[30][0][0]$6148 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:65:addr_decode$5890 ($not) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[30][0][0]$6146 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$5888 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6144 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$5886 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[29][0][0]$6142 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:65:addr_decode$5884 ($not) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[29][0][0]$6140 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:65:addr_decode$5882 ($not) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6138 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$5880 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[28][0][0]$6136 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:65:addr_decode$5878 ($not) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[28][0][0]$6134 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][22]$4790 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:65:addr_decode$5876 ($not) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6132 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][255]$5873 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[27][0][0]$6130 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[27][0][0]$6128 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][254]$5870 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6126 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][24]$4796 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][253]$5867 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[26][0][0]$6124 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][252]$5864 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[26][0][0]$6122 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6120 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][251]$5861 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][250]$5858 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[25][0][0]$6118 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[25][0][0]$6116 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][249]$5855 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][248]$5852 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][247]$5849 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][246]$5846 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6114 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][245]$5843 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[24][0][0]$6112 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][244]$5840 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[24][0][0]$6110 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][20]$4784 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][243]$5837 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6108 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[23][0][0]$6106 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][242]$5834 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[23][0][0]$6104 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][241]$5831 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6102 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][240]$5828 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[22][0][0]$6100 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[22][0][0]$6098 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][239]$5825 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6096 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][238]$5822 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[21][0][0]$6094 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[21][0][0]$6092 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][237]$5819 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6090 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][236]$5816 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[20][0][0]$6088 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[20][0][0]$6086 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][235]$5813 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6084 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][234]$5810 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[19][0][0]$6082 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[19][0][0]$6080 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][233]$5807 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6078 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][232]$5804 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[18][0][0]$6076 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[18][0][0]$6074 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][231]$5801 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][186]$5666 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][230]$5798 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][229]$5795 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6072 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[17][0][0]$6070 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][228]$5792 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[17][0][0]$6068 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6066 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][227]$5789 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[16][0][0]$6064 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6262 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6260 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6258 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[47][0][0]$6256 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[47][0][0]$6254 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6252 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[46][0][0]$6250 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[46][0][0]$6248 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[58][0][0]$6324 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6246 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6328 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[58][0][0]$6326 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[45][0][0]$6244 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[45][0][0]$6242 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6240 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][38]$5222 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6340 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[60][0][0]$6338 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[60][0][0]$6336 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6334 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6346 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[106][0][0]$6622 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6620 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[105][0][0]$6618 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[105][0][0]$6616 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6614 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[104][0][0]$6612 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[104][0][0]$6610 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6608 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[103][0][0]$6606 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[103][0][0]$6604 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6602 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[102][0][0]$6600 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[102][0][0]$6598 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6596 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[101][0][0]$6594 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[101][0][0]$6592 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6590 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[100][0][0]$6588 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[100][0][0]$6586 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6584 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[99][0][0]$6582 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[99][0][0]$6580 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6578 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[98][0][0]$6576 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[132][0][0]$6788 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][19]$4781 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[98][0][0]$6574 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6786 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6572 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[131][0][0]$6784 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[97][0][0]$6570 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[131][0][0]$6782 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[97][0][0]$6568 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6780 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6566 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[130][0][0]$6778 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[96][0][0]$6564 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[130][0][0]$6776 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[96][0][0]$6562 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6774 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6560 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[129][0][0]$6772 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6558 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[129][0][0]$6770 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[95][0][0]$6556 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[95][0][0]$6554 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6768 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[358][0][0]$8184 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][185]$5663 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6552 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[128][0][0]$6766 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[94][0][0]$6550 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[128][0][0]$6764 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[94][0][0]$6548 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6546 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6762 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[93][0][0]$6544 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6760 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[93][0][0]$6542 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6540 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[92][0][0]$6538 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6758 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[92][0][0]$6536 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6756 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6534 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[91][0][0]$6532 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[127][0][0]$6752 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[91][0][0]$6530 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[127][0][0]$6750 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6528 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6748 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[90][0][0]$6526 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][184]$5660 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[90][0][0]$6524 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6522 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[126][0][0]$6746 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[89][0][0]$6520 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$5968 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[89][0][0]$6518 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6516 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[126][0][0]$6744 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6742 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[88][0][0]$6514 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[125][0][0]$6740 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[88][0][0]$6512 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[125][0][0]$6738 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6510 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6736 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[87][0][0]$6508 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][183]$5657 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[87][0][0]$6506 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[124][0][0]$6734 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6504 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[124][0][0]$6732 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][181]$5651 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[86][0][0]$6502 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6730 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[86][0][0]$6500 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[123][0][0]$6728 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6498 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[123][0][0]$6726 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[85][0][0]$6496 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6724 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[85][0][0]$6494 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[122][0][0]$6722 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6492 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[122][0][0]$6720 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[84][0][0]$6490 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6718 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[84][0][0]$6488 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6486 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[83][0][0]$6484 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[83][0][0]$6482 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6480 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[121][0][0]$6716 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[121][0][0]$6714 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[82][0][0]$6478 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6712 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[82][0][0]$6476 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[120][0][0]$6710 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6474 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[120][0][0]$6708 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[81][0][0]$6472 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6706 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[81][0][0]$6470 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[417][0][0]$8550 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[316][0][0]$7922 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7920 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[315][0][0]$7918 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[315][0][0]$7916 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7914 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[314][0][0]$7912 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[314][0][0]$7910 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[418][0][0]$8554 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[466][0][0]$8852 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[418][0][0]$8556 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8558 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[466][0][0]$8850 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8552 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7566 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[257][0][0]$7564 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[257][0][0]$7562 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7560 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[256][0][0]$7558 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[256][0][0]$7556 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7554 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7552 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7550 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7548 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[255][0][0]$7544 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[255][0][0]$7542 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7540 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[254][0][0]$7538 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[311][0][0]$7892 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7890 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[310][0][0]$7888 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[310][0][0]$7886 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7884 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[254][0][0]$7536 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7534 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[309][0][0]$7882 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[253][0][0]$7532 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[253][0][0]$7530 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[309][0][0]$7880 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7528 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7878 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[252][0][0]$7526 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[252][0][0]$7524 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[308][0][0]$7876 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7522 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[251][0][0]$7520 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[308][0][0]$7874 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[251][0][0]$7518 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7872 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7516 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[250][0][0]$7514 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[307][0][0]$7870 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[250][0][0]$7512 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7510 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[307][0][0]$7868 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[249][0][0]$7508 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[249][0][0]$7506 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7866 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7504 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[248][0][0]$7502 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[306][0][0]$7864 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[248][0][0]$7500 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][180]$5648 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7498 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[247][0][0]$7496 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[247][0][0]$7494 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7492 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[246][0][0]$7490 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[246][0][0]$7488 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7486 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[245][0][0]$7484 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[245][0][0]$7482 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7480 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[306][0][0]$7862 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[244][0][0]$7478 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[244][0][0]$7476 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7474 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7860 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[243][0][0]$7472 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[305][0][0]$7858 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[243][0][0]$7470 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7468 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[242][0][0]$7466 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[305][0][0]$7856 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[242][0][0]$7464 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7854 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7462 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[304][0][0]$7852 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[241][0][0]$7460 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[241][0][0]$7458 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[304][0][0]$7850 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7456 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7848 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[240][0][0]$7454 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[240][0][0]$7452 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7846 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7450 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7448 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[239][0][0]$7446 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[303][0][0]$7844 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[239][0][0]$7444 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[303][0][0]$7842 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7442 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[238][0][0]$7440 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[238][0][0]$7438 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7436 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[237][0][0]$7434 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7840 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[237][0][0]$7432 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7430 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[236][0][0]$7428 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[236][0][0]$7426 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7424 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[235][0][0]$7422 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[235][0][0]$7420 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7418 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9000 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[490][0][0]$8998 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[490][0][0]$8996 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8994 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[489][0][0]$8992 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[489][0][0]$8990 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8988 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[488][0][0]$8986 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[488][0][0]$8984 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8982 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[487][0][0]$8980 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[487][0][0]$8978 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[482][0][0]$8948 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[412][0][0]$8518 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[415][0][0]$8534 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[412][0][0]$8516 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[486][0][0]$8974 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8834 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8520 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8842 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[415][0][0]$8536 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[413][0][0]$8522 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8538 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8836 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[413][0][0]$8524 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[465][0][0]$8844 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8964 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8540 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8526 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[416][0][0]$8542 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[464][0][0]$8838 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[414][0][0]$8528 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[465][0][0]$8846 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[416][0][0]$8544 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[414][0][0]$8530 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8440 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8546 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[464][0][0]$8840 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8532 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8848 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[417][0][0]$8548 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][39]$5225 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8046 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8044 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[335][0][0]$8042 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[335][0][0]$8040 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8038 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[334][0][0]$8036 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[334][0][0]$8034 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8032 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[333][0][0]$8030 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[333][0][0]$8028 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8026 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[332][0][0]$8024 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[332][0][0]$8022 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8020 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[331][0][0]$8018 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[331][0][0]$8016 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8014 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[330][0][0]$8012 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[330][0][0]$8010 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8008 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[329][0][0]$8006 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[329][0][0]$8004 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8002 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[328][0][0]$8000 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[345][0][0]$8104 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[345][0][0]$8102 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[328][0][0]$7998 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7996 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[327][0][0]$7994 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[327][0][0]$7992 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8100 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7990 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[344][0][0]$8098 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[326][0][0]$7988 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[326][0][0]$7986 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7984 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[325][0][0]$7982 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[325][0][0]$7980 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[344][0][0]$8096 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7978 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8094 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[324][0][0]$7976 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[343][0][0]$8092 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[324][0][0]$7974 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][179]$5645 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7972 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[343][0][0]$8090 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][6]$4742 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[323][0][0]$7970 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8088 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[342][0][0]$8086 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[323][0][0]$7968 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[342][0][0]$8084 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7966 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[322][0][0]$7964 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[322][0][0]$7962 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[400][0][0]$8446 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[361][0][0]$8200 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[397][0][0]$8424 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[397][0][0]$8426 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8448 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8428 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[458][0][0]$8800 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[401][0][0]$8452 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8454 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[458][0][0]$8802 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[402][0][0]$8456 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[402][0][0]$8458 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8804 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8460 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[403][0][0]$8462 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[459][0][0]$8806 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[403][0][0]$8464 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8466 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[459][0][0]$8808 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[404][0][0]$8468 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[404][0][0]$8470 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8810 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8472 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[405][0][0]$8474 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8186 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[460][0][0]$8812 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[405][0][0]$8476 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[361][0][0]$8202 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8362 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[385][0][0]$8354 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8478 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8204 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[460][0][0]$8814 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[406][0][0]$8480 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[406][0][0]$8482 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[362][0][0]$8206 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[387][0][0]$8364 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8816 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8484 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[362][0][0]$8208 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[407][0][0]$8486 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8210 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[387][0][0]$8366 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[461][0][0]$8818 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[407][0][0]$8488 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[363][0][0]$8212 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[359][0][0]$8188 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8490 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[461][0][0]$8820 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[408][0][0]$8492 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[359][0][0]$8190 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[363][0][0]$8214 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8368 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[408][0][0]$8494 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8356 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8822 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8496 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8216 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[409][0][0]$8498 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[364][0][0]$8218 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8192 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[462][0][0]$8824 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[409][0][0]$8500 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[388][0][0]$8370 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[364][0][0]$8220 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8502 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[462][0][0]$8826 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[410][0][0]$8504 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[360][0][0]$8194 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[386][0][0]$8358 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[410][0][0]$8506 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[360][0][0]$8196 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8828 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8508 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8198 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8222 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[388][0][0]$8372 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[411][0][0]$8510 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[386][0][0]$8360 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[463][0][0]$8830 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[411][0][0]$8512 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[365][0][0]$8224 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8422 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8514 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[357][0][0]$8178 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8350 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[384][0][0]$8348 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8180 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[357][0][0]$8176 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[358][0][0]$8182 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[385][0][0]$8352 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[297][0][0]$7808 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[453][0][0]$8772 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[453][0][0]$8770 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8768 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[452][0][0]$8766 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[452][0][0]$8764 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8762 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[451][0][0]$8760 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[232][0][0]$7402 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[232][0][0]$7404 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[301][0][0]$7830 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7406 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[233][0][0]$7408 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[301][0][0]$7832 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[233][0][0]$7410 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7804 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8744 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[448][0][0]$8742 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7834 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[448][0][0]$8740 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8738 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8736 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7412 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[302][0][0]$7836 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[234][0][0]$7414 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[228][0][0]$7378 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7810 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[302][0][0]$7838 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[234][0][0]$7416 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[228][0][0]$7380 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[298][0][0]$7812 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[311][0][0]$7894 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[317][0][0]$7928 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[227][0][0]$7374 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[445][0][0]$8720 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7896 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[312][0][0]$7898 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[317][0][0]$7930 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7382 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[312][0][0]$7900 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[298][0][0]$7814 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[229][0][0]$7384 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[318][0][0]$7934 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8070 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7816 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[318][0][0]$7936 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[229][0][0]$7386 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[297][0][0]$7806 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8704 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[442][0][0]$8702 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7938 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[340][0][0]$8072 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[319][0][0]$7940 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[319][0][0]$7942 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7388 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[299][0][0]$7818 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[340][0][0]$8074 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7944 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[230][0][0]$7390 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[299][0][0]$7820 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7946 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8076 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7376 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7948 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[320][0][0]$7950 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[341][0][0]$8078 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[320][0][0]$7952 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7954 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[341][0][0]$8080 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[230][0][0]$7392 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[321][0][0]$7956 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7822 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[321][0][0]$7958 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7394 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[300][0][0]$7824 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8082 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7960 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[231][0][0]$7396 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[300][0][0]$7826 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[356][0][0]$8170 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[231][0][0]$7398 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[384][0][0]$8346 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[356][0][0]$8172 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7400 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7828 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8174 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8902 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[224][0][0]$7356 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[225][0][0]$7360 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7792 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[225][0][0]$7362 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[295][0][0]$7794 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7364 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[295][0][0]$7796 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[226][0][0]$7366 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7798 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[294][0][0]$7788 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[224][0][0]$7354 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[226][0][0]$7368 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[296][0][0]$7800 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7786 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7358 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7370 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[294][0][0]$7790 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[296][0][0]$7802 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[496][0][0]$9034 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9032 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[497][0][0]$9040 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9038 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9030 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[496][0][0]$9036 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[495][0][0]$9028 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][46]$5246 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[0]$3317 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][38]$4838 ($mux) with simplemap.
Mapping vga_enh_top.$and$./vga_enh_top.v:441$610 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][6]$5126 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][118]$5462 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][117]$5459 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][116]$5456 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][115]$5453 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][114]$5450 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][113]$5447 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][112]$5444 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][111]$5441 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][159]$5585 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][110]$5438 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][158]$5582 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][109]$5435 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][108]$5432 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][107]$5429 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][106]$5426 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][105]$5423 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][157]$5579 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][104]$5420 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][103]$5417 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][156]$5576 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][102]$5414 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][155]$5573 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][101]$5411 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][154]$5570 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][23]$4793 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][100]$5408 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][153]$5567 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][99]$5405 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][152]$5564 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][98]$5402 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][151]$5561 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][97]$5399 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][96]$5396 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][150]$5558 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][149]$5555 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][95]$5393 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][94]$5390 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][148]$5552 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][93]$5387 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][147]$5549 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][92]$5384 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][91]$5381 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][146]$5546 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][90]$5378 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][145]$5543 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][89]$5375 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][88]$5372 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][144]$5540 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][87]$5369 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[166][0][0]$6996 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][40]$5228 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6994 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[165][0][0]$6992 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[165][0][0]$6990 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6988 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[164][0][0]$6986 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[164][0][0]$6984 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6982 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7104 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[163][0][0]$6980 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[163][0][0]$6978 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6976 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[162][0][0]$6974 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[183][0][0]$7102 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[162][0][0]$6972 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[183][0][0]$7100 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][7]$4745 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6970 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[161][0][0]$6968 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[161][0][0]$6966 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6964 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[160][0][0]$6962 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7098 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[160][0][0]$6960 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[182][0][0]$7096 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6958 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][182]$5654 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6956 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[159][0][0]$6954 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[182][0][0]$7094 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[159][0][0]$6952 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7092 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6950 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[181][0][0]$7090 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[158][0][0]$6948 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[181][0][0]$7088 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[158][0][0]$6946 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7086 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6944 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[180][0][0]$7084 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[157][0][0]$6942 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[180][0][0]$7082 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[157][0][0]$6940 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7080 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6938 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[179][0][0]$7078 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[156][0][0]$6936 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[179][0][0]$7076 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[156][0][0]$6934 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7074 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6932 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[178][0][0]$7072 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[5][0][0]$5966 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[155][0][0]$6930 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[178][0][0]$7070 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[155][0][0]$6928 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7068 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6926 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[177][0][0]$7066 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[154][0][0]$6924 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[154][0][0]$6922 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[177][0][0]$7064 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6920 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[153][0][0]$6918 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7062 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[153][0][0]$6916 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6914 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[176][0][0]$7060 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[152][0][0]$6912 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[152][0][0]$6910 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[176][0][0]$7058 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6908 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7056 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[463][0][0]$8832 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7350 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[223][0][0]$7346 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[293][0][0]$7782 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7352 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[293][0][0]$7784 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[223][0][0]$7348 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7780 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8314 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[379][0][0]$8312 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[379][0][0]$8310 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8308 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[378][0][0]$8306 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[378][0][0]$8304 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8302 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[377][0][0]$8300 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[377][0][0]$8298 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8296 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[376][0][0]$8294 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[376][0][0]$8292 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[396][0][0]$8420 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8290 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[396][0][0]$8418 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[375][0][0]$8288 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][177]$5639 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[375][0][0]$8286 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8416 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8284 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[374][0][0]$8282 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[374][0][0]$8280 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8278 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[395][0][0]$8414 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[373][0][0]$8276 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[395][0][0]$8412 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[373][0][0]$8274 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8272 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[372][0][0]$8270 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8410 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[372][0][0]$8268 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[394][0][0]$8408 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8266 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[394][0][0]$8406 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[371][0][0]$8264 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$5962 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8404 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[371][0][0]$8262 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[393][0][0]$8402 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8260 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[393][0][0]$8400 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[370][0][0]$8258 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8398 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[370][0][0]$8256 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[392][0][0]$8396 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8254 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[392][0][0]$8394 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[7][0][0]$5980 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[369][0][0]$8252 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8392 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[369][0][0]$8250 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[391][0][0]$8390 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8248 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][176]$5636 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[391][0][0]$8388 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[368][0][0]$8246 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8386 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[368][0][0]$8244 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[390][0][0]$8384 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8242 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[390][0][0]$8382 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8240 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[367][0][0]$8238 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[367][0][0]$8236 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8380 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8234 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[389][0][0]$8378 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[366][0][0]$8232 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[366][0][0]$8230 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8228 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[389][0][0]$8376 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[365][0][0]$8226 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8374 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[227][0][0]$7372 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[222][0][0]$7342 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[292][0][0]$7776 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[313][0][0]$7906 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7774 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7344 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[292][0][0]$7778 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[222][0][0]$7340 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[451][0][0]$8758 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8756 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[450][0][0]$8754 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[450][0][0]$8752 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8750 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[449][0][0]$8748 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[449][0][0]$8746 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][175]$5633 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8946 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8734 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[447][0][0]$8732 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[447][0][0]$8730 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8728 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[481][0][0]$8944 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[446][0][0]$8726 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[481][0][0]$8942 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[446][0][0]$8724 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8940 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8722 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[480][0][0]$8938 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$5960 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[445][0][0]$8718 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8716 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[444][0][0]$8714 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[444][0][0]$8712 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[480][0][0]$8936 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8710 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8934 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[443][0][0]$8708 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8932 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[443][0][0]$8706 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[479][0][0]$8930 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[442][0][0]$8700 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8698 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[441][0][0]$8696 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[441][0][0]$8694 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[479][0][0]$8928 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8692 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8926 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[440][0][0]$8690 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[478][0][0]$8924 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[440][0][0]$8688 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[478][0][0]$8922 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8686 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8920 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[439][0][0]$8684 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[439][0][0]$8682 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8680 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[438][0][0]$8678 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[438][0][0]$8676 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8674 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[437][0][0]$8672 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[477][0][0]$8918 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[437][0][0]$8670 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[477][0][0]$8916 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8668 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8914 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[436][0][0]$8666 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[476][0][0]$8912 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[436][0][0]$8664 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[476][0][0]$8910 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8662 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8908 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[435][0][0]$8660 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[475][0][0]$8906 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[435][0][0]$8658 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[475][0][0]$8904 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8656 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][41]$5231 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8976 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[495][0][0]$9026 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][173]$5627 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[486][0][0]$8972 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9024 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8970 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[494][0][0]$9022 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[485][0][0]$8968 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[494][0][0]$9020 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[485][0][0]$8966 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9018 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[484][0][0]$8962 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[493][0][0]$9016 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[484][0][0]$8960 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[493][0][0]$9014 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8958 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9012 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[483][0][0]$8956 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[492][0][0]$9010 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[483][0][0]$8954 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[492][0][0]$9008 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8952 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9006 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[482][0][0]$8950 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7908 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[5][0][0]$5964 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[313][0][0]$7904 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7902 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7932 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[399][0][0]$8438 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[399][0][0]$8436 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8434 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][174]$5630 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[398][0][0]$8432 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[398][0][0]$8430 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[401][0][0]$8450 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7338 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[291][0][0]$7772 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[221][0][0]$7336 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[291][0][0]$7770 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[221][0][0]$7334 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7768 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7332 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[290][0][0]$7766 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[220][0][0]$7330 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[290][0][0]$7764 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[220][0][0]$7328 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7762 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7326 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[219][0][0]$7324 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[289][0][0]$7760 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[219][0][0]$7322 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[289][0][0]$7758 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7320 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7756 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[218][0][0]$7318 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[218][0][0]$7316 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[288][0][0]$7754 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7314 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[288][0][0]$7752 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[217][0][0]$7312 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7750 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[217][0][0]$7310 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7748 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7308 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[287][0][0]$7746 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[216][0][0]$7306 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[287][0][0]$7744 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[216][0][0]$7304 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7742 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7302 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[286][0][0]$7740 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[215][0][0]$7300 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[286][0][0]$7738 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[215][0][0]$7298 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7736 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7296 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[214][0][0]$7294 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[285][0][0]$7734 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[214][0][0]$7292 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[285][0][0]$7732 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7290 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[213][0][0]$7288 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7730 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[213][0][0]$7286 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[284][0][0]$7728 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7284 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[284][0][0]$7726 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[212][0][0]$7282 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7724 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[212][0][0]$7280 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[283][0][0]$7722 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7278 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[283][0][0]$7720 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[211][0][0]$7276 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7718 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[211][0][0]$7274 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[282][0][0]$7716 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7272 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[282][0][0]$7714 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[210][0][0]$7270 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7712 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[210][0][0]$7268 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[281][0][0]$7710 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7266 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[281][0][0]$7708 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[209][0][0]$7264 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[209][0][0]$7262 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7706 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7260 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[280][0][0]$7704 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[208][0][0]$7258 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[208][0][0]$7256 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[280][0][0]$7702 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7254 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7700 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7252 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[279][0][0]$7698 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[207][0][0]$7250 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[207][0][0]$7248 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[279][0][0]$7696 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7246 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7694 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[206][0][0]$7244 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[206][0][0]$7242 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[278][0][0]$7692 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7240 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[278][0][0]$7690 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[205][0][0]$7238 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7688 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[205][0][0]$7236 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[277][0][0]$7686 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7234 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[277][0][0]$7684 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[204][0][0]$7232 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7682 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[204][0][0]$7230 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[276][0][0]$7680 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7228 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[276][0][0]$7678 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[203][0][0]$7226 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7676 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[203][0][0]$7224 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7222 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[275][0][0]$7674 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[202][0][0]$7220 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[275][0][0]$7672 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[202][0][0]$7218 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7670 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7216 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[274][0][0]$7668 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[201][0][0]$7214 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[274][0][0]$7666 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[201][0][0]$7212 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7664 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7210 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[273][0][0]$7662 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[200][0][0]$7208 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[273][0][0]$7660 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[200][0][0]$7206 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7658 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7204 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[272][0][0]$7656 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[199][0][0]$7202 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[272][0][0]$7654 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[199][0][0]$7200 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7652 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7198 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7650 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[198][0][0]$7196 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[271][0][0]$7648 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[198][0][0]$7194 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7192 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[271][0][0]$7646 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[197][0][0]$7190 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7644 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[197][0][0]$7188 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7186 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[270][0][0]$7642 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[196][0][0]$7184 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[270][0][0]$7640 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[196][0][0]$7182 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7180 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7638 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[195][0][0]$7178 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[269][0][0]$7636 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[195][0][0]$7176 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7174 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[269][0][0]$7634 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[194][0][0]$7172 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7632 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[194][0][0]$7170 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7168 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[268][0][0]$7630 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[193][0][0]$7166 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[268][0][0]$7628 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[193][0][0]$7164 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7162 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7626 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[192][0][0]$7160 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[267][0][0]$7624 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[192][0][0]$7158 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[267][0][0]$7622 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7156 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7154 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7620 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7152 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[266][0][0]$7618 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[191][0][0]$7150 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[191][0][0]$7148 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[266][0][0]$7616 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7146 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7614 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[190][0][0]$7144 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[265][0][0]$7612 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[190][0][0]$7142 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7140 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[265][0][0]$7610 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[189][0][0]$7138 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7608 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[189][0][0]$7136 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7134 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[264][0][0]$7606 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[188][0][0]$7132 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[264][0][0]$7604 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[188][0][0]$7130 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7602 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7128 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[263][0][0]$7600 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[187][0][0]$7126 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[263][0][0]$7598 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[187][0][0]$7124 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7596 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7122 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[262][0][0]$7594 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[186][0][0]$7120 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[186][0][0]$7118 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[262][0][0]$7592 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7116 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7590 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[185][0][0]$7114 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[261][0][0]$7588 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[185][0][0]$7112 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[261][0][0]$7586 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7110 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7584 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[184][0][0]$7108 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[260][0][0]$7582 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[184][0][0]$7106 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[260][0][0]$7580 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[151][0][0]$6906 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[151][0][0]$6904 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7054 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6902 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[150][0][0]$6900 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[175][0][0]$7052 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[150][0][0]$6898 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6896 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[175][0][0]$7050 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[149][0][0]$6894 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[149][0][0]$6892 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7048 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6890 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[148][0][0]$6888 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[174][0][0]$7046 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[148][0][0]$6886 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6884 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[174][0][0]$7044 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[147][0][0]$6882 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[147][0][0]$6880 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7042 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6878 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[146][0][0]$6876 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[173][0][0]$7040 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[146][0][0]$6874 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6872 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[173][0][0]$7038 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[145][0][0]$6870 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[145][0][0]$6868 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7036 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6866 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[144][0][0]$6864 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[172][0][0]$7034 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[144][0][0]$6862 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6860 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[172][0][0]$7032 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6858 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[143][0][0]$6856 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7030 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[143][0][0]$6854 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6852 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[171][0][0]$7028 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6468 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[119][0][0]$6704 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[80][0][0]$6466 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[80][0][0]$6464 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[119][0][0]$6702 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6462 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6460 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6700 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[79][0][0]$6458 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[79][0][0]$6456 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[118][0][0]$6698 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6454 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[78][0][0]$6452 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[118][0][0]$6696 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[78][0][0]$6450 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6448 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6694 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[77][0][0]$6446 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[77][0][0]$6444 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[117][0][0]$6692 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6442 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[76][0][0]$6440 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[117][0][0]$6690 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[76][0][0]$6438 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6436 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6688 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[75][0][0]$6434 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[75][0][0]$6432 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[116][0][0]$6686 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6430 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[74][0][0]$6428 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[116][0][0]$6684 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[74][0][0]$6426 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6682 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6424 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[115][0][0]$6680 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[73][0][0]$6422 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[73][0][0]$6420 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[115][0][0]$6678 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6418 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6676 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[72][0][0]$6416 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[114][0][0]$6674 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[72][0][0]$6414 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6412 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[114][0][0]$6672 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[71][0][0]$6410 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[71][0][0]$6408 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6670 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6406 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[70][0][0]$6404 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[113][0][0]$6668 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[70][0][0]$6402 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[113][0][0]$6666 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6400 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6664 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[69][0][0]$6398 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[112][0][0]$6662 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[69][0][0]$6396 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6394 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[112][0][0]$6660 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[68][0][0]$6392 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[68][0][0]$6390 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6658 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[59][0][0]$6332 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[59][0][0]$6330 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[61][0][0]$6344 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[44][0][0]$6238 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6322 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[44][0][0]$6236 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[57][0][0]$6320 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6234 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[43][0][0]$6232 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[57][0][0]$6318 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[43][0][0]$6230 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6316 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6228 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[56][0][0]$6314 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[42][0][0]$6226 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[42][0][0]$6224 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[56][0][0]$6312 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6222 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[41][0][0]$6220 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6310 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[41][0][0]$6218 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[55][0][0]$6308 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6216 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[55][0][0]$6306 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[40][0][0]$6214 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[40][0][0]$6212 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6304 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6210 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[54][0][0]$6302 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[39][0][0]$6208 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[39][0][0]$6206 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[54][0][0]$6300 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6204 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6298 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[38][0][0]$6202 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[53][0][0]$6296 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[38][0][0]$6200 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6198 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[53][0][0]$6294 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[37][0][0]$6196 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[37][0][0]$6194 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6292 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6192 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[52][0][0]$6290 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[36][0][0]$6190 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[52][0][0]$6288 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[36][0][0]$6188 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6186 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6286 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[35][0][0]$6184 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[51][0][0]$6284 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[35][0][0]$6182 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6180 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[51][0][0]$6282 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[34][0][0]$6178 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6280 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[34][0][0]$6176 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6174 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[50][0][0]$6278 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[33][0][0]$6172 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[50][0][0]$6276 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[33][0][0]$6170 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6168 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6274 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[32][0][0]$6166 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[49][0][0]$6272 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[32][0][0]$6164 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6162 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[49][0][0]$6270 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][226]$5786 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[16][0][0]$6062 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][225]$5783 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6060 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6058 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][224]$5780 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6056 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][223]$5777 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[15][0][0]$6052 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][222]$5774 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[15][0][0]$6050 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][221]$5771 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6048 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][220]$5768 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][219]$5765 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6046 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][218]$5762 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[14][0][0]$6044 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][217]$5759 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[14][0][0]$6042 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][216]$5756 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][215]$5753 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6040 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][214]$5750 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6038 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][213]$5747 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[13][0][0]$6036 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][212]$5744 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][211]$5741 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[13][0][0]$6034 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][210]$5738 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6032 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][209]$5735 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6030 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][208]$5732 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][207]$5729 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[12][0][0]$6028 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][206]$5726 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[12][0][0]$6026 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][205]$5723 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6024 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][204]$5720 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6022 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][203]$5717 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6020 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][202]$5714 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[11][0][0]$6018 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][201]$5711 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[11][0][0]$6016 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][200]$5708 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6014 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][199]$5705 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6012 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][198]$5702 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[10][0][0]$6010 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][197]$5699 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[10][0][0]$6008 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][196]$5696 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6006 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][195]$5693 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6004 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][194]$5690 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[9][0][0]$6002 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][193]$5687 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[9][0][0]$6000 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][192]$5684 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$5998 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][191]$5681 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$5996 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][190]$5678 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[8][0][0]$5994 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][189]$5675 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[8][0][0]$5992 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][188]$5672 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$5990 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][187]$5669 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$5988 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][86]$5366 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][143]$5537 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][85]$5363 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][84]$5360 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][142]$5534 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][83]$5357 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][82]$5354 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][141]$5531 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][81]$5351 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][80]$5348 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][140]$5528 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][79]$5345 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][78]$5342 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][139]$5525 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][77]$5339 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][76]$5336 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][138]$5522 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][75]$5333 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][74]$5330 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][137]$5519 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][73]$5327 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][72]$5324 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][136]$5516 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][71]$5321 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][70]$5318 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][135]$5513 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][69]$5315 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][68]$5312 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][134]$5510 ($mux) with simplemap.
Mapping vga_enh_top.$procdff$2714 ($dff) with simplemap.
Mapping vga_enh_top.$procdff$2713 ($dff) with simplemap.
Mapping vga_enh_top.$procdff$2715 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[491][0][0]$9004 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[491][0][0]$9002 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8798 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[457][0][0]$8796 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[457][0][0]$8794 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8792 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[456][0][0]$8790 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[456][0][0]$8788 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8786 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[455][0][0]$8784 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[455][0][0]$8782 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8780 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[454][0][0]$8778 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[454][0][0]$8776 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8774 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[400][0][0]$8444 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8442 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][36]$4832 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][34]$4826 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8340 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][35]$4829 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[339][0][0]$8068 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[339][0][0]$8066 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8064 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[338][0][0]$8062 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[338][0][0]$8060 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8058 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[337][0][0]$8056 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[337][0][0]$8054 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8052 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[336][0][0]$8050 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[336][0][0]$8048 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7926 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[316][0][0]$7924 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7578 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[259][0][0]$7576 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[259][0][0]$7574 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7572 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[258][0][0]$7570 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[258][0][0]$7568 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][31]$4817 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7024 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[170][0][0]$7022 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][32]$4820 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][33]$4823 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][26]$4802 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6360 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6650 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[110][0][0]$6648 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[110][0][0]$6646 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6644 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[109][0][0]$6642 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[109][0][0]$6640 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6638 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[108][0][0]$6636 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[61][0][0]$6342 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6268 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[48][0][0]$6266 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[48][0][0]$6264 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$5986 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][178]$5642 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[7][0][0]$5982 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][8]$4748 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][171]$5621 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][30]$4814 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][25]$4799 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[67][0][0]$6386 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[66][0][0]$6380 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[6][0][0]$5972 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$5970 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][27]$4805 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][132]$5504 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][28]$4808 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][29]$4811 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[4][0][0]$5958 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$5978 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][172]$5624 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][170]$5618 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[4][0][0]$5956 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][169]$5615 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][167]$5609 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][165]$5603 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][168]$5612 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$5954 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$5976 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][166]$5606 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$5952 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][164]$5600 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[67][0][0]$6384 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][163]$5597 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$5950 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[6][0][0]$5974 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][162]$5594 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][161]$5591 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6388 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][14]$4766 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6382 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[108][0][0]$6634 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[65][0][0]$6372 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[66][0][0]$6378 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6376 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6632 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6656 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6370 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[65][0][0]$6374 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][21]$4787 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[64][0][0]$6368 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[107][0][0]$6630 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6364 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[64][0][0]$6366 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][18]$4778 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[62][0][0]$6350 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6362 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[107][0][0]$6628 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[111][0][0]$6654 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[63][0][0]$6356 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[63][0][0]$6354 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6626 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][67]$5309 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6352 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][10]$4754 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[62][0][0]$6348 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[106][0][0]$6624 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[111][0][0]$6652 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][9]$4751 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][65]$5303 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][66]$5306 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][16]$4772 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][64]$5300 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][129]$5495 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][60]$5288 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][63]$5297 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][15]$4769 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][62]$5294 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][12]$4760 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][61]$5291 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][128]$5492 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][133]$5507 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][11]$4757 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][17]$4775 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][59]$5285 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][58]$5282 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][57]$5279 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][127]$5489 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][13]$4763 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][55]$5273 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][56]$5276 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][54]$5270 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][126]$5486 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][131]$5501 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][53]$5267 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][51]$5261 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][49]$5255 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][52]$5264 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][50]$5258 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][125]$5483 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[142][0][0]$6850 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][48]$5252 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[141][0][0]$6844 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][47]$5249 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][124]$5480 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][130]$5498 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[142][0][0]$6848 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6846 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[169][0][0]$7014 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[141][0][0]$6842 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[140][0][0]$6836 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6840 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[139][0][0]$6830 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[140][0][0]$6838 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7012 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[171][0][0]$7026 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6834 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[139][0][0]$6832 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[168][0][0]$7010 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6828 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6822 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[138][0][0]$6826 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6816 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[138][0][0]$6824 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[168][0][0]$7008 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[137][0][0]$6820 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[137][0][0]$6818 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7006 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[170][0][0]$7020 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[136][0][0]$6814 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[135][0][0]$6808 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[136][0][0]$6812 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[134][0][0]$6802 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6810 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[167][0][0]$7004 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[135][0][0]$6806 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6804 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[167][0][0]$7002 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7018 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[134][0][0]$6800 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[133][0][0]$6794 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6798 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8168 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[133][0][0]$6796 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$7000 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$6792 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[132][0][0]$6790 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[166][0][0]$6998 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[169][0][0]$7016 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[355][0][0]$8166 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[354][0][0]$8160 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[355][0][0]$8164 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[353][0][0]$8154 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8162 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8332 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8344 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[354][0][0]$8158 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8156 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[382][0][0]$8330 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[353][0][0]$8152 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[352][0][0]$8146 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8150 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[351][0][0]$8140 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[352][0][0]$8148 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[382][0][0]$8328 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8342 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8144 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8142 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8326 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8338 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[351][0][0]$8138 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[350][0][0]$8132 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8136 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[349][0][0]$8126 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[350][0][0]$8134 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[381][0][0]$8324 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8130 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[349][0][0]$8128 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[381][0][0]$8322 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[383][0][0]$8336 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8124 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8118 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[348][0][0]$8122 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8112 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[348][0][0]$8120 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8320 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[347][0][0]$8116 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[347][0][0]$8114 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[380][0][0]$8318 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[383][0][0]$8334 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[346][0][0]$8110 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][5]$4739 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[346][0][0]$8108 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$8106 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[380][0][0]$8316 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][4]$4736 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][3]$4733 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][2]$4730 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][1]$4727 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][0]$4724 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][63]$4721 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][62]$4718 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][61]$4715 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][60]$4712 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][59]$4709 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][58]$4706 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][57]$4703 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][56]$4700 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][55]$4697 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][54]$4694 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][53]$4691 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][52]$4688 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][51]$4685 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][50]$4682 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][49]$4679 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][48]$4676 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][47]$4673 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][46]$4670 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][45]$4667 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][44]$4664 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][43]$4661 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][42]$4658 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][41]$4655 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][40]$4652 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][39]$4649 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][38]$4646 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][37]$4643 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][36]$4640 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][35]$4637 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[46]$3409 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][34]$4634 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][33]$4631 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][32]$4628 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][31]$4625 ($mux) with simplemap.

5.19.2. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 1
Parameter \B_WIDTH = 5
Parameter \Y_WIDTH = 5
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=5\Y_WIDTH=5'.

5.19.3. Continuing TECHMAP pass.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3020 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=5\Y_WIDTH=5.

5.19.4. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 1
Parameter \B_WIDTH = 1
Parameter \Y_WIDTH = 1
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=1\Y_WIDTH=1'.

5.19.5. Continuing TECHMAP pass.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3017 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=1\Y_WIDTH=1.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][30]$4622 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][29]$4619 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][28]$4616 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][27]$4613 ($mux) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:77:implement_pattern_cache$3108 ($eq) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[47]$3411 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][26]$4610 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][25]$4607 ($mux) with simplemap.

5.19.6. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 2
Parameter \B_WIDTH = 1
Parameter \Y_WIDTH = 2
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=1\Y_WIDTH=2'.

5.19.7. Continuing TECHMAP pass.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3014 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=1\Y_WIDTH=2.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][24]$4604 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][23]$4601 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][22]$4598 ($mux) with simplemap.

5.19.8. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 1
Parameter \B_WIDTH = 7
Parameter \Y_WIDTH = 7
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=7\Y_WIDTH=7'.

5.19.9. Continuing TECHMAP pass.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3002 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=7\Y_WIDTH=7.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][21]$4595 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][20]$4592 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][19]$4589 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][18]$4586 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][17]$4583 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][16]$4580 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][15]$4577 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][14]$4574 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][13]$4571 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\line_fifo.$procdff$2744 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\line_fifo.$procdff$2745 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\line_fifo.$procdff$2743 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\line_fifo.$procdff$2740 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\line_fifo.$procdff$2737 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\line_fifo.$procdff$2736 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][5]$5123 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\line_fifo.$procdff$2733 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\line_fifo.$procdff$2732 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\line_fifo.$procdff$2731 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\line_fifo.$procdff$2730 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\line_fifo.$procdff$2729 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\line_fifo.$procdff$2728 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][4]$5120 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\line_fifo.$procdff$2725 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][3]$5117 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\line_fifo.$procdff$2720 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\line_fifo.$procmux$1381 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\line_fifo.$procmux$1378 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\line_fifo.$procmux$1375 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\line_fifo.$procmux$1372 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][2]$5114 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][1]$5111 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][0]$5108 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][127]$5105 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][126]$5102 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][125]$5099 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\line_fifo.$procmux$1315 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\line_fifo.$procmux$1312 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\line_fifo.$procmux$1309 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\line_fifo.$procmux$1306 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][124]$5096 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][123]$5093 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][122]$5090 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][121]$5087 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][120]$5084 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][119]$5081 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\line_fifo.$procmux$1249 ($or) with simplemap.
Mapping vga_enh_top.$techmap\line_fifo.$procmux$1246 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][118]$5078 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][117]$5075 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][116]$5072 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][115]$5069 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][114]$5066 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][113]$5063 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\line_fifo.$procmux$1189 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\line_fifo.$procmux$1186 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][112]$5060 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][111]$5057 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][110]$5054 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][109]$5051 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][108]$5048 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][107]$5045 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][106]$5042 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][105]$5039 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][104]$5036 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][103]$5033 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][102]$5030 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][101]$5027 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\line_fifo.$and$vga_fifo_dc.v:209$1027 ($and) with simplemap.
Mapping vga_enh_top.$techmap\line_fifo.$eq$vga_fifo_dc.v:209$1026 ($eq) with simplemap.
Mapping vga_enh_top.$techmap\line_fifo.$xor$vga_fifo_dc.v:117$1025 ($xor) with simplemap.
Mapping vga_enh_top.$techmap\line_fifo.$xor$vga_fifo_dc.v:117$1024 ($xor) with simplemap.
Mapping vga_enh_top.$techmap\line_fifo.$xor$vga_fifo_dc.v:117$1023 ($xor) with simplemap.
Mapping vga_enh_top.$techmap\line_fifo.$xor$vga_fifo_dc.v:117$1022 ($xor) with simplemap.
Mapping vga_enh_top.$techmap\line_fifo.$xor$vga_fifo_dc.v:117$1021 ($xor) with simplemap.
Mapping vga_enh_top.$techmap\line_fifo.$xor$vga_fifo_dc.v:117$1020 ($xor) with simplemap.
Mapping vga_enh_top.$techmap\line_fifo.$eq$vga_fifo_dc.v:207$1018 ($eq) with simplemap.
Mapping vga_enh_top.$techmap\line_fifo.$xor$vga_fifo_dc.v:117$1017 ($xor) with simplemap.
Mapping vga_enh_top.$techmap\line_fifo.$xor$vga_fifo_dc.v:117$1016 ($xor) with simplemap.
Mapping vga_enh_top.$techmap\line_fifo.$xor$vga_fifo_dc.v:117$1015 ($xor) with simplemap.
Mapping vga_enh_top.$techmap\line_fifo.$xor$vga_fifo_dc.v:117$1014 ($xor) with simplemap.
Mapping vga_enh_top.$techmap\line_fifo.$xor$vga_fifo_dc.v:117$1013 ($xor) with simplemap.
Mapping vga_enh_top.$techmap\line_fifo.$xor$vga_fifo_dc.v:117$1012 ($xor) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:121:implement_pattern_cache$3187 ($and) with simplemap.
Mapping vga_enh_top.$techmap\line_fifo.$and$vga_fifo_dc.v:198$997 ($and) with simplemap.
Mapping vga_enh_top.$techmap\line_fifo.$eq$vga_fifo_dc.v:198$996 ($eq) with simplemap.
Mapping vga_enh_top.$techmap\line_fifo.$eq$vga_fifo_dc.v:196$995 ($eq) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[191]$3699 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[192]$3701 ($dff) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:77:implement_pattern_cache$3179 ($eq) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:121:implement_pattern_cache$3181 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[193]$3703 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\line_fifo.$xor$vga_fifo_dc.v:117$963 ($xor) with simplemap.
Mapping vga_enh_top.$techmap\line_fifo.$xor$vga_fifo_dc.v:117$962 ($xor) with simplemap.
Mapping vga_enh_top.$techmap\line_fifo.$xor$vga_fifo_dc.v:117$961 ($xor) with simplemap.
Mapping vga_enh_top.$techmap\line_fifo.$xor$vga_fifo_dc.v:117$960 ($xor) with simplemap.
Mapping vga_enh_top.$techmap\line_fifo.$xor$vga_fifo_dc.v:117$959 ($xor) with simplemap.
Mapping vga_enh_top.$techmap\line_fifo.$xor$vga_fifo_dc.v:117$958 ($xor) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:77:implement_pattern_cache$3189 ($eq) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:121:implement_pattern_cache$3110 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][12]$4568 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][11]$4565 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][10]$4562 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][9]$4559 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][8]$4556 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][7]$4553 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][6]$4550 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][5]$4547 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][4]$4544 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][3]$4541 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][2]$4538 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][1]$4535 ($mux) with simplemap.

5.19.10. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 5
Parameter \B_WIDTH = 1
Parameter \Y_WIDTH = 5
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=1\Y_WIDTH=5'.

5.19.11. Continuing TECHMAP pass.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3023 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=1\Y_WIDTH=5.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[15]$3347 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[16]$3349 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][6][0]$4532 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][5][30]$4526 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][5][29]$4523 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][5][28]$4520 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][5][27]$4517 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][5][26]$4514 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][5][31]$4529 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][5][25]$4511 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][5][24]$4508 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][5][23]$4505 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][5][22]$4502 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][5][21]$4499 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[89]$3495 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][5][20]$4496 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][5][19]$4493 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][5][18]$4490 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][5][17]$4487 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][5][16]$4484 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][5][15]$4481 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[92]$3501 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.$procdff$2781 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[190]$3697 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.$procdff$2780 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.$procdff$2779 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.$procdff$2778 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.$procdff$2777 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.$procdff$2776 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.$procdff$2775 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.$procdff$2774 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.$procdff$2773 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.$procdff$2772 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.$procdff$2771 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.$procdff$2770 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.$procdff$2769 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.$procdff$2768 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.$procdff$2767 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.$procdff$2766 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.$procdff$2765 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[23]$3363 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.$procmux$1519 ($and) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.$procmux$1516 ($and) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.$procmux$1513 ($and) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.$procmux$1510 ($and) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.$procmux$1507 ($and) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.$procmux$1504 ($and) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.$procmux$1501 ($and) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.$procmux$1498 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.$procmux$1495 ($and) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.$procmux$1492 ($and) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.$procmux$1489 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][37]$5219 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.$and$vga_pgen.v:510$400 ($and) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.$not$vga_pgen.v:510$399 ($not) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.$not$vga_pgen.v:510$398 ($not) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.$and$vga_pgen.v:508$397 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][44]$5240 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.$xor$vga_pgen.v:360$396 ($xor) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.$and$vga_pgen.v:354$394 ($and) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.$logic_not$vga_pgen.v:354$393 ($logic_not) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.$xor$vga_pgen.v:288$389 ($xor) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.$xor$vga_pgen.v:287$388 ($xor) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.$xor$vga_pgen.v:286$387 ($xor) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.$xor$vga_pgen.v:285$386 ($xor) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.$and$vga_pgen.v:268$384 ($and) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.$logic_not$vga_pgen.v:268$383 ($logic_not) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.$and$vga_pgen.v:267$382 ($and) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.$logic_not$vga_pgen.v:267$381 ($logic_not) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][100]$5024 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][43]$5237 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][5][14]$4478 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][5][13]$4475 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][5][12]$4472 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[91]$3499 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][5][11]$4469 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[90]$3497 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][5][10]$4466 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][5][9]$4463 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][5][8]$4460 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][5][7]$4457 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][5][6]$4454 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][5][5]$4451 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][5][4]$4448 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][5][3]$4445 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][5][2]$4442 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][5][1]$4439 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][5][0]$4436 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[88]$3493 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][4][15]$4433 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][4][14]$4430 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][4][13]$4427 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][4][12]$4424 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][4][11]$4421 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][4][10]$4418 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][4][9]$4415 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][4][8]$4412 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][4][7]$4409 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][4][6]$4406 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][4][5]$4403 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[87]$3491 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][4][4]$4400 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][4][3]$4397 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][4][2]$4394 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][4][1]$4391 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][4][0]$4388 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][3][7]$4385 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][3][6]$4382 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][3][5]$4379 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][3][4]$4376 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[101]$3519 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][3][3]$4373 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][3][2]$4370 ($mux) with simplemap.
Mapping vga_enh_top.$auto$opt_reduce.cc:126:opt_mux$2990 ($reduce_or) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][99]$5021 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$techmap$procdff$2813.$procdff$2908 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$techmap$procdff$2811.$procdff$2901 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][98]$5018 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$procdff$2831 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$procdff$2830 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$procdff$2829 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$procdff$2828 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$procdff$2827 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$procdff$2826 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$procdff$2825 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$procdff$2824 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$procdff$2823 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$procdff$2822 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$procdff$2821 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$procdff$2820 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$procdff$2819 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$procdff$2818 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$procdff$2817 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][36]$5216 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$techmap$procdff$2813.$procmux$2906 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$techmap$procdff$2811.$procmux$2899 ($and) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$procmux$2298 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$procmux$2295 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$procmux$2292 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$procmux$2289 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$procmux$2286 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$procmux$2284_CMP0 ($eq) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$procmux$2283_CMP0 ($eq) with simplemap.

5.19.12. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 3
Parameter \S_WIDTH = 4
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=3\S_WIDTH=4'.

5.19.13. Continuing TECHMAP pass.
Mapping vga_enh_top.$techmap\wbm.$procmux$2281 using $paramod\_90_pmux\WIDTH=3\S_WIDTH=4.
Mapping vga_enh_top.$techmap\wbm.$procmux$2282_CMP0 ($eq) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$procmux$2278 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$procmux$2275 ($mux) with simplemap.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3008 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=7\Y_WIDTH=7.
Mapping vga_enh_top.$techmap\wbm.$procmux$2269 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$procmux$2266 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[128]$3573 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$procmux$2258 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$procmux$2256 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[129]$3575 ($dff) with simplemap.

5.19.14. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 16
Parameter \S_WIDTH = 2
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=16\S_WIDTH=2'.

5.19.15. Continuing TECHMAP pass.
Mapping vga_enh_top.$techmap\wbm.$procmux$2252 using $paramod\_90_pmux\WIDTH=16\S_WIDTH=2.
Mapping vga_enh_top.$techmap\wbm.$procmux$2247 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$procmux$2244 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$procmux$2242 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$procmux$2239 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$procmux$2235 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$procmux$2232 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$procmux$2229 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$procmux$2227 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$procmux$2223 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$procmux$2220 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$procmux$2217 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$procmux$2214 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$procmux$2211 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$procmux$2208 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$procmux$2205 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$procmux$2199 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$procmux$2196 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$procmux$2193 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$procmux$2191 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$procmux$2188 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$procmux$2185 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$and$vga_wb_master.v:463$289 ($and) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$not$vga_wb_master.v:463$288 ($not) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$not$vga_wb_master.v:463$287 ($not) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][45]$5243 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$ternary$vga_wb_master.v:437$286 ($not) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$eq$vga_wb_master.v:435$283 ($eq) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$eq$vga_wb_master.v:432$282 ($logic_not) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$reduce_and$vga_wb_master.v:431$280 ($reduce_and) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$logic_or$vga_wb_master.v:401$277 ($logic_or) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$and$vga_wb_master.v:401$276 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[130]$3577 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$and$vga_wb_master.v:400$274 ($and) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$and$vga_wb_master.v:400$272 ($and) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$logic_not$vga_wb_master.v:400$271 ($logic_not) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$and$vga_wb_master.v:400$270 ($and) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$logic_not$vga_wb_master.v:400$269 ($logic_not) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[131]$3579 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$ternary$vga_wb_master.v:399$267 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][97]$5015 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$and$vga_wb_master.v:383$261 ($and) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$ternary$vga_wb_master.v:379$259 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][96]$5012 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$or$vga_wb_master.v:373$256 ($or) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$and$vga_wb_master.v:373$255 ($and) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$logic_not$vga_wb_master.v:373$254 ($logic_not) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$and$vga_wb_master.v:373$253 ($and) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$logic_not$vga_wb_master.v:373$252 ($logic_not) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$or$vga_wb_master.v:372$251 ($or) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$and$vga_wb_master.v:372$250 ($and) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$logic_not$vga_wb_master.v:372$249 ($logic_not) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$and$vga_wb_master.v:372$248 ($and) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:121:implement_pattern_cache$3213 ($and) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$or$vga_wb_master.v:348$243 ($or) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$and$vga_wb_master.v:334$240 ($and) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$logic_not$vga_wb_master.v:334$239 ($logic_not) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$and$vga_wb_master.v:332$238 ($and) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$or$vga_wb_master.v:327$237 ($or) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][16]$5156 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][17]$5159 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[127]$3571 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$ne$vga_wb_master.v:276$225 ($ne) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$and$vga_wb_master.v:270$222 ($and) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$or$vga_wb_master.v:250$221 ($or) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$logic_not$vga_wb_master.v:250$220 ($logic_not) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:144:implement_pattern_cache$3209 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$xor$vga_wb_master.v:221$216 ($xor) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$and$vga_wb_master.v:210$214 ($and) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$and$vga_wb_master.v:209$212 ($and) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$and$vga_wb_master.v:209$211 ($and) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$or$vga_wb_master.v:207$210 ($or) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$and$vga_wb_master.v:205$209 ($and) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$logic_not$vga_wb_master.v:205$208 ($logic_not) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$or$vga_wb_master.v:205$207 ($or) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$and$vga_wb_master.v:205$206 ($and) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$or$vga_wb_master.v:205$205 ($or) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$and$vga_wb_master.v:199$203 ($and) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$logic_not$vga_wb_master.v:199$202 ($logic_not) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$and$vga_wb_master.v:199$201 ($and) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$logic_not$vga_wb_master.v:199$200 ($logic_not) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$or$vga_wb_master.v:199$199 ($or) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$and$vga_wb_master.v:199$198 ($and) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$logic_not$vga_wb_master.v:199$197 ($logic_not) with simplemap.
Mapping vga_enh_top.$techmap\wbm.$and$vga_wb_master.v:199$196 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][3][1]$4367 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][3][0]$4364 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][2][3]$4361 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][2][2]$4358 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][2][1]$4355 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][2][0]$4352 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][1][1]$4349 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][1][0]$4346 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][0][0]$4343 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdreg[0]$4341 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[511]$4339 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[510]$4337 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[509]$4335 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[508]$4333 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[507]$4331 ($dff) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:77:implement_pattern_cache$3092 ($not) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[506]$4329 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[505]$4327 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[504]$4325 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[503]$4323 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[502]$4321 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[501]$4319 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[500]$4317 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[499]$4315 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[498]$4313 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[497]$4311 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[496]$4309 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[495]$4307 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[494]$4305 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[493]$4303 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[492]$4301 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[491]$4299 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[490]$4297 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[489]$4295 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[488]$4293 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[487]$4291 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[486]$4289 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[100]$3517 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[485]$4287 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[484]$4285 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[483]$4283 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[482]$4281 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[98]$3513 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[481]$4279 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[480]$4277 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[479]$4275 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[478]$4273 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[477]$4271 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[475]$4267 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[474]$4265 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[473]$4263 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[45]$3407 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[472]$4261 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[476]$4269 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[471]$4259 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[413]$4143 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[469]$4255 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[468]$4253 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[470]$4257 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[467]$4251 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$techmap$procdff$2855.$procdff$2880 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$techmap$procdff$2854.$procdff$2880 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][95]$5009 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$techmap$procdff$2853.$procdff$2880 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$techmap$procdff$2852.$procdff$2894 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$techmap$procdff$2851.$procdff$2894 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][94]$5006 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$techmap$procdff$2850.$procdff$2887 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$techmap$procdff$2849.$procdff$2880 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$techmap$procdff$2848.$procdff$2887 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][93]$5003 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$techmap$procdff$2847.$procdff$2880 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$techmap$procdff$2844.$procdff$2880 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$techmap$procdff$2843.$procdff$2880 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][92]$5000 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procdff$2858 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procdff$2857 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procdff$2856 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$techmap$procdff$2855.$procmux$2878 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$techmap$procdff$2854.$procmux$2878 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$techmap$procdff$2853.$procmux$2878 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$techmap$procdff$2852.$procmux$2892 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$techmap$procdff$2851.$procmux$2892 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$techmap$procdff$2850.$procmux$2885 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$techmap$procdff$2849.$procmux$2878 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$techmap$procdff$2848.$procmux$2885 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$techmap$procdff$2847.$procmux$2878 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procdff$2846 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procdff$2845 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$techmap$procdff$2844.$procmux$2878 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$techmap$procdff$2843.$procmux$2878 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procdff$2842 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procdff$2841 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2627 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2624 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2622 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2623_CMP0 ($eq) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2615 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2612 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2610 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2604 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2601 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2599 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2600_CMP0 ($eq) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2594 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2591 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2589 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2585 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2582 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2580 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2581_CMP0 ($eq) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2571 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2568 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2566 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2567_CMP0 ($eq) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2558 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2555 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2553 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2554_CMP0 ($eq) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2541 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2538 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2536 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2537_CMP0 ($eq) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2525 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2522 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2520 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2521_CMP0 ($eq) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2510 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2507 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2504 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2501 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2498 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2495 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2492 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2489 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2486 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2479 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2476 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2473 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2470 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2467 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2464 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2461 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2458 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2455 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2452 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2449 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2446 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2443 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2440 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2437 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2434 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2431 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[124]$3565 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2427_CMP0 ($eq) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2426_CMP0 ($eq) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2425_CMP0 ($eq) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2424_CMP0 ($eq) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2423_CMP0 ($eq) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2422_CMP0 ($eq) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2421_CMP0 ($eq) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[102]$3521 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2419_CMP0 ($eq) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$procmux$2418_CMP0 ($eq) with simplemap.

5.19.16. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 32
Parameter \S_WIDTH = 11
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=32\S_WIDTH=11'.

5.19.17. Continuing TECHMAP pass.
Mapping vga_enh_top.$techmap\wbs.$procmux$2416 using $paramod\_90_pmux\WIDTH=32\S_WIDTH=11.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[99]$3515 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$or$vga_wb_slave.v:456$187 ($or) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$or$vga_wb_slave.v:456$186 ($or) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$or$vga_wb_slave.v:456$185 ($or) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$and$vga_wb_slave.v:456$184 ($and) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$or$vga_wb_slave.v:456$183 ($or) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$and$vga_wb_slave.v:456$182 ($and) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$or$vga_wb_slave.v:456$181 ($or) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$and$vga_wb_slave.v:456$180 ($and) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$and$vga_wb_slave.v:456$179 ($and) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$ternary$vga_wb_slave.v:452$177 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$or$vga_wb_slave.v:343$174 ($or) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$or$vga_wb_slave.v:342$173 ($or) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$or$vga_wb_slave.v:341$172 ($or) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$or$vga_wb_slave.v:340$171 ($or) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$or$vga_wb_slave.v:339$170 ($or) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$or$vga_wb_slave.v:338$169 ($or) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$or$vga_wb_slave.v:334$168 ($or) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$and$vga_wb_slave.v:334$167 ($and) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$logic_not$vga_wb_slave.v:334$166 ($logic_not) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$or$vga_wb_slave.v:333$165 ($or) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$and$vga_wb_slave.v:333$164 ($and) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$logic_not$vga_wb_slave.v:333$163 ($logic_not) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$or$vga_wb_slave.v:332$162 ($or) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$and$vga_wb_slave.v:332$161 ($and) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$logic_not$vga_wb_slave.v:332$160 ($logic_not) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$or$vga_wb_slave.v:331$159 ($or) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$and$vga_wb_slave.v:331$158 ($and) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$logic_not$vga_wb_slave.v:331$157 ($logic_not) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$or$vga_wb_slave.v:330$156 ($or) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$and$vga_wb_slave.v:330$155 ($and) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$logic_not$vga_wb_slave.v:330$154 ($logic_not) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$or$vga_wb_slave.v:329$153 ($or) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$and$vga_wb_slave.v:329$152 ($and) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$logic_not$vga_wb_slave.v:329$151 ($logic_not) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$and$vga_wb_slave.v:327$150 ($and) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$eq$vga_wb_slave.v:327$149 ($eq) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$and$vga_wb_slave.v:302$146 ($and) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$logic_not$vga_wb_slave.v:302$145 ($logic_not) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$and$vga_wb_slave.v:301$144 ($and) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$logic_not$vga_wb_slave.v:301$143 ($logic_not) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$and$vga_wb_slave.v:298$142 ($and) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$not$vga_wb_slave.v:298$141 ($not) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$and$vga_wb_slave.v:298$140 ($and) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$logic_and$vga_wb_slave.v:289$136 ($logic_and) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$eq$vga_wb_slave.v:289$135 ($eq) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$logic_and$vga_wb_slave.v:288$134 ($logic_and) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$eq$vga_wb_slave.v:288$133 ($eq) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][91]$4997 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$and$vga_wb_slave.v:242$129 ($and) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$not$vga_wb_slave.v:242$128 ($not) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$and$vga_wb_slave.v:242$127 ($and) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$not$vga_wb_slave.v:242$126 ($not) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$and$vga_wb_slave.v:239$124 ($and) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$not$vga_wb_slave.v:239$123 ($not) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$and$vga_wb_slave.v:239$122 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[121]$3559 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[125]$3567 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$and$vga_wb_slave.v:236$116 ($and) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$not$vga_wb_slave.v:236$115 ($not) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$and$vga_wb_slave.v:236$114 ($and) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$not$vga_wb_slave.v:236$113 ($not) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$and$vga_wb_slave.v:236$112 ($and) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$eq$vga_wb_slave.v:236$111 ($logic_not) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$or$vga_wb_slave.v:236$110 ($or) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$and$vga_wb_slave.v:236$109 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][90]$4994 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][89]$4991 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$and$vga_wb_slave.v:230$101 ($and) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$and$vga_wb_slave.v:229$100 ($and) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$and$vga_wb_slave.v:229$99 ($and) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$not$vga_wb_slave.v:229$98 ($not) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$and$vga_wb_slave.v:228$97 ($and) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$and$vga_wb_slave.v:228$96 ($and) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$eq$vga_wb_slave.v:227$95 ($eq) with simplemap.
Mapping vga_enh_top.$techmap\wbs.$and$vga_wb_slave.v:226$94 ($and) with simplemap.
Mapping vga_enh_top.$techmap\clut_mem.$procdff$2718 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\clut_mem.$procdff$2719 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\clut_mem.$procdff$2717 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\clut_mem.$procdff$2716 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\clut_mem.$logic_or$vga_csm_pb.v:150$1052 ($logic_or) with simplemap.
Mapping vga_enh_top.$techmap\clut_mem.$logic_and$vga_csm_pb.v:150$1051 ($logic_and) with simplemap.
Mapping vga_enh_top.$techmap\clut_mem.$logic_or$vga_csm_pb.v:149$1050 ($logic_or) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][35]$5213 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\clut_mem.$ternary$vga_csm_pb.v:130$1048 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\clut_mem.$logic_and$vga_csm_pb.v:130$1047 ($logic_and) with simplemap.
Mapping vga_enh_top.$techmap\clut_mem.$ternary$vga_csm_pb.v:129$1045 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\clut_mem.$ternary$vga_csm_pb.v:128$1044 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\clut_mem.$logic_and$vga_csm_pb.v:125$1043 ($logic_and) with simplemap.
Mapping vga_enh_top.$techmap\clut_mem.$logic_and$vga_csm_pb.v:124$1041 ($logic_and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[194]$3705 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\clut_mem.$logic_and$vga_csm_pb.v:120$1038 ($logic_and) with simplemap.
Mapping vga_enh_top.$techmap\clut_mem.$logic_not$vga_csm_pb.v:120$1037 ($logic_not) with simplemap.
Mapping vga_enh_top.$techmap\clut_mem.$logic_and$vga_csm_pb.v:119$1036 ($logic_and) with simplemap.
Mapping vga_enh_top.$techmap\clut_mem.$logic_not$vga_csm_pb.v:119$1035 ($logic_not) with simplemap.
Mapping vga_enh_top.$techmap\clut_mem.$and$vga_csm_pb.v:116$1034 ($and) with simplemap.
Mapping vga_enh_top.$techmap\clut_mem.$logic_not$vga_csm_pb.v:116$1033 ($logic_not) with simplemap.
Mapping vga_enh_top.$techmap\clut_mem.$and$vga_csm_pb.v:115$1032 ($and) with simplemap.
Mapping vga_enh_top.$techmap\clut_mem.$logic_not$vga_csm_pb.v:115$1031 ($logic_not) with simplemap.
Mapping vga_enh_top.$techmap\clut_mem.$logic_and$vga_csm_pb.v:111$1029 ($logic_and) with simplemap.
Mapping vga_enh_top.$techmap\clut_mem.$logic_not$vga_csm_pb.v:111$1028 ($logic_not) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[466]$4249 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[465]$4247 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[464]$4245 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[463]$4243 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[462]$4241 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[461]$4239 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[460]$4237 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[459]$4235 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[458]$4233 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[457]$4231 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[456]$4229 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[455]$4227 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[454]$4225 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[453]$4223 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[452]$4221 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[451]$4219 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[450]$4217 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[449]$4215 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[448]$4213 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[447]$4211 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[446]$4209 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[445]$4207 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[444]$4205 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[443]$4203 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[442]$4201 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[441]$4199 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[440]$4197 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[439]$4195 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[438]$4193 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[437]$4191 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[436]$4189 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[435]$4187 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[434]$4185 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[433]$4183 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[432]$4181 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[431]$4179 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[430]$4177 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[97]$3511 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[96]$3509 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[429]$4175 ($dff) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:77:implement_pattern_cache$3094 ($eq) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[428]$4173 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[427]$4171 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[426]$4169 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[425]$4167 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[424]$4165 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[95]$3507 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[423]$4163 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[94]$3505 ($dff) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:121:implement_pattern_cache$3132 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[422]$4161 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[421]$4159 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[420]$4157 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[419]$4155 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[418]$4153 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[417]$4151 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[13]$3343 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[416]$4149 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[415]$4147 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[414]$4145 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[412]$4141 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[0]$9128 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[17]$3351 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[411]$4139 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[410]$4137 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\wbm.data_fifo.$techmap$procdff$2868.$procdff$2943 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][15]$5153 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][88]$4988 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbm.data_fifo.$techmap$procdff$2865.$procdff$2943 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][14]$5150 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbm.data_fifo.$techmap$procdff$2861.$procdff$2936 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\wbm.data_fifo.$techmap$procdff$2859.$procdff$2929 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][13]$5147 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][34]$5210 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[22]$3361 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][22]$5174 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbm.data_fifo.$procmux$2711 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbm.data_fifo.$procmux$2708 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][87]$4985 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][86]$4982 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbm.data_fifo.$procmux$2681 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbm.data_fifo.$procmux$2678 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][85]$4979 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][84]$4976 ($mux) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:77:implement_pattern_cache$3183 ($eq) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:121:implement_pattern_cache$3208 ($and) with simplemap.
Mapping vga_enh_top.$techmap\wbm.data_fifo.$procmux$2642 ($or) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][83]$4973 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbm.data_fifo.$procmux$2636 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbm.data_fifo.$procmux$2633 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbm.data_fifo.$procmux$2630 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][82]$4970 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[126]$3569 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[39]$3395 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\wbm.data_fifo.$and$vga_fifo.v:235$685 ($and) with simplemap.
Mapping vga_enh_top.$techmap\wbm.data_fifo.$logic_not$vga_fifo.v:235$684 ($logic_not) with simplemap.
Mapping vga_enh_top.$techmap\wbm.data_fifo.$and$vga_fifo.v:233$682 ($and) with simplemap.
Mapping vga_enh_top.$techmap\wbm.data_fifo.$logic_not$vga_fifo.v:233$681 ($logic_not) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][33]$5207 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][81]$4967 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][80]$4964 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][79]$4961 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbm.data_fifo.$or$vga_fifo.v:214$666 ($or) with simplemap.
Mapping vga_enh_top.$techmap\wbm.data_fifo.$and$vga_fifo.v:214$665 ($and) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:105:implement_pattern_cache$3185 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap\wbm.data_fifo.$and$vga_fifo.v:207$660 ($and) with simplemap.
Mapping vga_enh_top.$techmap\wbm.data_fifo.$not$vga_fifo.v:207$659 ($not) with simplemap.
Mapping vga_enh_top.$techmap\wbm.data_fifo.$and$vga_fifo.v:207$658 ($and) with simplemap.
Mapping vga_enh_top.$techmap\wbm.data_fifo.$and$vga_fifo.v:207$657 ($and) with simplemap.
Mapping vga_enh_top.$techmap\wbm.data_fifo.$eq$vga_fifo.v:207$656 ($eq) with simplemap.
Mapping vga_enh_top.$techmap\wbm.data_fifo.$eq$vga_fifo.v:207$655 ($eq) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[7]$3331 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\wbm.data_fifo.$xor$vga_fifo.v:130$649 ($xor) with simplemap.
Mapping vga_enh_top.$techmap\wbm.data_fifo.$not$vga_fifo.v:130$648 ($not) with simplemap.
Mapping vga_enh_top.$techmap\wbm.data_fifo.$xor$vga_fifo.v:130$647 ($xor) with simplemap.
Mapping vga_enh_top.$techmap\wbm.data_fifo.$reduce_and$vga_fifo.v:130$646 ($reduce_and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][32]$5204 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbm.data_fifo.$xor$vga_fifo.v:130$634 ($xor) with simplemap.
Mapping vga_enh_top.$techmap\wbm.data_fifo.$not$vga_fifo.v:130$633 ($not) with simplemap.
Mapping vga_enh_top.$techmap\wbm.data_fifo.$xor$vga_fifo.v:130$632 ($xor) with simplemap.
Mapping vga_enh_top.$techmap\wbm.data_fifo.$reduce_and$vga_fifo.v:130$631 ($reduce_and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[409]$4135 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[70]$3457 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[408]$4133 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[69]$3455 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[21]$3359 ($dff) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:121:implement_pattern_cache$3204 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[10]$3337 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\clut_mem.clut_mem.$logic_and$generic_spram.v:130$1069 ($logic_and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[68]$3453 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[407]$4131 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[67]$3451 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[406]$4129 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[66]$3449 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[65]$3447 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[405]$4127 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[64]$3445 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[404]$4125 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[63]$3443 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[403]$4123 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[62]$3441 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[402]$4121 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[61]$3439 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[401]$4119 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[60]$3437 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[400]$4117 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[59]$3435 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[399]$4115 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[58]$3433 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[398]$4113 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[57]$3431 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[397]$4111 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[56]$3429 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[396]$4109 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[55]$3427 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[395]$4107 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[394]$4105 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[54]$3425 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[393]$4103 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[53]$3423 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[52]$3421 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[51]$3419 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[50]$3417 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[49]$3415 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[392]$4101 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[48]$3413 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[391]$4099 ($dff) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:144:implement_pattern_cache$3309 ($reduce_or) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:121:implement_pattern_cache$3306 ($and) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:77:implement_pattern_cache$3304 ($logic_not) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[24]$3365 ($dff) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:144:implement_pattern_cache$3302 ($reduce_or) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:121:implement_pattern_cache$3301 ($and) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:77:implement_pattern_cache$3299 ($eq) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:121:implement_pattern_cache$3297 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[390]$4097 ($dff) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:77:implement_pattern_cache$3295 ($eq) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[389]$4095 ($dff) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:121:implement_pattern_cache$3293 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[388]$4093 ($dff) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:77:implement_pattern_cache$3291 ($eq) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:121:implement_pattern_cache$3289 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[387]$4091 ($dff) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:144:implement_pattern_cache$3285 ($reduce_or) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:121:implement_pattern_cache$3284 ($and) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:77:implement_pattern_cache$3282 ($eq) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[386]$4089 ($dff) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:121:implement_pattern_cache$3280 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[25]$3367 ($dff) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:121:implement_pattern_cache$3276 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[42]$3401 ($dff) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:144:implement_pattern_cache$3272 ($reduce_or) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:121:implement_pattern_cache$3271 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[385]$4087 ($dff) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:121:implement_pattern_cache$3267 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[384]$4085 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[383]$4083 ($dff) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:121:implement_pattern_cache$3263 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[41]$3399 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[26]$3369 ($dff) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:144:implement_pattern_cache$3259 ($reduce_or) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:121:implement_pattern_cache$3258 ($and) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:121:implement_pattern_cache$3254 ($and) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:77:implement_pattern_cache$3252 ($eq) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:121:implement_pattern_cache$3250 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[382]$4081 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[381]$4079 ($dff) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:172:map_fsm$3244 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[43]$3403 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[27]$3371 ($dff) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:144:implement_pattern_cache$3240 ($reduce_or) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:121:implement_pattern_cache$3239 ($and) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:77:implement_pattern_cache$3237 ($not) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[380]$4077 ($dff) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:121:implement_pattern_cache$3235 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[379]$4075 ($dff) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:77:implement_pattern_cache$3233 ($logic_not) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:121:implement_pattern_cache$3231 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[378]$4073 ($dff) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:77:implement_pattern_cache$3229 ($eq) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:144:implement_pattern_cache$3227 ($reduce_or) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:121:implement_pattern_cache$3226 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[377]$4071 ($dff) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:77:implement_pattern_cache$3224 ($eq) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:121:implement_pattern_cache$3222 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[28]$3373 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[40]$3397 ($dff) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:144:implement_pattern_cache$3218 ($reduce_or) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:121:implement_pattern_cache$3217 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[376]$4069 ($dff) with simplemap.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3062 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=1\Y_WIDTH=5.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3059 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=5\Y_WIDTH=5.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3056 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=1\Y_WIDTH=1.

5.19.18. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 16
Parameter \B_WIDTH = 1
Parameter \Y_WIDTH = 17
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=16\B_WIDTH=1\Y_WIDTH=17'.

5.19.19. Continuing TECHMAP pass.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3053 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=16\B_WIDTH=1\Y_WIDTH=17.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[375]$4067 ($dff) with simplemap.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3050 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=16\B_WIDTH=1\Y_WIDTH=17.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[34]$3385 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[33]$3383 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[32]$3381 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[374]$4065 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[373]$4063 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[372]$4061 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[371]$4059 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[370]$4057 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[369]$4055 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[368]$4053 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[367]$4051 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[2]$3321 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[366]$4049 ($dff) with simplemap.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3032 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=16\B_WIDTH=1\Y_WIDTH=17.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[365]$4047 ($dff) with simplemap.

5.19.20. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 2
Parameter \B_WIDTH = 1
Parameter \Y_WIDTH = 3
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=1\Y_WIDTH=3'.

5.19.21. Continuing TECHMAP pass.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3047 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=1\Y_WIDTH=3.
Mapping vga_enh_top.$auto$fsm_map.cc:77:implement_pattern_cache$3102 ($eq) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[71]$3459 ($dff) with simplemap.

5.19.22. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 3
Parameter \B_WIDTH = 1
Parameter \Y_WIDTH = 4
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=1\Y_WIDTH=4'.

5.19.23. Continuing TECHMAP pass.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3044 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=1\Y_WIDTH=4.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[364]$4045 ($dff) with simplemap.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3029 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=16\B_WIDTH=1\Y_WIDTH=17.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[363]$4043 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[362]$4041 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[361]$4039 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[360]$4037 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[359]$4035 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[358]$4033 ($dff) with simplemap.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3026 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=16\B_WIDTH=1\Y_WIDTH=17.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[357]$4031 ($dff) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:77:implement_pattern_cache$3112 ($eq) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[356]$4029 ($dff) with simplemap.

5.19.24. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 1
Parameter \B_WIDTH = 30
Parameter \Y_WIDTH = 30
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=30\Y_WIDTH=30'.

5.19.25. Continuing TECHMAP pass.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3038 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=30\Y_WIDTH=30.

5.19.26. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 1
Parameter \B_WIDTH = 9
Parameter \Y_WIDTH = 10
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=9\Y_WIDTH=10'.

5.19.27. Continuing TECHMAP pass.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3041 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=9\Y_WIDTH=10.
Mapping vga_enh_top.$auto$fsm_map.cc:77:implement_pattern_cache$3117 ($eq) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[355]$4027 ($dff) with simplemap.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3035 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=16\B_WIDTH=1\Y_WIDTH=17.
Mapping vga_enh_top.$auto$fsm_map.cc:144:implement_pattern_cache$3115 ($reduce_or) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:121:implement_pattern_cache$3114 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[354]$4025 ($dff) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:77:implement_pattern_cache$3130 ($eq) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[31]$3379 ($dff) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem[0]$10842 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[353]$4023 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[352]$4021 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[351]$4019 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[350]$4017 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[349]$4015 ($dff) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:77:implement_pattern_cache$3175 ($eq) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$procdff$2796 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$procdff$2795 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$procdff$2794 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$procdff$2793 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$procdff$2792 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$procdff$2791 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$procdff$2790 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$procdff$2789 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$procdff$2788 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$procdff$2787 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[146]$3609 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[147]$3611 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[148]$3613 ($dff) with simplemap.
Mapping vga_enh_top.$auto$opt_reduce.cc:126:opt_mux$2972 ($reduce_or) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:144:implement_pattern_cache$3173 ($reduce_or) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[149]$3615 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$procmux$2063_CMP0 ($eq) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$procmux$2062_CMP0 ($eq) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:121:implement_pattern_cache$3172 ($and) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$procmux$2061_CMP0 ($eq) with simplemap.
Mapping vga_enh_top.$auto$opt_reduce.cc:126:opt_mux$2974 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$procmux$2050_CMP0 ($logic_not) with simplemap.
Mapping vga_enh_top.$auto$opt_reduce.cc:126:opt_mux$2976 ($reduce_or) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[150]$3617 ($dff) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:77:implement_pattern_cache$3170 ($eq) with simplemap.
Mapping vga_enh_top.$auto$opt_reduce.cc:126:opt_mux$2978 ($reduce_or) with simplemap.
Mapping vga_enh_top.$auto$opt_reduce.cc:126:opt_mux$2980 ($reduce_or) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[151]$3619 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[110]$3537 ($dff) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:121:implement_pattern_cache$3168 ($and) with simplemap.
Mapping vga_enh_top.$auto$opt_reduce.cc:126:opt_mux$2984 ($reduce_or) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[152]$3621 ($dff) with simplemap.
Mapping vga_enh_top.$auto$opt_reduce.cc:126:opt_mux$2986 ($reduce_or) with simplemap.

5.19.28. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 2
Parameter \B_WIDTH = 7
Parameter \Y_WIDTH = 7
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=7\Y_WIDTH=7'.

5.19.29. Continuing TECHMAP pass.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3005 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=7\Y_WIDTH=7.
Mapping vga_enh_top.$auto$opt_reduce.cc:126:opt_mux$2988 ($reduce_or) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:77:implement_pattern_cache$3166 ($eq) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[153]$3623 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[111]$3539 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[106]$3529 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[112]$3541 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[44]$3405 ($dff) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:144:implement_pattern_cache$3164 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$procmux$1910 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[154]$3625 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$procmux$1903 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$procmux$1899 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$procmux$1895 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[155]$3627 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[156]$3629 ($dff) with simplemap.

5.19.30. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 1
Parameter \S_WIDTH = 4
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=1\S_WIDTH=4'.

5.19.31. Continuing TECHMAP pass.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$procmux$1886 using $paramod\_90_pmux\WIDTH=1\S_WIDTH=4.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[157]$3631 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[158]$3633 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[159]$3635 ($dff) with simplemap.

5.19.32. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 1
Parameter \S_WIDTH = 2
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=1\S_WIDTH=2'.

5.19.33. Continuing TECHMAP pass.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$procmux$1876 using $paramod\_90_pmux\WIDTH=1\S_WIDTH=2.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[160]$3637 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[6]$3329 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[113]$3543 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[161]$3639 ($dff) with simplemap.

5.19.34. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 8
Parameter \S_WIDTH = 3
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=8\S_WIDTH=3'.

5.19.35. Continuing TECHMAP pass.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$procmux$1856 using $paramod\_90_pmux\WIDTH=8\S_WIDTH=3.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[162]$3641 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[163]$3643 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$procmux$1748 using $paramod\_90_pmux\WIDTH=8\S_WIDTH=3.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$procmux$1846 using $paramod\_90_pmux\WIDTH=3\S_WIDTH=4.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$procmux$1841 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[164]$3645 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[114]$3545 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$procmux$1801 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[115]$3547 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[165]$3647 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[166]$3649 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[107]$3531 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[167]$3651 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[168]$3653 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[169]$3655 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$procmux$1737 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[116]$3549 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[170]$3657 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[117]$3551 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$procmux$1714 ($not) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[171]$3659 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[172]$3661 ($dff) with simplemap.

5.19.36. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 5
Parameter \S_WIDTH = 6
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=5\S_WIDTH=6'.

5.19.37. Continuing TECHMAP pass.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$procmux$1702 using $paramod\_90_pmux\WIDTH=5\S_WIDTH=6.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[173]$3663 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[174]$3665 ($dff) with simplemap.

5.19.38. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 8
Parameter \S_WIDTH = 2
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=8\S_WIDTH=2'.

5.19.39. Continuing TECHMAP pass.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$procmux$1605 using $paramod\_90_pmux\WIDTH=8\S_WIDTH=2.

5.19.40. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 2
Parameter \S_WIDTH = 4
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=2\S_WIDTH=4'.

5.19.41. Continuing TECHMAP pass.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$procmux$1694 using $paramod\_90_pmux\WIDTH=2\S_WIDTH=4.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[175]$3667 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$procmux$1689 ($not) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[118]$3553 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[103]$3523 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[176]$3669 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[177]$3671 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[178]$3673 ($dff) with simplemap.

5.19.42. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 6
Parameter \S_WIDTH = 6
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=6\S_WIDTH=6'.

5.19.43. Continuing TECHMAP pass.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$procmux$1659 using $paramod\_90_pmux\WIDTH=6\S_WIDTH=6.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[179]$3675 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$procmux$1647 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[119]$3555 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[180]$3677 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$procmux$1629 using $paramod\_90_pmux\WIDTH=8\S_WIDTH=2.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[120]$3557 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$procmux$1622 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[181]$3679 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$procmux$1615 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[182]$3681 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[183]$3683 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$procmux$1595 using $paramod\_90_pmux\WIDTH=8\S_WIDTH=3.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[184]$3685 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[185]$3687 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$procmux$1585 using $paramod\_90_pmux\WIDTH=3\S_WIDTH=4.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[186]$3689 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[104]$3525 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[105]$3527 ($dff) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:121:implement_pattern_cache$3163 ($and) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:77:implement_pattern_cache$3161 ($eq) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:121:implement_pattern_cache$3159 ($and) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:77:implement_pattern_cache$3157 ($eq) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$procmux$1563 using $paramod\_90_pmux\WIDTH=5\S_WIDTH=6.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$procmux$1560 ($and) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$procmux$1557 ($and) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$procmux$1554 ($and) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$procmux$1551 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$procmux$1548 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$procmux$1545 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$procmux$1543_CMP0 ($eq) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$procmux$1542_CMP0 ($eq) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[187]$3691 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$procmux$1539 using $paramod\_90_pmux\WIDTH=8\S_WIDTH=3.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$procmux$1540_CMP0 ($logic_not) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$procmux$1537 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$procmux$1534 ($mux) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:77:implement_pattern_cache$3202 ($logic_not) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][78]$4958 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$logic_and$vga_colproc.v:394$345 ($logic_and) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$ne$vga_colproc.v:394$343 ($ne) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][77]$4955 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$logic_or$vga_colproc.v:354$338 ($logic_or) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$xor$vga_colproc.v:354$337 ($xor) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[188]$3693 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][76]$4952 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[145]$3607 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$logic_and$vga_colproc.v:294$330 ($logic_and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[122]$3561 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][75]$4949 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][74]$4946 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$eq$vga_colproc.v:213$318 ($eq) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][73]$4943 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[189]$3695 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][72]$4940 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$logic_and$vga_colproc.v:168$307 ($logic_and) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:168$306 ($logic_not) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$reduce_or$vga_colproc.v:168$305 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$logic_and$vga_colproc.v:141$303 ($logic_and) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:141$302 ($logic_not) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:141$301 ($logic_not) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[348]$4013 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[347]$4011 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[346]$4009 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[345]$4007 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[344]$4005 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[343]$4003 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[342]$4001 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[341]$3999 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[340]$3997 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[339]$3995 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[338]$3993 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[337]$3991 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[336]$3989 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[335]$3987 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[334]$3985 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[333]$3983 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[332]$3981 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[331]$3979 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[330]$3977 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[329]$3975 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[328]$3973 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[327]$3971 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[326]$3969 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[325]$3967 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[324]$3965 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[323]$3963 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[322]$3961 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[321]$3959 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[320]$3957 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[319]$3955 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[318]$3953 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[317]$3951 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[316]$3949 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[315]$3947 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[314]$3945 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[313]$3943 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[74]$3465 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[73]$3463 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[312]$3941 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[311]$3939 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[310]$3937 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[309]$3935 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[308]$3933 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[72]$3461 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[307]$3931 ($dff) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:121:implement_pattern_cache$3100 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[306]$3929 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[305]$3927 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[304]$3925 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[303]$3923 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[302]$3921 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[301]$3919 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[11]$3339 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[300]$3917 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[299]$3915 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[298]$3913 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[297]$3911 ($dff) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem[0]$10635 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[295]$3907 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[294]$3905 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[296]$3909 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[293]$3903 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[1]$3319 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][12]$5144 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][71]$4937 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.rgb_fifo.$techmap$procdff$2756.$procdff$2943 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][11]$5141 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.rgb_fifo.$techmap$procdff$2752.$procdff$2936 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.rgb_fifo.$techmap$procdff$2750.$procdff$2929 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][10]$5138 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][31]$5201 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][21]$5171 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][30]$5198 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[20]$3357 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][20]$5168 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.rgb_fifo.$procmux$1477 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.rgb_fifo.$procmux$1474 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][70]$4934 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][69]$4931 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.rgb_fifo.$procmux$1447 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.rgb_fifo.$procmux$1444 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][68]$4928 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][67]$4925 ($mux) with simplemap.
Mapping vga_enh_top.$auto$opt_reduce.cc:126:opt_mux$2970 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.rgb_fifo.$procmux$1408 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][66]$4922 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.rgb_fifo.$procmux$1402 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.rgb_fifo.$procmux$1399 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.rgb_fifo.$procmux$1396 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][65]$4919 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[123]$3563 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[144]$3605 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[29]$3375 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.rgb_fifo.$and$vga_fifo.v:235$880 ($and) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.rgb_fifo.$logic_not$vga_fifo.v:235$879 ($logic_not) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:172:map_fsm$3198 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.rgb_fifo.$and$vga_fifo.v:233$877 ($and) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.rgb_fifo.$logic_not$vga_fifo.v:233$876 ($logic_not) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][64]$4916 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][63]$4913 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][62]$4910 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.rgb_fifo.$or$vga_fifo.v:214$861 ($or) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.rgb_fifo.$and$vga_fifo.v:214$860 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][29]$5195 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.rgb_fifo.$and$vga_fifo.v:207$855 ($and) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.rgb_fifo.$not$vga_fifo.v:207$854 ($not) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.rgb_fifo.$and$vga_fifo.v:207$853 ($and) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.rgb_fifo.$and$vga_fifo.v:207$852 ($and) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.rgb_fifo.$eq$vga_fifo.v:207$851 ($eq) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.rgb_fifo.$eq$vga_fifo.v:207$850 ($eq) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.rgb_fifo.$xor$vga_fifo.v:130$844 ($xor) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.rgb_fifo.$not$vga_fifo.v:130$843 ($not) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.rgb_fifo.$xor$vga_fifo.v:130$842 ($xor) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.rgb_fifo.$reduce_and$vga_fifo.v:130$841 ($reduce_and) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.rgb_fifo.$xor$vga_fifo.v:130$829 ($xor) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.rgb_fifo.$not$vga_fifo.v:130$828 ($not) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.rgb_fifo.$xor$vga_fifo.v:130$827 ($xor) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.rgb_fifo.$reduce_and$vga_fifo.v:130$826 ($reduce_and) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:121:implement_pattern_cache$3106 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[288]$3893 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[290]$3897 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[292]$3901 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[289]$3895 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[14]$3345 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[291]$3899 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[287]$3891 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[19]$3355 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\line_fifo.fifo_dc_mem.$procdff$2786 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][28]$5192 ($mux) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:144:implement_pattern_cache$3196 ($reduce_or) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[5]$3327 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\line_fifo.fifo_dc_mem.$logic_and$generic_dpram.v:167$1060 ($logic_and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[9]$3335 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[286]$3889 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][61]$4907 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][60]$4904 ($mux) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem[0]$11049 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[285]$3887 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[284]$3885 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[283]$3883 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[282]$3881 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[281]$3879 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.vtgen.$or$vga_tgen.v:137$605 ($or) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.vtgen.$not$vga_tgen.v:138$606 ($not) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.vtgen.$and$vga_tgen.v:136$604 ($and) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.vtgen.$and$vga_tgen.v:119$603 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][42]$5234 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[280]$3877 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[279]$3875 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[278]$3873 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[277]$3871 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[276]$3869 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[275]$3867 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[274]$3865 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[273]$3863 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[272]$3861 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[271]$3859 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[270]$3857 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[269]$3855 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[268]$3853 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[267]$3851 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[266]$3849 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[265]$3847 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[264]$3845 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[263]$3843 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[262]$3841 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[261]$3839 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[260]$3837 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[259]$3835 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[93]$3503 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[258]$3833 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[257]$3831 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[256]$3829 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[255]$3827 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[254]$3825 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[253]$3823 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[252]$3821 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[251]$3819 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[250]$3817 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[249]$3815 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[248]$3813 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[247]$3811 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[246]$3809 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[245]$3807 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[244]$3805 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[243]$3803 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[242]$3801 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[241]$3799 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[240]$3797 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[239]$3795 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[238]$3793 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[237]$3791 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[236]$3789 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[235]$3787 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[234]$3785 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[233]$3783 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[232]$3781 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[231]$3779 ($dff) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:77:implement_pattern_cache$3098 ($eq) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[230]$3777 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[229]$3775 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[228]$3773 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[227]$3771 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[226]$3769 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[225]$3767 ($dff) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:121:implement_pattern_cache$3096 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[224]$3765 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[223]$3763 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[222]$3761 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[221]$3759 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[220]$3757 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[218]$3753 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[86]$3489 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[85]$3487 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][59]$4901 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][9]$5135 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbm.clut_sw_fifo.$techmap$procdff$2805.$procdff$2943 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][8]$5132 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][58]$4898 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][7]$5129 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][27]$5189 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][19]$5165 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[18]$3353 ($dff) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:121:implement_pattern_cache$3177 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][18]$5162 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbm.clut_sw_fifo.$procmux$2175 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbm.clut_sw_fifo.$procmux$2172 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][57]$4895 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][56]$4892 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[109]$3535 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\wbm.clut_sw_fifo.$procmux$2145 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\wbm.clut_sw_fifo.$procmux$2142 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][55]$4889 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][54]$4886 ($mux) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:121:implement_pattern_cache$3195 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][53]$4883 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][52]$4880 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[8]$3333 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][51]$4877 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][50]$4874 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][49]$4871 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][48]$4868 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][47]$4865 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][46]$4862 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][26]$5186 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][45]$4859 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][44]$4856 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][43]$4853 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][42]$4850 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][7][41]$4847 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[219]$3755 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\wbm.clut_sw_fifo.$xor$vga_fifo.v:130$742 ($xor) with simplemap.
Mapping vga_enh_top.$techmap\wbm.clut_sw_fifo.$not$vga_fifo.v:130$741 ($not) with simplemap.
Mapping vga_enh_top.$techmap\wbm.clut_sw_fifo.$xor$vga_fifo.v:130$740 ($xor) with simplemap.
Mapping vga_enh_top.$techmap\wbm.clut_sw_fifo.$reduce_and$vga_fifo.v:130$739 ($reduce_and) with simplemap.
Mapping vga_enh_top.$techmap\wbm.clut_sw_fifo.$xor$vga_fifo.v:130$727 ($xor) with simplemap.
Mapping vga_enh_top.$techmap\wbm.clut_sw_fifo.$not$vga_fifo.v:130$726 ($not) with simplemap.
Mapping vga_enh_top.$techmap\wbm.clut_sw_fifo.$xor$vga_fifo.v:130$725 ($xor) with simplemap.
Mapping vga_enh_top.$techmap\wbm.clut_sw_fifo.$reduce_and$vga_fifo.v:130$724 ($reduce_and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][25]$5183 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[217]$3751 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[216]$3749 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[215]$3747 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[84]$3485 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[83]$3483 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[3]$3323 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[214]$3745 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[213]$3743 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[82]$3481 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[212]$3741 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[211]$3739 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[81]$3479 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[210]$3737 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[37]$3391 ($dff) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:121:implement_pattern_cache$3128 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[209]$3735 ($dff) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:77:implement_pattern_cache$3126 ($eq) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:144:implement_pattern_cache$3124 ($reduce_or) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[36]$3389 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[208]$3733 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[207]$3731 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[80]$3477 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[206]$3729 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.vtgen.ver_gen.$procdff$2839 ($dff) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:144:implement_pattern_cache$3155 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.vtgen.ver_gen.$procdff$2838 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.vtgen.ver_gen.$procdff$2837 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.vtgen.ver_gen.$procdff$2836 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.vtgen.ver_gen.$procdff$2835 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.vtgen.ver_gen.$procmux$2413 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.vtgen.ver_gen.$procmux$2410 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[132]$3581 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.vtgen.ver_gen.$procmux$2406 ($mux) with simplemap.

5.19.44. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 1
Parameter \S_WIDTH = 3
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=1\S_WIDTH=3'.

5.19.45. Continuing TECHMAP pass.
Mapping vga_enh_top.$techmap\pixel_generator.vtgen.ver_gen.$procmux$2402 using $paramod\_90_pmux\WIDTH=1\S_WIDTH=3.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[133]$3583 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.vtgen.ver_gen.$procmux$2399 ($or) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.vtgen.ver_gen.$procmux$2395 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.vtgen.ver_gen.$procmux$2392 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.vtgen.ver_gen.$procmux$2389 ($or) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.vtgen.ver_gen.$procmux$2386 using $paramod\_90_pmux\WIDTH=1\S_WIDTH=2.
Mapping vga_enh_top.$techmap\pixel_generator.vtgen.ver_gen.$procmux$2384 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.vtgen.ver_gen.$procmux$2379 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.vtgen.ver_gen.$procmux$2376 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[134]$3585 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.vtgen.ver_gen.$procmux$2371 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[135]$3587 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.vtgen.ver_gen.$procmux$2364 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.vtgen.ver_gen.$procmux$2361 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.vtgen.ver_gen.$procmux$2357 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[136]$3589 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.vtgen.ver_gen.$procmux$2353 ($mux) with simplemap.

5.19.46. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 16
Parameter \S_WIDTH = 4
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=16\S_WIDTH=4'.

5.19.47. Continuing TECHMAP pass.
Mapping vga_enh_top.$techmap\pixel_generator.vtgen.ver_gen.$procmux$2350 using $paramod\_90_pmux\WIDTH=16\S_WIDTH=4.
Mapping vga_enh_top.$techmap\pixel_generator.vtgen.ver_gen.$procmux$2347 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.vtgen.ver_gen.$procmux$2343 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.vtgen.ver_gen.$procmux$2340 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[137]$3591 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.vtgen.ver_gen.$procmux$2335 using $paramod\_90_pmux\WIDTH=16\S_WIDTH=2.
Mapping vga_enh_top.$techmap\pixel_generator.vtgen.ver_gen.$procmux$2332 ($mux) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:121:implement_pattern_cache$3154 ($and) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:77:implement_pattern_cache$3152 ($eq) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:121:implement_pattern_cache$3150 ($and) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:77:implement_pattern_cache$3148 ($eq) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:144:implement_pattern_cache$3146 ($reduce_or) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:121:implement_pattern_cache$3145 ($and) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:77:implement_pattern_cache$3193 ($eq) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[79]$3475 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[205]$3727 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[204]$3725 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[203]$3723 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[78]$3473 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[77]$3471 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[202]$3721 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[201]$3719 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[76]$3469 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[200]$3717 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[199]$3715 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[75]$3467 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[198]$3713 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[197]$3711 ($dff) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:121:implement_pattern_cache$3123 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[35]$3387 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[196]$3709 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[38]$3393 ($dff) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:121:implement_pattern_cache$3119 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[195]$3707 ($dff) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:172:map_fsm$3088 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[497][0][0]$9042 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9044 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[498][0][0]$9046 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[498][0][0]$9048 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[108]$3533 ($dff) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9050 ($and) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.vtgen.hor_gen.$procdff$2839 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.vtgen.hor_gen.$procdff$2838 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.vtgen.hor_gen.$procdff$2837 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.vtgen.hor_gen.$procdff$2836 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.vtgen.hor_gen.$procdff$2835 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.vtgen.hor_gen.$procmux$2413 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[138]$3593 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.vtgen.hor_gen.$procmux$2406 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.vtgen.hor_gen.$procmux$2402 using $paramod\_90_pmux\WIDTH=1\S_WIDTH=3.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[139]$3595 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.vtgen.hor_gen.$procmux$2399 ($or) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.vtgen.hor_gen.$procmux$2395 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.vtgen.hor_gen.$procmux$2389 ($or) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.vtgen.hor_gen.$procmux$2386 using $paramod\_90_pmux\WIDTH=1\S_WIDTH=2.
Mapping vga_enh_top.$techmap\pixel_generator.vtgen.hor_gen.$procmux$2384 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.vtgen.hor_gen.$procmux$2379 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][24]$5180 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[140]$3597 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.vtgen.hor_gen.$procmux$2371 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[141]$3599 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[4]$3325 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.vtgen.hor_gen.$procmux$2364 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.vtgen.hor_gen.$procmux$2357 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[142]$3601 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.vtgen.hor_gen.$procmux$2353 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.vtgen.hor_gen.$procmux$2350 using $paramod\_90_pmux\WIDTH=16\S_WIDTH=4.
Mapping vga_enh_top.$techmap\pixel_generator.vtgen.hor_gen.$procmux$2347 ($mux) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.vtgen.hor_gen.$procmux$2343 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[143]$3603 ($dff) with simplemap.
Mapping vga_enh_top.$techmap\pixel_generator.vtgen.hor_gen.$procmux$2335 using $paramod\_90_pmux\WIDTH=16\S_WIDTH=2.
Mapping vga_enh_top.$techmap\pixel_generator.vtgen.hor_gen.$procmux$2332 ($mux) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem[30]$3377 ($dff) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$rdmux[0][8][23]$5177 ($mux) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:121:implement_pattern_cache$3141 ($and) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:77:implement_pattern_cache$3139 ($eq) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:144:implement_pattern_cache$3137 ($reduce_or) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:121:implement_pattern_cache$3136 ($and) with simplemap.
Mapping vga_enh_top.$auto$fsm_map.cc:121:implement_pattern_cache$3191 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[499][0][0]$9052 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[499][0][0]$9054 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9056 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[500][0][0]$9058 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[500][0][0]$9060 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9062 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[501][0][0]$9064 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[501][0][0]$9066 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9068 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[502][0][0]$9070 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[502][0][0]$9072 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9074 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[503][0][0]$9076 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[503][0][0]$9078 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9080 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[504][0][0]$9082 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[504][0][0]$9084 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9086 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[505][0][0]$9088 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[505][0][0]$9090 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9092 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[506][0][0]$9094 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[506][0][0]$9096 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9098 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[507][0][0]$9100 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[507][0][0]$9102 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9104 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[508][0][0]$9106 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[508][0][0]$9108 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9110 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[509][0][0]$9112 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[509][0][0]$9114 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9116 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[510][0][0]$9118 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[510][0][0]$9120 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9122 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wren[511][0][0]$9124 ($and) with simplemap.
Mapping vga_enh_top.$memory\clut_mem.clut_mem.mem$wrmux[511][0][0]$9126 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[1]$9130 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[2]$9132 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[3]$9134 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[4]$9136 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[5]$9138 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[6]$9140 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[7]$9142 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[8]$9144 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[9]$9146 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[10]$9148 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[11]$9150 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[12]$9152 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[13]$9154 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[14]$9156 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[15]$9158 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[16]$9160 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[17]$9162 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[18]$9164 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[19]$9166 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[20]$9168 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[21]$9170 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[22]$9172 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[23]$9174 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[24]$9176 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[25]$9178 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[26]$9180 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[27]$9182 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[28]$9184 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[29]$9186 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[30]$9188 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[31]$9190 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[32]$9192 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[33]$9194 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[34]$9196 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[35]$9198 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[36]$9200 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[37]$9202 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[38]$9204 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[39]$9206 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[40]$9208 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[41]$9210 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[42]$9212 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[43]$9214 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[44]$9216 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[45]$9218 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[46]$9220 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[47]$9222 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[48]$9224 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[49]$9226 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[50]$9228 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[51]$9230 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[52]$9232 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[53]$9234 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[54]$9236 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[55]$9238 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[56]$9240 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[57]$9242 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[58]$9244 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[59]$9246 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[60]$9248 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[61]$9250 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[62]$9252 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[63]$9254 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[64]$9256 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[65]$9258 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[66]$9260 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[67]$9262 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[68]$9264 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[69]$9266 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[70]$9268 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[71]$9270 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[72]$9272 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[73]$9274 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[74]$9276 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[75]$9278 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[76]$9280 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[77]$9282 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[78]$9284 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[79]$9286 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[80]$9288 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[81]$9290 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[82]$9292 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[83]$9294 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[84]$9296 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[85]$9298 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[86]$9300 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[87]$9302 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[88]$9304 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[89]$9306 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[90]$9308 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[91]$9310 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[92]$9312 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[93]$9314 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[94]$9316 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[95]$9318 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[96]$9320 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[97]$9322 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[98]$9324 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[99]$9326 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[100]$9328 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[101]$9330 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[102]$9332 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[103]$9334 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[104]$9336 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[105]$9338 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[106]$9340 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[107]$9342 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[108]$9344 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[109]$9346 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[110]$9348 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[111]$9350 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[112]$9352 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[113]$9354 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[114]$9356 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[115]$9358 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[116]$9360 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[117]$9362 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[118]$9364 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[119]$9366 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[120]$9368 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[121]$9370 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[122]$9372 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[123]$9374 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[124]$9376 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[125]$9378 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[126]$9380 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem[127]$9382 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdreg[0]$9384 ($dff) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][0][0]$9386 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][1][0]$9389 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][1][1]$9392 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][2][0]$9395 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][2][1]$9398 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][2][2]$9401 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][2][3]$9404 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][3][0]$9407 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][3][1]$9410 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][3][2]$9413 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][3][3]$9416 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][3][4]$9419 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][3][5]$9422 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][3][6]$9425 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][3][7]$9428 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][4][0]$9431 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][4][1]$9434 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][4][2]$9437 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][4][3]$9440 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][4][4]$9443 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][4][5]$9446 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][4][6]$9449 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][4][7]$9452 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][4][8]$9455 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][4][9]$9458 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][4][10]$9461 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][4][11]$9464 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][4][12]$9467 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][4][13]$9470 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][4][14]$9473 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][4][15]$9476 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][5][0]$9479 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][5][1]$9482 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][5][2]$9485 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][5][3]$9488 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][5][4]$9491 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][5][5]$9494 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][5][6]$9497 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][5][7]$9500 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][5][8]$9503 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][5][9]$9506 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][5][10]$9509 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][5][11]$9512 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][5][12]$9515 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][5][13]$9518 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][5][14]$9521 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][5][15]$9524 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][5][16]$9527 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][5][17]$9530 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][5][18]$9533 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][5][19]$9536 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][5][20]$9539 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][5][21]$9542 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][5][22]$9545 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][5][23]$9548 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][5][24]$9551 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][5][25]$9554 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][5][26]$9557 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][5][27]$9560 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][5][28]$9563 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][5][29]$9566 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][5][30]$9569 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][5][31]$9572 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][0]$9575 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][1]$9578 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][2]$9581 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][3]$9584 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][4]$9587 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][5]$9590 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][6]$9593 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][7]$9596 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][8]$9599 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][9]$9602 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][10]$9605 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][11]$9608 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][12]$9611 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][13]$9614 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][14]$9617 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][15]$9620 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][16]$9623 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][17]$9626 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][18]$9629 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][19]$9632 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][20]$9635 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][21]$9638 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][22]$9641 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][23]$9644 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][24]$9647 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][25]$9650 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][26]$9653 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][27]$9656 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][28]$9659 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][29]$9662 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][30]$9665 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][31]$9668 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][32]$9671 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][33]$9674 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][34]$9677 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][35]$9680 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][36]$9683 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][37]$9686 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][38]$9689 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][39]$9692 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][40]$9695 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][41]$9698 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][42]$9701 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][43]$9704 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][44]$9707 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][45]$9710 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][46]$9713 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][47]$9716 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][48]$9719 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][49]$9722 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][50]$9725 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][51]$9728 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][52]$9731 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][53]$9734 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][54]$9737 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][55]$9740 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][56]$9743 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][57]$9746 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][58]$9749 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][59]$9752 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][60]$9755 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][61]$9758 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][62]$9761 ($mux) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$rdmux[0][6][63]$9764 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:65:addr_decode$9767 ($not) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:65:addr_decode$9769 ($not) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:65:addr_decode$9771 ($not) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9773 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9775 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:65:addr_decode$9777 ($not) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:65:addr_decode$9779 ($not) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9781 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:65:addr_decode$9783 ($not) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:65:addr_decode$9785 ($not) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9787 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9789 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9791 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[0][0][0]$9793 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[0][0][0]$9795 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9799 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9801 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[1][0][0]$9803 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[1][0][0]$9805 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9809 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9811 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9813 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[2][0][0]$9815 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[2][0][0]$9817 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9819 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9821 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[3][0][0]$9823 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[3][0][0]$9825 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9829 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9831 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9833 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[4][0][0]$9835 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[4][0][0]$9837 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9839 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9841 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[5][0][0]$9843 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[5][0][0]$9845 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9847 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9849 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9851 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[6][0][0]$9853 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[6][0][0]$9855 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9857 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9859 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[7][0][0]$9861 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[7][0][0]$9863 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9867 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9869 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9871 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[8][0][0]$9873 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[8][0][0]$9875 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9877 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[9][0][0]$9879 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[9][0][0]$9881 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9883 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[10][0][0]$9885 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[10][0][0]$9887 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9889 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[11][0][0]$9891 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[11][0][0]$9893 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9895 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[12][0][0]$9897 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[12][0][0]$9899 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9901 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[13][0][0]$9903 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[13][0][0]$9905 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9907 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[14][0][0]$9909 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[14][0][0]$9911 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9913 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[15][0][0]$9915 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[15][0][0]$9917 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9921 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9923 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9925 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[16][0][0]$9927 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[16][0][0]$9929 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9931 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[17][0][0]$9933 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[17][0][0]$9935 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9937 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[18][0][0]$9939 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[18][0][0]$9941 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9943 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[19][0][0]$9945 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[19][0][0]$9947 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9949 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[20][0][0]$9951 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[20][0][0]$9953 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9955 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[21][0][0]$9957 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[21][0][0]$9959 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9961 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[22][0][0]$9963 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[22][0][0]$9965 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9967 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[23][0][0]$9969 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[23][0][0]$9971 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9973 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9975 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9977 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[24][0][0]$9979 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[24][0][0]$9981 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9983 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[25][0][0]$9985 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[25][0][0]$9987 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9989 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[26][0][0]$9991 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[26][0][0]$9993 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$9995 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[27][0][0]$9997 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[27][0][0]$9999 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10001 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[28][0][0]$10003 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[28][0][0]$10005 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10007 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[29][0][0]$10009 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[29][0][0]$10011 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10013 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[30][0][0]$10015 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[30][0][0]$10017 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10019 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[31][0][0]$10021 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[31][0][0]$10023 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10027 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10029 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10031 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[32][0][0]$10033 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[32][0][0]$10035 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10037 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[33][0][0]$10039 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[33][0][0]$10041 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10043 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[34][0][0]$10045 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[34][0][0]$10047 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10049 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[35][0][0]$10051 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[35][0][0]$10053 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10055 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[36][0][0]$10057 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[36][0][0]$10059 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10061 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[37][0][0]$10063 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[37][0][0]$10065 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10067 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[38][0][0]$10069 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[38][0][0]$10071 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10073 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[39][0][0]$10075 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[39][0][0]$10077 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10079 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10081 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[40][0][0]$10083 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[40][0][0]$10085 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10087 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[41][0][0]$10089 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[41][0][0]$10091 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10093 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[42][0][0]$10095 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[42][0][0]$10097 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10099 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[43][0][0]$10101 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[43][0][0]$10103 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10105 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[44][0][0]$10107 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[44][0][0]$10109 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10111 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[45][0][0]$10113 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[45][0][0]$10115 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10117 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[46][0][0]$10119 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[46][0][0]$10121 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10123 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[47][0][0]$10125 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[47][0][0]$10127 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10129 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10131 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[48][0][0]$10133 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[48][0][0]$10135 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10137 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[49][0][0]$10139 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[49][0][0]$10141 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10143 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[50][0][0]$10145 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[50][0][0]$10147 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10149 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[51][0][0]$10151 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[51][0][0]$10153 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10155 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[52][0][0]$10157 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[52][0][0]$10159 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10161 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[53][0][0]$10163 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[53][0][0]$10165 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10167 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[54][0][0]$10169 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[54][0][0]$10171 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10173 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[55][0][0]$10175 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[55][0][0]$10177 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10179 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10181 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[56][0][0]$10183 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[56][0][0]$10185 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10187 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[57][0][0]$10189 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[57][0][0]$10191 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10193 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[58][0][0]$10195 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[58][0][0]$10197 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10199 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[59][0][0]$10201 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[59][0][0]$10203 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10205 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[60][0][0]$10207 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[60][0][0]$10209 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10211 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[61][0][0]$10213 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[61][0][0]$10215 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10217 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[62][0][0]$10219 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[62][0][0]$10221 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10223 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[63][0][0]$10225 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[63][0][0]$10227 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10231 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10233 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10235 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[64][0][0]$10237 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[64][0][0]$10239 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10241 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[65][0][0]$10243 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[65][0][0]$10245 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10247 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[66][0][0]$10249 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[66][0][0]$10251 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10253 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[67][0][0]$10255 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[67][0][0]$10257 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10259 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[68][0][0]$10261 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[68][0][0]$10263 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10265 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[69][0][0]$10267 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[69][0][0]$10269 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10271 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[70][0][0]$10273 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[70][0][0]$10275 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10277 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[71][0][0]$10279 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[71][0][0]$10281 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10283 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10285 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[72][0][0]$10287 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[72][0][0]$10289 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10291 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[73][0][0]$10293 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[73][0][0]$10295 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10297 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[74][0][0]$10299 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[74][0][0]$10301 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10303 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[75][0][0]$10305 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[75][0][0]$10307 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10309 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[76][0][0]$10311 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[76][0][0]$10313 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10315 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[77][0][0]$10317 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[77][0][0]$10319 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10321 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[78][0][0]$10323 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[78][0][0]$10325 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10327 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[79][0][0]$10329 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[79][0][0]$10331 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10333 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10335 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[80][0][0]$10337 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[80][0][0]$10339 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10341 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[81][0][0]$10343 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[81][0][0]$10345 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10347 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[82][0][0]$10349 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[82][0][0]$10351 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10353 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[83][0][0]$10355 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[83][0][0]$10357 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10359 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[84][0][0]$10361 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[84][0][0]$10363 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10365 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[85][0][0]$10367 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[85][0][0]$10369 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10371 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[86][0][0]$10373 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[86][0][0]$10375 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10377 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[87][0][0]$10379 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[87][0][0]$10381 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10383 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10385 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[88][0][0]$10387 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[88][0][0]$10389 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10391 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[89][0][0]$10393 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[89][0][0]$10395 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10397 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[90][0][0]$10399 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[90][0][0]$10401 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10403 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[91][0][0]$10405 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[91][0][0]$10407 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10409 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[92][0][0]$10411 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[92][0][0]$10413 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10415 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[93][0][0]$10417 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[93][0][0]$10419 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10421 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[94][0][0]$10423 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[94][0][0]$10425 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10427 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[95][0][0]$10429 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[95][0][0]$10431 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10433 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10435 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10437 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[96][0][0]$10439 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[96][0][0]$10441 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10443 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[97][0][0]$10445 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[97][0][0]$10447 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10449 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[98][0][0]$10451 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[98][0][0]$10453 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10455 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[99][0][0]$10457 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[99][0][0]$10459 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10461 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[100][0][0]$10463 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[100][0][0]$10465 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10467 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[101][0][0]$10469 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[101][0][0]$10471 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10473 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[102][0][0]$10475 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[102][0][0]$10477 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10479 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[103][0][0]$10481 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[103][0][0]$10483 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10485 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10487 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[104][0][0]$10489 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[104][0][0]$10491 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10493 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[105][0][0]$10495 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[105][0][0]$10497 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10499 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[106][0][0]$10501 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[106][0][0]$10503 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10505 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[107][0][0]$10507 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[107][0][0]$10509 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10511 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[108][0][0]$10513 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[108][0][0]$10515 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10517 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[109][0][0]$10519 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[109][0][0]$10521 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10523 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[110][0][0]$10525 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[110][0][0]$10527 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10529 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[111][0][0]$10531 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[111][0][0]$10533 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10535 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10537 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[112][0][0]$10539 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[112][0][0]$10541 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10543 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[113][0][0]$10545 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[113][0][0]$10547 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10549 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[114][0][0]$10551 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[114][0][0]$10553 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10555 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[115][0][0]$10557 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[115][0][0]$10559 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10561 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[116][0][0]$10563 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[116][0][0]$10565 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10567 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[117][0][0]$10569 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[117][0][0]$10571 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10573 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[118][0][0]$10575 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[118][0][0]$10577 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10579 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[119][0][0]$10581 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[119][0][0]$10583 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10585 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10587 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[120][0][0]$10589 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[120][0][0]$10591 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10593 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[121][0][0]$10595 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[121][0][0]$10597 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10599 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[122][0][0]$10601 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[122][0][0]$10603 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10605 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[123][0][0]$10607 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[123][0][0]$10609 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10611 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[124][0][0]$10613 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[124][0][0]$10615 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10617 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[125][0][0]$10619 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[125][0][0]$10621 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10623 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[126][0][0]$10625 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[126][0][0]$10627 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10629 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wren[127][0][0]$10631 ($and) with simplemap.
Mapping vga_enh_top.$memory\line_fifo.fifo_dc_mem.mem$wrmux[127][0][0]$10633 ($mux) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem[1]$10637 ($dff) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem[2]$10639 ($dff) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem[3]$10641 ($dff) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem[4]$10643 ($dff) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem[5]$10645 ($dff) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem[6]$10647 ($dff) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem[7]$10649 ($dff) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem[8]$10651 ($dff) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem[9]$10653 ($dff) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem[10]$10655 ($dff) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem[11]$10657 ($dff) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem[12]$10659 ($dff) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem[13]$10661 ($dff) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem[14]$10663 ($dff) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem[15]$10665 ($dff) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem$rdreg[0]$10667 ($dff) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem$rdmux[0][0][0]$10669 ($mux) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem$rdmux[0][1][0]$10672 ($mux) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem$rdmux[0][1][1]$10675 ($mux) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem$rdmux[0][2][0]$10678 ($mux) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem$rdmux[0][2][1]$10681 ($mux) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem$rdmux[0][2][2]$10684 ($mux) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem$rdmux[0][2][3]$10687 ($mux) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem$rdmux[0][3][0]$10690 ($mux) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem$rdmux[0][3][1]$10693 ($mux) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem$rdmux[0][3][2]$10696 ($mux) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem$rdmux[0][3][3]$10699 ($mux) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem$rdmux[0][3][4]$10702 ($mux) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem$rdmux[0][3][5]$10705 ($mux) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem$rdmux[0][3][6]$10708 ($mux) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem$rdmux[0][3][7]$10711 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:65:addr_decode$10714 ($not) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:65:addr_decode$10716 ($not) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10718 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:65:addr_decode$10720 ($not) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:65:addr_decode$10722 ($not) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10724 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10726 ($and) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem$wren[0][0][0]$10728 ($and) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem$wrmux[0][0][0]$10730 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10734 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10736 ($and) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem$wren[1][0][0]$10738 ($and) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem$wrmux[1][0][0]$10740 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10744 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10746 ($and) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem$wren[2][0][0]$10748 ($and) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem$wrmux[2][0][0]$10750 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10752 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10754 ($and) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem$wren[3][0][0]$10756 ($and) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem$wrmux[3][0][0]$10758 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10762 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10764 ($and) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem$wren[4][0][0]$10766 ($and) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem$wrmux[4][0][0]$10768 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10770 ($and) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem$wren[5][0][0]$10772 ($and) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem$wrmux[5][0][0]$10774 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10776 ($and) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem$wren[6][0][0]$10778 ($and) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem$wrmux[6][0][0]$10780 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10782 ($and) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem$wren[7][0][0]$10784 ($and) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem$wrmux[7][0][0]$10786 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10790 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10792 ($and) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem$wren[8][0][0]$10794 ($and) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem$wrmux[8][0][0]$10796 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10798 ($and) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem$wren[9][0][0]$10800 ($and) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem$wrmux[9][0][0]$10802 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10804 ($and) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem$wren[10][0][0]$10806 ($and) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem$wrmux[10][0][0]$10808 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10810 ($and) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem$wren[11][0][0]$10812 ($and) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem$wrmux[11][0][0]$10814 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10816 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10818 ($and) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem$wren[12][0][0]$10820 ($and) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem$wrmux[12][0][0]$10822 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10824 ($and) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem$wren[13][0][0]$10826 ($and) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem$wrmux[13][0][0]$10828 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10830 ($and) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem$wren[14][0][0]$10832 ($and) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem$wrmux[14][0][0]$10834 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10836 ($and) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem$wren[15][0][0]$10838 ($and) with simplemap.
Mapping vga_enh_top.$memory\pixel_generator.rgb_fifo.mem$wrmux[15][0][0]$10840 ($mux) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem[1]$10844 ($dff) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem[2]$10846 ($dff) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem[3]$10848 ($dff) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem[4]$10850 ($dff) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem[5]$10852 ($dff) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem[6]$10854 ($dff) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem[7]$10856 ($dff) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem[8]$10858 ($dff) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem[9]$10860 ($dff) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem[10]$10862 ($dff) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem[11]$10864 ($dff) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem[12]$10866 ($dff) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem[13]$10868 ($dff) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem[14]$10870 ($dff) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem[15]$10872 ($dff) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem$rdreg[0]$10874 ($dff) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem$rdmux[0][0][0]$10876 ($mux) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem$rdmux[0][1][0]$10879 ($mux) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem$rdmux[0][1][1]$10882 ($mux) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem$rdmux[0][2][0]$10885 ($mux) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem$rdmux[0][2][1]$10888 ($mux) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem$rdmux[0][2][2]$10891 ($mux) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem$rdmux[0][2][3]$10894 ($mux) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem$rdmux[0][3][0]$10897 ($mux) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem$rdmux[0][3][1]$10900 ($mux) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem$rdmux[0][3][2]$10903 ($mux) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem$rdmux[0][3][3]$10906 ($mux) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem$rdmux[0][3][4]$10909 ($mux) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem$rdmux[0][3][5]$10912 ($mux) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem$rdmux[0][3][6]$10915 ($mux) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem$rdmux[0][3][7]$10918 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:65:addr_decode$10921 ($not) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:65:addr_decode$10923 ($not) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10925 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:65:addr_decode$10927 ($not) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:65:addr_decode$10929 ($not) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10931 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10933 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem$wren[0][0][0]$10935 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem$wrmux[0][0][0]$10937 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10941 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10943 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem$wren[1][0][0]$10945 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem$wrmux[1][0][0]$10947 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10951 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10953 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem$wren[2][0][0]$10955 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem$wrmux[2][0][0]$10957 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10959 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10961 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem$wren[3][0][0]$10963 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem$wrmux[3][0][0]$10965 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10969 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10971 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem$wren[4][0][0]$10973 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem$wrmux[4][0][0]$10975 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10977 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem$wren[5][0][0]$10979 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem$wrmux[5][0][0]$10981 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10983 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem$wren[6][0][0]$10985 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem$wrmux[6][0][0]$10987 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10989 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem$wren[7][0][0]$10991 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem$wrmux[7][0][0]$10993 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10997 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$10999 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem$wren[8][0][0]$11001 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem$wrmux[8][0][0]$11003 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$11005 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem$wren[9][0][0]$11007 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem$wrmux[9][0][0]$11009 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$11011 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem$wren[10][0][0]$11013 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem$wrmux[10][0][0]$11015 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$11017 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem$wren[11][0][0]$11019 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem$wrmux[11][0][0]$11021 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$11023 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$11025 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem$wren[12][0][0]$11027 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem$wrmux[12][0][0]$11029 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$11031 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem$wren[13][0][0]$11033 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem$wrmux[13][0][0]$11035 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$11037 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem$wren[14][0][0]$11039 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem$wrmux[14][0][0]$11041 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$11043 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem$wren[15][0][0]$11045 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.clut_sw_fifo.mem$wrmux[15][0][0]$11047 ($mux) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem[1]$11051 ($dff) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem[2]$11053 ($dff) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem[3]$11055 ($dff) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem[4]$11057 ($dff) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem[5]$11059 ($dff) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem[6]$11061 ($dff) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem[7]$11063 ($dff) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem[8]$11065 ($dff) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem[9]$11067 ($dff) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem[10]$11069 ($dff) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem[11]$11071 ($dff) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem[12]$11073 ($dff) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem[13]$11075 ($dff) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem[14]$11077 ($dff) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem[15]$11079 ($dff) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem$rdreg[0]$11081 ($dff) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem$rdenmux[0]$11083 ($mux) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem$rdmux[0][0][0]$11085 ($mux) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem$rdmux[0][1][0]$11088 ($mux) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem$rdmux[0][1][1]$11091 ($mux) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem$rdmux[0][2][0]$11094 ($mux) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem$rdmux[0][2][1]$11097 ($mux) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem$rdmux[0][2][2]$11100 ($mux) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem$rdmux[0][2][3]$11103 ($mux) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem$rdmux[0][3][0]$11106 ($mux) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem$rdmux[0][3][1]$11109 ($mux) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem$rdmux[0][3][2]$11112 ($mux) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem$rdmux[0][3][3]$11115 ($mux) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem$rdmux[0][3][4]$11118 ($mux) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem$rdmux[0][3][5]$11121 ($mux) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem$rdmux[0][3][6]$11124 ($mux) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem$rdmux[0][3][7]$11127 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:65:addr_decode$11130 ($not) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:65:addr_decode$11132 ($not) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$11134 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:65:addr_decode$11136 ($not) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:65:addr_decode$11138 ($not) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$11140 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$11142 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem$wren[0][0][0]$11144 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem$wrmux[0][0][0]$11146 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$11150 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$11152 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem$wren[1][0][0]$11154 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem$wrmux[1][0][0]$11156 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$11160 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$11162 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem$wren[2][0][0]$11164 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem$wrmux[2][0][0]$11166 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$11168 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$11170 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem$wren[3][0][0]$11172 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem$wrmux[3][0][0]$11174 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$11178 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$11180 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem$wren[4][0][0]$11182 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem$wrmux[4][0][0]$11184 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$11186 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem$wren[5][0][0]$11188 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem$wrmux[5][0][0]$11190 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$11192 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem$wren[6][0][0]$11194 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem$wrmux[6][0][0]$11196 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$11198 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem$wren[7][0][0]$11200 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem$wrmux[7][0][0]$11202 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$11206 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$11208 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem$wren[8][0][0]$11210 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem$wrmux[8][0][0]$11212 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$11214 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem$wren[9][0][0]$11216 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem$wrmux[9][0][0]$11218 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$11220 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem$wren[10][0][0]$11222 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem$wrmux[10][0][0]$11224 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$11226 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem$wren[11][0][0]$11228 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem$wrmux[11][0][0]$11230 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$11232 ($and) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$11234 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem$wren[12][0][0]$11236 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem$wrmux[12][0][0]$11238 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$11240 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem$wren[13][0][0]$11242 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem$wrmux[13][0][0]$11244 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$11246 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem$wren[14][0][0]$11248 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem$wrmux[14][0][0]$11250 ($mux) with simplemap.
Mapping vga_enh_top.$auto$memory_map.cc:70:addr_decode$11252 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem$wren[15][0][0]$11254 ($and) with simplemap.
Mapping vga_enh_top.$memory\wbm.data_fifo.mem$wrmux[15][0][0]$11256 ($mux) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3020.$xor$<techmap.v>:262$31324 ($xor) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3020.$xor$<techmap.v>:263$31325 ($xor) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3020.$and$<techmap.v>:260$31323 ($and) with simplemap.

5.19.48. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_lcu'.
Parameter \WIDTH = 5
Generating RTLIL representation for module `$paramod\_90_lcu\WIDTH=5'.

5.19.49. Executing PROC pass (convert processes to netlists).

5.19.49.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.19.49.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

5.19.49.3. Executing PROC_INIT pass (extract init attributes).

5.19.49.4. Executing PROC_ARST pass (detect async resets in processes).

5.19.49.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\_90_lcu\WIDTH=5.$proc$<techmap.v>:207$66200'.
     1/10: $0\p[4:0] [4]
     2/10: $0\g[4:0] [4]
     3/10: $0\p[4:0] [2]
     4/10: $0\g[4:0] [2]
     5/10: $0\p[4:0] [3]
     6/10: $0\g[4:0] [3]
     7/10: $0\p[4:0] [1]
     8/10: $0\g[4:0] [1]
     9/10: $0\g[4:0] [0]
    10/10: $0\p[4:0] [0]

5.19.49.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\_90_lcu\WIDTH=5.\g' from process `$paramod\_90_lcu\WIDTH=5.$proc$<techmap.v>:207$66200'.
No latch inferred for signal `$paramod\_90_lcu\WIDTH=5.\p' from process `$paramod\_90_lcu\WIDTH=5.$proc$<techmap.v>:207$66200'.

5.19.49.7. Executing PROC_DFF pass (convert process syncs to FFs).

5.19.49.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\_90_lcu\WIDTH=5.$proc$<techmap.v>:207$66200'.
Cleaned up 0 empty switches.

5.19.50. Executing OPT pass (performing simple optimizations).

5.19.50.1. Executing OPT_EXPR pass (perform const folding).

5.19.50.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\_90_lcu\WIDTH=5'.
Removed a total of 0 cells.

5.19.50.3. Executing OPT_RMDFF pass (remove dff with constant values).

5.19.50.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\_90_lcu\WIDTH=5..
  removing unused `$and' cell `$and$<techmap.v>:222$66205'.
  removing unused `$and' cell `$and$<techmap.v>:222$66211'.
  removing unused `$and' cell `$and$<techmap.v>:230$66214'.
  removing unused `$and' cell `$and$<techmap.v>:230$66217'.
  removing unused non-port wire \j.
  removing unused non-port wire \i.
  removed 2 unused temporary wires.

5.19.50.5. Finished fast OPT passes.

5.19.51. Continuing TECHMAP pass.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3020.lcu using $paramod\_90_lcu\WIDTH=5.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3020.$ternary$<techmap.v>:258$31322 ($mux) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3020.$not$<techmap.v>:258$31321 ($not) with simplemap.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3020.B_conv ($pos) with simplemap.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3020.A_conv ($pos) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3017.$xor$<techmap.v>:262$31329 ($xor) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3017.$xor$<techmap.v>:263$31330 ($xor) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3017.$and$<techmap.v>:260$31328 ($and) with simplemap.

5.19.52. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_lcu'.
Parameter \WIDTH = 1
Generating RTLIL representation for module `$paramod\_90_lcu\WIDTH=1'.

5.19.53. Executing PROC pass (convert processes to netlists).

5.19.53.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.19.53.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

5.19.53.3. Executing PROC_INIT pass (extract init attributes).

5.19.53.4. Executing PROC_ARST pass (detect async resets in processes).

5.19.53.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\_90_lcu\WIDTH=1.$proc$<techmap.v>:207$66232'.
     1/2: $0\g[0:0]
     2/2: $0\p[0:0]

5.19.53.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\_90_lcu\WIDTH=1.\g' from process `$paramod\_90_lcu\WIDTH=1.$proc$<techmap.v>:207$66232'.
No latch inferred for signal `$paramod\_90_lcu\WIDTH=1.\p' from process `$paramod\_90_lcu\WIDTH=1.$proc$<techmap.v>:207$66232'.

5.19.53.7. Executing PROC_DFF pass (convert process syncs to FFs).

5.19.53.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\_90_lcu\WIDTH=1.$proc$<techmap.v>:207$66232'.
Cleaned up 0 empty switches.

5.19.54. Executing OPT pass (performing simple optimizations).

5.19.54.1. Executing OPT_EXPR pass (perform const folding).

5.19.54.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\_90_lcu\WIDTH=1'.
Removed a total of 0 cells.

5.19.54.3. Executing OPT_RMDFF pass (remove dff with constant values).

5.19.54.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\_90_lcu\WIDTH=1..
  removing unused non-port wire \j.
  removing unused non-port wire \i.
  removed 2 unused temporary wires.

5.19.54.5. Finished fast OPT passes.

5.19.55. Continuing TECHMAP pass.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3017.lcu using $paramod\_90_lcu\WIDTH=1.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3017.$ternary$<techmap.v>:258$31327 ($mux) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3017.$not$<techmap.v>:258$31326 ($not) with simplemap.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3017.B_conv ($pos) with simplemap.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3017.A_conv ($pos) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3014.$xor$<techmap.v>:262$31515 ($xor) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3014.$xor$<techmap.v>:263$31516 ($xor) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3014.$and$<techmap.v>:260$31514 ($and) with simplemap.

5.19.56. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_lcu'.
Parameter \WIDTH = 2
Generating RTLIL representation for module `$paramod\_90_lcu\WIDTH=2'.

5.19.57. Executing PROC pass (convert processes to netlists).

5.19.57.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.19.57.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

5.19.57.3. Executing PROC_INIT pass (extract init attributes).

5.19.57.4. Executing PROC_ARST pass (detect async resets in processes).

5.19.57.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\_90_lcu\WIDTH=2.$proc$<techmap.v>:207$66247'.
     1/4: $0\p[1:0] [1]
     2/4: $0\g[1:0] [1]
     3/4: $0\g[1:0] [0]
     4/4: $0\p[1:0] [0]

5.19.57.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\_90_lcu\WIDTH=2.\g' from process `$paramod\_90_lcu\WIDTH=2.$proc$<techmap.v>:207$66247'.
No latch inferred for signal `$paramod\_90_lcu\WIDTH=2.\p' from process `$paramod\_90_lcu\WIDTH=2.$proc$<techmap.v>:207$66247'.

5.19.57.7. Executing PROC_DFF pass (convert process syncs to FFs).

5.19.57.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\_90_lcu\WIDTH=2.$proc$<techmap.v>:207$66247'.
Cleaned up 0 empty switches.

5.19.58. Executing OPT pass (performing simple optimizations).

5.19.58.1. Executing OPT_EXPR pass (perform const folding).

5.19.58.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\_90_lcu\WIDTH=2'.
Removed a total of 0 cells.

5.19.58.3. Executing OPT_RMDFF pass (remove dff with constant values).

5.19.58.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\_90_lcu\WIDTH=2..
  removing unused `$and' cell `$and$<techmap.v>:222$66252'.
  removing unused non-port wire \j.
  removing unused non-port wire \i.
  removed 2 unused temporary wires.

5.19.58.5. Finished fast OPT passes.

5.19.59. Continuing TECHMAP pass.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3014.lcu using $paramod\_90_lcu\WIDTH=2.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3014.$ternary$<techmap.v>:258$31513 ($mux) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3014.$not$<techmap.v>:258$31512 ($not) with simplemap.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3014.B_conv ($pos) with simplemap.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3014.A_conv ($pos) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3002.$xor$<techmap.v>:262$31592 ($xor) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3002.$xor$<techmap.v>:263$31593 ($xor) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3002.$and$<techmap.v>:260$31591 ($and) with simplemap.

5.19.60. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_lcu'.
Parameter \WIDTH = 7
Generating RTLIL representation for module `$paramod\_90_lcu\WIDTH=7'.

5.19.61. Executing PROC pass (convert processes to netlists).

5.19.61.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.19.61.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

5.19.61.3. Executing PROC_INIT pass (extract init attributes).

5.19.61.4. Executing PROC_ARST pass (detect async resets in processes).

5.19.61.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\_90_lcu\WIDTH=7.$proc$<techmap.v>:207$66293'.
     1/14: $0\p[6:0] [6]
     2/14: $0\g[6:0] [6]
     3/14: $0\p[6:0] [4]
     4/14: $0\g[6:0] [4]
     5/14: $0\p[6:0] [2]
     6/14: $0\g[6:0] [2]
     7/14: $0\p[6:0] [5]
     8/14: $0\g[6:0] [5]
     9/14: $0\p[6:0] [3]
    10/14: $0\g[6:0] [3]
    11/14: $0\p[6:0] [1]
    12/14: $0\g[6:0] [1]
    13/14: $0\g[6:0] [0]
    14/14: $0\p[6:0] [0]

5.19.61.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\_90_lcu\WIDTH=7.\g' from process `$paramod\_90_lcu\WIDTH=7.$proc$<techmap.v>:207$66293'.
No latch inferred for signal `$paramod\_90_lcu\WIDTH=7.\p' from process `$paramod\_90_lcu\WIDTH=7.$proc$<techmap.v>:207$66293'.

5.19.61.7. Executing PROC_DFF pass (convert process syncs to FFs).

5.19.61.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\_90_lcu\WIDTH=7.$proc$<techmap.v>:207$66293'.
Cleaned up 0 empty switches.

5.19.62. Executing OPT pass (performing simple optimizations).

5.19.62.1. Executing OPT_EXPR pass (perform const folding).

5.19.62.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\_90_lcu\WIDTH=7'.
Removed a total of 0 cells.

5.19.62.3. Executing OPT_RMDFF pass (remove dff with constant values).

5.19.62.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\_90_lcu\WIDTH=7..
  removing unused `$and' cell `$and$<techmap.v>:230$66319'.
  removing unused `$and' cell `$and$<techmap.v>:230$66316'.
  removing unused `$and' cell `$and$<techmap.v>:230$66313'.
  removing unused `$and' cell `$and$<techmap.v>:230$66310'.
  removing unused `$and' cell `$and$<techmap.v>:222$66307'.
  removing unused `$and' cell `$and$<techmap.v>:222$66298'.
  removing unused non-port wire \j.
  removing unused non-port wire \i.
  removed 2 unused temporary wires.

5.19.62.5. Finished fast OPT passes.

5.19.63. Continuing TECHMAP pass.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3002.lcu using $paramod\_90_lcu\WIDTH=7.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3002.$ternary$<techmap.v>:258$31590 ($mux) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3002.$not$<techmap.v>:258$31589 ($not) with simplemap.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3002.B_conv ($pos) with simplemap.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3002.A_conv ($pos) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3023.$xor$<techmap.v>:262$33224 ($xor) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3023.$xor$<techmap.v>:263$33225 ($xor) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3023.$and$<techmap.v>:260$33223 ($and) with simplemap.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3023.lcu using $paramod\_90_lcu\WIDTH=5.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3023.$ternary$<techmap.v>:258$33222 ($mux) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3023.$not$<techmap.v>:258$33221 ($not) with simplemap.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3023.B_conv ($pos) with simplemap.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3023.A_conv ($pos) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbm.$procmux$2281.$reduce_or$<techmap.v>:441$35172 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbm.$procmux$2281.$reduce_or$<techmap.v>:441$35173 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbm.$procmux$2281.$reduce_or$<techmap.v>:441$35171 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbm.$procmux$2281.$and$<techmap.v>:434$35170 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbm.$procmux$2281.$and$<techmap.v>:434$35169 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbm.$procmux$2281.$and$<techmap.v>:434$35168 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbm.$procmux$2281.$and$<techmap.v>:434$35167 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbm.$procmux$2281.$ternary$<techmap.v>:445$35166 ($mux) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbm.$procmux$2281.$reduce_or$<techmap.v>:445$35165 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3008.$xor$<techmap.v>:262$31592 ($xor) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3008.$xor$<techmap.v>:263$31593 ($xor) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3008.$and$<techmap.v>:260$31591 ($and) with simplemap.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3008.lcu using $paramod\_90_lcu\WIDTH=7.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3008.$ternary$<techmap.v>:258$31590 ($mux) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3008.$not$<techmap.v>:258$31589 ($not) with simplemap.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3008.B_conv ($pos) with simplemap.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3008.A_conv ($pos) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbm.$procmux$2252.$reduce_or$<techmap.v>:441$35335 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbm.$procmux$2252.$reduce_or$<techmap.v>:441$35336 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbm.$procmux$2252.$reduce_or$<techmap.v>:441$35334 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbm.$procmux$2252.$reduce_or$<techmap.v>:441$35333 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbm.$procmux$2252.$reduce_or$<techmap.v>:441$35332 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbm.$procmux$2252.$reduce_or$<techmap.v>:441$35331 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbm.$procmux$2252.$reduce_or$<techmap.v>:441$35330 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbm.$procmux$2252.$reduce_or$<techmap.v>:441$35329 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbm.$procmux$2252.$reduce_or$<techmap.v>:441$35328 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbm.$procmux$2252.$reduce_or$<techmap.v>:441$35327 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbm.$procmux$2252.$reduce_or$<techmap.v>:441$35326 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbm.$procmux$2252.$reduce_or$<techmap.v>:441$35325 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbm.$procmux$2252.$reduce_or$<techmap.v>:441$35324 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbm.$procmux$2252.$reduce_or$<techmap.v>:441$35323 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbm.$procmux$2252.$reduce_or$<techmap.v>:441$35322 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbm.$procmux$2252.$reduce_or$<techmap.v>:441$35321 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbm.$procmux$2252.$and$<techmap.v>:434$35320 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbm.$procmux$2252.$and$<techmap.v>:434$35319 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbm.$procmux$2252.$ternary$<techmap.v>:445$35318 ($mux) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbm.$procmux$2252.$reduce_or$<techmap.v>:445$35317 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbs.$procmux$2416.$reduce_or$<techmap.v>:441$39399 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbs.$procmux$2416.$reduce_or$<techmap.v>:441$39400 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbs.$procmux$2416.$reduce_or$<techmap.v>:441$39398 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbs.$procmux$2416.$reduce_or$<techmap.v>:441$39397 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbs.$procmux$2416.$reduce_or$<techmap.v>:441$39396 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbs.$procmux$2416.$reduce_or$<techmap.v>:441$39395 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbs.$procmux$2416.$reduce_or$<techmap.v>:441$39394 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbs.$procmux$2416.$reduce_or$<techmap.v>:441$39393 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbs.$procmux$2416.$reduce_or$<techmap.v>:441$39392 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbs.$procmux$2416.$reduce_or$<techmap.v>:441$39391 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbs.$procmux$2416.$reduce_or$<techmap.v>:441$39390 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbs.$procmux$2416.$reduce_or$<techmap.v>:441$39389 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbs.$procmux$2416.$reduce_or$<techmap.v>:441$39388 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbs.$procmux$2416.$reduce_or$<techmap.v>:441$39387 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbs.$procmux$2416.$reduce_or$<techmap.v>:441$39386 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbs.$procmux$2416.$reduce_or$<techmap.v>:441$39385 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbs.$procmux$2416.$reduce_or$<techmap.v>:441$39384 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbs.$procmux$2416.$reduce_or$<techmap.v>:441$39383 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbs.$procmux$2416.$reduce_or$<techmap.v>:441$39382 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbs.$procmux$2416.$reduce_or$<techmap.v>:441$39381 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbs.$procmux$2416.$reduce_or$<techmap.v>:441$39380 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbs.$procmux$2416.$reduce_or$<techmap.v>:441$39379 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbs.$procmux$2416.$reduce_or$<techmap.v>:441$39378 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbs.$procmux$2416.$reduce_or$<techmap.v>:441$39377 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbs.$procmux$2416.$reduce_or$<techmap.v>:441$39376 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbs.$procmux$2416.$reduce_or$<techmap.v>:441$39375 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbs.$procmux$2416.$reduce_or$<techmap.v>:441$39374 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbs.$procmux$2416.$reduce_or$<techmap.v>:441$39373 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbs.$procmux$2416.$reduce_or$<techmap.v>:441$39372 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbs.$procmux$2416.$reduce_or$<techmap.v>:441$39371 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbs.$procmux$2416.$reduce_or$<techmap.v>:441$39370 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbs.$procmux$2416.$reduce_or$<techmap.v>:441$39369 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39368 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39367 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39366 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39365 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39364 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39363 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39362 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39361 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39360 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39359 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39358 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbs.$procmux$2416.$ternary$<techmap.v>:445$39357 ($mux) with simplemap.
Mapping vga_enh_top.$techmap$techmap\wbs.$procmux$2416.$reduce_or$<techmap.v>:445$39356 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3062.$xor$<techmap.v>:262$33224 ($xor) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3062.$xor$<techmap.v>:263$33225 ($xor) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3062.$and$<techmap.v>:260$33223 ($and) with simplemap.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3062.lcu using $paramod\_90_lcu\WIDTH=5.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3062.$ternary$<techmap.v>:258$33222 ($mux) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3062.$not$<techmap.v>:258$33221 ($not) with simplemap.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3062.B_conv ($pos) with simplemap.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3062.A_conv ($pos) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3059.$xor$<techmap.v>:262$31324 ($xor) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3059.$xor$<techmap.v>:263$31325 ($xor) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3059.$and$<techmap.v>:260$31323 ($and) with simplemap.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3059.lcu using $paramod\_90_lcu\WIDTH=5.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3059.$ternary$<techmap.v>:258$31322 ($mux) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3059.$not$<techmap.v>:258$31321 ($not) with simplemap.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3059.B_conv ($pos) with simplemap.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3059.A_conv ($pos) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3056.$xor$<techmap.v>:262$31329 ($xor) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3056.$xor$<techmap.v>:263$31330 ($xor) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3056.$and$<techmap.v>:260$31328 ($and) with simplemap.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3056.lcu using $paramod\_90_lcu\WIDTH=1.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3056.$ternary$<techmap.v>:258$31327 ($mux) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3056.$not$<techmap.v>:258$31326 ($not) with simplemap.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3056.B_conv ($pos) with simplemap.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3056.A_conv ($pos) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.$xor$<techmap.v>:262$43763 ($xor) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.$xor$<techmap.v>:263$43764 ($xor) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.$and$<techmap.v>:260$43762 ($and) with simplemap.

5.19.64. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_lcu'.
Parameter \WIDTH = 17
Generating RTLIL representation for module `$paramod\_90_lcu\WIDTH=17'.

5.19.65. Executing PROC pass (convert processes to netlists).

5.19.65.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.19.65.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

5.19.65.3. Executing PROC_INIT pass (extract init attributes).

5.19.65.4. Executing PROC_ARST pass (detect async resets in processes).

5.19.65.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\_90_lcu\WIDTH=17.$proc$<techmap.v>:207$67506'.
     1/34: $0\p[16:0] [16]
     2/34: $0\g[16:0] [16]
     3/34: $0\p[16:0] [14]
     4/34: $0\g[16:0] [14]
     5/34: $0\p[16:0] [12]
     6/34: $0\g[16:0] [12]
     7/34: $0\p[16:0] [10]
     8/34: $0\g[16:0] [10]
     9/34: $0\p[16:0] [8]
    10/34: $0\g[16:0] [8]
    11/34: $0\p[16:0] [6]
    12/34: $0\g[16:0] [6]
    13/34: $0\p[16:0] [4]
    14/34: $0\g[16:0] [4]
    15/34: $0\p[16:0] [2]
    16/34: $0\g[16:0] [2]
    17/34: $0\p[16:0] [13]
    18/34: $0\g[16:0] [13]
    19/34: $0\p[16:0] [9]
    20/34: $0\g[16:0] [9]
    21/34: $0\p[16:0] [5]
    22/34: $0\g[16:0] [5]
    23/34: $0\p[16:0] [11]
    24/34: $0\g[16:0] [11]
    25/34: $0\p[16:0] [15]
    26/34: $0\g[16:0] [15]
    27/34: $0\p[16:0] [7]
    28/34: $0\g[16:0] [7]
    29/34: $0\p[16:0] [3]
    30/34: $0\g[16:0] [3]
    31/34: $0\p[16:0] [1]
    32/34: $0\g[16:0] [1]
    33/34: $0\g[16:0] [0]
    34/34: $0\p[16:0] [0]

5.19.65.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\_90_lcu\WIDTH=17.\g' from process `$paramod\_90_lcu\WIDTH=17.$proc$<techmap.v>:207$67506'.
No latch inferred for signal `$paramod\_90_lcu\WIDTH=17.\p' from process `$paramod\_90_lcu\WIDTH=17.$proc$<techmap.v>:207$67506'.

5.19.65.7. Executing PROC_DFF pass (convert process syncs to FFs).

5.19.65.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\_90_lcu\WIDTH=17.$proc$<techmap.v>:207$67506'.
Cleaned up 0 empty switches.

5.19.66. Executing OPT pass (performing simple optimizations).

5.19.66.1. Executing OPT_EXPR pass (perform const folding).

5.19.66.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\_90_lcu\WIDTH=17'.
Removed a total of 0 cells.

5.19.66.3. Executing OPT_RMDFF pass (remove dff with constant values).

5.19.66.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\_90_lcu\WIDTH=17..
  removing unused `$and' cell `$and$<techmap.v>:230$67589'.
  removing unused `$and' cell `$and$<techmap.v>:230$67586'.
  removing unused `$and' cell `$and$<techmap.v>:230$67583'.
  removing unused `$and' cell `$and$<techmap.v>:230$67580'.
  removing unused `$and' cell `$and$<techmap.v>:230$67577'.
  removing unused `$and' cell `$and$<techmap.v>:230$67574'.
  removing unused `$and' cell `$and$<techmap.v>:230$67571'.
  removing unused `$and' cell `$and$<techmap.v>:230$67568'.
  removing unused `$and' cell `$and$<techmap.v>:230$67565'.
  removing unused `$and' cell `$and$<techmap.v>:230$67562'.
  removing unused `$and' cell `$and$<techmap.v>:230$67559'.
  removing unused `$and' cell `$and$<techmap.v>:230$67556'.
  removing unused `$and' cell `$and$<techmap.v>:222$67553'.
  removing unused `$and' cell `$and$<techmap.v>:222$67547'.
  removing unused `$and' cell `$and$<techmap.v>:222$67535'.
  removing unused `$and' cell `$and$<techmap.v>:222$67511'.
  removing unused non-port wire \j.
  removing unused non-port wire \i.
  removed 2 unused temporary wires.

5.19.66.5. Finished fast OPT passes.

5.19.67. Continuing TECHMAP pass.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3053.lcu using $paramod\_90_lcu\WIDTH=17.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.$ternary$<techmap.v>:258$43761 ($mux) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.$not$<techmap.v>:258$43760 ($not) with simplemap.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3053.B_conv ($pos) with simplemap.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3053.A_conv ($pos) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.$xor$<techmap.v>:262$43763 ($xor) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.$xor$<techmap.v>:263$43764 ($xor) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.$and$<techmap.v>:260$43762 ($and) with simplemap.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3050.lcu using $paramod\_90_lcu\WIDTH=17.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.$ternary$<techmap.v>:258$43761 ($mux) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.$not$<techmap.v>:258$43760 ($not) with simplemap.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3050.B_conv ($pos) with simplemap.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3050.A_conv ($pos) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.$xor$<techmap.v>:262$43763 ($xor) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.$xor$<techmap.v>:263$43764 ($xor) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.$and$<techmap.v>:260$43762 ($and) with simplemap.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3032.lcu using $paramod\_90_lcu\WIDTH=17.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.$ternary$<techmap.v>:258$43761 ($mux) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.$not$<techmap.v>:258$43760 ($not) with simplemap.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3032.B_conv ($pos) with simplemap.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3032.A_conv ($pos) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3047.$xor$<techmap.v>:262$44128 ($xor) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3047.$xor$<techmap.v>:263$44129 ($xor) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3047.$and$<techmap.v>:260$44127 ($and) with simplemap.

5.19.68. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_lcu'.
Parameter \WIDTH = 3
Generating RTLIL representation for module `$paramod\_90_lcu\WIDTH=3'.

5.19.69. Executing PROC pass (convert processes to netlists).

5.19.69.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.19.69.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

5.19.69.3. Executing PROC_INIT pass (extract init attributes).

5.19.69.4. Executing PROC_ARST pass (detect async resets in processes).

5.19.69.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\_90_lcu\WIDTH=3.$proc$<techmap.v>:207$67812'.
     1/6: $0\p[2:0] [2]
     2/6: $0\g[2:0] [2]
     3/6: $0\p[2:0] [1]
     4/6: $0\g[2:0] [1]
     5/6: $0\g[2:0] [0]
     6/6: $0\p[2:0] [0]

5.19.69.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\_90_lcu\WIDTH=3.\g' from process `$paramod\_90_lcu\WIDTH=3.$proc$<techmap.v>:207$67812'.
No latch inferred for signal `$paramod\_90_lcu\WIDTH=3.\p' from process `$paramod\_90_lcu\WIDTH=3.$proc$<techmap.v>:207$67812'.

5.19.69.7. Executing PROC_DFF pass (convert process syncs to FFs).

5.19.69.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\_90_lcu\WIDTH=3.$proc$<techmap.v>:207$67812'.
Cleaned up 0 empty switches.

5.19.70. Executing OPT pass (performing simple optimizations).

5.19.70.1. Executing OPT_EXPR pass (perform const folding).

5.19.70.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\_90_lcu\WIDTH=3'.
Removed a total of 0 cells.

5.19.70.3. Executing OPT_RMDFF pass (remove dff with constant values).

5.19.70.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\_90_lcu\WIDTH=3..
  removing unused `$and' cell `$and$<techmap.v>:230$67820'.
  removing unused `$and' cell `$and$<techmap.v>:222$67817'.
  removing unused non-port wire \j.
  removing unused non-port wire \i.
  removed 2 unused temporary wires.

5.19.70.5. Finished fast OPT passes.

5.19.71. Continuing TECHMAP pass.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3047.lcu using $paramod\_90_lcu\WIDTH=3.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3047.$ternary$<techmap.v>:258$44126 ($mux) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3047.$not$<techmap.v>:258$44125 ($not) with simplemap.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3047.B_conv ($pos) with simplemap.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3047.A_conv ($pos) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3044.$xor$<techmap.v>:262$44170 ($xor) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3044.$xor$<techmap.v>:263$44171 ($xor) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3044.$and$<techmap.v>:260$44169 ($and) with simplemap.

5.19.72. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_lcu'.
Parameter \WIDTH = 4
Generating RTLIL representation for module `$paramod\_90_lcu\WIDTH=4'.

5.19.73. Executing PROC pass (convert processes to netlists).

5.19.73.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.19.73.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

5.19.73.3. Executing PROC_INIT pass (extract init attributes).

5.19.73.4. Executing PROC_ARST pass (detect async resets in processes).

5.19.73.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\_90_lcu\WIDTH=4.$proc$<techmap.v>:207$67848'.
     1/8: $0\p[3:0] [2]
     2/8: $0\g[3:0] [2]
     3/8: $0\p[3:0] [3]
     4/8: $0\g[3:0] [3]
     5/8: $0\p[3:0] [1]
     6/8: $0\g[3:0] [1]
     7/8: $0\g[3:0] [0]
     8/8: $0\p[3:0] [0]

5.19.73.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\_90_lcu\WIDTH=4.\g' from process `$paramod\_90_lcu\WIDTH=4.$proc$<techmap.v>:207$67848'.
No latch inferred for signal `$paramod\_90_lcu\WIDTH=4.\p' from process `$paramod\_90_lcu\WIDTH=4.$proc$<techmap.v>:207$67848'.

5.19.73.7. Executing PROC_DFF pass (convert process syncs to FFs).

5.19.73.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\_90_lcu\WIDTH=4.$proc$<techmap.v>:207$67848'.
Cleaned up 0 empty switches.

5.19.74. Executing OPT pass (performing simple optimizations).

5.19.74.1. Executing OPT_EXPR pass (perform const folding).

5.19.74.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\_90_lcu\WIDTH=4'.
Removed a total of 0 cells.

5.19.74.3. Executing OPT_RMDFF pass (remove dff with constant values).

5.19.74.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\_90_lcu\WIDTH=4..
  removing unused `$and' cell `$and$<techmap.v>:230$67862'.
  removing unused `$and' cell `$and$<techmap.v>:222$67859'.
  removing unused `$and' cell `$and$<techmap.v>:222$67853'.
  removing unused non-port wire \j.
  removing unused non-port wire \i.
  removed 2 unused temporary wires.

5.19.74.5. Finished fast OPT passes.

5.19.75. Continuing TECHMAP pass.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3044.lcu using $paramod\_90_lcu\WIDTH=4.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3044.$ternary$<techmap.v>:258$44168 ($mux) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3044.$not$<techmap.v>:258$44167 ($not) with simplemap.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3044.B_conv ($pos) with simplemap.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3044.A_conv ($pos) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.$xor$<techmap.v>:262$43763 ($xor) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.$xor$<techmap.v>:263$43764 ($xor) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.$and$<techmap.v>:260$43762 ($and) with simplemap.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3029.lcu using $paramod\_90_lcu\WIDTH=17.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.$ternary$<techmap.v>:258$43761 ($mux) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.$not$<techmap.v>:258$43760 ($not) with simplemap.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3029.B_conv ($pos) with simplemap.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3029.A_conv ($pos) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.$xor$<techmap.v>:262$43763 ($xor) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.$xor$<techmap.v>:263$43764 ($xor) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.$and$<techmap.v>:260$43762 ($and) with simplemap.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3026.lcu using $paramod\_90_lcu\WIDTH=17.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.$ternary$<techmap.v>:258$43761 ($mux) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.$not$<techmap.v>:258$43760 ($not) with simplemap.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3026.B_conv ($pos) with simplemap.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3026.A_conv ($pos) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.$xor$<techmap.v>:262$44401 ($xor) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.$xor$<techmap.v>:263$44402 ($xor) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.$and$<techmap.v>:260$44400 ($and) with simplemap.

5.19.76. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_lcu'.
Parameter \WIDTH = 30
Generating RTLIL representation for module `$paramod\_90_lcu\WIDTH=30'.

5.19.77. Executing PROC pass (convert processes to netlists).

5.19.77.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.19.77.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

5.19.77.3. Executing PROC_INIT pass (extract init attributes).

5.19.77.4. Executing PROC_ARST pass (detect async resets in processes).

5.19.77.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\_90_lcu\WIDTH=30.$proc$<techmap.v>:207$68195'.
     1/60: $0\p[29:0] [28]
     2/60: $0\g[29:0] [28]
     3/60: $0\p[29:0] [26]
     4/60: $0\g[29:0] [26]
     5/60: $0\p[29:0] [24]
     6/60: $0\g[29:0] [24]
     7/60: $0\p[29:0] [22]
     8/60: $0\g[29:0] [22]
     9/60: $0\p[29:0] [20]
    10/60: $0\g[29:0] [20]
    11/60: $0\p[29:0] [18]
    12/60: $0\g[29:0] [18]
    13/60: $0\p[29:0] [16]
    14/60: $0\g[29:0] [16]
    15/60: $0\p[29:0] [14]
    16/60: $0\g[29:0] [14]
    17/60: $0\p[29:0] [12]
    18/60: $0\g[29:0] [12]
    19/60: $0\p[29:0] [10]
    20/60: $0\g[29:0] [10]
    21/60: $0\p[29:0] [8]
    22/60: $0\g[29:0] [8]
    23/60: $0\p[29:0] [6]
    24/60: $0\g[29:0] [6]
    25/60: $0\p[29:0] [4]
    26/60: $0\g[29:0] [4]
    27/60: $0\p[29:0] [2]
    28/60: $0\g[29:0] [2]
    29/60: $0\p[29:0] [29]
    30/60: $0\g[29:0] [29]
    31/60: $0\p[29:0] [25]
    32/60: $0\g[29:0] [25]
    33/60: $0\p[29:0] [21]
    34/60: $0\g[29:0] [21]
    35/60: $0\p[29:0] [17]
    36/60: $0\g[29:0] [17]
    37/60: $0\p[29:0] [13]
    38/60: $0\g[29:0] [13]
    39/60: $0\p[29:0] [9]
    40/60: $0\g[29:0] [9]
    41/60: $0\p[29:0] [5]
    42/60: $0\g[29:0] [5]
    43/60: $0\p[29:0] [27]
    44/60: $0\g[29:0] [27]
    45/60: $0\p[29:0] [19]
    46/60: $0\g[29:0] [19]
    47/60: $0\p[29:0] [11]
    48/60: $0\g[29:0] [11]
    49/60: $0\p[29:0] [23]
    50/60: $0\g[29:0] [23]
    51/60: $0\p[29:0] [15]
    52/60: $0\g[29:0] [15]
    53/60: $0\p[29:0] [7]
    54/60: $0\g[29:0] [7]
    55/60: $0\p[29:0] [3]
    56/60: $0\g[29:0] [3]
    57/60: $0\p[29:0] [1]
    58/60: $0\g[29:0] [1]
    59/60: $0\g[29:0] [0]
    60/60: $0\p[29:0] [0]

5.19.77.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\_90_lcu\WIDTH=30.\g' from process `$paramod\_90_lcu\WIDTH=30.$proc$<techmap.v>:207$68195'.
No latch inferred for signal `$paramod\_90_lcu\WIDTH=30.\p' from process `$paramod\_90_lcu\WIDTH=30.$proc$<techmap.v>:207$68195'.

5.19.77.7. Executing PROC_DFF pass (convert process syncs to FFs).

5.19.77.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\_90_lcu\WIDTH=30.$proc$<techmap.v>:207$68195'.
Cleaned up 0 empty switches.

5.19.78. Executing OPT pass (performing simple optimizations).

5.19.78.1. Executing OPT_EXPR pass (perform const folding).

5.19.78.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\_90_lcu\WIDTH=30'.
Removed a total of 0 cells.

5.19.78.3. Executing OPT_RMDFF pass (remove dff with constant values).

5.19.78.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\_90_lcu\WIDTH=30..
  removing unused `$and' cell `$and$<techmap.v>:230$68350'.
  removing unused `$and' cell `$and$<techmap.v>:230$68347'.
  removing unused `$and' cell `$and$<techmap.v>:230$68344'.
  removing unused `$and' cell `$and$<techmap.v>:230$68341'.
  removing unused `$and' cell `$and$<techmap.v>:230$68338'.
  removing unused `$and' cell `$and$<techmap.v>:230$68335'.
  removing unused `$and' cell `$and$<techmap.v>:230$68332'.
  removing unused `$and' cell `$and$<techmap.v>:230$68329'.
  removing unused `$and' cell `$and$<techmap.v>:230$68326'.
  removing unused `$and' cell `$and$<techmap.v>:230$68323'.
  removing unused `$and' cell `$and$<techmap.v>:230$68320'.
  removing unused `$and' cell `$and$<techmap.v>:230$68317'.
  removing unused `$and' cell `$and$<techmap.v>:230$68314'.
  removing unused `$and' cell `$and$<techmap.v>:230$68311'.
  removing unused `$and' cell `$and$<techmap.v>:230$68308'.
  removing unused `$and' cell `$and$<techmap.v>:230$68305'.
  removing unused `$and' cell `$and$<techmap.v>:230$68302'.
  removing unused `$and' cell `$and$<techmap.v>:230$68299'.
  removing unused `$and' cell `$and$<techmap.v>:230$68296'.
  removing unused `$and' cell `$and$<techmap.v>:230$68293'.
  removing unused `$and' cell `$and$<techmap.v>:230$68290'.
  removing unused `$and' cell `$and$<techmap.v>:230$68287'.
  removing unused `$and' cell `$and$<techmap.v>:230$68284'.
  removing unused `$and' cell `$and$<techmap.v>:230$68281'.
  removing unused `$and' cell `$and$<techmap.v>:230$68278'.
  removing unused `$and' cell `$and$<techmap.v>:222$68275'.
  removing unused `$and' cell `$and$<techmap.v>:222$68266'.
  removing unused `$and' cell `$and$<techmap.v>:222$68245'.
  removing unused `$and' cell `$and$<techmap.v>:222$68200'.
  removing unused non-port wire \j.
  removing unused non-port wire \i.
  removed 2 unused temporary wires.

5.19.78.5. Finished fast OPT passes.

5.19.79. Continuing TECHMAP pass.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3038.lcu using $paramod\_90_lcu\WIDTH=30.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.$ternary$<techmap.v>:258$44399 ($mux) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.$not$<techmap.v>:258$44398 ($not) with simplemap.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3038.B_conv ($pos) with simplemap.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3038.A_conv ($pos) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3041.$xor$<techmap.v>:262$44406 ($xor) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3041.$xor$<techmap.v>:263$44407 ($xor) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3041.$and$<techmap.v>:260$44405 ($and) with simplemap.

5.19.80. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_lcu'.
Parameter \WIDTH = 10
Generating RTLIL representation for module `$paramod\_90_lcu\WIDTH=10'.

5.19.81. Executing PROC pass (convert processes to netlists).

5.19.81.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.19.81.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

5.19.81.3. Executing PROC_INIT pass (extract init attributes).

5.19.81.4. Executing PROC_ARST pass (detect async resets in processes).

5.19.81.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\_90_lcu\WIDTH=10.$proc$<techmap.v>:207$68464'.
     1/20: $0\p[9:0] [8]
     2/20: $0\g[9:0] [8]
     3/20: $0\p[9:0] [6]
     4/20: $0\g[9:0] [6]
     5/20: $0\p[9:0] [4]
     6/20: $0\g[9:0] [4]
     7/20: $0\p[9:0] [2]
     8/20: $0\g[9:0] [2]
     9/20: $0\p[9:0] [9]
    10/20: $0\g[9:0] [9]
    11/20: $0\p[9:0] [5]
    12/20: $0\g[9:0] [5]
    13/20: $0\p[9:0] [7]
    14/20: $0\g[9:0] [7]
    15/20: $0\p[9:0] [3]
    16/20: $0\g[9:0] [3]
    17/20: $0\p[9:0] [1]
    18/20: $0\g[9:0] [1]
    19/20: $0\g[9:0] [0]
    20/20: $0\p[9:0] [0]

5.19.81.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\_90_lcu\WIDTH=10.\g' from process `$paramod\_90_lcu\WIDTH=10.$proc$<techmap.v>:207$68464'.
No latch inferred for signal `$paramod\_90_lcu\WIDTH=10.\p' from process `$paramod\_90_lcu\WIDTH=10.$proc$<techmap.v>:207$68464'.

5.19.81.7. Executing PROC_DFF pass (convert process syncs to FFs).

5.19.81.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\_90_lcu\WIDTH=10.$proc$<techmap.v>:207$68464'.
Cleaned up 0 empty switches.

5.19.82. Executing OPT pass (performing simple optimizations).

5.19.82.1. Executing OPT_EXPR pass (perform const folding).

5.19.82.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\_90_lcu\WIDTH=10'.
Removed a total of 0 cells.

5.19.82.3. Executing OPT_RMDFF pass (remove dff with constant values).

5.19.82.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\_90_lcu\WIDTH=10..
  removing unused `$and' cell `$and$<techmap.v>:230$68508'.
  removing unused `$and' cell `$and$<techmap.v>:230$68505'.
  removing unused `$and' cell `$and$<techmap.v>:230$68502'.
  removing unused `$and' cell `$and$<techmap.v>:230$68499'.
  removing unused `$and' cell `$and$<techmap.v>:230$68496'.
  removing unused `$and' cell `$and$<techmap.v>:230$68493'.
  removing unused `$and' cell `$and$<techmap.v>:222$68490'.
  removing unused `$and' cell `$and$<techmap.v>:222$68484'.
  removing unused `$and' cell `$and$<techmap.v>:222$68469'.
  removing unused non-port wire \j.
  removing unused non-port wire \i.
  removed 2 unused temporary wires.

5.19.82.5. Finished fast OPT passes.

5.19.83. Continuing TECHMAP pass.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3041.lcu using $paramod\_90_lcu\WIDTH=10.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3041.$ternary$<techmap.v>:258$44404 ($mux) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3041.$not$<techmap.v>:258$44403 ($not) with simplemap.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3041.B_conv ($pos) with simplemap.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3041.A_conv ($pos) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.$xor$<techmap.v>:262$43763 ($xor) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.$xor$<techmap.v>:263$43764 ($xor) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.$and$<techmap.v>:260$43762 ($and) with simplemap.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3035.lcu using $paramod\_90_lcu\WIDTH=17.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.$ternary$<techmap.v>:258$43761 ($mux) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.$not$<techmap.v>:258$43760 ($not) with simplemap.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3035.B_conv ($pos) with simplemap.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3035.A_conv ($pos) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3005.$xor$<techmap.v>:262$44967 ($xor) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3005.$xor$<techmap.v>:263$44968 ($xor) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3005.$and$<techmap.v>:260$44966 ($and) with simplemap.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3005.lcu using $paramod\_90_lcu\WIDTH=7.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3005.$ternary$<techmap.v>:258$44965 ($mux) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3005.$not$<techmap.v>:258$44964 ($not) with simplemap.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3005.B_conv ($pos) with simplemap.
Mapping vga_enh_top.$auto$alumacc.cc:470:replace_alu$3005.A_conv ($pos) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1886.$and$<techmap.v>:434$45213 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1886.$reduce_or$<techmap.v>:441$45214 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1886.$and$<techmap.v>:434$45212 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1886.$and$<techmap.v>:434$45211 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1886.$and$<techmap.v>:434$45210 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1886.$ternary$<techmap.v>:445$45209 ($mux) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1886.$reduce_or$<techmap.v>:445$45208 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1876.$and$<techmap.v>:434$45290 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1876.$reduce_or$<techmap.v>:441$45291 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1876.$and$<techmap.v>:434$45289 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1876.$ternary$<techmap.v>:445$45288 ($mux) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1876.$reduce_or$<techmap.v>:445$45287 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1856.$reduce_or$<techmap.v>:441$45399 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1856.$reduce_or$<techmap.v>:441$45400 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1856.$reduce_or$<techmap.v>:441$45398 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1856.$reduce_or$<techmap.v>:441$45397 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1856.$reduce_or$<techmap.v>:441$45396 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1856.$reduce_or$<techmap.v>:441$45395 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1856.$reduce_or$<techmap.v>:441$45394 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1856.$reduce_or$<techmap.v>:441$45393 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1856.$and$<techmap.v>:434$45392 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1856.$and$<techmap.v>:434$45391 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1856.$and$<techmap.v>:434$45390 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1856.$ternary$<techmap.v>:445$45389 ($mux) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1856.$reduce_or$<techmap.v>:445$45388 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1748.$reduce_or$<techmap.v>:441$45399 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1748.$reduce_or$<techmap.v>:441$45400 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1748.$reduce_or$<techmap.v>:441$45398 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1748.$reduce_or$<techmap.v>:441$45397 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1748.$reduce_or$<techmap.v>:441$45396 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1748.$reduce_or$<techmap.v>:441$45395 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1748.$reduce_or$<techmap.v>:441$45394 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1748.$reduce_or$<techmap.v>:441$45393 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1748.$and$<techmap.v>:434$45392 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1748.$and$<techmap.v>:434$45391 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1748.$and$<techmap.v>:434$45390 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1748.$ternary$<techmap.v>:445$45389 ($mux) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1748.$reduce_or$<techmap.v>:445$45388 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1846.$reduce_or$<techmap.v>:441$35172 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1846.$reduce_or$<techmap.v>:441$35173 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1846.$reduce_or$<techmap.v>:441$35171 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1846.$and$<techmap.v>:434$35170 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1846.$and$<techmap.v>:434$35169 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1846.$and$<techmap.v>:434$35168 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1846.$and$<techmap.v>:434$35167 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1846.$ternary$<techmap.v>:445$35166 ($mux) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1846.$reduce_or$<techmap.v>:445$35165 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1702.$reduce_or$<techmap.v>:441$45800 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1702.$reduce_or$<techmap.v>:441$45801 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1702.$reduce_or$<techmap.v>:441$45799 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1702.$reduce_or$<techmap.v>:441$45798 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1702.$reduce_or$<techmap.v>:441$45797 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1702.$and$<techmap.v>:434$45796 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1702.$and$<techmap.v>:434$45795 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1702.$and$<techmap.v>:434$45794 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1702.$and$<techmap.v>:434$45793 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1702.$and$<techmap.v>:434$45792 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1702.$and$<techmap.v>:434$45791 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1702.$ternary$<techmap.v>:445$45790 ($mux) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1702.$reduce_or$<techmap.v>:445$45789 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1605.$reduce_or$<techmap.v>:441$45860 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1605.$reduce_or$<techmap.v>:441$45861 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1605.$reduce_or$<techmap.v>:441$45859 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1605.$reduce_or$<techmap.v>:441$45858 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1605.$reduce_or$<techmap.v>:441$45857 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1605.$reduce_or$<techmap.v>:441$45856 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1605.$reduce_or$<techmap.v>:441$45855 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1605.$reduce_or$<techmap.v>:441$45854 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1605.$and$<techmap.v>:434$45853 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1605.$and$<techmap.v>:434$45852 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1605.$ternary$<techmap.v>:445$45851 ($mux) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1605.$reduce_or$<techmap.v>:445$45850 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1694.$reduce_or$<techmap.v>:441$45868 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1694.$reduce_or$<techmap.v>:441$45869 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1694.$and$<techmap.v>:434$45867 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1694.$and$<techmap.v>:434$45866 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1694.$and$<techmap.v>:434$45865 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1694.$and$<techmap.v>:434$45864 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1694.$ternary$<techmap.v>:445$45863 ($mux) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1694.$reduce_or$<techmap.v>:445$45862 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1659.$reduce_or$<techmap.v>:441$46027 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1659.$reduce_or$<techmap.v>:441$46028 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1659.$reduce_or$<techmap.v>:441$46026 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1659.$reduce_or$<techmap.v>:441$46025 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1659.$reduce_or$<techmap.v>:441$46024 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1659.$reduce_or$<techmap.v>:441$46023 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1659.$and$<techmap.v>:434$46022 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1659.$and$<techmap.v>:434$46021 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1659.$and$<techmap.v>:434$46020 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1659.$and$<techmap.v>:434$46019 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1659.$and$<techmap.v>:434$46018 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1659.$and$<techmap.v>:434$46017 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1659.$ternary$<techmap.v>:445$46016 ($mux) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1659.$reduce_or$<techmap.v>:445$46015 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1629.$reduce_or$<techmap.v>:441$45860 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1629.$reduce_or$<techmap.v>:441$45861 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1629.$reduce_or$<techmap.v>:441$45859 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1629.$reduce_or$<techmap.v>:441$45858 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1629.$reduce_or$<techmap.v>:441$45857 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1629.$reduce_or$<techmap.v>:441$45856 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1629.$reduce_or$<techmap.v>:441$45855 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1629.$reduce_or$<techmap.v>:441$45854 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1629.$and$<techmap.v>:434$45853 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1629.$and$<techmap.v>:434$45852 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1629.$ternary$<techmap.v>:445$45851 ($mux) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1629.$reduce_or$<techmap.v>:445$45850 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1595.$reduce_or$<techmap.v>:441$45399 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1595.$reduce_or$<techmap.v>:441$45400 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1595.$reduce_or$<techmap.v>:441$45398 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1595.$reduce_or$<techmap.v>:441$45397 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1595.$reduce_or$<techmap.v>:441$45396 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1595.$reduce_or$<techmap.v>:441$45395 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1595.$reduce_or$<techmap.v>:441$45394 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1595.$reduce_or$<techmap.v>:441$45393 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1595.$and$<techmap.v>:434$45392 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1595.$and$<techmap.v>:434$45391 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1595.$and$<techmap.v>:434$45390 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1595.$ternary$<techmap.v>:445$45389 ($mux) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1595.$reduce_or$<techmap.v>:445$45388 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1585.$reduce_or$<techmap.v>:441$35172 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1585.$reduce_or$<techmap.v>:441$35173 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1585.$reduce_or$<techmap.v>:441$35171 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1585.$and$<techmap.v>:434$35170 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1585.$and$<techmap.v>:434$35169 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1585.$and$<techmap.v>:434$35168 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1585.$and$<techmap.v>:434$35167 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1585.$ternary$<techmap.v>:445$35166 ($mux) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1585.$reduce_or$<techmap.v>:445$35165 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1563.$reduce_or$<techmap.v>:441$45800 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1563.$reduce_or$<techmap.v>:441$45801 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1563.$reduce_or$<techmap.v>:441$45799 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1563.$reduce_or$<techmap.v>:441$45798 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1563.$reduce_or$<techmap.v>:441$45797 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1563.$and$<techmap.v>:434$45796 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1563.$and$<techmap.v>:434$45795 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1563.$and$<techmap.v>:434$45794 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1563.$and$<techmap.v>:434$45793 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1563.$and$<techmap.v>:434$45792 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1563.$and$<techmap.v>:434$45791 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1563.$ternary$<techmap.v>:445$45790 ($mux) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1563.$reduce_or$<techmap.v>:445$45789 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1539.$reduce_or$<techmap.v>:441$45399 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1539.$reduce_or$<techmap.v>:441$45400 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1539.$reduce_or$<techmap.v>:441$45398 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1539.$reduce_or$<techmap.v>:441$45397 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1539.$reduce_or$<techmap.v>:441$45396 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1539.$reduce_or$<techmap.v>:441$45395 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1539.$reduce_or$<techmap.v>:441$45394 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1539.$reduce_or$<techmap.v>:441$45393 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1539.$and$<techmap.v>:434$45392 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1539.$and$<techmap.v>:434$45391 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1539.$and$<techmap.v>:434$45390 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1539.$ternary$<techmap.v>:445$45389 ($mux) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.color_proc.$procmux$1539.$reduce_or$<techmap.v>:445$45388 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2402.$and$<techmap.v>:434$52291 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2402.$reduce_or$<techmap.v>:441$52292 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2402.$and$<techmap.v>:434$52290 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2402.$and$<techmap.v>:434$52289 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2402.$ternary$<techmap.v>:445$52288 ($mux) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2402.$reduce_or$<techmap.v>:445$52287 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2386.$and$<techmap.v>:434$45290 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2386.$reduce_or$<techmap.v>:441$45291 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2386.$and$<techmap.v>:434$45289 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2386.$ternary$<techmap.v>:445$45288 ($mux) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2386.$reduce_or$<techmap.v>:445$45287 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2350.$reduce_or$<techmap.v>:441$52481 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2350.$reduce_or$<techmap.v>:441$52482 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2350.$reduce_or$<techmap.v>:441$52480 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2350.$reduce_or$<techmap.v>:441$52479 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2350.$reduce_or$<techmap.v>:441$52478 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2350.$reduce_or$<techmap.v>:441$52477 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2350.$reduce_or$<techmap.v>:441$52476 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2350.$reduce_or$<techmap.v>:441$52475 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2350.$reduce_or$<techmap.v>:441$52474 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2350.$reduce_or$<techmap.v>:441$52473 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2350.$reduce_or$<techmap.v>:441$52472 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2350.$reduce_or$<techmap.v>:441$52471 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2350.$reduce_or$<techmap.v>:441$52470 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2350.$reduce_or$<techmap.v>:441$52469 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2350.$reduce_or$<techmap.v>:441$52468 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2350.$reduce_or$<techmap.v>:441$52467 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2350.$and$<techmap.v>:434$52466 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2350.$and$<techmap.v>:434$52465 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2350.$and$<techmap.v>:434$52464 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2350.$and$<techmap.v>:434$52463 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2350.$ternary$<techmap.v>:445$52462 ($mux) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2350.$reduce_or$<techmap.v>:445$52461 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2335.$reduce_or$<techmap.v>:441$35335 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2335.$reduce_or$<techmap.v>:441$35336 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2335.$reduce_or$<techmap.v>:441$35334 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2335.$reduce_or$<techmap.v>:441$35333 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2335.$reduce_or$<techmap.v>:441$35332 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2335.$reduce_or$<techmap.v>:441$35331 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2335.$reduce_or$<techmap.v>:441$35330 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2335.$reduce_or$<techmap.v>:441$35329 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2335.$reduce_or$<techmap.v>:441$35328 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2335.$reduce_or$<techmap.v>:441$35327 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2335.$reduce_or$<techmap.v>:441$35326 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2335.$reduce_or$<techmap.v>:441$35325 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2335.$reduce_or$<techmap.v>:441$35324 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2335.$reduce_or$<techmap.v>:441$35323 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2335.$reduce_or$<techmap.v>:441$35322 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2335.$reduce_or$<techmap.v>:441$35321 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2335.$and$<techmap.v>:434$35320 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2335.$and$<techmap.v>:434$35319 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2335.$ternary$<techmap.v>:445$35318 ($mux) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2335.$reduce_or$<techmap.v>:445$35317 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2402.$and$<techmap.v>:434$52291 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2402.$reduce_or$<techmap.v>:441$52292 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2402.$and$<techmap.v>:434$52290 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2402.$and$<techmap.v>:434$52289 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2402.$ternary$<techmap.v>:445$52288 ($mux) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2402.$reduce_or$<techmap.v>:445$52287 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2386.$and$<techmap.v>:434$45290 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2386.$reduce_or$<techmap.v>:441$45291 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2386.$and$<techmap.v>:434$45289 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2386.$ternary$<techmap.v>:445$45288 ($mux) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2386.$reduce_or$<techmap.v>:445$45287 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2350.$reduce_or$<techmap.v>:441$52481 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2350.$reduce_or$<techmap.v>:441$52482 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2350.$reduce_or$<techmap.v>:441$52480 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2350.$reduce_or$<techmap.v>:441$52479 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2350.$reduce_or$<techmap.v>:441$52478 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2350.$reduce_or$<techmap.v>:441$52477 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2350.$reduce_or$<techmap.v>:441$52476 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2350.$reduce_or$<techmap.v>:441$52475 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2350.$reduce_or$<techmap.v>:441$52474 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2350.$reduce_or$<techmap.v>:441$52473 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2350.$reduce_or$<techmap.v>:441$52472 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2350.$reduce_or$<techmap.v>:441$52471 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2350.$reduce_or$<techmap.v>:441$52470 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2350.$reduce_or$<techmap.v>:441$52469 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2350.$reduce_or$<techmap.v>:441$52468 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2350.$reduce_or$<techmap.v>:441$52467 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2350.$and$<techmap.v>:434$52466 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2350.$and$<techmap.v>:434$52465 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2350.$and$<techmap.v>:434$52464 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2350.$and$<techmap.v>:434$52463 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2350.$ternary$<techmap.v>:445$52462 ($mux) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2350.$reduce_or$<techmap.v>:445$52461 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2335.$reduce_or$<techmap.v>:441$35335 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2335.$reduce_or$<techmap.v>:441$35336 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2335.$reduce_or$<techmap.v>:441$35334 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2335.$reduce_or$<techmap.v>:441$35333 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2335.$reduce_or$<techmap.v>:441$35332 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2335.$reduce_or$<techmap.v>:441$35331 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2335.$reduce_or$<techmap.v>:441$35330 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2335.$reduce_or$<techmap.v>:441$35329 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2335.$reduce_or$<techmap.v>:441$35328 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2335.$reduce_or$<techmap.v>:441$35327 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2335.$reduce_or$<techmap.v>:441$35326 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2335.$reduce_or$<techmap.v>:441$35325 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2335.$reduce_or$<techmap.v>:441$35324 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2335.$reduce_or$<techmap.v>:441$35323 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2335.$reduce_or$<techmap.v>:441$35322 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2335.$reduce_or$<techmap.v>:441$35321 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2335.$and$<techmap.v>:434$35320 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2335.$and$<techmap.v>:434$35319 ($and) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2335.$ternary$<techmap.v>:445$35318 ($mux) with simplemap.
Mapping vga_enh_top.$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2335.$reduce_or$<techmap.v>:445$35317 ($reduce_or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3005.lcu.$or$<techmap.v>:229$66318 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3005.lcu.$or$<techmap.v>:229$66315 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3005.lcu.$or$<techmap.v>:229$66312 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3005.lcu.$or$<techmap.v>:229$66309 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3005.lcu.$or$<techmap.v>:221$66306 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3005.lcu.$or$<techmap.v>:221$66303 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3005.lcu.$or$<techmap.v>:221$66300 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3005.lcu.$or$<techmap.v>:221$66297 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3005.lcu.$or$<techmap.v>:212$66295 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3005.lcu.$and$<techmap.v>:229$66317 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3005.lcu.$and$<techmap.v>:229$66314 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3005.lcu.$and$<techmap.v>:229$66311 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3005.lcu.$and$<techmap.v>:229$66308 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3005.lcu.$and$<techmap.v>:222$66304 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3005.lcu.$and$<techmap.v>:222$66301 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3005.lcu.$and$<techmap.v>:221$66305 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3005.lcu.$and$<techmap.v>:221$66302 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3005.lcu.$and$<techmap.v>:221$66299 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3005.lcu.$and$<techmap.v>:221$66296 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3005.lcu.$and$<techmap.v>:212$66294 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$or$<techmap.v>:229$67588 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$or$<techmap.v>:229$67585 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$or$<techmap.v>:229$67582 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$or$<techmap.v>:229$67579 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$or$<techmap.v>:229$67576 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$or$<techmap.v>:229$67573 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$or$<techmap.v>:229$67570 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$or$<techmap.v>:229$67567 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$or$<techmap.v>:229$67564 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$or$<techmap.v>:229$67561 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$or$<techmap.v>:229$67558 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$or$<techmap.v>:229$67555 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$or$<techmap.v>:221$67552 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$or$<techmap.v>:221$67549 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$or$<techmap.v>:221$67546 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$or$<techmap.v>:221$67543 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$or$<techmap.v>:221$67540 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$or$<techmap.v>:221$67537 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$or$<techmap.v>:221$67534 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$or$<techmap.v>:221$67531 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$or$<techmap.v>:221$67528 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$or$<techmap.v>:221$67525 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$or$<techmap.v>:221$67522 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$or$<techmap.v>:221$67519 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$or$<techmap.v>:221$67516 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$or$<techmap.v>:221$67513 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$or$<techmap.v>:221$67510 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$or$<techmap.v>:212$67508 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$and$<techmap.v>:229$67587 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$and$<techmap.v>:229$67584 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$and$<techmap.v>:229$67581 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$and$<techmap.v>:229$67578 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$and$<techmap.v>:229$67575 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$and$<techmap.v>:229$67572 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$and$<techmap.v>:229$67569 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$and$<techmap.v>:229$67566 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$and$<techmap.v>:229$67563 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$and$<techmap.v>:229$67560 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$and$<techmap.v>:229$67557 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$and$<techmap.v>:229$67554 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$and$<techmap.v>:222$67550 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$and$<techmap.v>:222$67544 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$and$<techmap.v>:222$67541 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$and$<techmap.v>:222$67538 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$and$<techmap.v>:222$67532 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$and$<techmap.v>:222$67529 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$and$<techmap.v>:222$67526 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$and$<techmap.v>:222$67523 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$and$<techmap.v>:222$67520 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$and$<techmap.v>:222$67517 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$and$<techmap.v>:222$67514 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$and$<techmap.v>:221$67551 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$and$<techmap.v>:221$67548 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$and$<techmap.v>:221$67545 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$and$<techmap.v>:221$67542 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$and$<techmap.v>:221$67539 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$and$<techmap.v>:221$67536 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$and$<techmap.v>:221$67533 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$and$<techmap.v>:221$67530 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$and$<techmap.v>:221$67527 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$and$<techmap.v>:221$67524 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$and$<techmap.v>:221$67521 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$and$<techmap.v>:221$67518 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$and$<techmap.v>:221$67515 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$and$<techmap.v>:221$67512 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$and$<techmap.v>:221$67509 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$and$<techmap.v>:212$67507 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3041.lcu.$or$<techmap.v>:229$68507 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3041.lcu.$or$<techmap.v>:229$68504 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3041.lcu.$or$<techmap.v>:229$68501 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3041.lcu.$or$<techmap.v>:229$68498 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3041.lcu.$or$<techmap.v>:229$68495 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3041.lcu.$or$<techmap.v>:229$68492 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3041.lcu.$or$<techmap.v>:221$68489 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3041.lcu.$or$<techmap.v>:221$68486 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3041.lcu.$or$<techmap.v>:221$68483 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3041.lcu.$or$<techmap.v>:221$68480 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3041.lcu.$or$<techmap.v>:221$68477 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3041.lcu.$or$<techmap.v>:221$68474 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3041.lcu.$or$<techmap.v>:221$68471 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3041.lcu.$or$<techmap.v>:221$68468 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3041.lcu.$or$<techmap.v>:212$68466 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3041.lcu.$and$<techmap.v>:229$68506 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3041.lcu.$and$<techmap.v>:229$68503 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3041.lcu.$and$<techmap.v>:229$68500 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3041.lcu.$and$<techmap.v>:229$68497 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3041.lcu.$and$<techmap.v>:229$68494 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3041.lcu.$and$<techmap.v>:229$68491 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3041.lcu.$and$<techmap.v>:222$68487 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3041.lcu.$and$<techmap.v>:222$68481 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3041.lcu.$and$<techmap.v>:222$68478 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3041.lcu.$and$<techmap.v>:222$68475 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3041.lcu.$and$<techmap.v>:222$68472 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3041.lcu.$and$<techmap.v>:221$68488 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3041.lcu.$and$<techmap.v>:221$68485 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3041.lcu.$and$<techmap.v>:221$68482 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3041.lcu.$and$<techmap.v>:221$68479 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3041.lcu.$and$<techmap.v>:221$68476 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3041.lcu.$and$<techmap.v>:221$68473 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:229$68349 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:229$68346 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:229$68343 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:229$68340 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:229$68337 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:229$68334 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:229$68331 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:229$68328 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:229$68325 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:229$68322 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:229$68319 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:229$68316 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:229$68313 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:229$68310 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:229$68307 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:229$68304 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:229$68301 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:229$68298 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:229$68295 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:229$68292 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:229$68289 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:229$68286 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:229$68283 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:229$68280 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:229$68277 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:221$68274 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:221$68271 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:221$68268 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:221$68265 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:221$68262 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:221$68259 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:221$68256 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:221$68253 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:221$68250 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:221$68247 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:221$68244 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:221$68241 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:221$68238 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:221$68235 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:221$68232 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:221$68229 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:221$68226 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:221$68223 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:221$68220 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:221$68217 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:221$68214 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:221$68211 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:221$68208 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:221$68205 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:221$68202 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:221$68199 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:212$68197 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:229$68348 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:229$68345 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:229$68342 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:229$68339 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:229$68336 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:229$68333 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:229$68330 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:229$68327 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:229$68324 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:229$68321 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:229$68318 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:229$68315 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:229$68312 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:229$68309 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:229$68306 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:229$68303 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:229$68300 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:229$68297 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:229$68294 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:229$68291 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:229$68288 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:229$68285 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:229$68282 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:229$68279 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:229$68276 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:222$68272 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:222$68269 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:222$68263 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:222$68260 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:222$68257 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:222$68254 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:222$68251 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:222$68248 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:222$68242 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:222$68239 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:222$68236 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:222$68233 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:222$68230 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:222$68227 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:222$68224 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:222$68221 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:222$68218 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:222$68215 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:222$68212 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:222$68209 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:222$68206 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:222$68203 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:221$68273 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:221$68270 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:221$68267 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:221$68264 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:221$68261 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:221$68258 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:221$68255 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:221$68252 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:221$68249 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:221$68246 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:221$68243 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:221$68240 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:221$68237 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:221$68234 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:221$68231 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:221$68228 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:221$68225 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:221$68222 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:221$68219 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$or$<techmap.v>:229$67588 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$or$<techmap.v>:229$67585 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$or$<techmap.v>:229$67582 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$or$<techmap.v>:229$67579 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$or$<techmap.v>:229$67576 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$or$<techmap.v>:229$67573 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$or$<techmap.v>:229$67570 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$or$<techmap.v>:229$67567 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$or$<techmap.v>:229$67564 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$or$<techmap.v>:229$67561 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$or$<techmap.v>:229$67558 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$or$<techmap.v>:229$67555 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$or$<techmap.v>:221$67552 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$or$<techmap.v>:221$67549 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$or$<techmap.v>:221$67546 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$or$<techmap.v>:221$67543 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$or$<techmap.v>:221$67540 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$or$<techmap.v>:221$67537 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$or$<techmap.v>:221$67534 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$or$<techmap.v>:221$67531 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$or$<techmap.v>:221$67528 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$or$<techmap.v>:221$67525 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$or$<techmap.v>:221$67522 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$or$<techmap.v>:221$67519 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$or$<techmap.v>:221$67516 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$or$<techmap.v>:221$67513 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$or$<techmap.v>:221$67510 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$or$<techmap.v>:212$67508 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$and$<techmap.v>:229$67587 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$and$<techmap.v>:229$67584 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$and$<techmap.v>:229$67581 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$and$<techmap.v>:229$67578 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$and$<techmap.v>:229$67575 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$and$<techmap.v>:229$67572 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$and$<techmap.v>:229$67569 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$and$<techmap.v>:229$67566 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$and$<techmap.v>:229$67563 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$and$<techmap.v>:229$67560 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$and$<techmap.v>:229$67557 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$and$<techmap.v>:229$67554 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$and$<techmap.v>:222$67550 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$and$<techmap.v>:222$67544 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$and$<techmap.v>:222$67541 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$and$<techmap.v>:222$67538 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$and$<techmap.v>:222$67532 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$and$<techmap.v>:222$67529 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$and$<techmap.v>:222$67526 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$and$<techmap.v>:222$67523 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$and$<techmap.v>:222$67520 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$and$<techmap.v>:222$67517 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$and$<techmap.v>:222$67514 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$and$<techmap.v>:221$67551 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$and$<techmap.v>:221$67548 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$and$<techmap.v>:221$67545 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$and$<techmap.v>:221$67542 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$and$<techmap.v>:221$67539 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$and$<techmap.v>:221$67536 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$and$<techmap.v>:221$67533 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$and$<techmap.v>:221$67530 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$and$<techmap.v>:221$67527 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$and$<techmap.v>:221$67524 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$and$<techmap.v>:221$67521 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$and$<techmap.v>:221$67518 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$and$<techmap.v>:221$67515 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$and$<techmap.v>:221$67512 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$and$<techmap.v>:221$67509 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$and$<techmap.v>:212$67507 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$or$<techmap.v>:229$67588 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$or$<techmap.v>:229$67585 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$or$<techmap.v>:229$67582 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$or$<techmap.v>:229$67579 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$or$<techmap.v>:229$67576 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$or$<techmap.v>:229$67573 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$or$<techmap.v>:229$67570 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$or$<techmap.v>:229$67567 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$or$<techmap.v>:229$67564 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$or$<techmap.v>:229$67561 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$or$<techmap.v>:229$67558 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$or$<techmap.v>:229$67555 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$or$<techmap.v>:221$67552 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$or$<techmap.v>:221$67549 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$or$<techmap.v>:221$67546 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$or$<techmap.v>:221$67543 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$or$<techmap.v>:221$67540 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$or$<techmap.v>:221$67537 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$or$<techmap.v>:221$67534 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$or$<techmap.v>:221$67531 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$or$<techmap.v>:221$67528 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$or$<techmap.v>:221$67525 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$or$<techmap.v>:221$67522 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$or$<techmap.v>:221$67519 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$or$<techmap.v>:221$67516 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$or$<techmap.v>:221$67513 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$or$<techmap.v>:221$67510 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$or$<techmap.v>:212$67508 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$and$<techmap.v>:229$67587 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$and$<techmap.v>:229$67584 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$and$<techmap.v>:229$67581 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$and$<techmap.v>:229$67578 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$and$<techmap.v>:229$67575 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$and$<techmap.v>:229$67572 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$and$<techmap.v>:229$67569 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$and$<techmap.v>:229$67566 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$and$<techmap.v>:229$67563 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$and$<techmap.v>:229$67560 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$and$<techmap.v>:229$67557 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$and$<techmap.v>:229$67554 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$and$<techmap.v>:222$67550 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$and$<techmap.v>:222$67544 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$and$<techmap.v>:222$67541 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$and$<techmap.v>:222$67538 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$and$<techmap.v>:222$67532 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$and$<techmap.v>:222$67529 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$and$<techmap.v>:222$67526 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$and$<techmap.v>:222$67523 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$and$<techmap.v>:222$67520 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$and$<techmap.v>:222$67517 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$and$<techmap.v>:222$67514 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$and$<techmap.v>:221$67551 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$and$<techmap.v>:221$67548 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$and$<techmap.v>:221$67545 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$and$<techmap.v>:221$67542 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$and$<techmap.v>:221$67539 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$and$<techmap.v>:221$67536 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$and$<techmap.v>:221$67533 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$and$<techmap.v>:221$67530 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$and$<techmap.v>:221$67527 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$and$<techmap.v>:221$67524 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$and$<techmap.v>:221$67521 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$and$<techmap.v>:221$67518 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$and$<techmap.v>:221$67515 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$and$<techmap.v>:221$67512 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$and$<techmap.v>:221$67509 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$and$<techmap.v>:212$67507 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3044.lcu.$or$<techmap.v>:229$67861 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3044.lcu.$or$<techmap.v>:221$67858 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3044.lcu.$or$<techmap.v>:221$67855 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3044.lcu.$or$<techmap.v>:221$67852 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3044.lcu.$or$<techmap.v>:212$67850 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3044.lcu.$and$<techmap.v>:229$67860 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3044.lcu.$and$<techmap.v>:222$67856 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3044.lcu.$and$<techmap.v>:221$67857 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$or$<techmap.v>:229$67588 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$or$<techmap.v>:229$67585 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$or$<techmap.v>:229$67582 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$or$<techmap.v>:229$67579 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$or$<techmap.v>:229$67576 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$or$<techmap.v>:229$67573 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$or$<techmap.v>:229$67570 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$or$<techmap.v>:229$67567 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$or$<techmap.v>:229$67564 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$or$<techmap.v>:229$67561 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$or$<techmap.v>:229$67558 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$or$<techmap.v>:229$67555 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$or$<techmap.v>:221$67552 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$or$<techmap.v>:221$67549 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$or$<techmap.v>:221$67546 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$or$<techmap.v>:221$67543 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$or$<techmap.v>:221$67540 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$or$<techmap.v>:221$67537 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$or$<techmap.v>:221$67534 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$or$<techmap.v>:221$67531 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$or$<techmap.v>:221$67528 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$or$<techmap.v>:221$67525 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$or$<techmap.v>:221$67522 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$or$<techmap.v>:221$67519 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$or$<techmap.v>:221$67516 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$or$<techmap.v>:221$67513 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$or$<techmap.v>:221$67510 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$or$<techmap.v>:212$67508 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$and$<techmap.v>:229$67587 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$and$<techmap.v>:229$67584 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$and$<techmap.v>:229$67581 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$and$<techmap.v>:229$67578 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$and$<techmap.v>:229$67575 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$and$<techmap.v>:229$67572 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$and$<techmap.v>:229$67569 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$and$<techmap.v>:229$67566 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$and$<techmap.v>:229$67563 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$and$<techmap.v>:229$67560 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$and$<techmap.v>:229$67557 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$and$<techmap.v>:229$67554 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$and$<techmap.v>:222$67550 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$and$<techmap.v>:222$67544 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$and$<techmap.v>:222$67541 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$and$<techmap.v>:222$67538 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$and$<techmap.v>:222$67532 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$and$<techmap.v>:222$67529 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$and$<techmap.v>:222$67526 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$and$<techmap.v>:222$67523 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$and$<techmap.v>:222$67520 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$and$<techmap.v>:222$67517 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$and$<techmap.v>:222$67514 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$and$<techmap.v>:221$67551 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$and$<techmap.v>:221$67548 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$and$<techmap.v>:221$67545 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$and$<techmap.v>:221$67542 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$and$<techmap.v>:221$67539 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$and$<techmap.v>:221$67536 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$and$<techmap.v>:221$67533 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$and$<techmap.v>:221$67530 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$and$<techmap.v>:221$67527 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$and$<techmap.v>:221$67524 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$and$<techmap.v>:221$67521 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$and$<techmap.v>:221$67518 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$and$<techmap.v>:221$67515 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$and$<techmap.v>:221$67512 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$and$<techmap.v>:221$67509 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$and$<techmap.v>:212$67507 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$or$<techmap.v>:229$67588 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$or$<techmap.v>:229$67585 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$or$<techmap.v>:229$67582 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$or$<techmap.v>:229$67579 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$or$<techmap.v>:229$67576 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$or$<techmap.v>:229$67573 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$or$<techmap.v>:229$67570 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$or$<techmap.v>:229$67567 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$or$<techmap.v>:229$67564 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$or$<techmap.v>:229$67561 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$or$<techmap.v>:229$67558 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$or$<techmap.v>:229$67555 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$or$<techmap.v>:221$67552 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$or$<techmap.v>:221$67549 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$or$<techmap.v>:221$67546 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$or$<techmap.v>:221$67543 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$or$<techmap.v>:221$67540 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$or$<techmap.v>:221$67537 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$or$<techmap.v>:221$67534 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$or$<techmap.v>:221$67531 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$or$<techmap.v>:221$67528 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$or$<techmap.v>:221$67525 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$or$<techmap.v>:221$67522 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$or$<techmap.v>:221$67519 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$or$<techmap.v>:221$67516 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$or$<techmap.v>:221$67513 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$or$<techmap.v>:221$67510 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$or$<techmap.v>:212$67508 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$and$<techmap.v>:229$67587 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$and$<techmap.v>:229$67584 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$and$<techmap.v>:229$67581 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$and$<techmap.v>:229$67578 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$and$<techmap.v>:229$67575 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$and$<techmap.v>:229$67572 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$and$<techmap.v>:229$67569 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$and$<techmap.v>:229$67566 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$and$<techmap.v>:229$67563 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$and$<techmap.v>:229$67560 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$and$<techmap.v>:229$67557 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$and$<techmap.v>:229$67554 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$and$<techmap.v>:222$67550 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$and$<techmap.v>:222$67544 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$and$<techmap.v>:222$67541 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$and$<techmap.v>:222$67538 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$and$<techmap.v>:222$67532 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$and$<techmap.v>:222$67529 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$and$<techmap.v>:222$67526 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$and$<techmap.v>:222$67523 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$and$<techmap.v>:222$67520 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$and$<techmap.v>:222$67517 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$and$<techmap.v>:222$67514 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$and$<techmap.v>:221$67551 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$and$<techmap.v>:221$67548 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$and$<techmap.v>:221$67545 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$and$<techmap.v>:221$67542 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$and$<techmap.v>:221$67539 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$and$<techmap.v>:221$67536 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$and$<techmap.v>:221$67533 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$and$<techmap.v>:221$67530 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$and$<techmap.v>:221$67527 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$and$<techmap.v>:221$67524 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$and$<techmap.v>:221$67521 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$and$<techmap.v>:221$67518 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$and$<techmap.v>:221$67515 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$and$<techmap.v>:221$67512 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$and$<techmap.v>:221$67509 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$and$<techmap.v>:212$67507 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3056.lcu.$or$<techmap.v>:212$66234 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3056.lcu.$and$<techmap.v>:212$66233 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3059.lcu.$or$<techmap.v>:229$66216 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3059.lcu.$or$<techmap.v>:229$66213 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3059.lcu.$or$<techmap.v>:221$66210 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3059.lcu.$or$<techmap.v>:221$66207 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3059.lcu.$or$<techmap.v>:221$66204 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3059.lcu.$or$<techmap.v>:212$66202 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3059.lcu.$and$<techmap.v>:229$66215 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3059.lcu.$and$<techmap.v>:229$66212 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3059.lcu.$and$<techmap.v>:222$66208 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3059.lcu.$and$<techmap.v>:221$66209 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3059.lcu.$and$<techmap.v>:221$66206 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3059.lcu.$and$<techmap.v>:221$66203 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3059.lcu.$and$<techmap.v>:212$66201 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3062.lcu.$or$<techmap.v>:229$66216 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3062.lcu.$or$<techmap.v>:229$66213 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3062.lcu.$or$<techmap.v>:221$66210 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3062.lcu.$or$<techmap.v>:221$66207 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3062.lcu.$or$<techmap.v>:221$66204 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3062.lcu.$or$<techmap.v>:212$66202 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3062.lcu.$and$<techmap.v>:229$66215 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3062.lcu.$and$<techmap.v>:229$66212 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3062.lcu.$and$<techmap.v>:222$66208 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3062.lcu.$and$<techmap.v>:221$66209 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3062.lcu.$and$<techmap.v>:221$66206 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3062.lcu.$and$<techmap.v>:221$66203 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3062.lcu.$and$<techmap.v>:212$66201 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3008.lcu.$or$<techmap.v>:229$66318 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3008.lcu.$or$<techmap.v>:229$66315 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3008.lcu.$or$<techmap.v>:229$66312 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3008.lcu.$or$<techmap.v>:229$66309 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3008.lcu.$or$<techmap.v>:221$66306 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3008.lcu.$or$<techmap.v>:221$66303 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3008.lcu.$or$<techmap.v>:221$66300 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3008.lcu.$or$<techmap.v>:221$66297 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3008.lcu.$or$<techmap.v>:212$66295 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3008.lcu.$and$<techmap.v>:229$66317 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3008.lcu.$and$<techmap.v>:229$66314 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3008.lcu.$and$<techmap.v>:229$66311 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3008.lcu.$and$<techmap.v>:229$66308 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3008.lcu.$and$<techmap.v>:222$66304 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3008.lcu.$and$<techmap.v>:222$66301 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3008.lcu.$and$<techmap.v>:221$66305 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3008.lcu.$and$<techmap.v>:221$66302 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3008.lcu.$and$<techmap.v>:221$66299 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3008.lcu.$and$<techmap.v>:221$66296 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3008.lcu.$and$<techmap.v>:212$66294 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3023.lcu.$or$<techmap.v>:229$66216 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3023.lcu.$or$<techmap.v>:229$66213 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3023.lcu.$or$<techmap.v>:221$66210 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3023.lcu.$or$<techmap.v>:221$66207 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3023.lcu.$or$<techmap.v>:221$66204 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3023.lcu.$or$<techmap.v>:212$66202 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3023.lcu.$and$<techmap.v>:229$66215 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3023.lcu.$and$<techmap.v>:229$66212 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3023.lcu.$and$<techmap.v>:222$66208 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3023.lcu.$and$<techmap.v>:221$66209 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3023.lcu.$and$<techmap.v>:221$66206 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3023.lcu.$and$<techmap.v>:221$66203 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3023.lcu.$and$<techmap.v>:212$66201 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3002.lcu.$or$<techmap.v>:229$66318 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3002.lcu.$or$<techmap.v>:229$66315 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3002.lcu.$or$<techmap.v>:229$66312 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3002.lcu.$or$<techmap.v>:229$66309 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3002.lcu.$or$<techmap.v>:221$66306 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3002.lcu.$or$<techmap.v>:221$66303 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3002.lcu.$or$<techmap.v>:221$66300 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3002.lcu.$or$<techmap.v>:221$66297 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3002.lcu.$or$<techmap.v>:212$66295 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3002.lcu.$and$<techmap.v>:229$66317 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3002.lcu.$and$<techmap.v>:229$66314 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3002.lcu.$and$<techmap.v>:229$66311 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3002.lcu.$and$<techmap.v>:229$66308 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3002.lcu.$and$<techmap.v>:222$66304 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3014.lcu.$or$<techmap.v>:221$66251 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3014.lcu.$or$<techmap.v>:212$66249 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3014.lcu.$and$<techmap.v>:221$66250 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3014.lcu.$and$<techmap.v>:212$66248 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3017.lcu.$or$<techmap.v>:212$66234 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3017.lcu.$and$<techmap.v>:212$66233 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3020.lcu.$or$<techmap.v>:229$66216 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3020.lcu.$or$<techmap.v>:229$66213 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3020.lcu.$or$<techmap.v>:221$66210 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3020.lcu.$or$<techmap.v>:221$66207 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3020.lcu.$or$<techmap.v>:221$66204 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3020.lcu.$or$<techmap.v>:212$66202 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3020.lcu.$and$<techmap.v>:229$66215 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3020.lcu.$and$<techmap.v>:229$66212 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3020.lcu.$and$<techmap.v>:222$66208 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3020.lcu.$and$<techmap.v>:221$66209 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3020.lcu.$and$<techmap.v>:221$66206 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3020.lcu.$and$<techmap.v>:221$66203 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3020.lcu.$and$<techmap.v>:212$66201 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3002.lcu.$and$<techmap.v>:222$66301 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3002.lcu.$and$<techmap.v>:221$66305 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3002.lcu.$and$<techmap.v>:221$66302 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3002.lcu.$and$<techmap.v>:221$66299 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3002.lcu.$and$<techmap.v>:221$66296 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3002.lcu.$and$<techmap.v>:212$66294 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$or$<techmap.v>:229$67588 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$or$<techmap.v>:229$67585 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$or$<techmap.v>:229$67582 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$or$<techmap.v>:229$67579 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$or$<techmap.v>:229$67576 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$or$<techmap.v>:229$67573 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$or$<techmap.v>:229$67570 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$or$<techmap.v>:229$67567 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$or$<techmap.v>:229$67564 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$or$<techmap.v>:229$67561 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$or$<techmap.v>:229$67558 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$or$<techmap.v>:229$67555 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$or$<techmap.v>:221$67552 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$or$<techmap.v>:221$67549 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$or$<techmap.v>:221$67546 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$or$<techmap.v>:221$67543 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$or$<techmap.v>:221$67540 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$or$<techmap.v>:221$67537 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$or$<techmap.v>:221$67534 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$or$<techmap.v>:221$67531 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$or$<techmap.v>:221$67528 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$or$<techmap.v>:221$67525 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$or$<techmap.v>:221$67522 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$or$<techmap.v>:221$67519 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$or$<techmap.v>:221$67516 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$or$<techmap.v>:221$67513 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$or$<techmap.v>:221$67510 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$or$<techmap.v>:212$67508 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$and$<techmap.v>:229$67587 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$and$<techmap.v>:229$67584 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$and$<techmap.v>:229$67581 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$and$<techmap.v>:229$67578 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$and$<techmap.v>:229$67575 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$and$<techmap.v>:229$67572 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$and$<techmap.v>:229$67569 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$and$<techmap.v>:229$67566 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$and$<techmap.v>:229$67563 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$and$<techmap.v>:229$67560 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$and$<techmap.v>:229$67557 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$and$<techmap.v>:229$67554 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$and$<techmap.v>:222$67550 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$and$<techmap.v>:222$67544 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$and$<techmap.v>:222$67541 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$and$<techmap.v>:222$67538 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$and$<techmap.v>:222$67532 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$and$<techmap.v>:222$67529 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$and$<techmap.v>:222$67526 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$and$<techmap.v>:222$67523 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$and$<techmap.v>:222$67520 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$and$<techmap.v>:222$67517 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$and$<techmap.v>:222$67514 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$and$<techmap.v>:221$67551 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$and$<techmap.v>:221$67548 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$and$<techmap.v>:221$67545 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$and$<techmap.v>:221$67542 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$and$<techmap.v>:221$67539 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$and$<techmap.v>:221$67536 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$and$<techmap.v>:221$67533 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$and$<techmap.v>:221$67530 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$and$<techmap.v>:221$67527 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$and$<techmap.v>:221$67524 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$and$<techmap.v>:221$67521 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$and$<techmap.v>:221$67518 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$and$<techmap.v>:221$67515 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$and$<techmap.v>:221$67512 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$and$<techmap.v>:221$67509 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$and$<techmap.v>:212$67507 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3047.lcu.$or$<techmap.v>:229$67819 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3047.lcu.$or$<techmap.v>:221$67816 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3047.lcu.$or$<techmap.v>:212$67814 ($or) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3047.lcu.$and$<techmap.v>:229$67818 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3047.lcu.$and$<techmap.v>:221$67815 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3047.lcu.$and$<techmap.v>:212$67813 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3044.lcu.$and$<techmap.v>:221$67854 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3044.lcu.$and$<techmap.v>:221$67851 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3044.lcu.$and$<techmap.v>:212$67849 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:221$68216 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:221$68213 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:221$68210 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:221$68207 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:221$68204 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:221$68201 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:221$68198 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:212$68196 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3041.lcu.$and$<techmap.v>:221$68470 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3041.lcu.$and$<techmap.v>:221$68467 ($and) with simplemap.
Mapping vga_enh_top.$techmap$auto$alumacc.cc:470:replace_alu$3041.lcu.$and$<techmap.v>:212$68465 ($and) with simplemap.
No more expansions possible.

5.20. Executing OPT pass (performing simple optimizations).

5.20.1. Executing OPT_EXPR pass (perform const folding).
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67956' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3029.$not$<techmap.v>:258$43760_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67939' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3029.$ternary$<techmap.v>:258$43761_Y [16] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$67887' (01) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3029.$xor$<techmap.v>:262$43763_Y [16] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67955' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3029.$not$<techmap.v>:258$43760_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67938' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3029.$ternary$<techmap.v>:258$43761_Y [15] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67921' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3029.$and$<techmap.v>:260$43762_Y [15] = \pixel_generator.vtgen.hor_gen.cnt_len [15]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67954' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3029.$not$<techmap.v>:258$43760_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67937' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3029.$ternary$<techmap.v>:258$43761_Y [14] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67920' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3029.$and$<techmap.v>:260$43762_Y [14] = \pixel_generator.vtgen.hor_gen.cnt_len [14]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67953' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3029.$not$<techmap.v>:258$43760_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67936' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3029.$ternary$<techmap.v>:258$43761_Y [13] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67919' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3029.$and$<techmap.v>:260$43762_Y [13] = \pixel_generator.vtgen.hor_gen.cnt_len [13]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67952' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3029.$not$<techmap.v>:258$43760_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67935' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3029.$ternary$<techmap.v>:258$43761_Y [12] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67918' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3029.$and$<techmap.v>:260$43762_Y [12] = \pixel_generator.vtgen.hor_gen.cnt_len [12]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67951' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3029.$not$<techmap.v>:258$43760_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67934' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3029.$ternary$<techmap.v>:258$43761_Y [11] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67917' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3029.$and$<techmap.v>:260$43762_Y [11] = \pixel_generator.vtgen.hor_gen.cnt_len [11]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67950' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3029.$not$<techmap.v>:258$43760_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67933' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3029.$ternary$<techmap.v>:258$43761_Y [10] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67916' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3029.$and$<techmap.v>:260$43762_Y [10] = \pixel_generator.vtgen.hor_gen.cnt_len [10]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67949' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3029.$not$<techmap.v>:258$43760_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67932' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3029.$ternary$<techmap.v>:258$43761_Y [9] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67915' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3029.$and$<techmap.v>:260$43762_Y [9] = \pixel_generator.vtgen.hor_gen.cnt_len [9]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67948' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3029.$not$<techmap.v>:258$43760_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67931' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3029.$ternary$<techmap.v>:258$43761_Y [8] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67914' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3029.$and$<techmap.v>:260$43762_Y [8] = \pixel_generator.vtgen.hor_gen.cnt_len [8]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67947' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3029.$not$<techmap.v>:258$43760_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67930' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3029.$ternary$<techmap.v>:258$43761_Y [7] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67913' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3029.$and$<techmap.v>:260$43762_Y [7] = \pixel_generator.vtgen.hor_gen.cnt_len [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67946' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3029.$not$<techmap.v>:258$43760_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67929' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3029.$ternary$<techmap.v>:258$43761_Y [6] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67912' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3029.$and$<techmap.v>:260$43762_Y [6] = \pixel_generator.vtgen.hor_gen.cnt_len [6]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67945' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3029.$not$<techmap.v>:258$43760_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67928' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3029.$ternary$<techmap.v>:258$43761_Y [5] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67911' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3029.$and$<techmap.v>:260$43762_Y [5] = \pixel_generator.vtgen.hor_gen.cnt_len [5]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67944' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3029.$not$<techmap.v>:258$43760_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67927' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3029.$ternary$<techmap.v>:258$43761_Y [4] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67910' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3029.$and$<techmap.v>:260$43762_Y [4] = \pixel_generator.vtgen.hor_gen.cnt_len [4]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67943' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3029.$not$<techmap.v>:258$43760_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67926' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3029.$ternary$<techmap.v>:258$43761_Y [3] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67909' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3029.$and$<techmap.v>:260$43762_Y [3] = \pixel_generator.vtgen.hor_gen.cnt_len [3]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67942' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3029.$not$<techmap.v>:258$43760_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67925' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3029.$ternary$<techmap.v>:258$43761_Y [2] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67908' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3029.$and$<techmap.v>:260$43762_Y [2] = \pixel_generator.vtgen.hor_gen.cnt_len [2]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67941' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3029.$not$<techmap.v>:258$43760_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67924' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3029.$ternary$<techmap.v>:258$43761_Y [1] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67907' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3029.$and$<techmap.v>:260$43762_Y [1] = \pixel_generator.vtgen.hor_gen.cnt_len [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67940' (1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3029.$not$<techmap.v>:258$43760_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67923' (101) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3029.$ternary$<techmap.v>:258$43761_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67906' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3029.$and$<techmap.v>:260$43762_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$67871' (?0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3029.$xor$<techmap.v>:262$43763_Y [0] = \pixel_generator.vtgen.hor_gen.cnt_len [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70290' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$and$<techmap.v>:212$67507_Y = \pixel_generator.vtgen.hor_gen.cnt_len [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70251' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3031 [0] = \pixel_generator.vtgen.hor_gen.cnt_len [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$69495' (const_and) in module `\vga_enh_top' with constant driver `$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2350.$and$<techmap.v>:434$52466_Y [8] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67795' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3032.$not$<techmap.v>:258$43760_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67778' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3032.$ternary$<techmap.v>:258$43761_Y [16] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$67726' (01) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3032.$xor$<techmap.v>:262$43763_Y [16] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67794' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3032.$not$<techmap.v>:258$43760_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67777' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3032.$ternary$<techmap.v>:258$43761_Y [15] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67760' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3032.$and$<techmap.v>:260$43762_Y [15] = \pixel_generator.vtgen.ver_gen.cnt [15]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67793' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3032.$not$<techmap.v>:258$43760_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67776' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3032.$ternary$<techmap.v>:258$43761_Y [14] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67759' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3032.$and$<techmap.v>:260$43762_Y [14] = \pixel_generator.vtgen.ver_gen.cnt [14]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67792' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3032.$not$<techmap.v>:258$43760_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67775' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3032.$ternary$<techmap.v>:258$43761_Y [13] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67758' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3032.$and$<techmap.v>:260$43762_Y [13] = \pixel_generator.vtgen.ver_gen.cnt [13]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67791' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3032.$not$<techmap.v>:258$43760_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67774' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3032.$ternary$<techmap.v>:258$43761_Y [12] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67757' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3032.$and$<techmap.v>:260$43762_Y [12] = \pixel_generator.vtgen.ver_gen.cnt [12]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67790' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3032.$not$<techmap.v>:258$43760_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67773' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3032.$ternary$<techmap.v>:258$43761_Y [11] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67756' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3032.$and$<techmap.v>:260$43762_Y [11] = \pixel_generator.vtgen.ver_gen.cnt [11]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67789' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3032.$not$<techmap.v>:258$43760_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67772' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3032.$ternary$<techmap.v>:258$43761_Y [10] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67755' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3032.$and$<techmap.v>:260$43762_Y [10] = \pixel_generator.vtgen.ver_gen.cnt [10]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67788' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3032.$not$<techmap.v>:258$43760_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67771' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3032.$ternary$<techmap.v>:258$43761_Y [9] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67754' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3032.$and$<techmap.v>:260$43762_Y [9] = \pixel_generator.vtgen.ver_gen.cnt [9]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67787' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3032.$not$<techmap.v>:258$43760_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67770' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3032.$ternary$<techmap.v>:258$43761_Y [8] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67753' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3032.$and$<techmap.v>:260$43762_Y [8] = \pixel_generator.vtgen.ver_gen.cnt [8]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67786' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3032.$not$<techmap.v>:258$43760_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67769' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3032.$ternary$<techmap.v>:258$43761_Y [7] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67752' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3032.$and$<techmap.v>:260$43762_Y [7] = \pixel_generator.vtgen.ver_gen.cnt [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67785' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3032.$not$<techmap.v>:258$43760_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67768' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3032.$ternary$<techmap.v>:258$43761_Y [6] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67751' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3032.$and$<techmap.v>:260$43762_Y [6] = \pixel_generator.vtgen.ver_gen.cnt [6]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67784' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3032.$not$<techmap.v>:258$43760_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67767' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3032.$ternary$<techmap.v>:258$43761_Y [5] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67750' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3032.$and$<techmap.v>:260$43762_Y [5] = \pixel_generator.vtgen.ver_gen.cnt [5]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67783' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3032.$not$<techmap.v>:258$43760_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67766' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3032.$ternary$<techmap.v>:258$43761_Y [4] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67749' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3032.$and$<techmap.v>:260$43762_Y [4] = \pixel_generator.vtgen.ver_gen.cnt [4]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67782' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3032.$not$<techmap.v>:258$43760_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67765' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3032.$ternary$<techmap.v>:258$43761_Y [3] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67748' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3032.$and$<techmap.v>:260$43762_Y [3] = \pixel_generator.vtgen.ver_gen.cnt [3]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67781' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3032.$not$<techmap.v>:258$43760_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67764' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3032.$ternary$<techmap.v>:258$43761_Y [2] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67747' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3032.$and$<techmap.v>:260$43762_Y [2] = \pixel_generator.vtgen.ver_gen.cnt [2]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67780' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3032.$not$<techmap.v>:258$43760_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67763' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3032.$ternary$<techmap.v>:258$43761_Y [1] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67746' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3032.$and$<techmap.v>:260$43762_Y [1] = \pixel_generator.vtgen.ver_gen.cnt [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67779' (1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3032.$not$<techmap.v>:258$43760_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67762' (101) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3032.$ternary$<techmap.v>:258$43761_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67745' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3032.$and$<techmap.v>:260$43762_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$67710' (?0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3032.$xor$<techmap.v>:262$43763_Y [0] = \pixel_generator.vtgen.ver_gen.cnt [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70365' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$and$<techmap.v>:212$67507_Y = \pixel_generator.vtgen.ver_gen.cnt [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70326' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3034 [0] = \pixel_generator.vtgen.ver_gen.cnt [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$69444' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$69442 [1] = $techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2350.$and$<techmap.v>:434$52465_Y [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$46646' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$46643 [1] = \pixel_generator.color_proc.colcnt [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$46398' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$46396 [0] = \pixel_generator.color_proc.colcnt [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:235:simplemap_logbin$42130' (?1) in module `\vga_enh_top' with constant driver `$techmap\clut_mem.clut_mem.$0$memwr$\mem$generic_spram.v:131$1062_EN[23:0]$1068 [23] = \clut_mem.clut_mem.we'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$69496' (const_and) in module `\vga_enh_top' with constant driver `$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2350.$and$<techmap.v>:434$52466_Y [9] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$69439' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$69437 [1] = $techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2350.$and$<techmap.v>:434$52465_Y [9]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$69497' (const_and) in module `\vga_enh_top' with constant driver `$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2350.$and$<techmap.v>:434$52466_Y [10] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$69434' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$69432 [1] = $techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2350.$and$<techmap.v>:434$52465_Y [10]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$69498' (const_and) in module `\vga_enh_top' with constant driver `$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2350.$and$<techmap.v>:434$52466_Y [11] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$69429' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$69427 [1] = $techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2350.$and$<techmap.v>:434$52465_Y [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$69499' (const_and) in module `\vga_enh_top' with constant driver `$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2350.$and$<techmap.v>:434$52466_Y [12] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$69424' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$69422 [1] = $techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2350.$and$<techmap.v>:434$52465_Y [12]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$69500' (const_and) in module `\vga_enh_top' with constant driver `$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2350.$and$<techmap.v>:434$52466_Y [13] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$69419' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$69417 [1] = $techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2350.$and$<techmap.v>:434$52465_Y [13]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$69502' (const_and) in module `\vga_enh_top' with constant driver `$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2350.$and$<techmap.v>:434$52466_Y [15] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$69414' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$69412 [1] = $techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2350.$and$<techmap.v>:434$52465_Y [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$69501' (const_and) in module `\vga_enh_top' with constant driver `$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2350.$and$<techmap.v>:434$52466_Y [14] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$69409' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$69407 [1] = $techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2350.$and$<techmap.v>:434$52465_Y [14]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$69388' (1?) in module `\vga_enh_top' with constant driver `$techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2402.$and$<techmap.v>:434$52291_Y = \pixel_generator.vtgen.ver_gen.state [0]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$68614' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3035.$not$<techmap.v>:258$43760_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68597' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3035.$ternary$<techmap.v>:258$43761_Y [16] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$68545' (01) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3035.$xor$<techmap.v>:262$43763_Y [16] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$68613' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3035.$not$<techmap.v>:258$43760_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68596' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3035.$ternary$<techmap.v>:258$43761_Y [15] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68579' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3035.$and$<techmap.v>:260$43762_Y [15] = \pixel_generator.vtgen.ver_gen.cnt_len [15]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$68612' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3035.$not$<techmap.v>:258$43760_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68595' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3035.$ternary$<techmap.v>:258$43761_Y [14] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68578' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3035.$and$<techmap.v>:260$43762_Y [14] = \pixel_generator.vtgen.ver_gen.cnt_len [14]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$68611' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3035.$not$<techmap.v>:258$43760_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68594' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3035.$ternary$<techmap.v>:258$43761_Y [13] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68577' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3035.$and$<techmap.v>:260$43762_Y [13] = \pixel_generator.vtgen.ver_gen.cnt_len [13]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$68610' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3035.$not$<techmap.v>:258$43760_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68593' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3035.$ternary$<techmap.v>:258$43761_Y [12] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68576' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3035.$and$<techmap.v>:260$43762_Y [12] = \pixel_generator.vtgen.ver_gen.cnt_len [12]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$68609' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3035.$not$<techmap.v>:258$43760_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68592' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3035.$ternary$<techmap.v>:258$43761_Y [11] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68575' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3035.$and$<techmap.v>:260$43762_Y [11] = \pixel_generator.vtgen.ver_gen.cnt_len [11]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$68608' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3035.$not$<techmap.v>:258$43760_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68591' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3035.$ternary$<techmap.v>:258$43761_Y [10] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68574' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3035.$and$<techmap.v>:260$43762_Y [10] = \pixel_generator.vtgen.ver_gen.cnt_len [10]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$68607' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3035.$not$<techmap.v>:258$43760_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68590' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3035.$ternary$<techmap.v>:258$43761_Y [9] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68573' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3035.$and$<techmap.v>:260$43762_Y [9] = \pixel_generator.vtgen.ver_gen.cnt_len [9]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$68606' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3035.$not$<techmap.v>:258$43760_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68589' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3035.$ternary$<techmap.v>:258$43761_Y [8] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68572' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3035.$and$<techmap.v>:260$43762_Y [8] = \pixel_generator.vtgen.ver_gen.cnt_len [8]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$68605' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3035.$not$<techmap.v>:258$43760_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68588' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3035.$ternary$<techmap.v>:258$43761_Y [7] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68571' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3035.$and$<techmap.v>:260$43762_Y [7] = \pixel_generator.vtgen.ver_gen.cnt_len [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$68604' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3035.$not$<techmap.v>:258$43760_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68587' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3035.$ternary$<techmap.v>:258$43761_Y [6] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68570' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3035.$and$<techmap.v>:260$43762_Y [6] = \pixel_generator.vtgen.ver_gen.cnt_len [6]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$68603' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3035.$not$<techmap.v>:258$43760_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68586' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3035.$ternary$<techmap.v>:258$43761_Y [5] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68569' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3035.$and$<techmap.v>:260$43762_Y [5] = \pixel_generator.vtgen.ver_gen.cnt_len [5]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$68602' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3035.$not$<techmap.v>:258$43760_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68585' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3035.$ternary$<techmap.v>:258$43761_Y [4] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68568' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3035.$and$<techmap.v>:260$43762_Y [4] = \pixel_generator.vtgen.ver_gen.cnt_len [4]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$68601' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3035.$not$<techmap.v>:258$43760_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68584' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3035.$ternary$<techmap.v>:258$43761_Y [3] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68567' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3035.$and$<techmap.v>:260$43762_Y [3] = \pixel_generator.vtgen.ver_gen.cnt_len [3]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$68600' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3035.$not$<techmap.v>:258$43760_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68583' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3035.$ternary$<techmap.v>:258$43761_Y [2] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68566' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3035.$and$<techmap.v>:260$43762_Y [2] = \pixel_generator.vtgen.ver_gen.cnt_len [2]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$68599' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3035.$not$<techmap.v>:258$43760_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68582' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3035.$ternary$<techmap.v>:258$43761_Y [1] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68565' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3035.$and$<techmap.v>:260$43762_Y [1] = \pixel_generator.vtgen.ver_gen.cnt_len [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$68598' (1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3035.$not$<techmap.v>:258$43760_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68581' (101) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3035.$ternary$<techmap.v>:258$43761_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68564' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3035.$and$<techmap.v>:260$43762_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$68529' (?0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3035.$xor$<techmap.v>:262$43763_Y [0] = \pixel_generator.vtgen.ver_gen.cnt_len [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70006' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$and$<techmap.v>:212$67507_Y = \pixel_generator.vtgen.ver_gen.cnt_len [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$69967' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3037 [0] = \pixel_generator.vtgen.ver_gen.cnt_len [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$46165' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$46164' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$46163' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$46161' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$46162' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$46160' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$46158' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$46159' in module `vga_enh_top'.
Replacing $_OR_ cell `$auto$simplemap.cc:235:simplemap_logbin$39751' (0?) in module `\vga_enh_top' with constant driver `\clut_mem.ack0_o = \clut_mem.ack0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$46468' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$46465 [1] = \pixel_generator.color_proc.colcnt [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68643' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3005.$ternary$<techmap.v>:258$44965_Y [6] = \line_fifo.wptr [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68642' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3005.$ternary$<techmap.v>:258$44965_Y [5] = \line_fifo.wptr [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68641' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3005.$ternary$<techmap.v>:258$44965_Y [4] = \line_fifo.wptr [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68638' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3005.$ternary$<techmap.v>:258$44965_Y [1] = \line_fifo.wptr [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68637' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3005.$ternary$<techmap.v>:258$44965_Y [0] = \line_fifo.wptr [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68639' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3005.$ternary$<techmap.v>:258$44965_Y [2] = \line_fifo.wptr [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68640' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3005.$ternary$<techmap.v>:258$44965_Y [3] = \line_fifo.wptr [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68636' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3005.$and$<techmap.v>:260$44966_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68635' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3005.$and$<techmap.v>:260$44966_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68634' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3005.$and$<techmap.v>:260$44966_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68633' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3005.$and$<techmap.v>:260$44966_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68632' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3005.$and$<techmap.v>:260$44966_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68630' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3005.$and$<techmap.v>:260$44966_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68631' (1?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3005.$and$<techmap.v>:260$44966_Y [1] = \line_fifo.wptr [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$68621' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3005.$xor$<techmap.v>:262$44967_Y [6] = \line_fifo.wptr [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$68620' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3005.$xor$<techmap.v>:262$44967_Y [5] = \line_fifo.wptr [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$69936' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3005.lcu.$and$<techmap.v>:221$66302_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$69925' (00) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3005.lcu.$or$<techmap.v>:221$66303_Y = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$68618' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3005.$xor$<techmap.v>:262$44967_Y [3] = \line_fifo.wptr [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$69937' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3005.lcu.$and$<techmap.v>:221$66299_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$69926' (00) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3005.lcu.$or$<techmap.v>:221$66300_Y = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$68615' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3005.$xor$<techmap.v>:262$44967_Y [0] = \line_fifo.wptr [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$69939' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3005.lcu.$and$<techmap.v>:212$66294_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$69928' (00) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3007 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$69938' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3005.lcu.$and$<techmap.v>:221$66296_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$69927' (?0) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3007 [1] = \line_fifo.wptr [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$68617' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3005.$xor$<techmap.v>:262$44967_Y [2] = \line_fifo.wptr [2]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$69924' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3007 [3] = $techmap$auto$alumacc.cc:470:replace_alu$3005.lcu.$and$<techmap.v>:221$66305_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$68619' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3005.$xor$<techmap.v>:262$44967_Y [4] = \line_fifo.wptr [4]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$69923' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3007 [5] = $techmap$auto$alumacc.cc:470:replace_alu$3005.lcu.$and$<techmap.v>:229$66308_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$69920' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3007 [6] = $techmap$auto$alumacc.cc:470:replace_alu$3005.lcu.$and$<techmap.v>:229$66317_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$68629' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3005.$xor$<techmap.v>:263$44968_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$3005.lcu.$and$<techmap.v>:229$66317_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$69921' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3007 [4] = $techmap$auto$alumacc.cc:470:replace_alu$3005.lcu.$and$<techmap.v>:229$66314_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$69922' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3007 [2] = $techmap$auto$alumacc.cc:470:replace_alu$3005.lcu.$and$<techmap.v>:229$66311_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$68622' (?0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3005.$xor$<techmap.v>:263$44968_Y [0] = \line_fifo.wptr [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$68623' (?0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3005.$xor$<techmap.v>:263$44968_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$3005.$xor$<techmap.v>:262$44967_Y [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68580' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3035.$and$<techmap.v>:260$43762_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$69968' (1?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3035.lcu.$and$<techmap.v>:229$67587_Y = $auto$alumacc.cc:484:replace_alu$3037 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$69940' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3037 [16] = $auto$alumacc.cc:484:replace_alu$3037 [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$68563' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3035.$xor$<techmap.v>:263$43764_Y [17] = $auto$alumacc.cc:484:replace_alu$3037 [15]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$68528' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3041.$not$<techmap.v>:258$44403_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68518' (010) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3041.$ternary$<techmap.v>:258$44404_Y [9] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68517' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3041.$ternary$<techmap.v>:258$44404_Y [8] = \wbm.cursor_adr [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68516' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3041.$ternary$<techmap.v>:258$44404_Y [7] = \wbm.cursor_adr [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68515' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3041.$ternary$<techmap.v>:258$44404_Y [6] = \wbm.cursor_adr [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68514' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3041.$ternary$<techmap.v>:258$44404_Y [5] = \wbm.cursor_adr [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68513' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3041.$ternary$<techmap.v>:258$44404_Y [4] = \wbm.cursor_adr [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68510' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3041.$ternary$<techmap.v>:258$44404_Y [1] = \wbm.cursor_adr [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68509' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3041.$ternary$<techmap.v>:258$44404_Y [0] = \wbm.cursor_adr [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68511' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3041.$ternary$<techmap.v>:258$44404_Y [2] = \wbm.cursor_adr [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68441' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3041.$and$<techmap.v>:260$44405_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68440' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3041.$and$<techmap.v>:260$44405_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68439' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3041.$and$<techmap.v>:260$44405_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68438' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3041.$and$<techmap.v>:260$44405_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68437' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3041.$and$<techmap.v>:260$44405_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68436' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3041.$and$<techmap.v>:260$44405_Y [4] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68512' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3041.$ternary$<techmap.v>:258$44404_Y [3] = \wbm.cursor_adr [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68435' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3041.$and$<techmap.v>:260$44405_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68434' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3041.$and$<techmap.v>:260$44405_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68432' (1?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3041.$and$<techmap.v>:260$44405_Y [0] = \wbm.cursor_adr [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68433' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3041.$and$<techmap.v>:260$44405_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$68420' (00) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3041.$xor$<techmap.v>:262$44406_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70036' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3041.lcu.$and$<techmap.v>:221$68479_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70016' (00) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3041.lcu.$or$<techmap.v>:221$68480_Y = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$68418' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3041.$xor$<techmap.v>:262$44406_Y [7] = \wbm.cursor_adr [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70037' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3041.lcu.$and$<techmap.v>:221$68476_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70017' (00) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3041.lcu.$or$<techmap.v>:221$68477_Y = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$68416' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3041.$xor$<techmap.v>:262$44406_Y [5] = \wbm.cursor_adr [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70038' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3041.lcu.$and$<techmap.v>:221$68473_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70018' (00) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3041.lcu.$or$<techmap.v>:221$68474_Y = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$68417' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3041.$xor$<techmap.v>:262$44406_Y [6] = \wbm.cursor_adr [6]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70034' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3041.lcu.$and$<techmap.v>:221$68485_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70014' (00) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3041.lcu.$or$<techmap.v>:221$68486_Y = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$68414' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3041.$xor$<techmap.v>:262$44406_Y [3] = \wbm.cursor_adr [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70617' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3041.lcu.$and$<techmap.v>:221$68470_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70019' (00) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3041.lcu.$or$<techmap.v>:221$68471_Y = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$68412' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3041.$xor$<techmap.v>:262$44406_Y [1] = \wbm.cursor_adr [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70619' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3041.lcu.$and$<techmap.v>:212$68465_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70021' (?0) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3043 [0] = \wbm.cursor_adr [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70020' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3043 [1] = $techmap$auto$alumacc.cc:470:replace_alu$3041.lcu.$and$<techmap.v>:221$68467_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$68413' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3041.$xor$<techmap.v>:262$44406_Y [2] = \wbm.cursor_adr [2]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70015' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3043 [3] = $techmap$auto$alumacc.cc:470:replace_alu$3041.lcu.$and$<techmap.v>:221$68482_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$68415' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3041.$xor$<techmap.v>:262$44406_Y [4] = \wbm.cursor_adr [4]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70013' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3043 [7] = $techmap$auto$alumacc.cc:470:replace_alu$3041.lcu.$and$<techmap.v>:221$68488_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$68419' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3041.$xor$<techmap.v>:262$44406_Y [8] = \wbm.cursor_adr [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70029' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3041.lcu.$and$<techmap.v>:222$68481_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70026' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3041.lcu.$and$<techmap.v>:229$68494_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70011' (00) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3043 [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$68431' (00) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3041.$xor$<techmap.v>:263$44407_Y [10] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70007' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3043 [8] = $techmap$auto$alumacc.cc:470:replace_alu$3041.lcu.$and$<techmap.v>:229$68506_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$68430' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3041.$xor$<techmap.v>:263$44407_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$3041.lcu.$and$<techmap.v>:229$68506_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70012' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3043 [5] = $techmap$auto$alumacc.cc:470:replace_alu$3041.lcu.$and$<techmap.v>:229$68491_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70008' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3043 [6] = $techmap$auto$alumacc.cc:470:replace_alu$3041.lcu.$and$<techmap.v>:229$68503_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70009' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3043 [4] = $techmap$auto$alumacc.cc:470:replace_alu$3041.lcu.$and$<techmap.v>:229$68500_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70010' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3043 [2] = $techmap$auto$alumacc.cc:470:replace_alu$3041.lcu.$and$<techmap.v>:229$68497_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$68421' (?0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3041.$xor$<techmap.v>:263$44407_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$3041.$xor$<techmap.v>:262$44406_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68380' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$ternary$<techmap.v>:258$44399_Y [29] = \wbm.vmemA [29]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68379' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$ternary$<techmap.v>:258$44399_Y [28] = \wbm.vmemA [28]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68378' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$ternary$<techmap.v>:258$44399_Y [27] = \wbm.vmemA [27]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68377' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$ternary$<techmap.v>:258$44399_Y [26] = \wbm.vmemA [26]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68376' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$ternary$<techmap.v>:258$44399_Y [25] = \wbm.vmemA [25]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68375' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$ternary$<techmap.v>:258$44399_Y [24] = \wbm.vmemA [24]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68374' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$ternary$<techmap.v>:258$44399_Y [23] = \wbm.vmemA [23]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68373' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$ternary$<techmap.v>:258$44399_Y [22] = \wbm.vmemA [22]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68372' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$ternary$<techmap.v>:258$44399_Y [21] = \wbm.vmemA [21]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68371' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$ternary$<techmap.v>:258$44399_Y [20] = \wbm.vmemA [20]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68370' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$ternary$<techmap.v>:258$44399_Y [19] = \wbm.vmemA [19]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68369' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$ternary$<techmap.v>:258$44399_Y [18] = \wbm.vmemA [18]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68368' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$ternary$<techmap.v>:258$44399_Y [17] = \wbm.vmemA [17]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68367' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$ternary$<techmap.v>:258$44399_Y [16] = \wbm.vmemA [16]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68366' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$ternary$<techmap.v>:258$44399_Y [15] = \wbm.vmemA [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68365' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$ternary$<techmap.v>:258$44399_Y [14] = \wbm.vmemA [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68364' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$ternary$<techmap.v>:258$44399_Y [13] = \wbm.vmemA [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68363' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$ternary$<techmap.v>:258$44399_Y [12] = \wbm.vmemA [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68362' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$ternary$<techmap.v>:258$44399_Y [11] = \wbm.vmemA [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68361' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$ternary$<techmap.v>:258$44399_Y [10] = \wbm.vmemA [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68360' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$ternary$<techmap.v>:258$44399_Y [9] = \wbm.vmemA [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68359' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$ternary$<techmap.v>:258$44399_Y [8] = \wbm.vmemA [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68358' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$ternary$<techmap.v>:258$44399_Y [7] = \wbm.vmemA [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68357' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$ternary$<techmap.v>:258$44399_Y [6] = \wbm.vmemA [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68356' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$ternary$<techmap.v>:258$44399_Y [5] = \wbm.vmemA [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68355' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$ternary$<techmap.v>:258$44399_Y [4] = \wbm.vmemA [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68133' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$and$<techmap.v>:260$44400_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68132' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$and$<techmap.v>:260$44400_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68131' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$and$<techmap.v>:260$44400_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68130' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$and$<techmap.v>:260$44400_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68129' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$and$<techmap.v>:260$44400_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68128' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$and$<techmap.v>:260$44400_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68127' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$and$<techmap.v>:260$44400_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68126' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$and$<techmap.v>:260$44400_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68125' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$and$<techmap.v>:260$44400_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68124' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$and$<techmap.v>:260$44400_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68123' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$and$<techmap.v>:260$44400_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68122' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$and$<techmap.v>:260$44400_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68121' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$and$<techmap.v>:260$44400_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68120' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$and$<techmap.v>:260$44400_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68119' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$and$<techmap.v>:260$44400_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68118' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$and$<techmap.v>:260$44400_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68117' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$and$<techmap.v>:260$44400_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68116' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$and$<techmap.v>:260$44400_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68115' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$and$<techmap.v>:260$44400_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68114' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$and$<techmap.v>:260$44400_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68113' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$and$<techmap.v>:260$44400_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68112' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$and$<techmap.v>:260$44400_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68111' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$and$<techmap.v>:260$44400_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68110' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$and$<techmap.v>:260$44400_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68109' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$and$<techmap.v>:260$44400_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68108' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$and$<techmap.v>:260$44400_Y [4] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68354' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$ternary$<techmap.v>:258$44399_Y [3] = \wbm.vmemA [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68107' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$and$<techmap.v>:260$44400_Y [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68353' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$ternary$<techmap.v>:258$44399_Y [2] = \wbm.vmemA [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68106' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$and$<techmap.v>:260$44400_Y [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68351' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$ternary$<techmap.v>:258$44399_Y [0] = \wbm.vmemA [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68104' (1?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$and$<techmap.v>:260$44400_Y [0] = \wbm.vmemA [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68352' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$ternary$<techmap.v>:258$44399_Y [1] = \wbm.vmemA [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68105' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$and$<techmap.v>:260$44400_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$68072' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$xor$<techmap.v>:262$44401_Y [29] = \wbm.vmemA [29]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70149' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:221$68240_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70075' (00) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:221$68241_Y = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$68070' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$xor$<techmap.v>:262$44401_Y [27] = \wbm.vmemA [27]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70150' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:221$68237_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70076' (00) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:221$68238_Y = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$68068' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$xor$<techmap.v>:262$44401_Y [25] = \wbm.vmemA [25]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70151' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:221$68234_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70077' (00) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:221$68235_Y = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$68069' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$xor$<techmap.v>:262$44401_Y [26] = \wbm.vmemA [26]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70142' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:221$68261_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70068' (00) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:221$68262_Y = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$68066' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$xor$<techmap.v>:262$44401_Y [23] = \wbm.vmemA [23]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70152' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:221$68231_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70078' (00) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:221$68232_Y = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$68064' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$xor$<techmap.v>:262$44401_Y [21] = \wbm.vmemA [21]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70153' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:221$68228_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70079' (00) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:221$68229_Y = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$68065' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$xor$<techmap.v>:262$44401_Y [22] = \wbm.vmemA [22]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70143' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:221$68258_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70069' (00) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:221$68259_Y = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$68062' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$xor$<techmap.v>:262$44401_Y [19] = \wbm.vmemA [19]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70154' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:221$68225_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70080' (00) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:221$68226_Y = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$68060' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$xor$<techmap.v>:262$44401_Y [17] = \wbm.vmemA [17]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70155' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:221$68222_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70081' (00) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:221$68223_Y = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$68061' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$xor$<techmap.v>:262$44401_Y [18] = \wbm.vmemA [18]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70144' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:221$68255_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70070' (00) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:221$68256_Y = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$68063' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$xor$<techmap.v>:262$44401_Y [20] = \wbm.vmemA [20]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70139' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:221$68270_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70065' (00) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:221$68271_Y = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$68058' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$xor$<techmap.v>:262$44401_Y [15] = \wbm.vmemA [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70156' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:221$68219_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70082' (00) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:221$68220_Y = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$68056' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$xor$<techmap.v>:262$44401_Y [13] = \wbm.vmemA [13]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70609' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:221$68216_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70083' (00) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:221$68217_Y = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$68057' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$xor$<techmap.v>:262$44401_Y [14] = \wbm.vmemA [14]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70145' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:221$68252_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70071' (00) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:221$68253_Y = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$68054' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$xor$<techmap.v>:262$44401_Y [11] = \wbm.vmemA [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70610' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:221$68213_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70084' (00) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:221$68214_Y = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$68052' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$xor$<techmap.v>:262$44401_Y [9] = \wbm.vmemA [9]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70611' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:221$68210_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70085' (00) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:221$68211_Y = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$68053' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$xor$<techmap.v>:262$44401_Y [10] = \wbm.vmemA [10]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70146' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:221$68249_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70072' (00) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:221$68250_Y = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$68055' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$xor$<techmap.v>:262$44401_Y [12] = \wbm.vmemA [12]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70140' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:221$68267_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70066' (00) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:221$68268_Y = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$68050' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$xor$<techmap.v>:262$44401_Y [7] = \wbm.vmemA [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70612' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:221$68207_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70086' (00) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:221$68208_Y = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$68048' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$xor$<techmap.v>:262$44401_Y [5] = \wbm.vmemA [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70613' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:221$68204_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70087' (00) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:221$68205_Y = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$68049' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$xor$<techmap.v>:262$44401_Y [6] = \wbm.vmemA [6]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70147' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:221$68246_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70073' (00) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:221$68247_Y = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$68046' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$xor$<techmap.v>:262$44401_Y [3] = \wbm.vmemA [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70614' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:221$68201_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70088' (00) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$or$<techmap.v>:221$68202_Y = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$68044' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$xor$<techmap.v>:262$44401_Y [1] = \wbm.vmemA [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70616' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:212$68196_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70090' (?0) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3040 [0] = \wbm.vmemA [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70089' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3040 [1] = $techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:221$68198_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$68045' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$xor$<techmap.v>:262$44401_Y [2] = \wbm.vmemA [2]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70074' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3040 [3] = $techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:221$68243_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$68047' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$xor$<techmap.v>:262$44401_Y [4] = \wbm.vmemA [4]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70067' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3040 [7] = $techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:221$68264_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$68051' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$xor$<techmap.v>:262$44401_Y [8] = \wbm.vmemA [8]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70064' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3040 [15] = $techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:221$68273_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$68059' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$xor$<techmap.v>:262$44401_Y [16] = \wbm.vmemA [16]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70063' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3040 [23] = $techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:229$68276_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$68067' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$xor$<techmap.v>:262$44401_Y [24] = \wbm.vmemA [24]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70060' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3040 [27] = $techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:229$68285_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$68071' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$xor$<techmap.v>:262$44401_Y [28] = \wbm.vmemA [28]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70053' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3040 [29] = $techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:229$68306_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$68103' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$xor$<techmap.v>:263$44402_Y [30] = $techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:229$68306_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70039' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3040 [28] = $techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:229$68348_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70054' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3040 [25] = $techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:229$68303_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70040' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3040 [26] = $techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:229$68345_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70041' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3040 [24] = $techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:229$68342_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70061' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3040 [19] = $techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:229$68282_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70055' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3040 [21] = $techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:229$68300_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70042' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3040 [22] = $techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:229$68339_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70043' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3040 [20] = $techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:229$68336_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70056' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3040 [17] = $techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:229$68297_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70044' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3040 [18] = $techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:229$68333_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70045' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3040 [16] = $techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:229$68330_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70062' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3040 [11] = $techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:229$68279_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70057' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3040 [13] = $techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:229$68294_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70046' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3040 [14] = $techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:229$68327_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70047' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3040 [12] = $techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:229$68324_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70058' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3040 [9] = $techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:229$68291_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70048' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3040 [10] = $techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:229$68321_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70049' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3040 [8] = $techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:229$68318_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70059' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3040 [5] = $techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:229$68288_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70050' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3040 [6] = $techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:229$68315_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70051' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3040 [4] = $techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:229$68312_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70052' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3040 [2] = $techmap$auto$alumacc.cc:470:replace_alu$3038.lcu.$and$<techmap.v>:229$68309_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$68073' (?0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3038.$xor$<techmap.v>:263$44402_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$3038.$xor$<techmap.v>:262$44401_Y [0]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$68042' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3026.$not$<techmap.v>:258$43760_Y [16] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$68041' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3026.$not$<techmap.v>:258$43760_Y [15] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$68040' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3026.$not$<techmap.v>:258$43760_Y [14] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$68039' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3026.$not$<techmap.v>:258$43760_Y [13] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$68038' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3026.$not$<techmap.v>:258$43760_Y [12] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$68037' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3026.$not$<techmap.v>:258$43760_Y [11] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$68036' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3026.$not$<techmap.v>:258$43760_Y [10] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$68035' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3026.$not$<techmap.v>:258$43760_Y [9] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$68034' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3026.$not$<techmap.v>:258$43760_Y [8] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$68033' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3026.$not$<techmap.v>:258$43760_Y [7] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$68032' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3026.$not$<techmap.v>:258$43760_Y [6] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$68031' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3026.$not$<techmap.v>:258$43760_Y [5] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$68030' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3026.$not$<techmap.v>:258$43760_Y [4] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$68029' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3026.$not$<techmap.v>:258$43760_Y [3] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$68028' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3026.$not$<techmap.v>:258$43760_Y [2] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$68026' (1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3026.$not$<techmap.v>:258$43760_Y [0] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$68027' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3026.$not$<techmap.v>:258$43760_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68025' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3026.$ternary$<techmap.v>:258$43761_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68024' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3026.$ternary$<techmap.v>:258$43761_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68023' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3026.$ternary$<techmap.v>:258$43761_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68022' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3026.$ternary$<techmap.v>:258$43761_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68021' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3026.$ternary$<techmap.v>:258$43761_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68020' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3026.$ternary$<techmap.v>:258$43761_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68019' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3026.$ternary$<techmap.v>:258$43761_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68018' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3026.$ternary$<techmap.v>:258$43761_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68017' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3026.$ternary$<techmap.v>:258$43761_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68016' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3026.$ternary$<techmap.v>:258$43761_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68015' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3026.$ternary$<techmap.v>:258$43761_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68014' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3026.$ternary$<techmap.v>:258$43761_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68013' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3026.$ternary$<techmap.v>:258$43761_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68010' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3026.$ternary$<techmap.v>:258$43761_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68009' (101) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3026.$ternary$<techmap.v>:258$43761_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68011' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3026.$ternary$<techmap.v>:258$43761_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$68012' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3026.$ternary$<techmap.v>:258$43761_Y [3] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68008' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3026.$and$<techmap.v>:260$43762_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68007' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3026.$and$<techmap.v>:260$43762_Y [15] = \pixel_generator.vtgen.hor_gen.cnt [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68006' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3026.$and$<techmap.v>:260$43762_Y [14] = \pixel_generator.vtgen.hor_gen.cnt [14]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68005' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3026.$and$<techmap.v>:260$43762_Y [13] = \pixel_generator.vtgen.hor_gen.cnt [13]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68004' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3026.$and$<techmap.v>:260$43762_Y [12] = \pixel_generator.vtgen.hor_gen.cnt [12]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68003' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3026.$and$<techmap.v>:260$43762_Y [11] = \pixel_generator.vtgen.hor_gen.cnt [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68002' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3026.$and$<techmap.v>:260$43762_Y [10] = \pixel_generator.vtgen.hor_gen.cnt [10]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68001' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3026.$and$<techmap.v>:260$43762_Y [9] = \pixel_generator.vtgen.hor_gen.cnt [9]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68000' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3026.$and$<techmap.v>:260$43762_Y [8] = \pixel_generator.vtgen.hor_gen.cnt [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67999' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3026.$and$<techmap.v>:260$43762_Y [7] = \pixel_generator.vtgen.hor_gen.cnt [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67998' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3026.$and$<techmap.v>:260$43762_Y [6] = \pixel_generator.vtgen.hor_gen.cnt [6]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67997' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3026.$and$<techmap.v>:260$43762_Y [5] = \pixel_generator.vtgen.hor_gen.cnt [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67996' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3026.$and$<techmap.v>:260$43762_Y [4] = \pixel_generator.vtgen.hor_gen.cnt [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67995' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3026.$and$<techmap.v>:260$43762_Y [3] = \pixel_generator.vtgen.hor_gen.cnt [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67994' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3026.$and$<techmap.v>:260$43762_Y [2] = \pixel_generator.vtgen.hor_gen.cnt [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67992' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3026.$and$<techmap.v>:260$43762_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67993' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3026.$and$<techmap.v>:260$43762_Y [1] = \pixel_generator.vtgen.hor_gen.cnt [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$67973' (01) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3026.$xor$<techmap.v>:262$43763_Y [16] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$67957' (?0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3026.$xor$<techmap.v>:262$43763_Y [0] = \pixel_generator.vtgen.hor_gen.cnt [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70223' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$and$<techmap.v>:212$67507_Y = \pixel_generator.vtgen.hor_gen.cnt [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70184' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3028 [0] = \pixel_generator.vtgen.hor_gen.cnt [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70185' (1?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3026.lcu.$and$<techmap.v>:229$67587_Y = $auto$alumacc.cc:484:replace_alu$3028 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70157' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3028 [16] = $auto$alumacc.cc:484:replace_alu$3028 [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$67991' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3026.$xor$<techmap.v>:263$43764_Y [17] = $auto$alumacc.cc:484:replace_alu$3028 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67922' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3029.$and$<techmap.v>:260$43762_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70252' (1?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3029.lcu.$and$<techmap.v>:229$67587_Y = $auto$alumacc.cc:484:replace_alu$3031 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70224' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3031 [16] = $auto$alumacc.cc:484:replace_alu$3031 [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$67905' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3029.$xor$<techmap.v>:263$43764_Y [17] = $auto$alumacc.cc:484:replace_alu$3031 [15]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67870' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3044.$not$<techmap.v>:258$44167_Y [3] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67869' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3044.$not$<techmap.v>:258$44167_Y [2] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67867' (1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3044.$not$<techmap.v>:258$44167_Y [0] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67868' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3044.$not$<techmap.v>:258$44167_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67864' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3044.$ternary$<techmap.v>:258$44168_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67863' (101) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3044.$ternary$<techmap.v>:258$44168_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67865' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3044.$ternary$<techmap.v>:258$44168_Y [2] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67825' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3047.$not$<techmap.v>:258$44125_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67822' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3047.$ternary$<techmap.v>:258$44126_Y [1] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67824' (1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3047.$not$<techmap.v>:258$44125_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67821' (101) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3047.$ternary$<techmap.v>:258$44126_Y [0] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67826' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3047.$not$<techmap.v>:258$44125_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67823' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3047.$ternary$<techmap.v>:258$44126_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67866' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3044.$ternary$<techmap.v>:258$44168_Y [3] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67839' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3044.$and$<techmap.v>:260$44169_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67805' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3047.$and$<techmap.v>:260$44127_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67803' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3047.$and$<techmap.v>:260$44127_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67804' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3047.$and$<techmap.v>:260$44127_Y [1] = \wbm.hgate_div_cnt [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$67798' (01) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3047.$xor$<techmap.v>:262$44128_Y [2] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$67796' (?0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3047.$xor$<techmap.v>:262$44128_Y [0] = \wbm.hgate_div_cnt [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70605' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3047.lcu.$and$<techmap.v>:212$67813_Y = \wbm.hgate_div_cnt [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70602' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3049 [0] = \wbm.hgate_div_cnt [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70603' (1?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3047.lcu.$and$<techmap.v>:229$67818_Y = $auto$alumacc.cc:484:replace_alu$3049 [1]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70600' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3049 [2] = $auto$alumacc.cc:484:replace_alu$3049 [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$67802' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3047.$xor$<techmap.v>:263$44129_Y [3] = $auto$alumacc.cc:484:replace_alu$3049 [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67761' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3032.$and$<techmap.v>:260$43762_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70327' (1?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3032.lcu.$and$<techmap.v>:229$67587_Y = $auto$alumacc.cc:484:replace_alu$3034 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70299' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3034 [16] = $auto$alumacc.cc:484:replace_alu$3034 [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$67744' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3032.$xor$<techmap.v>:263$43764_Y [17] = $auto$alumacc.cc:484:replace_alu$3034 [15]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67709' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3050.$not$<techmap.v>:258$43760_Y [16] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67708' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3050.$not$<techmap.v>:258$43760_Y [15] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67707' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3050.$not$<techmap.v>:258$43760_Y [14] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67706' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3050.$not$<techmap.v>:258$43760_Y [13] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67705' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3050.$not$<techmap.v>:258$43760_Y [12] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67704' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3050.$not$<techmap.v>:258$43760_Y [11] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67703' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3050.$not$<techmap.v>:258$43760_Y [10] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67702' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3050.$not$<techmap.v>:258$43760_Y [9] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67701' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3050.$not$<techmap.v>:258$43760_Y [8] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67700' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3050.$not$<techmap.v>:258$43760_Y [7] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67699' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3050.$not$<techmap.v>:258$43760_Y [6] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67698' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3050.$not$<techmap.v>:258$43760_Y [5] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67697' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3050.$not$<techmap.v>:258$43760_Y [4] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67696' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3050.$not$<techmap.v>:258$43760_Y [3] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67695' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3050.$not$<techmap.v>:258$43760_Y [2] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67693' (1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3050.$not$<techmap.v>:258$43760_Y [0] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67694' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3050.$not$<techmap.v>:258$43760_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67692' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3050.$ternary$<techmap.v>:258$43761_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67691' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3050.$ternary$<techmap.v>:258$43761_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67690' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3050.$ternary$<techmap.v>:258$43761_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67689' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3050.$ternary$<techmap.v>:258$43761_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67688' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3050.$ternary$<techmap.v>:258$43761_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67687' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3050.$ternary$<techmap.v>:258$43761_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67686' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3050.$ternary$<techmap.v>:258$43761_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67685' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3050.$ternary$<techmap.v>:258$43761_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67684' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3050.$ternary$<techmap.v>:258$43761_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67683' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3050.$ternary$<techmap.v>:258$43761_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67682' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3050.$ternary$<techmap.v>:258$43761_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67681' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3050.$ternary$<techmap.v>:258$43761_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67680' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3050.$ternary$<techmap.v>:258$43761_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67677' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3050.$ternary$<techmap.v>:258$43761_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67676' (101) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3050.$ternary$<techmap.v>:258$43761_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67678' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3050.$ternary$<techmap.v>:258$43761_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67679' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3050.$ternary$<techmap.v>:258$43761_Y [3] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67675' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3050.$and$<techmap.v>:260$43762_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67674' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3050.$and$<techmap.v>:260$43762_Y [15] = \wbm.hgate_cnt [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67673' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3050.$and$<techmap.v>:260$43762_Y [14] = \wbm.hgate_cnt [14]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67672' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3050.$and$<techmap.v>:260$43762_Y [13] = \wbm.hgate_cnt [13]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67671' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3050.$and$<techmap.v>:260$43762_Y [12] = \wbm.hgate_cnt [12]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67670' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3050.$and$<techmap.v>:260$43762_Y [11] = \wbm.hgate_cnt [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67669' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3050.$and$<techmap.v>:260$43762_Y [10] = \wbm.hgate_cnt [10]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67668' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3050.$and$<techmap.v>:260$43762_Y [9] = \wbm.hgate_cnt [9]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67667' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3050.$and$<techmap.v>:260$43762_Y [8] = \wbm.hgate_cnt [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67666' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3050.$and$<techmap.v>:260$43762_Y [7] = \wbm.hgate_cnt [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67665' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3050.$and$<techmap.v>:260$43762_Y [6] = \wbm.hgate_cnt [6]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67664' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3050.$and$<techmap.v>:260$43762_Y [5] = \wbm.hgate_cnt [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67663' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3050.$and$<techmap.v>:260$43762_Y [4] = \wbm.hgate_cnt [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67662' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3050.$and$<techmap.v>:260$43762_Y [3] = \wbm.hgate_cnt [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67661' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3050.$and$<techmap.v>:260$43762_Y [2] = \wbm.hgate_cnt [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67659' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3050.$and$<techmap.v>:260$43762_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67660' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3050.$and$<techmap.v>:260$43762_Y [1] = \wbm.hgate_cnt [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$67640' (01) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3050.$xor$<techmap.v>:262$43763_Y [16] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$67624' (?0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3050.$xor$<techmap.v>:262$43763_Y [0] = \wbm.hgate_cnt [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70432' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$and$<techmap.v>:212$67507_Y = \wbm.hgate_cnt [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70393' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3052 [0] = \wbm.hgate_cnt [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70394' (1?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3050.lcu.$and$<techmap.v>:229$67587_Y = $auto$alumacc.cc:484:replace_alu$3052 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70366' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3052 [16] = $auto$alumacc.cc:484:replace_alu$3052 [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$67658' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3050.$xor$<techmap.v>:263$43764_Y [17] = $auto$alumacc.cc:484:replace_alu$3052 [15]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67608' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3053.$not$<techmap.v>:258$43760_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67591' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3053.$ternary$<techmap.v>:258$43761_Y [1] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67623' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3053.$not$<techmap.v>:258$43760_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67606' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3053.$ternary$<techmap.v>:258$43761_Y [16] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67468' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3053.$and$<techmap.v>:260$43762_Y [16] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67622' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3053.$not$<techmap.v>:258$43760_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67605' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3053.$ternary$<techmap.v>:258$43761_Y [15] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67467' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3053.$and$<techmap.v>:260$43762_Y [15] = \wbm.vgate_cnt [15]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67621' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3053.$not$<techmap.v>:258$43760_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67604' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3053.$ternary$<techmap.v>:258$43761_Y [14] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67466' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3053.$and$<techmap.v>:260$43762_Y [14] = \wbm.vgate_cnt [14]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67620' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3053.$not$<techmap.v>:258$43760_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67603' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3053.$ternary$<techmap.v>:258$43761_Y [13] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67465' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3053.$and$<techmap.v>:260$43762_Y [13] = \wbm.vgate_cnt [13]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67619' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3053.$not$<techmap.v>:258$43760_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67602' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3053.$ternary$<techmap.v>:258$43761_Y [12] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67464' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3053.$and$<techmap.v>:260$43762_Y [12] = \wbm.vgate_cnt [12]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67618' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3053.$not$<techmap.v>:258$43760_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67601' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3053.$ternary$<techmap.v>:258$43761_Y [11] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67463' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3053.$and$<techmap.v>:260$43762_Y [11] = \wbm.vgate_cnt [11]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67617' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3053.$not$<techmap.v>:258$43760_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67600' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3053.$ternary$<techmap.v>:258$43761_Y [10] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67462' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3053.$and$<techmap.v>:260$43762_Y [10] = \wbm.vgate_cnt [10]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67616' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3053.$not$<techmap.v>:258$43760_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67599' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3053.$ternary$<techmap.v>:258$43761_Y [9] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67461' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3053.$and$<techmap.v>:260$43762_Y [9] = \wbm.vgate_cnt [9]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67615' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3053.$not$<techmap.v>:258$43760_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67598' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3053.$ternary$<techmap.v>:258$43761_Y [8] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67460' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3053.$and$<techmap.v>:260$43762_Y [8] = \wbm.vgate_cnt [8]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67614' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3053.$not$<techmap.v>:258$43760_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67597' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3053.$ternary$<techmap.v>:258$43761_Y [7] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67459' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3053.$and$<techmap.v>:260$43762_Y [7] = \wbm.vgate_cnt [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67613' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3053.$not$<techmap.v>:258$43760_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67596' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3053.$ternary$<techmap.v>:258$43761_Y [6] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67458' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3053.$and$<techmap.v>:260$43762_Y [6] = \wbm.vgate_cnt [6]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67612' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3053.$not$<techmap.v>:258$43760_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67595' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3053.$ternary$<techmap.v>:258$43761_Y [5] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67457' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3053.$and$<techmap.v>:260$43762_Y [5] = \wbm.vgate_cnt [5]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67611' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3053.$not$<techmap.v>:258$43760_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67594' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3053.$ternary$<techmap.v>:258$43761_Y [4] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67456' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3053.$and$<techmap.v>:260$43762_Y [4] = \wbm.vgate_cnt [4]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67610' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3053.$not$<techmap.v>:258$43760_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67593' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3053.$ternary$<techmap.v>:258$43761_Y [3] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67455' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3053.$and$<techmap.v>:260$43762_Y [3] = \wbm.vgate_cnt [3]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67609' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3053.$not$<techmap.v>:258$43760_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67592' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3053.$ternary$<techmap.v>:258$43761_Y [2] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67454' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3053.$and$<techmap.v>:260$43762_Y [2] = \wbm.vgate_cnt [2]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67607' (1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3053.$not$<techmap.v>:258$43760_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67590' (101) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3053.$ternary$<techmap.v>:258$43761_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67452' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3053.$and$<techmap.v>:260$43762_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67453' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3053.$and$<techmap.v>:260$43762_Y [1] = \wbm.vgate_cnt [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$67433' (01) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3053.$xor$<techmap.v>:262$43763_Y [16] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$67417' (?0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3053.$xor$<techmap.v>:262$43763_Y [0] = \wbm.vgate_cnt [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70599' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$and$<techmap.v>:212$67507_Y = \wbm.vgate_cnt [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70560' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3055 [0] = \wbm.vgate_cnt [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70561' (1?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3053.lcu.$and$<techmap.v>:229$67587_Y = $auto$alumacc.cc:484:replace_alu$3055 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70533' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3055 [16] = $auto$alumacc.cc:484:replace_alu$3055 [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$67451' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3053.$xor$<techmap.v>:263$43764_Y [17] = $auto$alumacc.cc:484:replace_alu$3055 [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67415' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3056.$ternary$<techmap.v>:258$31327_Y = \pixel_generator.color_proc.vdat_buffer_rreq'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$67412' (?0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3056.$xor$<techmap.v>:263$31330_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$3056.$xor$<techmap.v>:262$31329_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70434' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3056.lcu.$and$<techmap.v>:212$66233_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70433' (?0) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3058 = $techmap$auto$alumacc.cc:470:replace_alu$3056.$and$<techmap.v>:260$31328_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$67413' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3056.$xor$<techmap.v>:263$31330_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$3056.$and$<techmap.v>:260$31328_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67405' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3059.$ternary$<techmap.v>:258$31322_Y [4] = \wbm.data_fifo.nword [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67402' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3059.$ternary$<techmap.v>:258$31322_Y [1] = \wbm.data_fifo.nword [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67401' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3059.$ternary$<techmap.v>:258$31322_Y [0] = \wbm.data_fifo.nword [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67403' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3059.$ternary$<techmap.v>:258$31322_Y [2] = \wbm.data_fifo.nword [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67404' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3059.$ternary$<techmap.v>:258$31322_Y [3] = \wbm.data_fifo.nword [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67400' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3059.$and$<techmap.v>:260$31323_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67399' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3059.$and$<techmap.v>:260$31323_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67398' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3059.$and$<techmap.v>:260$31323_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67396' (1?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3059.$and$<techmap.v>:260$31323_Y [0] = \wbm.data_fifo.nword [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67397' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3059.$and$<techmap.v>:260$31323_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$67389' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3059.$xor$<techmap.v>:262$31324_Y [4] = \wbm.data_fifo.nword [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$67388' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3059.$xor$<techmap.v>:262$31324_Y [3] = \wbm.data_fifo.nword [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70445' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3059.lcu.$and$<techmap.v>:221$66206_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70438' (00) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3059.lcu.$or$<techmap.v>:221$66207_Y = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$67386' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3059.$xor$<techmap.v>:262$31324_Y [1] = \wbm.data_fifo.nword [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70447' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3059.lcu.$and$<techmap.v>:212$66201_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70440' (?0) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3061 [0] = \wbm.data_fifo.nword [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70439' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3061 [1] = $techmap$auto$alumacc.cc:470:replace_alu$3059.lcu.$and$<techmap.v>:221$66203_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$67387' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3059.$xor$<techmap.v>:262$31324_Y [2] = \wbm.data_fifo.nword [2]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70437' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3061 [3] = $techmap$auto$alumacc.cc:470:replace_alu$3059.lcu.$and$<techmap.v>:221$66209_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70435' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3061 [4] = $techmap$auto$alumacc.cc:470:replace_alu$3059.lcu.$and$<techmap.v>:229$66215_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$67395' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3059.$xor$<techmap.v>:263$31325_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$3059.lcu.$and$<techmap.v>:229$66215_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70436' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3061 [2] = $techmap$auto$alumacc.cc:470:replace_alu$3059.lcu.$and$<techmap.v>:229$66212_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$67390' (?0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3059.$xor$<techmap.v>:263$31325_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$3059.$xor$<techmap.v>:262$31324_Y [0]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67384' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3062.$not$<techmap.v>:258$33221_Y [4] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67383' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3062.$not$<techmap.v>:258$33221_Y [3] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67382' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3062.$not$<techmap.v>:258$33221_Y [2] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67380' (1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3062.$not$<techmap.v>:258$33221_Y [0] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$67381' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3062.$not$<techmap.v>:258$33221_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67379' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3062.$ternary$<techmap.v>:258$33222_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67376' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3062.$ternary$<techmap.v>:258$33222_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67375' (101) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3062.$ternary$<techmap.v>:258$33222_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67377' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3062.$ternary$<techmap.v>:258$33222_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$67378' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3062.$ternary$<techmap.v>:258$33222_Y [3] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67374' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3062.$and$<techmap.v>:260$33223_Y [4] = \wbm.data_fifo.nword [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67373' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3062.$and$<techmap.v>:260$33223_Y [3] = \wbm.data_fifo.nword [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67372' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3062.$and$<techmap.v>:260$33223_Y [2] = \wbm.data_fifo.nword [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67370' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3062.$and$<techmap.v>:260$33223_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67371' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3062.$and$<techmap.v>:260$33223_Y [1] = \wbm.data_fifo.nword [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$67359' (?0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3062.$xor$<techmap.v>:262$33224_Y [0] = \wbm.data_fifo.nword [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70460' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3062.lcu.$and$<techmap.v>:212$66201_Y = \wbm.data_fifo.nword [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70453' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3064 [0] = \wbm.data_fifo.nword [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$67369' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3062.$xor$<techmap.v>:263$33225_Y [5] = $auto$alumacc.cc:484:replace_alu$3064 [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39178' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$39172 [4] = \wbs_adr_i [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39179' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$39172 [5] = \wbs_adr_i [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39176' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$39172 [2] = \wbs_adr_i [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39177' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$39172 [3] = \wbs_adr_i [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39198' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$39192 [4] = \wbs_adr_i [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39199' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$39192 [5] = \wbs_adr_i [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39194' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$39192 [0] = \wbs_adr_i [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39195' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$39192 [1] = \wbs_adr_i [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39197' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$39192 [3] = \wbs_adr_i [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39218' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$39212 [4] = \wbs_adr_i [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39219' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$39212 [5] = \wbs_adr_i [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39215' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$39212 [1] = \wbs_adr_i [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39217' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$39212 [3] = \wbs_adr_i [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39238' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$39232 [4] = \wbs_adr_i [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39239' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$39232 [5] = \wbs_adr_i [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39234' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$39232 [0] = \wbs_adr_i [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39237' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$39232 [3] = \wbs_adr_i [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39258' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$39252 [4] = \wbs_adr_i [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39259' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$39252 [5] = \wbs_adr_i [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39254' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$39252 [0] = \wbs_adr_i [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39255' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$39252 [1] = \wbs_adr_i [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39278' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$39272 [4] = \wbs_adr_i [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39279' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$39272 [5] = \wbs_adr_i [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39275' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$39272 [1] = \wbs_adr_i [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39323' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$39316 [5] = \wbs_adr_i [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39318' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$39316 [0] = \wbs_adr_i [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39319' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$39316 [1] = \wbs_adr_i [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39343' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$39336 [5] = \wbs_adr_i [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39339' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$39336 [1] = \wbs_adr_i [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39158' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$39152 [4] = \wbs_adr_i [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39159' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$39152 [5] = \wbs_adr_i [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39154' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$39152 [0] = \wbs_adr_i [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39156' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$39152 [2] = \wbs_adr_i [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39157' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$39152 [3] = \wbs_adr_i [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39497' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$39491 [4] = \wbs_adr_i [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39498' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$39491 [5] = \wbs_adr_i [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39494' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$39491 [1] = \wbs_adr_i [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39495' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$39491 [2] = \wbs_adr_i [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39496' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$39491 [3] = \wbs_adr_i [5]'.
Replacing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$39666' (00) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:168:logic_reduce$39662 [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$39669' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:168:logic_reduce$39667 [1] = $auto$simplemap.cc:168:logic_reduce$39662 [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67227' (const_and) in module `\vga_enh_top' with constant driver `$techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39360_Y [10] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$66809' (0?) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$66807 [1] = $techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39361_Y [10]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67291' (const_and) in module `\vga_enh_top' with constant driver `$techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39358_Y [10] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$66808' (0?) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$66807 [0] = $techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39359_Y [10]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67226' (const_and) in module `\vga_enh_top' with constant driver `$techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39360_Y [9] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$66823' (0?) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$66821 [1] = $techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39361_Y [9]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67290' (const_and) in module `\vga_enh_top' with constant driver `$techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39358_Y [9] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$66822' (0?) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$66821 [0] = $techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39359_Y [9]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67225' (const_and) in module `\vga_enh_top' with constant driver `$techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39360_Y [8] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$66837' (0?) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$66835 [1] = $techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39361_Y [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67289' (const_and) in module `\vga_enh_top' with constant driver `$techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39358_Y [8] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$66836' (0?) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$66835 [0] = $techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39359_Y [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67224' (const_and) in module `\vga_enh_top' with constant driver `$techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39360_Y [7] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$66851' (0?) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$66849 [1] = $techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39361_Y [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67288' (const_and) in module `\vga_enh_top' with constant driver `$techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39358_Y [7] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$66850' (0?) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$66849 [0] = $techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39359_Y [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67223' (const_and) in module `\vga_enh_top' with constant driver `$techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39360_Y [6] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$66865' (0?) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$66863 [1] = $techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39361_Y [6]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67287' (const_and) in module `\vga_enh_top' with constant driver `$techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39358_Y [6] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$66864' (0?) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$66863 [0] = $techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39359_Y [6]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67222' (const_and) in module `\vga_enh_top' with constant driver `$techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39360_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$66879' (0?) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$66877 [1] = $techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39361_Y [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67286' (const_and) in module `\vga_enh_top' with constant driver `$techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39358_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$66878' (0?) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$66877 [0] = $techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39359_Y [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67221' (const_and) in module `\vga_enh_top' with constant driver `$techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39360_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$66893' (0?) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$66891 [1] = $techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39361_Y [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67285' (const_and) in module `\vga_enh_top' with constant driver `$techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39358_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$66892' (0?) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$66891 [0] = $techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39359_Y [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67220' (const_and) in module `\vga_enh_top' with constant driver `$techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39360_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$66907' (0?) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$66905 [1] = $techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39361_Y [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67284' (const_and) in module `\vga_enh_top' with constant driver `$techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39358_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$66906' (0?) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$66905 [0] = $techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39359_Y [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67219' (const_and) in module `\vga_enh_top' with constant driver `$techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39360_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$66921' (0?) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$66919 [1] = $techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39361_Y [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67283' (const_and) in module `\vga_enh_top' with constant driver `$techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39358_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$66920' (0?) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$66919 [0] = $techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39359_Y [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67153' (const_and) in module `\vga_enh_top' with constant driver `$techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39362_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67121' (const_and) in module `\vga_enh_top' with constant driver `$techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39363_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$66950' (00) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$66947 [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$66955' (0?) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$66953 [1] = $auto$simplemap.cc:127:simplemap_reduce$66947 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67217' (const_and) in module `\vga_enh_top' with constant driver `$techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39360_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$66949' (0?) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$66947 [1] = $techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39361_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67281' (const_and) in module `\vga_enh_top' with constant driver `$techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39358_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$66948' (0?) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$66947 [0] = $techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39359_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67154' (const_and) in module `\vga_enh_top' with constant driver `$techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39362_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67122' (const_and) in module `\vga_enh_top' with constant driver `$techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39363_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$66936' (00) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$66933 [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$66941' (0?) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$66939 [1] = $auto$simplemap.cc:127:simplemap_reduce$66933 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67218' (const_and) in module `\vga_enh_top' with constant driver `$techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39360_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$66935' (0?) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$66933 [1] = $techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39361_Y [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67282' (const_and) in module `\vga_enh_top' with constant driver `$techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39358_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$66934' (0?) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$66933 [0] = $techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39359_Y [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$44807' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$44804 [1] = \wbs.ctrl [10]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$44816' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$44814 [0] = \wbs.ctrl [9]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$66494' (const_and) in module `\vga_enh_top' with constant driver `$techmap$techmap\wbm.$procmux$2252.$and$<techmap.v>:434$35319_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$66478' (const_and) in module `\vga_enh_top' with constant driver `$techmap$techmap\wbm.$procmux$2252.$and$<techmap.v>:434$35320_Y [15] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$66434' (00) in module `\vga_enh_top' with constant driver `$techmap$techmap\wbm.$procmux$2252.$reduce_or$<techmap.v>:441$35336_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$66493' (const_and) in module `\vga_enh_top' with constant driver `$techmap$techmap\wbm.$procmux$2252.$and$<techmap.v>:434$35319_Y [14] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$66432' (0?) in module `\vga_enh_top' with constant driver `$techmap$techmap\wbm.$procmux$2252.$reduce_or$<techmap.v>:441$35335_Y = $techmap$techmap\wbm.$procmux$2252.$and$<techmap.v>:434$35320_Y [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$66423' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3008.$ternary$<techmap.v>:258$31590_Y [6] = \line_fifo.wptr [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$66422' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3008.$ternary$<techmap.v>:258$31590_Y [5] = \line_fifo.wptr [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$66421' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3008.$ternary$<techmap.v>:258$31590_Y [4] = \line_fifo.wptr [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$66418' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3008.$ternary$<techmap.v>:258$31590_Y [1] = \line_fifo.wptr [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$66417' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3008.$ternary$<techmap.v>:258$31590_Y [0] = \line_fifo.wptr [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$66419' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3008.$ternary$<techmap.v>:258$31590_Y [2] = \line_fifo.wptr [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$66420' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3008.$ternary$<techmap.v>:258$31590_Y [3] = \line_fifo.wptr [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$66416' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3008.$and$<techmap.v>:260$31591_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$66415' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3008.$and$<techmap.v>:260$31591_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$66414' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3008.$and$<techmap.v>:260$31591_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$66413' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3008.$and$<techmap.v>:260$31591_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$66412' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3008.$and$<techmap.v>:260$31591_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$66410' (1?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3008.$and$<techmap.v>:260$31591_Y [0] = \line_fifo.wptr [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$66411' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3008.$and$<techmap.v>:260$31591_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$66401' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3008.$xor$<techmap.v>:262$31592_Y [6] = \line_fifo.wptr [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$66400' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3008.$xor$<techmap.v>:262$31592_Y [5] = \line_fifo.wptr [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70477' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3008.lcu.$and$<techmap.v>:221$66302_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70466' (00) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3008.lcu.$or$<techmap.v>:221$66303_Y = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$66398' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3008.$xor$<techmap.v>:262$31592_Y [3] = \line_fifo.wptr [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70478' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3008.lcu.$and$<techmap.v>:221$66299_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70467' (00) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3008.lcu.$or$<techmap.v>:221$66300_Y = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$66396' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3008.$xor$<techmap.v>:262$31592_Y [1] = \line_fifo.wptr [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70480' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3008.lcu.$and$<techmap.v>:212$66294_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70469' (?0) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3010 [0] = \line_fifo.wptr [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70468' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3010 [1] = $techmap$auto$alumacc.cc:470:replace_alu$3008.lcu.$and$<techmap.v>:221$66296_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$66397' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3008.$xor$<techmap.v>:262$31592_Y [2] = \line_fifo.wptr [2]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70465' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3010 [3] = $techmap$auto$alumacc.cc:470:replace_alu$3008.lcu.$and$<techmap.v>:221$66305_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$66399' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3008.$xor$<techmap.v>:262$31592_Y [4] = \line_fifo.wptr [4]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70464' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3010 [5] = $techmap$auto$alumacc.cc:470:replace_alu$3008.lcu.$and$<techmap.v>:229$66308_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70461' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3010 [6] = $techmap$auto$alumacc.cc:470:replace_alu$3008.lcu.$and$<techmap.v>:229$66317_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$66409' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3008.$xor$<techmap.v>:263$31593_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$3008.lcu.$and$<techmap.v>:229$66317_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70462' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3010 [4] = $techmap$auto$alumacc.cc:470:replace_alu$3008.lcu.$and$<techmap.v>:229$66314_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70463' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3010 [2] = $techmap$auto$alumacc.cc:470:replace_alu$3008.lcu.$and$<techmap.v>:229$66311_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$66402' (?0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3008.$xor$<techmap.v>:263$31593_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$3008.$xor$<techmap.v>:262$31592_Y [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$35148' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$35145 [1] = \wbs.ctrl [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$35157' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$35155 [0] = \wbs.ctrl [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$66380' (const_and) in module `\vga_enh_top' with constant driver `$techmap$techmap\wbm.$procmux$2281.$and$<techmap.v>:434$35169_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$66377' (const_and) in module `\vga_enh_top' with constant driver `$techmap$techmap\wbm.$procmux$2281.$and$<techmap.v>:434$35170_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$66367' (00) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$66365 [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$66386' (1?) in module `\vga_enh_top' with constant driver `$techmap$techmap\wbm.$procmux$2281.$and$<techmap.v>:434$35167_Y [2] = $techmap\wbm.$procmux$2282_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$66383' (const_and) in module `\vga_enh_top' with constant driver `$techmap$techmap\wbm.$procmux$2281.$and$<techmap.v>:434$35168_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$66366' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$66365 [0] = $techmap\wbm.$procmux$2282_CMP'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$66369' (?0) in module `\vga_enh_top' with constant driver `$techmap$techmap\wbm.$procmux$2281.$reduce_or$<techmap.v>:441$35173_Y = $techmap\wbm.$procmux$2282_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$66378' (1?) in module `\vga_enh_top' with constant driver `$techmap$techmap\wbm.$procmux$2281.$and$<techmap.v>:434$35169_Y [0] = $techmap\wbm.$procmux$2284_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$66375' (const_and) in module `\vga_enh_top' with constant driver `$techmap$techmap\wbm.$procmux$2281.$and$<techmap.v>:434$35170_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$66372' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$66370 [1] = $techmap\wbm.$procmux$2284_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$66384' (1?) in module `\vga_enh_top' with constant driver `$techmap$techmap\wbm.$procmux$2281.$and$<techmap.v>:434$35167_Y [0] = $techmap\wbm.$procmux$2282_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$66381' (1?) in module `\vga_enh_top' with constant driver `$techmap$techmap\wbm.$procmux$2281.$and$<techmap.v>:434$35168_Y [0] = $techmap\wbm.$procmux$2283_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$66379' (const_and) in module `\vga_enh_top' with constant driver `$techmap$techmap\wbm.$procmux$2281.$and$<techmap.v>:434$35169_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$66376' (const_and) in module `\vga_enh_top' with constant driver `$techmap$techmap\wbm.$procmux$2281.$and$<techmap.v>:434$35170_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$66362' (00) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$66360 [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$66385' (1?) in module `\vga_enh_top' with constant driver `$techmap$techmap\wbm.$procmux$2281.$and$<techmap.v>:434$35167_Y [1] = $techmap\wbm.$procmux$2282_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$66382' (1?) in module `\vga_enh_top' with constant driver `$techmap$techmap\wbm.$procmux$2281.$and$<techmap.v>:434$35168_Y [1] = $techmap\wbm.$procmux$2283_CMP'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$66364' (?0) in module `\vga_enh_top' with constant driver `$techmap$techmap\wbm.$procmux$2281.$reduce_or$<techmap.v>:441$35172_Y = $auto$simplemap.cc:127:simplemap_reduce$66360 [0]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$66359' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3023.$not$<techmap.v>:258$33221_Y [4] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$66358' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3023.$not$<techmap.v>:258$33221_Y [3] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$66357' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3023.$not$<techmap.v>:258$33221_Y [2] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$66355' (1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3023.$not$<techmap.v>:258$33221_Y [0] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$66356' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3023.$not$<techmap.v>:258$33221_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$66354' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3023.$ternary$<techmap.v>:258$33222_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$66351' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3023.$ternary$<techmap.v>:258$33222_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$66350' (101) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3023.$ternary$<techmap.v>:258$33222_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$66352' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3023.$ternary$<techmap.v>:258$33222_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$66353' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3023.$ternary$<techmap.v>:258$33222_Y [3] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$66349' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3023.$and$<techmap.v>:260$33223_Y [4] = \pixel_generator.rgb_fifo.nword [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$66348' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3023.$and$<techmap.v>:260$33223_Y [3] = \pixel_generator.rgb_fifo.nword [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$66347' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3023.$and$<techmap.v>:260$33223_Y [2] = \pixel_generator.rgb_fifo.nword [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$66345' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3023.$and$<techmap.v>:260$33223_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$66346' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3023.$and$<techmap.v>:260$33223_Y [1] = \pixel_generator.rgb_fifo.nword [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$66334' (?0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3023.$xor$<techmap.v>:262$33224_Y [0] = \pixel_generator.rgb_fifo.nword [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70493' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3023.lcu.$and$<techmap.v>:212$66201_Y = \pixel_generator.rgb_fifo.nword [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70486' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3025 [0] = \pixel_generator.rgb_fifo.nword [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$66344' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3023.$xor$<techmap.v>:263$33225_Y [5] = $auto$alumacc.cc:484:replace_alu$3025 [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$66326' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3002.$ternary$<techmap.v>:258$31590_Y [6] = \line_fifo.rptr [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$66325' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3002.$ternary$<techmap.v>:258$31590_Y [5] = \line_fifo.rptr [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$66324' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3002.$ternary$<techmap.v>:258$31590_Y [4] = \line_fifo.rptr [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$66321' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3002.$ternary$<techmap.v>:258$31590_Y [1] = \line_fifo.rptr [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$66320' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3002.$ternary$<techmap.v>:258$31590_Y [0] = \line_fifo.rptr [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$66322' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3002.$ternary$<techmap.v>:258$31590_Y [2] = \line_fifo.rptr [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$66323' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3002.$ternary$<techmap.v>:258$31590_Y [3] = \line_fifo.rptr [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$66278' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3002.$and$<techmap.v>:260$31591_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$66277' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3002.$and$<techmap.v>:260$31591_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$66276' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3002.$and$<techmap.v>:260$31591_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$66275' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3002.$and$<techmap.v>:260$31591_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$66274' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3002.$and$<techmap.v>:260$31591_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$66272' (1?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3002.$and$<techmap.v>:260$31591_Y [0] = \line_fifo.rptr [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$66273' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3002.$and$<techmap.v>:260$31591_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$66263' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3002.$xor$<techmap.v>:262$31592_Y [6] = \line_fifo.rptr [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$66262' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3002.$xor$<techmap.v>:262$31592_Y [5] = \line_fifo.rptr [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70529' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3002.lcu.$and$<techmap.v>:221$66302_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70499' (00) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3002.lcu.$or$<techmap.v>:221$66303_Y = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$66260' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3002.$xor$<techmap.v>:262$31592_Y [3] = \line_fifo.rptr [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70530' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3002.lcu.$and$<techmap.v>:221$66299_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70500' (00) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3002.lcu.$or$<techmap.v>:221$66300_Y = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$66258' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3002.$xor$<techmap.v>:262$31592_Y [1] = \line_fifo.rptr [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70532' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3002.lcu.$and$<techmap.v>:212$66294_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70502' (?0) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3004 [0] = \line_fifo.rptr [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70501' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3004 [1] = $techmap$auto$alumacc.cc:470:replace_alu$3002.lcu.$and$<techmap.v>:221$66296_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$66259' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3002.$xor$<techmap.v>:262$31592_Y [2] = \line_fifo.rptr [2]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70498' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3004 [3] = $techmap$auto$alumacc.cc:470:replace_alu$3002.lcu.$and$<techmap.v>:221$66305_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$66261' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3002.$xor$<techmap.v>:262$31592_Y [4] = \line_fifo.rptr [4]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70497' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3004 [5] = $techmap$auto$alumacc.cc:470:replace_alu$3002.lcu.$and$<techmap.v>:229$66308_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70494' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3004 [6] = $techmap$auto$alumacc.cc:470:replace_alu$3002.lcu.$and$<techmap.v>:229$66317_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$66271' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3002.$xor$<techmap.v>:263$31593_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$3002.lcu.$and$<techmap.v>:229$66317_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70495' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3004 [4] = $techmap$auto$alumacc.cc:470:replace_alu$3002.lcu.$and$<techmap.v>:229$66314_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70496' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3004 [2] = $techmap$auto$alumacc.cc:470:replace_alu$3002.lcu.$and$<techmap.v>:229$66311_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$66264' (?0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3002.$xor$<techmap.v>:263$31593_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$3002.$xor$<techmap.v>:262$31592_Y [0]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$66256' (0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3014.$not$<techmap.v>:258$31512_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$66254' (011) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3014.$ternary$<techmap.v>:258$31513_Y [1] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$66255' (1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3014.$not$<techmap.v>:258$31512_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$66253' (101) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3014.$ternary$<techmap.v>:258$31513_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$66242' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3014.$and$<techmap.v>:260$31514_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$66243' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3014.$and$<techmap.v>:260$31514_Y [1] = \pixel_generator.color_proc.colcnt [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$66237' (?0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3014.$xor$<techmap.v>:262$31515_Y [0] = \pixel_generator.color_proc.colcnt [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70511' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3014.lcu.$and$<techmap.v>:212$66248_Y = \pixel_generator.color_proc.colcnt [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70509' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3016 [0] = \pixel_generator.color_proc.colcnt [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$66241' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3014.$xor$<techmap.v>:263$31516_Y [2] = $auto$alumacc.cc:484:replace_alu$3016 [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$66236' (double_invert) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3017.$not$<techmap.v>:258$31326_Y = \pixel_generator.color_proc.rgb_fifo_wreq'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$66235' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3017.$ternary$<techmap.v>:258$31327_Y = $techmap\pixel_generator.rgb_fifo.$not$vga_fifo.v:207$854_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$66229' (?0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3017.$xor$<techmap.v>:263$31330_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$3017.$xor$<techmap.v>:262$31329_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70513' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3017.lcu.$and$<techmap.v>:212$66233_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70512' (?0) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3019 = $techmap$auto$alumacc.cc:470:replace_alu$3017.$and$<techmap.v>:260$31328_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$66230' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3017.$xor$<techmap.v>:263$31330_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$3017.$and$<techmap.v>:260$31328_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$66222' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3020.$ternary$<techmap.v>:258$31322_Y [4] = \pixel_generator.rgb_fifo.nword [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$33857' (?1) in module `\vga_enh_top' with constant driver `\line_fifo_rreq = \pixel_generator.gate'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$31430' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$31427 [1] = $techmap\pixel_generator.color_proc.$reduce_or$vga_colproc.v:168$305_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$31431' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$31427 [2] = $auto$wreduce.cc:347:run$2996 [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$41673' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$41669 [2] = \pixel_generator.rgb_fifo.nword [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$41672' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$41669 [1] = \wbm.data_fifo.empty'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$32878' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$32875 [1] = \wbm.data_fifo.empty'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$32922' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$32919 [1] = $techmap\pixel_generator.color_proc.$reduce_or$vga_colproc.v:168$305_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$35520' in module `vga_enh_top'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$35552' (double_invert) in module `\vga_enh_top' with constant driver `$auto$wreduce.cc:347:run$2998 [1] = $auto$simplemap.cc:168:logic_reduce$35566'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$67830' (01) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3044.$xor$<techmap.v>:262$44170_Y [3] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67838' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3044.$and$<techmap.v>:260$44169_Y [2] = \wbm.burst_cnt [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67837' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3044.$and$<techmap.v>:260$44169_Y [1] = \wbm.burst_cnt [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67836' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3044.$and$<techmap.v>:260$44169_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$67827' (?0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3044.$xor$<techmap.v>:262$44170_Y [0] = \wbm.burst_cnt [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70608' (?1) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3044.lcu.$and$<techmap.v>:212$67849_Y = \wbm.burst_cnt [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70295' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3046 [0] = \wbm.burst_cnt [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$35825' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$35823 [0] = \wbs.ctrl [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$35557' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$35553 [2] = \wbm.burst_cnt [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$35556' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$35553 [1] = \wbm.burst_cnt [1]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$35519' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$35521' in module `vga_enh_top'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$43676' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$43674 [0] = \line_fifo.swclr'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39009' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$38999 [8] = \wbs_adr_i [10]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39010' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$38999 [9] = \wbs_adr_i [11]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39001' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$38999 [0] = \wbs_adr_i [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39002' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$38999 [1] = \wbs_adr_i [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39004' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$38999 [3] = \wbs_adr_i [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39005' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$38999 [4] = \wbs_adr_i [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39006' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$38999 [5] = \wbs_adr_i [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39007' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$38999 [6] = \wbs_adr_i [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39008' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$38999 [7] = \wbs_adr_i [9]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38968' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38967' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38969' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38970' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38971' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38972' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38973' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38974' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38975' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38976' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38977' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38978' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38979' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38980' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38981' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38982' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38983' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38984' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38985' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38986' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38987' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38988' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38989' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38990' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38991' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38992' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38993' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38994' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38995' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38996' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38997' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38998' in module `vga_enh_top'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$38884' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$38874 [8] = \wbs_adr_i [10]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$38885' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$38874 [9] = \wbs_adr_i [11]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$38878' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$38874 [2] = \wbs_adr_i [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$38879' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$38874 [3] = \wbs_adr_i [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$38880' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$38874 [4] = \wbs_adr_i [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$38881' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$38874 [5] = \wbs_adr_i [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$38882' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$38874 [6] = \wbs_adr_i [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$38883' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$38874 [7] = \wbs_adr_i [9]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38843' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38842' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38844' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38845' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38846' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38847' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38848' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38849' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38850' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38851' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38852' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38853' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38854' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38855' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38856' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38857' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38858' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38859' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38860' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38861' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38862' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38863' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38864' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38865' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38866' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38867' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38868' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38869' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38870' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38871' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38872' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38873' in module `vga_enh_top'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$38759' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$38749 [8] = \wbs_adr_i [10]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$38760' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$38749 [9] = \wbs_adr_i [11]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$38751' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$38749 [0] = \wbs_adr_i [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$38753' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$38749 [2] = \wbs_adr_i [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$38754' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$38749 [3] = \wbs_adr_i [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$38755' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$38749 [4] = \wbs_adr_i [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$38756' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$38749 [5] = \wbs_adr_i [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$38757' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$38749 [6] = \wbs_adr_i [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$38758' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$38749 [7] = \wbs_adr_i [9]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38718' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38717' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38719' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38720' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38721' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38722' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38723' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38724' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38725' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38726' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38727' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38728' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38729' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38730' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38731' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38732' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38733' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38734' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38735' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38736' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38737' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38738' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38739' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38740' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38741' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38742' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38743' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38744' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38745' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38746' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38747' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38748' in module `vga_enh_top'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$38634' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$38624 [8] = \wbs_adr_i [10]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$38635' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$38624 [9] = \wbs_adr_i [11]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$38626' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$38624 [0] = \wbs_adr_i [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$38629' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$38624 [3] = \wbs_adr_i [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$38630' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$38624 [4] = \wbs_adr_i [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$38631' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$38624 [5] = \wbs_adr_i [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$38632' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$38624 [6] = \wbs_adr_i [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$38633' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$38624 [7] = \wbs_adr_i [9]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38595' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38594' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38596' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38597' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38598' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38599' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38600' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38601' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38602' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38603' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38604' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38605' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38606' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38607' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38608' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38609' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38610' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38611' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38612' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38613' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38614' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38615' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38616' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38617' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38618' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38619' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38620' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38621' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38622' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38623' in module `vga_enh_top'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$38515' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$38505 [8] = \wbs_adr_i [10]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$38516' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$38505 [9] = \wbs_adr_i [11]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$38508' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$38505 [1] = \wbs_adr_i [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$38510' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$38505 [3] = \wbs_adr_i [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$38511' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$38505 [4] = \wbs_adr_i [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$38512' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$38505 [5] = \wbs_adr_i [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$38513' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$38505 [6] = \wbs_adr_i [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$38514' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$38505 [7] = \wbs_adr_i [9]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38476' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38475' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38477' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38478' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38479' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38480' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38481' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38482' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38483' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38484' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38485' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38486' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38487' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38488' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38489' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38490' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38491' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38492' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38493' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38494' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38495' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38496' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38497' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38498' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38499' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38500' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38501' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38502' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38503' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38504' in module `vga_enh_top'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39529' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$39519 [8] = \wbs_adr_i [10]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39530' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$39519 [9] = \wbs_adr_i [11]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39522' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$39519 [1] = \wbs_adr_i [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39526' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$39519 [5] = \wbs_adr_i [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39527' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$39519 [6] = \wbs_adr_i [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39528' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$39519 [7] = \wbs_adr_i [9]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38395' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38394' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38396' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38397' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38398' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38399' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38400' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38401' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38402' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38403' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38404' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38405' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38406' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38407' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38408' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38409' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38410' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38411' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38412' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38413' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38414' in module `vga_enh_top'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$38333' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$38323 [8] = \wbs_adr_i [10]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$38334' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$38323 [9] = \wbs_adr_i [11]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$38325' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$38323 [0] = \wbs_adr_i [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$38326' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$38323 [1] = \wbs_adr_i [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$38330' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$38323 [5] = \wbs_adr_i [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$38331' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$38323 [6] = \wbs_adr_i [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$38332' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$38323 [7] = \wbs_adr_i [9]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38292' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38291' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38293' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38294' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38295' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38296' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38297' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38298' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38299' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38300' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38301' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38302' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38303' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38304' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38305' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38306' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38307' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38308' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38309' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38310' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38311' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38312' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38313' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38314' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38315' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38316' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38317' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38318' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38319' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38320' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38321' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38322' in module `vga_enh_top'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39559' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$39549 [8] = \wbs_adr_i [10]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39560' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$39549 [9] = \wbs_adr_i [11]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39552' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$39549 [1] = \wbs_adr_i [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39555' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$39549 [4] = \wbs_adr_i [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39556' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$39549 [5] = \wbs_adr_i [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39557' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$39549 [6] = \wbs_adr_i [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39558' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$39549 [7] = \wbs_adr_i [9]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38207' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38206' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38208' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38209' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38210' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38211' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38212' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38213' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38214' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38215' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38216' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38217' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38218' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38219' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38220' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38221' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38222' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38223' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38224' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38225' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38226' in module `vga_enh_top'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$38145' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$38135 [8] = \wbs_adr_i [10]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$38146' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$38135 [9] = \wbs_adr_i [11]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$38137' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$38135 [0] = \wbs_adr_i [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$38138' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$38135 [1] = \wbs_adr_i [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$38141' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$38135 [4] = \wbs_adr_i [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$38142' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$38135 [5] = \wbs_adr_i [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$38143' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$38135 [6] = \wbs_adr_i [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$38144' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$38135 [7] = \wbs_adr_i [9]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38104' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38103' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38105' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38106' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38107' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38108' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38109' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38110' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38111' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38112' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38113' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38114' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38115' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38116' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38117' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38118' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38119' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38120' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38121' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38122' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38123' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38124' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38125' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38126' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38127' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38128' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38129' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38130' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38131' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38132' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38133' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$38134' in module `vga_enh_top'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$39605' (double_invert) in module `\vga_enh_top' with constant driver `$techmap\wbs.$not$vga_wb_slave.v:242$126_Y = $auto$simplemap.cc:256:simplemap_eqne$39735'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$40811' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$40807 [2] = $techmap\pixel_generator.color_proc.$eq$vga_colproc.v:213$318_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$40812' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$40807 [3] = \pixel_generator.rgb_fifo.nword [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$44479' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$44475 [2] = \pixel_generator.rgb_fifo.nword [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$49351' (?1) in module `\vga_enh_top' with constant driver `\pixel_generator.vtgen.vclk_ena = \pixel_generator.vtgen.hor_gen.Done'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$43178' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$43176 [0] = \line_fifo.swclr'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$43081' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$43079 [0] = \line_fifo.swclr'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$43118' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$43114 [2] = $techmap$auto$alumacc.cc:470:replace_alu$3032.$xor$<techmap.v>:263$43764_Y [16]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$43116' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$43114 [0] = \line_fifo.swclr'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$43221' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$43219 [0] = \line_fifo.swclr'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$43443' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$43439 [2] = $techmap$auto$alumacc.cc:470:replace_alu$3035.$xor$<techmap.v>:263$43764_Y [16]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$43441' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$43439 [0] = \line_fifo.swclr'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$43639' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$43637 [0] = \line_fifo.swclr'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70606' (1?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3044.lcu.$and$<techmap.v>:221$67854_Y = \wbm.burst_cnt [2]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70293' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3044.lcu.$or$<techmap.v>:221$67855_Y = \wbm.burst_cnt [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70297' (1?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3044.lcu.$and$<techmap.v>:222$67856_Y = $techmap$auto$alumacc.cc:470:replace_alu$3044.$xor$<techmap.v>:262$44170_Y [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$67835' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3044.$xor$<techmap.v>:263$44171_Y [4] = $auto$alumacc.cc:484:replace_alu$3046 [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$44134' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$44130 [2] = \pixel_generator.rgb_fifo.nword [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$44367' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$44364 [1] = $auto$wreduce.cc:347:run$2996 [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$44636' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$44633 [1] = \wbm.data_fifo.empty'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$44637' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$44633 [2] = $techmap\pixel_generator.color_proc.$eq$vga_colproc.v:213$318_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$44638' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$44633 [3] = \pixel_generator.rgb_fifo.nword [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$44871' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$44868 [1] = $techmap\pixel_generator.color_proc.$logic_and$vga_colproc.v:168$307_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$44979' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$44976 [1] = \wbs.ctrl [11]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$46127' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$46126' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$46128' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$46129' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$46130' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$46131' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$46132' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$46133' in module `vga_enh_top'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$66219' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3020.$ternary$<techmap.v>:258$31322_Y [1] = \pixel_generator.rgb_fifo.nword [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$66174' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3020.$xor$<techmap.v>:262$31324_Y [1] = \pixel_generator.rgb_fifo.nword [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$66218' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3020.$ternary$<techmap.v>:258$31322_Y [0] = \pixel_generator.rgb_fifo.nword [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$66184' (1?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3020.$and$<techmap.v>:260$31323_Y [0] = \pixel_generator.rgb_fifo.nword [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70526' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3020.lcu.$and$<techmap.v>:212$66201_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70519' (?0) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3022 [0] = \pixel_generator.rgb_fifo.nword [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$66178' (?0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3020.$xor$<techmap.v>:263$31325_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$3020.$xor$<techmap.v>:262$31324_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$66220' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3020.$ternary$<techmap.v>:258$31322_Y [2] = \pixel_generator.rgb_fifo.nword [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$66175' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3020.$xor$<techmap.v>:262$31324_Y [2] = \pixel_generator.rgb_fifo.nword [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$66185' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3020.$and$<techmap.v>:260$31323_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70518' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3022 [1] = $techmap$auto$alumacc.cc:470:replace_alu$3020.lcu.$and$<techmap.v>:221$66203_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$66221' (??0) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3020.$ternary$<techmap.v>:258$31322_Y [3] = \pixel_generator.rgb_fifo.nword [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$66176' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3020.$xor$<techmap.v>:262$31324_Y [3] = \pixel_generator.rgb_fifo.nword [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$66186' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3020.$and$<techmap.v>:260$31323_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70515' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3022 [2] = $techmap$auto$alumacc.cc:470:replace_alu$3020.lcu.$and$<techmap.v>:229$66212_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$66177' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3020.$xor$<techmap.v>:262$31324_Y [4] = \pixel_generator.rgb_fifo.nword [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$66187' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3020.$and$<techmap.v>:260$31323_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70524' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3020.lcu.$and$<techmap.v>:221$66206_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70517' (00) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3020.lcu.$or$<techmap.v>:221$66207_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70516' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3022 [3] = $techmap$auto$alumacc.cc:470:replace_alu$3020.lcu.$and$<techmap.v>:221$66209_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:235:simplemap_logbin$49099' (?1) in module `\vga_enh_top' with constant driver `$techmap\line_fifo.fifo_dc_mem.$0$memwr$\mem$generic_dpram.v:168$1053_EN[23:0]$1059 [23] = \line_fifo.fifo_dc_mem.we'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$53506' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$53503 [1] = \pixel_generator.rgb_fifo.nword [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$69654' (1?) in module `\vga_enh_top' with constant driver `$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2402.$and$<techmap.v>:434$52291_Y = \pixel_generator.vtgen.hor_gen.state [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$69761' (const_and) in module `\vga_enh_top' with constant driver `$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2350.$and$<techmap.v>:434$52466_Y [8] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$69710' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$69708 [1] = $techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2350.$and$<techmap.v>:434$52465_Y [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$69762' (const_and) in module `\vga_enh_top' with constant driver `$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2350.$and$<techmap.v>:434$52466_Y [9] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$69705' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$69703 [1] = $techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2350.$and$<techmap.v>:434$52465_Y [9]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$69763' (const_and) in module `\vga_enh_top' with constant driver `$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2350.$and$<techmap.v>:434$52466_Y [10] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$69700' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$69698 [1] = $techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2350.$and$<techmap.v>:434$52465_Y [10]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$69764' (const_and) in module `\vga_enh_top' with constant driver `$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2350.$and$<techmap.v>:434$52466_Y [11] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$69695' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$69693 [1] = $techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2350.$and$<techmap.v>:434$52465_Y [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$69765' (const_and) in module `\vga_enh_top' with constant driver `$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2350.$and$<techmap.v>:434$52466_Y [12] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$69690' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$69688 [1] = $techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2350.$and$<techmap.v>:434$52465_Y [12]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$69766' (const_and) in module `\vga_enh_top' with constant driver `$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2350.$and$<techmap.v>:434$52466_Y [13] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$69685' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$69683 [1] = $techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2350.$and$<techmap.v>:434$52465_Y [13]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$69767' (const_and) in module `\vga_enh_top' with constant driver `$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2350.$and$<techmap.v>:434$52466_Y [14] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$69675' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$69673 [1] = $techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2350.$and$<techmap.v>:434$52465_Y [14]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$69768' (const_and) in module `\vga_enh_top' with constant driver `$techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2350.$and$<techmap.v>:434$52466_Y [15] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$69680' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$69678 [1] = $techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2350.$and$<techmap.v>:434$52465_Y [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$66188' (const_and) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3020.$and$<techmap.v>:260$31323_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70514' (0?) in module `\vga_enh_top' with constant driver `$auto$alumacc.cc:484:replace_alu$3022 [4] = $techmap$auto$alumacc.cc:470:replace_alu$3020.lcu.$and$<techmap.v>:229$66215_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$66183' (0?) in module `\vga_enh_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$3020.$xor$<techmap.v>:263$31325_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$3020.lcu.$and$<techmap.v>:229$66215_Y'.

5.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$69234' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$69315'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$69232 [1] = $auto$simplemap.cc:127:simplemap_reduce$69312 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$69234' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$69313' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$69233'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$69312 [0] = $auto$simplemap.cc:127:simplemap_reduce$69232 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$69313' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$69121' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$69365'.
    Redirecting output \Y: $techmap$techmap\pixel_generator.color_proc.$procmux$1629.$and$<techmap.v>:434$45852_Y [5] = $techmap$techmap\pixel_generator.color_proc.$procmux$1539.$and$<techmap.v>:434$45391_Y [5]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$69121' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$69120' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$69364'.
    Redirecting output \Y: $techmap$techmap\pixel_generator.color_proc.$procmux$1629.$and$<techmap.v>:434$45852_Y [4] = $techmap$techmap\pixel_generator.color_proc.$procmux$1539.$and$<techmap.v>:434$45391_Y [4]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$69120' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$69119' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$69363'.
    Redirecting output \Y: $techmap$techmap\pixel_generator.color_proc.$procmux$1629.$and$<techmap.v>:434$45852_Y [3] = $techmap$techmap\pixel_generator.color_proc.$procmux$1539.$and$<techmap.v>:434$45391_Y [3]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$69119' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$69118' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$69362'.
    Redirecting output \Y: $techmap$techmap\pixel_generator.color_proc.$procmux$1629.$and$<techmap.v>:434$45852_Y [2] = $techmap$techmap\pixel_generator.color_proc.$procmux$1539.$and$<techmap.v>:434$45391_Y [2]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$69118' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$69116' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$69360'.
    Redirecting output \Y: $techmap$techmap\pixel_generator.color_proc.$procmux$1629.$and$<techmap.v>:434$45852_Y [0] = $techmap$techmap\pixel_generator.color_proc.$procmux$1539.$and$<techmap.v>:434$45391_Y [0]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$69116' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$69087' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$69315'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$69084 [2] = $auto$simplemap.cc:127:simplemap_reduce$69312 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$69087' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$69043' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$69277'.
    Redirecting output \Y: $techmap$techmap\pixel_generator.color_proc.$procmux$1659.$and$<techmap.v>:434$46022_Y [1] = $techmap$techmap\pixel_generator.color_proc.$procmux$1563.$and$<techmap.v>:434$45796_Y [0]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$69043' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$69045' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$69279'.
    Redirecting output \Y: $techmap$techmap\pixel_generator.color_proc.$procmux$1659.$and$<techmap.v>:434$46022_Y [3] = $techmap$techmap\pixel_generator.color_proc.$procmux$1563.$and$<techmap.v>:434$45796_Y [2]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$69045' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$69044' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$69278'.
    Redirecting output \Y: $techmap$techmap\pixel_generator.color_proc.$procmux$1659.$and$<techmap.v>:434$46022_Y [2] = $techmap$techmap\pixel_generator.color_proc.$procmux$1563.$and$<techmap.v>:434$45796_Y [1]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$69044' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$70298' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$70296'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$3044.lcu.$and$<techmap.v>:221$67857_Y = $techmap$auto$alumacc.cc:470:replace_alu$3044.lcu.$and$<techmap.v>:229$67860_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70298' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$68991' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$69315'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$68989 [1] = $auto$simplemap.cc:127:simplemap_reduce$69312 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$68991' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$68990' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$69233'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$68989 [0] = $auto$simplemap.cc:127:simplemap_reduce$69232 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$68990' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$68979' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$69217'.
    Redirecting output \Y: $techmap$techmap\pixel_generator.color_proc.$procmux$1694.$and$<techmap.v>:434$45867_Y [0] = $techmap$techmap\pixel_generator.color_proc.$procmux$1585.$and$<techmap.v>:434$35170_Y [0]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68979' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$68922' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$69315'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$68919 [2] = $auto$simplemap.cc:127:simplemap_reduce$69312 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$68922' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$68921' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$69086'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$68919 [1] = $auto$simplemap.cc:127:simplemap_reduce$69084 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$68921' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$68920' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$69233'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$68919 [0] = $auto$simplemap.cc:127:simplemap_reduce$69232 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$68920' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$68841' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$69315'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$68839 [1] = $auto$simplemap.cc:127:simplemap_reduce$69312 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$68841' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$68886' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$69279'.
    Redirecting output \Y: $techmap$techmap\pixel_generator.color_proc.$procmux$1702.$and$<techmap.v>:434$45796_Y [2] = $techmap$techmap\pixel_generator.color_proc.$procmux$1563.$and$<techmap.v>:434$45796_Y [2]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68886' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$68840' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$69233'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$68839 [0] = $auto$simplemap.cc:127:simplemap_reduce$69232 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$68840' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$68825' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$69218'.
    Redirecting output \Y: $techmap$techmap\pixel_generator.color_proc.$procmux$1846.$and$<techmap.v>:434$35170_Y [1] = $techmap$techmap\pixel_generator.color_proc.$procmux$1585.$and$<techmap.v>:434$35170_Y [1]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68825' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$68795' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$69366'.
    Redirecting output \Y: $techmap$techmap\pixel_generator.color_proc.$procmux$1748.$and$<techmap.v>:434$45390_Y [6] = $techmap$techmap\pixel_generator.color_proc.$procmux$1539.$and$<techmap.v>:434$45391_Y [6]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68795' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$68885' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$69278'.
    Redirecting output \Y: $techmap$techmap\pixel_generator.color_proc.$procmux$1702.$and$<techmap.v>:434$45796_Y [1] = $techmap$techmap\pixel_generator.color_proc.$procmux$1563.$and$<techmap.v>:434$45796_Y [1]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68885' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$68824' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$69217'.
    Redirecting output \Y: $techmap$techmap\pixel_generator.color_proc.$procmux$1846.$and$<techmap.v>:434$35170_Y [0] = $techmap$techmap\pixel_generator.color_proc.$procmux$1585.$and$<techmap.v>:434$35170_Y [0]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68824' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$68782' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$69353'.
    Redirecting output \Y: $techmap$techmap\pixel_generator.color_proc.$procmux$1748.$and$<techmap.v>:434$45391_Y [1] = $techmap$techmap\pixel_generator.color_proc.$procmux$1539.$and$<techmap.v>:434$45392_Y [1]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68782' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$68784' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$69355'.
    Redirecting output \Y: $techmap$techmap\pixel_generator.color_proc.$procmux$1748.$and$<techmap.v>:434$45391_Y [3] = $techmap$techmap\pixel_generator.color_proc.$procmux$1539.$and$<techmap.v>:434$45392_Y [3]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68784' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$67364' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$67385'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$3062.$xor$<techmap.v>:263$33225_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$3059.$xor$<techmap.v>:262$31324_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$67364' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$69179' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$69357'.
    Redirecting output \Y: $techmap$techmap\pixel_generator.color_proc.$procmux$1595.$and$<techmap.v>:434$45391_Y [5] = $techmap$techmap\pixel_generator.color_proc.$procmux$1539.$and$<techmap.v>:434$45392_Y [5]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$69179' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$70474' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$69933'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$3008.lcu.$and$<techmap.v>:222$66304_Y = $techmap$auto$alumacc.cc:470:replace_alu$3005.lcu.$and$<techmap.v>:222$66304_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70474' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$70475' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$69934'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$3008.lcu.$and$<techmap.v>:222$66301_Y = $techmap$auto$alumacc.cc:470:replace_alu$3005.lcu.$and$<techmap.v>:222$66301_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$70475' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$66371' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$66391'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$66370 [0] = $auto$simplemap.cc:127:simplemap_reduce$66390 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$66371' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$66361' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$66391'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$66360 [0] = $auto$simplemap.cc:127:simplemap_reduce$66390 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$66361' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$69354' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$68783'.
    Redirecting output \Y: $techmap$techmap\pixel_generator.color_proc.$procmux$1539.$and$<techmap.v>:434$45392_Y [2] = $techmap$techmap\pixel_generator.color_proc.$procmux$1748.$and$<techmap.v>:434$45391_Y [2]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$69354' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$69361' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$69117'.
    Redirecting output \Y: $techmap$techmap\pixel_generator.color_proc.$procmux$1539.$and$<techmap.v>:434$45391_Y [1] = $techmap$techmap\pixel_generator.color_proc.$procmux$1629.$and$<techmap.v>:434$45852_Y [1]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$69361' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$69175' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$69353'.
    Redirecting output \Y: $techmap$techmap\pixel_generator.color_proc.$procmux$1595.$and$<techmap.v>:434$45391_Y [1] = $techmap$techmap\pixel_generator.color_proc.$procmux$1539.$and$<techmap.v>:434$45392_Y [1]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$69175' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$69177' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$69355'.
    Redirecting output \Y: $techmap$techmap\pixel_generator.color_proc.$procmux$1595.$and$<techmap.v>:434$45391_Y [3] = $techmap$techmap\pixel_generator.color_proc.$procmux$1539.$and$<techmap.v>:434$45392_Y [3]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$69177' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$69356' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$68785'.
    Redirecting output \Y: $techmap$techmap\pixel_generator.color_proc.$procmux$1539.$and$<techmap.v>:434$45392_Y [4] = $techmap$techmap\pixel_generator.color_proc.$procmux$1748.$and$<techmap.v>:434$45391_Y [4]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$69356' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$66173' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$66339'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$3020.$xor$<techmap.v>:262$31324_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$3023.$xor$<techmap.v>:263$33225_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$66173' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$69314' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$69086'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$69312 [1] = $auto$simplemap.cc:127:simplemap_reduce$69084 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$69314' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$52598' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$53505'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$52596 [0] = $auto$simplemap.cc:250:simplemap_eqne$53503 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$52598' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$52585' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$53505'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$52583 [0] = $auto$simplemap.cc:250:simplemap_eqne$53503 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$52585' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$52574' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$53505'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$52572 [0] = $auto$simplemap.cc:250:simplemap_eqne$53503 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$52574' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$52575' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$66337'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$52572 [1] = $techmap$auto$alumacc.cc:470:replace_alu$3023.$xor$<techmap.v>:262$33224_Y [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$52575' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$52093' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$53505'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$52091 [0] = $auto$simplemap.cc:250:simplemap_eqne$53503 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$52093' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$50602' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$53505'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$50600 [0] = $auto$simplemap.cc:250:simplemap_eqne$53503 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$50602' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$46645' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$66239'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$46643 [0] = $techmap$auto$alumacc.cc:470:replace_alu$3014.$xor$<techmap.v>:263$31516_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$46645' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$69199' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$68806'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$69198 = $auto$simplemap.cc:127:simplemap_reduce$68805
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$69199' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$46467' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$66239'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$46465 [0] = $techmap$auto$alumacc.cc:470:replace_alu$3014.$xor$<techmap.v>:263$31516_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$46467' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$69176' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$68783'.
    Redirecting output \Y: $techmap$techmap\pixel_generator.color_proc.$procmux$1595.$and$<techmap.v>:434$45391_Y [2] = $techmap$techmap\pixel_generator.color_proc.$procmux$1748.$and$<techmap.v>:434$45391_Y [2]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$69176' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$46388' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$66239'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$46386 [0] = $techmap$auto$alumacc.cc:470:replace_alu$3014.$xor$<techmap.v>:263$31516_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$46388' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$46389' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$46399'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$46386 [1] = $auto$simplemap.cc:250:simplemap_eqne$46396 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$46389' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$46348' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$53505'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$46346 [0] = $auto$simplemap.cc:250:simplemap_eqne$53503 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$46348' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$46337' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$53505'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$46335 [0] = $auto$simplemap.cc:250:simplemap_eqne$53503 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$46337' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$69181' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$69359'.
    Redirecting output \Y: $techmap$techmap\pixel_generator.color_proc.$procmux$1595.$and$<techmap.v>:434$45391_Y [7] = $techmap$techmap\pixel_generator.color_proc.$procmux$1539.$and$<techmap.v>:434$45392_Y [7]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$69181' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$69123' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$69367'.
    Redirecting output \Y: $techmap$techmap\pixel_generator.color_proc.$procmux$1629.$and$<techmap.v>:434$45852_Y [7] = $techmap$techmap\pixel_generator.color_proc.$procmux$1539.$and$<techmap.v>:434$45391_Y [7]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$69123' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$69047' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$69281'.
    Redirecting output \Y: $techmap$techmap\pixel_generator.color_proc.$procmux$1659.$and$<techmap.v>:434$46022_Y [5] = $techmap$techmap\pixel_generator.color_proc.$procmux$1563.$and$<techmap.v>:434$45796_Y [4]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$69047' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$68980' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$69218'.
    Redirecting output \Y: $techmap$techmap\pixel_generator.color_proc.$procmux$1694.$and$<techmap.v>:434$45867_Y [1] = $techmap$techmap\pixel_generator.color_proc.$procmux$1585.$and$<techmap.v>:434$35170_Y [1]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68980' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$68888' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$69281'.
    Redirecting output \Y: $techmap$techmap\pixel_generator.color_proc.$procmux$1702.$and$<techmap.v>:434$45796_Y [4] = $techmap$techmap\pixel_generator.color_proc.$procmux$1563.$and$<techmap.v>:434$45796_Y [4]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68888' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$68826' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$69219'.
    Redirecting output \Y: $techmap$techmap\pixel_generator.color_proc.$procmux$1846.$and$<techmap.v>:434$35170_Y [2] = $techmap$techmap\pixel_generator.color_proc.$procmux$1585.$and$<techmap.v>:434$35170_Y [2]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68826' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$68796' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$69367'.
    Redirecting output \Y: $techmap$techmap\pixel_generator.color_proc.$procmux$1748.$and$<techmap.v>:434$45390_Y [7] = $techmap$techmap\pixel_generator.color_proc.$procmux$1539.$and$<techmap.v>:434$45391_Y [7]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68796' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$68788' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$69359'.
    Redirecting output \Y: $techmap$techmap\pixel_generator.color_proc.$procmux$1748.$and$<techmap.v>:434$45391_Y [7] = $techmap$techmap\pixel_generator.color_proc.$procmux$1539.$and$<techmap.v>:434$45392_Y [7]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68788' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$44978' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$53505'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$44976 [0] = $auto$simplemap.cc:250:simplemap_eqne$53503 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$44978' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$44980' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$46350'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$44976 [2] = $auto$simplemap.cc:250:simplemap_eqne$46346 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$44980' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$44870' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$53505'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$44868 [0] = $auto$simplemap.cc:250:simplemap_eqne$53503 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$44870' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$44841' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$44879'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$44840 = $auto$simplemap.cc:127:simplemap_reduce$44878 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$44841' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$44817' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$44828'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$44814 [1] = $auto$simplemap.cc:250:simplemap_eqne$44825 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$44817' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$44806' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$44827'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$44804 [0] = $auto$simplemap.cc:250:simplemap_eqne$44825 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$44806' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$44774' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$48560'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$44773 [0] = $auto$simplemap.cc:127:simplemap_reduce$48559
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$44774' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$44635' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$53505'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$44633 [0] = $auto$simplemap.cc:250:simplemap_eqne$53503 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$44635' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$44477' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$53505'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$44475 [0] = $auto$simplemap.cc:250:simplemap_eqne$53503 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$44477' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$44410' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$53505'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$44408 [0] = $auto$simplemap.cc:250:simplemap_eqne$53503 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$44410' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$69352' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$69174'.
    Redirecting output \Y: $techmap$techmap\pixel_generator.color_proc.$procmux$1539.$and$<techmap.v>:434$45392_Y [0] = $techmap$techmap\pixel_generator.color_proc.$procmux$1595.$and$<techmap.v>:434$45391_Y [0]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$69352' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$44366' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$53505'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$44364 [0] = $auto$simplemap.cc:250:simplemap_eqne$53503 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$44366' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$69122' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$69366'.
    Redirecting output \Y: $techmap$techmap\pixel_generator.color_proc.$procmux$1629.$and$<techmap.v>:434$45852_Y [6] = $techmap$techmap\pixel_generator.color_proc.$procmux$1539.$and$<techmap.v>:434$45391_Y [6]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$69122' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$69085' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$69233'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$69084 [0] = $auto$simplemap.cc:127:simplemap_reduce$69232 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$69085' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$44133' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$50603'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$44130 [1] = $auto$simplemap.cc:250:simplemap_eqne$50600 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$44133' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$44132' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$53505'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$44130 [0] = $auto$simplemap.cc:250:simplemap_eqne$53503 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$44132' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$69180' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$69358'.
    Redirecting output \Y: $techmap$techmap\pixel_generator.color_proc.$procmux$1595.$and$<techmap.v>:434$45391_Y [6] = $techmap$techmap\pixel_generator.color_proc.$procmux$1539.$and$<techmap.v>:434$45392_Y [6]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$69180' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$69042' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$69219'.
    Redirecting output \Y: $techmap$techmap\pixel_generator.color_proc.$procmux$1659.$and$<techmap.v>:434$46022_Y [0] = $techmap$techmap\pixel_generator.color_proc.$procmux$1585.$and$<techmap.v>:434$35170_Y [2]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$69042' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$68887' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$69280'.
    Redirecting output \Y: $techmap$techmap\pixel_generator.color_proc.$procmux$1702.$and$<techmap.v>:434$45796_Y [3] = $techmap$techmap\pixel_generator.color_proc.$procmux$1563.$and$<techmap.v>:434$45796_Y [3]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68887' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$68794' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$69365'.
    Redirecting output \Y: $techmap$techmap\pixel_generator.color_proc.$procmux$1748.$and$<techmap.v>:434$45390_Y [5] = $techmap$techmap\pixel_generator.color_proc.$procmux$1539.$and$<techmap.v>:434$45391_Y [5]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68794' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$68793' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$69364'.
    Redirecting output \Y: $techmap$techmap\pixel_generator.color_proc.$procmux$1748.$and$<techmap.v>:434$45390_Y [4] = $techmap$techmap\pixel_generator.color_proc.$procmux$1539.$and$<techmap.v>:434$45391_Y [4]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68793' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$68790' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$69117'.
    Redirecting output \Y: $techmap$techmap\pixel_generator.color_proc.$procmux$1748.$and$<techmap.v>:434$45390_Y [1] = $techmap$techmap\pixel_generator.color_proc.$procmux$1629.$and$<techmap.v>:434$45852_Y [1]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68790' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$68792' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$69363'.
    Redirecting output \Y: $techmap$techmap\pixel_generator.color_proc.$procmux$1748.$and$<techmap.v>:434$45390_Y [3] = $techmap$techmap\pixel_generator.color_proc.$procmux$1539.$and$<techmap.v>:434$45391_Y [3]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68792' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$68789' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$69360'.
    Redirecting output \Y: $techmap$techmap\pixel_generator.color_proc.$procmux$1748.$and$<techmap.v>:434$45390_Y [0] = $techmap$techmap\pixel_generator.color_proc.$procmux$1539.$and$<techmap.v>:434$45391_Y [0]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68789' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$68787' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$69358'.
    Redirecting output \Y: $techmap$techmap\pixel_generator.color_proc.$procmux$1748.$and$<techmap.v>:434$45391_Y [6] = $techmap$techmap\pixel_generator.color_proc.$procmux$1539.$and$<techmap.v>:434$45392_Y [6]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68787' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$68786' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$69357'.
    Redirecting output \Y: $techmap$techmap\pixel_generator.color_proc.$procmux$1748.$and$<techmap.v>:434$45391_Y [5] = $techmap$techmap\pixel_generator.color_proc.$procmux$1539.$and$<techmap.v>:434$45392_Y [5]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68786' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$68781' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$69174'.
    Redirecting output \Y: $techmap$techmap\pixel_generator.color_proc.$procmux$1748.$and$<techmap.v>:434$45391_Y [0] = $techmap$techmap\pixel_generator.color_proc.$procmux$1595.$and$<techmap.v>:434$45391_Y [0]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68781' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$68738' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$68806'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$68737 = $auto$simplemap.cc:127:simplemap_reduce$68805
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$68738' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$43222' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$43442'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$43219 [1] = $auto$simplemap.cc:250:simplemap_eqne$43439 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$43222' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$43179' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$43442'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$43176 [1] = $auto$simplemap.cc:250:simplemap_eqne$43439 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$43179' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$43117' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$43442'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$43114 [1] = $auto$simplemap.cc:250:simplemap_eqne$43439 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$43117' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$43082' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$43442'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$43079 [1] = $auto$simplemap.cc:250:simplemap_eqne$43439 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$43082' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$41671' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$53505'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$41669 [0] = $auto$simplemap.cc:250:simplemap_eqne$53503 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$41671' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$40817' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$44643'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$40815 [1] = $auto$simplemap.cc:127:simplemap_reduce$44641 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$40817' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$40810' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$50603'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$40807 [1] = $auto$simplemap.cc:250:simplemap_eqne$50600 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$40810' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$40809' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$53505'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$40807 [0] = $auto$simplemap.cc:250:simplemap_eqne$53503 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$40809' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$39566' is identical to cell `$auto$simplemap.cc:177:logic_reduce$39665'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$39563 [2] = $auto$simplemap.cc:168:logic_reduce$39662 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$39566' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$39538' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$39568'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$39533 [4] = $auto$simplemap.cc:127:simplemap_reduce$39563 [4]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$39538' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$39537' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$39567'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$39533 [3] = $auto$simplemap.cc:127:simplemap_reduce$39563 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$39537' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$39524' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$39554'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$39519 [3] = $auto$simplemap.cc:250:simplemap_eqne$39549 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39524' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$39523' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$39553'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$39519 [2] = $auto$simplemap.cc:250:simplemap_eqne$39549 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39523' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$39521' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$39551'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$39519 [0] = $auto$simplemap.cc:250:simplemap_eqne$39549 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39521' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$39504' is identical to cell `$auto$simplemap.cc:177:logic_reduce$39665'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$39501 [2] = $auto$simplemap.cc:168:logic_reduce$39662 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$39504' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$39503' is identical to cell `$auto$simplemap.cc:177:logic_reduce$39664'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$39501 [1] = $auto$simplemap.cc:168:logic_reduce$39662 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$39503' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$39493' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$39551'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$39491 [0] = $auto$simplemap.cc:250:simplemap_eqne$39549 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39493' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$39342' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$39525'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$39336 [4] = $auto$simplemap.cc:250:simplemap_eqne$39519 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39342' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$39341' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$39554'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$39336 [3] = $auto$simplemap.cc:250:simplemap_eqne$39549 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39341' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$39340' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$39553'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$39336 [2] = $auto$simplemap.cc:250:simplemap_eqne$39549 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39340' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$39338' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$39551'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$39336 [0] = $auto$simplemap.cc:250:simplemap_eqne$39549 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39338' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$39327' is identical to cell `$auto$simplemap.cc:177:logic_reduce$39663'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$39326 [0] = $auto$simplemap.cc:168:logic_reduce$39662 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$39327' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$39322' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$39525'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$39316 [4] = $auto$simplemap.cc:250:simplemap_eqne$39519 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39322' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$39321' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$39554'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$39316 [3] = $auto$simplemap.cc:250:simplemap_eqne$39549 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39321' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$39320' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$39553'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$39316 [2] = $auto$simplemap.cc:250:simplemap_eqne$39549 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39320' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$39285' is identical to cell `$auto$simplemap.cc:177:logic_reduce$39665'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$39282 [2] = $auto$simplemap.cc:168:logic_reduce$39662 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$39285' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$68645' is identical to cell `$auto$simplemap.cc:37:simplemap_not$66425'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$3005.$not$<techmap.v>:258$44964_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$3008.$not$<techmap.v>:258$31589_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$68645' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$39277' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$39554'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$39272 [3] = $auto$simplemap.cc:250:simplemap_eqne$39549 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39277' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$39276' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$39553'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$39272 [2] = $auto$simplemap.cc:250:simplemap_eqne$39549 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39276' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$39274' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$39551'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$39272 [0] = $auto$simplemap.cc:250:simplemap_eqne$39549 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39274' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$68644' is identical to cell `$auto$simplemap.cc:37:simplemap_not$66424'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$3005.$not$<techmap.v>:258$44964_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$3008.$not$<techmap.v>:258$31589_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$68644' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$39265' is identical to cell `$auto$simplemap.cc:177:logic_reduce$39665'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$39262 [2] = $auto$simplemap.cc:168:logic_reduce$39662 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$39265' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$39263' is identical to cell `$auto$simplemap.cc:177:logic_reduce$39663'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$39262 [0] = $auto$simplemap.cc:168:logic_reduce$39662 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$39263' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$39257' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$39554'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$39252 [3] = $auto$simplemap.cc:250:simplemap_eqne$39549 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39257' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$39256' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$39553'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$39252 [2] = $auto$simplemap.cc:250:simplemap_eqne$39549 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39256' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$68646' is identical to cell `$auto$simplemap.cc:37:simplemap_not$66426'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$3005.$not$<techmap.v>:258$44964_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$3008.$not$<techmap.v>:258$31589_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$68646' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$68647' is identical to cell `$auto$simplemap.cc:37:simplemap_not$66427'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$3005.$not$<techmap.v>:258$44964_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$3008.$not$<techmap.v>:258$31589_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$68647' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$39245' is identical to cell `$auto$simplemap.cc:177:logic_reduce$39665'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$39242 [2] = $auto$simplemap.cc:168:logic_reduce$39662 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$39245' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$39236' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$39553'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$39232 [2] = $auto$simplemap.cc:250:simplemap_eqne$39549 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39236' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$39225' is identical to cell `$auto$simplemap.cc:177:logic_reduce$39665'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$39222 [2] = $auto$simplemap.cc:168:logic_reduce$39662 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$39225' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$39216' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$39553'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$39212 [2] = $auto$simplemap.cc:250:simplemap_eqne$39549 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39216' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$39214' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$39551'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$39212 [0] = $auto$simplemap.cc:250:simplemap_eqne$39549 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39214' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$39205' is identical to cell `$auto$simplemap.cc:177:logic_reduce$39665'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$39202 [2] = $auto$simplemap.cc:168:logic_reduce$39662 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$39205' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$39203' is identical to cell `$auto$simplemap.cc:177:logic_reduce$39663'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$39202 [0] = $auto$simplemap.cc:168:logic_reduce$39662 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$39203' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$39196' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$39553'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$39192 [2] = $auto$simplemap.cc:250:simplemap_eqne$39549 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39196' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$39185' is identical to cell `$auto$simplemap.cc:177:logic_reduce$39665'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$39182 [2] = $auto$simplemap.cc:168:logic_reduce$39662 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$39185' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$39184' is identical to cell `$auto$simplemap.cc:177:logic_reduce$39664'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$39182 [1] = $auto$simplemap.cc:168:logic_reduce$39662 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$39184' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$39175' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$39235'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$39172 [1] = $auto$simplemap.cc:250:simplemap_eqne$39232 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39175' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$39174' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$39551'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$39172 [0] = $auto$simplemap.cc:250:simplemap_eqne$39549 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39174' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$39165' is identical to cell `$auto$simplemap.cc:177:logic_reduce$39665'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$39162 [2] = $auto$simplemap.cc:168:logic_reduce$39662 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$39165' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$39164' is identical to cell `$auto$simplemap.cc:177:logic_reduce$39664'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$39162 [1] = $auto$simplemap.cc:168:logic_reduce$39662 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$39164' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$39155' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$39235'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$39152 [1] = $auto$simplemap.cc:250:simplemap_eqne$39232 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39155' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$39018' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$39568'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$39013 [4] = $auto$simplemap.cc:127:simplemap_reduce$39563 [4]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$39018' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$39017' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$39567'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$39013 [3] = $auto$simplemap.cc:127:simplemap_reduce$39563 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$39017' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$39016' is identical to cell `$auto$simplemap.cc:177:logic_reduce$39665'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$39013 [2] = $auto$simplemap.cc:168:logic_reduce$39662 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$39016' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$39014' is identical to cell `$auto$simplemap.cc:177:logic_reduce$39663'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$39013 [0] = $auto$simplemap.cc:168:logic_reduce$39662 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$39014' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$39003' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$39553'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$38999 [2] = $auto$simplemap.cc:250:simplemap_eqne$39549 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$39003' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$38893' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$39568'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$38888 [4] = $auto$simplemap.cc:127:simplemap_reduce$39563 [4]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$38893' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$38892' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$39567'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$38888 [3] = $auto$simplemap.cc:127:simplemap_reduce$39563 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$38892' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$38891' is identical to cell `$auto$simplemap.cc:177:logic_reduce$39665'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$38888 [2] = $auto$simplemap.cc:168:logic_reduce$39662 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$38891' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$38890' is identical to cell `$auto$simplemap.cc:177:logic_reduce$39664'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$38888 [1] = $auto$simplemap.cc:168:logic_reduce$39662 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$38890' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$38877' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$39235'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$38874 [1] = $auto$simplemap.cc:250:simplemap_eqne$39232 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$38877' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$38876' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$39551'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$38874 [0] = $auto$simplemap.cc:250:simplemap_eqne$39549 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$38876' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$38768' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$39568'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$38763 [4] = $auto$simplemap.cc:127:simplemap_reduce$39563 [4]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$38768' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$38767' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$39567'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$38763 [3] = $auto$simplemap.cc:127:simplemap_reduce$39563 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$38767' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$38766' is identical to cell `$auto$simplemap.cc:177:logic_reduce$39665'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$38763 [2] = $auto$simplemap.cc:168:logic_reduce$39662 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$38766' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$38765' is identical to cell `$auto$simplemap.cc:177:logic_reduce$39664'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$38763 [1] = $auto$simplemap.cc:168:logic_reduce$39662 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$38765' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$38752' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$39235'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$38749 [1] = $auto$simplemap.cc:250:simplemap_eqne$39232 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$38752' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$38643' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$39568'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$38638 [4] = $auto$simplemap.cc:127:simplemap_reduce$39563 [4]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$38643' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$38642' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$39567'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$38638 [3] = $auto$simplemap.cc:127:simplemap_reduce$39563 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$38642' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$38641' is identical to cell `$auto$simplemap.cc:177:logic_reduce$39665'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$38638 [2] = $auto$simplemap.cc:168:logic_reduce$39662 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$38641' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$38628' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$39553'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$38624 [2] = $auto$simplemap.cc:250:simplemap_eqne$39549 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$38628' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$38627' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$39235'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$38624 [1] = $auto$simplemap.cc:250:simplemap_eqne$39232 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$38627' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$38524' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$39568'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$38519 [4] = $auto$simplemap.cc:127:simplemap_reduce$39563 [4]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$38524' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$38523' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$39567'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$38519 [3] = $auto$simplemap.cc:127:simplemap_reduce$39563 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$38523' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$38522' is identical to cell `$auto$simplemap.cc:177:logic_reduce$39665'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$38519 [2] = $auto$simplemap.cc:168:logic_reduce$39662 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$38522' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$38509' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$39553'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$38505 [2] = $auto$simplemap.cc:250:simplemap_eqne$39549 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$38509' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$38507' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$39551'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$38505 [0] = $auto$simplemap.cc:250:simplemap_eqne$39549 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$38507' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$38342' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$39568'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$38337 [4] = $auto$simplemap.cc:127:simplemap_reduce$39563 [4]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$38342' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$38341' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$39567'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$38337 [3] = $auto$simplemap.cc:127:simplemap_reduce$39563 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$38341' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$38338' is identical to cell `$auto$simplemap.cc:177:logic_reduce$39663'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$38337 [0] = $auto$simplemap.cc:168:logic_reduce$39662 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$38338' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$38329' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$39525'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$38323 [4] = $auto$simplemap.cc:250:simplemap_eqne$39519 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$38329' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$38328' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$39554'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$38323 [3] = $auto$simplemap.cc:250:simplemap_eqne$39549 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$38328' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$38327' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$39553'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$38323 [2] = $auto$simplemap.cc:250:simplemap_eqne$39549 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$38327' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$38154' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$39568'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$38149 [4] = $auto$simplemap.cc:127:simplemap_reduce$39563 [4]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$38154' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$38153' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$39567'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$38149 [3] = $auto$simplemap.cc:127:simplemap_reduce$39563 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$38153' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$38152' is identical to cell `$auto$simplemap.cc:177:logic_reduce$39665'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$38149 [2] = $auto$simplemap.cc:168:logic_reduce$39662 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$38152' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$38150' is identical to cell `$auto$simplemap.cc:177:logic_reduce$39663'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$38149 [0] = $auto$simplemap.cc:168:logic_reduce$39662 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$38150' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$38140' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$39554'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$38135 [3] = $auto$simplemap.cc:250:simplemap_eqne$39549 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$38140' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$38139' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$39553'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$38135 [2] = $auto$simplemap.cc:250:simplemap_eqne$39549 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$38139' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$37641' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$37642'.
    Redirecting output \Q: \wbs.stat [20] = \wbs.stat [21]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$37641' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$35826' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$44828'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$35823 [1] = $auto$simplemap.cc:250:simplemap_eqne$44825 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$35826' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$35555' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$67831'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$35553 [0] = $techmap$auto$alumacc.cc:470:replace_alu$3044.$xor$<techmap.v>:263$44171_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$35555' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$66429' is identical to cell `$auto$simplemap.cc:37:simplemap_not$68649'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$3008.$not$<techmap.v>:258$31589_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$3005.$not$<techmap.v>:258$44964_Y [5]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$66429' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$66430' is identical to cell `$auto$simplemap.cc:37:simplemap_not$68650'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$3008.$not$<techmap.v>:258$31589_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$3005.$not$<techmap.v>:258$44964_Y [6]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$66430' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$35158' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$35177'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$35155 [1] = $auto$simplemap.cc:250:simplemap_eqne$35174 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$35158' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$35147' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$35176'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$35145 [0] = $auto$simplemap.cc:250:simplemap_eqne$35174 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$35147' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$32921' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$53505'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$32919 [0] = $auto$simplemap.cc:250:simplemap_eqne$53503 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$32921' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$32923' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$52599'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$32919 [2] = $auto$simplemap.cc:250:simplemap_eqne$52596 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$32923' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$32877' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$53505'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$32875 [0] = $auto$simplemap.cc:250:simplemap_eqne$53503 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$32877' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$32879' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$50604'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$32875 [2] = $auto$simplemap.cc:250:simplemap_eqne$50600 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$32879' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$66238' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$46399'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$3014.$xor$<techmap.v>:262$31515_Y [1] = $auto$simplemap.cc:250:simplemap_eqne$46396 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$66238' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$31429' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$53505'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$31427 [0] = $auto$simplemap.cc:250:simplemap_eqne$53503 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$31429' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$69178' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$68785'.
    Redirecting output \Y: $techmap$techmap\pixel_generator.color_proc.$procmux$1595.$and$<techmap.v>:434$45391_Y [4] = $techmap$techmap\pixel_generator.color_proc.$procmux$1748.$and$<techmap.v>:434$45391_Y [4]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$69178' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$66428' is identical to cell `$auto$simplemap.cc:37:simplemap_not$68648'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$3008.$not$<techmap.v>:258$31589_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$3005.$not$<techmap.v>:258$44964_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$66428' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$69046' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$69280'.
    Redirecting output \Y: $techmap$techmap\pixel_generator.color_proc.$procmux$1659.$and$<techmap.v>:434$46022_Y [4] = $techmap$techmap\pixel_generator.color_proc.$procmux$1563.$and$<techmap.v>:434$45796_Y [3]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$69046' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$68884' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$69277'.
    Redirecting output \Y: $techmap$techmap\pixel_generator.color_proc.$procmux$1702.$and$<techmap.v>:434$45796_Y [0] = $techmap$techmap\pixel_generator.color_proc.$procmux$1563.$and$<techmap.v>:434$45796_Y [0]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68884' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$68791' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$69362'.
    Redirecting output \Y: $techmap$techmap\pixel_generator.color_proc.$procmux$1748.$and$<techmap.v>:434$45390_Y [2] = $techmap$techmap\pixel_generator.color_proc.$procmux$1539.$and$<techmap.v>:434$45391_Y [2]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$68791' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$41898' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$34950'.
    Redirecting output \Y: $auto$fsm_map.cc:102:implement_pattern_cache$3103 = $auto$simplemap.cc:127:simplemap_reduce$34949
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$41898' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$59976' is identical to cell `$auto$simplemap.cc:37:simplemap_not$66424'.
    Redirecting output \Y: $auto$rtlil.cc:1641:Eq$9768 = $techmap$auto$alumacc.cc:470:replace_alu$3008.$not$<techmap.v>:258$31589_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$59976' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$59977' is identical to cell `$auto$simplemap.cc:37:simplemap_not$66425'.
    Redirecting output \Y: $auto$rtlil.cc:1641:Eq$9770 = $techmap$auto$alumacc.cc:470:replace_alu$3008.$not$<techmap.v>:258$31589_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$59977' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$59978' is identical to cell `$auto$simplemap.cc:37:simplemap_not$66426'.
    Redirecting output \Y: $auto$rtlil.cc:1641:Eq$9772 = $techmap$auto$alumacc.cc:470:replace_alu$3008.$not$<techmap.v>:258$31589_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$59978' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$59981' is identical to cell `$auto$simplemap.cc:37:simplemap_not$66427'.
    Redirecting output \Y: $auto$rtlil.cc:1641:Eq$9778 = $techmap$auto$alumacc.cc:470:replace_alu$3008.$not$<techmap.v>:258$31589_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$59981' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$59982' is identical to cell `$auto$simplemap.cc:37:simplemap_not$68648'.
    Redirecting output \Y: $auto$rtlil.cc:1641:Eq$9780 = $techmap$auto$alumacc.cc:470:replace_alu$3005.$not$<techmap.v>:258$44964_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$59982' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$59984' is identical to cell `$auto$simplemap.cc:37:simplemap_not$68649'.
    Redirecting output \Y: $auto$rtlil.cc:1641:Eq$9784 = $techmap$auto$alumacc.cc:470:replace_alu$3005.$not$<techmap.v>:258$44964_Y [5]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$59984' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$59985' is identical to cell `$auto$simplemap.cc:37:simplemap_not$68650'.
    Redirecting output \Y: $auto$rtlil.cc:1641:Eq$9786 = $techmap$auto$alumacc.cc:470:replace_alu$3005.$not$<techmap.v>:258$44964_Y [6]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$59985' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$60151' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$69931'.
    Redirecting output \Y: $auto$rtlil.cc:1629:And$9848 = $techmap$auto$alumacc.cc:470:replace_alu$3005.lcu.$and$<techmap.v>:229$66311_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$60151' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$44836' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$69834'.
    Redirecting output \Y: $auto$opt_reduce.cc:132:opt_mux$2975 = $auto$simplemap.cc:127:simplemap_reduce$69833 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$44836' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$44884' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$69568'.
    Redirecting output \Y: $auto$opt_reduce.cc:132:opt_mux$2981 = $auto$simplemap.cc:127:simplemap_reduce$69567 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$44884' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$31811' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$48701'.
    Redirecting output \Q: \line_fifo.sswclr = \pixel_generator.vtgen.hor_gen.state [0]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$31811' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:206:simplemap_lognot$46730' is identical to cell `$auto$simplemap.cc:37:simplemap_not$66226'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:141$302_Y = $techmap$auto$alumacc.cc:470:replace_alu$3020.$not$<techmap.v>:258$31321_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:206:simplemap_lognot$46730' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$69133' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$68806'.
    Redirecting output \Y: $techmap$techmap\pixel_generator.color_proc.$procmux$1629.$reduce_or$<techmap.v>:445$45850_Y = $auto$simplemap.cc:127:simplemap_reduce$68805
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$69133' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$45894' is identical to cell `$auto$simplemap.cc:37:simplemap_not$66226'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$2\RGBbuf_wreq[0:0] = $techmap$auto$alumacc.cc:470:replace_alu$3020.$not$<techmap.v>:258$31321_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$45894' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$68993' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$69236'.
    Redirecting output \Y: $techmap$techmap\pixel_generator.color_proc.$procmux$1694.$reduce_or$<techmap.v>:445$45862_Y = $techmap$techmap\pixel_generator.color_proc.$procmux$1585.$reduce_or$<techmap.v>:445$35165_Y
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$68993' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$45740' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$46731'.
    Redirecting output \Y: $auto$wreduce.cc:347:run$2994 [0] = $techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:141$301_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$45740' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$68808' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$69201'.
    Redirecting output \Y: $techmap$techmap\pixel_generator.color_proc.$procmux$1748.$reduce_or$<techmap.v>:445$45388_Y = $techmap$techmap\pixel_generator.color_proc.$procmux$1595.$reduce_or$<techmap.v>:445$45388_Y
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$68808' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$68843' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$69236'.
    Redirecting output \Y: $techmap$techmap\pixel_generator.color_proc.$procmux$1846.$reduce_or$<techmap.v>:445$35165_Y = $techmap$techmap\pixel_generator.color_proc.$procmux$1585.$reduce_or$<techmap.v>:445$35165_Y
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$68843' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$68740' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$69201'.
    Redirecting output \Y: $techmap$techmap\pixel_generator.color_proc.$procmux$1856.$reduce_or$<techmap.v>:445$45388_Y = $techmap$techmap\pixel_generator.color_proc.$procmux$1595.$reduce_or$<techmap.v>:445$45388_Y
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$68740' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$46728' is identical to cell `$auto$simplemap.cc:177:logic_reduce$46431'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$reduce_or$vga_colproc.v:168$305_Y = $auto$simplemap.cc:168:logic_reduce$46430
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$46728' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$48807' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$48700'.
    Redirecting output \Y: $techmap\pixel_generator.rgb_fifo.$not$vga_fifo.v:207$854_Y = $techmap\pixel_generator.rgb_fifo.$logic_not$vga_fifo.v:235$879_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$48807' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$69672' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$69834'.
    Redirecting output \Y: $techmap$techmap\pixel_generator.vtgen.hor_gen.$procmux$2386.$reduce_or$<techmap.v>:445$45287_Y = $auto$simplemap.cc:127:simplemap_reduce$69833 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$69672' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$69406' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$69568'.
    Redirecting output \Y: $techmap$techmap\pixel_generator.vtgen.ver_gen.$procmux$2386.$reduce_or$<techmap.v>:445$45287_Y = $auto$simplemap.cc:127:simplemap_reduce$69567 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$69406' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$35527' is identical to cell `$auto$simplemap.cc:37:simplemap_not$67410'.
    Redirecting output \Y: $techmap\wbm.$not$vga_wb_master.v:463$287_Y = $techmap$auto$alumacc.cc:470:replace_alu$3059.$not$<techmap.v>:258$31321_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$35527' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$35526' is identical to cell `$auto$simplemap.cc:37:simplemap_not$67409'.
    Redirecting output \Y: $techmap\wbm.$not$vga_wb_master.v:463$288_Y = $techmap$auto$alumacc.cc:470:replace_alu$3059.$not$<techmap.v>:258$31321_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$35526' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:206:simplemap_lognot$41798' is identical to cell `$auto$simplemap.cc:37:simplemap_not$67416'.
    Redirecting output \Y: $techmap\wbm.data_fifo.$logic_not$vga_fifo.v:233$681_Y = $techmap$auto$alumacc.cc:470:replace_alu$3056.$not$<techmap.v>:258$31326_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:206:simplemap_lognot$41798' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$41900' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$41796'.
    Redirecting output \Y: $techmap\wbm.data_fifo.$not$vga_fifo.v:207$659_Y = $techmap\wbm.data_fifo.$logic_not$vga_fifo.v:235$684_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$41900' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$67013' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$67014'.
    Redirecting output \Y: $techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39367_Y [20] = $techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39367_Y [21]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67013' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$70291' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$70292'.
    Redirecting output \Y: $auto$alumacc.cc:484:replace_alu$3046 [2] = $auto$alumacc.cc:484:replace_alu$3046 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$70291' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$44138' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$50608'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$44137 = $auto$simplemap.cc:127:simplemap_reduce$50607
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$44138' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$43227' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$43447'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$43226 = $auto$simplemap.cc:127:simplemap_reduce$43446
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$43227' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$43184' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$43447'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$43183 = $auto$simplemap.cc:127:simplemap_reduce$43446
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$43184' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$43122' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$43447'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$43121 = $auto$simplemap.cc:127:simplemap_reduce$43446
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$43122' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$43086' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$43447'.
    Redirecting output \Y: $auto$simplemap.cc:256:simplemap_eqne$43083 = $auto$simplemap.cc:127:simplemap_reduce$43446
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$43086' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$41677' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$44642'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$41676 = $auto$simplemap.cc:127:simplemap_reduce$44641 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$41677' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$40816' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$50608'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$40815 [0] = $auto$simplemap.cc:127:simplemap_reduce$50607
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$40816' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$39535' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$39565'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$39533 [1] = $auto$simplemap.cc:127:simplemap_reduce$39563 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$39535' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$39534' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$39564'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$39533 [0] = $auto$simplemap.cc:127:simplemap_reduce$39563 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$39534' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$39502' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$39564'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$39501 [0] = $auto$simplemap.cc:127:simplemap_reduce$39563 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$39502' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$39349' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$39536'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$39346 [2] = $auto$simplemap.cc:127:simplemap_reduce$39533 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$39349' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$39348' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$39565'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$39346 [1] = $auto$simplemap.cc:127:simplemap_reduce$39563 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$39348' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$39347' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$39564'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$39346 [0] = $auto$simplemap.cc:127:simplemap_reduce$39563 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$39347' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$39329' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$39536'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$39326 [2] = $auto$simplemap.cc:127:simplemap_reduce$39533 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$39329' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$39328' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$39565'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$39326 [1] = $auto$simplemap.cc:127:simplemap_reduce$39563 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$39328' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$39284' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$39565'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$39282 [1] = $auto$simplemap.cc:127:simplemap_reduce$39563 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$39284' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$39283' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$39564'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$39282 [0] = $auto$simplemap.cc:127:simplemap_reduce$39563 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$39283' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$39264' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$39565'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$39262 [1] = $auto$simplemap.cc:127:simplemap_reduce$39563 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$39264' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$39224' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$39244'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$39222 [1] = $auto$simplemap.cc:127:simplemap_reduce$39242 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$39224' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$39223' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$39564'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$39222 [0] = $auto$simplemap.cc:127:simplemap_reduce$39563 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$39223' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$39204' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$39244'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$39202 [1] = $auto$simplemap.cc:127:simplemap_reduce$39242 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$39204' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$39163' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$39243'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$39162 [0] = $auto$simplemap.cc:127:simplemap_reduce$39242 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$39163' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$39021' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$39571'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$39019 [1] = $auto$simplemap.cc:127:simplemap_reduce$39569 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$39021' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$39015' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$39244'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$39013 [1] = $auto$simplemap.cc:127:simplemap_reduce$39242 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$39015' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$38896' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$39571'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$38894 [1] = $auto$simplemap.cc:127:simplemap_reduce$39569 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$38896' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$38889' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$39183'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$38888 [0] = $auto$simplemap.cc:127:simplemap_reduce$39182 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$38889' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$38771' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$39571'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$38769 [1] = $auto$simplemap.cc:127:simplemap_reduce$39569 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$38771' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$69317' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$68924'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$69316 = $auto$simplemap.cc:127:simplemap_reduce$68923
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$69317' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$38764' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$39243'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$38763 [0] = $auto$simplemap.cc:127:simplemap_reduce$39242 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$38764' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$38646' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$39571'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$38644 [1] = $auto$simplemap.cc:127:simplemap_reduce$39569 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$38646' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$38640' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$39244'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$38638 [1] = $auto$simplemap.cc:127:simplemap_reduce$39242 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$38640' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$38639' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$39243'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$38638 [0] = $auto$simplemap.cc:127:simplemap_reduce$39242 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$38639' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$38527' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$39571'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$38525 [1] = $auto$simplemap.cc:127:simplemap_reduce$39569 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$38527' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$38521' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$39244'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$38519 [1] = $auto$simplemap.cc:127:simplemap_reduce$39242 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$38521' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$38520' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$39564'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$38519 [0] = $auto$simplemap.cc:127:simplemap_reduce$39563 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$38520' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$38340' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$39536'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$38337 [2] = $auto$simplemap.cc:127:simplemap_reduce$39533 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$38340' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$38339' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$39565'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$38337 [1] = $auto$simplemap.cc:127:simplemap_reduce$39563 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$38339' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$38157' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$39571'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$38155 [1] = $auto$simplemap.cc:127:simplemap_reduce$39569 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$38157' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$38151' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$39565'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$38149 [1] = $auto$simplemap.cc:127:simplemap_reduce$39563 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$38151' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$32883' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$44642'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$32882 = $auto$simplemap.cc:127:simplemap_reduce$44641 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$32883' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$31435' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$32927'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$31434 = $auto$simplemap.cc:127:simplemap_reduce$32926
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$31435' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$69089' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$68924'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$69088 = $auto$simplemap.cc:127:simplemap_reduce$68923
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$69089' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$46471' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$46650'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$ne$vga_colproc.v:394$343_Y = $auto$simplemap.cc:256:simplemap_eqne$46647
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$46471' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:206:simplemap_lognot$46432' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$46726'.
    Redirecting output \Y: $techmap\pixel_generator.color_proc.$procmux$1540_CMP = $techmap\pixel_generator.color_proc.$logic_not$vga_colproc.v:168$306_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:206:simplemap_lognot$46432' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$69091' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$69319'.
    Redirecting output \Y: $techmap$techmap\pixel_generator.color_proc.$procmux$1659.$reduce_or$<techmap.v>:445$46015_Y = $techmap$techmap\pixel_generator.color_proc.$procmux$1563.$reduce_or$<techmap.v>:445$45789_Y
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$69091' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$68926' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$69319'.
    Redirecting output \Y: $techmap$techmap\pixel_generator.color_proc.$procmux$1702.$reduce_or$<techmap.v>:445$45789_Y = $techmap$techmap\pixel_generator.color_proc.$procmux$1563.$reduce_or$<techmap.v>:445$45789_Y
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$68926' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$48699' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$66231'.
    Redirecting output \Y: $techmap\pixel_generator.rgb_fifo.$and$vga_fifo.v:235$880_Y = $techmap$auto$alumacc.cc:470:replace_alu$3017.$and$<techmap.v>:260$31328_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$48699' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$35829' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$44821'.
    Redirecting output \Y: $techmap\wbm.$ne$vga_wb_master.v:276$225_Y = $auto$simplemap.cc:256:simplemap_eqne$44818
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$35829' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$41795' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$67414'.
    Redirecting output \Y: $techmap\wbm.data_fifo.$and$vga_fifo.v:235$685_Y = $techmap$auto$alumacc.cc:470:replace_alu$3056.$and$<techmap.v>:260$31328_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$41795' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$39540' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$39570'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$39539 [0] = $auto$simplemap.cc:127:simplemap_reduce$39569 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$39540' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$39351' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$39570'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$39350 = $auto$simplemap.cc:127:simplemap_reduce$39569 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$39351' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$39287' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$39570'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$39286 = $auto$simplemap.cc:127:simplemap_reduce$39569 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$39287' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$39267' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$39331'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$39266 = $auto$simplemap.cc:127:simplemap_reduce$39330
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$39267' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$39020' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$39207'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$39019 [0] = $auto$simplemap.cc:127:simplemap_reduce$39206
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$39020' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$38895' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$39187'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$38894 [0] = $auto$simplemap.cc:127:simplemap_reduce$39186
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$38895' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$38770' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$39167'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$38769 [0] = $auto$simplemap.cc:127:simplemap_reduce$39166
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$38770' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$38645' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$39247'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$38644 [0] = $auto$simplemap.cc:127:simplemap_reduce$39246
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$38645' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$38526' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$39227'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$38525 [0] = $auto$simplemap.cc:127:simplemap_reduce$39226
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$38526' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$38345' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$39541'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$38343 [1] = $auto$simplemap.cc:127:simplemap_reduce$39539 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$38345' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$38344' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$39331'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$38343 [0] = $auto$simplemap.cc:127:simplemap_reduce$39330
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$38344' from module `\vga_enh_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$38156' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$39331'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$38155 [0] = $auto$simplemap.cc:127:simplemap_reduce$39330
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$38156' from module `\vga_enh_top'.
Removed a total of 289 cells.

5.20.3. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$37642 ($_DFF_P_) from module vga_enh_top.
Replaced 1 DFF cells.

5.20.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vga_enh_top..
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$68527'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$68526'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$68525'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$68524'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$68523'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$68522'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$68521'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$68519'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$68520'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$68410'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$68409'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$68408'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$68407'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$68406'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$68405'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$68404'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$68403'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$68402'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$68401'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$68400'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$68399'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$68398'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$68397'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$68396'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$68395'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$68394'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$68393'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$68392'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$68391'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$68390'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$68389'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$68388'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$68387'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$68386'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$68385'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$68384'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$68383'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$68381'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$68382'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$67408'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$67406'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$67407'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$66343'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$66338'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$66333'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$66332'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$66331'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$66330'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$66329'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$66327'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$66328'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$66227'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$66225'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$66223'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$66224'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$38163'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$38351'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$38533'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$38652'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$38777'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$38902'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$39027'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$48302'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$48592'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$48597'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$48602'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$66182'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$69929'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$70105'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$70124'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$70441'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$70448'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$70454'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$70470'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$70481'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$70483'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$70484'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$70487'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$70489'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$70490'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$70491'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$70503'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$70508'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$70510'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$70520'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$70522'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$70523'.

5.20.5. Rerunning OPT passes. (Removed registers in this run.)

5.20.6. Executing OPT_EXPR pass (perform const folding).
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$67014' (const_and) in module `\vga_enh_top' with constant driver `$techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39367_Y [21] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$66658' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$66653 [4] = $techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39366_Y [21]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$66672' (?0) in module `\vga_enh_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$66667 [4] = $techmap$techmap\wbs.$procmux$2416.$and$<techmap.v>:434$39366_Y [20]'.

5.20.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vga_enh_top'.
Removed a total of 0 cells.

5.20.8. Executing OPT_RMDFF pass (remove dff with constant values).

5.20.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vga_enh_top..

5.20.10. Finished fast OPT passes.

5.21. Executing ABC pass (technology mapping using ABC).

5.21.1. Extracting gate netlist of module `\vga_enh_top' to `<abc-temp-dir>/input.blif'..
Extracted 39040 gates and 56124 wires to a netlist network with 17082 inputs and 17064 outputs.

5.21.1.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 15 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + retime -o 
ABC: + map 
ABC: Warning: The network was strashed and balanced before mapping.
ABC: + write_blif <abc-temp-dir>/output.blif 

5.21.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:      860
ABC RESULTS:              AOI3 cells:      193
ABC RESULTS:              AOI4 cells:      203
ABC RESULTS:               MUX cells:    33595
ABC RESULTS:              NAND cells:      299
ABC RESULTS:               NOR cells:      206
ABC RESULTS:               NOT cells:      300
ABC RESULTS:              OAI3 cells:      226
ABC RESULTS:              OAI4 cells:       59
ABC RESULTS:                OR cells:     1081
ABC RESULTS:              XNOR cells:       76
ABC RESULTS:               XOR cells:      148
ABC RESULTS:        internal signals:    21978
ABC RESULTS:           input signals:    17082
ABC RESULTS:          output signals:    17064
Removing temp directory.

5.22. Executing OPT pass (performing simple optimizations).

5.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$107819' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$107812' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$107809' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$107813' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$107805' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$107802' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$107806' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$107815' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89488' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89485' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89489' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89481' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89478' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89482' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89490' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89473' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89470' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89474' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89466' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89463' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89467' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89475' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89491' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89457' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89454' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89458' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89450' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89447' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89451' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89459' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89442' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89439' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89443' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89435' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89432' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89436' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89444' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89460' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89492' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89425' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89422' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89426' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89418' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89415' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89419' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89427' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89410' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89407' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89411' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89403' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89400' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89404' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89412' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89428' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89394' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89391' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89395' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89387' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89384' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89388' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89396' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89379' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89376' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89380' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89372' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89369' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89373' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89381' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89397' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89429' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89493' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89361' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89358' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89362' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89354' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89351' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89355' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89363' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89346' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89343' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89347' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89339' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89336' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89340' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89348' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89364' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89330' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89327' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89331' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89323' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89320' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89324' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89332' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89315' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89312' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89316' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89308' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89305' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89309' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89317' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89333' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89365' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89298' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89295' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89299' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89291' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89288' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89292' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89300' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89283' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89280' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89284' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89276' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89273' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89277' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89285' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89301' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89267' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89264' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89268' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89260' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89257' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89261' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89269' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89252' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89249' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89253' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89245' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89242' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89246' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89254' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89270' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89302' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89366' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89494' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89233' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89230' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89234' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89226' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89223' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89227' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89235' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89218' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89215' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89219' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89211' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89208' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89212' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89220' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89236' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89202' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89199' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89203' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89195' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89192' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89196' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89204' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89187' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89184' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89188' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89180' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89177' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89181' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89189' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89205' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89237' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89170' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89167' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89171' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89163' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89160' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89164' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89172' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89155' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89152' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89156' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89148' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89145' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89149' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89157' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89173' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89139' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89136' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89140' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89132' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89129' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89133' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89141' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89124' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89121' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89125' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89117' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89114' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89118' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89126' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89142' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89174' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89238' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89106' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89103' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89107' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89099' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89096' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89100' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89108' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89091' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89088' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89092' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89084' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89081' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89085' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89093' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89109' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89075' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89072' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89076' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89068' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89065' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89069' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89077' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89060' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89057' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89061' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89053' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89050' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89054' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89062' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89078' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89110' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89043' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89040' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89044' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89036' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89033' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89037' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89045' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89028' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89025' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89029' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89021' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89018' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89022' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89030' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89046' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89012' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89009' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89013' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89005' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89002' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89006' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89014' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88997' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88994' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88998' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88990' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88987' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88991' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88999' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89015' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89047' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89111' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89239' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89495' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88967' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88964' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88968' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88960' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88957' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88961' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88969' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88952' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88949' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88953' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88945' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88942' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88946' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88954' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88970' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88936' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88933' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88937' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88929' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88926' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88930' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88938' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88921' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88918' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88922' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88914' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88911' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88915' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88923' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88939' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88971' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88904' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88901' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88905' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88897' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88894' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88898' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88906' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88889' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88886' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88890' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88882' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88879' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88883' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88891' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88907' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88873' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88870' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88874' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88866' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88863' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88867' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88875' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88858' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88855' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88859' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88851' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88848' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88852' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88860' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88876' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88908' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88972' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88840' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88837' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88841' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88833' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88830' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88834' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88842' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88825' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88822' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88826' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88818' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88815' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88819' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88827' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88843' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88809' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88806' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88810' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88802' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88799' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88803' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88811' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88794' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88791' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88795' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88787' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88784' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88788' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88796' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88812' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88844' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88777' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88774' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88778' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88770' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88767' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88771' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88779' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88762' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88759' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88763' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88755' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88752' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88756' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88764' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88780' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88746' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88743' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88747' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88739' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88736' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88740' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88748' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88731' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88728' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88732' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88724' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88721' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88725' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88733' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88749' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88781' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88845' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88973' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88712' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88709' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88713' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88705' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88702' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88706' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88714' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88697' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88694' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88698' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88690' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88687' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88691' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88699' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88715' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88681' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88678' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88682' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88674' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88671' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88675' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88683' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88666' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88663' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88667' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88659' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88656' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88660' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88668' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88684' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88716' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88649' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88646' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88650' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88642' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88639' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88643' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88651' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88634' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88631' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88635' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88627' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88624' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88628' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88636' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88652' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88618' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88615' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88619' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88611' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88608' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88612' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88620' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88603' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88600' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88604' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88596' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88593' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88597' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88605' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88621' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88653' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88717' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88585' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88582' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88586' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88578' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88575' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88579' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88587' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88570' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88567' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88571' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88563' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88560' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88564' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88572' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88588' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88554' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88551' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88555' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88547' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88544' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88548' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88556' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88539' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88536' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88540' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88532' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88529' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88533' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88541' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88557' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88589' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88522' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88519' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88523' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88515' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88512' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88516' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88524' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88507' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88504' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88508' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88500' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88497' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88501' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88509' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88525' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88491' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88488' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88492' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88484' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88481' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88485' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88493' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88476' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88473' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88477' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88469' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88466' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88470' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88478' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88494' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88526' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88590' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88718' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88974' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88446' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88443' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88447' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88439' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88436' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88440' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88448' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88431' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88428' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88432' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88424' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88421' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88425' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88433' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88449' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88415' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88412' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88416' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88408' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88405' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88409' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88417' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88400' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88397' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88401' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88393' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88390' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88394' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88402' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88418' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88450' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88383' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88380' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88384' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88376' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88373' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88377' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88385' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88368' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88365' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88369' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88361' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88358' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88362' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88370' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88386' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88352' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88349' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88353' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88345' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88342' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88346' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88354' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88337' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88334' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88338' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88330' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88327' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88331' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88339' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88355' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88387' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88451' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88319' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88316' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88320' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88312' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88309' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88313' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88321' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88304' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88301' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88305' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88297' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88294' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88298' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88306' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88322' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88288' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88285' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88289' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88281' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88278' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88282' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88290' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88273' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88270' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88274' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88266' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88263' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88267' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88275' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88291' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88323' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88256' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88253' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88257' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88249' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88246' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88250' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88258' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88241' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88238' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88242' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88234' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88231' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88235' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88243' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88259' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88225' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88222' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88226' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88218' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88215' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88219' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88227' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88210' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88207' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88211' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88203' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88200' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88204' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88212' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88228' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88260' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88324' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88452' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88191' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88188' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88192' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88184' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88181' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88185' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88193' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88176' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88173' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88177' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88169' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88166' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88170' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88178' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88194' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88160' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88157' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88161' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88153' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88150' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88154' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88162' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88145' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88142' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88146' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88138' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88135' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88139' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88147' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88163' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88195' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88128' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88125' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88129' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88121' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88118' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88122' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88130' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88113' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88110' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88114' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88106' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88103' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88107' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88115' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88131' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88097' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88094' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88098' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88090' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88087' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88091' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88099' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88082' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88079' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88083' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88075' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88072' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88076' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88084' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88100' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88132' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88196' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88064' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88061' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88065' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88057' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88054' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88058' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88066' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88049' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88046' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88050' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88042' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88039' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88043' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88051' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88067' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88033' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88030' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88034' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88026' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88023' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88027' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88035' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88018' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88015' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88019' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88011' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88008' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88012' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88020' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88036' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88068' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88001' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87998' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88002' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87994' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87991' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87995' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88003' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87986' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87983' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87987' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87979' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87976' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87980' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87988' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88004' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87970' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87967' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87971' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87963' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87960' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87964' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87972' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87955' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87952' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87956' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87948' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87945' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87949' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87957' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87973' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88005' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88069' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88197' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$88453' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87924' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87921' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87925' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87917' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87914' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87918' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87926' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87909' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87906' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87910' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87902' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87899' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87903' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87911' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87927' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87893' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87890' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87894' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87886' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87883' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87887' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87895' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87878' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87875' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87879' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87871' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87868' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87872' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87880' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87896' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87928' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87861' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87858' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87862' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87854' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87851' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87855' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87863' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87846' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87843' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87847' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87839' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87836' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87840' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87848' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87864' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87830' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87827' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87831' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87823' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87820' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87824' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87832' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87815' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87812' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87816' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87808' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87805' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87809' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87817' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87833' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87865' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87929' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87797' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87794' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87798' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87790' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87787' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87791' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87799' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87782' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87779' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87783' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87775' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87772' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87776' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87784' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87800' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87766' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87763' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87767' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87759' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87756' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87760' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87768' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87751' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87748' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87752' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87744' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87741' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87745' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87753' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87769' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87801' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87734' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87731' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87735' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87727' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87724' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87728' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87736' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87719' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87716' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87720' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87712' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87709' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87713' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87721' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87737' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87703' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87700' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87704' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87696' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87693' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87697' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87705' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87688' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87685' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87689' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87681' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87678' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87682' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87690' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87706' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87738' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87802' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87930' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87669' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87666' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87670' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87662' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87659' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87663' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87671' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87654' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87651' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87655' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87647' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87644' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87648' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87656' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87672' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87638' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87635' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87639' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87631' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87628' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87632' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87640' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87623' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87620' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87624' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87616' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87613' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87617' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87625' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87641' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87673' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87606' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87603' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87607' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87599' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87596' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87600' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87608' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87591' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87588' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87592' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87584' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87581' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87585' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87593' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87609' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87575' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87572' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87576' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87568' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87565' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87569' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87577' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87560' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87557' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87561' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87553' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87550' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87554' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87562' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87578' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87610' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87674' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87542' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87539' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87543' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87535' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87532' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87536' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87544' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87527' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87524' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87528' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87520' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87517' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87521' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87529' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87545' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87511' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87508' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87512' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87504' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87501' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87505' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87513' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87496' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87493' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87497' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87489' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87486' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87490' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87498' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87514' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87546' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87479' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87476' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87480' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87472' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87469' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87473' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87481' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87464' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87461' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87465' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87457' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87454' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87458' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87466' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87482' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87448' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87445' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87449' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87441' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87438' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87442' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87450' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87433' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87430' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87434' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87426' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87423' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87427' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87435' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87451' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87483' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87547' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87675' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87931' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87402' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87399' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87403' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87395' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87392' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87396' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87404' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87387' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87384' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87388' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87380' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87377' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87381' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87389' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87405' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87371' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87368' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87372' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87364' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87361' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87365' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87373' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87356' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87353' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87357' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87349' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87346' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87350' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87358' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87374' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87406' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87339' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87336' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87340' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87332' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87329' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87333' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87341' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87324' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87321' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87325' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87317' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87314' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87318' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87326' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87342' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87308' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87305' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87309' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87301' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87298' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87302' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87310' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87293' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87290' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87294' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87286' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87283' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87287' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87295' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87311' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87343' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87407' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87275' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87272' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87276' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87268' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87265' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87269' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87277' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87260' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87257' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87261' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87253' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87250' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87254' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87262' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87278' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87244' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87241' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87245' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87237' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87234' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87238' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87246' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87229' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87226' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87230' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87222' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87219' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87223' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87231' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87247' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87279' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87212' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87209' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87213' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87205' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87202' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87206' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87214' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87197' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87194' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87198' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87190' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87187' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87191' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87199' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87215' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87181' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87178' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87182' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87174' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87171' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87175' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87183' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87166' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87163' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87167' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87159' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87156' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87160' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87168' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87184' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87216' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87280' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87408' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87147' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87144' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87148' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87140' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87137' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87141' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87149' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87132' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87129' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87133' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87125' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87122' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87126' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87134' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87150' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87116' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87113' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87117' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87109' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87106' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87110' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87118' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87101' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87098' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87102' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87094' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87091' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87095' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87103' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87119' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87151' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87084' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87081' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87085' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87077' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87074' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87078' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87086' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87069' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87066' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87070' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87062' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87059' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87063' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87071' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87087' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87053' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87050' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87054' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87046' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87043' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87047' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87055' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87038' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87035' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87039' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87031' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87028' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87032' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87040' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87056' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87088' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87152' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87020' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87017' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87021' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87013' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87010' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87014' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87022' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87005' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87002' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87006' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86998' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86995' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86999' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87007' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87023' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86989' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86986' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86990' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86982' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86979' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86983' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86991' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86974' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86971' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86975' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86967' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86964' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86968' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86976' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86992' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87024' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86957' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86954' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86958' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86950' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86947' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86951' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86959' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86942' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86939' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86943' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86935' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86932' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86936' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86944' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86960' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86926' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86923' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86927' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86919' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86916' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86920' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86928' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86911' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86908' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86912' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86904' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86901' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86905' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86913' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86929' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86961' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87025' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87153' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$87409' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86880' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86877' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86881' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86873' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86870' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86874' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86882' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86865' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86862' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86866' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86858' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86855' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86859' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86867' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86883' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86849' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86846' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86850' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86842' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86839' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86843' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86851' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86834' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86831' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86835' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86827' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86824' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86828' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86836' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86852' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86884' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86817' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86814' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86818' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86810' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86807' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86811' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86819' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86802' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86799' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86803' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86795' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86792' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86796' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86804' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86820' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86786' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86783' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86787' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86779' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86776' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86780' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86788' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86771' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86768' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86772' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86764' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86761' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86765' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86773' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86789' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86821' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86885' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86753' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86750' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86754' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86746' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86743' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86747' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86755' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86738' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86735' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86739' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86731' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86728' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86732' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86740' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86756' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86722' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86719' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86723' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86715' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86712' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86716' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86724' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86707' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86704' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86708' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86700' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86697' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86701' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86709' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86725' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86757' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86690' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86687' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86691' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86683' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86680' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86684' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86692' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86675' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86672' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86676' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86668' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86665' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86669' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86677' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86693' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86659' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86656' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86660' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86652' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86649' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86653' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86661' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86644' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86641' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86645' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86637' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86634' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86638' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86646' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86662' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86694' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86758' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86886' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86625' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86622' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86626' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86618' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86615' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86619' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86627' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86610' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86607' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86611' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86603' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86600' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86604' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86612' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86628' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86594' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86591' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86595' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86587' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86584' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86588' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86596' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86579' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86576' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86580' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86572' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86569' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86573' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86581' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86597' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86629' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86562' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86559' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86563' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86555' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86552' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86556' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86564' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86547' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86544' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86548' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86540' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86537' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86541' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86549' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86565' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86531' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86528' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86532' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86524' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86521' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86525' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86533' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86516' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86513' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86517' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86509' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86506' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86510' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86518' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86534' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86566' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86630' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86498' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86495' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86499' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86491' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86488' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86492' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86500' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86483' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86480' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86484' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86476' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86473' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86477' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86485' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86501' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86467' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86464' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86468' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86460' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86457' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86461' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86469' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86452' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86449' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86453' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86445' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86442' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86446' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86454' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86470' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86502' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86435' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86432' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86436' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86428' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86425' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86429' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86437' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86420' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86417' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86421' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86413' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86410' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86414' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86422' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86438' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86404' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86401' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86405' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86397' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86394' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86398' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86406' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86389' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86386' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86390' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86382' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86379' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86383' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86391' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86407' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86439' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86503' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86631' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86887' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86359' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86356' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86360' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86352' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86349' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86353' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86361' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86344' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86341' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86345' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86337' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86334' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86338' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86346' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86362' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86328' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86325' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86329' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86321' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86318' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86322' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86330' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86313' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86310' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86314' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86306' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86303' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86307' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86315' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86331' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86363' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86296' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86293' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86297' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86289' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86286' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86290' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86298' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86281' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86278' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86282' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86274' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86271' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86275' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86283' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86299' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86265' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86262' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86266' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86258' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86255' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86259' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86267' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86250' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86247' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86251' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86243' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86240' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86244' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86252' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86268' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86300' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86364' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86232' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86229' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86233' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86225' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86222' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86226' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86234' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86217' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86214' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86218' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86210' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86207' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86211' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86219' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86235' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86201' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86198' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86202' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86194' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86191' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86195' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86203' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86186' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86183' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86187' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86179' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86176' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86180' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86188' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86204' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86236' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86169' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86166' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86170' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86162' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86159' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86163' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86171' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86154' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86151' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86155' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86147' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86144' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86148' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86156' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86172' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86138' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86135' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86139' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86131' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86128' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86132' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86140' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86123' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86120' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86124' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86116' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86113' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86117' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86125' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86141' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86173' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86237' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86365' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86104' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86101' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86105' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86097' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86094' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86098' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86106' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86089' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86086' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86090' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86082' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86079' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86083' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86091' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86107' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86073' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86070' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86074' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86066' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86063' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86067' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86075' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86058' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86055' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86059' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86051' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86048' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86052' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86060' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86076' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86108' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86041' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86038' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86042' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86034' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86031' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86035' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86043' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86026' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86023' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86027' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86019' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86016' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86020' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86028' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86044' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86010' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86007' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86011' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86003' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86000' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86004' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86012' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85995' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85992' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85996' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85988' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85985' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85989' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85997' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86013' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86045' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86109' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85977' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85974' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85978' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85970' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85967' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85971' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85979' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85962' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85959' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85963' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85955' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85952' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85956' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85964' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85980' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85946' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85943' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85947' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85939' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85936' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85940' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85948' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85931' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85928' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85932' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85924' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85921' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85925' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85933' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85949' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85981' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85914' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85911' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85915' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85907' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85904' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85908' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85916' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85899' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85896' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85900' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85892' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85889' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85893' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85901' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85917' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85883' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85880' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85884' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85876' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85873' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85877' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85885' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85868' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85865' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85869' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85861' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85858' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85862' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85870' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85886' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85918' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85982' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86110' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$86366' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85814' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85811' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85815' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85807' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85804' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85808' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85816' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85799' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85796' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85800' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85792' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85789' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85793' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85801' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85817' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85783' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85780' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85784' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85776' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85773' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85777' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85785' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85768' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85765' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85769' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85761' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85758' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85762' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85770' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85786' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85818' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85751' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85748' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85752' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85744' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85741' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85745' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85753' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85736' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85733' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85737' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85729' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85726' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85730' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85738' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85754' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85720' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85717' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85721' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85713' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85710' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85714' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85722' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85705' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85702' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85706' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85698' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85695' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85699' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85707' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85723' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85755' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85819' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85687' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85684' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85688' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85680' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85677' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85681' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85689' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85672' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85669' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85673' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85665' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85662' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85666' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85674' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85690' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85656' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85653' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85657' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85649' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85646' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85650' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85658' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85641' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85638' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85642' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85634' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85631' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85635' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85643' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85659' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85691' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85624' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85621' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85625' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85617' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85614' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85618' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85626' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85609' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85606' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85610' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85602' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85599' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85603' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85611' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85627' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85593' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85590' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85594' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85586' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85583' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85587' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85595' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85578' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85575' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85579' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85571' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85568' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85572' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85580' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85596' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85628' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85692' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85820' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85559' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85556' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85560' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85552' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85549' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85553' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85561' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85544' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85541' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85545' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85537' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85534' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85538' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85546' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85562' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85528' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85525' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85529' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85521' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85518' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85522' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85530' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85513' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85510' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85514' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85506' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85503' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85507' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85515' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85531' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85563' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85496' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85493' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85497' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85489' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85486' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85490' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85498' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85481' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85478' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85482' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85474' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85471' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85475' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85483' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85499' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85465' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85462' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85466' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85458' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85455' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85459' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85467' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85450' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85447' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85451' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85443' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85440' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85444' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85452' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85468' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85500' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85564' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85432' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85429' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85433' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85425' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85422' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85426' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85434' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85417' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85414' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85418' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85410' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85407' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85411' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85419' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85435' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85401' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85398' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85402' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85394' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85391' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85395' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85403' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85386' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85383' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85387' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85379' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85376' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85380' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85388' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85404' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85436' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85369' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85366' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85370' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85362' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85359' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85363' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85371' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85354' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85351' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85355' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85347' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85344' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85348' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85356' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85372' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85338' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85335' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85339' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85331' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85328' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85332' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85340' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85323' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85320' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85324' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85316' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85313' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85317' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85325' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85341' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85373' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85437' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85565' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85821' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93670' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93667' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93671' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93663' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93660' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93664' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93672' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93655' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93652' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93656' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93648' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93645' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93649' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93657' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93673' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93639' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93636' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93640' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93632' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93629' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93633' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93641' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93624' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93621' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93625' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93617' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93614' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93618' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93626' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93642' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93674' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93607' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93604' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93608' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93600' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93597' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93601' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93609' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93592' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93589' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93593' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93585' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93582' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93586' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93594' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93610' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93576' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93573' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93577' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93569' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93566' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93570' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93578' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93561' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93558' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93562' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93554' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93551' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93555' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93563' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93579' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93611' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93675' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93543' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93540' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93544' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93536' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93533' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93537' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93545' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93528' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93525' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93529' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93521' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93518' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93522' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93530' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93546' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93512' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93509' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93513' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93505' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93502' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93506' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93514' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93497' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93494' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93498' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93490' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93487' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93491' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93499' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93515' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93547' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93480' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93477' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93481' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93473' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93470' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93474' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93482' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93465' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93462' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93466' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93458' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93455' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93459' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93467' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93483' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93449' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93446' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93450' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93442' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93439' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93443' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93451' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93434' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93431' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93435' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93427' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93424' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93428' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93436' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93452' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93484' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93548' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93676' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93415' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93412' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93416' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93408' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93405' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93409' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93417' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93400' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93397' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93401' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93393' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93390' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93394' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93402' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93418' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93384' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93381' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93385' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93377' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93374' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93378' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93386' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93369' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93366' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93370' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93362' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93359' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93363' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93371' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93387' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93419' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93352' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93349' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93353' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93345' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93342' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93346' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93354' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93337' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93334' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93338' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93330' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93327' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93331' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93339' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93355' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93321' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93318' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93322' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93314' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93311' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93315' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93323' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93306' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93303' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93307' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93299' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93296' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93300' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93308' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93324' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93356' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93420' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93288' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93285' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93289' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93281' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93278' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93282' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93290' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93273' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93270' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93274' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93266' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93263' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93267' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93275' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93291' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93257' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93254' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93258' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93250' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93247' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93251' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93259' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93242' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93239' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93243' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93235' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93232' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93236' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93244' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93260' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93292' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93225' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93222' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93226' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93218' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93215' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93219' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93227' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93210' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93207' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93211' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93203' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93200' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93204' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93212' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93228' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93194' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93191' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93195' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93187' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93184' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93188' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93196' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93179' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93176' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93180' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93172' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93169' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93173' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93181' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93197' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93229' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93293' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93421' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93677' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93146' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93143' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93147' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93139' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93136' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93140' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93148' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93131' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93128' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93132' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93124' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93121' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93125' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93133' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93149' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93115' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93112' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93116' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93108' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93105' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93109' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93117' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93100' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93097' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93101' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93093' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93090' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93094' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93102' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93118' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93150' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93083' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93080' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93084' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93076' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93073' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93077' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93085' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93068' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93065' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93069' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93061' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93058' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93062' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93070' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93086' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93052' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93049' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93053' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93045' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93042' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93046' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93054' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93037' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93034' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93038' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93030' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93027' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93031' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93039' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93055' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93087' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93151' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93019' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93016' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93020' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93012' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93009' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93013' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93021' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93004' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93001' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93005' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92997' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92994' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92998' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93006' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93022' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92988' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92985' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92989' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92981' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92978' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92982' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92990' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92973' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92970' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92974' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92966' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92963' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92967' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92975' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92991' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93023' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92956' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92953' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92957' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92949' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92946' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92950' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92958' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92941' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92938' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92942' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92934' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92931' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92935' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92943' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92959' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92925' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92922' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92926' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92918' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92915' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92919' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92927' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92910' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92907' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92911' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92903' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92900' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92904' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92912' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92928' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92960' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93024' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93152' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92891' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92888' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92892' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92884' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92881' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92885' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92893' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92876' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92873' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92877' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92869' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92866' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92870' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92878' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92894' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92860' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92857' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92861' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92853' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92850' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92854' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92862' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92845' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92842' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92846' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92838' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92835' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92839' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92847' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92863' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92895' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92828' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92825' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92829' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92821' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92818' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92822' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92830' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92813' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92810' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92814' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92806' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92803' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92807' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92815' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92831' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92797' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92794' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92798' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92790' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92787' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92791' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92799' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92782' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92779' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92783' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92775' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92772' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92776' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92784' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92800' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92832' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92896' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92764' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92761' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92765' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92757' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92754' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92758' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92766' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92749' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92746' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92750' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92742' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92739' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92743' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92751' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92767' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92733' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92730' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92734' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92726' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92723' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92727' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92735' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92718' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92715' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92719' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92711' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92708' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92712' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92720' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92736' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92768' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92701' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92698' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92702' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92694' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92691' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92695' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92703' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92686' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92683' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92687' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92679' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92676' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92680' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92688' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92704' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92670' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92667' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92671' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92663' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92660' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92664' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92672' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92655' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92652' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92656' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92648' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92645' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92649' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92657' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92673' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92705' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92769' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92897' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93153' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92622' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92619' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92623' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92615' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92612' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92616' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92624' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92607' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92604' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92608' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92600' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92597' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92601' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92609' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92625' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92591' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92588' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92592' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92584' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92581' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92585' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92593' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92576' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92573' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92577' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92569' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92566' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92570' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92578' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92594' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92626' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92559' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92556' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92560' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92552' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92549' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92553' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92561' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92544' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92541' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92545' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92537' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92534' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92538' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92546' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92562' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92528' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92525' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92529' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92521' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92518' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92522' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92530' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92513' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92510' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92514' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92506' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92503' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92507' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92515' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92531' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92563' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92627' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92495' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92492' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92496' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92488' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92485' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92489' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92497' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92480' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92477' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92481' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92473' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92470' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92474' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92482' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92498' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92464' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92461' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92465' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92457' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92454' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92458' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92466' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92449' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92446' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92450' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92442' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92439' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92443' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92451' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92467' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92499' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92432' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92429' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92433' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92425' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92422' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92426' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92434' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92417' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92414' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92418' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92410' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92407' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92411' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92419' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92435' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92401' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92398' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92402' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92394' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92391' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92395' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92403' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92386' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92383' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92387' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92379' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92376' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92380' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92388' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92404' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92436' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92500' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92628' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92367' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92364' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92368' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92360' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92357' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92361' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92369' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92352' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92349' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92353' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92345' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92342' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92346' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92354' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92370' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92336' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92333' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92337' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92329' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92326' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92330' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92338' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92321' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92318' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92322' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92314' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92311' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92315' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92323' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92339' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92371' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92304' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92301' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92305' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92297' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92294' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92298' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92306' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92289' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92286' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92290' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92282' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92279' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92283' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92291' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92307' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92273' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92270' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92274' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92266' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92263' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92267' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92275' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92258' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92255' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92259' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92251' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92248' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92252' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92260' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92276' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92308' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92372' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92240' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92237' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92241' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92233' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92230' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92234' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92242' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92225' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92222' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92226' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92218' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92215' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92219' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92227' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92243' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92209' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92206' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92210' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92202' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92199' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92203' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92211' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92194' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92191' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92195' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92187' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92184' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92188' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92196' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92212' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92244' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92177' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92174' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92178' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92170' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92167' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92171' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92179' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92162' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92159' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92163' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92155' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92152' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92156' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92164' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92180' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92146' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92143' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92147' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92139' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92136' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92140' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92148' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92131' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92128' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92132' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92124' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92121' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92125' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92133' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92149' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92181' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92245' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92373' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92629' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92098' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92095' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92099' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92091' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92088' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92092' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92100' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92083' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92080' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92084' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92076' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92073' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92077' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92085' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92101' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92067' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92064' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92068' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92060' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92057' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92061' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92069' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92052' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92049' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92053' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92045' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92042' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92046' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92054' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92070' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92102' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92035' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92032' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92036' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92028' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92025' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92029' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92037' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92020' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92017' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92021' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92013' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92010' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92014' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92022' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92038' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92004' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92001' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92005' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91997' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91994' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91998' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92006' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91989' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91986' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91990' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91982' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91979' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91983' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91991' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92007' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92039' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92103' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91971' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91968' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91972' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91964' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91961' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91965' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91973' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91956' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91953' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91957' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91949' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91946' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91950' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91958' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91974' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91940' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91937' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91941' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91933' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91930' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91934' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91942' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91925' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91922' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91926' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91918' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91915' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91919' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91927' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91943' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91975' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91908' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91905' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91909' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91901' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91898' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91902' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91910' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91893' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91890' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91894' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91886' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91883' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91887' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91895' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91911' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91877' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91874' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91878' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91870' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91867' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91871' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91879' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91862' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91859' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91863' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91855' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91852' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91856' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91864' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91880' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91912' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91976' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92104' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91843' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91840' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91844' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91836' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91833' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91837' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91845' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91828' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91825' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91829' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91821' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91818' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91822' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91830' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91846' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91812' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91809' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91813' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91805' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91802' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91806' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91814' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91797' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91794' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91798' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91790' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91787' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91791' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91799' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91815' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91847' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91780' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91777' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91781' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91773' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91770' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91774' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91782' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91765' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91762' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91766' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91758' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91755' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91759' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91767' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91783' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91749' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91746' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91750' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91742' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91739' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91743' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91751' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91734' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91731' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91735' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91727' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91724' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91728' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91736' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91752' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91784' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91848' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91716' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91713' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91717' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91709' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91706' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91710' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91718' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91701' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91698' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91702' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91694' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91691' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91695' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91703' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91719' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91685' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91682' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91686' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91678' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91675' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91679' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91687' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91670' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91667' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91671' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91663' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91660' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91664' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91672' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91688' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91720' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91653' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91650' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91654' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91646' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91643' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91647' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91655' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91638' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91635' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91639' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91631' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91628' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91632' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91640' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91656' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91622' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91619' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91623' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91615' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91612' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91616' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91624' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91607' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91604' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91608' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91600' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91597' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91601' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91609' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91625' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91657' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91721' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91849' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$92105' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91574' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91571' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91575' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91567' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91564' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91568' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91576' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91559' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91556' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91560' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91552' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91549' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91553' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91561' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91577' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91543' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91540' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91544' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91536' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91533' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91537' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91545' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91528' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91525' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91529' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91521' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91518' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91522' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91530' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91546' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91578' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91511' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91508' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91512' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91504' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91501' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91505' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91513' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91496' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91493' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91497' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91489' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91486' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91490' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91498' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91514' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91480' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91477' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91481' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91473' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91470' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91474' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91482' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91465' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91462' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91466' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91458' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91455' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91459' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91467' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91483' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91515' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91579' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91447' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91444' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91448' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91440' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91437' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91441' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91449' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91432' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91429' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91433' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91425' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91422' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91426' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91434' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91450' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91416' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91413' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91417' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91409' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91406' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91410' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91418' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91401' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91398' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91402' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91394' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91391' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91395' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91403' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91419' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91451' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91384' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91381' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91385' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91377' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91374' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91378' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91386' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91369' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91366' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91370' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91362' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91359' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91363' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91371' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91387' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91353' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91350' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91354' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91346' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91343' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91347' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91355' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91338' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91335' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91339' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91331' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91328' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91332' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91340' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91356' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91388' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91452' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91580' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91319' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91316' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91320' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91312' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91309' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91313' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91321' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91304' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91301' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91305' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91297' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91294' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91298' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91306' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91322' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91288' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91285' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91289' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91281' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91278' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91282' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91290' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91273' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91270' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91274' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91266' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91263' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91267' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91275' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91291' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91323' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91256' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91253' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91257' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91249' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91246' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91250' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91258' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91241' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91238' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91242' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91234' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91231' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91235' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91243' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91259' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91225' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91222' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91226' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91218' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91215' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91219' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91227' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91210' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91207' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91211' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91203' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91200' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91204' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91212' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91228' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91260' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91324' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91192' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91189' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91193' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91185' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91182' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91186' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91194' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91177' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91174' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91178' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91170' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91167' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91171' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91179' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91195' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91161' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91158' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91162' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91154' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91151' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91155' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91163' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91146' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91143' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91147' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91139' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91136' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91140' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91148' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91164' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91196' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91129' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91126' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91130' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91122' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91119' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91123' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91131' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91114' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91111' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91115' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91107' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91104' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91108' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91116' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91132' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91098' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91095' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91099' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91091' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91088' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91092' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91100' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91083' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91080' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91084' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91076' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91073' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91077' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91085' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91101' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91133' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91197' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91325' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91581' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91053' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91050' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91054' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91046' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91043' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91047' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91055' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91038' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91035' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91039' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91031' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91028' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91032' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91040' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91056' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91022' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91019' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91023' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91015' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91012' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91016' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91024' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91007' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91004' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91008' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91000' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90997' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91001' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91009' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91025' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91057' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90990' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90987' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90991' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90983' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90980' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90984' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90992' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90975' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90972' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90976' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90968' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90965' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90969' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90977' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90993' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90959' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90956' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90960' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90952' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90949' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90953' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90961' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90944' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90941' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90945' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90937' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90934' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90938' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90946' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90962' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90994' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91058' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90926' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90923' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90927' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90919' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90916' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90920' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90928' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90911' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90908' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90912' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90904' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90901' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90905' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90913' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90929' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90895' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90892' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90896' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90888' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90885' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90889' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90897' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90880' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90877' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90881' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90873' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90870' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90874' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90882' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90898' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90930' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90863' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90860' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90864' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90856' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90853' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90857' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90865' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90848' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90845' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90849' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90841' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90838' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90842' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90850' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90866' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90832' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90829' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90833' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90825' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90822' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90826' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90834' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90817' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90814' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90818' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90810' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90807' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90811' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90819' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90835' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90867' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90931' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91059' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90798' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90795' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90799' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90791' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90788' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90792' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90800' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90783' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90780' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90784' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90776' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90773' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90777' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90785' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90801' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90767' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90764' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90768' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90760' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90757' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90761' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90769' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90752' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90749' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90753' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90745' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90742' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90746' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90754' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90770' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90802' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90735' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90732' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90736' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90728' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90725' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90729' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90737' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90720' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90717' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90721' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90713' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90710' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90714' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90722' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90738' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90704' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90701' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90705' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90697' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90694' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90698' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90706' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90689' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90686' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90690' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90682' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90679' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90683' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90691' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90707' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90739' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90803' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90671' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90668' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90672' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90664' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90661' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90665' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90673' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90656' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90653' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90657' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90649' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90646' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90650' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90658' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90674' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90640' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90637' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90641' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90633' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90630' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90634' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90642' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90625' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90622' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90626' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90618' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90615' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90619' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90627' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90643' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90675' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90608' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90605' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90609' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90601' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90598' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90602' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90610' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90593' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90590' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90594' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90586' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90583' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90587' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90595' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90611' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90577' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90574' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90578' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90570' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90567' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90571' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90579' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90562' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90559' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90563' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90555' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90552' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90556' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90564' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90580' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90612' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90676' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90804' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$91060' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90531' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90528' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90532' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90524' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90521' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90525' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90533' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90516' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90513' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90517' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90509' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90506' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90510' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90518' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90534' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90500' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90497' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90501' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90493' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90490' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90494' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90502' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90485' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90482' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90486' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90478' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90475' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90479' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90487' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90503' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90535' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90468' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90465' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90469' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90461' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90458' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90462' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90470' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90453' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90450' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90454' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90446' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90443' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90447' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90455' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90471' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90437' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90434' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90438' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90430' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90427' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90431' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90439' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90422' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90419' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90423' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90415' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90412' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90416' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90424' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90440' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90472' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90536' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90404' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90401' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90405' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90397' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90394' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90398' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90406' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90389' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90386' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90390' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90382' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90379' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90383' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90391' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90407' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90373' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90370' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90374' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90366' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90363' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90367' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90375' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90358' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90355' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90359' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90351' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90348' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90352' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90360' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90376' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90408' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90341' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90338' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90342' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90334' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90331' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90335' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90343' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90326' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90323' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90327' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90319' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90316' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90320' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90328' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90344' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90310' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90307' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90311' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90303' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90300' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90304' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90312' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90295' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90292' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90296' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90288' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90285' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90289' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90297' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90313' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90345' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90409' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90537' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90276' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90273' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90277' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90269' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90266' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90270' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90278' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90261' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90258' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90262' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90254' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90251' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90255' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90263' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90279' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90245' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90242' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90246' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90238' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90235' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90239' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90247' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90230' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90227' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90231' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90223' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90220' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90224' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90232' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90248' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90280' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90213' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90210' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90214' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90206' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90203' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90207' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90215' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90198' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90195' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90199' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90191' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90188' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90192' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90200' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90216' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90182' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90179' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90183' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90175' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90172' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90176' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90184' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90167' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90164' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90168' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90160' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90157' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90161' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90169' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90185' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90217' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90281' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90149' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90146' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90150' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90142' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90139' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90143' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90151' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90134' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90131' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90135' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90127' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90124' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90128' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90136' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90152' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90118' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90115' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90119' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90111' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90108' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90112' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90120' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90103' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90100' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90104' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90096' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90093' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90097' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90105' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90121' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90153' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90086' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90083' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90087' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90079' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90076' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90080' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90088' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90071' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90068' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90072' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90064' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90061' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90065' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90073' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90089' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90055' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90052' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90056' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90048' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90045' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90049' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90057' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90040' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90037' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90041' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90033' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90030' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90034' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90042' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90058' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90090' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90154' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90282' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90538' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90009' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90006' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90010' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90002' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89999' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90003' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90011' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89994' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89991' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89995' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89987' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89984' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89988' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89996' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90012' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89978' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89975' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89979' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89971' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89968' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89972' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89980' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89963' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89960' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89964' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89956' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89953' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89957' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89965' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89981' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90013' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89946' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89943' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89947' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89939' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89936' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89940' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89948' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89931' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89928' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89932' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89924' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89921' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89925' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89933' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89949' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89915' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89912' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89916' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89908' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89905' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89909' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89917' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89900' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89897' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89901' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89893' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89890' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89894' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89902' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89918' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89950' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90014' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89882' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89879' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89883' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89875' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89872' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89876' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89884' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89867' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89864' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89868' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89860' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89857' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89861' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89869' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89885' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89851' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89848' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89852' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89844' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89841' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89845' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89853' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89836' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89833' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89837' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89829' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89826' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89830' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89838' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89854' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89886' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89819' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89816' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89820' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89812' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89809' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89813' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89821' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89804' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89801' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89805' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89797' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89794' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89798' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89806' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89822' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89788' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89785' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89789' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89781' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89778' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89782' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89790' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89773' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89770' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89774' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89766' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89763' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89767' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89775' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89791' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89823' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89887' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90015' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89754' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89751' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89755' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89747' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89744' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89748' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89756' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89739' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89736' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89740' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89732' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89729' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89733' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89741' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89757' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89723' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89720' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89724' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89716' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89713' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89717' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89725' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89708' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89705' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89709' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89701' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89698' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89702' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89710' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89726' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89758' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89691' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89688' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89692' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89684' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89681' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89685' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89693' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89676' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89673' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89677' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89669' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89666' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89670' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89678' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89694' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89660' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89657' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89661' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89653' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89650' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89654' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89662' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89645' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89642' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89646' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89638' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89635' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89639' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89647' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89663' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89695' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89759' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89627' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89624' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89628' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89620' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89617' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89621' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89629' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89612' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89609' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89613' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89605' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89602' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89606' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89614' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89630' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89596' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89593' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89597' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89589' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89586' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89590' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89598' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89581' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89578' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89582' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89574' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89571' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89575' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89583' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89599' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89631' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89564' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89561' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89565' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89557' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89554' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89558' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89566' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89549' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89546' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89550' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89542' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89539' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89543' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89551' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89567' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89533' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89530' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89534' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89526' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89523' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89527' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89535' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89518' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89515' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89519' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89511' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89508' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89512' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89520' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89536' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89568' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89632' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$89760' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$90016' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97858' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97855' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97859' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97851' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97848' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97852' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97860' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97843' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97840' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97844' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97836' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97833' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97837' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97845' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97861' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97827' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97824' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97828' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97820' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97817' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97821' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97829' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97812' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97809' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97813' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97805' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97802' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97806' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97814' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97830' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97862' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97795' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97792' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97796' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97788' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97785' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97789' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97797' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97780' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97777' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97781' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97773' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97770' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97774' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97782' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97798' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97764' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97761' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97765' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97757' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97754' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97758' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97766' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97749' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97746' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97750' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97742' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97739' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97743' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97751' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97767' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97799' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97863' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97731' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97728' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97732' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97724' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97721' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97725' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97733' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97716' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97713' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97717' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97709' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97706' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97710' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97718' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97734' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97700' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97697' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97701' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97693' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97690' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97694' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97702' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97685' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97682' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97686' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97678' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97675' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97679' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97687' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97703' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97735' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97668' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97665' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97669' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97661' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97658' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97662' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97670' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97653' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97650' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97654' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97646' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97643' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97647' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97655' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97671' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97637' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97634' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97638' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97630' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97627' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97631' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97639' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97622' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97619' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97623' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97615' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97612' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97616' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97624' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97640' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97672' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97736' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97864' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97603' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97600' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97604' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97596' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97593' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97597' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97605' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97588' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97585' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97589' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97581' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97578' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97582' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97590' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97606' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97572' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97569' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97573' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97565' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97562' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97566' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97574' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97557' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97554' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97558' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97550' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97547' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97551' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97559' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97575' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97607' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97540' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97537' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97541' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97533' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97530' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97534' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97542' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97525' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97522' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97526' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97518' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97515' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97519' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97527' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97543' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97509' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97506' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97510' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97502' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97499' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97503' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97511' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97494' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97491' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97495' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97487' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97484' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97488' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97496' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97512' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97544' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97608' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97476' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97473' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97477' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97469' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97466' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97470' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97478' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97461' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97458' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97462' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97454' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97451' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97455' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97463' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97479' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97445' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97442' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97446' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97438' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97435' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97439' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97447' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97430' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97427' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97431' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97423' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97420' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97424' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97432' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97448' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97480' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97413' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97410' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97414' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97406' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97403' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97407' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97415' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97398' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97395' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97399' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97391' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97388' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97392' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97400' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97416' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97382' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97379' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97383' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97375' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97372' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97376' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97384' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97367' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97364' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97368' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97360' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97357' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97361' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97369' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97385' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97417' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97481' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97609' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97865' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97334' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97331' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97335' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97327' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97324' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97328' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97336' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97319' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97316' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97320' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97312' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97309' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97313' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97321' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97337' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97303' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97300' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97304' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97296' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97293' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97297' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97305' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97288' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97285' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97289' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97281' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97278' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97282' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97290' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97306' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97338' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97271' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97268' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97272' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97264' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97261' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97265' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97273' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97256' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97253' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97257' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97249' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97246' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97250' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97258' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97274' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97240' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97237' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97241' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97233' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97230' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97234' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97242' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97225' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97222' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97226' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97218' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97215' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97219' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97227' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97243' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97275' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97339' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97207' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97204' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97208' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97200' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97197' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97201' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97209' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97192' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97189' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97193' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97185' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97182' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97186' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97194' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97210' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97176' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97173' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97177' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97169' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97166' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97170' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97178' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97161' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97158' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97162' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97154' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97151' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97155' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97163' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97179' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97211' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97144' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97141' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97145' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97137' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97134' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97138' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97146' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97129' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97126' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97130' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97122' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97119' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97123' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97131' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97147' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97113' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97110' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97114' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97106' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97103' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97107' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97115' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97098' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97095' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97099' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97091' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97088' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97092' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97100' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97116' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97148' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97212' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97340' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97079' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97076' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97080' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97072' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97069' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97073' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97081' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97064' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97061' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97065' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97057' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97054' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97058' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97066' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97082' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97048' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97045' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97049' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97041' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97038' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97042' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97050' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97033' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97030' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97034' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97026' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97023' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97027' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97035' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97051' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97083' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97016' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97013' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97017' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97009' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97006' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97010' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97018' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97001' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96998' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97002' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96994' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96991' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96995' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97003' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97019' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96985' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96982' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96986' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96978' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96975' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96979' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96987' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96970' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96967' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96971' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96963' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96960' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96964' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96972' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96988' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97020' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97084' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96952' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96949' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96953' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96945' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96942' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96946' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96954' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96937' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96934' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96938' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96930' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96927' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96931' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96939' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96955' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96921' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96918' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96922' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96914' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96911' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96915' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96923' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96906' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96903' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96907' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96899' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96896' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96900' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96908' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96924' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96956' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96889' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96886' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96890' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96882' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96879' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96883' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96891' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96874' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96871' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96875' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96867' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96864' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96868' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96876' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96892' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96858' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96855' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96859' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96851' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96848' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96852' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96860' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96843' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96840' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96844' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96836' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96833' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96837' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96845' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96861' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96893' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96957' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97085' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97341' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96812' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96809' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96813' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96805' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96802' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96806' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96814' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96797' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96794' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96798' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96790' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96787' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96791' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96799' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96815' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96781' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96778' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96782' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96774' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96771' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96775' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96783' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96766' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96763' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96767' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96759' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96756' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96760' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96768' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96784' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96816' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96749' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96746' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96750' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96742' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96739' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96743' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96751' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96734' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96731' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96735' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96727' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96724' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96728' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96736' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96752' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96718' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96715' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96719' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96711' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96708' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96712' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96720' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96703' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96700' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96704' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96696' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96693' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96697' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96705' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96721' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96753' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96817' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96685' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96682' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96686' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96678' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96675' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96679' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96687' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96670' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96667' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96671' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96663' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96660' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96664' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96672' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96688' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96654' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96651' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96655' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96647' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96644' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96648' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96656' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96639' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96636' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96640' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96632' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96629' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96633' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96641' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96657' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96689' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96622' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96619' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96623' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96615' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96612' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96616' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96624' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96607' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96604' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96608' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96600' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96597' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96601' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96609' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96625' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96591' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96588' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96592' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96584' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96581' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96585' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96593' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96576' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96573' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96577' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96569' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96566' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96570' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96578' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96594' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96626' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96690' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96818' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96557' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96554' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96558' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96550' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96547' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96551' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96559' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96542' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96539' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96543' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96535' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96532' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96536' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96544' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96560' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96526' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96523' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96527' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96519' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96516' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96520' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96528' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96511' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96508' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96512' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96504' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96501' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96505' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96513' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96529' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96561' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96494' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96491' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96495' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96487' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96484' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96488' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96496' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96479' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96476' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96480' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96472' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96469' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96473' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96481' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96497' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96463' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96460' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96464' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96456' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96453' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96457' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96465' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96448' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96445' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96449' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96441' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96438' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96442' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96450' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96466' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96498' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96562' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96430' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96427' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96431' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96423' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96420' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96424' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96432' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96415' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96412' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96416' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96408' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96405' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96409' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96417' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96433' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96399' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96396' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96400' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96392' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96389' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96393' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96401' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96384' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96381' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96385' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96377' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96374' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96378' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96386' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96402' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96434' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96367' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96364' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96368' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96360' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96357' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96361' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96369' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96352' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96349' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96353' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96345' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96342' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96346' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96354' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96370' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96336' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96333' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96337' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96329' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96326' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96330' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96338' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96321' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96318' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96322' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96314' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96311' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96315' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96323' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96339' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96371' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96435' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96563' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96819' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96290' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96287' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96291' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96283' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96280' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96284' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96292' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96275' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96272' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96276' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96268' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96265' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96269' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96277' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96293' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96259' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96256' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96260' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96252' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96249' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96253' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96261' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96244' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96241' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96245' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96237' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96234' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96238' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96246' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96262' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96294' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96227' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96224' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96228' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96220' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96217' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96221' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96229' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96212' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96209' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96213' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96205' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96202' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96206' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96214' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96230' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96196' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96193' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96197' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96189' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96186' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96190' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96198' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96181' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96178' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96182' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96174' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96171' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96175' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96183' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96199' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96231' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96295' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96163' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96160' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96164' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96156' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96153' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96157' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96165' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96148' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96145' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96149' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96141' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96138' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96142' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96150' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96166' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96132' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96129' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96133' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96125' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96122' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96126' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96134' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96117' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96114' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96118' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96110' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96107' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96111' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96119' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96135' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96167' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96100' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96097' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96101' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96093' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96090' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96094' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96102' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96085' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96082' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96086' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96078' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96075' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96079' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96087' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96103' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96069' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96066' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96070' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96062' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96059' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96063' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96071' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96054' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96051' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96055' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96047' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96044' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96048' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96056' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96072' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96104' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96168' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96296' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96035' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96032' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96036' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96028' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96025' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96029' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96037' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96020' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96017' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96021' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96013' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96010' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96014' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96022' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96038' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96004' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96001' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96005' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95997' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95994' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95998' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96006' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95989' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95986' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95990' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95982' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95979' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95983' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95991' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96007' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96039' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95972' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95969' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95973' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95965' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95962' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95966' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95974' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95957' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95954' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95958' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95950' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95947' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95951' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95959' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95975' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95941' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95938' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95942' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95934' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95931' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95935' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95943' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95926' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95923' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95927' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95919' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95916' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95920' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95928' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95944' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95976' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96040' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95908' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95905' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95909' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95901' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95898' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95902' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95910' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95893' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95890' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95894' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95886' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95883' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95887' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95895' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95911' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95877' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95874' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95878' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95870' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95867' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95871' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95879' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95862' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95859' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95863' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95855' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95852' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95856' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95864' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95880' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95912' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95845' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95842' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95846' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95838' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95835' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95839' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95847' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95830' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95827' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95831' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95823' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95820' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95824' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95832' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95848' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95814' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95811' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95815' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95807' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95804' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95808' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95816' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95799' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95796' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95800' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95792' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95789' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95793' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95801' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95817' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95849' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95913' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96041' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$96297' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95766' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95763' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95767' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95759' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95756' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95760' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95768' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95751' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95748' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95752' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95744' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95741' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95745' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95753' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95769' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95735' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95732' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95736' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95728' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95725' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95729' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95737' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95720' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95717' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95721' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95713' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95710' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95714' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95722' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95738' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95770' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95703' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95700' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95704' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95696' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95693' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95697' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95705' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95688' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95685' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95689' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95681' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95678' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95682' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95690' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95706' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95672' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95669' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95673' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95665' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95662' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95666' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95674' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95657' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95654' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95658' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95650' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95647' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95651' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95659' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95675' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95707' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95771' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95639' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95636' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95640' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95632' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95629' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95633' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95641' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95624' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95621' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95625' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95617' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95614' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95618' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95626' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95642' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95608' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95605' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95609' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95601' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95598' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95602' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95610' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95593' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95590' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95594' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95586' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95583' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95587' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95595' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95611' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95643' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95576' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95573' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95577' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95569' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95566' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95570' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95578' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95561' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95558' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95562' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95554' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95551' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95555' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95563' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95579' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95545' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95542' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95546' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95538' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95535' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95539' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95547' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95530' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95527' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95531' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95523' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95520' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95524' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95532' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95548' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95580' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95644' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95772' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95511' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95508' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95512' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95504' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95501' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95505' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95513' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95496' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95493' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95497' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95489' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95486' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95490' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95498' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95514' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95480' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95477' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95481' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95473' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95470' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95474' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95482' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95465' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95462' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95466' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95458' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95455' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95459' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95467' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95483' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95515' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95448' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95445' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95449' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95441' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95438' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95442' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95450' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95433' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95430' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95434' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95426' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95423' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95427' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95435' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95451' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95417' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95414' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95418' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95410' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95407' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95411' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95419' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95402' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95399' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95403' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95395' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95392' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95396' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95404' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95420' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95452' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95516' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95384' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95381' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95385' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95377' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95374' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95378' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95386' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95369' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95366' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95370' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95362' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95359' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95363' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95371' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95387' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95353' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95350' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95354' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95346' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95343' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95347' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95355' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95338' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95335' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95339' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95331' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95328' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95332' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95340' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95356' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95388' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95321' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95318' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95322' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95314' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95311' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95315' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95323' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95306' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95303' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95307' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95299' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95296' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95300' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95308' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95324' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95290' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95287' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95291' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95283' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95280' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95284' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95292' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95275' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95272' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95276' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95268' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95265' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95269' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95277' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95293' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95325' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95389' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95517' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95773' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95242' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95239' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95243' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95235' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95232' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95236' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95244' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95227' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95224' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95228' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95220' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95217' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95221' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95229' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95245' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95211' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95208' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95212' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95204' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95201' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95205' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95213' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95196' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95193' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95197' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95189' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95186' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95190' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95198' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95214' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95246' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95179' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95176' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95180' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95172' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95169' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95173' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95181' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95164' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95161' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95165' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95157' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95154' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95158' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95166' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95182' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95148' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95145' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95149' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95141' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95138' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95142' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95150' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95133' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95130' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95134' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95126' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95123' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95127' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95135' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95151' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95183' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95247' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95115' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95112' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95116' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95108' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95105' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95109' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95117' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95100' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95097' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95101' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95093' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95090' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95094' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95102' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95118' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95084' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95081' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95085' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95077' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95074' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95078' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95086' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95069' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95066' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95070' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95062' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95059' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95063' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95071' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95087' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95119' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95052' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95049' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95053' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95045' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95042' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95046' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95054' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95037' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95034' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95038' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95030' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95027' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95031' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95039' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95055' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95021' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95018' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95022' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95014' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95011' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95015' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95023' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95006' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95003' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95007' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94999' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94996' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95000' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95008' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95024' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95056' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95120' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95248' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94987' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94984' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94988' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94980' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94977' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94981' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94989' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94972' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94969' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94973' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94965' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94962' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94966' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94974' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94990' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94956' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94953' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94957' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94949' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94946' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94950' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94958' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94941' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94938' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94942' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94934' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94931' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94935' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94943' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94959' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94991' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94924' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94921' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94925' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94917' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94914' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94918' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94926' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94909' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94906' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94910' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94902' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94899' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94903' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94911' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94927' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94893' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94890' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94894' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94886' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94883' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94887' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94895' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94878' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94875' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94879' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94871' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94868' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94872' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94880' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94896' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94928' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94992' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94860' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94857' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94861' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94853' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94850' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94854' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94862' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94845' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94842' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94846' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94838' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94835' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94839' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94847' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94863' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94829' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94826' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94830' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94822' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94819' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94823' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94831' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94814' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94811' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94815' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94807' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94804' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94808' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94816' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94832' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94864' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94797' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94794' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94798' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94790' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94787' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94791' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94799' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94782' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94779' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94783' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94775' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94772' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94776' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94784' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94800' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94766' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94763' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94767' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94759' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94756' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94760' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94768' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94751' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94748' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94752' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94744' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94741' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94745' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94753' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94769' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94801' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94865' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94993' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$95249' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94718' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94715' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94719' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94711' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94708' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94712' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94720' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94703' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94700' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94704' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94696' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94693' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94697' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94705' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94721' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94687' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94684' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94688' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94680' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94677' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94681' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94689' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94672' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94669' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94673' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94665' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94662' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94666' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94674' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94690' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94722' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94655' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94652' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94656' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94648' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94645' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94649' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94657' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94640' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94637' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94641' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94633' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94630' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94634' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94642' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94658' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94624' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94621' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94625' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94617' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94614' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94618' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94626' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94609' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94606' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94610' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94602' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94599' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94603' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94611' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94627' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94659' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94723' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94591' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94588' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94592' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94584' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94581' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94585' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94593' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94576' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94573' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94577' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94569' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94566' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94570' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94578' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94594' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94560' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94557' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94561' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94553' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94550' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94554' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94562' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94545' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94542' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94546' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94538' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94535' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94539' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94547' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94563' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94595' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94528' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94525' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94529' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94521' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94518' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94522' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94530' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94513' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94510' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94514' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94506' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94503' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94507' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94515' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94531' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94497' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94494' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94498' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94490' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94487' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94491' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94499' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94482' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94479' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94483' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94475' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94472' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94476' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94484' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94500' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94532' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94596' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94724' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94463' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94460' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94464' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94456' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94453' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94457' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94465' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94448' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94445' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94449' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94441' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94438' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94442' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94450' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94466' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94432' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94429' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94433' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94425' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94422' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94426' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94434' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94417' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94414' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94418' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94410' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94407' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94411' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94419' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94435' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94467' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94400' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94397' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94401' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94393' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94390' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94394' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94402' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94385' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94382' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94386' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94378' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94375' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94379' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94387' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94403' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94369' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94366' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94370' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94362' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94359' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94363' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94371' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94354' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94351' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94355' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94347' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94344' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94348' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94356' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94372' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94404' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94468' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94336' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94333' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94337' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94329' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94326' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94330' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94338' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94321' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94318' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94322' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94314' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94311' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94315' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94323' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94339' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94305' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94302' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94306' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94298' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94295' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94299' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94307' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94290' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94287' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94291' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94283' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94280' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94284' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94292' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94308' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94340' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94273' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94270' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94274' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94266' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94263' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94267' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94275' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94258' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94255' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94259' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94251' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94248' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94252' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94260' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94276' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94242' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94239' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94243' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94235' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94232' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94236' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94244' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94227' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94224' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94228' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94220' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94217' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94221' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94229' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94245' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94277' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94341' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94469' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94725' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94194' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94191' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94195' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94187' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94184' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94188' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94196' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94179' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94176' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94180' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94172' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94169' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94173' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94181' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94197' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94163' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94160' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94164' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94156' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94153' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94157' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94165' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94148' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94145' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94149' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94141' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94138' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94142' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94150' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94166' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94198' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94131' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94128' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94132' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94124' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94121' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94125' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94133' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94116' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94113' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94117' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94109' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94106' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94110' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94118' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94134' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94100' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94097' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94101' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94093' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94090' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94094' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94102' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94085' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94082' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94086' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94078' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94075' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94079' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94087' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94103' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94135' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94199' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94067' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94064' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94068' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94060' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94057' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94061' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94069' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94052' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94049' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94053' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94045' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94042' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94046' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94054' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94070' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94036' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94033' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94037' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94029' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94026' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94030' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94038' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94021' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94018' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94022' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94014' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94011' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94015' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94023' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94039' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94071' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94004' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94001' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94005' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93997' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93994' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93998' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94006' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93989' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93986' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93990' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93982' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93979' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93983' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93991' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94007' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93973' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93970' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93974' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93966' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93963' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93967' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93975' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93958' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93955' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93959' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93951' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93948' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93952' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93960' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93976' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94008' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94072' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94200' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93939' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93936' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93940' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93932' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93929' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93933' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93941' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93924' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93921' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93925' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93917' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93914' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93918' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93926' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93942' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93908' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93905' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93909' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93901' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93898' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93902' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93910' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93893' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93890' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93894' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93886' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93883' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93887' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93895' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93911' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93943' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93876' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93873' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93877' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93869' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93866' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93870' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93878' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93861' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93858' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93862' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93854' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93851' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93855' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93863' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93879' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93845' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93842' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93846' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93838' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93835' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93839' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93847' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93830' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93827' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93831' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93823' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93820' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93824' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93832' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93848' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93880' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93944' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93812' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93809' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93813' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93805' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93802' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93806' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93814' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93797' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93794' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93798' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93790' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93787' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93791' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93799' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93815' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93781' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93778' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93782' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93774' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93771' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93775' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93783' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93766' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93763' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93767' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93759' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93756' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93760' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93768' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93784' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93816' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93749' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93746' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93750' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93742' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93739' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93743' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93751' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93734' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93731' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93735' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93727' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93724' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93728' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93736' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93752' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93718' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93715' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93719' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93711' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93708' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93712' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93720' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93703' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93700' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93704' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93696' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93693' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93697' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93705' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93721' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93753' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93817' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$93945' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$94201' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106958' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106955' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106959' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106951' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106948' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106952' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106960' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106961' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106942' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106939' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106943' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106935' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106932' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106936' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106944' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106945' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106926' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106923' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106927' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106919' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106916' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106920' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106928' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106929' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106910' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106907' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106911' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106903' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106900' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106904' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106912' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106913' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106894' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106891' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106895' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106887' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106884' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106888' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106896' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106897' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106878' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106875' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106879' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106871' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106868' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106872' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106880' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106881' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106862' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106859' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106863' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106855' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106852' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106856' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106864' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106865' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106846' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106843' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106847' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106839' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106836' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106840' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106848' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106849' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106830' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106827' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106831' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106823' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106820' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106824' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106832' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106833' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106814' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106811' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106815' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106807' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106804' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106808' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106816' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106817' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106798' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106795' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106799' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106791' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106788' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106792' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106800' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106801' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106782' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106779' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106783' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106775' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106772' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106776' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106784' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106785' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106766' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106763' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106767' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106759' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106756' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106760' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106768' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106769' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106750' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106747' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106751' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106743' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106740' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106744' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106752' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106753' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106734' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106731' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106735' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106727' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106724' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106728' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106736' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106737' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106718' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106715' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106719' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106711' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106708' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106712' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106720' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106721' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106702' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106699' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106703' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106695' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106692' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106696' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106704' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106705' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106686' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106683' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106687' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106679' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106676' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106680' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106688' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106689' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106670' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106667' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106671' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106663' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106660' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106664' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106672' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106673' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106654' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106651' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106655' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106647' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106644' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106648' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106656' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106657' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106638' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106635' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106639' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106631' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106628' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106632' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106640' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106641' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106622' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106619' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106623' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106615' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106612' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106616' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106624' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106625' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106606' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106603' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106607' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106599' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106596' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106600' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106608' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106609' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106590' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106587' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106591' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106583' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106580' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106584' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106592' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106593' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106574' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106571' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106575' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106567' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106564' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106568' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106576' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106577' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106558' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106555' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106559' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106551' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106548' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106552' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106560' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106561' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106542' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106539' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106543' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106535' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106532' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106536' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106544' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106545' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106526' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106523' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106527' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106519' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106516' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106520' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106528' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106529' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106510' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106507' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106511' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106503' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106500' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106504' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106512' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106513' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106494' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106491' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106495' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106487' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106484' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106488' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106496' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106497' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106478' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106475' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106479' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106471' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106468' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106472' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106480' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106481' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106462' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106459' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106463' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106455' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106452' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106456' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106464' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106465' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102764' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102761' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102765' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102757' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102754' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102758' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102766' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102748' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102745' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102749' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102741' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102738' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102742' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102750' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102732' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102729' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102733' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102725' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102722' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102726' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102734' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102716' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102713' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102717' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102709' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102706' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102710' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102718' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102700' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102697' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102701' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102693' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102690' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102694' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102702' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102684' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102681' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102685' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102677' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102674' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102678' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102686' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102668' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102665' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102669' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102661' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102658' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102662' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102670' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102652' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102649' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102653' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102645' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102642' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102646' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102654' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102636' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102633' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102637' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102629' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102626' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102630' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102638' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102620' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102617' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102621' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102613' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102610' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102614' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102622' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102604' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102601' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102605' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102597' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102594' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102598' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102606' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102588' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102585' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102589' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102581' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102578' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102582' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102590' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102572' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102569' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102573' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102565' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102562' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102566' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102574' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102556' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102553' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102557' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102549' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102546' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102550' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102558' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102540' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102537' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102541' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102533' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102530' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102534' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102542' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102524' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102521' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102525' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102517' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102514' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102518' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102526' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102508' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102505' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102509' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102501' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102498' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102502' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102510' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102492' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102489' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102493' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102485' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102482' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102486' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102494' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102476' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102473' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102477' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102469' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102466' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102470' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102478' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102460' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102457' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102461' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102453' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102450' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102454' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102462' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102444' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102441' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102445' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102437' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102434' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102438' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102446' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102428' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102425' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102429' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102421' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102418' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102422' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102430' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102412' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102409' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102413' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102405' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102402' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102406' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102414' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102396' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102393' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102397' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102389' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102386' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102390' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102398' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102368' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102365' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102369' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102361' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102358' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102362' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102370' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102353' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102350' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102354' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102346' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102343' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102347' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102355' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102371' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102337' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102334' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102338' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102330' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102327' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102331' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102339' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102322' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102319' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102323' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102315' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102312' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102316' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102324' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102340' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102372' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102305' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102302' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102306' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102298' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102295' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102299' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102307' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102290' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102287' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102291' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102283' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102280' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102284' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102292' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102308' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102274' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102271' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102275' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102267' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102264' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102268' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102276' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102259' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102256' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102260' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102252' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102249' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102253' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102261' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102277' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102309' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102373' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102241' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102238' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102242' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102234' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102231' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102235' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102243' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102226' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102223' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102227' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102219' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102216' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102220' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102228' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102244' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102210' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102207' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102211' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102203' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102200' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102204' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102212' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102195' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102192' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102196' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102188' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102185' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102189' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102197' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102213' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102245' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102178' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102175' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102179' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102171' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102168' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102172' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102180' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102163' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102160' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102164' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102156' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102153' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102157' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102165' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102181' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102147' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102144' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102148' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102140' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102137' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102141' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102149' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102132' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102129' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102133' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102125' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102122' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102126' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102134' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102150' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102182' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102246' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102114' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102111' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102115' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102107' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102104' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102108' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102116' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102099' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102096' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102100' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102092' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102089' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102093' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102101' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102117' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102083' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102080' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102084' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102076' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102073' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102077' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102085' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102068' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102065' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102069' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102061' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102058' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102062' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102070' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102086' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102118' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102051' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102048' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102052' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102044' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102041' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102045' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102053' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102036' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102033' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102037' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102029' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102026' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102030' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102038' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102054' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102020' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102017' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102021' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102013' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102010' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102014' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102022' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102005' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102002' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102006' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101998' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101995' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101999' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102007' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102023' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102055' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102119' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101987' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101984' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101988' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101980' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101977' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101981' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101989' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101972' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101969' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101973' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101965' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101962' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101966' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101974' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101990' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101956' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101953' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101957' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101949' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101946' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101950' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101958' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101941' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101938' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101942' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101934' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101931' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101935' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101943' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101959' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101991' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101924' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101921' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101925' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101917' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101914' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101918' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101926' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101909' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101906' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101910' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101902' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101899' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101903' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101911' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101927' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101893' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101890' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101894' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101886' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101883' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101887' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101895' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101878' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101875' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101879' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101871' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101868' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101872' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101880' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101896' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101928' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101992' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101860' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101857' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101861' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101853' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101850' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101854' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101862' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101845' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101842' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101846' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101838' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101835' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101839' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101847' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101863' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101829' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101826' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101830' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101822' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101819' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101823' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101831' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101814' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101811' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101815' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101807' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101804' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101808' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101816' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101832' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101864' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101797' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101794' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101798' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101790' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101787' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101791' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101799' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101782' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101779' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101783' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101775' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101772' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101776' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101784' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101800' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101766' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101763' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101767' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101759' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101756' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101760' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101768' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101751' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101748' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101752' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101744' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101741' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101745' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101753' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101769' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101801' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101865' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101733' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101730' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101734' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101726' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101723' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101727' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101735' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101718' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101715' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101719' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101711' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101708' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101712' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101720' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101736' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101702' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101699' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101703' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101695' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101692' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101696' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101704' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101687' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101684' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101688' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101680' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101677' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101681' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101689' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101705' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101737' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101670' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101667' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101671' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101663' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101660' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101664' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101672' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101655' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101652' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101656' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101648' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101645' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101649' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101657' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101673' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101639' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101636' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101640' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101632' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101629' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101633' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101641' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101624' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101621' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101625' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101617' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101614' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101618' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101626' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101642' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101674' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101738' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101606' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101603' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101607' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101599' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101596' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101600' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101608' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101591' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101588' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101592' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101584' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101581' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101585' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101593' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101609' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101575' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101572' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101576' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101568' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101565' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101569' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101577' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101560' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101557' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101561' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101553' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101550' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101554' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101562' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101578' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101610' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101543' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101540' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101544' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101536' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101533' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101537' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101545' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101528' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101525' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101529' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101521' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101518' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101522' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101530' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101546' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101512' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101509' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101513' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101505' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101502' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101506' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101514' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101497' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101494' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101498' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101490' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101487' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101491' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101499' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101515' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101547' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101611' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101479' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101476' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101480' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101472' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101469' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101473' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101481' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101464' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101461' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101465' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101457' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101454' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101458' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101466' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101482' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101448' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101445' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101449' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101441' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101438' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101442' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101450' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101433' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101430' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101434' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101426' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101423' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101427' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101435' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101451' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101483' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101416' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101413' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101417' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101409' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101406' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101410' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101418' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101401' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101398' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101402' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101394' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101391' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101395' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101403' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101419' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101385' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101382' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101386' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101378' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101375' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101379' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101387' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101370' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101367' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101371' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101363' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101360' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101364' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101372' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101388' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101420' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101484' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101352' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101349' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101353' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101345' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101342' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101346' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101354' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101337' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101334' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101338' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101330' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101327' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101331' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101339' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101355' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101321' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101318' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101322' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101314' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101311' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101315' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101323' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101306' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101303' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101307' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101299' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101296' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101300' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101308' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101324' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101356' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101289' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101286' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101290' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101282' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101279' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101283' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101291' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101274' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101271' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101275' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101267' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101264' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101268' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101276' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101292' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101258' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101255' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101259' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101251' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101248' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101252' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101260' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101243' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101240' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101244' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101236' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101233' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101237' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101245' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101261' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101293' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101357' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101225' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101222' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101226' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101218' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101215' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101219' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101227' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101210' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101207' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101211' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101203' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101200' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101204' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101212' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101228' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101194' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101191' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101195' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101187' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101184' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101188' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101196' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101179' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101176' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101180' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101172' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101169' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101173' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101181' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101197' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101229' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101162' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101159' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101163' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101155' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101152' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101156' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101164' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101147' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101144' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101148' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101140' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101137' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101141' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101149' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101165' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101131' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101128' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101132' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101124' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101121' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101125' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101133' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101116' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101113' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101117' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101109' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101106' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101110' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101118' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101134' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101166' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101230' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101098' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101095' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101099' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101091' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101088' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101092' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101100' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101083' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101080' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101084' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101076' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101073' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101077' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101085' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101101' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101067' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101064' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101068' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101060' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101057' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101061' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101069' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101052' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101049' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101053' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101045' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101042' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101046' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101054' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101070' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101102' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101035' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101032' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101036' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101028' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101025' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101029' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101037' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101020' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101017' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101021' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101013' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101010' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101014' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101022' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101038' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101004' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101001' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101005' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100997' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100994' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100998' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101006' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100989' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100986' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100990' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100982' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100979' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100983' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100991' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101007' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101039' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$101103' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100971' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100968' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100972' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100964' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100961' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100965' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100973' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100956' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100953' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100957' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100949' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100946' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100950' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100958' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100974' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100940' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100937' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100941' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100933' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100930' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100934' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100942' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100925' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100922' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100926' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100918' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100915' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100919' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100927' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100943' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100975' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100908' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100905' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100909' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100901' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100898' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100902' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100910' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100893' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100890' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100894' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100886' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100883' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100887' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100895' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100911' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100877' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100874' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100878' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100870' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100867' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100871' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100879' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100862' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100859' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100863' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100855' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100852' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100856' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100864' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100880' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100912' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100976' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100844' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100841' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100845' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100837' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100834' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100838' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100846' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100829' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100826' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100830' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100822' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100819' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100823' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100831' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100847' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100813' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100810' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100814' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100806' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100803' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100807' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100815' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100798' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100795' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100799' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100791' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100788' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100792' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100800' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100816' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100848' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100781' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100778' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100782' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100774' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100771' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100775' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100783' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100766' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100763' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100767' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100759' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100756' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100760' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100768' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100784' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100750' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100747' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100751' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100743' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100740' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100744' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100752' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100735' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100732' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100736' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100728' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100725' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100729' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100737' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100753' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100785' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100849' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100717' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100714' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100718' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100710' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100707' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100711' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100719' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100702' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100699' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100703' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100695' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100692' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100696' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100704' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100720' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100686' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100683' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100687' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100679' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100676' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100680' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100688' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100671' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100668' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100672' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100664' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100661' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100665' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100673' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100689' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100721' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100654' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100651' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100655' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100647' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100644' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100648' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100656' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100639' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100636' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100640' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100632' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100629' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100633' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100641' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100657' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100623' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100620' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100624' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100616' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100613' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100617' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100625' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100608' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100605' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100609' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100601' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100598' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100602' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100610' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100626' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100658' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100722' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100590' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100587' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100591' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100583' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100580' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100584' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100592' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100575' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100572' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100576' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100568' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100565' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100569' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100577' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100593' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100559' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100556' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100560' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100552' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100549' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100553' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100561' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100544' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100541' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100545' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100537' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100534' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100538' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100546' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100562' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100594' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100527' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100524' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100528' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100520' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100517' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100521' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100529' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100512' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100509' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100513' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100505' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100502' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100506' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100514' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100530' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100496' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100493' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100497' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100489' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100486' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100490' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100498' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100481' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100478' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100482' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100474' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100471' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100475' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100483' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100499' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100531' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100595' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100463' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100460' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100464' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100456' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100453' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100457' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100465' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100448' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100445' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100449' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100441' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100438' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100442' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100450' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100466' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100432' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100429' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100433' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100425' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100422' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100426' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100434' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100417' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100414' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100418' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100410' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100407' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100411' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100419' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100435' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100467' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100400' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100397' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100401' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100393' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100390' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100394' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100402' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100385' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100382' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100386' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100378' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100375' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100379' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100387' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100403' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100369' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100366' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100370' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100362' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100359' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100363' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100371' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100354' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100351' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100355' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100347' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100344' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100348' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100356' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100372' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100404' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100468' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100336' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100333' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100337' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100329' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100326' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100330' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100338' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100321' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100318' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100322' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100314' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100311' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100315' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100323' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100339' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100305' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100302' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100306' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100298' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100295' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100299' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100307' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100290' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100287' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100291' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100283' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100280' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100284' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100292' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100308' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100340' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100273' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100270' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100274' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100266' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100263' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100267' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100275' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100258' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100255' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100259' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100251' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100248' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100252' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100260' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100276' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100242' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100239' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100243' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100235' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100232' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100236' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100244' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100227' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100224' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100228' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100220' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100217' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100221' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100229' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100245' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100277' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100341' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100209' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100206' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100210' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100202' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100199' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100203' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100211' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100194' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100191' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100195' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100187' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100184' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100188' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100196' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100212' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100178' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100175' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100179' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100171' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100168' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100172' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100180' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100163' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100160' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100164' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100156' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100153' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100157' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100165' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100181' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100213' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100146' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100143' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100147' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100139' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100136' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100140' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100148' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100131' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100128' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100132' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100124' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100121' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100125' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100133' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100149' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100115' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100112' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100116' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100108' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100105' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100109' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100117' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100100' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100097' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100101' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100093' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100090' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100094' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100102' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100118' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100150' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100214' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100082' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100079' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100083' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100075' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100072' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100076' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100084' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100067' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100064' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100068' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100060' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100057' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100061' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100069' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100085' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100051' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100048' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100052' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100044' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100041' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100045' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100053' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100036' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100033' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100037' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100029' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100026' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100030' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100038' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100054' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100086' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100019' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100016' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100020' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100012' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100009' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100013' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100021' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100004' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100001' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100005' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99997' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99994' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99998' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100006' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100022' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99988' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99985' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99989' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99981' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99978' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99982' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99990' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99973' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99970' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99974' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99966' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99963' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99967' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99975' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99991' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100023' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$100087' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99955' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99952' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99956' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99948' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99945' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99949' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99957' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99940' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99937' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99941' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99933' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99930' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99934' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99942' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99958' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99924' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99921' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99925' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99917' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99914' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99918' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99926' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99909' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99906' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99910' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99902' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99899' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99903' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99911' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99927' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99959' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99892' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99889' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99893' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99885' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99882' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99886' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99894' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99877' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99874' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99878' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99870' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99867' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99871' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99879' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99895' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99861' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99858' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99862' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99854' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99851' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99855' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99863' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99846' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99843' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99847' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99839' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99836' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99840' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99848' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99864' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99896' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99960' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99828' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99825' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99829' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99821' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99818' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99822' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99830' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99813' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99810' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99814' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99806' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99803' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99807' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99815' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99831' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99797' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99794' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99798' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99790' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99787' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99791' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99799' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99782' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99779' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99783' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99775' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99772' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99776' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99784' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99800' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99832' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99765' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99762' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99766' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99758' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99755' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99759' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99767' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99750' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99747' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99751' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99743' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99740' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99744' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99752' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99768' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99734' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99731' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99735' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99727' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99724' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99728' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99736' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99719' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99716' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99720' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99712' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99709' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99713' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99721' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99737' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99769' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99833' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99701' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99698' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99702' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99694' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99691' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99695' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99703' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99686' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99683' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99687' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99679' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99676' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99680' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99688' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99704' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99670' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99667' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99671' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99663' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99660' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99664' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99672' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99655' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99652' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99656' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99648' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99645' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99649' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99657' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99673' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99705' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99638' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99635' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99639' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99631' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99628' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99632' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99640' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99623' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99620' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99624' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99616' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99613' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99617' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99625' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99641' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99607' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99604' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99608' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99600' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99597' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99601' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99609' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99592' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99589' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99593' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99585' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99582' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99586' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99594' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99610' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99642' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99706' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99574' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99571' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99575' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99567' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99564' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99568' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99576' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99559' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99556' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99560' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99552' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99549' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99553' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99561' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99577' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99543' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99540' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99544' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99536' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99533' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99537' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99545' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99528' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99525' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99529' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99521' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99518' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99522' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99530' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99546' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99578' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99511' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99508' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99512' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99504' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99501' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99505' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99513' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99496' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99493' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99497' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99489' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99486' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99490' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99498' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99514' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99480' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99477' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99481' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99473' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99470' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99474' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99482' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99465' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99462' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99466' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99458' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99455' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99459' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99467' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99483' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99515' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99579' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99447' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99444' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99448' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99440' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99437' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99441' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99449' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99432' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99429' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99433' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99425' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99422' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99426' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99434' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99450' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99416' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99413' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99417' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99409' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99406' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99410' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99418' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99401' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99398' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99402' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99394' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99391' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99395' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99403' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99419' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99451' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99384' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99381' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99385' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99377' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99374' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99378' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99386' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99369' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99366' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99370' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99362' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99359' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99363' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99371' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99387' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99353' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99350' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99354' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99346' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99343' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99347' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99355' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99338' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99335' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99339' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99331' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99328' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99332' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99340' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99356' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99388' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99452' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$98619' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$98610' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$98600' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$98591' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$98582' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$98573' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$98561' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$98552' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$98543' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$98534' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$98524' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$98515' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$98507' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$98498' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$98490' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$98482' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$98253' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$98247' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$98213' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$98163' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$98113' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$98108' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$98103' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$98098' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$98093' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$98088' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$98083' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$98080' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$97973' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85062' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85059' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85056' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85053' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85050' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85047' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85044' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85041' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85038' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85035' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85032' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85029' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85026' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85023' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85020' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85017' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85014' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85011' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85008' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85005' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85002' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84999' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84996' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84993' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84990' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84987' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84984' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84981' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84978' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84975' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84972' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84969' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84966' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84963' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84960' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84957' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84954' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84951' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84948' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84945' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84942' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84939' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84936' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84933' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84930' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84927' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84924' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84921' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84918' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84915' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84912' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84909' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84906' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84900' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84897' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84894' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84891' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84888' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84885' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84882' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84879' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84876' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84873' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84870' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84867' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84864' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84861' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84858' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84855' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84852' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84849' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84846' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84843' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84840' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84554' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84551' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84548' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84545' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84542' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84539' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84536' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84533' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84530' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84527' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84524' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84521' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84518' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84515' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84512' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84509' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84506' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84503' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84500' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84497' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84494' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84491' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84488' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84485' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84482' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84479' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84476' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84473' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84470' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84467' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84464' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84461' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84321' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84318' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84315' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84312' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84309' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84306' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$83998' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$83989' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$83980' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$83970' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$83960' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$83949' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$83939' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$83929' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$83919' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$83908' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$83897' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$83887' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$83878' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$83867' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$83821' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$83634' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$83632' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$83628' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$83624' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$83620' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$83617' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$83613' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$83610' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$83604' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$83599' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$83593' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$83588' in module `vga_enh_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$83583' in module `vga_enh_top'.

5.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vga_enh_top'.
  Cell `$abc$70620$auto$blifparse.cc:286:parse_blif$70701' is identical to cell `$abc$70620$auto$blifparse.cc:286:parse_blif$70698'.
    Redirecting output \Y: $abc$70620$n34227 = $abc$70620$n34224
    Removing $_NOR_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$70701' from module `\vga_enh_top'.
  Cell `$abc$70620$auto$blifparse.cc:286:parse_blif$70702' is identical to cell `$abc$70620$auto$blifparse.cc:286:parse_blif$70697'.
    Redirecting output \Y: $abc$70620$n34228 = $abc$70620$n34223
    Removing $_NOR_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$70702' from module `\vga_enh_top'.
  Cell `$abc$70620$auto$blifparse.cc:286:parse_blif$70862' is identical to cell `$abc$70620$auto$blifparse.cc:286:parse_blif$70858'.
    Redirecting output \Y: $abc$70620$n34388 = $abc$70620$n34384
    Removing $_NOR_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$70862' from module `\vga_enh_top'.
  Cell `$abc$70620$auto$blifparse.cc:286:parse_blif$70863' is identical to cell `$abc$70620$auto$blifparse.cc:286:parse_blif$70857'.
    Redirecting output \Y: $abc$70620$n34389 = $abc$70620$n34383
    Removing $_NOR_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$70863' from module `\vga_enh_top'.
  Cell `$abc$70620$auto$blifparse.cc:286:parse_blif$70910' is identical to cell `$abc$70620$auto$blifparse.cc:286:parse_blif$70905'.
    Redirecting output \Y: $abc$70620$n34436 = $abc$70620$n34431
    Removing $_OR_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$70910' from module `\vga_enh_top'.
  Cell `$abc$70620$auto$blifparse.cc:286:parse_blif$70915' is identical to cell `$abc$70620$auto$blifparse.cc:286:parse_blif$70902'.
    Redirecting output \Y: $abc$70620$n34441 = $abc$70620$n34428
    Removing $_NOR_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$70915' from module `\vga_enh_top'.
  Cell `$abc$70620$auto$blifparse.cc:286:parse_blif$70916' is identical to cell `$abc$70620$auto$blifparse.cc:286:parse_blif$70901'.
    Redirecting output \Y: $abc$70620$n34442 = $abc$70620$n34427
    Removing $_NOR_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$70916' from module `\vga_enh_top'.
  Cell `$abc$70620$auto$blifparse.cc:286:parse_blif$83839' is identical to cell `$abc$70620$auto$blifparse.cc:286:parse_blif$83829'.
    Redirecting output \Y: $abc$70620$n47365_1 = $abc$70620$n47355_1
    Removing $_AND_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$83839' from module `\vga_enh_top'.
  Cell `$abc$70620$auto$blifparse.cc:286:parse_blif$98039' is identical to cell `$abc$70620$auto$blifparse.cc:286:parse_blif$70960'.
    Redirecting output \Y: $abc$70620$n61565 = $abc$70620$n34486
    Removing $_AND_ cell `$abc$70620$auto$blifparse.cc:286:parse_blif$98039' from module `\vga_enh_top'.
Removed a total of 9 cells.

5.22.3. Executing OPT_RMDFF pass (remove dff with constant values).

5.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vga_enh_top..
  removing unused `$_NOT_' cell `$abc$70620$auto$blifparse.cc:286:parse_blif$107799'.
  removing unused `$_NOT_' cell `$abc$70620$auto$blifparse.cc:286:parse_blif$107798'.
  removing unused `$_NOT_' cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106448'.
  removing unused `$_NOT_' cell `$abc$70620$auto$blifparse.cc:286:parse_blif$106447'.
  removing unused `$_NOT_' cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102383'.
  removing unused `$_NOT_' cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102382'.
  removing unused `$_NOT_' cell `$abc$70620$auto$blifparse.cc:286:parse_blif$102381'.
  removing unused `$_NOT_' cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99325'.
  removing unused `$_NOT_' cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99324'.
  removing unused `$_NOT_' cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99323'.
  removing unused `$_NOT_' cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99322'.
  removing unused `$_NOT_' cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99321'.
  removing unused `$_NOT_' cell `$abc$70620$auto$blifparse.cc:286:parse_blif$99320'.
  removing unused `$_NOT_' cell `$abc$70620$auto$blifparse.cc:286:parse_blif$98075'.
  removing unused `$_NOT_' cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85310'.
  removing unused `$_NOT_' cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85309'.
  removing unused `$_NOT_' cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85308'.
  removing unused `$_NOT_' cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85307'.
  removing unused `$_NOT_' cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85306'.
  removing unused `$_NOT_' cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85305'.
  removing unused `$_NOT_' cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85304'.
  removing unused `$_NOT_' cell `$abc$70620$auto$blifparse.cc:286:parse_blif$85303'.
  removing unused `$_NOT_' cell `$abc$70620$auto$blifparse.cc:286:parse_blif$84305'.
  removing unused `$_NOT_' cell `$abc$70620$auto$blifparse.cc:286:parse_blif$83866'.
  removing unused non-port wire \ImDoneFifoQ.
  removing unused non-port wire \clut_mem.acc1.
  removing unused non-port wire \clut_mem.ack1_o.
  removing unused non-port wire \clut_mem.clut_mem.di.
  removing unused non-port wire \clut_mem.clut_mem.do.
  removing unused non-port wire \clut_mem.clut_mem.we.
  removing unused non-port wire \clut_mem.dat0_o.
  removing unused non-port wire \clut_mem.dat1_o.
  removing unused non-port wire \clut_mem.mem_d.
  removing unused non-port wire \clut_mem.mem_q.
  removing unused non-port wire \clut_mem.mem_we.
  removing unused non-port wire \clut_mem.req1_i.
  removing unused non-port wire \clut_mem.sel0.
  removing unused non-port wire \clut_mem.sel1.
  removing unused non-port wire \clut_swint.
  removing unused non-port wire \cp_clut_q.
  removing unused non-port wire \ext_clut_ack.
  removing unused non-port wire \ext_clut_q.
  removing unused non-port wire \ext_clut_req.
  removing unused non-port wire \line_fifo.d.
  removing unused non-port wire \line_fifo.fifo_dc_mem.di.
  removing unused non-port wire \line_fifo.fifo_dc_mem.we.
  removing unused non-port wire \line_fifo.rreq.
  removing unused non-port wire \line_fifo.wreq.
  removing unused non-port wire \line_fifo_d.
  removing unused non-port wire \line_fifo_rreq.
  removing unused non-port wire \line_fifo_wreq.
  removing unused non-port wire \pixel_generator.ImDoneFifoQ.
  removing unused non-port wire \pixel_generator.clut_q.
  removing unused non-port wire \pixel_generator.clut_switch.
  removing unused non-port wire \pixel_generator.color_proc.RGBbuf_wreq.
  removing unused non-port wire \pixel_generator.color_proc.clut_q.
  removing unused non-port wire \pixel_generator.color_proc.iBa.
  removing unused non-port wire \pixel_generator.color_proc.iGa.
  removing unused non-port wire \pixel_generator.color_proc.iRa.
  removing unused non-port wire \pixel_generator.color_proc.iclut_req.
  removing unused non-port wire \pixel_generator.color_proc.ivdat_buf_rreq.
  removing unused non-port wire \pixel_generator.gate.
  removing unused non-port wire \pixel_generator.iblank.
  removing unused non-port wire \pixel_generator.icsync.
  removing unused non-port wire \pixel_generator.line_fifo_d.
  removing unused non-port wire \pixel_generator.line_fifo_rreq.
  removing unused non-port wire \pixel_generator.line_fifo_wreq.
  removing unused non-port wire \pixel_generator.rgb_fifo.aempty.
  removing unused non-port wire \pixel_generator.rgb_fifo.frreq.
  removing unused non-port wire \pixel_generator.rgb_fifo.q.
  removing unused non-port wire \pixel_generator.rgb_fifo.rreq.
  removing unused non-port wire \pixel_generator.rgb_fifo_rreq.
  removing unused non-port wire \pixel_generator.vtgen.blank.
  removing unused non-port wire \pixel_generator.vtgen.csync.
  removing unused non-port wire \pixel_generator.vtgen.gate.
  removing unused non-port wire \pixel_generator.vtgen.hor_gen.cnt_done.
  removing unused non-port wire \pixel_generator.vtgen.hor_gen.cnt_len_done.
  removing unused non-port wire \pixel_generator.vtgen.hor_gen.cnt_len_nxt.
  removing unused non-port wire \pixel_generator.vtgen.hor_gen.cnt_nxt.
  removing unused non-port wire \pixel_generator.vtgen.ver_gen.cnt_done.
  removing unused non-port wire \pixel_generator.vtgen.ver_gen.cnt_len_done.
  removing unused non-port wire \pixel_generator.vtgen.ver_gen.cnt_len_nxt.
  removing unused non-port wire \pixel_generator.vtgen.ver_gen.cnt_nxt.
  removing unused non-port wire \wbm.ImDoneFifoQ.
  removing unused non-port wire \wbm.burst_cnt_val.
  removing unused non-port wire \wbm.burst_done.
  removing unused non-port wire \wbm.busy.
  removing unused non-port wire \wbm.clut_sw_fifo.fwreq.
  removing unused non-port wire \wbm.clut_sw_fifo.q.
  removing unused non-port wire \wbm.clut_sw_fifo.wreq.
  removing unused non-port wire \wbm.cur_ack.
  removing unused non-port wire \wbm.cur_done.
  removing unused non-port wire \wbm.data_fifo.aempty.
  removing unused non-port wire \wbm.data_fifo.fwreq.
  removing unused non-port wire \wbm.data_fifo.wreq.
  removing unused non-port wire \wbm.hdone.
  removing unused non-port wire \wbm.hgate_cnt_val.
  removing unused non-port wire \wbm.hgate_div_val.
  removing unused non-port wire \wbm.next_cursor_adr.
  removing unused non-port wire \wbm.vdone.
  removing unused non-port wire \wbm.vgate_cnt_val.
  removing unused non-port wire \wbm.vmem_ack.
  removing unused non-port wire \wbm.vmem_req.
  removing unused non-port wire \wbm.wb_cycle.
  removing unused non-port wire \wbm_busy.
  removing unused non-port wire \wbs.acc.
  removing unused non-port wire \wbs.acc32.
  removing unused non-port wire \wbs.cbsint_in.
  removing unused non-port wire \wbs.clut_acc.
  removing unused non-port wire \wbs.clut_ack.
  removing unused non-port wire \wbs.clut_q.
  removing unused non-port wire \wbs.reg_acc.
  removing unused non-port wire \wbs.reg_dato.
  removing unused non-port wire \wbs.reg_wacc.
  removing unused non-port wire \wbs.wbm_busy.
  removed 91 unused temporary wires.

5.22.5. Finished fast OPT passes.

5.23. Executing HIERARCHY pass (managing design hierarchy).

5.23.1. Analyzing design hierarchy..
Top module:  \vga_enh_top

5.23.2. Analyzing design hierarchy..
Top module:  \vga_enh_top
Removed 0 unused modules.

5.24. Printing statistics.

=== vga_enh_top ===

   Number of wires:              38239
   Number of wire bits:          55852
   Number of public wires:        1083
   Number of public wire bits:   18696
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              54289
     $_AND_                        858
     $_AOI3_                       193
     $_AOI4_                       203
     $_DFF_P_                    17076
     $_MUX_                      33595
     $_NAND_                       299
     $_NOR_                        200
     $_NOT_                        276
     $_OAI3_                       226
     $_OAI4_                        59
     $_OR_                        1080
     $_XNOR_                        76
     $_XOR_                        148

5.25. Executing CHECK pass (checking for obvious problems).
checking module vga_enh_top..
found and reported 0 problems.

6. Executing ABC pass (technology mapping using ABC).

6.1. Extracting gate netlist of module `\vga_enh_top' to `<abc-temp-dir>/input.blif'..
Extracted 37213 gates and 54295 wires to a netlist network with 17082 inputs and 17064 outputs.

6.1.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + dc2 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime -o 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs 
ABC: + lutpack 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:    65624
ABC RESULTS:        internal signals:    20149
ABC RESULTS:           input signals:    17082
ABC RESULTS:          output signals:    17064
Removing temp directory.

7. Executing SYNTH pass.

7.1. Executing HIERARCHY pass (managing design hierarchy).

7.1.1. Analyzing design hierarchy..
Top module:  \vga_enh_top

7.1.2. Analyzing design hierarchy..
Top module:  \vga_enh_top
Removed 0 unused modules.

7.2. Printing statistics.

=== vga_enh_top ===

   Number of wires:              88133
   Number of wire bits:         105746
   Number of public wires:        1083
   Number of public wire bits:   18696
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              49887
     $_DFF_P_                    17076
     $lut                        32811

7.3. Executing CHECK pass (checking for obvious problems).
checking module vga_enh_top..
found and reported 0 problems.

8. Printing statistics.

=== vga_enh_top ===

   Number of wires:              88133
   Number of wire bits:         105746
   Number of public wires:        1083
   Number of public wire bits:   18696
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              49887
     $_DFF_P_                    17076
     $lut                        32811

9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vga_enh_top..
  removing unused non-port wire \arst.
  removing unused non-port wire \clut_mem.ack0_o.
  removing unused non-port wire \clut_mem.adr0_i.
  removing unused non-port wire \clut_mem.adr1_i.
  removing unused non-port wire \clut_mem.clk_i.
  removing unused non-port wire \clut_mem.clut_mem.clk.
  removing unused non-port wire \clut_mem.dat1_i.
  removing unused non-port wire \clut_mem.mem_adr.
  removing unused non-port wire \clut_mem.req0_i.
  removing unused non-port wire \clut_mem.we1_i.
  removing unused non-port wire \cp_clut_ack.
  removing unused non-port wire \cp_clut_adr.
  removing unused non-port wire \cp_clut_req.
  removing unused non-port wire \line_fifo.fifo_dc_mem.rclk.
  removing unused non-port wire \line_fifo.fifo_dc_mem.wclk.
  removing unused non-port wire \line_fifo.rclk.
  removing unused non-port wire \line_fifo.rptr.
  removing unused non-port wire \line_fifo.wclk.
  removing unused non-port wire \line_fifo.wclr.
  removing unused non-port wire \line_fifo.wptr.
  removing unused non-port wire \line_fifo_empty_rd.
  removing unused non-port wire \line_fifo_full_wr.
  removing unused non-port wire \pixel_generator.Thgate.
  removing unused non-port wire \pixel_generator.Thgdel.
  removing unused non-port wire \pixel_generator.Thlen.
  removing unused non-port wire \pixel_generator.Thsync.
  removing unused non-port wire \pixel_generator.Tvgate.
  removing unused non-port wire \pixel_generator.Tvgdel.
  removing unused non-port wire \pixel_generator.Tvlen.
  removing unused non-port wire \pixel_generator.Tvsync.
  removing unused non-port wire \pixel_generator.b_o.
  removing unused non-port wire \pixel_generator.blank_o.
  removing unused non-port wire \pixel_generator.clk_gen.pclk_i.
  removing unused non-port wire \pixel_generator.clk_gen.pclk_o.
  removing unused non-port wire \pixel_generator.clk_gen.rst_i.
  removing unused non-port wire \pixel_generator.clk_i.
  removing unused non-port wire \pixel_generator.clut_ack.
  removing unused non-port wire \pixel_generator.clut_adr.
  removing unused non-port wire \pixel_generator.clut_offs.
  removing unused non-port wire \pixel_generator.clut_req.
  removing unused non-port wire \pixel_generator.color_proc.ColorDepth.
  removing unused non-port wire \pixel_generator.color_proc.PseudoColor.
  removing unused non-port wire \pixel_generator.color_proc.clk.
  removing unused non-port wire \pixel_generator.color_proc.clut_ack.
  removing unused non-port wire \pixel_generator.color_proc.clut_offs.
  removing unused non-port wire \pixel_generator.color_proc.clut_req.
  removing unused non-port wire \pixel_generator.color_proc.vdat_buffer_empty.
  removing unused non-port wire \pixel_generator.color_proc.vdat_buffer_rreq.
  removing unused non-port wire \pixel_generator.color_proc_q.
  removing unused non-port wire \pixel_generator.color_proc_wreq.
  removing unused non-port wire \pixel_generator.csync_o.
  removing unused non-port wire \pixel_generator.ctrl_BlankL.
  removing unused non-port wire \pixel_generator.ctrl_CSyncL.
  removing unused non-port wire \pixel_generator.ctrl_HSyncL.
  removing unused non-port wire \pixel_generator.ctrl_VSyncL.
  removing unused non-port wire \pixel_generator.ctrl_cbsw.
  removing unused non-port wire \pixel_generator.ctrl_cd.
  removing unused non-port wire \pixel_generator.ctrl_dvi_odf.
  removing unused non-port wire \pixel_generator.ctrl_pc.
  removing unused non-port wire \pixel_generator.ctrl_ven.
  removing unused non-port wire \pixel_generator.cur1_q.
  removing unused non-port wire \pixel_generator.cur1_wreq.
  removing unused non-port wire \pixel_generator.cursor0_en.
  removing unused non-port wire \pixel_generator.cursor0_res.
  removing unused non-port wire \pixel_generator.cursor0_xy.
  removing unused non-port wire \pixel_generator.cursor1_en.
  removing unused non-port wire \pixel_generator.cursor1_res.
  removing unused non-port wire \pixel_generator.cursor1_xy.
  removing unused non-port wire \pixel_generator.cursor_adr.
  removing unused non-port wire \pixel_generator.eoh.
  removing unused non-port wire \pixel_generator.fb_data_fifo_empty.
  removing unused non-port wire \pixel_generator.fb_data_fifo_rreq.
  removing unused non-port wire \pixel_generator.g_o.
  removing unused non-port wire \pixel_generator.hsync_o.
  removing unused non-port wire \pixel_generator.line_fifo_full.
  removing unused non-port wire \pixel_generator.nVen.
  removing unused non-port wire \pixel_generator.pclk_i.
  removing unused non-port wire \pixel_generator.pclk_o.
  removing unused non-port wire \pixel_generator.r_o.
  removing unused non-port wire \pixel_generator.rgb_fifo.clk.
  removing unused non-port wire \pixel_generator.rgb_fifo.d.
  removing unused non-port wire \pixel_generator.rgb_fifo.fwreq.
  removing unused non-port wire \pixel_generator.rgb_fifo.wreq.
  removing unused non-port wire \pixel_generator.rgb_fifo_d.
  removing unused non-port wire \pixel_generator.rgb_fifo_empty.
  removing unused non-port wire \pixel_generator.rgb_fifo_full.
  removing unused non-port wire \pixel_generator.rgb_fifo_nword.
  removing unused non-port wire \pixel_generator.rgb_fifo_wreq.
  removing unused non-port wire \pixel_generator.vsync_o.
  removing unused non-port wire \pixel_generator.vtgen.Hdone.
  removing unused non-port wire \pixel_generator.vtgen.Thgate.
  removing unused non-port wire \pixel_generator.vtgen.Thgdel.
  removing unused non-port wire \pixel_generator.vtgen.Thlen.
  removing unused non-port wire \pixel_generator.vtgen.Thsync.
  removing unused non-port wire \pixel_generator.vtgen.Tvgate.
  removing unused non-port wire \pixel_generator.vtgen.Tvgdel.
  removing unused non-port wire \pixel_generator.vtgen.Tvlen.
  removing unused non-port wire \pixel_generator.vtgen.Tvsync.
  removing unused non-port wire \pixel_generator.vtgen.clk.
  removing unused non-port wire \pixel_generator.vtgen.eof.
  removing unused non-port wire \pixel_generator.vtgen.eol.
  removing unused non-port wire \pixel_generator.vtgen.hor_gen.Done.
  removing unused non-port wire \pixel_generator.vtgen.hor_gen.Gate.
  removing unused non-port wire \pixel_generator.vtgen.hor_gen.Sync.
  removing unused non-port wire \pixel_generator.vtgen.hor_gen.Tgate.
  removing unused non-port wire \pixel_generator.vtgen.hor_gen.Tgdel.
  removing unused non-port wire \pixel_generator.vtgen.hor_gen.Tlen.
  removing unused non-port wire \pixel_generator.vtgen.hor_gen.Tsync.
  removing unused non-port wire \pixel_generator.vtgen.hor_gen.clk.
  removing unused non-port wire \pixel_generator.vtgen.hor_gen.rst.
  removing unused non-port wire \pixel_generator.vtgen.hsync.
  removing unused non-port wire \pixel_generator.vtgen.rst.
  removing unused non-port wire \pixel_generator.vtgen.vclk_ena.
  removing unused non-port wire \pixel_generator.vtgen.ver_gen.Done.
  removing unused non-port wire \pixel_generator.vtgen.ver_gen.Gate.
  removing unused non-port wire \pixel_generator.vtgen.ver_gen.Sync.
  removing unused non-port wire \pixel_generator.vtgen.ver_gen.Tgate.
  removing unused non-port wire \pixel_generator.vtgen.ver_gen.Tgdel.
  removing unused non-port wire \pixel_generator.vtgen.ver_gen.Tlen.
  removing unused non-port wire \pixel_generator.vtgen.ver_gen.Tsync.
  removing unused non-port wire \pixel_generator.vtgen.ver_gen.clk.
  removing unused non-port wire \pixel_generator.vtgen.ver_gen.ena.
  removing unused non-port wire \pixel_generator.vtgen.ver_gen.rst.
  removing unused non-port wire \pixel_generator.vtgen.vsync.
  removing unused non-port wire \sint.
  removing unused non-port wire \stat_acmp.
  removing unused non-port wire \vint.
  removing unused non-port wire \wbm.ImDoneStrb.
  removing unused non-port wire \wbm.Thgate.
  removing unused non-port wire \wbm.Tvgate.
  removing unused non-port wire \wbm.VBAa.
  removing unused non-port wire \wbm.VBAb.
  removing unused non-port wire \wbm.ack_i.
  removing unused non-port wire \wbm.adr_o.
  removing unused non-port wire \wbm.clk_i.
  removing unused non-port wire \wbm.clut_sw_fifo.clk.
  removing unused non-port wire \wbm.clut_sw_fifo.d.
  removing unused non-port wire \wbm.clut_sw_fifo.frreq.
  removing unused non-port wire \wbm.clut_sw_fifo.rreq.
  removing unused non-port wire \wbm.clut_sw_fifo.sclr.
  removing unused non-port wire \wbm.cti_o.
  removing unused non-port wire \wbm.ctrl_cd.
  removing unused non-port wire \wbm.ctrl_vbl.
  removing unused non-port wire \wbm.ctrl_vbsw.
  removing unused non-port wire \wbm.ctrl_ven.
  removing unused non-port wire \wbm.cursor0_ba.
  removing unused non-port wire \wbm.cursor0_ld.
  removing unused non-port wire \wbm.cursor1_ba.
  removing unused non-port wire \wbm.cursor1_ld.
  removing unused non-port wire \wbm.cursor_adr.
  removing unused non-port wire \wbm.cyc_o.
  removing unused non-port wire \wbm.dat_i.
  removing unused non-port wire \wbm.data_fifo.clk.
  removing unused non-port wire \wbm.data_fifo.d.
  removing unused non-port wire \wbm.data_fifo.empty.
  removing unused non-port wire \wbm.data_fifo.frreq.
  removing unused non-port wire \wbm.data_fifo.rreq.
  removing unused non-port wire \wbm.data_fifo.sclr.
  removing unused non-port wire \wbm.err_i.
  removing unused non-port wire \wbm.fb_data_fifo_empty.
  removing unused non-port wire \wbm.fb_data_fifo_nword.
  removing unused non-port wire \wbm.fb_data_fifo_rreq.
  removing unused non-port wire \wbm.nrst_i.
  removing unused non-port wire \wbm.rst_i.
  removing unused non-port wire \wbm.sclr.
  removing unused non-port wire \wbm.sel_VBA.
  removing unused non-port wire \wbm.sint.
  removing unused non-port wire \wbm.stat_avmp.
  removing unused non-port wire \wbm.stb_o.
  removing unused non-port wire \wbm.vmem_switch.
  removing unused non-port wire \wbs.CLUT_ADR.
  removing unused non-port wire \wbs.REG_ADR.
  removing unused non-port wire \wbs.Thgate.
  removing unused non-port wire \wbs.Thgdel.
  removing unused non-port wire \wbs.Thlen.
  removing unused non-port wire \wbs.Thsync.
  removing unused non-port wire \wbs.Tvgate.
  removing unused non-port wire \wbs.Tvgdel.
  removing unused non-port wire \wbs.Tvlen.
  removing unused non-port wire \wbs.Tvsync.
  removing unused non-port wire \wbs.VBARa.
  removing unused non-port wire \wbs.VBARb.
  removing unused non-port wire \wbs.ack_o.
  removing unused non-port wire \wbs.acmp.
  removing unused non-port wire \wbs.adr_i.
  removing unused non-port wire \wbs.arst_i.
  removing unused non-port wire \wbs.avmp.
  removing unused non-port wire \wbs.bl.
  removing unused non-port wire \wbs.cbsw.
  removing unused non-port wire \wbs.cd.
  removing unused non-port wire \wbs.clk_i.
  removing unused non-port wire \wbs.csl.
  removing unused non-port wire \wbs.cursor0_ba.
  removing unused non-port wire \wbs.cursor0_en.
  removing unused non-port wire \wbs.cursor0_ld.
  removing unused non-port wire \wbs.cursor0_res.
  removing unused non-port wire \wbs.cursor0_xy.
  removing unused non-port wire \wbs.cursor1_ba.
  removing unused non-port wire \wbs.cursor1_en.
  removing unused non-port wire \wbs.cursor1_ld.
  removing unused non-port wire \wbs.cursor1_res.
  removing unused non-port wire \wbs.cursor1_xy.
  removing unused non-port wire \wbs.cyc_i.
  removing unused non-port wire \wbs.dat_i.
  removing unused non-port wire \wbs.dat_o.
  removing unused non-port wire \wbs.dvi_odf.
  removing unused non-port wire \wbs.err_o.
  removing unused non-port wire \wbs.hint_in.
  removing unused non-port wire \wbs.hsl.
  removing unused non-port wire \wbs.htim.
  removing unused non-port wire \wbs.hvlen.
  removing unused non-port wire \wbs.inta_o.
  removing unused non-port wire \wbs.luint_in.
  removing unused non-port wire \wbs.pc.
  removing unused non-port wire \wbs.rst_i.
  removing unused non-port wire \wbs.rty_o.
  removing unused non-port wire \wbs.sel_i.
  removing unused non-port wire \wbs.sint_in.
  removing unused non-port wire \wbs.stb_i.
  removing unused non-port wire \wbs.vbl.
  removing unused non-port wire \wbs.vbsint_in.
  removing unused non-port wire \wbs.vbsw.
  removing unused non-port wire \wbs.ven.
  removing unused non-port wire \wbs.vint_in.
  removing unused non-port wire \wbs.vsl.
  removing unused non-port wire \wbs.vtim.
  removing unused non-port wire \wbs.we_i.
  removed 227 unused temporary wires.

10. Printing statistics.

=== vga_enh_top ===

   Number of wires:              33610
   Number of wire bits:          50020
   Number of public wires:         856
   Number of public wire bits:   17266
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              49887
     $_DFF_P_                    17076
     $lut                        32811

11. Executing BLIF backend.

End of script. Logfile hash: 46606f3cab
CPU: user 49.39s system 0.60s, MEM: 215.61 MB total, 181.61 MB resident
Yosys 0.7 (git sha1 61f6811, gcc 6.2.0-11ubuntu1 -O2 -fdebug-prefix-map=/build/yosys-OIL3SR/yosys-0.7=. -fstack-protector-strong -fPIC -Os)
Time spent: 29% 26x opt_merge (14 sec), 17% 27x opt_expr (8 sec), ...

real	9m6.864s
user	8m59.329s
sys	0m6.984s

Script done on 2021-07-05 14:56:49+0500
