{"status": "active", "preferred_support_tool": "", "preferred_support_url": "", "labels": [], "private": false, "creation_date": "2009-03-22", "socialnetworks": [], "tools": [{"sourceforge_group_id": 257127, "mount_point": "summary", "name": "summary", "label": "Summary"}, {"mount_point": "files", "name": "files", "label": "Files"}, {"mount_point": "wiki", "name": "wiki", "label": "Wiki"}, {"mount_point": "news", "name": "blog", "label": "News"}, {"mount_point": "code", "name": "svn", "label": "Code"}, {"mount_point": "reviews", "name": "reviews", "label": "Reviews"}, {"mount_point": "support", "name": "support", "label": "Support"}, {"mount_point": "activity", "name": "activity", "label": "Activity"}], "categories": {"developmentstatus": [{"fullpath": "Development Status :: 4 - Beta", "fullname": "4 - Beta", "shortname": "beta", "id": 10}], "environment": [{"fullpath": "User Interface :: Textual :: Console/Terminal", "fullname": "Console/Terminal", "shortname": "ui_consoleterm", "id": 460}, {"fullpath": "User Interface :: Textual :: Command-line", "fullname": "Command-line", "shortname": "ui_commandline", "id": 459}], "language": [{"fullpath": "Programming Language :: OCaml (Objective Caml)", "fullname": "OCaml (Objective Caml)", "shortname": "ocaml", "id": 454}, {"fullpath": "Programming Language :: VHDL/Verilog", "fullname": "VHDL/Verilog", "shortname": "vhdl_verilog", "id": 551}], "license": [{"fullpath": "License :: OSI-Approved Open Source :: GNU General Public License version 2.0 (GPLv2)", "fullname": "GNU General Public License version 2.0 (GPLv2)", "shortname": "gpl", "id": 15}], "database": [{"fullpath": "Database Environment :: Database API :: XML-based", "fullname": "XML-based", "shortname": "db_api_xml", "id": 507}, {"fullpath": "Database Environment :: File-based DBMS :: Flat-file", "fullname": "Flat-file", "shortname": "db_file_flat", "id": 521}], "topic": [{"fullpath": "Topic :: Scientific/Engineering :: Simulations", "fullname": "Simulations", "shortname": "simulations", "id": 600}, {"fullpath": "Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)", "fullname": "Electronic Design Automation (EDA)", "shortname": "eda", "id": 246}, {"fullpath": "Topic :: Scientific/Engineering :: Test and Measurement", "fullname": "Test and Measurement", "shortname": "testmeasure", "id": 825}], "audience": [{"fullpath": "Intended Audience :: by Industry or Sector :: Information Technology", "fullname": "Information Technology", "shortname": "informationtechnology", "id": 363}, {"fullpath": "Intended Audience :: by Industry or Sector :: Science/Research", "fullname": "Science/Research", "shortname": "scienceresearch", "id": 367}, {"fullpath": "Intended Audience :: by Industry or Sector :: Telecommunications Industry", "fullname": "Telecommunications Industry", "shortname": "telecommunications", "id": 368}, {"fullpath": "Intended Audience :: by End-User Class :: Developers", "fullname": "Developers", "shortname": "developers", "id": 3}, {"fullpath": "Intended Audience :: by End-User Class :: Quality Engineers", "fullname": "Quality Engineers", "shortname": "enduser_qa", "id": 537}], "translation": [{"fullpath": "Translations :: English", "fullname": "English", "shortname": "english", "id": 275}], "os": [{"fullpath": "Operating System :: Grouping and Descriptive Categories :: OS Portable (Source code to work with many OS platforms)", "fullname": "OS Portable (Source code to work with many OS platforms)", "shortname": "os_portable", "id": 436}]}, "_id": "50e56f3fe88f3d2455ff7fbe", "name": "VHDL Symbolic Simulator", "url": "http://sourceforge.net/p/vsyml/", "icon_url": null, "video_url": "", "screenshots": [], "summary": "", "short_description": "VSYML is an automated symbolic simulator for VHDL designs.\r\n\r\n", "moved_to_url": "", "shortname": "vsyml", "developers": [{"url": "http://sourceforge.net/u/outchy/", "username": "outchy", "name": "Florent Ouchet"}], "external_homepage": "http://vsyml.sourceforge.net"}
